-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

-- DATE "11/26/2018 16:51:36"

-- 
-- Device: Altera EP4CE6E22C8 Package TQFP144
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	Nios IS
    PORT (
	altera_reserved_tms : IN std_logic := '0';
	altera_reserved_tck : IN std_logic := '0';
	altera_reserved_tdi : IN std_logic := '0';
	altera_reserved_tdo : OUT std_logic;
	clk_clk : IN std_logic;
	led_external_connection_export : BUFFER std_logic;
	pushbuton1_external_connection_export : IN std_logic;
	led2_external_connection_export : BUFFER std_logic;
	led3_external_connection_export : BUFFER std_logic;
	led4_external_connection_export : BUFFER std_logic;
	led5_external_connection_export : BUFFER std_logic;
	pushbuton2_external_connection_export : IN std_logic;
	pushbuton3_external_connection_export : IN std_logic;
	pushbuton4_external_connection_export : IN std_logic;
	lcd_rs : BUFFER std_logic;
	lcd_rw : BUFFER std_logic;
	lcd_en : BUFFER std_logic;
	lcd_db : BUFFER std_logic_vector(7 DOWNTO 0);
	uart_rxd : IN std_logic;
	uart_txd : BUFFER std_logic
	);
END Nios;

-- Design Ports Information
-- led_external_connection_export	=>  Location: PIN_74,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led2_external_connection_export	=>  Location: PIN_73,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led3_external_connection_export	=>  Location: PIN_72,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led4_external_connection_export	=>  Location: PIN_69,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led5_external_connection_export	=>  Location: PIN_70,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- lcd_rs	=>  Location: PIN_85,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- lcd_rw	=>  Location: PIN_99,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- lcd_en	=>  Location: PIN_100,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- lcd_db[0]	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- lcd_db[1]	=>  Location: PIN_103,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- lcd_db[2]	=>  Location: PIN_104,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- lcd_db[3]	=>  Location: PIN_105,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- lcd_db[4]	=>  Location: PIN_106,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- lcd_db[5]	=>  Location: PIN_110,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- lcd_db[6]	=>  Location: PIN_111,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- lcd_db[7]	=>  Location: PIN_112,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- uart_txd	=>  Location: PIN_32,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk_clk	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pushbuton1_external_connection_export	=>  Location: PIN_90,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pushbuton3_external_connection_export	=>  Location: PIN_87,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pushbuton2_external_connection_export	=>  Location: PIN_91,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pushbuton4_external_connection_export	=>  Location: PIN_86,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- uart_rxd	=>  Location: PIN_31,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tms	=>  Location: PIN_18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tck	=>  Location: PIN_16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tdi	=>  Location: PIN_15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tdo	=>  Location: PIN_20,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF Nios IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_clk_clk : std_logic;
SIGNAL ww_led_external_connection_export : std_logic;
SIGNAL ww_pushbuton1_external_connection_export : std_logic;
SIGNAL ww_led2_external_connection_export : std_logic;
SIGNAL ww_led3_external_connection_export : std_logic;
SIGNAL ww_led4_external_connection_export : std_logic;
SIGNAL ww_led5_external_connection_export : std_logic;
SIGNAL ww_pushbuton2_external_connection_export : std_logic;
SIGNAL ww_pushbuton3_external_connection_export : std_logic;
SIGNAL ww_pushbuton4_external_connection_export : std_logic;
SIGNAL ww_lcd_rs : std_logic;
SIGNAL ww_lcd_rw : std_logic;
SIGNAL ww_lcd_en : std_logic;
SIGNAL ww_lcd_db : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_uart_rxd : std_logic;
SIGNAL ww_uart_txd : std_logic;
SIGNAL \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a136_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a136_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a136_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a136_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a104_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a104_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a104_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a104_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a128_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a128_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a128_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a128_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a96_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a96_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a96_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a96_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a152_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a152_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a152_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a152_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a120_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a120_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a120_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a120_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a88_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a88_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a88_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a144_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a144_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a144_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a144_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a112_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a112_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a112_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a112_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a80_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a80_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a80_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|resetrequest~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \rst_controller|r_sync_rst~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk_clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|~GND~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout\ : std_logic;
SIGNAL \clk_clk~input_o\ : std_logic;
SIGNAL \clk_clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder_combout\ : std_logic;
SIGNAL \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \altera_reserved_tms~input_o\ : std_logic;
SIGNAL \altera_reserved_tck~input_o\ : std_logic;
SIGNAL \altera_reserved_tdi~input_o\ : std_logic;
SIGNAL \altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable[31]~feeder_combout\ : std_logic;
SIGNAL \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \rst_controller|always2~0_combout\ : std_logic;
SIGNAL \rst_controller|r_early_rst~q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~1_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|debugaccess~q\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_en~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~q\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~30_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_cdr~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[36]~31_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~32_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|Mux37~0_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_uir~0_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|DRsize.100~q\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[35]~6_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~24_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~25_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~26_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_udr~0_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~q\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|sync2_udr~feeder_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|sync2_udr~q\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|update_jdo_strobe~q\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~q\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|sync2_uir~feeder_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|sync2_uir~q\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jxuir~0_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jxuir~q\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|enable_action_strobe~q\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~19_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ : std_logic;
SIGNAL \nios|D_ctrl_hi_imm16~0_combout\ : std_logic;
SIGNAL \nios|D_ctrl_hi_imm16~1_combout\ : std_logic;
SIGNAL \nios|R_ctrl_hi_imm16~q\ : std_logic;
SIGNAL \nios|Equal2~10_combout\ : std_logic;
SIGNAL \nios|Equal131~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~20_combout\ : std_logic;
SIGNAL \nios|D_ctrl_b_is_dst~combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1359w[3]~0_combout\ : std_logic;
SIGNAL \nios|d_writedata[24]~feeder_combout\ : std_logic;
SIGNAL \nios|D_ctrl_jmp_direct~0_combout\ : std_logic;
SIGNAL \nios|R_ctrl_jmp_direct~q\ : std_logic;
SIGNAL \nios|R_src1~34_combout\ : std_logic;
SIGNAL \nios|R_src2_lo[8]~16_combout\ : std_logic;
SIGNAL \nios|D_ctrl_alu_force_xor~1_combout\ : std_logic;
SIGNAL \nios|D_ctrl_alu_force_xor~2_combout\ : std_logic;
SIGNAL \nios|Equal2~4_combout\ : std_logic;
SIGNAL \nios|D_ctrl_alu_subtract~0_combout\ : std_logic;
SIGNAL \nios|Equal2~6_combout\ : std_logic;
SIGNAL \nios|Equal2~5_combout\ : std_logic;
SIGNAL \nios|D_ctrl_alu_force_xor~3_combout\ : std_logic;
SIGNAL \nios|Equal2~0_combout\ : std_logic;
SIGNAL \nios|Equal2~2_combout\ : std_logic;
SIGNAL \nios|Equal2~1_combout\ : std_logic;
SIGNAL \nios|D_ctrl_alu_force_xor~0_combout\ : std_logic;
SIGNAL \nios|D_ctrl_alu_force_xor~4_combout\ : std_logic;
SIGNAL \nios|D_logic_op[1]~0_combout\ : std_logic;
SIGNAL \nios|F_pc_plus_one[0]~1\ : std_logic;
SIGNAL \nios|F_pc_plus_one[1]~3\ : std_logic;
SIGNAL \nios|F_pc_plus_one[2]~5\ : std_logic;
SIGNAL \nios|F_pc_plus_one[3]~7\ : std_logic;
SIGNAL \nios|F_pc_plus_one[4]~8_combout\ : std_logic;
SIGNAL \nios|D_logic_op_raw[1]~1_combout\ : std_logic;
SIGNAL \nios|R_ctrl_br_nxt~0_combout\ : std_logic;
SIGNAL \nios|R_ctrl_br~q\ : std_logic;
SIGNAL \nios|D_ctrl_retaddr~0_combout\ : std_logic;
SIGNAL \nios|Equal101~0_combout\ : std_logic;
SIGNAL \nios|D_ctrl_retaddr~1_combout\ : std_logic;
SIGNAL \nios|D_ctrl_exception~8_combout\ : std_logic;
SIGNAL \nios|D_ctrl_retaddr~2_combout\ : std_logic;
SIGNAL \nios|D_ctrl_crst~1_combout\ : std_logic;
SIGNAL \nios|D_ctrl_exception~13_combout\ : std_logic;
SIGNAL \nios|D_ctrl_exception~9_combout\ : std_logic;
SIGNAL \nios|D_ctrl_exception~10_combout\ : std_logic;
SIGNAL \nios|D_ctrl_retaddr~3_combout\ : std_logic;
SIGNAL \nios|R_ctrl_retaddr~q\ : std_logic;
SIGNAL \nios|R_src1~35_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[36]~feeder_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~16_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[5]~11\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[6]~12_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[6]~13\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[7]~14_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg~4_combout\ : std_logic;
SIGNAL \nios|D_ctrl_br_cmp~2_combout\ : std_logic;
SIGNAL \nios|D_ctrl_br_cmp~3_combout\ : std_logic;
SIGNAL \nios|D_ctrl_br_cmp~4_combout\ : std_logic;
SIGNAL \nios|R_ctrl_br_cmp~q\ : std_logic;
SIGNAL \nios|Equal101~2_combout\ : std_logic;
SIGNAL \nios|D_ctrl_crst~0_combout\ : std_logic;
SIGNAL \nios|Equal101~3_combout\ : std_logic;
SIGNAL \nios|R_ctrl_rdctl_inst~q\ : std_logic;
SIGNAL \nios|E_alu_result~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]~q\ : std_logic;
SIGNAL \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|rst1~feeder_combout\ : std_logic;
SIGNAL \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ : std_logic;
SIGNAL \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|rst1~q\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios_data_master_translator|read_accepted~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios_data_master_translator|read_accepted~q\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|av_waitrequest~4_combout\ : std_logic;
SIGNAL \jtag_uart_0|av_waitrequest~5_combout\ : std_logic;
SIGNAL \jtag_uart_0|av_waitrequest~q\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|uart_1_s1_translator|wait_latency_counter~7_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_regs|Equal0~0_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_regs|Equal3~0_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_regs|Equal2~0_combout\ : std_logic;
SIGNAL \uart_rxd~input_o\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_rx|the_altera_std_synchronizer|din_s1~q\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[5]~5_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_rx|delayed_unxsync_rxdxx1~q\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_rx|rxd_edge~combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_rx|Equal0~2_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_rx|Add0~9\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_rx|Add0~10_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_rx|always2~0_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_rx|baud_rate_counter~16_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_rx|Add0~11\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_rx|Add0~12_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_rx|baud_rate_counter~15_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_rx|Add0~13\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_rx|Add0~14_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_rx|baud_rate_counter~10_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_rx|Add0~15\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_rx|Add0~16_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_rx|baud_rate_counter~14_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_rx|Equal0~0_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_rx|baud_rate_counter~13_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_rx|Add0~1_cout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_rx|Add0~2_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_rx|baud_rate_counter~18_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_rx|Add0~3\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_rx|Add0~4_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_rx|baud_rate_counter~12_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_rx|Add0~5\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_rx|Add0~6_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_rx|baud_rate_counter~17_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_rx|Add0~7\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_rx|Add0~8_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_rx|baud_rate_counter~11_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_rx|Equal0~1_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_rx|baud_clk_en~0_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_rx|baud_clk_en~q\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]~0_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[4]~6_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[3]~7_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[2]~8_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[1]~9_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[0]~0_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_rx|always4~0_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_rx|do_start_rx~q\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[9]~1_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[8]~2_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[7]~3_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[6]~4_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_rx|delayed_unxrx_in_processxx3~q\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_rx|got_new_char~combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_regs|selected_read_data~15_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~0_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[0]~1\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[1]~2_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg~2_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Equal0~2_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[5]~5_combout\ : std_logic;
SIGNAL \nios|D_logic_op_raw[0]~0_combout\ : std_logic;
SIGNAL \nios|D_logic_op[0]~1_combout\ : std_logic;
SIGNAL \nios|E_logic_result[8]~12_combout\ : std_logic;
SIGNAL \nios|W_alu_result[8]~8_combout\ : std_logic;
SIGNAL \nios|D_ctrl_shift_rot_right~0_combout\ : std_logic;
SIGNAL \nios|R_ctrl_shift_rot_right~q\ : std_logic;
SIGNAL \nios|E_shift_rot_result_nxt[9]~9_combout\ : std_logic;
SIGNAL \nios|E_new_inst~q\ : std_logic;
SIGNAL \nios|E_shift_rot_result_nxt[10]~8_combout\ : std_logic;
SIGNAL \nios|E_shift_rot_result_nxt[11]~7_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1349w[3]~0_combout\ : std_logic;
SIGNAL \nios|E_mem_byte_en[1]~6_combout\ : std_logic;
SIGNAL \nios|d_writedata[25]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~0_combout\ : std_logic;
SIGNAL \nios|d_writedata[27]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~3_combout\ : std_logic;
SIGNAL \nios|W_rf_wr_data[10]~17_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~18_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~19_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[5]~17_combout\ : std_logic;
SIGNAL \nios|Equal1~0_combout\ : std_logic;
SIGNAL \nios|av_ld_align_cycle_nxt[0]~0_combout\ : std_logic;
SIGNAL \nios|av_ld_aligning_data_nxt~0_combout\ : std_logic;
SIGNAL \nios|av_ld_aligning_data_nxt~1_combout\ : std_logic;
SIGNAL \nios|av_ld_aligning_data_nxt~2_combout\ : std_logic;
SIGNAL \nios|av_ld_aligning_data~q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~10_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~23_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|cfgrom_readdata[15]~1_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[15]~6_combout\ : std_logic;
SIGNAL \nios|E_mem_byte_en[2]~4_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_byteenable[2]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~9_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[8]~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~8_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[9]~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~7_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[11]~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~6_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[12]~3_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[16]~feeder_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~14_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_rd~0_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_rd~q\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_rd_d1~q\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[0]~8_combout\ : std_logic;
SIGNAL \nios|d_writedata[29]~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~5_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[13]~2_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~30_combout\ : std_logic;
SIGNAL \nios|W_rf_wr_data[14]~13_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~26_combout\ : std_logic;
SIGNAL \nios|Equal2~9_combout\ : std_logic;
SIGNAL \nios|R_ctrl_custom~q\ : std_logic;
SIGNAL \nios|D_ctrl_shift_logical~0_combout\ : std_logic;
SIGNAL \nios|R_ctrl_shift_rot~q\ : std_logic;
SIGNAL \nios|W_alu_result[6]~16_combout\ : std_logic;
SIGNAL \nios|W_alu_result[6]~17_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~26_combout\ : std_logic;
SIGNAL \nios|W_alu_result[18]~23_combout\ : std_logic;
SIGNAL \nios|E_alu_result[19]~40_combout\ : std_logic;
SIGNAL \nios|E_src2[19]~11_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|readdata~23_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ : std_logic;
SIGNAL \jtag_uart_0|r_val~q\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|read~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count~9_combout\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count~8_combout\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count~7_combout\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count~6_combout\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count~5_combout\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|state~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|state~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|state~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|state~q\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count[9]~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count~4_combout\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|read~q\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|read1~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|read1~q\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|read2~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|read2~q\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~21_combout\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~19_combout\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~20_combout\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~17_combout\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~18_combout\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~15_combout\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~16_combout\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~13_combout\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~14_combout\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|write~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|write~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|write~q\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|write1~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|write1~q\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|write2~q\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|write_valid~q\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|t_ena~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|rst2~q\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|t_ena~3_combout\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\ : std_logic;
SIGNAL \jtag_uart_0|wr_rfifo~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|fifo_rd~3_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|fifo_rd~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ : std_logic;
SIGNAL \jtag_uart_0|t_dav~q\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~q\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|write_stalled~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|rvalid~q\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|read_req~q\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|rvalid0~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ : std_logic;
SIGNAL \jtag_uart_0|rd_wfifo~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ : std_logic;
SIGNAL \jtag_uart_0|fifo_wr~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|fifo_wr~q\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\ : std_logic;
SIGNAL \jtag_uart_0|read_0~q\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[20]~41_combout\ : std_logic;
SIGNAL \nios|av_ld_byte2_data[4]~4_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|readdata~28_combout\ : std_logic;
SIGNAL \nios|av_ld_byte3_data_nxt~8_combout\ : std_logic;
SIGNAL \nios|av_ld_byte3_data_nxt~9_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~24_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|readdata~10_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_payload~4_combout\ : std_logic;
SIGNAL \nios|av_ld_byte2_data[7]~1_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|readdata~31_combout\ : std_logic;
SIGNAL \nios|av_ld_byte3_data_nxt~2_combout\ : std_logic;
SIGNAL \nios|av_ld_byte3_data_nxt~3_combout\ : std_logic;
SIGNAL \nios|d_writedata[25]~feeder_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|readdata~12_combout\ : std_logic;
SIGNAL \nios|av_ld_byte3_data_nxt~14_combout\ : std_logic;
SIGNAL \nios|av_ld_byte3_data_nxt~15_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|readdata~13_combout\ : std_logic;
SIGNAL \nios|av_ld_byte3_data_nxt~12_combout\ : std_logic;
SIGNAL \nios|av_ld_byte3_data_nxt~13_combout\ : std_logic;
SIGNAL \nios|d_writedata[26]~feeder_combout\ : std_logic;
SIGNAL \nios|R_src2_hi[15]~1_combout\ : std_logic;
SIGNAL \nios|D_ctrl_unsigned_lo_imm16~0_combout\ : std_logic;
SIGNAL \nios|D_ctrl_unsigned_lo_imm16~1_combout\ : std_logic;
SIGNAL \nios|D_ctrl_unsigned_lo_imm16~2_combout\ : std_logic;
SIGNAL \nios|R_ctrl_unsigned_lo_imm16~q\ : std_logic;
SIGNAL \nios|R_src2_hi[15]~2_combout\ : std_logic;
SIGNAL \nios|E_invert_arith_src_msb~1_combout\ : std_logic;
SIGNAL \nios|E_invert_arith_src_msb~0_combout\ : std_logic;
SIGNAL \nios|E_invert_arith_src_msb~2_combout\ : std_logic;
SIGNAL \nios|E_invert_arith_src_msb~q\ : std_logic;
SIGNAL \nios|R_src1[31]~38_combout\ : std_logic;
SIGNAL \nios|R_src1[30]~39_combout\ : std_logic;
SIGNAL \nios|E_src2[30]~2_combout\ : std_logic;
SIGNAL \nios|R_src2_hi~0_combout\ : std_logic;
SIGNAL \nios|R_src1[29]~40_combout\ : std_logic;
SIGNAL \nios|E_src2[28]~4_combout\ : std_logic;
SIGNAL \nios|E_src2[27]~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~24_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[20]~23_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~23_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~23_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[21]~22_combout\ : std_logic;
SIGNAL \nios|E_st_data[22]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~13_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~28_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[22]~11_combout\ : std_logic;
SIGNAL \nios|E_st_data[23]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~14_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[23]~12_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~15_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[24]~13_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~16_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[25]~14_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~17_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[26]~15_combout\ : std_logic;
SIGNAL \nios|d_writedata[28]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~29_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[28]~28_combout\ : std_logic;
SIGNAL \nios|d_writedata[29]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~30_combout\ : std_logic;
SIGNAL \nios|d_writedata[30]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~31_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[30]~30_combout\ : std_logic;
SIGNAL \nios|d_writedata[31]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~32_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[31]~31_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_byteenable[3]~3_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Equal0~3_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[29]~7_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[29]~29_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~25_combout\ : std_logic;
SIGNAL \nios|d_writedata[27]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~28_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[27]~27_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|readdata~26_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~9_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~10_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a49\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2258w[0]~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a145\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a113\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a81\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result17w~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result17w~1_combout\ : std_logic;
SIGNAL \nios|F_iw[17]~45_combout\ : std_logic;
SIGNAL \nios|F_iw[17]~58_combout\ : std_logic;
SIGNAL \nios|E_src2[26]~6_combout\ : std_logic;
SIGNAL \nios|E_src2[25]~7_combout\ : std_logic;
SIGNAL \nios|E_src2[24]~13_combout\ : std_logic;
SIGNAL \nios|R_src1[24]~45_combout\ : std_logic;
SIGNAL \nios|E_src2[23]~8_combout\ : std_logic;
SIGNAL \nios|E_src2[22]~9_combout\ : std_logic;
SIGNAL \nios|R_src1[22]~47_combout\ : std_logic;
SIGNAL \nios|R_src1[21]~48_combout\ : std_logic;
SIGNAL \nios|E_src2[21]~10_combout\ : std_logic;
SIGNAL \nios|E_src2[20]~1_combout\ : std_logic;
SIGNAL \nios|E_src2[18]~12_combout\ : std_logic;
SIGNAL \nios|R_src1[17]~52_combout\ : std_logic;
SIGNAL \nios|E_src2[16]~0_combout\ : std_logic;
SIGNAL \nios|E_src1[16]~0_combout\ : std_logic;
SIGNAL \nios|R_src2_lo[15]~9_combout\ : std_logic;
SIGNAL \nios|R_src2_lo[14]~10_combout\ : std_logic;
SIGNAL \nios|E_src1[14]~2_combout\ : std_logic;
SIGNAL \nios|E_src1[7]~9_combout\ : std_logic;
SIGNAL \nios|F_pc_plus_one[4]~9\ : std_logic;
SIGNAL \nios|F_pc_plus_one[5]~10_combout\ : std_logic;
SIGNAL \nios|E_src1[6]~10_combout\ : std_logic;
SIGNAL \nios|E_src1[5]~11_combout\ : std_logic;
SIGNAL \nios|F_pc_plus_one[3]~6_combout\ : std_logic;
SIGNAL \nios|R_src1[0]~36_combout\ : std_logic;
SIGNAL \nios|Add1~1\ : std_logic;
SIGNAL \nios|Add1~3\ : std_logic;
SIGNAL \nios|Add1~5\ : std_logic;
SIGNAL \nios|Add1~7\ : std_logic;
SIGNAL \nios|Add1~9\ : std_logic;
SIGNAL \nios|Add1~11\ : std_logic;
SIGNAL \nios|Add1~13\ : std_logic;
SIGNAL \nios|Add1~15\ : std_logic;
SIGNAL \nios|Add1~17\ : std_logic;
SIGNAL \nios|Add1~19\ : std_logic;
SIGNAL \nios|Add1~21\ : std_logic;
SIGNAL \nios|Add1~23\ : std_logic;
SIGNAL \nios|Add1~25\ : std_logic;
SIGNAL \nios|Add1~27\ : std_logic;
SIGNAL \nios|Add1~28_combout\ : std_logic;
SIGNAL \nios|Add2~1\ : std_logic;
SIGNAL \nios|Add2~3\ : std_logic;
SIGNAL \nios|Add2~5\ : std_logic;
SIGNAL \nios|Add2~7\ : std_logic;
SIGNAL \nios|Add2~9\ : std_logic;
SIGNAL \nios|Add2~11\ : std_logic;
SIGNAL \nios|Add2~13\ : std_logic;
SIGNAL \nios|Add2~15\ : std_logic;
SIGNAL \nios|Add2~17\ : std_logic;
SIGNAL \nios|Add2~19\ : std_logic;
SIGNAL \nios|Add2~21\ : std_logic;
SIGNAL \nios|Add2~23\ : std_logic;
SIGNAL \nios|Add2~25\ : std_logic;
SIGNAL \nios|Add2~27\ : std_logic;
SIGNAL \nios|Add2~28_combout\ : std_logic;
SIGNAL \nios|F_pc[12]~0_combout\ : std_logic;
SIGNAL \nios|F_pc_plus_one[5]~11\ : std_logic;
SIGNAL \nios|F_pc_plus_one[6]~13\ : std_logic;
SIGNAL \nios|F_pc_plus_one[7]~15\ : std_logic;
SIGNAL \nios|F_pc_plus_one[8]~17\ : std_logic;
SIGNAL \nios|F_pc_plus_one[9]~18_combout\ : std_logic;
SIGNAL \nios|F_pc_no_crst_nxt[9]~10_combout\ : std_logic;
SIGNAL \nios|F_pc_no_crst_nxt[9]~8_combout\ : std_logic;
SIGNAL \nios|F_pc_plus_one[9]~19\ : std_logic;
SIGNAL \nios|F_pc_plus_one[10]~21\ : std_logic;
SIGNAL \nios|F_pc_plus_one[11]~23\ : std_logic;
SIGNAL \nios|F_pc_plus_one[12]~24_combout\ : std_logic;
SIGNAL \nios|Add2~29\ : std_logic;
SIGNAL \nios|Add2~30_combout\ : std_logic;
SIGNAL \nios|E_arith_result[15]~4_combout\ : std_logic;
SIGNAL \nios|F_pc_plus_one[12]~25\ : std_logic;
SIGNAL \nios|F_pc_plus_one[13]~26_combout\ : std_logic;
SIGNAL \nios|F_pc_no_crst_nxt[13]~9_combout\ : std_logic;
SIGNAL \nios|F_pc_no_crst_nxt[13]~7_combout\ : std_logic;
SIGNAL \nios|F_pc_plus_one[13]~27\ : std_logic;
SIGNAL \nios|F_pc_plus_one[14]~28_combout\ : std_logic;
SIGNAL \nios|Add2~31\ : std_logic;
SIGNAL \nios|Add2~33\ : std_logic;
SIGNAL \nios|Add2~35\ : std_logic;
SIGNAL \nios|Add2~37\ : std_logic;
SIGNAL \nios|Add2~39\ : std_logic;
SIGNAL \nios|Add2~41\ : std_logic;
SIGNAL \nios|Add2~43\ : std_logic;
SIGNAL \nios|Add2~45\ : std_logic;
SIGNAL \nios|Add2~47\ : std_logic;
SIGNAL \nios|Add2~49\ : std_logic;
SIGNAL \nios|Add2~51\ : std_logic;
SIGNAL \nios|Add2~53\ : std_logic;
SIGNAL \nios|Add2~55\ : std_logic;
SIGNAL \nios|Add2~57\ : std_logic;
SIGNAL \nios|Add2~59\ : std_logic;
SIGNAL \nios|Add2~61\ : std_logic;
SIGNAL \nios|Add2~62_combout\ : std_logic;
SIGNAL \nios|Add1~29\ : std_logic;
SIGNAL \nios|Add1~31\ : std_logic;
SIGNAL \nios|Add1~33\ : std_logic;
SIGNAL \nios|Add1~35\ : std_logic;
SIGNAL \nios|Add1~37\ : std_logic;
SIGNAL \nios|Add1~39\ : std_logic;
SIGNAL \nios|Add1~41\ : std_logic;
SIGNAL \nios|Add1~43\ : std_logic;
SIGNAL \nios|Add1~45\ : std_logic;
SIGNAL \nios|Add1~47\ : std_logic;
SIGNAL \nios|Add1~49\ : std_logic;
SIGNAL \nios|Add1~51\ : std_logic;
SIGNAL \nios|Add1~53\ : std_logic;
SIGNAL \nios|Add1~55\ : std_logic;
SIGNAL \nios|Add1~57\ : std_logic;
SIGNAL \nios|Add1~59\ : std_logic;
SIGNAL \nios|Add1~61\ : std_logic;
SIGNAL \nios|Add1~62_combout\ : std_logic;
SIGNAL \nios|E_logic_result[31]~18_combout\ : std_logic;
SIGNAL \nios|E_alu_result[31]~4_combout\ : std_logic;
SIGNAL \nios|E_alu_result[31]~5_combout\ : std_logic;
SIGNAL \nios|E_alu_result[31]~6_combout\ : std_logic;
SIGNAL \nios|W_rf_wr_data[31]~20_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~13_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~27_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~28_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~29_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~30_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~31_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a94\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a126\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result30w~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a158\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a62\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a30\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2882w[0]~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result30w~1_combout\ : std_logic;
SIGNAL \nios|av_ld_byte3_data_nxt~4_combout\ : std_logic;
SIGNAL \nios|av_ld_byte3_data_nxt~5_combout\ : std_logic;
SIGNAL \nios|Add1~60_combout\ : std_logic;
SIGNAL \nios|Add2~60_combout\ : std_logic;
SIGNAL \nios|E_logic_result[30]~20_combout\ : std_logic;
SIGNAL \nios|E_alu_result[30]~7_combout\ : std_logic;
SIGNAL \nios|E_alu_result[30]~8_combout\ : std_logic;
SIGNAL \nios|E_alu_result[30]~9_combout\ : std_logic;
SIGNAL \nios|W_rf_wr_data[30]~21_combout\ : std_logic;
SIGNAL \nios|E_src2[29]~3_combout\ : std_logic;
SIGNAL \nios|Add2~58_combout\ : std_logic;
SIGNAL \nios|Add1~58_combout\ : std_logic;
SIGNAL \nios|E_logic_result[29]~21_combout\ : std_logic;
SIGNAL \nios|E_alu_result[29]~10_combout\ : std_logic;
SIGNAL \nios|E_alu_result[29]~11_combout\ : std_logic;
SIGNAL \nios|E_alu_result[29]~12_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|readdata~29_combout\ : std_logic;
SIGNAL \nios|av_ld_byte3_data_nxt~6_combout\ : std_logic;
SIGNAL \nios|av_ld_byte3_data_nxt~7_combout\ : std_logic;
SIGNAL \nios|W_rf_wr_data[29]~22_combout\ : std_logic;
SIGNAL \nios|R_src1[28]~41_combout\ : std_logic;
SIGNAL \nios|Add1~56_combout\ : std_logic;
SIGNAL \nios|Add2~56_combout\ : std_logic;
SIGNAL \nios|E_logic_result[28]~22_combout\ : std_logic;
SIGNAL \nios|E_alu_result[28]~13_combout\ : std_logic;
SIGNAL \nios|E_alu_result[28]~14_combout\ : std_logic;
SIGNAL \nios|E_alu_result[28]~15_combout\ : std_logic;
SIGNAL \nios|W_rf_wr_data[28]~23_combout\ : std_logic;
SIGNAL \nios|R_src1[27]~42_combout\ : std_logic;
SIGNAL \nios|Add1~54_combout\ : std_logic;
SIGNAL \nios|Add2~54_combout\ : std_logic;
SIGNAL \nios|E_logic_result[27]~23_combout\ : std_logic;
SIGNAL \nios|E_alu_result[27]~16_combout\ : std_logic;
SIGNAL \nios|E_alu_result[27]~17_combout\ : std_logic;
SIGNAL \nios|E_alu_result[27]~18_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|readdata~27_combout\ : std_logic;
SIGNAL \nios|av_ld_byte3_data_nxt~10_combout\ : std_logic;
SIGNAL \nios|av_ld_byte3_data_nxt~11_combout\ : std_logic;
SIGNAL \nios|W_rf_wr_data[27]~24_combout\ : std_logic;
SIGNAL \nios|R_src1[26]~43_combout\ : std_logic;
SIGNAL \nios|Add2~52_combout\ : std_logic;
SIGNAL \nios|Add1~52_combout\ : std_logic;
SIGNAL \nios|E_logic_result[26]~24_combout\ : std_logic;
SIGNAL \nios|E_alu_result[26]~19_combout\ : std_logic;
SIGNAL \nios|E_alu_result[26]~20_combout\ : std_logic;
SIGNAL \nios|E_alu_result[26]~21_combout\ : std_logic;
SIGNAL \nios|W_rf_wr_data[26]~25_combout\ : std_logic;
SIGNAL \nios|R_src1[25]~44_combout\ : std_logic;
SIGNAL \nios|Add2~50_combout\ : std_logic;
SIGNAL \nios|Add1~50_combout\ : std_logic;
SIGNAL \nios|E_logic_result[25]~25_combout\ : std_logic;
SIGNAL \nios|E_alu_result[25]~22_combout\ : std_logic;
SIGNAL \nios|E_alu_result[25]~23_combout\ : std_logic;
SIGNAL \nios|E_alu_result[25]~24_combout\ : std_logic;
SIGNAL \nios|W_rf_wr_data[25]~26_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~12_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2594w[0]~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a152~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a88~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a120~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result24w~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result24w~1_combout\ : std_logic;
SIGNAL \nios|av_ld_byte3_data_nxt~0_combout\ : std_logic;
SIGNAL \nios|av_ld_byte3_data_nxt~1_combout\ : std_logic;
SIGNAL \nios|Add2~48_combout\ : std_logic;
SIGNAL \nios|Add1~48_combout\ : std_logic;
SIGNAL \nios|E_logic_result[24]~31_combout\ : std_logic;
SIGNAL \nios|E_alu_result[24]~25_combout\ : std_logic;
SIGNAL \nios|E_alu_result[24]~26_combout\ : std_logic;
SIGNAL \nios|E_alu_result[24]~27_combout\ : std_logic;
SIGNAL \nios|W_rf_wr_data[24]~27_combout\ : std_logic;
SIGNAL \nios|R_src1[23]~46_combout\ : std_logic;
SIGNAL \nios|Add2~46_combout\ : std_logic;
SIGNAL \nios|E_logic_result[23]~26_combout\ : std_logic;
SIGNAL \nios|E_alu_result[23]~28_combout\ : std_logic;
SIGNAL \nios|Add1~46_combout\ : std_logic;
SIGNAL \nios|E_alu_result[23]~29_combout\ : std_logic;
SIGNAL \nios|E_alu_result[23]~30_combout\ : std_logic;
SIGNAL \nios|W_rf_wr_data[23]~28_combout\ : std_logic;
SIGNAL \nios|E_st_data[21]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~22_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a54\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2498w[0]~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a150\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a86\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a118\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result22w~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result22w~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[22]~39_combout\ : std_logic;
SIGNAL \nios|av_ld_byte2_data[6]~2_combout\ : std_logic;
SIGNAL \nios|Add1~44_combout\ : std_logic;
SIGNAL \nios|Add2~44_combout\ : std_logic;
SIGNAL \nios|E_logic_result[22]~27_combout\ : std_logic;
SIGNAL \nios|E_alu_result[22]~31_combout\ : std_logic;
SIGNAL \nios|E_alu_result[22]~32_combout\ : std_logic;
SIGNAL \nios|E_alu_result[22]~33_combout\ : std_logic;
SIGNAL \nios|W_rf_wr_data[22]~29_combout\ : std_logic;
SIGNAL \nios|E_st_data[20]~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~23_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a53\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2450w[0]~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a117\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a85\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result21w~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a149\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result21w~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~40_combout\ : std_logic;
SIGNAL \nios|av_ld_byte2_data[5]~3_combout\ : std_logic;
SIGNAL \nios|Add2~42_combout\ : std_logic;
SIGNAL \nios|Add1~42_combout\ : std_logic;
SIGNAL \nios|E_logic_result[21]~28_combout\ : std_logic;
SIGNAL \nios|E_alu_result[21]~34_combout\ : std_logic;
SIGNAL \nios|E_alu_result[21]~35_combout\ : std_logic;
SIGNAL \nios|E_alu_result[21]~36_combout\ : std_logic;
SIGNAL \nios|W_rf_wr_data[21]~30_combout\ : std_logic;
SIGNAL \nios|R_src1[20]~49_combout\ : std_logic;
SIGNAL \nios|Add1~40_combout\ : std_logic;
SIGNAL \nios|Add2~40_combout\ : std_logic;
SIGNAL \nios|E_logic_result[20]~19_combout\ : std_logic;
SIGNAL \nios|E_alu_result[20]~37_combout\ : std_logic;
SIGNAL \nios|E_alu_result[20]~38_combout\ : std_logic;
SIGNAL \nios|E_alu_result[20]~39_combout\ : std_logic;
SIGNAL \nios|W_rf_wr_data[20]~31_combout\ : std_logic;
SIGNAL \nios|d_writedata[31]~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~22_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[15]~21_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_byteenable[1]~1_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|readdata~4_combout\ : std_logic;
SIGNAL \nios|F_iw[9]~12_combout\ : std_logic;
SIGNAL \nios|F_iw[9]~13_combout\ : std_logic;
SIGNAL \nios|Add1~38_combout\ : std_logic;
SIGNAL \nios|Add2~38_combout\ : std_logic;
SIGNAL \nios|E_alu_result[19]~41_combout\ : std_logic;
SIGNAL \nios|E_alu_result[19]~42_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a83\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a115\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result19w~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a51\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2354w[0]~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a147\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result19w~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~42_combout\ : std_logic;
SIGNAL \nios|av_ld_byte2_data[3]~5_combout\ : std_logic;
SIGNAL \nios|W_rf_wr_data[19]~32_combout\ : std_logic;
SIGNAL \nios|R_src1[18]~51_combout\ : std_logic;
SIGNAL \nios|E_logic_result[18]~30_combout\ : std_logic;
SIGNAL \nios|E_alu_result[18]~43_combout\ : std_logic;
SIGNAL \nios|Add1~36_combout\ : std_logic;
SIGNAL \nios|Add2~36_combout\ : std_logic;
SIGNAL \nios|E_alu_result[18]~44_combout\ : std_logic;
SIGNAL \nios|E_alu_result[18]~45_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|readdata~25_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~43_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a114\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a82\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result18w~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a50\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2306w[0]~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a146\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result18w~1_combout\ : std_logic;
SIGNAL \nios|av_ld_byte2_data[2]~6_combout\ : std_logic;
SIGNAL \nios|W_rf_wr_data[18]~33_combout\ : std_logic;
SIGNAL \nios|E_st_data[19]~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~25_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~12_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[19]~24_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Equal0~1_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[18]~3_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[21]~feeder_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[18]~25_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|readdata~22_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux|src_payload~8_combout\ : std_logic;
SIGNAL \nios|F_iw[21]~41_combout\ : std_logic;
SIGNAL \nios|E_src2[17]~14_combout\ : std_logic;
SIGNAL \nios|Add1~34_combout\ : std_logic;
SIGNAL \nios|E_logic_result[17]~15_combout\ : std_logic;
SIGNAL \nios|E_alu_result[17]~46_combout\ : std_logic;
SIGNAL \nios|Add2~34_combout\ : std_logic;
SIGNAL \nios|E_alu_result[17]~47_combout\ : std_logic;
SIGNAL \nios|E_alu_result[17]~48_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[17]~44_combout\ : std_logic;
SIGNAL \nios|av_ld_byte2_data[1]~7_combout\ : std_logic;
SIGNAL \nios|W_rf_wr_data[17]~34_combout\ : std_logic;
SIGNAL \nios|E_st_data[18]~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~25_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2210w[0]~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a144~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a112~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a80~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result16w~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result16w~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~32_combout\ : std_logic;
SIGNAL \nios|av_ld_byte2_data[0]~0_combout\ : std_logic;
SIGNAL \nios|E_logic_result[16]~2_combout\ : std_logic;
SIGNAL \nios|W_alu_result[16]~18_combout\ : std_logic;
SIGNAL \nios|Add1~32_combout\ : std_logic;
SIGNAL \nios|Add2~32_combout\ : std_logic;
SIGNAL \nios|W_alu_result[16]~0_combout\ : std_logic;
SIGNAL \nios|W_alu_result[16]~feeder_combout\ : std_logic;
SIGNAL \nios|W_rf_wr_data[16]~11_combout\ : std_logic;
SIGNAL \nios|E_src1[15]~1_combout\ : std_logic;
SIGNAL \nios|Add1~30_combout\ : std_logic;
SIGNAL \nios|E_logic_result[15]~3_combout\ : std_logic;
SIGNAL \nios|W_alu_result[15]~19_combout\ : std_logic;
SIGNAL \nios|W_alu_result[15]~1_combout\ : std_logic;
SIGNAL \nios|W_alu_result[15]~feeder_combout\ : std_logic;
SIGNAL \nios|W_rf_wr_data[15]~12_combout\ : std_logic;
SIGNAL \nios|d_writedata[30]~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~20_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[14]~19_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Equal0~0_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[12]~1_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~22_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~65_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~66_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[4]~13_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~13_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~4_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[10]~1_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|readdata~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~35_combout\ : std_logic;
SIGNAL \nios|av_ld_byte1_data[5]~3_combout\ : std_logic;
SIGNAL \nios|av_ld_byte1_data_en~2_combout\ : std_logic;
SIGNAL \nios|W_rf_wr_data[13]~14_combout\ : std_logic;
SIGNAL \nios|E_st_data[17]~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~27_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[17]~26_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~19_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~59_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~60_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[20]~21_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[23]~feeder_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~11_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~3_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~18_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~20_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~7_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~35_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~36_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[19]~feeder_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~4_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~22_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~23_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~22_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~8_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~37_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~38_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[18]~feeder_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[15]~17_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~67_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~68_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[20]~81_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|DRsize.010~q\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[15]~8_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~24_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~69_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~70_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~25_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~71_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~72_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[14]~feeder_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~15_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~27_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~75_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~76_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~26_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~73_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~74_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[12]~feeder_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~16_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~28_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~77_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~78_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[10]~feeder_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~18_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[7]~7_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|readdata~21_combout\ : std_logic;
SIGNAL \jtag_uart_0|rvalid~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|rvalid~q\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~33_combout\ : std_logic;
SIGNAL \nios|av_ld_byte1_data[7]~1_combout\ : std_logic;
SIGNAL \nios|D_ctrl_b_is_dst~2_combout\ : std_logic;
SIGNAL \nios|R_ctrl_ld_signed~q\ : std_logic;
SIGNAL \nios|av_fill_bit~0_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|readdata~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~36_combout\ : std_logic;
SIGNAL \nios|av_ld_byte1_data[4]~4_combout\ : std_logic;
SIGNAL \nios|W_rf_wr_data[12]~15_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~11_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[6]~8_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[4]~4_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[4]~16_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|readdata~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_payload~2_combout\ : std_logic;
SIGNAL \nios|av_ld_byte1_data[3]~5_combout\ : std_logic;
SIGNAL \nios|W_rf_wr_data[11]~16_combout\ : std_logic;
SIGNAL \nios|d_writedata[28]~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~19_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~21_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a41\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1874w[0]~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a137\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a73\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a105\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result9w~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result9w~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_payload~3_combout\ : std_logic;
SIGNAL \jtag_uart_0|LessThan0~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|LessThan0~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|fifo_AE~q\ : std_logic;
SIGNAL \jtag_uart_0|ien_AE~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|ien_AE~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|ien_AE~q\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_regs|control_reg[9]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|uart_1_s1_translator|wait_latency_counter~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|uart_1_s1_translator|wait_latency_counter~6_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_regs|control_wr_strobe~0_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_regs|selected_read_data~24_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~38_combout\ : std_logic;
SIGNAL \nios|av_ld_byte1_data[1]~7_combout\ : std_logic;
SIGNAL \nios|W_rf_wr_data[9]~18_combout\ : std_logic;
SIGNAL \nios|E_src1[11]~5_combout\ : std_logic;
SIGNAL \nios|E_shift_rot_result_nxt[12]~6_combout\ : std_logic;
SIGNAL \nios|E_shift_rot_result_nxt[13]~5_combout\ : std_logic;
SIGNAL \nios|E_shift_rot_result_nxt[14]~4_combout\ : std_logic;
SIGNAL \nios|E_shift_rot_result_nxt[15]~3_combout\ : std_logic;
SIGNAL \nios|E_shift_rot_result_nxt[16]~2_combout\ : std_logic;
SIGNAL \nios|E_shift_rot_result_nxt[17]~15_combout\ : std_logic;
SIGNAL \nios|E_shift_rot_result_nxt[18]~18_combout\ : std_logic;
SIGNAL \nios|E_shift_rot_result_nxt[19]~20_combout\ : std_logic;
SIGNAL \nios|E_shift_rot_result_nxt[20]~22_combout\ : std_logic;
SIGNAL \nios|E_shift_rot_result_nxt[21]~31_combout\ : std_logic;
SIGNAL \nios|E_shift_rot_result_nxt[22]~30_combout\ : std_logic;
SIGNAL \nios|E_shift_rot_result_nxt[23]~29_combout\ : std_logic;
SIGNAL \nios|E_shift_rot_result_nxt[24]~28_combout\ : std_logic;
SIGNAL \nios|E_shift_rot_result_nxt[25]~27_combout\ : std_logic;
SIGNAL \nios|E_shift_rot_result_nxt[26]~26_combout\ : std_logic;
SIGNAL \nios|E_shift_rot_result_nxt[27]~25_combout\ : std_logic;
SIGNAL \nios|E_shift_rot_result_nxt[28]~24_combout\ : std_logic;
SIGNAL \nios|E_shift_rot_result_nxt[29]~23_combout\ : std_logic;
SIGNAL \nios|E_shift_rot_result_nxt[30]~21_combout\ : std_logic;
SIGNAL \nios|E_shift_rot_result_nxt[31]~19_combout\ : std_logic;
SIGNAL \nios|D_ctrl_shift_logical~1_combout\ : std_logic;
SIGNAL \nios|R_ctrl_shift_logical~q\ : std_logic;
SIGNAL \nios|D_ctrl_rot_right~0_combout\ : std_logic;
SIGNAL \nios|R_ctrl_rot_right~q\ : std_logic;
SIGNAL \nios|E_shift_rot_fill_bit~0_combout\ : std_logic;
SIGNAL \nios|E_shift_rot_result_nxt[0]~17_combout\ : std_logic;
SIGNAL \nios|E_shift_rot_result_nxt[1]~16_combout\ : std_logic;
SIGNAL \nios|E_shift_rot_result_nxt[2]~14_combout\ : std_logic;
SIGNAL \nios|E_shift_rot_result_nxt[3]~13_combout\ : std_logic;
SIGNAL \nios|E_shift_rot_result_nxt[4]~11_combout\ : std_logic;
SIGNAL \nios|E_shift_rot_result_nxt[5]~10_combout\ : std_logic;
SIGNAL \nios|E_shift_rot_result_nxt[6]~1_combout\ : std_logic;
SIGNAL \nios|E_shift_rot_result_nxt[7]~0_combout\ : std_logic;
SIGNAL \nios|E_shift_rot_result_nxt[8]~12_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a136~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1826w[0]~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a104~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result8w~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result8w~1_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_regs|Equal1~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|uart_1_s1_translator|end_begintransfer~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|uart_1_s1_translator|end_begintransfer~q\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_rx|rx_rd_strobe_onset~0_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_rx|rx_char_ready~0_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_rx|rx_char_ready~q\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_regs|status_wr_strobe~0_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_rx|rx_overrun~0_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_rx|rx_overrun~q\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_rx|framing_error~0_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_rx|WideOr0~0_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_rx|WideOr0~1_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_rx|WideOr0~2_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_rx|framing_error~1_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_rx|framing_error~q\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_rx|break_detect~0_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_rx|break_detect~q\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_tx|tx_wr_strobe_onset~1_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_regs|tx_data[2]~feeder_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_tx|baud_rate_counter[0]~9_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_tx|Equal0~0_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_tx|baud_rate_counter[4]~18\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_tx|baud_rate_counter[5]~19_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_tx|baud_rate_counter[5]~20\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_tx|baud_rate_counter[6]~21_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_tx|baud_rate_counter[6]~22\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_tx|baud_rate_counter[7]~23_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_tx|baud_rate_counter[7]~24\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_tx|baud_rate_counter[8]~25_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_tx|always4~0_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_tx|baud_rate_counter[0]~10\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_tx|baud_rate_counter[1]~11_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_tx|baud_rate_counter[1]~12\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_tx|baud_rate_counter[2]~13_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_tx|baud_rate_counter[2]~14\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_tx|baud_rate_counter[3]~15_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_tx|baud_rate_counter[3]~16\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_tx|baud_rate_counter[4]~17_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_tx|Equal0~1_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_tx|Equal0~2_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_tx|baud_clk_en~q\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[9]~3_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_regs|tx_data[7]~feeder_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[8]~4_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~1_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_regs|tx_data[6]~feeder_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[7]~5_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[6]~6_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_regs|tx_data[4]~feeder_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5]~7_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[4]~8_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~9_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[2]~10_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_regs|tx_data[0]~feeder_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~11_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_tx|pre_txd~0_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_tx|pre_txd~1_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~0_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~2_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_tx|WideOr0~combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_tx|do_load_shifter~0_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_tx|do_load_shifter~q\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_tx|tx_ready~0_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_tx|tx_ready~q\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_tx|tx_overrun~0_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_tx|tx_overrun~1_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_tx|tx_overrun~q\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_regs|status_reg[8]~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|ien_AF~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|ien_AF~q\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|jupdate~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|jupdate~q\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|jupdate1~q\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|jupdate2~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|jupdate2~q\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|always2~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|t_pause~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\ : std_logic;
SIGNAL \jtag_uart_0|pause_irq~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|pause_irq~q\ : std_logic;
SIGNAL \jtag_uart_0|Add0~1\ : std_logic;
SIGNAL \jtag_uart_0|Add0~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|Add0~3\ : std_logic;
SIGNAL \jtag_uart_0|Add0~4_combout\ : std_logic;
SIGNAL \jtag_uart_0|Add0~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|LessThan1~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|Add0~5\ : std_logic;
SIGNAL \jtag_uart_0|Add0~6_combout\ : std_logic;
SIGNAL \jtag_uart_0|Add0~7\ : std_logic;
SIGNAL \jtag_uart_0|Add0~8_combout\ : std_logic;
SIGNAL \jtag_uart_0|LessThan1~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|Add0~9\ : std_logic;
SIGNAL \jtag_uart_0|Add0~10_combout\ : std_logic;
SIGNAL \jtag_uart_0|Add0~11\ : std_logic;
SIGNAL \jtag_uart_0|Add0~12_combout\ : std_logic;
SIGNAL \jtag_uart_0|LessThan1~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|fifo_AF~q\ : std_logic;
SIGNAL \jtag_uart_0|av_readdata[8]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~31_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_payload~1_combout\ : std_logic;
SIGNAL \nios|av_ld_byte1_data[0]~0_combout\ : std_logic;
SIGNAL \nios|W_rf_wr_data[8]~19_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~3_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[3]~18_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~10_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~41_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~42_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[5]~feeder_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~10_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~12_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[2]~10_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|cfgrom_readdata[8]~0_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[8]~2_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~29_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~79_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~80_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[9]~feeder_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~19_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~30_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|Mux30~0_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[7]~9_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[7]~feeder_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~31_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~82_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~83_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[8]~feeder_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~20_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~61_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~62_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[6]~feeder_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~20_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|DRsize.000~feeder_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|DRsize.000~q\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[0]~5_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~10_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~0_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[0]~0_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~11_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~12_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[1]~feeder_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~1_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~14_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~15_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[2]~feeder_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~2_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~16_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~17_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[3]~feeder_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~5_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~28_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~29_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[4]~feeder_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~9_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[1]~9_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|readdata~6_combout\ : std_logic;
SIGNAL \nios|av_ld_byte0_data_nxt[7]~25_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_regs|selected_read_data~21_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_regs|selected_read_data[7]~22_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_regs|selected_read_data[7]~23_combout\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|av_readdata[7]~8_combout\ : std_logic;
SIGNAL \nios|av_ld_byte0_data_nxt[7]~24_combout\ : std_logic;
SIGNAL \nios|av_ld_byte0_data_nxt[7]~26_combout\ : std_logic;
SIGNAL \nios|av_ld_byte0_data[3]~0_combout\ : std_logic;
SIGNAL \nios|W_rf_wr_data[7]~10_combout\ : std_logic;
SIGNAL \nios|R_src2_lo[1]~2_combout\ : std_logic;
SIGNAL \nios|Add1~2_combout\ : std_logic;
SIGNAL \nios|Add2~2_combout\ : std_logic;
SIGNAL \nios|E_arith_result[1]~5_combout\ : std_logic;
SIGNAL \nios|E_mem_byte_en[0]~7_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_byteenable[0]~0_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|readdata~19_combout\ : std_logic;
SIGNAL \jtag_uart_0|woverflow~3_combout\ : std_logic;
SIGNAL \jtag_uart_0|woverflow~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|woverflow~q\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~34_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a142\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a78\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a110\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result14w~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a46\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2114w[0]~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result14w~1_combout\ : std_logic;
SIGNAL \nios|av_ld_byte1_data[6]~2_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_regs|selected_read_data[6]~19_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_regs|selected_read_data~18_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_regs|selected_read_data[6]~20_combout\ : std_logic;
SIGNAL \jtag_uart_0|av_readdata[6]~7_combout\ : std_logic;
SIGNAL \nios|av_ld_byte0_data_nxt[6]~21_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~14_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~17_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~18_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~15_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~16_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~6_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a38\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1730w[0]~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a70\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a102\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result6w~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a134\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result6w~1_combout\ : std_logic;
SIGNAL \nios|av_ld_byte0_data_nxt[6]~22_combout\ : std_logic;
SIGNAL \nios|av_ld_byte0_data_nxt[6]~23_combout\ : std_logic;
SIGNAL \nios|W_rf_wr_data[6]~9_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_tx|tx_shift_empty~0_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_tx|tx_shift_empty~q\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_regs|selected_read_data[5]~16_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_regs|selected_read_data[5]~17_combout\ : std_logic;
SIGNAL \jtag_uart_0|av_readdata[5]~6_combout\ : std_logic;
SIGNAL \nios|av_ld_byte0_data_nxt[5]~19_combout\ : std_logic;
SIGNAL \nios|av_ld_byte0_data_nxt[5]~28_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a101\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a69\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result5w~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a133\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a37\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1682w[0]~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result5w~1_combout\ : std_logic;
SIGNAL \nios|av_ld_byte0_data_nxt[5]~18_combout\ : std_logic;
SIGNAL \nios|av_ld_byte0_data_nxt[5]~20_combout\ : std_logic;
SIGNAL \nios|W_rf_wr_data[5]~8_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_regs|selected_read_data[4]~13_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_regs|selected_read_data~12_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_regs|selected_read_data[4]~14_combout\ : std_logic;
SIGNAL \jtag_uart_0|av_readdata[4]~5_combout\ : std_logic;
SIGNAL \nios|av_ld_byte0_data_nxt[4]~16_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|readdata~15_combout\ : std_logic;
SIGNAL \nios|av_ld_byte0_data_nxt[4]~15_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a100\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a68\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result4w~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a132\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a36\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1634w[0]~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result4w~1_combout\ : std_logic;
SIGNAL \nios|av_ld_byte0_data_nxt[4]~17_combout\ : std_logic;
SIGNAL \nios|av_ld_byte0_data_nxt[4]~27_combout\ : std_logic;
SIGNAL \nios|W_rf_wr_data[4]~7_combout\ : std_logic;
SIGNAL \nios|R_src2_lo[13]~11_combout\ : std_logic;
SIGNAL \nios|Add1~26_combout\ : std_logic;
SIGNAL \nios|E_logic_result[13]~5_combout\ : std_logic;
SIGNAL \nios|W_alu_result[13]~21_combout\ : std_logic;
SIGNAL \nios|W_alu_result[13]~3_combout\ : std_logic;
SIGNAL \nios|W_alu_result[13]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|Equal1~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|Equal2~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|Equal2~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_tx|tx_wr_strobe_onset~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|uart_1_s1_translator|wait_latency_counter~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|uart_1_s1_translator|uav_waitrequest~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|uart_1_s1_translator|read_latency_shift_reg~3_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_regs|selected_read_data~9_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_regs|selected_read_data[3]~10_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_regs|selected_read_data[3]~11_combout\ : std_logic;
SIGNAL \jtag_uart_0|av_readdata[3]~4_combout\ : std_logic;
SIGNAL \nios|av_ld_byte0_data_nxt[3]~12_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_single_step_mode~0_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_single_step_mode~q\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|readdata~18_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|readdata[3]~feeder_combout\ : std_logic;
SIGNAL \nios|av_ld_byte0_data_nxt[3]~13_combout\ : std_logic;
SIGNAL \nios|av_ld_byte0_data_nxt[3]~14_combout\ : std_logic;
SIGNAL \nios|W_rf_wr_data[3]~6_combout\ : std_logic;
SIGNAL \nios|d_writedata[26]~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|ac~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|ac~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|ac~q\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|readdata~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~37_combout\ : std_logic;
SIGNAL \nios|av_ld_byte1_data[2]~6_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a34\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1538w[0]~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a130\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a98\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a66\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result2w~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result2w~1_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|monitor_go~0_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|monitor_go~q\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|readdata~17_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|readdata[2]~feeder_combout\ : std_logic;
SIGNAL \nios|av_ld_byte0_data_nxt[2]~10_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_regs|selected_read_data~6_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_regs|selected_read_data[2]~7_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_regs|selected_read_data[2]~8_combout\ : std_logic;
SIGNAL \jtag_uart_0|av_readdata[2]~3_combout\ : std_logic;
SIGNAL \nios|av_ld_byte0_data_nxt[2]~9_combout\ : std_logic;
SIGNAL \nios|av_ld_byte0_data_nxt[2]~11_combout\ : std_logic;
SIGNAL \nios|W_rf_wr_data[2]~5_combout\ : std_logic;
SIGNAL \nios|R_src1[1]~37_combout\ : std_logic;
SIGNAL \nios|Equal101~6_combout\ : std_logic;
SIGNAL \nios|R_ctrl_wrctl_inst~q\ : std_logic;
SIGNAL \nios|Equal140~1_combout\ : std_logic;
SIGNAL \nios|W_ienable_reg_nxt~0_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable[1]~0_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_regs|qualified_irq~3_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_regs|qualified_irq~0_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_regs|qualified_irq~1_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_regs|qualified_irq~2_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_regs|qualified_irq~combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_regs|irq~q\ : std_logic;
SIGNAL \nios|W_ipending_reg_nxt[1]~0_combout\ : std_logic;
SIGNAL \nios|Equal140~0_combout\ : std_logic;
SIGNAL \nios|E_control_rd_data[1]~3_combout\ : std_logic;
SIGNAL \nios|E_control_rd_data[1]~4_combout\ : std_logic;
SIGNAL \nios|E_logic_result[1]~32_combout\ : std_logic;
SIGNAL \nios|W_alu_result[1]~15_combout\ : std_logic;
SIGNAL \nios|W_rf_wr_data[1]~3_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_regs|selected_read_data~3_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_regs|selected_read_data[1]~4_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_regs|selected_read_data[1]~5_combout\ : std_logic;
SIGNAL \jtag_uart_0|av_readdata[1]~2_combout\ : std_logic;
SIGNAL \nios|av_ld_byte0_data_nxt[1]~6_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a65\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a97\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result1w~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a129\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a33\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1490w[0]~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result1w~1_combout\ : std_logic;
SIGNAL \nios|av_ld_byte0_data_nxt[1]~7_combout\ : std_logic;
SIGNAL \nios|av_ld_byte0_data_nxt[1]~8_combout\ : std_logic;
SIGNAL \nios|W_rf_wr_data[1]~4_combout\ : std_logic;
SIGNAL \nios|R_src2_lo[9]~15_combout\ : std_logic;
SIGNAL \nios|E_logic_result[9]~9_combout\ : std_logic;
SIGNAL \nios|W_alu_result[9]~7_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_addr[7]~7_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~31_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[31]~feeder_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~15_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~52_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~53_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg~5_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_addr[6]~6_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~29_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~21_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~63_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~64_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[24]~feeder_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|resetlatch~0_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|resetlatch~q\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~51_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[33]~feeder_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~32_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[31]~54_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[31]~7_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~17_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~55_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~56_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[30]~feeder_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[3]~7\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[4]~8_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg~7_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[4]~9\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[5]~10_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg~6_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_addr[5]~5_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|readdata~7_combout\ : std_logic;
SIGNAL \nios|F_iw[6]~18_combout\ : std_logic;
SIGNAL \nios|F_iw[6]~19_combout\ : std_logic;
SIGNAL \nios|R_src2_lo[0]~1_combout\ : std_logic;
SIGNAL \nios|Add1~0_combout\ : std_logic;
SIGNAL \nios|Add2~0_combout\ : std_logic;
SIGNAL \nios|E_arith_result[0]~2_combout\ : std_logic;
SIGNAL \nios|E_mem_byte_en[3]~5_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a153\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a57\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a25\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2642w[0]~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a89\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a121\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result25w~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result25w~1_combout\ : std_logic;
SIGNAL \nios|F_iw[25]~26_combout\ : std_logic;
SIGNAL \nios|F_iw[25]~27_combout\ : std_logic;
SIGNAL \nios|R_src2_lo[11]~13_combout\ : std_logic;
SIGNAL \nios|Add1~22_combout\ : std_logic;
SIGNAL \nios|Add2~22_combout\ : std_logic;
SIGNAL \nios|E_arith_result[11]~0_combout\ : std_logic;
SIGNAL \nios|E_logic_result[11]~7_combout\ : std_logic;
SIGNAL \nios|W_alu_result[11]~5_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a127\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a95\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result31w~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a159\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a31\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a63\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2930w[0]~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result31w~1_combout\ : std_logic;
SIGNAL \nios|F_iw[31]~54_combout\ : std_logic;
SIGNAL \nios|F_iw[31]~55_combout\ : std_logic;
SIGNAL \nios|R_src1[19]~50_combout\ : std_logic;
SIGNAL \nios|E_logic_result[19]~29_combout\ : std_logic;
SIGNAL \nios|Equal123~7_combout\ : std_logic;
SIGNAL \nios|Equal123~4_combout\ : std_logic;
SIGNAL \nios|Equal123~6_combout\ : std_logic;
SIGNAL \nios|Equal123~5_combout\ : std_logic;
SIGNAL \nios|E_cmp_result~1_combout\ : std_logic;
SIGNAL \nios|E_logic_result[0]~16_combout\ : std_logic;
SIGNAL \nios|E_logic_result[0]~17_combout\ : std_logic;
SIGNAL \nios|E_logic_result[14]~4_combout\ : std_logic;
SIGNAL \nios|E_logic_result[12]~6_combout\ : std_logic;
SIGNAL \nios|Equal123~0_combout\ : std_logic;
SIGNAL \nios|Equal123~1_combout\ : std_logic;
SIGNAL \nios|E_logic_result[6]~1_combout\ : std_logic;
SIGNAL \nios|Equal123~3_combout\ : std_logic;
SIGNAL \nios|E_logic_result[7]~0_combout\ : std_logic;
SIGNAL \nios|Equal123~2_combout\ : std_logic;
SIGNAL \nios|E_cmp_result~2_combout\ : std_logic;
SIGNAL \nios|E_cmp_result~3_combout\ : std_logic;
SIGNAL \nios|Add2~63\ : std_logic;
SIGNAL \nios|Add2~64_combout\ : std_logic;
SIGNAL \nios|Add1~63\ : std_logic;
SIGNAL \nios|Add1~64_combout\ : std_logic;
SIGNAL \nios|E_cmp_result~0_combout\ : std_logic;
SIGNAL \nios|E_cmp_result~4_combout\ : std_logic;
SIGNAL \nios|W_cmp_result~q\ : std_logic;
SIGNAL \nios|D_ctrl_uncond_cti_non_br~0_combout\ : std_logic;
SIGNAL \nios|D_ctrl_uncond_cti_non_br~1_combout\ : std_logic;
SIGNAL \nios|R_ctrl_uncond_cti_non_br~q\ : std_logic;
SIGNAL \nios|F_pc_sel_nxt~0_combout\ : std_logic;
SIGNAL \nios|F_pc_sel_nxt.10~0_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_addr[4]~4_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~33_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~18_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~57_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~58_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~12_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~45_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~46_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[1]~3\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[2]~4_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg~1_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[2]~5\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[3]~6_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg~8_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_addr[3]~3_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|readdata~30_combout\ : std_logic;
SIGNAL \nios|F_iw[30]~52_combout\ : std_logic;
SIGNAL \nios|F_iw[30]~53_combout\ : std_logic;
SIGNAL \nios|E_src1[10]~6_combout\ : std_logic;
SIGNAL \nios|F_pc_plus_one[8]~16_combout\ : std_logic;
SIGNAL \nios|E_logic_result[10]~8_combout\ : std_logic;
SIGNAL \nios|W_alu_result[10]~6_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a157\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a61\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2834w[0]~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a93\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a125\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result29w~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result29w~1_combout\ : std_logic;
SIGNAL \nios|F_iw[29]~50_combout\ : std_logic;
SIGNAL \nios|F_iw[29]~51_combout\ : std_logic;
SIGNAL \nios|E_src1[9]~7_combout\ : std_logic;
SIGNAL \nios|F_pc_plus_one[7]~14_combout\ : std_logic;
SIGNAL \nios|Add2~18_combout\ : std_logic;
SIGNAL \nios|Add1~18_combout\ : std_logic;
SIGNAL \nios|F_pc[7]~9_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a92\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a124\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result28w~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a156\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a28\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a60\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2786w[0]~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result28w~1_combout\ : std_logic;
SIGNAL \nios|F_iw[28]~48_combout\ : std_logic;
SIGNAL \nios|F_iw[28]~49_combout\ : std_logic;
SIGNAL \nios|E_src1[8]~8_combout\ : std_logic;
SIGNAL \nios|F_pc_plus_one[6]~12_combout\ : std_logic;
SIGNAL \nios|Add1~16_combout\ : std_logic;
SIGNAL \nios|Add2~16_combout\ : std_logic;
SIGNAL \nios|F_pc[6]~8_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a91\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a123\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result27w~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a155\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a27\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a59\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2738w[0]~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result27w~1_combout\ : std_logic;
SIGNAL \nios|F_iw[27]~46_combout\ : std_logic;
SIGNAL \nios|F_iw[27]~47_combout\ : std_logic;
SIGNAL \nios|E_src1[4]~12_combout\ : std_logic;
SIGNAL \nios|F_pc_plus_one[2]~4_combout\ : std_logic;
SIGNAL \nios|Add1~8_combout\ : std_logic;
SIGNAL \nios|Add2~8_combout\ : std_logic;
SIGNAL \nios|F_pc[2]~5_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_addr[2]~2_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|readdata~11_combout\ : std_logic;
SIGNAL \nios|F_iw[24]~24_combout\ : std_logic;
SIGNAL \nios|F_iw[24]~25_combout\ : std_logic;
SIGNAL \nios|R_src2_lo[7]~8_combout\ : std_logic;
SIGNAL \nios|Add2~14_combout\ : std_logic;
SIGNAL \nios|Add1~14_combout\ : std_logic;
SIGNAL \nios|F_pc[5]~7_combout\ : std_logic;
SIGNAL \nios|W_alu_result[7]~9_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a76\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a108\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result12w~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a140\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a44\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2018w[0]~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result12w~1_combout\ : std_logic;
SIGNAL \nios|F_iw[12]~9_combout\ : std_logic;
SIGNAL \nios|F_iw[12]~10_combout\ : std_logic;
SIGNAL \nios|R_src2_lo[6]~7_combout\ : std_logic;
SIGNAL \nios|Add1~12_combout\ : std_logic;
SIGNAL \nios|Add2~12_combout\ : std_logic;
SIGNAL \nios|F_pc[4]~6_combout\ : std_logic;
SIGNAL \nios|W_alu_result[6]~10_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a106\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a74\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result10w~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a138\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a42\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1922w[0]~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result10w~1_combout\ : std_logic;
SIGNAL \nios|F_iw[10]~6_combout\ : std_logic;
SIGNAL \nios|F_iw[10]~7_combout\ : std_logic;
SIGNAL \nios|R_src2_lo[4]~5_combout\ : std_logic;
SIGNAL \nios|E_logic_result[4]~11_combout\ : std_logic;
SIGNAL \nios|W_alu_result[4]~12_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a151\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a119\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a87\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result23w~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a55\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2546w[0]~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result23w~1_combout\ : std_logic;
SIGNAL \nios|F_iw[23]~22_combout\ : std_logic;
SIGNAL \nios|F_iw[23]~23_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~11_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a90\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a122\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result26w~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a154\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a58\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a26\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2690w[0]~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result26w~1_combout\ : std_logic;
SIGNAL \nios|F_iw[26]~28_combout\ : std_logic;
SIGNAL \nios|F_iw[26]~29_combout\ : std_logic;
SIGNAL \nios|D_dst_regnum[4]~9_combout\ : std_logic;
SIGNAL \nios|E_src1[2]~14_combout\ : std_logic;
SIGNAL \nios|F_pc_plus_one[0]~0_combout\ : std_logic;
SIGNAL \nios|Add2~4_combout\ : std_logic;
SIGNAL \nios|Add1~4_combout\ : std_logic;
SIGNAL \nios|F_pc[0]~3_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a116\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a84\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result20w~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a52\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2402w[0]~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a148\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result20w~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux|src_payload~9_combout\ : std_logic;
SIGNAL \nios|F_iw[20]~42_combout\ : std_logic;
SIGNAL \nios|D_dst_regnum[3]~8_combout\ : std_logic;
SIGNAL \nios|d_writedata[24]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~5_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a141\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a45\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2066w[0]~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a77\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a109\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result13w~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result13w~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux|src_payload~0_combout\ : std_logic;
SIGNAL \nios|F_iw[13]~8_combout\ : std_logic;
SIGNAL \nios|D_ctrl_crst~2_combout\ : std_logic;
SIGNAL \nios|D_ctrl_crst~3_combout\ : std_logic;
SIGNAL \nios|R_ctrl_crst~q\ : std_logic;
SIGNAL \nios|W_status_reg_pie_inst_nxt~0_combout\ : std_logic;
SIGNAL \nios|Equal101~4_combout\ : std_logic;
SIGNAL \nios|Equal101~5_combout\ : std_logic;
SIGNAL \nios|Equal140~2_combout\ : std_logic;
SIGNAL \nios|W_bstatus_reg_inst_nxt~0_combout\ : std_logic;
SIGNAL \nios|W_bstatus_reg_inst_nxt~1_combout\ : std_logic;
SIGNAL \nios|W_bstatus_reg~q\ : std_logic;
SIGNAL \nios|W_status_reg_pie_inst_nxt~1_combout\ : std_logic;
SIGNAL \nios|W_status_reg_pie_inst_nxt~2_combout\ : std_logic;
SIGNAL \nios|Equal140~3_combout\ : std_logic;
SIGNAL \nios|W_estatus_reg_inst_nxt~0_combout\ : std_logic;
SIGNAL \nios|W_estatus_reg_inst_nxt~1_combout\ : std_logic;
SIGNAL \nios|W_estatus_reg~q\ : std_logic;
SIGNAL \nios|W_status_reg_pie_inst_nxt~3_combout\ : std_logic;
SIGNAL \nios|W_status_reg_pie~q\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable[0]~1_combout\ : std_logic;
SIGNAL \nios|W_ipending_reg_nxt[0]~1_combout\ : std_logic;
SIGNAL \nios|D_iw[29]~0_combout\ : std_logic;
SIGNAL \nios|F_iw[14]~38_combout\ : std_logic;
SIGNAL \nios|F_iw[14]~56_combout\ : std_logic;
SIGNAL \nios|D_ctrl_alu_subtract~7_combout\ : std_logic;
SIGNAL \nios|D_ctrl_alu_subtract~8_combout\ : std_logic;
SIGNAL \nios|D_ctrl_alu_subtract~1_combout\ : std_logic;
SIGNAL \nios|D_ctrl_alu_subtract~2_combout\ : std_logic;
SIGNAL \nios|D_ctrl_alu_subtract~5_combout\ : std_logic;
SIGNAL \nios|D_ctrl_alu_subtract~3_combout\ : std_logic;
SIGNAL \nios|D_ctrl_alu_subtract~4_combout\ : std_logic;
SIGNAL \nios|D_ctrl_alu_subtract~6_combout\ : std_logic;
SIGNAL \nios|E_alu_sub~0_combout\ : std_logic;
SIGNAL \nios|E_alu_sub~q\ : std_logic;
SIGNAL \nios|E_arith_result[16]~3_combout\ : std_logic;
SIGNAL \nios|F_pc_no_crst_nxt[14]~5_combout\ : std_logic;
SIGNAL \nios|F_pc_no_crst_nxt[14]~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router|Equal1~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios_instruction_master_translator|read_accepted~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router|Equal1~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios_instruction_master_translator|read_accepted~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios_instruction_master_translator|read_accepted~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios_instruction_master_translator|read_accepted~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios_instruction_master_translator|read_accepted~q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|update_grant~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|arb|grant[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \memory|wren~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a47\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2162w[0]~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a143\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a111\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a79\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result15w~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result15w~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux|src_payload~7_combout\ : std_logic;
SIGNAL \nios|F_iw[15]~40_combout\ : std_logic;
SIGNAL \nios|Equal101~1_combout\ : std_logic;
SIGNAL \nios|D_ctrl_force_src2_zero~2_combout\ : std_logic;
SIGNAL \nios|D_ctrl_force_src2_zero~3_combout\ : std_logic;
SIGNAL \nios|D_ctrl_force_src2_zero~5_combout\ : std_logic;
SIGNAL \nios|D_ctrl_force_src2_zero~6_combout\ : std_logic;
SIGNAL \nios|D_ctrl_force_src2_zero~4_combout\ : std_logic;
SIGNAL \nios|R_ctrl_force_src2_zero~q\ : std_logic;
SIGNAL \nios|R_src2_lo~0_combout\ : std_logic;
SIGNAL \nios|R_src2_lo[3]~4_combout\ : std_logic;
SIGNAL \nios|Add1~6_combout\ : std_logic;
SIGNAL \nios|Add2~6_combout\ : std_logic;
SIGNAL \nios|F_pc[1]~4_combout\ : std_logic;
SIGNAL \nios|F_pc_plus_one[1]~2_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_addr[1]~1_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~24_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~11_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~43_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~44_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[26]~feeder_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[0]~0_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg~0_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_addr[0]~0_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|readdata~24_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux|src_payload~10_combout\ : std_logic;
SIGNAL \nios|F_iw[19]~43_combout\ : std_logic;
SIGNAL \nios|D_dst_regnum[2]~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~2_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[0]~0_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|readdata~16_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux|src_payload~4_combout\ : std_logic;
SIGNAL \nios|F_iw[5]~34_combout\ : std_logic;
SIGNAL \nios|D_ctrl_implicit_dst_retaddr~0_combout\ : std_logic;
SIGNAL \nios|D_ctrl_exception~11_combout\ : std_logic;
SIGNAL \nios|D_ctrl_implicit_dst_eretaddr~0_combout\ : std_logic;
SIGNAL \nios|D_dst_regnum[0]~0_combout\ : std_logic;
SIGNAL \nios|D_dst_regnum[1]~4_combout\ : std_logic;
SIGNAL \nios|D_dst_regnum[1]~5_combout\ : std_logic;
SIGNAL \nios|E_src1[13]~3_combout\ : std_logic;
SIGNAL \nios|F_pc_plus_one[11]~22_combout\ : std_logic;
SIGNAL \nios|Add2~26_combout\ : std_logic;
SIGNAL \nios|F_pc[11]~1_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a71\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a103\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result7w~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a135\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a39\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1778w[0]~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result7w~1_combout\ : std_logic;
SIGNAL \nios|F_iw[7]~16_combout\ : std_logic;
SIGNAL \nios|F_iw[7]~17_combout\ : std_logic;
SIGNAL \nios|E_src1[3]~13_combout\ : std_logic;
SIGNAL \nios|E_logic_result[3]~13_combout\ : std_logic;
SIGNAL \nios|W_alu_result[3]~13_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|Equal12~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|Equal9~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|Equal12~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|Equal1~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|Equal2~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|src_channel[1]~14_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|src_channel[1]~12_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|src_channel[1]~8_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|src_channel[1]~9_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|always1~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|always1~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|always1~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|src_channel[1]~10_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|always1~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|Equal7~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|src_channel[1]~11_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux_001|src1_valid~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~8_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a131\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a99\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a67\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result3w~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a35\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1586w[0]~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result3w~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux|src_payload~5_combout\ : std_logic;
SIGNAL \nios|F_iw[3]~37_combout\ : std_logic;
SIGNAL \nios|D_ctrl_b_is_dst~0_combout\ : std_logic;
SIGNAL \nios|D_ctrl_b_is_dst~1_combout\ : std_logic;
SIGNAL \nios|R_src2_use_imm~0_combout\ : std_logic;
SIGNAL \nios|D_wr_dst_reg~3_combout\ : std_logic;
SIGNAL \nios|R_src2_use_imm~1_combout\ : std_logic;
SIGNAL \nios|R_src2_use_imm~q\ : std_logic;
SIGNAL \nios|R_src2_lo[5]~6_combout\ : std_logic;
SIGNAL \nios|E_logic_result[5]~10_combout\ : std_logic;
SIGNAL \nios|Add2~10_combout\ : std_logic;
SIGNAL \nios|Add1~10_combout\ : std_logic;
SIGNAL \nios|E_arith_result[5]~1_combout\ : std_logic;
SIGNAL \nios|W_alu_result[5]~11_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|Equal7~1_combout\ : std_logic;
SIGNAL \led4|always0~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|led4_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|led4_s1_translator|Add0~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|led4_s1_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|led4_s1_translator|wait_latency_counter[0]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|led4_s1_translator|read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|led4_s1_translator|read_latency_shift_reg~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|always1~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~8_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pushbuton3_s1_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pushbuton3_s1_translator|Add0~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pushbuton3_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pushbuton3_s1_translator|wait_latency_counter[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|Equal6~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|Equal6~0_combout\ : std_logic;
SIGNAL \led5|always0~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|led5_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|led5_s1_translator|Add0~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|led5_s1_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|led5_s1_translator|wait_latency_counter[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|led5_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|led5_s1_translator|read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|WideOr1~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|always1~8_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~10_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pushbuton4_s1_translator|wait_latency_counter[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pushbuton4_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pushbuton4_s1_translator|wait_latency_counter~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pushbuton4_s1_translator|wait_latency_counter[0]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|WideOr1~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|Equal9~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|Equal9~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|led2_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|led2_s1_translator|wait_latency_counter[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \led2|always0~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|led2_s1_translator|Add0~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|led2_s1_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|led2_s1_translator|read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|led2_s1_translator|read_latency_shift_reg~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|led2_s1_translator|read_latency_shift_reg~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|Equal8~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \led3|always0~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|led3_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|led3_s1_translator|Add0~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|led3_s1_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|led3_s1_translator|wait_latency_counter[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|led3_s1_translator|read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|led3_s1_translator|read_latency_shift_reg~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|Equal11~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|Equal11~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|led1_s1_translator|wait_latency_counter[0]~5_combout\ : std_logic;
SIGNAL \led1|always0~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|led1_s1_translator|wait_latency_counter~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|led1_s1_translator|Add0~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|led1_s1_translator|wait_latency_counter~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|led1_s1_translator|wait_latency_counter[0]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|led1_s1_translator|read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|led1_s1_translator|read_latency_shift_reg~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|always1~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|always1~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~11_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pushbuton1_s1_translator|wait_latency_counter[1]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pushbuton1_s1_translator|wait_latency_counter~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pushbuton1_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pushbuton1_s1_translator|av_waitrequest_generated~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pushbuton1_s1_translator|wait_latency_counter[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|WideOr1~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|WideOr1~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\ : std_logic;
SIGNAL \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_payload~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\ : std_logic;
SIGNAL \mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\ : std_logic;
SIGNAL \nios|av_ld_getting_data~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\ : std_logic;
SIGNAL \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\ : std_logic;
SIGNAL \nios|av_ld_getting_data~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\ : std_logic;
SIGNAL \mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\ : std_logic;
SIGNAL \nios|av_ld_getting_data~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\ : std_logic;
SIGNAL \mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\ : std_logic;
SIGNAL \mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\ : std_logic;
SIGNAL \mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\ : std_logic;
SIGNAL \nios|av_ld_getting_data~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\ : std_logic;
SIGNAL \mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\ : std_logic;
SIGNAL \mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\ : std_logic;
SIGNAL \mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\ : std_logic;
SIGNAL \nios|av_ld_getting_data~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\ : std_logic;
SIGNAL \mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\ : std_logic;
SIGNAL \mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\ : std_logic;
SIGNAL \mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\ : std_logic;
SIGNAL \nios|av_ld_getting_data~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\ : std_logic;
SIGNAL \mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|always1~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pushbuton2_s1_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pushbuton2_s1_translator|Add0~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pushbuton2_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pushbuton2_s1_translator|wait_latency_counter[0]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~9_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\ : std_logic;
SIGNAL \mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\ : std_logic;
SIGNAL \nios|av_ld_getting_data~3_combout\ : std_logic;
SIGNAL \nios|av_ld_getting_data~4_combout\ : std_logic;
SIGNAL \nios|av_ld_getting_data~8_combout\ : std_logic;
SIGNAL \nios|av_ld_align_cycle_nxt[1]~1_combout\ : std_logic;
SIGNAL \nios_custom_instruction_master_multi_xconnect|LessThan1~0_combout\ : std_logic;
SIGNAL \nios_custom_instruction_master_multi_xconnect|LessThan1~1_combout\ : std_logic;
SIGNAL \lcd_0|contador[0]~18_combout\ : std_logic;
SIGNAL \nios|E_ci_multi_start~0_combout\ : std_logic;
SIGNAL \nios|E_ci_multi_start~q\ : std_logic;
SIGNAL \lcd_0|Selector1~0_combout\ : std_logic;
SIGNAL \nios|E_ci_multi_clk_en~0_combout\ : std_logic;
SIGNAL \nios|E_ci_multi_clk_en~1_combout\ : std_logic;
SIGNAL \nios|E_ci_multi_clk_en~q\ : std_logic;
SIGNAL \lcd_0|state.idle~q\ : std_logic;
SIGNAL \lcd_0|rs~1_combout\ : std_logic;
SIGNAL \lcd_0|contador[2]~23\ : std_logic;
SIGNAL \lcd_0|contador[3]~24_combout\ : std_logic;
SIGNAL \lcd_0|contador[0]~52_combout\ : std_logic;
SIGNAL \lcd_0|contador[3]~25\ : std_logic;
SIGNAL \lcd_0|contador[4]~26_combout\ : std_logic;
SIGNAL \lcd_0|contador[4]~27\ : std_logic;
SIGNAL \lcd_0|contador[5]~28_combout\ : std_logic;
SIGNAL \lcd_0|contador[5]~29\ : std_logic;
SIGNAL \lcd_0|contador[6]~30_combout\ : std_logic;
SIGNAL \lcd_0|contador[6]~31\ : std_logic;
SIGNAL \lcd_0|contador[7]~32_combout\ : std_logic;
SIGNAL \lcd_0|contador[7]~33\ : std_logic;
SIGNAL \lcd_0|contador[8]~34_combout\ : std_logic;
SIGNAL \lcd_0|contador[8]~35\ : std_logic;
SIGNAL \lcd_0|contador[9]~36_combout\ : std_logic;
SIGNAL \lcd_0|contador[9]~37\ : std_logic;
SIGNAL \lcd_0|contador[10]~38_combout\ : std_logic;
SIGNAL \lcd_0|contador[10]~39\ : std_logic;
SIGNAL \lcd_0|contador[11]~40_combout\ : std_logic;
SIGNAL \lcd_0|contador[11]~41\ : std_logic;
SIGNAL \lcd_0|contador[12]~42_combout\ : std_logic;
SIGNAL \lcd_0|contador[12]~43\ : std_logic;
SIGNAL \lcd_0|contador[13]~44_combout\ : std_logic;
SIGNAL \lcd_0|contador[13]~45\ : std_logic;
SIGNAL \lcd_0|contador[14]~46_combout\ : std_logic;
SIGNAL \lcd_0|contador[14]~47\ : std_logic;
SIGNAL \lcd_0|contador[15]~48_combout\ : std_logic;
SIGNAL \lcd_0|contador[15]~49\ : std_logic;
SIGNAL \lcd_0|contador[16]~50_combout\ : std_logic;
SIGNAL \lcd_0|contador[6]~17_combout\ : std_logic;
SIGNAL \lcd_0|state.working~q\ : std_logic;
SIGNAL \lcd_0|contador[0]~19\ : std_logic;
SIGNAL \lcd_0|contador[1]~20_combout\ : std_logic;
SIGNAL \lcd_0|contador[1]~21\ : std_logic;
SIGNAL \lcd_0|contador[2]~22_combout\ : std_logic;
SIGNAL \lcd_0|Equal0~0_combout\ : std_logic;
SIGNAL \lcd_0|Equal0~2_combout\ : std_logic;
SIGNAL \lcd_0|Equal0~3_combout\ : std_logic;
SIGNAL \lcd_0|Equal0~1_combout\ : std_logic;
SIGNAL \lcd_0|Equal0~4_combout\ : std_logic;
SIGNAL \lcd_0|Selector0~0_combout\ : std_logic;
SIGNAL \lcd_0|state.finish~q\ : std_logic;
SIGNAL \lcd_0|done~q\ : std_logic;
SIGNAL \nios|E_alu_result[0]~1_combout\ : std_logic;
SIGNAL \nios|E_alu_result[0]~2_combout\ : std_logic;
SIGNAL \nios|E_alu_result[0]~3_combout\ : std_logic;
SIGNAL \nios|av_ld_rshift8~0_combout\ : std_logic;
SIGNAL \nios|av_ld_rshift8~1_combout\ : std_logic;
SIGNAL \pushbuton3_external_connection_export~input_o\ : std_logic;
SIGNAL \pushbuton3|read_mux_out~combout\ : std_logic;
SIGNAL \pushbuton2_external_connection_export~input_o\ : std_logic;
SIGNAL \pushbuton2|read_mux_out~combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~27_combout\ : std_logic;
SIGNAL \led4|always0~1_combout\ : std_logic;
SIGNAL \led4|data_out~0_combout\ : std_logic;
SIGNAL \led4|data_out~q\ : std_logic;
SIGNAL \led5|always0~1_combout\ : std_logic;
SIGNAL \led5|data_out~0_combout\ : std_logic;
SIGNAL \led5|data_out~q\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~26_combout\ : std_logic;
SIGNAL \led2|always0~1_combout\ : std_logic;
SIGNAL \led2|data_out~0_combout\ : std_logic;
SIGNAL \led2|data_out~q\ : std_logic;
SIGNAL \led3|always0~1_combout\ : std_logic;
SIGNAL \led3|data_out~0_combout\ : std_logic;
SIGNAL \led3|data_out~q\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~25_combout\ : std_logic;
SIGNAL \pushbuton1_external_connection_export~input_o\ : std_logic;
SIGNAL \pushbuton1|read_mux_out~combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~24_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~28_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_regs|selected_read_data[0]~2_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_rx|rx_data[0]~feeder_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_regs|selected_read_data[0]~25_combout\ : std_logic;
SIGNAL \pushbuton4_external_connection_export~input_o\ : std_logic;
SIGNAL \pushbuton4|read_mux_out~combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~29_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|readdata~8_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|readdata[0]~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|av_readdata[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~30_combout\ : std_logic;
SIGNAL \nios|av_ld_byte0_data_nxt[0]~4_combout\ : std_logic;
SIGNAL \nios|av_ld_byte0_data_nxt[0]~5_combout\ : std_logic;
SIGNAL \nios|E_control_rd_data[0]~0_combout\ : std_logic;
SIGNAL \nios|E_control_rd_data[0]~1_combout\ : std_logic;
SIGNAL \nios|E_control_rd_data[0]~2_combout\ : std_logic;
SIGNAL \nios|W_rf_wr_data[0]~1_combout\ : std_logic;
SIGNAL \nios|W_rf_wr_data[0]~0_combout\ : std_logic;
SIGNAL \nios|W_rf_wr_data[0]~2_combout\ : std_logic;
SIGNAL \nios|E_st_data[16]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~21_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[16]~20_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~26_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~13_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~47_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~48_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~27_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~14_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~49_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~50_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|always1~0_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|monitor_error~0_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|monitor_error~q\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~27_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg~3_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[7]~15\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[8]~16_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd~0_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd~1_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd~q\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~feeder_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~21_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~6_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~33_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~34_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[17]~feeder_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~0_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~1_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_wr~0_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_wr~q\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_en~1_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|readdata~9_combout\ : std_logic;
SIGNAL \nios|F_iw[22]~20_combout\ : std_logic;
SIGNAL \nios|F_iw[22]~21_combout\ : std_logic;
SIGNAL \nios|D_dst_regnum[0]~6_combout\ : std_logic;
SIGNAL \nios|D_dst_regnum[4]~1_combout\ : std_logic;
SIGNAL \nios|D_dst_regnum[3]~3_combout\ : std_logic;
SIGNAL \nios|D_dst_regnum[2]~2_combout\ : std_logic;
SIGNAL \nios|Equal2~11_combout\ : std_logic;
SIGNAL \nios|D_wr_dst_reg~2_combout\ : std_logic;
SIGNAL \nios|D_wr_dst_reg~combout\ : std_logic;
SIGNAL \nios|R_wr_dst_reg~q\ : std_logic;
SIGNAL \nios|W_rf_wren~combout\ : std_logic;
SIGNAL \nios|R_src2_lo[10]~14_combout\ : std_logic;
SIGNAL \nios|Add1~20_combout\ : std_logic;
SIGNAL \nios|Add2~20_combout\ : std_logic;
SIGNAL \nios|F_pc[8]~10_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|readdata~20_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux|src_payload~6_combout\ : std_logic;
SIGNAL \nios|F_iw[16]~39_combout\ : std_logic;
SIGNAL \nios|E_src1[12]~4_combout\ : std_logic;
SIGNAL \nios|F_pc_plus_one[10]~20_combout\ : std_logic;
SIGNAL \nios|Add1~24_combout\ : std_logic;
SIGNAL \nios|W_alu_result[12]~22_combout\ : std_logic;
SIGNAL \nios|W_alu_result[12]~4_combout\ : std_logic;
SIGNAL \nios|W_alu_result[12]~feeder_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1379w[3]~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a139\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a75\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a107\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result11w~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a43\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1970w[0]~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result11w~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux|src_payload~1_combout\ : std_logic;
SIGNAL \nios|F_iw[11]~11_combout\ : std_logic;
SIGNAL \nios|D_ctrl_exception~12_combout\ : std_logic;
SIGNAL \nios|D_ctrl_exception~combout\ : std_logic;
SIGNAL \nios|R_ctrl_exception~q\ : std_logic;
SIGNAL \nios|W_status_reg_pie_inst_nxt~4_combout\ : std_logic;
SIGNAL \nios|F_pc_no_crst_nxt[3]~4_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal0~1_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|readdata~5_combout\ : std_logic;
SIGNAL \nios|F_iw[8]~14_combout\ : std_logic;
SIGNAL \nios|F_iw[8]~15_combout\ : std_logic;
SIGNAL \nios|R_src2_lo[2]~3_combout\ : std_logic;
SIGNAL \nios|E_logic_result[2]~14_combout\ : std_logic;
SIGNAL \nios|W_alu_result[2]~14_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal0~2_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|readdata~14_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|readdata[1]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux|src_payload~2_combout\ : std_logic;
SIGNAL \nios|F_iw[1]~30_combout\ : std_logic;
SIGNAL \nios|D_ctrl_ld~4_combout\ : std_logic;
SIGNAL \nios|R_ctrl_ld~q\ : std_logic;
SIGNAL \nios|d_read_nxt~2_combout\ : std_logic;
SIGNAL \nios|d_read~q\ : std_logic;
SIGNAL \mm_interconnect_0|nios_data_master_translator|uav_read~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|src_channel[1]~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|src_channel[1]~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|src_channel[1]~13_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|src_channel[1]~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|src_channel[1]~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|WideOr1~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\ : std_logic;
SIGNAL \mm_interconnect_0|memory_s1_translator|read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ : std_logic;
SIGNAL \nios|i_read_nxt~0_combout\ : std_logic;
SIGNAL \nios|i_read~q\ : std_logic;
SIGNAL \nios|F_valid~0_combout\ : std_logic;
SIGNAL \nios|D_valid~q\ : std_logic;
SIGNAL \nios|R_valid~q\ : std_logic;
SIGNAL \nios|d_write_nxt~0_combout\ : std_logic;
SIGNAL \nios|av_ld_waiting_for_data~q\ : std_logic;
SIGNAL \nios|E_ld_stall~0_combout\ : std_logic;
SIGNAL \nios|av_ld_waiting_for_data_nxt~0_combout\ : std_logic;
SIGNAL \nios|E_stall~0_combout\ : std_logic;
SIGNAL \nios|E_shift_rot_cnt[0]~5_combout\ : std_logic;
SIGNAL \nios|E_shift_rot_cnt[0]~6\ : std_logic;
SIGNAL \nios|E_shift_rot_cnt[1]~7_combout\ : std_logic;
SIGNAL \nios|E_shift_rot_cnt[1]~8\ : std_logic;
SIGNAL \nios|E_shift_rot_cnt[2]~9_combout\ : std_logic;
SIGNAL \nios|E_shift_rot_done~0_combout\ : std_logic;
SIGNAL \nios|E_shift_rot_cnt[2]~10\ : std_logic;
SIGNAL \nios|E_shift_rot_cnt[3]~11_combout\ : std_logic;
SIGNAL \nios|E_shift_rot_cnt[3]~12\ : std_logic;
SIGNAL \nios|E_shift_rot_cnt[4]~13_combout\ : std_logic;
SIGNAL \nios|E_stall~1_combout\ : std_logic;
SIGNAL \nios|E_stall~2_combout\ : std_logic;
SIGNAL \nios|E_stall~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios_data_master_translator|end_begintransfer~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios_data_master_translator|end_begintransfer~q\ : std_logic;
SIGNAL \mm_interconnect_0|nios_data_master_translator|av_waitrequest~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios_data_master_translator|av_waitrequest~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios_data_master_translator|av_waitrequest~2_combout\ : std_logic;
SIGNAL \nios|E_stall~4_combout\ : std_logic;
SIGNAL \nios|E_valid~0_combout\ : std_logic;
SIGNAL \nios|E_valid~q\ : std_logic;
SIGNAL \nios|W_valid~0_combout\ : std_logic;
SIGNAL \nios|W_valid~q\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|break_on_reset~0_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|break_on_reset~q\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|jtag_break~0_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|jtag_break~1_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|jtag_break~q\ : std_logic;
SIGNAL \nios|wait_for_one_post_bret_inst~0_combout\ : std_logic;
SIGNAL \nios|wait_for_one_post_bret_inst~q\ : std_logic;
SIGNAL \nios|hbreak_pending_nxt~0_combout\ : std_logic;
SIGNAL \nios|hbreak_pending~q\ : std_logic;
SIGNAL \nios|hbreak_req~0_combout\ : std_logic;
SIGNAL \nios|D_iw[29]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux|src_payload~3_combout\ : std_logic;
SIGNAL \nios|F_iw[4]~33_combout\ : std_logic;
SIGNAL \nios|Equal2~8_combout\ : std_logic;
SIGNAL \nios|D_ctrl_logic~0_combout\ : std_logic;
SIGNAL \nios|D_ctrl_logic~1_combout\ : std_logic;
SIGNAL \nios|D_ctrl_logic~2_combout\ : std_logic;
SIGNAL \nios|R_ctrl_logic~q\ : std_logic;
SIGNAL \nios|W_alu_result[14]~20_combout\ : std_logic;
SIGNAL \nios|W_alu_result[14]~2_combout\ : std_logic;
SIGNAL \nios|W_alu_result[14]~feeder_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1369w[3]~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a96~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result0w~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a128~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1442w[0]~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result0w~1_combout\ : std_logic;
SIGNAL \nios|F_iw[0]~31_combout\ : std_logic;
SIGNAL \nios|F_iw[0]~32_combout\ : std_logic;
SIGNAL \nios|Equal2~3_combout\ : std_logic;
SIGNAL \nios|Equal2~7_combout\ : std_logic;
SIGNAL \nios|D_ctrl_break~0_combout\ : std_logic;
SIGNAL \nios|D_ctrl_break~1_combout\ : std_logic;
SIGNAL \nios|R_ctrl_break~q\ : std_logic;
SIGNAL \nios|hbreak_enabled~0_combout\ : std_logic;
SIGNAL \nios|hbreak_enabled~q\ : std_logic;
SIGNAL \nios|F_iw[18]~44_combout\ : std_logic;
SIGNAL \nios|F_iw[18]~57_combout\ : std_logic;
SIGNAL \nios|R_src2_lo[12]~12_combout\ : std_logic;
SIGNAL \nios|Add2~24_combout\ : std_logic;
SIGNAL \nios|F_pc[10]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux|src0_valid~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux_001|src0_valid~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]~q\ : std_logic;
SIGNAL \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ : std_logic;
SIGNAL \nios|F_iw[2]~35_combout\ : std_logic;
SIGNAL \nios|F_iw[2]~36_combout\ : std_logic;
SIGNAL \nios|D_ctrl_st~0_combout\ : std_logic;
SIGNAL \nios|R_ctrl_st~q\ : std_logic;
SIGNAL \nios|E_st_stall~combout\ : std_logic;
SIGNAL \nios|d_write~q\ : std_logic;
SIGNAL \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|WideOr1~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|write~0_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|write~q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_valid~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|read~0_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|read~q\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|avalon_ociram_readdata_ready~q\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|waitrequest~0_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|waitrequest~1_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|waitrequest~q\ : std_logic;
SIGNAL \mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|update_grant~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|packet_in_progress~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|packet_in_progress~q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal0~0_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|take_action_ocireg~0_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|monitor_ready~0_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|monitor_ready~q\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~q\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~20_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~10\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~12\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~14\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~16\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|tdo~reg0feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|tdo~reg0_q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~17\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~19_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~20_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~9_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~39_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~40_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|resetrequest~feeder_combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|resetrequest~q\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|resetrequest~clkctrl_outclk\ : std_logic;
SIGNAL \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ : std_logic;
SIGNAL \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \rst_controller|r_sync_rst_chain[3]~feeder_combout\ : std_logic;
SIGNAL \rst_controller|r_sync_rst_chain~1_combout\ : std_logic;
SIGNAL \rst_controller|r_sync_rst_chain~0_combout\ : std_logic;
SIGNAL \rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout\ : std_logic;
SIGNAL \rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\ : std_logic;
SIGNAL \rst_controller|WideOr0~0_combout\ : std_logic;
SIGNAL \rst_controller|r_sync_rst~q\ : std_logic;
SIGNAL \rst_controller|r_sync_rst~clkctrl_outclk\ : std_logic;
SIGNAL \mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|uart_1_s1_translator|read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios_data_master_translator|write_accepted~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios_data_master_translator|write_accepted~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios_data_master_translator|write_accepted~q\ : std_logic;
SIGNAL \mm_interconnect_0|nios_data_master_translator|uav_write~0_combout\ : std_logic;
SIGNAL \led1|always0~1_combout\ : std_logic;
SIGNAL \led1|data_out~0_combout\ : std_logic;
SIGNAL \led1|data_out~q\ : std_logic;
SIGNAL \lcd_0|rs~0_combout\ : std_logic;
SIGNAL \lcd_0|rs~q\ : std_logic;
SIGNAL \lcd_0|en~0_combout\ : std_logic;
SIGNAL \lcd_0|en~1_combout\ : std_logic;
SIGNAL \lcd_0|en~q\ : std_logic;
SIGNAL \lcd_0|db[1]~feeder_combout\ : std_logic;
SIGNAL \lcd_0|db[2]~feeder_combout\ : std_logic;
SIGNAL \lcd_0|db[4]~feeder_combout\ : std_logic;
SIGNAL \lcd_0|db[5]~feeder_combout\ : std_logic;
SIGNAL \lcd_0|db[6]~feeder_combout\ : std_logic;
SIGNAL \lcd_0|db[7]~feeder_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_tx|pre_txd~2_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_tx|pre_txd~3_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_tx|pre_txd~q\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_tx|txd~0_combout\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_tx|txd~q\ : std_logic;
SIGNAL \altera_internal_jtag~TDO\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1332w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \led2|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \led3|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \led4|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \led5|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \pushbuton2|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \pushbuton3|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \pushbuton4|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \uart_1|the_Nios_UART_1_rx|the_altera_std_synchronizer|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \mm_interconnect_0|pushbuton1_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|pushbuton1_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mm_interconnect_0|pushbuton1_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|led2_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|led2_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mm_interconnect_0|led2_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|led3_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|led3_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mm_interconnect_0|led3_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|led4_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|led4_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mm_interconnect_0|led4_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|led5_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|led5_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mm_interconnect_0|led5_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|pushbuton2_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|pushbuton2_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mm_interconnect_0|pushbuton2_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|pushbuton3_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|pushbuton3_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mm_interconnect_0|pushbuton3_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|pushbuton4_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|pushbuton4_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mm_interconnect_0|pushbuton4_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_data\ : std_logic_vector(94 DOWNTO 0);
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios|d_writedata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios|d_byteenable\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \nios|av_ld_byte3_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \nios|av_ld_byte2_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \nios|av_ld_byte1_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \nios|av_ld_byte0_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \nios|av_ld_align_cycle\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios|W_ipending_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios|W_ienable_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios|W_control_rd_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios|W_alu_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios|R_logic_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios|R_dst_regnum\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \nios|R_compare_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios|F_pc\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \nios|E_src2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios|E_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios|E_shift_rot_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios|E_shift_rot_cnt\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \nios|E_arith_src2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios|E_arith_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios|D_iw\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios|the_Nios_Nios_nios2_oci|writedata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios|the_Nios_Nios_nios2_oci|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios|the_Nios_Nios_nios2_oci|byteenable\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \nios|the_Nios_Nios_nios2_oci|address\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|the_altera_std_synchronizer|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|ir_out\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|ir\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \led1|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \pushbuton1|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \lcd_0|db\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \lcd_0|contador\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \uart_1|the_Nios_UART_1_tx|baud_rate_counter\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \uart_1|the_Nios_UART_1_rx|rx_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \uart_1|the_Nios_UART_1_rx|baud_rate_counter\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \uart_1|the_Nios_UART_1_regs|tx_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \uart_1|the_Nios_UART_1_regs|selected_read_data\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \uart_1|the_Nios_UART_1_regs|readdata\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \uart_1|the_Nios_UART_1_regs|control_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \jtag_uart_0|av_readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|wdata\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|rdata\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mm_interconnect_0|memory_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|led1_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|led1_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|led1_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mm_interconnect_0|uart_1_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|uart_1_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|uart_1_s1_translator|av_readdata_pre\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_data\ : std_logic_vector(94 DOWNTO 0);
SIGNAL \mm_interconnect_0|cmd_xbar_mux|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data\ : std_logic_vector(94 DOWNTO 0);
SIGNAL \rst_controller|r_sync_rst_chain\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \rst_controller|altera_reset_synchronizer_int_chain\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\ : std_logic;
SIGNAL \rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|ALT_INV_resetrequest~clkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\ : std_logic_vector(8 DOWNTO 3);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \nios|ALT_INV_F_pc_sel_nxt.10~0_combout\ : std_logic;
SIGNAL \nios|ALT_INV_W_status_reg_pie_inst_nxt~4_combout\ : std_logic;
SIGNAL \nios|ALT_INV_av_ld_rshift8~1_combout\ : std_logic;
SIGNAL \rst_controller|ALT_INV_r_early_rst~q\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~combout\ : std_logic;
SIGNAL \nios|the_Nios_Nios_nios2_oci|ALT_INV_address\ : std_logic_vector(8 DOWNTO 8);
SIGNAL \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \lcd_0|ALT_INV_state.working~q\ : std_logic;
SIGNAL \uart_1|the_Nios_UART_1_tx|ALT_INV_txd~q\ : std_logic;

BEGIN

ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
altera_reserved_tdo <= ww_altera_reserved_tdo;
ww_clk_clk <= clk_clk;
led_external_connection_export <= ww_led_external_connection_export;
ww_pushbuton1_external_connection_export <= pushbuton1_external_connection_export;
led2_external_connection_export <= ww_led2_external_connection_export;
led3_external_connection_export <= ww_led3_external_connection_export;
led4_external_connection_export <= ww_led4_external_connection_export;
led5_external_connection_export <= ww_led5_external_connection_export;
ww_pushbuton2_external_connection_export <= pushbuton2_external_connection_export;
ww_pushbuton3_external_connection_export <= pushbuton3_external_connection_export;
ww_pushbuton4_external_connection_export <= pushbuton4_external_connection_export;
lcd_rs <= ww_lcd_rs;
lcd_rw <= ww_lcd_rw;
lcd_en <= ww_lcd_en;
lcd_db <= ww_lcd_db;
ww_uart_rxd <= uart_rxd;
uart_txd <= ww_uart_txd;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \nios|W_rf_wr_data[31]~20_combout\ & \nios|W_rf_wr_data[30]~21_combout\ & \nios|W_rf_wr_data[29]~22_combout\ & 
\nios|W_rf_wr_data[28]~23_combout\ & \nios|W_rf_wr_data[27]~24_combout\ & \nios|W_rf_wr_data[26]~25_combout\ & \nios|W_rf_wr_data[25]~26_combout\ & \nios|W_rf_wr_data[24]~27_combout\ & \nios|W_rf_wr_data[23]~28_combout\ & 
\nios|W_rf_wr_data[22]~29_combout\ & \nios|W_rf_wr_data[21]~30_combout\ & \nios|W_rf_wr_data[20]~31_combout\ & \nios|W_rf_wr_data[19]~32_combout\ & \nios|W_rf_wr_data[18]~33_combout\ & \nios|W_rf_wr_data[17]~34_combout\ & 
\nios|W_rf_wr_data[16]~11_combout\ & \nios|W_rf_wr_data[15]~12_combout\ & \nios|W_rf_wr_data[14]~13_combout\ & \nios|W_rf_wr_data[13]~14_combout\ & \nios|W_rf_wr_data[12]~15_combout\ & \nios|W_rf_wr_data[11]~16_combout\ & 
\nios|W_rf_wr_data[10]~17_combout\ & \nios|W_rf_wr_data[9]~18_combout\ & \nios|W_rf_wr_data[8]~19_combout\ & \nios|W_rf_wr_data[7]~10_combout\ & \nios|W_rf_wr_data[6]~9_combout\ & \nios|W_rf_wr_data[5]~8_combout\ & \nios|W_rf_wr_data[4]~7_combout\ & 
\nios|W_rf_wr_data[3]~6_combout\ & \nios|W_rf_wr_data[2]~5_combout\ & \nios|W_rf_wr_data[1]~4_combout\ & \nios|W_rf_wr_data[0]~2_combout\);

\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\nios|R_dst_regnum\(4) & \nios|R_dst_regnum\(3) & \nios|R_dst_regnum\(2) & \nios|R_dst_regnum\(1) & \nios|R_dst_regnum\(0));

\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\nios|D_iw\(26) & \nios|D_iw\(25) & \nios|D_iw\(24) & \nios|D_iw\(23) & \nios|D_iw\(22));

\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(0) <= \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(1) <= \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(2) <= \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(3) <= \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(4) <= \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(5) <= \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(6) <= \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(7) <= \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(8) <= \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(9) <= \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(10) <= \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(11) <= \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(12) <= \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(13) <= \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(14) <= \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(15) <= \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(16) <= \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(17) <= \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(18) <= \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(19) <= \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(20) <= \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(21) <= \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(22) <= \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(23) <= \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(24) <= \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(25) <= \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(26) <= \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(27) <= \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(28) <= \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(29) <= \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(30) <= \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(31) <= \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \nios|W_rf_wr_data[31]~20_combout\ & \nios|W_rf_wr_data[30]~21_combout\ & \nios|W_rf_wr_data[29]~22_combout\ & 
\nios|W_rf_wr_data[28]~23_combout\ & \nios|W_rf_wr_data[27]~24_combout\ & \nios|W_rf_wr_data[26]~25_combout\ & \nios|W_rf_wr_data[25]~26_combout\ & \nios|W_rf_wr_data[24]~27_combout\ & \nios|W_rf_wr_data[23]~28_combout\ & 
\nios|W_rf_wr_data[22]~29_combout\ & \nios|W_rf_wr_data[21]~30_combout\ & \nios|W_rf_wr_data[20]~31_combout\ & \nios|W_rf_wr_data[19]~32_combout\ & \nios|W_rf_wr_data[18]~33_combout\ & \nios|W_rf_wr_data[17]~34_combout\ & 
\nios|W_rf_wr_data[16]~11_combout\ & \nios|W_rf_wr_data[15]~12_combout\ & \nios|W_rf_wr_data[14]~13_combout\ & \nios|W_rf_wr_data[13]~14_combout\ & \nios|W_rf_wr_data[12]~15_combout\ & \nios|W_rf_wr_data[11]~16_combout\ & 
\nios|W_rf_wr_data[10]~17_combout\ & \nios|W_rf_wr_data[9]~18_combout\ & \nios|W_rf_wr_data[8]~19_combout\ & \nios|W_rf_wr_data[7]~10_combout\ & \nios|W_rf_wr_data[6]~9_combout\ & \nios|W_rf_wr_data[5]~8_combout\ & \nios|W_rf_wr_data[4]~7_combout\ & 
\nios|W_rf_wr_data[3]~6_combout\ & \nios|W_rf_wr_data[2]~5_combout\ & \nios|W_rf_wr_data[1]~4_combout\ & \nios|W_rf_wr_data[0]~2_combout\);

\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\nios|R_dst_regnum\(4) & \nios|R_dst_regnum\(3) & \nios|R_dst_regnum\(2) & \nios|R_dst_regnum\(1) & \nios|R_dst_regnum\(0));

\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\nios|D_iw\(31) & \nios|D_iw\(30) & \nios|D_iw\(29) & \nios|D_iw\(28) & \nios|D_iw\(27));

\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(0) <= \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(1) <= \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(2) <= \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(3) <= \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(4) <= \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(5) <= \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(6) <= \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(7) <= \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(8) <= \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(9) <= \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(10) <= \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(11) <= \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(12) <= \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(13) <= \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(14) <= \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(15) <= \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(16) <= \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(17) <= \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(18) <= \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(19) <= \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(20) <= \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(21) <= \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(22) <= \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(23) <= \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(24) <= \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(25) <= \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(26) <= \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(27) <= \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(28) <= \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(29) <= \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(30) <= \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(31) <= \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a136_PORTADATAIN_bus\ <= (gnd & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~21_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~19_combout\ & 
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~1_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~2_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~3_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~0_combout\ & 
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~4_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~5_combout\);

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a136_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a136_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a136~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a136_PORTADATAOUT_bus\(0);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a137\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a136_PORTADATAOUT_bus\(1);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a138\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a136_PORTADATAOUT_bus\(2);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a139\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a136_PORTADATAOUT_bus\(3);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a140\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a136_PORTADATAOUT_bus\(4);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a141\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a136_PORTADATAOUT_bus\(5);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a142\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a136_PORTADATAOUT_bus\(6);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a143\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a136_PORTADATAOUT_bus\(7);

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTADATAIN_bus\ <= (gnd & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~21_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~19_combout\ & 
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~1_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~2_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~3_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~0_combout\ & 
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~4_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~5_combout\);

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45)
& \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTADATAOUT_bus\(0);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a41\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTADATAOUT_bus\(1);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a42\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTADATAOUT_bus\(2);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a43\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTADATAOUT_bus\(3);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a44\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTADATAOUT_bus\(4);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a45\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTADATAOUT_bus\(5);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a46\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTADATAOUT_bus\(6);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a47\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTADATAOUT_bus\(7);

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (gnd & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~21_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~19_combout\ & 
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~1_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~2_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~3_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~0_combout\ & 
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~4_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~5_combout\);

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45)
& \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a9\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a10\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTADATAOUT_bus\(2);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a11\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTADATAOUT_bus\(3);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a12\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTADATAOUT_bus\(4);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a13\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTADATAOUT_bus\(5);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a14\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTADATAOUT_bus\(6);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a15\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTADATAOUT_bus\(7);

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a104_PORTADATAIN_bus\ <= (gnd & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~21_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~19_combout\ & 
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~1_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~2_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~3_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~0_combout\ & 
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~4_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~5_combout\);

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a104_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a104_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a104~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a104_PORTADATAOUT_bus\(0);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a105\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a104_PORTADATAOUT_bus\(1);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a106\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a104_PORTADATAOUT_bus\(2);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a107\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a104_PORTADATAOUT_bus\(3);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a108\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a104_PORTADATAOUT_bus\(4);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a109\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a104_PORTADATAOUT_bus\(5);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a110\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a104_PORTADATAOUT_bus\(6);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a111\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a104_PORTADATAOUT_bus\(7);

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAIN_bus\ <= (gnd & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~21_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~19_combout\ & 
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~1_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~2_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~3_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~0_combout\ & 
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~4_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~5_combout\);

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45)
& \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus\(0);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a73\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus\(1);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a74\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus\(2);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a75\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus\(3);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a76\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus\(4);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a77\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus\(5);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a78\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus\(6);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a79\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus\(7);

\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[15]~21_combout\ & 
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[14]~19_combout\ & \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[13]~2_combout\ & 
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[12]~3_combout\ & \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[11]~4_combout\ & 
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[10]~1_combout\ & \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[9]~5_combout\ & 
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[8]~6_combout\ & gnd & \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[7]~7_combout\ & 
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[6]~8_combout\ & \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[5]~17_combout\ & 
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[4]~16_combout\ & \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[3]~18_combout\ & 
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[2]~10_combout\ & \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[1]~9_combout\ & 
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[0]~0_combout\);

\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_addr[7]~7_combout\ & 
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_addr[6]~6_combout\ & \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_addr[5]~5_combout\ & \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_addr[4]~4_combout\ & 
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_addr[3]~3_combout\ & \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_addr[2]~2_combout\ & \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_addr[1]~1_combout\ & 
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_addr[0]~0_combout\);

\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ <= (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_byteenable[1]~1_combout\ & 
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_byteenable[0]~0_combout\);

\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0) <= \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1) <= \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2) <= \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3) <= \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4) <= \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5) <= \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6) <= \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7) <= \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8) <= \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9) <= \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10) <= \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11) <= \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12) <= \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13) <= \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14) <= \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15) <= \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a128_PORTADATAIN_bus\ <= (gnd & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~6_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~7_combout\ & 
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~16_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~15_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~18_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~17_combout\ & 
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~14_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~8_combout\);

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a128_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a128_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a128~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a128_PORTADATAOUT_bus\(0);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a129\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a128_PORTADATAOUT_bus\(1);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a130\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a128_PORTADATAOUT_bus\(2);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a131\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a128_PORTADATAOUT_bus\(3);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a132\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a128_PORTADATAOUT_bus\(4);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a133\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a128_PORTADATAOUT_bus\(5);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a134\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a128_PORTADATAOUT_bus\(6);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a135\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a128_PORTADATAOUT_bus\(7);

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTADATAIN_bus\ <= (gnd & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~6_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~7_combout\ & 
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~16_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~15_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~18_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~17_combout\ & 
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~14_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~8_combout\);

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45)
& \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTADATAOUT_bus\(0);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a33\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTADATAOUT_bus\(1);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a34\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTADATAOUT_bus\(2);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a35\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTADATAOUT_bus\(3);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a36\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTADATAOUT_bus\(4);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a37\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTADATAOUT_bus\(5);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a38\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTADATAOUT_bus\(6);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a39\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTADATAOUT_bus\(7);

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~6_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~7_combout\ & 
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~16_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~15_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~18_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~17_combout\ & 
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~14_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~8_combout\);

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45)
& \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a1\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a2\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a3\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a4\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a5\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a6\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a7\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a96_PORTADATAIN_bus\ <= (gnd & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~6_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~7_combout\ & 
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~16_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~15_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~18_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~17_combout\ & 
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~14_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~8_combout\);

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a96_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45)
& \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a96_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a96~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a96_PORTADATAOUT_bus\(0);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a97\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a96_PORTADATAOUT_bus\(1);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a98\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a96_PORTADATAOUT_bus\(2);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a99\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a96_PORTADATAOUT_bus\(3);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a100\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a96_PORTADATAOUT_bus\(4);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a101\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a96_PORTADATAOUT_bus\(5);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a102\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a96_PORTADATAOUT_bus\(6);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a103\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a96_PORTADATAOUT_bus\(7);

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAIN_bus\ <= (gnd & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~6_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~7_combout\ & 
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~16_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~15_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~18_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~17_combout\ & 
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~14_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~8_combout\);

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45)
& \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus\(0);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a65\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus\(1);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a66\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus\(2);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a67\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus\(3);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a68\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus\(4);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a69\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus\(5);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a70\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus\(6);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a71\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus\(7);

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a152_PORTADATAIN_bus\ <= (gnd & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~31_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~30_combout\ & 
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~29_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~28_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~27_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~13_combout\ & 
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~12_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~11_combout\);

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a152_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a152_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a152~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a152_PORTADATAOUT_bus\(0);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a153\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a152_PORTADATAOUT_bus\(1);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a154\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a152_PORTADATAOUT_bus\(2);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a155\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a152_PORTADATAOUT_bus\(3);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a156\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a152_PORTADATAOUT_bus\(4);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a157\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a152_PORTADATAOUT_bus\(5);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a158\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a152_PORTADATAOUT_bus\(6);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a159\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a152_PORTADATAOUT_bus\(7);

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTADATAIN_bus\ <= (gnd & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~31_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~30_combout\ & 
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~29_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~28_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~27_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~13_combout\ & 
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~12_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~11_combout\);

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45)
& \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTADATAOUT_bus\(0);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a57\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTADATAOUT_bus\(1);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a58\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTADATAOUT_bus\(2);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a59\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTADATAOUT_bus\(3);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a60\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTADATAOUT_bus\(4);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a61\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTADATAOUT_bus\(5);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a62\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTADATAOUT_bus\(6);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a63\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTADATAOUT_bus\(7);

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTADATAIN_bus\ <= (gnd & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~31_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~30_combout\ & 
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~29_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~28_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~27_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~13_combout\ & 
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~12_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~11_combout\);

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45)
& \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a25\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTADATAOUT_bus\(1);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a26\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTADATAOUT_bus\(2);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a27\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTADATAOUT_bus\(3);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a28\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTADATAOUT_bus\(4);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a29\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTADATAOUT_bus\(5);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a30\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTADATAOUT_bus\(6);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a31\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTADATAOUT_bus\(7);

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a120_PORTADATAIN_bus\ <= (gnd & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~31_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~30_combout\ & 
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~29_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~28_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~27_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~13_combout\ & 
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~12_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~11_combout\);

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a120_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a120_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a120~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a120_PORTADATAOUT_bus\(0);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a121\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a120_PORTADATAOUT_bus\(1);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a122\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a120_PORTADATAOUT_bus\(2);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a123\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a120_PORTADATAOUT_bus\(3);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a124\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a120_PORTADATAOUT_bus\(4);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a125\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a120_PORTADATAOUT_bus\(5);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a126\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a120_PORTADATAOUT_bus\(6);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a127\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a120_PORTADATAOUT_bus\(7);

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a88_PORTADATAIN_bus\ <= (gnd & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~31_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~30_combout\ & 
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~29_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~28_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~27_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~13_combout\ & 
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~12_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~11_combout\);

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45)
& \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a88_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a88~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a88_PORTADATAOUT_bus\(0);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a89\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a88_PORTADATAOUT_bus\(1);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a90\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a88_PORTADATAOUT_bus\(2);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a91\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a88_PORTADATAOUT_bus\(3);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a92\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a88_PORTADATAOUT_bus\(4);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a93\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a88_PORTADATAOUT_bus\(5);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a94\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a88_PORTADATAOUT_bus\(6);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a95\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a88_PORTADATAOUT_bus\(7);

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a144_PORTADATAIN_bus\ <= (gnd & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~10_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~9_combout\ & 
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~22_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~23_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~24_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~25_combout\ & 
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~26_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~20_combout\);

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a144_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a144_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a144~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a144_PORTADATAOUT_bus\(0);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a145\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a144_PORTADATAOUT_bus\(1);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a146\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a144_PORTADATAOUT_bus\(2);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a147\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a144_PORTADATAOUT_bus\(3);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a148\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a144_PORTADATAOUT_bus\(4);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a149\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a144_PORTADATAOUT_bus\(5);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a150\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a144_PORTADATAOUT_bus\(6);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a151\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a144_PORTADATAOUT_bus\(7);

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTADATAIN_bus\ <= (gnd & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~10_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~9_combout\ & 
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~22_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~23_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~24_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~25_combout\ & 
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~26_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~20_combout\);

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45)
& \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTADATAOUT_bus\(0);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a49\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTADATAOUT_bus\(1);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a50\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTADATAOUT_bus\(2);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a51\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTADATAOUT_bus\(3);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a52\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTADATAOUT_bus\(4);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a53\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTADATAOUT_bus\(5);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a54\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTADATAOUT_bus\(6);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a55\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTADATAOUT_bus\(7);

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTADATAIN_bus\ <= (gnd & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~10_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~9_combout\ & 
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~22_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~23_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~24_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~25_combout\ & 
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~26_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~20_combout\);

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45)
& \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a17\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTADATAOUT_bus\(1);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a18\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTADATAOUT_bus\(2);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a19\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTADATAOUT_bus\(3);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a20\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTADATAOUT_bus\(4);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a21\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTADATAOUT_bus\(5);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a22\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTADATAOUT_bus\(6);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a23\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTADATAOUT_bus\(7);

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a112_PORTADATAIN_bus\ <= (gnd & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~10_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~9_combout\ & 
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~22_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~23_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~24_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~25_combout\ & 
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~26_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~20_combout\);

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a112_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a112_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a112~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a112_PORTADATAOUT_bus\(0);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a113\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a112_PORTADATAOUT_bus\(1);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a114\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a112_PORTADATAOUT_bus\(2);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a115\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a112_PORTADATAOUT_bus\(3);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a116\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a112_PORTADATAOUT_bus\(4);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a117\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a112_PORTADATAOUT_bus\(5);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a118\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a112_PORTADATAOUT_bus\(6);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a119\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a112_PORTADATAOUT_bus\(7);

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a80_PORTADATAIN_bus\ <= (gnd & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~10_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~9_combout\ & 
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~22_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~23_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~24_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~25_combout\ & 
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~26_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~20_combout\);

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45)
& \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a80_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a80~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a80_PORTADATAOUT_bus\(0);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a81\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a80_PORTADATAOUT_bus\(1);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a82\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a80_PORTADATAOUT_bus\(2);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a83\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a80_PORTADATAOUT_bus\(3);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a84\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a80_PORTADATAOUT_bus\(4);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a85\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a80_PORTADATAOUT_bus\(5);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a86\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a80_PORTADATAOUT_bus\(6);
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a87\ <= \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a80_PORTADATAOUT_bus\(7);

\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|wdata\(7) & \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|wdata\(6) & \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|wdata\(5) & 
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|wdata\(4) & \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|wdata\(3) & \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|wdata\(2) & \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|wdata\(1) & 
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|wdata\(0));

\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ <= (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ <= (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & 
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(0) <= \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(0);
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(1) <= \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(1);
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(2) <= \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(2);
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(3) <= \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(3);
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(4) <= \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(4);
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(5) <= \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(5);
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(6) <= \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(6);
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(7) <= \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(7);

\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & \nios|d_writedata\(7) & \nios|d_writedata\(6) & \nios|d_writedata\(5) & \nios|d_writedata\(4) & \nios|d_writedata\(3) & \nios|d_writedata\(2) & \nios|d_writedata\(1) & \nios|d_writedata\(0));

\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ <= (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ <= (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & 
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|rdata\(0) <= \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(0);
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|rdata\(1) <= \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(1);
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|rdata\(2) <= \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(2);
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|rdata\(3) <= \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(3);
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|rdata\(4) <= \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(4);
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|rdata\(5) <= \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(5);
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|rdata\(6) <= \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(6);
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|rdata\(7) <= \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(7);

\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\ <= (gnd & \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[31]~31_combout\ & 
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[30]~30_combout\ & \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[29]~29_combout\ & 
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[28]~28_combout\ & \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[27]~27_combout\ & 
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[26]~15_combout\ & \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[25]~14_combout\ & 
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[24]~13_combout\ & gnd & \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[23]~12_combout\ & 
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[22]~11_combout\ & \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[21]~22_combout\ & 
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[20]~23_combout\ & \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[19]~24_combout\ & 
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[18]~25_combout\ & \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[17]~26_combout\ & 
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[16]~20_combout\);

\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_addr[7]~7_combout\ & 
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_addr[6]~6_combout\ & \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_addr[5]~5_combout\ & \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_addr[4]~4_combout\ & 
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_addr[3]~3_combout\ & \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_addr[2]~2_combout\ & \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_addr[1]~1_combout\ & 
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_addr[0]~0_combout\);

\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\ <= (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_byteenable[3]~3_combout\ & 
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_byteenable[2]~2_combout\);

\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16) <= \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17) <= \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(1);
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18) <= \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(2);
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19) <= \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(3);
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20) <= \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(4);
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21) <= \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(5);
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22) <= \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(6);
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23) <= \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(7);
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24) <= \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(9);
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25) <= \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(10);
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26) <= \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(11);
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27) <= \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(12);
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28) <= \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(13);
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29) <= \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(14);
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30) <= \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(15);
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31) <= \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(16);

\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|resetrequest~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|resetrequest~q\);

\altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \altera_internal_jtag~TCKUTAP\);

\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

\rst_controller|r_sync_rst~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \rst_controller|r_sync_rst~q\);

\clk_clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk_clk~input_o\);
\rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\ <= NOT \rst_controller|r_sync_rst~clkctrl_outclk\;
\rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\ <= NOT \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\;
\ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ <= NOT \altera_internal_jtag~TCKUTAPclkctrl_outclk\;
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|ALT_INV_resetrequest~clkctrl_outclk\ <= NOT \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|resetrequest~clkctrl_outclk\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4);
\ALT_INV_altera_internal_jtag~TMSUTAP\ <= NOT \altera_internal_jtag~TMSUTAP\;
\nios|ALT_INV_F_pc_sel_nxt.10~0_combout\ <= NOT \nios|F_pc_sel_nxt.10~0_combout\;
\nios|ALT_INV_W_status_reg_pie_inst_nxt~4_combout\ <= NOT \nios|W_status_reg_pie_inst_nxt~4_combout\;
\nios|ALT_INV_av_ld_rshift8~1_combout\ <= NOT \nios|av_ld_rshift8~1_combout\;
\rst_controller|ALT_INV_r_early_rst~q\ <= NOT \rst_controller|r_early_rst~q\;
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~combout\ <= NOT \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~combout\;
\nios|the_Nios_Nios_nios2_oci|ALT_INV_address\(8) <= NOT \nios|the_Nios_Nios_nios2_oci|address\(8);
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\ <= NOT \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\;
\lcd_0|ALT_INV_state.working~q\ <= NOT \lcd_0|state.working~q\;
\uart_1|the_Nios_UART_1_tx|ALT_INV_txd~q\ <= NOT \uart_1|the_Nios_UART_1_tx|txd~q\;

-- Location: FF_X18_Y19_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\);

-- Location: FF_X18_Y19_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\);

-- Location: FF_X18_Y19_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\);

-- Location: FF_X21_Y19_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q\);

-- Location: FF_X21_Y19_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q\);

-- Location: FF_X21_Y19_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q\);

-- Location: FF_X21_Y19_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q\);

-- Location: FF_X19_Y19_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~q\);

-- Location: LCCOMB_X18_Y19_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout\);

-- Location: FF_X19_Y19_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~q\);

-- Location: LCCOMB_X18_Y19_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout\);

-- Location: FF_X19_Y19_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~q\);

-- Location: LCCOMB_X18_Y19_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout\);

-- Location: FF_X21_Y19_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~q\);

-- Location: LCCOMB_X21_Y19_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12_combout\);

-- Location: FF_X21_Y19_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~q\);

-- Location: LCCOMB_X21_Y19_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout\);

-- Location: FF_X21_Y19_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~q\);

-- Location: LCCOMB_X21_Y19_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout\);

-- Location: FF_X21_Y19_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~q\);

-- Location: LCCOMB_X21_Y19_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout\);

-- Location: LCCOMB_X19_Y19_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout\);

-- Location: LCCOMB_X19_Y19_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout\);

-- Location: LCCOMB_X19_Y19_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout\);

-- Location: LCCOMB_X21_Y19_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout\);

-- Location: LCCOMB_X21_Y19_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout\);

-- Location: LCCOMB_X21_Y19_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout\);

-- Location: LCCOMB_X21_Y19_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout\);

-- Location: IOOBUF_X34_Y2_N16
\led_external_connection_export~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \led1|data_out~q\,
	devoe => ww_devoe,
	o => ww_led_external_connection_export);

-- Location: IOOBUF_X34_Y2_N23
\led2_external_connection_export~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \led2|data_out~q\,
	devoe => ww_devoe,
	o => ww_led2_external_connection_export);

-- Location: IOOBUF_X32_Y0_N9
\led3_external_connection_export~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \led3|data_out~q\,
	devoe => ww_devoe,
	o => ww_led3_external_connection_export);

-- Location: IOOBUF_X30_Y0_N2
\led4_external_connection_export~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \led4|data_out~q\,
	devoe => ww_devoe,
	o => ww_led4_external_connection_export);

-- Location: IOOBUF_X32_Y0_N23
\led5_external_connection_export~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \led5|data_out~q\,
	devoe => ww_devoe,
	o => ww_led5_external_connection_export);

-- Location: IOOBUF_X34_Y9_N9
\lcd_rs~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \lcd_0|rs~q\,
	devoe => ww_devoe,
	o => ww_lcd_rs);

-- Location: IOOBUF_X34_Y17_N16
\lcd_rw~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_lcd_rw);

-- Location: IOOBUF_X34_Y17_N2
\lcd_en~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \lcd_0|en~q\,
	devoe => ww_devoe,
	o => ww_lcd_en);

-- Location: IOOBUF_X34_Y18_N23
\lcd_db[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \lcd_0|db\(0),
	devoe => ww_devoe,
	o => ww_lcd_db(0));

-- Location: IOOBUF_X34_Y18_N16
\lcd_db[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \lcd_0|db\(1),
	devoe => ww_devoe,
	o => ww_lcd_db(1));

-- Location: IOOBUF_X34_Y18_N2
\lcd_db[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \lcd_0|db\(2),
	devoe => ww_devoe,
	o => ww_lcd_db(2));

-- Location: IOOBUF_X34_Y19_N16
\lcd_db[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \lcd_0|db\(3),
	devoe => ww_devoe,
	o => ww_lcd_db(3));

-- Location: IOOBUF_X34_Y20_N9
\lcd_db[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \lcd_0|db\(4),
	devoe => ww_devoe,
	o => ww_lcd_db(4));

-- Location: IOOBUF_X30_Y24_N2
\lcd_db[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \lcd_0|db\(5),
	devoe => ww_devoe,
	o => ww_lcd_db(5));

-- Location: IOOBUF_X30_Y24_N23
\lcd_db[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \lcd_0|db\(6),
	devoe => ww_devoe,
	o => ww_lcd_db(6));

-- Location: IOOBUF_X28_Y24_N2
\lcd_db[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \lcd_0|db\(7),
	devoe => ww_devoe,
	o => ww_lcd_db(7));

-- Location: IOOBUF_X0_Y6_N16
\uart_txd~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uart_1|the_Nios_UART_1_tx|ALT_INV_txd~q\,
	devoe => ww_devoe,
	o => ww_uart_txd);

-- Location: IOOBUF_X0_Y12_N15
\altera_reserved_tdo~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \altera_internal_jtag~TDO\,
	devoe => ww_devoe,
	o => ww_altera_reserved_tdo);

-- Location: IOIBUF_X0_Y11_N8
\clk_clk~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk_clk,
	o => \clk_clk~input_o\);

-- Location: CLKCTRL_G2
\clk_clk~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk_clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk_clk~inputclkctrl_outclk\);

-- Location: LCCOMB_X26_Y13_N8
\mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder_combout\);

-- Location: LCCOMB_X19_Y17_N14
\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: IOIBUF_X0_Y13_N22
\altera_reserved_tms~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tms,
	o => \altera_reserved_tms~input_o\);

-- Location: IOIBUF_X0_Y14_N22
\altera_reserved_tck~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tck,
	o => \altera_reserved_tck~input_o\);

-- Location: IOIBUF_X0_Y14_N15
\altera_reserved_tdi~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tdi,
	o => \altera_reserved_tdi~input_o\);

-- Location: JTAG_X1_Y12_N0
altera_internal_jtag : cycloneive_jtag
PORT MAP (
	tms => \altera_reserved_tms~input_o\,
	tck => \altera_reserved_tck~input_o\,
	tdi => \altera_reserved_tdi~input_o\,
	tdouser => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\,
	tdo => \altera_internal_jtag~TDO\,
	tmsutap => \altera_internal_jtag~TMSUTAP\,
	tckutap => \altera_internal_jtag~TCKUTAP\,
	tdiutap => \altera_internal_jtag~TDIUTAP\);

-- Location: LCCOMB_X11_Y18_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\);

-- Location: FF_X11_Y18_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0));

-- Location: LCCOMB_X11_Y18_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\);

-- Location: FF_X11_Y18_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1));

-- Location: LCCOMB_X11_Y18_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\);

-- Location: FF_X11_Y18_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2));

-- Location: LCCOMB_X19_Y18_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\);

-- Location: FF_X19_Y18_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3));

-- Location: LCCOMB_X19_Y19_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\);

-- Location: FF_X19_Y19_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4));

-- Location: LCCOMB_X19_Y19_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\);

-- Location: FF_X19_Y19_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5));

-- Location: LCCOMB_X19_Y19_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\);

-- Location: FF_X19_Y19_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6));

-- Location: LCCOMB_X19_Y19_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\);

-- Location: FF_X19_Y19_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7));

-- Location: LCCOMB_X19_Y19_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\);

-- Location: FF_X19_Y19_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8));

-- Location: LCCOMB_X19_Y18_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\);

-- Location: FF_X19_Y18_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10));

-- Location: LCCOMB_X19_Y18_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\);

-- Location: FF_X19_Y18_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13));

-- Location: LCCOMB_X19_Y18_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\);

-- Location: FF_X19_Y18_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14));

-- Location: LCCOMB_X19_Y18_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\);

-- Location: FF_X19_Y18_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11));

-- Location: LCCOMB_X19_Y18_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\);

-- Location: FF_X19_Y18_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12));

-- Location: LCCOMB_X19_Y18_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12),
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\);

-- Location: FF_X19_Y18_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15));

-- Location: LCCOMB_X19_Y18_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\);

-- Location: FF_X19_Y18_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1));

-- Location: LCCOMB_X19_Y18_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\);

-- Location: FF_X19_Y18_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2));

-- Location: LCCOMB_X19_Y18_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\);

-- Location: FF_X19_Y18_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9));

-- Location: LCCOMB_X19_Y18_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\);

-- Location: FF_X19_Y18_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0));

-- Location: FF_X14_Y18_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9));

-- Location: LCCOMB_X14_Y18_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout\);

-- Location: FF_X14_Y18_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8));

-- Location: FF_X14_Y18_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7));

-- Location: FF_X14_Y18_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6));

-- Location: FF_X14_Y18_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5));

-- Location: LCCOMB_X14_Y18_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\);

-- Location: FF_X14_Y18_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4));

-- Location: LCCOMB_X14_Y18_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout\);

-- Location: FF_X14_Y18_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3));

-- Location: LCCOMB_X14_Y18_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\);

-- Location: FF_X14_Y18_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2));

-- Location: LCCOMB_X14_Y18_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\);

-- Location: LCCOMB_X14_Y18_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\);

-- Location: LCCOMB_X14_Y18_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\);

-- Location: FF_X14_Y18_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1));

-- Location: LCCOMB_X14_Y18_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\);

-- Location: FF_X14_Y18_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0));

-- Location: LCCOMB_X14_Y18_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\);

-- Location: FF_X14_Y18_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\);

-- Location: LCCOMB_X17_Y19_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0_combout\);

-- Location: LCCOMB_X13_Y17_N16
\~GND\ : cycloneive_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X19_Y17_N18
\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\);

-- Location: LCCOMB_X17_Y19_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \~GND~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7_combout\);

-- Location: LCCOMB_X17_Y19_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\);

-- Location: LCCOMB_X17_Y19_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8_combout\);

-- Location: LCCOMB_X17_Y19_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9_combout\);

-- Location: LCCOMB_X19_Y19_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\);

-- Location: FF_X19_Y19_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q\);

-- Location: LCCOMB_X14_Y15_N26
\mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\ = !\mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	combout => \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\);

-- Location: LCCOMB_X17_Y9_N12
\mm_interconnect_0|rsp_xbar_demux|src0_valid\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ = (\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & \mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datac => \mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\);

-- Location: LCCOMB_X22_Y16_N2
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable[31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable[31]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable[31]~feeder_combout\);

-- Location: FF_X19_Y17_N19
\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: LCCOMB_X19_Y17_N22
\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	combout => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: FF_X19_Y17_N23
\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: FF_X19_Y17_N27
\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: LCCOMB_X19_Y17_N20
\rst_controller|always2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_controller|always2~0_combout\ = (\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\) # (!\rst_controller|r_sync_rst_chain\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst_chain\(2),
	datac => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	combout => \rst_controller|always2~0_combout\);

-- Location: FF_X19_Y17_N21
\rst_controller|r_early_rst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|r_early_rst~q\);

-- Location: FF_X24_Y12_N13
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(50),
	ena => \rst_controller|ALT_INV_r_early_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2));

-- Location: LCCOMB_X21_Y15_N28
\mm_interconnect_0|cmd_xbar_mux|src_payload~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~1_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios|hbreak_enabled~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios|hbreak_enabled~q\,
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~1_combout\);

-- Location: FF_X21_Y15_N29
\nios|the_Nios_Nios_nios2_oci|debugaccess\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|debugaccess~q\);

-- Location: LCCOMB_X21_Y15_N22
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_en~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_en~0_combout\ = (\nios|the_Nios_Nios_nios2_oci|write~q\ & \nios|the_Nios_Nios_nios2_oci|debugaccess~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_Nios_Nios_nios2_oci|write~q\,
	datad => \nios|the_Nios_Nios_nios2_oci|debugaccess~q\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_en~0_combout\);

-- Location: LCCOMB_X17_Y19_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10_combout\);

-- Location: FF_X17_Y19_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5));

-- Location: LCCOMB_X16_Y19_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7_combout\);

-- Location: LCCOMB_X17_Y19_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12_combout\);

-- Location: LCCOMB_X17_Y19_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13_combout\);

-- Location: LCCOMB_X18_Y19_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\,
	datad => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11_combout\);

-- Location: FF_X18_Y19_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3));

-- Location: LCCOMB_X21_Y18_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\);

-- Location: LCCOMB_X22_Y22_N24
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder_combout\ = \nios|hbreak_enabled~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|hbreak_enabled~q\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder_combout\);

-- Location: FF_X22_Y22_N25
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~q\);

-- Location: LCCOMB_X22_Y22_N10
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\ = 
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~q\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\);

-- Location: FF_X22_Y22_N11
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0));

-- Location: FF_X22_Y22_N19
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|ir_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|ir_out\(1));

-- Location: LCCOMB_X18_Y19_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|ir_out\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout\);

-- Location: FF_X18_Y19_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1));

-- Location: LCCOMB_X21_Y19_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\);

-- Location: LCCOMB_X19_Y19_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6_combout\);

-- Location: FF_X19_Y19_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0));

-- Location: LCCOMB_X18_Y19_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout\);

-- Location: LCCOMB_X17_Y19_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\);

-- Location: LCCOMB_X17_Y19_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout\);

-- Location: FF_X17_Y19_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4));

-- Location: LCCOMB_X18_Y19_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\);

-- Location: LCCOMB_X18_Y19_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\,
	datad => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout\);

-- Location: FF_X18_Y19_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2));

-- Location: LCCOMB_X16_Y19_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout\);

-- Location: LCCOMB_X16_Y19_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout\);

-- Location: FF_X16_Y19_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1));

-- Location: LCCOMB_X19_Y19_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout\);

-- Location: LCCOMB_X21_Y18_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\);

-- Location: LCCOMB_X19_Y19_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout\);

-- Location: LCCOMB_X19_Y19_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\);

-- Location: FF_X19_Y19_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~q\);

-- Location: LCCOMB_X18_Y19_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5_combout\);

-- Location: LCCOMB_X19_Y19_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\);

-- Location: LCCOMB_X21_Y19_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\);

-- Location: LCCOMB_X21_Y19_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\);

-- Location: FF_X18_Y19_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\);

-- Location: LCCOMB_X21_Y18_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\);

-- Location: LCCOMB_X21_Y18_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\);

-- Location: LCCOMB_X21_Y18_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\);

-- Location: LCCOMB_X14_Y18_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\);

-- Location: FF_X14_Y18_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\);

-- Location: LCCOMB_X21_Y18_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\);

-- Location: LCCOMB_X21_Y18_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\);

-- Location: FF_X21_Y18_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\);

-- Location: LCCOMB_X22_Y22_N26
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~30_combout\ = (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ & (\altera_internal_jtag~TDIUTAP\ & 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4) & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~30_combout\);

-- Location: LCCOMB_X22_Y22_N12
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_cdr\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_cdr~combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\) # 
-- ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_cdr~combout\);

-- Location: LCCOMB_X19_Y19_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout\);

-- Location: FF_X19_Y19_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~q\);

-- Location: LCCOMB_X18_Y19_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout\);

-- Location: FF_X18_Y19_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\);

-- Location: LCCOMB_X22_Y22_N8
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ = (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ & 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4) & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\);

-- Location: LCCOMB_X23_Y22_N18
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[36]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[36]~31_combout\ = 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\) # 
-- ((!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_cdr~combout\ & (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ $ 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[36]~31_combout\);

-- Location: FF_X22_Y22_N27
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~30_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[36]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(37));

-- Location: LCCOMB_X22_Y22_N20
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~32_combout\ = (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ & (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ & 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4) & \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(37))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(37),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~32_combout\);

-- Location: FF_X22_Y22_N21
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~32_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[36]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(36));

-- Location: LCCOMB_X23_Y22_N16
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|Mux37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|Mux37~0_combout\ = (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|Mux37~0_combout\);

-- Location: LCCOMB_X23_Y20_N8
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_uir~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_uir~0_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ & 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8) & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_uir~0_combout\);

-- Location: FF_X23_Y22_N17
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|DRsize.100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|Mux37~0_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|DRsize.100~q\);

-- Location: LCCOMB_X23_Y22_N10
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[35]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[35]~6_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|DRsize.100~q\ & 
-- (\altera_internal_jtag~TDIUTAP\)) # (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|DRsize.100~q\ & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(36))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(36),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|DRsize.100~q\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[35]~6_combout\);

-- Location: LCCOMB_X23_Y22_N30
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~24_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(35) & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_cdr~combout\) # ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(35),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~24_combout\);

-- Location: LCCOMB_X22_Y22_N18
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~25_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3) & (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0) & !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~25_combout\);

-- Location: LCCOMB_X23_Y22_N8
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~26_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~24_combout\) # 
-- ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~24_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~25_combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~26_combout\);

-- Location: FF_X23_Y22_N11
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[35]~6_combout\,
	asdata => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~26_combout\,
	sload => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(35));

-- Location: LCCOMB_X23_Y20_N26
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_udr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_udr~0_combout\ = (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ & 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8) & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_udr~0_combout\);

-- Location: FF_X23_Y20_N27
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_udr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~q\);

-- Location: FF_X23_Y20_N11
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0));

-- Location: LCCOMB_X23_Y20_N20
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|sync2_udr~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|sync2_udr~feeder_combout\ = 
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|sync2_udr~feeder_combout\);

-- Location: FF_X23_Y20_N21
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|sync2_udr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|sync2_udr~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|sync2_udr~q\);

-- Location: LCCOMB_X23_Y20_N2
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|update_jdo_strobe~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\ = 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|sync2_udr~q\ & 
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|sync2_udr~q\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\);

-- Location: FF_X23_Y20_N3
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|update_jdo_strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|update_jdo_strobe~q\);

-- Location: FF_X25_Y17_N19
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(35),
	sload => VCC,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(35));

-- Location: FF_X23_Y20_N9
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~q\);

-- Location: FF_X23_Y20_N7
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0));

-- Location: LCCOMB_X23_Y20_N24
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|sync2_uir~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|sync2_uir~feeder_combout\ = 
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|sync2_uir~feeder_combout\);

-- Location: FF_X23_Y20_N25
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|sync2_uir\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|sync2_uir~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|sync2_uir~q\);

-- Location: LCCOMB_X23_Y20_N28
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jxuir~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jxuir~0_combout\ = (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|sync2_uir~q\ & 
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|sync2_uir~q\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jxuir~0_combout\);

-- Location: FF_X23_Y20_N29
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jxuir\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jxuir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jxuir~q\);

-- Location: FF_X25_Y20_N27
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|ir[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	sload => VCC,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jxuir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|ir\(0));

-- Location: FF_X25_Y17_N21
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|enable_action_strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|enable_action_strobe~q\);

-- Location: FF_X25_Y20_N25
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|ir[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	sload => VCC,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jxuir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|ir\(1));

-- Location: LCCOMB_X25_Y17_N20
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ = 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|ir\(0) & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|enable_action_strobe~q\ & 
-- !\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|ir\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|ir\(0),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|enable_action_strobe~q\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|ir\(1),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\);

-- Location: LCCOMB_X23_Y22_N26
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~19_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\) 
-- # ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~19_combout\);

-- Location: FF_X16_Y12_N31
\nios|R_dst_regnum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|D_dst_regnum[0]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|R_dst_regnum\(0));

-- Location: LCCOMB_X22_Y16_N24
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal0~0_combout\ & (\nios|the_Nios_Nios_nios2_oci|address\(0) & 
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal0~0_combout\,
	datac => \nios|the_Nios_Nios_nios2_oci|address\(0),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal0~1_combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0_combout\);

-- Location: LCCOMB_X25_Y20_N26
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ = 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(35) & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|enable_action_strobe~q\ 
-- & (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|ir\(0) & !\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|ir\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(35),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|enable_action_strobe~q\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|ir\(0),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|ir\(1),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\);

-- Location: LCCOMB_X17_Y12_N10
\nios|D_ctrl_hi_imm16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_ctrl_hi_imm16~0_combout\ = (!\nios|D_iw\(1) & (!\nios|D_iw\(0) & ((\nios|D_iw\(4)) # (\nios|D_iw\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(4),
	datab => \nios|D_iw\(3),
	datac => \nios|D_iw\(1),
	datad => \nios|D_iw\(0),
	combout => \nios|D_ctrl_hi_imm16~0_combout\);

-- Location: LCCOMB_X17_Y12_N18
\nios|D_ctrl_hi_imm16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_ctrl_hi_imm16~1_combout\ = (\nios|D_iw\(5) & (\nios|D_iw\(2) & \nios|D_ctrl_hi_imm16~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|D_iw\(5),
	datac => \nios|D_iw\(2),
	datad => \nios|D_ctrl_hi_imm16~0_combout\,
	combout => \nios|D_ctrl_hi_imm16~1_combout\);

-- Location: FF_X17_Y12_N19
\nios|R_ctrl_hi_imm16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|D_ctrl_hi_imm16~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|R_ctrl_hi_imm16~q\);

-- Location: LCCOMB_X18_Y13_N8
\nios|Equal2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Equal2~10_combout\ = (\nios|D_iw\(0) & (!\nios|D_iw\(5) & (!\nios|D_iw\(4) & !\nios|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(0),
	datab => \nios|D_iw\(5),
	datac => \nios|D_iw\(4),
	datad => \nios|D_iw\(1),
	combout => \nios|Equal2~10_combout\);

-- Location: LCCOMB_X19_Y15_N18
\nios|Equal131~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Equal131~0_combout\ = (!\nios|D_iw\(4) & !\nios|D_iw\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|D_iw\(4),
	datac => \nios|D_iw\(3),
	combout => \nios|Equal131~0_combout\);

-- Location: LCCOMB_X23_Y15_N14
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~20_combout\ = (\nios|d_writedata\(16) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|d_writedata\(16),
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~20_combout\);

-- Location: LCCOMB_X16_Y12_N14
\nios|D_ctrl_b_is_dst\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_ctrl_b_is_dst~combout\ = (\nios|D_ctrl_b_is_dst~1_combout\ & ((\nios|D_iw\(2)) # ((\nios|D_iw\(3)) # (!\nios|Equal2~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(2),
	datab => \nios|D_iw\(3),
	datac => \nios|Equal2~3_combout\,
	datad => \nios|D_ctrl_b_is_dst~1_combout\,
	combout => \nios|D_ctrl_b_is_dst~combout\);

-- Location: FF_X24_Y12_N11
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(48),
	ena => \rst_controller|ALT_INV_r_early_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0));

-- Location: LCCOMB_X24_Y12_N22
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1359w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1359w[3]~0_combout\ = (!\mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & (!\mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & (!\memory|wren~0_combout\ & 
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(49))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(50),
	datab => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(48),
	datac => \memory|wren~0_combout\,
	datad => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(49),
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1359w[3]~0_combout\);

-- Location: LCCOMB_X14_Y12_N18
\nios|d_writedata[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|d_writedata[24]~feeder_combout\ = \nios|d_writedata[24]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|d_writedata[24]~0_combout\,
	combout => \nios|d_writedata[24]~feeder_combout\);

-- Location: LCCOMB_X25_Y15_N26
\mm_interconnect_0|cmd_xbar_mux_001|src_data[39]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & ((\nios|F_pc\(1)) # ((\nios|W_alu_result\(3) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))))) # 
-- (!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & (\nios|W_alu_result\(3) & (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datab => \nios|W_alu_result\(3),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios|F_pc\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(39));

-- Location: LCCOMB_X26_Y14_N10
\mm_interconnect_0|cmd_xbar_mux_001|src_data[41]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) = (\nios|W_alu_result\(5) & ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1)) # ((\nios|F_pc\(3) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0))))) # (!\nios|W_alu_result\(5) & (\nios|F_pc\(3) 
-- & (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_alu_result\(5),
	datab => \nios|F_pc\(3),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41));

-- Location: LCCOMB_X18_Y13_N12
\nios|D_ctrl_jmp_direct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_ctrl_jmp_direct~0_combout\ = (!\nios|D_iw\(1) & (!\nios|D_iw\(5) & (!\nios|D_iw\(2) & \nios|Equal131~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(1),
	datab => \nios|D_iw\(5),
	datac => \nios|D_iw\(2),
	datad => \nios|Equal131~0_combout\,
	combout => \nios|D_ctrl_jmp_direct~0_combout\);

-- Location: FF_X18_Y13_N13
\nios|R_ctrl_jmp_direct\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|D_ctrl_jmp_direct~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|R_ctrl_jmp_direct~q\);

-- Location: LCCOMB_X19_Y11_N24
\nios|R_src1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|R_src1~34_combout\ = (!\nios|R_ctrl_jmp_direct~q\) # (!\nios|E_valid~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_valid~q\,
	datad => \nios|R_ctrl_jmp_direct~q\,
	combout => \nios|R_src1~34_combout\);

-- Location: LCCOMB_X14_Y12_N4
\nios|R_src2_lo[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|R_src2_lo[8]~16_combout\ = (!\nios|R_src2_lo~0_combout\ & ((\nios|R_src2_use_imm~q\ & (\nios|D_iw\(14))) # (!\nios|R_src2_use_imm~q\ & ((\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(14),
	datab => \nios|R_src2_lo~0_combout\,
	datac => \nios|R_src2_use_imm~q\,
	datad => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	combout => \nios|R_src2_lo[8]~16_combout\);

-- Location: FF_X14_Y12_N5
\nios|E_src2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|R_src2_lo[8]~16_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_src2\(8));

-- Location: LCCOMB_X19_Y13_N10
\nios|D_ctrl_alu_force_xor~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_ctrl_alu_force_xor~1_combout\ = (!\nios|D_iw\(12) & (!\nios|D_iw\(11) & (!\nios|D_iw\(13) & \nios|Equal2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(12),
	datab => \nios|D_iw\(11),
	datac => \nios|D_iw\(13),
	datad => \nios|Equal2~3_combout\,
	combout => \nios|D_ctrl_alu_force_xor~1_combout\);

-- Location: LCCOMB_X19_Y13_N4
\nios|D_ctrl_alu_force_xor~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_ctrl_alu_force_xor~2_combout\ = (\nios|D_ctrl_alu_force_xor~1_combout\ & ((\nios|D_iw\(16) & ((!\nios|D_iw\(15)))) # (!\nios|D_iw\(16) & (\nios|D_iw\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(14),
	datab => \nios|D_iw\(16),
	datac => \nios|D_iw\(15),
	datad => \nios|D_ctrl_alu_force_xor~1_combout\,
	combout => \nios|D_ctrl_alu_force_xor~2_combout\);

-- Location: LCCOMB_X17_Y12_N14
\nios|Equal2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Equal2~4_combout\ = (\nios|D_iw\(4) & (!\nios|D_iw\(5) & (\nios|D_iw\(1) & !\nios|D_iw\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(4),
	datab => \nios|D_iw\(5),
	datac => \nios|D_iw\(1),
	datad => \nios|D_iw\(0),
	combout => \nios|Equal2~4_combout\);

-- Location: LCCOMB_X17_Y13_N0
\nios|D_ctrl_alu_subtract~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_ctrl_alu_subtract~0_combout\ = (\nios|D_iw\(2) & ((\nios|Equal2~4_combout\) # (\nios|Equal2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|Equal2~4_combout\,
	datac => \nios|Equal2~3_combout\,
	datad => \nios|D_iw\(2),
	combout => \nios|D_ctrl_alu_subtract~0_combout\);

-- Location: LCCOMB_X17_Y12_N26
\nios|Equal2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Equal2~6_combout\ = (\nios|D_iw\(4) & (!\nios|D_iw\(5) & (!\nios|D_iw\(1) & !\nios|D_iw\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(4),
	datab => \nios|D_iw\(5),
	datac => \nios|D_iw\(1),
	datad => \nios|D_iw\(0),
	combout => \nios|Equal2~6_combout\);

-- Location: LCCOMB_X17_Y12_N0
\nios|Equal2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Equal2~5_combout\ = (!\nios|D_iw\(4) & (!\nios|D_iw\(5) & (!\nios|D_iw\(1) & !\nios|D_iw\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(4),
	datab => \nios|D_iw\(5),
	datac => \nios|D_iw\(1),
	datad => \nios|D_iw\(0),
	combout => \nios|Equal2~5_combout\);

-- Location: LCCOMB_X17_Y13_N18
\nios|D_ctrl_alu_force_xor~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_ctrl_alu_force_xor~3_combout\ = (\nios|D_ctrl_alu_subtract~0_combout\) # ((!\nios|D_iw\(2) & ((\nios|Equal2~6_combout\) # (\nios|Equal2~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(2),
	datab => \nios|D_ctrl_alu_subtract~0_combout\,
	datac => \nios|Equal2~6_combout\,
	datad => \nios|Equal2~5_combout\,
	combout => \nios|D_ctrl_alu_force_xor~3_combout\);

-- Location: LCCOMB_X18_Y13_N14
\nios|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Equal2~0_combout\ = (!\nios|D_iw\(0) & (!\nios|D_iw\(5) & (!\nios|D_iw\(4) & \nios|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(0),
	datab => \nios|D_iw\(5),
	datac => \nios|D_iw\(4),
	datad => \nios|D_iw\(1),
	combout => \nios|Equal2~0_combout\);

-- Location: LCCOMB_X18_Y13_N18
\nios|Equal2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Equal2~2_combout\ = (!\nios|D_iw\(0) & (\nios|D_iw\(5) & (!\nios|D_iw\(4) & !\nios|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(0),
	datab => \nios|D_iw\(5),
	datac => \nios|D_iw\(4),
	datad => \nios|D_iw\(1),
	combout => \nios|Equal2~2_combout\);

-- Location: LCCOMB_X18_Y13_N16
\nios|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Equal2~1_combout\ = (!\nios|D_iw\(0) & (\nios|D_iw\(5) & (!\nios|D_iw\(4) & \nios|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(0),
	datab => \nios|D_iw\(5),
	datac => \nios|D_iw\(4),
	datad => \nios|D_iw\(1),
	combout => \nios|Equal2~1_combout\);

-- Location: LCCOMB_X18_Y13_N28
\nios|D_ctrl_alu_force_xor~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_ctrl_alu_force_xor~0_combout\ = (\nios|Equal2~0_combout\) # ((\nios|Equal2~1_combout\) # ((\nios|Equal2~2_combout\ & !\nios|D_iw\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|Equal2~0_combout\,
	datab => \nios|Equal2~2_combout\,
	datac => \nios|D_iw\(2),
	datad => \nios|Equal2~1_combout\,
	combout => \nios|D_ctrl_alu_force_xor~0_combout\);

-- Location: LCCOMB_X18_Y13_N0
\nios|D_ctrl_alu_force_xor~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_ctrl_alu_force_xor~4_combout\ = (\nios|D_ctrl_alu_force_xor~0_combout\) # ((\nios|D_iw\(3) & ((\nios|D_ctrl_alu_force_xor~2_combout\) # (\nios|D_ctrl_alu_force_xor~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_ctrl_alu_force_xor~2_combout\,
	datab => \nios|D_ctrl_alu_force_xor~3_combout\,
	datac => \nios|D_iw\(3),
	datad => \nios|D_ctrl_alu_force_xor~0_combout\,
	combout => \nios|D_ctrl_alu_force_xor~4_combout\);

-- Location: LCCOMB_X18_Y13_N24
\nios|D_logic_op[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_logic_op[1]~0_combout\ = (\nios|D_ctrl_alu_force_xor~4_combout\) # ((\nios|Equal2~7_combout\ & ((\nios|D_iw\(15)))) # (!\nios|Equal2~7_combout\ & (\nios|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(4),
	datab => \nios|Equal2~7_combout\,
	datac => \nios|D_iw\(15),
	datad => \nios|D_ctrl_alu_force_xor~4_combout\,
	combout => \nios|D_logic_op[1]~0_combout\);

-- Location: FF_X18_Y13_N25
\nios|R_logic_op[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|D_logic_op[1]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|R_logic_op\(1));

-- Location: LCCOMB_X23_Y8_N0
\nios|F_pc_plus_one[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_pc_plus_one[0]~0_combout\ = \nios|F_pc\(0) $ (VCC)
-- \nios|F_pc_plus_one[0]~1\ = CARRY(\nios|F_pc\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|F_pc\(0),
	datad => VCC,
	combout => \nios|F_pc_plus_one[0]~0_combout\,
	cout => \nios|F_pc_plus_one[0]~1\);

-- Location: LCCOMB_X23_Y8_N2
\nios|F_pc_plus_one[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_pc_plus_one[1]~2_combout\ = (\nios|F_pc\(1) & (!\nios|F_pc_plus_one[0]~1\)) # (!\nios|F_pc\(1) & ((\nios|F_pc_plus_one[0]~1\) # (GND)))
-- \nios|F_pc_plus_one[1]~3\ = CARRY((!\nios|F_pc_plus_one[0]~1\) # (!\nios|F_pc\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|F_pc\(1),
	datad => VCC,
	cin => \nios|F_pc_plus_one[0]~1\,
	combout => \nios|F_pc_plus_one[1]~2_combout\,
	cout => \nios|F_pc_plus_one[1]~3\);

-- Location: LCCOMB_X23_Y8_N4
\nios|F_pc_plus_one[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_pc_plus_one[2]~4_combout\ = (\nios|F_pc\(2) & (\nios|F_pc_plus_one[1]~3\ $ (GND))) # (!\nios|F_pc\(2) & (!\nios|F_pc_plus_one[1]~3\ & VCC))
-- \nios|F_pc_plus_one[2]~5\ = CARRY((\nios|F_pc\(2) & !\nios|F_pc_plus_one[1]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|F_pc\(2),
	datad => VCC,
	cin => \nios|F_pc_plus_one[1]~3\,
	combout => \nios|F_pc_plus_one[2]~4_combout\,
	cout => \nios|F_pc_plus_one[2]~5\);

-- Location: LCCOMB_X23_Y8_N6
\nios|F_pc_plus_one[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_pc_plus_one[3]~6_combout\ = (\nios|F_pc\(3) & (!\nios|F_pc_plus_one[2]~5\)) # (!\nios|F_pc\(3) & ((\nios|F_pc_plus_one[2]~5\) # (GND)))
-- \nios|F_pc_plus_one[3]~7\ = CARRY((!\nios|F_pc_plus_one[2]~5\) # (!\nios|F_pc\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios|F_pc\(3),
	datad => VCC,
	cin => \nios|F_pc_plus_one[2]~5\,
	combout => \nios|F_pc_plus_one[3]~6_combout\,
	cout => \nios|F_pc_plus_one[3]~7\);

-- Location: LCCOMB_X23_Y8_N8
\nios|F_pc_plus_one[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_pc_plus_one[4]~8_combout\ = (\nios|F_pc\(4) & (\nios|F_pc_plus_one[3]~7\ $ (GND))) # (!\nios|F_pc\(4) & (!\nios|F_pc_plus_one[3]~7\ & VCC))
-- \nios|F_pc_plus_one[4]~9\ = CARRY((\nios|F_pc\(4) & !\nios|F_pc_plus_one[3]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios|F_pc\(4),
	datad => VCC,
	cin => \nios|F_pc_plus_one[3]~7\,
	combout => \nios|F_pc_plus_one[4]~8_combout\,
	cout => \nios|F_pc_plus_one[4]~9\);

-- Location: LCCOMB_X18_Y11_N6
\nios|D_logic_op_raw[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_logic_op_raw[1]~1_combout\ = (\nios|Equal2~7_combout\ & ((\nios|D_iw\(15)))) # (!\nios|Equal2~7_combout\ & (\nios|D_iw\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(4),
	datac => \nios|Equal2~7_combout\,
	datad => \nios|D_iw\(15),
	combout => \nios|D_logic_op_raw[1]~1_combout\);

-- Location: FF_X18_Y11_N7
\nios|R_compare_op[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|D_logic_op_raw[1]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|R_compare_op\(1));

-- Location: LCCOMB_X17_Y12_N6
\nios|R_ctrl_br_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|R_ctrl_br_nxt~0_combout\ = (\nios|D_iw\(2) & (\nios|D_iw\(1) & !\nios|D_iw\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(2),
	datab => \nios|D_iw\(1),
	datad => \nios|D_iw\(0),
	combout => \nios|R_ctrl_br_nxt~0_combout\);

-- Location: FF_X17_Y12_N7
\nios|R_ctrl_br\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|R_ctrl_br_nxt~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|R_ctrl_br~q\);

-- Location: LCCOMB_X18_Y14_N0
\nios|D_ctrl_retaddr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_ctrl_retaddr~0_combout\ = (!\nios|D_iw\(14) & (((\nios|D_iw\(11) & !\nios|D_iw\(15))) # (!\nios|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(11),
	datab => \nios|D_iw\(15),
	datac => \nios|D_iw\(12),
	datad => \nios|D_iw\(14),
	combout => \nios|D_ctrl_retaddr~0_combout\);

-- Location: LCCOMB_X18_Y13_N20
\nios|Equal101~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Equal101~0_combout\ = (!\nios|D_iw\(12) & (\nios|Equal2~3_combout\ & (!\nios|D_iw\(2) & \nios|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(12),
	datab => \nios|Equal2~3_combout\,
	datac => \nios|D_iw\(2),
	datad => \nios|D_iw\(3),
	combout => \nios|Equal101~0_combout\);

-- Location: LCCOMB_X18_Y14_N4
\nios|D_ctrl_retaddr~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_ctrl_retaddr~1_combout\ = (\nios|D_iw\(14) & (\nios|D_iw\(13) & (\nios|D_iw\(16) $ (\nios|D_iw\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(16),
	datab => \nios|D_iw\(14),
	datac => \nios|D_iw\(15),
	datad => \nios|D_iw\(13),
	combout => \nios|D_ctrl_retaddr~1_combout\);

-- Location: LCCOMB_X18_Y14_N2
\nios|D_ctrl_exception~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_ctrl_exception~8_combout\ = (((\nios|D_iw\(12)) # (!\nios|D_iw\(14))) # (!\nios|D_iw\(15))) # (!\nios|D_ctrl_break~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_ctrl_break~0_combout\,
	datab => \nios|D_iw\(15),
	datac => \nios|D_iw\(12),
	datad => \nios|D_iw\(14),
	combout => \nios|D_ctrl_exception~8_combout\);

-- Location: LCCOMB_X18_Y14_N30
\nios|D_ctrl_retaddr~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_ctrl_retaddr~2_combout\ = (!\nios|D_ctrl_implicit_dst_retaddr~0_combout\ & (\nios|D_ctrl_exception~8_combout\ & ((!\nios|D_ctrl_retaddr~1_combout\) # (!\nios|Equal101~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_ctrl_implicit_dst_retaddr~0_combout\,
	datab => \nios|Equal101~0_combout\,
	datac => \nios|D_ctrl_retaddr~1_combout\,
	datad => \nios|D_ctrl_exception~8_combout\,
	combout => \nios|D_ctrl_retaddr~2_combout\);

-- Location: LCCOMB_X19_Y13_N26
\nios|D_ctrl_crst~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_ctrl_crst~1_combout\ = (\nios|D_iw\(3) & (\nios|D_iw\(12) & (!\nios|D_iw\(2) & \nios|Equal2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(3),
	datab => \nios|D_iw\(12),
	datac => \nios|D_iw\(2),
	datad => \nios|Equal2~3_combout\,
	combout => \nios|D_ctrl_crst~1_combout\);

-- Location: LCCOMB_X19_Y13_N14
\nios|D_ctrl_exception~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_ctrl_exception~13_combout\ = (!\nios|D_iw\(16) & (\nios|D_iw\(11) & ((\nios|D_iw\(15)) # (!\nios|D_iw\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(16),
	datab => \nios|D_iw\(11),
	datac => \nios|D_iw\(15),
	datad => \nios|D_iw\(14),
	combout => \nios|D_ctrl_exception~13_combout\);

-- Location: LCCOMB_X17_Y13_N20
\nios|D_ctrl_exception~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_ctrl_exception~9_combout\ = (\nios|D_iw\(2) & (!\nios|D_iw\(3) & \nios|Equal2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(2),
	datab => \nios|D_iw\(3),
	datad => \nios|Equal2~2_combout\,
	combout => \nios|D_ctrl_exception~9_combout\);

-- Location: LCCOMB_X19_Y13_N22
\nios|D_ctrl_exception~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_ctrl_exception~10_combout\ = (!\nios|D_ctrl_exception~9_combout\ & (((!\nios|D_iw\(13)) # (!\nios|D_ctrl_exception~13_combout\)) # (!\nios|D_ctrl_crst~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_ctrl_crst~1_combout\,
	datab => \nios|D_ctrl_exception~13_combout\,
	datac => \nios|D_iw\(13),
	datad => \nios|D_ctrl_exception~9_combout\,
	combout => \nios|D_ctrl_exception~10_combout\);

-- Location: LCCOMB_X18_Y14_N26
\nios|D_ctrl_retaddr~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_ctrl_retaddr~3_combout\ = (((\nios|D_ctrl_break~0_combout\ & \nios|D_ctrl_retaddr~0_combout\)) # (!\nios|D_ctrl_exception~10_combout\)) # (!\nios|D_ctrl_retaddr~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_ctrl_break~0_combout\,
	datab => \nios|D_ctrl_retaddr~0_combout\,
	datac => \nios|D_ctrl_retaddr~2_combout\,
	datad => \nios|D_ctrl_exception~10_combout\,
	combout => \nios|D_ctrl_retaddr~3_combout\);

-- Location: FF_X18_Y14_N27
\nios|R_ctrl_retaddr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|D_ctrl_retaddr~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|R_ctrl_retaddr~q\);

-- Location: LCCOMB_X18_Y11_N26
\nios|R_src1~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|R_src1~35_combout\ = (\nios|R_valid~q\ & ((\nios|R_ctrl_retaddr~q\) # ((\nios|E_valid~q\ & \nios|R_ctrl_br~q\)))) # (!\nios|R_valid~q\ & (\nios|E_valid~q\ & (\nios|R_ctrl_br~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_valid~q\,
	datab => \nios|E_valid~q\,
	datac => \nios|R_ctrl_br~q\,
	datad => \nios|R_ctrl_retaddr~q\,
	combout => \nios|R_src1~35_combout\);

-- Location: FF_X24_Y20_N9
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(37),
	sload => VCC,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(37));

-- Location: LCCOMB_X23_Y21_N26
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[36]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[36]~feeder_combout\ = \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(36)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(36),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[36]~feeder_combout\);

-- Location: FF_X23_Y21_N27
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[36]~feeder_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(36));

-- Location: LCCOMB_X25_Y20_N24
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\ = 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|ir\(0) & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|enable_action_strobe~q\ & 
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|ir\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|ir\(0),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|enable_action_strobe~q\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|ir\(1),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\);

-- Location: LCCOMB_X24_Y20_N12
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~16_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(30) & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(37)) # ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(30),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(37),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(36),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~16_combout\);

-- Location: FF_X24_Y20_N13
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~16_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(30));

-- Location: LCCOMB_X26_Y17_N24
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[5]~10_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(7) & (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[4]~9\)) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(7) & ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[4]~9\) # (GND)))
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[5]~11\ = CARRY((!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[4]~9\) # (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(7),
	datad => VCC,
	cin => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[4]~9\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[5]~10_combout\,
	cout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[5]~11\);

-- Location: LCCOMB_X26_Y17_N26
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[6]~12_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(8) & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[5]~11\ $ (GND))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(8) & (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[5]~11\ & VCC))
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[6]~13\ = CARRY((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(8) & !\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[5]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(8),
	datad => VCC,
	cin => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[5]~11\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[6]~12_combout\,
	cout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[6]~13\);

-- Location: LCCOMB_X26_Y17_N28
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[7]~14_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(9) & (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[6]~13\)) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(9) & ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[6]~13\) # (GND)))
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[7]~15\ = CARRY((!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[6]~13\) # (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(9),
	datad => VCC,
	cin => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[6]~13\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[7]~14_combout\,
	cout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[7]~15\);

-- Location: LCCOMB_X26_Y17_N4
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg~4_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[7]~14_combout\))) # (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(33)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(33),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[7]~14_combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg~4_combout\);

-- Location: FF_X26_Y17_N5
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg~4_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(9));

-- Location: LCCOMB_X17_Y13_N16
\nios|D_ctrl_br_cmp~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_ctrl_br_cmp~2_combout\ = (\nios|Equal2~6_combout\) # ((\nios|Equal2~2_combout\) # ((\nios|Equal2~8_combout\ & !\nios|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|Equal2~8_combout\,
	datab => \nios|D_iw\(3),
	datac => \nios|Equal2~6_combout\,
	datad => \nios|Equal2~2_combout\,
	combout => \nios|D_ctrl_br_cmp~2_combout\);

-- Location: LCCOMB_X17_Y13_N26
\nios|D_ctrl_br_cmp~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_ctrl_br_cmp~3_combout\ = (\nios|D_ctrl_br_cmp~2_combout\) # ((\nios|D_iw\(3) & ((\nios|Equal2~5_combout\) # (\nios|D_ctrl_alu_force_xor~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|Equal2~5_combout\,
	datab => \nios|D_iw\(3),
	datac => \nios|D_ctrl_alu_force_xor~1_combout\,
	datad => \nios|D_ctrl_br_cmp~2_combout\,
	combout => \nios|D_ctrl_br_cmp~3_combout\);

-- Location: LCCOMB_X17_Y12_N8
\nios|D_ctrl_br_cmp~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_ctrl_br_cmp~4_combout\ = (\nios|D_iw\(2) & (\nios|D_iw\(1) & ((!\nios|D_iw\(0))))) # (!\nios|D_iw\(2) & (((\nios|D_ctrl_br_cmp~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(2),
	datab => \nios|D_iw\(1),
	datac => \nios|D_ctrl_br_cmp~3_combout\,
	datad => \nios|D_iw\(0),
	combout => \nios|D_ctrl_br_cmp~4_combout\);

-- Location: FF_X17_Y12_N9
\nios|R_ctrl_br_cmp\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|D_ctrl_br_cmp~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|R_ctrl_br_cmp~q\);

-- Location: LCCOMB_X18_Y12_N0
\nios|Equal101~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Equal101~2_combout\ = (!\nios|D_iw\(15) & \nios|D_iw\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(15),
	datac => \nios|D_iw\(16),
	combout => \nios|Equal101~2_combout\);

-- Location: LCCOMB_X18_Y12_N6
\nios|D_ctrl_crst~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_ctrl_crst~0_combout\ = (\nios|D_iw\(13) & (\nios|D_iw\(12) & \nios|Equal2~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(13),
	datab => \nios|D_iw\(12),
	datad => \nios|Equal2~7_combout\,
	combout => \nios|D_ctrl_crst~0_combout\);

-- Location: LCCOMB_X18_Y12_N8
\nios|Equal101~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Equal101~3_combout\ = (!\nios|D_iw\(14) & (\nios|Equal101~2_combout\ & (!\nios|D_iw\(11) & \nios|D_ctrl_crst~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(14),
	datab => \nios|Equal101~2_combout\,
	datac => \nios|D_iw\(11),
	datad => \nios|D_ctrl_crst~0_combout\,
	combout => \nios|Equal101~3_combout\);

-- Location: FF_X18_Y12_N9
\nios|R_ctrl_rdctl_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|Equal101~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|R_ctrl_rdctl_inst~q\);

-- Location: LCCOMB_X18_Y11_N18
\nios|E_alu_result~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_alu_result~0_combout\ = (\nios|R_ctrl_br_cmp~q\) # (\nios|R_ctrl_rdctl_inst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|R_ctrl_br_cmp~q\,
	datad => \nios|R_ctrl_rdctl_inst~q\,
	combout => \nios|E_alu_result~0_combout\);

-- Location: FF_X19_Y14_N5
\mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]~q\);

-- Location: LCCOMB_X19_Y14_N0
\mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ = (\mm_interconnect_0|memory_s1_translator|read_latency_shift_reg~2_combout\) # 
-- ((\mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (!\mm_interconnect_0|memory_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|memory_s1_translator|read_latency_shift_reg~2_combout\,
	datab => \mm_interconnect_0|memory_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X19_Y14_N1
\mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X19_Y14_N16
\mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\mm_interconnect_0|memory_s1_translator|read_latency_shift_reg~2_combout\ & 
-- (\mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (!\mm_interconnect_0|memory_s1_translator|read_latency_shift_reg\(0))))) # (!\mm_interconnect_0|memory_s1_translator|read_latency_shift_reg~2_combout\ & (\mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((!\mm_interconnect_0|memory_s1_translator|read_latency_shift_reg\(0)) # (!\mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|memory_s1_translator|read_latency_shift_reg~2_combout\,
	datab => \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|memory_s1_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X19_Y14_N17
\mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X19_Y14_N4
\mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ = (\mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]~q\))) # (!\mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datac => \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]~q\,
	datad => \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\);

-- Location: LCCOMB_X19_Y14_N2
\mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\ = (\mm_interconnect_0|memory_s1_translator|read_latency_shift_reg\(0)) # 
-- (!\mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|memory_s1_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\);

-- Location: FF_X19_Y14_N29
\mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\);

-- Location: LCCOMB_X21_Y16_N8
\mm_interconnect_0|rsp_xbar_demux|src1_valid\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ = (\mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0) & !\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	combout => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\);

-- Location: LCCOMB_X18_Y17_N26
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|rst1~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|rst1~feeder_combout\);

-- Location: LCCOMB_X33_Y12_N12
\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: FF_X33_Y12_N13
\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	clrn => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|ALT_INV_resetrequest~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: LCCOMB_X33_Y12_N2
\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	combout => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: FF_X33_Y12_N3
\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	clrn => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|ALT_INV_resetrequest~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: LCCOMB_X33_Y12_N16
\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ = \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	combout => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\);

-- Location: FF_X33_Y12_N17
\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\,
	clrn => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|ALT_INV_resetrequest~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: CLKCTRL_G8
\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\);

-- Location: FF_X18_Y17_N27
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|rst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|rst1~feeder_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|rst1~q\);

-- Location: LCCOMB_X16_Y15_N30
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ = (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\) # 
-- ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\,
	combout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\);

-- Location: FF_X16_Y15_N31
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X17_Y11_N30
\mm_interconnect_0|nios_data_master_translator|read_accepted~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios_data_master_translator|read_accepted~0_combout\ = (!\nios|av_ld_getting_data~8_combout\ & ((\mm_interconnect_0|nios_data_master_translator|read_accepted~q\) # 
-- ((\mm_interconnect_0|nios_data_master_translator|write_accepted~0_combout\ & \nios|d_read~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_data_master_translator|write_accepted~0_combout\,
	datab => \nios|d_read~q\,
	datac => \mm_interconnect_0|nios_data_master_translator|read_accepted~q\,
	datad => \nios|av_ld_getting_data~8_combout\,
	combout => \mm_interconnect_0|nios_data_master_translator|read_accepted~0_combout\);

-- Location: FF_X17_Y11_N31
\mm_interconnect_0|nios_data_master_translator|read_accepted\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|nios_data_master_translator|read_accepted~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios_data_master_translator|read_accepted~q\);

-- Location: LCCOMB_X16_Y15_N16
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (!\mm_interconnect_0|nios_data_master_translator|read_accepted~q\ & (\mm_interconnect_0|addr_router_001|Equal12~1_combout\ & 
-- (\jtag_uart_0|av_waitrequest~q\ & \nios|d_read~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_data_master_translator|read_accepted~q\,
	datab => \mm_interconnect_0|addr_router_001|Equal12~1_combout\,
	datac => \jtag_uart_0|av_waitrequest~q\,
	datad => \nios|d_read~q\,
	combout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X16_Y15_N24
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\)))) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	combout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: FF_X16_Y15_N25
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X16_Y15_N0
\jtag_uart_0|av_waitrequest~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|av_waitrequest~4_combout\ = (\mm_interconnect_0|addr_router_001|Equal12~1_combout\ & (!\jtag_uart_0|av_waitrequest~q\ & !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|addr_router_001|Equal12~1_combout\,
	datac => \jtag_uart_0|av_waitrequest~q\,
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \jtag_uart_0|av_waitrequest~4_combout\);

-- Location: LCCOMB_X16_Y15_N26
\jtag_uart_0|av_waitrequest~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|av_waitrequest~5_combout\ = (\jtag_uart_0|av_waitrequest~4_combout\ & ((\mm_interconnect_0|nios_data_master_translator|uav_read~0_combout\) # ((\nios|d_write~q\ & !\mm_interconnect_0|nios_data_master_translator|write_accepted~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|d_write~q\,
	datab => \mm_interconnect_0|nios_data_master_translator|write_accepted~q\,
	datac => \mm_interconnect_0|nios_data_master_translator|uav_read~0_combout\,
	datad => \jtag_uart_0|av_waitrequest~4_combout\,
	combout => \jtag_uart_0|av_waitrequest~5_combout\);

-- Location: FF_X16_Y15_N27
\jtag_uart_0|av_waitrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|av_waitrequest~5_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|av_waitrequest~q\);

-- Location: LCCOMB_X16_Y15_N12
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ = (\jtag_uart_0|av_waitrequest~q\ & (\mm_interconnect_0|addr_router_001|Equal12~1_combout\ & (\mm_interconnect_0|nios_data_master_translator|uav_read~0_combout\ 
-- & !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|av_waitrequest~q\,
	datab => \mm_interconnect_0|addr_router_001|Equal12~1_combout\,
	datac => \mm_interconnect_0|nios_data_master_translator|uav_read~0_combout\,
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\);

-- Location: LCCOMB_X16_Y15_N6
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout\ = (\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\,
	combout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout\);

-- Location: FF_X16_Y15_N7
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X16_Y15_N10
\mm_interconnect_0|uart_1_s1_translator|wait_latency_counter~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|uart_1_s1_translator|wait_latency_counter~7_combout\ = (\mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\ & ((\mm_interconnect_0|nios_data_master_translator|uav_read~0_combout\) # 
-- ((\nios|d_write~q\ & !\mm_interconnect_0|nios_data_master_translator|write_accepted~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|d_write~q\,
	datab => \mm_interconnect_0|nios_data_master_translator|write_accepted~q\,
	datac => \mm_interconnect_0|nios_data_master_translator|uav_read~0_combout\,
	datad => \mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	combout => \mm_interconnect_0|uart_1_s1_translator|wait_latency_counter~7_combout\);

-- Location: LCCOMB_X12_Y14_N8
\uart_1|the_Nios_UART_1_regs|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_regs|Equal0~0_combout\ = (\nios|W_alu_result\(2) & (\nios|W_alu_result\(3) & !\nios|W_alu_result\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|W_alu_result\(2),
	datac => \nios|W_alu_result\(3),
	datad => \nios|W_alu_result\(4),
	combout => \uart_1|the_Nios_UART_1_regs|Equal0~0_combout\);

-- Location: LCCOMB_X12_Y14_N4
\uart_1|the_Nios_UART_1_regs|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_regs|Equal3~0_combout\ = (!\nios|W_alu_result\(2) & (\nios|W_alu_result\(3) & !\nios|W_alu_result\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|W_alu_result\(2),
	datac => \nios|W_alu_result\(3),
	datad => \nios|W_alu_result\(4),
	combout => \uart_1|the_Nios_UART_1_regs|Equal3~0_combout\);

-- Location: LCCOMB_X12_Y14_N10
\uart_1|the_Nios_UART_1_regs|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_regs|Equal2~0_combout\ = (\nios|W_alu_result\(2) & (!\nios|W_alu_result\(3) & !\nios|W_alu_result\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|W_alu_result\(2),
	datac => \nios|W_alu_result\(3),
	datad => \nios|W_alu_result\(4),
	combout => \uart_1|the_Nios_UART_1_regs|Equal2~0_combout\);

-- Location: IOIBUF_X0_Y7_N1
\uart_rxd~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_uart_rxd,
	o => \uart_rxd~input_o\);

-- Location: FF_X11_Y13_N23
\uart_1|the_Nios_UART_1_rx|the_altera_std_synchronizer|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \uart_rxd~input_o\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_rx|the_altera_std_synchronizer|din_s1~q\);

-- Location: FF_X11_Y13_N11
\uart_1|the_Nios_UART_1_rx|the_altera_std_synchronizer|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \uart_1|the_Nios_UART_1_rx|the_altera_std_synchronizer|din_s1~q\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_rx|the_altera_std_synchronizer|dreg\(0));

-- Location: LCCOMB_X11_Y14_N18
\uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[5]~5_combout\ = (\uart_1|the_Nios_UART_1_rx|do_start_rx~q\) # (\uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_rx|do_start_rx~q\,
	datac => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(6),
	combout => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[5]~5_combout\);

-- Location: FF_X11_Y13_N29
\uart_1|the_Nios_UART_1_rx|delayed_unxsync_rxdxx1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \uart_1|the_Nios_UART_1_rx|the_altera_std_synchronizer|dreg\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_rx|delayed_unxsync_rxdxx1~q\);

-- Location: LCCOMB_X11_Y13_N28
\uart_1|the_Nios_UART_1_rx|rxd_edge\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_rx|rxd_edge~combout\ = \uart_1|the_Nios_UART_1_rx|the_altera_std_synchronizer|dreg\(0) $ (\uart_1|the_Nios_UART_1_rx|delayed_unxsync_rxdxx1~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_1|the_Nios_UART_1_rx|the_altera_std_synchronizer|dreg\(0),
	datac => \uart_1|the_Nios_UART_1_rx|delayed_unxsync_rxdxx1~q\,
	combout => \uart_1|the_Nios_UART_1_rx|rxd_edge~combout\);

-- Location: LCCOMB_X11_Y13_N2
\uart_1|the_Nios_UART_1_rx|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_rx|Equal0~2_combout\ = (\uart_1|the_Nios_UART_1_rx|Equal0~0_combout\ & (!\uart_1|the_Nios_UART_1_rx|baud_rate_counter\(0) & \uart_1|the_Nios_UART_1_rx|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_rx|Equal0~0_combout\,
	datab => \uart_1|the_Nios_UART_1_rx|baud_rate_counter\(0),
	datac => \uart_1|the_Nios_UART_1_rx|Equal0~1_combout\,
	combout => \uart_1|the_Nios_UART_1_rx|Equal0~2_combout\);

-- Location: LCCOMB_X10_Y13_N14
\uart_1|the_Nios_UART_1_rx|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_rx|Add0~8_combout\ = (\uart_1|the_Nios_UART_1_rx|baud_rate_counter\(4) & ((GND) # (!\uart_1|the_Nios_UART_1_rx|Add0~7\))) # (!\uart_1|the_Nios_UART_1_rx|baud_rate_counter\(4) & (\uart_1|the_Nios_UART_1_rx|Add0~7\ $ (GND)))
-- \uart_1|the_Nios_UART_1_rx|Add0~9\ = CARRY((\uart_1|the_Nios_UART_1_rx|baud_rate_counter\(4)) # (!\uart_1|the_Nios_UART_1_rx|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_rx|baud_rate_counter\(4),
	datad => VCC,
	cin => \uart_1|the_Nios_UART_1_rx|Add0~7\,
	combout => \uart_1|the_Nios_UART_1_rx|Add0~8_combout\,
	cout => \uart_1|the_Nios_UART_1_rx|Add0~9\);

-- Location: LCCOMB_X10_Y13_N16
\uart_1|the_Nios_UART_1_rx|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_rx|Add0~10_combout\ = (\uart_1|the_Nios_UART_1_rx|baud_rate_counter\(5) & (\uart_1|the_Nios_UART_1_rx|Add0~9\ & VCC)) # (!\uart_1|the_Nios_UART_1_rx|baud_rate_counter\(5) & (!\uart_1|the_Nios_UART_1_rx|Add0~9\))
-- \uart_1|the_Nios_UART_1_rx|Add0~11\ = CARRY((!\uart_1|the_Nios_UART_1_rx|baud_rate_counter\(5) & !\uart_1|the_Nios_UART_1_rx|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_1|the_Nios_UART_1_rx|baud_rate_counter\(5),
	datad => VCC,
	cin => \uart_1|the_Nios_UART_1_rx|Add0~9\,
	combout => \uart_1|the_Nios_UART_1_rx|Add0~10_combout\,
	cout => \uart_1|the_Nios_UART_1_rx|Add0~11\);

-- Location: LCCOMB_X11_Y13_N24
\uart_1|the_Nios_UART_1_rx|always2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_rx|always2~0_combout\ = (\uart_1|the_Nios_UART_1_rx|rxd_edge~combout\) # ((\uart_1|the_Nios_UART_1_rx|Equal0~1_combout\ & (!\uart_1|the_Nios_UART_1_rx|baud_rate_counter\(0) & \uart_1|the_Nios_UART_1_rx|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_rx|Equal0~1_combout\,
	datab => \uart_1|the_Nios_UART_1_rx|rxd_edge~combout\,
	datac => \uart_1|the_Nios_UART_1_rx|baud_rate_counter\(0),
	datad => \uart_1|the_Nios_UART_1_rx|Equal0~0_combout\,
	combout => \uart_1|the_Nios_UART_1_rx|always2~0_combout\);

-- Location: LCCOMB_X10_Y13_N24
\uart_1|the_Nios_UART_1_rx|baud_rate_counter~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_rx|baud_rate_counter~16_combout\ = (\uart_1|the_Nios_UART_1_rx|always2~0_combout\ & (\uart_1|the_Nios_UART_1_rx|delayed_unxsync_rxdxx1~q\ $ (((!\uart_1|the_Nios_UART_1_rx|the_altera_std_synchronizer|dreg\(0)))))) # 
-- (!\uart_1|the_Nios_UART_1_rx|always2~0_combout\ & (((\uart_1|the_Nios_UART_1_rx|Add0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_rx|delayed_unxsync_rxdxx1~q\,
	datab => \uart_1|the_Nios_UART_1_rx|Add0~10_combout\,
	datac => \uart_1|the_Nios_UART_1_rx|the_altera_std_synchronizer|dreg\(0),
	datad => \uart_1|the_Nios_UART_1_rx|always2~0_combout\,
	combout => \uart_1|the_Nios_UART_1_rx|baud_rate_counter~16_combout\);

-- Location: FF_X10_Y13_N25
\uart_1|the_Nios_UART_1_rx|baud_rate_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_rx|baud_rate_counter~16_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_rx|baud_rate_counter\(5));

-- Location: LCCOMB_X10_Y13_N18
\uart_1|the_Nios_UART_1_rx|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_rx|Add0~12_combout\ = (\uart_1|the_Nios_UART_1_rx|baud_rate_counter\(6) & ((GND) # (!\uart_1|the_Nios_UART_1_rx|Add0~11\))) # (!\uart_1|the_Nios_UART_1_rx|baud_rate_counter\(6) & (\uart_1|the_Nios_UART_1_rx|Add0~11\ $ (GND)))
-- \uart_1|the_Nios_UART_1_rx|Add0~13\ = CARRY((\uart_1|the_Nios_UART_1_rx|baud_rate_counter\(6)) # (!\uart_1|the_Nios_UART_1_rx|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_1|the_Nios_UART_1_rx|baud_rate_counter\(6),
	datad => VCC,
	cin => \uart_1|the_Nios_UART_1_rx|Add0~11\,
	combout => \uart_1|the_Nios_UART_1_rx|Add0~12_combout\,
	cout => \uart_1|the_Nios_UART_1_rx|Add0~13\);

-- Location: LCCOMB_X10_Y13_N4
\uart_1|the_Nios_UART_1_rx|baud_rate_counter~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_rx|baud_rate_counter~15_combout\ = (\uart_1|the_Nios_UART_1_rx|Equal0~2_combout\ & (\uart_1|the_Nios_UART_1_rx|delayed_unxsync_rxdxx1~q\ $ ((\uart_1|the_Nios_UART_1_rx|the_altera_std_synchronizer|dreg\(0))))) # 
-- (!\uart_1|the_Nios_UART_1_rx|Equal0~2_combout\ & ((\uart_1|the_Nios_UART_1_rx|Add0~12_combout\) # (\uart_1|the_Nios_UART_1_rx|delayed_unxsync_rxdxx1~q\ $ (\uart_1|the_Nios_UART_1_rx|the_altera_std_synchronizer|dreg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_rx|Equal0~2_combout\,
	datab => \uart_1|the_Nios_UART_1_rx|delayed_unxsync_rxdxx1~q\,
	datac => \uart_1|the_Nios_UART_1_rx|the_altera_std_synchronizer|dreg\(0),
	datad => \uart_1|the_Nios_UART_1_rx|Add0~12_combout\,
	combout => \uart_1|the_Nios_UART_1_rx|baud_rate_counter~15_combout\);

-- Location: FF_X10_Y13_N5
\uart_1|the_Nios_UART_1_rx|baud_rate_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_rx|baud_rate_counter~15_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_rx|baud_rate_counter\(6));

-- Location: LCCOMB_X10_Y13_N20
\uart_1|the_Nios_UART_1_rx|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_rx|Add0~14_combout\ = (\uart_1|the_Nios_UART_1_rx|baud_rate_counter\(7) & (\uart_1|the_Nios_UART_1_rx|Add0~13\ & VCC)) # (!\uart_1|the_Nios_UART_1_rx|baud_rate_counter\(7) & (!\uart_1|the_Nios_UART_1_rx|Add0~13\))
-- \uart_1|the_Nios_UART_1_rx|Add0~15\ = CARRY((!\uart_1|the_Nios_UART_1_rx|baud_rate_counter\(7) & !\uart_1|the_Nios_UART_1_rx|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_rx|baud_rate_counter\(7),
	datad => VCC,
	cin => \uart_1|the_Nios_UART_1_rx|Add0~13\,
	combout => \uart_1|the_Nios_UART_1_rx|Add0~14_combout\,
	cout => \uart_1|the_Nios_UART_1_rx|Add0~15\);

-- Location: LCCOMB_X10_Y13_N26
\uart_1|the_Nios_UART_1_rx|baud_rate_counter~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_rx|baud_rate_counter~10_combout\ = (\uart_1|the_Nios_UART_1_rx|Add0~14_combout\) # (\uart_1|the_Nios_UART_1_rx|always2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_1|the_Nios_UART_1_rx|Add0~14_combout\,
	datad => \uart_1|the_Nios_UART_1_rx|always2~0_combout\,
	combout => \uart_1|the_Nios_UART_1_rx|baud_rate_counter~10_combout\);

-- Location: FF_X10_Y13_N27
\uart_1|the_Nios_UART_1_rx|baud_rate_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_rx|baud_rate_counter~10_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_rx|baud_rate_counter\(7));

-- Location: LCCOMB_X10_Y13_N22
\uart_1|the_Nios_UART_1_rx|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_rx|Add0~16_combout\ = \uart_1|the_Nios_UART_1_rx|Add0~15\ $ (\uart_1|the_Nios_UART_1_rx|baud_rate_counter\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \uart_1|the_Nios_UART_1_rx|baud_rate_counter\(8),
	cin => \uart_1|the_Nios_UART_1_rx|Add0~15\,
	combout => \uart_1|the_Nios_UART_1_rx|Add0~16_combout\);

-- Location: LCCOMB_X10_Y13_N0
\uart_1|the_Nios_UART_1_rx|baud_rate_counter~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_rx|baud_rate_counter~14_combout\ = (\uart_1|the_Nios_UART_1_rx|always2~0_combout\ & ((\uart_1|the_Nios_UART_1_rx|delayed_unxsync_rxdxx1~q\ $ (!\uart_1|the_Nios_UART_1_rx|the_altera_std_synchronizer|dreg\(0))))) # 
-- (!\uart_1|the_Nios_UART_1_rx|always2~0_combout\ & (\uart_1|the_Nios_UART_1_rx|Add0~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_rx|Add0~16_combout\,
	datab => \uart_1|the_Nios_UART_1_rx|delayed_unxsync_rxdxx1~q\,
	datac => \uart_1|the_Nios_UART_1_rx|the_altera_std_synchronizer|dreg\(0),
	datad => \uart_1|the_Nios_UART_1_rx|always2~0_combout\,
	combout => \uart_1|the_Nios_UART_1_rx|baud_rate_counter~14_combout\);

-- Location: FF_X10_Y13_N1
\uart_1|the_Nios_UART_1_rx|baud_rate_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_rx|baud_rate_counter~14_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_rx|baud_rate_counter\(8));

-- Location: LCCOMB_X10_Y13_N2
\uart_1|the_Nios_UART_1_rx|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_rx|Equal0~0_combout\ = (!\uart_1|the_Nios_UART_1_rx|baud_rate_counter\(7) & (!\uart_1|the_Nios_UART_1_rx|baud_rate_counter\(5) & (!\uart_1|the_Nios_UART_1_rx|baud_rate_counter\(6) & 
-- !\uart_1|the_Nios_UART_1_rx|baud_rate_counter\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_rx|baud_rate_counter\(7),
	datab => \uart_1|the_Nios_UART_1_rx|baud_rate_counter\(5),
	datac => \uart_1|the_Nios_UART_1_rx|baud_rate_counter\(6),
	datad => \uart_1|the_Nios_UART_1_rx|baud_rate_counter\(8),
	combout => \uart_1|the_Nios_UART_1_rx|Equal0~0_combout\);

-- Location: LCCOMB_X11_Y13_N4
\uart_1|the_Nios_UART_1_rx|baud_rate_counter~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_rx|baud_rate_counter~13_combout\ = (\uart_1|the_Nios_UART_1_rx|rxd_edge~combout\) # ((!\uart_1|the_Nios_UART_1_rx|baud_rate_counter\(0) & ((!\uart_1|the_Nios_UART_1_rx|Equal0~0_combout\) # 
-- (!\uart_1|the_Nios_UART_1_rx|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_rx|Equal0~1_combout\,
	datab => \uart_1|the_Nios_UART_1_rx|rxd_edge~combout\,
	datac => \uart_1|the_Nios_UART_1_rx|baud_rate_counter\(0),
	datad => \uart_1|the_Nios_UART_1_rx|Equal0~0_combout\,
	combout => \uart_1|the_Nios_UART_1_rx|baud_rate_counter~13_combout\);

-- Location: FF_X11_Y13_N5
\uart_1|the_Nios_UART_1_rx|baud_rate_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_rx|baud_rate_counter~13_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_rx|baud_rate_counter\(0));

-- Location: LCCOMB_X10_Y13_N6
\uart_1|the_Nios_UART_1_rx|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_rx|Add0~1_cout\ = CARRY(\uart_1|the_Nios_UART_1_rx|baud_rate_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_rx|baud_rate_counter\(0),
	datad => VCC,
	cout => \uart_1|the_Nios_UART_1_rx|Add0~1_cout\);

-- Location: LCCOMB_X10_Y13_N8
\uart_1|the_Nios_UART_1_rx|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_rx|Add0~2_combout\ = (\uart_1|the_Nios_UART_1_rx|baud_rate_counter\(1) & (\uart_1|the_Nios_UART_1_rx|Add0~1_cout\ & VCC)) # (!\uart_1|the_Nios_UART_1_rx|baud_rate_counter\(1) & (!\uart_1|the_Nios_UART_1_rx|Add0~1_cout\))
-- \uart_1|the_Nios_UART_1_rx|Add0~3\ = CARRY((!\uart_1|the_Nios_UART_1_rx|baud_rate_counter\(1) & !\uart_1|the_Nios_UART_1_rx|Add0~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_rx|baud_rate_counter\(1),
	datad => VCC,
	cin => \uart_1|the_Nios_UART_1_rx|Add0~1_cout\,
	combout => \uart_1|the_Nios_UART_1_rx|Add0~2_combout\,
	cout => \uart_1|the_Nios_UART_1_rx|Add0~3\);

-- Location: LCCOMB_X10_Y13_N30
\uart_1|the_Nios_UART_1_rx|baud_rate_counter~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_rx|baud_rate_counter~18_combout\ = (\uart_1|the_Nios_UART_1_rx|always2~0_combout\ & ((\uart_1|the_Nios_UART_1_rx|delayed_unxsync_rxdxx1~q\ $ (!\uart_1|the_Nios_UART_1_rx|the_altera_std_synchronizer|dreg\(0))))) # 
-- (!\uart_1|the_Nios_UART_1_rx|always2~0_combout\ & (\uart_1|the_Nios_UART_1_rx|Add0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_rx|Add0~2_combout\,
	datab => \uart_1|the_Nios_UART_1_rx|delayed_unxsync_rxdxx1~q\,
	datac => \uart_1|the_Nios_UART_1_rx|the_altera_std_synchronizer|dreg\(0),
	datad => \uart_1|the_Nios_UART_1_rx|always2~0_combout\,
	combout => \uart_1|the_Nios_UART_1_rx|baud_rate_counter~18_combout\);

-- Location: FF_X10_Y13_N31
\uart_1|the_Nios_UART_1_rx|baud_rate_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_rx|baud_rate_counter~18_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_rx|baud_rate_counter\(1));

-- Location: LCCOMB_X10_Y13_N10
\uart_1|the_Nios_UART_1_rx|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_rx|Add0~4_combout\ = (\uart_1|the_Nios_UART_1_rx|baud_rate_counter\(2) & ((GND) # (!\uart_1|the_Nios_UART_1_rx|Add0~3\))) # (!\uart_1|the_Nios_UART_1_rx|baud_rate_counter\(2) & (\uart_1|the_Nios_UART_1_rx|Add0~3\ $ (GND)))
-- \uart_1|the_Nios_UART_1_rx|Add0~5\ = CARRY((\uart_1|the_Nios_UART_1_rx|baud_rate_counter\(2)) # (!\uart_1|the_Nios_UART_1_rx|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_1|the_Nios_UART_1_rx|baud_rate_counter\(2),
	datad => VCC,
	cin => \uart_1|the_Nios_UART_1_rx|Add0~3\,
	combout => \uart_1|the_Nios_UART_1_rx|Add0~4_combout\,
	cout => \uart_1|the_Nios_UART_1_rx|Add0~5\);

-- Location: LCCOMB_X11_Y13_N8
\uart_1|the_Nios_UART_1_rx|baud_rate_counter~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_rx|baud_rate_counter~12_combout\ = (\uart_1|the_Nios_UART_1_rx|Add0~4_combout\ & !\uart_1|the_Nios_UART_1_rx|always2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_rx|Add0~4_combout\,
	datad => \uart_1|the_Nios_UART_1_rx|always2~0_combout\,
	combout => \uart_1|the_Nios_UART_1_rx|baud_rate_counter~12_combout\);

-- Location: FF_X11_Y13_N9
\uart_1|the_Nios_UART_1_rx|baud_rate_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_rx|baud_rate_counter~12_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_rx|baud_rate_counter\(2));

-- Location: LCCOMB_X10_Y13_N12
\uart_1|the_Nios_UART_1_rx|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_rx|Add0~6_combout\ = (\uart_1|the_Nios_UART_1_rx|baud_rate_counter\(3) & (\uart_1|the_Nios_UART_1_rx|Add0~5\ & VCC)) # (!\uart_1|the_Nios_UART_1_rx|baud_rate_counter\(3) & (!\uart_1|the_Nios_UART_1_rx|Add0~5\))
-- \uart_1|the_Nios_UART_1_rx|Add0~7\ = CARRY((!\uart_1|the_Nios_UART_1_rx|baud_rate_counter\(3) & !\uart_1|the_Nios_UART_1_rx|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_1|the_Nios_UART_1_rx|baud_rate_counter\(3),
	datad => VCC,
	cin => \uart_1|the_Nios_UART_1_rx|Add0~5\,
	combout => \uart_1|the_Nios_UART_1_rx|Add0~6_combout\,
	cout => \uart_1|the_Nios_UART_1_rx|Add0~7\);

-- Location: LCCOMB_X10_Y13_N28
\uart_1|the_Nios_UART_1_rx|baud_rate_counter~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_rx|baud_rate_counter~17_combout\ = (\uart_1|the_Nios_UART_1_rx|Add0~6_combout\ & ((\uart_1|the_Nios_UART_1_rx|delayed_unxsync_rxdxx1~q\ $ (\uart_1|the_Nios_UART_1_rx|the_altera_std_synchronizer|dreg\(0))) # 
-- (!\uart_1|the_Nios_UART_1_rx|Equal0~2_combout\))) # (!\uart_1|the_Nios_UART_1_rx|Add0~6_combout\ & (\uart_1|the_Nios_UART_1_rx|delayed_unxsync_rxdxx1~q\ $ ((\uart_1|the_Nios_UART_1_rx|the_altera_std_synchronizer|dreg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_rx|Add0~6_combout\,
	datab => \uart_1|the_Nios_UART_1_rx|delayed_unxsync_rxdxx1~q\,
	datac => \uart_1|the_Nios_UART_1_rx|the_altera_std_synchronizer|dreg\(0),
	datad => \uart_1|the_Nios_UART_1_rx|Equal0~2_combout\,
	combout => \uart_1|the_Nios_UART_1_rx|baud_rate_counter~17_combout\);

-- Location: FF_X10_Y13_N29
\uart_1|the_Nios_UART_1_rx|baud_rate_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_rx|baud_rate_counter~17_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_rx|baud_rate_counter\(3));

-- Location: LCCOMB_X11_Y13_N6
\uart_1|the_Nios_UART_1_rx|baud_rate_counter~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_rx|baud_rate_counter~11_combout\ = (\uart_1|the_Nios_UART_1_rx|Add0~8_combout\) # (\uart_1|the_Nios_UART_1_rx|always2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_rx|Add0~8_combout\,
	datad => \uart_1|the_Nios_UART_1_rx|always2~0_combout\,
	combout => \uart_1|the_Nios_UART_1_rx|baud_rate_counter~11_combout\);

-- Location: FF_X11_Y13_N7
\uart_1|the_Nios_UART_1_rx|baud_rate_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_rx|baud_rate_counter~11_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_rx|baud_rate_counter\(4));

-- Location: LCCOMB_X11_Y13_N26
\uart_1|the_Nios_UART_1_rx|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_rx|Equal0~1_combout\ = (!\uart_1|the_Nios_UART_1_rx|baud_rate_counter\(4) & (!\uart_1|the_Nios_UART_1_rx|baud_rate_counter\(3) & (!\uart_1|the_Nios_UART_1_rx|baud_rate_counter\(2) & 
-- !\uart_1|the_Nios_UART_1_rx|baud_rate_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_rx|baud_rate_counter\(4),
	datab => \uart_1|the_Nios_UART_1_rx|baud_rate_counter\(3),
	datac => \uart_1|the_Nios_UART_1_rx|baud_rate_counter\(2),
	datad => \uart_1|the_Nios_UART_1_rx|baud_rate_counter\(1),
	combout => \uart_1|the_Nios_UART_1_rx|Equal0~1_combout\);

-- Location: LCCOMB_X11_Y13_N0
\uart_1|the_Nios_UART_1_rx|baud_clk_en~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_rx|baud_clk_en~0_combout\ = (\uart_1|the_Nios_UART_1_rx|Equal0~1_combout\ & (!\uart_1|the_Nios_UART_1_rx|rxd_edge~combout\ & (!\uart_1|the_Nios_UART_1_rx|baud_rate_counter\(0) & \uart_1|the_Nios_UART_1_rx|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_rx|Equal0~1_combout\,
	datab => \uart_1|the_Nios_UART_1_rx|rxd_edge~combout\,
	datac => \uart_1|the_Nios_UART_1_rx|baud_rate_counter\(0),
	datad => \uart_1|the_Nios_UART_1_rx|Equal0~0_combout\,
	combout => \uart_1|the_Nios_UART_1_rx|baud_clk_en~0_combout\);

-- Location: FF_X11_Y13_N1
\uart_1|the_Nios_UART_1_rx|baud_clk_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_rx|baud_clk_en~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_rx|baud_clk_en~q\);

-- Location: LCCOMB_X11_Y14_N10
\uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]~0_combout\ = (\uart_1|the_Nios_UART_1_rx|do_start_rx~q\) # ((\uart_1|the_Nios_UART_1_rx|baud_clk_en~q\ & 
-- \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_1|the_Nios_UART_1_rx|baud_clk_en~q\,
	datac => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0),
	datad => \uart_1|the_Nios_UART_1_rx|do_start_rx~q\,
	combout => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]~0_combout\);

-- Location: FF_X11_Y14_N19
\uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[5]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(5));

-- Location: LCCOMB_X11_Y14_N30
\uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[4]~6_combout\ = (\uart_1|the_Nios_UART_1_rx|do_start_rx~q\) # (\uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_rx|do_start_rx~q\,
	datad => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(5),
	combout => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[4]~6_combout\);

-- Location: FF_X11_Y14_N31
\uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[4]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(4));

-- Location: LCCOMB_X11_Y14_N14
\uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[3]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[3]~7_combout\ = (\uart_1|the_Nios_UART_1_rx|do_start_rx~q\) # (\uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_rx|do_start_rx~q\,
	datad => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(4),
	combout => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[3]~7_combout\);

-- Location: FF_X11_Y14_N15
\uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[3]~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(3));

-- Location: LCCOMB_X11_Y14_N6
\uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[2]~8_combout\ = (\uart_1|the_Nios_UART_1_rx|do_start_rx~q\) # (\uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_rx|do_start_rx~q\,
	datac => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(3),
	combout => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[2]~8_combout\);

-- Location: FF_X11_Y14_N7
\uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[2]~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(2));

-- Location: LCCOMB_X11_Y14_N16
\uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[1]~9_combout\ = (\uart_1|the_Nios_UART_1_rx|do_start_rx~q\) # (\uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_rx|do_start_rx~q\,
	datad => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(2),
	combout => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[1]~9_combout\);

-- Location: FF_X11_Y14_N17
\uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[1]~9_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(1));

-- Location: LCCOMB_X11_Y14_N22
\uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[0]~0_combout\ = (\uart_1|the_Nios_UART_1_rx|do_start_rx~q\) # (\uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_rx|do_start_rx~q\,
	datad => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(1),
	combout => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[0]~0_combout\);

-- Location: FF_X11_Y14_N23
\uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[0]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0));

-- Location: LCCOMB_X11_Y14_N12
\uart_1|the_Nios_UART_1_rx|always4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_rx|always4~0_combout\ = (!\uart_1|the_Nios_UART_1_rx|the_altera_std_synchronizer|dreg\(0) & (!\uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0) & 
-- \uart_1|the_Nios_UART_1_rx|delayed_unxsync_rxdxx1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_rx|the_altera_std_synchronizer|dreg\(0),
	datac => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0),
	datad => \uart_1|the_Nios_UART_1_rx|delayed_unxsync_rxdxx1~q\,
	combout => \uart_1|the_Nios_UART_1_rx|always4~0_combout\);

-- Location: FF_X11_Y14_N13
\uart_1|the_Nios_UART_1_rx|do_start_rx\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_rx|always4~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_rx|do_start_rx~q\);

-- Location: LCCOMB_X11_Y14_N28
\uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[9]~1_combout\ = (\uart_1|the_Nios_UART_1_rx|the_altera_std_synchronizer|dreg\(0)) # (\uart_1|the_Nios_UART_1_rx|do_start_rx~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_rx|the_altera_std_synchronizer|dreg\(0),
	datad => \uart_1|the_Nios_UART_1_rx|do_start_rx~q\,
	combout => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[9]~1_combout\);

-- Location: FF_X11_Y14_N29
\uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[9]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(9));

-- Location: LCCOMB_X11_Y14_N4
\uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[8]~2_combout\ = (\uart_1|the_Nios_UART_1_rx|do_start_rx~q\) # (\uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_rx|do_start_rx~q\,
	datad => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(9),
	combout => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[8]~2_combout\);

-- Location: FF_X11_Y14_N5
\uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[8]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(8));

-- Location: LCCOMB_X11_Y14_N26
\uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[7]~3_combout\ = (\uart_1|the_Nios_UART_1_rx|do_start_rx~q\) # (\uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_rx|do_start_rx~q\,
	datad => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(8),
	combout => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[7]~3_combout\);

-- Location: FF_X11_Y14_N27
\uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[7]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(7));

-- Location: LCCOMB_X11_Y14_N8
\uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[6]~4_combout\ = (\uart_1|the_Nios_UART_1_rx|do_start_rx~q\) # (\uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_rx|do_start_rx~q\,
	datac => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(7),
	combout => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[6]~4_combout\);

-- Location: FF_X11_Y14_N9
\uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[6]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(6));

-- Location: FF_X11_Y14_N25
\uart_1|the_Nios_UART_1_rx|delayed_unxrx_in_processxx3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_rx|delayed_unxrx_in_processxx3~q\);

-- Location: LCCOMB_X11_Y14_N2
\uart_1|the_Nios_UART_1_rx|got_new_char\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_rx|got_new_char~combout\ = (\uart_1|the_Nios_UART_1_rx|delayed_unxrx_in_processxx3~q\ & !\uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_1|the_Nios_UART_1_rx|delayed_unxrx_in_processxx3~q\,
	datac => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0),
	combout => \uart_1|the_Nios_UART_1_rx|got_new_char~combout\);

-- Location: FF_X12_Y14_N3
\uart_1|the_Nios_UART_1_rx|rx_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \uart_1|the_Nios_UART_1_rx|got_new_char~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_rx|rx_data\(5));

-- Location: LCCOMB_X12_Y14_N2
\uart_1|the_Nios_UART_1_regs|selected_read_data~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_regs|selected_read_data~15_combout\ = (!\nios|W_alu_result\(2) & (!\nios|W_alu_result\(3) & (\uart_1|the_Nios_UART_1_rx|rx_data\(5) & !\nios|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_alu_result\(2),
	datab => \nios|W_alu_result\(3),
	datac => \uart_1|the_Nios_UART_1_rx|rx_data\(5),
	datad => \nios|W_alu_result\(4),
	combout => \uart_1|the_Nios_UART_1_regs|selected_read_data~15_combout\);

-- Location: LCCOMB_X24_Y11_N30
\mm_interconnect_0|rsp_xbar_demux_001|src1_valid\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ = (!\mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & \mm_interconnect_0|memory_s1_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datad => \mm_interconnect_0|memory_s1_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\);

-- Location: FF_X23_Y16_N23
\nios|d_writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|d_writedata\(1));

-- Location: LCCOMB_X23_Y16_N4
\mm_interconnect_0|cmd_xbar_mux|src_payload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~0_combout\ = (\nios|d_writedata\(1) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|d_writedata\(1),
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~0_combout\);

-- Location: FF_X23_Y16_N5
\nios|the_Nios_Nios_nios2_oci|writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|writedata\(1));

-- Location: LCCOMB_X26_Y17_N14
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[0]~0_combout\ = \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(2) $ (VCC)
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[0]~1\ = CARRY(\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(2),
	datad => VCC,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[0]~0_combout\,
	cout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[0]~1\);

-- Location: LCCOMB_X26_Y17_N16
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[1]~2_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(3) & (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[0]~1\)) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(3) & ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[0]~1\) # (GND)))
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[1]~3\ = CARRY((!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[0]~1\) # (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(3),
	datad => VCC,
	cin => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[0]~1\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[1]~2_combout\,
	cout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[1]~3\);

-- Location: LCCOMB_X26_Y17_N0
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg~2_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[1]~2_combout\))) # (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(27),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[1]~2_combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg~2_combout\);

-- Location: FF_X26_Y17_N1
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg~2_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(3));

-- Location: LCCOMB_X26_Y18_N18
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Equal0~2_combout\ = (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(3) & (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(4) & 
-- !\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(3),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(4),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(2),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Equal0~2_combout\);

-- Location: LCCOMB_X26_Y16_N0
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[5]~5_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5)))) # (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Equal0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Equal0~2_combout\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[5]~5_combout\);

-- Location: LCCOMB_X18_Y13_N26
\nios|D_logic_op_raw[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_logic_op_raw[0]~0_combout\ = (\nios|D_iw\(3) & (((\nios|D_iw\(14)) # (\nios|D_iw\(2))) # (!\nios|Equal2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|Equal2~3_combout\,
	datab => \nios|D_iw\(14),
	datac => \nios|D_iw\(2),
	datad => \nios|D_iw\(3),
	combout => \nios|D_logic_op_raw[0]~0_combout\);

-- Location: LCCOMB_X18_Y13_N10
\nios|D_logic_op[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_logic_op[0]~1_combout\ = (\nios|D_ctrl_alu_force_xor~4_combout\) # (\nios|D_logic_op_raw[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|D_ctrl_alu_force_xor~4_combout\,
	datac => \nios|D_logic_op_raw[0]~0_combout\,
	combout => \nios|D_logic_op[0]~1_combout\);

-- Location: FF_X18_Y13_N11
\nios|R_logic_op[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|D_logic_op[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|R_logic_op\(0));

-- Location: LCCOMB_X22_Y13_N28
\nios|E_logic_result[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_logic_result[8]~12_combout\ = (\nios|E_src1\(8) & (\nios|R_logic_op\(1) $ (((\nios|R_logic_op\(0) & \nios|E_src2\(8)))))) # (!\nios|E_src1\(8) & ((\nios|R_logic_op\(1) & ((\nios|E_src2\(8)))) # (!\nios|R_logic_op\(1) & (!\nios|R_logic_op\(0) & 
-- !\nios|E_src2\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_logic_op\(0),
	datab => \nios|E_src1\(8),
	datac => \nios|R_logic_op\(1),
	datad => \nios|E_src2\(8),
	combout => \nios|E_logic_result[8]~12_combout\);

-- Location: LCCOMB_X23_Y10_N14
\nios|W_alu_result[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_alu_result[8]~8_combout\ = (\nios|R_ctrl_logic~q\ & (\nios|E_logic_result[8]~12_combout\)) # (!\nios|R_ctrl_logic~q\ & ((\nios|F_pc[6]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_ctrl_logic~q\,
	datab => \nios|E_logic_result[8]~12_combout\,
	datad => \nios|F_pc[6]~8_combout\,
	combout => \nios|W_alu_result[8]~8_combout\);

-- Location: LCCOMB_X19_Y13_N24
\nios|D_ctrl_shift_rot_right~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_ctrl_shift_rot_right~0_combout\ = (!\nios|D_iw\(13) & (\nios|D_ctrl_crst~1_combout\ & \nios|D_iw\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(13),
	datac => \nios|D_ctrl_crst~1_combout\,
	datad => \nios|D_iw\(14),
	combout => \nios|D_ctrl_shift_rot_right~0_combout\);

-- Location: FF_X19_Y13_N25
\nios|R_ctrl_shift_rot_right\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|D_ctrl_shift_rot_right~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|R_ctrl_shift_rot_right~q\);

-- Location: LCCOMB_X19_Y10_N14
\nios|E_shift_rot_result_nxt[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_shift_rot_result_nxt[9]~9_combout\ = (\nios|R_ctrl_shift_rot_right~q\ & (\nios|E_shift_rot_result\(10))) # (!\nios|R_ctrl_shift_rot_right~q\ & ((\nios|E_shift_rot_result\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_shift_rot_result\(10),
	datab => \nios|E_shift_rot_result\(8),
	datad => \nios|R_ctrl_shift_rot_right~q\,
	combout => \nios|E_shift_rot_result_nxt[9]~9_combout\);

-- Location: FF_X18_Y11_N25
\nios|E_new_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|R_valid~q\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_new_inst~q\);

-- Location: FF_X19_Y10_N15
\nios|E_shift_rot_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_shift_rot_result_nxt[9]~9_combout\,
	asdata => \nios|E_src1\(9),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_shift_rot_result\(9));

-- Location: LCCOMB_X19_Y10_N12
\nios|E_shift_rot_result_nxt[10]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_shift_rot_result_nxt[10]~8_combout\ = (\nios|R_ctrl_shift_rot_right~q\ & (\nios|E_shift_rot_result\(11))) # (!\nios|R_ctrl_shift_rot_right~q\ & ((\nios|E_shift_rot_result\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_shift_rot_result\(11),
	datab => \nios|E_shift_rot_result\(9),
	datad => \nios|R_ctrl_shift_rot_right~q\,
	combout => \nios|E_shift_rot_result_nxt[10]~8_combout\);

-- Location: FF_X19_Y10_N13
\nios|E_shift_rot_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_shift_rot_result_nxt[10]~8_combout\,
	asdata => \nios|E_src1\(10),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_shift_rot_result\(10));

-- Location: LCCOMB_X21_Y9_N10
\nios|E_shift_rot_result_nxt[11]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_shift_rot_result_nxt[11]~7_combout\ = (\nios|R_ctrl_shift_rot_right~q\ & ((\nios|E_shift_rot_result\(12)))) # (!\nios|R_ctrl_shift_rot_right~q\ & (\nios|E_shift_rot_result\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_ctrl_shift_rot_right~q\,
	datab => \nios|E_shift_rot_result\(10),
	datad => \nios|E_shift_rot_result\(12),
	combout => \nios|E_shift_rot_result_nxt[11]~7_combout\);

-- Location: LCCOMB_X24_Y12_N8
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1349w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1349w[3]~0_combout\ = (!\mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & (!\memory|wren~0_combout\ & 
-- !\mm_interconnect_0|cmd_xbar_mux_001|src_data\(49))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(50),
	datab => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(48),
	datac => \memory|wren~0_combout\,
	datad => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(49),
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1349w[3]~0_combout\);

-- Location: LCCOMB_X24_Y14_N2
\nios|E_mem_byte_en[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_mem_byte_en[1]~6_combout\ = (\nios|D_iw\(4)) # ((!\nios|E_arith_result[1]~5_combout\ & ((\nios|E_arith_result[0]~2_combout\) # (\nios|D_iw\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_arith_result[0]~2_combout\,
	datab => \nios|D_iw\(3),
	datac => \nios|D_iw\(4),
	datad => \nios|E_arith_result[1]~5_combout\,
	combout => \nios|E_mem_byte_en[1]~6_combout\);

-- Location: FF_X24_Y14_N3
\nios|d_byteenable[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_mem_byte_en[1]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|d_byteenable\(1));

-- Location: LCCOMB_X24_Y14_N4
\mm_interconnect_0|cmd_xbar_mux_001|src_data[33]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(33) = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)) # ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios|d_byteenable\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios|d_byteenable\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(33));

-- Location: LCCOMB_X22_Y13_N2
\nios|d_writedata[25]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|d_writedata[25]~1_combout\ = (\nios|Equal131~0_combout\ & ((\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(1)))) # (!\nios|Equal131~0_combout\ & (\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|Equal131~0_combout\,
	datab => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	datac => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	combout => \nios|d_writedata[25]~1_combout\);

-- Location: FF_X22_Y13_N3
\nios|d_writedata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|d_writedata[25]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|d_writedata\(9));

-- Location: LCCOMB_X26_Y15_N4
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~4_combout\ = (\nios|d_writedata\(9) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|d_writedata\(9),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~4_combout\);

-- Location: LCCOMB_X25_Y15_N16
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~0_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios|d_writedata\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios|d_writedata\(10),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~0_combout\);

-- Location: LCCOMB_X25_Y12_N18
\nios|d_writedata[27]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|d_writedata[27]~3_combout\ = (\nios|Equal131~0_combout\ & (\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(3))) # (!\nios|Equal131~0_combout\ & ((\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|Equal131~0_combout\,
	datac => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	datad => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	combout => \nios|d_writedata[27]~3_combout\);

-- Location: FF_X25_Y12_N19
\nios|d_writedata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|d_writedata[27]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|d_writedata\(11));

-- Location: LCCOMB_X25_Y12_N26
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~3_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios|d_writedata\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios|d_writedata\(11),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~3_combout\);

-- Location: LCCOMB_X16_Y10_N28
\nios|W_rf_wr_data[10]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_rf_wr_data[10]~17_combout\ = (\nios|R_ctrl_ld~q\ & (((\nios|av_ld_byte1_data\(2))))) # (!\nios|R_ctrl_ld~q\ & (!\nios|E_alu_result~0_combout\ & ((\nios|W_alu_result\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_alu_result~0_combout\,
	datab => \nios|R_ctrl_ld~q\,
	datac => \nios|av_ld_byte1_data\(2),
	datad => \nios|W_alu_result\(10),
	combout => \nios|W_rf_wr_data[10]~17_combout\);

-- Location: LCCOMB_X23_Y16_N0
\mm_interconnect_0|cmd_xbar_mux|src_payload~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~18_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios|d_writedata\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios|d_writedata\(4),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~18_combout\);

-- Location: FF_X23_Y16_N1
\nios|the_Nios_Nios_nios2_oci|writedata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|writedata\(4));

-- Location: LCCOMB_X26_Y12_N18
\mm_interconnect_0|cmd_xbar_mux|src_payload~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~19_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios|d_writedata\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios|d_writedata\(5),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~19_combout\);

-- Location: FF_X26_Y12_N19
\nios|the_Nios_Nios_nios2_oci|writedata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|writedata\(5));

-- Location: LCCOMB_X26_Y12_N28
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[5]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[5]~17_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(5))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & ((\nios|the_Nios_Nios_nios2_oci|writedata\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(5),
	datad => \nios|the_Nios_Nios_nios2_oci|writedata\(5),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[5]~17_combout\);

-- Location: LCCOMB_X16_Y13_N0
\nios|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Equal1~0_combout\ = (\nios|D_iw\(3) & !\nios|D_iw\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(3),
	datad => \nios|D_iw\(4),
	combout => \nios|Equal1~0_combout\);

-- Location: LCCOMB_X17_Y11_N18
\nios|av_ld_align_cycle_nxt[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_align_cycle_nxt[0]~0_combout\ = (!\nios|av_ld_align_cycle\(0) & ((!\nios|av_ld_getting_data~8_combout\) # (!\nios|d_read~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|d_read~q\,
	datac => \nios|av_ld_align_cycle\(0),
	datad => \nios|av_ld_getting_data~8_combout\,
	combout => \nios|av_ld_align_cycle_nxt[0]~0_combout\);

-- Location: FF_X17_Y11_N19
\nios|av_ld_align_cycle[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|av_ld_align_cycle_nxt[0]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|av_ld_align_cycle\(0));

-- Location: LCCOMB_X17_Y11_N6
\nios|av_ld_aligning_data_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_aligning_data_nxt~0_combout\ = (\nios|av_ld_aligning_data~q\ & ((\nios|Equal1~0_combout\ $ (!\nios|av_ld_align_cycle\(0))) # (!\nios|av_ld_align_cycle\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|Equal1~0_combout\,
	datab => \nios|av_ld_align_cycle\(0),
	datac => \nios|av_ld_aligning_data~q\,
	datad => \nios|av_ld_align_cycle\(1),
	combout => \nios|av_ld_aligning_data_nxt~0_combout\);

-- Location: LCCOMB_X17_Y11_N16
\nios|av_ld_aligning_data_nxt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_aligning_data_nxt~1_combout\ = (!\nios|D_iw\(4) & !\nios|av_ld_aligning_data~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|D_iw\(4),
	datac => \nios|av_ld_aligning_data~q\,
	combout => \nios|av_ld_aligning_data_nxt~1_combout\);

-- Location: LCCOMB_X17_Y11_N8
\nios|av_ld_aligning_data_nxt~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_aligning_data_nxt~2_combout\ = (\nios|av_ld_aligning_data_nxt~0_combout\) # ((\nios|av_ld_getting_data~8_combout\ & (\nios|d_read~q\ & \nios|av_ld_aligning_data_nxt~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|av_ld_aligning_data_nxt~0_combout\,
	datab => \nios|av_ld_getting_data~8_combout\,
	datac => \nios|d_read~q\,
	datad => \nios|av_ld_aligning_data_nxt~1_combout\,
	combout => \nios|av_ld_aligning_data_nxt~2_combout\);

-- Location: FF_X17_Y11_N9
\nios|av_ld_aligning_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|av_ld_aligning_data_nxt~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|av_ld_aligning_data~q\);

-- Location: FF_X23_Y16_N27
\nios|d_writedata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|d_writedata\(7));

-- Location: LCCOMB_X23_Y16_N24
\mm_interconnect_0|cmd_xbar_mux|src_payload~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~10_combout\ = (\nios|d_writedata\(7) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|d_writedata\(7),
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~10_combout\);

-- Location: FF_X23_Y16_N25
\nios|the_Nios_Nios_nios2_oci|writedata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|writedata\(7));

-- Location: FF_X23_Y20_N13
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(15),
	sload => VCC,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(15));

-- Location: LCCOMB_X24_Y20_N20
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~23_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(15) & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(37)) # ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(15),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(37),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(36),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~23_combout\);

-- Location: FF_X24_Y20_N21
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~23_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(15));

-- Location: LCCOMB_X26_Y18_N12
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|cfgrom_readdata[15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|cfgrom_readdata[15]~1_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(3)) # (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(4) $ 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(3),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(4),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(2),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|cfgrom_readdata[15]~1_combout\);

-- Location: LCCOMB_X26_Y15_N18
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[15]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[15]~6_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15)))) # (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|cfgrom_readdata[15]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|cfgrom_readdata[15]~1_combout\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[15]~6_combout\);

-- Location: LCCOMB_X24_Y14_N30
\nios|E_mem_byte_en[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_mem_byte_en[2]~4_combout\ = (\nios|D_iw\(4)) # ((\nios|E_arith_result[1]~5_combout\ & ((\nios|D_iw\(3)) # (!\nios|E_arith_result[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_arith_result[0]~2_combout\,
	datab => \nios|D_iw\(3),
	datac => \nios|D_iw\(4),
	datad => \nios|E_arith_result[1]~5_combout\,
	combout => \nios|E_mem_byte_en[2]~4_combout\);

-- Location: FF_X24_Y14_N31
\nios|d_byteenable[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_mem_byte_en[2]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|d_byteenable\(2));

-- Location: LCCOMB_X24_Y14_N0
\mm_interconnect_0|cmd_xbar_mux|src_data[34]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_data\(34) = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)) # ((\nios|d_byteenable\(2) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|d_byteenable\(2),
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_data\(34));

-- Location: FF_X24_Y14_N1
\nios|the_Nios_Nios_nios2_oci|byteenable[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_data\(34),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|byteenable\(2));

-- Location: LCCOMB_X24_Y14_N18
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_byteenable[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_byteenable[2]~2_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\) # (\nios|the_Nios_Nios_nios2_oci|byteenable\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios|the_Nios_Nios_nios2_oci|byteenable\(2),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_byteenable[2]~2_combout\);

-- Location: LCCOMB_X26_Y15_N14
\mm_interconnect_0|cmd_xbar_mux|src_payload~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~9_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios|d_writedata\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \nios|d_writedata\(8),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~9_combout\);

-- Location: FF_X26_Y15_N15
\nios|the_Nios_Nios_nios2_oci|writedata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|writedata\(8));

-- Location: LCCOMB_X26_Y15_N16
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[8]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[8]~6_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(8)))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & (\nios|the_Nios_Nios_nios2_oci|writedata\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios|the_Nios_Nios_nios2_oci|writedata\(8),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(8),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[8]~6_combout\);

-- Location: LCCOMB_X26_Y15_N2
\mm_interconnect_0|cmd_xbar_mux|src_payload~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~8_combout\ = (\nios|d_writedata\(9) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|d_writedata\(9),
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~8_combout\);

-- Location: FF_X26_Y15_N3
\nios|the_Nios_Nios_nios2_oci|writedata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|writedata\(9));

-- Location: LCCOMB_X26_Y15_N20
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[9]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[9]~5_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(9))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & ((\nios|the_Nios_Nios_nios2_oci|writedata\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(9),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios|the_Nios_Nios_nios2_oci|writedata\(9),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[9]~5_combout\);

-- Location: LCCOMB_X25_Y12_N22
\mm_interconnect_0|cmd_xbar_mux|src_payload~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~7_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios|d_writedata\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios|d_writedata\(11),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~7_combout\);

-- Location: FF_X25_Y12_N23
\nios|the_Nios_Nios_nios2_oci|writedata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|writedata\(11));

-- Location: LCCOMB_X24_Y18_N18
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[11]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[11]~4_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(11))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & ((\nios|the_Nios_Nios_nios2_oci|writedata\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(11),
	datac => \nios|the_Nios_Nios_nios2_oci|writedata\(11),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[11]~4_combout\);

-- Location: LCCOMB_X25_Y12_N10
\mm_interconnect_0|cmd_xbar_mux|src_payload~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~6_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios|d_writedata\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios|d_writedata\(12),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~6_combout\);

-- Location: FF_X25_Y12_N11
\nios|the_Nios_Nios_nios2_oci|writedata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|writedata\(12));

-- Location: LCCOMB_X25_Y12_N4
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[12]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[12]~3_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(12)))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & (\nios|the_Nios_Nios_nios2_oci|writedata\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|writedata\(12),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(12),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[12]~3_combout\);

-- Location: LCCOMB_X23_Y18_N24
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[16]~feeder_combout\ = \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(16),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[16]~feeder_combout\);

-- Location: FF_X23_Y18_N25
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[16]~feeder_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(16));

-- Location: LCCOMB_X24_Y17_N18
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~14_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(16))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(16),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~14_combout\);

-- Location: LCCOMB_X25_Y17_N22
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_rd~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_rd~0_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_rd~q\) # (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_rd~q\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_rd~0_combout\);

-- Location: FF_X25_Y17_N23
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_rd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_rd~q\);

-- Location: FF_X25_Y17_N27
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_rd_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_rd~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_rd_d1~q\);

-- Location: LCCOMB_X25_Y17_N28
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[0]~8_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(35))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_rd_d1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(35),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_rd_d1~q\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[0]~8_combout\);

-- Location: FF_X24_Y17_N19
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~14_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(13));

-- Location: LCCOMB_X23_Y14_N24
\nios|d_writedata[29]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|d_writedata[29]~5_combout\ = (\nios|Equal131~0_combout\ & (\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(5))) # (!\nios|Equal131~0_combout\ & ((\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	datac => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	datad => \nios|Equal131~0_combout\,
	combout => \nios|d_writedata[29]~5_combout\);

-- Location: FF_X23_Y14_N25
\nios|d_writedata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|d_writedata[29]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|d_writedata\(13));

-- Location: LCCOMB_X24_Y17_N12
\mm_interconnect_0|cmd_xbar_mux|src_payload~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~5_combout\ = (\nios|d_writedata\(13) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|d_writedata\(13),
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~5_combout\);

-- Location: FF_X24_Y17_N13
\nios|the_Nios_Nios_nios2_oci|writedata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|writedata\(13));

-- Location: LCCOMB_X24_Y17_N30
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[13]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[13]~2_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(13))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & ((\nios|the_Nios_Nios_nios2_oci|writedata\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(13),
	datad => \nios|the_Nios_Nios_nios2_oci|writedata\(13),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[13]~2_combout\);

-- Location: LCCOMB_X24_Y18_N10
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~30_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(17))))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(17),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~30_combout\);

-- Location: FF_X24_Y18_N11
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~30_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(14));

-- Location: LCCOMB_X14_Y10_N8
\nios|W_rf_wr_data[14]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_rf_wr_data[14]~13_combout\ = (\nios|R_ctrl_ld~q\ & (((\nios|av_ld_byte1_data\(6))))) # (!\nios|R_ctrl_ld~q\ & (\nios|W_alu_result\(14) & (!\nios|E_alu_result~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_alu_result\(14),
	datab => \nios|E_alu_result~0_combout\,
	datac => \nios|av_ld_byte1_data\(6),
	datad => \nios|R_ctrl_ld~q\,
	combout => \nios|W_rf_wr_data[14]~13_combout\);

-- Location: LCCOMB_X24_Y14_N8
\mm_interconnect_0|cmd_xbar_mux_001|src_data[34]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(34) = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)) # ((\nios|d_byteenable\(2) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|d_byteenable\(2),
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(34));

-- Location: LCCOMB_X23_Y12_N24
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~26_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios|d_writedata\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \nios|d_writedata\(17),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~26_combout\);

-- Location: LCCOMB_X16_Y12_N24
\nios|Equal2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Equal2~9_combout\ = (!\nios|D_iw\(2) & (\nios|Equal2~3_combout\ & !\nios|D_iw\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(2),
	datac => \nios|Equal2~3_combout\,
	datad => \nios|D_iw\(3),
	combout => \nios|Equal2~9_combout\);

-- Location: FF_X16_Y12_N25
\nios|R_ctrl_custom\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|Equal2~9_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|R_ctrl_custom~q\);

-- Location: LCCOMB_X18_Y12_N18
\nios|D_ctrl_shift_logical~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_ctrl_shift_logical~0_combout\ = (!\nios|D_iw\(13) & (\nios|D_iw\(12) & \nios|Equal2~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(13),
	datab => \nios|D_iw\(12),
	datad => \nios|Equal2~7_combout\,
	combout => \nios|D_ctrl_shift_logical~0_combout\);

-- Location: FF_X18_Y12_N19
\nios|R_ctrl_shift_rot\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|D_ctrl_shift_logical~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|R_ctrl_shift_rot~q\);

-- Location: LCCOMB_X21_Y8_N22
\nios|W_alu_result[6]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_alu_result[6]~16_combout\ = (\nios|R_ctrl_logic~q\) # (\nios|R_ctrl_shift_rot~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|R_ctrl_logic~q\,
	datac => \nios|R_ctrl_shift_rot~q\,
	combout => \nios|W_alu_result[6]~16_combout\);

-- Location: LCCOMB_X23_Y11_N28
\nios|W_alu_result[6]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_alu_result[6]~17_combout\ = (\nios|R_ctrl_rdctl_inst~q\) # ((\nios|R_ctrl_br_cmp~q\) # ((\nios|R_ctrl_custom~q\ & !\nios|W_alu_result[6]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_ctrl_custom~q\,
	datab => \nios|W_alu_result[6]~16_combout\,
	datac => \nios|R_ctrl_rdctl_inst~q\,
	datad => \nios|R_ctrl_br_cmp~q\,
	combout => \nios|W_alu_result[6]~17_combout\);

-- Location: LCCOMB_X23_Y12_N28
\mm_interconnect_0|cmd_xbar_mux|src_payload~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~26_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios|d_writedata\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios|d_writedata\(18),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~26_combout\);

-- Location: FF_X23_Y12_N29
\nios|the_Nios_Nios_nios2_oci|writedata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|writedata\(18));

-- Location: LCCOMB_X21_Y8_N4
\nios|W_alu_result[18]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_alu_result[18]~23_combout\ = (\nios|R_ctrl_shift_rot~q\) # ((\nios|E_alu_sub~q\ & !\nios|R_ctrl_logic~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_alu_sub~q\,
	datab => \nios|R_ctrl_logic~q\,
	datac => \nios|R_ctrl_shift_rot~q\,
	combout => \nios|W_alu_result[18]~23_combout\);

-- Location: LCCOMB_X21_Y8_N6
\nios|E_alu_result[19]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_alu_result[19]~40_combout\ = (\nios|W_alu_result[6]~16_combout\ & ((\nios|W_alu_result[18]~23_combout\ & ((\nios|E_shift_rot_result\(19)))) # (!\nios|W_alu_result[18]~23_combout\ & (\nios|E_logic_result[19]~29_combout\)))) # 
-- (!\nios|W_alu_result[6]~16_combout\ & (((\nios|W_alu_result[18]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_logic_result[19]~29_combout\,
	datab => \nios|E_shift_rot_result\(19),
	datac => \nios|W_alu_result[6]~16_combout\,
	datad => \nios|W_alu_result[18]~23_combout\,
	combout => \nios|E_alu_result[19]~40_combout\);

-- Location: LCCOMB_X23_Y12_N12
\nios|E_src2[19]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_src2[19]~11_combout\ = (\nios|R_src2_use_imm~q\ & (\nios|D_iw\(21))) # (!\nios|R_src2_use_imm~q\ & ((\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(21),
	datab => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(19),
	datad => \nios|R_src2_use_imm~q\,
	combout => \nios|E_src2[19]~11_combout\);

-- Location: LCCOMB_X25_Y16_N26
\nios|the_Nios_Nios_nios2_oci|readdata~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|readdata~23_combout\ = (\nios|the_Nios_Nios_nios2_oci|address\(8) & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0_combout\ & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(31))))) # (!\nios|the_Nios_Nios_nios2_oci|address\(8) & 
-- (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|address\(8),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0_combout\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(31),
	combout => \nios|the_Nios_Nios_nios2_oci|readdata~23_combout\);

-- Location: FF_X25_Y16_N27
\nios|the_Nios_Nios_nios2_oci|readdata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|readdata~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|readdata\(20));

-- Location: FF_X21_Y16_N13
\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|the_Nios_Nios_nios2_oci|readdata\(20),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(20));

-- Location: LCCOMB_X19_Y16_N20
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ = \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (((VCC) # 
-- (!\jtag_uart_0|fifo_wr~q\)))
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ = CARRY(\jtag_uart_0|fifo_wr~q\ $ 
-- (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110011001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|fifo_wr~q\,
	datab => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => VCC,
	combout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	cout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\);

-- Location: FF_X18_Y17_N7
\jtag_uart_0|r_val\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|rd_wfifo~combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|r_val~q\);

-- Location: LCCOMB_X18_Y18_N12
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|read~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|read~q\,
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|read~0_combout\);

-- Location: LCCOMB_X16_Y18_N6
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count~10_combout\);

-- Location: LCCOMB_X21_Y18_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout\);

-- Location: LCCOMB_X21_Y18_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout\);

-- Location: LCCOMB_X21_Y18_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout\);

-- Location: FF_X21_Y18_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\);

-- Location: LCCOMB_X17_Y18_N20
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\,
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\);

-- Location: FF_X16_Y18_N7
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count~10_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count\(2));

-- Location: LCCOMB_X16_Y18_N12
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count\(2),
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count~9_combout\);

-- Location: FF_X16_Y18_N13
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count~9_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count\(3));

-- Location: LCCOMB_X16_Y18_N10
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count\(3),
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count~8_combout\);

-- Location: FF_X16_Y18_N11
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count~8_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count\(4));

-- Location: LCCOMB_X16_Y18_N0
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count\(4),
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count~7_combout\);

-- Location: FF_X16_Y18_N1
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count\(5));

-- Location: LCCOMB_X16_Y18_N26
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count\(5),
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count~6_combout\);

-- Location: FF_X16_Y18_N27
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count~6_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count\(6));

-- Location: LCCOMB_X16_Y18_N16
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count~5_combout\);

-- Location: FF_X16_Y18_N17
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count\(7));

-- Location: LCCOMB_X16_Y18_N2
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count\(7),
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count~3_combout\);

-- Location: FF_X16_Y18_N3
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count\(8));

-- Location: LCCOMB_X21_Y19_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout\);

-- Location: LCCOMB_X19_Y19_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout\);

-- Location: LCCOMB_X21_Y19_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\);

-- Location: FF_X21_Y19_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~q\);

-- Location: LCCOMB_X21_Y19_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout\);

-- Location: LCCOMB_X21_Y19_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\);

-- Location: FF_X21_Y19_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\);

-- Location: LCCOMB_X17_Y18_N8
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count[9]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout\);

-- Location: LCCOMB_X16_Y18_N20
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|state~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|state~0_combout\);

-- Location: LCCOMB_X17_Y18_N4
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|state~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\,
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|state~1_combout\);

-- Location: LCCOMB_X17_Y18_N2
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|jupdate~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\,
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\);

-- Location: LCCOMB_X17_Y18_N28
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|state~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|state~0_combout\,
	datab => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|state~1_combout\,
	datac => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|state~q\,
	datad => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\,
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|state~2_combout\);

-- Location: FF_X17_Y18_N29
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|state~2_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|state~q\);

-- Location: LCCOMB_X16_Y18_N30
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count[9]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout\,
	datad => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|state~q\,
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count[9]~1_combout\);

-- Location: FF_X16_Y18_N31
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count[9]~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count\(9));

-- Location: LCCOMB_X16_Y18_N14
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count~4_combout\);

-- Location: FF_X16_Y18_N15
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count~4_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count\(0));

-- Location: LCCOMB_X16_Y18_N8
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count~2_combout\);

-- Location: FF_X16_Y18_N9
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count~2_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count\(1));

-- Location: LCCOMB_X17_Y18_N16
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|write_stalled~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count\(1),
	datab => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|state~q\,
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\);

-- Location: FF_X18_Y18_N13
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|read~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|read~q\);

-- Location: LCCOMB_X18_Y18_N28
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|read1~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|read~q\,
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|read1~feeder_combout\);

-- Location: FF_X18_Y18_N29
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|read1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|read1~feeder_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|read1~q\);

-- Location: LCCOMB_X18_Y18_N22
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|read2~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|read1~q\,
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|read2~feeder_combout\);

-- Location: FF_X18_Y18_N23
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|read2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|read2~feeder_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|read2~q\);

-- Location: LCCOMB_X17_Y18_N22
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count\(0),
	datab => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|state~q\,
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout\);

-- Location: LCCOMB_X18_Y17_N8
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|r_ena~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|r_val~q\,
	datac => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\,
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\);

-- Location: LCCOMB_X14_Y17_N16
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ = \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) $ (VCC)
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0),
	datad => VCC,
	combout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	cout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: FF_X14_Y17_N17
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

-- Location: LCCOMB_X14_Y17_N18
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ = (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\)) # (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- ((\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # (GND)))
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY((!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # 
-- (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1),
	datad => VCC,
	cin => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	combout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	cout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: FF_X14_Y17_N19
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

-- Location: LCCOMB_X14_Y17_N20
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ = (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ $ (GND))) # (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ & VCC))
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY((\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- !\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2),
	datad => VCC,
	cin => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	combout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	cout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: FF_X14_Y17_N21
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

-- Location: LCCOMB_X14_Y17_N22
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ = (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\)) # (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- ((\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # (GND)))
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY((!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # 
-- (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3),
	datad => VCC,
	cin => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	combout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	cout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: FF_X14_Y17_N23
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

-- Location: LCCOMB_X14_Y17_N24
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ = (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ $ (GND))) # (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ & VCC))
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY((\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- !\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4),
	datad => VCC,
	cin => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	combout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	cout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: FF_X14_Y17_N25
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

-- Location: LCCOMB_X14_Y17_N26
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ = \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) $ 
-- (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5),
	cin => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	combout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\);

-- Location: FF_X14_Y17_N27
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

-- Location: LCCOMB_X18_Y17_N12
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ = \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0) $ (VCC)
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ = CARRY(\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0),
	datad => VCC,
	combout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	cout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\);

-- Location: FF_X18_Y17_N13
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|rd_wfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

-- Location: LCCOMB_X18_Y17_N14
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ = (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\)) # (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- ((\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # (GND)))
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ = CARRY((!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # 
-- (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1),
	datad => VCC,
	cin => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\,
	combout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	cout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\);

-- Location: FF_X18_Y17_N15
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|rd_wfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1));

-- Location: LCCOMB_X18_Y17_N16
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ = (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ $ (GND))) # (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ & VCC))
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ = CARRY((\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- !\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2),
	datad => VCC,
	cin => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\,
	combout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	cout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\);

-- Location: FF_X18_Y17_N17
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|rd_wfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2));

-- Location: LCCOMB_X18_Y17_N18
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ = (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\)) # (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- ((\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # (GND)))
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ = CARRY((!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # 
-- (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3),
	datad => VCC,
	cin => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\,
	combout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	cout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\);

-- Location: FF_X18_Y17_N19
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|rd_wfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3));

-- Location: LCCOMB_X18_Y17_N20
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ = (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ $ (GND))) # (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ & VCC))
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ = CARRY((\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- !\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4),
	datad => VCC,
	cin => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\,
	combout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	cout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\);

-- Location: FF_X18_Y17_N21
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|rd_wfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4));

-- Location: LCCOMB_X18_Y17_N22
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ = \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) $ 
-- (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5),
	cin => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\,
	combout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\);

-- Location: FF_X18_Y17_N23
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|rd_wfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5));

-- Location: FF_X23_Y16_N31
\nios|d_writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|d_writedata\(2));

-- Location: M9K_X15_Y17_N0
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena2",
	clk0_output_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Nios_jtag_uart_0:jtag_uart_0|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_data_out_clear => "clear0",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \jtag_uart_0|fifo_wr~q\,
	portbre => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	clk1 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\,
	ena1 => \jtag_uart_0|rd_wfifo~combout\,
	ena2 => \jtag_uart_0|fifo_wr~q\,
	clr0 => \rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	portadatain => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\,
	portaaddr => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\,
	portbaddr => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\);

-- Location: FF_X16_Y18_N21
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|state~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift\(10));

-- Location: LCCOMB_X16_Y18_N18
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datac => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|rdata\(7),
	datad => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift\(10),
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout\);

-- Location: FF_X16_Y18_N19
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	ena => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift\(9));

-- Location: LCCOMB_X17_Y18_N14
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count\(1),
	datab => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	datac => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q\,
	datad => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|state~q\,
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\);

-- Location: LCCOMB_X16_Y18_N28
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|rdata\(6),
	datab => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	datac => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count\(9),
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~21_combout\);

-- Location: FF_X16_Y18_N29
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~21_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	ena => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift\(8));

-- Location: LCCOMB_X16_Y17_N22
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift\(8),
	datac => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datad => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|rdata\(5),
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~19_combout\);

-- Location: LCCOMB_X16_Y17_N8
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~19_combout\,
	datab => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~20_combout\);

-- Location: FF_X16_Y17_N9
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~20_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift\(7));

-- Location: LCCOMB_X16_Y17_N12
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datab => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|rdata\(4),
	datac => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift\(7),
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~17_combout\);

-- Location: LCCOMB_X16_Y17_N14
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~17_combout\,
	datab => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~18_combout\);

-- Location: FF_X16_Y17_N15
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~18_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift\(6));

-- Location: LCCOMB_X16_Y17_N2
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|rdata\(3),
	datab => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift\(6),
	datac => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count\(9),
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~15_combout\);

-- Location: LCCOMB_X16_Y17_N18
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datad => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~15_combout\,
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~16_combout\);

-- Location: FF_X16_Y17_N19
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~16_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift\(5));

-- Location: LCCOMB_X16_Y17_N4
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|rdata\(2),
	datac => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datad => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift\(5),
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~13_combout\);

-- Location: LCCOMB_X16_Y17_N10
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~13_combout\,
	datab => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~14_combout\);

-- Location: FF_X16_Y17_N11
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~14_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift\(4));

-- Location: LCCOMB_X16_Y17_N28
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|rdata\(1),
	datac => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datad => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift\(4),
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout\);

-- Location: LCCOMB_X16_Y17_N6
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout\,
	datab => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout\);

-- Location: FF_X16_Y17_N7
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift\(3));

-- Location: LCCOMB_X16_Y17_N0
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|rdata\(0),
	datac => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datad => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift\(3),
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout\);

-- Location: LCCOMB_X16_Y17_N26
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datad => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout\,
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout\);

-- Location: FF_X16_Y17_N27
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift\(2));

-- Location: LCCOMB_X17_Y17_N10
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|write~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|write~q\,
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|write~1_combout\);

-- Location: LCCOMB_X17_Y18_N12
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|write~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count\(8),
	datab => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|state~q\,
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|write~0_combout\);

-- Location: FF_X17_Y17_N11
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|write~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|write~q\);

-- Location: LCCOMB_X17_Y17_N24
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|write1~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|write~q\,
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|write1~feeder_combout\);

-- Location: FF_X17_Y17_N25
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|write1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|write1~feeder_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|write1~q\);

-- Location: FF_X17_Y17_N27
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|write2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|write1~q\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|write2~q\);

-- Location: FF_X18_Y18_N27
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|write_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift\(10),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|write_valid~q\);

-- Location: LCCOMB_X18_Y18_N26
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|t_ena~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\,
	datab => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\,
	datac => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|write_valid~q\,
	datad => \jtag_uart_0|t_dav~q\,
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|t_ena~2_combout\);

-- Location: FF_X18_Y17_N3
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|rst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|rst2~q\);

-- Location: LCCOMB_X17_Y17_N22
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|t_ena~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|write2~q\,
	datab => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|write1~q\,
	datac => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|t_ena~2_combout\,
	datad => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|rst2~q\,
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|t_ena~3_combout\);

-- Location: FF_X17_Y17_N23
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|t_ena~3_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\);

-- Location: LCCOMB_X18_Y16_N28
\jtag_uart_0|wr_rfifo\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|wr_rfifo~combout\ = (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datac => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\,
	combout => \jtag_uart_0|wr_rfifo~combout\);

-- Location: LCCOMB_X18_Y16_N16
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ = \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (((VCC) # 
-- (!\jtag_uart_0|wr_rfifo~combout\)))
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ = CARRY(\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ 
-- (!\jtag_uart_0|wr_rfifo~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110011001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datab => \jtag_uart_0|wr_rfifo~combout\,
	datad => VCC,
	combout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	cout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X16_Y16_N6
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ = (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # 
-- ((\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\ & !\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\,
	datab => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datac => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	combout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\);

-- Location: LCCOMB_X16_Y16_N2
\jtag_uart_0|fifo_rd~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|fifo_rd~3_combout\ = (!\mm_interconnect_0|nios_data_master_translator|read_accepted~q\ & (\nios|d_read~q\ & (!\nios|W_alu_result\(2) & \jtag_uart_0|av_waitrequest~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_data_master_translator|read_accepted~q\,
	datab => \nios|d_read~q\,
	datac => \nios|W_alu_result\(2),
	datad => \jtag_uart_0|av_waitrequest~4_combout\,
	combout => \jtag_uart_0|fifo_rd~3_combout\);

-- Location: LCCOMB_X18_Y16_N0
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\ = ((\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)) # 
-- ((\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)))) # 
-- (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datab => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datac => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	combout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\);

-- Location: LCCOMB_X18_Y16_N24
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ = (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (((\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & VCC)))) # (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) $ (((VCC) # (!\jtag_uart_0|wr_rfifo~combout\)))))
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ = CARRY((!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\jtag_uart_0|wr_rfifo~combout\ $ (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|wr_rfifo~combout\,
	datab => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => VCC,
	cin => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\,
	combout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	cout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\);

-- Location: LCCOMB_X18_Y16_N26
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ = \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) $ 
-- (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	cin => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\,
	combout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\);

-- Location: FF_X18_Y16_N27
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5));

-- Location: LCCOMB_X16_Y16_N0
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\ = (\jtag_uart_0|wr_rfifo~combout\) # ((\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\) # 
-- ((\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)) # (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|wr_rfifo~combout\,
	datab => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\,
	datac => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	combout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\);

-- Location: LCCOMB_X16_Y16_N16
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ = (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\) # 
-- ((\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ((\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\) # (!\jtag_uart_0|fifo_rd~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\,
	datab => \jtag_uart_0|fifo_rd~3_combout\,
	datac => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datad => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\,
	combout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\);

-- Location: FF_X16_Y16_N17
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\);

-- Location: LCCOMB_X16_Y16_N8
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\ = (\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\ & (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ 
-- $ (((!\jtag_uart_0|fifo_rd~3_combout\) # (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\))))) # (!\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\ & 
-- (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ((\jtag_uart_0|fifo_rd~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\,
	datab => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datac => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => \jtag_uart_0|fifo_rd~3_combout\,
	combout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\);

-- Location: FF_X18_Y16_N17
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0));

-- Location: LCCOMB_X18_Y16_N18
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ = (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) $ (((\jtag_uart_0|wr_rfifo~combout\) # (VCC))))) # 
-- (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & (((\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # (GND))))
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ = CARRY((\jtag_uart_0|wr_rfifo~combout\ $ 
-- (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1))) # (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|wr_rfifo~combout\,
	datab => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => VCC,
	cin => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\,
	combout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	cout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\);

-- Location: FF_X18_Y16_N19
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1));

-- Location: LCCOMB_X18_Y16_N20
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ = (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (((\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & VCC)))) # (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) $ (((VCC) # (!\jtag_uart_0|wr_rfifo~combout\)))))
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ = CARRY((!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\jtag_uart_0|wr_rfifo~combout\ $ (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|wr_rfifo~combout\,
	datab => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => VCC,
	cin => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\,
	combout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	cout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\);

-- Location: FF_X18_Y16_N21
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2));

-- Location: LCCOMB_X18_Y16_N22
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ = (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & 
-- (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) $ (((\jtag_uart_0|wr_rfifo~combout\) # (VCC))))) # 
-- (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & ((\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # ((GND))))
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ = CARRY((\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) $ 
-- (\jtag_uart_0|wr_rfifo~combout\)) # (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datab => \jtag_uart_0|wr_rfifo~combout\,
	datad => VCC,
	cin => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\,
	combout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	cout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\);

-- Location: FF_X18_Y16_N23
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3));

-- Location: FF_X18_Y16_N25
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4));

-- Location: LCCOMB_X16_Y16_N10
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ = (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datab => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datac => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	combout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\);

-- Location: LCCOMB_X16_Y16_N4
\jtag_uart_0|fifo_rd~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|fifo_rd~2_combout\ = (\mm_interconnect_0|nios_data_master_translator|uav_read~0_combout\ & (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & (!\nios|W_alu_result\(2) & 
-- \jtag_uart_0|av_waitrequest~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_data_master_translator|uav_read~0_combout\,
	datab => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datac => \nios|W_alu_result\(2),
	datad => \jtag_uart_0|av_waitrequest~4_combout\,
	combout => \jtag_uart_0|fifo_rd~2_combout\);

-- Location: LCCOMB_X18_Y16_N30
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ = (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & 
-- (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & (\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\ & 
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datab => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datac => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\,
	datad => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	combout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\);

-- Location: LCCOMB_X16_Y16_N12
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ = (!\jtag_uart_0|fifo_rd~2_combout\ & ((\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # 
-- ((\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ & \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\,
	datab => \jtag_uart_0|fifo_rd~2_combout\,
	datac => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	combout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\);

-- Location: FF_X16_Y16_N13
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\);

-- Location: FF_X18_Y18_N17
\jtag_uart_0|t_dav\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|t_dav~q\);

-- Location: LCCOMB_X17_Y18_N18
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|t_dav~q\,
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout\);

-- Location: FF_X17_Y18_N19
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|tck_t_dav\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~q\);

-- Location: LCCOMB_X18_Y18_N18
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|write_stalled~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift\(10),
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\,
	datad => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~q\,
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|write_stalled~0_combout\);

-- Location: FF_X18_Y18_N19
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|write_stalled\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|write_stalled~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\);

-- Location: LCCOMB_X16_Y17_N20
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift\(2),
	datac => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datad => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\,
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout\);

-- Location: LCCOMB_X16_Y17_N24
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout\,
	datab => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout\);

-- Location: FF_X16_Y17_N25
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift\(1));

-- Location: FF_X18_Y17_N1
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|rvalid~q\);

-- Location: LCCOMB_X18_Y17_N0
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift\(1),
	datac => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|rvalid~q\,
	datad => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count\(9),
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout\);

-- Location: LCCOMB_X17_Y18_N0
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|count\(1),
	datab => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	datac => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q\,
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\);

-- Location: LCCOMB_X17_Y18_N26
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\,
	datad => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|state~q\,
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~2_combout\);

-- Location: LCCOMB_X16_Y18_N24
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout\,
	datab => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|state~q\,
	datac => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~q\,
	datad => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~2_combout\,
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout\);

-- Location: FF_X16_Y18_N25
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	ena => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift\(0));

-- Location: LCCOMB_X17_Y18_N30
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout\,
	datab => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift\(0),
	datac => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q\,
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1_combout\);

-- Location: FF_X17_Y18_N31
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q\);

-- Location: FF_X18_Y18_N25
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|read_req\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|read_req~q\);

-- Location: LCCOMB_X18_Y18_N24
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|rvalid0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|read2~q\,
	datab => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q\,
	datac => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|read_req~q\,
	datad => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|read1~q\,
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout\);

-- Location: LCCOMB_X18_Y17_N4
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|rvalid0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout\,
	datab => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout\,
	datac => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|rst2~q\,
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|rvalid0~2_combout\);

-- Location: FF_X18_Y17_N5
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|rvalid0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|rvalid0~2_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\);

-- Location: LCCOMB_X18_Y17_N24
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|rvalid0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|r_val~q\,
	datab => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\,
	datac => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\,
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout\);

-- Location: FF_X18_Y17_N25
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|r_ena1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\);

-- Location: LCCOMB_X19_Y16_N26
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ = (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & 
-- (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) $ (((\jtag_uart_0|fifo_wr~q\) # (VCC))))) # 
-- (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & ((\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # ((GND))))
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ = CARRY((\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) $ 
-- (\jtag_uart_0|fifo_wr~q\)) # (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datab => \jtag_uart_0|fifo_wr~q\,
	datad => VCC,
	cin => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\,
	combout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	cout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\);

-- Location: LCCOMB_X19_Y16_N28
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ = (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (((\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & VCC)))) # (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) $ (((VCC) # (!\jtag_uart_0|fifo_wr~q\)))))
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ = CARRY((!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\jtag_uart_0|fifo_wr~q\ $ (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|fifo_wr~q\,
	datab => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => VCC,
	cin => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\,
	combout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	cout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\);

-- Location: LCCOMB_X19_Y16_N30
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ = \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) $ 
-- (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	cin => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\,
	combout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\);

-- Location: FF_X19_Y16_N31
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5));

-- Location: LCCOMB_X19_Y16_N14
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ = (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5)) # 
-- ((\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)) # ((\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # 
-- (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datab => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datac => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	combout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\);

-- Location: LCCOMB_X19_Y16_N16
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ = (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # 
-- (((\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\) # (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0))) # 
-- (!\jtag_uart_0|rd_wfifo~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datab => \jtag_uart_0|rd_wfifo~combout\,
	datac => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\,
	datad => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	combout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\);

-- Location: LCCOMB_X19_Y16_N6
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ = (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # ((\jtag_uart_0|fifo_wr~q\) # 
-- ((\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datab => \jtag_uart_0|fifo_wr~q\,
	datac => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datad => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\,
	combout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\);

-- Location: FF_X19_Y16_N7
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\);

-- Location: LCCOMB_X18_Y17_N6
\jtag_uart_0|rd_wfifo\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|rd_wfifo~combout\ = (!\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\ & (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ((!\jtag_uart_0|r_val~q\) # 
-- (!\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\,
	datab => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\,
	datac => \jtag_uart_0|r_val~q\,
	datad => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	combout => \jtag_uart_0|rd_wfifo~combout\);

-- Location: LCCOMB_X19_Y16_N8
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ = \jtag_uart_0|rd_wfifo~combout\ $ (\jtag_uart_0|fifo_wr~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|rd_wfifo~combout\,
	datac => \jtag_uart_0|fifo_wr~q\,
	combout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\);

-- Location: FF_X19_Y16_N21
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0));

-- Location: LCCOMB_X19_Y16_N22
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ = (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) $ (((\jtag_uart_0|fifo_wr~q\) # (VCC))))) # 
-- (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & ((\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # ((GND))))
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ = CARRY((\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) $ 
-- (\jtag_uart_0|fifo_wr~q\)) # (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datab => \jtag_uart_0|fifo_wr~q\,
	datad => VCC,
	cin => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\,
	combout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	cout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\);

-- Location: FF_X19_Y16_N23
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1));

-- Location: LCCOMB_X19_Y16_N24
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ = (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & ((VCC)))) # (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) $ (((VCC) # (!\jtag_uart_0|fifo_wr~q\)))))
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ = CARRY((!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) $ (!\jtag_uart_0|fifo_wr~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datab => \jtag_uart_0|fifo_wr~q\,
	datad => VCC,
	cin => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\,
	combout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	cout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\);

-- Location: FF_X19_Y16_N25
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2));

-- Location: FF_X19_Y16_N27
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3));

-- Location: LCCOMB_X19_Y16_N12
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ = (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datab => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datac => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	combout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\);

-- Location: LCCOMB_X19_Y16_N10
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ = (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & (\jtag_uart_0|fifo_wr~q\ & 
-- (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datab => \jtag_uart_0|fifo_wr~q\,
	datac => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	combout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\);

-- Location: LCCOMB_X19_Y16_N4
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ = (!\jtag_uart_0|rd_wfifo~combout\ & ((\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # 
-- ((\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ & \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	datab => \jtag_uart_0|rd_wfifo~combout\,
	datac => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\,
	combout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\);

-- Location: FF_X19_Y16_N5
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\);

-- Location: LCCOMB_X16_Y15_N8
\jtag_uart_0|fifo_wr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|fifo_wr~0_combout\ = (\jtag_uart_0|av_waitrequest~4_combout\ & (\mm_interconnect_0|nios_data_master_translator|uav_write~0_combout\ & (!\nios|W_alu_result\(2) & 
-- !\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|av_waitrequest~4_combout\,
	datab => \mm_interconnect_0|nios_data_master_translator|uav_write~0_combout\,
	datac => \nios|W_alu_result\(2),
	datad => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	combout => \jtag_uart_0|fifo_wr~0_combout\);

-- Location: FF_X16_Y15_N9
\jtag_uart_0|fifo_wr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|fifo_wr~0_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|fifo_wr~q\);

-- Location: FF_X19_Y16_N29
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4));

-- Location: LCCOMB_X18_Y16_N2
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\ = \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (GND)
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\ = CARRY(!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => VCC,
	combout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\,
	cout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\);

-- Location: LCCOMB_X18_Y16_N4
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\ = (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\) # (GND))) # (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\))
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ = CARRY((\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # 
-- (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => VCC,
	cin => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\,
	combout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\,
	cout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\);

-- Location: LCCOMB_X18_Y16_N6
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\ = (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ & VCC)) # (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ $ (GND)))
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\ = CARRY((!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => VCC,
	cin => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\,
	combout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\,
	cout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\);

-- Location: LCCOMB_X18_Y16_N8
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\ = (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\) # (GND))) # (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\))
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ = CARRY((\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # 
-- (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => VCC,
	cin => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\,
	combout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\,
	cout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\);

-- Location: LCCOMB_X18_Y16_N10
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\ = (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ & VCC)) # (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ $ (GND)))
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\ = CARRY((!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => VCC,
	cin => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\,
	combout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\,
	cout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\);

-- Location: FF_X16_Y16_N3
\jtag_uart_0|read_0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|fifo_rd~3_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|read_0~q\);

-- Location: FF_X18_Y16_N11
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\,
	asdata => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(20));

-- Location: LCCOMB_X21_Y16_N12
\mm_interconnect_0|rsp_xbar_mux_001|src_data[20]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[20]~41_combout\ = (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(20)) # 
-- ((\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(20))))) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & (\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datac => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(20),
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(20),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[20]~41_combout\);

-- Location: LCCOMB_X24_Y11_N16
\mm_interconnect_0|rsp_xbar_mux_001|src_data[20]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data\(20) = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[20]~41_combout\) # ((\mm_interconnect_0|memory_s1_translator|read_latency_shift_reg\(0) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result20w~1_combout\ & !\mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|memory_s1_translator|read_latency_shift_reg\(0),
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result20w~1_combout\,
	datac => \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_data[20]~41_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data\(20));

-- Location: LCCOMB_X14_Y9_N30
\nios|av_ld_byte2_data[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_byte2_data[4]~4_combout\ = (\nios|av_ld_aligning_data~q\ & (\nios|av_fill_bit~0_combout\)) # (!\nios|av_ld_aligning_data~q\ & ((\mm_interconnect_0|rsp_xbar_mux_001|src_data\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|av_fill_bit~0_combout\,
	datab => \mm_interconnect_0|rsp_xbar_mux_001|src_data\(20),
	datad => \nios|av_ld_aligning_data~q\,
	combout => \nios|av_ld_byte2_data[4]~4_combout\);

-- Location: LCCOMB_X25_Y16_N30
\nios|the_Nios_Nios_nios2_oci|readdata~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|readdata~28_combout\ = (\nios|the_Nios_Nios_nios2_oci|address\(8) & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(31) & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0_combout\))) # (!\nios|the_Nios_Nios_nios2_oci|address\(8) & 
-- (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(31),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0_combout\,
	datac => \nios|the_Nios_Nios_nios2_oci|address\(8),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28),
	combout => \nios|the_Nios_Nios_nios2_oci|readdata~28_combout\);

-- Location: FF_X25_Y16_N31
\nios|the_Nios_Nios_nios2_oci|readdata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|readdata~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|readdata\(28));

-- Location: FF_X21_Y13_N3
\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|the_Nios_Nios_nios2_oci|readdata\(28),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(28));

-- Location: LCCOMB_X21_Y13_N2
\nios|av_ld_byte3_data_nxt~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_byte3_data_nxt~8_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result28w~1_combout\ & ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\) # 
-- ((\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(28) & \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\)))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result28w~1_combout\ & 
-- (((\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(28) & \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result28w~1_combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(28),
	datad => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	combout => \nios|av_ld_byte3_data_nxt~8_combout\);

-- Location: LCCOMB_X14_Y9_N26
\nios|av_ld_byte3_data_nxt~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_byte3_data_nxt~9_combout\ = (\nios|av_ld_aligning_data~q\ & ((\nios|av_fill_bit~0_combout\))) # (!\nios|av_ld_aligning_data~q\ & (\nios|av_ld_byte3_data_nxt~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|av_ld_aligning_data~q\,
	datac => \nios|av_ld_byte3_data_nxt~8_combout\,
	datad => \nios|av_fill_bit~0_combout\,
	combout => \nios|av_ld_byte3_data_nxt~9_combout\);

-- Location: FF_X14_Y9_N27
\nios|av_ld_byte3_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|av_ld_byte3_data_nxt~9_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|av_ld_byte3_data\(4));

-- Location: FF_X14_Y9_N31
\nios|av_ld_byte2_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|av_ld_byte2_data[4]~4_combout\,
	asdata => \nios|av_ld_byte3_data\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|av_ld_byte2_data\(4));

-- Location: LCCOMB_X23_Y12_N8
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~24_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios|d_writedata\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios|d_writedata\(19),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~24_combout\);

-- Location: LCCOMB_X25_Y16_N28
\nios|the_Nios_Nios_nios2_oci|readdata~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|readdata~10_combout\ = (\nios|the_Nios_Nios_nios2_oci|address\(8) & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(31) & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0_combout\))) # (!\nios|the_Nios_Nios_nios2_oci|address\(8) & 
-- (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(31),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0_combout\,
	datac => \nios|the_Nios_Nios_nios2_oci|address\(8),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23),
	combout => \nios|the_Nios_Nios_nios2_oci|readdata~10_combout\);

-- Location: FF_X25_Y16_N29
\nios|the_Nios_Nios_nios2_oci|readdata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|readdata~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|readdata\(23));

-- Location: FF_X18_Y9_N3
\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|the_Nios_Nios_nios2_oci|readdata\(23),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(23));

-- Location: LCCOMB_X18_Y9_N2
\mm_interconnect_0|rsp_xbar_mux_001|src_payload~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_payload~4_combout\ = (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & ((\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(23)) # 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result23w~1_combout\ & \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result23w~1_combout\ & ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result23w~1_combout\,
	datac => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(23),
	datad => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~4_combout\);

-- Location: LCCOMB_X14_Y9_N24
\nios|av_ld_byte2_data[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_byte2_data[7]~1_combout\ = (\nios|av_ld_aligning_data~q\ & ((\nios|av_fill_bit~0_combout\))) # (!\nios|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_xbar_mux_001|src_payload~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~4_combout\,
	datab => \nios|av_ld_aligning_data~q\,
	datad => \nios|av_fill_bit~0_combout\,
	combout => \nios|av_ld_byte2_data[7]~1_combout\);

-- Location: LCCOMB_X25_Y16_N18
\nios|the_Nios_Nios_nios2_oci|readdata~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|readdata~31_combout\ = (\nios|the_Nios_Nios_nios2_oci|address\(8) & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0_combout\ & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(31)))) # (!\nios|the_Nios_Nios_nios2_oci|address\(8) & 
-- (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|address\(8),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0_combout\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(31),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31),
	combout => \nios|the_Nios_Nios_nios2_oci|readdata~31_combout\);

-- Location: FF_X25_Y16_N19
\nios|the_Nios_Nios_nios2_oci|readdata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|readdata~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|readdata\(31));

-- Location: FF_X17_Y9_N21
\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|the_Nios_Nios_nios2_oci|readdata\(31),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(31));

-- Location: LCCOMB_X17_Y9_N20
\nios|av_ld_byte3_data_nxt~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_byte3_data_nxt~2_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result31w~1_combout\) # 
-- ((\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(31) & \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\)))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- (((\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(31) & \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result31w~1_combout\,
	datac => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(31),
	datad => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	combout => \nios|av_ld_byte3_data_nxt~2_combout\);

-- Location: LCCOMB_X14_Y9_N8
\nios|av_ld_byte3_data_nxt~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_byte3_data_nxt~3_combout\ = (\nios|av_ld_aligning_data~q\ & ((\nios|av_fill_bit~0_combout\))) # (!\nios|av_ld_aligning_data~q\ & (\nios|av_ld_byte3_data_nxt~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|av_ld_aligning_data~q\,
	datac => \nios|av_ld_byte3_data_nxt~2_combout\,
	datad => \nios|av_fill_bit~0_combout\,
	combout => \nios|av_ld_byte3_data_nxt~3_combout\);

-- Location: FF_X14_Y9_N9
\nios|av_ld_byte3_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|av_ld_byte3_data_nxt~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|av_ld_byte3_data\(7));

-- Location: FF_X14_Y9_N25
\nios|av_ld_byte2_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|av_ld_byte2_data[7]~1_combout\,
	asdata => \nios|av_ld_byte3_data\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|av_ld_byte2_data\(7));

-- Location: LCCOMB_X26_Y14_N8
\nios|d_writedata[25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|d_writedata[25]~feeder_combout\ = \nios|d_writedata[25]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|d_writedata[25]~1_combout\,
	combout => \nios|d_writedata[25]~feeder_combout\);

-- Location: LCCOMB_X26_Y16_N20
\nios|the_Nios_Nios_nios2_oci|readdata~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|readdata~12_combout\ = (\nios|the_Nios_Nios_nios2_oci|address\(8) & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(31) & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0_combout\)))) # (!\nios|the_Nios_Nios_nios2_oci|address\(8) & 
-- (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|address\(8),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(31),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0_combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|readdata~12_combout\);

-- Location: FF_X26_Y16_N21
\nios|the_Nios_Nios_nios2_oci|readdata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|readdata~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|readdata\(25));

-- Location: FF_X16_Y9_N1
\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|the_Nios_Nios_nios2_oci|readdata\(25),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(25));

-- Location: LCCOMB_X16_Y9_N0
\nios|av_ld_byte3_data_nxt~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_byte3_data_nxt~14_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result25w~1_combout\) # 
-- ((\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(25))))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ 
-- & (\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datac => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(25),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result25w~1_combout\,
	combout => \nios|av_ld_byte3_data_nxt~14_combout\);

-- Location: LCCOMB_X17_Y10_N30
\nios|av_ld_byte3_data_nxt~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_byte3_data_nxt~15_combout\ = (\nios|av_ld_aligning_data~q\ & ((\nios|av_fill_bit~0_combout\))) # (!\nios|av_ld_aligning_data~q\ & (\nios|av_ld_byte3_data_nxt~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|av_ld_byte3_data_nxt~14_combout\,
	datac => \nios|av_ld_aligning_data~q\,
	datad => \nios|av_fill_bit~0_combout\,
	combout => \nios|av_ld_byte3_data_nxt~15_combout\);

-- Location: FF_X17_Y10_N31
\nios|av_ld_byte3_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|av_ld_byte3_data_nxt~15_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|av_ld_byte3_data\(1));

-- Location: LCCOMB_X26_Y16_N14
\nios|the_Nios_Nios_nios2_oci|readdata~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|readdata~13_combout\ = (\nios|the_Nios_Nios_nios2_oci|address\(8) & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(31) & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0_combout\))) # (!\nios|the_Nios_Nios_nios2_oci|address\(8) & 
-- (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|address\(8),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(31),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0_combout\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26),
	combout => \nios|the_Nios_Nios_nios2_oci|readdata~13_combout\);

-- Location: FF_X26_Y16_N15
\nios|the_Nios_Nios_nios2_oci|readdata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|readdata~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|readdata\(26));

-- Location: FF_X17_Y9_N29
\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|the_Nios_Nios_nios2_oci|readdata\(26),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(26));

-- Location: LCCOMB_X17_Y9_N28
\nios|av_ld_byte3_data_nxt~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_byte3_data_nxt~12_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result26w~1_combout\) # 
-- ((\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(26) & \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\)))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- (((\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(26) & \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result26w~1_combout\,
	datac => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(26),
	datad => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	combout => \nios|av_ld_byte3_data_nxt~12_combout\);

-- Location: LCCOMB_X14_Y9_N22
\nios|av_ld_byte3_data_nxt~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_byte3_data_nxt~13_combout\ = (\nios|av_ld_aligning_data~q\ & ((\nios|av_fill_bit~0_combout\))) # (!\nios|av_ld_aligning_data~q\ & (\nios|av_ld_byte3_data_nxt~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|av_ld_aligning_data~q\,
	datac => \nios|av_ld_byte3_data_nxt~12_combout\,
	datad => \nios|av_fill_bit~0_combout\,
	combout => \nios|av_ld_byte3_data_nxt~13_combout\);

-- Location: FF_X14_Y9_N23
\nios|av_ld_byte3_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|av_ld_byte3_data_nxt~13_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|av_ld_byte3_data\(2));

-- Location: LCCOMB_X19_Y15_N2
\nios|d_writedata[26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|d_writedata[26]~feeder_combout\ = \nios|d_writedata[26]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|d_writedata[26]~2_combout\,
	combout => \nios|d_writedata[26]~feeder_combout\);

-- Location: M9K_X15_Y12_N0
\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Nios_Nios_rf_ram_b.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Nios_Nios:nios|Nios_Nios_register_bank_b_module:Nios_Nios_register_bank_b|altsyncram:the_altsyncram|altsyncram_cvf1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \nios|W_rf_wren~combout\,
	portbre => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	portadatain => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X19_Y12_N12
\nios|R_src2_hi[15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|R_src2_hi[15]~1_combout\ = (\nios|R_ctrl_hi_imm16~q\ & (\nios|D_iw\(21))) # (!\nios|R_ctrl_hi_imm16~q\ & ((\nios|R_src2_use_imm~q\ & (\nios|D_iw\(21))) # (!\nios|R_src2_use_imm~q\ & 
-- ((\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(21),
	datab => \nios|R_ctrl_hi_imm16~q\,
	datac => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(31),
	datad => \nios|R_src2_use_imm~q\,
	combout => \nios|R_src2_hi[15]~1_combout\);

-- Location: LCCOMB_X17_Y13_N8
\nios|D_ctrl_unsigned_lo_imm16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_ctrl_unsigned_lo_imm16~0_combout\ = (!\nios|D_iw\(2) & ((\nios|D_iw\(3) & (\nios|Equal2~2_combout\)) # (!\nios|D_iw\(3) & ((\nios|Equal2~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(2),
	datab => \nios|Equal2~2_combout\,
	datac => \nios|D_iw\(3),
	datad => \nios|Equal2~8_combout\,
	combout => \nios|D_ctrl_unsigned_lo_imm16~0_combout\);

-- Location: LCCOMB_X17_Y13_N2
\nios|D_ctrl_unsigned_lo_imm16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_ctrl_unsigned_lo_imm16~1_combout\ = (\nios|D_iw\(2) & ((\nios|Equal2~6_combout\) # ((\nios|D_iw\(3) & \nios|Equal2~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(2),
	datab => \nios|D_iw\(3),
	datac => \nios|Equal2~6_combout\,
	datad => \nios|Equal2~5_combout\,
	combout => \nios|D_ctrl_unsigned_lo_imm16~1_combout\);

-- Location: LCCOMB_X18_Y12_N2
\nios|D_ctrl_unsigned_lo_imm16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_ctrl_unsigned_lo_imm16~2_combout\ = (\nios|D_ctrl_unsigned_lo_imm16~0_combout\) # ((\nios|D_ctrl_unsigned_lo_imm16~1_combout\) # ((!\nios|D_iw\(11) & \nios|D_ctrl_shift_logical~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_ctrl_unsigned_lo_imm16~0_combout\,
	datab => \nios|D_ctrl_unsigned_lo_imm16~1_combout\,
	datac => \nios|D_iw\(11),
	datad => \nios|D_ctrl_shift_logical~0_combout\,
	combout => \nios|D_ctrl_unsigned_lo_imm16~2_combout\);

-- Location: FF_X18_Y12_N3
\nios|R_ctrl_unsigned_lo_imm16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|D_ctrl_unsigned_lo_imm16~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|R_ctrl_unsigned_lo_imm16~q\);

-- Location: LCCOMB_X18_Y12_N24
\nios|R_src2_hi[15]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|R_src2_hi[15]~2_combout\ = (!\nios|R_ctrl_force_src2_zero~q\ & (\nios|R_src2_hi[15]~1_combout\ & !\nios|R_ctrl_unsigned_lo_imm16~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_ctrl_force_src2_zero~q\,
	datac => \nios|R_src2_hi[15]~1_combout\,
	datad => \nios|R_ctrl_unsigned_lo_imm16~q\,
	combout => \nios|R_src2_hi[15]~2_combout\);

-- Location: FF_X18_Y12_N25
\nios|E_src2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|R_src2_hi[15]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_src2\(31));

-- Location: LCCOMB_X17_Y13_N6
\nios|E_invert_arith_src_msb~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_invert_arith_src_msb~1_combout\ = (!\nios|D_iw\(3) & ((\nios|D_iw\(2) & (\nios|Equal2~4_combout\)) # (!\nios|D_iw\(2) & ((\nios|Equal2~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|Equal2~4_combout\,
	datab => \nios|D_iw\(3),
	datac => \nios|Equal2~6_combout\,
	datad => \nios|D_iw\(2),
	combout => \nios|E_invert_arith_src_msb~1_combout\);

-- Location: LCCOMB_X17_Y13_N28
\nios|E_invert_arith_src_msb~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_invert_arith_src_msb~0_combout\ = (\nios|D_iw\(3) & ((\nios|D_iw\(2) & (\nios|Equal2~0_combout\)) # (!\nios|D_iw\(2) & ((\nios|Equal2~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(2),
	datab => \nios|D_iw\(3),
	datac => \nios|Equal2~0_combout\,
	datad => \nios|Equal2~5_combout\,
	combout => \nios|E_invert_arith_src_msb~0_combout\);

-- Location: LCCOMB_X17_Y13_N22
\nios|E_invert_arith_src_msb~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_invert_arith_src_msb~2_combout\ = (\nios|R_valid~q\ & ((\nios|E_invert_arith_src_msb~1_combout\) # ((\nios|E_invert_arith_src_msb~0_combout\) # (!\nios|D_ctrl_alu_subtract~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_invert_arith_src_msb~1_combout\,
	datab => \nios|R_valid~q\,
	datac => \nios|D_ctrl_alu_subtract~8_combout\,
	datad => \nios|E_invert_arith_src_msb~0_combout\,
	combout => \nios|E_invert_arith_src_msb~2_combout\);

-- Location: FF_X17_Y13_N23
\nios|E_invert_arith_src_msb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_invert_arith_src_msb~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_invert_arith_src_msb~q\);

-- Location: LCCOMB_X22_Y10_N26
\nios|E_arith_src2[31]\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_arith_src2\(31) = \nios|E_src2\(31) $ (\nios|E_invert_arith_src_msb~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|E_src2\(31),
	datad => \nios|E_invert_arith_src_msb~q\,
	combout => \nios|E_arith_src2\(31));

-- Location: M9K_X15_Y11_N0
\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Nios_Nios_rf_ram_a.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Nios_Nios:nios|Nios_Nios_register_bank_a_module:Nios_Nios_register_bank_a|altsyncram:the_altsyncram|altsyncram_bvf1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \nios|W_rf_wren~combout\,
	portbre => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	portadatain => \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X14_Y11_N20
\nios|R_src1[31]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|R_src1[31]~38_combout\ = (!\nios|R_src1~35_combout\ & (\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(31) & ((!\nios|R_ctrl_jmp_direct~q\) # (!\nios|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_src1~35_combout\,
	datab => \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(31),
	datac => \nios|E_valid~q\,
	datad => \nios|R_ctrl_jmp_direct~q\,
	combout => \nios|R_src1[31]~38_combout\);

-- Location: FF_X14_Y11_N21
\nios|E_src1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|R_src1[31]~38_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_src1\(31));

-- Location: LCCOMB_X22_Y10_N28
\nios|E_arith_src1[31]\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_arith_src1\(31) = \nios|E_src1\(31) $ (\nios|E_invert_arith_src_msb~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src1\(31),
	datad => \nios|E_invert_arith_src_msb~q\,
	combout => \nios|E_arith_src1\(31));

-- Location: LCCOMB_X14_Y11_N14
\nios|R_src1[30]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|R_src1[30]~39_combout\ = (!\nios|R_src1~35_combout\ & (\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(30) & ((!\nios|E_valid~q\) # (!\nios|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_src1~35_combout\,
	datab => \nios|R_ctrl_jmp_direct~q\,
	datac => \nios|E_valid~q\,
	datad => \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(30),
	combout => \nios|R_src1[30]~39_combout\);

-- Location: FF_X14_Y11_N15
\nios|E_src1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|R_src1[30]~39_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_src1\(30));

-- Location: LCCOMB_X19_Y12_N26
\nios|E_src2[30]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_src2[30]~2_combout\ = (\nios|R_src2_use_imm~q\ & ((\nios|D_iw\(21)))) # (!\nios|R_src2_use_imm~q\ & (\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(30),
	datab => \nios|R_src2_use_imm~q\,
	datad => \nios|D_iw\(21),
	combout => \nios|E_src2[30]~2_combout\);

-- Location: LCCOMB_X18_Y12_N20
\nios|R_src2_hi~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|R_src2_hi~0_combout\ = (\nios|R_ctrl_force_src2_zero~q\) # (\nios|R_ctrl_unsigned_lo_imm16~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_ctrl_force_src2_zero~q\,
	datad => \nios|R_ctrl_unsigned_lo_imm16~q\,
	combout => \nios|R_src2_hi~0_combout\);

-- Location: FF_X19_Y12_N27
\nios|E_src2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_src2[30]~2_combout\,
	asdata => \nios|D_iw\(20),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios|R_src2_hi~0_combout\,
	sload => \nios|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_src2\(30));

-- Location: LCCOMB_X14_Y11_N0
\nios|R_src1[29]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|R_src1[29]~40_combout\ = (!\nios|R_src1~35_combout\ & (\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(29) & ((!\nios|R_ctrl_jmp_direct~q\) # (!\nios|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_src1~35_combout\,
	datab => \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(29),
	datac => \nios|E_valid~q\,
	datad => \nios|R_ctrl_jmp_direct~q\,
	combout => \nios|R_src1[29]~40_combout\);

-- Location: FF_X14_Y11_N1
\nios|E_src1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|R_src1[29]~40_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_src1\(29));

-- Location: LCCOMB_X19_Y12_N6
\nios|E_src2[28]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_src2[28]~4_combout\ = (\nios|R_src2_use_imm~q\ & ((\nios|D_iw\(21)))) # (!\nios|R_src2_use_imm~q\ & (\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(28),
	datab => \nios|R_src2_use_imm~q\,
	datad => \nios|D_iw\(21),
	combout => \nios|E_src2[28]~4_combout\);

-- Location: FF_X19_Y12_N7
\nios|E_src2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_src2[28]~4_combout\,
	asdata => \nios|D_iw\(18),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios|R_src2_hi~0_combout\,
	sload => \nios|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_src2\(28));

-- Location: LCCOMB_X19_Y12_N8
\nios|E_src2[27]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_src2[27]~5_combout\ = (\nios|R_src2_use_imm~q\ & (\nios|D_iw\(21))) # (!\nios|R_src2_use_imm~q\ & ((\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(21),
	datab => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(27),
	datad => \nios|R_src2_use_imm~q\,
	combout => \nios|E_src2[27]~5_combout\);

-- Location: LCCOMB_X25_Y12_N8
\mm_interconnect_0|cmd_xbar_mux|src_payload~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~24_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios|d_writedata\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios|d_writedata\(20),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~24_combout\);

-- Location: FF_X25_Y12_N9
\nios|the_Nios_Nios_nios2_oci|writedata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|writedata\(20));

-- Location: LCCOMB_X24_Y18_N28
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[20]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[20]~23_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(20))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & ((\nios|the_Nios_Nios_nios2_oci|writedata\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(20),
	datab => \nios|the_Nios_Nios_nios2_oci|writedata\(20),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[20]~23_combout\);

-- Location: LCCOMB_X23_Y14_N28
\mm_interconnect_0|cmd_xbar_mux|src_payload~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~23_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios|d_writedata\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios|d_writedata\(21),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~23_combout\);

-- Location: FF_X23_Y14_N29
\nios|the_Nios_Nios_nios2_oci|writedata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|writedata\(21));

-- Location: LCCOMB_X26_Y16_N6
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~23_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(24))))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(24),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~23_combout\);

-- Location: FF_X26_Y16_N7
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~23_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(21));

-- Location: LCCOMB_X23_Y14_N22
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[21]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[21]~22_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(21)))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & (\nios|the_Nios_Nios_nios2_oci|writedata\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\,
	datab => \nios|the_Nios_Nios_nios2_oci|writedata\(21),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(21),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[21]~22_combout\);

-- Location: LCCOMB_X19_Y15_N20
\nios|E_st_data[22]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_st_data[22]~0_combout\ = (\nios|D_iw\(4) & (\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(22))) # (!\nios|D_iw\(4) & ((\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(22),
	datac => \nios|D_iw\(4),
	datad => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	combout => \nios|E_st_data[22]~0_combout\);

-- Location: FF_X19_Y15_N21
\nios|d_writedata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_st_data[22]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|d_writedata\(22));

-- Location: LCCOMB_X24_Y17_N4
\mm_interconnect_0|cmd_xbar_mux|src_payload~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~13_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios|d_writedata\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios|d_writedata\(22),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~13_combout\);

-- Location: FF_X24_Y17_N5
\nios|the_Nios_Nios_nios2_oci|writedata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|writedata\(22));

-- Location: LCCOMB_X24_Y17_N2
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~28_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(25))))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(25),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~28_combout\);

-- Location: FF_X24_Y17_N3
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~28_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(22));

-- Location: LCCOMB_X24_Y17_N6
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[22]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[22]~11_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(22)))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & (\nios|the_Nios_Nios_nios2_oci|writedata\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\,
	datab => \nios|the_Nios_Nios_nios2_oci|writedata\(22),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(22),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[22]~11_combout\);

-- Location: LCCOMB_X23_Y15_N2
\nios|E_st_data[23]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_st_data[23]~1_combout\ = (\nios|D_iw\(4) & ((\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(23)))) # (!\nios|D_iw\(4) & (\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	datac => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(23),
	datad => \nios|D_iw\(4),
	combout => \nios|E_st_data[23]~1_combout\);

-- Location: FF_X23_Y15_N3
\nios|d_writedata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_st_data[23]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|d_writedata\(23));

-- Location: LCCOMB_X23_Y15_N0
\mm_interconnect_0|cmd_xbar_mux|src_payload~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~14_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios|d_writedata\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios|d_writedata\(23),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~14_combout\);

-- Location: FF_X23_Y15_N1
\nios|the_Nios_Nios_nios2_oci|writedata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|writedata\(23));

-- Location: LCCOMB_X23_Y15_N18
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[23]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[23]~12_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(23))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & ((\nios|the_Nios_Nios_nios2_oci|writedata\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(23),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios|the_Nios_Nios_nios2_oci|writedata\(23),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[23]~12_combout\);

-- Location: LCCOMB_X25_Y15_N12
\mm_interconnect_0|cmd_xbar_mux|src_payload~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~15_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios|d_writedata\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios|d_writedata\(24),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~15_combout\);

-- Location: FF_X25_Y15_N13
\nios|the_Nios_Nios_nios2_oci|writedata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|writedata\(24));

-- Location: LCCOMB_X25_Y15_N6
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[24]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[24]~13_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(24))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & ((\nios|the_Nios_Nios_nios2_oci|writedata\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(24),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios|the_Nios_Nios_nios2_oci|writedata\(24),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[24]~13_combout\);

-- Location: LCCOMB_X26_Y14_N24
\mm_interconnect_0|cmd_xbar_mux|src_payload~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~16_combout\ = (\nios|d_writedata\(25) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|d_writedata\(25),
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~16_combout\);

-- Location: FF_X26_Y14_N25
\nios|the_Nios_Nios_nios2_oci|writedata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|writedata\(25));

-- Location: LCCOMB_X26_Y14_N2
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[25]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[25]~14_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(25)))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & (\nios|the_Nios_Nios_nios2_oci|writedata\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_Nios_Nios_nios2_oci|writedata\(25),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(25),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[25]~14_combout\);

-- Location: LCCOMB_X19_Y15_N14
\mm_interconnect_0|cmd_xbar_mux|src_payload~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~17_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios|d_writedata\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios|d_writedata\(26),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~17_combout\);

-- Location: FF_X19_Y15_N15
\nios|the_Nios_Nios_nios2_oci|writedata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|writedata\(26));

-- Location: LCCOMB_X19_Y15_N0
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[26]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[26]~15_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(26))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & ((\nios|the_Nios_Nios_nios2_oci|writedata\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(26),
	datab => \nios|the_Nios_Nios_nios2_oci|writedata\(26),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[26]~15_combout\);

-- Location: LCCOMB_X25_Y12_N30
\nios|d_writedata[28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|d_writedata[28]~feeder_combout\ = \nios|d_writedata[28]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|d_writedata[28]~4_combout\,
	combout => \nios|d_writedata[28]~feeder_combout\);

-- Location: FF_X25_Y12_N31
\nios|d_writedata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|d_writedata[28]~feeder_combout\,
	asdata => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(28),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|d_writedata\(28));

-- Location: LCCOMB_X25_Y12_N2
\mm_interconnect_0|cmd_xbar_mux|src_payload~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~29_combout\ = (\nios|d_writedata\(28) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|d_writedata\(28),
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~29_combout\);

-- Location: FF_X25_Y12_N3
\nios|the_Nios_Nios_nios2_oci|writedata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|writedata\(28));

-- Location: LCCOMB_X25_Y12_N28
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[28]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[28]~28_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(28))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & ((\nios|the_Nios_Nios_nios2_oci|writedata\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(28),
	datac => \nios|the_Nios_Nios_nios2_oci|writedata\(28),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[28]~28_combout\);

-- Location: LCCOMB_X23_Y14_N2
\nios|d_writedata[29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|d_writedata[29]~feeder_combout\ = \nios|d_writedata[29]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|d_writedata[29]~5_combout\,
	combout => \nios|d_writedata[29]~feeder_combout\);

-- Location: FF_X23_Y14_N3
\nios|d_writedata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|d_writedata[29]~feeder_combout\,
	asdata => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(29),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|d_writedata\(29));

-- Location: LCCOMB_X23_Y14_N0
\mm_interconnect_0|cmd_xbar_mux|src_payload~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~30_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios|d_writedata\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios|d_writedata\(29),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~30_combout\);

-- Location: FF_X23_Y14_N1
\nios|the_Nios_Nios_nios2_oci|writedata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|writedata\(29));

-- Location: LCCOMB_X19_Y15_N12
\nios|d_writedata[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|d_writedata[30]~feeder_combout\ = \nios|d_writedata[30]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|d_writedata[30]~6_combout\,
	combout => \nios|d_writedata[30]~feeder_combout\);

-- Location: FF_X19_Y15_N13
\nios|d_writedata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|d_writedata[30]~feeder_combout\,
	asdata => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(30),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|d_writedata\(30));

-- Location: LCCOMB_X19_Y15_N30
\mm_interconnect_0|cmd_xbar_mux|src_payload~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~31_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios|d_writedata\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios|d_writedata\(30),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~31_combout\);

-- Location: FF_X19_Y15_N31
\nios|the_Nios_Nios_nios2_oci|writedata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|writedata\(30));

-- Location: LCCOMB_X26_Y19_N10
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[30]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[30]~30_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(30)))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & (\nios|the_Nios_Nios_nios2_oci|writedata\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_Nios_Nios_nios2_oci|writedata\(30),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(30),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[30]~30_combout\);

-- Location: LCCOMB_X23_Y14_N20
\nios|d_writedata[31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|d_writedata[31]~feeder_combout\ = \nios|d_writedata[31]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|d_writedata[31]~7_combout\,
	combout => \nios|d_writedata[31]~feeder_combout\);

-- Location: FF_X23_Y14_N21
\nios|d_writedata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|d_writedata[31]~feeder_combout\,
	asdata => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(31),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|d_writedata\(31));

-- Location: LCCOMB_X23_Y14_N10
\mm_interconnect_0|cmd_xbar_mux|src_payload~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~32_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios|d_writedata\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios|d_writedata\(31),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~32_combout\);

-- Location: FF_X23_Y14_N11
\nios|the_Nios_Nios_nios2_oci|writedata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|writedata\(31));

-- Location: LCCOMB_X23_Y14_N4
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[31]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[31]~31_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(31)))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & (\nios|the_Nios_Nios_nios2_oci|writedata\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|writedata\(31),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(31),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[31]~31_combout\);

-- Location: LCCOMB_X24_Y14_N28
\mm_interconnect_0|cmd_xbar_mux|src_data[35]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_data\(35) = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)) # ((\nios|d_byteenable\(3) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|d_byteenable\(3),
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_data\(35));

-- Location: FF_X24_Y14_N29
\nios|the_Nios_Nios_nios2_oci|byteenable[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_data\(35),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|byteenable\(3));

-- Location: LCCOMB_X24_Y14_N22
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_byteenable[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_byteenable[3]~3_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\) # (\nios|the_Nios_Nios_nios2_oci|byteenable\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios|the_Nios_Nios_nios2_oci|byteenable\(3),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_byteenable[3]~3_combout\);

-- Location: M9K_X27_Y16_N0
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"6B0AD3AF3401B944597DA7960382B23028761B1644AF95730DFA8B6301D12911709C2C800AAC544E578B5484F85A37116070FA2932B5269A87AA76A1789C3459",
	mem_init1 => X"2680AB064A95580E07058D6A92E1C48C692B055DC582A03970C90A030ACFE59861CE1D5F3292627402D19EBF68AF960FE071D4EC6920A3DBAE9428F0925F0614D0ABB4C1515EF21DB3836B4792186E517D2B8D09F3301D90C4711B864667F924441439AD8E69C69924FC8242B68E2232698DF68F6D12CD23A619F00837453DD82AB01A2854E36415C4C6C590EC3078070C8FE1270235621757AA8F6AB4A3A0006F431BCC4450684C706A241B0C8D95A1790C910106DF26C150A8E0B5738FD268F0BAC164181B0281622371242457320E8289F14B60FE9900AE9CEBE3D2381E267103D129366021E41004038E8ED3A1457E84353983A7B2F031D03F2494C00D61",
	mem_init0 => X"737C6838071FC66A3688592C02252BD06454F1FDEC905C3104C2A59045522E150F0B66F4A945EE8555290F27C628FCCABD2E8447E04153E57C57570608C794A929303378A691C480F1203CDC02B4840AB73218ACDB4F2687CE83C3CD7C654C824640422B75182B1FA413E2C043A8FEE95693820FD4A1449E2B2D9FD10AF7AACDD6A875369C697203F4B89208A50AEA8689ADC489611347E3E163900E7A02B4DC4F470A2C3ACC7F2C05EF163385FC560B2E934B964004BA5968BD08A2B07954CC52750348A945DA48767E12005B8CD223B054133E92082DC2607D30141525C8E613D3DCA2A3340C10C4D58874388B5E341A2D90590D8CA65B18464FD55AA91099",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Nios_Nios_ociram_default_contents.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Nios_Nios:nios|Nios_Nios_nios2_oci:the_Nios_Nios_nios2_oci|Nios_Nios_nios2_ocimem:the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram_module:Nios_Nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_u581:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_en~1_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portabyteenamasks => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: LCCOMB_X26_Y18_N30
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Equal0~3_combout\ = (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(3) & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(4) & 
-- !\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(3),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(4),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(2),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Equal0~3_combout\);

-- Location: LCCOMB_X25_Y16_N8
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[29]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[29]~7_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29))) # (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Equal0~3_combout\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[29]~7_combout\);

-- Location: FF_X25_Y16_N9
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[29]~7_combout\,
	asdata => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(32),
	sload => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(29));

-- Location: LCCOMB_X26_Y19_N0
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[29]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[29]~29_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(29)))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & (\nios|the_Nios_Nios_nios2_oci|writedata\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios|the_Nios_Nios_nios2_oci|writedata\(29),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(29),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[29]~29_combout\);

-- Location: LCCOMB_X24_Y17_N16
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~25_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(30))))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(30),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~25_combout\);

-- Location: FF_X24_Y17_N17
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~25_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(27));

-- Location: LCCOMB_X25_Y12_N20
\nios|d_writedata[27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|d_writedata[27]~feeder_combout\ = \nios|d_writedata[27]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|d_writedata[27]~3_combout\,
	combout => \nios|d_writedata[27]~feeder_combout\);

-- Location: FF_X25_Y12_N21
\nios|d_writedata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|d_writedata[27]~feeder_combout\,
	asdata => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(27),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|d_writedata\(27));

-- Location: LCCOMB_X25_Y15_N24
\mm_interconnect_0|cmd_xbar_mux|src_payload~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~28_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios|d_writedata\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios|d_writedata\(27),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~28_combout\);

-- Location: FF_X25_Y15_N25
\nios|the_Nios_Nios_nios2_oci|writedata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|writedata\(27));

-- Location: LCCOMB_X25_Y15_N18
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[27]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[27]~27_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(27))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & ((\nios|the_Nios_Nios_nios2_oci|writedata\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(27),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios|the_Nios_Nios_nios2_oci|writedata\(27),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[27]~27_combout\);

-- Location: LCCOMB_X26_Y16_N8
\nios|the_Nios_Nios_nios2_oci|readdata~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|readdata~26_combout\ = (\nios|the_Nios_Nios_nios2_oci|address\(8) & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(31) & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0_combout\))) # (!\nios|the_Nios_Nios_nios2_oci|address\(8) & 
-- (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|address\(8),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(31),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0_combout\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17),
	combout => \nios|the_Nios_Nios_nios2_oci|readdata~26_combout\);

-- Location: FF_X26_Y16_N9
\nios|the_Nios_Nios_nios2_oci|readdata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|readdata~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|readdata\(17));

-- Location: FF_X19_Y14_N7
\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|the_Nios_Nios_nios2_oci|readdata\(17),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(17));

-- Location: LCCOMB_X19_Y15_N6
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~9_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios|d_writedata\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios|d_writedata\(22),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~9_combout\);

-- Location: LCCOMB_X23_Y15_N28
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~10_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios|d_writedata\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios|d_writedata\(23),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~10_combout\);

-- Location: M9K_X27_Y6_N0
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Nios_memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "Nios_memory:memory|altsyncram:the_altsyncram|altsyncram_trb1:auto_generated|altsyncram:ram_block1a0|altsyncram_utb3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1332w\(3),
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: M9K_X27_Y7_N0
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Nios_memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "Nios_memory:memory|altsyncram:the_altsyncram|altsyncram_trb1:auto_generated|altsyncram:ram_block1a0|altsyncram_utb3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1349w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTADATAOUT_bus\);

-- Location: LCCOMB_X19_Y7_N2
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2258w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2258w[0]~0_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)) # 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a49\))) # 
-- (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a17\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a49\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2258w[0]~0_combout\);

-- Location: M9K_X27_Y8_N0
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a144\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Nios_memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "Nios_memory:memory|altsyncram:the_altsyncram|altsyncram_trb1:auto_generated|altsyncram:ram_block1a0|altsyncram_utb3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1379w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a144_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a144_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a144_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a144_PORTADATAOUT_bus\);

-- Location: M9K_X27_Y5_N0
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a112\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Nios_memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "Nios_memory:memory|altsyncram:the_altsyncram|altsyncram_trb1:auto_generated|altsyncram:ram_block1a0|altsyncram_utb3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1369w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a112_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a112_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a112_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a112_PORTADATAOUT_bus\);

-- Location: M9K_X27_Y9_N0
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a80\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Nios_memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "Nios_memory:memory|altsyncram:the_altsyncram|altsyncram_trb1:auto_generated|altsyncram:ram_block1a0|altsyncram_utb3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1359w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a80_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a80_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a80_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a80_PORTADATAOUT_bus\);

-- Location: LCCOMB_X19_Y7_N12
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result17w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result17w~0_combout\ = ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a113\)) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a81\)))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a113\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a81\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result17w~0_combout\);

-- Location: LCCOMB_X19_Y7_N22
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result17w~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result17w~1_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a145\)))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2258w[0]~0_combout\ & ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result17w~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2),
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2258w[0]~0_combout\,
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a145\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result17w~0_combout\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result17w~1_combout\);

-- Location: LCCOMB_X19_Y14_N24
\nios|F_iw[17]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_iw[17]~45_combout\ = (\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(17) & ((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\) # ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & 
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result17w~1_combout\)))) # (!\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(17) & (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result17w~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(17),
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result17w~1_combout\,
	combout => \nios|F_iw[17]~45_combout\);

-- Location: LCCOMB_X21_Y14_N12
\nios|F_iw[17]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_iw[17]~58_combout\ = (\nios|hbreak_enabled~q\ & (((\nios|F_iw[17]~45_combout\) # (!\nios|D_iw[29]~0_combout\)))) # (!\nios|hbreak_enabled~q\ & (\nios|hbreak_req~0_combout\ & ((\nios|F_iw[17]~45_combout\) # (!\nios|D_iw[29]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|hbreak_enabled~q\,
	datab => \nios|hbreak_req~0_combout\,
	datac => \nios|D_iw[29]~0_combout\,
	datad => \nios|F_iw[17]~45_combout\,
	combout => \nios|F_iw[17]~58_combout\);

-- Location: FF_X21_Y14_N13
\nios|D_iw[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|F_iw[17]~58_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|D_iw\(17));

-- Location: FF_X19_Y12_N9
\nios|E_src2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_src2[27]~5_combout\,
	asdata => \nios|D_iw\(17),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios|R_src2_hi~0_combout\,
	sload => \nios|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_src2\(27));

-- Location: LCCOMB_X19_Y12_N2
\nios|E_src2[26]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_src2[26]~6_combout\ = (\nios|R_src2_use_imm~q\ & (\nios|D_iw\(21))) # (!\nios|R_src2_use_imm~q\ & ((\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(21),
	datab => \nios|R_src2_use_imm~q\,
	datad => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(26),
	combout => \nios|E_src2[26]~6_combout\);

-- Location: FF_X19_Y12_N3
\nios|E_src2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_src2[26]~6_combout\,
	asdata => \nios|D_iw\(16),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios|R_src2_hi~0_combout\,
	sload => \nios|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_src2\(26));

-- Location: LCCOMB_X19_Y12_N4
\nios|E_src2[25]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_src2[25]~7_combout\ = (\nios|R_src2_use_imm~q\ & ((\nios|D_iw\(21)))) # (!\nios|R_src2_use_imm~q\ & (\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(25),
	datab => \nios|R_src2_use_imm~q\,
	datad => \nios|D_iw\(21),
	combout => \nios|E_src2[25]~7_combout\);

-- Location: FF_X19_Y12_N5
\nios|E_src2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_src2[25]~7_combout\,
	asdata => \nios|D_iw\(15),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios|R_src2_hi~0_combout\,
	sload => \nios|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_src2\(25));

-- Location: LCCOMB_X23_Y12_N16
\nios|E_src2[24]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_src2[24]~13_combout\ = (\nios|R_src2_use_imm~q\ & (\nios|D_iw\(21))) # (!\nios|R_src2_use_imm~q\ & ((\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(21),
	datab => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(24),
	datad => \nios|R_src2_use_imm~q\,
	combout => \nios|E_src2[24]~13_combout\);

-- Location: FF_X23_Y12_N17
\nios|E_src2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_src2[24]~13_combout\,
	asdata => \nios|D_iw\(14),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios|R_src2_hi~0_combout\,
	sload => \nios|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_src2\(24));

-- Location: LCCOMB_X14_Y11_N16
\nios|R_src1[24]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|R_src1[24]~45_combout\ = (!\nios|R_src1~35_combout\ & (\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(24) & ((!\nios|R_ctrl_jmp_direct~q\) # (!\nios|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_src1~35_combout\,
	datab => \nios|E_valid~q\,
	datac => \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(24),
	datad => \nios|R_ctrl_jmp_direct~q\,
	combout => \nios|R_src1[24]~45_combout\);

-- Location: FF_X14_Y11_N17
\nios|E_src1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|R_src1[24]~45_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_src1\(24));

-- Location: LCCOMB_X19_Y12_N22
\nios|E_src2[23]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_src2[23]~8_combout\ = (\nios|R_src2_use_imm~q\ & (\nios|D_iw\(21))) # (!\nios|R_src2_use_imm~q\ & ((\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(21),
	datab => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(23),
	datad => \nios|R_src2_use_imm~q\,
	combout => \nios|E_src2[23]~8_combout\);

-- Location: FF_X19_Y12_N23
\nios|E_src2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_src2[23]~8_combout\,
	asdata => \nios|D_iw\(13),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios|R_src2_hi~0_combout\,
	sload => \nios|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_src2\(23));

-- Location: LCCOMB_X19_Y12_N0
\nios|E_src2[22]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_src2[22]~9_combout\ = (\nios|R_src2_use_imm~q\ & ((\nios|D_iw\(21)))) # (!\nios|R_src2_use_imm~q\ & (\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(22),
	datab => \nios|R_src2_use_imm~q\,
	datad => \nios|D_iw\(21),
	combout => \nios|E_src2[22]~9_combout\);

-- Location: FF_X19_Y12_N1
\nios|E_src2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_src2[22]~9_combout\,
	asdata => \nios|D_iw\(12),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios|R_src2_hi~0_combout\,
	sload => \nios|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_src2\(22));

-- Location: LCCOMB_X14_Y11_N4
\nios|R_src1[22]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|R_src1[22]~47_combout\ = (!\nios|R_src1~35_combout\ & (\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(22) & ((!\nios|E_valid~q\) # (!\nios|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_src1~35_combout\,
	datab => \nios|R_ctrl_jmp_direct~q\,
	datac => \nios|E_valid~q\,
	datad => \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(22),
	combout => \nios|R_src1[22]~47_combout\);

-- Location: FF_X14_Y11_N5
\nios|E_src1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|R_src1[22]~47_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_src1\(22));

-- Location: LCCOMB_X14_Y11_N22
\nios|R_src1[21]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|R_src1[21]~48_combout\ = (!\nios|R_src1~35_combout\ & (\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(21) & ((!\nios|R_ctrl_jmp_direct~q\) # (!\nios|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_src1~35_combout\,
	datab => \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(21),
	datac => \nios|E_valid~q\,
	datad => \nios|R_ctrl_jmp_direct~q\,
	combout => \nios|R_src1[21]~48_combout\);

-- Location: FF_X14_Y11_N23
\nios|E_src1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|R_src1[21]~48_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_src1\(21));

-- Location: LCCOMB_X23_Y12_N26
\nios|E_src2[21]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_src2[21]~10_combout\ = (\nios|R_src2_use_imm~q\ & (\nios|D_iw\(21))) # (!\nios|R_src2_use_imm~q\ & ((\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(21),
	datab => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(21),
	datad => \nios|R_src2_use_imm~q\,
	combout => \nios|E_src2[21]~10_combout\);

-- Location: FF_X23_Y12_N27
\nios|E_src2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_src2[21]~10_combout\,
	asdata => \nios|D_iw\(11),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios|R_src2_hi~0_combout\,
	sload => \nios|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_src2\(21));

-- Location: LCCOMB_X19_Y12_N18
\nios|E_src2[20]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_src2[20]~1_combout\ = (\nios|R_src2_use_imm~q\ & ((\nios|D_iw\(21)))) # (!\nios|R_src2_use_imm~q\ & (\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(20),
	datab => \nios|R_src2_use_imm~q\,
	datad => \nios|D_iw\(21),
	combout => \nios|E_src2[20]~1_combout\);

-- Location: FF_X19_Y12_N19
\nios|E_src2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_src2[20]~1_combout\,
	asdata => \nios|D_iw\(10),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios|R_src2_hi~0_combout\,
	sload => \nios|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_src2\(20));

-- Location: LCCOMB_X23_Y12_N14
\nios|E_src2[18]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_src2[18]~12_combout\ = (\nios|R_src2_use_imm~q\ & ((\nios|D_iw\(21)))) # (!\nios|R_src2_use_imm~q\ & (\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(18),
	datab => \nios|R_src2_use_imm~q\,
	datad => \nios|D_iw\(21),
	combout => \nios|E_src2[18]~12_combout\);

-- Location: FF_X23_Y12_N15
\nios|E_src2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_src2[18]~12_combout\,
	asdata => \nios|D_iw\(8),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios|R_src2_hi~0_combout\,
	sload => \nios|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_src2\(18));

-- Location: LCCOMB_X14_Y11_N6
\nios|R_src1[17]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|R_src1[17]~52_combout\ = (!\nios|R_src1~35_combout\ & (\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(17) & ((!\nios|R_ctrl_jmp_direct~q\) # (!\nios|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_src1~35_combout\,
	datab => \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(17),
	datac => \nios|E_valid~q\,
	datad => \nios|R_ctrl_jmp_direct~q\,
	combout => \nios|R_src1[17]~52_combout\);

-- Location: FF_X14_Y11_N7
\nios|E_src1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|R_src1[17]~52_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_src1\(17));

-- Location: LCCOMB_X19_Y12_N24
\nios|E_src2[16]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_src2[16]~0_combout\ = (\nios|R_src2_use_imm~q\ & (\nios|D_iw\(21))) # (!\nios|R_src2_use_imm~q\ & ((\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(21),
	datab => \nios|R_src2_use_imm~q\,
	datad => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(16),
	combout => \nios|E_src2[16]~0_combout\);

-- Location: FF_X19_Y12_N25
\nios|E_src2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_src2[16]~0_combout\,
	asdata => \nios|D_iw\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios|R_src2_hi~0_combout\,
	sload => \nios|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_src2\(16));

-- Location: LCCOMB_X19_Y11_N0
\nios|E_src1[16]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_src1[16]~0_combout\ = (\nios|R_src1~34_combout\ & (\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(16))) # (!\nios|R_src1~34_combout\ & ((\nios|D_iw\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(16),
	datab => \nios|D_iw\(20),
	datad => \nios|R_src1~34_combout\,
	combout => \nios|E_src1[16]~0_combout\);

-- Location: LCCOMB_X22_Y13_N10
\nios|R_src2_lo[15]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|R_src2_lo[15]~9_combout\ = (!\nios|R_src2_lo~0_combout\ & ((\nios|R_src2_use_imm~q\ & (\nios|D_iw\(21))) # (!\nios|R_src2_use_imm~q\ & ((\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_src2_lo~0_combout\,
	datab => \nios|R_src2_use_imm~q\,
	datac => \nios|D_iw\(21),
	datad => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	combout => \nios|R_src2_lo[15]~9_combout\);

-- Location: FF_X22_Y13_N11
\nios|E_src2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|R_src2_lo[15]~9_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_src2\(15));

-- Location: LCCOMB_X19_Y12_N30
\nios|R_src2_lo[14]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|R_src2_lo[14]~10_combout\ = (!\nios|R_src2_lo~0_combout\ & ((\nios|R_src2_use_imm~q\ & ((\nios|D_iw\(20)))) # (!\nios|R_src2_use_imm~q\ & (\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_src2_lo~0_combout\,
	datab => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	datac => \nios|D_iw\(20),
	datad => \nios|R_src2_use_imm~q\,
	combout => \nios|R_src2_lo[14]~10_combout\);

-- Location: FF_X19_Y12_N31
\nios|E_src2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|R_src2_lo[14]~10_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_src2\(14));

-- Location: LCCOMB_X19_Y11_N2
\nios|E_src1[14]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_src1[14]~2_combout\ = (\nios|R_src1~34_combout\ & (\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(14))) # (!\nios|R_src1~34_combout\ & ((\nios|D_iw\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(14),
	datab => \nios|R_src1~34_combout\,
	datad => \nios|D_iw\(18),
	combout => \nios|E_src1[14]~2_combout\);

-- Location: LCCOMB_X18_Y12_N16
\nios|E_src1[7]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_src1[7]~9_combout\ = (\nios|R_src1~34_combout\ & ((\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(7)))) # (!\nios|R_src1~34_combout\ & (\nios|D_iw\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_src1~34_combout\,
	datab => \nios|D_iw\(11),
	datad => \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(7),
	combout => \nios|E_src1[7]~9_combout\);

-- Location: FF_X22_Y8_N17
\nios|F_pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|F_pc[5]~7_combout\,
	asdata => \nios|F_pc_plus_one[5]~10_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios|ALT_INV_W_status_reg_pie_inst_nxt~4_combout\,
	sload => \nios|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \nios|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|F_pc\(5));

-- Location: LCCOMB_X23_Y8_N10
\nios|F_pc_plus_one[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_pc_plus_one[5]~10_combout\ = (\nios|F_pc\(5) & (!\nios|F_pc_plus_one[4]~9\)) # (!\nios|F_pc\(5) & ((\nios|F_pc_plus_one[4]~9\) # (GND)))
-- \nios|F_pc_plus_one[5]~11\ = CARRY((!\nios|F_pc_plus_one[4]~9\) # (!\nios|F_pc\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|F_pc\(5),
	datad => VCC,
	cin => \nios|F_pc_plus_one[4]~9\,
	combout => \nios|F_pc_plus_one[5]~10_combout\,
	cout => \nios|F_pc_plus_one[5]~11\);

-- Location: FF_X18_Y12_N17
\nios|E_src1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_src1[7]~9_combout\,
	asdata => \nios|F_pc_plus_one[5]~10_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|R_src1~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_src1\(7));

-- Location: LCCOMB_X19_Y11_N8
\nios|E_src1[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_src1[6]~10_combout\ = (\nios|R_src1~34_combout\ & ((\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(6)))) # (!\nios|R_src1~34_combout\ & (\nios|D_iw\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(10),
	datab => \nios|R_src1~34_combout\,
	datad => \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(6),
	combout => \nios|E_src1[6]~10_combout\);

-- Location: FF_X19_Y11_N9
\nios|E_src1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_src1[6]~10_combout\,
	asdata => \nios|F_pc_plus_one[4]~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|R_src1~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_src1\(6));

-- Location: LCCOMB_X19_Y11_N18
\nios|E_src1[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_src1[5]~11_combout\ = (\nios|R_src1~34_combout\ & (\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(5))) # (!\nios|R_src1~34_combout\ & ((\nios|D_iw\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(5),
	datab => \nios|D_iw\(9),
	datad => \nios|R_src1~34_combout\,
	combout => \nios|E_src1[5]~11_combout\);

-- Location: FF_X19_Y11_N19
\nios|E_src1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_src1[5]~11_combout\,
	asdata => \nios|F_pc_plus_one[3]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|R_src1~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_src1\(5));

-- Location: LCCOMB_X14_Y11_N24
\nios|R_src1[0]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|R_src1[0]~36_combout\ = (!\nios|R_src1~35_combout\ & (\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(0) & ((!\nios|R_ctrl_jmp_direct~q\) # (!\nios|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_src1~35_combout\,
	datab => \nios|E_valid~q\,
	datac => \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(0),
	datad => \nios|R_ctrl_jmp_direct~q\,
	combout => \nios|R_src1[0]~36_combout\);

-- Location: FF_X14_Y11_N25
\nios|E_src1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|R_src1[0]~36_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_src1\(0));

-- Location: LCCOMB_X21_Y12_N16
\nios|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Add1~0_combout\ = (\nios|E_src2\(0) & (\nios|E_src1\(0) $ (VCC))) # (!\nios|E_src2\(0) & ((\nios|E_src1\(0)) # (GND)))
-- \nios|Add1~1\ = CARRY((\nios|E_src1\(0)) # (!\nios|E_src2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src2\(0),
	datab => \nios|E_src1\(0),
	datad => VCC,
	combout => \nios|Add1~0_combout\,
	cout => \nios|Add1~1\);

-- Location: LCCOMB_X21_Y12_N18
\nios|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Add1~2_combout\ = (\nios|E_src2\(1) & ((\nios|E_src1\(1) & (!\nios|Add1~1\)) # (!\nios|E_src1\(1) & ((\nios|Add1~1\) # (GND))))) # (!\nios|E_src2\(1) & ((\nios|E_src1\(1) & (\nios|Add1~1\ & VCC)) # (!\nios|E_src1\(1) & (!\nios|Add1~1\))))
-- \nios|Add1~3\ = CARRY((\nios|E_src2\(1) & ((!\nios|Add1~1\) # (!\nios|E_src1\(1)))) # (!\nios|E_src2\(1) & (!\nios|E_src1\(1) & !\nios|Add1~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src2\(1),
	datab => \nios|E_src1\(1),
	datad => VCC,
	cin => \nios|Add1~1\,
	combout => \nios|Add1~2_combout\,
	cout => \nios|Add1~3\);

-- Location: LCCOMB_X21_Y12_N20
\nios|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Add1~4_combout\ = ((\nios|E_src2\(2) $ (\nios|E_src1\(2) $ (\nios|Add1~3\)))) # (GND)
-- \nios|Add1~5\ = CARRY((\nios|E_src2\(2) & (\nios|E_src1\(2) & !\nios|Add1~3\)) # (!\nios|E_src2\(2) & ((\nios|E_src1\(2)) # (!\nios|Add1~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src2\(2),
	datab => \nios|E_src1\(2),
	datad => VCC,
	cin => \nios|Add1~3\,
	combout => \nios|Add1~4_combout\,
	cout => \nios|Add1~5\);

-- Location: LCCOMB_X21_Y12_N22
\nios|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Add1~6_combout\ = (\nios|E_src1\(3) & ((\nios|E_src2\(3) & (!\nios|Add1~5\)) # (!\nios|E_src2\(3) & (\nios|Add1~5\ & VCC)))) # (!\nios|E_src1\(3) & ((\nios|E_src2\(3) & ((\nios|Add1~5\) # (GND))) # (!\nios|E_src2\(3) & (!\nios|Add1~5\))))
-- \nios|Add1~7\ = CARRY((\nios|E_src1\(3) & (\nios|E_src2\(3) & !\nios|Add1~5\)) # (!\nios|E_src1\(3) & ((\nios|E_src2\(3)) # (!\nios|Add1~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src1\(3),
	datab => \nios|E_src2\(3),
	datad => VCC,
	cin => \nios|Add1~5\,
	combout => \nios|Add1~6_combout\,
	cout => \nios|Add1~7\);

-- Location: LCCOMB_X21_Y12_N24
\nios|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Add1~8_combout\ = ((\nios|E_src2\(4) $ (\nios|E_src1\(4) $ (\nios|Add1~7\)))) # (GND)
-- \nios|Add1~9\ = CARRY((\nios|E_src2\(4) & (\nios|E_src1\(4) & !\nios|Add1~7\)) # (!\nios|E_src2\(4) & ((\nios|E_src1\(4)) # (!\nios|Add1~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src2\(4),
	datab => \nios|E_src1\(4),
	datad => VCC,
	cin => \nios|Add1~7\,
	combout => \nios|Add1~8_combout\,
	cout => \nios|Add1~9\);

-- Location: LCCOMB_X21_Y12_N26
\nios|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Add1~10_combout\ = (\nios|E_src2\(5) & ((\nios|E_src1\(5) & (!\nios|Add1~9\)) # (!\nios|E_src1\(5) & ((\nios|Add1~9\) # (GND))))) # (!\nios|E_src2\(5) & ((\nios|E_src1\(5) & (\nios|Add1~9\ & VCC)) # (!\nios|E_src1\(5) & (!\nios|Add1~9\))))
-- \nios|Add1~11\ = CARRY((\nios|E_src2\(5) & ((!\nios|Add1~9\) # (!\nios|E_src1\(5)))) # (!\nios|E_src2\(5) & (!\nios|E_src1\(5) & !\nios|Add1~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src2\(5),
	datab => \nios|E_src1\(5),
	datad => VCC,
	cin => \nios|Add1~9\,
	combout => \nios|Add1~10_combout\,
	cout => \nios|Add1~11\);

-- Location: LCCOMB_X21_Y12_N28
\nios|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Add1~12_combout\ = ((\nios|E_src2\(6) $ (\nios|E_src1\(6) $ (\nios|Add1~11\)))) # (GND)
-- \nios|Add1~13\ = CARRY((\nios|E_src2\(6) & (\nios|E_src1\(6) & !\nios|Add1~11\)) # (!\nios|E_src2\(6) & ((\nios|E_src1\(6)) # (!\nios|Add1~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src2\(6),
	datab => \nios|E_src1\(6),
	datad => VCC,
	cin => \nios|Add1~11\,
	combout => \nios|Add1~12_combout\,
	cout => \nios|Add1~13\);

-- Location: LCCOMB_X21_Y12_N30
\nios|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Add1~14_combout\ = (\nios|E_src1\(7) & ((\nios|E_src2\(7) & (!\nios|Add1~13\)) # (!\nios|E_src2\(7) & (\nios|Add1~13\ & VCC)))) # (!\nios|E_src1\(7) & ((\nios|E_src2\(7) & ((\nios|Add1~13\) # (GND))) # (!\nios|E_src2\(7) & (!\nios|Add1~13\))))
-- \nios|Add1~15\ = CARRY((\nios|E_src1\(7) & (\nios|E_src2\(7) & !\nios|Add1~13\)) # (!\nios|E_src1\(7) & ((\nios|E_src2\(7)) # (!\nios|Add1~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src1\(7),
	datab => \nios|E_src2\(7),
	datad => VCC,
	cin => \nios|Add1~13\,
	combout => \nios|Add1~14_combout\,
	cout => \nios|Add1~15\);

-- Location: LCCOMB_X21_Y11_N0
\nios|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Add1~16_combout\ = ((\nios|E_src2\(8) $ (\nios|E_src1\(8) $ (\nios|Add1~15\)))) # (GND)
-- \nios|Add1~17\ = CARRY((\nios|E_src2\(8) & (\nios|E_src1\(8) & !\nios|Add1~15\)) # (!\nios|E_src2\(8) & ((\nios|E_src1\(8)) # (!\nios|Add1~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src2\(8),
	datab => \nios|E_src1\(8),
	datad => VCC,
	cin => \nios|Add1~15\,
	combout => \nios|Add1~16_combout\,
	cout => \nios|Add1~17\);

-- Location: LCCOMB_X21_Y11_N2
\nios|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Add1~18_combout\ = (\nios|E_src2\(9) & ((\nios|E_src1\(9) & (!\nios|Add1~17\)) # (!\nios|E_src1\(9) & ((\nios|Add1~17\) # (GND))))) # (!\nios|E_src2\(9) & ((\nios|E_src1\(9) & (\nios|Add1~17\ & VCC)) # (!\nios|E_src1\(9) & (!\nios|Add1~17\))))
-- \nios|Add1~19\ = CARRY((\nios|E_src2\(9) & ((!\nios|Add1~17\) # (!\nios|E_src1\(9)))) # (!\nios|E_src2\(9) & (!\nios|E_src1\(9) & !\nios|Add1~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src2\(9),
	datab => \nios|E_src1\(9),
	datad => VCC,
	cin => \nios|Add1~17\,
	combout => \nios|Add1~18_combout\,
	cout => \nios|Add1~19\);

-- Location: LCCOMB_X21_Y11_N4
\nios|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Add1~20_combout\ = ((\nios|E_src2\(10) $ (\nios|E_src1\(10) $ (\nios|Add1~19\)))) # (GND)
-- \nios|Add1~21\ = CARRY((\nios|E_src2\(10) & (\nios|E_src1\(10) & !\nios|Add1~19\)) # (!\nios|E_src2\(10) & ((\nios|E_src1\(10)) # (!\nios|Add1~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src2\(10),
	datab => \nios|E_src1\(10),
	datad => VCC,
	cin => \nios|Add1~19\,
	combout => \nios|Add1~20_combout\,
	cout => \nios|Add1~21\);

-- Location: LCCOMB_X21_Y11_N6
\nios|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Add1~22_combout\ = (\nios|E_src2\(11) & ((\nios|E_src1\(11) & (!\nios|Add1~21\)) # (!\nios|E_src1\(11) & ((\nios|Add1~21\) # (GND))))) # (!\nios|E_src2\(11) & ((\nios|E_src1\(11) & (\nios|Add1~21\ & VCC)) # (!\nios|E_src1\(11) & (!\nios|Add1~21\))))
-- \nios|Add1~23\ = CARRY((\nios|E_src2\(11) & ((!\nios|Add1~21\) # (!\nios|E_src1\(11)))) # (!\nios|E_src2\(11) & (!\nios|E_src1\(11) & !\nios|Add1~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src2\(11),
	datab => \nios|E_src1\(11),
	datad => VCC,
	cin => \nios|Add1~21\,
	combout => \nios|Add1~22_combout\,
	cout => \nios|Add1~23\);

-- Location: LCCOMB_X21_Y11_N8
\nios|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Add1~24_combout\ = ((\nios|E_src2\(12) $ (\nios|E_src1\(12) $ (\nios|Add1~23\)))) # (GND)
-- \nios|Add1~25\ = CARRY((\nios|E_src2\(12) & (\nios|E_src1\(12) & !\nios|Add1~23\)) # (!\nios|E_src2\(12) & ((\nios|E_src1\(12)) # (!\nios|Add1~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src2\(12),
	datab => \nios|E_src1\(12),
	datad => VCC,
	cin => \nios|Add1~23\,
	combout => \nios|Add1~24_combout\,
	cout => \nios|Add1~25\);

-- Location: LCCOMB_X21_Y11_N10
\nios|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Add1~26_combout\ = (\nios|E_src1\(13) & ((\nios|E_src2\(13) & (!\nios|Add1~25\)) # (!\nios|E_src2\(13) & (\nios|Add1~25\ & VCC)))) # (!\nios|E_src1\(13) & ((\nios|E_src2\(13) & ((\nios|Add1~25\) # (GND))) # (!\nios|E_src2\(13) & (!\nios|Add1~25\))))
-- \nios|Add1~27\ = CARRY((\nios|E_src1\(13) & (\nios|E_src2\(13) & !\nios|Add1~25\)) # (!\nios|E_src1\(13) & ((\nios|E_src2\(13)) # (!\nios|Add1~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src1\(13),
	datab => \nios|E_src2\(13),
	datad => VCC,
	cin => \nios|Add1~25\,
	combout => \nios|Add1~26_combout\,
	cout => \nios|Add1~27\);

-- Location: LCCOMB_X21_Y11_N12
\nios|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Add1~28_combout\ = ((\nios|E_src2\(14) $ (\nios|E_src1\(14) $ (\nios|Add1~27\)))) # (GND)
-- \nios|Add1~29\ = CARRY((\nios|E_src2\(14) & (\nios|E_src1\(14) & !\nios|Add1~27\)) # (!\nios|E_src2\(14) & ((\nios|E_src1\(14)) # (!\nios|Add1~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src2\(14),
	datab => \nios|E_src1\(14),
	datad => VCC,
	cin => \nios|Add1~27\,
	combout => \nios|Add1~28_combout\,
	cout => \nios|Add1~29\);

-- Location: LCCOMB_X22_Y12_N16
\nios|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Add2~0_combout\ = (\nios|E_src1\(0) & (\nios|E_src2\(0) $ (VCC))) # (!\nios|E_src1\(0) & (\nios|E_src2\(0) & VCC))
-- \nios|Add2~1\ = CARRY((\nios|E_src1\(0) & \nios|E_src2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src1\(0),
	datab => \nios|E_src2\(0),
	datad => VCC,
	combout => \nios|Add2~0_combout\,
	cout => \nios|Add2~1\);

-- Location: LCCOMB_X22_Y12_N18
\nios|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Add2~2_combout\ = (\nios|E_src2\(1) & ((\nios|E_src1\(1) & (\nios|Add2~1\ & VCC)) # (!\nios|E_src1\(1) & (!\nios|Add2~1\)))) # (!\nios|E_src2\(1) & ((\nios|E_src1\(1) & (!\nios|Add2~1\)) # (!\nios|E_src1\(1) & ((\nios|Add2~1\) # (GND)))))
-- \nios|Add2~3\ = CARRY((\nios|E_src2\(1) & (!\nios|E_src1\(1) & !\nios|Add2~1\)) # (!\nios|E_src2\(1) & ((!\nios|Add2~1\) # (!\nios|E_src1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src2\(1),
	datab => \nios|E_src1\(1),
	datad => VCC,
	cin => \nios|Add2~1\,
	combout => \nios|Add2~2_combout\,
	cout => \nios|Add2~3\);

-- Location: LCCOMB_X22_Y12_N20
\nios|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Add2~4_combout\ = ((\nios|E_src1\(2) $ (\nios|E_src2\(2) $ (!\nios|Add2~3\)))) # (GND)
-- \nios|Add2~5\ = CARRY((\nios|E_src1\(2) & ((\nios|E_src2\(2)) # (!\nios|Add2~3\))) # (!\nios|E_src1\(2) & (\nios|E_src2\(2) & !\nios|Add2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src1\(2),
	datab => \nios|E_src2\(2),
	datad => VCC,
	cin => \nios|Add2~3\,
	combout => \nios|Add2~4_combout\,
	cout => \nios|Add2~5\);

-- Location: LCCOMB_X22_Y12_N22
\nios|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Add2~6_combout\ = (\nios|E_src1\(3) & ((\nios|E_src2\(3) & (\nios|Add2~5\ & VCC)) # (!\nios|E_src2\(3) & (!\nios|Add2~5\)))) # (!\nios|E_src1\(3) & ((\nios|E_src2\(3) & (!\nios|Add2~5\)) # (!\nios|E_src2\(3) & ((\nios|Add2~5\) # (GND)))))
-- \nios|Add2~7\ = CARRY((\nios|E_src1\(3) & (!\nios|E_src2\(3) & !\nios|Add2~5\)) # (!\nios|E_src1\(3) & ((!\nios|Add2~5\) # (!\nios|E_src2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src1\(3),
	datab => \nios|E_src2\(3),
	datad => VCC,
	cin => \nios|Add2~5\,
	combout => \nios|Add2~6_combout\,
	cout => \nios|Add2~7\);

-- Location: LCCOMB_X22_Y12_N24
\nios|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Add2~8_combout\ = ((\nios|E_src2\(4) $ (\nios|E_src1\(4) $ (!\nios|Add2~7\)))) # (GND)
-- \nios|Add2~9\ = CARRY((\nios|E_src2\(4) & ((\nios|E_src1\(4)) # (!\nios|Add2~7\))) # (!\nios|E_src2\(4) & (\nios|E_src1\(4) & !\nios|Add2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src2\(4),
	datab => \nios|E_src1\(4),
	datad => VCC,
	cin => \nios|Add2~7\,
	combout => \nios|Add2~8_combout\,
	cout => \nios|Add2~9\);

-- Location: LCCOMB_X22_Y12_N26
\nios|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Add2~10_combout\ = (\nios|E_src1\(5) & ((\nios|E_src2\(5) & (\nios|Add2~9\ & VCC)) # (!\nios|E_src2\(5) & (!\nios|Add2~9\)))) # (!\nios|E_src1\(5) & ((\nios|E_src2\(5) & (!\nios|Add2~9\)) # (!\nios|E_src2\(5) & ((\nios|Add2~9\) # (GND)))))
-- \nios|Add2~11\ = CARRY((\nios|E_src1\(5) & (!\nios|E_src2\(5) & !\nios|Add2~9\)) # (!\nios|E_src1\(5) & ((!\nios|Add2~9\) # (!\nios|E_src2\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src1\(5),
	datab => \nios|E_src2\(5),
	datad => VCC,
	cin => \nios|Add2~9\,
	combout => \nios|Add2~10_combout\,
	cout => \nios|Add2~11\);

-- Location: LCCOMB_X22_Y12_N28
\nios|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Add2~12_combout\ = ((\nios|E_src1\(6) $ (\nios|E_src2\(6) $ (!\nios|Add2~11\)))) # (GND)
-- \nios|Add2~13\ = CARRY((\nios|E_src1\(6) & ((\nios|E_src2\(6)) # (!\nios|Add2~11\))) # (!\nios|E_src1\(6) & (\nios|E_src2\(6) & !\nios|Add2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src1\(6),
	datab => \nios|E_src2\(6),
	datad => VCC,
	cin => \nios|Add2~11\,
	combout => \nios|Add2~12_combout\,
	cout => \nios|Add2~13\);

-- Location: LCCOMB_X22_Y12_N30
\nios|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Add2~14_combout\ = (\nios|E_src2\(7) & ((\nios|E_src1\(7) & (\nios|Add2~13\ & VCC)) # (!\nios|E_src1\(7) & (!\nios|Add2~13\)))) # (!\nios|E_src2\(7) & ((\nios|E_src1\(7) & (!\nios|Add2~13\)) # (!\nios|E_src1\(7) & ((\nios|Add2~13\) # (GND)))))
-- \nios|Add2~15\ = CARRY((\nios|E_src2\(7) & (!\nios|E_src1\(7) & !\nios|Add2~13\)) # (!\nios|E_src2\(7) & ((!\nios|Add2~13\) # (!\nios|E_src1\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src2\(7),
	datab => \nios|E_src1\(7),
	datad => VCC,
	cin => \nios|Add2~13\,
	combout => \nios|Add2~14_combout\,
	cout => \nios|Add2~15\);

-- Location: LCCOMB_X22_Y11_N0
\nios|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Add2~16_combout\ = ((\nios|E_src1\(8) $ (\nios|E_src2\(8) $ (!\nios|Add2~15\)))) # (GND)
-- \nios|Add2~17\ = CARRY((\nios|E_src1\(8) & ((\nios|E_src2\(8)) # (!\nios|Add2~15\))) # (!\nios|E_src1\(8) & (\nios|E_src2\(8) & !\nios|Add2~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src1\(8),
	datab => \nios|E_src2\(8),
	datad => VCC,
	cin => \nios|Add2~15\,
	combout => \nios|Add2~16_combout\,
	cout => \nios|Add2~17\);

-- Location: LCCOMB_X22_Y11_N2
\nios|Add2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Add2~18_combout\ = (\nios|E_src1\(9) & ((\nios|E_src2\(9) & (\nios|Add2~17\ & VCC)) # (!\nios|E_src2\(9) & (!\nios|Add2~17\)))) # (!\nios|E_src1\(9) & ((\nios|E_src2\(9) & (!\nios|Add2~17\)) # (!\nios|E_src2\(9) & ((\nios|Add2~17\) # (GND)))))
-- \nios|Add2~19\ = CARRY((\nios|E_src1\(9) & (!\nios|E_src2\(9) & !\nios|Add2~17\)) # (!\nios|E_src1\(9) & ((!\nios|Add2~17\) # (!\nios|E_src2\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src1\(9),
	datab => \nios|E_src2\(9),
	datad => VCC,
	cin => \nios|Add2~17\,
	combout => \nios|Add2~18_combout\,
	cout => \nios|Add2~19\);

-- Location: LCCOMB_X22_Y11_N4
\nios|Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Add2~20_combout\ = ((\nios|E_src2\(10) $ (\nios|E_src1\(10) $ (!\nios|Add2~19\)))) # (GND)
-- \nios|Add2~21\ = CARRY((\nios|E_src2\(10) & ((\nios|E_src1\(10)) # (!\nios|Add2~19\))) # (!\nios|E_src2\(10) & (\nios|E_src1\(10) & !\nios|Add2~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src2\(10),
	datab => \nios|E_src1\(10),
	datad => VCC,
	cin => \nios|Add2~19\,
	combout => \nios|Add2~20_combout\,
	cout => \nios|Add2~21\);

-- Location: LCCOMB_X22_Y11_N6
\nios|Add2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Add2~22_combout\ = (\nios|E_src1\(11) & ((\nios|E_src2\(11) & (\nios|Add2~21\ & VCC)) # (!\nios|E_src2\(11) & (!\nios|Add2~21\)))) # (!\nios|E_src1\(11) & ((\nios|E_src2\(11) & (!\nios|Add2~21\)) # (!\nios|E_src2\(11) & ((\nios|Add2~21\) # (GND)))))
-- \nios|Add2~23\ = CARRY((\nios|E_src1\(11) & (!\nios|E_src2\(11) & !\nios|Add2~21\)) # (!\nios|E_src1\(11) & ((!\nios|Add2~21\) # (!\nios|E_src2\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src1\(11),
	datab => \nios|E_src2\(11),
	datad => VCC,
	cin => \nios|Add2~21\,
	combout => \nios|Add2~22_combout\,
	cout => \nios|Add2~23\);

-- Location: LCCOMB_X22_Y11_N8
\nios|Add2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Add2~24_combout\ = ((\nios|E_src2\(12) $ (\nios|E_src1\(12) $ (!\nios|Add2~23\)))) # (GND)
-- \nios|Add2~25\ = CARRY((\nios|E_src2\(12) & ((\nios|E_src1\(12)) # (!\nios|Add2~23\))) # (!\nios|E_src2\(12) & (\nios|E_src1\(12) & !\nios|Add2~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src2\(12),
	datab => \nios|E_src1\(12),
	datad => VCC,
	cin => \nios|Add2~23\,
	combout => \nios|Add2~24_combout\,
	cout => \nios|Add2~25\);

-- Location: LCCOMB_X22_Y11_N10
\nios|Add2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Add2~26_combout\ = (\nios|E_src1\(13) & ((\nios|E_src2\(13) & (\nios|Add2~25\ & VCC)) # (!\nios|E_src2\(13) & (!\nios|Add2~25\)))) # (!\nios|E_src1\(13) & ((\nios|E_src2\(13) & (!\nios|Add2~25\)) # (!\nios|E_src2\(13) & ((\nios|Add2~25\) # (GND)))))
-- \nios|Add2~27\ = CARRY((\nios|E_src1\(13) & (!\nios|E_src2\(13) & !\nios|Add2~25\)) # (!\nios|E_src1\(13) & ((!\nios|Add2~25\) # (!\nios|E_src2\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src1\(13),
	datab => \nios|E_src2\(13),
	datad => VCC,
	cin => \nios|Add2~25\,
	combout => \nios|Add2~26_combout\,
	cout => \nios|Add2~27\);

-- Location: LCCOMB_X22_Y11_N12
\nios|Add2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Add2~28_combout\ = ((\nios|E_src2\(14) $ (\nios|E_src1\(14) $ (!\nios|Add2~27\)))) # (GND)
-- \nios|Add2~29\ = CARRY((\nios|E_src2\(14) & ((\nios|E_src1\(14)) # (!\nios|Add2~27\))) # (!\nios|E_src2\(14) & (\nios|E_src1\(14) & !\nios|Add2~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src2\(14),
	datab => \nios|E_src1\(14),
	datad => VCC,
	cin => \nios|Add2~27\,
	combout => \nios|Add2~28_combout\,
	cout => \nios|Add2~29\);

-- Location: LCCOMB_X22_Y8_N12
\nios|F_pc[12]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_pc[12]~0_combout\ = (\nios|E_alu_sub~q\ & (\nios|Add1~28_combout\)) # (!\nios|E_alu_sub~q\ & ((\nios|Add2~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|Add1~28_combout\,
	datab => \nios|Add2~28_combout\,
	datad => \nios|E_alu_sub~q\,
	combout => \nios|F_pc[12]~0_combout\);

-- Location: FF_X22_Y8_N13
\nios|F_pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|F_pc[12]~0_combout\,
	asdata => \nios|F_pc_plus_one[12]~24_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios|ALT_INV_W_status_reg_pie_inst_nxt~4_combout\,
	sload => \nios|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \nios|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|F_pc\(12));

-- Location: LCCOMB_X23_Y8_N12
\nios|F_pc_plus_one[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_pc_plus_one[6]~12_combout\ = (\nios|F_pc\(6) & (\nios|F_pc_plus_one[5]~11\ $ (GND))) # (!\nios|F_pc\(6) & (!\nios|F_pc_plus_one[5]~11\ & VCC))
-- \nios|F_pc_plus_one[6]~13\ = CARRY((\nios|F_pc\(6) & !\nios|F_pc_plus_one[5]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios|F_pc\(6),
	datad => VCC,
	cin => \nios|F_pc_plus_one[5]~11\,
	combout => \nios|F_pc_plus_one[6]~12_combout\,
	cout => \nios|F_pc_plus_one[6]~13\);

-- Location: LCCOMB_X23_Y8_N14
\nios|F_pc_plus_one[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_pc_plus_one[7]~14_combout\ = (\nios|F_pc\(7) & (!\nios|F_pc_plus_one[6]~13\)) # (!\nios|F_pc\(7) & ((\nios|F_pc_plus_one[6]~13\) # (GND)))
-- \nios|F_pc_plus_one[7]~15\ = CARRY((!\nios|F_pc_plus_one[6]~13\) # (!\nios|F_pc\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|F_pc\(7),
	datad => VCC,
	cin => \nios|F_pc_plus_one[6]~13\,
	combout => \nios|F_pc_plus_one[7]~14_combout\,
	cout => \nios|F_pc_plus_one[7]~15\);

-- Location: LCCOMB_X23_Y8_N16
\nios|F_pc_plus_one[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_pc_plus_one[8]~16_combout\ = (\nios|F_pc\(8) & (\nios|F_pc_plus_one[7]~15\ $ (GND))) # (!\nios|F_pc\(8) & (!\nios|F_pc_plus_one[7]~15\ & VCC))
-- \nios|F_pc_plus_one[8]~17\ = CARRY((\nios|F_pc\(8) & !\nios|F_pc_plus_one[7]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios|F_pc\(8),
	datad => VCC,
	cin => \nios|F_pc_plus_one[7]~15\,
	combout => \nios|F_pc_plus_one[8]~16_combout\,
	cout => \nios|F_pc_plus_one[8]~17\);

-- Location: LCCOMB_X23_Y8_N18
\nios|F_pc_plus_one[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_pc_plus_one[9]~18_combout\ = (\nios|F_pc\(9) & (!\nios|F_pc_plus_one[8]~17\)) # (!\nios|F_pc\(9) & ((\nios|F_pc_plus_one[8]~17\) # (GND)))
-- \nios|F_pc_plus_one[9]~19\ = CARRY((!\nios|F_pc_plus_one[8]~17\) # (!\nios|F_pc\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|F_pc\(9),
	datad => VCC,
	cin => \nios|F_pc_plus_one[8]~17\,
	combout => \nios|F_pc_plus_one[9]~18_combout\,
	cout => \nios|F_pc_plus_one[9]~19\);

-- Location: LCCOMB_X22_Y7_N30
\nios|F_pc_no_crst_nxt[9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_pc_no_crst_nxt[9]~10_combout\ = (!\nios|R_ctrl_exception~q\ & ((\nios|R_ctrl_break~q\) # ((\nios|F_pc_sel_nxt~0_combout\) # (\nios|F_pc_plus_one[9]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_ctrl_exception~q\,
	datab => \nios|R_ctrl_break~q\,
	datac => \nios|F_pc_sel_nxt~0_combout\,
	datad => \nios|F_pc_plus_one[9]~18_combout\,
	combout => \nios|F_pc_no_crst_nxt[9]~10_combout\);

-- Location: LCCOMB_X22_Y7_N16
\nios|F_pc_no_crst_nxt[9]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_pc_no_crst_nxt[9]~8_combout\ = (\nios|F_pc_no_crst_nxt[9]~10_combout\ & ((\nios|E_arith_result[11]~0_combout\) # ((\nios|R_ctrl_break~q\) # (!\nios|F_pc_sel_nxt.10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_arith_result[11]~0_combout\,
	datab => \nios|F_pc_sel_nxt.10~0_combout\,
	datac => \nios|F_pc_no_crst_nxt[9]~10_combout\,
	datad => \nios|R_ctrl_break~q\,
	combout => \nios|F_pc_no_crst_nxt[9]~8_combout\);

-- Location: FF_X22_Y7_N17
\nios|F_pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|F_pc_no_crst_nxt[9]~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|F_pc\(9));

-- Location: LCCOMB_X23_Y8_N20
\nios|F_pc_plus_one[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_pc_plus_one[10]~20_combout\ = (\nios|F_pc\(10) & (\nios|F_pc_plus_one[9]~19\ $ (GND))) # (!\nios|F_pc\(10) & (!\nios|F_pc_plus_one[9]~19\ & VCC))
-- \nios|F_pc_plus_one[10]~21\ = CARRY((\nios|F_pc\(10) & !\nios|F_pc_plus_one[9]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|F_pc\(10),
	datad => VCC,
	cin => \nios|F_pc_plus_one[9]~19\,
	combout => \nios|F_pc_plus_one[10]~20_combout\,
	cout => \nios|F_pc_plus_one[10]~21\);

-- Location: LCCOMB_X23_Y8_N22
\nios|F_pc_plus_one[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_pc_plus_one[11]~22_combout\ = (\nios|F_pc\(11) & (!\nios|F_pc_plus_one[10]~21\)) # (!\nios|F_pc\(11) & ((\nios|F_pc_plus_one[10]~21\) # (GND)))
-- \nios|F_pc_plus_one[11]~23\ = CARRY((!\nios|F_pc_plus_one[10]~21\) # (!\nios|F_pc\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios|F_pc\(11),
	datad => VCC,
	cin => \nios|F_pc_plus_one[10]~21\,
	combout => \nios|F_pc_plus_one[11]~22_combout\,
	cout => \nios|F_pc_plus_one[11]~23\);

-- Location: LCCOMB_X23_Y8_N24
\nios|F_pc_plus_one[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_pc_plus_one[12]~24_combout\ = (\nios|F_pc\(12) & (\nios|F_pc_plus_one[11]~23\ $ (GND))) # (!\nios|F_pc\(12) & (!\nios|F_pc_plus_one[11]~23\ & VCC))
-- \nios|F_pc_plus_one[12]~25\ = CARRY((\nios|F_pc\(12) & !\nios|F_pc_plus_one[11]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios|F_pc\(12),
	datad => VCC,
	cin => \nios|F_pc_plus_one[11]~23\,
	combout => \nios|F_pc_plus_one[12]~24_combout\,
	cout => \nios|F_pc_plus_one[12]~25\);

-- Location: FF_X19_Y11_N3
\nios|E_src1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_src1[14]~2_combout\,
	asdata => \nios|F_pc_plus_one[12]~24_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|R_src1~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_src1\(14));

-- Location: LCCOMB_X22_Y11_N14
\nios|Add2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Add2~30_combout\ = (\nios|E_src2\(15) & ((\nios|E_src1\(15) & (\nios|Add2~29\ & VCC)) # (!\nios|E_src1\(15) & (!\nios|Add2~29\)))) # (!\nios|E_src2\(15) & ((\nios|E_src1\(15) & (!\nios|Add2~29\)) # (!\nios|E_src1\(15) & ((\nios|Add2~29\) # (GND)))))
-- \nios|Add2~31\ = CARRY((\nios|E_src2\(15) & (!\nios|E_src1\(15) & !\nios|Add2~29\)) # (!\nios|E_src2\(15) & ((!\nios|Add2~29\) # (!\nios|E_src1\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src2\(15),
	datab => \nios|E_src1\(15),
	datad => VCC,
	cin => \nios|Add2~29\,
	combout => \nios|Add2~30_combout\,
	cout => \nios|Add2~31\);

-- Location: LCCOMB_X22_Y7_N26
\nios|E_arith_result[15]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_arith_result[15]~4_combout\ = (\nios|E_alu_sub~q\ & ((\nios|Add1~30_combout\))) # (!\nios|E_alu_sub~q\ & (\nios|Add2~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_alu_sub~q\,
	datac => \nios|Add2~30_combout\,
	datad => \nios|Add1~30_combout\,
	combout => \nios|E_arith_result[15]~4_combout\);

-- Location: LCCOMB_X23_Y8_N26
\nios|F_pc_plus_one[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_pc_plus_one[13]~26_combout\ = (\nios|F_pc\(13) & ((\nios|F_pc_plus_one[12]~25\) # (GND))) # (!\nios|F_pc\(13) & (!\nios|F_pc_plus_one[12]~25\))
-- \nios|F_pc_plus_one[13]~27\ = CARRY((\nios|F_pc\(13)) # (!\nios|F_pc_plus_one[12]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios|F_pc\(13),
	datad => VCC,
	cin => \nios|F_pc_plus_one[12]~25\,
	combout => \nios|F_pc_plus_one[13]~26_combout\,
	cout => \nios|F_pc_plus_one[13]~27\);

-- Location: LCCOMB_X22_Y7_N28
\nios|F_pc_no_crst_nxt[13]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_pc_no_crst_nxt[13]~9_combout\ = (!\nios|R_ctrl_break~q\ & (\nios|F_pc_plus_one[13]~26_combout\ & ((\nios|R_ctrl_exception~q\) # (!\nios|F_pc_sel_nxt~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_ctrl_exception~q\,
	datab => \nios|R_ctrl_break~q\,
	datac => \nios|F_pc_sel_nxt~0_combout\,
	datad => \nios|F_pc_plus_one[13]~26_combout\,
	combout => \nios|F_pc_no_crst_nxt[13]~9_combout\);

-- Location: LCCOMB_X22_Y7_N6
\nios|F_pc_no_crst_nxt[13]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_pc_no_crst_nxt[13]~7_combout\ = (!\nios|R_ctrl_exception~q\ & (!\nios|F_pc_no_crst_nxt[13]~9_combout\ & ((!\nios|E_arith_result[15]~4_combout\) # (!\nios|F_pc_sel_nxt.10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_ctrl_exception~q\,
	datab => \nios|F_pc_sel_nxt.10~0_combout\,
	datac => \nios|E_arith_result[15]~4_combout\,
	datad => \nios|F_pc_no_crst_nxt[13]~9_combout\,
	combout => \nios|F_pc_no_crst_nxt[13]~7_combout\);

-- Location: FF_X22_Y7_N7
\nios|F_pc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|F_pc_no_crst_nxt[13]~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|F_pc\(13));

-- Location: LCCOMB_X23_Y8_N28
\nios|F_pc_plus_one[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_pc_plus_one[14]~28_combout\ = \nios|F_pc_plus_one[13]~27\ $ (!\nios|F_pc\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \nios|F_pc\(14),
	cin => \nios|F_pc_plus_one[13]~27\,
	combout => \nios|F_pc_plus_one[14]~28_combout\);

-- Location: FF_X19_Y11_N1
\nios|E_src1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_src1[16]~0_combout\,
	asdata => \nios|F_pc_plus_one[14]~28_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|R_src1~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_src1\(16));

-- Location: LCCOMB_X22_Y11_N16
\nios|Add2~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Add2~32_combout\ = ((\nios|E_src2\(16) $ (\nios|E_src1\(16) $ (!\nios|Add2~31\)))) # (GND)
-- \nios|Add2~33\ = CARRY((\nios|E_src2\(16) & ((\nios|E_src1\(16)) # (!\nios|Add2~31\))) # (!\nios|E_src2\(16) & (\nios|E_src1\(16) & !\nios|Add2~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src2\(16),
	datab => \nios|E_src1\(16),
	datad => VCC,
	cin => \nios|Add2~31\,
	combout => \nios|Add2~32_combout\,
	cout => \nios|Add2~33\);

-- Location: LCCOMB_X22_Y11_N18
\nios|Add2~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Add2~34_combout\ = (\nios|E_src1\(17) & ((\nios|E_src2\(17) & (\nios|Add2~33\ & VCC)) # (!\nios|E_src2\(17) & (!\nios|Add2~33\)))) # (!\nios|E_src1\(17) & ((\nios|E_src2\(17) & (!\nios|Add2~33\)) # (!\nios|E_src2\(17) & ((\nios|Add2~33\) # (GND)))))
-- \nios|Add2~35\ = CARRY((\nios|E_src1\(17) & (!\nios|E_src2\(17) & !\nios|Add2~33\)) # (!\nios|E_src1\(17) & ((!\nios|Add2~33\) # (!\nios|E_src2\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src1\(17),
	datab => \nios|E_src2\(17),
	datad => VCC,
	cin => \nios|Add2~33\,
	combout => \nios|Add2~34_combout\,
	cout => \nios|Add2~35\);

-- Location: LCCOMB_X22_Y11_N20
\nios|Add2~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Add2~36_combout\ = ((\nios|E_src1\(18) $ (\nios|E_src2\(18) $ (!\nios|Add2~35\)))) # (GND)
-- \nios|Add2~37\ = CARRY((\nios|E_src1\(18) & ((\nios|E_src2\(18)) # (!\nios|Add2~35\))) # (!\nios|E_src1\(18) & (\nios|E_src2\(18) & !\nios|Add2~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src1\(18),
	datab => \nios|E_src2\(18),
	datad => VCC,
	cin => \nios|Add2~35\,
	combout => \nios|Add2~36_combout\,
	cout => \nios|Add2~37\);

-- Location: LCCOMB_X22_Y11_N22
\nios|Add2~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Add2~38_combout\ = (\nios|E_src1\(19) & ((\nios|E_src2\(19) & (\nios|Add2~37\ & VCC)) # (!\nios|E_src2\(19) & (!\nios|Add2~37\)))) # (!\nios|E_src1\(19) & ((\nios|E_src2\(19) & (!\nios|Add2~37\)) # (!\nios|E_src2\(19) & ((\nios|Add2~37\) # (GND)))))
-- \nios|Add2~39\ = CARRY((\nios|E_src1\(19) & (!\nios|E_src2\(19) & !\nios|Add2~37\)) # (!\nios|E_src1\(19) & ((!\nios|Add2~37\) # (!\nios|E_src2\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src1\(19),
	datab => \nios|E_src2\(19),
	datad => VCC,
	cin => \nios|Add2~37\,
	combout => \nios|Add2~38_combout\,
	cout => \nios|Add2~39\);

-- Location: LCCOMB_X22_Y11_N24
\nios|Add2~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Add2~40_combout\ = ((\nios|E_src2\(20) $ (\nios|E_src1\(20) $ (!\nios|Add2~39\)))) # (GND)
-- \nios|Add2~41\ = CARRY((\nios|E_src2\(20) & ((\nios|E_src1\(20)) # (!\nios|Add2~39\))) # (!\nios|E_src2\(20) & (\nios|E_src1\(20) & !\nios|Add2~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src2\(20),
	datab => \nios|E_src1\(20),
	datad => VCC,
	cin => \nios|Add2~39\,
	combout => \nios|Add2~40_combout\,
	cout => \nios|Add2~41\);

-- Location: LCCOMB_X22_Y11_N26
\nios|Add2~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Add2~42_combout\ = (\nios|E_src1\(21) & ((\nios|E_src2\(21) & (\nios|Add2~41\ & VCC)) # (!\nios|E_src2\(21) & (!\nios|Add2~41\)))) # (!\nios|E_src1\(21) & ((\nios|E_src2\(21) & (!\nios|Add2~41\)) # (!\nios|E_src2\(21) & ((\nios|Add2~41\) # (GND)))))
-- \nios|Add2~43\ = CARRY((\nios|E_src1\(21) & (!\nios|E_src2\(21) & !\nios|Add2~41\)) # (!\nios|E_src1\(21) & ((!\nios|Add2~41\) # (!\nios|E_src2\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src1\(21),
	datab => \nios|E_src2\(21),
	datad => VCC,
	cin => \nios|Add2~41\,
	combout => \nios|Add2~42_combout\,
	cout => \nios|Add2~43\);

-- Location: LCCOMB_X22_Y11_N28
\nios|Add2~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Add2~44_combout\ = ((\nios|E_src2\(22) $ (\nios|E_src1\(22) $ (!\nios|Add2~43\)))) # (GND)
-- \nios|Add2~45\ = CARRY((\nios|E_src2\(22) & ((\nios|E_src1\(22)) # (!\nios|Add2~43\))) # (!\nios|E_src2\(22) & (\nios|E_src1\(22) & !\nios|Add2~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src2\(22),
	datab => \nios|E_src1\(22),
	datad => VCC,
	cin => \nios|Add2~43\,
	combout => \nios|Add2~44_combout\,
	cout => \nios|Add2~45\);

-- Location: LCCOMB_X22_Y11_N30
\nios|Add2~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Add2~46_combout\ = (\nios|E_src1\(23) & ((\nios|E_src2\(23) & (\nios|Add2~45\ & VCC)) # (!\nios|E_src2\(23) & (!\nios|Add2~45\)))) # (!\nios|E_src1\(23) & ((\nios|E_src2\(23) & (!\nios|Add2~45\)) # (!\nios|E_src2\(23) & ((\nios|Add2~45\) # (GND)))))
-- \nios|Add2~47\ = CARRY((\nios|E_src1\(23) & (!\nios|E_src2\(23) & !\nios|Add2~45\)) # (!\nios|E_src1\(23) & ((!\nios|Add2~45\) # (!\nios|E_src2\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src1\(23),
	datab => \nios|E_src2\(23),
	datad => VCC,
	cin => \nios|Add2~45\,
	combout => \nios|Add2~46_combout\,
	cout => \nios|Add2~47\);

-- Location: LCCOMB_X22_Y10_N0
\nios|Add2~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Add2~48_combout\ = ((\nios|E_src2\(24) $ (\nios|E_src1\(24) $ (!\nios|Add2~47\)))) # (GND)
-- \nios|Add2~49\ = CARRY((\nios|E_src2\(24) & ((\nios|E_src1\(24)) # (!\nios|Add2~47\))) # (!\nios|E_src2\(24) & (\nios|E_src1\(24) & !\nios|Add2~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src2\(24),
	datab => \nios|E_src1\(24),
	datad => VCC,
	cin => \nios|Add2~47\,
	combout => \nios|Add2~48_combout\,
	cout => \nios|Add2~49\);

-- Location: LCCOMB_X22_Y10_N2
\nios|Add2~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Add2~50_combout\ = (\nios|E_src1\(25) & ((\nios|E_src2\(25) & (\nios|Add2~49\ & VCC)) # (!\nios|E_src2\(25) & (!\nios|Add2~49\)))) # (!\nios|E_src1\(25) & ((\nios|E_src2\(25) & (!\nios|Add2~49\)) # (!\nios|E_src2\(25) & ((\nios|Add2~49\) # (GND)))))
-- \nios|Add2~51\ = CARRY((\nios|E_src1\(25) & (!\nios|E_src2\(25) & !\nios|Add2~49\)) # (!\nios|E_src1\(25) & ((!\nios|Add2~49\) # (!\nios|E_src2\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src1\(25),
	datab => \nios|E_src2\(25),
	datad => VCC,
	cin => \nios|Add2~49\,
	combout => \nios|Add2~50_combout\,
	cout => \nios|Add2~51\);

-- Location: LCCOMB_X22_Y10_N4
\nios|Add2~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Add2~52_combout\ = ((\nios|E_src1\(26) $ (\nios|E_src2\(26) $ (!\nios|Add2~51\)))) # (GND)
-- \nios|Add2~53\ = CARRY((\nios|E_src1\(26) & ((\nios|E_src2\(26)) # (!\nios|Add2~51\))) # (!\nios|E_src1\(26) & (\nios|E_src2\(26) & !\nios|Add2~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src1\(26),
	datab => \nios|E_src2\(26),
	datad => VCC,
	cin => \nios|Add2~51\,
	combout => \nios|Add2~52_combout\,
	cout => \nios|Add2~53\);

-- Location: LCCOMB_X22_Y10_N6
\nios|Add2~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Add2~54_combout\ = (\nios|E_src1\(27) & ((\nios|E_src2\(27) & (\nios|Add2~53\ & VCC)) # (!\nios|E_src2\(27) & (!\nios|Add2~53\)))) # (!\nios|E_src1\(27) & ((\nios|E_src2\(27) & (!\nios|Add2~53\)) # (!\nios|E_src2\(27) & ((\nios|Add2~53\) # (GND)))))
-- \nios|Add2~55\ = CARRY((\nios|E_src1\(27) & (!\nios|E_src2\(27) & !\nios|Add2~53\)) # (!\nios|E_src1\(27) & ((!\nios|Add2~53\) # (!\nios|E_src2\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src1\(27),
	datab => \nios|E_src2\(27),
	datad => VCC,
	cin => \nios|Add2~53\,
	combout => \nios|Add2~54_combout\,
	cout => \nios|Add2~55\);

-- Location: LCCOMB_X22_Y10_N8
\nios|Add2~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Add2~56_combout\ = ((\nios|E_src1\(28) $ (\nios|E_src2\(28) $ (!\nios|Add2~55\)))) # (GND)
-- \nios|Add2~57\ = CARRY((\nios|E_src1\(28) & ((\nios|E_src2\(28)) # (!\nios|Add2~55\))) # (!\nios|E_src1\(28) & (\nios|E_src2\(28) & !\nios|Add2~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src1\(28),
	datab => \nios|E_src2\(28),
	datad => VCC,
	cin => \nios|Add2~55\,
	combout => \nios|Add2~56_combout\,
	cout => \nios|Add2~57\);

-- Location: LCCOMB_X22_Y10_N10
\nios|Add2~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Add2~58_combout\ = (\nios|E_src2\(29) & ((\nios|E_src1\(29) & (\nios|Add2~57\ & VCC)) # (!\nios|E_src1\(29) & (!\nios|Add2~57\)))) # (!\nios|E_src2\(29) & ((\nios|E_src1\(29) & (!\nios|Add2~57\)) # (!\nios|E_src1\(29) & ((\nios|Add2~57\) # (GND)))))
-- \nios|Add2~59\ = CARRY((\nios|E_src2\(29) & (!\nios|E_src1\(29) & !\nios|Add2~57\)) # (!\nios|E_src2\(29) & ((!\nios|Add2~57\) # (!\nios|E_src1\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src2\(29),
	datab => \nios|E_src1\(29),
	datad => VCC,
	cin => \nios|Add2~57\,
	combout => \nios|Add2~58_combout\,
	cout => \nios|Add2~59\);

-- Location: LCCOMB_X22_Y10_N12
\nios|Add2~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Add2~60_combout\ = ((\nios|E_src1\(30) $ (\nios|E_src2\(30) $ (!\nios|Add2~59\)))) # (GND)
-- \nios|Add2~61\ = CARRY((\nios|E_src1\(30) & ((\nios|E_src2\(30)) # (!\nios|Add2~59\))) # (!\nios|E_src1\(30) & (\nios|E_src2\(30) & !\nios|Add2~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src1\(30),
	datab => \nios|E_src2\(30),
	datad => VCC,
	cin => \nios|Add2~59\,
	combout => \nios|Add2~60_combout\,
	cout => \nios|Add2~61\);

-- Location: LCCOMB_X22_Y10_N14
\nios|Add2~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Add2~62_combout\ = (\nios|E_arith_src2\(31) & ((\nios|E_arith_src1\(31) & (\nios|Add2~61\ & VCC)) # (!\nios|E_arith_src1\(31) & (!\nios|Add2~61\)))) # (!\nios|E_arith_src2\(31) & ((\nios|E_arith_src1\(31) & (!\nios|Add2~61\)) # 
-- (!\nios|E_arith_src1\(31) & ((\nios|Add2~61\) # (GND)))))
-- \nios|Add2~63\ = CARRY((\nios|E_arith_src2\(31) & (!\nios|E_arith_src1\(31) & !\nios|Add2~61\)) # (!\nios|E_arith_src2\(31) & ((!\nios|Add2~61\) # (!\nios|E_arith_src1\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_arith_src2\(31),
	datab => \nios|E_arith_src1\(31),
	datad => VCC,
	cin => \nios|Add2~61\,
	combout => \nios|Add2~62_combout\,
	cout => \nios|Add2~63\);

-- Location: LCCOMB_X21_Y11_N14
\nios|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Add1~30_combout\ = (\nios|E_src1\(15) & ((\nios|E_src2\(15) & (!\nios|Add1~29\)) # (!\nios|E_src2\(15) & (\nios|Add1~29\ & VCC)))) # (!\nios|E_src1\(15) & ((\nios|E_src2\(15) & ((\nios|Add1~29\) # (GND))) # (!\nios|E_src2\(15) & (!\nios|Add1~29\))))
-- \nios|Add1~31\ = CARRY((\nios|E_src1\(15) & (\nios|E_src2\(15) & !\nios|Add1~29\)) # (!\nios|E_src1\(15) & ((\nios|E_src2\(15)) # (!\nios|Add1~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src1\(15),
	datab => \nios|E_src2\(15),
	datad => VCC,
	cin => \nios|Add1~29\,
	combout => \nios|Add1~30_combout\,
	cout => \nios|Add1~31\);

-- Location: LCCOMB_X21_Y11_N16
\nios|Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Add1~32_combout\ = ((\nios|E_src1\(16) $ (\nios|E_src2\(16) $ (\nios|Add1~31\)))) # (GND)
-- \nios|Add1~33\ = CARRY((\nios|E_src1\(16) & ((!\nios|Add1~31\) # (!\nios|E_src2\(16)))) # (!\nios|E_src1\(16) & (!\nios|E_src2\(16) & !\nios|Add1~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src1\(16),
	datab => \nios|E_src2\(16),
	datad => VCC,
	cin => \nios|Add1~31\,
	combout => \nios|Add1~32_combout\,
	cout => \nios|Add1~33\);

-- Location: LCCOMB_X21_Y11_N18
\nios|Add1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Add1~34_combout\ = (\nios|E_src2\(17) & ((\nios|E_src1\(17) & (!\nios|Add1~33\)) # (!\nios|E_src1\(17) & ((\nios|Add1~33\) # (GND))))) # (!\nios|E_src2\(17) & ((\nios|E_src1\(17) & (\nios|Add1~33\ & VCC)) # (!\nios|E_src1\(17) & (!\nios|Add1~33\))))
-- \nios|Add1~35\ = CARRY((\nios|E_src2\(17) & ((!\nios|Add1~33\) # (!\nios|E_src1\(17)))) # (!\nios|E_src2\(17) & (!\nios|E_src1\(17) & !\nios|Add1~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src2\(17),
	datab => \nios|E_src1\(17),
	datad => VCC,
	cin => \nios|Add1~33\,
	combout => \nios|Add1~34_combout\,
	cout => \nios|Add1~35\);

-- Location: LCCOMB_X21_Y11_N20
\nios|Add1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Add1~36_combout\ = ((\nios|E_src1\(18) $ (\nios|E_src2\(18) $ (\nios|Add1~35\)))) # (GND)
-- \nios|Add1~37\ = CARRY((\nios|E_src1\(18) & ((!\nios|Add1~35\) # (!\nios|E_src2\(18)))) # (!\nios|E_src1\(18) & (!\nios|E_src2\(18) & !\nios|Add1~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src1\(18),
	datab => \nios|E_src2\(18),
	datad => VCC,
	cin => \nios|Add1~35\,
	combout => \nios|Add1~36_combout\,
	cout => \nios|Add1~37\);

-- Location: LCCOMB_X21_Y11_N22
\nios|Add1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Add1~38_combout\ = (\nios|E_src2\(19) & ((\nios|E_src1\(19) & (!\nios|Add1~37\)) # (!\nios|E_src1\(19) & ((\nios|Add1~37\) # (GND))))) # (!\nios|E_src2\(19) & ((\nios|E_src1\(19) & (\nios|Add1~37\ & VCC)) # (!\nios|E_src1\(19) & (!\nios|Add1~37\))))
-- \nios|Add1~39\ = CARRY((\nios|E_src2\(19) & ((!\nios|Add1~37\) # (!\nios|E_src1\(19)))) # (!\nios|E_src2\(19) & (!\nios|E_src1\(19) & !\nios|Add1~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src2\(19),
	datab => \nios|E_src1\(19),
	datad => VCC,
	cin => \nios|Add1~37\,
	combout => \nios|Add1~38_combout\,
	cout => \nios|Add1~39\);

-- Location: LCCOMB_X21_Y11_N24
\nios|Add1~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Add1~40_combout\ = ((\nios|E_src1\(20) $ (\nios|E_src2\(20) $ (\nios|Add1~39\)))) # (GND)
-- \nios|Add1~41\ = CARRY((\nios|E_src1\(20) & ((!\nios|Add1~39\) # (!\nios|E_src2\(20)))) # (!\nios|E_src1\(20) & (!\nios|E_src2\(20) & !\nios|Add1~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src1\(20),
	datab => \nios|E_src2\(20),
	datad => VCC,
	cin => \nios|Add1~39\,
	combout => \nios|Add1~40_combout\,
	cout => \nios|Add1~41\);

-- Location: LCCOMB_X21_Y11_N26
\nios|Add1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Add1~42_combout\ = (\nios|E_src2\(21) & ((\nios|E_src1\(21) & (!\nios|Add1~41\)) # (!\nios|E_src1\(21) & ((\nios|Add1~41\) # (GND))))) # (!\nios|E_src2\(21) & ((\nios|E_src1\(21) & (\nios|Add1~41\ & VCC)) # (!\nios|E_src1\(21) & (!\nios|Add1~41\))))
-- \nios|Add1~43\ = CARRY((\nios|E_src2\(21) & ((!\nios|Add1~41\) # (!\nios|E_src1\(21)))) # (!\nios|E_src2\(21) & (!\nios|E_src1\(21) & !\nios|Add1~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src2\(21),
	datab => \nios|E_src1\(21),
	datad => VCC,
	cin => \nios|Add1~41\,
	combout => \nios|Add1~42_combout\,
	cout => \nios|Add1~43\);

-- Location: LCCOMB_X21_Y11_N28
\nios|Add1~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Add1~44_combout\ = ((\nios|E_src1\(22) $ (\nios|E_src2\(22) $ (\nios|Add1~43\)))) # (GND)
-- \nios|Add1~45\ = CARRY((\nios|E_src1\(22) & ((!\nios|Add1~43\) # (!\nios|E_src2\(22)))) # (!\nios|E_src1\(22) & (!\nios|E_src2\(22) & !\nios|Add1~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src1\(22),
	datab => \nios|E_src2\(22),
	datad => VCC,
	cin => \nios|Add1~43\,
	combout => \nios|Add1~44_combout\,
	cout => \nios|Add1~45\);

-- Location: LCCOMB_X21_Y11_N30
\nios|Add1~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Add1~46_combout\ = (\nios|E_src2\(23) & ((\nios|E_src1\(23) & (!\nios|Add1~45\)) # (!\nios|E_src1\(23) & ((\nios|Add1~45\) # (GND))))) # (!\nios|E_src2\(23) & ((\nios|E_src1\(23) & (\nios|Add1~45\ & VCC)) # (!\nios|E_src1\(23) & (!\nios|Add1~45\))))
-- \nios|Add1~47\ = CARRY((\nios|E_src2\(23) & ((!\nios|Add1~45\) # (!\nios|E_src1\(23)))) # (!\nios|E_src2\(23) & (!\nios|E_src1\(23) & !\nios|Add1~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src2\(23),
	datab => \nios|E_src1\(23),
	datad => VCC,
	cin => \nios|Add1~45\,
	combout => \nios|Add1~46_combout\,
	cout => \nios|Add1~47\);

-- Location: LCCOMB_X21_Y10_N0
\nios|Add1~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Add1~48_combout\ = ((\nios|E_src2\(24) $ (\nios|E_src1\(24) $ (\nios|Add1~47\)))) # (GND)
-- \nios|Add1~49\ = CARRY((\nios|E_src2\(24) & (\nios|E_src1\(24) & !\nios|Add1~47\)) # (!\nios|E_src2\(24) & ((\nios|E_src1\(24)) # (!\nios|Add1~47\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src2\(24),
	datab => \nios|E_src1\(24),
	datad => VCC,
	cin => \nios|Add1~47\,
	combout => \nios|Add1~48_combout\,
	cout => \nios|Add1~49\);

-- Location: LCCOMB_X21_Y10_N2
\nios|Add1~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Add1~50_combout\ = (\nios|E_src2\(25) & ((\nios|E_src1\(25) & (!\nios|Add1~49\)) # (!\nios|E_src1\(25) & ((\nios|Add1~49\) # (GND))))) # (!\nios|E_src2\(25) & ((\nios|E_src1\(25) & (\nios|Add1~49\ & VCC)) # (!\nios|E_src1\(25) & (!\nios|Add1~49\))))
-- \nios|Add1~51\ = CARRY((\nios|E_src2\(25) & ((!\nios|Add1~49\) # (!\nios|E_src1\(25)))) # (!\nios|E_src2\(25) & (!\nios|E_src1\(25) & !\nios|Add1~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src2\(25),
	datab => \nios|E_src1\(25),
	datad => VCC,
	cin => \nios|Add1~49\,
	combout => \nios|Add1~50_combout\,
	cout => \nios|Add1~51\);

-- Location: LCCOMB_X21_Y10_N4
\nios|Add1~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Add1~52_combout\ = ((\nios|E_src2\(26) $ (\nios|E_src1\(26) $ (\nios|Add1~51\)))) # (GND)
-- \nios|Add1~53\ = CARRY((\nios|E_src2\(26) & (\nios|E_src1\(26) & !\nios|Add1~51\)) # (!\nios|E_src2\(26) & ((\nios|E_src1\(26)) # (!\nios|Add1~51\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src2\(26),
	datab => \nios|E_src1\(26),
	datad => VCC,
	cin => \nios|Add1~51\,
	combout => \nios|Add1~52_combout\,
	cout => \nios|Add1~53\);

-- Location: LCCOMB_X21_Y10_N6
\nios|Add1~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Add1~54_combout\ = (\nios|E_src1\(27) & ((\nios|E_src2\(27) & (!\nios|Add1~53\)) # (!\nios|E_src2\(27) & (\nios|Add1~53\ & VCC)))) # (!\nios|E_src1\(27) & ((\nios|E_src2\(27) & ((\nios|Add1~53\) # (GND))) # (!\nios|E_src2\(27) & (!\nios|Add1~53\))))
-- \nios|Add1~55\ = CARRY((\nios|E_src1\(27) & (\nios|E_src2\(27) & !\nios|Add1~53\)) # (!\nios|E_src1\(27) & ((\nios|E_src2\(27)) # (!\nios|Add1~53\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src1\(27),
	datab => \nios|E_src2\(27),
	datad => VCC,
	cin => \nios|Add1~53\,
	combout => \nios|Add1~54_combout\,
	cout => \nios|Add1~55\);

-- Location: LCCOMB_X21_Y10_N8
\nios|Add1~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Add1~56_combout\ = ((\nios|E_src1\(28) $ (\nios|E_src2\(28) $ (\nios|Add1~55\)))) # (GND)
-- \nios|Add1~57\ = CARRY((\nios|E_src1\(28) & ((!\nios|Add1~55\) # (!\nios|E_src2\(28)))) # (!\nios|E_src1\(28) & (!\nios|E_src2\(28) & !\nios|Add1~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src1\(28),
	datab => \nios|E_src2\(28),
	datad => VCC,
	cin => \nios|Add1~55\,
	combout => \nios|Add1~56_combout\,
	cout => \nios|Add1~57\);

-- Location: LCCOMB_X21_Y10_N10
\nios|Add1~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Add1~58_combout\ = (\nios|E_src1\(29) & ((\nios|E_src2\(29) & (!\nios|Add1~57\)) # (!\nios|E_src2\(29) & (\nios|Add1~57\ & VCC)))) # (!\nios|E_src1\(29) & ((\nios|E_src2\(29) & ((\nios|Add1~57\) # (GND))) # (!\nios|E_src2\(29) & (!\nios|Add1~57\))))
-- \nios|Add1~59\ = CARRY((\nios|E_src1\(29) & (\nios|E_src2\(29) & !\nios|Add1~57\)) # (!\nios|E_src1\(29) & ((\nios|E_src2\(29)) # (!\nios|Add1~57\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src1\(29),
	datab => \nios|E_src2\(29),
	datad => VCC,
	cin => \nios|Add1~57\,
	combout => \nios|Add1~58_combout\,
	cout => \nios|Add1~59\);

-- Location: LCCOMB_X21_Y10_N12
\nios|Add1~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Add1~60_combout\ = ((\nios|E_src1\(30) $ (\nios|E_src2\(30) $ (\nios|Add1~59\)))) # (GND)
-- \nios|Add1~61\ = CARRY((\nios|E_src1\(30) & ((!\nios|Add1~59\) # (!\nios|E_src2\(30)))) # (!\nios|E_src1\(30) & (!\nios|E_src2\(30) & !\nios|Add1~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src1\(30),
	datab => \nios|E_src2\(30),
	datad => VCC,
	cin => \nios|Add1~59\,
	combout => \nios|Add1~60_combout\,
	cout => \nios|Add1~61\);

-- Location: LCCOMB_X21_Y10_N14
\nios|Add1~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Add1~62_combout\ = (\nios|E_arith_src2\(31) & ((\nios|E_arith_src1\(31) & (!\nios|Add1~61\)) # (!\nios|E_arith_src1\(31) & ((\nios|Add1~61\) # (GND))))) # (!\nios|E_arith_src2\(31) & ((\nios|E_arith_src1\(31) & (\nios|Add1~61\ & VCC)) # 
-- (!\nios|E_arith_src1\(31) & (!\nios|Add1~61\))))
-- \nios|Add1~63\ = CARRY((\nios|E_arith_src2\(31) & ((!\nios|Add1~61\) # (!\nios|E_arith_src1\(31)))) # (!\nios|E_arith_src2\(31) & (!\nios|E_arith_src1\(31) & !\nios|Add1~61\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_arith_src2\(31),
	datab => \nios|E_arith_src1\(31),
	datad => VCC,
	cin => \nios|Add1~61\,
	combout => \nios|Add1~62_combout\,
	cout => \nios|Add1~63\);

-- Location: LCCOMB_X22_Y10_N30
\nios|E_logic_result[31]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_logic_result[31]~18_combout\ = (\nios|E_src1\(31) & (\nios|R_logic_op\(1) $ (((\nios|E_src2\(31) & \nios|R_logic_op\(0)))))) # (!\nios|E_src1\(31) & ((\nios|R_logic_op\(1) & (\nios|E_src2\(31))) # (!\nios|R_logic_op\(1) & (!\nios|E_src2\(31) & 
-- !\nios|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src1\(31),
	datab => \nios|R_logic_op\(1),
	datac => \nios|E_src2\(31),
	datad => \nios|R_logic_op\(0),
	combout => \nios|E_logic_result[31]~18_combout\);

-- Location: LCCOMB_X18_Y10_N12
\nios|E_alu_result[31]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_alu_result[31]~4_combout\ = (\nios|W_alu_result[18]~23_combout\ & (((\nios|E_shift_rot_result\(31)) # (!\nios|W_alu_result[6]~16_combout\)))) # (!\nios|W_alu_result[18]~23_combout\ & (\nios|E_logic_result[31]~18_combout\ & 
-- (\nios|W_alu_result[6]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_alu_result[18]~23_combout\,
	datab => \nios|E_logic_result[31]~18_combout\,
	datac => \nios|W_alu_result[6]~16_combout\,
	datad => \nios|E_shift_rot_result\(31),
	combout => \nios|E_alu_result[31]~4_combout\);

-- Location: LCCOMB_X18_Y10_N22
\nios|E_alu_result[31]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_alu_result[31]~5_combout\ = (\nios|W_alu_result[6]~16_combout\ & (((\nios|E_alu_result[31]~4_combout\)))) # (!\nios|W_alu_result[6]~16_combout\ & ((\nios|E_alu_result[31]~4_combout\ & ((\nios|Add1~62_combout\))) # 
-- (!\nios|E_alu_result[31]~4_combout\ & (\nios|Add2~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|Add2~62_combout\,
	datab => \nios|W_alu_result[6]~16_combout\,
	datac => \nios|Add1~62_combout\,
	datad => \nios|E_alu_result[31]~4_combout\,
	combout => \nios|E_alu_result[31]~5_combout\);

-- Location: LCCOMB_X14_Y9_N10
\nios|E_alu_result[31]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_alu_result[31]~6_combout\ = (!\nios|W_alu_result[6]~17_combout\ & \nios|E_alu_result[31]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|W_alu_result[6]~17_combout\,
	datad => \nios|E_alu_result[31]~5_combout\,
	combout => \nios|E_alu_result[31]~6_combout\);

-- Location: FF_X14_Y9_N11
\nios|W_alu_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_alu_result[31]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|W_alu_result\(31));

-- Location: LCCOMB_X14_Y9_N2
\nios|W_rf_wr_data[31]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_rf_wr_data[31]~20_combout\ = (\nios|R_ctrl_ld~q\ & (((\nios|av_ld_byte3_data\(7))))) # (!\nios|R_ctrl_ld~q\ & (!\nios|E_alu_result~0_combout\ & ((\nios|W_alu_result\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_ctrl_ld~q\,
	datab => \nios|E_alu_result~0_combout\,
	datac => \nios|av_ld_byte3_data\(7),
	datad => \nios|W_alu_result\(31),
	combout => \nios|W_rf_wr_data[31]~20_combout\);

-- Location: FF_X19_Y15_N3
\nios|d_writedata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|d_writedata[26]~feeder_combout\,
	asdata => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(26),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|d_writedata\(26));

-- Location: LCCOMB_X19_Y15_N24
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~13_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios|d_writedata\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios|d_writedata\(26),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~13_combout\);

-- Location: LCCOMB_X25_Y15_N30
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~27_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios|d_writedata\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios|d_writedata\(27),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~27_combout\);

-- Location: LCCOMB_X25_Y12_N16
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~28_combout\ = (\nios|d_writedata\(28) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|d_writedata\(28),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~28_combout\);

-- Location: LCCOMB_X23_Y14_N16
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~29_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios|d_writedata\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios|d_writedata\(29),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~29_combout\);

-- Location: LCCOMB_X19_Y15_N28
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~30_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios|d_writedata\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios|d_writedata\(30),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~30_combout\);

-- Location: LCCOMB_X23_Y14_N18
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~31_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios|d_writedata\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios|d_writedata\(31),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~31_combout\);

-- Location: M9K_X15_Y8_N0
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a88\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Nios_memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "Nios_memory:memory|altsyncram:the_altsyncram|altsyncram_trb1:auto_generated|altsyncram:ram_block1a0|altsyncram_utb3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1359w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a88_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a88_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a88_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a88_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y13_N0
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a120\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Nios_memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "Nios_memory:memory|altsyncram:the_altsyncram|altsyncram_trb1:auto_generated|altsyncram:ram_block1a0|altsyncram_utb3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1369w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a120_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a120_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a120_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a120_PORTADATAOUT_bus\);

-- Location: LCCOMB_X19_Y7_N10
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result30w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result30w~0_combout\ = ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a126\))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a94\))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a94\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a126\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result30w~0_combout\);

-- Location: M9K_X15_Y14_N0
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a152\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Nios_memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "Nios_memory:memory|altsyncram:the_altsyncram|altsyncram_trb1:auto_generated|altsyncram:ram_block1a0|altsyncram_utb3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1379w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a152_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a152_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a152_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a152_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y9_N0
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Nios_memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "Nios_memory:memory|altsyncram:the_altsyncram|altsyncram_trb1:auto_generated|altsyncram:ram_block1a0|altsyncram_utb3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1349w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y10_N0
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Nios_memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "Nios_memory:memory|altsyncram:the_altsyncram|altsyncram_trb1:auto_generated|altsyncram:ram_block1a0|altsyncram_utb3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1332w\(3),
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: LCCOMB_X19_Y7_N0
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2882w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2882w[0]~0_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)) # 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a62\)) # 
-- (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a30\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a62\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a30\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2882w[0]~0_combout\);

-- Location: LCCOMB_X19_Y7_N20
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result30w~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result30w~1_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a158\)))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result30w~0_combout\ & ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2882w[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result30w~0_combout\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a158\,
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2882w[0]~0_combout\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result30w~1_combout\);

-- Location: LCCOMB_X24_Y9_N8
\nios|av_ld_byte3_data_nxt~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_byte3_data_nxt~4_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result30w~1_combout\) # 
-- ((\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(30) & \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\)))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- (((\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(30) & \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result30w~1_combout\,
	datac => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(30),
	datad => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	combout => \nios|av_ld_byte3_data_nxt~4_combout\);

-- Location: LCCOMB_X17_Y10_N26
\nios|av_ld_byte3_data_nxt~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_byte3_data_nxt~5_combout\ = (\nios|av_ld_aligning_data~q\ & ((\nios|av_fill_bit~0_combout\))) # (!\nios|av_ld_aligning_data~q\ & (\nios|av_ld_byte3_data_nxt~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|av_ld_aligning_data~q\,
	datac => \nios|av_ld_byte3_data_nxt~4_combout\,
	datad => \nios|av_fill_bit~0_combout\,
	combout => \nios|av_ld_byte3_data_nxt~5_combout\);

-- Location: FF_X17_Y10_N27
\nios|av_ld_byte3_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|av_ld_byte3_data_nxt~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|av_ld_byte3_data\(6));

-- Location: LCCOMB_X22_Y10_N24
\nios|E_logic_result[30]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_logic_result[30]~20_combout\ = (\nios|E_src1\(30) & (\nios|R_logic_op\(1) $ (((\nios|R_logic_op\(0) & \nios|E_src2\(30)))))) # (!\nios|E_src1\(30) & ((\nios|R_logic_op\(1) & ((\nios|E_src2\(30)))) # (!\nios|R_logic_op\(1) & (!\nios|R_logic_op\(0) 
-- & !\nios|E_src2\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_logic_op\(0),
	datab => \nios|R_logic_op\(1),
	datac => \nios|E_src1\(30),
	datad => \nios|E_src2\(30),
	combout => \nios|E_logic_result[30]~20_combout\);

-- Location: LCCOMB_X18_Y10_N16
\nios|E_alu_result[30]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_alu_result[30]~7_combout\ = (\nios|W_alu_result[18]~23_combout\ & (((\nios|E_shift_rot_result\(30)) # (!\nios|W_alu_result[6]~16_combout\)))) # (!\nios|W_alu_result[18]~23_combout\ & (\nios|E_logic_result[30]~20_combout\ & 
-- (\nios|W_alu_result[6]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_alu_result[18]~23_combout\,
	datab => \nios|E_logic_result[30]~20_combout\,
	datac => \nios|W_alu_result[6]~16_combout\,
	datad => \nios|E_shift_rot_result\(30),
	combout => \nios|E_alu_result[30]~7_combout\);

-- Location: LCCOMB_X18_Y10_N18
\nios|E_alu_result[30]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_alu_result[30]~8_combout\ = (\nios|W_alu_result[6]~16_combout\ & (((\nios|E_alu_result[30]~7_combout\)))) # (!\nios|W_alu_result[6]~16_combout\ & ((\nios|E_alu_result[30]~7_combout\ & (\nios|Add1~60_combout\)) # (!\nios|E_alu_result[30]~7_combout\ 
-- & ((\nios|Add2~60_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|Add1~60_combout\,
	datab => \nios|Add2~60_combout\,
	datac => \nios|W_alu_result[6]~16_combout\,
	datad => \nios|E_alu_result[30]~7_combout\,
	combout => \nios|E_alu_result[30]~8_combout\);

-- Location: LCCOMB_X17_Y10_N8
\nios|E_alu_result[30]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_alu_result[30]~9_combout\ = (!\nios|W_alu_result[6]~17_combout\ & \nios|E_alu_result[30]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_alu_result[6]~17_combout\,
	datad => \nios|E_alu_result[30]~8_combout\,
	combout => \nios|E_alu_result[30]~9_combout\);

-- Location: FF_X17_Y10_N9
\nios|W_alu_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_alu_result[30]~9_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|W_alu_result\(30));

-- Location: LCCOMB_X17_Y10_N24
\nios|W_rf_wr_data[30]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_rf_wr_data[30]~21_combout\ = (\nios|R_ctrl_ld~q\ & (\nios|av_ld_byte3_data\(6))) # (!\nios|R_ctrl_ld~q\ & (((!\nios|E_alu_result~0_combout\ & \nios|W_alu_result\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|av_ld_byte3_data\(6),
	datab => \nios|E_alu_result~0_combout\,
	datac => \nios|R_ctrl_ld~q\,
	datad => \nios|W_alu_result\(30),
	combout => \nios|W_rf_wr_data[30]~21_combout\);

-- Location: LCCOMB_X19_Y12_N20
\nios|E_src2[29]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_src2[29]~3_combout\ = (\nios|R_src2_use_imm~q\ & (\nios|D_iw\(21))) # (!\nios|R_src2_use_imm~q\ & ((\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(21),
	datab => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(29),
	datad => \nios|R_src2_use_imm~q\,
	combout => \nios|E_src2[29]~3_combout\);

-- Location: FF_X19_Y12_N21
\nios|E_src2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_src2[29]~3_combout\,
	asdata => \nios|D_iw\(19),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios|R_src2_hi~0_combout\,
	sload => \nios|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_src2\(29));

-- Location: LCCOMB_X21_Y10_N18
\nios|E_logic_result[29]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_logic_result[29]~21_combout\ = (\nios|E_src1\(29) & (\nios|R_logic_op\(1) $ (((\nios|E_src2\(29) & \nios|R_logic_op\(0)))))) # (!\nios|E_src1\(29) & ((\nios|E_src2\(29) & (\nios|R_logic_op\(1))) # (!\nios|E_src2\(29) & (!\nios|R_logic_op\(1) & 
-- !\nios|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src1\(29),
	datab => \nios|E_src2\(29),
	datac => \nios|R_logic_op\(1),
	datad => \nios|R_logic_op\(0),
	combout => \nios|E_logic_result[29]~21_combout\);

-- Location: LCCOMB_X18_Y10_N28
\nios|E_alu_result[29]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_alu_result[29]~10_combout\ = (\nios|W_alu_result[6]~16_combout\ & ((\nios|W_alu_result[18]~23_combout\ & ((\nios|E_shift_rot_result\(29)))) # (!\nios|W_alu_result[18]~23_combout\ & (\nios|E_logic_result[29]~21_combout\)))) # 
-- (!\nios|W_alu_result[6]~16_combout\ & (((\nios|W_alu_result[18]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_logic_result[29]~21_combout\,
	datab => \nios|W_alu_result[6]~16_combout\,
	datac => \nios|E_shift_rot_result\(29),
	datad => \nios|W_alu_result[18]~23_combout\,
	combout => \nios|E_alu_result[29]~10_combout\);

-- Location: LCCOMB_X19_Y9_N20
\nios|E_alu_result[29]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_alu_result[29]~11_combout\ = (\nios|W_alu_result[6]~16_combout\ & (((\nios|E_alu_result[29]~10_combout\)))) # (!\nios|W_alu_result[6]~16_combout\ & ((\nios|E_alu_result[29]~10_combout\ & ((\nios|Add1~58_combout\))) # 
-- (!\nios|E_alu_result[29]~10_combout\ & (\nios|Add2~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|Add2~58_combout\,
	datab => \nios|Add1~58_combout\,
	datac => \nios|W_alu_result[6]~16_combout\,
	datad => \nios|E_alu_result[29]~10_combout\,
	combout => \nios|E_alu_result[29]~11_combout\);

-- Location: LCCOMB_X19_Y9_N28
\nios|E_alu_result[29]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_alu_result[29]~12_combout\ = (!\nios|W_alu_result[6]~17_combout\ & \nios|E_alu_result[29]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|W_alu_result[6]~17_combout\,
	datad => \nios|E_alu_result[29]~11_combout\,
	combout => \nios|E_alu_result[29]~12_combout\);

-- Location: FF_X19_Y9_N29
\nios|W_alu_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_alu_result[29]~12_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|W_alu_result\(29));

-- Location: LCCOMB_X25_Y16_N0
\nios|the_Nios_Nios_nios2_oci|readdata~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|readdata~29_combout\ = (\nios|the_Nios_Nios_nios2_oci|address\(8) & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(31) & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0_combout\))) # (!\nios|the_Nios_Nios_nios2_oci|address\(8) & 
-- (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(31),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0_combout\,
	datac => \nios|the_Nios_Nios_nios2_oci|address\(8),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29),
	combout => \nios|the_Nios_Nios_nios2_oci|readdata~29_combout\);

-- Location: FF_X25_Y16_N1
\nios|the_Nios_Nios_nios2_oci|readdata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|readdata~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|readdata\(29));

-- Location: FF_X18_Y9_N11
\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|the_Nios_Nios_nios2_oci|readdata\(29),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(29));

-- Location: LCCOMB_X18_Y9_N10
\nios|av_ld_byte3_data_nxt~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_byte3_data_nxt~6_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result29w~1_combout\ & ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\) # 
-- ((\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(29))))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result29w~1_combout\ & 
-- (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & (\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result29w~1_combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datac => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(29),
	datad => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \nios|av_ld_byte3_data_nxt~6_combout\);

-- Location: LCCOMB_X19_Y9_N8
\nios|av_ld_byte3_data_nxt~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_byte3_data_nxt~7_combout\ = (\nios|av_ld_aligning_data~q\ & (\nios|av_fill_bit~0_combout\)) # (!\nios|av_ld_aligning_data~q\ & ((\nios|av_ld_byte3_data_nxt~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|av_ld_aligning_data~q\,
	datac => \nios|av_fill_bit~0_combout\,
	datad => \nios|av_ld_byte3_data_nxt~6_combout\,
	combout => \nios|av_ld_byte3_data_nxt~7_combout\);

-- Location: FF_X19_Y9_N9
\nios|av_ld_byte3_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|av_ld_byte3_data_nxt~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|av_ld_byte3_data\(5));

-- Location: LCCOMB_X19_Y9_N6
\nios|W_rf_wr_data[29]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_rf_wr_data[29]~22_combout\ = (\nios|R_ctrl_ld~q\ & (((\nios|av_ld_byte3_data\(5))))) # (!\nios|R_ctrl_ld~q\ & (!\nios|E_alu_result~0_combout\ & (\nios|W_alu_result\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_alu_result~0_combout\,
	datab => \nios|W_alu_result\(29),
	datac => \nios|av_ld_byte3_data\(5),
	datad => \nios|R_ctrl_ld~q\,
	combout => \nios|W_rf_wr_data[29]~22_combout\);

-- Location: LCCOMB_X14_Y11_N26
\nios|R_src1[28]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|R_src1[28]~41_combout\ = (!\nios|R_src1~35_combout\ & (\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(28) & ((!\nios|R_ctrl_jmp_direct~q\) # (!\nios|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_src1~35_combout\,
	datab => \nios|E_valid~q\,
	datac => \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(28),
	datad => \nios|R_ctrl_jmp_direct~q\,
	combout => \nios|R_src1[28]~41_combout\);

-- Location: FF_X14_Y11_N27
\nios|E_src1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|R_src1[28]~41_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_src1\(28));

-- Location: LCCOMB_X21_Y10_N20
\nios|E_logic_result[28]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_logic_result[28]~22_combout\ = (\nios|E_src1\(28) & (\nios|R_logic_op\(1) $ (((\nios|R_logic_op\(0) & \nios|E_src2\(28)))))) # (!\nios|E_src1\(28) & ((\nios|R_logic_op\(1) & ((\nios|E_src2\(28)))) # (!\nios|R_logic_op\(1) & (!\nios|R_logic_op\(0) 
-- & !\nios|E_src2\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_logic_op\(1),
	datab => \nios|E_src1\(28),
	datac => \nios|R_logic_op\(0),
	datad => \nios|E_src2\(28),
	combout => \nios|E_logic_result[28]~22_combout\);

-- Location: LCCOMB_X21_Y10_N28
\nios|E_alu_result[28]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_alu_result[28]~13_combout\ = (\nios|W_alu_result[6]~16_combout\ & ((\nios|W_alu_result[18]~23_combout\ & (\nios|E_shift_rot_result\(28))) # (!\nios|W_alu_result[18]~23_combout\ & ((\nios|E_logic_result[28]~22_combout\))))) # 
-- (!\nios|W_alu_result[6]~16_combout\ & (\nios|W_alu_result[18]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_alu_result[6]~16_combout\,
	datab => \nios|W_alu_result[18]~23_combout\,
	datac => \nios|E_shift_rot_result\(28),
	datad => \nios|E_logic_result[28]~22_combout\,
	combout => \nios|E_alu_result[28]~13_combout\);

-- Location: LCCOMB_X21_Y10_N30
\nios|E_alu_result[28]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_alu_result[28]~14_combout\ = (\nios|W_alu_result[6]~16_combout\ & (((\nios|E_alu_result[28]~13_combout\)))) # (!\nios|W_alu_result[6]~16_combout\ & ((\nios|E_alu_result[28]~13_combout\ & (\nios|Add1~56_combout\)) # 
-- (!\nios|E_alu_result[28]~13_combout\ & ((\nios|Add2~56_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_alu_result[6]~16_combout\,
	datab => \nios|Add1~56_combout\,
	datac => \nios|Add2~56_combout\,
	datad => \nios|E_alu_result[28]~13_combout\,
	combout => \nios|E_alu_result[28]~14_combout\);

-- Location: LCCOMB_X14_Y9_N28
\nios|E_alu_result[28]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_alu_result[28]~15_combout\ = (\nios|E_alu_result[28]~14_combout\ & !\nios|W_alu_result[6]~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|E_alu_result[28]~14_combout\,
	datac => \nios|W_alu_result[6]~17_combout\,
	combout => \nios|E_alu_result[28]~15_combout\);

-- Location: FF_X14_Y9_N29
\nios|W_alu_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_alu_result[28]~15_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|W_alu_result\(28));

-- Location: LCCOMB_X14_Y9_N18
\nios|W_rf_wr_data[28]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_rf_wr_data[28]~23_combout\ = (\nios|R_ctrl_ld~q\ & (\nios|av_ld_byte3_data\(4))) # (!\nios|R_ctrl_ld~q\ & (((!\nios|E_alu_result~0_combout\ & \nios|W_alu_result\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|av_ld_byte3_data\(4),
	datab => \nios|E_alu_result~0_combout\,
	datac => \nios|R_ctrl_ld~q\,
	datad => \nios|W_alu_result\(28),
	combout => \nios|W_rf_wr_data[28]~23_combout\);

-- Location: LCCOMB_X19_Y11_N30
\nios|R_src1[27]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|R_src1[27]~42_combout\ = (\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(27) & (!\nios|R_src1~35_combout\ & ((!\nios|R_ctrl_jmp_direct~q\) # (!\nios|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_valid~q\,
	datab => \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(27),
	datac => \nios|R_src1~35_combout\,
	datad => \nios|R_ctrl_jmp_direct~q\,
	combout => \nios|R_src1[27]~42_combout\);

-- Location: FF_X19_Y11_N31
\nios|E_src1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|R_src1[27]~42_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_src1\(27));

-- Location: LCCOMB_X21_Y10_N22
\nios|E_logic_result[27]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_logic_result[27]~23_combout\ = (\nios|E_src2\(27) & (\nios|R_logic_op\(1) $ (((\nios|R_logic_op\(0) & \nios|E_src1\(27)))))) # (!\nios|E_src2\(27) & ((\nios|R_logic_op\(1) & ((\nios|E_src1\(27)))) # (!\nios|R_logic_op\(1) & (!\nios|R_logic_op\(0) 
-- & !\nios|E_src1\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_logic_op\(0),
	datab => \nios|E_src2\(27),
	datac => \nios|R_logic_op\(1),
	datad => \nios|E_src1\(27),
	combout => \nios|E_logic_result[27]~23_combout\);

-- Location: LCCOMB_X18_Y10_N30
\nios|E_alu_result[27]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_alu_result[27]~16_combout\ = (\nios|W_alu_result[6]~16_combout\ & ((\nios|W_alu_result[18]~23_combout\ & ((\nios|E_shift_rot_result\(27)))) # (!\nios|W_alu_result[18]~23_combout\ & (\nios|E_logic_result[27]~23_combout\)))) # 
-- (!\nios|W_alu_result[6]~16_combout\ & (((\nios|W_alu_result[18]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_logic_result[27]~23_combout\,
	datab => \nios|W_alu_result[6]~16_combout\,
	datac => \nios|E_shift_rot_result\(27),
	datad => \nios|W_alu_result[18]~23_combout\,
	combout => \nios|E_alu_result[27]~16_combout\);

-- Location: LCCOMB_X19_Y9_N4
\nios|E_alu_result[27]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_alu_result[27]~17_combout\ = (\nios|W_alu_result[6]~16_combout\ & (((\nios|E_alu_result[27]~16_combout\)))) # (!\nios|W_alu_result[6]~16_combout\ & ((\nios|E_alu_result[27]~16_combout\ & (\nios|Add1~54_combout\)) # 
-- (!\nios|E_alu_result[27]~16_combout\ & ((\nios|Add2~54_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|Add1~54_combout\,
	datab => \nios|Add2~54_combout\,
	datac => \nios|W_alu_result[6]~16_combout\,
	datad => \nios|E_alu_result[27]~16_combout\,
	combout => \nios|E_alu_result[27]~17_combout\);

-- Location: LCCOMB_X19_Y9_N2
\nios|E_alu_result[27]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_alu_result[27]~18_combout\ = (\nios|E_alu_result[27]~17_combout\ & !\nios|W_alu_result[6]~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|E_alu_result[27]~17_combout\,
	datac => \nios|W_alu_result[6]~17_combout\,
	combout => \nios|E_alu_result[27]~18_combout\);

-- Location: FF_X19_Y9_N3
\nios|W_alu_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_alu_result[27]~18_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|W_alu_result\(27));

-- Location: LCCOMB_X24_Y17_N22
\nios|the_Nios_Nios_nios2_oci|readdata~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|readdata~27_combout\ = (\nios|the_Nios_Nios_nios2_oci|address\(8) & (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(31) & 
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0_combout\)))) # (!\nios|the_Nios_Nios_nios2_oci|address\(8) & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|address\(8),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(31),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0_combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|readdata~27_combout\);

-- Location: FF_X24_Y17_N23
\nios|the_Nios_Nios_nios2_oci|readdata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|readdata~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|readdata\(27));

-- Location: FF_X18_Y9_N15
\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|the_Nios_Nios_nios2_oci|readdata\(27),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(27));

-- Location: LCCOMB_X18_Y9_N14
\nios|av_ld_byte3_data_nxt~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_byte3_data_nxt~10_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result27w~1_combout\ & ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\) # 
-- ((\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(27))))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result27w~1_combout\ & 
-- (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & (\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result27w~1_combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datac => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(27),
	datad => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \nios|av_ld_byte3_data_nxt~10_combout\);

-- Location: LCCOMB_X19_Y9_N14
\nios|av_ld_byte3_data_nxt~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_byte3_data_nxt~11_combout\ = (\nios|av_ld_aligning_data~q\ & (\nios|av_fill_bit~0_combout\)) # (!\nios|av_ld_aligning_data~q\ & ((\nios|av_ld_byte3_data_nxt~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|av_ld_aligning_data~q\,
	datac => \nios|av_fill_bit~0_combout\,
	datad => \nios|av_ld_byte3_data_nxt~10_combout\,
	combout => \nios|av_ld_byte3_data_nxt~11_combout\);

-- Location: FF_X19_Y9_N15
\nios|av_ld_byte3_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|av_ld_byte3_data_nxt~11_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|av_ld_byte3_data\(3));

-- Location: LCCOMB_X19_Y9_N22
\nios|W_rf_wr_data[27]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_rf_wr_data[27]~24_combout\ = (\nios|R_ctrl_ld~q\ & (((\nios|av_ld_byte3_data\(3))))) # (!\nios|R_ctrl_ld~q\ & (!\nios|E_alu_result~0_combout\ & (\nios|W_alu_result\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_alu_result~0_combout\,
	datab => \nios|W_alu_result\(27),
	datac => \nios|av_ld_byte3_data\(3),
	datad => \nios|R_ctrl_ld~q\,
	combout => \nios|W_rf_wr_data[27]~24_combout\);

-- Location: LCCOMB_X14_Y11_N12
\nios|R_src1[26]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|R_src1[26]~43_combout\ = (!\nios|R_src1~35_combout\ & (\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(26) & ((!\nios|R_ctrl_jmp_direct~q\) # (!\nios|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_src1~35_combout\,
	datab => \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(26),
	datac => \nios|E_valid~q\,
	datad => \nios|R_ctrl_jmp_direct~q\,
	combout => \nios|R_src1[26]~43_combout\);

-- Location: FF_X14_Y11_N13
\nios|E_src1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|R_src1[26]~43_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_src1\(26));

-- Location: LCCOMB_X21_Y10_N24
\nios|E_logic_result[26]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_logic_result[26]~24_combout\ = (\nios|E_src1\(26) & (\nios|R_logic_op\(1) $ (((\nios|R_logic_op\(0) & \nios|E_src2\(26)))))) # (!\nios|E_src1\(26) & ((\nios|R_logic_op\(1) & ((\nios|E_src2\(26)))) # (!\nios|R_logic_op\(1) & (!\nios|R_logic_op\(0) 
-- & !\nios|E_src2\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_logic_op\(0),
	datab => \nios|E_src1\(26),
	datac => \nios|R_logic_op\(1),
	datad => \nios|E_src2\(26),
	combout => \nios|E_logic_result[26]~24_combout\);

-- Location: LCCOMB_X18_Y10_N0
\nios|E_alu_result[26]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_alu_result[26]~19_combout\ = (\nios|W_alu_result[6]~16_combout\ & ((\nios|W_alu_result[18]~23_combout\ & ((\nios|E_shift_rot_result\(26)))) # (!\nios|W_alu_result[18]~23_combout\ & (\nios|E_logic_result[26]~24_combout\)))) # 
-- (!\nios|W_alu_result[6]~16_combout\ & (((\nios|W_alu_result[18]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_logic_result[26]~24_combout\,
	datab => \nios|W_alu_result[6]~16_combout\,
	datac => \nios|E_shift_rot_result\(26),
	datad => \nios|W_alu_result[18]~23_combout\,
	combout => \nios|E_alu_result[26]~19_combout\);

-- Location: LCCOMB_X18_Y10_N10
\nios|E_alu_result[26]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_alu_result[26]~20_combout\ = (\nios|W_alu_result[6]~16_combout\ & (((\nios|E_alu_result[26]~19_combout\)))) # (!\nios|W_alu_result[6]~16_combout\ & ((\nios|E_alu_result[26]~19_combout\ & ((\nios|Add1~52_combout\))) # 
-- (!\nios|E_alu_result[26]~19_combout\ & (\nios|Add2~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|Add2~52_combout\,
	datab => \nios|Add1~52_combout\,
	datac => \nios|W_alu_result[6]~16_combout\,
	datad => \nios|E_alu_result[26]~19_combout\,
	combout => \nios|E_alu_result[26]~20_combout\);

-- Location: LCCOMB_X14_Y9_N12
\nios|E_alu_result[26]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_alu_result[26]~21_combout\ = (!\nios|W_alu_result[6]~17_combout\ & \nios|E_alu_result[26]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|W_alu_result[6]~17_combout\,
	datad => \nios|E_alu_result[26]~20_combout\,
	combout => \nios|E_alu_result[26]~21_combout\);

-- Location: FF_X14_Y9_N13
\nios|W_alu_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_alu_result[26]~21_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|W_alu_result\(26));

-- Location: LCCOMB_X14_Y9_N14
\nios|W_rf_wr_data[26]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_rf_wr_data[26]~25_combout\ = (\nios|R_ctrl_ld~q\ & (\nios|av_ld_byte3_data\(2))) # (!\nios|R_ctrl_ld~q\ & (((!\nios|E_alu_result~0_combout\ & \nios|W_alu_result\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|av_ld_byte3_data\(2),
	datab => \nios|E_alu_result~0_combout\,
	datac => \nios|R_ctrl_ld~q\,
	datad => \nios|W_alu_result\(26),
	combout => \nios|W_rf_wr_data[26]~25_combout\);

-- Location: LCCOMB_X14_Y11_N30
\nios|R_src1[25]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|R_src1[25]~44_combout\ = (!\nios|R_src1~35_combout\ & (\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(25) & ((!\nios|R_ctrl_jmp_direct~q\) # (!\nios|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_src1~35_combout\,
	datab => \nios|E_valid~q\,
	datac => \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(25),
	datad => \nios|R_ctrl_jmp_direct~q\,
	combout => \nios|R_src1[25]~44_combout\);

-- Location: FF_X14_Y11_N31
\nios|E_src1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|R_src1[25]~44_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_src1\(25));

-- Location: LCCOMB_X22_Y10_N18
\nios|E_logic_result[25]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_logic_result[25]~25_combout\ = (\nios|E_src1\(25) & (\nios|R_logic_op\(1) $ (((\nios|R_logic_op\(0) & \nios|E_src2\(25)))))) # (!\nios|E_src1\(25) & ((\nios|R_logic_op\(1) & ((\nios|E_src2\(25)))) # (!\nios|R_logic_op\(1) & (!\nios|R_logic_op\(0) 
-- & !\nios|E_src2\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_logic_op\(0),
	datab => \nios|R_logic_op\(1),
	datac => \nios|E_src1\(25),
	datad => \nios|E_src2\(25),
	combout => \nios|E_logic_result[25]~25_combout\);

-- Location: LCCOMB_X18_Y8_N30
\nios|E_alu_result[25]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_alu_result[25]~22_combout\ = (\nios|W_alu_result[6]~16_combout\ & ((\nios|W_alu_result[18]~23_combout\ & ((\nios|E_shift_rot_result\(25)))) # (!\nios|W_alu_result[18]~23_combout\ & (\nios|E_logic_result[25]~25_combout\)))) # 
-- (!\nios|W_alu_result[6]~16_combout\ & (\nios|W_alu_result[18]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_alu_result[6]~16_combout\,
	datab => \nios|W_alu_result[18]~23_combout\,
	datac => \nios|E_logic_result[25]~25_combout\,
	datad => \nios|E_shift_rot_result\(25),
	combout => \nios|E_alu_result[25]~22_combout\);

-- Location: LCCOMB_X17_Y10_N6
\nios|E_alu_result[25]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_alu_result[25]~23_combout\ = (\nios|W_alu_result[6]~16_combout\ & (((\nios|E_alu_result[25]~22_combout\)))) # (!\nios|W_alu_result[6]~16_combout\ & ((\nios|E_alu_result[25]~22_combout\ & ((\nios|Add1~50_combout\))) # 
-- (!\nios|E_alu_result[25]~22_combout\ & (\nios|Add2~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|Add2~50_combout\,
	datab => \nios|W_alu_result[6]~16_combout\,
	datac => \nios|Add1~50_combout\,
	datad => \nios|E_alu_result[25]~22_combout\,
	combout => \nios|E_alu_result[25]~23_combout\);

-- Location: LCCOMB_X17_Y10_N16
\nios|E_alu_result[25]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_alu_result[25]~24_combout\ = (!\nios|W_alu_result[6]~17_combout\ & \nios|E_alu_result[25]~23_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_alu_result[6]~17_combout\,
	datad => \nios|E_alu_result[25]~23_combout\,
	combout => \nios|E_alu_result[25]~24_combout\);

-- Location: FF_X17_Y10_N17
\nios|W_alu_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_alu_result[25]~24_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|W_alu_result\(25));

-- Location: LCCOMB_X17_Y10_N4
\nios|W_rf_wr_data[25]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_rf_wr_data[25]~26_combout\ = (\nios|R_ctrl_ld~q\ & (\nios|av_ld_byte3_data\(1))) # (!\nios|R_ctrl_ld~q\ & (((!\nios|E_alu_result~0_combout\ & \nios|W_alu_result\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|av_ld_byte3_data\(1),
	datab => \nios|E_alu_result~0_combout\,
	datac => \nios|R_ctrl_ld~q\,
	datad => \nios|W_alu_result\(25),
	combout => \nios|W_rf_wr_data[25]~26_combout\);

-- Location: FF_X26_Y14_N9
\nios|d_writedata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|d_writedata[25]~feeder_combout\,
	asdata => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(25),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|d_writedata\(25));

-- Location: LCCOMB_X26_Y14_N22
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~12_combout\ = (\nios|d_writedata\(25) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|d_writedata\(25),
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~12_combout\);

-- Location: LCCOMB_X16_Y8_N22
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2594w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2594w[0]~0_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)) # 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56~portadataout\)) # 
-- (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56~portadataout\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24~portadataout\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2594w[0]~0_combout\);

-- Location: LCCOMB_X16_Y8_N24
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result24w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result24w~0_combout\ = ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a120~portadataout\))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a88~portadataout\))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a88~portadataout\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a120~portadataout\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result24w~0_combout\);

-- Location: LCCOMB_X16_Y8_N26
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result24w~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result24w~1_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a152~portadataout\)))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2594w[0]~0_combout\ & ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result24w~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2594w[0]~0_combout\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a152~portadataout\,
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result24w~0_combout\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result24w~1_combout\);

-- Location: LCCOMB_X18_Y9_N6
\nios|av_ld_byte3_data_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_byte3_data_nxt~0_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result24w~1_combout\ & ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\) # 
-- ((\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(24))))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result24w~1_combout\ & 
-- (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & (\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result24w~1_combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datac => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(24),
	datad => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \nios|av_ld_byte3_data_nxt~0_combout\);

-- Location: LCCOMB_X17_Y10_N22
\nios|av_ld_byte3_data_nxt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_byte3_data_nxt~1_combout\ = (\nios|av_ld_aligning_data~q\ & (\nios|av_fill_bit~0_combout\)) # (!\nios|av_ld_aligning_data~q\ & ((\nios|av_ld_byte3_data_nxt~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|av_fill_bit~0_combout\,
	datac => \nios|av_ld_aligning_data~q\,
	datad => \nios|av_ld_byte3_data_nxt~0_combout\,
	combout => \nios|av_ld_byte3_data_nxt~1_combout\);

-- Location: FF_X17_Y10_N23
\nios|av_ld_byte3_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|av_ld_byte3_data_nxt~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|av_ld_byte3_data\(0));

-- Location: LCCOMB_X22_Y10_N20
\nios|E_logic_result[24]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_logic_result[24]~31_combout\ = (\nios|E_src1\(24) & (\nios|R_logic_op\(1) $ (((\nios|R_logic_op\(0) & \nios|E_src2\(24)))))) # (!\nios|E_src1\(24) & ((\nios|R_logic_op\(1) & ((\nios|E_src2\(24)))) # (!\nios|R_logic_op\(1) & (!\nios|R_logic_op\(0) 
-- & !\nios|E_src2\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_logic_op\(0),
	datab => \nios|R_logic_op\(1),
	datac => \nios|E_src1\(24),
	datad => \nios|E_src2\(24),
	combout => \nios|E_logic_result[24]~31_combout\);

-- Location: LCCOMB_X18_Y10_N20
\nios|E_alu_result[24]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_alu_result[24]~25_combout\ = (\nios|W_alu_result[6]~16_combout\ & ((\nios|W_alu_result[18]~23_combout\ & (\nios|E_shift_rot_result\(24))) # (!\nios|W_alu_result[18]~23_combout\ & ((\nios|E_logic_result[24]~31_combout\))))) # 
-- (!\nios|W_alu_result[6]~16_combout\ & (((\nios|W_alu_result[18]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_shift_rot_result\(24),
	datab => \nios|W_alu_result[6]~16_combout\,
	datac => \nios|E_logic_result[24]~31_combout\,
	datad => \nios|W_alu_result[18]~23_combout\,
	combout => \nios|E_alu_result[24]~25_combout\);

-- Location: LCCOMB_X18_Y10_N6
\nios|E_alu_result[24]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_alu_result[24]~26_combout\ = (\nios|W_alu_result[6]~16_combout\ & (((\nios|E_alu_result[24]~25_combout\)))) # (!\nios|W_alu_result[6]~16_combout\ & ((\nios|E_alu_result[24]~25_combout\ & ((\nios|Add1~48_combout\))) # 
-- (!\nios|E_alu_result[24]~25_combout\ & (\nios|Add2~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|Add2~48_combout\,
	datab => \nios|W_alu_result[6]~16_combout\,
	datac => \nios|Add1~48_combout\,
	datad => \nios|E_alu_result[24]~25_combout\,
	combout => \nios|E_alu_result[24]~26_combout\);

-- Location: LCCOMB_X17_Y10_N10
\nios|E_alu_result[24]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_alu_result[24]~27_combout\ = (!\nios|W_alu_result[6]~17_combout\ & \nios|E_alu_result[24]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_alu_result[6]~17_combout\,
	datad => \nios|E_alu_result[24]~26_combout\,
	combout => \nios|E_alu_result[24]~27_combout\);

-- Location: FF_X17_Y10_N11
\nios|W_alu_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_alu_result[24]~27_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|W_alu_result\(24));

-- Location: LCCOMB_X17_Y10_N14
\nios|W_rf_wr_data[24]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_rf_wr_data[24]~27_combout\ = (\nios|R_ctrl_ld~q\ & (((\nios|av_ld_byte3_data\(0))))) # (!\nios|R_ctrl_ld~q\ & (!\nios|E_alu_result~0_combout\ & ((\nios|W_alu_result\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_ctrl_ld~q\,
	datab => \nios|E_alu_result~0_combout\,
	datac => \nios|av_ld_byte3_data\(0),
	datad => \nios|W_alu_result\(24),
	combout => \nios|W_rf_wr_data[24]~27_combout\);

-- Location: LCCOMB_X14_Y11_N18
\nios|R_src1[23]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|R_src1[23]~46_combout\ = (!\nios|R_src1~35_combout\ & (\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(23) & ((!\nios|R_ctrl_jmp_direct~q\) # (!\nios|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_src1~35_combout\,
	datab => \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(23),
	datac => \nios|E_valid~q\,
	datad => \nios|R_ctrl_jmp_direct~q\,
	combout => \nios|R_src1[23]~46_combout\);

-- Location: FF_X14_Y11_N19
\nios|E_src1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|R_src1[23]~46_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_src1\(23));

-- Location: LCCOMB_X18_Y8_N22
\nios|E_logic_result[23]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_logic_result[23]~26_combout\ = (\nios|E_src2\(23) & (\nios|R_logic_op\(1) $ (((\nios|R_logic_op\(0) & \nios|E_src1\(23)))))) # (!\nios|E_src2\(23) & ((\nios|R_logic_op\(1) & ((\nios|E_src1\(23)))) # (!\nios|R_logic_op\(1) & (!\nios|R_logic_op\(0) 
-- & !\nios|E_src1\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_logic_op\(1),
	datab => \nios|E_src2\(23),
	datac => \nios|R_logic_op\(0),
	datad => \nios|E_src1\(23),
	combout => \nios|E_logic_result[23]~26_combout\);

-- Location: LCCOMB_X18_Y8_N0
\nios|E_alu_result[23]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_alu_result[23]~28_combout\ = (\nios|W_alu_result[6]~16_combout\ & ((\nios|W_alu_result[18]~23_combout\ & ((\nios|E_shift_rot_result\(23)))) # (!\nios|W_alu_result[18]~23_combout\ & (\nios|E_logic_result[23]~26_combout\)))) # 
-- (!\nios|W_alu_result[6]~16_combout\ & (\nios|W_alu_result[18]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_alu_result[6]~16_combout\,
	datab => \nios|W_alu_result[18]~23_combout\,
	datac => \nios|E_logic_result[23]~26_combout\,
	datad => \nios|E_shift_rot_result\(23),
	combout => \nios|E_alu_result[23]~28_combout\);

-- Location: LCCOMB_X17_Y10_N28
\nios|E_alu_result[23]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_alu_result[23]~29_combout\ = (\nios|E_alu_result[23]~28_combout\ & (((\nios|Add1~46_combout\) # (\nios|W_alu_result[6]~16_combout\)))) # (!\nios|E_alu_result[23]~28_combout\ & (\nios|Add2~46_combout\ & ((!\nios|W_alu_result[6]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|Add2~46_combout\,
	datab => \nios|E_alu_result[23]~28_combout\,
	datac => \nios|Add1~46_combout\,
	datad => \nios|W_alu_result[6]~16_combout\,
	combout => \nios|E_alu_result[23]~29_combout\);

-- Location: LCCOMB_X17_Y10_N18
\nios|E_alu_result[23]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_alu_result[23]~30_combout\ = (!\nios|W_alu_result[6]~17_combout\ & \nios|E_alu_result[23]~29_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_alu_result[6]~17_combout\,
	datad => \nios|E_alu_result[23]~29_combout\,
	combout => \nios|E_alu_result[23]~30_combout\);

-- Location: FF_X17_Y10_N19
\nios|W_alu_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_alu_result[23]~30_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|W_alu_result\(23));

-- Location: LCCOMB_X16_Y10_N24
\nios|W_rf_wr_data[23]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_rf_wr_data[23]~28_combout\ = (\nios|R_ctrl_ld~q\ & (((\nios|av_ld_byte2_data\(7))))) # (!\nios|R_ctrl_ld~q\ & (!\nios|E_alu_result~0_combout\ & ((\nios|W_alu_result\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_alu_result~0_combout\,
	datab => \nios|R_ctrl_ld~q\,
	datac => \nios|av_ld_byte2_data\(7),
	datad => \nios|W_alu_result\(23),
	combout => \nios|W_rf_wr_data[23]~28_combout\);

-- Location: LCCOMB_X23_Y14_N12
\nios|E_st_data[21]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_st_data[21]~3_combout\ = (\nios|D_iw\(4) & ((\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(21)))) # (!\nios|D_iw\(4) & (\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	datac => \nios|D_iw\(4),
	datad => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(21),
	combout => \nios|E_st_data[21]~3_combout\);

-- Location: FF_X23_Y14_N13
\nios|d_writedata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_st_data[21]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|d_writedata\(21));

-- Location: LCCOMB_X23_Y14_N6
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~22_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios|d_writedata\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios|d_writedata\(21),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~22_combout\);

-- Location: LCCOMB_X19_Y7_N30
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2498w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2498w[0]~0_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)) # 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a54\)) # 
-- (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a54\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a22\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2498w[0]~0_combout\);

-- Location: LCCOMB_X19_Y7_N16
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result22w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result22w~0_combout\ = ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a118\))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a86\))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a86\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a118\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result22w~0_combout\);

-- Location: LCCOMB_X19_Y7_N18
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result22w~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result22w~1_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a150\)))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2498w[0]~0_combout\ & ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result22w~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2498w[0]~0_combout\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a150\,
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result22w~0_combout\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result22w~1_combout\);

-- Location: LCCOMB_X18_Y16_N12
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\ = (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & 
-- ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\) # (GND))) # (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & 
-- (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\))
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\ = CARRY((\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5)) # 
-- (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => VCC,
	cin => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\,
	combout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\,
	cout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\);

-- Location: LCCOMB_X18_Y16_N14
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\ = \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\ $ 
-- (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	cin => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\,
	combout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\);

-- Location: FF_X18_Y16_N15
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\,
	asdata => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(22));

-- Location: LCCOMB_X21_Y16_N0
\mm_interconnect_0|rsp_xbar_mux_001|src_data[22]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[22]~39_combout\ = (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(22)) # 
-- ((\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(22))))) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & (\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datac => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(22),
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(22),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[22]~39_combout\);

-- Location: LCCOMB_X19_Y14_N30
\mm_interconnect_0|rsp_xbar_mux_001|src_data[22]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data\(22) = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[22]~39_combout\) # ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result22w~1_combout\ & 
-- (\mm_interconnect_0|memory_s1_translator|read_latency_shift_reg\(0) & !\mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result22w~1_combout\,
	datab => \mm_interconnect_0|memory_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|rsp_xbar_mux_001|src_data[22]~39_combout\,
	datad => \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data\(22));

-- Location: LCCOMB_X17_Y10_N12
\nios|av_ld_byte2_data[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_byte2_data[6]~2_combout\ = (\nios|av_ld_aligning_data~q\ & (\nios|av_fill_bit~0_combout\)) # (!\nios|av_ld_aligning_data~q\ & ((\mm_interconnect_0|rsp_xbar_mux_001|src_data\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|av_fill_bit~0_combout\,
	datab => \nios|av_ld_aligning_data~q\,
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_data\(22),
	combout => \nios|av_ld_byte2_data[6]~2_combout\);

-- Location: FF_X17_Y10_N13
\nios|av_ld_byte2_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|av_ld_byte2_data[6]~2_combout\,
	asdata => \nios|av_ld_byte3_data\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|av_ld_byte2_data\(6));

-- Location: LCCOMB_X18_Y8_N24
\nios|E_logic_result[22]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_logic_result[22]~27_combout\ = (\nios|E_src1\(22) & (\nios|R_logic_op\(1) $ (((\nios|R_logic_op\(0) & \nios|E_src2\(22)))))) # (!\nios|E_src1\(22) & ((\nios|R_logic_op\(1) & ((\nios|E_src2\(22)))) # (!\nios|R_logic_op\(1) & (!\nios|R_logic_op\(0) 
-- & !\nios|E_src2\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_logic_op\(1),
	datab => \nios|R_logic_op\(0),
	datac => \nios|E_src1\(22),
	datad => \nios|E_src2\(22),
	combout => \nios|E_logic_result[22]~27_combout\);

-- Location: LCCOMB_X18_Y8_N10
\nios|E_alu_result[22]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_alu_result[22]~31_combout\ = (\nios|W_alu_result[6]~16_combout\ & ((\nios|W_alu_result[18]~23_combout\ & ((\nios|E_shift_rot_result\(22)))) # (!\nios|W_alu_result[18]~23_combout\ & (\nios|E_logic_result[22]~27_combout\)))) # 
-- (!\nios|W_alu_result[6]~16_combout\ & (((\nios|W_alu_result[18]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_alu_result[6]~16_combout\,
	datab => \nios|E_logic_result[22]~27_combout\,
	datac => \nios|W_alu_result[18]~23_combout\,
	datad => \nios|E_shift_rot_result\(22),
	combout => \nios|E_alu_result[22]~31_combout\);

-- Location: LCCOMB_X19_Y8_N12
\nios|E_alu_result[22]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_alu_result[22]~32_combout\ = (\nios|W_alu_result[6]~16_combout\ & (((\nios|E_alu_result[22]~31_combout\)))) # (!\nios|W_alu_result[6]~16_combout\ & ((\nios|E_alu_result[22]~31_combout\ & (\nios|Add1~44_combout\)) # 
-- (!\nios|E_alu_result[22]~31_combout\ & ((\nios|Add2~44_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|Add1~44_combout\,
	datab => \nios|Add2~44_combout\,
	datac => \nios|W_alu_result[6]~16_combout\,
	datad => \nios|E_alu_result[22]~31_combout\,
	combout => \nios|E_alu_result[22]~32_combout\);

-- Location: LCCOMB_X19_Y8_N24
\nios|E_alu_result[22]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_alu_result[22]~33_combout\ = (!\nios|W_alu_result[6]~17_combout\ & \nios|E_alu_result[22]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|W_alu_result[6]~17_combout\,
	datad => \nios|E_alu_result[22]~32_combout\,
	combout => \nios|E_alu_result[22]~33_combout\);

-- Location: FF_X19_Y8_N25
\nios|W_alu_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_alu_result[22]~33_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|W_alu_result\(22));

-- Location: LCCOMB_X16_Y10_N26
\nios|W_rf_wr_data[22]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_rf_wr_data[22]~29_combout\ = (\nios|R_ctrl_ld~q\ & (((\nios|av_ld_byte2_data\(6))))) # (!\nios|R_ctrl_ld~q\ & (!\nios|E_alu_result~0_combout\ & ((\nios|W_alu_result\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_alu_result~0_combout\,
	datab => \nios|R_ctrl_ld~q\,
	datac => \nios|av_ld_byte2_data\(6),
	datad => \nios|W_alu_result\(22),
	combout => \nios|W_rf_wr_data[22]~29_combout\);

-- Location: LCCOMB_X25_Y12_N12
\nios|E_st_data[20]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_st_data[20]~4_combout\ = (\nios|D_iw\(4) & ((\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(20)))) # (!\nios|D_iw\(4) & (\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	datac => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(20),
	datad => \nios|D_iw\(4),
	combout => \nios|E_st_data[20]~4_combout\);

-- Location: FF_X25_Y12_N13
\nios|d_writedata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_st_data[20]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|d_writedata\(20));

-- Location: LCCOMB_X25_Y12_N6
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~23_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios|d_writedata\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios|d_writedata\(20),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~23_combout\);

-- Location: LCCOMB_X19_Y9_N30
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2450w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2450w[0]~0_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)) # 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a53\))) # 
-- (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a21\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a53\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2450w[0]~0_combout\);

-- Location: LCCOMB_X19_Y9_N16
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result21w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result21w~0_combout\ = ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a117\)) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a85\)))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a117\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a85\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result21w~0_combout\);

-- Location: LCCOMB_X19_Y9_N24
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result21w~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result21w~1_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a149\)))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2450w[0]~0_combout\ & (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result21w~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2450w[0]~0_combout\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result21w~0_combout\,
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a149\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2),
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result21w~1_combout\);

-- Location: FF_X18_Y16_N13
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\,
	asdata => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(21));

-- Location: LCCOMB_X21_Y16_N16
\mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~40_combout\ = (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(21)) # 
-- ((\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(21))))) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & (\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datac => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(21),
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(21),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~40_combout\);

-- Location: LCCOMB_X19_Y9_N10
\mm_interconnect_0|rsp_xbar_mux_001|src_data[21]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data\(21) = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~40_combout\) # ((!\mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result21w~1_combout\ & \mm_interconnect_0|memory_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result21w~1_combout\,
	datac => \mm_interconnect_0|memory_s1_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~40_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data\(21));

-- Location: LCCOMB_X19_Y9_N0
\nios|av_ld_byte2_data[5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_byte2_data[5]~3_combout\ = (\nios|av_ld_aligning_data~q\ & (\nios|av_fill_bit~0_combout\)) # (!\nios|av_ld_aligning_data~q\ & ((\mm_interconnect_0|rsp_xbar_mux_001|src_data\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|av_fill_bit~0_combout\,
	datab => \nios|av_ld_aligning_data~q\,
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_data\(21),
	combout => \nios|av_ld_byte2_data[5]~3_combout\);

-- Location: FF_X19_Y9_N1
\nios|av_ld_byte2_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|av_ld_byte2_data[5]~3_combout\,
	asdata => \nios|av_ld_byte3_data\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|av_ld_byte2_data\(5));

-- Location: LCCOMB_X18_Y8_N2
\nios|E_logic_result[21]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_logic_result[21]~28_combout\ = (\nios|E_src1\(21) & (\nios|R_logic_op\(1) $ (((\nios|R_logic_op\(0) & \nios|E_src2\(21)))))) # (!\nios|E_src1\(21) & ((\nios|R_logic_op\(1) & ((\nios|E_src2\(21)))) # (!\nios|R_logic_op\(1) & (!\nios|R_logic_op\(0) 
-- & !\nios|E_src2\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_logic_op\(1),
	datab => \nios|R_logic_op\(0),
	datac => \nios|E_src1\(21),
	datad => \nios|E_src2\(21),
	combout => \nios|E_logic_result[21]~28_combout\);

-- Location: LCCOMB_X18_Y8_N4
\nios|E_alu_result[21]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_alu_result[21]~34_combout\ = (\nios|W_alu_result[6]~16_combout\ & ((\nios|W_alu_result[18]~23_combout\ & (\nios|E_shift_rot_result\(21))) # (!\nios|W_alu_result[18]~23_combout\ & ((\nios|E_logic_result[21]~28_combout\))))) # 
-- (!\nios|W_alu_result[6]~16_combout\ & (\nios|W_alu_result[18]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_alu_result[6]~16_combout\,
	datab => \nios|W_alu_result[18]~23_combout\,
	datac => \nios|E_shift_rot_result\(21),
	datad => \nios|E_logic_result[21]~28_combout\,
	combout => \nios|E_alu_result[21]~34_combout\);

-- Location: LCCOMB_X19_Y9_N18
\nios|E_alu_result[21]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_alu_result[21]~35_combout\ = (\nios|W_alu_result[6]~16_combout\ & (((\nios|E_alu_result[21]~34_combout\)))) # (!\nios|W_alu_result[6]~16_combout\ & ((\nios|E_alu_result[21]~34_combout\ & ((\nios|Add1~42_combout\))) # 
-- (!\nios|E_alu_result[21]~34_combout\ & (\nios|Add2~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|Add2~42_combout\,
	datab => \nios|W_alu_result[6]~16_combout\,
	datac => \nios|Add1~42_combout\,
	datad => \nios|E_alu_result[21]~34_combout\,
	combout => \nios|E_alu_result[21]~35_combout\);

-- Location: LCCOMB_X19_Y9_N12
\nios|E_alu_result[21]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_alu_result[21]~36_combout\ = (!\nios|W_alu_result[6]~17_combout\ & \nios|E_alu_result[21]~35_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|W_alu_result[6]~17_combout\,
	datad => \nios|E_alu_result[21]~35_combout\,
	combout => \nios|E_alu_result[21]~36_combout\);

-- Location: FF_X19_Y9_N13
\nios|W_alu_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_alu_result[21]~36_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|W_alu_result\(21));

-- Location: LCCOMB_X16_Y13_N26
\nios|W_rf_wr_data[21]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_rf_wr_data[21]~30_combout\ = (\nios|R_ctrl_ld~q\ & (((\nios|av_ld_byte2_data\(5))))) # (!\nios|R_ctrl_ld~q\ & (!\nios|E_alu_result~0_combout\ & ((\nios|W_alu_result\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_alu_result~0_combout\,
	datab => \nios|av_ld_byte2_data\(5),
	datac => \nios|W_alu_result\(21),
	datad => \nios|R_ctrl_ld~q\,
	combout => \nios|W_rf_wr_data[21]~30_combout\);

-- Location: LCCOMB_X14_Y11_N8
\nios|R_src1[20]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|R_src1[20]~49_combout\ = (!\nios|R_src1~35_combout\ & (\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(20) & ((!\nios|R_ctrl_jmp_direct~q\) # (!\nios|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_src1~35_combout\,
	datab => \nios|E_valid~q\,
	datac => \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(20),
	datad => \nios|R_ctrl_jmp_direct~q\,
	combout => \nios|R_src1[20]~49_combout\);

-- Location: FF_X14_Y11_N9
\nios|E_src1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|R_src1[20]~49_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_src1\(20));

-- Location: LCCOMB_X18_Y8_N28
\nios|E_logic_result[20]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_logic_result[20]~19_combout\ = (\nios|E_src2\(20) & (\nios|R_logic_op\(1) $ (((\nios|R_logic_op\(0) & \nios|E_src1\(20)))))) # (!\nios|E_src2\(20) & ((\nios|R_logic_op\(1) & ((\nios|E_src1\(20)))) # (!\nios|R_logic_op\(1) & (!\nios|R_logic_op\(0) 
-- & !\nios|E_src1\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_logic_op\(1),
	datab => \nios|R_logic_op\(0),
	datac => \nios|E_src2\(20),
	datad => \nios|E_src1\(20),
	combout => \nios|E_logic_result[20]~19_combout\);

-- Location: LCCOMB_X18_Y8_N14
\nios|E_alu_result[20]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_alu_result[20]~37_combout\ = (\nios|W_alu_result[6]~16_combout\ & ((\nios|W_alu_result[18]~23_combout\ & ((\nios|E_shift_rot_result\(20)))) # (!\nios|W_alu_result[18]~23_combout\ & (\nios|E_logic_result[20]~19_combout\)))) # 
-- (!\nios|W_alu_result[6]~16_combout\ & (((\nios|W_alu_result[18]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_alu_result[6]~16_combout\,
	datab => \nios|E_logic_result[20]~19_combout\,
	datac => \nios|W_alu_result[18]~23_combout\,
	datad => \nios|E_shift_rot_result\(20),
	combout => \nios|E_alu_result[20]~37_combout\);

-- Location: LCCOMB_X19_Y8_N6
\nios|E_alu_result[20]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_alu_result[20]~38_combout\ = (\nios|W_alu_result[6]~16_combout\ & (((\nios|E_alu_result[20]~37_combout\)))) # (!\nios|W_alu_result[6]~16_combout\ & ((\nios|E_alu_result[20]~37_combout\ & (\nios|Add1~40_combout\)) # 
-- (!\nios|E_alu_result[20]~37_combout\ & ((\nios|Add2~40_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_alu_result[6]~16_combout\,
	datab => \nios|Add1~40_combout\,
	datac => \nios|Add2~40_combout\,
	datad => \nios|E_alu_result[20]~37_combout\,
	combout => \nios|E_alu_result[20]~38_combout\);

-- Location: LCCOMB_X19_Y8_N10
\nios|E_alu_result[20]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_alu_result[20]~39_combout\ = (!\nios|W_alu_result[6]~17_combout\ & \nios|E_alu_result[20]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|W_alu_result[6]~17_combout\,
	datad => \nios|E_alu_result[20]~38_combout\,
	combout => \nios|E_alu_result[20]~39_combout\);

-- Location: FF_X19_Y8_N11
\nios|W_alu_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_alu_result[20]~39_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|W_alu_result\(20));

-- Location: LCCOMB_X14_Y9_N16
\nios|W_rf_wr_data[20]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_rf_wr_data[20]~31_combout\ = (\nios|R_ctrl_ld~q\ & (\nios|av_ld_byte2_data\(4))) # (!\nios|R_ctrl_ld~q\ & (((!\nios|E_alu_result~0_combout\ & \nios|W_alu_result\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|av_ld_byte2_data\(4),
	datab => \nios|E_alu_result~0_combout\,
	datac => \nios|R_ctrl_ld~q\,
	datad => \nios|W_alu_result\(20),
	combout => \nios|W_rf_wr_data[20]~31_combout\);

-- Location: LCCOMB_X22_Y13_N12
\nios|d_writedata[31]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|d_writedata[31]~7_combout\ = (\nios|Equal131~0_combout\ & (\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(7))) # (!\nios|Equal131~0_combout\ & ((\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	datac => \nios|Equal131~0_combout\,
	datad => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	combout => \nios|d_writedata[31]~7_combout\);

-- Location: FF_X22_Y13_N13
\nios|d_writedata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|d_writedata[31]~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|d_writedata\(15));

-- Location: LCCOMB_X26_Y15_N26
\mm_interconnect_0|cmd_xbar_mux|src_payload~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~22_combout\ = (\nios|d_writedata\(15) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|d_writedata\(15),
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~22_combout\);

-- Location: FF_X26_Y15_N27
\nios|the_Nios_Nios_nios2_oci|writedata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|writedata\(15));

-- Location: LCCOMB_X26_Y15_N12
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[15]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[15]~21_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(15)))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & (\nios|the_Nios_Nios_nios2_oci|writedata\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios|the_Nios_Nios_nios2_oci|writedata\(15),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(15),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[15]~21_combout\);

-- Location: LCCOMB_X24_Y14_N12
\mm_interconnect_0|cmd_xbar_mux|src_data[33]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_data\(33) = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)) # ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios|d_byteenable\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datad => \nios|d_byteenable\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_data\(33));

-- Location: FF_X24_Y14_N13
\nios|the_Nios_Nios_nios2_oci|byteenable[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_data\(33),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|byteenable\(1));

-- Location: LCCOMB_X24_Y14_N14
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_byteenable[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_byteenable[1]~1_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\) # (\nios|the_Nios_Nios_nios2_oci|byteenable\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios|the_Nios_Nios_nios2_oci|byteenable\(1),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_byteenable[1]~1_combout\);

-- Location: M9K_X27_Y16_N0
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"1C050A4641FAEC22D45EA28C605610EC306501BB0B0AD0D14CA84D50A887CAA3304824BC57859482D4A8BC9EE66A259CC4E2B94536D4448DDC8266F120889363",
	mem_init1 => X"8489A86751D892F5338C8BE601F14454D061A25F87F750D86ECE6B2F5465E691D4848F2D2218C9E45045D6764DA202EA7120D0C81C4A1486EF14AB7100BC09974B0BD21369A288223149E3D2FB9516A71A02D1A6949B60E23141050925E41888501635864CAEC1B9A14818703E8B0E932BC9B610472646C1F4A8B446A943AF58C0D678A96264753CD3C34660809AC6148254A2D730A4BC3A42115863322851D8EC6F080BE77423519E205D3E4C84E0E848C00D24B85908176A29707E280798E3D5EAF4E074419F4F2466E08428D37287934731A0811C442628CCA6D4201CF46516BD9CAB60CBECA4D857A95CCD26104828E44B8C5284A26164B8142E0C01C4B6",
	mem_init0 => X"BAC0AE87033B9800731BB4667236A6050B4402E0E0EE6D1D04A4E3FAC0D4E63A268AAA3001DDC44E03395D4C87319150CB64961C44419B8DB6486CAE19CD66488CBA2377AFDDE1E1D9699E1223BB40C524EA04846B06B916E1C6A291927B5F034649C31A958E745BA88B8F430934FE8B7A3DD304D510D168BA120F872A34E82DD8013A94DCAD734918B4317B95082CF669396A031400CA213101FD02432411DF8644DBEDCC512C2B532327339D34E364AD09E073597C082276845AA2D11108BA7C4A03D46C5739889605213A5A2257A26452F32538C1435321C42041370516A0369A79B0D00A219BE625698D5C85470A860286F16D540949B1028D172A54F4F9",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Nios_Nios_ociram_default_contents.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Nios_Nios:nios|Nios_Nios_nios2_oci:the_Nios_Nios_nios2_oci|Nios_Nios_nios2_ocimem:the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram_module:Nios_Nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_u581:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_en~1_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portabyteenamasks => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X25_Y16_N20
\nios|the_Nios_Nios_nios2_oci|readdata~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|readdata~4_combout\ = (\nios|the_Nios_Nios_nios2_oci|address\(8) & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0_combout\ & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(31))))) # (!\nios|the_Nios_Nios_nios2_oci|address\(8) & 
-- (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|address\(8),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0_combout\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(31),
	combout => \nios|the_Nios_Nios_nios2_oci|readdata~4_combout\);

-- Location: FF_X25_Y16_N21
\nios|the_Nios_Nios_nios2_oci|readdata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|readdata~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|readdata\(9));

-- Location: FF_X24_Y13_N31
\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|the_Nios_Nios_nios2_oci|readdata\(9),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X24_Y13_N0
\nios|F_iw[9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_iw[9]~12_combout\ = (\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & (\mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datab => \mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(9),
	combout => \nios|F_iw[9]~12_combout\);

-- Location: LCCOMB_X24_Y13_N26
\nios|F_iw[9]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_iw[9]~13_combout\ = (\nios|D_iw[29]~1_combout\ & ((\nios|F_iw[9]~12_combout\) # ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result9w~1_combout\ & \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw[29]~1_combout\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result9w~1_combout\,
	datac => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \nios|F_iw[9]~12_combout\,
	combout => \nios|F_iw[9]~13_combout\);

-- Location: FF_X24_Y13_N27
\nios|D_iw[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|F_iw[9]~13_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|D_iw\(9));

-- Location: FF_X23_Y12_N13
\nios|E_src2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_src2[19]~11_combout\,
	asdata => \nios|D_iw\(9),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios|R_src2_hi~0_combout\,
	sload => \nios|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_src2\(19));

-- Location: LCCOMB_X21_Y8_N24
\nios|E_alu_result[19]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_alu_result[19]~41_combout\ = (\nios|E_alu_result[19]~40_combout\ & ((\nios|Add1~38_combout\) # ((\nios|W_alu_result[6]~16_combout\)))) # (!\nios|E_alu_result[19]~40_combout\ & (((!\nios|W_alu_result[6]~16_combout\ & \nios|Add2~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_alu_result[19]~40_combout\,
	datab => \nios|Add1~38_combout\,
	datac => \nios|W_alu_result[6]~16_combout\,
	datad => \nios|Add2~38_combout\,
	combout => \nios|E_alu_result[19]~41_combout\);

-- Location: LCCOMB_X21_Y8_N16
\nios|E_alu_result[19]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_alu_result[19]~42_combout\ = (!\nios|W_alu_result[6]~17_combout\ & \nios|E_alu_result[19]~41_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|W_alu_result[6]~17_combout\,
	datad => \nios|E_alu_result[19]~41_combout\,
	combout => \nios|E_alu_result[19]~42_combout\);

-- Location: FF_X21_Y8_N17
\nios|W_alu_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_alu_result[19]~42_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|W_alu_result\(19));

-- Location: LCCOMB_X23_Y9_N30
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result19w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result19w~0_combout\ = ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a115\))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a83\))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a83\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a115\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result19w~0_combout\);

-- Location: LCCOMB_X24_Y8_N16
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2354w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2354w[0]~0_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)) # 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a51\))) # 
-- (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a19\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a51\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2354w[0]~0_combout\);

-- Location: LCCOMB_X24_Y8_N10
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result19w~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result19w~1_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a147\)))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result19w~0_combout\ & (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2354w[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result19w~0_combout\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2354w[0]~0_combout\,
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a147\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result19w~1_combout\);

-- Location: FF_X18_Y16_N9
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\,
	asdata => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(19));

-- Location: LCCOMB_X21_Y16_N24
\mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~42_combout\ = (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(19)) # 
-- ((\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(19))))) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & (\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datac => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(19),
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(19),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~42_combout\);

-- Location: LCCOMB_X24_Y8_N0
\mm_interconnect_0|rsp_xbar_mux_001|src_data[19]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data\(19) = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~42_combout\) # ((\mm_interconnect_0|memory_s1_translator|read_latency_shift_reg\(0) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result19w~1_combout\ & !\mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|memory_s1_translator|read_latency_shift_reg\(0),
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result19w~1_combout\,
	datac => \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~42_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data\(19));

-- Location: LCCOMB_X19_Y9_N26
\nios|av_ld_byte2_data[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_byte2_data[3]~5_combout\ = (\nios|av_ld_aligning_data~q\ & (\nios|av_fill_bit~0_combout\)) # (!\nios|av_ld_aligning_data~q\ & ((\mm_interconnect_0|rsp_xbar_mux_001|src_data\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|av_fill_bit~0_combout\,
	datab => \nios|av_ld_aligning_data~q\,
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_data\(19),
	combout => \nios|av_ld_byte2_data[3]~5_combout\);

-- Location: FF_X19_Y9_N27
\nios|av_ld_byte2_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|av_ld_byte2_data[3]~5_combout\,
	asdata => \nios|av_ld_byte3_data\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|av_ld_byte2_data\(3));

-- Location: LCCOMB_X16_Y10_N12
\nios|W_rf_wr_data[19]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_rf_wr_data[19]~32_combout\ = (\nios|R_ctrl_ld~q\ & (((\nios|av_ld_byte2_data\(3))))) # (!\nios|R_ctrl_ld~q\ & (!\nios|E_alu_result~0_combout\ & (\nios|W_alu_result\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_alu_result~0_combout\,
	datab => \nios|R_ctrl_ld~q\,
	datac => \nios|W_alu_result\(19),
	datad => \nios|av_ld_byte2_data\(3),
	combout => \nios|W_rf_wr_data[19]~32_combout\);

-- Location: LCCOMB_X14_Y11_N28
\nios|R_src1[18]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|R_src1[18]~51_combout\ = (!\nios|R_src1~35_combout\ & (\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(18) & ((!\nios|E_valid~q\) # (!\nios|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_src1~35_combout\,
	datab => \nios|R_ctrl_jmp_direct~q\,
	datac => \nios|E_valid~q\,
	datad => \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(18),
	combout => \nios|R_src1[18]~51_combout\);

-- Location: FF_X14_Y11_N29
\nios|E_src1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|R_src1[18]~51_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_src1\(18));

-- Location: LCCOMB_X21_Y9_N30
\nios|E_logic_result[18]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_logic_result[18]~30_combout\ = (\nios|E_src1\(18) & (\nios|R_logic_op\(1) $ (((\nios|R_logic_op\(0) & \nios|E_src2\(18)))))) # (!\nios|E_src1\(18) & ((\nios|R_logic_op\(1) & ((\nios|E_src2\(18)))) # (!\nios|R_logic_op\(1) & (!\nios|R_logic_op\(0) 
-- & !\nios|E_src2\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_logic_op\(0),
	datab => \nios|E_src1\(18),
	datac => \nios|R_logic_op\(1),
	datad => \nios|E_src2\(18),
	combout => \nios|E_logic_result[18]~30_combout\);

-- Location: LCCOMB_X21_Y9_N18
\nios|E_alu_result[18]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_alu_result[18]~43_combout\ = (\nios|W_alu_result[6]~16_combout\ & ((\nios|W_alu_result[18]~23_combout\ & (\nios|E_shift_rot_result\(18))) # (!\nios|W_alu_result[18]~23_combout\ & ((\nios|E_logic_result[18]~30_combout\))))) # 
-- (!\nios|W_alu_result[6]~16_combout\ & (((\nios|W_alu_result[18]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_shift_rot_result\(18),
	datab => \nios|W_alu_result[6]~16_combout\,
	datac => \nios|W_alu_result[18]~23_combout\,
	datad => \nios|E_logic_result[18]~30_combout\,
	combout => \nios|E_alu_result[18]~43_combout\);

-- Location: LCCOMB_X21_Y8_N18
\nios|E_alu_result[18]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_alu_result[18]~44_combout\ = (\nios|W_alu_result[6]~16_combout\ & (\nios|E_alu_result[18]~43_combout\)) # (!\nios|W_alu_result[6]~16_combout\ & ((\nios|E_alu_result[18]~43_combout\ & (\nios|Add1~36_combout\)) # (!\nios|E_alu_result[18]~43_combout\ 
-- & ((\nios|Add2~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_alu_result[6]~16_combout\,
	datab => \nios|E_alu_result[18]~43_combout\,
	datac => \nios|Add1~36_combout\,
	datad => \nios|Add2~36_combout\,
	combout => \nios|E_alu_result[18]~44_combout\);

-- Location: LCCOMB_X21_Y8_N26
\nios|E_alu_result[18]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_alu_result[18]~45_combout\ = (!\nios|W_alu_result[6]~17_combout\ & \nios|E_alu_result[18]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|W_alu_result[6]~17_combout\,
	datad => \nios|E_alu_result[18]~44_combout\,
	combout => \nios|E_alu_result[18]~45_combout\);

-- Location: FF_X21_Y8_N27
\nios|W_alu_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_alu_result[18]~45_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|W_alu_result\(18));

-- Location: FF_X18_Y16_N7
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\,
	asdata => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(18));

-- Location: LCCOMB_X25_Y16_N4
\nios|the_Nios_Nios_nios2_oci|readdata~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|readdata~25_combout\ = (\nios|the_Nios_Nios_nios2_oci|address\(8) & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0_combout\ & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(31))))) # (!\nios|the_Nios_Nios_nios2_oci|address\(8) & 
-- (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|address\(8),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0_combout\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(31),
	combout => \nios|the_Nios_Nios_nios2_oci|readdata~25_combout\);

-- Location: FF_X25_Y16_N5
\nios|the_Nios_Nios_nios2_oci|readdata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|readdata~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|readdata\(18));

-- Location: FF_X24_Y8_N19
\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|the_Nios_Nios_nios2_oci|readdata\(18),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(18));

-- Location: LCCOMB_X24_Y8_N18
\mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~43_combout\ = (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(18)) # 
-- ((\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(18) & \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\)))) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (((\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(18) & \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(18),
	datac => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(18),
	datad => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~43_combout\);

-- Location: LCCOMB_X24_Y8_N6
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result18w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result18w~0_combout\ = ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a114\)) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a82\)))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a114\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a82\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result18w~0_combout\);

-- Location: LCCOMB_X24_Y8_N28
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2306w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2306w[0]~0_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)) # 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a50\))) # 
-- (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a18\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a18\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a50\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2306w[0]~0_combout\);

-- Location: LCCOMB_X24_Y8_N24
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result18w~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result18w~1_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a146\)))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result18w~0_combout\ & (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2306w[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result18w~0_combout\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2306w[0]~0_combout\,
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a146\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result18w~1_combout\);

-- Location: LCCOMB_X24_Y8_N26
\mm_interconnect_0|rsp_xbar_mux_001|src_data[18]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data\(18) = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~43_combout\) # ((\mm_interconnect_0|memory_s1_translator|read_latency_shift_reg\(0) & 
-- (!\mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result18w~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|memory_s1_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~43_combout\,
	datac => \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result18w~1_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data\(18));

-- Location: LCCOMB_X14_Y9_N4
\nios|av_ld_byte2_data[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_byte2_data[2]~6_combout\ = (\nios|av_ld_aligning_data~q\ & (\nios|av_fill_bit~0_combout\)) # (!\nios|av_ld_aligning_data~q\ & ((\mm_interconnect_0|rsp_xbar_mux_001|src_data\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|av_fill_bit~0_combout\,
	datab => \mm_interconnect_0|rsp_xbar_mux_001|src_data\(18),
	datad => \nios|av_ld_aligning_data~q\,
	combout => \nios|av_ld_byte2_data[2]~6_combout\);

-- Location: FF_X14_Y9_N5
\nios|av_ld_byte2_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|av_ld_byte2_data[2]~6_combout\,
	asdata => \nios|av_ld_byte3_data\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|av_ld_byte2_data\(2));

-- Location: LCCOMB_X16_Y10_N22
\nios|W_rf_wr_data[18]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_rf_wr_data[18]~33_combout\ = (\nios|R_ctrl_ld~q\ & (((\nios|av_ld_byte2_data\(2))))) # (!\nios|R_ctrl_ld~q\ & (!\nios|E_alu_result~0_combout\ & (\nios|W_alu_result\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_alu_result~0_combout\,
	datab => \nios|W_alu_result\(18),
	datac => \nios|av_ld_byte2_data\(2),
	datad => \nios|R_ctrl_ld~q\,
	combout => \nios|W_rf_wr_data[18]~33_combout\);

-- Location: LCCOMB_X23_Y12_N6
\nios|E_st_data[19]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_st_data[19]~5_combout\ = (\nios|D_iw\(4) & ((\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(19)))) # (!\nios|D_iw\(4) & (\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|D_iw\(4),
	datac => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	datad => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(19),
	combout => \nios|E_st_data[19]~5_combout\);

-- Location: FF_X23_Y12_N7
\nios|d_writedata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_st_data[19]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|d_writedata\(19));

-- Location: LCCOMB_X23_Y12_N18
\mm_interconnect_0|cmd_xbar_mux|src_payload~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~25_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios|d_writedata\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios|d_writedata\(19),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~25_combout\);

-- Location: FF_X23_Y12_N19
\nios|the_Nios_Nios_nios2_oci|writedata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|writedata\(19));

-- Location: LCCOMB_X24_Y16_N2
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~12_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(22))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(22),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~12_combout\);

-- Location: FF_X24_Y16_N3
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~12_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(19));

-- Location: LCCOMB_X22_Y19_N2
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[19]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[19]~24_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(19)))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & (\nios|the_Nios_Nios_nios2_oci|writedata\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|writedata\(19),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(19),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[19]~24_combout\);

-- Location: LCCOMB_X26_Y18_N0
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Equal0~1_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(3) & (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(4) & 
-- !\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(3),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(4),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(2),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Equal0~1_combout\);

-- Location: LCCOMB_X24_Y16_N4
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[18]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[18]~3_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18))) # (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Equal0~1_combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[18]~3_combout\);

-- Location: LCCOMB_X23_Y18_N2
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[21]~feeder_combout\ = \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(21),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[21]~feeder_combout\);

-- Location: FF_X23_Y18_N3
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[21]~feeder_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(21));

-- Location: FF_X24_Y16_N5
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[18]~3_combout\,
	asdata => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(21),
	sload => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(18));

-- Location: LCCOMB_X28_Y17_N16
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[18]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[18]~25_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(18)))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & (\nios|the_Nios_Nios_nios2_oci|writedata\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\,
	datab => \nios|the_Nios_Nios_nios2_oci|writedata\(18),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(18),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[18]~25_combout\);

-- Location: LCCOMB_X26_Y16_N30
\nios|the_Nios_Nios_nios2_oci|readdata~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|readdata~22_combout\ = (\nios|the_Nios_Nios_nios2_oci|address\(8) & (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(31) & 
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0_combout\)))) # (!\nios|the_Nios_Nios_nios2_oci|address\(8) & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(31),
	datac => \nios|the_Nios_Nios_nios2_oci|address\(8),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0_combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|readdata~22_combout\);

-- Location: FF_X26_Y16_N31
\nios|the_Nios_Nios_nios2_oci|readdata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|readdata~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|readdata\(21));

-- Location: FF_X21_Y16_N17
\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|the_Nios_Nios_nios2_oci|readdata\(21),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(21));

-- Location: LCCOMB_X21_Y16_N18
\mm_interconnect_0|rsp_xbar_mux|src_payload~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux|src_payload~8_combout\ = (\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & (\mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datab => \mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(21),
	combout => \mm_interconnect_0|rsp_xbar_mux|src_payload~8_combout\);

-- Location: LCCOMB_X21_Y14_N4
\nios|F_iw[21]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_iw[21]~41_combout\ = (\mm_interconnect_0|rsp_xbar_mux|src_payload~8_combout\) # (((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result21w~1_combout\ & \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\)) # 
-- (!\nios|D_iw[29]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux|src_payload~8_combout\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result21w~1_combout\,
	datac => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \nios|D_iw[29]~1_combout\,
	combout => \nios|F_iw[21]~41_combout\);

-- Location: FF_X21_Y14_N5
\nios|D_iw[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|F_iw[21]~41_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|D_iw\(21));

-- Location: LCCOMB_X23_Y12_N0
\nios|E_src2[17]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_src2[17]~14_combout\ = (\nios|R_src2_use_imm~q\ & (\nios|D_iw\(21))) # (!\nios|R_src2_use_imm~q\ & ((\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(21),
	datab => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(17),
	datad => \nios|R_src2_use_imm~q\,
	combout => \nios|E_src2[17]~14_combout\);

-- Location: FF_X23_Y12_N1
\nios|E_src2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_src2[17]~14_combout\,
	asdata => \nios|D_iw\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios|R_src2_hi~0_combout\,
	sload => \nios|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_src2\(17));

-- Location: LCCOMB_X21_Y9_N28
\nios|E_logic_result[17]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_logic_result[17]~15_combout\ = (\nios|E_src1\(17) & (\nios|R_logic_op\(1) $ (((\nios|E_src2\(17) & \nios|R_logic_op\(0)))))) # (!\nios|E_src1\(17) & ((\nios|R_logic_op\(1) & (\nios|E_src2\(17))) # (!\nios|R_logic_op\(1) & (!\nios|E_src2\(17) & 
-- !\nios|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_logic_op\(1),
	datab => \nios|E_src1\(17),
	datac => \nios|E_src2\(17),
	datad => \nios|R_logic_op\(0),
	combout => \nios|E_logic_result[17]~15_combout\);

-- Location: LCCOMB_X21_Y9_N20
\nios|E_alu_result[17]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_alu_result[17]~46_combout\ = (\nios|W_alu_result[18]~23_combout\ & (((\nios|E_shift_rot_result\(17)) # (!\nios|W_alu_result[6]~16_combout\)))) # (!\nios|W_alu_result[18]~23_combout\ & (\nios|E_logic_result[17]~15_combout\ & 
-- (\nios|W_alu_result[6]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_alu_result[18]~23_combout\,
	datab => \nios|E_logic_result[17]~15_combout\,
	datac => \nios|W_alu_result[6]~16_combout\,
	datad => \nios|E_shift_rot_result\(17),
	combout => \nios|E_alu_result[17]~46_combout\);

-- Location: LCCOMB_X21_Y9_N14
\nios|E_alu_result[17]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_alu_result[17]~47_combout\ = (\nios|E_alu_result[17]~46_combout\ & ((\nios|Add1~34_combout\) # ((\nios|W_alu_result[6]~16_combout\)))) # (!\nios|E_alu_result[17]~46_combout\ & (((\nios|Add2~34_combout\ & !\nios|W_alu_result[6]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|Add1~34_combout\,
	datab => \nios|E_alu_result[17]~46_combout\,
	datac => \nios|Add2~34_combout\,
	datad => \nios|W_alu_result[6]~16_combout\,
	combout => \nios|E_alu_result[17]~47_combout\);

-- Location: LCCOMB_X14_Y13_N22
\nios|E_alu_result[17]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_alu_result[17]~48_combout\ = (!\nios|W_alu_result[6]~17_combout\ & \nios|E_alu_result[17]~47_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_alu_result[6]~17_combout\,
	datac => \nios|E_alu_result[17]~47_combout\,
	combout => \nios|E_alu_result[17]~48_combout\);

-- Location: FF_X14_Y13_N23
\nios|W_alu_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_alu_result[17]~48_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|W_alu_result\(17));

-- Location: FF_X18_Y16_N5
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\,
	asdata => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(17));

-- Location: LCCOMB_X19_Y14_N6
\mm_interconnect_0|rsp_xbar_mux_001|src_data[17]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[17]~44_combout\ = (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(17)) # 
-- ((\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(17))))) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & (\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datac => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(17),
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(17),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[17]~44_combout\);

-- Location: LCCOMB_X19_Y14_N28
\mm_interconnect_0|rsp_xbar_mux_001|src_data[17]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data\(17) = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[17]~44_combout\) # ((\mm_interconnect_0|memory_s1_translator|read_latency_shift_reg\(0) & 
-- (!\mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result17w~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_data[17]~44_combout\,
	datab => \mm_interconnect_0|memory_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result17w~1_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data\(17));

-- Location: LCCOMB_X17_Y10_N20
\nios|av_ld_byte2_data[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_byte2_data[1]~7_combout\ = (\nios|av_ld_aligning_data~q\ & ((\nios|av_fill_bit~0_combout\))) # (!\nios|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_xbar_mux_001|src_data\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_data\(17),
	datab => \nios|av_ld_aligning_data~q\,
	datad => \nios|av_fill_bit~0_combout\,
	combout => \nios|av_ld_byte2_data[1]~7_combout\);

-- Location: FF_X17_Y10_N21
\nios|av_ld_byte2_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|av_ld_byte2_data[1]~7_combout\,
	asdata => \nios|av_ld_byte3_data\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|av_ld_byte2_data\(1));

-- Location: LCCOMB_X16_Y13_N12
\nios|W_rf_wr_data[17]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_rf_wr_data[17]~34_combout\ = (\nios|R_ctrl_ld~q\ & (((\nios|av_ld_byte2_data\(1))))) # (!\nios|R_ctrl_ld~q\ & (\nios|W_alu_result\(17) & ((!\nios|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_ctrl_ld~q\,
	datab => \nios|W_alu_result\(17),
	datac => \nios|av_ld_byte2_data\(1),
	datad => \nios|E_alu_result~0_combout\,
	combout => \nios|W_rf_wr_data[17]~34_combout\);

-- Location: LCCOMB_X23_Y12_N2
\nios|E_st_data[18]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_st_data[18]~6_combout\ = (\nios|D_iw\(4) & (\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(18))) # (!\nios|D_iw\(4) & ((\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(18),
	datab => \nios|D_iw\(4),
	datad => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	combout => \nios|E_st_data[18]~6_combout\);

-- Location: FF_X23_Y12_N3
\nios|d_writedata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_st_data[18]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|d_writedata\(18));

-- Location: LCCOMB_X23_Y12_N4
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~25_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios|d_writedata\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios|d_writedata\(18),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~25_combout\);

-- Location: LCCOMB_X24_Y10_N6
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2210w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2210w[0]~0_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)) # 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48~portadataout\))) # 
-- (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16~portadataout\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48~portadataout\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2210w[0]~0_combout\);

-- Location: LCCOMB_X24_Y10_N16
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result16w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result16w~0_combout\ = ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a112~portadataout\)) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a80~portadataout\)))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a112~portadataout\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a80~portadataout\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result16w~0_combout\);

-- Location: LCCOMB_X24_Y10_N18
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result16w~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result16w~1_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a144~portadataout\)))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2210w[0]~0_combout\ & ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result16w~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2210w[0]~0_combout\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a144~portadataout\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result16w~0_combout\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result16w~1_combout\);

-- Location: FF_X18_Y16_N3
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\,
	asdata => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(16));

-- Location: LCCOMB_X21_Y16_N28
\mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~32_combout\ = (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(16)) # 
-- ((\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(16))))) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & (\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datac => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(16),
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(16),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~32_combout\);

-- Location: LCCOMB_X24_Y10_N26
\mm_interconnect_0|rsp_xbar_mux_001|src_data[16]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data\(16) = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~32_combout\) # ((!\mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result16w~1_combout\ & \mm_interconnect_0|memory_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result16w~1_combout\,
	datac => \mm_interconnect_0|memory_s1_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~32_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data\(16));

-- Location: LCCOMB_X17_Y10_N0
\nios|av_ld_byte2_data[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_byte2_data[0]~0_combout\ = (\nios|av_ld_aligning_data~q\ & (\nios|av_fill_bit~0_combout\)) # (!\nios|av_ld_aligning_data~q\ & ((\mm_interconnect_0|rsp_xbar_mux_001|src_data\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|av_fill_bit~0_combout\,
	datab => \nios|av_ld_aligning_data~q\,
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_data\(16),
	combout => \nios|av_ld_byte2_data[0]~0_combout\);

-- Location: FF_X17_Y10_N1
\nios|av_ld_byte2_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|av_ld_byte2_data[0]~0_combout\,
	asdata => \nios|av_ld_byte3_data\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|av_ld_byte2_data\(0));

-- Location: LCCOMB_X22_Y12_N8
\nios|E_logic_result[16]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_logic_result[16]~2_combout\ = (\nios|E_src1\(16) & (\nios|R_logic_op\(1) $ (((\nios|E_src2\(16) & \nios|R_logic_op\(0)))))) # (!\nios|E_src1\(16) & ((\nios|R_logic_op\(1) & (\nios|E_src2\(16))) # (!\nios|R_logic_op\(1) & (!\nios|E_src2\(16) & 
-- !\nios|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_logic_op\(1),
	datab => \nios|E_src1\(16),
	datac => \nios|E_src2\(16),
	datad => \nios|R_logic_op\(0),
	combout => \nios|E_logic_result[16]~2_combout\);

-- Location: LCCOMB_X22_Y7_N22
\nios|W_alu_result[16]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_alu_result[16]~18_combout\ = (\nios|R_ctrl_logic~q\ & ((\nios|E_logic_result[16]~2_combout\))) # (!\nios|R_ctrl_logic~q\ & (\nios|E_alu_sub~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_alu_sub~q\,
	datab => \nios|R_ctrl_logic~q\,
	datad => \nios|E_logic_result[16]~2_combout\,
	combout => \nios|W_alu_result[16]~18_combout\);

-- Location: LCCOMB_X22_Y7_N2
\nios|W_alu_result[16]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_alu_result[16]~0_combout\ = (\nios|W_alu_result[16]~18_combout\ & ((\nios|R_ctrl_logic~q\) # ((\nios|Add1~32_combout\)))) # (!\nios|W_alu_result[16]~18_combout\ & (!\nios|R_ctrl_logic~q\ & ((\nios|Add2~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_alu_result[16]~18_combout\,
	datab => \nios|R_ctrl_logic~q\,
	datac => \nios|Add1~32_combout\,
	datad => \nios|Add2~32_combout\,
	combout => \nios|W_alu_result[16]~0_combout\);

-- Location: LCCOMB_X23_Y10_N4
\nios|W_alu_result[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_alu_result[16]~feeder_combout\ = \nios|W_alu_result[16]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|W_alu_result[16]~0_combout\,
	combout => \nios|W_alu_result[16]~feeder_combout\);

-- Location: FF_X23_Y10_N5
\nios|W_alu_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|W_alu_result[16]~feeder_combout\,
	asdata => \nios|E_shift_rot_result\(16),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios|W_alu_result[6]~17_combout\,
	sload => \nios|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|W_alu_result\(16));

-- Location: LCCOMB_X16_Y10_N10
\nios|W_rf_wr_data[16]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_rf_wr_data[16]~11_combout\ = (\nios|R_ctrl_ld~q\ & (((\nios|av_ld_byte2_data\(0))))) # (!\nios|R_ctrl_ld~q\ & (!\nios|E_alu_result~0_combout\ & ((\nios|W_alu_result\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_alu_result~0_combout\,
	datab => \nios|R_ctrl_ld~q\,
	datac => \nios|av_ld_byte2_data\(0),
	datad => \nios|W_alu_result\(16),
	combout => \nios|W_rf_wr_data[16]~11_combout\);

-- Location: LCCOMB_X22_Y13_N18
\nios|E_src1[15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_src1[15]~1_combout\ = (\nios|R_src1~34_combout\ & (\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(15))) # (!\nios|R_src1~34_combout\ & ((\nios|D_iw\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(15),
	datab => \nios|R_src1~34_combout\,
	datad => \nios|D_iw\(19),
	combout => \nios|E_src1[15]~1_combout\);

-- Location: FF_X22_Y13_N19
\nios|E_src1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_src1[15]~1_combout\,
	asdata => \nios|F_pc_plus_one[13]~26_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|R_src1~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_src1\(15));

-- Location: LCCOMB_X22_Y13_N6
\nios|E_logic_result[15]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_logic_result[15]~3_combout\ = (\nios|E_src1\(15) & (\nios|R_logic_op\(1) $ (((\nios|R_logic_op\(0) & \nios|E_src2\(15)))))) # (!\nios|E_src1\(15) & ((\nios|R_logic_op\(1) & ((\nios|E_src2\(15)))) # (!\nios|R_logic_op\(1) & (!\nios|R_logic_op\(0) & 
-- !\nios|E_src2\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_logic_op\(0),
	datab => \nios|E_src1\(15),
	datac => \nios|R_logic_op\(1),
	datad => \nios|E_src2\(15),
	combout => \nios|E_logic_result[15]~3_combout\);

-- Location: LCCOMB_X22_Y7_N24
\nios|W_alu_result[15]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_alu_result[15]~19_combout\ = (\nios|R_ctrl_logic~q\ & ((\nios|E_logic_result[15]~3_combout\))) # (!\nios|R_ctrl_logic~q\ & (\nios|E_alu_sub~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_alu_sub~q\,
	datab => \nios|R_ctrl_logic~q\,
	datad => \nios|E_logic_result[15]~3_combout\,
	combout => \nios|W_alu_result[15]~19_combout\);

-- Location: LCCOMB_X22_Y7_N4
\nios|W_alu_result[15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_alu_result[15]~1_combout\ = (\nios|R_ctrl_logic~q\ & (((\nios|W_alu_result[15]~19_combout\)))) # (!\nios|R_ctrl_logic~q\ & ((\nios|W_alu_result[15]~19_combout\ & (\nios|Add1~30_combout\)) # (!\nios|W_alu_result[15]~19_combout\ & 
-- ((\nios|Add2~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|Add1~30_combout\,
	datab => \nios|R_ctrl_logic~q\,
	datac => \nios|Add2~30_combout\,
	datad => \nios|W_alu_result[15]~19_combout\,
	combout => \nios|W_alu_result[15]~1_combout\);

-- Location: LCCOMB_X22_Y7_N8
\nios|W_alu_result[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_alu_result[15]~feeder_combout\ = \nios|W_alu_result[15]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|W_alu_result[15]~1_combout\,
	combout => \nios|W_alu_result[15]~feeder_combout\);

-- Location: FF_X22_Y7_N9
\nios|W_alu_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|W_alu_result[15]~feeder_combout\,
	asdata => \nios|E_shift_rot_result\(15),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios|W_alu_result[6]~17_combout\,
	sload => \nios|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|W_alu_result\(15));

-- Location: LCCOMB_X14_Y10_N14
\nios|W_rf_wr_data[15]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_rf_wr_data[15]~12_combout\ = (\nios|R_ctrl_ld~q\ & (\nios|av_ld_byte1_data\(7))) # (!\nios|R_ctrl_ld~q\ & (((!\nios|E_alu_result~0_combout\ & \nios|W_alu_result\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|av_ld_byte1_data\(7),
	datab => \nios|E_alu_result~0_combout\,
	datac => \nios|W_alu_result\(15),
	datad => \nios|R_ctrl_ld~q\,
	combout => \nios|W_rf_wr_data[15]~12_combout\);

-- Location: LCCOMB_X19_Y15_N22
\nios|d_writedata[30]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|d_writedata[30]~6_combout\ = (\nios|Equal131~0_combout\ & ((\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(6)))) # (!\nios|Equal131~0_combout\ & (\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|Equal131~0_combout\,
	datac => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	datad => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	combout => \nios|d_writedata[30]~6_combout\);

-- Location: FF_X19_Y15_N23
\nios|d_writedata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|d_writedata[30]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|d_writedata\(14));

-- Location: LCCOMB_X19_Y15_N10
\mm_interconnect_0|cmd_xbar_mux|src_payload~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~20_combout\ = (\nios|d_writedata\(14) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|d_writedata\(14),
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~20_combout\);

-- Location: FF_X19_Y15_N11
\nios|the_Nios_Nios_nios2_oci|writedata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|writedata\(14));

-- Location: LCCOMB_X19_Y15_N4
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[14]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[14]~19_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(14))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & ((\nios|the_Nios_Nios_nios2_oci|writedata\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(14),
	datad => \nios|the_Nios_Nios_nios2_oci|writedata\(14),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[14]~19_combout\);

-- Location: LCCOMB_X26_Y18_N4
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Equal0~0_combout\ = (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(3) & (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(4) & 
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(3),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(4),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(2),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Equal0~0_combout\);

-- Location: LCCOMB_X24_Y16_N10
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[12]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[12]~1_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12))) # (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Equal0~0_combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[12]~1_combout\);

-- Location: FF_X24_Y16_N11
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[12]~1_combout\,
	asdata => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(15),
	sload => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(12));

-- Location: LCCOMB_X25_Y19_N26
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~22_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(12) & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(36)) # ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(36),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(37),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(12),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~22_combout\);

-- Location: FF_X25_Y19_N27
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~22_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(12));

-- Location: LCCOMB_X24_Y19_N22
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~65_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(12)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(12),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(12),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~65_combout\);

-- Location: LCCOMB_X24_Y19_N2
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~66_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ 
-- & (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(14))))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~65_combout\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(14),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~66_combout\);

-- Location: LCCOMB_X22_Y22_N28
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[4]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[4]~13_combout\ = (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ & (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ 
-- & ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3)) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[4]~13_combout\);

-- Location: FF_X24_Y19_N3
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~66_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(13));

-- Location: FF_X24_Y20_N17
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(13),
	sload => VCC,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(13));

-- Location: LCCOMB_X24_Y17_N8
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~13_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(13))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(13),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~13_combout\);

-- Location: FF_X24_Y17_N9
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~13_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(10));

-- Location: LCCOMB_X25_Y15_N0
\mm_interconnect_0|cmd_xbar_mux|src_payload~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~4_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios|d_writedata\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios|d_writedata\(10),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~4_combout\);

-- Location: FF_X25_Y15_N1
\nios|the_Nios_Nios_nios2_oci|writedata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|writedata\(10));

-- Location: LCCOMB_X25_Y15_N2
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[10]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[10]~1_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(10))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & ((\nios|the_Nios_Nios_nios2_oci|writedata\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(10),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios|the_Nios_Nios_nios2_oci|writedata\(10),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[10]~1_combout\);

-- Location: LCCOMB_X24_Y17_N26
\nios|the_Nios_Nios_nios2_oci|readdata~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|readdata~1_combout\ = (\nios|the_Nios_Nios_nios2_oci|address\(8) & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(31) & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0_combout\))) # (!\nios|the_Nios_Nios_nios2_oci|address\(8) & 
-- (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(31),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0_combout\,
	datac => \nios|the_Nios_Nios_nios2_oci|address\(8),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13),
	combout => \nios|the_Nios_Nios_nios2_oci|readdata~1_combout\);

-- Location: FF_X24_Y17_N27
\nios|the_Nios_Nios_nios2_oci|readdata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|readdata~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|readdata\(13));

-- Location: FF_X24_Y13_N21
\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|the_Nios_Nios_nios2_oci|readdata\(13),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X24_Y13_N16
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\ = !\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	combout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\);

-- Location: FF_X24_Y13_N17
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X24_Y13_N20
\mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~35_combout\ = (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & ((\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(13)) # 
-- ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(13))))) # (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datab => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(13),
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(13),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~35_combout\);

-- Location: LCCOMB_X24_Y13_N14
\mm_interconnect_0|rsp_xbar_mux_001|src_data[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data\(13) = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~35_combout\) # ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result13w~1_combout\ & 
-- (!\mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & \mm_interconnect_0|memory_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result13w~1_combout\,
	datab => \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datac => \mm_interconnect_0|memory_s1_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~35_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data\(13));

-- Location: LCCOMB_X16_Y13_N24
\nios|av_ld_byte1_data[5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_byte1_data[5]~3_combout\ = (\nios|av_ld_aligning_data~q\ & ((\nios|av_fill_bit~0_combout\))) # (!\nios|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_xbar_mux_001|src_data\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_data\(13),
	datab => \nios|av_ld_aligning_data~q\,
	datad => \nios|av_fill_bit~0_combout\,
	combout => \nios|av_ld_byte1_data[5]~3_combout\);

-- Location: LCCOMB_X16_Y13_N6
\nios|av_ld_byte1_data_en~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_byte1_data_en~2_combout\ = (((\nios|av_ld_rshift8~0_combout\) # (\nios|D_iw\(4))) # (!\nios|av_ld_aligning_data~q\)) # (!\nios|D_iw\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(3),
	datab => \nios|av_ld_aligning_data~q\,
	datac => \nios|av_ld_rshift8~0_combout\,
	datad => \nios|D_iw\(4),
	combout => \nios|av_ld_byte1_data_en~2_combout\);

-- Location: FF_X16_Y13_N25
\nios|av_ld_byte1_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|av_ld_byte1_data[5]~3_combout\,
	asdata => \nios|av_ld_byte2_data\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|av_ld_rshift8~1_combout\,
	ena => \nios|av_ld_byte1_data_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|av_ld_byte1_data\(5));

-- Location: LCCOMB_X16_Y13_N28
\nios|W_rf_wr_data[13]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_rf_wr_data[13]~14_combout\ = (\nios|R_ctrl_ld~q\ & (((\nios|av_ld_byte1_data\(5))))) # (!\nios|R_ctrl_ld~q\ & (!\nios|E_alu_result~0_combout\ & ((\nios|W_alu_result\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_alu_result~0_combout\,
	datab => \nios|av_ld_byte1_data\(5),
	datac => \nios|W_alu_result\(13),
	datad => \nios|R_ctrl_ld~q\,
	combout => \nios|W_rf_wr_data[13]~14_combout\);

-- Location: LCCOMB_X23_Y12_N30
\nios|E_st_data[17]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_st_data[17]~7_combout\ = (\nios|D_iw\(4) & ((\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(17)))) # (!\nios|D_iw\(4) & (\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	datab => \nios|D_iw\(4),
	datad => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(17),
	combout => \nios|E_st_data[17]~7_combout\);

-- Location: FF_X23_Y12_N31
\nios|d_writedata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_st_data[17]~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|d_writedata\(17));

-- Location: LCCOMB_X23_Y12_N22
\mm_interconnect_0|cmd_xbar_mux|src_payload~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~27_combout\ = (\nios|d_writedata\(17) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|d_writedata\(17),
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~27_combout\);

-- Location: FF_X23_Y12_N23
\nios|the_Nios_Nios_nios2_oci|writedata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|writedata\(17));

-- Location: LCCOMB_X24_Y18_N14
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[17]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[17]~26_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(17))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & ((\nios|the_Nios_Nios_nios2_oci|writedata\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(17),
	datab => \nios|the_Nios_Nios_nios2_oci|writedata\(17),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[17]~26_combout\);

-- Location: LCCOMB_X24_Y20_N14
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~19_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(22) & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(36)) # ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(36),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(22),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(37),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~19_combout\);

-- Location: FF_X24_Y20_N15
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~19_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(22));

-- Location: LCCOMB_X25_Y18_N28
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~59_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(22))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(22),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(22),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~59_combout\);

-- Location: LCCOMB_X25_Y18_N22
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~60_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~19_combout\ & 
-- (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(24))))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~19_combout\ & ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~59_combout\) # 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~19_combout\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~59_combout\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(24),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~60_combout\);

-- Location: LCCOMB_X23_Y22_N28
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[20]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[20]~21_combout\ = 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\) # 
-- ((!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_cdr~combout\ & ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\) # 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[20]~21_combout\);

-- Location: FF_X25_Y18_N23
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~60_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[20]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(23));

-- Location: LCCOMB_X28_Y16_N26
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[23]~feeder_combout\ = \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(23),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[23]~feeder_combout\);

-- Location: FF_X28_Y16_N27
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[23]~feeder_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(23));

-- Location: LCCOMB_X24_Y18_N26
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~11_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(23))))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(23),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~11_combout\);

-- Location: FF_X24_Y18_N27
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~11_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(20));

-- Location: LCCOMB_X24_Y18_N0
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~3_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(20) & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(36)) # ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(36),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(37),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(20),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~3_combout\);

-- Location: FF_X24_Y18_N1
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~3_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(20));

-- Location: LCCOMB_X24_Y18_N4
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~18_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(20)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(20),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(20),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~18_combout\);

-- Location: LCCOMB_X23_Y18_N12
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~20_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ 
-- & ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(22)) # ((!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~19_combout\ & 
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~18_combout\)))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~19_combout\ & ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~19_combout\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(22),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~18_combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~20_combout\);

-- Location: FF_X23_Y18_N13
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~20_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[20]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(21));

-- Location: LCCOMB_X25_Y19_N0
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~7_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(18) & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(37)) # ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(37),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(18),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~7_combout\);

-- Location: FF_X25_Y19_N1
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~7_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(18));

-- Location: LCCOMB_X23_Y18_N14
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~35_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(18)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(18),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(18),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~35_combout\);

-- Location: LCCOMB_X23_Y18_N20
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~36_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ 
-- & ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(20)) # ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~35_combout\ & 
-- !\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~19_combout\)))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~35_combout\ & ((!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~35_combout\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(20),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~19_combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~36_combout\);

-- Location: FF_X23_Y18_N21
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~36_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[20]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(19));

-- Location: LCCOMB_X23_Y18_N18
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[19]~feeder_combout\ = \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(19),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[19]~feeder_combout\);

-- Location: FF_X23_Y18_N19
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[19]~feeder_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(19));

-- Location: LCCOMB_X24_Y18_N6
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~4_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(19) & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(36)) # ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(36),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(37),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(19),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~4_combout\);

-- Location: FF_X24_Y18_N7
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~4_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(19));

-- Location: LCCOMB_X23_Y18_N4
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~22_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(19)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(19),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(19),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~22_combout\);

-- Location: LCCOMB_X23_Y18_N8
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~23_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(21) & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\) # 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~22_combout\ & !\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~19_combout\)))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(21) & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~22_combout\ & 
-- ((!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(21),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~22_combout\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~19_combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~23_combout\);

-- Location: FF_X23_Y18_N9
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~23_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[20]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(20));

-- Location: FF_X23_Y18_N27
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(20),
	sload => VCC,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(20));

-- Location: LCCOMB_X24_Y18_N30
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~22_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(20))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(20),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~22_combout\);

-- Location: FF_X24_Y18_N31
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~22_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(17));

-- Location: LCCOMB_X24_Y18_N12
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~8_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(17) & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(36)) # ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(36),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(37),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(17),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~8_combout\);

-- Location: FF_X24_Y18_N13
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~8_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(17));

-- Location: LCCOMB_X24_Y18_N24
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~37_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(17)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(17),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(17),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~37_combout\);

-- Location: LCCOMB_X23_Y18_N28
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~38_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~37_combout\ & 
-- (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(19))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~19_combout\))) # (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~37_combout\ & 
-- (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~37_combout\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~19_combout\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(19),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~38_combout\);

-- Location: FF_X23_Y18_N29
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~38_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[20]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(18));

-- Location: LCCOMB_X23_Y18_N6
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[18]~feeder_combout\ = \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(18),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[18]~feeder_combout\);

-- Location: FF_X23_Y18_N7
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[18]~feeder_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(18));

-- Location: LCCOMB_X25_Y17_N26
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[15]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[15]~17_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\) # 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_rd_d1~q\ & !\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_rd_d1~q\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[15]~17_combout\);

-- Location: FF_X26_Y15_N19
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[15]~6_combout\,
	asdata => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(18),
	sload => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[15]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(15));

-- Location: LCCOMB_X23_Y18_N22
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~67_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(15))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(15),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(15),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~67_combout\);

-- Location: LCCOMB_X23_Y18_N16
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~68_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~67_combout\ & 
-- (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(17) & \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\)) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~19_combout\))) # (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~67_combout\ & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(17) & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~67_combout\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(17),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~19_combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~68_combout\);

-- Location: FF_X23_Y18_N17
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~68_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[20]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(16));

-- Location: LCCOMB_X23_Y22_N20
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[20]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[20]~81_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[20]~81_combout\);

-- Location: FF_X23_Y22_N21
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|DRsize.010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[20]~81_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|DRsize.010~q\);

-- Location: LCCOMB_X23_Y22_N12
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[15]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[15]~8_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|DRsize.010~q\ & 
-- (\altera_internal_jtag~TDIUTAP\)) # (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|DRsize.010~q\ & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(16),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|DRsize.010~q\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[15]~8_combout\);

-- Location: LCCOMB_X24_Y18_N2
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~24_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(14) & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(37)) # ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(37),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(14),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~24_combout\);

-- Location: FF_X24_Y18_N3
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~24_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(14));

-- Location: LCCOMB_X23_Y22_N22
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~69_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(14)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(14),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(14),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~69_combout\);

-- Location: LCCOMB_X23_Y22_N24
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~70_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(15))))) # (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(15),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~69_combout\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_cdr~combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~70_combout\);

-- Location: FF_X23_Y22_N13
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[15]~8_combout\,
	asdata => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~70_combout\,
	sload => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(15));

-- Location: LCCOMB_X24_Y20_N6
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~25_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(13) & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(37)) # ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(37),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(13),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(36),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~25_combout\);

-- Location: FF_X24_Y20_N7
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~25_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(13));

-- Location: LCCOMB_X24_Y17_N0
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~71_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(13)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(13),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(13),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~71_combout\);

-- Location: LCCOMB_X24_Y19_N20
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~72_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ 
-- & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(15))) # (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(15),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~71_combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~72_combout\);

-- Location: FF_X24_Y19_N21
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~72_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(14));

-- Location: LCCOMB_X24_Y19_N0
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[14]~feeder_combout\ = \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(14),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[14]~feeder_combout\);

-- Location: FF_X24_Y19_N1
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[14]~feeder_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(14));

-- Location: LCCOMB_X24_Y18_N16
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~15_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(14))))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(14),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~15_combout\);

-- Location: FF_X24_Y18_N17
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~15_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(11));

-- Location: LCCOMB_X25_Y19_N4
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~27_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(10) & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(37)) # ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(37),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(10),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~27_combout\);

-- Location: FF_X25_Y19_N5
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~27_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(10));

-- Location: LCCOMB_X24_Y19_N24
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~75_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(10)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(10),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(10),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~75_combout\);

-- Location: LCCOMB_X24_Y19_N8
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~76_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ 
-- & (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(12))))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~75_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~75_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(12),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~76_combout\);

-- Location: FF_X24_Y19_N9
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~76_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(11));

-- Location: FF_X24_Y19_N5
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(11),
	sload => VCC,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(11));

-- Location: LCCOMB_X24_Y18_N20
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~26_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(11) & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(36)) # ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(36),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(37),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(11),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~26_combout\);

-- Location: FF_X24_Y18_N21
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~26_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(11));

-- Location: LCCOMB_X24_Y18_N22
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~73_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(11)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(11),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(11),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~73_combout\);

-- Location: LCCOMB_X24_Y19_N6
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~74_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ 
-- & (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(13))))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~73_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~73_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(13),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~74_combout\);

-- Location: FF_X24_Y19_N7
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~74_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(12));

-- Location: LCCOMB_X24_Y19_N26
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[12]~feeder_combout\ = \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(12),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[12]~feeder_combout\);

-- Location: FF_X24_Y19_N27
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[12]~feeder_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(12));

-- Location: LCCOMB_X25_Y16_N12
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~16_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(12))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9) & \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(12),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~16_combout\);

-- Location: FF_X25_Y16_N13
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~16_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(9));

-- Location: LCCOMB_X24_Y20_N0
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~28_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(9) & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(36)) # ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(36),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(9),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(37),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~28_combout\);

-- Location: FF_X24_Y20_N1
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~28_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(9));

-- Location: LCCOMB_X24_Y19_N18
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~77_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(9)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(9),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(9),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~77_combout\);

-- Location: LCCOMB_X24_Y19_N10
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~78_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ 
-- & (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(11))))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~77_combout\ & ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~77_combout\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(11),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~78_combout\);

-- Location: FF_X24_Y19_N11
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~78_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(10));

-- Location: LCCOMB_X24_Y19_N14
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[10]~feeder_combout\ = \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(10),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[10]~feeder_combout\);

-- Location: FF_X24_Y19_N15
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[10]~feeder_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(10));

-- Location: LCCOMB_X24_Y16_N12
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~18_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(10))))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7) & ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(10),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~18_combout\);

-- Location: FF_X24_Y16_N13
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~18_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(7));

-- Location: LCCOMB_X23_Y16_N2
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[7]~7_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(7)))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & (\nios|the_Nios_Nios_nios2_oci|writedata\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|writedata\(7),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(7),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[7]~7_combout\);

-- Location: LCCOMB_X25_Y16_N24
\nios|the_Nios_Nios_nios2_oci|readdata~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|readdata~21_combout\ = (\nios|the_Nios_Nios_nios2_oci|address\(8) & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(31) & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0_combout\)))) # (!\nios|the_Nios_Nios_nios2_oci|address\(8) & 
-- (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(31),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15),
	datac => \nios|the_Nios_Nios_nios2_oci|address\(8),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0_combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|readdata~21_combout\);

-- Location: FF_X25_Y16_N25
\nios|the_Nios_Nios_nios2_oci|readdata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|readdata~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|readdata\(15));

-- Location: FF_X24_Y15_N5
\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|the_Nios_Nios_nios2_oci|readdata\(15),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X16_Y16_N30
\jtag_uart_0|rvalid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|rvalid~0_combout\ = (\jtag_uart_0|fifo_rd~3_combout\ & (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\)) # (!\jtag_uart_0|fifo_rd~3_combout\ & ((\jtag_uart_0|rvalid~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datac => \jtag_uart_0|rvalid~q\,
	datad => \jtag_uart_0|fifo_rd~3_combout\,
	combout => \jtag_uart_0|rvalid~0_combout\);

-- Location: FF_X16_Y16_N31
\jtag_uart_0|rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|rvalid~0_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|rvalid~q\);

-- Location: FF_X24_Y15_N31
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \jtag_uart_0|rvalid~q\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X24_Y15_N30
\mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~33_combout\ = (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & ((\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(15)) # 
-- ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(15) & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) # (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- (((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(15) & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datab => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(15),
	datac => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(15),
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~33_combout\);

-- Location: LCCOMB_X24_Y10_N4
\mm_interconnect_0|rsp_xbar_mux_001|src_data[15]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data\(15) = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~33_combout\) # ((!\mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & 
-- (\mm_interconnect_0|memory_s1_translator|read_latency_shift_reg\(0) & \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result15w~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datab => \mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~33_combout\,
	datac => \mm_interconnect_0|memory_s1_translator|read_latency_shift_reg\(0),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result15w~1_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data\(15));

-- Location: LCCOMB_X16_Y10_N2
\nios|av_ld_byte1_data[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_byte1_data[7]~1_combout\ = (\nios|av_ld_aligning_data~q\ & (\nios|av_fill_bit~0_combout\)) # (!\nios|av_ld_aligning_data~q\ & ((\mm_interconnect_0|rsp_xbar_mux_001|src_data\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|av_fill_bit~0_combout\,
	datab => \nios|av_ld_aligning_data~q\,
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_data\(15),
	combout => \nios|av_ld_byte1_data[7]~1_combout\);

-- Location: FF_X16_Y10_N3
\nios|av_ld_byte1_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|av_ld_byte1_data[7]~1_combout\,
	asdata => \nios|av_ld_byte2_data\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|av_ld_rshift8~1_combout\,
	ena => \nios|av_ld_byte1_data_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|av_ld_byte1_data\(7));

-- Location: LCCOMB_X17_Y12_N4
\nios|D_ctrl_b_is_dst~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_ctrl_b_is_dst~2_combout\ = (\nios|D_iw\(2) & (\nios|D_iw\(1) & \nios|D_iw\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(2),
	datab => \nios|D_iw\(1),
	datad => \nios|D_iw\(0),
	combout => \nios|D_ctrl_b_is_dst~2_combout\);

-- Location: FF_X17_Y12_N5
\nios|R_ctrl_ld_signed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|D_ctrl_b_is_dst~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|R_ctrl_ld_signed~q\);

-- Location: LCCOMB_X14_Y10_N12
\nios|av_fill_bit~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_fill_bit~0_combout\ = (\nios|R_ctrl_ld_signed~q\ & ((\nios|Equal1~0_combout\ & (\nios|av_ld_byte1_data\(7))) # (!\nios|Equal1~0_combout\ & ((\nios|av_ld_byte0_data\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|av_ld_byte1_data\(7),
	datab => \nios|av_ld_byte0_data\(7),
	datac => \nios|Equal1~0_combout\,
	datad => \nios|R_ctrl_ld_signed~q\,
	combout => \nios|av_fill_bit~0_combout\);

-- Location: FF_X21_Y13_N21
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X24_Y16_N24
\nios|the_Nios_Nios_nios2_oci|readdata~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|readdata~2_combout\ = (\nios|the_Nios_Nios_nios2_oci|address\(8) & (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(31) & 
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0_combout\)))) # (!\nios|the_Nios_Nios_nios2_oci|address\(8) & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(31),
	datac => \nios|the_Nios_Nios_nios2_oci|address\(8),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0_combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|readdata~2_combout\);

-- Location: FF_X24_Y16_N25
\nios|the_Nios_Nios_nios2_oci|readdata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|readdata~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|readdata\(12));

-- Location: FF_X21_Y13_N29
\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|the_Nios_Nios_nios2_oci|readdata\(12),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X21_Y13_N20
\mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~36_combout\ = (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & ((\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(12)) # 
-- ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(12))))) # (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datab => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(12),
	datad => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(12),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~36_combout\);

-- Location: LCCOMB_X21_Y13_N22
\mm_interconnect_0|rsp_xbar_mux_001|src_data[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data\(12) = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~36_combout\) # ((\mm_interconnect_0|memory_s1_translator|read_latency_shift_reg\(0) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result12w~1_combout\ & !\mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|memory_s1_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~36_combout\,
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result12w~1_combout\,
	datad => \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data\(12));

-- Location: LCCOMB_X16_Y13_N2
\nios|av_ld_byte1_data[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_byte1_data[4]~4_combout\ = (\nios|av_ld_aligning_data~q\ & (\nios|av_fill_bit~0_combout\)) # (!\nios|av_ld_aligning_data~q\ & ((\mm_interconnect_0|rsp_xbar_mux_001|src_data\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|av_fill_bit~0_combout\,
	datab => \nios|av_ld_aligning_data~q\,
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_data\(12),
	combout => \nios|av_ld_byte1_data[4]~4_combout\);

-- Location: FF_X16_Y13_N3
\nios|av_ld_byte1_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|av_ld_byte1_data[4]~4_combout\,
	asdata => \nios|av_ld_byte2_data\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|av_ld_rshift8~1_combout\,
	ena => \nios|av_ld_byte1_data_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|av_ld_byte1_data\(4));

-- Location: LCCOMB_X16_Y13_N30
\nios|W_rf_wr_data[12]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_rf_wr_data[12]~15_combout\ = (\nios|R_ctrl_ld~q\ & (\nios|av_ld_byte1_data\(4))) # (!\nios|R_ctrl_ld~q\ & (((\nios|W_alu_result\(12) & !\nios|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_ctrl_ld~q\,
	datab => \nios|av_ld_byte1_data\(4),
	datac => \nios|W_alu_result\(12),
	datad => \nios|E_alu_result~0_combout\,
	combout => \nios|W_rf_wr_data[12]~15_combout\);

-- Location: FF_X17_Y14_N19
\nios|d_writedata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|d_writedata\(6));

-- Location: LCCOMB_X17_Y14_N4
\mm_interconnect_0|cmd_xbar_mux|src_payload~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~11_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios|d_writedata\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios|d_writedata\(6),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~11_combout\);

-- Location: FF_X17_Y14_N5
\nios|the_Nios_Nios_nios2_oci|writedata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|writedata\(6));

-- Location: LCCOMB_X26_Y19_N14
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[6]~8_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(6)))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & (\nios|the_Nios_Nios_nios2_oci|writedata\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|writedata\(6),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(6),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[6]~8_combout\);

-- Location: LCCOMB_X24_Y16_N22
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[4]~4_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4))) # (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Equal0~0_combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[4]~4_combout\);

-- Location: FF_X24_Y16_N23
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[4]~4_combout\,
	asdata => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(7),
	sload => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(4));

-- Location: LCCOMB_X23_Y16_N10
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[4]~16_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(4)))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & (\nios|the_Nios_Nios_nios2_oci|writedata\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\,
	datab => \nios|the_Nios_Nios_nios2_oci|writedata\(4),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(4),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[4]~16_combout\);

-- Location: LCCOMB_X25_Y16_N10
\nios|the_Nios_Nios_nios2_oci|readdata~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|readdata~3_combout\ = (\nios|the_Nios_Nios_nios2_oci|address\(8) & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(31) & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0_combout\))) # (!\nios|the_Nios_Nios_nios2_oci|address\(8) & 
-- (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(31),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0_combout\,
	datac => \nios|the_Nios_Nios_nios2_oci|address\(8),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11),
	combout => \nios|the_Nios_Nios_nios2_oci|readdata~3_combout\);

-- Location: FF_X25_Y16_N11
\nios|the_Nios_Nios_nios2_oci|readdata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|readdata~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|readdata\(11));

-- Location: FF_X21_Y13_N31
\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|the_Nios_Nios_nios2_oci|readdata\(11),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(11));

-- Location: LCCOMB_X21_Y13_N30
\mm_interconnect_0|rsp_xbar_mux_001|src_payload~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_payload~2_combout\ = (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & ((\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(11)) # 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result11w~1_combout\ & \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result11w~1_combout\ & ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result11w~1_combout\,
	datac => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(11),
	datad => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~2_combout\);

-- Location: LCCOMB_X16_Y13_N20
\nios|av_ld_byte1_data[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_byte1_data[3]~5_combout\ = (\nios|av_ld_aligning_data~q\ & ((\nios|av_fill_bit~0_combout\))) # (!\nios|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_xbar_mux_001|src_payload~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~2_combout\,
	datab => \nios|av_ld_aligning_data~q\,
	datad => \nios|av_fill_bit~0_combout\,
	combout => \nios|av_ld_byte1_data[3]~5_combout\);

-- Location: FF_X16_Y13_N21
\nios|av_ld_byte1_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|av_ld_byte1_data[3]~5_combout\,
	asdata => \nios|av_ld_byte2_data\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|av_ld_rshift8~1_combout\,
	ena => \nios|av_ld_byte1_data_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|av_ld_byte1_data\(3));

-- Location: LCCOMB_X14_Y10_N2
\nios|W_rf_wr_data[11]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_rf_wr_data[11]~16_combout\ = (\nios|R_ctrl_ld~q\ & (\nios|av_ld_byte1_data\(3))) # (!\nios|R_ctrl_ld~q\ & (((!\nios|E_alu_result~0_combout\ & \nios|W_alu_result\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|av_ld_byte1_data\(3),
	datab => \nios|E_alu_result~0_combout\,
	datac => \nios|W_alu_result\(11),
	datad => \nios|R_ctrl_ld~q\,
	combout => \nios|W_rf_wr_data[11]~16_combout\);

-- Location: LCCOMB_X25_Y12_N0
\nios|d_writedata[28]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|d_writedata[28]~4_combout\ = (\nios|Equal131~0_combout\ & (\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(4))) # (!\nios|Equal131~0_combout\ & ((\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	datac => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	datad => \nios|Equal131~0_combout\,
	combout => \nios|d_writedata[28]~4_combout\);

-- Location: FF_X25_Y12_N1
\nios|d_writedata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|d_writedata[28]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|d_writedata\(12));

-- Location: LCCOMB_X25_Y12_N24
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~2_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios|d_writedata\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios|d_writedata\(12),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~2_combout\);

-- Location: LCCOMB_X23_Y14_N26
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~1_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios|d_writedata\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios|d_writedata\(13),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~1_combout\);

-- Location: LCCOMB_X19_Y15_N26
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~19_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios|d_writedata\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \nios|d_writedata\(14),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~19_combout\);

-- Location: LCCOMB_X26_Y15_N8
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~21_combout\ = (\nios|d_writedata\(15) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|d_writedata\(15),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~21_combout\);

-- Location: M9K_X27_Y10_N0
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Nios_memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "Nios_memory:memory|altsyncram:the_altsyncram|altsyncram_trb1:auto_generated|altsyncram:ram_block1a0|altsyncram_utb3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1349w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTADATAOUT_bus\);

-- Location: M9K_X27_Y11_N0
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Nios_memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "Nios_memory:memory|altsyncram:the_altsyncram|altsyncram_trb1:auto_generated|altsyncram:ram_block1a0|altsyncram_utb3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1332w\(3),
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCCOMB_X23_Y9_N22
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1874w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1874w[0]~0_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)) # 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a41\)) # 
-- (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a41\,
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a9\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1874w[0]~0_combout\);

-- Location: M9K_X27_Y14_N0
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a136\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Nios_memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "Nios_memory:memory|altsyncram:the_altsyncram|altsyncram_trb1:auto_generated|altsyncram:ram_block1a0|altsyncram_utb3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1379w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a136_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a136_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a136_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a136_PORTADATAOUT_bus\);

-- Location: M9K_X27_Y12_N0
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Nios_memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "Nios_memory:memory|altsyncram:the_altsyncram|altsyncram_trb1:auto_generated|altsyncram:ram_block1a0|altsyncram_utb3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1359w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus\);

-- Location: M9K_X27_Y13_N0
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a104\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Nios_memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "Nios_memory:memory|altsyncram:the_altsyncram|altsyncram_trb1:auto_generated|altsyncram:ram_block1a0|altsyncram_utb3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1369w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a104_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a104_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a104_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a104_PORTADATAOUT_bus\);

-- Location: LCCOMB_X24_Y13_N10
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result9w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result9w~0_combout\ = ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a105\))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a73\))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a73\,
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a105\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result9w~0_combout\);

-- Location: LCCOMB_X24_Y13_N28
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result9w~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result9w~1_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a137\)))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1874w[0]~0_combout\ & ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result9w~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1874w[0]~0_combout\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a137\,
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result9w~0_combout\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result9w~1_combout\);

-- Location: LCCOMB_X24_Y13_N30
\mm_interconnect_0|rsp_xbar_mux_001|src_payload~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_payload~3_combout\ = (\mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(9) & 
-- !\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(9),
	datad => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~3_combout\);

-- Location: LCCOMB_X19_Y16_N2
\jtag_uart_0|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|LessThan0~0_combout\ = (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- ((\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)) # ((\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # 
-- (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datab => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datac => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	combout => \jtag_uart_0|LessThan0~0_combout\);

-- Location: LCCOMB_X19_Y16_N0
\jtag_uart_0|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|LessThan0~1_combout\ = (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & (!\jtag_uart_0|LessThan0~0_combout\ & 
-- (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & !\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datab => \jtag_uart_0|LessThan0~0_combout\,
	datac => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	combout => \jtag_uart_0|LessThan0~1_combout\);

-- Location: FF_X19_Y16_N1
\jtag_uart_0|fifo_AE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|LessThan0~1_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|fifo_AE~q\);

-- Location: LCCOMB_X17_Y16_N0
\jtag_uart_0|ien_AE~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|ien_AE~feeder_combout\ = \nios|d_writedata\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|d_writedata\(1),
	combout => \jtag_uart_0|ien_AE~feeder_combout\);

-- Location: LCCOMB_X16_Y15_N2
\jtag_uart_0|ien_AE~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|ien_AE~2_combout\ = (\nios|d_write~q\ & (!\mm_interconnect_0|nios_data_master_translator|write_accepted~q\ & (\nios|W_alu_result\(2) & \jtag_uart_0|av_waitrequest~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|d_write~q\,
	datab => \mm_interconnect_0|nios_data_master_translator|write_accepted~q\,
	datac => \nios|W_alu_result\(2),
	datad => \jtag_uart_0|av_waitrequest~4_combout\,
	combout => \jtag_uart_0|ien_AE~2_combout\);

-- Location: FF_X17_Y16_N1
\jtag_uart_0|ien_AE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|ien_AE~feeder_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|ien_AE~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|ien_AE~q\);

-- Location: LCCOMB_X24_Y13_N22
\jtag_uart_0|av_readdata[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|av_readdata\(9) = (\jtag_uart_0|fifo_AE~q\ & \jtag_uart_0|ien_AE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|fifo_AE~q\,
	datac => \jtag_uart_0|ien_AE~q\,
	combout => \jtag_uart_0|av_readdata\(9));

-- Location: FF_X24_Y13_N23
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|av_readdata\(9),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X12_Y12_N12
\uart_1|the_Nios_UART_1_regs|control_reg[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_regs|control_reg[9]~feeder_combout\ = \nios|d_writedata\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|d_writedata\(9),
	combout => \uart_1|the_Nios_UART_1_regs|control_reg[9]~feeder_combout\);

-- Location: LCCOMB_X14_Y14_N12
\mm_interconnect_0|uart_1_s1_translator|wait_latency_counter~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|uart_1_s1_translator|wait_latency_counter~5_combout\ = (\mm_interconnect_0|uart_1_s1_translator|wait_latency_counter\(0) & (!\mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\ & 
-- !\mm_interconnect_0|uart_1_s1_translator|wait_latency_counter\(1))) # (!\mm_interconnect_0|uart_1_s1_translator|wait_latency_counter\(0) & ((\mm_interconnect_0|uart_1_s1_translator|wait_latency_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|uart_1_s1_translator|wait_latency_counter\(0),
	datab => \mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	datac => \mm_interconnect_0|uart_1_s1_translator|wait_latency_counter\(1),
	combout => \mm_interconnect_0|uart_1_s1_translator|wait_latency_counter~5_combout\);

-- Location: LCCOMB_X14_Y14_N4
\mm_interconnect_0|uart_1_s1_translator|wait_latency_counter~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|uart_1_s1_translator|wait_latency_counter~6_combout\ = (\mm_interconnect_0|uart_1_s1_translator|wait_latency_counter~5_combout\ & (\uart_1|the_Nios_UART_1_tx|tx_wr_strobe_onset~0_combout\ & 
-- \mm_interconnect_0|uart_1_s1_translator|wait_latency_counter~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|uart_1_s1_translator|wait_latency_counter~5_combout\,
	datac => \uart_1|the_Nios_UART_1_tx|tx_wr_strobe_onset~0_combout\,
	datad => \mm_interconnect_0|uart_1_s1_translator|wait_latency_counter~7_combout\,
	combout => \mm_interconnect_0|uart_1_s1_translator|wait_latency_counter~6_combout\);

-- Location: FF_X14_Y14_N5
\mm_interconnect_0|uart_1_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|uart_1_s1_translator|wait_latency_counter~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|uart_1_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X14_Y14_N24
\uart_1|the_Nios_UART_1_regs|control_wr_strobe~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_regs|control_wr_strobe~0_combout\ = (\uart_1|the_Nios_UART_1_regs|Equal0~0_combout\ & (\mm_interconnect_0|nios_data_master_translator|uav_write~0_combout\ & (!\mm_interconnect_0|uart_1_s1_translator|wait_latency_counter\(1) & 
-- \uart_1|the_Nios_UART_1_tx|tx_wr_strobe_onset~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_regs|Equal0~0_combout\,
	datab => \mm_interconnect_0|nios_data_master_translator|uav_write~0_combout\,
	datac => \mm_interconnect_0|uart_1_s1_translator|wait_latency_counter\(1),
	datad => \uart_1|the_Nios_UART_1_tx|tx_wr_strobe_onset~0_combout\,
	combout => \uart_1|the_Nios_UART_1_regs|control_wr_strobe~0_combout\);

-- Location: FF_X12_Y12_N13
\uart_1|the_Nios_UART_1_regs|control_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_regs|control_reg[9]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \uart_1|the_Nios_UART_1_regs|control_wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_regs|control_reg\(9));

-- Location: LCCOMB_X12_Y14_N0
\uart_1|the_Nios_UART_1_regs|selected_read_data~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_regs|selected_read_data~24_combout\ = (\uart_1|the_Nios_UART_1_regs|control_reg\(9) & (\nios|W_alu_result\(2) & (\nios|W_alu_result\(3) & !\nios|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_regs|control_reg\(9),
	datab => \nios|W_alu_result\(2),
	datac => \nios|W_alu_result\(3),
	datad => \nios|W_alu_result\(4),
	combout => \uart_1|the_Nios_UART_1_regs|selected_read_data~24_combout\);

-- Location: FF_X12_Y14_N1
\uart_1|the_Nios_UART_1_regs|readdata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_regs|selected_read_data~24_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_regs|readdata\(9));

-- Location: FF_X24_Y13_N3
\mm_interconnect_0|uart_1_s1_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \uart_1|the_Nios_UART_1_regs|readdata\(9),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|uart_1_s1_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X24_Y13_N2
\mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~38_combout\ = (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(9) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\mm_interconnect_0|uart_1_s1_translator|av_readdata_pre\(9) & \mm_interconnect_0|uart_1_s1_translator|read_latency_shift_reg\(0))))) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(9) & 
-- (((\mm_interconnect_0|uart_1_s1_translator|av_readdata_pre\(9) & \mm_interconnect_0|uart_1_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(9),
	datab => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|uart_1_s1_translator|av_readdata_pre\(9),
	datad => \mm_interconnect_0|uart_1_s1_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~38_combout\);

-- Location: LCCOMB_X24_Y13_N4
\mm_interconnect_0|rsp_xbar_mux_001|src_data[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data\(9) = (\mm_interconnect_0|rsp_xbar_mux_001|src_payload~3_combout\) # ((\mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~38_combout\) # ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result9w~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result9w~1_combout\,
	datac => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~3_combout\,
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~38_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data\(9));

-- Location: LCCOMB_X16_Y13_N14
\nios|av_ld_byte1_data[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_byte1_data[1]~7_combout\ = (\nios|av_ld_aligning_data~q\ & ((\nios|av_fill_bit~0_combout\))) # (!\nios|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_xbar_mux_001|src_data\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_data\(9),
	datab => \nios|av_ld_aligning_data~q\,
	datad => \nios|av_fill_bit~0_combout\,
	combout => \nios|av_ld_byte1_data[1]~7_combout\);

-- Location: FF_X16_Y13_N15
\nios|av_ld_byte1_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|av_ld_byte1_data[1]~7_combout\,
	asdata => \nios|av_ld_byte2_data\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|av_ld_rshift8~1_combout\,
	ena => \nios|av_ld_byte1_data_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|av_ld_byte1_data\(1));

-- Location: LCCOMB_X16_Y13_N8
\nios|W_rf_wr_data[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_rf_wr_data[9]~18_combout\ = (\nios|R_ctrl_ld~q\ & (((\nios|av_ld_byte1_data\(1))))) # (!\nios|R_ctrl_ld~q\ & (!\nios|E_alu_result~0_combout\ & (\nios|W_alu_result\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_alu_result~0_combout\,
	datab => \nios|W_alu_result\(9),
	datac => \nios|av_ld_byte1_data\(1),
	datad => \nios|R_ctrl_ld~q\,
	combout => \nios|W_rf_wr_data[9]~18_combout\);

-- Location: LCCOMB_X22_Y13_N20
\nios|E_src1[11]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_src1[11]~5_combout\ = (\nios|R_src1~34_combout\ & (\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(11))) # (!\nios|R_src1~34_combout\ & ((\nios|D_iw\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(11),
	datab => \nios|R_src1~34_combout\,
	datad => \nios|D_iw\(15),
	combout => \nios|E_src1[11]~5_combout\);

-- Location: FF_X22_Y13_N21
\nios|E_src1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_src1[11]~5_combout\,
	asdata => \nios|F_pc_plus_one[9]~18_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|R_src1~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_src1\(11));

-- Location: FF_X21_Y9_N11
\nios|E_shift_rot_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_shift_rot_result_nxt[11]~7_combout\,
	asdata => \nios|E_src1\(11),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_shift_rot_result\(11));

-- Location: LCCOMB_X21_Y9_N16
\nios|E_shift_rot_result_nxt[12]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_shift_rot_result_nxt[12]~6_combout\ = (\nios|R_ctrl_shift_rot_right~q\ & ((\nios|E_shift_rot_result\(13)))) # (!\nios|R_ctrl_shift_rot_right~q\ & (\nios|E_shift_rot_result\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_shift_rot_result\(11),
	datab => \nios|R_ctrl_shift_rot_right~q\,
	datad => \nios|E_shift_rot_result\(13),
	combout => \nios|E_shift_rot_result_nxt[12]~6_combout\);

-- Location: FF_X21_Y9_N17
\nios|E_shift_rot_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_shift_rot_result_nxt[12]~6_combout\,
	asdata => \nios|E_src1\(12),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_shift_rot_result\(12));

-- Location: LCCOMB_X21_Y9_N6
\nios|E_shift_rot_result_nxt[13]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_shift_rot_result_nxt[13]~5_combout\ = (\nios|R_ctrl_shift_rot_right~q\ & ((\nios|E_shift_rot_result\(14)))) # (!\nios|R_ctrl_shift_rot_right~q\ & (\nios|E_shift_rot_result\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_ctrl_shift_rot_right~q\,
	datab => \nios|E_shift_rot_result\(12),
	datad => \nios|E_shift_rot_result\(14),
	combout => \nios|E_shift_rot_result_nxt[13]~5_combout\);

-- Location: FF_X21_Y9_N7
\nios|E_shift_rot_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_shift_rot_result_nxt[13]~5_combout\,
	asdata => \nios|E_src1\(13),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_shift_rot_result\(13));

-- Location: LCCOMB_X21_Y9_N4
\nios|E_shift_rot_result_nxt[14]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_shift_rot_result_nxt[14]~4_combout\ = (\nios|R_ctrl_shift_rot_right~q\ & (\nios|E_shift_rot_result\(15))) # (!\nios|R_ctrl_shift_rot_right~q\ & ((\nios|E_shift_rot_result\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_shift_rot_result\(15),
	datab => \nios|R_ctrl_shift_rot_right~q\,
	datad => \nios|E_shift_rot_result\(13),
	combout => \nios|E_shift_rot_result_nxt[14]~4_combout\);

-- Location: FF_X21_Y9_N5
\nios|E_shift_rot_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_shift_rot_result_nxt[14]~4_combout\,
	asdata => \nios|E_src1\(14),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_shift_rot_result\(14));

-- Location: LCCOMB_X21_Y9_N26
\nios|E_shift_rot_result_nxt[15]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_shift_rot_result_nxt[15]~3_combout\ = (\nios|R_ctrl_shift_rot_right~q\ & (\nios|E_shift_rot_result\(16))) # (!\nios|R_ctrl_shift_rot_right~q\ & ((\nios|E_shift_rot_result\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_ctrl_shift_rot_right~q\,
	datab => \nios|E_shift_rot_result\(16),
	datad => \nios|E_shift_rot_result\(14),
	combout => \nios|E_shift_rot_result_nxt[15]~3_combout\);

-- Location: FF_X21_Y9_N27
\nios|E_shift_rot_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_shift_rot_result_nxt[15]~3_combout\,
	asdata => \nios|E_src1\(15),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_shift_rot_result\(15));

-- Location: LCCOMB_X21_Y9_N0
\nios|E_shift_rot_result_nxt[16]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_shift_rot_result_nxt[16]~2_combout\ = (\nios|R_ctrl_shift_rot_right~q\ & ((\nios|E_shift_rot_result\(17)))) # (!\nios|R_ctrl_shift_rot_right~q\ & (\nios|E_shift_rot_result\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_shift_rot_result\(15),
	datab => \nios|R_ctrl_shift_rot_right~q\,
	datad => \nios|E_shift_rot_result\(17),
	combout => \nios|E_shift_rot_result_nxt[16]~2_combout\);

-- Location: FF_X21_Y9_N1
\nios|E_shift_rot_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_shift_rot_result_nxt[16]~2_combout\,
	asdata => \nios|E_src1\(16),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_shift_rot_result\(16));

-- Location: LCCOMB_X21_Y9_N12
\nios|E_shift_rot_result_nxt[17]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_shift_rot_result_nxt[17]~15_combout\ = (\nios|R_ctrl_shift_rot_right~q\ & (\nios|E_shift_rot_result\(18))) # (!\nios|R_ctrl_shift_rot_right~q\ & ((\nios|E_shift_rot_result\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_shift_rot_result\(18),
	datab => \nios|R_ctrl_shift_rot_right~q\,
	datad => \nios|E_shift_rot_result\(16),
	combout => \nios|E_shift_rot_result_nxt[17]~15_combout\);

-- Location: FF_X21_Y9_N13
\nios|E_shift_rot_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_shift_rot_result_nxt[17]~15_combout\,
	asdata => \nios|E_src1\(17),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_shift_rot_result\(17));

-- Location: LCCOMB_X21_Y9_N22
\nios|E_shift_rot_result_nxt[18]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_shift_rot_result_nxt[18]~18_combout\ = (\nios|R_ctrl_shift_rot_right~q\ & (\nios|E_shift_rot_result\(19))) # (!\nios|R_ctrl_shift_rot_right~q\ & ((\nios|E_shift_rot_result\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_ctrl_shift_rot_right~q\,
	datab => \nios|E_shift_rot_result\(19),
	datad => \nios|E_shift_rot_result\(17),
	combout => \nios|E_shift_rot_result_nxt[18]~18_combout\);

-- Location: FF_X21_Y9_N23
\nios|E_shift_rot_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_shift_rot_result_nxt[18]~18_combout\,
	asdata => \nios|E_src1\(18),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_shift_rot_result\(18));

-- Location: LCCOMB_X18_Y8_N8
\nios|E_shift_rot_result_nxt[19]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_shift_rot_result_nxt[19]~20_combout\ = (\nios|R_ctrl_shift_rot_right~q\ & ((\nios|E_shift_rot_result\(20)))) # (!\nios|R_ctrl_shift_rot_right~q\ & (\nios|E_shift_rot_result\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_ctrl_shift_rot_right~q\,
	datab => \nios|E_shift_rot_result\(18),
	datad => \nios|E_shift_rot_result\(20),
	combout => \nios|E_shift_rot_result_nxt[19]~20_combout\);

-- Location: FF_X18_Y8_N9
\nios|E_shift_rot_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_shift_rot_result_nxt[19]~20_combout\,
	asdata => \nios|E_src1\(19),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_shift_rot_result\(19));

-- Location: LCCOMB_X18_Y8_N18
\nios|E_shift_rot_result_nxt[20]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_shift_rot_result_nxt[20]~22_combout\ = (\nios|R_ctrl_shift_rot_right~q\ & (\nios|E_shift_rot_result\(21))) # (!\nios|R_ctrl_shift_rot_right~q\ & ((\nios|E_shift_rot_result\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_shift_rot_result\(21),
	datab => \nios|E_shift_rot_result\(19),
	datad => \nios|R_ctrl_shift_rot_right~q\,
	combout => \nios|E_shift_rot_result_nxt[20]~22_combout\);

-- Location: FF_X18_Y8_N19
\nios|E_shift_rot_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_shift_rot_result_nxt[20]~22_combout\,
	asdata => \nios|E_src1\(20),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_shift_rot_result\(20));

-- Location: LCCOMB_X18_Y8_N26
\nios|E_shift_rot_result_nxt[21]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_shift_rot_result_nxt[21]~31_combout\ = (\nios|R_ctrl_shift_rot_right~q\ & (\nios|E_shift_rot_result\(22))) # (!\nios|R_ctrl_shift_rot_right~q\ & ((\nios|E_shift_rot_result\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_ctrl_shift_rot_right~q\,
	datab => \nios|E_shift_rot_result\(22),
	datad => \nios|E_shift_rot_result\(20),
	combout => \nios|E_shift_rot_result_nxt[21]~31_combout\);

-- Location: FF_X18_Y8_N27
\nios|E_shift_rot_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_shift_rot_result_nxt[21]~31_combout\,
	asdata => \nios|E_src1\(21),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_shift_rot_result\(21));

-- Location: LCCOMB_X18_Y8_N16
\nios|E_shift_rot_result_nxt[22]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_shift_rot_result_nxt[22]~30_combout\ = (\nios|R_ctrl_shift_rot_right~q\ & ((\nios|E_shift_rot_result\(23)))) # (!\nios|R_ctrl_shift_rot_right~q\ & (\nios|E_shift_rot_result\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_ctrl_shift_rot_right~q\,
	datab => \nios|E_shift_rot_result\(21),
	datad => \nios|E_shift_rot_result\(23),
	combout => \nios|E_shift_rot_result_nxt[22]~30_combout\);

-- Location: FF_X18_Y8_N17
\nios|E_shift_rot_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_shift_rot_result_nxt[22]~30_combout\,
	asdata => \nios|E_src1\(22),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_shift_rot_result\(22));

-- Location: LCCOMB_X18_Y8_N6
\nios|E_shift_rot_result_nxt[23]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_shift_rot_result_nxt[23]~29_combout\ = (\nios|R_ctrl_shift_rot_right~q\ & ((\nios|E_shift_rot_result\(24)))) # (!\nios|R_ctrl_shift_rot_right~q\ & (\nios|E_shift_rot_result\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_ctrl_shift_rot_right~q\,
	datab => \nios|E_shift_rot_result\(22),
	datad => \nios|E_shift_rot_result\(24),
	combout => \nios|E_shift_rot_result_nxt[23]~29_combout\);

-- Location: FF_X18_Y8_N7
\nios|E_shift_rot_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_shift_rot_result_nxt[23]~29_combout\,
	asdata => \nios|E_src1\(23),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_shift_rot_result\(23));

-- Location: LCCOMB_X18_Y8_N12
\nios|E_shift_rot_result_nxt[24]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_shift_rot_result_nxt[24]~28_combout\ = (\nios|R_ctrl_shift_rot_right~q\ & (\nios|E_shift_rot_result\(25))) # (!\nios|R_ctrl_shift_rot_right~q\ & ((\nios|E_shift_rot_result\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_ctrl_shift_rot_right~q\,
	datab => \nios|E_shift_rot_result\(25),
	datad => \nios|E_shift_rot_result\(23),
	combout => \nios|E_shift_rot_result_nxt[24]~28_combout\);

-- Location: FF_X18_Y8_N13
\nios|E_shift_rot_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_shift_rot_result_nxt[24]~28_combout\,
	asdata => \nios|E_src1\(24),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_shift_rot_result\(24));

-- Location: LCCOMB_X18_Y10_N2
\nios|E_shift_rot_result_nxt[25]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_shift_rot_result_nxt[25]~27_combout\ = (\nios|R_ctrl_shift_rot_right~q\ & ((\nios|E_shift_rot_result\(26)))) # (!\nios|R_ctrl_shift_rot_right~q\ & (\nios|E_shift_rot_result\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_shift_rot_result\(24),
	datab => \nios|E_shift_rot_result\(26),
	datad => \nios|R_ctrl_shift_rot_right~q\,
	combout => \nios|E_shift_rot_result_nxt[25]~27_combout\);

-- Location: FF_X18_Y10_N3
\nios|E_shift_rot_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_shift_rot_result_nxt[25]~27_combout\,
	asdata => \nios|E_src1\(25),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_shift_rot_result\(25));

-- Location: LCCOMB_X18_Y10_N8
\nios|E_shift_rot_result_nxt[26]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_shift_rot_result_nxt[26]~26_combout\ = (\nios|R_ctrl_shift_rot_right~q\ & ((\nios|E_shift_rot_result\(27)))) # (!\nios|R_ctrl_shift_rot_right~q\ & (\nios|E_shift_rot_result\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_shift_rot_result\(25),
	datab => \nios|E_shift_rot_result\(27),
	datad => \nios|R_ctrl_shift_rot_right~q\,
	combout => \nios|E_shift_rot_result_nxt[26]~26_combout\);

-- Location: FF_X18_Y10_N9
\nios|E_shift_rot_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_shift_rot_result_nxt[26]~26_combout\,
	asdata => \nios|E_src1\(26),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_shift_rot_result\(26));

-- Location: LCCOMB_X18_Y10_N14
\nios|E_shift_rot_result_nxt[27]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_shift_rot_result_nxt[27]~25_combout\ = (\nios|R_ctrl_shift_rot_right~q\ & ((\nios|E_shift_rot_result\(28)))) # (!\nios|R_ctrl_shift_rot_right~q\ & (\nios|E_shift_rot_result\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_shift_rot_result\(26),
	datab => \nios|E_shift_rot_result\(28),
	datad => \nios|R_ctrl_shift_rot_right~q\,
	combout => \nios|E_shift_rot_result_nxt[27]~25_combout\);

-- Location: FF_X18_Y10_N15
\nios|E_shift_rot_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_shift_rot_result_nxt[27]~25_combout\,
	asdata => \nios|E_src1\(27),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_shift_rot_result\(27));

-- Location: LCCOMB_X18_Y10_N4
\nios|E_shift_rot_result_nxt[28]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_shift_rot_result_nxt[28]~24_combout\ = (\nios|R_ctrl_shift_rot_right~q\ & (\nios|E_shift_rot_result\(29))) # (!\nios|R_ctrl_shift_rot_right~q\ & ((\nios|E_shift_rot_result\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_shift_rot_result\(29),
	datab => \nios|E_shift_rot_result\(27),
	datad => \nios|R_ctrl_shift_rot_right~q\,
	combout => \nios|E_shift_rot_result_nxt[28]~24_combout\);

-- Location: FF_X18_Y10_N5
\nios|E_shift_rot_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_shift_rot_result_nxt[28]~24_combout\,
	asdata => \nios|E_src1\(28),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_shift_rot_result\(28));

-- Location: LCCOMB_X18_Y10_N26
\nios|E_shift_rot_result_nxt[29]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_shift_rot_result_nxt[29]~23_combout\ = (\nios|R_ctrl_shift_rot_right~q\ & (\nios|E_shift_rot_result\(30))) # (!\nios|R_ctrl_shift_rot_right~q\ & ((\nios|E_shift_rot_result\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_shift_rot_result\(30),
	datab => \nios|E_shift_rot_result\(28),
	datad => \nios|R_ctrl_shift_rot_right~q\,
	combout => \nios|E_shift_rot_result_nxt[29]~23_combout\);

-- Location: FF_X18_Y10_N27
\nios|E_shift_rot_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_shift_rot_result_nxt[29]~23_combout\,
	asdata => \nios|E_src1\(29),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_shift_rot_result\(29));

-- Location: LCCOMB_X18_Y10_N24
\nios|E_shift_rot_result_nxt[30]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_shift_rot_result_nxt[30]~21_combout\ = (\nios|R_ctrl_shift_rot_right~q\ & (\nios|E_shift_rot_result\(31))) # (!\nios|R_ctrl_shift_rot_right~q\ & ((\nios|E_shift_rot_result\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_shift_rot_result\(31),
	datab => \nios|E_shift_rot_result\(29),
	datad => \nios|R_ctrl_shift_rot_right~q\,
	combout => \nios|E_shift_rot_result_nxt[30]~21_combout\);

-- Location: FF_X18_Y10_N25
\nios|E_shift_rot_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_shift_rot_result_nxt[30]~21_combout\,
	asdata => \nios|E_src1\(30),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_shift_rot_result\(30));

-- Location: LCCOMB_X19_Y10_N6
\nios|E_shift_rot_result_nxt[31]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_shift_rot_result_nxt[31]~19_combout\ = (\nios|R_ctrl_shift_rot_right~q\ & (\nios|E_shift_rot_fill_bit~0_combout\)) # (!\nios|R_ctrl_shift_rot_right~q\ & ((\nios|E_shift_rot_result\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_shift_rot_fill_bit~0_combout\,
	datab => \nios|E_shift_rot_result\(30),
	datad => \nios|R_ctrl_shift_rot_right~q\,
	combout => \nios|E_shift_rot_result_nxt[31]~19_combout\);

-- Location: FF_X19_Y10_N7
\nios|E_shift_rot_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_shift_rot_result_nxt[31]~19_combout\,
	asdata => \nios|E_src1\(31),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_shift_rot_result\(31));

-- Location: LCCOMB_X19_Y10_N2
\nios|D_ctrl_shift_logical~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_ctrl_shift_logical~1_combout\ = (\nios|D_iw\(15) & (\nios|D_ctrl_crst~1_combout\ & (!\nios|D_iw\(16) & !\nios|D_iw\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(15),
	datab => \nios|D_ctrl_crst~1_combout\,
	datac => \nios|D_iw\(16),
	datad => \nios|D_iw\(13),
	combout => \nios|D_ctrl_shift_logical~1_combout\);

-- Location: FF_X19_Y10_N3
\nios|R_ctrl_shift_logical\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|D_ctrl_shift_logical~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|R_ctrl_shift_logical~q\);

-- Location: LCCOMB_X19_Y10_N0
\nios|D_ctrl_rot_right~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_ctrl_rot_right~0_combout\ = (!\nios|D_iw\(15) & (\nios|D_ctrl_crst~1_combout\ & (!\nios|D_iw\(13) & \nios|D_iw\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(15),
	datab => \nios|D_ctrl_crst~1_combout\,
	datac => \nios|D_iw\(13),
	datad => \nios|D_iw\(14),
	combout => \nios|D_ctrl_rot_right~0_combout\);

-- Location: FF_X19_Y10_N1
\nios|R_ctrl_rot_right\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|D_ctrl_rot_right~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|R_ctrl_rot_right~q\);

-- Location: LCCOMB_X19_Y10_N4
\nios|E_shift_rot_fill_bit~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_shift_rot_fill_bit~0_combout\ = (!\nios|R_ctrl_shift_logical~q\ & ((\nios|R_ctrl_rot_right~q\ & ((\nios|E_shift_rot_result\(0)))) # (!\nios|R_ctrl_rot_right~q\ & (\nios|E_shift_rot_result\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_shift_rot_result\(31),
	datab => \nios|E_shift_rot_result\(0),
	datac => \nios|R_ctrl_shift_logical~q\,
	datad => \nios|R_ctrl_rot_right~q\,
	combout => \nios|E_shift_rot_fill_bit~0_combout\);

-- Location: LCCOMB_X19_Y10_N20
\nios|E_shift_rot_result_nxt[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_shift_rot_result_nxt[0]~17_combout\ = (\nios|R_ctrl_shift_rot_right~q\ & (\nios|E_shift_rot_result\(1))) # (!\nios|R_ctrl_shift_rot_right~q\ & ((\nios|E_shift_rot_fill_bit~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_shift_rot_result\(1),
	datab => \nios|R_ctrl_shift_rot_right~q\,
	datad => \nios|E_shift_rot_fill_bit~0_combout\,
	combout => \nios|E_shift_rot_result_nxt[0]~17_combout\);

-- Location: FF_X19_Y10_N21
\nios|E_shift_rot_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_shift_rot_result_nxt[0]~17_combout\,
	asdata => \nios|E_src1\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_shift_rot_result\(0));

-- Location: LCCOMB_X19_Y10_N26
\nios|E_shift_rot_result_nxt[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_shift_rot_result_nxt[1]~16_combout\ = (\nios|R_ctrl_shift_rot_right~q\ & ((\nios|E_shift_rot_result\(2)))) # (!\nios|R_ctrl_shift_rot_right~q\ & (\nios|E_shift_rot_result\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_ctrl_shift_rot_right~q\,
	datab => \nios|E_shift_rot_result\(0),
	datad => \nios|E_shift_rot_result\(2),
	combout => \nios|E_shift_rot_result_nxt[1]~16_combout\);

-- Location: FF_X19_Y10_N27
\nios|E_shift_rot_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_shift_rot_result_nxt[1]~16_combout\,
	asdata => \nios|E_src1\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_shift_rot_result\(1));

-- Location: LCCOMB_X19_Y10_N24
\nios|E_shift_rot_result_nxt[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_shift_rot_result_nxt[2]~14_combout\ = (\nios|R_ctrl_shift_rot_right~q\ & (\nios|E_shift_rot_result\(3))) # (!\nios|R_ctrl_shift_rot_right~q\ & ((\nios|E_shift_rot_result\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_shift_rot_result\(3),
	datab => \nios|E_shift_rot_result\(1),
	datad => \nios|R_ctrl_shift_rot_right~q\,
	combout => \nios|E_shift_rot_result_nxt[2]~14_combout\);

-- Location: FF_X19_Y10_N25
\nios|E_shift_rot_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_shift_rot_result_nxt[2]~14_combout\,
	asdata => \nios|E_src1\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_shift_rot_result\(2));

-- Location: LCCOMB_X19_Y10_N30
\nios|E_shift_rot_result_nxt[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_shift_rot_result_nxt[3]~13_combout\ = (\nios|R_ctrl_shift_rot_right~q\ & (\nios|E_shift_rot_result\(4))) # (!\nios|R_ctrl_shift_rot_right~q\ & ((\nios|E_shift_rot_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_shift_rot_result\(4),
	datab => \nios|E_shift_rot_result\(2),
	datad => \nios|R_ctrl_shift_rot_right~q\,
	combout => \nios|E_shift_rot_result_nxt[3]~13_combout\);

-- Location: FF_X19_Y10_N31
\nios|E_shift_rot_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_shift_rot_result_nxt[3]~13_combout\,
	asdata => \nios|E_src1\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_shift_rot_result\(3));

-- Location: LCCOMB_X19_Y10_N10
\nios|E_shift_rot_result_nxt[4]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_shift_rot_result_nxt[4]~11_combout\ = (\nios|R_ctrl_shift_rot_right~q\ & ((\nios|E_shift_rot_result\(5)))) # (!\nios|R_ctrl_shift_rot_right~q\ & (\nios|E_shift_rot_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_shift_rot_result\(3),
	datab => \nios|E_shift_rot_result\(5),
	datad => \nios|R_ctrl_shift_rot_right~q\,
	combout => \nios|E_shift_rot_result_nxt[4]~11_combout\);

-- Location: FF_X19_Y10_N11
\nios|E_shift_rot_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_shift_rot_result_nxt[4]~11_combout\,
	asdata => \nios|E_src1\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_shift_rot_result\(4));

-- Location: LCCOMB_X19_Y10_N16
\nios|E_shift_rot_result_nxt[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_shift_rot_result_nxt[5]~10_combout\ = (\nios|R_ctrl_shift_rot_right~q\ & ((\nios|E_shift_rot_result\(6)))) # (!\nios|R_ctrl_shift_rot_right~q\ & (\nios|E_shift_rot_result\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_shift_rot_result\(4),
	datab => \nios|E_shift_rot_result\(6),
	datad => \nios|R_ctrl_shift_rot_right~q\,
	combout => \nios|E_shift_rot_result_nxt[5]~10_combout\);

-- Location: FF_X19_Y10_N17
\nios|E_shift_rot_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_shift_rot_result_nxt[5]~10_combout\,
	asdata => \nios|E_src1\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_shift_rot_result\(5));

-- Location: LCCOMB_X19_Y10_N18
\nios|E_shift_rot_result_nxt[6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_shift_rot_result_nxt[6]~1_combout\ = (\nios|R_ctrl_shift_rot_right~q\ & (\nios|E_shift_rot_result\(7))) # (!\nios|R_ctrl_shift_rot_right~q\ & ((\nios|E_shift_rot_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_shift_rot_result\(7),
	datab => \nios|E_shift_rot_result\(5),
	datad => \nios|R_ctrl_shift_rot_right~q\,
	combout => \nios|E_shift_rot_result_nxt[6]~1_combout\);

-- Location: FF_X19_Y10_N19
\nios|E_shift_rot_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_shift_rot_result_nxt[6]~1_combout\,
	asdata => \nios|E_src1\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_shift_rot_result\(6));

-- Location: LCCOMB_X19_Y10_N8
\nios|E_shift_rot_result_nxt[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_shift_rot_result_nxt[7]~0_combout\ = (\nios|R_ctrl_shift_rot_right~q\ & ((\nios|E_shift_rot_result\(8)))) # (!\nios|R_ctrl_shift_rot_right~q\ & (\nios|E_shift_rot_result\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_ctrl_shift_rot_right~q\,
	datab => \nios|E_shift_rot_result\(6),
	datad => \nios|E_shift_rot_result\(8),
	combout => \nios|E_shift_rot_result_nxt[7]~0_combout\);

-- Location: FF_X19_Y10_N9
\nios|E_shift_rot_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_shift_rot_result_nxt[7]~0_combout\,
	asdata => \nios|E_src1\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_shift_rot_result\(7));

-- Location: LCCOMB_X19_Y10_N28
\nios|E_shift_rot_result_nxt[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_shift_rot_result_nxt[8]~12_combout\ = (\nios|R_ctrl_shift_rot_right~q\ & ((\nios|E_shift_rot_result\(9)))) # (!\nios|R_ctrl_shift_rot_right~q\ & (\nios|E_shift_rot_result\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_shift_rot_result\(7),
	datab => \nios|E_shift_rot_result\(9),
	datad => \nios|R_ctrl_shift_rot_right~q\,
	combout => \nios|E_shift_rot_result_nxt[8]~12_combout\);

-- Location: FF_X19_Y10_N29
\nios|E_shift_rot_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_shift_rot_result_nxt[8]~12_combout\,
	asdata => \nios|E_src1\(8),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_shift_rot_result\(8));

-- Location: FF_X23_Y10_N15
\nios|W_alu_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|W_alu_result[8]~8_combout\,
	asdata => \nios|E_shift_rot_result\(8),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios|W_alu_result[6]~17_combout\,
	sload => \nios|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|W_alu_result\(8));

-- Location: LCCOMB_X24_Y9_N22
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1826w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1826w[0]~0_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)) # 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40~portadataout\)) # 
-- (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40~portadataout\,
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8~portadataout\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1826w[0]~0_combout\);

-- Location: LCCOMB_X24_Y9_N0
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result8w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result8w~0_combout\ = ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a104~portadataout\)) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72~portadataout\)))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a104~portadataout\,
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72~portadataout\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result8w~0_combout\);

-- Location: LCCOMB_X24_Y9_N26
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result8w~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result8w~1_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a136~portadataout\)) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1826w[0]~0_combout\ & \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result8w~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2),
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a136~portadataout\,
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1826w[0]~0_combout\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result8w~0_combout\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result8w~1_combout\);

-- Location: LCCOMB_X28_Y15_N16
\uart_1|the_Nios_UART_1_regs|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_regs|Equal1~0_combout\ = (!\nios|W_alu_result\(2) & !\nios|W_alu_result\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_alu_result\(2),
	datac => \nios|W_alu_result\(3),
	combout => \uart_1|the_Nios_UART_1_regs|Equal1~0_combout\);

-- Location: LCCOMB_X14_Y14_N0
\mm_interconnect_0|uart_1_s1_translator|end_begintransfer~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|uart_1_s1_translator|end_begintransfer~0_combout\ = (\mm_interconnect_0|uart_1_s1_translator|uav_waitrequest~0_combout\ & ((\mm_interconnect_0|uart_1_s1_translator|end_begintransfer~q\) # 
-- ((\uart_1|the_Nios_UART_1_tx|tx_wr_strobe_onset~0_combout\ & \mm_interconnect_0|uart_1_s1_translator|wait_latency_counter~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|uart_1_s1_translator|uav_waitrequest~0_combout\,
	datab => \uart_1|the_Nios_UART_1_tx|tx_wr_strobe_onset~0_combout\,
	datac => \mm_interconnect_0|uart_1_s1_translator|end_begintransfer~q\,
	datad => \mm_interconnect_0|uart_1_s1_translator|wait_latency_counter~7_combout\,
	combout => \mm_interconnect_0|uart_1_s1_translator|end_begintransfer~0_combout\);

-- Location: FF_X14_Y14_N1
\mm_interconnect_0|uart_1_s1_translator|end_begintransfer\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|uart_1_s1_translator|end_begintransfer~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|uart_1_s1_translator|end_begintransfer~q\);

-- Location: LCCOMB_X13_Y15_N2
\uart_1|the_Nios_UART_1_rx|rx_rd_strobe_onset~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_rx|rx_rd_strobe_onset~0_combout\ = (\mm_interconnect_0|nios_data_master_translator|uav_read~0_combout\ & (\uart_1|the_Nios_UART_1_regs|Equal1~0_combout\ & (!\nios|W_alu_result\(4) & 
-- !\mm_interconnect_0|uart_1_s1_translator|end_begintransfer~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_data_master_translator|uav_read~0_combout\,
	datab => \uart_1|the_Nios_UART_1_regs|Equal1~0_combout\,
	datac => \nios|W_alu_result\(4),
	datad => \mm_interconnect_0|uart_1_s1_translator|end_begintransfer~q\,
	combout => \uart_1|the_Nios_UART_1_rx|rx_rd_strobe_onset~0_combout\);

-- Location: LCCOMB_X13_Y15_N30
\uart_1|the_Nios_UART_1_rx|rx_char_ready~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_rx|rx_char_ready~0_combout\ = (\uart_1|the_Nios_UART_1_rx|got_new_char~combout\ & (((!\uart_1|the_Nios_UART_1_rx|rx_rd_strobe_onset~0_combout\)) # (!\uart_1|the_Nios_UART_1_tx|tx_wr_strobe_onset~0_combout\))) # 
-- (!\uart_1|the_Nios_UART_1_rx|got_new_char~combout\ & (\uart_1|the_Nios_UART_1_rx|rx_char_ready~q\ & ((!\uart_1|the_Nios_UART_1_rx|rx_rd_strobe_onset~0_combout\) # (!\uart_1|the_Nios_UART_1_tx|tx_wr_strobe_onset~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_rx|got_new_char~combout\,
	datab => \uart_1|the_Nios_UART_1_tx|tx_wr_strobe_onset~0_combout\,
	datac => \uart_1|the_Nios_UART_1_rx|rx_char_ready~q\,
	datad => \uart_1|the_Nios_UART_1_rx|rx_rd_strobe_onset~0_combout\,
	combout => \uart_1|the_Nios_UART_1_rx|rx_char_ready~0_combout\);

-- Location: FF_X13_Y15_N31
\uart_1|the_Nios_UART_1_rx|rx_char_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_rx|rx_char_ready~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_rx|rx_char_ready~q\);

-- Location: LCCOMB_X14_Y14_N2
\uart_1|the_Nios_UART_1_regs|status_wr_strobe~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_regs|status_wr_strobe~0_combout\ = (\uart_1|the_Nios_UART_1_regs|Equal3~0_combout\ & (\mm_interconnect_0|nios_data_master_translator|uav_write~0_combout\ & (!\mm_interconnect_0|uart_1_s1_translator|wait_latency_counter\(1) & 
-- \uart_1|the_Nios_UART_1_tx|tx_wr_strobe_onset~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_regs|Equal3~0_combout\,
	datab => \mm_interconnect_0|nios_data_master_translator|uav_write~0_combout\,
	datac => \mm_interconnect_0|uart_1_s1_translator|wait_latency_counter\(1),
	datad => \uart_1|the_Nios_UART_1_tx|tx_wr_strobe_onset~0_combout\,
	combout => \uart_1|the_Nios_UART_1_regs|status_wr_strobe~0_combout\);

-- Location: LCCOMB_X13_Y14_N16
\uart_1|the_Nios_UART_1_rx|rx_overrun~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_rx|rx_overrun~0_combout\ = (!\uart_1|the_Nios_UART_1_regs|status_wr_strobe~0_combout\ & ((\uart_1|the_Nios_UART_1_rx|rx_overrun~q\) # ((\uart_1|the_Nios_UART_1_rx|rx_char_ready~q\ & 
-- \uart_1|the_Nios_UART_1_rx|got_new_char~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_rx|rx_char_ready~q\,
	datab => \uart_1|the_Nios_UART_1_rx|got_new_char~combout\,
	datac => \uart_1|the_Nios_UART_1_rx|rx_overrun~q\,
	datad => \uart_1|the_Nios_UART_1_regs|status_wr_strobe~0_combout\,
	combout => \uart_1|the_Nios_UART_1_rx|rx_overrun~0_combout\);

-- Location: FF_X13_Y14_N17
\uart_1|the_Nios_UART_1_rx|rx_overrun\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_rx|rx_overrun~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_rx|rx_overrun~q\);

-- Location: LCCOMB_X11_Y14_N24
\uart_1|the_Nios_UART_1_rx|framing_error~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_rx|framing_error~0_combout\ = (!\uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0) & (\uart_1|the_Nios_UART_1_rx|delayed_unxrx_in_processxx3~q\ & 
-- !\uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0),
	datac => \uart_1|the_Nios_UART_1_rx|delayed_unxrx_in_processxx3~q\,
	datad => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(9),
	combout => \uart_1|the_Nios_UART_1_rx|framing_error~0_combout\);

-- Location: LCCOMB_X11_Y14_N20
\uart_1|the_Nios_UART_1_rx|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_rx|WideOr0~0_combout\ = (\uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0)) # ((\uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(9)) # 
-- ((\uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(7)) # (\uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0),
	datab => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(9),
	datac => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(7),
	datad => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(8),
	combout => \uart_1|the_Nios_UART_1_rx|WideOr0~0_combout\);

-- Location: LCCOMB_X12_Y14_N6
\uart_1|the_Nios_UART_1_rx|WideOr0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_rx|WideOr0~1_combout\ = (\uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(6)) # ((\uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(5)) # 
-- ((\uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(4)) # (\uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(6),
	datab => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(5),
	datac => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(4),
	datad => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(3),
	combout => \uart_1|the_Nios_UART_1_rx|WideOr0~1_combout\);

-- Location: LCCOMB_X11_Y14_N0
\uart_1|the_Nios_UART_1_rx|WideOr0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_rx|WideOr0~2_combout\ = (\uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(2)) # ((\uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(1)) # 
-- ((\uart_1|the_Nios_UART_1_rx|WideOr0~0_combout\) # (\uart_1|the_Nios_UART_1_rx|WideOr0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(2),
	datab => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(1),
	datac => \uart_1|the_Nios_UART_1_rx|WideOr0~0_combout\,
	datad => \uart_1|the_Nios_UART_1_rx|WideOr0~1_combout\,
	combout => \uart_1|the_Nios_UART_1_rx|WideOr0~2_combout\);

-- Location: LCCOMB_X13_Y15_N4
\uart_1|the_Nios_UART_1_rx|framing_error~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_rx|framing_error~1_combout\ = (!\uart_1|the_Nios_UART_1_regs|status_wr_strobe~0_combout\ & ((\uart_1|the_Nios_UART_1_rx|framing_error~q\) # ((\uart_1|the_Nios_UART_1_rx|framing_error~0_combout\ & 
-- \uart_1|the_Nios_UART_1_rx|WideOr0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_regs|status_wr_strobe~0_combout\,
	datab => \uart_1|the_Nios_UART_1_rx|framing_error~0_combout\,
	datac => \uart_1|the_Nios_UART_1_rx|framing_error~q\,
	datad => \uart_1|the_Nios_UART_1_rx|WideOr0~2_combout\,
	combout => \uart_1|the_Nios_UART_1_rx|framing_error~1_combout\);

-- Location: FF_X13_Y15_N5
\uart_1|the_Nios_UART_1_rx|framing_error\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_rx|framing_error~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_rx|framing_error~q\);

-- Location: LCCOMB_X13_Y15_N18
\uart_1|the_Nios_UART_1_rx|break_detect~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_rx|break_detect~0_combout\ = (!\uart_1|the_Nios_UART_1_regs|status_wr_strobe~0_combout\ & ((\uart_1|the_Nios_UART_1_rx|break_detect~q\) # ((\uart_1|the_Nios_UART_1_rx|got_new_char~combout\ & 
-- !\uart_1|the_Nios_UART_1_rx|WideOr0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_rx|got_new_char~combout\,
	datab => \uart_1|the_Nios_UART_1_rx|WideOr0~2_combout\,
	datac => \uart_1|the_Nios_UART_1_rx|break_detect~q\,
	datad => \uart_1|the_Nios_UART_1_regs|status_wr_strobe~0_combout\,
	combout => \uart_1|the_Nios_UART_1_rx|break_detect~0_combout\);

-- Location: FF_X13_Y15_N19
\uart_1|the_Nios_UART_1_rx|break_detect\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_rx|break_detect~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_rx|break_detect~q\);

-- Location: LCCOMB_X14_Y14_N22
\uart_1|the_Nios_UART_1_tx|tx_wr_strobe_onset~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_tx|tx_wr_strobe_onset~1_combout\ = (\uart_1|the_Nios_UART_1_regs|Equal2~0_combout\ & (!\mm_interconnect_0|uart_1_s1_translator|wait_latency_counter\(1) & (\mm_interconnect_0|nios_data_master_translator|uav_write~0_combout\ & 
-- \uart_1|the_Nios_UART_1_tx|tx_wr_strobe_onset~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_regs|Equal2~0_combout\,
	datab => \mm_interconnect_0|uart_1_s1_translator|wait_latency_counter\(1),
	datac => \mm_interconnect_0|nios_data_master_translator|uav_write~0_combout\,
	datad => \uart_1|the_Nios_UART_1_tx|tx_wr_strobe_onset~0_combout\,
	combout => \uart_1|the_Nios_UART_1_tx|tx_wr_strobe_onset~1_combout\);

-- Location: LCCOMB_X13_Y12_N12
\uart_1|the_Nios_UART_1_regs|tx_data[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_regs|tx_data[2]~feeder_combout\ = \nios|d_writedata\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|d_writedata\(2),
	combout => \uart_1|the_Nios_UART_1_regs|tx_data[2]~feeder_combout\);

-- Location: FF_X13_Y12_N13
\uart_1|the_Nios_UART_1_regs|tx_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_regs|tx_data[2]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \uart_1|the_Nios_UART_1_tx|tx_wr_strobe_onset~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_regs|tx_data\(2));

-- Location: LCCOMB_X13_Y13_N2
\uart_1|the_Nios_UART_1_tx|baud_rate_counter[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_tx|baud_rate_counter[0]~9_combout\ = \uart_1|the_Nios_UART_1_tx|baud_rate_counter\(0) $ (VCC)
-- \uart_1|the_Nios_UART_1_tx|baud_rate_counter[0]~10\ = CARRY(\uart_1|the_Nios_UART_1_tx|baud_rate_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_1|the_Nios_UART_1_tx|baud_rate_counter\(0),
	datad => VCC,
	combout => \uart_1|the_Nios_UART_1_tx|baud_rate_counter[0]~9_combout\,
	cout => \uart_1|the_Nios_UART_1_tx|baud_rate_counter[0]~10\);

-- Location: LCCOMB_X13_Y13_N26
\uart_1|the_Nios_UART_1_tx|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_tx|Equal0~0_combout\ = (!\uart_1|the_Nios_UART_1_tx|baud_rate_counter\(2) & (!\uart_1|the_Nios_UART_1_tx|baud_rate_counter\(3) & (!\uart_1|the_Nios_UART_1_tx|baud_rate_counter\(1) & 
-- !\uart_1|the_Nios_UART_1_tx|baud_rate_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_tx|baud_rate_counter\(2),
	datab => \uart_1|the_Nios_UART_1_tx|baud_rate_counter\(3),
	datac => \uart_1|the_Nios_UART_1_tx|baud_rate_counter\(1),
	datad => \uart_1|the_Nios_UART_1_tx|baud_rate_counter\(0),
	combout => \uart_1|the_Nios_UART_1_tx|Equal0~0_combout\);

-- Location: LCCOMB_X13_Y13_N10
\uart_1|the_Nios_UART_1_tx|baud_rate_counter[4]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_tx|baud_rate_counter[4]~17_combout\ = (\uart_1|the_Nios_UART_1_tx|baud_rate_counter\(4) & ((GND) # (!\uart_1|the_Nios_UART_1_tx|baud_rate_counter[3]~16\))) # (!\uart_1|the_Nios_UART_1_tx|baud_rate_counter\(4) & 
-- (\uart_1|the_Nios_UART_1_tx|baud_rate_counter[3]~16\ $ (GND)))
-- \uart_1|the_Nios_UART_1_tx|baud_rate_counter[4]~18\ = CARRY((\uart_1|the_Nios_UART_1_tx|baud_rate_counter\(4)) # (!\uart_1|the_Nios_UART_1_tx|baud_rate_counter[3]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_tx|baud_rate_counter\(4),
	datad => VCC,
	cin => \uart_1|the_Nios_UART_1_tx|baud_rate_counter[3]~16\,
	combout => \uart_1|the_Nios_UART_1_tx|baud_rate_counter[4]~17_combout\,
	cout => \uart_1|the_Nios_UART_1_tx|baud_rate_counter[4]~18\);

-- Location: LCCOMB_X13_Y13_N12
\uart_1|the_Nios_UART_1_tx|baud_rate_counter[5]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_tx|baud_rate_counter[5]~19_combout\ = (\uart_1|the_Nios_UART_1_tx|baud_rate_counter\(5) & (\uart_1|the_Nios_UART_1_tx|baud_rate_counter[4]~18\ & VCC)) # (!\uart_1|the_Nios_UART_1_tx|baud_rate_counter\(5) & 
-- (!\uart_1|the_Nios_UART_1_tx|baud_rate_counter[4]~18\))
-- \uart_1|the_Nios_UART_1_tx|baud_rate_counter[5]~20\ = CARRY((!\uart_1|the_Nios_UART_1_tx|baud_rate_counter\(5) & !\uart_1|the_Nios_UART_1_tx|baud_rate_counter[4]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_tx|baud_rate_counter\(5),
	datad => VCC,
	cin => \uart_1|the_Nios_UART_1_tx|baud_rate_counter[4]~18\,
	combout => \uart_1|the_Nios_UART_1_tx|baud_rate_counter[5]~19_combout\,
	cout => \uart_1|the_Nios_UART_1_tx|baud_rate_counter[5]~20\);

-- Location: FF_X13_Y13_N13
\uart_1|the_Nios_UART_1_tx|baud_rate_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_tx|baud_rate_counter[5]~19_combout\,
	asdata => VCC,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \uart_1|the_Nios_UART_1_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_tx|baud_rate_counter\(5));

-- Location: LCCOMB_X13_Y13_N14
\uart_1|the_Nios_UART_1_tx|baud_rate_counter[6]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_tx|baud_rate_counter[6]~21_combout\ = (\uart_1|the_Nios_UART_1_tx|baud_rate_counter\(6) & ((GND) # (!\uart_1|the_Nios_UART_1_tx|baud_rate_counter[5]~20\))) # (!\uart_1|the_Nios_UART_1_tx|baud_rate_counter\(6) & 
-- (\uart_1|the_Nios_UART_1_tx|baud_rate_counter[5]~20\ $ (GND)))
-- \uart_1|the_Nios_UART_1_tx|baud_rate_counter[6]~22\ = CARRY((\uart_1|the_Nios_UART_1_tx|baud_rate_counter\(6)) # (!\uart_1|the_Nios_UART_1_tx|baud_rate_counter[5]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_1|the_Nios_UART_1_tx|baud_rate_counter\(6),
	datad => VCC,
	cin => \uart_1|the_Nios_UART_1_tx|baud_rate_counter[5]~20\,
	combout => \uart_1|the_Nios_UART_1_tx|baud_rate_counter[6]~21_combout\,
	cout => \uart_1|the_Nios_UART_1_tx|baud_rate_counter[6]~22\);

-- Location: FF_X13_Y13_N15
\uart_1|the_Nios_UART_1_tx|baud_rate_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_tx|baud_rate_counter[6]~21_combout\,
	asdata => \~GND~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \uart_1|the_Nios_UART_1_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_tx|baud_rate_counter\(6));

-- Location: LCCOMB_X13_Y13_N16
\uart_1|the_Nios_UART_1_tx|baud_rate_counter[7]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_tx|baud_rate_counter[7]~23_combout\ = (\uart_1|the_Nios_UART_1_tx|baud_rate_counter\(7) & (\uart_1|the_Nios_UART_1_tx|baud_rate_counter[6]~22\ & VCC)) # (!\uart_1|the_Nios_UART_1_tx|baud_rate_counter\(7) & 
-- (!\uart_1|the_Nios_UART_1_tx|baud_rate_counter[6]~22\))
-- \uart_1|the_Nios_UART_1_tx|baud_rate_counter[7]~24\ = CARRY((!\uart_1|the_Nios_UART_1_tx|baud_rate_counter\(7) & !\uart_1|the_Nios_UART_1_tx|baud_rate_counter[6]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_1|the_Nios_UART_1_tx|baud_rate_counter\(7),
	datad => VCC,
	cin => \uart_1|the_Nios_UART_1_tx|baud_rate_counter[6]~22\,
	combout => \uart_1|the_Nios_UART_1_tx|baud_rate_counter[7]~23_combout\,
	cout => \uart_1|the_Nios_UART_1_tx|baud_rate_counter[7]~24\);

-- Location: FF_X13_Y13_N17
\uart_1|the_Nios_UART_1_tx|baud_rate_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_tx|baud_rate_counter[7]~23_combout\,
	asdata => VCC,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \uart_1|the_Nios_UART_1_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_tx|baud_rate_counter\(7));

-- Location: LCCOMB_X13_Y13_N18
\uart_1|the_Nios_UART_1_tx|baud_rate_counter[8]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_tx|baud_rate_counter[8]~25_combout\ = \uart_1|the_Nios_UART_1_tx|baud_rate_counter[7]~24\ $ (\uart_1|the_Nios_UART_1_tx|baud_rate_counter\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \uart_1|the_Nios_UART_1_tx|baud_rate_counter\(8),
	cin => \uart_1|the_Nios_UART_1_tx|baud_rate_counter[7]~24\,
	combout => \uart_1|the_Nios_UART_1_tx|baud_rate_counter[8]~25_combout\);

-- Location: FF_X13_Y13_N19
\uart_1|the_Nios_UART_1_tx|baud_rate_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_tx|baud_rate_counter[8]~25_combout\,
	asdata => VCC,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \uart_1|the_Nios_UART_1_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_tx|baud_rate_counter\(8));

-- Location: LCCOMB_X13_Y13_N30
\uart_1|the_Nios_UART_1_tx|always4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_tx|always4~0_combout\ = (\uart_1|the_Nios_UART_1_tx|do_load_shifter~q\) # ((\uart_1|the_Nios_UART_1_tx|Equal0~1_combout\ & (\uart_1|the_Nios_UART_1_tx|Equal0~0_combout\ & !\uart_1|the_Nios_UART_1_tx|baud_rate_counter\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_tx|do_load_shifter~q\,
	datab => \uart_1|the_Nios_UART_1_tx|Equal0~1_combout\,
	datac => \uart_1|the_Nios_UART_1_tx|Equal0~0_combout\,
	datad => \uart_1|the_Nios_UART_1_tx|baud_rate_counter\(8),
	combout => \uart_1|the_Nios_UART_1_tx|always4~0_combout\);

-- Location: FF_X13_Y13_N3
\uart_1|the_Nios_UART_1_tx|baud_rate_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_tx|baud_rate_counter[0]~9_combout\,
	asdata => \~GND~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \uart_1|the_Nios_UART_1_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_tx|baud_rate_counter\(0));

-- Location: LCCOMB_X13_Y13_N4
\uart_1|the_Nios_UART_1_tx|baud_rate_counter[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_tx|baud_rate_counter[1]~11_combout\ = (\uart_1|the_Nios_UART_1_tx|baud_rate_counter\(1) & (\uart_1|the_Nios_UART_1_tx|baud_rate_counter[0]~10\ & VCC)) # (!\uart_1|the_Nios_UART_1_tx|baud_rate_counter\(1) & 
-- (!\uart_1|the_Nios_UART_1_tx|baud_rate_counter[0]~10\))
-- \uart_1|the_Nios_UART_1_tx|baud_rate_counter[1]~12\ = CARRY((!\uart_1|the_Nios_UART_1_tx|baud_rate_counter\(1) & !\uart_1|the_Nios_UART_1_tx|baud_rate_counter[0]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_1|the_Nios_UART_1_tx|baud_rate_counter\(1),
	datad => VCC,
	cin => \uart_1|the_Nios_UART_1_tx|baud_rate_counter[0]~10\,
	combout => \uart_1|the_Nios_UART_1_tx|baud_rate_counter[1]~11_combout\,
	cout => \uart_1|the_Nios_UART_1_tx|baud_rate_counter[1]~12\);

-- Location: FF_X13_Y13_N5
\uart_1|the_Nios_UART_1_tx|baud_rate_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_tx|baud_rate_counter[1]~11_combout\,
	asdata => VCC,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \uart_1|the_Nios_UART_1_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_tx|baud_rate_counter\(1));

-- Location: LCCOMB_X13_Y13_N6
\uart_1|the_Nios_UART_1_tx|baud_rate_counter[2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_tx|baud_rate_counter[2]~13_combout\ = (\uart_1|the_Nios_UART_1_tx|baud_rate_counter\(2) & ((GND) # (!\uart_1|the_Nios_UART_1_tx|baud_rate_counter[1]~12\))) # (!\uart_1|the_Nios_UART_1_tx|baud_rate_counter\(2) & 
-- (\uart_1|the_Nios_UART_1_tx|baud_rate_counter[1]~12\ $ (GND)))
-- \uart_1|the_Nios_UART_1_tx|baud_rate_counter[2]~14\ = CARRY((\uart_1|the_Nios_UART_1_tx|baud_rate_counter\(2)) # (!\uart_1|the_Nios_UART_1_tx|baud_rate_counter[1]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_tx|baud_rate_counter\(2),
	datad => VCC,
	cin => \uart_1|the_Nios_UART_1_tx|baud_rate_counter[1]~12\,
	combout => \uart_1|the_Nios_UART_1_tx|baud_rate_counter[2]~13_combout\,
	cout => \uart_1|the_Nios_UART_1_tx|baud_rate_counter[2]~14\);

-- Location: FF_X13_Y13_N7
\uart_1|the_Nios_UART_1_tx|baud_rate_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_tx|baud_rate_counter[2]~13_combout\,
	asdata => \~GND~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \uart_1|the_Nios_UART_1_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_tx|baud_rate_counter\(2));

-- Location: LCCOMB_X13_Y13_N8
\uart_1|the_Nios_UART_1_tx|baud_rate_counter[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_tx|baud_rate_counter[3]~15_combout\ = (\uart_1|the_Nios_UART_1_tx|baud_rate_counter\(3) & (\uart_1|the_Nios_UART_1_tx|baud_rate_counter[2]~14\ & VCC)) # (!\uart_1|the_Nios_UART_1_tx|baud_rate_counter\(3) & 
-- (!\uart_1|the_Nios_UART_1_tx|baud_rate_counter[2]~14\))
-- \uart_1|the_Nios_UART_1_tx|baud_rate_counter[3]~16\ = CARRY((!\uart_1|the_Nios_UART_1_tx|baud_rate_counter\(3) & !\uart_1|the_Nios_UART_1_tx|baud_rate_counter[2]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_1|the_Nios_UART_1_tx|baud_rate_counter\(3),
	datad => VCC,
	cin => \uart_1|the_Nios_UART_1_tx|baud_rate_counter[2]~14\,
	combout => \uart_1|the_Nios_UART_1_tx|baud_rate_counter[3]~15_combout\,
	cout => \uart_1|the_Nios_UART_1_tx|baud_rate_counter[3]~16\);

-- Location: FF_X13_Y13_N9
\uart_1|the_Nios_UART_1_tx|baud_rate_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_tx|baud_rate_counter[3]~15_combout\,
	asdata => \~GND~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \uart_1|the_Nios_UART_1_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_tx|baud_rate_counter\(3));

-- Location: FF_X13_Y13_N11
\uart_1|the_Nios_UART_1_tx|baud_rate_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_tx|baud_rate_counter[4]~17_combout\,
	asdata => VCC,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \uart_1|the_Nios_UART_1_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_tx|baud_rate_counter\(4));

-- Location: LCCOMB_X13_Y13_N20
\uart_1|the_Nios_UART_1_tx|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_tx|Equal0~1_combout\ = (!\uart_1|the_Nios_UART_1_tx|baud_rate_counter\(4) & (!\uart_1|the_Nios_UART_1_tx|baud_rate_counter\(7) & (!\uart_1|the_Nios_UART_1_tx|baud_rate_counter\(6) & 
-- !\uart_1|the_Nios_UART_1_tx|baud_rate_counter\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_tx|baud_rate_counter\(4),
	datab => \uart_1|the_Nios_UART_1_tx|baud_rate_counter\(7),
	datac => \uart_1|the_Nios_UART_1_tx|baud_rate_counter\(6),
	datad => \uart_1|the_Nios_UART_1_tx|baud_rate_counter\(5),
	combout => \uart_1|the_Nios_UART_1_tx|Equal0~1_combout\);

-- Location: LCCOMB_X13_Y13_N24
\uart_1|the_Nios_UART_1_tx|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_tx|Equal0~2_combout\ = (\uart_1|the_Nios_UART_1_tx|Equal0~1_combout\ & (\uart_1|the_Nios_UART_1_tx|Equal0~0_combout\ & !\uart_1|the_Nios_UART_1_tx|baud_rate_counter\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_1|the_Nios_UART_1_tx|Equal0~1_combout\,
	datac => \uart_1|the_Nios_UART_1_tx|Equal0~0_combout\,
	datad => \uart_1|the_Nios_UART_1_tx|baud_rate_counter\(8),
	combout => \uart_1|the_Nios_UART_1_tx|Equal0~2_combout\);

-- Location: FF_X13_Y13_N25
\uart_1|the_Nios_UART_1_tx|baud_clk_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_tx|Equal0~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_tx|baud_clk_en~q\);

-- Location: LCCOMB_X12_Y13_N10
\uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[9]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[9]~3_combout\ = (\uart_1|the_Nios_UART_1_tx|do_load_shifter~q\) # ((\uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(9) & 
-- !\uart_1|the_Nios_UART_1_tx|baud_clk_en~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_1|the_Nios_UART_1_tx|do_load_shifter~q\,
	datac => \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(9),
	datad => \uart_1|the_Nios_UART_1_tx|baud_clk_en~q\,
	combout => \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[9]~3_combout\);

-- Location: FF_X12_Y13_N11
\uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[9]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(9));

-- Location: LCCOMB_X13_Y12_N24
\uart_1|the_Nios_UART_1_regs|tx_data[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_regs|tx_data[7]~feeder_combout\ = \nios|d_writedata\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|d_writedata\(7),
	combout => \uart_1|the_Nios_UART_1_regs|tx_data[7]~feeder_combout\);

-- Location: FF_X13_Y12_N25
\uart_1|the_Nios_UART_1_regs|tx_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_regs|tx_data[7]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \uart_1|the_Nios_UART_1_tx|tx_wr_strobe_onset~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_regs|tx_data\(7));

-- Location: LCCOMB_X12_Y13_N4
\uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[8]~4_combout\ = (\uart_1|the_Nios_UART_1_tx|do_load_shifter~q\ & ((\uart_1|the_Nios_UART_1_regs|tx_data\(7)))) # (!\uart_1|the_Nios_UART_1_tx|do_load_shifter~q\ & 
-- (\uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(9),
	datab => \uart_1|the_Nios_UART_1_regs|tx_data\(7),
	datad => \uart_1|the_Nios_UART_1_tx|do_load_shifter~q\,
	combout => \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[8]~4_combout\);

-- Location: LCCOMB_X12_Y13_N30
\uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~1_combout\ = (\uart_1|the_Nios_UART_1_tx|do_load_shifter~q\) # ((\uart_1|the_Nios_UART_1_tx|WideOr0~combout\ & \uart_1|the_Nios_UART_1_tx|baud_clk_en~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_1|the_Nios_UART_1_tx|do_load_shifter~q\,
	datac => \uart_1|the_Nios_UART_1_tx|WideOr0~combout\,
	datad => \uart_1|the_Nios_UART_1_tx|baud_clk_en~q\,
	combout => \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~1_combout\);

-- Location: FF_X12_Y13_N5
\uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[8]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(8));

-- Location: LCCOMB_X14_Y13_N18
\uart_1|the_Nios_UART_1_regs|tx_data[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_regs|tx_data[6]~feeder_combout\ = \nios|d_writedata\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|d_writedata\(6),
	combout => \uart_1|the_Nios_UART_1_regs|tx_data[6]~feeder_combout\);

-- Location: FF_X14_Y13_N19
\uart_1|the_Nios_UART_1_regs|tx_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_regs|tx_data[6]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \uart_1|the_Nios_UART_1_tx|tx_wr_strobe_onset~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_regs|tx_data\(6));

-- Location: LCCOMB_X12_Y13_N22
\uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[7]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[7]~5_combout\ = (\uart_1|the_Nios_UART_1_tx|do_load_shifter~q\ & ((\uart_1|the_Nios_UART_1_regs|tx_data\(6)))) # (!\uart_1|the_Nios_UART_1_tx|do_load_shifter~q\ & 
-- (\uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_1|the_Nios_UART_1_tx|do_load_shifter~q\,
	datac => \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(8),
	datad => \uart_1|the_Nios_UART_1_regs|tx_data\(6),
	combout => \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[7]~5_combout\);

-- Location: FF_X12_Y13_N23
\uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[7]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(7));

-- Location: FF_X13_Y12_N27
\uart_1|the_Nios_UART_1_regs|tx_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|d_writedata\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \uart_1|the_Nios_UART_1_tx|tx_wr_strobe_onset~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_regs|tx_data\(5));

-- Location: LCCOMB_X12_Y13_N0
\uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[6]~6_combout\ = (\uart_1|the_Nios_UART_1_tx|do_load_shifter~q\ & ((\uart_1|the_Nios_UART_1_regs|tx_data\(5)))) # (!\uart_1|the_Nios_UART_1_tx|do_load_shifter~q\ & 
-- (\uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(7),
	datac => \uart_1|the_Nios_UART_1_regs|tx_data\(5),
	datad => \uart_1|the_Nios_UART_1_tx|do_load_shifter~q\,
	combout => \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[6]~6_combout\);

-- Location: FF_X12_Y13_N1
\uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[6]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(6));

-- Location: LCCOMB_X14_Y13_N26
\uart_1|the_Nios_UART_1_regs|tx_data[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_regs|tx_data[4]~feeder_combout\ = \nios|d_writedata\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|d_writedata\(4),
	combout => \uart_1|the_Nios_UART_1_regs|tx_data[4]~feeder_combout\);

-- Location: FF_X14_Y13_N27
\uart_1|the_Nios_UART_1_regs|tx_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_regs|tx_data[4]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \uart_1|the_Nios_UART_1_tx|tx_wr_strobe_onset~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_regs|tx_data\(4));

-- Location: LCCOMB_X12_Y13_N12
\uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5]~7_combout\ = (\uart_1|the_Nios_UART_1_tx|do_load_shifter~q\ & ((\uart_1|the_Nios_UART_1_regs|tx_data\(4)))) # (!\uart_1|the_Nios_UART_1_tx|do_load_shifter~q\ & 
-- (\uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(6),
	datac => \uart_1|the_Nios_UART_1_regs|tx_data\(4),
	datad => \uart_1|the_Nios_UART_1_tx|do_load_shifter~q\,
	combout => \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5]~7_combout\);

-- Location: FF_X12_Y13_N13
\uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5]~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(5));

-- Location: FF_X14_Y13_N29
\uart_1|the_Nios_UART_1_regs|tx_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|d_writedata\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \uart_1|the_Nios_UART_1_tx|tx_wr_strobe_onset~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_regs|tx_data\(3));

-- Location: LCCOMB_X12_Y13_N14
\uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[4]~8_combout\ = (\uart_1|the_Nios_UART_1_tx|do_load_shifter~q\ & ((\uart_1|the_Nios_UART_1_regs|tx_data\(3)))) # (!\uart_1|the_Nios_UART_1_tx|do_load_shifter~q\ & 
-- (\uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(5),
	datab => \uart_1|the_Nios_UART_1_tx|do_load_shifter~q\,
	datad => \uart_1|the_Nios_UART_1_regs|tx_data\(3),
	combout => \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[4]~8_combout\);

-- Location: FF_X12_Y13_N15
\uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[4]~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(4));

-- Location: LCCOMB_X12_Y13_N24
\uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~9_combout\ = (\uart_1|the_Nios_UART_1_tx|do_load_shifter~q\ & (\uart_1|the_Nios_UART_1_regs|tx_data\(2))) # (!\uart_1|the_Nios_UART_1_tx|do_load_shifter~q\ & 
-- ((\uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_regs|tx_data\(2),
	datac => \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(4),
	datad => \uart_1|the_Nios_UART_1_tx|do_load_shifter~q\,
	combout => \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~9_combout\);

-- Location: FF_X12_Y13_N25
\uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~9_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(3));

-- Location: FF_X13_Y12_N7
\uart_1|the_Nios_UART_1_regs|tx_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|d_writedata\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \uart_1|the_Nios_UART_1_tx|tx_wr_strobe_onset~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_regs|tx_data\(1));

-- Location: LCCOMB_X12_Y13_N18
\uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[2]~10_combout\ = (\uart_1|the_Nios_UART_1_tx|do_load_shifter~q\ & ((\uart_1|the_Nios_UART_1_regs|tx_data\(1)))) # (!\uart_1|the_Nios_UART_1_tx|do_load_shifter~q\ & 
-- (\uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(3),
	datac => \uart_1|the_Nios_UART_1_regs|tx_data\(1),
	datad => \uart_1|the_Nios_UART_1_tx|do_load_shifter~q\,
	combout => \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[2]~10_combout\);

-- Location: FF_X12_Y13_N19
\uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[2]~10_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(2));

-- Location: LCCOMB_X13_Y12_N0
\uart_1|the_Nios_UART_1_regs|tx_data[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_regs|tx_data[0]~feeder_combout\ = \nios|d_writedata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|d_writedata\(0),
	combout => \uart_1|the_Nios_UART_1_regs|tx_data[0]~feeder_combout\);

-- Location: FF_X13_Y12_N1
\uart_1|the_Nios_UART_1_regs|tx_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_regs|tx_data[0]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \uart_1|the_Nios_UART_1_tx|tx_wr_strobe_onset~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_regs|tx_data\(0));

-- Location: LCCOMB_X12_Y13_N6
\uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~11_combout\ = (\uart_1|the_Nios_UART_1_tx|do_load_shifter~q\ & ((\uart_1|the_Nios_UART_1_regs|tx_data\(0)))) # (!\uart_1|the_Nios_UART_1_tx|do_load_shifter~q\ & 
-- (\uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(2),
	datac => \uart_1|the_Nios_UART_1_regs|tx_data\(0),
	datad => \uart_1|the_Nios_UART_1_tx|do_load_shifter~q\,
	combout => \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~11_combout\);

-- Location: FF_X12_Y13_N7
\uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~11_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(1));

-- Location: LCCOMB_X12_Y13_N2
\uart_1|the_Nios_UART_1_tx|pre_txd~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_tx|pre_txd~0_combout\ = (!\uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(9) & (!\uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(8) & 
-- (!\uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(7) & !\uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(9),
	datab => \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(8),
	datac => \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(7),
	datad => \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(6),
	combout => \uart_1|the_Nios_UART_1_tx|pre_txd~0_combout\);

-- Location: LCCOMB_X12_Y13_N28
\uart_1|the_Nios_UART_1_tx|pre_txd~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_tx|pre_txd~1_combout\ = (!\uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(5) & (!\uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(2) & 
-- (!\uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(4) & !\uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(5),
	datab => \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(2),
	datac => \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(4),
	datad => \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(3),
	combout => \uart_1|the_Nios_UART_1_tx|pre_txd~1_combout\);

-- Location: LCCOMB_X12_Y13_N26
\uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~0_combout\ = (\uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(1) & (!\uart_1|the_Nios_UART_1_tx|do_load_shifter~q\ & 
-- \uart_1|the_Nios_UART_1_tx|baud_clk_en~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(1),
	datab => \uart_1|the_Nios_UART_1_tx|do_load_shifter~q\,
	datad => \uart_1|the_Nios_UART_1_tx|baud_clk_en~q\,
	combout => \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~0_combout\);

-- Location: LCCOMB_X12_Y13_N16
\uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~2_combout\ = (\uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~0_combout\) # 
-- ((\uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(0) & !\uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~0_combout\,
	datac => \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(0),
	datad => \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~1_combout\,
	combout => \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~2_combout\);

-- Location: FF_X12_Y13_N17
\uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(0));

-- Location: LCCOMB_X12_Y13_N20
\uart_1|the_Nios_UART_1_tx|WideOr0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_tx|WideOr0~combout\ = (\uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(1)) # (((\uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(0)) # 
-- (!\uart_1|the_Nios_UART_1_tx|pre_txd~1_combout\)) # (!\uart_1|the_Nios_UART_1_tx|pre_txd~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(1),
	datab => \uart_1|the_Nios_UART_1_tx|pre_txd~0_combout\,
	datac => \uart_1|the_Nios_UART_1_tx|pre_txd~1_combout\,
	datad => \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(0),
	combout => \uart_1|the_Nios_UART_1_tx|WideOr0~combout\);

-- Location: LCCOMB_X13_Y13_N28
\uart_1|the_Nios_UART_1_tx|do_load_shifter~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_tx|do_load_shifter~0_combout\ = (\uart_1|the_Nios_UART_1_tx|tx_ready~q\ & !\uart_1|the_Nios_UART_1_tx|WideOr0~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_1|the_Nios_UART_1_tx|tx_ready~q\,
	datad => \uart_1|the_Nios_UART_1_tx|WideOr0~combout\,
	combout => \uart_1|the_Nios_UART_1_tx|do_load_shifter~0_combout\);

-- Location: FF_X13_Y13_N29
\uart_1|the_Nios_UART_1_tx|do_load_shifter\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_tx|do_load_shifter~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_tx|do_load_shifter~q\);

-- Location: LCCOMB_X13_Y13_N0
\uart_1|the_Nios_UART_1_tx|tx_ready~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_tx|tx_ready~0_combout\ = (\uart_1|the_Nios_UART_1_tx|tx_wr_strobe_onset~1_combout\ & (((\uart_1|the_Nios_UART_1_tx|tx_ready~q\ & !\uart_1|the_Nios_UART_1_tx|do_load_shifter~q\)) # 
-- (!\mm_interconnect_0|uart_1_s1_translator|end_begintransfer~q\))) # (!\uart_1|the_Nios_UART_1_tx|tx_wr_strobe_onset~1_combout\ & (((\uart_1|the_Nios_UART_1_tx|tx_ready~q\ & !\uart_1|the_Nios_UART_1_tx|do_load_shifter~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_tx|tx_wr_strobe_onset~1_combout\,
	datab => \mm_interconnect_0|uart_1_s1_translator|end_begintransfer~q\,
	datac => \uart_1|the_Nios_UART_1_tx|tx_ready~q\,
	datad => \uart_1|the_Nios_UART_1_tx|do_load_shifter~q\,
	combout => \uart_1|the_Nios_UART_1_tx|tx_ready~0_combout\);

-- Location: FF_X13_Y13_N1
\uart_1|the_Nios_UART_1_tx|tx_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_tx|tx_ready~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_tx|tx_ready~q\);

-- Location: LCCOMB_X13_Y15_N0
\uart_1|the_Nios_UART_1_tx|tx_overrun~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_tx|tx_overrun~0_combout\ = (\uart_1|the_Nios_UART_1_tx|tx_overrun~q\) # ((\uart_1|the_Nios_UART_1_tx|tx_ready~q\ & (\uart_1|the_Nios_UART_1_tx|tx_wr_strobe_onset~1_combout\ & 
-- !\mm_interconnect_0|uart_1_s1_translator|end_begintransfer~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_tx|tx_ready~q\,
	datab => \uart_1|the_Nios_UART_1_tx|tx_overrun~q\,
	datac => \uart_1|the_Nios_UART_1_tx|tx_wr_strobe_onset~1_combout\,
	datad => \mm_interconnect_0|uart_1_s1_translator|end_begintransfer~q\,
	combout => \uart_1|the_Nios_UART_1_tx|tx_overrun~0_combout\);

-- Location: LCCOMB_X13_Y15_N24
\uart_1|the_Nios_UART_1_tx|tx_overrun~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_tx|tx_overrun~1_combout\ = (!\uart_1|the_Nios_UART_1_regs|status_wr_strobe~0_combout\ & \uart_1|the_Nios_UART_1_tx|tx_overrun~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_regs|status_wr_strobe~0_combout\,
	datad => \uart_1|the_Nios_UART_1_tx|tx_overrun~0_combout\,
	combout => \uart_1|the_Nios_UART_1_tx|tx_overrun~1_combout\);

-- Location: FF_X13_Y15_N25
\uart_1|the_Nios_UART_1_tx|tx_overrun\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_tx|tx_overrun~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_tx|tx_overrun~q\);

-- Location: LCCOMB_X13_Y14_N18
\uart_1|the_Nios_UART_1_regs|status_reg[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_regs|status_reg[8]~0_combout\ = (\uart_1|the_Nios_UART_1_rx|rx_overrun~q\) # ((\uart_1|the_Nios_UART_1_rx|framing_error~q\) # ((\uart_1|the_Nios_UART_1_rx|break_detect~q\) # (\uart_1|the_Nios_UART_1_tx|tx_overrun~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_rx|rx_overrun~q\,
	datab => \uart_1|the_Nios_UART_1_rx|framing_error~q\,
	datac => \uart_1|the_Nios_UART_1_rx|break_detect~q\,
	datad => \uart_1|the_Nios_UART_1_tx|tx_overrun~q\,
	combout => \uart_1|the_Nios_UART_1_regs|status_reg[8]~0_combout\);

-- Location: FF_X13_Y14_N25
\uart_1|the_Nios_UART_1_regs|control_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|d_writedata\(8),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \uart_1|the_Nios_UART_1_regs|control_wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_regs|control_reg\(8));

-- Location: LCCOMB_X13_Y14_N12
\uart_1|the_Nios_UART_1_regs|selected_read_data[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_regs|selected_read_data\(8) = (\uart_1|the_Nios_UART_1_regs|Equal0~0_combout\ & ((\uart_1|the_Nios_UART_1_regs|control_reg\(8)) # ((\uart_1|the_Nios_UART_1_regs|Equal3~0_combout\ & 
-- \uart_1|the_Nios_UART_1_regs|status_reg[8]~0_combout\)))) # (!\uart_1|the_Nios_UART_1_regs|Equal0~0_combout\ & (\uart_1|the_Nios_UART_1_regs|Equal3~0_combout\ & (\uart_1|the_Nios_UART_1_regs|status_reg[8]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_regs|Equal0~0_combout\,
	datab => \uart_1|the_Nios_UART_1_regs|Equal3~0_combout\,
	datac => \uart_1|the_Nios_UART_1_regs|status_reg[8]~0_combout\,
	datad => \uart_1|the_Nios_UART_1_regs|control_reg\(8),
	combout => \uart_1|the_Nios_UART_1_regs|selected_read_data\(8));

-- Location: FF_X13_Y14_N13
\uart_1|the_Nios_UART_1_regs|readdata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_regs|selected_read_data\(8),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_regs|readdata\(8));

-- Location: FF_X21_Y16_N21
\mm_interconnect_0|uart_1_s1_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \uart_1|the_Nios_UART_1_regs|readdata\(8),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|uart_1_s1_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X17_Y16_N18
\jtag_uart_0|ien_AF~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|ien_AF~feeder_combout\ = \nios|d_writedata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|d_writedata\(0),
	combout => \jtag_uart_0|ien_AF~feeder_combout\);

-- Location: FF_X17_Y16_N19
\jtag_uart_0|ien_AF\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|ien_AF~feeder_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|ien_AE~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|ien_AF~q\);

-- Location: LCCOMB_X17_Y18_N10
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|jupdate~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|jupdate~q\,
	datad => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\,
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|jupdate~1_combout\);

-- Location: FF_X17_Y18_N11
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|jupdate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|jupdate~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|jupdate~q\);

-- Location: LCCOMB_X17_Y17_N28
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|jupdate~q\,
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder_combout\);

-- Location: FF_X17_Y17_N29
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|jupdate1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|jupdate1~q\);

-- Location: LCCOMB_X17_Y17_N6
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|jupdate2~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|jupdate1~q\,
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|jupdate2~feeder_combout\);

-- Location: FF_X17_Y17_N7
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|jupdate2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|jupdate2~feeder_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|jupdate2~q\);

-- Location: LCCOMB_X17_Y17_N26
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|always2~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|write1~q\,
	datac => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|write2~q\,
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|always2~0_combout\);

-- Location: LCCOMB_X18_Y18_N16
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|t_pause~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|write_valid~q\,
	datab => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|always2~0_combout\,
	datac => \jtag_uart_0|t_dav~q\,
	datad => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\,
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout\);

-- Location: LCCOMB_X17_Y17_N18
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|t_pause~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|jupdate2~q\,
	datab => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|jupdate1~q\,
	datac => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout\,
	datad => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|rst2~q\,
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|t_pause~1_combout\);

-- Location: FF_X17_Y17_N19
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|t_pause~1_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\);

-- Location: LCCOMB_X17_Y17_N16
\jtag_uart_0|pause_irq~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|pause_irq~0_combout\ = (\jtag_uart_0|read_0~q\ & (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ((\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\)))) # 
-- (!\jtag_uart_0|read_0~q\ & ((\jtag_uart_0|pause_irq~q\) # ((\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|read_0~q\,
	datab => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datac => \jtag_uart_0|pause_irq~q\,
	datad => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\,
	combout => \jtag_uart_0|pause_irq~0_combout\);

-- Location: FF_X17_Y17_N17
\jtag_uart_0|pause_irq\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|pause_irq~0_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|pause_irq~q\);

-- Location: LCCOMB_X17_Y16_N4
\jtag_uart_0|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|Add0~0_combout\ = (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & 
-- (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & VCC)) # (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & 
-- (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) $ (GND)))
-- \jtag_uart_0|Add0~1\ = CARRY((!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & 
-- !\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datab => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => VCC,
	combout => \jtag_uart_0|Add0~0_combout\,
	cout => \jtag_uart_0|Add0~1\);

-- Location: LCCOMB_X17_Y16_N6
\jtag_uart_0|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|Add0~2_combout\ = (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & ((\jtag_uart_0|Add0~1\) # (GND))) # 
-- (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & (!\jtag_uart_0|Add0~1\))
-- \jtag_uart_0|Add0~3\ = CARRY((\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)) # (!\jtag_uart_0|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => VCC,
	cin => \jtag_uart_0|Add0~1\,
	combout => \jtag_uart_0|Add0~2_combout\,
	cout => \jtag_uart_0|Add0~3\);

-- Location: LCCOMB_X17_Y16_N8
\jtag_uart_0|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|Add0~4_combout\ = (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & (!\jtag_uart_0|Add0~3\ & VCC)) # 
-- (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & (\jtag_uart_0|Add0~3\ $ (GND)))
-- \jtag_uart_0|Add0~5\ = CARRY((!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & !\jtag_uart_0|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => VCC,
	cin => \jtag_uart_0|Add0~3\,
	combout => \jtag_uart_0|Add0~4_combout\,
	cout => \jtag_uart_0|Add0~5\);

-- Location: LCCOMB_X17_Y16_N30
\jtag_uart_0|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|LessThan1~0_combout\ = (\jtag_uart_0|Add0~4_combout\ & ((\jtag_uart_0|Add0~2_combout\) # ((\jtag_uart_0|Add0~0_combout\) # (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|Add0~2_combout\,
	datab => \jtag_uart_0|Add0~4_combout\,
	datac => \jtag_uart_0|Add0~0_combout\,
	datad => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	combout => \jtag_uart_0|LessThan1~0_combout\);

-- Location: LCCOMB_X17_Y16_N10
\jtag_uart_0|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|Add0~6_combout\ = (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & ((\jtag_uart_0|Add0~5\) # (GND))) # 
-- (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & (!\jtag_uart_0|Add0~5\))
-- \jtag_uart_0|Add0~7\ = CARRY((\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)) # (!\jtag_uart_0|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => VCC,
	cin => \jtag_uart_0|Add0~5\,
	combout => \jtag_uart_0|Add0~6_combout\,
	cout => \jtag_uart_0|Add0~7\);

-- Location: LCCOMB_X17_Y16_N12
\jtag_uart_0|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|Add0~8_combout\ = (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & (!\jtag_uart_0|Add0~7\ & VCC)) # 
-- (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & (\jtag_uart_0|Add0~7\ $ (GND)))
-- \jtag_uart_0|Add0~9\ = CARRY((!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & !\jtag_uart_0|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => VCC,
	cin => \jtag_uart_0|Add0~7\,
	combout => \jtag_uart_0|Add0~8_combout\,
	cout => \jtag_uart_0|Add0~9\);

-- Location: LCCOMB_X17_Y16_N24
\jtag_uart_0|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|LessThan1~1_combout\ = (\jtag_uart_0|Add0~6_combout\) # (\jtag_uart_0|Add0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|Add0~6_combout\,
	datad => \jtag_uart_0|Add0~8_combout\,
	combout => \jtag_uart_0|LessThan1~1_combout\);

-- Location: LCCOMB_X17_Y16_N14
\jtag_uart_0|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|Add0~10_combout\ = (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & (!\jtag_uart_0|Add0~9\)) # (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & 
-- (\jtag_uart_0|Add0~9\ & VCC))
-- \jtag_uart_0|Add0~11\ = CARRY((\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & !\jtag_uart_0|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => VCC,
	cin => \jtag_uart_0|Add0~9\,
	combout => \jtag_uart_0|Add0~10_combout\,
	cout => \jtag_uart_0|Add0~11\);

-- Location: LCCOMB_X17_Y16_N16
\jtag_uart_0|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|Add0~12_combout\ = !\jtag_uart_0|Add0~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \jtag_uart_0|Add0~11\,
	combout => \jtag_uart_0|Add0~12_combout\);

-- Location: LCCOMB_X17_Y16_N2
\jtag_uart_0|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|LessThan1~2_combout\ = (!\jtag_uart_0|LessThan1~0_combout\ & (!\jtag_uart_0|LessThan1~1_combout\ & (!\jtag_uart_0|Add0~10_combout\ & \jtag_uart_0|Add0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|LessThan1~0_combout\,
	datab => \jtag_uart_0|LessThan1~1_combout\,
	datac => \jtag_uart_0|Add0~10_combout\,
	datad => \jtag_uart_0|Add0~12_combout\,
	combout => \jtag_uart_0|LessThan1~2_combout\);

-- Location: FF_X17_Y16_N3
\jtag_uart_0|fifo_AF\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|LessThan1~2_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|fifo_AF~q\);

-- Location: LCCOMB_X17_Y16_N20
\jtag_uart_0|av_readdata[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|av_readdata[8]~0_combout\ = (\jtag_uart_0|ien_AF~q\ & ((\jtag_uart_0|pause_irq~q\) # (\jtag_uart_0|fifo_AF~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|ien_AF~q\,
	datac => \jtag_uart_0|pause_irq~q\,
	datad => \jtag_uart_0|fifo_AF~q\,
	combout => \jtag_uart_0|av_readdata[8]~0_combout\);

-- Location: FF_X17_Y16_N21
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|av_readdata[8]~0_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X21_Y16_N20
\mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~31_combout\ = (\mm_interconnect_0|uart_1_s1_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|uart_1_s1_translator|av_readdata_pre\(8)) # 
-- ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(8))))) # (!\mm_interconnect_0|uart_1_s1_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|uart_1_s1_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|uart_1_s1_translator|av_readdata_pre\(8),
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(8),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~31_combout\);

-- Location: LCCOMB_X24_Y9_N2
\mm_interconnect_0|rsp_xbar_mux_001|src_payload~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_payload~1_combout\ = (\mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(8) & 
-- !\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(8),
	datad => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~1_combout\);

-- Location: LCCOMB_X24_Y9_N20
\mm_interconnect_0|rsp_xbar_mux_001|src_data[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data\(8) = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~31_combout\) # ((\mm_interconnect_0|rsp_xbar_mux_001|src_payload~1_combout\) # 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result8w~1_combout\ & \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result8w~1_combout\,
	datab => \mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~31_combout\,
	datac => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~1_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data\(8));

-- Location: LCCOMB_X16_Y10_N8
\nios|av_ld_byte1_data[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_byte1_data[0]~0_combout\ = (\nios|av_ld_aligning_data~q\ & (\nios|av_fill_bit~0_combout\)) # (!\nios|av_ld_aligning_data~q\ & ((\mm_interconnect_0|rsp_xbar_mux_001|src_data\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|av_fill_bit~0_combout\,
	datab => \nios|av_ld_aligning_data~q\,
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_data\(8),
	combout => \nios|av_ld_byte1_data[0]~0_combout\);

-- Location: FF_X16_Y10_N9
\nios|av_ld_byte1_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|av_ld_byte1_data[0]~0_combout\,
	asdata => \nios|av_ld_byte2_data\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|av_ld_rshift8~1_combout\,
	ena => \nios|av_ld_byte1_data_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|av_ld_byte1_data\(0));

-- Location: LCCOMB_X16_Y10_N14
\nios|W_rf_wr_data[8]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_rf_wr_data[8]~19_combout\ = (\nios|R_ctrl_ld~q\ & (((\nios|av_ld_byte1_data\(0))))) # (!\nios|R_ctrl_ld~q\ & (\nios|W_alu_result\(8) & ((!\nios|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_alu_result\(8),
	datab => \nios|R_ctrl_ld~q\,
	datac => \nios|av_ld_byte1_data\(0),
	datad => \nios|E_alu_result~0_combout\,
	combout => \nios|W_rf_wr_data[8]~19_combout\);

-- Location: FF_X23_Y16_N13
\nios|d_writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|d_writedata\(3));

-- Location: LCCOMB_X23_Y16_N8
\mm_interconnect_0|cmd_xbar_mux|src_payload~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~3_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios|d_writedata\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios|d_writedata\(3),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~3_combout\);

-- Location: FF_X23_Y16_N9
\nios|the_Nios_Nios_nios2_oci|writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|writedata\(3));

-- Location: LCCOMB_X23_Y16_N28
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[3]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[3]~18_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(3)))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & (\nios|the_Nios_Nios_nios2_oci|writedata\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_Nios_Nios_nios2_oci|writedata\(3),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(3),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[3]~18_combout\);

-- Location: LCCOMB_X24_Y20_N26
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~10_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(4) & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(37)) # ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(4),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(37),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(36),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~10_combout\);

-- Location: FF_X24_Y20_N27
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~10_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(4));

-- Location: LCCOMB_X23_Y19_N10
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~41_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(4)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(4),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~41_combout\);

-- Location: LCCOMB_X23_Y19_N0
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~42_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ 
-- & (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(6))))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~41_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~41_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(6),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~42_combout\);

-- Location: FF_X23_Y19_N1
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~42_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(5));

-- Location: LCCOMB_X23_Y19_N30
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[5]~feeder_combout\ = \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(5),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[5]~feeder_combout\);

-- Location: FF_X23_Y19_N31
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[5]~feeder_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(5));

-- Location: LCCOMB_X24_Y16_N30
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~10_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(5))))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2) & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(5),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~10_combout\);

-- Location: FF_X24_Y16_N31
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~10_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(2));

-- Location: LCCOMB_X23_Y16_N20
\mm_interconnect_0|cmd_xbar_mux|src_payload~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~12_combout\ = (\nios|d_writedata\(2) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|d_writedata\(2),
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~12_combout\);

-- Location: FF_X23_Y16_N21
\nios|the_Nios_Nios_nios2_oci|writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|writedata\(2));

-- Location: LCCOMB_X23_Y16_N6
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[2]~10_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(2))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & ((\nios|the_Nios_Nios_nios2_oci|writedata\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(2),
	datab => \nios|the_Nios_Nios_nios2_oci|writedata\(2),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[2]~10_combout\);

-- Location: LCCOMB_X26_Y18_N22
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|cfgrom_readdata[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|cfgrom_readdata[8]~0_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(2) & !\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(2),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(4),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|cfgrom_readdata[8]~0_combout\);

-- Location: LCCOMB_X26_Y15_N0
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[8]~2_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8))) # (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|cfgrom_readdata[8]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|cfgrom_readdata[8]~0_combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[8]~2_combout\);

-- Location: FF_X26_Y15_N1
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[8]~2_combout\,
	asdata => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(11),
	sload => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[15]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(8));

-- Location: LCCOMB_X24_Y20_N2
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~29_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(8) & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(37)) # ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(8),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(37),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(36),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~29_combout\);

-- Location: FF_X24_Y20_N3
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~29_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(8));

-- Location: LCCOMB_X24_Y20_N28
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~79_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(8)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(8),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~79_combout\);

-- Location: LCCOMB_X24_Y19_N28
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~80_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ 
-- & (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(10))))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~79_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~79_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(10),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~80_combout\);

-- Location: FF_X24_Y19_N29
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~80_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(9));

-- Location: LCCOMB_X24_Y19_N16
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[9]~feeder_combout\ = \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(9),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[9]~feeder_combout\);

-- Location: FF_X24_Y19_N17
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[9]~feeder_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(9));

-- Location: LCCOMB_X24_Y16_N14
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~19_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(9))))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6) & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(9),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~19_combout\);

-- Location: FF_X24_Y16_N15
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~19_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(6));

-- Location: LCCOMB_X25_Y19_N6
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~30_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(6) & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(37)) # ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(37),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(6),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~30_combout\);

-- Location: FF_X25_Y19_N7
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~30_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(6));

-- Location: LCCOMB_X26_Y19_N20
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|Mux30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|Mux30~0_combout\ = (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(6)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(6),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|Mux30~0_combout\);

-- Location: LCCOMB_X26_Y19_N2
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[7]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[7]~9_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_cdr~combout\ 
-- & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(7))) # (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|Mux30~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(7),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|Mux30~0_combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[7]~9_combout\);

-- Location: FF_X26_Y19_N3
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[7]~9_combout\,
	asdata => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(8),
	sload => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(7));

-- Location: LCCOMB_X24_Y20_N24
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[7]~feeder_combout\ = \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(7),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[7]~feeder_combout\);

-- Location: FF_X24_Y20_N25
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[7]~feeder_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(7));

-- Location: LCCOMB_X24_Y20_N30
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~31_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(7) & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(37)) # ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(37),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(7),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(36),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~31_combout\);

-- Location: FF_X24_Y20_N31
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~31_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(7));

-- Location: LCCOMB_X24_Y19_N30
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~82_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(7))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(7),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(7),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~82_combout\);

-- Location: LCCOMB_X24_Y19_N12
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~83_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ 
-- & (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(9))))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~82_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~82_combout\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(9),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~83_combout\);

-- Location: FF_X24_Y19_N13
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~83_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(8));

-- Location: LCCOMB_X24_Y20_N10
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[8]~feeder_combout\ = \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(8),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[8]~feeder_combout\);

-- Location: FF_X24_Y20_N11
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[8]~feeder_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(8));

-- Location: FF_X26_Y16_N1
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[5]~5_combout\,
	asdata => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(8),
	sload => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(5));

-- Location: LCCOMB_X25_Y19_N8
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~20_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(5) & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(37)) # ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(37),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(5),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~20_combout\);

-- Location: FF_X25_Y19_N9
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~20_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(5));

-- Location: LCCOMB_X23_Y19_N22
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~61_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(5)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(5),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~61_combout\);

-- Location: LCCOMB_X23_Y19_N16
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~62_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ 
-- & (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(7))))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~61_combout\ & ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~61_combout\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(7),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~62_combout\);

-- Location: FF_X23_Y19_N17
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~62_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(6));

-- Location: LCCOMB_X23_Y19_N12
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[6]~feeder_combout\ = \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(6),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[6]~feeder_combout\);

-- Location: FF_X23_Y19_N13
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[6]~feeder_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(6));

-- Location: LCCOMB_X24_Y16_N8
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~20_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(6))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(6),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~20_combout\);

-- Location: FF_X24_Y16_N9
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~20_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(3));

-- Location: LCCOMB_X23_Y22_N6
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|DRsize.000~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|DRsize.000~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|DRsize.000~feeder_combout\);

-- Location: FF_X23_Y22_N7
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|DRsize.000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|DRsize.000~feeder_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|DRsize.000~q\);

-- Location: LCCOMB_X23_Y22_N0
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[0]~5_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|DRsize.000~q\ & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(1)))) # (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|DRsize.000~q\ & 
-- (\altera_internal_jtag~TDIUTAP\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(1),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|DRsize.000~q\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[0]~5_combout\);

-- Location: LCCOMB_X22_Y22_N16
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~10_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(0))) # (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0) & 
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|Mux37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(0),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|Mux37~0_combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~10_combout\);

-- Location: FF_X23_Y22_N1
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[0]~5_combout\,
	asdata => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~10_combout\,
	sload => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(0));

-- Location: FF_X23_Y21_N25
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(0),
	sload => VCC,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(0));

-- Location: LCCOMB_X25_Y19_N24
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~0_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(0) & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(37)) # ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(37),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(0),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~0_combout\);

-- Location: FF_X25_Y19_N25
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~0_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(0));

-- Location: LCCOMB_X24_Y16_N16
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[0]~0_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0))) # (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Equal0~0_combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[0]~0_combout\);

-- Location: FF_X24_Y16_N17
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[0]~0_combout\,
	asdata => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(3),
	sload => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(0));

-- Location: LCCOMB_X23_Y19_N20
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~11_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(0))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(0),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~11_combout\);

-- Location: LCCOMB_X23_Y19_N24
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~12_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ 
-- & (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(2))))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~11_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~11_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(2),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~12_combout\);

-- Location: FF_X23_Y19_N25
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~12_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(1));

-- Location: LCCOMB_X23_Y20_N30
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[1]~feeder_combout\ = \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(1),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[1]~feeder_combout\);

-- Location: FF_X23_Y20_N31
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[1]~feeder_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(1));

-- Location: LCCOMB_X25_Y19_N18
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~1_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(1) & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(37)) # ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(37),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(1),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~1_combout\);

-- Location: FF_X25_Y19_N19
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~1_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(1));

-- Location: LCCOMB_X26_Y19_N4
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~14_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(1)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(1),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(1),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~14_combout\);

-- Location: LCCOMB_X23_Y19_N2
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~15_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ 
-- & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(3))) # (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~14_combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~15_combout\);

-- Location: FF_X23_Y19_N3
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~15_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(2));

-- Location: LCCOMB_X23_Y19_N4
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[2]~feeder_combout\ = \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(2),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[2]~feeder_combout\);

-- Location: FF_X23_Y19_N5
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[2]~feeder_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(2));

-- Location: LCCOMB_X25_Y19_N12
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~2_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(2) & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(37)) # ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(37),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(2),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~2_combout\);

-- Location: FF_X25_Y19_N13
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~2_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(2));

-- Location: LCCOMB_X23_Y19_N28
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~16_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(2)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(2),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~16_combout\);

-- Location: LCCOMB_X23_Y19_N6
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~17_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ 
-- & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(4))) # (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~16_combout\ & !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(4),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~16_combout\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~17_combout\);

-- Location: FF_X23_Y19_N7
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~17_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(3));

-- Location: LCCOMB_X23_Y19_N8
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[3]~feeder_combout\ = \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(3),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[3]~feeder_combout\);

-- Location: FF_X23_Y19_N9
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[3]~feeder_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(3));

-- Location: LCCOMB_X25_Y19_N14
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~5_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(3) & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(37)) # ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(37),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(3),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~5_combout\);

-- Location: FF_X25_Y19_N15
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~5_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(3));

-- Location: LCCOMB_X23_Y19_N26
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~28_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(3)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(3),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~28_combout\);

-- Location: LCCOMB_X23_Y19_N18
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~29_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ 
-- & (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(5))))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~28_combout\ & ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~28_combout\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(5),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~29_combout\);

-- Location: FF_X23_Y19_N19
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~29_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(4));

-- Location: LCCOMB_X23_Y19_N14
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[4]~feeder_combout\ = \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(4),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[4]~feeder_combout\);

-- Location: FF_X23_Y19_N15
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[4]~feeder_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(4));

-- Location: LCCOMB_X24_Y16_N18
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~9_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(4))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(4),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~9_combout\);

-- Location: FF_X24_Y16_N19
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~9_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(1));

-- Location: LCCOMB_X26_Y19_N8
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[1]~9_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(1)))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & (\nios|the_Nios_Nios_nios2_oci|writedata\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|writedata\(1),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(1),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[1]~9_combout\);

-- Location: LCCOMB_X25_Y16_N16
\nios|the_Nios_Nios_nios2_oci|readdata~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|readdata~6_combout\ = (\nios|the_Nios_Nios_nios2_oci|address\(8) & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(31) & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0_combout\))) # (!\nios|the_Nios_Nios_nios2_oci|address\(8) & 
-- (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(31),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0_combout\,
	datac => \nios|the_Nios_Nios_nios2_oci|address\(8),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7),
	combout => \nios|the_Nios_Nios_nios2_oci|readdata~6_combout\);

-- Location: FF_X25_Y16_N17
\nios|the_Nios_Nios_nios2_oci|readdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|readdata~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|readdata\(7));

-- Location: FF_X17_Y9_N7
\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|the_Nios_Nios_nios2_oci|readdata\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X17_Y9_N6
\nios|av_ld_byte0_data_nxt[7]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_byte0_data_nxt[7]~25_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result7w~1_combout\) # 
-- ((\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(7) & \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\)))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- (((\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(7) & \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result7w~1_combout\,
	datac => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(7),
	datad => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	combout => \nios|av_ld_byte0_data_nxt[7]~25_combout\);

-- Location: FF_X12_Y14_N15
\uart_1|the_Nios_UART_1_rx|rx_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(8),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \uart_1|the_Nios_UART_1_rx|got_new_char~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_rx|rx_data\(7));

-- Location: LCCOMB_X12_Y14_N14
\uart_1|the_Nios_UART_1_regs|selected_read_data~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_regs|selected_read_data~21_combout\ = (!\nios|W_alu_result\(2) & (!\nios|W_alu_result\(3) & (\uart_1|the_Nios_UART_1_rx|rx_data\(7) & !\nios|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_alu_result\(2),
	datab => \nios|W_alu_result\(3),
	datac => \uart_1|the_Nios_UART_1_rx|rx_data\(7),
	datad => \nios|W_alu_result\(4),
	combout => \uart_1|the_Nios_UART_1_regs|selected_read_data~21_combout\);

-- Location: FF_X13_Y14_N29
\uart_1|the_Nios_UART_1_regs|control_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|d_writedata\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \uart_1|the_Nios_UART_1_regs|control_wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_regs|control_reg\(7));

-- Location: LCCOMB_X13_Y14_N28
\uart_1|the_Nios_UART_1_regs|selected_read_data[7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_regs|selected_read_data[7]~22_combout\ = (\uart_1|the_Nios_UART_1_rx|rx_char_ready~q\ & ((\uart_1|the_Nios_UART_1_regs|Equal3~0_combout\) # ((\uart_1|the_Nios_UART_1_regs|control_reg\(7) & 
-- \uart_1|the_Nios_UART_1_regs|Equal0~0_combout\)))) # (!\uart_1|the_Nios_UART_1_rx|rx_char_ready~q\ & (((\uart_1|the_Nios_UART_1_regs|control_reg\(7) & \uart_1|the_Nios_UART_1_regs|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_rx|rx_char_ready~q\,
	datab => \uart_1|the_Nios_UART_1_regs|Equal3~0_combout\,
	datac => \uart_1|the_Nios_UART_1_regs|control_reg\(7),
	datad => \uart_1|the_Nios_UART_1_regs|Equal0~0_combout\,
	combout => \uart_1|the_Nios_UART_1_regs|selected_read_data[7]~22_combout\);

-- Location: LCCOMB_X12_Y14_N30
\uart_1|the_Nios_UART_1_regs|selected_read_data[7]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_regs|selected_read_data[7]~23_combout\ = (\uart_1|the_Nios_UART_1_regs|selected_read_data~21_combout\) # ((\uart_1|the_Nios_UART_1_regs|selected_read_data[7]~22_combout\) # ((\uart_1|the_Nios_UART_1_regs|Equal2~0_combout\ & 
-- \uart_1|the_Nios_UART_1_regs|tx_data\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_regs|Equal2~0_combout\,
	datab => \uart_1|the_Nios_UART_1_regs|selected_read_data~21_combout\,
	datac => \uart_1|the_Nios_UART_1_regs|tx_data\(7),
	datad => \uart_1|the_Nios_UART_1_regs|selected_read_data[7]~22_combout\,
	combout => \uart_1|the_Nios_UART_1_regs|selected_read_data[7]~23_combout\);

-- Location: FF_X12_Y14_N31
\uart_1|the_Nios_UART_1_regs|readdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_regs|selected_read_data[7]~23_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_regs|readdata\(7));

-- Location: FF_X14_Y13_N21
\mm_interconnect_0|uart_1_s1_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \uart_1|the_Nios_UART_1_regs|readdata\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|uart_1_s1_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X18_Y18_N6
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder_combout\);

-- Location: FF_X18_Y18_N7
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|wdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|wdata\(0));

-- Location: LCCOMB_X14_Y16_N4
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ = \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) $ (VCC)
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0),
	datad => VCC,
	combout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	cout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: FF_X14_Y16_N5
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

-- Location: LCCOMB_X14_Y16_N6
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ = (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\)) # (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- ((\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # (GND)))
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY((!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # 
-- (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1),
	datad => VCC,
	cin => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	combout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	cout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: FF_X14_Y16_N7
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

-- Location: LCCOMB_X14_Y16_N8
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ = (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ $ (GND))) # (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ & VCC))
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY((\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- !\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2),
	datad => VCC,
	cin => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	combout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	cout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: FF_X14_Y16_N9
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

-- Location: LCCOMB_X14_Y16_N10
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ = (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\)) # (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- ((\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # (GND)))
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY((!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # 
-- (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3),
	datad => VCC,
	cin => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	combout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	cout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: FF_X14_Y16_N11
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

-- Location: LCCOMB_X14_Y16_N12
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ = (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ $ (GND))) # (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ & VCC))
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY((\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- !\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4),
	datad => VCC,
	cin => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	combout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	cout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: FF_X14_Y16_N13
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

-- Location: LCCOMB_X14_Y16_N14
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ = \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) $ 
-- (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5),
	cin => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	combout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\);

-- Location: FF_X14_Y16_N15
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

-- Location: LCCOMB_X16_Y16_N18
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ = \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0) $ (VCC)
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ = CARRY(\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0),
	datad => VCC,
	combout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	cout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\);

-- Location: FF_X16_Y16_N19
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|fifo_rd~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

-- Location: LCCOMB_X16_Y16_N20
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ = (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\)) # (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- ((\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # (GND)))
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ = CARRY((!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # 
-- (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1),
	datad => VCC,
	cin => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\,
	combout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	cout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\);

-- Location: FF_X16_Y16_N21
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|fifo_rd~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1));

-- Location: LCCOMB_X16_Y16_N22
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ = (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ $ (GND))) # (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ & VCC))
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ = CARRY((\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- !\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2),
	datad => VCC,
	cin => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\,
	combout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	cout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\);

-- Location: FF_X16_Y16_N23
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|fifo_rd~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2));

-- Location: LCCOMB_X16_Y16_N24
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ = (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\)) # (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- ((\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # (GND)))
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ = CARRY((!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # 
-- (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3),
	datad => VCC,
	cin => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\,
	combout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	cout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\);

-- Location: FF_X16_Y16_N25
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|fifo_rd~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3));

-- Location: LCCOMB_X16_Y16_N26
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ = (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ $ (GND))) # (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (!\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ & VCC))
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ = CARRY((\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- !\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4),
	datad => VCC,
	cin => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\,
	combout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	cout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\);

-- Location: FF_X16_Y16_N27
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|fifo_rd~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4));

-- Location: LCCOMB_X16_Y16_N28
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ = \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ $ 
-- (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5),
	cin => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\,
	combout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\);

-- Location: FF_X16_Y16_N29
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \jtag_uart_0|fifo_rd~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5));

-- Location: LCCOMB_X16_Y17_N30
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift\(5),
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder_combout\);

-- Location: FF_X16_Y17_N31
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|wdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|wdata\(1));

-- Location: FF_X16_Y17_N17
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|wdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift\(6),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|wdata\(2));

-- Location: LCCOMB_X17_Y17_N20
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift\(7),
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder_combout\);

-- Location: FF_X17_Y17_N21
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|wdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|wdata\(3));

-- Location: LCCOMB_X16_Y18_N4
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift\(8),
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder_combout\);

-- Location: FF_X16_Y18_N5
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|wdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|wdata\(4));

-- Location: FF_X17_Y17_N31
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|wdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|wdata\(5));

-- Location: LCCOMB_X16_Y18_N22
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift\(10),
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder_combout\);

-- Location: FF_X16_Y18_N23
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|wdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|wdata\(6));

-- Location: LCCOMB_X17_Y17_N0
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder_combout\);

-- Location: FF_X17_Y17_N1
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|wdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|wdata\(7));

-- Location: M9K_X15_Y16_N0
\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Nios_jtag_uart_0:jtag_uart_0|Nios_jtag_uart_0_scfifo_r:the_Nios_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \jtag_uart_0|wr_rfifo~combout\,
	portbre => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	clk1 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \jtag_uart_0|wr_rfifo~combout\,
	ena1 => \jtag_uart_0|fifo_rd~2_combout\,
	portadatain => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\,
	portaaddr => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\,
	portbaddr => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X14_Y13_N24
\jtag_uart_0|av_readdata[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|av_readdata[7]~8_combout\ = (\jtag_uart_0|read_0~q\ & \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|read_0~q\,
	datad => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(7),
	combout => \jtag_uart_0|av_readdata[7]~8_combout\);

-- Location: FF_X14_Y13_N25
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|av_readdata[7]~8_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X14_Y13_N20
\nios|av_ld_byte0_data_nxt[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_byte0_data_nxt[7]~24_combout\ = (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7)) # 
-- ((\mm_interconnect_0|uart_1_s1_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|uart_1_s1_translator|av_readdata_pre\(7))))) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|uart_1_s1_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|uart_1_s1_translator|av_readdata_pre\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|uart_1_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|uart_1_s1_translator|av_readdata_pre\(7),
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7),
	combout => \nios|av_ld_byte0_data_nxt[7]~24_combout\);

-- Location: LCCOMB_X14_Y10_N18
\nios|av_ld_byte0_data_nxt[7]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_byte0_data_nxt[7]~26_combout\ = (\nios|av_ld_rshift8~1_combout\ & (((\nios|av_ld_byte1_data\(7))))) # (!\nios|av_ld_rshift8~1_combout\ & ((\nios|av_ld_byte0_data_nxt[7]~25_combout\) # ((\nios|av_ld_byte0_data_nxt[7]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|av_ld_rshift8~1_combout\,
	datab => \nios|av_ld_byte0_data_nxt[7]~25_combout\,
	datac => \nios|av_ld_byte0_data_nxt[7]~24_combout\,
	datad => \nios|av_ld_byte1_data\(7),
	combout => \nios|av_ld_byte0_data_nxt[7]~26_combout\);

-- Location: LCCOMB_X16_Y10_N16
\nios|av_ld_byte0_data[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_byte0_data[3]~0_combout\ = (\nios|av_ld_rshift8~0_combout\) # (!\nios|av_ld_aligning_data~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|av_ld_aligning_data~q\,
	datac => \nios|av_ld_rshift8~0_combout\,
	combout => \nios|av_ld_byte0_data[3]~0_combout\);

-- Location: FF_X14_Y10_N19
\nios|av_ld_byte0_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|av_ld_byte0_data_nxt[7]~26_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios|av_ld_byte0_data[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|av_ld_byte0_data\(7));

-- Location: LCCOMB_X14_Y10_N4
\nios|W_rf_wr_data[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_rf_wr_data[7]~10_combout\ = (\nios|R_ctrl_ld~q\ & (\nios|av_ld_byte0_data\(7))) # (!\nios|R_ctrl_ld~q\ & (((!\nios|E_alu_result~0_combout\ & \nios|W_alu_result\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|av_ld_byte0_data\(7),
	datab => \nios|E_alu_result~0_combout\,
	datac => \nios|W_alu_result\(7),
	datad => \nios|R_ctrl_ld~q\,
	combout => \nios|W_rf_wr_data[7]~10_combout\);

-- Location: LCCOMB_X22_Y13_N14
\nios|R_src2_lo[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|R_src2_lo[1]~2_combout\ = (!\nios|R_src2_lo~0_combout\ & ((\nios|R_src2_use_imm~q\ & (\nios|D_iw\(7))) # (!\nios|R_src2_use_imm~q\ & ((\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(7),
	datab => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	datac => \nios|R_src2_use_imm~q\,
	datad => \nios|R_src2_lo~0_combout\,
	combout => \nios|R_src2_lo[1]~2_combout\);

-- Location: FF_X22_Y13_N15
\nios|E_src2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|R_src2_lo[1]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_src2\(1));

-- Location: LCCOMB_X22_Y12_N14
\nios|E_arith_result[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_arith_result[1]~5_combout\ = (\nios|E_alu_sub~q\ & (\nios|Add1~2_combout\)) # (!\nios|E_alu_sub~q\ & ((\nios|Add2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|Add1~2_combout\,
	datac => \nios|E_alu_sub~q\,
	datad => \nios|Add2~2_combout\,
	combout => \nios|E_arith_result[1]~5_combout\);

-- Location: LCCOMB_X24_Y14_N6
\nios|E_mem_byte_en[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_mem_byte_en[0]~7_combout\ = (\nios|D_iw\(4)) # ((!\nios|E_arith_result[1]~5_combout\ & ((\nios|D_iw\(3)) # (!\nios|E_arith_result[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_arith_result[0]~2_combout\,
	datab => \nios|D_iw\(3),
	datac => \nios|D_iw\(4),
	datad => \nios|E_arith_result[1]~5_combout\,
	combout => \nios|E_mem_byte_en[0]~7_combout\);

-- Location: FF_X24_Y14_N7
\nios|d_byteenable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_mem_byte_en[0]~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|d_byteenable\(0));

-- Location: LCCOMB_X24_Y14_N10
\mm_interconnect_0|cmd_xbar_mux|src_data[32]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_data\(32) = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)) # ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios|d_byteenable\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datad => \nios|d_byteenable\(0),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_data\(32));

-- Location: FF_X24_Y14_N11
\nios|the_Nios_Nios_nios2_oci|byteenable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_data\(32),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|byteenable\(0));

-- Location: LCCOMB_X24_Y14_N20
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_byteenable[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_byteenable[0]~0_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\) # (\nios|the_Nios_Nios_nios2_oci|byteenable\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios|the_Nios_Nios_nios2_oci|byteenable\(0),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_byteenable[0]~0_combout\);

-- Location: LCCOMB_X25_Y16_N6
\nios|the_Nios_Nios_nios2_oci|readdata~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|readdata~19_combout\ = (\nios|the_Nios_Nios_nios2_oci|address\(8) & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(31) & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0_combout\))) # (!\nios|the_Nios_Nios_nios2_oci|address\(8) & 
-- (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(31),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0_combout\,
	datac => \nios|the_Nios_Nios_nios2_oci|address\(8),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14),
	combout => \nios|the_Nios_Nios_nios2_oci|readdata~19_combout\);

-- Location: FF_X25_Y16_N7
\nios|the_Nios_Nios_nios2_oci|readdata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|readdata~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|readdata\(14));

-- Location: FF_X21_Y14_N7
\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|the_Nios_Nios_nios2_oci|readdata\(14),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X16_Y15_N18
\jtag_uart_0|woverflow~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|woverflow~3_combout\ = (\nios|d_write~q\ & (!\mm_interconnect_0|nios_data_master_translator|write_accepted~q\ & (!\nios|W_alu_result\(2) & \jtag_uart_0|av_waitrequest~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|d_write~q\,
	datab => \mm_interconnect_0|nios_data_master_translator|write_accepted~q\,
	datac => \nios|W_alu_result\(2),
	datad => \jtag_uart_0|av_waitrequest~4_combout\,
	combout => \jtag_uart_0|woverflow~3_combout\);

-- Location: LCCOMB_X16_Y15_N14
\jtag_uart_0|woverflow~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|woverflow~2_combout\ = (\jtag_uart_0|woverflow~3_combout\ & (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\)) # (!\jtag_uart_0|woverflow~3_combout\ & ((\jtag_uart_0|woverflow~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datac => \jtag_uart_0|woverflow~q\,
	datad => \jtag_uart_0|woverflow~3_combout\,
	combout => \jtag_uart_0|woverflow~2_combout\);

-- Location: FF_X16_Y15_N15
\jtag_uart_0|woverflow\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|woverflow~2_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|woverflow~q\);

-- Location: FF_X16_Y15_N5
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \jtag_uart_0|woverflow~q\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X16_Y15_N4
\mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~34_combout\ = (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(14)) # 
-- ((\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(14) & \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\)))) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(14) & ((\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(14),
	datac => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(14),
	datad => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~34_combout\);

-- Location: LCCOMB_X24_Y12_N18
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result14w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result14w~0_combout\ = ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a110\))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a78\))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a78\,
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a110\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result14w~0_combout\);

-- Location: LCCOMB_X24_Y12_N16
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2114w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2114w[0]~0_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)) # 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a46\)) # 
-- (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a14\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a46\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a14\,
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2114w[0]~0_combout\);

-- Location: LCCOMB_X24_Y12_N28
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result14w~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result14w~1_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a142\)) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result14w~0_combout\ & \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2114w[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a142\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result14w~0_combout\,
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2114w[0]~0_combout\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result14w~1_combout\);

-- Location: LCCOMB_X19_Y14_N12
\mm_interconnect_0|rsp_xbar_mux_001|src_data[14]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data\(14) = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~34_combout\) # ((\mm_interconnect_0|memory_s1_translator|read_latency_shift_reg\(0) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result14w~1_combout\ & !\mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~34_combout\,
	datab => \mm_interconnect_0|memory_s1_translator|read_latency_shift_reg\(0),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result14w~1_combout\,
	datad => \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data\(14));

-- Location: LCCOMB_X16_Y10_N4
\nios|av_ld_byte1_data[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_byte1_data[6]~2_combout\ = (\nios|av_ld_aligning_data~q\ & ((\nios|av_fill_bit~0_combout\))) # (!\nios|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_xbar_mux_001|src_data\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_data\(14),
	datab => \nios|av_ld_aligning_data~q\,
	datad => \nios|av_fill_bit~0_combout\,
	combout => \nios|av_ld_byte1_data[6]~2_combout\);

-- Location: FF_X16_Y10_N5
\nios|av_ld_byte1_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|av_ld_byte1_data[6]~2_combout\,
	asdata => \nios|av_ld_byte2_data\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|av_ld_rshift8~1_combout\,
	ena => \nios|av_ld_byte1_data_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|av_ld_byte1_data\(6));

-- Location: FF_X13_Y14_N3
\uart_1|the_Nios_UART_1_regs|control_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|d_writedata\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \uart_1|the_Nios_UART_1_regs|control_wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_regs|control_reg\(6));

-- Location: LCCOMB_X13_Y14_N2
\uart_1|the_Nios_UART_1_regs|selected_read_data[6]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_regs|selected_read_data[6]~19_combout\ = (\uart_1|the_Nios_UART_1_regs|Equal0~0_combout\ & ((\uart_1|the_Nios_UART_1_regs|control_reg\(6)) # ((\uart_1|the_Nios_UART_1_regs|Equal3~0_combout\ & 
-- !\uart_1|the_Nios_UART_1_tx|tx_ready~q\)))) # (!\uart_1|the_Nios_UART_1_regs|Equal0~0_combout\ & (\uart_1|the_Nios_UART_1_regs|Equal3~0_combout\ & ((!\uart_1|the_Nios_UART_1_tx|tx_ready~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_regs|Equal0~0_combout\,
	datab => \uart_1|the_Nios_UART_1_regs|Equal3~0_combout\,
	datac => \uart_1|the_Nios_UART_1_regs|control_reg\(6),
	datad => \uart_1|the_Nios_UART_1_tx|tx_ready~q\,
	combout => \uart_1|the_Nios_UART_1_regs|selected_read_data[6]~19_combout\);

-- Location: FF_X12_Y14_N13
\uart_1|the_Nios_UART_1_rx|rx_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \uart_1|the_Nios_UART_1_rx|got_new_char~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_rx|rx_data\(6));

-- Location: LCCOMB_X12_Y14_N12
\uart_1|the_Nios_UART_1_regs|selected_read_data~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_regs|selected_read_data~18_combout\ = (!\nios|W_alu_result\(2) & (!\nios|W_alu_result\(3) & (\uart_1|the_Nios_UART_1_rx|rx_data\(6) & !\nios|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_alu_result\(2),
	datab => \nios|W_alu_result\(3),
	datac => \uart_1|the_Nios_UART_1_rx|rx_data\(6),
	datad => \nios|W_alu_result\(4),
	combout => \uart_1|the_Nios_UART_1_regs|selected_read_data~18_combout\);

-- Location: LCCOMB_X14_Y13_N14
\uart_1|the_Nios_UART_1_regs|selected_read_data[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_regs|selected_read_data[6]~20_combout\ = (\uart_1|the_Nios_UART_1_regs|selected_read_data[6]~19_combout\) # ((\uart_1|the_Nios_UART_1_regs|selected_read_data~18_combout\) # ((\uart_1|the_Nios_UART_1_regs|Equal2~0_combout\ & 
-- \uart_1|the_Nios_UART_1_regs|tx_data\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_regs|selected_read_data[6]~19_combout\,
	datab => \uart_1|the_Nios_UART_1_regs|Equal2~0_combout\,
	datac => \uart_1|the_Nios_UART_1_regs|selected_read_data~18_combout\,
	datad => \uart_1|the_Nios_UART_1_regs|tx_data\(6),
	combout => \uart_1|the_Nios_UART_1_regs|selected_read_data[6]~20_combout\);

-- Location: FF_X14_Y13_N15
\uart_1|the_Nios_UART_1_regs|readdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_regs|selected_read_data[6]~20_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_regs|readdata\(6));

-- Location: FF_X14_Y13_N17
\mm_interconnect_0|uart_1_s1_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \uart_1|the_Nios_UART_1_regs|readdata\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|uart_1_s1_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X14_Y13_N12
\jtag_uart_0|av_readdata[6]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|av_readdata[6]~7_combout\ = (\jtag_uart_0|read_0~q\ & \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|read_0~q\,
	datad => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(6),
	combout => \jtag_uart_0|av_readdata[6]~7_combout\);

-- Location: FF_X14_Y13_N13
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|av_readdata[6]~7_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X14_Y13_N16
\nios|av_ld_byte0_data_nxt[6]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_byte0_data_nxt[6]~21_combout\ = (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(6)) # 
-- ((\mm_interconnect_0|uart_1_s1_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|uart_1_s1_translator|av_readdata_pre\(6))))) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|uart_1_s1_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|uart_1_s1_translator|av_readdata_pre\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|uart_1_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|uart_1_s1_translator|av_readdata_pre\(6),
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(6),
	combout => \nios|av_ld_byte0_data_nxt[6]~21_combout\);

-- Location: LCCOMB_X24_Y14_N16
\mm_interconnect_0|cmd_xbar_mux_001|src_data[32]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(32) = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)) # ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios|d_byteenable\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios|d_byteenable\(0),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(32));

-- Location: LCCOMB_X23_Y16_N22
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~14_combout\ = (\nios|d_writedata\(1) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|d_writedata\(1),
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~14_combout\);

-- Location: LCCOMB_X23_Y16_N30
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~17_combout\ = (\nios|d_writedata\(2) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|d_writedata\(2),
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~17_combout\);

-- Location: LCCOMB_X23_Y16_N12
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~18_combout\ = (\nios|d_writedata\(3) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|d_writedata\(3),
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~18_combout\);

-- Location: LCCOMB_X23_Y16_N18
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~15_combout\ = (\nios|d_writedata\(4) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|d_writedata\(4),
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~15_combout\);

-- Location: LCCOMB_X26_Y12_N0
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~16_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios|d_writedata\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \nios|d_writedata\(5),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~16_combout\);

-- Location: LCCOMB_X17_Y14_N18
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~7_combout\ = (\nios|d_writedata\(6) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|d_writedata\(6),
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~7_combout\);

-- Location: LCCOMB_X23_Y16_N26
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~6_combout\ = (\nios|d_writedata\(7) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|d_writedata\(7),
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~6_combout\);

-- Location: M9K_X15_Y3_N0
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Nios_memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "Nios_memory:memory|altsyncram:the_altsyncram|altsyncram_trb1:auto_generated|altsyncram:ram_block1a0|altsyncram_utb3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1332w\(3),
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y4_N0
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Nios_memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "Nios_memory:memory|altsyncram:the_altsyncram|altsyncram_trb1:auto_generated|altsyncram:ram_block1a0|altsyncram_utb3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1349w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTADATAOUT_bus\);

-- Location: LCCOMB_X16_Y7_N22
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1730w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1730w[0]~0_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)) # 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a38\))) # 
-- (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a6\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a6\,
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a38\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1730w[0]~0_combout\);

-- Location: M9K_X15_Y7_N0
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Nios_memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "Nios_memory:memory|altsyncram:the_altsyncram|altsyncram_trb1:auto_generated|altsyncram:ram_block1a0|altsyncram_utb3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1359w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y5_N0
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a96\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Nios_memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "Nios_memory:memory|altsyncram:the_altsyncram|altsyncram_trb1:auto_generated|altsyncram:ram_block1a0|altsyncram_utb3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1369w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a96_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a96_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a96_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a96_PORTADATAOUT_bus\);

-- Location: LCCOMB_X16_Y7_N8
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result6w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result6w~0_combout\ = ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a102\))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a70\))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a70\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a102\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result6w~0_combout\);

-- Location: M9K_X15_Y6_N0
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a128\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Nios_memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "Nios_memory:memory|altsyncram:the_altsyncram|altsyncram_trb1:auto_generated|altsyncram:ram_block1a0|altsyncram_utb3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1379w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a128_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a128_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a128_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a128_PORTADATAOUT_bus\);

-- Location: LCCOMB_X16_Y7_N18
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result6w~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result6w~1_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a134\)))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1730w[0]~0_combout\ & (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result6w~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1730w[0]~0_combout\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result6w~0_combout\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a134\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result6w~1_combout\);

-- Location: LCCOMB_X17_Y9_N18
\nios|av_ld_byte0_data_nxt[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_byte0_data_nxt[6]~22_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result6w~1_combout\) # 
-- ((\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(6))))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- (\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datac => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(6),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result6w~1_combout\,
	combout => \nios|av_ld_byte0_data_nxt[6]~22_combout\);

-- Location: LCCOMB_X14_Y10_N30
\nios|av_ld_byte0_data_nxt[6]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_byte0_data_nxt[6]~23_combout\ = (\nios|av_ld_rshift8~1_combout\ & (\nios|av_ld_byte1_data\(6))) # (!\nios|av_ld_rshift8~1_combout\ & (((\nios|av_ld_byte0_data_nxt[6]~21_combout\) # (\nios|av_ld_byte0_data_nxt[6]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|av_ld_byte1_data\(6),
	datab => \nios|av_ld_byte0_data_nxt[6]~21_combout\,
	datac => \nios|av_ld_byte0_data_nxt[6]~22_combout\,
	datad => \nios|av_ld_rshift8~1_combout\,
	combout => \nios|av_ld_byte0_data_nxt[6]~23_combout\);

-- Location: FF_X14_Y10_N31
\nios|av_ld_byte0_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|av_ld_byte0_data_nxt[6]~23_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios|av_ld_byte0_data[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|av_ld_byte0_data\(6));

-- Location: LCCOMB_X14_Y10_N16
\nios|W_rf_wr_data[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_rf_wr_data[6]~9_combout\ = (\nios|R_ctrl_ld~q\ & (((\nios|av_ld_byte0_data\(6))))) # (!\nios|R_ctrl_ld~q\ & (\nios|W_alu_result\(6) & (!\nios|E_alu_result~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_alu_result\(6),
	datab => \nios|R_ctrl_ld~q\,
	datac => \nios|E_alu_result~0_combout\,
	datad => \nios|av_ld_byte0_data\(6),
	combout => \nios|W_rf_wr_data[6]~9_combout\);

-- Location: FF_X26_Y12_N1
\nios|d_writedata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|d_writedata\(5));

-- Location: FF_X13_Y14_N21
\uart_1|the_Nios_UART_1_regs|control_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|d_writedata\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \uart_1|the_Nios_UART_1_regs|control_wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_regs|control_reg\(5));

-- Location: LCCOMB_X13_Y13_N22
\uart_1|the_Nios_UART_1_tx|tx_shift_empty~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_tx|tx_shift_empty~0_combout\ = (\uart_1|the_Nios_UART_1_tx|tx_ready~q\) # (\uart_1|the_Nios_UART_1_tx|WideOr0~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_1|the_Nios_UART_1_tx|tx_ready~q\,
	datad => \uart_1|the_Nios_UART_1_tx|WideOr0~combout\,
	combout => \uart_1|the_Nios_UART_1_tx|tx_shift_empty~0_combout\);

-- Location: FF_X13_Y13_N23
\uart_1|the_Nios_UART_1_tx|tx_shift_empty\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_tx|tx_shift_empty~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_tx|tx_shift_empty~q\);

-- Location: LCCOMB_X13_Y14_N20
\uart_1|the_Nios_UART_1_regs|selected_read_data[5]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_regs|selected_read_data[5]~16_combout\ = (\uart_1|the_Nios_UART_1_regs|Equal0~0_combout\ & ((\uart_1|the_Nios_UART_1_regs|control_reg\(5)) # ((\uart_1|the_Nios_UART_1_regs|Equal3~0_combout\ & 
-- !\uart_1|the_Nios_UART_1_tx|tx_shift_empty~q\)))) # (!\uart_1|the_Nios_UART_1_regs|Equal0~0_combout\ & (\uart_1|the_Nios_UART_1_regs|Equal3~0_combout\ & ((!\uart_1|the_Nios_UART_1_tx|tx_shift_empty~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_regs|Equal0~0_combout\,
	datab => \uart_1|the_Nios_UART_1_regs|Equal3~0_combout\,
	datac => \uart_1|the_Nios_UART_1_regs|control_reg\(5),
	datad => \uart_1|the_Nios_UART_1_tx|tx_shift_empty~q\,
	combout => \uart_1|the_Nios_UART_1_regs|selected_read_data[5]~16_combout\);

-- Location: LCCOMB_X12_Y14_N20
\uart_1|the_Nios_UART_1_regs|selected_read_data[5]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_regs|selected_read_data[5]~17_combout\ = (\uart_1|the_Nios_UART_1_regs|selected_read_data~15_combout\) # ((\uart_1|the_Nios_UART_1_regs|selected_read_data[5]~16_combout\) # ((\uart_1|the_Nios_UART_1_regs|Equal2~0_combout\ & 
-- \uart_1|the_Nios_UART_1_regs|tx_data\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_regs|Equal2~0_combout\,
	datab => \uart_1|the_Nios_UART_1_regs|selected_read_data~15_combout\,
	datac => \uart_1|the_Nios_UART_1_regs|selected_read_data[5]~16_combout\,
	datad => \uart_1|the_Nios_UART_1_regs|tx_data\(5),
	combout => \uart_1|the_Nios_UART_1_regs|selected_read_data[5]~17_combout\);

-- Location: FF_X12_Y14_N21
\uart_1|the_Nios_UART_1_regs|readdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_regs|selected_read_data[5]~17_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_regs|readdata\(5));

-- Location: FF_X16_Y9_N5
\mm_interconnect_0|uart_1_s1_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \uart_1|the_Nios_UART_1_regs|readdata\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|uart_1_s1_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X16_Y9_N2
\jtag_uart_0|av_readdata[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|av_readdata[5]~6_combout\ = (\jtag_uart_0|read_0~q\ & \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart_0|read_0~q\,
	datad => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(5),
	combout => \jtag_uart_0|av_readdata[5]~6_combout\);

-- Location: FF_X16_Y9_N3
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|av_readdata[5]~6_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X16_Y9_N4
\nios|av_ld_byte0_data_nxt[5]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_byte0_data_nxt[5]~19_combout\ = (\mm_interconnect_0|uart_1_s1_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|uart_1_s1_translator|av_readdata_pre\(5)) # 
-- ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5))))) # (!\mm_interconnect_0|uart_1_s1_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|uart_1_s1_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|uart_1_s1_translator|av_readdata_pre\(5),
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5),
	combout => \nios|av_ld_byte0_data_nxt[5]~19_combout\);

-- Location: LCCOMB_X16_Y9_N22
\nios|av_ld_byte0_data_nxt[5]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_byte0_data_nxt[5]~28_combout\ = (\nios|av_ld_byte0_data_nxt[5]~19_combout\) # ((\mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(5) & 
-- !\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \nios|av_ld_byte0_data_nxt[5]~19_combout\,
	datac => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(5),
	datad => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	combout => \nios|av_ld_byte0_data_nxt[5]~28_combout\);

-- Location: LCCOMB_X24_Y8_N12
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result5w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result5w~0_combout\ = ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a101\)) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a69\)))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a101\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a69\,
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result5w~0_combout\);

-- Location: LCCOMB_X24_Y8_N2
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1682w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1682w[0]~0_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)) # 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a37\)) # 
-- (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a37\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a5\,
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1682w[0]~0_combout\);

-- Location: LCCOMB_X24_Y8_N22
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result5w~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result5w~1_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a133\)))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result5w~0_combout\ & ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1682w[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result5w~0_combout\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a133\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1682w[0]~0_combout\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result5w~1_combout\);

-- Location: LCCOMB_X24_Y8_N30
\nios|av_ld_byte0_data_nxt[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_byte0_data_nxt[5]~18_combout\ = (\mm_interconnect_0|memory_s1_translator|read_latency_shift_reg\(0) & (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result5w~1_combout\ & 
-- !\mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|memory_s1_translator|read_latency_shift_reg\(0),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result5w~1_combout\,
	datad => \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	combout => \nios|av_ld_byte0_data_nxt[5]~18_combout\);

-- Location: LCCOMB_X16_Y13_N16
\nios|av_ld_byte0_data_nxt[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_byte0_data_nxt[5]~20_combout\ = (\nios|av_ld_rshift8~1_combout\ & (((\nios|av_ld_byte1_data\(5))))) # (!\nios|av_ld_rshift8~1_combout\ & ((\nios|av_ld_byte0_data_nxt[5]~28_combout\) # ((\nios|av_ld_byte0_data_nxt[5]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|av_ld_rshift8~1_combout\,
	datab => \nios|av_ld_byte0_data_nxt[5]~28_combout\,
	datac => \nios|av_ld_byte0_data_nxt[5]~18_combout\,
	datad => \nios|av_ld_byte1_data\(5),
	combout => \nios|av_ld_byte0_data_nxt[5]~20_combout\);

-- Location: FF_X16_Y13_N17
\nios|av_ld_byte0_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|av_ld_byte0_data_nxt[5]~20_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios|av_ld_byte0_data[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|av_ld_byte0_data\(5));

-- Location: LCCOMB_X14_Y10_N28
\nios|W_rf_wr_data[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_rf_wr_data[5]~8_combout\ = (\nios|R_ctrl_ld~q\ & (((\nios|av_ld_byte0_data\(5))))) # (!\nios|R_ctrl_ld~q\ & (\nios|W_alu_result\(5) & (!\nios|E_alu_result~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_alu_result\(5),
	datab => \nios|R_ctrl_ld~q\,
	datac => \nios|E_alu_result~0_combout\,
	datad => \nios|av_ld_byte0_data\(5),
	combout => \nios|W_rf_wr_data[5]~8_combout\);

-- Location: FF_X23_Y16_N19
\nios|d_writedata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|d_writedata\(4));

-- Location: FF_X13_Y14_N27
\uart_1|the_Nios_UART_1_regs|control_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|d_writedata\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \uart_1|the_Nios_UART_1_regs|control_wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_regs|control_reg\(4));

-- Location: LCCOMB_X13_Y14_N26
\uart_1|the_Nios_UART_1_regs|selected_read_data[4]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_regs|selected_read_data[4]~13_combout\ = (\uart_1|the_Nios_UART_1_regs|Equal0~0_combout\ & ((\uart_1|the_Nios_UART_1_regs|control_reg\(4)) # ((\uart_1|the_Nios_UART_1_regs|Equal3~0_combout\ & 
-- \uart_1|the_Nios_UART_1_tx|tx_overrun~q\)))) # (!\uart_1|the_Nios_UART_1_regs|Equal0~0_combout\ & (\uart_1|the_Nios_UART_1_regs|Equal3~0_combout\ & ((\uart_1|the_Nios_UART_1_tx|tx_overrun~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_regs|Equal0~0_combout\,
	datab => \uart_1|the_Nios_UART_1_regs|Equal3~0_combout\,
	datac => \uart_1|the_Nios_UART_1_regs|control_reg\(4),
	datad => \uart_1|the_Nios_UART_1_tx|tx_overrun~q\,
	combout => \uart_1|the_Nios_UART_1_regs|selected_read_data[4]~13_combout\);

-- Location: FF_X12_Y14_N17
\uart_1|the_Nios_UART_1_rx|rx_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \uart_1|the_Nios_UART_1_rx|got_new_char~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_rx|rx_data\(4));

-- Location: LCCOMB_X12_Y14_N16
\uart_1|the_Nios_UART_1_regs|selected_read_data~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_regs|selected_read_data~12_combout\ = (!\nios|W_alu_result\(2) & (!\nios|W_alu_result\(3) & (\uart_1|the_Nios_UART_1_rx|rx_data\(4) & !\nios|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_alu_result\(2),
	datab => \nios|W_alu_result\(3),
	datac => \uart_1|the_Nios_UART_1_rx|rx_data\(4),
	datad => \nios|W_alu_result\(4),
	combout => \uart_1|the_Nios_UART_1_regs|selected_read_data~12_combout\);

-- Location: LCCOMB_X14_Y13_N30
\uart_1|the_Nios_UART_1_regs|selected_read_data[4]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_regs|selected_read_data[4]~14_combout\ = (\uart_1|the_Nios_UART_1_regs|selected_read_data[4]~13_combout\) # ((\uart_1|the_Nios_UART_1_regs|selected_read_data~12_combout\) # ((\uart_1|the_Nios_UART_1_regs|Equal2~0_combout\ & 
-- \uart_1|the_Nios_UART_1_regs|tx_data\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_regs|selected_read_data[4]~13_combout\,
	datab => \uart_1|the_Nios_UART_1_regs|Equal2~0_combout\,
	datac => \uart_1|the_Nios_UART_1_regs|selected_read_data~12_combout\,
	datad => \uart_1|the_Nios_UART_1_regs|tx_data\(4),
	combout => \uart_1|the_Nios_UART_1_regs|selected_read_data[4]~14_combout\);

-- Location: FF_X14_Y13_N31
\uart_1|the_Nios_UART_1_regs|readdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_regs|selected_read_data[4]~14_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_regs|readdata\(4));

-- Location: FF_X14_Y13_N9
\mm_interconnect_0|uart_1_s1_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \uart_1|the_Nios_UART_1_regs|readdata\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|uart_1_s1_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X14_Y13_N6
\jtag_uart_0|av_readdata[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|av_readdata[4]~5_combout\ = (\jtag_uart_0|read_0~q\ & \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|read_0~q\,
	datad => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(4),
	combout => \jtag_uart_0|av_readdata[4]~5_combout\);

-- Location: FF_X14_Y13_N7
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|av_readdata[4]~5_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X14_Y13_N8
\nios|av_ld_byte0_data_nxt[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_byte0_data_nxt[4]~16_combout\ = (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(4)) # 
-- ((\mm_interconnect_0|uart_1_s1_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|uart_1_s1_translator|av_readdata_pre\(4))))) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|uart_1_s1_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|uart_1_s1_translator|av_readdata_pre\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|uart_1_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|uart_1_s1_translator|av_readdata_pre\(4),
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(4),
	combout => \nios|av_ld_byte0_data_nxt[4]~16_combout\);

-- Location: LCCOMB_X26_Y16_N24
\nios|the_Nios_Nios_nios2_oci|readdata~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|readdata~15_combout\ = (\nios|the_Nios_Nios_nios2_oci|address\(8) & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(31) & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0_combout\))) # (!\nios|the_Nios_Nios_nios2_oci|address\(8) & 
-- (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|address\(8),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(31),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0_combout\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4),
	combout => \nios|the_Nios_Nios_nios2_oci|readdata~15_combout\);

-- Location: FF_X26_Y16_N25
\nios|the_Nios_Nios_nios2_oci|readdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|readdata~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|readdata\(4));

-- Location: FF_X18_Y9_N27
\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|the_Nios_Nios_nios2_oci|readdata\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X18_Y9_N26
\nios|av_ld_byte0_data_nxt[4]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_byte0_data_nxt[4]~15_combout\ = (!\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & (\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(4) & 
-- \mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datac => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(4),
	datad => \mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \nios|av_ld_byte0_data_nxt[4]~15_combout\);

-- Location: LCCOMB_X19_Y7_N6
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result4w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result4w~0_combout\ = ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a100\)) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a68\)))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a100\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a68\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result4w~0_combout\);

-- Location: LCCOMB_X19_Y7_N28
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1634w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1634w[0]~0_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)) # 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a36\)) # 
-- (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a36\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a4\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1634w[0]~0_combout\);

-- Location: LCCOMB_X19_Y7_N8
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result4w~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result4w~1_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a132\)))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result4w~0_combout\ & ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1634w[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result4w~0_combout\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a132\,
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1634w[0]~0_combout\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result4w~1_combout\);

-- Location: LCCOMB_X18_Y9_N22
\nios|av_ld_byte0_data_nxt[4]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_byte0_data_nxt[4]~17_combout\ = (\nios|av_ld_byte0_data_nxt[4]~16_combout\) # ((\nios|av_ld_byte0_data_nxt[4]~15_combout\) # ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result4w~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|av_ld_byte0_data_nxt[4]~16_combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \nios|av_ld_byte0_data_nxt[4]~15_combout\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result4w~1_combout\,
	combout => \nios|av_ld_byte0_data_nxt[4]~17_combout\);

-- Location: LCCOMB_X16_Y13_N4
\nios|av_ld_byte0_data_nxt[4]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_byte0_data_nxt[4]~27_combout\ = (\nios|av_ld_rshift8~0_combout\ & ((\nios|av_ld_aligning_data~q\ & ((\nios|av_ld_byte1_data\(4)))) # (!\nios|av_ld_aligning_data~q\ & (\nios|av_ld_byte0_data_nxt[4]~17_combout\)))) # 
-- (!\nios|av_ld_rshift8~0_combout\ & (\nios|av_ld_byte0_data_nxt[4]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|av_ld_byte0_data_nxt[4]~17_combout\,
	datab => \nios|av_ld_rshift8~0_combout\,
	datac => \nios|av_ld_aligning_data~q\,
	datad => \nios|av_ld_byte1_data\(4),
	combout => \nios|av_ld_byte0_data_nxt[4]~27_combout\);

-- Location: FF_X16_Y13_N5
\nios|av_ld_byte0_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|av_ld_byte0_data_nxt[4]~27_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios|av_ld_byte0_data[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|av_ld_byte0_data\(4));

-- Location: LCCOMB_X16_Y13_N22
\nios|W_rf_wr_data[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_rf_wr_data[4]~7_combout\ = (\nios|R_ctrl_ld~q\ & (\nios|av_ld_byte0_data\(4))) # (!\nios|R_ctrl_ld~q\ & (((\nios|W_alu_result\(4) & !\nios|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_ctrl_ld~q\,
	datab => \nios|av_ld_byte0_data\(4),
	datac => \nios|W_alu_result\(4),
	datad => \nios|E_alu_result~0_combout\,
	combout => \nios|W_rf_wr_data[4]~7_combout\);

-- Location: LCCOMB_X23_Y14_N8
\nios|R_src2_lo[13]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|R_src2_lo[13]~11_combout\ = (!\nios|R_src2_lo~0_combout\ & ((\nios|R_src2_use_imm~q\ & (\nios|D_iw\(19))) # (!\nios|R_src2_use_imm~q\ & ((\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_src2_use_imm~q\,
	datab => \nios|R_src2_lo~0_combout\,
	datac => \nios|D_iw\(19),
	datad => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	combout => \nios|R_src2_lo[13]~11_combout\);

-- Location: FF_X23_Y14_N9
\nios|E_src2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|R_src2_lo[13]~11_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_src2\(13));

-- Location: LCCOMB_X21_Y9_N2
\nios|E_logic_result[13]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_logic_result[13]~5_combout\ = (\nios|E_src1\(13) & (\nios|R_logic_op\(1) $ (((\nios|E_src2\(13) & \nios|R_logic_op\(0)))))) # (!\nios|E_src1\(13) & ((\nios|R_logic_op\(1) & (\nios|E_src2\(13))) # (!\nios|R_logic_op\(1) & (!\nios|E_src2\(13) & 
-- !\nios|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_logic_op\(1),
	datab => \nios|E_src1\(13),
	datac => \nios|E_src2\(13),
	datad => \nios|R_logic_op\(0),
	combout => \nios|E_logic_result[13]~5_combout\);

-- Location: LCCOMB_X22_Y9_N24
\nios|W_alu_result[13]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_alu_result[13]~21_combout\ = (\nios|R_ctrl_logic~q\ & ((\nios|E_logic_result[13]~5_combout\))) # (!\nios|R_ctrl_logic~q\ & (!\nios|E_alu_sub~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|R_ctrl_logic~q\,
	datac => \nios|E_alu_sub~q\,
	datad => \nios|E_logic_result[13]~5_combout\,
	combout => \nios|W_alu_result[13]~21_combout\);

-- Location: LCCOMB_X22_Y9_N18
\nios|W_alu_result[13]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_alu_result[13]~3_combout\ = (\nios|R_ctrl_logic~q\ & (((\nios|W_alu_result[13]~21_combout\)))) # (!\nios|R_ctrl_logic~q\ & ((\nios|W_alu_result[13]~21_combout\ & (\nios|Add2~26_combout\)) # (!\nios|W_alu_result[13]~21_combout\ & 
-- ((\nios|Add1~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|Add2~26_combout\,
	datab => \nios|R_ctrl_logic~q\,
	datac => \nios|Add1~26_combout\,
	datad => \nios|W_alu_result[13]~21_combout\,
	combout => \nios|W_alu_result[13]~3_combout\);

-- Location: LCCOMB_X22_Y9_N2
\nios|W_alu_result[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_alu_result[13]~feeder_combout\ = \nios|W_alu_result[13]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|W_alu_result[13]~3_combout\,
	combout => \nios|W_alu_result[13]~feeder_combout\);

-- Location: FF_X22_Y9_N3
\nios|W_alu_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|W_alu_result[13]~feeder_combout\,
	asdata => \nios|E_shift_rot_result\(13),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios|W_alu_result[6]~17_combout\,
	sload => \nios|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|W_alu_result\(13));

-- Location: LCCOMB_X14_Y10_N24
\mm_interconnect_0|addr_router_001|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|Equal1~0_combout\ = (!\nios|W_alu_result\(14) & (!\nios|W_alu_result\(13) & (!\nios|W_alu_result\(15) & \nios|W_alu_result\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_alu_result\(14),
	datab => \nios|W_alu_result\(13),
	datac => \nios|W_alu_result\(15),
	datad => \nios|W_alu_result\(16),
	combout => \mm_interconnect_0|addr_router_001|Equal1~0_combout\);

-- Location: LCCOMB_X23_Y10_N2
\mm_interconnect_0|addr_router_001|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|Equal2~0_combout\ = (\nios|W_alu_result\(12) & (!\nios|W_alu_result\(10) & (!\nios|W_alu_result\(11) & !\nios|W_alu_result\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_alu_result\(12),
	datab => \nios|W_alu_result\(10),
	datac => \nios|W_alu_result\(11),
	datad => \nios|W_alu_result\(9),
	combout => \mm_interconnect_0|addr_router_001|Equal2~0_combout\);

-- Location: LCCOMB_X23_Y10_N20
\mm_interconnect_0|addr_router_001|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|Equal2~1_combout\ = (\mm_interconnect_0|addr_router_001|Equal1~0_combout\ & (!\nios|W_alu_result\(7) & (!\nios|W_alu_result\(8) & \mm_interconnect_0|addr_router_001|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|addr_router_001|Equal1~0_combout\,
	datab => \nios|W_alu_result\(7),
	datac => \nios|W_alu_result\(8),
	datad => \mm_interconnect_0|addr_router_001|Equal2~0_combout\,
	combout => \mm_interconnect_0|addr_router_001|Equal2~1_combout\);

-- Location: LCCOMB_X16_Y14_N22
\mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ = (\mm_interconnect_0|uart_1_s1_translator|read_latency_shift_reg~3_combout\) # 
-- ((\mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (!\mm_interconnect_0|uart_1_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \mm_interconnect_0|uart_1_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \mm_interconnect_0|uart_1_s1_translator|read_latency_shift_reg~3_combout\,
	combout => \mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: FF_X16_Y14_N23
\mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X16_Y14_N0
\mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (!\mm_interconnect_0|uart_1_s1_translator|uav_waitrequest~0_combout\ & (!\mm_interconnect_0|uart_1_s1_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & \mm_interconnect_0|nios_data_master_translator|uav_read~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|uart_1_s1_translator|uav_waitrequest~0_combout\,
	datab => \mm_interconnect_0|uart_1_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \mm_interconnect_0|nios_data_master_translator|uav_read~0_combout\,
	combout => \mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X16_Y14_N2
\mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (!\nios|W_alu_result\(5) & (!\nios|W_alu_result\(6) & (\mm_interconnect_0|addr_router_001|Equal2~1_combout\ & 
-- \mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_alu_result\(5),
	datab => \nios|W_alu_result\(6),
	datac => \mm_interconnect_0|addr_router_001|Equal2~1_combout\,
	datad => \mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	combout => \mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X16_Y14_N26
\mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (\mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\) # 
-- ((\mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((!\mm_interconnect_0|uart_1_s1_translator|read_latency_shift_reg\(0)) # 
-- (!\mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \mm_interconnect_0|uart_1_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	combout => \mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X16_Y14_N27
\mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X14_Y14_N8
\uart_1|the_Nios_UART_1_tx|tx_wr_strobe_onset~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_tx|tx_wr_strobe_onset~0_combout\ = (!\nios|W_alu_result\(6) & (\mm_interconnect_0|addr_router_001|Equal2~1_combout\ & (!\nios|W_alu_result\(5) & 
-- !\mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_alu_result\(6),
	datab => \mm_interconnect_0|addr_router_001|Equal2~1_combout\,
	datac => \nios|W_alu_result\(5),
	datad => \mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \uart_1|the_Nios_UART_1_tx|tx_wr_strobe_onset~0_combout\);

-- Location: LCCOMB_X14_Y14_N26
\mm_interconnect_0|uart_1_s1_translator|wait_latency_counter~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|uart_1_s1_translator|wait_latency_counter~4_combout\ = (\mm_interconnect_0|uart_1_s1_translator|wait_latency_counter~7_combout\ & (!\mm_interconnect_0|uart_1_s1_translator|wait_latency_counter\(0) & 
-- \uart_1|the_Nios_UART_1_tx|tx_wr_strobe_onset~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|uart_1_s1_translator|wait_latency_counter~7_combout\,
	datac => \mm_interconnect_0|uart_1_s1_translator|wait_latency_counter\(0),
	datad => \uart_1|the_Nios_UART_1_tx|tx_wr_strobe_onset~0_combout\,
	combout => \mm_interconnect_0|uart_1_s1_translator|wait_latency_counter~4_combout\);

-- Location: FF_X14_Y14_N27
\mm_interconnect_0|uart_1_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|uart_1_s1_translator|wait_latency_counter~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|uart_1_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X14_Y14_N10
\mm_interconnect_0|uart_1_s1_translator|uav_waitrequest~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|uart_1_s1_translator|uav_waitrequest~0_combout\ = ((\mm_interconnect_0|uart_1_s1_translator|wait_latency_counter\(1)) # (!\mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\)) # 
-- (!\mm_interconnect_0|uart_1_s1_translator|wait_latency_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|uart_1_s1_translator|wait_latency_counter\(0),
	datab => \mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	datac => \mm_interconnect_0|uart_1_s1_translator|wait_latency_counter\(1),
	combout => \mm_interconnect_0|uart_1_s1_translator|uav_waitrequest~0_combout\);

-- Location: LCCOMB_X16_Y14_N8
\mm_interconnect_0|uart_1_s1_translator|read_latency_shift_reg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|uart_1_s1_translator|read_latency_shift_reg~3_combout\ = (!\mm_interconnect_0|uart_1_s1_translator|uav_waitrequest~0_combout\ & (\uart_1|the_Nios_UART_1_tx|tx_wr_strobe_onset~0_combout\ & 
-- (!\mm_interconnect_0|nios_data_master_translator|read_accepted~q\ & \nios|d_read~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|uart_1_s1_translator|uav_waitrequest~0_combout\,
	datab => \uart_1|the_Nios_UART_1_tx|tx_wr_strobe_onset~0_combout\,
	datac => \mm_interconnect_0|nios_data_master_translator|read_accepted~q\,
	datad => \nios|d_read~q\,
	combout => \mm_interconnect_0|uart_1_s1_translator|read_latency_shift_reg~3_combout\);

-- Location: FF_X16_Y14_N9
\mm_interconnect_0|uart_1_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|uart_1_s1_translator|read_latency_shift_reg~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|uart_1_s1_translator|read_latency_shift_reg\(0));

-- Location: FF_X12_Y14_N23
\uart_1|the_Nios_UART_1_rx|rx_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \uart_1|the_Nios_UART_1_rx|got_new_char~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_rx|rx_data\(3));

-- Location: LCCOMB_X12_Y14_N22
\uart_1|the_Nios_UART_1_regs|selected_read_data~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_regs|selected_read_data~9_combout\ = (!\nios|W_alu_result\(2) & (!\nios|W_alu_result\(3) & (\uart_1|the_Nios_UART_1_rx|rx_data\(3) & !\nios|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_alu_result\(2),
	datab => \nios|W_alu_result\(3),
	datac => \uart_1|the_Nios_UART_1_rx|rx_data\(3),
	datad => \nios|W_alu_result\(4),
	combout => \uart_1|the_Nios_UART_1_regs|selected_read_data~9_combout\);

-- Location: FF_X13_Y14_N11
\uart_1|the_Nios_UART_1_regs|control_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|d_writedata\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \uart_1|the_Nios_UART_1_regs|control_wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_regs|control_reg\(3));

-- Location: LCCOMB_X13_Y14_N10
\uart_1|the_Nios_UART_1_regs|selected_read_data[3]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_regs|selected_read_data[3]~10_combout\ = (\uart_1|the_Nios_UART_1_regs|Equal0~0_combout\ & ((\uart_1|the_Nios_UART_1_regs|control_reg\(3)) # ((\uart_1|the_Nios_UART_1_regs|Equal3~0_combout\ & 
-- \uart_1|the_Nios_UART_1_rx|rx_overrun~q\)))) # (!\uart_1|the_Nios_UART_1_regs|Equal0~0_combout\ & (\uart_1|the_Nios_UART_1_regs|Equal3~0_combout\ & ((\uart_1|the_Nios_UART_1_rx|rx_overrun~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_regs|Equal0~0_combout\,
	datab => \uart_1|the_Nios_UART_1_regs|Equal3~0_combout\,
	datac => \uart_1|the_Nios_UART_1_regs|control_reg\(3),
	datad => \uart_1|the_Nios_UART_1_rx|rx_overrun~q\,
	combout => \uart_1|the_Nios_UART_1_regs|selected_read_data[3]~10_combout\);

-- Location: LCCOMB_X14_Y13_N4
\uart_1|the_Nios_UART_1_regs|selected_read_data[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_regs|selected_read_data[3]~11_combout\ = (\uart_1|the_Nios_UART_1_regs|selected_read_data~9_combout\) # ((\uart_1|the_Nios_UART_1_regs|selected_read_data[3]~10_combout\) # ((\uart_1|the_Nios_UART_1_regs|Equal2~0_combout\ & 
-- \uart_1|the_Nios_UART_1_regs|tx_data\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_regs|selected_read_data~9_combout\,
	datab => \uart_1|the_Nios_UART_1_regs|Equal2~0_combout\,
	datac => \uart_1|the_Nios_UART_1_regs|selected_read_data[3]~10_combout\,
	datad => \uart_1|the_Nios_UART_1_regs|tx_data\(3),
	combout => \uart_1|the_Nios_UART_1_regs|selected_read_data[3]~11_combout\);

-- Location: FF_X14_Y13_N5
\uart_1|the_Nios_UART_1_regs|readdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_regs|selected_read_data[3]~11_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_regs|readdata\(3));

-- Location: FF_X14_Y13_N1
\mm_interconnect_0|uart_1_s1_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \uart_1|the_Nios_UART_1_regs|readdata\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|uart_1_s1_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X14_Y13_N10
\jtag_uart_0|av_readdata[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|av_readdata[3]~4_combout\ = (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(3) & \jtag_uart_0|read_0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(3),
	datad => \jtag_uart_0|read_0~q\,
	combout => \jtag_uart_0|av_readdata[3]~4_combout\);

-- Location: FF_X14_Y13_N11
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|av_readdata[3]~4_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X14_Y13_N0
\nios|av_ld_byte0_data_nxt[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_byte0_data_nxt[3]~12_combout\ = (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(3)) # 
-- ((\mm_interconnect_0|uart_1_s1_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|uart_1_s1_translator|av_readdata_pre\(3))))) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|uart_1_s1_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|uart_1_s1_translator|av_readdata_pre\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|uart_1_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|uart_1_s1_translator|av_readdata_pre\(3),
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(3),
	combout => \nios|av_ld_byte0_data_nxt[3]~12_combout\);

-- Location: LCCOMB_X23_Y16_N16
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_single_step_mode~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_single_step_mode~0_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|take_action_ocireg~0_combout\ & (\nios|the_Nios_Nios_nios2_oci|writedata\(3))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|take_action_ocireg~0_combout\ & ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_single_step_mode~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|take_action_ocireg~0_combout\,
	datab => \nios|the_Nios_Nios_nios2_oci|writedata\(3),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_single_step_mode~q\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_single_step_mode~0_combout\);

-- Location: FF_X23_Y16_N17
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_single_step_mode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_single_step_mode~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_single_step_mode~q\);

-- Location: LCCOMB_X28_Y16_N0
\nios|the_Nios_Nios_nios2_oci|readdata~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|readdata~18_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal0~2_combout\ & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_single_step_mode~q\)) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal0~2_combout\ & (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(31) & \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_single_step_mode~q\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(31),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal0~2_combout\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0_combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|readdata~18_combout\);

-- Location: LCCOMB_X28_Y16_N10
\nios|the_Nios_Nios_nios2_oci|readdata[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|readdata[3]~feeder_combout\ = \nios|the_Nios_Nios_nios2_oci|readdata~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_Nios_Nios_nios2_oci|readdata~18_combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|readdata[3]~feeder_combout\);

-- Location: FF_X28_Y16_N11
\nios|the_Nios_Nios_nios2_oci|readdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|readdata[3]~feeder_combout\,
	asdata => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3),
	sload => \nios|the_Nios_Nios_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|readdata\(3));

-- Location: FF_X17_Y9_N1
\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|the_Nios_Nios_nios2_oci|readdata\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X17_Y9_N0
\nios|av_ld_byte0_data_nxt[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_byte0_data_nxt[3]~13_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result3w~1_combout\) # 
-- ((\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(3))))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- (\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datac => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(3),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result3w~1_combout\,
	combout => \nios|av_ld_byte0_data_nxt[3]~13_combout\);

-- Location: LCCOMB_X14_Y10_N0
\nios|av_ld_byte0_data_nxt[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_byte0_data_nxt[3]~14_combout\ = (\nios|av_ld_rshift8~1_combout\ & (((\nios|av_ld_byte1_data\(3))))) # (!\nios|av_ld_rshift8~1_combout\ & ((\nios|av_ld_byte0_data_nxt[3]~12_combout\) # ((\nios|av_ld_byte0_data_nxt[3]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|av_ld_byte0_data_nxt[3]~12_combout\,
	datab => \nios|av_ld_byte1_data\(3),
	datac => \nios|av_ld_byte0_data_nxt[3]~13_combout\,
	datad => \nios|av_ld_rshift8~1_combout\,
	combout => \nios|av_ld_byte0_data_nxt[3]~14_combout\);

-- Location: FF_X14_Y10_N1
\nios|av_ld_byte0_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|av_ld_byte0_data_nxt[3]~14_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios|av_ld_byte0_data[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|av_ld_byte0_data\(3));

-- Location: LCCOMB_X14_Y10_N10
\nios|W_rf_wr_data[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_rf_wr_data[3]~6_combout\ = (\nios|R_ctrl_ld~q\ & (((\nios|av_ld_byte0_data\(3))))) # (!\nios|R_ctrl_ld~q\ & (\nios|W_alu_result\(3) & (!\nios|E_alu_result~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_alu_result\(3),
	datab => \nios|R_ctrl_ld~q\,
	datac => \nios|E_alu_result~0_combout\,
	datad => \nios|av_ld_byte0_data\(3),
	combout => \nios|W_rf_wr_data[3]~6_combout\);

-- Location: LCCOMB_X19_Y15_N8
\nios|d_writedata[26]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|d_writedata[26]~2_combout\ = (\nios|Equal131~0_combout\ & ((\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(2)))) # (!\nios|Equal131~0_combout\ & (\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	datab => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	datad => \nios|Equal131~0_combout\,
	combout => \nios|d_writedata[26]~2_combout\);

-- Location: FF_X19_Y15_N9
\nios|d_writedata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|d_writedata[26]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|d_writedata\(10));

-- Location: LCCOMB_X17_Y17_N2
\jtag_uart_0|ac~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|ac~0_combout\ = (\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\) # (\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\,
	datad => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\,
	combout => \jtag_uart_0|ac~0_combout\);

-- Location: LCCOMB_X17_Y17_N8
\jtag_uart_0|ac~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|ac~1_combout\ = (\jtag_uart_0|ac~0_combout\) # ((\jtag_uart_0|ac~q\ & ((!\jtag_uart_0|ien_AE~2_combout\) # (!\nios|d_writedata\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|d_writedata\(10),
	datab => \jtag_uart_0|ien_AE~2_combout\,
	datac => \jtag_uart_0|ac~q\,
	datad => \jtag_uart_0|ac~0_combout\,
	combout => \jtag_uart_0|ac~1_combout\);

-- Location: FF_X17_Y17_N9
\jtag_uart_0|ac\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|ac~1_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|ac~q\);

-- Location: FF_X17_Y17_N13
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \jtag_uart_0|ac~q\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X24_Y17_N24
\nios|the_Nios_Nios_nios2_oci|readdata~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|readdata~0_combout\ = (\nios|the_Nios_Nios_nios2_oci|address\(8) & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(31) & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0_combout\))) # (!\nios|the_Nios_Nios_nios2_oci|address\(8) & 
-- (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(31),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0_combout\,
	datac => \nios|the_Nios_Nios_nios2_oci|address\(8),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10),
	combout => \nios|the_Nios_Nios_nios2_oci|readdata~0_combout\);

-- Location: FF_X24_Y17_N25
\nios|the_Nios_Nios_nios2_oci|readdata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|readdata~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|readdata\(10));

-- Location: FF_X16_Y9_N19
\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|the_Nios_Nios_nios2_oci|readdata\(10),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X17_Y17_N12
\mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~37_combout\ = (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & ((\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(10)) # 
-- ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(10))))) # (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datab => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(10),
	datad => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(10),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~37_combout\);

-- Location: LCCOMB_X24_Y10_N22
\mm_interconnect_0|rsp_xbar_mux_001|src_data[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data\(10) = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~37_combout\) # ((!\mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & 
-- (\mm_interconnect_0|memory_s1_translator|read_latency_shift_reg\(0) & \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result10w~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datab => \mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~37_combout\,
	datac => \mm_interconnect_0|memory_s1_translator|read_latency_shift_reg\(0),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result10w~1_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data\(10));

-- Location: LCCOMB_X16_Y10_N30
\nios|av_ld_byte1_data[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_byte1_data[2]~6_combout\ = (\nios|av_ld_aligning_data~q\ & ((\nios|av_fill_bit~0_combout\))) # (!\nios|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_xbar_mux_001|src_data\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_data\(10),
	datab => \nios|av_ld_aligning_data~q\,
	datad => \nios|av_fill_bit~0_combout\,
	combout => \nios|av_ld_byte1_data[2]~6_combout\);

-- Location: FF_X16_Y10_N31
\nios|av_ld_byte1_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|av_ld_byte1_data[2]~6_combout\,
	asdata => \nios|av_ld_byte2_data\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|av_ld_rshift8~1_combout\,
	ena => \nios|av_ld_byte1_data_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|av_ld_byte1_data\(2));

-- Location: LCCOMB_X24_Y9_N28
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1538w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1538w[0]~0_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)) # 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a34\)) # 
-- (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a34\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a2\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1538w[0]~0_combout\);

-- Location: LCCOMB_X23_Y9_N14
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result2w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result2w~0_combout\ = ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a98\)) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a66\)))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a98\,
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a66\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result2w~0_combout\);

-- Location: LCCOMB_X24_Y9_N14
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result2w~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result2w~1_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a130\)))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1538w[0]~0_combout\ & ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result2w~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2),
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1538w[0]~0_combout\,
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a130\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result2w~0_combout\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result2w~1_combout\);

-- Location: LCCOMB_X28_Y16_N12
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|monitor_go~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|monitor_go~0_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(23) & 
-- (((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1) & \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|monitor_go~q\)) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~combout\))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(23) & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1) & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|monitor_go~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(23),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|monitor_go~q\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|monitor_go~0_combout\);

-- Location: FF_X28_Y16_N13
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|monitor_go\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|monitor_go~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|monitor_go~q\);

-- Location: LCCOMB_X28_Y16_N6
\nios|the_Nios_Nios_nios2_oci|readdata~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|readdata~17_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal0~2_combout\ & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|monitor_go~q\)) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal0~2_combout\ & (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(31) & \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|monitor_go~q\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(31),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal0~2_combout\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0_combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|readdata~17_combout\);

-- Location: LCCOMB_X28_Y16_N16
\nios|the_Nios_Nios_nios2_oci|readdata[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|readdata[2]~feeder_combout\ = \nios|the_Nios_Nios_nios2_oci|readdata~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_Nios_Nios_nios2_oci|readdata~17_combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|readdata[2]~feeder_combout\);

-- Location: FF_X28_Y16_N17
\nios|the_Nios_Nios_nios2_oci|readdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|readdata[2]~feeder_combout\,
	asdata => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2),
	sload => \nios|the_Nios_Nios_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|readdata\(2));

-- Location: FF_X24_Y9_N25
\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|the_Nios_Nios_nios2_oci|readdata\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X24_Y9_N24
\nios|av_ld_byte0_data_nxt[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_byte0_data_nxt[2]~10_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result2w~1_combout\) # 
-- ((\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(2) & \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\)))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- (((\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(2) & \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result2w~1_combout\,
	datac => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(2),
	datad => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	combout => \nios|av_ld_byte0_data_nxt[2]~10_combout\);

-- Location: FF_X12_Y14_N29
\uart_1|the_Nios_UART_1_rx|rx_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \uart_1|the_Nios_UART_1_rx|got_new_char~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_rx|rx_data\(2));

-- Location: LCCOMB_X12_Y14_N28
\uart_1|the_Nios_UART_1_regs|selected_read_data~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_regs|selected_read_data~6_combout\ = (!\nios|W_alu_result\(2) & (!\nios|W_alu_result\(3) & (\uart_1|the_Nios_UART_1_rx|rx_data\(2) & !\nios|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_alu_result\(2),
	datab => \nios|W_alu_result\(3),
	datac => \uart_1|the_Nios_UART_1_rx|rx_data\(2),
	datad => \nios|W_alu_result\(4),
	combout => \uart_1|the_Nios_UART_1_regs|selected_read_data~6_combout\);

-- Location: FF_X13_Y14_N5
\uart_1|the_Nios_UART_1_regs|control_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|d_writedata\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \uart_1|the_Nios_UART_1_regs|control_wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_regs|control_reg\(2));

-- Location: LCCOMB_X13_Y14_N4
\uart_1|the_Nios_UART_1_regs|selected_read_data[2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_regs|selected_read_data[2]~7_combout\ = (\uart_1|the_Nios_UART_1_regs|Equal0~0_combout\ & ((\uart_1|the_Nios_UART_1_regs|control_reg\(2)) # ((\uart_1|the_Nios_UART_1_rx|break_detect~q\ & 
-- \uart_1|the_Nios_UART_1_regs|Equal3~0_combout\)))) # (!\uart_1|the_Nios_UART_1_regs|Equal0~0_combout\ & (\uart_1|the_Nios_UART_1_rx|break_detect~q\ & ((\uart_1|the_Nios_UART_1_regs|Equal3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_regs|Equal0~0_combout\,
	datab => \uart_1|the_Nios_UART_1_rx|break_detect~q\,
	datac => \uart_1|the_Nios_UART_1_regs|control_reg\(2),
	datad => \uart_1|the_Nios_UART_1_regs|Equal3~0_combout\,
	combout => \uart_1|the_Nios_UART_1_regs|selected_read_data[2]~7_combout\);

-- Location: LCCOMB_X12_Y14_N18
\uart_1|the_Nios_UART_1_regs|selected_read_data[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_regs|selected_read_data[2]~8_combout\ = (\uart_1|the_Nios_UART_1_regs|selected_read_data~6_combout\) # ((\uart_1|the_Nios_UART_1_regs|selected_read_data[2]~7_combout\) # ((\uart_1|the_Nios_UART_1_regs|tx_data\(2) & 
-- \uart_1|the_Nios_UART_1_regs|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_regs|tx_data\(2),
	datab => \uart_1|the_Nios_UART_1_regs|selected_read_data~6_combout\,
	datac => \uart_1|the_Nios_UART_1_regs|Equal2~0_combout\,
	datad => \uart_1|the_Nios_UART_1_regs|selected_read_data[2]~7_combout\,
	combout => \uart_1|the_Nios_UART_1_regs|selected_read_data[2]~8_combout\);

-- Location: FF_X12_Y14_N19
\uart_1|the_Nios_UART_1_regs|readdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_regs|selected_read_data[2]~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_regs|readdata\(2));

-- Location: FF_X16_Y14_N19
\mm_interconnect_0|uart_1_s1_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \uart_1|the_Nios_UART_1_regs|readdata\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|uart_1_s1_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X16_Y14_N24
\jtag_uart_0|av_readdata[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|av_readdata[2]~3_combout\ = (\jtag_uart_0|read_0~q\ & \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart_0|read_0~q\,
	datad => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(2),
	combout => \jtag_uart_0|av_readdata[2]~3_combout\);

-- Location: FF_X16_Y14_N25
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|av_readdata[2]~3_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X16_Y14_N18
\nios|av_ld_byte0_data_nxt[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_byte0_data_nxt[2]~9_combout\ = (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(2)) # 
-- ((\mm_interconnect_0|uart_1_s1_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|uart_1_s1_translator|av_readdata_pre\(2))))) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|uart_1_s1_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|uart_1_s1_translator|av_readdata_pre\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|uart_1_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|uart_1_s1_translator|av_readdata_pre\(2),
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(2),
	combout => \nios|av_ld_byte0_data_nxt[2]~9_combout\);

-- Location: LCCOMB_X16_Y10_N18
\nios|av_ld_byte0_data_nxt[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_byte0_data_nxt[2]~11_combout\ = (\nios|av_ld_rshift8~1_combout\ & (\nios|av_ld_byte1_data\(2))) # (!\nios|av_ld_rshift8~1_combout\ & (((\nios|av_ld_byte0_data_nxt[2]~10_combout\) # (\nios|av_ld_byte0_data_nxt[2]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|av_ld_byte1_data\(2),
	datab => \nios|av_ld_byte0_data_nxt[2]~10_combout\,
	datac => \nios|av_ld_byte0_data_nxt[2]~9_combout\,
	datad => \nios|av_ld_rshift8~1_combout\,
	combout => \nios|av_ld_byte0_data_nxt[2]~11_combout\);

-- Location: FF_X16_Y10_N19
\nios|av_ld_byte0_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|av_ld_byte0_data_nxt[2]~11_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios|av_ld_byte0_data[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|av_ld_byte0_data\(2));

-- Location: LCCOMB_X16_Y10_N20
\nios|W_rf_wr_data[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_rf_wr_data[2]~5_combout\ = (\nios|R_ctrl_ld~q\ & (((\nios|av_ld_byte0_data\(2))))) # (!\nios|R_ctrl_ld~q\ & (!\nios|E_alu_result~0_combout\ & (\nios|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_alu_result~0_combout\,
	datab => \nios|R_ctrl_ld~q\,
	datac => \nios|W_alu_result\(2),
	datad => \nios|av_ld_byte0_data\(2),
	combout => \nios|W_rf_wr_data[2]~5_combout\);

-- Location: LCCOMB_X14_Y11_N2
\nios|R_src1[1]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|R_src1[1]~37_combout\ = (!\nios|R_src1~35_combout\ & (\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(1) & ((!\nios|R_ctrl_jmp_direct~q\) # (!\nios|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_src1~35_combout\,
	datab => \nios|E_valid~q\,
	datac => \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(1),
	datad => \nios|R_ctrl_jmp_direct~q\,
	combout => \nios|R_src1[1]~37_combout\);

-- Location: FF_X14_Y11_N3
\nios|E_src1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|R_src1[1]~37_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_src1\(1));

-- Location: LCCOMB_X18_Y12_N22
\nios|Equal101~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Equal101~6_combout\ = (\nios|D_iw\(14) & (\nios|Equal101~2_combout\ & (!\nios|D_iw\(11) & \nios|D_ctrl_crst~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(14),
	datab => \nios|Equal101~2_combout\,
	datac => \nios|D_iw\(11),
	datad => \nios|D_ctrl_crst~0_combout\,
	combout => \nios|Equal101~6_combout\);

-- Location: FF_X18_Y12_N23
\nios|R_ctrl_wrctl_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|Equal101~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|R_ctrl_wrctl_inst~q\);

-- Location: LCCOMB_X22_Y15_N6
\nios|Equal140~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Equal140~1_combout\ = (\nios|R_ctrl_wrctl_inst~q\ & !\nios|D_iw\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|R_ctrl_wrctl_inst~q\,
	datac => \nios|D_iw\(8),
	combout => \nios|Equal140~1_combout\);

-- Location: LCCOMB_X22_Y15_N14
\nios|W_ienable_reg_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_ienable_reg_nxt~0_combout\ = (\nios|D_iw\(6) & (\nios|D_iw\(7) & (\nios|E_valid~q\ & \nios|Equal140~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(6),
	datab => \nios|D_iw\(7),
	datac => \nios|E_valid~q\,
	datad => \nios|Equal140~1_combout\,
	combout => \nios|W_ienable_reg_nxt~0_combout\);

-- Location: FF_X22_Y15_N11
\nios|W_ienable_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|E_src1\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \nios|W_ienable_reg_nxt~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|W_ienable_reg\(1));

-- Location: LCCOMB_X22_Y16_N22
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable[1]~0_combout\ = !\nios|the_Nios_Nios_nios2_oci|writedata\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_Nios_Nios_nios2_oci|writedata\(1),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable[1]~0_combout\);

-- Location: FF_X22_Y16_N23
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable[1]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(1));

-- Location: FF_X13_Y14_N7
\uart_1|the_Nios_UART_1_regs|control_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|d_writedata\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \uart_1|the_Nios_UART_1_regs|control_wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_regs|control_reg\(1));

-- Location: LCCOMB_X13_Y14_N8
\uart_1|the_Nios_UART_1_regs|qualified_irq~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_regs|qualified_irq~3_combout\ = (\uart_1|the_Nios_UART_1_regs|control_reg\(1) & ((\uart_1|the_Nios_UART_1_rx|framing_error~q\) # ((\uart_1|the_Nios_UART_1_regs|control_reg\(7) & \uart_1|the_Nios_UART_1_rx|rx_char_ready~q\)))) # 
-- (!\uart_1|the_Nios_UART_1_regs|control_reg\(1) & (\uart_1|the_Nios_UART_1_regs|control_reg\(7) & (\uart_1|the_Nios_UART_1_rx|rx_char_ready~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_regs|control_reg\(1),
	datab => \uart_1|the_Nios_UART_1_regs|control_reg\(7),
	datac => \uart_1|the_Nios_UART_1_rx|rx_char_ready~q\,
	datad => \uart_1|the_Nios_UART_1_rx|framing_error~q\,
	combout => \uart_1|the_Nios_UART_1_regs|qualified_irq~3_combout\);

-- Location: LCCOMB_X13_Y14_N14
\uart_1|the_Nios_UART_1_regs|qualified_irq~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_regs|qualified_irq~0_combout\ = (\uart_1|the_Nios_UART_1_tx|tx_shift_empty~q\ & (((\uart_1|the_Nios_UART_1_regs|control_reg\(4) & \uart_1|the_Nios_UART_1_tx|tx_overrun~q\)))) # (!\uart_1|the_Nios_UART_1_tx|tx_shift_empty~q\ & 
-- ((\uart_1|the_Nios_UART_1_regs|control_reg\(5)) # ((\uart_1|the_Nios_UART_1_regs|control_reg\(4) & \uart_1|the_Nios_UART_1_tx|tx_overrun~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_tx|tx_shift_empty~q\,
	datab => \uart_1|the_Nios_UART_1_regs|control_reg\(5),
	datac => \uart_1|the_Nios_UART_1_regs|control_reg\(4),
	datad => \uart_1|the_Nios_UART_1_tx|tx_overrun~q\,
	combout => \uart_1|the_Nios_UART_1_regs|qualified_irq~0_combout\);

-- Location: LCCOMB_X13_Y14_N30
\uart_1|the_Nios_UART_1_regs|qualified_irq~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_regs|qualified_irq~1_combout\ = (\uart_1|the_Nios_UART_1_regs|control_reg\(3) & ((\uart_1|the_Nios_UART_1_rx|rx_overrun~q\) # ((\uart_1|the_Nios_UART_1_regs|control_reg\(2) & \uart_1|the_Nios_UART_1_rx|break_detect~q\)))) # 
-- (!\uart_1|the_Nios_UART_1_regs|control_reg\(3) & (\uart_1|the_Nios_UART_1_regs|control_reg\(2) & (\uart_1|the_Nios_UART_1_rx|break_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_regs|control_reg\(3),
	datab => \uart_1|the_Nios_UART_1_regs|control_reg\(2),
	datac => \uart_1|the_Nios_UART_1_rx|break_detect~q\,
	datad => \uart_1|the_Nios_UART_1_rx|rx_overrun~q\,
	combout => \uart_1|the_Nios_UART_1_regs|qualified_irq~1_combout\);

-- Location: LCCOMB_X13_Y14_N24
\uart_1|the_Nios_UART_1_regs|qualified_irq~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_regs|qualified_irq~2_combout\ = (\uart_1|the_Nios_UART_1_regs|qualified_irq~0_combout\) # ((\uart_1|the_Nios_UART_1_regs|qualified_irq~1_combout\) # ((\uart_1|the_Nios_UART_1_regs|status_reg[8]~0_combout\ & 
-- \uart_1|the_Nios_UART_1_regs|control_reg\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_regs|status_reg[8]~0_combout\,
	datab => \uart_1|the_Nios_UART_1_regs|qualified_irq~0_combout\,
	datac => \uart_1|the_Nios_UART_1_regs|control_reg\(8),
	datad => \uart_1|the_Nios_UART_1_regs|qualified_irq~1_combout\,
	combout => \uart_1|the_Nios_UART_1_regs|qualified_irq~2_combout\);

-- Location: LCCOMB_X13_Y14_N0
\uart_1|the_Nios_UART_1_regs|qualified_irq\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_regs|qualified_irq~combout\ = (\uart_1|the_Nios_UART_1_regs|qualified_irq~3_combout\) # ((\uart_1|the_Nios_UART_1_regs|qualified_irq~2_combout\) # ((\uart_1|the_Nios_UART_1_regs|control_reg\(6) & 
-- !\uart_1|the_Nios_UART_1_tx|tx_ready~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_regs|qualified_irq~3_combout\,
	datab => \uart_1|the_Nios_UART_1_regs|control_reg\(6),
	datac => \uart_1|the_Nios_UART_1_regs|qualified_irq~2_combout\,
	datad => \uart_1|the_Nios_UART_1_tx|tx_ready~q\,
	combout => \uart_1|the_Nios_UART_1_regs|qualified_irq~combout\);

-- Location: FF_X13_Y14_N1
\uart_1|the_Nios_UART_1_regs|irq\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_regs|qualified_irq~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_regs|irq~q\);

-- Location: LCCOMB_X22_Y16_N12
\nios|W_ipending_reg_nxt[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_ipending_reg_nxt[1]~0_combout\ = (\nios|W_ienable_reg\(1) & (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(1) & \uart_1|the_Nios_UART_1_regs|irq~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_ienable_reg\(1),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(1),
	datad => \uart_1|the_Nios_UART_1_regs|irq~q\,
	combout => \nios|W_ipending_reg_nxt[1]~0_combout\);

-- Location: FF_X22_Y16_N13
\nios|W_ipending_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|W_ipending_reg_nxt[1]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|W_ipending_reg\(1));

-- Location: LCCOMB_X22_Y15_N8
\nios|Equal140~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Equal140~0_combout\ = (!\nios|D_iw\(6) & !\nios|D_iw\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(6),
	datad => \nios|D_iw\(7),
	combout => \nios|Equal140~0_combout\);

-- Location: LCCOMB_X22_Y15_N10
\nios|E_control_rd_data[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_control_rd_data[1]~3_combout\ = (!\nios|D_iw\(8) & (\nios|D_iw\(7) & (\nios|W_ienable_reg\(1) & \nios|D_iw\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(8),
	datab => \nios|D_iw\(7),
	datac => \nios|W_ienable_reg\(1),
	datad => \nios|D_iw\(6),
	combout => \nios|E_control_rd_data[1]~3_combout\);

-- Location: LCCOMB_X22_Y15_N18
\nios|E_control_rd_data[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_control_rd_data[1]~4_combout\ = (\nios|E_control_rd_data[1]~3_combout\) # ((\nios|W_ipending_reg\(1) & (\nios|Equal140~0_combout\ & \nios|D_iw\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_ipending_reg\(1),
	datab => \nios|Equal140~0_combout\,
	datac => \nios|D_iw\(8),
	datad => \nios|E_control_rd_data[1]~3_combout\,
	combout => \nios|E_control_rd_data[1]~4_combout\);

-- Location: FF_X22_Y15_N19
\nios|W_control_rd_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_control_rd_data[1]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|W_control_rd_data\(1));

-- Location: LCCOMB_X21_Y12_N6
\nios|E_logic_result[1]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_logic_result[1]~32_combout\ = (\nios|E_src2\(1) & (\nios|R_logic_op\(1) $ (((\nios|R_logic_op\(0) & \nios|E_src1\(1)))))) # (!\nios|E_src2\(1) & ((\nios|E_src1\(1) & ((\nios|R_logic_op\(1)))) # (!\nios|E_src1\(1) & (!\nios|R_logic_op\(0) & 
-- !\nios|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src2\(1),
	datab => \nios|R_logic_op\(0),
	datac => \nios|E_src1\(1),
	datad => \nios|R_logic_op\(1),
	combout => \nios|E_logic_result[1]~32_combout\);

-- Location: LCCOMB_X21_Y8_N28
\nios|W_alu_result[1]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_alu_result[1]~15_combout\ = (\nios|R_ctrl_logic~q\ & ((\nios|E_logic_result[1]~32_combout\))) # (!\nios|R_ctrl_logic~q\ & (\nios|E_arith_result[1]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_arith_result[1]~5_combout\,
	datab => \nios|R_ctrl_logic~q\,
	datad => \nios|E_logic_result[1]~32_combout\,
	combout => \nios|W_alu_result[1]~15_combout\);

-- Location: FF_X21_Y8_N29
\nios|W_alu_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|W_alu_result[1]~15_combout\,
	asdata => \nios|E_shift_rot_result\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios|W_alu_result[6]~17_combout\,
	sload => \nios|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|W_alu_result\(1));

-- Location: LCCOMB_X18_Y11_N30
\nios|W_rf_wr_data[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_rf_wr_data[1]~3_combout\ = (!\nios|R_ctrl_br_cmp~q\ & ((\nios|R_ctrl_rdctl_inst~q\ & (\nios|W_control_rd_data\(1))) # (!\nios|R_ctrl_rdctl_inst~q\ & ((\nios|W_alu_result\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_ctrl_br_cmp~q\,
	datab => \nios|W_control_rd_data\(1),
	datac => \nios|W_alu_result\(1),
	datad => \nios|R_ctrl_rdctl_inst~q\,
	combout => \nios|W_rf_wr_data[1]~3_combout\);

-- Location: FF_X12_Y14_N27
\uart_1|the_Nios_UART_1_rx|rx_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \uart_1|the_Nios_UART_1_rx|got_new_char~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_rx|rx_data\(1));

-- Location: LCCOMB_X12_Y14_N26
\uart_1|the_Nios_UART_1_regs|selected_read_data~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_regs|selected_read_data~3_combout\ = (!\nios|W_alu_result\(2) & (!\nios|W_alu_result\(3) & (\uart_1|the_Nios_UART_1_rx|rx_data\(1) & !\nios|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_alu_result\(2),
	datab => \nios|W_alu_result\(3),
	datac => \uart_1|the_Nios_UART_1_rx|rx_data\(1),
	datad => \nios|W_alu_result\(4),
	combout => \uart_1|the_Nios_UART_1_regs|selected_read_data~3_combout\);

-- Location: LCCOMB_X13_Y14_N6
\uart_1|the_Nios_UART_1_regs|selected_read_data[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_regs|selected_read_data[1]~4_combout\ = (\uart_1|the_Nios_UART_1_regs|Equal0~0_combout\ & ((\uart_1|the_Nios_UART_1_regs|control_reg\(1)) # ((\uart_1|the_Nios_UART_1_regs|Equal3~0_combout\ & 
-- \uart_1|the_Nios_UART_1_rx|framing_error~q\)))) # (!\uart_1|the_Nios_UART_1_regs|Equal0~0_combout\ & (\uart_1|the_Nios_UART_1_regs|Equal3~0_combout\ & ((\uart_1|the_Nios_UART_1_rx|framing_error~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_regs|Equal0~0_combout\,
	datab => \uart_1|the_Nios_UART_1_regs|Equal3~0_combout\,
	datac => \uart_1|the_Nios_UART_1_regs|control_reg\(1),
	datad => \uart_1|the_Nios_UART_1_rx|framing_error~q\,
	combout => \uart_1|the_Nios_UART_1_regs|selected_read_data[1]~4_combout\);

-- Location: LCCOMB_X12_Y14_N24
\uart_1|the_Nios_UART_1_regs|selected_read_data[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_regs|selected_read_data[1]~5_combout\ = (\uart_1|the_Nios_UART_1_regs|selected_read_data~3_combout\) # ((\uart_1|the_Nios_UART_1_regs|selected_read_data[1]~4_combout\) # ((\uart_1|the_Nios_UART_1_regs|Equal2~0_combout\ & 
-- \uart_1|the_Nios_UART_1_regs|tx_data\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_regs|Equal2~0_combout\,
	datab => \uart_1|the_Nios_UART_1_regs|tx_data\(1),
	datac => \uart_1|the_Nios_UART_1_regs|selected_read_data~3_combout\,
	datad => \uart_1|the_Nios_UART_1_regs|selected_read_data[1]~4_combout\,
	combout => \uart_1|the_Nios_UART_1_regs|selected_read_data[1]~5_combout\);

-- Location: FF_X12_Y14_N25
\uart_1|the_Nios_UART_1_regs|readdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_regs|selected_read_data[1]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_regs|readdata\(1));

-- Location: FF_X16_Y14_N31
\mm_interconnect_0|uart_1_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \uart_1|the_Nios_UART_1_regs|readdata\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|uart_1_s1_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X16_Y14_N20
\jtag_uart_0|av_readdata[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|av_readdata[1]~2_combout\ = (\jtag_uart_0|read_0~q\ & (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(1))) # (!\jtag_uart_0|read_0~q\ & ((\jtag_uart_0|ien_AE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|read_0~q\,
	datac => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(1),
	datad => \jtag_uart_0|ien_AE~q\,
	combout => \jtag_uart_0|av_readdata[1]~2_combout\);

-- Location: FF_X16_Y14_N21
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|av_readdata[1]~2_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X16_Y14_N30
\nios|av_ld_byte0_data_nxt[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_byte0_data_nxt[1]~6_combout\ = (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(1)) # 
-- ((\mm_interconnect_0|uart_1_s1_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|uart_1_s1_translator|av_readdata_pre\(1))))) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|uart_1_s1_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|uart_1_s1_translator|av_readdata_pre\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|uart_1_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|uart_1_s1_translator|av_readdata_pre\(1),
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(1),
	combout => \nios|av_ld_byte0_data_nxt[1]~6_combout\);

-- Location: LCCOMB_X16_Y9_N10
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result1w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result1w~0_combout\ = ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a97\))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a65\))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a65\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a97\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result1w~0_combout\);

-- Location: LCCOMB_X16_Y9_N16
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1490w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1490w[0]~0_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)) # 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a33\))) # 
-- (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a1\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a33\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1490w[0]~0_combout\);

-- Location: LCCOMB_X16_Y9_N28
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result1w~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result1w~1_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a129\)))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result1w~0_combout\ & ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1490w[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result1w~0_combout\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a129\,
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1490w[0]~0_combout\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result1w~1_combout\);

-- Location: LCCOMB_X16_Y9_N20
\nios|av_ld_byte0_data_nxt[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_byte0_data_nxt[1]~7_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result1w~1_combout\) # 
-- ((\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(1))))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- (\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datac => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(1),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result1w~1_combout\,
	combout => \nios|av_ld_byte0_data_nxt[1]~7_combout\);

-- Location: LCCOMB_X16_Y13_N18
\nios|av_ld_byte0_data_nxt[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_byte0_data_nxt[1]~8_combout\ = (\nios|av_ld_rshift8~1_combout\ & (\nios|av_ld_byte1_data\(1))) # (!\nios|av_ld_rshift8~1_combout\ & (((\nios|av_ld_byte0_data_nxt[1]~6_combout\) # (\nios|av_ld_byte0_data_nxt[1]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|av_ld_rshift8~1_combout\,
	datab => \nios|av_ld_byte1_data\(1),
	datac => \nios|av_ld_byte0_data_nxt[1]~6_combout\,
	datad => \nios|av_ld_byte0_data_nxt[1]~7_combout\,
	combout => \nios|av_ld_byte0_data_nxt[1]~8_combout\);

-- Location: FF_X16_Y13_N19
\nios|av_ld_byte0_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|av_ld_byte0_data_nxt[1]~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios|av_ld_byte0_data[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|av_ld_byte0_data\(1));

-- Location: LCCOMB_X18_Y11_N8
\nios|W_rf_wr_data[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_rf_wr_data[1]~4_combout\ = (\nios|R_ctrl_ld~q\ & ((\nios|av_ld_byte0_data\(1)))) # (!\nios|R_ctrl_ld~q\ & (\nios|W_rf_wr_data[1]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_rf_wr_data[1]~3_combout\,
	datac => \nios|av_ld_byte0_data\(1),
	datad => \nios|R_ctrl_ld~q\,
	combout => \nios|W_rf_wr_data[1]~4_combout\);

-- Location: LCCOMB_X22_Y13_N4
\nios|R_src2_lo[9]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|R_src2_lo[9]~15_combout\ = (!\nios|R_src2_lo~0_combout\ & ((\nios|R_src2_use_imm~q\ & (\nios|D_iw\(15))) # (!\nios|R_src2_use_imm~q\ & ((\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(15),
	datab => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	datac => \nios|R_src2_use_imm~q\,
	datad => \nios|R_src2_lo~0_combout\,
	combout => \nios|R_src2_lo[9]~15_combout\);

-- Location: FF_X22_Y13_N5
\nios|E_src2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|R_src2_lo[9]~15_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_src2\(9));

-- Location: LCCOMB_X22_Y13_N26
\nios|E_logic_result[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_logic_result[9]~9_combout\ = (\nios|E_src1\(9) & (\nios|R_logic_op\(1) $ (((\nios|E_src2\(9) & \nios|R_logic_op\(0)))))) # (!\nios|E_src1\(9) & ((\nios|R_logic_op\(1) & (\nios|E_src2\(9))) # (!\nios|R_logic_op\(1) & (!\nios|E_src2\(9) & 
-- !\nios|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_logic_op\(1),
	datab => \nios|E_src1\(9),
	datac => \nios|E_src2\(9),
	datad => \nios|R_logic_op\(0),
	combout => \nios|E_logic_result[9]~9_combout\);

-- Location: LCCOMB_X22_Y9_N10
\nios|W_alu_result[9]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_alu_result[9]~7_combout\ = (\nios|R_ctrl_logic~q\ & (\nios|E_logic_result[9]~9_combout\)) # (!\nios|R_ctrl_logic~q\ & ((\nios|F_pc[7]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_ctrl_logic~q\,
	datab => \nios|E_logic_result[9]~9_combout\,
	datad => \nios|F_pc[7]~9_combout\,
	combout => \nios|W_alu_result[9]~7_combout\);

-- Location: FF_X22_Y9_N11
\nios|W_alu_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|W_alu_result[9]~7_combout\,
	asdata => \nios|E_shift_rot_result\(9),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios|W_alu_result[6]~17_combout\,
	sload => \nios|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|W_alu_result\(9));

-- Location: LCCOMB_X23_Y13_N2
\mm_interconnect_0|cmd_xbar_mux|src_data[45]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_data\(45) = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & ((\nios|W_alu_result\(9)) # ((\nios|F_pc\(7) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0))))) # (!\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & 
-- (\nios|F_pc\(7) & (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datab => \nios|F_pc\(7),
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datad => \nios|W_alu_result\(9),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_data\(45));

-- Location: FF_X23_Y13_N3
\nios|the_Nios_Nios_nios2_oci|address[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_data\(45),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|address\(7));

-- Location: LCCOMB_X23_Y13_N30
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_addr[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_addr[7]~7_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(9))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & ((\nios|the_Nios_Nios_nios2_oci|address\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(9),
	datab => \nios|the_Nios_Nios_nios2_oci|address\(7),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_addr[7]~7_combout\);

-- Location: LCCOMB_X24_Y16_N20
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~31_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(34))))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31) & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(34),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~31_combout\);

-- Location: FF_X24_Y16_N21
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~31_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(31));

-- Location: LCCOMB_X28_Y19_N10
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[31]~feeder_combout\ = \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(31),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[31]~feeder_combout\);

-- Location: FF_X28_Y19_N11
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[31]~feeder_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(31));

-- Location: LCCOMB_X25_Y19_N10
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~15_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(31) & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(37)) # ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(37),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(31),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~15_combout\);

-- Location: FF_X25_Y19_N11
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~15_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(31));

-- Location: LCCOMB_X25_Y18_N8
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~52_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(31)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(31),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(31),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~52_combout\);

-- Location: LCCOMB_X25_Y18_N12
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~53_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~19_combout\ & 
-- (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(33) & \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\)))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~19_combout\ & ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~52_combout\) # 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(33) & \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~19_combout\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~52_combout\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(33),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~53_combout\);

-- Location: FF_X25_Y18_N13
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~53_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[20]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(32));

-- Location: FF_X28_Y19_N1
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(32),
	sload => VCC,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(32));

-- Location: LCCOMB_X26_Y17_N6
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg~5_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[6]~12_combout\)) # (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(32))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[6]~12_combout\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(32),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg~5_combout\);

-- Location: FF_X26_Y17_N7
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg~5_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(8));

-- Location: LCCOMB_X23_Y13_N12
\mm_interconnect_0|cmd_xbar_mux|src_data[44]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_data\(44) = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & ((\nios|F_pc\(6)) # ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios|W_alu_result\(8))))) # (!\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & 
-- (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & ((\nios|W_alu_result\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \nios|F_pc\(6),
	datad => \nios|W_alu_result\(8),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_data\(44));

-- Location: FF_X23_Y13_N13
\nios|the_Nios_Nios_nios2_oci|address[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_data\(44),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|address\(6));

-- Location: LCCOMB_X23_Y13_N28
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_addr[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_addr[6]~6_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(8))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & ((\nios|the_Nios_Nios_nios2_oci|address\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(8),
	datad => \nios|the_Nios_Nios_nios2_oci|address\(6),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_addr[6]~6_combout\);

-- Location: LCCOMB_X24_Y16_N26
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~29_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(26))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(26),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~29_combout\);

-- Location: FF_X24_Y16_N27
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~29_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(23));

-- Location: LCCOMB_X24_Y18_N8
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~21_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(23) & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(37)) # ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(37),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(36),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(23),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~21_combout\);

-- Location: FF_X24_Y18_N9
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~21_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(23));

-- Location: LCCOMB_X25_Y18_N30
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~63_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(23)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(23),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(23),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~63_combout\);

-- Location: LCCOMB_X25_Y18_N18
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~64_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~19_combout\ & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(25) & ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\)))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~19_combout\ & ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~63_combout\) # 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(25) & \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~19_combout\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(25),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~63_combout\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~64_combout\);

-- Location: FF_X25_Y18_N19
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~64_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[20]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(24));

-- Location: LCCOMB_X26_Y20_N26
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[24]~feeder_combout\ = \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(24),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[24]~feeder_combout\);

-- Location: FF_X26_Y20_N27
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[24]~feeder_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(24));

-- Location: LCCOMB_X23_Y17_N0
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout\ = \rst_controller|r_sync_rst~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller|r_sync_rst~q\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout\);

-- Location: FF_X23_Y17_N1
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|the_altera_std_synchronizer|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\);

-- Location: LCCOMB_X23_Y17_N12
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\ = \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\);

-- Location: FF_X23_Y17_N13
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0));

-- Location: LCCOMB_X23_Y17_N26
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|resetlatch~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|resetlatch~0_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|resetlatch~q\) # (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0))))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(24) & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|resetlatch~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(24),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|resetlatch~q\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|resetlatch~0_combout\);

-- Location: FF_X23_Y17_N27
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|resetlatch\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|resetlatch~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|resetlatch~q\);

-- Location: LCCOMB_X25_Y18_N26
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~51_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ 
-- & (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(34))))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|Mux37~0_combout\ & ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|resetlatch~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|Mux37~0_combout\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(34),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|resetlatch~q\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~51_combout\);

-- Location: FF_X25_Y18_N27
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~51_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[20]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(33));

-- Location: LCCOMB_X23_Y20_N16
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[33]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[33]~feeder_combout\ = \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(33)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(33),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[33]~feeder_combout\);

-- Location: FF_X23_Y20_N17
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[33]~feeder_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(33));

-- Location: LCCOMB_X26_Y16_N22
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~32_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(33))))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(33),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~32_combout\);

-- Location: FF_X26_Y16_N23
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~32_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(30));

-- Location: LCCOMB_X26_Y19_N18
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[31]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[31]~54_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\) # 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(30))))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(30),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(30),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[31]~54_combout\);

-- Location: LCCOMB_X26_Y19_N16
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[31]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[31]~7_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_cdr~combout\ 
-- & (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(31))))) # (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_cdr~combout\ 
-- & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[31]~54_combout\ & ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(31)) # 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(31),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[31]~54_combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[31]~7_combout\);

-- Location: FF_X26_Y19_N17
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[31]~7_combout\,
	asdata => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(32),
	sload => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(31));

-- Location: FF_X28_Y19_N29
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(29),
	sload => VCC,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(29));

-- Location: LCCOMB_X25_Y19_N28
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~17_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(29) & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(37)) # ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(37),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(29),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~17_combout\);

-- Location: FF_X25_Y19_N29
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~17_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(29));

-- Location: LCCOMB_X26_Y19_N28
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~55_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(29))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(29),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(29),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~55_combout\);

-- Location: LCCOMB_X26_Y19_N12
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~56_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(31) & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\) # 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~55_combout\ & !\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~19_combout\)))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(31) & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~55_combout\ & 
-- ((!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(31),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~55_combout\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~19_combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~56_combout\);

-- Location: FF_X26_Y19_N13
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~56_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[20]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(30));

-- Location: LCCOMB_X26_Y20_N8
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[30]~feeder_combout\ = \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(30),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[30]~feeder_combout\);

-- Location: FF_X26_Y20_N9
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[30]~feeder_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(30));

-- Location: LCCOMB_X26_Y17_N20
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[3]~6_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(5) & (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[2]~5\)) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(5) & ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[2]~5\) # (GND)))
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[3]~7\ = CARRY((!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[2]~5\) # (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(5),
	datad => VCC,
	cin => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[2]~5\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[3]~6_combout\,
	cout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[3]~7\);

-- Location: LCCOMB_X26_Y17_N22
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[4]~8_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(6) & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[3]~7\ $ (GND))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(6) & (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[3]~7\ & VCC))
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[4]~9\ = CARRY((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(6) & !\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[3]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(6),
	datad => VCC,
	cin => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[3]~7\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[4]~8_combout\,
	cout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[4]~9\);

-- Location: LCCOMB_X26_Y17_N10
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg~7_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[4]~8_combout\))) # (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(30),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[4]~8_combout\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg~7_combout\);

-- Location: FF_X26_Y17_N11
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg~7_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(6));

-- Location: LCCOMB_X26_Y17_N8
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg~6_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[5]~10_combout\)) # (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[5]~10_combout\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(31),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg~6_combout\);

-- Location: FF_X26_Y17_N9
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg~6_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(7));

-- Location: LCCOMB_X23_Y13_N10
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_addr[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_addr[5]~5_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(7))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & ((\nios|the_Nios_Nios_nios2_oci|address\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(7),
	datad => \nios|the_Nios_Nios_nios2_oci|address\(5),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_addr[5]~5_combout\);

-- Location: LCCOMB_X25_Y16_N2
\nios|the_Nios_Nios_nios2_oci|readdata~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|readdata~7_combout\ = (\nios|the_Nios_Nios_nios2_oci|address\(8) & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(31) & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0_combout\))) # (!\nios|the_Nios_Nios_nios2_oci|address\(8) & 
-- (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(31),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0_combout\,
	datac => \nios|the_Nios_Nios_nios2_oci|address\(8),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6),
	combout => \nios|the_Nios_Nios_nios2_oci|readdata~7_combout\);

-- Location: FF_X25_Y16_N3
\nios|the_Nios_Nios_nios2_oci|readdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|readdata~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|readdata\(6));

-- Location: FF_X17_Y9_N19
\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|the_Nios_Nios_nios2_oci|readdata\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X17_Y9_N4
\nios|F_iw[6]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_iw[6]~18_combout\ = (\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & (\mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datac => \mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(6),
	combout => \nios|F_iw[6]~18_combout\);

-- Location: LCCOMB_X17_Y9_N26
\nios|F_iw[6]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_iw[6]~19_combout\ = (\nios|D_iw[29]~1_combout\ & ((\nios|F_iw[6]~18_combout\) # ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result6w~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw[29]~1_combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \nios|F_iw[6]~18_combout\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result6w~1_combout\,
	combout => \nios|F_iw[6]~19_combout\);

-- Location: FF_X17_Y9_N27
\nios|D_iw[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|F_iw[6]~19_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|D_iw\(6));

-- Location: LCCOMB_X19_Y12_N28
\nios|R_src2_lo[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|R_src2_lo[0]~1_combout\ = (!\nios|R_src2_lo~0_combout\ & ((\nios|R_src2_use_imm~q\ & ((\nios|D_iw\(6)))) # (!\nios|R_src2_use_imm~q\ & (\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_src2_lo~0_combout\,
	datab => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	datac => \nios|D_iw\(6),
	datad => \nios|R_src2_use_imm~q\,
	combout => \nios|R_src2_lo[0]~1_combout\);

-- Location: FF_X19_Y12_N29
\nios|E_src2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|R_src2_lo[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_src2\(0));

-- Location: LCCOMB_X22_Y12_N10
\nios|E_arith_result[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_arith_result[0]~2_combout\ = (\nios|E_alu_sub~q\ & (\nios|Add1~0_combout\)) # (!\nios|E_alu_sub~q\ & ((\nios|Add2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|E_alu_sub~q\,
	datac => \nios|Add1~0_combout\,
	datad => \nios|Add2~0_combout\,
	combout => \nios|E_arith_result[0]~2_combout\);

-- Location: LCCOMB_X24_Y14_N26
\nios|E_mem_byte_en[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_mem_byte_en[3]~5_combout\ = (\nios|D_iw\(4)) # ((\nios|E_arith_result[1]~5_combout\ & ((\nios|E_arith_result[0]~2_combout\) # (\nios|D_iw\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_arith_result[0]~2_combout\,
	datab => \nios|D_iw\(3),
	datac => \nios|D_iw\(4),
	datad => \nios|E_arith_result[1]~5_combout\,
	combout => \nios|E_mem_byte_en[3]~5_combout\);

-- Location: FF_X24_Y14_N27
\nios|d_byteenable[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_mem_byte_en[3]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|d_byteenable\(3));

-- Location: LCCOMB_X24_Y14_N24
\mm_interconnect_0|cmd_xbar_mux_001|src_data[35]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(35) = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)) # ((\nios|d_byteenable\(3) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|d_byteenable\(3),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(35));

-- Location: LCCOMB_X23_Y9_N8
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2642w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2642w[0]~0_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)) # 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a57\)) # 
-- (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a57\,
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a25\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2642w[0]~0_combout\);

-- Location: LCCOMB_X23_Y9_N26
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result25w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result25w~0_combout\ = ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a121\))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a89\))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a89\,
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a121\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result25w~0_combout\);

-- Location: LCCOMB_X23_Y9_N4
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result25w~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result25w~1_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a153\)) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2642w[0]~0_combout\ & \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result25w~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a153\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2642w[0]~0_combout\,
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result25w~0_combout\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2),
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result25w~1_combout\);

-- Location: LCCOMB_X16_Y9_N26
\nios|F_iw[25]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_iw[25]~26_combout\ = (\mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(25) & 
-- \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(25),
	datad => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	combout => \nios|F_iw[25]~26_combout\);

-- Location: LCCOMB_X16_Y9_N12
\nios|F_iw[25]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_iw[25]~27_combout\ = (\nios|D_iw[29]~1_combout\ & ((\nios|F_iw[25]~26_combout\) # ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result25w~1_combout\ & \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result25w~1_combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \nios|F_iw[25]~26_combout\,
	datad => \nios|D_iw[29]~1_combout\,
	combout => \nios|F_iw[25]~27_combout\);

-- Location: FF_X16_Y9_N13
\nios|D_iw[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|F_iw[25]~27_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|D_iw\(25));

-- Location: LCCOMB_X19_Y12_N10
\nios|R_src2_lo[11]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|R_src2_lo[11]~13_combout\ = (!\nios|R_src2_lo~0_combout\ & ((\nios|R_src2_use_imm~q\ & ((\nios|D_iw\(17)))) # (!\nios|R_src2_use_imm~q\ & (\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_src2_use_imm~q\,
	datab => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	datac => \nios|D_iw\(17),
	datad => \nios|R_src2_lo~0_combout\,
	combout => \nios|R_src2_lo[11]~13_combout\);

-- Location: FF_X19_Y12_N11
\nios|E_src2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|R_src2_lo[11]~13_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_src2\(11));

-- Location: LCCOMB_X22_Y7_N10
\nios|E_arith_result[11]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_arith_result[11]~0_combout\ = (\nios|E_alu_sub~q\ & (\nios|Add1~22_combout\)) # (!\nios|E_alu_sub~q\ & ((\nios|Add2~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_alu_sub~q\,
	datab => \nios|Add1~22_combout\,
	datac => \nios|Add2~22_combout\,
	combout => \nios|E_arith_result[11]~0_combout\);

-- Location: LCCOMB_X16_Y11_N18
\nios|E_logic_result[11]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_logic_result[11]~7_combout\ = (\nios|E_src2\(11) & (\nios|R_logic_op\(1) $ (((\nios|R_logic_op\(0) & \nios|E_src1\(11)))))) # (!\nios|E_src2\(11) & ((\nios|R_logic_op\(1) & ((\nios|E_src1\(11)))) # (!\nios|R_logic_op\(1) & (!\nios|R_logic_op\(0) & 
-- !\nios|E_src1\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src2\(11),
	datab => \nios|R_logic_op\(0),
	datac => \nios|R_logic_op\(1),
	datad => \nios|E_src1\(11),
	combout => \nios|E_logic_result[11]~7_combout\);

-- Location: LCCOMB_X22_Y9_N30
\nios|W_alu_result[11]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_alu_result[11]~5_combout\ = (\nios|R_ctrl_logic~q\ & ((\nios|E_logic_result[11]~7_combout\))) # (!\nios|R_ctrl_logic~q\ & (\nios|E_arith_result[11]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_arith_result[11]~0_combout\,
	datab => \nios|R_ctrl_logic~q\,
	datad => \nios|E_logic_result[11]~7_combout\,
	combout => \nios|W_alu_result[11]~5_combout\);

-- Location: FF_X22_Y9_N31
\nios|W_alu_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|W_alu_result[11]~5_combout\,
	asdata => \nios|E_shift_rot_result\(11),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios|W_alu_result[6]~17_combout\,
	sload => \nios|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|W_alu_result\(11));

-- Location: LCCOMB_X22_Y14_N14
\mm_interconnect_0|cmd_xbar_mux_001|src_data[47]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & ((\nios|F_pc\(9)) # ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios|W_alu_result\(11))))) # 
-- (!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & (\nios|W_alu_result\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \nios|W_alu_result\(11),
	datad => \nios|F_pc\(9),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(47));

-- Location: LCCOMB_X23_Y9_N18
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result31w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result31w~0_combout\ = ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a127\)) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a95\)))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a127\,
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a95\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result31w~0_combout\);

-- Location: LCCOMB_X23_Y9_N24
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2930w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2930w[0]~0_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)) # 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a63\))) # 
-- (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a31\,
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a63\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2930w[0]~0_combout\);

-- Location: LCCOMB_X23_Y9_N28
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result31w~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result31w~1_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a159\)))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result31w~0_combout\ & ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2930w[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2),
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result31w~0_combout\,
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a159\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2930w[0]~0_combout\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result31w~1_combout\);

-- Location: LCCOMB_X24_Y15_N24
\nios|F_iw[31]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_iw[31]~54_combout\ = (\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(31) & (\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & 
-- \mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(31),
	datac => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datad => \mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \nios|F_iw[31]~54_combout\);

-- Location: LCCOMB_X17_Y9_N2
\nios|F_iw[31]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_iw[31]~55_combout\ = (\nios|D_iw[29]~1_combout\ & ((\nios|F_iw[31]~54_combout\) # ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result31w~1_combout\ & \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw[29]~1_combout\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result31w~1_combout\,
	datac => \nios|F_iw[31]~54_combout\,
	datad => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \nios|F_iw[31]~55_combout\);

-- Location: FF_X17_Y9_N3
\nios|D_iw[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|F_iw[31]~55_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|D_iw\(31));

-- Location: LCCOMB_X14_Y11_N10
\nios|R_src1[19]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|R_src1[19]~50_combout\ = (!\nios|R_src1~35_combout\ & (\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(19) & ((!\nios|R_ctrl_jmp_direct~q\) # (!\nios|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_src1~35_combout\,
	datab => \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(19),
	datac => \nios|E_valid~q\,
	datad => \nios|R_ctrl_jmp_direct~q\,
	combout => \nios|R_src1[19]~50_combout\);

-- Location: FF_X14_Y11_N11
\nios|E_src1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|R_src1[19]~50_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_src1\(19));

-- Location: LCCOMB_X16_Y11_N14
\nios|E_logic_result[19]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_logic_result[19]~29_combout\ = (\nios|E_src1\(19) & (\nios|R_logic_op\(1) $ (((\nios|R_logic_op\(0) & \nios|E_src2\(19)))))) # (!\nios|E_src1\(19) & ((\nios|R_logic_op\(1) & ((\nios|E_src2\(19)))) # (!\nios|R_logic_op\(1) & (!\nios|R_logic_op\(0) 
-- & !\nios|E_src2\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src1\(19),
	datab => \nios|R_logic_op\(0),
	datac => \nios|R_logic_op\(1),
	datad => \nios|E_src2\(19),
	combout => \nios|E_logic_result[19]~29_combout\);

-- Location: LCCOMB_X21_Y8_N10
\nios|Equal123~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Equal123~7_combout\ = (!\nios|E_logic_result[19]~29_combout\ & (!\nios|E_logic_result[24]~31_combout\ & (!\nios|E_logic_result[18]~30_combout\ & !\nios|E_logic_result[1]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_logic_result[19]~29_combout\,
	datab => \nios|E_logic_result[24]~31_combout\,
	datac => \nios|E_logic_result[18]~30_combout\,
	datad => \nios|E_logic_result[1]~32_combout\,
	combout => \nios|Equal123~7_combout\);

-- Location: LCCOMB_X21_Y8_N0
\nios|Equal123~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Equal123~4_combout\ = (!\nios|E_logic_result[20]~19_combout\ & (!\nios|E_logic_result[2]~14_combout\ & (!\nios|E_logic_result[31]~18_combout\ & !\nios|E_logic_result[30]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_logic_result[20]~19_combout\,
	datab => \nios|E_logic_result[2]~14_combout\,
	datac => \nios|E_logic_result[31]~18_combout\,
	datad => \nios|E_logic_result[30]~20_combout\,
	combout => \nios|Equal123~4_combout\);

-- Location: LCCOMB_X18_Y8_N20
\nios|Equal123~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Equal123~6_combout\ = (!\nios|E_logic_result[23]~26_combout\ & (!\nios|E_logic_result[22]~27_combout\ & (!\nios|E_logic_result[25]~25_combout\ & !\nios|E_logic_result[21]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_logic_result[23]~26_combout\,
	datab => \nios|E_logic_result[22]~27_combout\,
	datac => \nios|E_logic_result[25]~25_combout\,
	datad => \nios|E_logic_result[21]~28_combout\,
	combout => \nios|Equal123~6_combout\);

-- Location: LCCOMB_X21_Y10_N26
\nios|Equal123~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Equal123~5_combout\ = (!\nios|E_logic_result[29]~21_combout\ & (!\nios|E_logic_result[26]~24_combout\ & (!\nios|E_logic_result[27]~23_combout\ & !\nios|E_logic_result[28]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_logic_result[29]~21_combout\,
	datab => \nios|E_logic_result[26]~24_combout\,
	datac => \nios|E_logic_result[27]~23_combout\,
	datad => \nios|E_logic_result[28]~22_combout\,
	combout => \nios|Equal123~5_combout\);

-- Location: LCCOMB_X21_Y8_N12
\nios|E_cmp_result~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_cmp_result~1_combout\ = (((!\nios|Equal123~5_combout\) # (!\nios|Equal123~6_combout\)) # (!\nios|Equal123~4_combout\)) # (!\nios|Equal123~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|Equal123~7_combout\,
	datab => \nios|Equal123~4_combout\,
	datac => \nios|Equal123~6_combout\,
	datad => \nios|Equal123~5_combout\,
	combout => \nios|E_cmp_result~1_combout\);

-- Location: LCCOMB_X22_Y12_N12
\nios|E_logic_result[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_logic_result[0]~16_combout\ = (\nios|R_logic_op\(0) & (!\nios|R_logic_op\(1) & (\nios|E_src2\(0) & \nios|E_src1\(0)))) # (!\nios|R_logic_op\(0) & (\nios|R_logic_op\(1) $ (((!\nios|E_src2\(0) & !\nios|E_src1\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_logic_op\(1),
	datab => \nios|E_src2\(0),
	datac => \nios|E_src1\(0),
	datad => \nios|R_logic_op\(0),
	combout => \nios|E_logic_result[0]~16_combout\);

-- Location: LCCOMB_X22_Y12_N6
\nios|E_logic_result[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_logic_result[0]~17_combout\ = (\nios|E_logic_result[0]~16_combout\) # ((\nios|R_logic_op\(0) & (\nios|Add2~0_combout\ & \nios|R_logic_op\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_logic_op\(0),
	datab => \nios|Add2~0_combout\,
	datac => \nios|R_logic_op\(1),
	datad => \nios|E_logic_result[0]~16_combout\,
	combout => \nios|E_logic_result[0]~17_combout\);

-- Location: LCCOMB_X21_Y9_N24
\nios|E_logic_result[14]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_logic_result[14]~4_combout\ = (\nios|E_src1\(14) & (\nios|R_logic_op\(1) $ (((\nios|R_logic_op\(0) & \nios|E_src2\(14)))))) # (!\nios|E_src1\(14) & ((\nios|R_logic_op\(1) & ((\nios|E_src2\(14)))) # (!\nios|R_logic_op\(1) & (!\nios|R_logic_op\(0) & 
-- !\nios|E_src2\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_logic_op\(0),
	datab => \nios|E_src1\(14),
	datac => \nios|R_logic_op\(1),
	datad => \nios|E_src2\(14),
	combout => \nios|E_logic_result[14]~4_combout\);

-- Location: LCCOMB_X16_Y11_N16
\nios|E_logic_result[12]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_logic_result[12]~6_combout\ = (\nios|E_src1\(12) & (\nios|R_logic_op\(1) $ (((\nios|R_logic_op\(0) & \nios|E_src2\(12)))))) # (!\nios|E_src1\(12) & ((\nios|R_logic_op\(1) & ((\nios|E_src2\(12)))) # (!\nios|R_logic_op\(1) & (!\nios|R_logic_op\(0) & 
-- !\nios|E_src2\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_logic_op\(1),
	datab => \nios|R_logic_op\(0),
	datac => \nios|E_src1\(12),
	datad => \nios|E_src2\(12),
	combout => \nios|E_logic_result[12]~6_combout\);

-- Location: LCCOMB_X22_Y9_N22
\nios|Equal123~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Equal123~0_combout\ = (!\nios|E_logic_result[13]~5_combout\ & (!\nios|E_logic_result[14]~4_combout\ & (!\nios|E_logic_result[12]~6_combout\ & !\nios|E_logic_result[11]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_logic_result[13]~5_combout\,
	datab => \nios|E_logic_result[14]~4_combout\,
	datac => \nios|E_logic_result[12]~6_combout\,
	datad => \nios|E_logic_result[11]~7_combout\,
	combout => \nios|Equal123~0_combout\);

-- Location: LCCOMB_X22_Y12_N0
\nios|Equal123~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Equal123~1_combout\ = (!\nios|E_logic_result[0]~17_combout\ & (\nios|Equal123~0_combout\ & (!\nios|E_logic_result[15]~3_combout\ & !\nios|E_logic_result[16]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_logic_result[0]~17_combout\,
	datab => \nios|Equal123~0_combout\,
	datac => \nios|E_logic_result[15]~3_combout\,
	datad => \nios|E_logic_result[16]~2_combout\,
	combout => \nios|Equal123~1_combout\);

-- Location: LCCOMB_X21_Y12_N2
\nios|E_logic_result[6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_logic_result[6]~1_combout\ = (\nios|E_src2\(6) & (\nios|R_logic_op\(1) $ (((\nios|E_src1\(6) & \nios|R_logic_op\(0)))))) # (!\nios|E_src2\(6) & ((\nios|E_src1\(6) & ((\nios|R_logic_op\(1)))) # (!\nios|E_src1\(6) & (!\nios|R_logic_op\(0) & 
-- !\nios|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src2\(6),
	datab => \nios|E_src1\(6),
	datac => \nios|R_logic_op\(0),
	datad => \nios|R_logic_op\(1),
	combout => \nios|E_logic_result[6]~1_combout\);

-- Location: LCCOMB_X21_Y12_N4
\nios|Equal123~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Equal123~3_combout\ = (!\nios|E_logic_result[5]~10_combout\ & (!\nios|E_logic_result[6]~1_combout\ & (!\nios|E_logic_result[4]~11_combout\ & !\nios|E_logic_result[3]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_logic_result[5]~10_combout\,
	datab => \nios|E_logic_result[6]~1_combout\,
	datac => \nios|E_logic_result[4]~11_combout\,
	datad => \nios|E_logic_result[3]~13_combout\,
	combout => \nios|Equal123~3_combout\);

-- Location: LCCOMB_X21_Y12_N0
\nios|E_logic_result[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_logic_result[7]~0_combout\ = (\nios|E_src1\(7) & (\nios|R_logic_op\(1) $ (((\nios|R_logic_op\(0) & \nios|E_src2\(7)))))) # (!\nios|E_src1\(7) & ((\nios|E_src2\(7) & ((\nios|R_logic_op\(1)))) # (!\nios|E_src2\(7) & (!\nios|R_logic_op\(0) & 
-- !\nios|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src1\(7),
	datab => \nios|R_logic_op\(0),
	datac => \nios|E_src2\(7),
	datad => \nios|R_logic_op\(1),
	combout => \nios|E_logic_result[7]~0_combout\);

-- Location: LCCOMB_X22_Y13_N30
\nios|Equal123~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Equal123~2_combout\ = (!\nios|E_logic_result[10]~8_combout\ & (!\nios|E_logic_result[7]~0_combout\ & (!\nios|E_logic_result[9]~9_combout\ & !\nios|E_logic_result[8]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_logic_result[10]~8_combout\,
	datab => \nios|E_logic_result[7]~0_combout\,
	datac => \nios|E_logic_result[9]~9_combout\,
	datad => \nios|E_logic_result[8]~12_combout\,
	combout => \nios|Equal123~2_combout\);

-- Location: LCCOMB_X21_Y8_N30
\nios|E_cmp_result~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_cmp_result~2_combout\ = (\nios|E_cmp_result~1_combout\) # (((!\nios|Equal123~2_combout\) # (!\nios|Equal123~3_combout\)) # (!\nios|Equal123~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_cmp_result~1_combout\,
	datab => \nios|Equal123~1_combout\,
	datac => \nios|Equal123~3_combout\,
	datad => \nios|Equal123~2_combout\,
	combout => \nios|E_cmp_result~2_combout\);

-- Location: LCCOMB_X21_Y9_N8
\nios|E_cmp_result~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_cmp_result~3_combout\ = (\nios|E_cmp_result~2_combout\) # (\nios|E_logic_result[17]~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_cmp_result~2_combout\,
	datad => \nios|E_logic_result[17]~15_combout\,
	combout => \nios|E_cmp_result~3_combout\);

-- Location: FF_X18_Y13_N27
\nios|R_compare_op[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|D_logic_op_raw[0]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|R_compare_op\(0));

-- Location: LCCOMB_X22_Y10_N16
\nios|Add2~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Add2~64_combout\ = !\nios|Add2~63\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \nios|Add2~63\,
	combout => \nios|Add2~64_combout\);

-- Location: LCCOMB_X21_Y10_N16
\nios|Add1~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Add1~64_combout\ = \nios|Add1~63\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \nios|Add1~63\,
	combout => \nios|Add1~64_combout\);

-- Location: LCCOMB_X18_Y11_N16
\nios|E_cmp_result~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_cmp_result~0_combout\ = (\nios|E_alu_sub~q\ & ((\nios|Add1~64_combout\))) # (!\nios|E_alu_sub~q\ & (\nios|Add2~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|E_alu_sub~q\,
	datac => \nios|Add2~64_combout\,
	datad => \nios|Add1~64_combout\,
	combout => \nios|E_cmp_result~0_combout\);

-- Location: LCCOMB_X18_Y11_N12
\nios|E_cmp_result~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_cmp_result~4_combout\ = (\nios|R_compare_op\(1) & ((\nios|R_compare_op\(0) & (\nios|E_cmp_result~3_combout\)) # (!\nios|R_compare_op\(0) & ((\nios|E_cmp_result~0_combout\))))) # (!\nios|R_compare_op\(1) & ((\nios|R_compare_op\(0) & 
-- ((!\nios|E_cmp_result~0_combout\))) # (!\nios|R_compare_op\(0) & (!\nios|E_cmp_result~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101111010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_compare_op\(1),
	datab => \nios|E_cmp_result~3_combout\,
	datac => \nios|R_compare_op\(0),
	datad => \nios|E_cmp_result~0_combout\,
	combout => \nios|E_cmp_result~4_combout\);

-- Location: FF_X18_Y11_N13
\nios|W_cmp_result\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_cmp_result~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|W_cmp_result~q\);

-- Location: LCCOMB_X18_Y12_N10
\nios|D_ctrl_uncond_cti_non_br~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_ctrl_uncond_cti_non_br~0_combout\ = (!\nios|D_iw\(16) & (\nios|D_iw\(11) & ((\nios|D_iw\(15)) # (\nios|D_iw\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(15),
	datab => \nios|D_iw\(16),
	datac => \nios|D_iw\(11),
	datad => \nios|D_iw\(13),
	combout => \nios|D_ctrl_uncond_cti_non_br~0_combout\);

-- Location: LCCOMB_X18_Y13_N22
\nios|D_ctrl_uncond_cti_non_br~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_ctrl_uncond_cti_non_br~1_combout\ = (\nios|D_ctrl_jmp_direct~0_combout\) # (((\nios|Equal101~0_combout\ & \nios|D_ctrl_uncond_cti_non_br~0_combout\)) # (!\nios|D_ctrl_force_src2_zero~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_ctrl_jmp_direct~0_combout\,
	datab => \nios|Equal101~0_combout\,
	datac => \nios|D_ctrl_uncond_cti_non_br~0_combout\,
	datad => \nios|D_ctrl_force_src2_zero~2_combout\,
	combout => \nios|D_ctrl_uncond_cti_non_br~1_combout\);

-- Location: FF_X18_Y13_N23
\nios|R_ctrl_uncond_cti_non_br\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|D_ctrl_uncond_cti_non_br~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|R_ctrl_uncond_cti_non_br~q\);

-- Location: LCCOMB_X18_Y11_N10
\nios|F_pc_sel_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_pc_sel_nxt~0_combout\ = (\nios|R_ctrl_uncond_cti_non_br~q\) # ((\nios|W_cmp_result~q\ & \nios|R_ctrl_br~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_cmp_result~q\,
	datab => \nios|R_ctrl_uncond_cti_non_br~q\,
	datac => \nios|R_ctrl_br~q\,
	combout => \nios|F_pc_sel_nxt~0_combout\);

-- Location: LCCOMB_X22_Y7_N20
\nios|F_pc_sel_nxt.10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_pc_sel_nxt.10~0_combout\ = (!\nios|R_ctrl_exception~q\ & (!\nios|R_ctrl_break~q\ & \nios|F_pc_sel_nxt~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_ctrl_exception~q\,
	datab => \nios|R_ctrl_break~q\,
	datac => \nios|F_pc_sel_nxt~0_combout\,
	combout => \nios|F_pc_sel_nxt.10~0_combout\);

-- Location: FF_X22_Y8_N3
\nios|F_pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|F_pc[4]~6_combout\,
	asdata => \nios|F_pc_plus_one[4]~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios|ALT_INV_W_status_reg_pie_inst_nxt~4_combout\,
	sload => \nios|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \nios|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|F_pc\(4));

-- Location: LCCOMB_X26_Y14_N12
\mm_interconnect_0|cmd_xbar_mux|src_data[42]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_data\(42) = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & ((\nios|F_pc\(4)) # ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios|W_alu_result\(6))))) # (!\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & 
-- (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & (\nios|W_alu_result\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \nios|W_alu_result\(6),
	datad => \nios|F_pc\(4),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_data\(42));

-- Location: FF_X26_Y14_N13
\nios|the_Nios_Nios_nios2_oci|address[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_data\(42),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|address\(4));

-- Location: LCCOMB_X26_Y14_N20
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_addr[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_addr[4]~4_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(6)))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & (\nios|the_Nios_Nios_nios2_oci|address\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|address\(4),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(6),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_addr[4]~4_combout\);

-- Location: LCCOMB_X25_Y16_N22
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~33_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(31))))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28) & ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(31),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~33_combout\);

-- Location: FF_X25_Y16_N23
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~33_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(28));

-- Location: LCCOMB_X25_Y19_N22
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~18_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(28) & 
-- (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(37)) # (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(28),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(37),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~18_combout\);

-- Location: FF_X25_Y19_N23
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~18_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(28));

-- Location: LCCOMB_X26_Y19_N22
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~57_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(28)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(28),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(28),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~57_combout\);

-- Location: LCCOMB_X26_Y19_N6
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~58_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~57_combout\ & 
-- (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(30))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~19_combout\))) # (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~57_combout\ & 
-- (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~57_combout\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~19_combout\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(30),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~58_combout\);

-- Location: FF_X26_Y19_N7
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~58_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[20]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(29));

-- Location: LCCOMB_X25_Y19_N20
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~12_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(27) & 
-- (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(37)) # (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(27),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(37),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~12_combout\);

-- Location: FF_X25_Y19_N21
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~12_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(27));

-- Location: LCCOMB_X26_Y19_N24
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~45_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(27)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(27),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(27),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~45_combout\);

-- Location: LCCOMB_X26_Y19_N26
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~46_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(29) & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\) # 
-- ((!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~19_combout\ & \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~45_combout\)))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(29) & (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~19_combout\ & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(29),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~19_combout\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~45_combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~46_combout\);

-- Location: FF_X26_Y19_N27
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~46_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[20]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(28));

-- Location: FF_X26_Y18_N9
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(28),
	sload => VCC,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(28));

-- Location: LCCOMB_X26_Y17_N18
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[2]~4_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(4) & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[1]~3\ $ (GND))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(4) & (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[1]~3\ & VCC))
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[2]~5\ = CARRY((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(4) & !\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[1]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(4),
	datad => VCC,
	cin => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[1]~3\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[2]~4_combout\,
	cout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[2]~5\);

-- Location: LCCOMB_X26_Y18_N26
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg~1_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[2]~4_combout\))) # (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(28),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[2]~4_combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg~1_combout\);

-- Location: FF_X26_Y18_N27
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg~1_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(4));

-- Location: LCCOMB_X26_Y17_N12
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg~8_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[3]~6_combout\)) # (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[3]~6_combout\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(29),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg~8_combout\);

-- Location: FF_X26_Y17_N13
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg~8_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(5));

-- Location: LCCOMB_X26_Y14_N26
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_addr[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_addr[3]~3_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(5)))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & (\nios|the_Nios_Nios_nios2_oci|address\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|address\(3),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(5),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_addr[3]~3_combout\);

-- Location: LCCOMB_X26_Y16_N2
\nios|the_Nios_Nios_nios2_oci|readdata~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|readdata~30_combout\ = (\nios|the_Nios_Nios_nios2_oci|address\(8) & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0_combout\ & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(31))))) # (!\nios|the_Nios_Nios_nios2_oci|address\(8) & 
-- (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0_combout\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(31),
	datad => \nios|the_Nios_Nios_nios2_oci|address\(8),
	combout => \nios|the_Nios_Nios_nios2_oci|readdata~30_combout\);

-- Location: FF_X26_Y16_N3
\nios|the_Nios_Nios_nios2_oci|readdata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|readdata~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|readdata\(30));

-- Location: FF_X24_Y9_N9
\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|the_Nios_Nios_nios2_oci|readdata\(30),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(30));

-- Location: LCCOMB_X24_Y9_N10
\nios|F_iw[30]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_iw[30]~52_combout\ = (\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & (\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(30) & 
-- \mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datab => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(30),
	datac => \mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \nios|F_iw[30]~52_combout\);

-- Location: LCCOMB_X24_Y9_N30
\nios|F_iw[30]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_iw[30]~53_combout\ = (\nios|D_iw[29]~1_combout\ & ((\nios|F_iw[30]~52_combout\) # ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result30w~1_combout\ & \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|F_iw[30]~52_combout\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result30w~1_combout\,
	datac => \nios|D_iw[29]~1_combout\,
	datad => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \nios|F_iw[30]~53_combout\);

-- Location: FF_X24_Y9_N31
\nios|D_iw[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|F_iw[30]~53_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|D_iw\(30));

-- Location: LCCOMB_X22_Y13_N22
\nios|E_src1[10]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_src1[10]~6_combout\ = (\nios|R_src1~34_combout\ & (\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(10))) # (!\nios|R_src1~34_combout\ & ((\nios|D_iw\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(10),
	datab => \nios|D_iw\(14),
	datad => \nios|R_src1~34_combout\,
	combout => \nios|E_src1[10]~6_combout\);

-- Location: FF_X22_Y13_N23
\nios|E_src1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_src1[10]~6_combout\,
	asdata => \nios|F_pc_plus_one[8]~16_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|R_src1~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_src1\(10));

-- Location: LCCOMB_X22_Y13_N16
\nios|E_logic_result[10]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_logic_result[10]~8_combout\ = (\nios|E_src2\(10) & (\nios|R_logic_op\(1) $ (((\nios|E_src1\(10) & \nios|R_logic_op\(0)))))) # (!\nios|E_src2\(10) & ((\nios|R_logic_op\(1) & (\nios|E_src1\(10))) # (!\nios|R_logic_op\(1) & (!\nios|E_src1\(10) & 
-- !\nios|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_logic_op\(1),
	datab => \nios|E_src2\(10),
	datac => \nios|E_src1\(10),
	datad => \nios|R_logic_op\(0),
	combout => \nios|E_logic_result[10]~8_combout\);

-- Location: LCCOMB_X22_Y9_N16
\nios|W_alu_result[10]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_alu_result[10]~6_combout\ = (\nios|R_ctrl_logic~q\ & (\nios|E_logic_result[10]~8_combout\)) # (!\nios|R_ctrl_logic~q\ & ((\nios|F_pc[8]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_logic_result[10]~8_combout\,
	datab => \nios|R_ctrl_logic~q\,
	datad => \nios|F_pc[8]~10_combout\,
	combout => \nios|W_alu_result[10]~6_combout\);

-- Location: FF_X22_Y9_N17
\nios|W_alu_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|W_alu_result[10]~6_combout\,
	asdata => \nios|E_shift_rot_result\(10),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios|W_alu_result[6]~17_combout\,
	sload => \nios|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|W_alu_result\(10));

-- Location: LCCOMB_X23_Y13_N22
\mm_interconnect_0|cmd_xbar_mux_001|src_data[46]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) = (\nios|W_alu_result\(10) & ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1)) # ((\nios|F_pc\(8) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0))))) # (!\nios|W_alu_result\(10) & 
-- (\nios|F_pc\(8) & (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_alu_result\(10),
	datab => \nios|F_pc\(8),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46));

-- Location: LCCOMB_X16_Y8_N20
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2834w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2834w[0]~0_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)) # 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a61\)) # 
-- (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a61\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a29\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2834w[0]~0_combout\);

-- Location: LCCOMB_X16_Y8_N6
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result29w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result29w~0_combout\ = ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a125\))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a93\))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a93\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a125\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result29w~0_combout\);

-- Location: LCCOMB_X16_Y8_N0
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result29w~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result29w~1_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a157\)) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2834w[0]~0_combout\ & \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result29w~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a157\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2834w[0]~0_combout\,
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result29w~0_combout\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result29w~1_combout\);

-- Location: LCCOMB_X18_Y9_N12
\nios|F_iw[29]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_iw[29]~50_combout\ = (\mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & 
-- \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datad => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(29),
	combout => \nios|F_iw[29]~50_combout\);

-- Location: LCCOMB_X18_Y9_N16
\nios|F_iw[29]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_iw[29]~51_combout\ = (\nios|D_iw[29]~1_combout\ & ((\nios|F_iw[29]~50_combout\) # ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result29w~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw[29]~1_combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result29w~1_combout\,
	datad => \nios|F_iw[29]~50_combout\,
	combout => \nios|F_iw[29]~51_combout\);

-- Location: FF_X18_Y9_N17
\nios|D_iw[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|F_iw[29]~51_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|D_iw\(29));

-- Location: LCCOMB_X22_Y13_N0
\nios|E_src1[9]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_src1[9]~7_combout\ = (\nios|R_src1~34_combout\ & ((\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(9)))) # (!\nios|R_src1~34_combout\ & (\nios|D_iw\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(13),
	datab => \nios|R_src1~34_combout\,
	datad => \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(9),
	combout => \nios|E_src1[9]~7_combout\);

-- Location: FF_X22_Y13_N1
\nios|E_src1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_src1[9]~7_combout\,
	asdata => \nios|F_pc_plus_one[7]~14_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|R_src1~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_src1\(9));

-- Location: LCCOMB_X23_Y13_N16
\nios|F_pc[7]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_pc[7]~9_combout\ = (\nios|E_alu_sub~q\ & ((\nios|Add1~18_combout\))) # (!\nios|E_alu_sub~q\ & (\nios|Add2~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_alu_sub~q\,
	datab => \nios|Add2~18_combout\,
	datad => \nios|Add1~18_combout\,
	combout => \nios|F_pc[7]~9_combout\);

-- Location: FF_X23_Y13_N17
\nios|F_pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|F_pc[7]~9_combout\,
	asdata => \nios|F_pc_plus_one[7]~14_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios|ALT_INV_W_status_reg_pie_inst_nxt~4_combout\,
	sload => \nios|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \nios|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|F_pc\(7));

-- Location: LCCOMB_X23_Y13_N4
\mm_interconnect_0|cmd_xbar_mux_001|src_data[45]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & ((\nios|W_alu_result\(9)) # ((\nios|F_pc\(7) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0))))) # 
-- (!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & (\nios|F_pc\(7) & (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datab => \nios|F_pc\(7),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datad => \nios|W_alu_result\(9),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45));

-- Location: LCCOMB_X21_Y13_N8
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result28w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result28w~0_combout\ = ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a124\))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a92\))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a92\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a124\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result28w~0_combout\);

-- Location: LCCOMB_X21_Y13_N6
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2786w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2786w[0]~0_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)) # 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a60\))) # 
-- (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a28\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a28\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a60\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2786w[0]~0_combout\);

-- Location: LCCOMB_X21_Y13_N26
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result28w~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result28w~1_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a156\)))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result28w~0_combout\ & ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2786w[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2),
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result28w~0_combout\,
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a156\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2786w[0]~0_combout\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result28w~1_combout\);

-- Location: LCCOMB_X21_Y13_N12
\nios|F_iw[28]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_iw[28]~48_combout\ = (\mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & 
-- \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datad => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(28),
	combout => \nios|F_iw[28]~48_combout\);

-- Location: LCCOMB_X21_Y13_N16
\nios|F_iw[28]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_iw[28]~49_combout\ = (\nios|D_iw[29]~1_combout\ & ((\nios|F_iw[28]~48_combout\) # ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result28w~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw[29]~1_combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result28w~1_combout\,
	datad => \nios|F_iw[28]~48_combout\,
	combout => \nios|F_iw[28]~49_combout\);

-- Location: FF_X21_Y13_N17
\nios|D_iw[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|F_iw[28]~49_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|D_iw\(28));

-- Location: LCCOMB_X18_Y12_N4
\nios|E_src1[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_src1[8]~8_combout\ = (\nios|R_src1~34_combout\ & (\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(8))) # (!\nios|R_src1~34_combout\ & ((\nios|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(8),
	datab => \nios|R_src1~34_combout\,
	datad => \nios|D_iw\(12),
	combout => \nios|E_src1[8]~8_combout\);

-- Location: FF_X18_Y12_N5
\nios|E_src1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_src1[8]~8_combout\,
	asdata => \nios|F_pc_plus_one[6]~12_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|R_src1~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_src1\(8));

-- Location: LCCOMB_X23_Y13_N26
\nios|F_pc[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_pc[6]~8_combout\ = (\nios|E_alu_sub~q\ & (\nios|Add1~16_combout\)) # (!\nios|E_alu_sub~q\ & ((\nios|Add2~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_alu_sub~q\,
	datab => \nios|Add1~16_combout\,
	datad => \nios|Add2~16_combout\,
	combout => \nios|F_pc[6]~8_combout\);

-- Location: FF_X23_Y13_N27
\nios|F_pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|F_pc[6]~8_combout\,
	asdata => \nios|F_pc_plus_one[6]~12_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios|ALT_INV_W_status_reg_pie_inst_nxt~4_combout\,
	sload => \nios|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \nios|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|F_pc\(6));

-- Location: LCCOMB_X23_Y13_N18
\mm_interconnect_0|cmd_xbar_mux_001|src_data[44]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) = (\nios|F_pc\(6) & ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)) # ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios|W_alu_result\(8))))) # (!\nios|F_pc\(6) & 
-- (((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios|W_alu_result\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|F_pc\(6),
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios|W_alu_result\(8),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44));

-- Location: LCCOMB_X16_Y7_N10
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result27w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result27w~0_combout\ = ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a123\))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a91\))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a91\,
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a123\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result27w~0_combout\);

-- Location: LCCOMB_X16_Y7_N16
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2738w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2738w[0]~0_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)) # 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a59\))) # 
-- (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a27\,
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a59\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2738w[0]~0_combout\);

-- Location: LCCOMB_X16_Y7_N28
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result27w~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result27w~1_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a155\)))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result27w~0_combout\ & ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2738w[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result27w~0_combout\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a155\,
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2738w[0]~0_combout\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result27w~1_combout\);

-- Location: LCCOMB_X18_Y9_N0
\nios|F_iw[27]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_iw[27]~46_combout\ = (\mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(27) & 
-- \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(27),
	datac => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	combout => \nios|F_iw[27]~46_combout\);

-- Location: LCCOMB_X18_Y9_N30
\nios|F_iw[27]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_iw[27]~47_combout\ = (\nios|D_iw[29]~1_combout\ & ((\nios|F_iw[27]~46_combout\) # ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result27w~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw[29]~1_combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result27w~1_combout\,
	datad => \nios|F_iw[27]~46_combout\,
	combout => \nios|F_iw[27]~47_combout\);

-- Location: FF_X18_Y9_N31
\nios|D_iw[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|F_iw[27]~47_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|D_iw\(27));

-- Location: LCCOMB_X19_Y11_N20
\nios|E_src1[4]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_src1[4]~12_combout\ = (\nios|R_src1~34_combout\ & ((\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(4)))) # (!\nios|R_src1~34_combout\ & (\nios|D_iw\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(8),
	datab => \nios|R_src1~34_combout\,
	datad => \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(4),
	combout => \nios|E_src1[4]~12_combout\);

-- Location: FF_X19_Y11_N21
\nios|E_src1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_src1[4]~12_combout\,
	asdata => \nios|F_pc_plus_one[2]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|R_src1~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_src1\(4));

-- Location: LCCOMB_X22_Y8_N30
\nios|F_pc[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_pc[2]~5_combout\ = (\nios|E_alu_sub~q\ & (\nios|Add1~8_combout\)) # (!\nios|E_alu_sub~q\ & ((\nios|Add2~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|Add1~8_combout\,
	datab => \nios|E_alu_sub~q\,
	datad => \nios|Add2~8_combout\,
	combout => \nios|F_pc[2]~5_combout\);

-- Location: FF_X22_Y8_N31
\nios|F_pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|F_pc[2]~5_combout\,
	asdata => \nios|F_pc_plus_one[2]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios|ALT_INV_W_status_reg_pie_inst_nxt~4_combout\,
	sload => \nios|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \nios|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|F_pc\(2));

-- Location: LCCOMB_X26_Y14_N0
\mm_interconnect_0|cmd_xbar_mux|src_data[40]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_data\(40) = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & ((\nios|F_pc\(2)) # ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios|W_alu_result\(4))))) # (!\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & 
-- (((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios|W_alu_result\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datab => \nios|F_pc\(2),
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios|W_alu_result\(4),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_data\(40));

-- Location: FF_X26_Y14_N1
\nios|the_Nios_Nios_nios2_oci|address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_data\(40),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|address\(2));

-- Location: LCCOMB_X26_Y14_N16
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_addr[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_addr[2]~2_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(4)))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & (\nios|the_Nios_Nios_nios2_oci|address\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\,
	datab => \nios|the_Nios_Nios_nios2_oci|address\(2),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(4),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_addr[2]~2_combout\);

-- Location: LCCOMB_X26_Y16_N26
\nios|the_Nios_Nios_nios2_oci|readdata~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|readdata~11_combout\ = (\nios|the_Nios_Nios_nios2_oci|address\(8) & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0_combout\ & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(31))))) # (!\nios|the_Nios_Nios_nios2_oci|address\(8) & 
-- (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0_combout\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(31),
	datad => \nios|the_Nios_Nios_nios2_oci|address\(8),
	combout => \nios|the_Nios_Nios_nios2_oci|readdata~11_combout\);

-- Location: FF_X26_Y16_N27
\nios|the_Nios_Nios_nios2_oci|readdata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|readdata~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|readdata\(24));

-- Location: FF_X18_Y9_N7
\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|the_Nios_Nios_nios2_oci|readdata\(24),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(24));

-- Location: LCCOMB_X18_Y9_N8
\nios|F_iw[24]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_iw[24]~24_combout\ = (\mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & 
-- \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datad => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(24),
	combout => \nios|F_iw[24]~24_combout\);

-- Location: LCCOMB_X18_Y9_N18
\nios|F_iw[24]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_iw[24]~25_combout\ = (\nios|D_iw[29]~1_combout\ & ((\nios|F_iw[24]~24_combout\) # ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result24w~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw[29]~1_combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \nios|F_iw[24]~24_combout\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result24w~1_combout\,
	combout => \nios|F_iw[24]~25_combout\);

-- Location: FF_X18_Y9_N19
\nios|D_iw[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|F_iw[24]~25_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|D_iw\(24));

-- Location: LCCOMB_X22_Y13_N24
\nios|R_src2_lo[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|R_src2_lo[7]~8_combout\ = (!\nios|R_src2_lo~0_combout\ & ((\nios|R_src2_use_imm~q\ & (\nios|D_iw\(13))) # (!\nios|R_src2_use_imm~q\ & ((\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_src2_lo~0_combout\,
	datab => \nios|R_src2_use_imm~q\,
	datac => \nios|D_iw\(13),
	datad => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	combout => \nios|R_src2_lo[7]~8_combout\);

-- Location: FF_X22_Y13_N25
\nios|E_src2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|R_src2_lo[7]~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_src2\(7));

-- Location: LCCOMB_X22_Y8_N16
\nios|F_pc[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_pc[5]~7_combout\ = (\nios|E_alu_sub~q\ & ((\nios|Add1~14_combout\))) # (!\nios|E_alu_sub~q\ & (\nios|Add2~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|Add2~14_combout\,
	datab => \nios|E_alu_sub~q\,
	datad => \nios|Add1~14_combout\,
	combout => \nios|F_pc[5]~7_combout\);

-- Location: LCCOMB_X23_Y10_N8
\nios|W_alu_result[7]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_alu_result[7]~9_combout\ = (\nios|R_ctrl_logic~q\ & ((\nios|E_logic_result[7]~0_combout\))) # (!\nios|R_ctrl_logic~q\ & (\nios|F_pc[5]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_ctrl_logic~q\,
	datab => \nios|F_pc[5]~7_combout\,
	datad => \nios|E_logic_result[7]~0_combout\,
	combout => \nios|W_alu_result[7]~9_combout\);

-- Location: FF_X23_Y10_N9
\nios|W_alu_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|W_alu_result[7]~9_combout\,
	asdata => \nios|E_shift_rot_result\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios|W_alu_result[6]~17_combout\,
	sload => \nios|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|W_alu_result\(7));

-- Location: LCCOMB_X23_Y13_N24
\mm_interconnect_0|cmd_xbar_mux_001|src_data[43]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) = (\nios|W_alu_result\(7) & ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1)) # ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & \nios|F_pc\(5))))) # (!\nios|W_alu_result\(7) & 
-- (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & ((\nios|F_pc\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_alu_result\(7),
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios|F_pc\(5),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(43));

-- Location: LCCOMB_X23_Y9_N2
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result12w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result12w~0_combout\ = ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a108\))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a76\))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a76\,
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a108\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result12w~0_combout\);

-- Location: LCCOMB_X23_Y9_N0
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2018w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2018w[0]~0_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)) # 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a44\)) # 
-- (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a44\,
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a12\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2018w[0]~0_combout\);

-- Location: LCCOMB_X23_Y9_N20
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result12w~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result12w~1_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a140\)))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result12w~0_combout\ & ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2018w[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2),
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result12w~0_combout\,
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a140\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2018w[0]~0_combout\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result12w~1_combout\);

-- Location: LCCOMB_X21_Y13_N28
\nios|F_iw[12]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_iw[12]~9_combout\ = (\mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(12) & 
-- \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(12),
	datad => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	combout => \nios|F_iw[12]~9_combout\);

-- Location: LCCOMB_X21_Y13_N24
\nios|F_iw[12]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_iw[12]~10_combout\ = (\nios|D_iw[29]~1_combout\ & ((\nios|F_iw[12]~9_combout\) # ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result12w~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw[29]~1_combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result12w~1_combout\,
	datad => \nios|F_iw[12]~9_combout\,
	combout => \nios|F_iw[12]~10_combout\);

-- Location: FF_X21_Y13_N25
\nios|D_iw[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|F_iw[12]~10_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|D_iw\(12));

-- Location: LCCOMB_X17_Y14_N0
\nios|R_src2_lo[6]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|R_src2_lo[6]~7_combout\ = (!\nios|R_src2_lo~0_combout\ & ((\nios|R_src2_use_imm~q\ & (\nios|D_iw\(12))) # (!\nios|R_src2_use_imm~q\ & ((\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(12),
	datab => \nios|R_src2_lo~0_combout\,
	datac => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	datad => \nios|R_src2_use_imm~q\,
	combout => \nios|R_src2_lo[6]~7_combout\);

-- Location: FF_X17_Y14_N1
\nios|E_src2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|R_src2_lo[6]~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_src2\(6));

-- Location: LCCOMB_X22_Y8_N2
\nios|F_pc[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_pc[4]~6_combout\ = (\nios|E_alu_sub~q\ & (\nios|Add1~12_combout\)) # (!\nios|E_alu_sub~q\ & ((\nios|Add2~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|Add1~12_combout\,
	datab => \nios|E_alu_sub~q\,
	datad => \nios|Add2~12_combout\,
	combout => \nios|F_pc[4]~6_combout\);

-- Location: LCCOMB_X23_Y10_N10
\nios|W_alu_result[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_alu_result[6]~10_combout\ = (\nios|R_ctrl_logic~q\ & ((\nios|E_logic_result[6]~1_combout\))) # (!\nios|R_ctrl_logic~q\ & (\nios|F_pc[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_ctrl_logic~q\,
	datab => \nios|F_pc[4]~6_combout\,
	datad => \nios|E_logic_result[6]~1_combout\,
	combout => \nios|W_alu_result[6]~10_combout\);

-- Location: FF_X23_Y10_N11
\nios|W_alu_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|W_alu_result[6]~10_combout\,
	asdata => \nios|E_shift_rot_result\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios|W_alu_result[6]~17_combout\,
	sload => \nios|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|W_alu_result\(6));

-- Location: LCCOMB_X22_Y14_N28
\mm_interconnect_0|cmd_xbar_mux_001|src_data[42]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & ((\nios|F_pc\(4)) # ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios|W_alu_result\(6))))) # 
-- (!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & (\nios|W_alu_result\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \nios|W_alu_result\(6),
	datad => \nios|F_pc\(4),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42));

-- Location: LCCOMB_X24_Y10_N10
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result10w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result10w~0_combout\ = ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a106\)) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a74\)))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a106\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a74\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result10w~0_combout\);

-- Location: LCCOMB_X24_Y10_N0
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1922w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1922w[0]~0_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)) # 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a42\)) # 
-- (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a10\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a42\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a10\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1922w[0]~0_combout\);

-- Location: LCCOMB_X24_Y10_N20
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result10w~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result10w~1_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a138\)))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result10w~0_combout\ & ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1922w[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result10w~0_combout\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a138\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1922w[0]~0_combout\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result10w~1_combout\);

-- Location: LCCOMB_X16_Y9_N18
\nios|F_iw[10]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_iw[10]~6_combout\ = (\mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(10) & 
-- \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(10),
	datad => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	combout => \nios|F_iw[10]~6_combout\);

-- Location: LCCOMB_X16_Y9_N8
\nios|F_iw[10]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_iw[10]~7_combout\ = (\nios|D_iw[29]~1_combout\ & ((\nios|F_iw[10]~6_combout\) # ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result10w~1_combout\ & \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result10w~1_combout\,
	datab => \nios|D_iw[29]~1_combout\,
	datac => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \nios|F_iw[10]~6_combout\,
	combout => \nios|F_iw[10]~7_combout\);

-- Location: FF_X16_Y9_N9
\nios|D_iw[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|F_iw[10]~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|D_iw\(10));

-- Location: LCCOMB_X21_Y17_N16
\nios|R_src2_lo[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|R_src2_lo[4]~5_combout\ = (!\nios|R_src2_lo~0_combout\ & ((\nios|R_src2_use_imm~q\ & (\nios|D_iw\(10))) # (!\nios|R_src2_use_imm~q\ & ((\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(10),
	datab => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	datac => \nios|R_src2_use_imm~q\,
	datad => \nios|R_src2_lo~0_combout\,
	combout => \nios|R_src2_lo[4]~5_combout\);

-- Location: FF_X21_Y17_N17
\nios|E_src2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|R_src2_lo[4]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_src2\(4));

-- Location: LCCOMB_X21_Y12_N14
\nios|E_logic_result[4]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_logic_result[4]~11_combout\ = (\nios|E_src2\(4) & (\nios|R_logic_op\(1) $ (((\nios|E_src1\(4) & \nios|R_logic_op\(0)))))) # (!\nios|E_src2\(4) & ((\nios|E_src1\(4) & ((\nios|R_logic_op\(1)))) # (!\nios|E_src1\(4) & (!\nios|R_logic_op\(0) & 
-- !\nios|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src2\(4),
	datab => \nios|E_src1\(4),
	datac => \nios|R_logic_op\(0),
	datad => \nios|R_logic_op\(1),
	combout => \nios|E_logic_result[4]~11_combout\);

-- Location: LCCOMB_X22_Y9_N14
\nios|W_alu_result[4]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_alu_result[4]~12_combout\ = (\nios|R_ctrl_logic~q\ & (\nios|E_logic_result[4]~11_combout\)) # (!\nios|R_ctrl_logic~q\ & ((\nios|F_pc[2]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_logic_result[4]~11_combout\,
	datab => \nios|R_ctrl_logic~q\,
	datad => \nios|F_pc[2]~5_combout\,
	combout => \nios|W_alu_result[4]~12_combout\);

-- Location: FF_X22_Y9_N15
\nios|W_alu_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|W_alu_result[4]~12_combout\,
	asdata => \nios|E_shift_rot_result\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios|W_alu_result[6]~17_combout\,
	sload => \nios|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|W_alu_result\(4));

-- Location: LCCOMB_X22_Y14_N10
\mm_interconnect_0|cmd_xbar_mux_001|src_data[40]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) = (\nios|W_alu_result\(4) & ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1)) # ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & \nios|F_pc\(2))))) # (!\nios|W_alu_result\(4) & 
-- (((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & \nios|F_pc\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_alu_result\(4),
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datad => \nios|F_pc\(2),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(40));

-- Location: LCCOMB_X16_Y8_N2
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result23w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result23w~0_combout\ = ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a119\)) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a87\)))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a119\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a87\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result23w~0_combout\);

-- Location: LCCOMB_X16_Y8_N16
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2546w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2546w[0]~0_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)) # 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a55\)) # 
-- (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a55\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a23\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2546w[0]~0_combout\);

-- Location: LCCOMB_X16_Y8_N4
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result23w~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result23w~1_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a151\)) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result23w~0_combout\ & \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2546w[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a151\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result23w~0_combout\,
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2546w[0]~0_combout\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result23w~1_combout\);

-- Location: LCCOMB_X18_Y9_N20
\nios|F_iw[23]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_iw[23]~22_combout\ = (\mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & 
-- \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datad => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(23),
	combout => \nios|F_iw[23]~22_combout\);

-- Location: LCCOMB_X18_Y9_N24
\nios|F_iw[23]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_iw[23]~23_combout\ = (\nios|D_iw[29]~1_combout\ & ((\nios|F_iw[23]~22_combout\) # ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result23w~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw[29]~1_combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result23w~1_combout\,
	datad => \nios|F_iw[23]~22_combout\,
	combout => \nios|F_iw[23]~23_combout\);

-- Location: FF_X18_Y9_N25
\nios|D_iw[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|F_iw[23]~23_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|D_iw\(23));

-- Location: FF_X14_Y12_N19
\nios|d_writedata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|d_writedata[24]~feeder_combout\,
	asdata => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(24),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|d_writedata\(24));

-- Location: LCCOMB_X25_Y15_N4
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~11_combout\ = (\nios|d_writedata\(24) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|d_writedata\(24),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~11_combout\);

-- Location: LCCOMB_X16_Y7_N6
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result26w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result26w~0_combout\ = ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a122\))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a90\))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a90\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a122\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result26w~0_combout\);

-- Location: LCCOMB_X16_Y7_N12
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2690w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2690w[0]~0_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)) # 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a58\)) # 
-- (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a26\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a58\,
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a26\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2690w[0]~0_combout\);

-- Location: LCCOMB_X16_Y7_N24
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result26w~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result26w~1_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a154\)))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result26w~0_combout\ & ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2690w[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result26w~0_combout\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a154\,
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2690w[0]~0_combout\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result26w~1_combout\);

-- Location: LCCOMB_X17_Y9_N22
\nios|F_iw[26]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_iw[26]~28_combout\ = (\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & (\mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datac => \mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(26),
	combout => \nios|F_iw[26]~28_combout\);

-- Location: LCCOMB_X17_Y9_N30
\nios|F_iw[26]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_iw[26]~29_combout\ = (\nios|D_iw[29]~1_combout\ & ((\nios|F_iw[26]~28_combout\) # ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result26w~1_combout\ & \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw[29]~1_combout\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result26w~1_combout\,
	datac => \nios|F_iw[26]~28_combout\,
	datad => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \nios|F_iw[26]~29_combout\);

-- Location: FF_X17_Y9_N31
\nios|D_iw[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|F_iw[26]~29_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|D_iw\(26));

-- Location: LCCOMB_X16_Y12_N22
\nios|D_dst_regnum[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_dst_regnum[4]~9_combout\ = (\nios|D_dst_regnum[0]~0_combout\) # ((\nios|D_ctrl_b_is_dst~combout\ & (\nios|D_iw\(26))) # (!\nios|D_ctrl_b_is_dst~combout\ & ((\nios|D_iw\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_dst_regnum[0]~0_combout\,
	datab => \nios|D_ctrl_b_is_dst~combout\,
	datac => \nios|D_iw\(26),
	datad => \nios|D_iw\(21),
	combout => \nios|D_dst_regnum[4]~9_combout\);

-- Location: FF_X16_Y12_N23
\nios|R_dst_regnum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|D_dst_regnum[4]~9_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|R_dst_regnum\(4));

-- Location: LCCOMB_X19_Y11_N22
\nios|E_src1[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_src1[2]~14_combout\ = (\nios|R_src1~34_combout\ & (\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(2))) # (!\nios|R_src1~34_combout\ & ((\nios|D_iw\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(2),
	datab => \nios|D_iw\(6),
	datad => \nios|R_src1~34_combout\,
	combout => \nios|E_src1[2]~14_combout\);

-- Location: FF_X19_Y11_N23
\nios|E_src1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_src1[2]~14_combout\,
	asdata => \nios|F_pc_plus_one[0]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|R_src1~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_src1\(2));

-- Location: LCCOMB_X22_Y8_N18
\nios|F_pc[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_pc[0]~3_combout\ = (\nios|E_alu_sub~q\ & ((\nios|Add1~4_combout\))) # (!\nios|E_alu_sub~q\ & (\nios|Add2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|Add2~4_combout\,
	datab => \nios|E_alu_sub~q\,
	datad => \nios|Add1~4_combout\,
	combout => \nios|F_pc[0]~3_combout\);

-- Location: FF_X22_Y8_N19
\nios|F_pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|F_pc[0]~3_combout\,
	asdata => \nios|F_pc_plus_one[0]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios|ALT_INV_W_status_reg_pie_inst_nxt~4_combout\,
	sload => \nios|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \nios|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|F_pc\(0));

-- Location: LCCOMB_X23_Y13_N14
\mm_interconnect_0|cmd_xbar_mux_001|src_data[38]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38) = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & ((\nios|W_alu_result\(2)) # ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & \nios|F_pc\(0))))) # 
-- (!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & (\nios|F_pc\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datac => \nios|F_pc\(0),
	datad => \nios|W_alu_result\(2),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

-- Location: LCCOMB_X23_Y9_N10
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result20w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result20w~0_combout\ = ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a116\)) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a84\)))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a116\,
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a84\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result20w~0_combout\);

-- Location: LCCOMB_X23_Y9_N16
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2402w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2402w[0]~0_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)) # 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a52\))) # 
-- (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a20\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a20\,
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a52\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2402w[0]~0_combout\);

-- Location: LCCOMB_X23_Y9_N12
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result20w~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result20w~1_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a148\)))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result20w~0_combout\ & (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2402w[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result20w~0_combout\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2402w[0]~0_combout\,
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a148\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2),
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result20w~1_combout\);

-- Location: LCCOMB_X21_Y16_N6
\mm_interconnect_0|rsp_xbar_mux|src_payload~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux|src_payload~9_combout\ = (\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & (\mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datab => \mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(20),
	combout => \mm_interconnect_0|rsp_xbar_mux|src_payload~9_combout\);

-- Location: LCCOMB_X21_Y14_N14
\nios|F_iw[20]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_iw[20]~42_combout\ = ((\mm_interconnect_0|rsp_xbar_mux|src_payload~9_combout\) # ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result20w~1_combout\ & \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\))) # 
-- (!\nios|D_iw[29]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result20w~1_combout\,
	datab => \nios|D_iw[29]~1_combout\,
	datac => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \mm_interconnect_0|rsp_xbar_mux|src_payload~9_combout\,
	combout => \nios|F_iw[20]~42_combout\);

-- Location: FF_X21_Y14_N15
\nios|D_iw[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|F_iw[20]~42_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|D_iw\(20));

-- Location: LCCOMB_X16_Y12_N28
\nios|D_dst_regnum[3]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_dst_regnum[3]~8_combout\ = (\nios|D_dst_regnum[0]~0_combout\) # ((\nios|D_ctrl_b_is_dst~combout\ & ((\nios|D_iw\(25)))) # (!\nios|D_ctrl_b_is_dst~combout\ & (\nios|D_iw\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_dst_regnum[0]~0_combout\,
	datab => \nios|D_iw\(20),
	datac => \nios|D_ctrl_b_is_dst~combout\,
	datad => \nios|D_iw\(25),
	combout => \nios|D_dst_regnum[3]~8_combout\);

-- Location: FF_X16_Y12_N29
\nios|R_dst_regnum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|D_dst_regnum[3]~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|R_dst_regnum\(3));

-- Location: LCCOMB_X14_Y12_N0
\nios|d_writedata[24]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|d_writedata[24]~0_combout\ = (\nios|Equal131~0_combout\ & (\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(0))) # (!\nios|Equal131~0_combout\ & ((\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|Equal131~0_combout\,
	datac => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	datad => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	combout => \nios|d_writedata[24]~0_combout\);

-- Location: FF_X14_Y12_N1
\nios|d_writedata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|d_writedata[24]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|d_writedata\(8));

-- Location: LCCOMB_X26_Y15_N30
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~5_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios|d_writedata\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \nios|d_writedata\(8),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~5_combout\);

-- Location: LCCOMB_X24_Y13_N8
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2066w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2066w[0]~0_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)) # 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a45\))) # 
-- (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a13\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a45\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2066w[0]~0_combout\);

-- Location: LCCOMB_X24_Y13_N18
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result13w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result13w~0_combout\ = ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a109\))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a77\))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a77\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a109\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result13w~0_combout\);

-- Location: LCCOMB_X24_Y13_N12
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result13w~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result13w~1_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a141\)) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2066w[0]~0_combout\ & \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result13w~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2),
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a141\,
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2066w[0]~0_combout\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result13w~0_combout\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result13w~1_combout\);

-- Location: LCCOMB_X24_Y13_N6
\mm_interconnect_0|rsp_xbar_mux|src_payload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux|src_payload~0_combout\ = (\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & (\mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datac => \mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(13),
	combout => \mm_interconnect_0|rsp_xbar_mux|src_payload~0_combout\);

-- Location: LCCOMB_X24_Y13_N24
\nios|F_iw[13]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_iw[13]~8_combout\ = ((\mm_interconnect_0|rsp_xbar_mux|src_payload~0_combout\) # ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result13w~1_combout\ & \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\))) # 
-- (!\nios|D_iw[29]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result13w~1_combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \nios|D_iw[29]~1_combout\,
	datad => \mm_interconnect_0|rsp_xbar_mux|src_payload~0_combout\,
	combout => \nios|F_iw[13]~8_combout\);

-- Location: FF_X24_Y13_N25
\nios|D_iw[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|F_iw[13]~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|D_iw\(13));

-- Location: LCCOMB_X19_Y13_N28
\nios|D_ctrl_crst~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_ctrl_crst~2_combout\ = (\nios|D_iw\(15) & \nios|D_iw\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|D_iw\(15),
	datad => \nios|D_iw\(14),
	combout => \nios|D_ctrl_crst~2_combout\);

-- Location: LCCOMB_X19_Y13_N8
\nios|D_ctrl_crst~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_ctrl_crst~3_combout\ = (\nios|D_iw\(13) & (\nios|D_ctrl_crst~2_combout\ & (\nios|D_ctrl_crst~1_combout\ & \nios|D_iw\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(13),
	datab => \nios|D_ctrl_crst~2_combout\,
	datac => \nios|D_ctrl_crst~1_combout\,
	datad => \nios|D_iw\(16),
	combout => \nios|D_ctrl_crst~3_combout\);

-- Location: FF_X19_Y13_N9
\nios|R_ctrl_crst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|D_ctrl_crst~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|R_ctrl_crst~q\);

-- Location: LCCOMB_X21_Y15_N12
\nios|W_status_reg_pie_inst_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_status_reg_pie_inst_nxt~0_combout\ = (!\nios|R_ctrl_break~q\ & (!\nios|R_ctrl_crst~q\ & !\nios|R_ctrl_exception~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_ctrl_break~q\,
	datac => \nios|R_ctrl_crst~q\,
	datad => \nios|R_ctrl_exception~q\,
	combout => \nios|W_status_reg_pie_inst_nxt~0_combout\);

-- Location: LCCOMB_X19_Y13_N18
\nios|Equal101~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Equal101~4_combout\ = (\nios|D_iw\(14) & (\nios|D_iw\(11) & \nios|Equal101~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(14),
	datab => \nios|D_iw\(11),
	datac => \nios|Equal101~1_combout\,
	combout => \nios|Equal101~4_combout\);

-- Location: LCCOMB_X19_Y13_N20
\nios|Equal101~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Equal101~5_combout\ = (!\nios|D_iw\(14) & (\nios|D_iw\(11) & \nios|Equal101~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(14),
	datab => \nios|D_iw\(11),
	datac => \nios|Equal101~1_combout\,
	combout => \nios|Equal101~5_combout\);

-- Location: LCCOMB_X22_Y15_N16
\nios|Equal140~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Equal140~2_combout\ = (!\nios|D_iw\(6) & (\nios|D_iw\(7) & (!\nios|D_iw\(8) & \nios|R_ctrl_wrctl_inst~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(6),
	datab => \nios|D_iw\(7),
	datac => \nios|D_iw\(8),
	datad => \nios|R_ctrl_wrctl_inst~q\,
	combout => \nios|Equal140~2_combout\);

-- Location: LCCOMB_X21_Y15_N0
\nios|W_bstatus_reg_inst_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_bstatus_reg_inst_nxt~0_combout\ = (!\nios|R_ctrl_break~q\ & ((\nios|Equal140~2_combout\ & ((\nios|E_src1\(0)))) # (!\nios|Equal140~2_combout\ & (\nios|W_bstatus_reg~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_ctrl_break~q\,
	datab => \nios|W_bstatus_reg~q\,
	datac => \nios|E_src1\(0),
	datad => \nios|Equal140~2_combout\,
	combout => \nios|W_bstatus_reg_inst_nxt~0_combout\);

-- Location: LCCOMB_X21_Y15_N14
\nios|W_bstatus_reg_inst_nxt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_bstatus_reg_inst_nxt~1_combout\ = (\nios|W_bstatus_reg_inst_nxt~0_combout\) # ((\nios|R_ctrl_break~q\ & \nios|W_status_reg_pie~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_ctrl_break~q\,
	datab => \nios|W_bstatus_reg_inst_nxt~0_combout\,
	datac => \nios|W_status_reg_pie~q\,
	combout => \nios|W_bstatus_reg_inst_nxt~1_combout\);

-- Location: FF_X21_Y15_N15
\nios|W_bstatus_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|W_bstatus_reg_inst_nxt~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios|E_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|W_bstatus_reg~q\);

-- Location: LCCOMB_X22_Y15_N24
\nios|W_status_reg_pie_inst_nxt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_status_reg_pie_inst_nxt~1_combout\ = (\nios|Equal140~0_combout\ & ((\nios|Equal140~1_combout\ & ((\nios|E_src1\(0)))) # (!\nios|Equal140~1_combout\ & (\nios|W_status_reg_pie~q\)))) # (!\nios|Equal140~0_combout\ & (\nios|W_status_reg_pie~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_status_reg_pie~q\,
	datab => \nios|Equal140~0_combout\,
	datac => \nios|E_src1\(0),
	datad => \nios|Equal140~1_combout\,
	combout => \nios|W_status_reg_pie_inst_nxt~1_combout\);

-- Location: LCCOMB_X21_Y15_N16
\nios|W_status_reg_pie_inst_nxt~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_status_reg_pie_inst_nxt~2_combout\ = (!\nios|Equal101~5_combout\ & ((\nios|Equal101~4_combout\ & (\nios|W_bstatus_reg~q\)) # (!\nios|Equal101~4_combout\ & ((\nios|W_status_reg_pie_inst_nxt~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|Equal101~4_combout\,
	datab => \nios|Equal101~5_combout\,
	datac => \nios|W_bstatus_reg~q\,
	datad => \nios|W_status_reg_pie_inst_nxt~1_combout\,
	combout => \nios|W_status_reg_pie_inst_nxt~2_combout\);

-- Location: LCCOMB_X22_Y15_N2
\nios|Equal140~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Equal140~3_combout\ = (\nios|D_iw\(6) & (!\nios|D_iw\(7) & (!\nios|D_iw\(8) & \nios|R_ctrl_wrctl_inst~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(6),
	datab => \nios|D_iw\(7),
	datac => \nios|D_iw\(8),
	datad => \nios|R_ctrl_wrctl_inst~q\,
	combout => \nios|Equal140~3_combout\);

-- Location: LCCOMB_X21_Y15_N26
\nios|W_estatus_reg_inst_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_estatus_reg_inst_nxt~0_combout\ = (!\nios|R_ctrl_exception~q\ & ((\nios|Equal140~3_combout\ & ((\nios|E_src1\(0)))) # (!\nios|Equal140~3_combout\ & (\nios|W_estatus_reg~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_ctrl_exception~q\,
	datab => \nios|W_estatus_reg~q\,
	datac => \nios|E_src1\(0),
	datad => \nios|Equal140~3_combout\,
	combout => \nios|W_estatus_reg_inst_nxt~0_combout\);

-- Location: LCCOMB_X21_Y15_N2
\nios|W_estatus_reg_inst_nxt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_estatus_reg_inst_nxt~1_combout\ = (!\nios|R_ctrl_crst~q\ & ((\nios|W_estatus_reg_inst_nxt~0_combout\) # ((\nios|R_ctrl_exception~q\ & \nios|W_status_reg_pie~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_ctrl_exception~q\,
	datab => \nios|W_status_reg_pie~q\,
	datac => \nios|W_estatus_reg_inst_nxt~0_combout\,
	datad => \nios|R_ctrl_crst~q\,
	combout => \nios|W_estatus_reg_inst_nxt~1_combout\);

-- Location: FF_X21_Y15_N3
\nios|W_estatus_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|W_estatus_reg_inst_nxt~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios|E_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|W_estatus_reg~q\);

-- Location: LCCOMB_X21_Y15_N8
\nios|W_status_reg_pie_inst_nxt~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_status_reg_pie_inst_nxt~3_combout\ = (\nios|W_status_reg_pie_inst_nxt~0_combout\ & ((\nios|W_status_reg_pie_inst_nxt~2_combout\) # ((\nios|Equal101~5_combout\ & \nios|W_estatus_reg~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_status_reg_pie_inst_nxt~0_combout\,
	datab => \nios|W_status_reg_pie_inst_nxt~2_combout\,
	datac => \nios|Equal101~5_combout\,
	datad => \nios|W_estatus_reg~q\,
	combout => \nios|W_status_reg_pie_inst_nxt~3_combout\);

-- Location: FF_X21_Y15_N9
\nios|W_status_reg_pie\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|W_status_reg_pie_inst_nxt~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios|E_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|W_status_reg_pie~q\);

-- Location: LCCOMB_X22_Y16_N0
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable[0]~1_combout\ = !\nios|the_Nios_Nios_nios2_oci|writedata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_Nios_Nios_nios2_oci|writedata\(0),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable[0]~1_combout\);

-- Location: FF_X22_Y16_N1
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(0));

-- Location: FF_X22_Y15_N13
\nios|W_ienable_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|E_src1\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \nios|W_ienable_reg_nxt~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|W_ienable_reg\(0));

-- Location: LCCOMB_X22_Y15_N28
\nios|W_ipending_reg_nxt[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_ipending_reg_nxt[0]~1_combout\ = (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(0) & (\nios|W_ienable_reg\(0) & ((\jtag_uart_0|av_readdata\(9)) # (\jtag_uart_0|av_readdata[8]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|av_readdata\(9),
	datab => \jtag_uart_0|av_readdata[8]~0_combout\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(0),
	datad => \nios|W_ienable_reg\(0),
	combout => \nios|W_ipending_reg_nxt[0]~1_combout\);

-- Location: FF_X22_Y15_N29
\nios|W_ipending_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|W_ipending_reg_nxt[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|W_ipending_reg\(0));

-- Location: LCCOMB_X22_Y15_N30
\nios|D_iw[29]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_iw[29]~0_combout\ = ((!\nios|W_ipending_reg\(1) & !\nios|W_ipending_reg\(0))) # (!\nios|W_status_reg_pie~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_status_reg_pie~q\,
	datac => \nios|W_ipending_reg\(1),
	datad => \nios|W_ipending_reg\(0),
	combout => \nios|D_iw[29]~0_combout\);

-- Location: LCCOMB_X21_Y14_N6
\nios|F_iw[14]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_iw[14]~38_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result14w~1_combout\) # 
-- ((\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(14) & \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\)))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & 
-- (((\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(14) & \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result14w~1_combout\,
	datac => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(14),
	datad => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	combout => \nios|F_iw[14]~38_combout\);

-- Location: LCCOMB_X21_Y14_N22
\nios|F_iw[14]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_iw[14]~56_combout\ = (\nios|hbreak_enabled~q\ & (((\nios|F_iw[14]~38_combout\) # (!\nios|D_iw[29]~0_combout\)))) # (!\nios|hbreak_enabled~q\ & (\nios|hbreak_req~0_combout\ & ((\nios|F_iw[14]~38_combout\) # (!\nios|D_iw[29]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|hbreak_enabled~q\,
	datab => \nios|hbreak_req~0_combout\,
	datac => \nios|D_iw[29]~0_combout\,
	datad => \nios|F_iw[14]~38_combout\,
	combout => \nios|F_iw[14]~56_combout\);

-- Location: FF_X21_Y14_N23
\nios|D_iw[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|F_iw[14]~56_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|D_iw\(14));

-- Location: LCCOMB_X19_Y13_N12
\nios|D_ctrl_alu_subtract~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_ctrl_alu_subtract~7_combout\ = (!\nios|D_iw\(16) & (\nios|D_iw\(15) & (!\nios|D_iw\(13) & \nios|Equal101~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(16),
	datab => \nios|D_iw\(15),
	datac => \nios|D_iw\(13),
	datad => \nios|Equal101~0_combout\,
	combout => \nios|D_ctrl_alu_subtract~7_combout\);

-- Location: LCCOMB_X19_Y13_N6
\nios|D_ctrl_alu_subtract~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_ctrl_alu_subtract~8_combout\ = (\nios|D_iw\(11)) # ((\nios|D_iw\(14) & (!\nios|Equal101~1_combout\)) # (!\nios|D_iw\(14) & ((!\nios|D_ctrl_alu_subtract~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(14),
	datab => \nios|D_iw\(11),
	datac => \nios|Equal101~1_combout\,
	datad => \nios|D_ctrl_alu_subtract~7_combout\,
	combout => \nios|D_ctrl_alu_subtract~8_combout\);

-- Location: LCCOMB_X17_Y13_N12
\nios|D_ctrl_alu_subtract~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_ctrl_alu_subtract~1_combout\ = (!\nios|D_iw\(2) & ((\nios|Equal2~8_combout\) # (\nios|Equal2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|Equal2~8_combout\,
	datac => \nios|Equal2~6_combout\,
	datad => \nios|D_iw\(2),
	combout => \nios|D_ctrl_alu_subtract~1_combout\);

-- Location: LCCOMB_X17_Y13_N14
\nios|D_ctrl_alu_subtract~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_ctrl_alu_subtract~2_combout\ = (!\nios|D_iw\(3) & ((\nios|D_ctrl_alu_subtract~1_combout\) # (\nios|D_ctrl_alu_subtract~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_ctrl_alu_subtract~1_combout\,
	datab => \nios|D_iw\(3),
	datad => \nios|D_ctrl_alu_subtract~0_combout\,
	combout => \nios|D_ctrl_alu_subtract~2_combout\);

-- Location: LCCOMB_X19_Y13_N30
\nios|D_ctrl_alu_subtract~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_ctrl_alu_subtract~5_combout\ = (\nios|D_iw\(11) & (((\nios|D_iw\(15) & \nios|D_iw\(14))))) # (!\nios|D_iw\(11) & (\nios|D_iw\(16) & (\nios|D_iw\(15) $ (\nios|D_iw\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(16),
	datab => \nios|D_iw\(11),
	datac => \nios|D_iw\(15),
	datad => \nios|D_iw\(14),
	combout => \nios|D_ctrl_alu_subtract~5_combout\);

-- Location: LCCOMB_X17_Y13_N24
\nios|D_ctrl_alu_subtract~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_ctrl_alu_subtract~3_combout\ = (!\nios|D_iw\(2) & ((\nios|Equal2~2_combout\) # (\nios|Equal2~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(2),
	datab => \nios|Equal2~2_combout\,
	datad => \nios|Equal2~5_combout\,
	combout => \nios|D_ctrl_alu_subtract~3_combout\);

-- Location: LCCOMB_X17_Y13_N10
\nios|D_ctrl_alu_subtract~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_ctrl_alu_subtract~4_combout\ = (\nios|D_iw\(3) & ((\nios|D_ctrl_alu_subtract~3_combout\) # ((\nios|Equal2~0_combout\) # (\nios|Equal2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(3),
	datab => \nios|D_ctrl_alu_subtract~3_combout\,
	datac => \nios|Equal2~0_combout\,
	datad => \nios|Equal2~1_combout\,
	combout => \nios|D_ctrl_alu_subtract~4_combout\);

-- Location: LCCOMB_X19_Y13_N0
\nios|D_ctrl_alu_subtract~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_ctrl_alu_subtract~6_combout\ = (\nios|D_ctrl_alu_subtract~4_combout\) # ((!\nios|D_iw\(13) & (\nios|Equal101~0_combout\ & \nios|D_ctrl_alu_subtract~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(13),
	datab => \nios|Equal101~0_combout\,
	datac => \nios|D_ctrl_alu_subtract~5_combout\,
	datad => \nios|D_ctrl_alu_subtract~4_combout\,
	combout => \nios|D_ctrl_alu_subtract~6_combout\);

-- Location: LCCOMB_X19_Y13_N16
\nios|E_alu_sub~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_alu_sub~0_combout\ = (\nios|R_valid~q\ & (((\nios|D_ctrl_alu_subtract~2_combout\) # (\nios|D_ctrl_alu_subtract~6_combout\)) # (!\nios|D_ctrl_alu_subtract~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_ctrl_alu_subtract~8_combout\,
	datab => \nios|D_ctrl_alu_subtract~2_combout\,
	datac => \nios|R_valid~q\,
	datad => \nios|D_ctrl_alu_subtract~6_combout\,
	combout => \nios|E_alu_sub~0_combout\);

-- Location: FF_X19_Y13_N17
\nios|E_alu_sub\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_alu_sub~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_alu_sub~q\);

-- Location: LCCOMB_X22_Y7_N0
\nios|E_arith_result[16]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_arith_result[16]~3_combout\ = (\nios|E_alu_sub~q\ & (\nios|Add1~32_combout\)) # (!\nios|E_alu_sub~q\ & ((\nios|Add2~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_alu_sub~q\,
	datac => \nios|Add1~32_combout\,
	datad => \nios|Add2~32_combout\,
	combout => \nios|E_arith_result[16]~3_combout\);

-- Location: LCCOMB_X22_Y7_N14
\nios|F_pc_no_crst_nxt[14]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_pc_no_crst_nxt[14]~5_combout\ = (\nios|R_ctrl_break~q\) # ((!\nios|F_pc_sel_nxt~0_combout\ & \nios|F_pc_plus_one[14]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|F_pc_sel_nxt~0_combout\,
	datab => \nios|R_ctrl_break~q\,
	datac => \nios|F_pc_plus_one[14]~28_combout\,
	combout => \nios|F_pc_no_crst_nxt[14]~5_combout\);

-- Location: LCCOMB_X22_Y7_N12
\nios|F_pc_no_crst_nxt[14]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_pc_no_crst_nxt[14]~6_combout\ = (!\nios|R_ctrl_exception~q\ & ((\nios|F_pc_no_crst_nxt[14]~5_combout\) # ((\nios|E_arith_result[16]~3_combout\ & \nios|F_pc_sel_nxt~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_ctrl_exception~q\,
	datab => \nios|E_arith_result[16]~3_combout\,
	datac => \nios|F_pc_no_crst_nxt[14]~5_combout\,
	datad => \nios|F_pc_sel_nxt~0_combout\,
	combout => \nios|F_pc_no_crst_nxt[14]~6_combout\);

-- Location: FF_X22_Y7_N13
\nios|F_pc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|F_pc_no_crst_nxt[14]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|F_pc\(14));

-- Location: LCCOMB_X23_Y8_N30
\mm_interconnect_0|addr_router|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router|Equal1~0_combout\ = (\nios|F_pc\(14) & (\nios|F_pc\(13) & (!\nios|F_pc\(12) & \nios|F_pc\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|F_pc\(14),
	datab => \nios|F_pc\(13),
	datac => \nios|F_pc\(12),
	datad => \nios|F_pc\(9),
	combout => \mm_interconnect_0|addr_router|Equal1~0_combout\);

-- Location: LCCOMB_X18_Y15_N12
\mm_interconnect_0|nios_instruction_master_translator|read_accepted~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios_instruction_master_translator|read_accepted~2_combout\ = (!\nios|i_read~q\ & \mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|i_read~q\,
	datad => \mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	combout => \mm_interconnect_0|nios_instruction_master_translator|read_accepted~2_combout\);

-- Location: LCCOMB_X22_Y8_N14
\mm_interconnect_0|addr_router|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router|Equal1~1_combout\ = (!\nios|F_pc\(11) & !\nios|F_pc\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|F_pc\(11),
	datac => \nios|F_pc\(10),
	combout => \mm_interconnect_0|addr_router|Equal1~1_combout\);

-- Location: LCCOMB_X19_Y14_N26
\mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & !\mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datad => \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\);

-- Location: LCCOMB_X18_Y15_N6
\mm_interconnect_0|nios_instruction_master_translator|read_accepted~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios_instruction_master_translator|read_accepted~0_combout\ = (!\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & 
-- !\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|waitrequest~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|waitrequest~q\,
	combout => \mm_interconnect_0|nios_instruction_master_translator|read_accepted~0_combout\);

-- Location: LCCOMB_X18_Y15_N18
\mm_interconnect_0|nios_instruction_master_translator|read_accepted~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios_instruction_master_translator|read_accepted~1_combout\ = (\mm_interconnect_0|addr_router|Equal1~1_combout\ & ((\mm_interconnect_0|addr_router|Equal1~0_combout\ & 
-- ((\mm_interconnect_0|nios_instruction_master_translator|read_accepted~0_combout\))) # (!\mm_interconnect_0|addr_router|Equal1~0_combout\ & (\mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\)))) # 
-- (!\mm_interconnect_0|addr_router|Equal1~1_combout\ & (((\mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|addr_router|Equal1~1_combout\,
	datab => \mm_interconnect_0|addr_router|Equal1~0_combout\,
	datac => \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\,
	datad => \mm_interconnect_0|nios_instruction_master_translator|read_accepted~0_combout\,
	combout => \mm_interconnect_0|nios_instruction_master_translator|read_accepted~1_combout\);

-- Location: LCCOMB_X18_Y15_N26
\mm_interconnect_0|nios_instruction_master_translator|read_accepted~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios_instruction_master_translator|read_accepted~3_combout\ = (!\mm_interconnect_0|nios_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ & 
-- ((\mm_interconnect_0|nios_instruction_master_translator|read_accepted~q\) # ((\mm_interconnect_0|nios_instruction_master_translator|read_accepted~2_combout\ & \mm_interconnect_0|nios_instruction_master_translator|read_accepted~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_instruction_master_translator|read_accepted~2_combout\,
	datab => \mm_interconnect_0|nios_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\,
	datac => \mm_interconnect_0|nios_instruction_master_translator|read_accepted~q\,
	datad => \mm_interconnect_0|nios_instruction_master_translator|read_accepted~1_combout\,
	combout => \mm_interconnect_0|nios_instruction_master_translator|read_accepted~3_combout\);

-- Location: FF_X18_Y15_N27
\mm_interconnect_0|nios_instruction_master_translator|read_accepted\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|nios_instruction_master_translator|read_accepted~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios_instruction_master_translator|read_accepted~q\);

-- Location: LCCOMB_X18_Y15_N20
\mm_interconnect_0|cmd_xbar_demux|src0_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\ = (!\mm_interconnect_0|nios_instruction_master_translator|read_accepted~q\ & !\nios|i_read~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_instruction_master_translator|read_accepted~q\,
	datad => \nios|i_read~q\,
	combout => \mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\);

-- Location: LCCOMB_X18_Y15_N30
\mm_interconnect_0|cmd_xbar_demux|src1_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\ = (\mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\ & ((\nios|F_pc\(10)) # ((\nios|F_pc\(11)) # (!\mm_interconnect_0|addr_router|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|F_pc\(10),
	datab => \nios|F_pc\(11),
	datac => \mm_interconnect_0|addr_router|Equal1~0_combout\,
	datad => \mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\,
	combout => \mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\);

-- Location: LCCOMB_X25_Y14_N28
\mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\ = !\mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~0_combout\,
	combout => \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\);

-- Location: LCCOMB_X22_Y19_N0
\mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~0_combout\ = !\mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\,
	combout => \mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~0_combout\);

-- Location: FF_X22_Y19_N1
\mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~q\);

-- Location: LCCOMB_X19_Y14_N10
\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~2_combout\ = (\mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\ & !\mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	datad => \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~2_combout\);

-- Location: LCCOMB_X22_Y14_N6
\mm_interconnect_0|cmd_xbar_mux_001|update_grant~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|update_grant~0_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & ((\mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\ & ((\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~2_combout\))) # 
-- (!\mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\ & (!\mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~q\)))) # (!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & (((!\mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datab => \mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\,
	datac => \mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~q\,
	datad => \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~2_combout\,
	combout => \mm_interconnect_0|cmd_xbar_mux_001|update_grant~0_combout\);

-- Location: LCCOMB_X22_Y14_N0
\mm_interconnect_0|cmd_xbar_mux_001|update_grant~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\ = (\mm_interconnect_0|cmd_xbar_demux_001|src1_valid~1_combout\ & ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & ((\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~2_combout\))) # 
-- (!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & (\mm_interconnect_0|cmd_xbar_mux_001|update_grant~0_combout\)))) # (!\mm_interconnect_0|cmd_xbar_demux_001|src1_valid~1_combout\ & (\mm_interconnect_0|cmd_xbar_mux_001|update_grant~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|update_grant~0_combout\,
	datab => \mm_interconnect_0|cmd_xbar_demux_001|src1_valid~1_combout\,
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~2_combout\,
	combout => \mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\);

-- Location: LCCOMB_X25_Y14_N16
\mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\ & ((\mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\) # 
-- (\mm_interconnect_0|cmd_xbar_demux_001|src1_valid~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\,
	datac => \mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\,
	datad => \mm_interconnect_0|cmd_xbar_demux_001|src1_valid~1_combout\,
	combout => \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\);

-- Location: FF_X25_Y14_N29
\mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(0));

-- Location: FF_X25_Y14_N11
\mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux_001|arb|grant[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(1));

-- Location: LCCOMB_X25_Y14_N10
\mm_interconnect_0|cmd_xbar_mux_001|arb|grant[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|arb|grant[0]~1_combout\ = (\mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\ & (((\mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(1) & !\mm_interconnect_0|cmd_xbar_demux_001|src1_valid~1_combout\)) # 
-- (!\mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\,
	datab => \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(0),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(1),
	datad => \mm_interconnect_0|cmd_xbar_demux_001|src1_valid~1_combout\,
	combout => \mm_interconnect_0|cmd_xbar_mux_001|arb|grant[0]~1_combout\);

-- Location: FF_X24_Y14_N25
\mm_interconnect_0|cmd_xbar_mux_001|saved_grant[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|cmd_xbar_mux_001|arb|grant[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0));

-- Location: LCCOMB_X19_Y14_N20
\mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & (\nios|d_write~q\ & (!\mm_interconnect_0|nios_data_master_translator|write_accepted~q\ & 
-- !\mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datab => \nios|d_write~q\,
	datac => \mm_interconnect_0|nios_data_master_translator|write_accepted~q\,
	datad => \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X25_Y14_N30
\memory|wren~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|wren~0_combout\ = ((!\mm_interconnect_0|cmd_xbar_demux_001|src1_valid~1_combout\ & ((!\mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\) # (!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0))))) # 
-- (!\mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datab => \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	datac => \mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\,
	datad => \mm_interconnect_0|cmd_xbar_demux_001|src1_valid~1_combout\,
	combout => \memory|wren~0_combout\);

-- Location: LCCOMB_X24_Y12_N26
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1332w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1332w\(3) = (!\mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & (!\mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & (!\memory|wren~0_combout\ & 
-- !\mm_interconnect_0|cmd_xbar_mux_001|src_data\(49))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(50),
	datab => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(48),
	datac => \memory|wren~0_combout\,
	datad => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(49),
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1332w\(3));

-- Location: LCCOMB_X24_Y10_N12
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2162w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2162w[0]~0_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)) # 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a47\))) # 
-- (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a15\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a47\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2162w[0]~0_combout\);

-- Location: LCCOMB_X24_Y10_N14
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result15w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result15w~0_combout\ = ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a111\)) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a79\)))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a111\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a79\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result15w~0_combout\);

-- Location: LCCOMB_X24_Y10_N24
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result15w~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result15w~1_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a143\)))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2162w[0]~0_combout\ & ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result15w~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2162w[0]~0_combout\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a143\,
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result15w~0_combout\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2),
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result15w~1_combout\);

-- Location: LCCOMB_X24_Y15_N4
\mm_interconnect_0|rsp_xbar_mux|src_payload~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux|src_payload~7_combout\ = (\mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(15) & 
-- \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(15),
	datad => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	combout => \mm_interconnect_0|rsp_xbar_mux|src_payload~7_combout\);

-- Location: LCCOMB_X21_Y14_N26
\nios|F_iw[15]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_iw[15]~40_combout\ = ((\mm_interconnect_0|rsp_xbar_mux|src_payload~7_combout\) # ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result15w~1_combout\ & \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\))) # 
-- (!\nios|D_iw[29]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result15w~1_combout\,
	datab => \nios|D_iw[29]~1_combout\,
	datac => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \mm_interconnect_0|rsp_xbar_mux|src_payload~7_combout\,
	combout => \nios|F_iw[15]~40_combout\);

-- Location: FF_X21_Y14_N27
\nios|D_iw[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|F_iw[15]~40_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|D_iw\(15));

-- Location: LCCOMB_X19_Y13_N2
\nios|Equal101~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Equal101~1_combout\ = (!\nios|D_iw\(16) & (!\nios|D_iw\(15) & (!\nios|D_iw\(13) & \nios|Equal101~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(16),
	datab => \nios|D_iw\(15),
	datac => \nios|D_iw\(13),
	datad => \nios|Equal101~0_combout\,
	combout => \nios|Equal101~1_combout\);

-- Location: LCCOMB_X18_Y13_N2
\nios|D_ctrl_force_src2_zero~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_ctrl_force_src2_zero~2_combout\ = (!\nios|Equal101~1_combout\) # (!\nios|D_iw\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|D_iw\(11),
	datad => \nios|Equal101~1_combout\,
	combout => \nios|D_ctrl_force_src2_zero~2_combout\);

-- Location: LCCOMB_X18_Y13_N4
\nios|D_ctrl_force_src2_zero~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_ctrl_force_src2_zero~3_combout\ = ((\nios|Equal2~10_combout\ & (!\nios|D_iw\(3) & !\nios|D_iw\(2)))) # (!\nios|D_ctrl_force_src2_zero~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|Equal2~10_combout\,
	datab => \nios|D_iw\(3),
	datac => \nios|D_iw\(2),
	datad => \nios|D_ctrl_force_src2_zero~2_combout\,
	combout => \nios|D_ctrl_force_src2_zero~3_combout\);

-- Location: LCCOMB_X18_Y14_N28
\nios|D_ctrl_force_src2_zero~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_ctrl_force_src2_zero~5_combout\ = (\nios|D_iw\(15) & ((\nios|D_iw\(13) & ((!\nios|D_iw\(14)))) # (!\nios|D_iw\(13) & (!\nios|D_iw\(16))))) # (!\nios|D_iw\(15) & (!\nios|D_iw\(16) & ((\nios|D_iw\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(16),
	datab => \nios|D_iw\(14),
	datac => \nios|D_iw\(15),
	datad => \nios|D_iw\(13),
	combout => \nios|D_ctrl_force_src2_zero~5_combout\);

-- Location: LCCOMB_X18_Y14_N6
\nios|D_ctrl_force_src2_zero~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_ctrl_force_src2_zero~6_combout\ = (\nios|D_ctrl_force_src2_zero~5_combout\ & ((\nios|D_iw\(16) & ((\nios|D_iw\(13)))) # (!\nios|D_iw\(16) & (\nios|D_iw\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(11),
	datab => \nios|D_ctrl_force_src2_zero~5_combout\,
	datac => \nios|D_iw\(16),
	datad => \nios|D_iw\(13),
	combout => \nios|D_ctrl_force_src2_zero~6_combout\);

-- Location: LCCOMB_X18_Y14_N12
\nios|D_ctrl_force_src2_zero~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_ctrl_force_src2_zero~4_combout\ = (\nios|D_ctrl_force_src2_zero~3_combout\) # (((\nios|Equal101~0_combout\ & \nios|D_ctrl_force_src2_zero~6_combout\)) # (!\nios|D_ctrl_retaddr~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_ctrl_force_src2_zero~3_combout\,
	datab => \nios|Equal101~0_combout\,
	datac => \nios|D_ctrl_retaddr~2_combout\,
	datad => \nios|D_ctrl_force_src2_zero~6_combout\,
	combout => \nios|D_ctrl_force_src2_zero~4_combout\);

-- Location: FF_X18_Y14_N13
\nios|R_ctrl_force_src2_zero\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|D_ctrl_force_src2_zero~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|R_ctrl_force_src2_zero~q\);

-- Location: LCCOMB_X18_Y12_N12
\nios|R_src2_lo~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|R_src2_lo~0_combout\ = (\nios|R_ctrl_hi_imm16~q\) # (\nios|R_ctrl_force_src2_zero~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|R_ctrl_hi_imm16~q\,
	datad => \nios|R_ctrl_force_src2_zero~q\,
	combout => \nios|R_src2_lo~0_combout\);

-- Location: LCCOMB_X23_Y12_N20
\nios|R_src2_lo[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|R_src2_lo[3]~4_combout\ = (!\nios|R_src2_lo~0_combout\ & ((\nios|R_src2_use_imm~q\ & ((\nios|D_iw\(9)))) # (!\nios|R_src2_use_imm~q\ & (\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_src2_lo~0_combout\,
	datab => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	datac => \nios|D_iw\(9),
	datad => \nios|R_src2_use_imm~q\,
	combout => \nios|R_src2_lo[3]~4_combout\);

-- Location: FF_X23_Y12_N21
\nios|E_src2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|R_src2_lo[3]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_src2\(3));

-- Location: LCCOMB_X22_Y8_N24
\nios|F_pc[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_pc[1]~4_combout\ = (\nios|E_alu_sub~q\ & (\nios|Add1~6_combout\)) # (!\nios|E_alu_sub~q\ & ((\nios|Add2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|Add1~6_combout\,
	datab => \nios|E_alu_sub~q\,
	datad => \nios|Add2~6_combout\,
	combout => \nios|F_pc[1]~4_combout\);

-- Location: FF_X22_Y8_N25
\nios|F_pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|F_pc[1]~4_combout\,
	asdata => \nios|F_pc_plus_one[1]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios|ALT_INV_W_status_reg_pie_inst_nxt~4_combout\,
	sload => \nios|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \nios|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|F_pc\(1));

-- Location: LCCOMB_X26_Y14_N18
\mm_interconnect_0|cmd_xbar_mux|src_data[39]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_data\(39) = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & ((\nios|F_pc\(1)) # ((\nios|W_alu_result\(3) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))))) # (!\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & 
-- (\nios|W_alu_result\(3) & (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datab => \nios|W_alu_result\(3),
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios|F_pc\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_data\(39));

-- Location: FF_X26_Y14_N19
\nios|the_Nios_Nios_nios2_oci|address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_data\(39),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|address\(1));

-- Location: LCCOMB_X26_Y14_N30
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_addr[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_addr[1]~1_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(3)))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & (\nios|the_Nios_Nios_nios2_oci|address\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_Nios_Nios_nios2_oci|address\(1),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(3),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_addr[1]~1_combout\);

-- Location: LCCOMB_X26_Y16_N16
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~24_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(28))))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(28),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~24_combout\);

-- Location: FF_X26_Y16_N17
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~24_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(25));

-- Location: LCCOMB_X25_Y19_N2
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~11_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(25) & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(37)) # ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(37),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(36),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(25),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~11_combout\);

-- Location: FF_X25_Y19_N3
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~11_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(25));

-- Location: LCCOMB_X25_Y18_N10
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~43_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(25)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(25),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(25),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~43_combout\);

-- Location: LCCOMB_X25_Y18_N20
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~44_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~43_combout\ & 
-- (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(27))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~19_combout\))) # (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~43_combout\ & 
-- (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~43_combout\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~19_combout\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(27),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~44_combout\);

-- Location: FF_X25_Y18_N21
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~44_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[20]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(26));

-- Location: LCCOMB_X26_Y18_N14
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[26]~feeder_combout\ = \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(26),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[26]~feeder_combout\);

-- Location: FF_X26_Y18_N15
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[26]~feeder_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(26));

-- Location: LCCOMB_X26_Y18_N24
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg~0_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[0]~0_combout\))) # (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(26),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[0]~0_combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg~0_combout\);

-- Location: FF_X26_Y18_N25
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg~0_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(2));

-- Location: LCCOMB_X26_Y18_N28
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_addr[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_addr[0]~0_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(2)))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & (\nios|the_Nios_Nios_nios2_oci|address\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_Nios_Nios_nios2_oci|address\(0),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(2),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_addr[0]~0_combout\);

-- Location: LCCOMB_X24_Y16_N0
\nios|the_Nios_Nios_nios2_oci|readdata~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|readdata~24_combout\ = (\nios|the_Nios_Nios_nios2_oci|address\(8) & (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(31) & 
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0_combout\)))) # (!\nios|the_Nios_Nios_nios2_oci|address\(8) & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(31),
	datac => \nios|the_Nios_Nios_nios2_oci|address\(8),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0_combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|readdata~24_combout\);

-- Location: FF_X24_Y16_N1
\nios|the_Nios_Nios_nios2_oci|readdata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|readdata~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|readdata\(19));

-- Location: FF_X21_Y16_N25
\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|the_Nios_Nios_nios2_oci|readdata\(19),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(19));

-- Location: LCCOMB_X21_Y16_N26
\mm_interconnect_0|rsp_xbar_mux|src_payload~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux|src_payload~10_combout\ = (\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & (\mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datab => \mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(19),
	combout => \mm_interconnect_0|rsp_xbar_mux|src_payload~10_combout\);

-- Location: LCCOMB_X21_Y14_N0
\nios|F_iw[19]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_iw[19]~43_combout\ = (\mm_interconnect_0|rsp_xbar_mux|src_payload~10_combout\) # (((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result19w~1_combout\)) # 
-- (!\nios|D_iw[29]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux|src_payload~10_combout\,
	datab => \nios|D_iw[29]~1_combout\,
	datac => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result19w~1_combout\,
	combout => \nios|F_iw[19]~43_combout\);

-- Location: FF_X21_Y14_N1
\nios|D_iw[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|F_iw[19]~43_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|D_iw\(19));

-- Location: LCCOMB_X16_Y12_N18
\nios|D_dst_regnum[2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_dst_regnum[2]~7_combout\ = (\nios|D_dst_regnum[0]~0_combout\) # ((\nios|D_ctrl_b_is_dst~combout\ & ((\nios|D_iw\(24)))) # (!\nios|D_ctrl_b_is_dst~combout\ & (\nios|D_iw\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_dst_regnum[0]~0_combout\,
	datab => \nios|D_iw\(19),
	datac => \nios|D_ctrl_b_is_dst~combout\,
	datad => \nios|D_iw\(24),
	combout => \nios|D_dst_regnum[2]~7_combout\);

-- Location: FF_X16_Y12_N19
\nios|R_dst_regnum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|D_dst_regnum[2]~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|R_dst_regnum\(2));

-- Location: FF_X26_Y12_N17
\nios|d_writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|d_writedata\(0));

-- Location: LCCOMB_X23_Y15_N24
\mm_interconnect_0|cmd_xbar_mux|src_payload~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~2_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios|d_writedata\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios|d_writedata\(0),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~2_combout\);

-- Location: FF_X23_Y15_N25
\nios|the_Nios_Nios_nios2_oci|writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|writedata\(0));

-- Location: LCCOMB_X25_Y17_N10
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[0]~0_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(0)))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & (\nios|the_Nios_Nios_nios2_oci|writedata\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios|the_Nios_Nios_nios2_oci|writedata\(0),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(0),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[0]~0_combout\);

-- Location: LCCOMB_X26_Y16_N18
\nios|the_Nios_Nios_nios2_oci|readdata~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|readdata~16_combout\ = (\nios|the_Nios_Nios_nios2_oci|address\(8) & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(31) & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0_combout\))) # (!\nios|the_Nios_Nios_nios2_oci|address\(8) & 
-- (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|address\(8),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(31),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0_combout\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5),
	combout => \nios|the_Nios_Nios_nios2_oci|readdata~16_combout\);

-- Location: FF_X26_Y16_N19
\nios|the_Nios_Nios_nios2_oci|readdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|readdata~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|readdata\(5));

-- Location: FF_X16_Y9_N23
\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|the_Nios_Nios_nios2_oci|readdata\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X16_Y9_N24
\mm_interconnect_0|rsp_xbar_mux|src_payload~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux|src_payload~4_combout\ = (\mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(5) & 
-- \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(5),
	datad => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	combout => \mm_interconnect_0|rsp_xbar_mux|src_payload~4_combout\);

-- Location: LCCOMB_X21_Y14_N28
\nios|F_iw[5]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_iw[5]~34_combout\ = (\mm_interconnect_0|rsp_xbar_mux|src_payload~4_combout\) # (((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result5w~1_combout\ & \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\)) # 
-- (!\nios|D_iw[29]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux|src_payload~4_combout\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result5w~1_combout\,
	datac => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \nios|D_iw[29]~1_combout\,
	combout => \nios|F_iw[5]~34_combout\);

-- Location: FF_X21_Y14_N29
\nios|D_iw[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|F_iw[5]~34_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|D_iw\(5));

-- Location: LCCOMB_X18_Y13_N6
\nios|D_ctrl_implicit_dst_retaddr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_ctrl_implicit_dst_retaddr~0_combout\ = (!\nios|D_iw\(0) & (!\nios|D_iw\(5) & (!\nios|D_iw\(2) & \nios|Equal131~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(0),
	datab => \nios|D_iw\(5),
	datac => \nios|D_iw\(2),
	datad => \nios|Equal131~0_combout\,
	combout => \nios|D_ctrl_implicit_dst_retaddr~0_combout\);

-- Location: LCCOMB_X18_Y14_N14
\nios|D_ctrl_exception~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_ctrl_exception~11_combout\ = (\nios|Equal2~7_combout\ & (\nios|D_iw\(16) & !\nios|D_iw\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|Equal2~7_combout\,
	datac => \nios|D_iw\(16),
	datad => \nios|D_iw\(15),
	combout => \nios|D_ctrl_exception~11_combout\);

-- Location: LCCOMB_X18_Y14_N20
\nios|D_ctrl_implicit_dst_eretaddr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_ctrl_implicit_dst_eretaddr~0_combout\ = (!\nios|D_iw\(14) & (\nios|D_iw\(13) & ((\nios|D_iw\(11)) # (!\nios|D_iw\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(11),
	datab => \nios|D_iw\(14),
	datac => \nios|D_iw\(12),
	datad => \nios|D_iw\(13),
	combout => \nios|D_ctrl_implicit_dst_eretaddr~0_combout\);

-- Location: LCCOMB_X18_Y14_N16
\nios|D_dst_regnum[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_dst_regnum[0]~0_combout\ = (\nios|D_ctrl_implicit_dst_retaddr~0_combout\) # (((\nios|D_ctrl_exception~11_combout\ & \nios|D_ctrl_implicit_dst_eretaddr~0_combout\)) # (!\nios|D_ctrl_exception~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_ctrl_implicit_dst_retaddr~0_combout\,
	datab => \nios|D_ctrl_exception~11_combout\,
	datac => \nios|D_ctrl_implicit_dst_eretaddr~0_combout\,
	datad => \nios|D_ctrl_exception~10_combout\,
	combout => \nios|D_dst_regnum[0]~0_combout\);

-- Location: LCCOMB_X16_Y12_N12
\nios|D_dst_regnum[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_dst_regnum[1]~4_combout\ = (\nios|Equal2~9_combout\ & (\nios|D_iw\(18))) # (!\nios|Equal2~9_combout\ & ((\nios|D_ctrl_b_is_dst~1_combout\ & ((\nios|D_iw\(23)))) # (!\nios|D_ctrl_b_is_dst~1_combout\ & (\nios|D_iw\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(18),
	datab => \nios|Equal2~9_combout\,
	datac => \nios|D_iw\(23),
	datad => \nios|D_ctrl_b_is_dst~1_combout\,
	combout => \nios|D_dst_regnum[1]~4_combout\);

-- Location: LCCOMB_X16_Y12_N0
\nios|D_dst_regnum[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_dst_regnum[1]~5_combout\ = (\nios|D_ctrl_implicit_dst_retaddr~0_combout\) # ((!\nios|D_dst_regnum[0]~0_combout\ & \nios|D_dst_regnum[1]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_dst_regnum[0]~0_combout\,
	datab => \nios|D_ctrl_implicit_dst_retaddr~0_combout\,
	datad => \nios|D_dst_regnum[1]~4_combout\,
	combout => \nios|D_dst_regnum[1]~5_combout\);

-- Location: FF_X16_Y12_N1
\nios|R_dst_regnum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|D_dst_regnum[1]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|R_dst_regnum\(1));

-- Location: LCCOMB_X19_Y11_N28
\nios|E_src1[13]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_src1[13]~3_combout\ = (\nios|R_src1~34_combout\ & (\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(13))) # (!\nios|R_src1~34_combout\ & ((\nios|D_iw\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(13),
	datab => \nios|D_iw\(17),
	datad => \nios|R_src1~34_combout\,
	combout => \nios|E_src1[13]~3_combout\);

-- Location: FF_X19_Y11_N29
\nios|E_src1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_src1[13]~3_combout\,
	asdata => \nios|F_pc_plus_one[11]~22_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|R_src1~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_src1\(13));

-- Location: LCCOMB_X22_Y8_N22
\nios|F_pc[11]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_pc[11]~1_combout\ = (\nios|E_alu_sub~q\ & ((\nios|Add1~26_combout\))) # (!\nios|E_alu_sub~q\ & (\nios|Add2~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|Add2~26_combout\,
	datab => \nios|Add1~26_combout\,
	datad => \nios|E_alu_sub~q\,
	combout => \nios|F_pc[11]~1_combout\);

-- Location: FF_X22_Y8_N23
\nios|F_pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|F_pc[11]~1_combout\,
	asdata => \nios|F_pc_plus_one[11]~22_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios|ALT_INV_W_status_reg_pie_inst_nxt~4_combout\,
	sload => \nios|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \nios|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|F_pc\(11));

-- Location: LCCOMB_X24_Y12_N24
\mm_interconnect_0|cmd_xbar_mux_001|src_data[49]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) = (\nios|F_pc\(11) & ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)) # ((\nios|W_alu_result\(13) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))))) # (!\nios|F_pc\(11) & 
-- (((\nios|W_alu_result\(13) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|F_pc\(11),
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datac => \nios|W_alu_result\(13),
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(49));

-- Location: FF_X24_Y12_N25
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(49),
	ena => \rst_controller|ALT_INV_r_early_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1));

-- Location: LCCOMB_X16_Y7_N26
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result7w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result7w~0_combout\ = ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a103\))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a71\))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a71\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a103\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result7w~0_combout\);

-- Location: LCCOMB_X16_Y7_N0
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1778w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1778w[0]~0_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)) # 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a39\))) # 
-- (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a7\,
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a39\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1778w[0]~0_combout\);

-- Location: LCCOMB_X16_Y7_N4
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result7w~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result7w~1_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a135\)))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result7w~0_combout\ & ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1778w[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result7w~0_combout\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a135\,
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1778w[0]~0_combout\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result7w~1_combout\);

-- Location: LCCOMB_X17_Y9_N8
\nios|F_iw[7]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_iw[7]~16_combout\ = (\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & (\mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datac => \mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(7),
	combout => \nios|F_iw[7]~16_combout\);

-- Location: LCCOMB_X17_Y9_N16
\nios|F_iw[7]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_iw[7]~17_combout\ = (\nios|D_iw[29]~1_combout\ & ((\nios|F_iw[7]~16_combout\) # ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result7w~1_combout\ & \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw[29]~1_combout\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result7w~1_combout\,
	datac => \nios|F_iw[7]~16_combout\,
	datad => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \nios|F_iw[7]~17_combout\);

-- Location: FF_X17_Y9_N17
\nios|D_iw[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|F_iw[7]~17_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|D_iw\(7));

-- Location: LCCOMB_X22_Y13_N8
\nios|E_src1[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_src1[3]~13_combout\ = (\nios|R_src1~34_combout\ & ((\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(3)))) # (!\nios|R_src1~34_combout\ & (\nios|D_iw\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(7),
	datab => \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(3),
	datad => \nios|R_src1~34_combout\,
	combout => \nios|E_src1[3]~13_combout\);

-- Location: FF_X22_Y13_N9
\nios|E_src1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_src1[3]~13_combout\,
	asdata => \nios|F_pc_plus_one[1]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|R_src1~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_src1\(3));

-- Location: LCCOMB_X21_Y12_N8
\nios|E_logic_result[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_logic_result[3]~13_combout\ = (\nios|E_src1\(3) & (\nios|R_logic_op\(1) $ (((\nios|E_src2\(3) & \nios|R_logic_op\(0)))))) # (!\nios|E_src1\(3) & ((\nios|E_src2\(3) & ((\nios|R_logic_op\(1)))) # (!\nios|E_src2\(3) & (!\nios|R_logic_op\(0) & 
-- !\nios|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src1\(3),
	datab => \nios|E_src2\(3),
	datac => \nios|R_logic_op\(0),
	datad => \nios|R_logic_op\(1),
	combout => \nios|E_logic_result[3]~13_combout\);

-- Location: LCCOMB_X21_Y8_N8
\nios|W_alu_result[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_alu_result[3]~13_combout\ = (\nios|R_ctrl_logic~q\ & (\nios|E_logic_result[3]~13_combout\)) # (!\nios|R_ctrl_logic~q\ & ((\nios|F_pc[1]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_logic_result[3]~13_combout\,
	datab => \nios|R_ctrl_logic~q\,
	datad => \nios|F_pc[1]~4_combout\,
	combout => \nios|W_alu_result[3]~13_combout\);

-- Location: FF_X21_Y8_N9
\nios|W_alu_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|W_alu_result[3]~13_combout\,
	asdata => \nios|E_shift_rot_result\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios|W_alu_result[6]~17_combout\,
	sload => \nios|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|W_alu_result\(3));

-- Location: LCCOMB_X14_Y10_N20
\mm_interconnect_0|addr_router_001|Equal12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|Equal12~0_combout\ = (!\nios|W_alu_result\(3) & (!\nios|W_alu_result\(8) & (\nios|W_alu_result\(5) & \nios|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_alu_result\(3),
	datab => \nios|W_alu_result\(8),
	datac => \nios|W_alu_result\(5),
	datad => \nios|W_alu_result\(4),
	combout => \mm_interconnect_0|addr_router_001|Equal12~0_combout\);

-- Location: LCCOMB_X23_Y10_N24
\mm_interconnect_0|addr_router_001|Equal9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|Equal9~0_combout\ = (\nios|W_alu_result\(7) & !\nios|W_alu_result\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|W_alu_result\(7),
	datad => \nios|W_alu_result\(6),
	combout => \mm_interconnect_0|addr_router_001|Equal9~0_combout\);

-- Location: LCCOMB_X23_Y10_N0
\mm_interconnect_0|addr_router_001|Equal12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|Equal12~1_combout\ = (\mm_interconnect_0|addr_router_001|Equal12~0_combout\ & (\mm_interconnect_0|addr_router_001|Equal2~0_combout\ & (\mm_interconnect_0|addr_router_001|Equal1~0_combout\ & 
-- \mm_interconnect_0|addr_router_001|Equal9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|addr_router_001|Equal12~0_combout\,
	datab => \mm_interconnect_0|addr_router_001|Equal2~0_combout\,
	datac => \mm_interconnect_0|addr_router_001|Equal1~0_combout\,
	datad => \mm_interconnect_0|addr_router_001|Equal9~0_combout\,
	combout => \mm_interconnect_0|addr_router_001|Equal12~1_combout\);

-- Location: LCCOMB_X22_Y14_N4
\mm_interconnect_0|addr_router_001|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|Equal1~1_combout\ = ((\nios|W_alu_result\(12)) # (!\mm_interconnect_0|addr_router_001|Equal1~0_combout\)) # (!\nios|W_alu_result\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|W_alu_result\(11),
	datac => \nios|W_alu_result\(12),
	datad => \mm_interconnect_0|addr_router_001|Equal1~0_combout\,
	combout => \mm_interconnect_0|addr_router_001|Equal1~1_combout\);

-- Location: LCCOMB_X23_Y10_N26
\mm_interconnect_0|addr_router_001|Equal2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|Equal2~2_combout\ = (!\nios|W_alu_result\(8) & (\mm_interconnect_0|addr_router_001|Equal1~0_combout\ & \mm_interconnect_0|addr_router_001|Equal2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|W_alu_result\(8),
	datac => \mm_interconnect_0|addr_router_001|Equal1~0_combout\,
	datad => \mm_interconnect_0|addr_router_001|Equal2~0_combout\,
	combout => \mm_interconnect_0|addr_router_001|Equal2~2_combout\);

-- Location: LCCOMB_X26_Y10_N22
\mm_interconnect_0|addr_router_001|src_channel[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|src_channel[1]~14_combout\ = (\nios|W_alu_result\(4) & (!\mm_interconnect_0|nios_data_master_translator|read_accepted~q\ & (\nios|d_read~q\ & !\nios|W_alu_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_alu_result\(4),
	datab => \mm_interconnect_0|nios_data_master_translator|read_accepted~q\,
	datac => \nios|d_read~q\,
	datad => \nios|W_alu_result\(5),
	combout => \mm_interconnect_0|addr_router_001|src_channel[1]~14_combout\);

-- Location: LCCOMB_X26_Y10_N26
\mm_interconnect_0|addr_router_001|src_channel[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|src_channel[1]~12_combout\ = (\mm_interconnect_0|addr_router_001|Equal2~2_combout\ & (\mm_interconnect_0|addr_router_001|Equal9~0_combout\ & ((\mm_interconnect_0|addr_router_001|src_channel[1]~14_combout\) # 
-- (!\nios|W_alu_result\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|addr_router_001|Equal2~2_combout\,
	datab => \mm_interconnect_0|addr_router_001|Equal9~0_combout\,
	datac => \mm_interconnect_0|addr_router_001|src_channel[1]~14_combout\,
	datad => \nios|W_alu_result\(4),
	combout => \mm_interconnect_0|addr_router_001|src_channel[1]~12_combout\);

-- Location: LCCOMB_X22_Y14_N26
\mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\ = (\mm_interconnect_0|addr_router_001|Equal1~1_combout\ & (!\mm_interconnect_0|addr_router_001|src_channel[1]~12_combout\ & ((\mm_interconnect_0|nios_data_master_translator|uav_write~0_combout\) 
-- # (\mm_interconnect_0|nios_data_master_translator|uav_read~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_data_master_translator|uav_write~0_combout\,
	datab => \mm_interconnect_0|addr_router_001|Equal1~1_combout\,
	datac => \mm_interconnect_0|nios_data_master_translator|uav_read~0_combout\,
	datad => \mm_interconnect_0|addr_router_001|src_channel[1]~12_combout\,
	combout => \mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\);

-- Location: LCCOMB_X14_Y10_N6
\mm_interconnect_0|addr_router_001|src_channel[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|src_channel[1]~8_combout\ = (!\nios|W_alu_result\(7) & ((\nios|W_alu_result\(6) & ((\nios|W_alu_result\(4)))) # (!\nios|W_alu_result\(6) & (!\nios|W_alu_result\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_alu_result\(5),
	datab => \nios|W_alu_result\(7),
	datac => \nios|W_alu_result\(6),
	datad => \nios|W_alu_result\(4),
	combout => \mm_interconnect_0|addr_router_001|src_channel[1]~8_combout\);

-- Location: LCCOMB_X23_Y10_N28
\mm_interconnect_0|addr_router_001|src_channel[1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|src_channel[1]~9_combout\ = (\mm_interconnect_0|addr_router_001|src_channel[1]~8_combout\ & (!\nios|W_alu_result\(8) & (\mm_interconnect_0|addr_router_001|Equal1~0_combout\ & 
-- \mm_interconnect_0|addr_router_001|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|addr_router_001|src_channel[1]~8_combout\,
	datab => \nios|W_alu_result\(8),
	datac => \mm_interconnect_0|addr_router_001|Equal1~0_combout\,
	datad => \mm_interconnect_0|addr_router_001|Equal2~0_combout\,
	combout => \mm_interconnect_0|addr_router_001|src_channel[1]~9_combout\);

-- Location: LCCOMB_X14_Y10_N26
\mm_interconnect_0|addr_router_001|always1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|always1~2_combout\ = (\nios|W_alu_result\(5) & (!\nios|W_alu_result\(7) & !\nios|W_alu_result\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_alu_result\(5),
	datab => \nios|W_alu_result\(7),
	datac => \nios|W_alu_result\(8),
	combout => \mm_interconnect_0|addr_router_001|always1~2_combout\);

-- Location: LCCOMB_X26_Y10_N24
\mm_interconnect_0|addr_router_001|always1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|always1~0_combout\ = (!\mm_interconnect_0|nios_data_master_translator|read_accepted~q\ & (\nios|d_read~q\ & !\nios|W_alu_result\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios_data_master_translator|read_accepted~q\,
	datac => \nios|d_read~q\,
	datad => \nios|W_alu_result\(6),
	combout => \mm_interconnect_0|addr_router_001|always1~0_combout\);

-- Location: LCCOMB_X23_Y10_N22
\mm_interconnect_0|addr_router_001|always1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|always1~3_combout\ = (\mm_interconnect_0|addr_router_001|Equal1~0_combout\ & (\mm_interconnect_0|addr_router_001|Equal2~0_combout\ & (\mm_interconnect_0|addr_router_001|always1~2_combout\ & 
-- \mm_interconnect_0|addr_router_001|always1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|addr_router_001|Equal1~0_combout\,
	datab => \mm_interconnect_0|addr_router_001|Equal2~0_combout\,
	datac => \mm_interconnect_0|addr_router_001|always1~2_combout\,
	datad => \mm_interconnect_0|addr_router_001|always1~0_combout\,
	combout => \mm_interconnect_0|addr_router_001|always1~3_combout\);

-- Location: LCCOMB_X23_Y10_N30
\mm_interconnect_0|addr_router_001|src_channel[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|src_channel[1]~10_combout\ = (\mm_interconnect_0|addr_router_001|src_channel[1]~9_combout\) # (\mm_interconnect_0|addr_router_001|always1~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|addr_router_001|src_channel[1]~9_combout\,
	datac => \mm_interconnect_0|addr_router_001|always1~3_combout\,
	combout => \mm_interconnect_0|addr_router_001|src_channel[1]~10_combout\);

-- Location: LCCOMB_X26_Y10_N30
\mm_interconnect_0|addr_router_001|always1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|always1~6_combout\ = (!\nios|W_alu_result\(4) & (!\mm_interconnect_0|nios_data_master_translator|read_accepted~q\ & (\nios|d_read~q\ & \nios|W_alu_result\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_alu_result\(4),
	datab => \mm_interconnect_0|nios_data_master_translator|read_accepted~q\,
	datac => \nios|d_read~q\,
	datad => \nios|W_alu_result\(6),
	combout => \mm_interconnect_0|addr_router_001|always1~6_combout\);

-- Location: LCCOMB_X22_Y14_N2
\mm_interconnect_0|addr_router_001|Equal7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|Equal7~0_combout\ = (!\nios|W_alu_result\(4) & \nios|W_alu_result\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_alu_result\(4),
	datac => \nios|W_alu_result\(6),
	combout => \mm_interconnect_0|addr_router_001|Equal7~0_combout\);

-- Location: LCCOMB_X28_Y10_N8
\mm_interconnect_0|addr_router_001|src_channel[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|src_channel[1]~11_combout\ = (\mm_interconnect_0|addr_router_001|Equal2~1_combout\ & ((\nios|W_alu_result\(5) & ((\mm_interconnect_0|addr_router_001|Equal7~0_combout\))) # (!\nios|W_alu_result\(5) & 
-- (\mm_interconnect_0|addr_router_001|always1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_alu_result\(5),
	datab => \mm_interconnect_0|addr_router_001|Equal2~1_combout\,
	datac => \mm_interconnect_0|addr_router_001|always1~6_combout\,
	datad => \mm_interconnect_0|addr_router_001|Equal7~0_combout\,
	combout => \mm_interconnect_0|addr_router_001|src_channel[1]~11_combout\);

-- Location: LCCOMB_X22_Y14_N20
\mm_interconnect_0|cmd_xbar_demux_001|src1_valid~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux_001|src1_valid~1_combout\ = (!\mm_interconnect_0|addr_router_001|Equal12~1_combout\ & (\mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\ & (!\mm_interconnect_0|addr_router_001|src_channel[1]~10_combout\ & 
-- !\mm_interconnect_0|addr_router_001|src_channel[1]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|addr_router_001|Equal12~1_combout\,
	datab => \mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\,
	datac => \mm_interconnect_0|addr_router_001|src_channel[1]~10_combout\,
	datad => \mm_interconnect_0|addr_router_001|src_channel[1]~11_combout\,
	combout => \mm_interconnect_0|cmd_xbar_demux_001|src1_valid~1_combout\);

-- Location: LCCOMB_X25_Y14_N24
\mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~0_combout\ = (\mm_interconnect_0|cmd_xbar_demux_001|src1_valid~1_combout\ & ((\mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(1)) # ((!\mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(0) 
-- & !\mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_demux_001|src1_valid~1_combout\,
	datab => \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(0),
	datac => \mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\,
	datad => \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~0_combout\);

-- Location: FF_X25_Y14_N25
\mm_interconnect_0|cmd_xbar_mux_001|saved_grant[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1));

-- Location: LCCOMB_X26_Y12_N16
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~8_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios|d_writedata\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \nios|d_writedata\(0),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~8_combout\);

-- Location: LCCOMB_X16_Y7_N20
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result3w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result3w~0_combout\ = ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a99\)) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a67\)))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a99\,
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a67\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result3w~0_combout\);

-- Location: LCCOMB_X16_Y7_N2
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1586w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1586w[0]~0_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)) # 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a35\))) # 
-- (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a3\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a35\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1586w[0]~0_combout\);

-- Location: LCCOMB_X16_Y7_N14
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result3w~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result3w~1_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a131\)) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result3w~0_combout\ & \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1586w[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a131\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result3w~0_combout\,
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1586w[0]~0_combout\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result3w~1_combout\);

-- Location: LCCOMB_X17_Y9_N10
\mm_interconnect_0|rsp_xbar_mux|src_payload~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux|src_payload~5_combout\ = (\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & (\mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datac => \mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(3),
	combout => \mm_interconnect_0|rsp_xbar_mux|src_payload~5_combout\);

-- Location: LCCOMB_X17_Y9_N24
\nios|F_iw[3]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_iw[3]~37_combout\ = ((\mm_interconnect_0|rsp_xbar_mux|src_payload~5_combout\) # ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result3w~1_combout\ & \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\))) # 
-- (!\nios|D_iw[29]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result3w~1_combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \nios|D_iw[29]~1_combout\,
	datad => \mm_interconnect_0|rsp_xbar_mux|src_payload~5_combout\,
	combout => \nios|F_iw[3]~37_combout\);

-- Location: FF_X17_Y9_N25
\nios|D_iw[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|F_iw[3]~37_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|D_iw\(3));

-- Location: LCCOMB_X17_Y12_N30
\nios|D_ctrl_b_is_dst~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_ctrl_b_is_dst~0_combout\ = (\nios|D_iw\(1)) # ((!\nios|D_iw\(3) & (!\nios|D_iw\(4) & \nios|D_iw\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(3),
	datab => \nios|D_iw\(4),
	datac => \nios|D_iw\(1),
	datad => \nios|D_iw\(5),
	combout => \nios|D_ctrl_b_is_dst~0_combout\);

-- Location: LCCOMB_X17_Y12_N24
\nios|D_ctrl_b_is_dst~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_ctrl_b_is_dst~1_combout\ = (\nios|D_iw\(2) & ((\nios|D_iw\(0) & (\nios|D_iw\(1))) # (!\nios|D_iw\(0) & ((!\nios|D_ctrl_b_is_dst~0_combout\))))) # (!\nios|D_iw\(2) & (((\nios|D_iw\(0))) # (!\nios|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(2),
	datab => \nios|D_iw\(1),
	datac => \nios|D_ctrl_b_is_dst~0_combout\,
	datad => \nios|D_iw\(0),
	combout => \nios|D_ctrl_b_is_dst~1_combout\);

-- Location: LCCOMB_X17_Y12_N20
\nios|R_src2_use_imm~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|R_src2_use_imm~0_combout\ = (\nios|D_iw\(11) & (((\nios|R_valid~q\ & \nios|R_ctrl_br_nxt~0_combout\)))) # (!\nios|D_iw\(11) & ((\nios|D_ctrl_shift_logical~0_combout\) # ((\nios|R_valid~q\ & \nios|R_ctrl_br_nxt~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(11),
	datab => \nios|D_ctrl_shift_logical~0_combout\,
	datac => \nios|R_valid~q\,
	datad => \nios|R_ctrl_br_nxt~0_combout\,
	combout => \nios|R_src2_use_imm~0_combout\);

-- Location: LCCOMB_X17_Y12_N22
\nios|D_wr_dst_reg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_wr_dst_reg~3_combout\ = (\nios|D_iw\(1)) # (!\nios|D_iw\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|D_iw\(1),
	datad => \nios|D_iw\(0),
	combout => \nios|D_wr_dst_reg~3_combout\);

-- Location: LCCOMB_X17_Y12_N16
\nios|R_src2_use_imm~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|R_src2_use_imm~1_combout\ = (\nios|D_ctrl_b_is_dst~1_combout\) # ((\nios|R_src2_use_imm~0_combout\) # ((\nios|D_iw\(2) & !\nios|D_wr_dst_reg~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_ctrl_b_is_dst~1_combout\,
	datab => \nios|R_src2_use_imm~0_combout\,
	datac => \nios|D_iw\(2),
	datad => \nios|D_wr_dst_reg~3_combout\,
	combout => \nios|R_src2_use_imm~1_combout\);

-- Location: FF_X17_Y12_N17
\nios|R_src2_use_imm\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|R_src2_use_imm~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|R_src2_use_imm~q\);

-- Location: LCCOMB_X23_Y14_N30
\nios|R_src2_lo[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|R_src2_lo[5]~6_combout\ = (!\nios|R_src2_lo~0_combout\ & ((\nios|R_src2_use_imm~q\ & (\nios|D_iw\(11))) # (!\nios|R_src2_use_imm~q\ & ((\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_src2_use_imm~q\,
	datab => \nios|R_src2_lo~0_combout\,
	datac => \nios|D_iw\(11),
	datad => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	combout => \nios|R_src2_lo[5]~6_combout\);

-- Location: FF_X23_Y14_N31
\nios|E_src2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|R_src2_lo[5]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_src2\(5));

-- Location: LCCOMB_X21_Y12_N12
\nios|E_logic_result[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_logic_result[5]~10_combout\ = (\nios|E_src2\(5) & (\nios|R_logic_op\(1) $ (((\nios|E_src1\(5) & \nios|R_logic_op\(0)))))) # (!\nios|E_src2\(5) & ((\nios|E_src1\(5) & ((\nios|R_logic_op\(1)))) # (!\nios|E_src1\(5) & (!\nios|R_logic_op\(0) & 
-- !\nios|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src2\(5),
	datab => \nios|E_src1\(5),
	datac => \nios|R_logic_op\(0),
	datad => \nios|R_logic_op\(1),
	combout => \nios|E_logic_result[5]~10_combout\);

-- Location: LCCOMB_X22_Y9_N28
\nios|E_arith_result[5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_arith_result[5]~1_combout\ = (\nios|E_alu_sub~q\ & ((\nios|Add1~10_combout\))) # (!\nios|E_alu_sub~q\ & (\nios|Add2~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|Add2~10_combout\,
	datab => \nios|Add1~10_combout\,
	datac => \nios|E_alu_sub~q\,
	combout => \nios|E_arith_result[5]~1_combout\);

-- Location: LCCOMB_X22_Y9_N20
\nios|W_alu_result[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_alu_result[5]~11_combout\ = (\nios|R_ctrl_logic~q\ & (\nios|E_logic_result[5]~10_combout\)) # (!\nios|R_ctrl_logic~q\ & ((\nios|E_arith_result[5]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_logic_result[5]~10_combout\,
	datab => \nios|R_ctrl_logic~q\,
	datad => \nios|E_arith_result[5]~1_combout\,
	combout => \nios|W_alu_result[5]~11_combout\);

-- Location: FF_X22_Y9_N21
\nios|W_alu_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|W_alu_result[5]~11_combout\,
	asdata => \nios|E_shift_rot_result\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios|W_alu_result[6]~17_combout\,
	sload => \nios|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|W_alu_result\(5));

-- Location: LCCOMB_X26_Y10_N14
\mm_interconnect_0|addr_router_001|Equal7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|Equal7~1_combout\ = (\nios|W_alu_result\(5) & (\mm_interconnect_0|addr_router_001|Equal2~1_combout\ & (!\nios|W_alu_result\(4) & \nios|W_alu_result\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_alu_result\(5),
	datab => \mm_interconnect_0|addr_router_001|Equal2~1_combout\,
	datac => \nios|W_alu_result\(4),
	datad => \nios|W_alu_result\(6),
	combout => \mm_interconnect_0|addr_router_001|Equal7~1_combout\);

-- Location: LCCOMB_X28_Y12_N4
\led4|always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \led4|always0~0_combout\ = (\mm_interconnect_0|addr_router_001|Equal7~0_combout\ & (\mm_interconnect_0|addr_router_001|Equal2~1_combout\ & (\nios|W_alu_result\(5) & 
-- !\mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|addr_router_001|Equal7~0_combout\,
	datab => \mm_interconnect_0|addr_router_001|Equal2~1_combout\,
	datac => \nios|W_alu_result\(5),
	datad => \mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \led4|always0~0_combout\);

-- Location: LCCOMB_X28_Y12_N16
\mm_interconnect_0|led4_s1_translator|wait_latency_counter~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|led4_s1_translator|wait_latency_counter~2_combout\ = (\mm_interconnect_0|uart_1_s1_translator|wait_latency_counter~7_combout\ & (\led4|always0~0_combout\ & (!\mm_interconnect_0|led4_s1_translator|wait_latency_counter\(0) & 
-- !\mm_interconnect_0|led4_s1_translator|wait_latency_counter[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|uart_1_s1_translator|wait_latency_counter~7_combout\,
	datab => \led4|always0~0_combout\,
	datac => \mm_interconnect_0|led4_s1_translator|wait_latency_counter\(0),
	datad => \mm_interconnect_0|led4_s1_translator|wait_latency_counter[0]~0_combout\,
	combout => \mm_interconnect_0|led4_s1_translator|wait_latency_counter~2_combout\);

-- Location: FF_X28_Y12_N17
\mm_interconnect_0|led4_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|led4_s1_translator|wait_latency_counter~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|led4_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X28_Y12_N18
\mm_interconnect_0|led4_s1_translator|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|led4_s1_translator|Add0~0_combout\ = \mm_interconnect_0|led4_s1_translator|wait_latency_counter\(1) $ (\mm_interconnect_0|led4_s1_translator|wait_latency_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|led4_s1_translator|wait_latency_counter\(1),
	datad => \mm_interconnect_0|led4_s1_translator|wait_latency_counter\(0),
	combout => \mm_interconnect_0|led4_s1_translator|Add0~0_combout\);

-- Location: LCCOMB_X28_Y12_N30
\mm_interconnect_0|led4_s1_translator|wait_latency_counter~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|led4_s1_translator|wait_latency_counter~1_combout\ = (\mm_interconnect_0|uart_1_s1_translator|wait_latency_counter~7_combout\ & (\led4|always0~0_combout\ & (!\mm_interconnect_0|led4_s1_translator|wait_latency_counter[0]~0_combout\ & 
-- \mm_interconnect_0|led4_s1_translator|Add0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|uart_1_s1_translator|wait_latency_counter~7_combout\,
	datab => \led4|always0~0_combout\,
	datac => \mm_interconnect_0|led4_s1_translator|wait_latency_counter[0]~0_combout\,
	datad => \mm_interconnect_0|led4_s1_translator|Add0~0_combout\,
	combout => \mm_interconnect_0|led4_s1_translator|wait_latency_counter~1_combout\);

-- Location: FF_X28_Y12_N31
\mm_interconnect_0|led4_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|led4_s1_translator|wait_latency_counter~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|led4_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X28_Y12_N14
\mm_interconnect_0|led4_s1_translator|wait_latency_counter[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|led4_s1_translator|wait_latency_counter[0]~0_combout\ = (!\mm_interconnect_0|led4_s1_translator|wait_latency_counter\(1) & (\mm_interconnect_0|led4_s1_translator|wait_latency_counter\(0) $ (((\led4|always0~0_combout\ & 
-- \mm_interconnect_0|nios_data_master_translator|uav_write~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|led4_s1_translator|wait_latency_counter\(1),
	datab => \mm_interconnect_0|led4_s1_translator|wait_latency_counter\(0),
	datac => \led4|always0~0_combout\,
	datad => \mm_interconnect_0|nios_data_master_translator|uav_write~0_combout\,
	combout => \mm_interconnect_0|led4_s1_translator|wait_latency_counter[0]~0_combout\);

-- Location: LCCOMB_X26_Y11_N20
\mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ = (\mm_interconnect_0|addr_router_001|Equal7~1_combout\ & (\mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\ & 
-- (\mm_interconnect_0|nios_data_master_translator|uav_read~0_combout\ & \mm_interconnect_0|led4_s1_translator|wait_latency_counter[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|addr_router_001|Equal7~1_combout\,
	datab => \mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	datac => \mm_interconnect_0|nios_data_master_translator|uav_read~0_combout\,
	datad => \mm_interconnect_0|led4_s1_translator|wait_latency_counter[0]~0_combout\,
	combout => \mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\);

-- Location: LCCOMB_X26_Y11_N6
\mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ = (\mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))))) # (!\mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\) # ((!\mm_interconnect_0|led4_s1_translator|read_latency_shift_reg\(0) & 
-- \mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|led4_s1_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	combout => \mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X26_Y11_N7
\mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X26_Y11_N8
\mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (!\mm_interconnect_0|led4_s1_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\) # 
-- (\mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))) # (!\mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (((\mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	datac => \mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|led4_s1_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X26_Y11_N9
\mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X26_Y11_N0
\mm_interconnect_0|led4_s1_translator|read_latency_shift_reg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|led4_s1_translator|read_latency_shift_reg~2_combout\ = (\mm_interconnect_0|addr_router_001|Equal7~1_combout\ & (\mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\ & 
-- (!\mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & \mm_interconnect_0|led4_s1_translator|wait_latency_counter[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|addr_router_001|Equal7~1_combout\,
	datab => \mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	datac => \mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|led4_s1_translator|wait_latency_counter[0]~0_combout\,
	combout => \mm_interconnect_0|led4_s1_translator|read_latency_shift_reg~2_combout\);

-- Location: LCCOMB_X26_Y11_N12
\mm_interconnect_0|led4_s1_translator|read_latency_shift_reg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|led4_s1_translator|read_latency_shift_reg~3_combout\ = (\nios|d_read~q\ & (\mm_interconnect_0|led4_s1_translator|read_latency_shift_reg~2_combout\ & !\mm_interconnect_0|nios_data_master_translator|read_accepted~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|d_read~q\,
	datab => \mm_interconnect_0|led4_s1_translator|read_latency_shift_reg~2_combout\,
	datad => \mm_interconnect_0|nios_data_master_translator|read_accepted~q\,
	combout => \mm_interconnect_0|led4_s1_translator|read_latency_shift_reg~3_combout\);

-- Location: FF_X26_Y11_N13
\mm_interconnect_0|led4_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|led4_s1_translator|read_latency_shift_reg~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|led4_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X28_Y10_N2
\mm_interconnect_0|addr_router_001|always1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|always1~1_combout\ = (\nios|W_alu_result\(5) & (\mm_interconnect_0|addr_router_001|Equal2~1_combout\ & (\nios|W_alu_result\(4) & \mm_interconnect_0|addr_router_001|always1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_alu_result\(5),
	datab => \mm_interconnect_0|addr_router_001|Equal2~1_combout\,
	datac => \nios|W_alu_result\(4),
	datad => \mm_interconnect_0|addr_router_001|always1~0_combout\,
	combout => \mm_interconnect_0|addr_router_001|always1~1_combout\);

-- Location: LCCOMB_X28_Y10_N26
\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~8_combout\ = (\mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\ & (\mm_interconnect_0|pushbuton3_s1_translator|wait_latency_counter[1]~0_combout\ & 
-- \mm_interconnect_0|addr_router_001|always1~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	datac => \mm_interconnect_0|pushbuton3_s1_translator|wait_latency_counter[1]~0_combout\,
	datad => \mm_interconnect_0|addr_router_001|always1~1_combout\,
	combout => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~8_combout\);

-- Location: LCCOMB_X28_Y10_N14
\mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ = (\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2_combout\) # 
-- ((\mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (!\mm_interconnect_0|pushbuton3_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \mm_interconnect_0|pushbuton3_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2_combout\,
	combout => \mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X28_Y10_N15
\mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X28_Y10_N22
\mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (!\mm_interconnect_0|pushbuton3_s1_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~8_combout\) # (\mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))) # 
-- (!\mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (((\mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~8_combout\,
	datab => \mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|pushbuton3_s1_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X28_Y10_N23
\mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X28_Y10_N0
\mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent|m0_write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ = (!\mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\nios|W_alu_result\(4) & 
-- \mm_interconnect_0|addr_router_001|always1~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \nios|W_alu_result\(4),
	datad => \mm_interconnect_0|addr_router_001|always1~3_combout\,
	combout => \mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\);

-- Location: LCCOMB_X28_Y10_N12
\mm_interconnect_0|pushbuton3_s1_translator|wait_latency_counter~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pushbuton3_s1_translator|wait_latency_counter~1_combout\ = (\mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\ & 
-- (!\mm_interconnect_0|pushbuton3_s1_translator|wait_latency_counter[1]~0_combout\ & (!\mm_interconnect_0|pushbuton3_s1_translator|wait_latency_counter\(0) & \mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	datab => \mm_interconnect_0|pushbuton3_s1_translator|wait_latency_counter[1]~0_combout\,
	datac => \mm_interconnect_0|pushbuton3_s1_translator|wait_latency_counter\(0),
	datad => \mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	combout => \mm_interconnect_0|pushbuton3_s1_translator|wait_latency_counter~1_combout\);

-- Location: FF_X28_Y10_N13
\mm_interconnect_0|pushbuton3_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pushbuton3_s1_translator|wait_latency_counter~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pushbuton3_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X28_Y10_N20
\mm_interconnect_0|pushbuton3_s1_translator|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pushbuton3_s1_translator|Add0~0_combout\ = \mm_interconnect_0|pushbuton3_s1_translator|wait_latency_counter\(1) $ (\mm_interconnect_0|pushbuton3_s1_translator|wait_latency_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pushbuton3_s1_translator|wait_latency_counter\(1),
	datad => \mm_interconnect_0|pushbuton3_s1_translator|wait_latency_counter\(0),
	combout => \mm_interconnect_0|pushbuton3_s1_translator|Add0~0_combout\);

-- Location: LCCOMB_X28_Y10_N10
\mm_interconnect_0|pushbuton3_s1_translator|wait_latency_counter~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pushbuton3_s1_translator|wait_latency_counter~2_combout\ = (\mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\ & (\mm_interconnect_0|pushbuton3_s1_translator|Add0~0_combout\ & 
-- (!\mm_interconnect_0|pushbuton3_s1_translator|wait_latency_counter[1]~0_combout\ & \mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	datab => \mm_interconnect_0|pushbuton3_s1_translator|Add0~0_combout\,
	datac => \mm_interconnect_0|pushbuton3_s1_translator|wait_latency_counter[1]~0_combout\,
	datad => \mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	combout => \mm_interconnect_0|pushbuton3_s1_translator|wait_latency_counter~2_combout\);

-- Location: FF_X28_Y10_N11
\mm_interconnect_0|pushbuton3_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pushbuton3_s1_translator|wait_latency_counter~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pushbuton3_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X28_Y10_N4
\mm_interconnect_0|pushbuton3_s1_translator|wait_latency_counter[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pushbuton3_s1_translator|wait_latency_counter[1]~0_combout\ = (!\mm_interconnect_0|pushbuton3_s1_translator|wait_latency_counter\(1) & (\mm_interconnect_0|pushbuton3_s1_translator|wait_latency_counter\(0) $ 
-- (((\mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ & \mm_interconnect_0|nios_data_master_translator|uav_write~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pushbuton3_s1_translator|wait_latency_counter\(1),
	datab => \mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datac => \mm_interconnect_0|nios_data_master_translator|uav_write~0_combout\,
	datad => \mm_interconnect_0|pushbuton3_s1_translator|wait_latency_counter\(0),
	combout => \mm_interconnect_0|pushbuton3_s1_translator|wait_latency_counter[1]~0_combout\);

-- Location: LCCOMB_X28_Y10_N24
\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2_combout\ = (\mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\ & (\mm_interconnect_0|pushbuton3_s1_translator|wait_latency_counter[1]~0_combout\ & 
-- (!\mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & \mm_interconnect_0|addr_router_001|always1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	datab => \mm_interconnect_0|pushbuton3_s1_translator|wait_latency_counter[1]~0_combout\,
	datac => \mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|addr_router_001|always1~1_combout\,
	combout => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2_combout\);

-- Location: FF_X28_Y10_N25
\mm_interconnect_0|pushbuton3_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pushbuton3_s1_translator|read_latency_shift_reg\(0));

-- Location: FF_X28_Y13_N17
\mm_interconnect_0|pushbuton2_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pushbuton2_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X26_Y10_N0
\mm_interconnect_0|addr_router_001|Equal6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|Equal6~1_combout\ = (!\nios|W_alu_result\(5) & (\mm_interconnect_0|addr_router_001|Equal2~1_combout\ & (\nios|W_alu_result\(4) & \nios|W_alu_result\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_alu_result\(5),
	datab => \mm_interconnect_0|addr_router_001|Equal2~1_combout\,
	datac => \nios|W_alu_result\(4),
	datad => \nios|W_alu_result\(6),
	combout => \mm_interconnect_0|addr_router_001|Equal6~1_combout\);

-- Location: LCCOMB_X22_Y14_N16
\mm_interconnect_0|addr_router_001|Equal6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|Equal6~0_combout\ = (\nios|W_alu_result\(4) & \nios|W_alu_result\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_alu_result\(4),
	datac => \nios|W_alu_result\(6),
	combout => \mm_interconnect_0|addr_router_001|Equal6~0_combout\);

-- Location: LCCOMB_X28_Y11_N20
\led5|always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \led5|always0~0_combout\ = (\mm_interconnect_0|addr_router_001|Equal6~0_combout\ & (!\nios|W_alu_result\(5) & (!\mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- \mm_interconnect_0|addr_router_001|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|addr_router_001|Equal6~0_combout\,
	datab => \nios|W_alu_result\(5),
	datac => \mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|addr_router_001|Equal2~1_combout\,
	combout => \led5|always0~0_combout\);

-- Location: LCCOMB_X28_Y11_N16
\mm_interconnect_0|led5_s1_translator|wait_latency_counter~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|led5_s1_translator|wait_latency_counter~2_combout\ = (\mm_interconnect_0|uart_1_s1_translator|wait_latency_counter~7_combout\ & (\led5|always0~0_combout\ & (!\mm_interconnect_0|led5_s1_translator|wait_latency_counter\(0) & 
-- !\mm_interconnect_0|led5_s1_translator|wait_latency_counter[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|uart_1_s1_translator|wait_latency_counter~7_combout\,
	datab => \led5|always0~0_combout\,
	datac => \mm_interconnect_0|led5_s1_translator|wait_latency_counter\(0),
	datad => \mm_interconnect_0|led5_s1_translator|wait_latency_counter[1]~0_combout\,
	combout => \mm_interconnect_0|led5_s1_translator|wait_latency_counter~2_combout\);

-- Location: FF_X28_Y11_N17
\mm_interconnect_0|led5_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|led5_s1_translator|wait_latency_counter~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|led5_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X28_Y11_N22
\mm_interconnect_0|led5_s1_translator|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|led5_s1_translator|Add0~0_combout\ = \mm_interconnect_0|led5_s1_translator|wait_latency_counter\(1) $ (\mm_interconnect_0|led5_s1_translator|wait_latency_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|led5_s1_translator|wait_latency_counter\(1),
	datad => \mm_interconnect_0|led5_s1_translator|wait_latency_counter\(0),
	combout => \mm_interconnect_0|led5_s1_translator|Add0~0_combout\);

-- Location: LCCOMB_X28_Y11_N30
\mm_interconnect_0|led5_s1_translator|wait_latency_counter~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|led5_s1_translator|wait_latency_counter~1_combout\ = (\mm_interconnect_0|uart_1_s1_translator|wait_latency_counter~7_combout\ & (\led5|always0~0_combout\ & (\mm_interconnect_0|led5_s1_translator|Add0~0_combout\ & 
-- !\mm_interconnect_0|led5_s1_translator|wait_latency_counter[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|uart_1_s1_translator|wait_latency_counter~7_combout\,
	datab => \led5|always0~0_combout\,
	datac => \mm_interconnect_0|led5_s1_translator|Add0~0_combout\,
	datad => \mm_interconnect_0|led5_s1_translator|wait_latency_counter[1]~0_combout\,
	combout => \mm_interconnect_0|led5_s1_translator|wait_latency_counter~1_combout\);

-- Location: FF_X28_Y11_N31
\mm_interconnect_0|led5_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|led5_s1_translator|wait_latency_counter~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|led5_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X28_Y11_N24
\mm_interconnect_0|led5_s1_translator|wait_latency_counter[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|led5_s1_translator|wait_latency_counter[1]~0_combout\ = (!\mm_interconnect_0|led5_s1_translator|wait_latency_counter\(1) & (\mm_interconnect_0|led5_s1_translator|wait_latency_counter\(0) $ 
-- (((\mm_interconnect_0|nios_data_master_translator|uav_write~0_combout\ & \led5|always0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|led5_s1_translator|wait_latency_counter\(1),
	datab => \mm_interconnect_0|led5_s1_translator|wait_latency_counter\(0),
	datac => \mm_interconnect_0|nios_data_master_translator|uav_write~0_combout\,
	datad => \led5|always0~0_combout\,
	combout => \mm_interconnect_0|led5_s1_translator|wait_latency_counter[1]~0_combout\);

-- Location: LCCOMB_X26_Y11_N16
\mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ = (\mm_interconnect_0|addr_router_001|Equal6~1_combout\ & (\mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\ & 
-- (\mm_interconnect_0|nios_data_master_translator|uav_read~0_combout\ & \mm_interconnect_0|led5_s1_translator|wait_latency_counter[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|addr_router_001|Equal6~1_combout\,
	datab => \mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	datac => \mm_interconnect_0|nios_data_master_translator|uav_read~0_combout\,
	datad => \mm_interconnect_0|led5_s1_translator|wait_latency_counter[1]~0_combout\,
	combout => \mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\);

-- Location: LCCOMB_X26_Y11_N2
\mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ = (\mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))))) # (!\mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\) # ((!\mm_interconnect_0|led5_s1_translator|read_latency_shift_reg\(0) & 
-- \mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \mm_interconnect_0|led5_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	combout => \mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X26_Y11_N3
\mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X26_Y11_N26
\mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (!\mm_interconnect_0|led5_s1_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\) # 
-- (\mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))) # (!\mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (((\mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	datab => \mm_interconnect_0|led5_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X26_Y11_N27
\mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X25_Y10_N0
\mm_interconnect_0|led5_s1_translator|read_latency_shift_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|led5_s1_translator|read_latency_shift_reg~0_combout\ = (\mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\ & 
-- !\mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	datad => \mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|led5_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: LCCOMB_X26_Y11_N24
\mm_interconnect_0|led5_s1_translator|read_latency_shift_reg~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|led5_s1_translator|read_latency_shift_reg~1_combout\ = (\mm_interconnect_0|addr_router_001|Equal6~1_combout\ & (\mm_interconnect_0|led5_s1_translator|read_latency_shift_reg~0_combout\ & 
-- (\mm_interconnect_0|nios_data_master_translator|uav_read~0_combout\ & \mm_interconnect_0|led5_s1_translator|wait_latency_counter[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|addr_router_001|Equal6~1_combout\,
	datab => \mm_interconnect_0|led5_s1_translator|read_latency_shift_reg~0_combout\,
	datac => \mm_interconnect_0|nios_data_master_translator|uav_read~0_combout\,
	datad => \mm_interconnect_0|led5_s1_translator|wait_latency_counter[1]~0_combout\,
	combout => \mm_interconnect_0|led5_s1_translator|read_latency_shift_reg~1_combout\);

-- Location: FF_X26_Y11_N25
\mm_interconnect_0|led5_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|led5_s1_translator|read_latency_shift_reg~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|led5_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X26_Y11_N22
\mm_interconnect_0|rsp_xbar_mux_001|WideOr1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|WideOr1~2_combout\ = (\mm_interconnect_0|led4_s1_translator|read_latency_shift_reg\(0)) # ((\mm_interconnect_0|pushbuton3_s1_translator|read_latency_shift_reg\(0)) # 
-- ((\mm_interconnect_0|pushbuton2_s1_translator|read_latency_shift_reg\(0)) # (\mm_interconnect_0|led5_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|led4_s1_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|pushbuton3_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|pushbuton2_s1_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|led5_s1_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|WideOr1~2_combout\);

-- Location: LCCOMB_X26_Y10_N2
\mm_interconnect_0|addr_router_001|always1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|always1~8_combout\ = (\mm_interconnect_0|addr_router_001|always1~0_combout\ & (\mm_interconnect_0|addr_router_001|Equal2~1_combout\ & (!\nios|W_alu_result\(4) & \nios|W_alu_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|addr_router_001|always1~0_combout\,
	datab => \mm_interconnect_0|addr_router_001|Equal2~1_combout\,
	datac => \nios|W_alu_result\(4),
	datad => \nios|W_alu_result\(5),
	combout => \mm_interconnect_0|addr_router_001|always1~8_combout\);

-- Location: LCCOMB_X25_Y10_N22
\mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ = (\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~6_combout\) # 
-- ((\mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (!\mm_interconnect_0|pushbuton4_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~6_combout\,
	datab => \mm_interconnect_0|pushbuton4_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X25_Y10_N23
\mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X25_Y10_N18
\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~10_combout\ = (\mm_interconnect_0|pushbuton4_s1_translator|wait_latency_counter[0]~0_combout\ & (\mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\ & 
-- \mm_interconnect_0|addr_router_001|always1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|pushbuton4_s1_translator|wait_latency_counter[0]~0_combout\,
	datac => \mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	datad => \mm_interconnect_0|addr_router_001|always1~8_combout\,
	combout => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~10_combout\);

-- Location: LCCOMB_X25_Y10_N24
\mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (!\mm_interconnect_0|pushbuton4_s1_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~10_combout\)))) # 
-- (!\mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (((\mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \mm_interconnect_0|pushbuton4_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~10_combout\,
	combout => \mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X25_Y10_N25
\mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X25_Y10_N8
\mm_interconnect_0|pushbuton4_s1_translator|wait_latency_counter[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pushbuton4_s1_translator|wait_latency_counter[0]~1_combout\ = (\mm_interconnect_0|addr_router_001|always1~8_combout\ & (!\mm_interconnect_0|pushbuton4_s1_translator|wait_latency_counter[0]~0_combout\ & 
-- (\mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\ & !\mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|addr_router_001|always1~8_combout\,
	datab => \mm_interconnect_0|pushbuton4_s1_translator|wait_latency_counter[0]~0_combout\,
	datac => \mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	datad => \mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|pushbuton4_s1_translator|wait_latency_counter[0]~1_combout\);

-- Location: LCCOMB_X25_Y10_N6
\mm_interconnect_0|pushbuton4_s1_translator|wait_latency_counter~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pushbuton4_s1_translator|wait_latency_counter~2_combout\ = (\mm_interconnect_0|pushbuton4_s1_translator|wait_latency_counter[0]~1_combout\ & !\mm_interconnect_0|pushbuton4_s1_translator|wait_latency_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|pushbuton4_s1_translator|wait_latency_counter[0]~1_combout\,
	datac => \mm_interconnect_0|pushbuton4_s1_translator|wait_latency_counter\(0),
	combout => \mm_interconnect_0|pushbuton4_s1_translator|wait_latency_counter~2_combout\);

-- Location: FF_X25_Y10_N7
\mm_interconnect_0|pushbuton4_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pushbuton4_s1_translator|wait_latency_counter~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pushbuton4_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X25_Y10_N28
\mm_interconnect_0|pushbuton4_s1_translator|wait_latency_counter~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pushbuton4_s1_translator|wait_latency_counter~3_combout\ = (\mm_interconnect_0|pushbuton4_s1_translator|wait_latency_counter[0]~1_combout\ & (\mm_interconnect_0|pushbuton4_s1_translator|wait_latency_counter\(0) $ 
-- (\mm_interconnect_0|pushbuton4_s1_translator|wait_latency_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pushbuton4_s1_translator|wait_latency_counter\(0),
	datab => \mm_interconnect_0|pushbuton4_s1_translator|wait_latency_counter[0]~1_combout\,
	datac => \mm_interconnect_0|pushbuton4_s1_translator|wait_latency_counter\(1),
	combout => \mm_interconnect_0|pushbuton4_s1_translator|wait_latency_counter~3_combout\);

-- Location: FF_X25_Y10_N29
\mm_interconnect_0|pushbuton4_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pushbuton4_s1_translator|wait_latency_counter~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pushbuton4_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X25_Y10_N10
\mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent|m0_write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ = (!\mm_interconnect_0|nios_data_master_translator|write_accepted~q\ & (\nios|d_write~q\ & 
-- !\mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_data_master_translator|write_accepted~q\,
	datab => \nios|d_write~q\,
	datad => \mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\);

-- Location: LCCOMB_X25_Y10_N14
\mm_interconnect_0|pushbuton4_s1_translator|wait_latency_counter[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pushbuton4_s1_translator|wait_latency_counter[0]~0_combout\ = (!\mm_interconnect_0|pushbuton4_s1_translator|wait_latency_counter\(1) & (\mm_interconnect_0|pushbuton4_s1_translator|wait_latency_counter\(0) $ 
-- (((\mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ & \mm_interconnect_0|addr_router_001|always1~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pushbuton4_s1_translator|wait_latency_counter\(0),
	datab => \mm_interconnect_0|pushbuton4_s1_translator|wait_latency_counter\(1),
	datac => \mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datad => \mm_interconnect_0|addr_router_001|always1~8_combout\,
	combout => \mm_interconnect_0|pushbuton4_s1_translator|wait_latency_counter[0]~0_combout\);

-- Location: LCCOMB_X25_Y10_N16
\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~6_combout\ = (\mm_interconnect_0|addr_router_001|always1~8_combout\ & (\mm_interconnect_0|pushbuton4_s1_translator|wait_latency_counter[0]~0_combout\ & 
-- (\mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\ & !\mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|addr_router_001|always1~8_combout\,
	datab => \mm_interconnect_0|pushbuton4_s1_translator|wait_latency_counter[0]~0_combout\,
	datac => \mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	datad => \mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~6_combout\);

-- Location: FF_X25_Y10_N17
\mm_interconnect_0|pushbuton4_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pushbuton4_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X16_Y14_N16
\mm_interconnect_0|rsp_xbar_mux_001|WideOr1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|WideOr1~3_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|WideOr1~2_combout\) # ((\mm_interconnect_0|uart_1_s1_translator|read_latency_shift_reg\(0)) # 
-- ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # (\mm_interconnect_0|pushbuton4_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|WideOr1~2_combout\,
	datab => \mm_interconnect_0|uart_1_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|pushbuton4_s1_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|WideOr1~3_combout\);

-- Location: LCCOMB_X23_Y10_N16
\mm_interconnect_0|addr_router_001|Equal9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|Equal9~1_combout\ = (!\nios|W_alu_result\(5) & (!\nios|W_alu_result\(8) & !\nios|W_alu_result\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_alu_result\(5),
	datab => \nios|W_alu_result\(8),
	datac => \nios|W_alu_result\(4),
	combout => \mm_interconnect_0|addr_router_001|Equal9~1_combout\);

-- Location: LCCOMB_X23_Y10_N18
\mm_interconnect_0|addr_router_001|Equal9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|Equal9~2_combout\ = (\mm_interconnect_0|addr_router_001|Equal2~0_combout\ & (\mm_interconnect_0|addr_router_001|Equal9~1_combout\ & (\mm_interconnect_0|addr_router_001|Equal1~0_combout\ & 
-- \mm_interconnect_0|addr_router_001|Equal9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|addr_router_001|Equal2~0_combout\,
	datab => \mm_interconnect_0|addr_router_001|Equal9~1_combout\,
	datac => \mm_interconnect_0|addr_router_001|Equal1~0_combout\,
	datad => \mm_interconnect_0|addr_router_001|Equal9~0_combout\,
	combout => \mm_interconnect_0|addr_router_001|Equal9~2_combout\);

-- Location: LCCOMB_X25_Y13_N6
\mm_interconnect_0|led2_s1_translator|wait_latency_counter~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|led2_s1_translator|wait_latency_counter~2_combout\ = (\mm_interconnect_0|uart_1_s1_translator|wait_latency_counter~7_combout\ & (\led2|always0~0_combout\ & (!\mm_interconnect_0|led2_s1_translator|wait_latency_counter\(0) & 
-- !\mm_interconnect_0|led2_s1_translator|wait_latency_counter[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|uart_1_s1_translator|wait_latency_counter~7_combout\,
	datab => \led2|always0~0_combout\,
	datac => \mm_interconnect_0|led2_s1_translator|wait_latency_counter\(0),
	datad => \mm_interconnect_0|led2_s1_translator|wait_latency_counter[1]~0_combout\,
	combout => \mm_interconnect_0|led2_s1_translator|wait_latency_counter~2_combout\);

-- Location: FF_X25_Y13_N7
\mm_interconnect_0|led2_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|led2_s1_translator|wait_latency_counter~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|led2_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X25_Y13_N20
\mm_interconnect_0|led2_s1_translator|wait_latency_counter[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|led2_s1_translator|wait_latency_counter[1]~0_combout\ = (!\mm_interconnect_0|led2_s1_translator|wait_latency_counter\(1) & (\mm_interconnect_0|led2_s1_translator|wait_latency_counter\(0) $ 
-- (((\mm_interconnect_0|nios_data_master_translator|uav_write~0_combout\ & \led2|always0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|led2_s1_translator|wait_latency_counter\(0),
	datab => \mm_interconnect_0|nios_data_master_translator|uav_write~0_combout\,
	datac => \mm_interconnect_0|led2_s1_translator|wait_latency_counter\(1),
	datad => \led2|always0~0_combout\,
	combout => \mm_interconnect_0|led2_s1_translator|wait_latency_counter[1]~0_combout\);

-- Location: LCCOMB_X25_Y11_N0
\mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ = (\mm_interconnect_0|nios_data_master_translator|uav_read~0_combout\ & 
-- (\mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\ & (\mm_interconnect_0|led2_s1_translator|wait_latency_counter[1]~0_combout\ & \mm_interconnect_0|addr_router_001|Equal9~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_data_master_translator|uav_read~0_combout\,
	datab => \mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	datac => \mm_interconnect_0|led2_s1_translator|wait_latency_counter[1]~0_combout\,
	datad => \mm_interconnect_0|addr_router_001|Equal9~2_combout\,
	combout => \mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\);

-- Location: LCCOMB_X25_Y11_N2
\mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ = (\mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))))) # (!\mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\) # ((!\mm_interconnect_0|led2_s1_translator|read_latency_shift_reg\(0) & 
-- \mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|led2_s1_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	combout => \mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X25_Y11_N3
\mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X25_Y11_N8
\mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (!\mm_interconnect_0|led2_s1_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (\mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\)))) # (!\mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (((\mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|led2_s1_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	combout => \mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X25_Y11_N9
\mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X25_Y13_N2
\led2|always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \led2|always0~0_combout\ = (!\mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & \mm_interconnect_0|addr_router_001|Equal9~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|addr_router_001|Equal9~2_combout\,
	combout => \led2|always0~0_combout\);

-- Location: LCCOMB_X25_Y13_N14
\mm_interconnect_0|led2_s1_translator|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|led2_s1_translator|Add0~0_combout\ = \mm_interconnect_0|led2_s1_translator|wait_latency_counter\(1) $ (\mm_interconnect_0|led2_s1_translator|wait_latency_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|led2_s1_translator|wait_latency_counter\(1),
	datad => \mm_interconnect_0|led2_s1_translator|wait_latency_counter\(0),
	combout => \mm_interconnect_0|led2_s1_translator|Add0~0_combout\);

-- Location: LCCOMB_X25_Y13_N4
\mm_interconnect_0|led2_s1_translator|wait_latency_counter~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|led2_s1_translator|wait_latency_counter~1_combout\ = (\mm_interconnect_0|uart_1_s1_translator|wait_latency_counter~7_combout\ & (\led2|always0~0_combout\ & (\mm_interconnect_0|led2_s1_translator|Add0~0_combout\ & 
-- !\mm_interconnect_0|led2_s1_translator|wait_latency_counter[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|uart_1_s1_translator|wait_latency_counter~7_combout\,
	datab => \led2|always0~0_combout\,
	datac => \mm_interconnect_0|led2_s1_translator|Add0~0_combout\,
	datad => \mm_interconnect_0|led2_s1_translator|wait_latency_counter[1]~0_combout\,
	combout => \mm_interconnect_0|led2_s1_translator|wait_latency_counter~1_combout\);

-- Location: FF_X25_Y13_N5
\mm_interconnect_0|led2_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|led2_s1_translator|wait_latency_counter~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|led2_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X25_Y13_N0
\mm_interconnect_0|led2_s1_translator|read_latency_shift_reg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|led2_s1_translator|read_latency_shift_reg~2_combout\ = (\mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\ & (!\mm_interconnect_0|led2_s1_translator|wait_latency_counter\(1) & 
-- !\mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	datac => \mm_interconnect_0|led2_s1_translator|wait_latency_counter\(1),
	datad => \mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|led2_s1_translator|read_latency_shift_reg~2_combout\);

-- Location: LCCOMB_X25_Y13_N26
\mm_interconnect_0|led2_s1_translator|read_latency_shift_reg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|led2_s1_translator|read_latency_shift_reg~3_combout\ = (\mm_interconnect_0|addr_router_001|Equal9~2_combout\ & (\mm_interconnect_0|led2_s1_translator|read_latency_shift_reg~2_combout\ & 
-- (\mm_interconnect_0|nios_data_master_translator|uav_write~0_combout\ $ (\mm_interconnect_0|led2_s1_translator|wait_latency_counter\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|addr_router_001|Equal9~2_combout\,
	datab => \mm_interconnect_0|nios_data_master_translator|uav_write~0_combout\,
	datac => \mm_interconnect_0|led2_s1_translator|read_latency_shift_reg~2_combout\,
	datad => \mm_interconnect_0|led2_s1_translator|wait_latency_counter\(0),
	combout => \mm_interconnect_0|led2_s1_translator|read_latency_shift_reg~3_combout\);

-- Location: LCCOMB_X25_Y11_N12
\mm_interconnect_0|led2_s1_translator|read_latency_shift_reg~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|led2_s1_translator|read_latency_shift_reg~4_combout\ = (\nios|d_read~q\ & (!\mm_interconnect_0|nios_data_master_translator|read_accepted~q\ & \mm_interconnect_0|led2_s1_translator|read_latency_shift_reg~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|d_read~q\,
	datac => \mm_interconnect_0|nios_data_master_translator|read_accepted~q\,
	datad => \mm_interconnect_0|led2_s1_translator|read_latency_shift_reg~3_combout\,
	combout => \mm_interconnect_0|led2_s1_translator|read_latency_shift_reg~4_combout\);

-- Location: FF_X25_Y11_N13
\mm_interconnect_0|led2_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|led2_s1_translator|read_latency_shift_reg~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|led2_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X26_Y10_N20
\mm_interconnect_0|addr_router_001|Equal8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|Equal8~0_combout\ = (\nios|W_alu_result\(5) & (\mm_interconnect_0|addr_router_001|Equal2~1_combout\ & (\nios|W_alu_result\(4) & \nios|W_alu_result\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_alu_result\(5),
	datab => \mm_interconnect_0|addr_router_001|Equal2~1_combout\,
	datac => \nios|W_alu_result\(4),
	datad => \nios|W_alu_result\(6),
	combout => \mm_interconnect_0|addr_router_001|Equal8~0_combout\);

-- Location: LCCOMB_X28_Y11_N10
\mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ = (\mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\ & 
-- (\mm_interconnect_0|nios_data_master_translator|uav_read~0_combout\ & (\mm_interconnect_0|led3_s1_translator|wait_latency_counter[1]~0_combout\ & \mm_interconnect_0|addr_router_001|Equal8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	datab => \mm_interconnect_0|nios_data_master_translator|uav_read~0_combout\,
	datac => \mm_interconnect_0|led3_s1_translator|wait_latency_counter[1]~0_combout\,
	datad => \mm_interconnect_0|addr_router_001|Equal8~0_combout\,
	combout => \mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\);

-- Location: LCCOMB_X25_Y11_N20
\mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ = (\mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))))) # (!\mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\) # ((\mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- !\mm_interconnect_0|led3_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	datac => \mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \mm_interconnect_0|led3_s1_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X25_Y11_N21
\mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X25_Y11_N10
\mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (!\mm_interconnect_0|led3_s1_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\) # 
-- (\mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))) # (!\mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (((\mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	datac => \mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|led3_s1_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X25_Y11_N11
\mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X28_Y11_N12
\led3|always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \led3|always0~0_combout\ = (\mm_interconnect_0|addr_router_001|Equal6~0_combout\ & (\mm_interconnect_0|addr_router_001|Equal2~1_combout\ & (\nios|W_alu_result\(5) & 
-- !\mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|addr_router_001|Equal6~0_combout\,
	datab => \mm_interconnect_0|addr_router_001|Equal2~1_combout\,
	datac => \nios|W_alu_result\(5),
	datad => \mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \led3|always0~0_combout\);

-- Location: LCCOMB_X28_Y11_N0
\mm_interconnect_0|led3_s1_translator|wait_latency_counter~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|led3_s1_translator|wait_latency_counter~2_combout\ = (\mm_interconnect_0|uart_1_s1_translator|wait_latency_counter~7_combout\ & (!\mm_interconnect_0|led3_s1_translator|wait_latency_counter[1]~0_combout\ & 
-- (!\mm_interconnect_0|led3_s1_translator|wait_latency_counter\(0) & \led3|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|uart_1_s1_translator|wait_latency_counter~7_combout\,
	datab => \mm_interconnect_0|led3_s1_translator|wait_latency_counter[1]~0_combout\,
	datac => \mm_interconnect_0|led3_s1_translator|wait_latency_counter\(0),
	datad => \led3|always0~0_combout\,
	combout => \mm_interconnect_0|led3_s1_translator|wait_latency_counter~2_combout\);

-- Location: FF_X28_Y11_N1
\mm_interconnect_0|led3_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|led3_s1_translator|wait_latency_counter~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|led3_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X28_Y11_N28
\mm_interconnect_0|led3_s1_translator|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|led3_s1_translator|Add0~0_combout\ = \mm_interconnect_0|led3_s1_translator|wait_latency_counter\(1) $ (\mm_interconnect_0|led3_s1_translator|wait_latency_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|led3_s1_translator|wait_latency_counter\(1),
	datad => \mm_interconnect_0|led3_s1_translator|wait_latency_counter\(0),
	combout => \mm_interconnect_0|led3_s1_translator|Add0~0_combout\);

-- Location: LCCOMB_X28_Y11_N6
\mm_interconnect_0|led3_s1_translator|wait_latency_counter~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|led3_s1_translator|wait_latency_counter~1_combout\ = (\mm_interconnect_0|uart_1_s1_translator|wait_latency_counter~7_combout\ & (\mm_interconnect_0|led3_s1_translator|Add0~0_combout\ & 
-- (!\mm_interconnect_0|led3_s1_translator|wait_latency_counter[1]~0_combout\ & \led3|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|uart_1_s1_translator|wait_latency_counter~7_combout\,
	datab => \mm_interconnect_0|led3_s1_translator|Add0~0_combout\,
	datac => \mm_interconnect_0|led3_s1_translator|wait_latency_counter[1]~0_combout\,
	datad => \led3|always0~0_combout\,
	combout => \mm_interconnect_0|led3_s1_translator|wait_latency_counter~1_combout\);

-- Location: FF_X28_Y11_N7
\mm_interconnect_0|led3_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|led3_s1_translator|wait_latency_counter~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|led3_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X28_Y11_N4
\mm_interconnect_0|led3_s1_translator|wait_latency_counter[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|led3_s1_translator|wait_latency_counter[1]~0_combout\ = (!\mm_interconnect_0|led3_s1_translator|wait_latency_counter\(1) & (\mm_interconnect_0|led3_s1_translator|wait_latency_counter\(0) $ 
-- (((\mm_interconnect_0|nios_data_master_translator|uav_write~0_combout\ & \led3|always0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|led3_s1_translator|wait_latency_counter\(1),
	datab => \mm_interconnect_0|led3_s1_translator|wait_latency_counter\(0),
	datac => \mm_interconnect_0|nios_data_master_translator|uav_write~0_combout\,
	datad => \led3|always0~0_combout\,
	combout => \mm_interconnect_0|led3_s1_translator|wait_latency_counter[1]~0_combout\);

-- Location: LCCOMB_X28_Y11_N14
\mm_interconnect_0|led3_s1_translator|read_latency_shift_reg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|led3_s1_translator|read_latency_shift_reg~2_combout\ = (\mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\ & (\mm_interconnect_0|addr_router_001|Equal8~0_combout\ & 
-- (\mm_interconnect_0|led3_s1_translator|wait_latency_counter[1]~0_combout\ & !\mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	datab => \mm_interconnect_0|addr_router_001|Equal8~0_combout\,
	datac => \mm_interconnect_0|led3_s1_translator|wait_latency_counter[1]~0_combout\,
	datad => \mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|led3_s1_translator|read_latency_shift_reg~2_combout\);

-- Location: LCCOMB_X25_Y11_N16
\mm_interconnect_0|led3_s1_translator|read_latency_shift_reg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|led3_s1_translator|read_latency_shift_reg~3_combout\ = (\nios|d_read~q\ & (!\mm_interconnect_0|nios_data_master_translator|read_accepted~q\ & \mm_interconnect_0|led3_s1_translator|read_latency_shift_reg~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|d_read~q\,
	datac => \mm_interconnect_0|nios_data_master_translator|read_accepted~q\,
	datad => \mm_interconnect_0|led3_s1_translator|read_latency_shift_reg~2_combout\,
	combout => \mm_interconnect_0|led3_s1_translator|read_latency_shift_reg~3_combout\);

-- Location: FF_X25_Y11_N17
\mm_interconnect_0|led3_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|led3_s1_translator|read_latency_shift_reg~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|led3_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X23_Y10_N12
\mm_interconnect_0|addr_router_001|Equal11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|Equal11~0_combout\ = (\nios|W_alu_result\(5) & (!\nios|W_alu_result\(8) & !\nios|W_alu_result\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_alu_result\(5),
	datab => \nios|W_alu_result\(8),
	datac => \nios|W_alu_result\(4),
	combout => \mm_interconnect_0|addr_router_001|Equal11~0_combout\);

-- Location: LCCOMB_X23_Y10_N6
\mm_interconnect_0|addr_router_001|Equal11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|Equal11~1_combout\ = (\mm_interconnect_0|addr_router_001|Equal11~0_combout\ & (\mm_interconnect_0|addr_router_001|Equal2~0_combout\ & (\mm_interconnect_0|addr_router_001|Equal1~0_combout\ & 
-- \mm_interconnect_0|addr_router_001|Equal9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|addr_router_001|Equal11~0_combout\,
	datab => \mm_interconnect_0|addr_router_001|Equal2~0_combout\,
	datac => \mm_interconnect_0|addr_router_001|Equal1~0_combout\,
	datad => \mm_interconnect_0|addr_router_001|Equal9~0_combout\,
	combout => \mm_interconnect_0|addr_router_001|Equal11~1_combout\);

-- Location: LCCOMB_X28_Y13_N18
\mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ = (\mm_interconnect_0|nios_data_master_translator|uav_read~0_combout\ & (\mm_interconnect_0|led1_s1_translator|wait_latency_counter[0]~2_combout\ & 
-- (\mm_interconnect_0|addr_router_001|Equal11~1_combout\ & \mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_data_master_translator|uav_read~0_combout\,
	datab => \mm_interconnect_0|led1_s1_translator|wait_latency_counter[0]~2_combout\,
	datac => \mm_interconnect_0|addr_router_001|Equal11~1_combout\,
	datad => \mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	combout => \mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\);

-- Location: LCCOMB_X28_Y13_N12
\mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ = (\mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))))) # (!\mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\) # ((!\mm_interconnect_0|led1_s1_translator|read_latency_shift_reg\(0) & 
-- \mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|led1_s1_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	datac => \mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X28_Y13_N13
\mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X28_Y13_N24
\mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (!\mm_interconnect_0|led1_s1_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\) # 
-- (\mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))) # (!\mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (((\mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	datac => \mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|led1_s1_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X28_Y13_N25
\mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X28_Y12_N28
\mm_interconnect_0|led1_s1_translator|wait_latency_counter[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|led1_s1_translator|wait_latency_counter[0]~5_combout\ = ((\mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (\mm_interconnect_0|nios_data_master_translator|write_accepted~q\)) # 
-- (!\nios|d_write~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|d_write~q\,
	datab => \mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|nios_data_master_translator|write_accepted~q\,
	combout => \mm_interconnect_0|led1_s1_translator|wait_latency_counter[0]~5_combout\);

-- Location: LCCOMB_X28_Y12_N12
\led1|always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \led1|always0~0_combout\ = (\mm_interconnect_0|addr_router_001|Equal11~1_combout\ & !\mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|addr_router_001|Equal11~1_combout\,
	datac => \mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \led1|always0~0_combout\);

-- Location: LCCOMB_X28_Y12_N0
\mm_interconnect_0|led1_s1_translator|wait_latency_counter~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|led1_s1_translator|wait_latency_counter~4_combout\ = (\mm_interconnect_0|uart_1_s1_translator|wait_latency_counter~7_combout\ & (!\mm_interconnect_0|led1_s1_translator|wait_latency_counter[0]~2_combout\ & 
-- (!\mm_interconnect_0|led1_s1_translator|wait_latency_counter\(0) & \led1|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|uart_1_s1_translator|wait_latency_counter~7_combout\,
	datab => \mm_interconnect_0|led1_s1_translator|wait_latency_counter[0]~2_combout\,
	datac => \mm_interconnect_0|led1_s1_translator|wait_latency_counter\(0),
	datad => \led1|always0~0_combout\,
	combout => \mm_interconnect_0|led1_s1_translator|wait_latency_counter~4_combout\);

-- Location: FF_X28_Y12_N1
\mm_interconnect_0|led1_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|led1_s1_translator|wait_latency_counter~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|led1_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X28_Y12_N24
\mm_interconnect_0|led1_s1_translator|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|led1_s1_translator|Add0~0_combout\ = \mm_interconnect_0|led1_s1_translator|wait_latency_counter\(1) $ (\mm_interconnect_0|led1_s1_translator|wait_latency_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|led1_s1_translator|wait_latency_counter\(1),
	datad => \mm_interconnect_0|led1_s1_translator|wait_latency_counter\(0),
	combout => \mm_interconnect_0|led1_s1_translator|Add0~0_combout\);

-- Location: LCCOMB_X28_Y12_N22
\mm_interconnect_0|led1_s1_translator|wait_latency_counter~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|led1_s1_translator|wait_latency_counter~3_combout\ = (\mm_interconnect_0|uart_1_s1_translator|wait_latency_counter~7_combout\ & (\mm_interconnect_0|led1_s1_translator|Add0~0_combout\ & 
-- (!\mm_interconnect_0|led1_s1_translator|wait_latency_counter[0]~2_combout\ & \led1|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|uart_1_s1_translator|wait_latency_counter~7_combout\,
	datab => \mm_interconnect_0|led1_s1_translator|Add0~0_combout\,
	datac => \mm_interconnect_0|led1_s1_translator|wait_latency_counter[0]~2_combout\,
	datad => \led1|always0~0_combout\,
	combout => \mm_interconnect_0|led1_s1_translator|wait_latency_counter~3_combout\);

-- Location: FF_X28_Y12_N23
\mm_interconnect_0|led1_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|led1_s1_translator|wait_latency_counter~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|led1_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X28_Y12_N20
\mm_interconnect_0|led1_s1_translator|wait_latency_counter[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|led1_s1_translator|wait_latency_counter[0]~2_combout\ = (!\mm_interconnect_0|led1_s1_translator|wait_latency_counter\(1) & (\mm_interconnect_0|led1_s1_translator|wait_latency_counter\(0) $ 
-- (((\mm_interconnect_0|addr_router_001|Equal11~1_combout\ & !\mm_interconnect_0|led1_s1_translator|wait_latency_counter[0]~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|addr_router_001|Equal11~1_combout\,
	datab => \mm_interconnect_0|led1_s1_translator|wait_latency_counter[0]~5_combout\,
	datac => \mm_interconnect_0|led1_s1_translator|wait_latency_counter\(1),
	datad => \mm_interconnect_0|led1_s1_translator|wait_latency_counter\(0),
	combout => \mm_interconnect_0|led1_s1_translator|wait_latency_counter[0]~2_combout\);

-- Location: LCCOMB_X28_Y13_N2
\mm_interconnect_0|led1_s1_translator|read_latency_shift_reg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|led1_s1_translator|read_latency_shift_reg~2_combout\ = (\mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\ & (\mm_interconnect_0|led1_s1_translator|wait_latency_counter[0]~2_combout\ & 
-- (\mm_interconnect_0|addr_router_001|Equal11~1_combout\ & !\mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	datab => \mm_interconnect_0|led1_s1_translator|wait_latency_counter[0]~2_combout\,
	datac => \mm_interconnect_0|addr_router_001|Equal11~1_combout\,
	datad => \mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|led1_s1_translator|read_latency_shift_reg~2_combout\);

-- Location: LCCOMB_X28_Y13_N6
\mm_interconnect_0|led1_s1_translator|read_latency_shift_reg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|led1_s1_translator|read_latency_shift_reg~3_combout\ = (!\mm_interconnect_0|nios_data_master_translator|read_accepted~q\ & (\nios|d_read~q\ & \mm_interconnect_0|led1_s1_translator|read_latency_shift_reg~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios_data_master_translator|read_accepted~q\,
	datac => \nios|d_read~q\,
	datad => \mm_interconnect_0|led1_s1_translator|read_latency_shift_reg~2_combout\,
	combout => \mm_interconnect_0|led1_s1_translator|read_latency_shift_reg~3_combout\);

-- Location: FF_X28_Y13_N7
\mm_interconnect_0|led1_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|led1_s1_translator|read_latency_shift_reg~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|led1_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X26_Y10_N18
\mm_interconnect_0|addr_router_001|always1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|always1~4_combout\ = (\nios|W_alu_result\(4) & (!\mm_interconnect_0|nios_data_master_translator|read_accepted~q\ & \nios|d_read~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_alu_result\(4),
	datab => \mm_interconnect_0|nios_data_master_translator|read_accepted~q\,
	datac => \nios|d_read~q\,
	combout => \mm_interconnect_0|addr_router_001|always1~4_combout\);

-- Location: LCCOMB_X26_Y10_N4
\mm_interconnect_0|addr_router_001|always1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|always1~5_combout\ = (\mm_interconnect_0|addr_router_001|always1~4_combout\ & (\mm_interconnect_0|addr_router_001|Equal9~0_combout\ & (\mm_interconnect_0|addr_router_001|Equal2~2_combout\ & !\nios|W_alu_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|addr_router_001|always1~4_combout\,
	datab => \mm_interconnect_0|addr_router_001|Equal9~0_combout\,
	datac => \mm_interconnect_0|addr_router_001|Equal2~2_combout\,
	datad => \nios|W_alu_result\(5),
	combout => \mm_interconnect_0|addr_router_001|always1~5_combout\);

-- Location: LCCOMB_X26_Y13_N30
\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~11_combout\ = \mm_interconnect_0|pushbuton1_s1_translator|wait_latency_counter\(0) $ (((!\mm_interconnect_0|nios_data_master_translator|write_accepted~q\ & (\nios|d_write~q\ & 
-- !\mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_data_master_translator|write_accepted~q\,
	datab => \nios|d_write~q\,
	datac => \mm_interconnect_0|pushbuton1_s1_translator|wait_latency_counter\(0),
	datad => \mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~11_combout\);

-- Location: LCCOMB_X26_Y13_N24
\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~4_combout\ = (\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~11_combout\ & (\mm_interconnect_0|addr_router_001|always1~5_combout\ & 
-- (\mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\ & !\mm_interconnect_0|pushbuton1_s1_translator|wait_latency_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~11_combout\,
	datab => \mm_interconnect_0|addr_router_001|always1~5_combout\,
	datac => \mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	datad => \mm_interconnect_0|pushbuton1_s1_translator|wait_latency_counter\(1),
	combout => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~4_combout\);

-- Location: LCCOMB_X26_Y13_N10
\mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ = (\mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))))) # (!\mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~4_combout\) # ((!\mm_interconnect_0|pushbuton1_s1_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \mm_interconnect_0|pushbuton1_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~4_combout\,
	combout => \mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X26_Y13_N11
\mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X26_Y13_N6
\mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (!\mm_interconnect_0|pushbuton1_s1_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~4_combout\)))) # 
-- (!\mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (((\mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \mm_interconnect_0|pushbuton1_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~4_combout\,
	combout => \mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X26_Y13_N7
\mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X26_Y13_N12
\mm_interconnect_0|pushbuton1_s1_translator|wait_latency_counter[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pushbuton1_s1_translator|wait_latency_counter[1]~1_combout\ = (!\mm_interconnect_0|pushbuton1_s1_translator|wait_latency_counter[1]~0_combout\ & (\mm_interconnect_0|addr_router_001|always1~5_combout\ & 
-- (\mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\ & !\mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pushbuton1_s1_translator|wait_latency_counter[1]~0_combout\,
	datab => \mm_interconnect_0|addr_router_001|always1~5_combout\,
	datac => \mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	datad => \mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|pushbuton1_s1_translator|wait_latency_counter[1]~1_combout\);

-- Location: LCCOMB_X26_Y13_N4
\mm_interconnect_0|pushbuton1_s1_translator|wait_latency_counter~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pushbuton1_s1_translator|wait_latency_counter~3_combout\ = (!\mm_interconnect_0|pushbuton1_s1_translator|wait_latency_counter\(0) & \mm_interconnect_0|pushbuton1_s1_translator|wait_latency_counter[1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|pushbuton1_s1_translator|wait_latency_counter\(0),
	datad => \mm_interconnect_0|pushbuton1_s1_translator|wait_latency_counter[1]~1_combout\,
	combout => \mm_interconnect_0|pushbuton1_s1_translator|wait_latency_counter~3_combout\);

-- Location: FF_X26_Y13_N5
\mm_interconnect_0|pushbuton1_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pushbuton1_s1_translator|wait_latency_counter~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pushbuton1_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X26_Y13_N18
\mm_interconnect_0|pushbuton1_s1_translator|wait_latency_counter~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pushbuton1_s1_translator|wait_latency_counter~2_combout\ = (\mm_interconnect_0|pushbuton1_s1_translator|wait_latency_counter[1]~1_combout\ & (\mm_interconnect_0|pushbuton1_s1_translator|wait_latency_counter\(0) $ 
-- (\mm_interconnect_0|pushbuton1_s1_translator|wait_latency_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|pushbuton1_s1_translator|wait_latency_counter\(0),
	datac => \mm_interconnect_0|pushbuton1_s1_translator|wait_latency_counter\(1),
	datad => \mm_interconnect_0|pushbuton1_s1_translator|wait_latency_counter[1]~1_combout\,
	combout => \mm_interconnect_0|pushbuton1_s1_translator|wait_latency_counter~2_combout\);

-- Location: FF_X26_Y13_N19
\mm_interconnect_0|pushbuton1_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pushbuton1_s1_translator|wait_latency_counter~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pushbuton1_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X26_Y13_N28
\mm_interconnect_0|pushbuton1_s1_translator|av_waitrequest_generated~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pushbuton1_s1_translator|av_waitrequest_generated~0_combout\ = \mm_interconnect_0|pushbuton1_s1_translator|wait_latency_counter\(0) $ (((\mm_interconnect_0|nios_data_master_translator|uav_write~0_combout\ & 
-- (\mm_interconnect_0|addr_router_001|always1~5_combout\ & !\mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_data_master_translator|uav_write~0_combout\,
	datab => \mm_interconnect_0|addr_router_001|always1~5_combout\,
	datac => \mm_interconnect_0|pushbuton1_s1_translator|wait_latency_counter\(0),
	datad => \mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|pushbuton1_s1_translator|av_waitrequest_generated~0_combout\);

-- Location: LCCOMB_X26_Y13_N22
\mm_interconnect_0|pushbuton1_s1_translator|wait_latency_counter[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pushbuton1_s1_translator|wait_latency_counter[1]~0_combout\ = (!\mm_interconnect_0|pushbuton1_s1_translator|wait_latency_counter\(1) & \mm_interconnect_0|pushbuton1_s1_translator|av_waitrequest_generated~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|pushbuton1_s1_translator|wait_latency_counter\(1),
	datad => \mm_interconnect_0|pushbuton1_s1_translator|av_waitrequest_generated~0_combout\,
	combout => \mm_interconnect_0|pushbuton1_s1_translator|wait_latency_counter[1]~0_combout\);

-- Location: LCCOMB_X26_Y13_N20
\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~7_combout\ = (\mm_interconnect_0|pushbuton1_s1_translator|wait_latency_counter[1]~0_combout\ & (\mm_interconnect_0|addr_router_001|always1~5_combout\ & 
-- (\mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\ & !\mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pushbuton1_s1_translator|wait_latency_counter[1]~0_combout\,
	datab => \mm_interconnect_0|addr_router_001|always1~5_combout\,
	datac => \mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	datad => \mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~7_combout\);

-- Location: FF_X26_Y13_N21
\mm_interconnect_0|pushbuton1_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pushbuton1_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X25_Y11_N6
\mm_interconnect_0|rsp_xbar_mux_001|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|WideOr1~0_combout\ = (\mm_interconnect_0|led2_s1_translator|read_latency_shift_reg\(0)) # ((\mm_interconnect_0|led3_s1_translator|read_latency_shift_reg\(0)) # 
-- ((\mm_interconnect_0|led1_s1_translator|read_latency_shift_reg\(0)) # (\mm_interconnect_0|pushbuton1_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|led2_s1_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|led3_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|led1_s1_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|pushbuton1_s1_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|WideOr1~0_combout\);

-- Location: LCCOMB_X24_Y11_N2
\mm_interconnect_0|rsp_xbar_mux_001|WideOr1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|WideOr1~1_combout\ = (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\) # ((\mm_interconnect_0|rsp_xbar_mux_001|WideOr1~0_combout\) # 
-- ((!\mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & \mm_interconnect_0|memory_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datab => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datac => \mm_interconnect_0|memory_s1_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|rsp_xbar_mux_001|WideOr1~0_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|WideOr1~1_combout\);

-- Location: FF_X17_Y15_N5
\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\);

-- Location: LCCOMB_X17_Y15_N4
\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = (\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\) # 
-- ((\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\,
	datad => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	combout => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: LCCOMB_X17_Y15_N0
\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\ = (\mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0)) # 
-- (!\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\);

-- Location: FF_X17_Y15_N27
\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\);

-- Location: LCCOMB_X17_Y15_N26
\mm_interconnect_0|rsp_xbar_mux_001|src_payload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_payload~0_combout\ = (\mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\ & 
-- !\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\,
	datad => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~0_combout\);

-- Location: FF_X16_Y14_N29
\mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\);

-- Location: LCCOMB_X16_Y14_N28
\mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\)))) # (!\mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (!\mm_interconnect_0|nios_data_master_translator|write_accepted~q\ & ((\nios|d_write~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \mm_interconnect_0|nios_data_master_translator|write_accepted~q\,
	datac => \mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\,
	datad => \nios|d_write~q\,
	combout => \mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X16_Y14_N10
\mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~1_combout\ = (\mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\mm_interconnect_0|uart_1_s1_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\))) # (!\mm_interconnect_0|uart_1_s1_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\)))) # (!\mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (((\mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \mm_interconnect_0|uart_1_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\,
	datad => \mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	combout => \mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~1_combout\);

-- Location: FF_X16_Y14_N11
\mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\);

-- Location: FF_X16_Y15_N21
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\);

-- Location: LCCOMB_X16_Y15_N20
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\)))) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\nios|d_write~q\ & (!\mm_interconnect_0|nios_data_master_translator|write_accepted~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|d_write~q\,
	datab => \mm_interconnect_0|nios_data_master_translator|write_accepted~q\,
	datac => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\,
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X16_Y14_N12
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~1_combout\ = (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\)) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\))) # 
-- (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	datac => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\,
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~1_combout\);

-- Location: FF_X16_Y14_N13
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~1_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\);

-- Location: LCCOMB_X16_Y14_N6
\nios|av_ld_getting_data~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_getting_data~5_combout\ = (\mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\ & ((\mm_interconnect_0|uart_1_s1_translator|read_latency_shift_reg\(0)) # 
-- ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\)))) # 
-- (!\mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\ & (((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|uart_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\,
	datab => \mm_interconnect_0|uart_1_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\,
	combout => \nios|av_ld_getting_data~5_combout\);

-- Location: FF_X19_Y14_N23
\mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\);

-- Location: LCCOMB_X19_Y14_N22
\mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = (\mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\) # 
-- ((\mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\ & \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	datac => \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\,
	datad => \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: FF_X19_Y14_N19
\mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\);

-- Location: LCCOMB_X19_Y14_N14
\nios|av_ld_getting_data~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_getting_data~6_combout\ = (\nios|av_ld_getting_data~5_combout\) # ((!\mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & (\mm_interconnect_0|memory_s1_translator|read_latency_shift_reg\(0) & 
-- \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datab => \mm_interconnect_0|memory_s1_translator|read_latency_shift_reg\(0),
	datac => \nios|av_ld_getting_data~5_combout\,
	datad => \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\,
	combout => \nios|av_ld_getting_data~6_combout\);

-- Location: FF_X25_Y10_N13
\mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\);

-- Location: LCCOMB_X25_Y10_N12
\mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\)))) # (!\mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (!\mm_interconnect_0|nios_data_master_translator|write_accepted~q\ & (\nios|d_write~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_data_master_translator|write_accepted~q\,
	datab => \nios|d_write~q\,
	datac => \mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\,
	datad => \mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X25_Y10_N2
\mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~1_combout\ = (\mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\mm_interconnect_0|pushbuton4_s1_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\))) # (!\mm_interconnect_0|pushbuton4_s1_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\)))) # (!\mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (((\mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \mm_interconnect_0|pushbuton4_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\,
	datad => \mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	combout => \mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~1_combout\);

-- Location: FF_X25_Y10_N3
\mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\);

-- Location: LCCOMB_X25_Y10_N20
\nios|av_ld_getting_data~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_getting_data~7_combout\ = (!\mm_interconnect_0|rsp_xbar_mux_001|src_payload~0_combout\ & (!\nios|av_ld_getting_data~6_combout\ & ((!\mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\) # 
-- (!\mm_interconnect_0|pushbuton4_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~0_combout\,
	datab => \mm_interconnect_0|pushbuton4_s1_translator|read_latency_shift_reg\(0),
	datac => \nios|av_ld_getting_data~6_combout\,
	datad => \mm_interconnect_0|pushbuton4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\,
	combout => \nios|av_ld_getting_data~7_combout\);

-- Location: FF_X25_Y11_N25
\mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\);

-- Location: LCCOMB_X25_Y11_N24
\mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\)))) # (!\mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\nios|d_write~q\ & 
-- (!\mm_interconnect_0|nios_data_master_translator|write_accepted~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|d_write~q\,
	datab => \mm_interconnect_0|nios_data_master_translator|write_accepted~q\,
	datac => \mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\,
	datad => \mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X25_Y11_N26
\mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~1_combout\ = (\mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\mm_interconnect_0|led3_s1_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\)) # (!\mm_interconnect_0|led3_s1_translator|read_latency_shift_reg\(0) & 
-- ((\mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\))))) # (!\mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (\mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	datab => \mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\,
	datad => \mm_interconnect_0|led3_s1_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~1_combout\);

-- Location: FF_X25_Y11_N27
\mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\);

-- Location: FF_X25_Y11_N23
\mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\);

-- Location: LCCOMB_X25_Y11_N22
\mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\)))) # (!\mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\nios|d_write~q\ & 
-- ((!\mm_interconnect_0|nios_data_master_translator|write_accepted~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|d_write~q\,
	datab => \mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\,
	datad => \mm_interconnect_0|nios_data_master_translator|write_accepted~q\,
	combout => \mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X25_Y11_N14
\mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~1_combout\ = (\mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\mm_interconnect_0|led2_s1_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\)) # (!\mm_interconnect_0|led2_s1_translator|read_latency_shift_reg\(0) & 
-- ((\mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\))))) # (!\mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (\mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	datab => \mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\,
	datad => \mm_interconnect_0|led2_s1_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~1_combout\);

-- Location: FF_X25_Y11_N15
\mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\);

-- Location: LCCOMB_X25_Y11_N4
\nios|av_ld_getting_data~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_getting_data~1_combout\ = (\mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\ & (!\mm_interconnect_0|led3_s1_translator|read_latency_shift_reg\(0) & 
-- ((!\mm_interconnect_0|led2_s1_translator|read_latency_shift_reg\(0)) # (!\mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\)))) # 
-- (!\mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\ & (((!\mm_interconnect_0|led2_s1_translator|read_latency_shift_reg\(0)) # 
-- (!\mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|led3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\,
	datab => \mm_interconnect_0|led3_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\,
	datad => \mm_interconnect_0|led2_s1_translator|read_latency_shift_reg\(0),
	combout => \nios|av_ld_getting_data~1_combout\);

-- Location: FF_X26_Y13_N3
\mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\);

-- Location: LCCOMB_X26_Y13_N2
\mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\)))) # (!\mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (!\mm_interconnect_0|nios_data_master_translator|write_accepted~q\ & (\nios|d_write~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_data_master_translator|write_accepted~q\,
	datab => \nios|d_write~q\,
	datac => \mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\,
	datad => \mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X26_Y13_N26
\mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~1_combout\ = (\mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\mm_interconnect_0|led1_s1_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\)) # (!\mm_interconnect_0|led1_s1_translator|read_latency_shift_reg\(0) & 
-- ((\mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\))))) # (!\mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (\mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	datac => \mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\,
	datad => \mm_interconnect_0|led1_s1_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~1_combout\);

-- Location: FF_X26_Y13_N27
\mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\);

-- Location: FF_X26_Y13_N17
\mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\);

-- Location: LCCOMB_X26_Y13_N16
\mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\)))) # (!\mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (!\mm_interconnect_0|nios_data_master_translator|write_accepted~q\ & (\nios|d_write~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_data_master_translator|write_accepted~q\,
	datab => \nios|d_write~q\,
	datac => \mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\,
	datad => \mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X26_Y13_N14
\mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~1_combout\ = (\mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\mm_interconnect_0|pushbuton1_s1_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\)) # (!\mm_interconnect_0|pushbuton1_s1_translator|read_latency_shift_reg\(0) & 
-- ((\mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\))))) # (!\mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (\mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	datac => \mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\,
	datad => \mm_interconnect_0|pushbuton1_s1_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~1_combout\);

-- Location: FF_X26_Y13_N15
\mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\);

-- Location: LCCOMB_X26_Y13_N0
\nios|av_ld_getting_data~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_getting_data~0_combout\ = (\mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\ & (!\mm_interconnect_0|led1_s1_translator|read_latency_shift_reg\(0) & 
-- ((!\mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\) # (!\mm_interconnect_0|pushbuton1_s1_translator|read_latency_shift_reg\(0))))) # 
-- (!\mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\ & (((!\mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\)) # 
-- (!\mm_interconnect_0|pushbuton1_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\,
	datab => \mm_interconnect_0|pushbuton1_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\,
	datad => \mm_interconnect_0|led1_s1_translator|read_latency_shift_reg\(0),
	combout => \nios|av_ld_getting_data~0_combout\);

-- Location: FF_X26_Y11_N29
\mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\);

-- Location: LCCOMB_X26_Y11_N28
\mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\)))) # (!\mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (!\mm_interconnect_0|nios_data_master_translator|write_accepted~q\ & ((\nios|d_write~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_data_master_translator|write_accepted~q\,
	datab => \mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\,
	datad => \nios|d_write~q\,
	combout => \mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X26_Y11_N14
\mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~1_combout\ = (\mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\mm_interconnect_0|led4_s1_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\)) # (!\mm_interconnect_0|led4_s1_translator|read_latency_shift_reg\(0) & 
-- ((\mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\))))) # (!\mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (\mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	datac => \mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\,
	datad => \mm_interconnect_0|led4_s1_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~1_combout\);

-- Location: FF_X26_Y11_N15
\mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\);

-- Location: FF_X25_Y10_N27
\mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\);

-- Location: LCCOMB_X25_Y10_N26
\mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\)))) # (!\mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (!\mm_interconnect_0|nios_data_master_translator|write_accepted~q\ & (\nios|d_write~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_data_master_translator|write_accepted~q\,
	datab => \nios|d_write~q\,
	datac => \mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\,
	datad => \mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X26_Y11_N10
\mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~1_combout\ = (\mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\mm_interconnect_0|led5_s1_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\)) # (!\mm_interconnect_0|led5_s1_translator|read_latency_shift_reg\(0) & 
-- ((\mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\))))) # (!\mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (\mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	datab => \mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\,
	datad => \mm_interconnect_0|led5_s1_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~1_combout\);

-- Location: FF_X26_Y11_N11
\mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\);

-- Location: LCCOMB_X26_Y11_N4
\nios|av_ld_getting_data~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_getting_data~2_combout\ = (\mm_interconnect_0|led4_s1_translator|read_latency_shift_reg\(0) & (!\mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\ & 
-- ((!\mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\) # (!\mm_interconnect_0|led5_s1_translator|read_latency_shift_reg\(0))))) # (!\mm_interconnect_0|led4_s1_translator|read_latency_shift_reg\(0) & 
-- (((!\mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\)) # (!\mm_interconnect_0|led5_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|led4_s1_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|led5_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|led4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\,
	datad => \mm_interconnect_0|led5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\,
	combout => \nios|av_ld_getting_data~2_combout\);

-- Location: FF_X28_Y13_N11
\mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\);

-- Location: LCCOMB_X28_Y13_N10
\mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\)))) # (!\mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (!\mm_interconnect_0|nios_data_master_translator|write_accepted~q\ & (\nios|d_write~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_data_master_translator|write_accepted~q\,
	datab => \nios|d_write~q\,
	datac => \mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\,
	datad => \mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X28_Y13_N20
\mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~1_combout\ = (\mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\mm_interconnect_0|pushbuton3_s1_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\)) # (!\mm_interconnect_0|pushbuton3_s1_translator|read_latency_shift_reg\(0) & 
-- ((\mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\))))) # (!\mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (\mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	datab => \mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\,
	datad => \mm_interconnect_0|pushbuton3_s1_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~1_combout\);

-- Location: FF_X28_Y13_N21
\mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\);

-- Location: LCCOMB_X26_Y10_N16
\mm_interconnect_0|addr_router_001|always1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|always1~7_combout\ = (!\nios|W_alu_result\(5) & (\mm_interconnect_0|addr_router_001|always1~6_combout\ & \mm_interconnect_0|addr_router_001|Equal2~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|W_alu_result\(5),
	datac => \mm_interconnect_0|addr_router_001|always1~6_combout\,
	datad => \mm_interconnect_0|addr_router_001|Equal2~1_combout\,
	combout => \mm_interconnect_0|addr_router_001|always1~7_combout\);

-- Location: LCCOMB_X28_Y10_N16
\mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent|m0_write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ = (\mm_interconnect_0|addr_router_001|always1~6_combout\ & (\mm_interconnect_0|addr_router_001|Equal2~1_combout\ & (!\nios|W_alu_result\(5) & 
-- !\mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|addr_router_001|always1~6_combout\,
	datab => \mm_interconnect_0|addr_router_001|Equal2~1_combout\,
	datac => \nios|W_alu_result\(5),
	datad => \mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\);

-- Location: LCCOMB_X28_Y10_N6
\mm_interconnect_0|pushbuton2_s1_translator|wait_latency_counter~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pushbuton2_s1_translator|wait_latency_counter~1_combout\ = (\mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\ & 
-- (!\mm_interconnect_0|pushbuton2_s1_translator|wait_latency_counter[0]~0_combout\ & (!\mm_interconnect_0|pushbuton2_s1_translator|wait_latency_counter\(0) & \mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	datab => \mm_interconnect_0|pushbuton2_s1_translator|wait_latency_counter[0]~0_combout\,
	datac => \mm_interconnect_0|pushbuton2_s1_translator|wait_latency_counter\(0),
	datad => \mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	combout => \mm_interconnect_0|pushbuton2_s1_translator|wait_latency_counter~1_combout\);

-- Location: FF_X28_Y10_N7
\mm_interconnect_0|pushbuton2_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pushbuton2_s1_translator|wait_latency_counter~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pushbuton2_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X28_Y10_N30
\mm_interconnect_0|pushbuton2_s1_translator|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pushbuton2_s1_translator|Add0~0_combout\ = \mm_interconnect_0|pushbuton2_s1_translator|wait_latency_counter\(1) $ (\mm_interconnect_0|pushbuton2_s1_translator|wait_latency_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|pushbuton2_s1_translator|wait_latency_counter\(1),
	datad => \mm_interconnect_0|pushbuton2_s1_translator|wait_latency_counter\(0),
	combout => \mm_interconnect_0|pushbuton2_s1_translator|Add0~0_combout\);

-- Location: LCCOMB_X28_Y10_N18
\mm_interconnect_0|pushbuton2_s1_translator|wait_latency_counter~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pushbuton2_s1_translator|wait_latency_counter~2_combout\ = (\mm_interconnect_0|pushbuton2_s1_translator|Add0~0_combout\ & (!\mm_interconnect_0|pushbuton2_s1_translator|wait_latency_counter[0]~0_combout\ & 
-- (\mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\ & \mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pushbuton2_s1_translator|Add0~0_combout\,
	datab => \mm_interconnect_0|pushbuton2_s1_translator|wait_latency_counter[0]~0_combout\,
	datac => \mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	datad => \mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	combout => \mm_interconnect_0|pushbuton2_s1_translator|wait_latency_counter~2_combout\);

-- Location: FF_X28_Y10_N19
\mm_interconnect_0|pushbuton2_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pushbuton2_s1_translator|wait_latency_counter~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pushbuton2_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X28_Y10_N28
\mm_interconnect_0|pushbuton2_s1_translator|wait_latency_counter[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pushbuton2_s1_translator|wait_latency_counter[0]~0_combout\ = (!\mm_interconnect_0|pushbuton2_s1_translator|wait_latency_counter\(1) & (\mm_interconnect_0|pushbuton2_s1_translator|wait_latency_counter\(0) $ 
-- (((\mm_interconnect_0|nios_data_master_translator|uav_write~0_combout\ & \mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_data_master_translator|uav_write~0_combout\,
	datab => \mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datac => \mm_interconnect_0|pushbuton2_s1_translator|wait_latency_counter\(1),
	datad => \mm_interconnect_0|pushbuton2_s1_translator|wait_latency_counter\(0),
	combout => \mm_interconnect_0|pushbuton2_s1_translator|wait_latency_counter[0]~0_combout\);

-- Location: LCCOMB_X28_Y13_N28
\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~9_combout\ = (\mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\ & (\mm_interconnect_0|addr_router_001|always1~7_combout\ & 
-- \mm_interconnect_0|pushbuton2_s1_translator|wait_latency_counter[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	datab => \mm_interconnect_0|addr_router_001|always1~7_combout\,
	datac => \mm_interconnect_0|pushbuton2_s1_translator|wait_latency_counter[0]~0_combout\,
	combout => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~9_combout\);

-- Location: LCCOMB_X28_Y13_N8
\mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (!\mm_interconnect_0|pushbuton2_s1_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~9_combout\) # (\mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))) # 
-- (!\mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (((\mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pushbuton2_s1_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~9_combout\,
	datac => \mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X28_Y13_N9
\mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X28_Y13_N0
\mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ = (\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~5_combout\) # 
-- ((\mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (!\mm_interconnect_0|pushbuton2_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pushbuton2_s1_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~5_combout\,
	combout => \mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X28_Y13_N1
\mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: FF_X28_Y13_N23
\mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\);

-- Location: LCCOMB_X28_Y13_N22
\mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\)))) # (!\mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (!\mm_interconnect_0|nios_data_master_translator|write_accepted~q\ & (\nios|d_write~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_data_master_translator|write_accepted~q\,
	datab => \nios|d_write~q\,
	datac => \mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\,
	datad => \mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X28_Y13_N26
\mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~1_combout\ = (\mm_interconnect_0|pushbuton2_s1_translator|read_latency_shift_reg\(0) & 
-- (((\mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\)))) # (!\mm_interconnect_0|pushbuton2_s1_translator|read_latency_shift_reg\(0) & 
-- ((\mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (\mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\)) # 
-- (!\mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pushbuton2_s1_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\,
	datad => \mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	combout => \mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~1_combout\);

-- Location: FF_X28_Y13_N27
\mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\);

-- Location: LCCOMB_X28_Y13_N14
\nios|av_ld_getting_data~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_getting_data~3_combout\ = (\mm_interconnect_0|pushbuton2_s1_translator|read_latency_shift_reg\(0) & (!\mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\ & 
-- ((!\mm_interconnect_0|pushbuton3_s1_translator|read_latency_shift_reg\(0)) # (!\mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\)))) # (!\mm_interconnect_0|pushbuton2_s1_translator|read_latency_shift_reg\(0) 
-- & (((!\mm_interconnect_0|pushbuton3_s1_translator|read_latency_shift_reg\(0))) # (!\mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pushbuton2_s1_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|pushbuton3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\,
	datac => \mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\,
	datad => \mm_interconnect_0|pushbuton3_s1_translator|read_latency_shift_reg\(0),
	combout => \nios|av_ld_getting_data~3_combout\);

-- Location: LCCOMB_X24_Y11_N0
\nios|av_ld_getting_data~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_getting_data~4_combout\ = (\nios|av_ld_getting_data~1_combout\ & (\nios|av_ld_getting_data~0_combout\ & (\nios|av_ld_getting_data~2_combout\ & \nios|av_ld_getting_data~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|av_ld_getting_data~1_combout\,
	datab => \nios|av_ld_getting_data~0_combout\,
	datac => \nios|av_ld_getting_data~2_combout\,
	datad => \nios|av_ld_getting_data~3_combout\,
	combout => \nios|av_ld_getting_data~4_combout\);

-- Location: LCCOMB_X24_Y11_N4
\nios|av_ld_getting_data~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_getting_data~8_combout\ = (\nios|av_ld_getting_data~7_combout\ & (\nios|av_ld_getting_data~4_combout\ & ((\mm_interconnect_0|rsp_xbar_mux_001|WideOr1~3_combout\) # (\mm_interconnect_0|rsp_xbar_mux_001|WideOr1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|WideOr1~3_combout\,
	datab => \mm_interconnect_0|rsp_xbar_mux_001|WideOr1~1_combout\,
	datac => \nios|av_ld_getting_data~7_combout\,
	datad => \nios|av_ld_getting_data~4_combout\,
	combout => \nios|av_ld_getting_data~8_combout\);

-- Location: LCCOMB_X17_Y11_N12
\nios|av_ld_align_cycle_nxt[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_align_cycle_nxt[1]~1_combout\ = (\nios|d_read~q\ & (!\nios|av_ld_getting_data~8_combout\ & (\nios|av_ld_align_cycle\(1) $ (\nios|av_ld_align_cycle\(0))))) # (!\nios|d_read~q\ & ((\nios|av_ld_align_cycle\(1) $ (\nios|av_ld_align_cycle\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|d_read~q\,
	datab => \nios|av_ld_getting_data~8_combout\,
	datac => \nios|av_ld_align_cycle\(1),
	datad => \nios|av_ld_align_cycle\(0),
	combout => \nios|av_ld_align_cycle_nxt[1]~1_combout\);

-- Location: FF_X17_Y11_N13
\nios|av_ld_align_cycle[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|av_ld_align_cycle_nxt[1]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|av_ld_align_cycle\(1));

-- Location: LCCOMB_X18_Y14_N24
\nios_custom_instruction_master_multi_xconnect|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios_custom_instruction_master_multi_xconnect|LessThan1~0_combout\ = (\nios|D_iw\(10)) # ((\nios|D_iw\(12)) # ((\nios|D_iw\(11)) # (\nios|D_iw\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(10),
	datab => \nios|D_iw\(12),
	datac => \nios|D_iw\(11),
	datad => \nios|D_iw\(13),
	combout => \nios_custom_instruction_master_multi_xconnect|LessThan1~0_combout\);

-- Location: LCCOMB_X22_Y15_N26
\nios_custom_instruction_master_multi_xconnect|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios_custom_instruction_master_multi_xconnect|LessThan1~1_combout\ = (\nios_custom_instruction_master_multi_xconnect|LessThan1~0_combout\) # ((\nios|D_iw\(9)) # ((\nios|D_iw\(8)) # (!\nios|Equal140~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_custom_instruction_master_multi_xconnect|LessThan1~0_combout\,
	datab => \nios|D_iw\(9),
	datac => \nios|D_iw\(8),
	datad => \nios|Equal140~0_combout\,
	combout => \nios_custom_instruction_master_multi_xconnect|LessThan1~1_combout\);

-- Location: LCCOMB_X29_Y12_N16
\lcd_0|contador[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_0|contador[0]~18_combout\ = \lcd_0|contador\(0) $ (VCC)
-- \lcd_0|contador[0]~19\ = CARRY(\lcd_0|contador\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \lcd_0|contador\(0),
	datad => VCC,
	combout => \lcd_0|contador[0]~18_combout\,
	cout => \lcd_0|contador[0]~19\);

-- Location: LCCOMB_X23_Y11_N2
\nios|E_ci_multi_start~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_ci_multi_start~0_combout\ = (\nios|R_valid~q\ & (!\nios|E_ci_multi_start~q\ & \nios|R_ctrl_custom~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|R_valid~q\,
	datac => \nios|E_ci_multi_start~q\,
	datad => \nios|R_ctrl_custom~q\,
	combout => \nios|E_ci_multi_start~0_combout\);

-- Location: FF_X23_Y11_N3
\nios|E_ci_multi_start\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_ci_multi_start~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_ci_multi_start~q\);

-- Location: LCCOMB_X23_Y11_N20
\lcd_0|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_0|Selector1~0_combout\ = (!\lcd_0|state.finish~q\ & ((\lcd_0|state.idle~q\) # ((!\nios_custom_instruction_master_multi_xconnect|LessThan1~1_combout\ & \nios|E_ci_multi_start~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_0|state.finish~q\,
	datab => \nios_custom_instruction_master_multi_xconnect|LessThan1~1_combout\,
	datac => \lcd_0|state.idle~q\,
	datad => \nios|E_ci_multi_start~q\,
	combout => \lcd_0|Selector1~0_combout\);

-- Location: LCCOMB_X23_Y11_N6
\nios|E_ci_multi_clk_en~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_ci_multi_clk_en~0_combout\ = (\nios|R_ctrl_custom~q\ & (\nios|R_valid~q\ & !\nios|E_ci_multi_clk_en~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_ctrl_custom~q\,
	datab => \nios|R_valid~q\,
	datad => \nios|E_ci_multi_clk_en~q\,
	combout => \nios|E_ci_multi_clk_en~0_combout\);

-- Location: LCCOMB_X23_Y11_N24
\nios|E_ci_multi_clk_en~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_ci_multi_clk_en~1_combout\ = (\nios|E_ci_multi_clk_en~0_combout\) # ((\nios|E_ci_multi_clk_en~q\ & ((\nios_custom_instruction_master_multi_xconnect|LessThan1~1_combout\) # (!\lcd_0|done~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_0|done~q\,
	datab => \nios_custom_instruction_master_multi_xconnect|LessThan1~1_combout\,
	datac => \nios|E_ci_multi_clk_en~q\,
	datad => \nios|E_ci_multi_clk_en~0_combout\,
	combout => \nios|E_ci_multi_clk_en~1_combout\);

-- Location: FF_X23_Y11_N25
\nios|E_ci_multi_clk_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_ci_multi_clk_en~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_ci_multi_clk_en~q\);

-- Location: FF_X23_Y11_N21
\lcd_0|state.idle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \lcd_0|Selector1~0_combout\,
	ena => \nios|E_ci_multi_clk_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_0|state.idle~q\);

-- Location: LCCOMB_X23_Y11_N0
\lcd_0|rs~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_0|rs~1_combout\ = (!\lcd_0|state.idle~q\ & (\nios|E_ci_multi_start~q\ & !\nios_custom_instruction_master_multi_xconnect|LessThan1~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \lcd_0|state.idle~q\,
	datac => \nios|E_ci_multi_start~q\,
	datad => \nios_custom_instruction_master_multi_xconnect|LessThan1~1_combout\,
	combout => \lcd_0|rs~1_combout\);

-- Location: LCCOMB_X29_Y12_N20
\lcd_0|contador[2]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_0|contador[2]~22_combout\ = (\lcd_0|contador\(2) & (\lcd_0|contador[1]~21\ $ (GND))) # (!\lcd_0|contador\(2) & (!\lcd_0|contador[1]~21\ & VCC))
-- \lcd_0|contador[2]~23\ = CARRY((\lcd_0|contador\(2) & !\lcd_0|contador[1]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \lcd_0|contador\(2),
	datad => VCC,
	cin => \lcd_0|contador[1]~21\,
	combout => \lcd_0|contador[2]~22_combout\,
	cout => \lcd_0|contador[2]~23\);

-- Location: LCCOMB_X29_Y12_N22
\lcd_0|contador[3]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_0|contador[3]~24_combout\ = (\lcd_0|contador\(3) & (!\lcd_0|contador[2]~23\)) # (!\lcd_0|contador\(3) & ((\lcd_0|contador[2]~23\) # (GND)))
-- \lcd_0|contador[3]~25\ = CARRY((!\lcd_0|contador[2]~23\) # (!\lcd_0|contador\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_0|contador\(3),
	datad => VCC,
	cin => \lcd_0|contador[2]~23\,
	combout => \lcd_0|contador[3]~24_combout\,
	cout => \lcd_0|contador[3]~25\);

-- Location: LCCOMB_X29_Y11_N20
\lcd_0|contador[0]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_0|contador[0]~52_combout\ = (\nios|E_ci_multi_clk_en~q\ & \lcd_0|contador[6]~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|E_ci_multi_clk_en~q\,
	datad => \lcd_0|contador[6]~17_combout\,
	combout => \lcd_0|contador[0]~52_combout\);

-- Location: FF_X29_Y12_N23
\lcd_0|contador[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \lcd_0|contador[3]~24_combout\,
	sclr => \lcd_0|ALT_INV_state.working~q\,
	ena => \lcd_0|contador[0]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_0|contador\(3));

-- Location: LCCOMB_X29_Y12_N24
\lcd_0|contador[4]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_0|contador[4]~26_combout\ = (\lcd_0|contador\(4) & (\lcd_0|contador[3]~25\ $ (GND))) # (!\lcd_0|contador\(4) & (!\lcd_0|contador[3]~25\ & VCC))
-- \lcd_0|contador[4]~27\ = CARRY((\lcd_0|contador\(4) & !\lcd_0|contador[3]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \lcd_0|contador\(4),
	datad => VCC,
	cin => \lcd_0|contador[3]~25\,
	combout => \lcd_0|contador[4]~26_combout\,
	cout => \lcd_0|contador[4]~27\);

-- Location: FF_X29_Y12_N25
\lcd_0|contador[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \lcd_0|contador[4]~26_combout\,
	sclr => \lcd_0|ALT_INV_state.working~q\,
	ena => \lcd_0|contador[0]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_0|contador\(4));

-- Location: LCCOMB_X29_Y12_N26
\lcd_0|contador[5]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_0|contador[5]~28_combout\ = (\lcd_0|contador\(5) & (!\lcd_0|contador[4]~27\)) # (!\lcd_0|contador\(5) & ((\lcd_0|contador[4]~27\) # (GND)))
-- \lcd_0|contador[5]~29\ = CARRY((!\lcd_0|contador[4]~27\) # (!\lcd_0|contador\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_0|contador\(5),
	datad => VCC,
	cin => \lcd_0|contador[4]~27\,
	combout => \lcd_0|contador[5]~28_combout\,
	cout => \lcd_0|contador[5]~29\);

-- Location: FF_X29_Y12_N27
\lcd_0|contador[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \lcd_0|contador[5]~28_combout\,
	sclr => \lcd_0|ALT_INV_state.working~q\,
	ena => \lcd_0|contador[0]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_0|contador\(5));

-- Location: LCCOMB_X29_Y12_N28
\lcd_0|contador[6]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_0|contador[6]~30_combout\ = (\lcd_0|contador\(6) & (\lcd_0|contador[5]~29\ $ (GND))) # (!\lcd_0|contador\(6) & (!\lcd_0|contador[5]~29\ & VCC))
-- \lcd_0|contador[6]~31\ = CARRY((\lcd_0|contador\(6) & !\lcd_0|contador[5]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \lcd_0|contador\(6),
	datad => VCC,
	cin => \lcd_0|contador[5]~29\,
	combout => \lcd_0|contador[6]~30_combout\,
	cout => \lcd_0|contador[6]~31\);

-- Location: FF_X29_Y12_N29
\lcd_0|contador[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \lcd_0|contador[6]~30_combout\,
	sclr => \lcd_0|ALT_INV_state.working~q\,
	ena => \lcd_0|contador[0]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_0|contador\(6));

-- Location: LCCOMB_X29_Y12_N30
\lcd_0|contador[7]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_0|contador[7]~32_combout\ = (\lcd_0|contador\(7) & (!\lcd_0|contador[6]~31\)) # (!\lcd_0|contador\(7) & ((\lcd_0|contador[6]~31\) # (GND)))
-- \lcd_0|contador[7]~33\ = CARRY((!\lcd_0|contador[6]~31\) # (!\lcd_0|contador\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_0|contador\(7),
	datad => VCC,
	cin => \lcd_0|contador[6]~31\,
	combout => \lcd_0|contador[7]~32_combout\,
	cout => \lcd_0|contador[7]~33\);

-- Location: FF_X29_Y12_N31
\lcd_0|contador[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \lcd_0|contador[7]~32_combout\,
	sclr => \lcd_0|ALT_INV_state.working~q\,
	ena => \lcd_0|contador[0]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_0|contador\(7));

-- Location: LCCOMB_X29_Y11_N0
\lcd_0|contador[8]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_0|contador[8]~34_combout\ = (\lcd_0|contador\(8) & (\lcd_0|contador[7]~33\ $ (GND))) # (!\lcd_0|contador\(8) & (!\lcd_0|contador[7]~33\ & VCC))
-- \lcd_0|contador[8]~35\ = CARRY((\lcd_0|contador\(8) & !\lcd_0|contador[7]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \lcd_0|contador\(8),
	datad => VCC,
	cin => \lcd_0|contador[7]~33\,
	combout => \lcd_0|contador[8]~34_combout\,
	cout => \lcd_0|contador[8]~35\);

-- Location: FF_X29_Y11_N1
\lcd_0|contador[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \lcd_0|contador[8]~34_combout\,
	sclr => \lcd_0|ALT_INV_state.working~q\,
	ena => \lcd_0|contador[0]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_0|contador\(8));

-- Location: LCCOMB_X29_Y11_N2
\lcd_0|contador[9]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_0|contador[9]~36_combout\ = (\lcd_0|contador\(9) & (!\lcd_0|contador[8]~35\)) # (!\lcd_0|contador\(9) & ((\lcd_0|contador[8]~35\) # (GND)))
-- \lcd_0|contador[9]~37\ = CARRY((!\lcd_0|contador[8]~35\) # (!\lcd_0|contador\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \lcd_0|contador\(9),
	datad => VCC,
	cin => \lcd_0|contador[8]~35\,
	combout => \lcd_0|contador[9]~36_combout\,
	cout => \lcd_0|contador[9]~37\);

-- Location: FF_X29_Y11_N3
\lcd_0|contador[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \lcd_0|contador[9]~36_combout\,
	sclr => \lcd_0|ALT_INV_state.working~q\,
	ena => \lcd_0|contador[0]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_0|contador\(9));

-- Location: LCCOMB_X29_Y11_N4
\lcd_0|contador[10]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_0|contador[10]~38_combout\ = (\lcd_0|contador\(10) & (\lcd_0|contador[9]~37\ $ (GND))) # (!\lcd_0|contador\(10) & (!\lcd_0|contador[9]~37\ & VCC))
-- \lcd_0|contador[10]~39\ = CARRY((\lcd_0|contador\(10) & !\lcd_0|contador[9]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \lcd_0|contador\(10),
	datad => VCC,
	cin => \lcd_0|contador[9]~37\,
	combout => \lcd_0|contador[10]~38_combout\,
	cout => \lcd_0|contador[10]~39\);

-- Location: FF_X29_Y11_N5
\lcd_0|contador[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \lcd_0|contador[10]~38_combout\,
	sclr => \lcd_0|ALT_INV_state.working~q\,
	ena => \lcd_0|contador[0]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_0|contador\(10));

-- Location: LCCOMB_X29_Y11_N6
\lcd_0|contador[11]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_0|contador[11]~40_combout\ = (\lcd_0|contador\(11) & (!\lcd_0|contador[10]~39\)) # (!\lcd_0|contador\(11) & ((\lcd_0|contador[10]~39\) # (GND)))
-- \lcd_0|contador[11]~41\ = CARRY((!\lcd_0|contador[10]~39\) # (!\lcd_0|contador\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_0|contador\(11),
	datad => VCC,
	cin => \lcd_0|contador[10]~39\,
	combout => \lcd_0|contador[11]~40_combout\,
	cout => \lcd_0|contador[11]~41\);

-- Location: FF_X29_Y11_N7
\lcd_0|contador[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \lcd_0|contador[11]~40_combout\,
	sclr => \lcd_0|ALT_INV_state.working~q\,
	ena => \lcd_0|contador[0]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_0|contador\(11));

-- Location: LCCOMB_X29_Y11_N8
\lcd_0|contador[12]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_0|contador[12]~42_combout\ = (\lcd_0|contador\(12) & (\lcd_0|contador[11]~41\ $ (GND))) # (!\lcd_0|contador\(12) & (!\lcd_0|contador[11]~41\ & VCC))
-- \lcd_0|contador[12]~43\ = CARRY((\lcd_0|contador\(12) & !\lcd_0|contador[11]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \lcd_0|contador\(12),
	datad => VCC,
	cin => \lcd_0|contador[11]~41\,
	combout => \lcd_0|contador[12]~42_combout\,
	cout => \lcd_0|contador[12]~43\);

-- Location: FF_X29_Y11_N9
\lcd_0|contador[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \lcd_0|contador[12]~42_combout\,
	sclr => \lcd_0|ALT_INV_state.working~q\,
	ena => \lcd_0|contador[0]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_0|contador\(12));

-- Location: LCCOMB_X29_Y11_N10
\lcd_0|contador[13]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_0|contador[13]~44_combout\ = (\lcd_0|contador\(13) & (!\lcd_0|contador[12]~43\)) # (!\lcd_0|contador\(13) & ((\lcd_0|contador[12]~43\) # (GND)))
-- \lcd_0|contador[13]~45\ = CARRY((!\lcd_0|contador[12]~43\) # (!\lcd_0|contador\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_0|contador\(13),
	datad => VCC,
	cin => \lcd_0|contador[12]~43\,
	combout => \lcd_0|contador[13]~44_combout\,
	cout => \lcd_0|contador[13]~45\);

-- Location: FF_X29_Y11_N11
\lcd_0|contador[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \lcd_0|contador[13]~44_combout\,
	sclr => \lcd_0|ALT_INV_state.working~q\,
	ena => \lcd_0|contador[0]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_0|contador\(13));

-- Location: LCCOMB_X29_Y11_N12
\lcd_0|contador[14]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_0|contador[14]~46_combout\ = (\lcd_0|contador\(14) & (\lcd_0|contador[13]~45\ $ (GND))) # (!\lcd_0|contador\(14) & (!\lcd_0|contador[13]~45\ & VCC))
-- \lcd_0|contador[14]~47\ = CARRY((\lcd_0|contador\(14) & !\lcd_0|contador[13]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_0|contador\(14),
	datad => VCC,
	cin => \lcd_0|contador[13]~45\,
	combout => \lcd_0|contador[14]~46_combout\,
	cout => \lcd_0|contador[14]~47\);

-- Location: FF_X29_Y11_N13
\lcd_0|contador[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \lcd_0|contador[14]~46_combout\,
	sclr => \lcd_0|ALT_INV_state.working~q\,
	ena => \lcd_0|contador[0]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_0|contador\(14));

-- Location: LCCOMB_X29_Y11_N14
\lcd_0|contador[15]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_0|contador[15]~48_combout\ = (\lcd_0|contador\(15) & (!\lcd_0|contador[14]~47\)) # (!\lcd_0|contador\(15) & ((\lcd_0|contador[14]~47\) # (GND)))
-- \lcd_0|contador[15]~49\ = CARRY((!\lcd_0|contador[14]~47\) # (!\lcd_0|contador\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \lcd_0|contador\(15),
	datad => VCC,
	cin => \lcd_0|contador[14]~47\,
	combout => \lcd_0|contador[15]~48_combout\,
	cout => \lcd_0|contador[15]~49\);

-- Location: FF_X29_Y11_N15
\lcd_0|contador[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \lcd_0|contador[15]~48_combout\,
	sclr => \lcd_0|ALT_INV_state.working~q\,
	ena => \lcd_0|contador[0]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_0|contador\(15));

-- Location: LCCOMB_X29_Y11_N16
\lcd_0|contador[16]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_0|contador[16]~50_combout\ = \lcd_0|contador[15]~49\ $ (!\lcd_0|contador\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \lcd_0|contador\(16),
	cin => \lcd_0|contador[15]~49\,
	combout => \lcd_0|contador[16]~50_combout\);

-- Location: FF_X29_Y11_N17
\lcd_0|contador[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \lcd_0|contador[16]~50_combout\,
	sclr => \lcd_0|ALT_INV_state.working~q\,
	ena => \lcd_0|contador[0]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_0|contador\(16));

-- Location: LCCOMB_X29_Y11_N18
\lcd_0|contador[6]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_0|contador[6]~17_combout\ = (\lcd_0|rs~1_combout\) # ((\lcd_0|state.working~q\ & ((!\lcd_0|contador\(16)) # (!\lcd_0|Equal0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_0|rs~1_combout\,
	datab => \lcd_0|Equal0~4_combout\,
	datac => \lcd_0|state.working~q\,
	datad => \lcd_0|contador\(16),
	combout => \lcd_0|contador[6]~17_combout\);

-- Location: FF_X29_Y11_N19
\lcd_0|state.working\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \lcd_0|contador[6]~17_combout\,
	ena => \nios|E_ci_multi_clk_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_0|state.working~q\);

-- Location: FF_X29_Y12_N17
\lcd_0|contador[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \lcd_0|contador[0]~18_combout\,
	sclr => \lcd_0|ALT_INV_state.working~q\,
	ena => \lcd_0|contador[0]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_0|contador\(0));

-- Location: LCCOMB_X29_Y12_N18
\lcd_0|contador[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_0|contador[1]~20_combout\ = (\lcd_0|contador\(1) & (!\lcd_0|contador[0]~19\)) # (!\lcd_0|contador\(1) & ((\lcd_0|contador[0]~19\) # (GND)))
-- \lcd_0|contador[1]~21\ = CARRY((!\lcd_0|contador[0]~19\) # (!\lcd_0|contador\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \lcd_0|contador\(1),
	datad => VCC,
	cin => \lcd_0|contador[0]~19\,
	combout => \lcd_0|contador[1]~20_combout\,
	cout => \lcd_0|contador[1]~21\);

-- Location: FF_X29_Y12_N19
\lcd_0|contador[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \lcd_0|contador[1]~20_combout\,
	sclr => \lcd_0|ALT_INV_state.working~q\,
	ena => \lcd_0|contador[0]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_0|contador\(1));

-- Location: FF_X29_Y12_N21
\lcd_0|contador[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \lcd_0|contador[2]~22_combout\,
	sclr => \lcd_0|ALT_INV_state.working~q\,
	ena => \lcd_0|contador[0]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_0|contador\(2));

-- Location: LCCOMB_X29_Y12_N0
\lcd_0|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_0|Equal0~0_combout\ = (!\lcd_0|contador\(2) & (!\lcd_0|contador\(1) & (!\lcd_0|contador\(3) & !\lcd_0|contador\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_0|contador\(2),
	datab => \lcd_0|contador\(1),
	datac => \lcd_0|contador\(3),
	datad => \lcd_0|contador\(0),
	combout => \lcd_0|Equal0~0_combout\);

-- Location: LCCOMB_X29_Y11_N28
\lcd_0|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_0|Equal0~2_combout\ = (!\lcd_0|contador\(11) & (\lcd_0|contador\(9) & (\lcd_0|contador\(10) & !\lcd_0|contador\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_0|contador\(11),
	datab => \lcd_0|contador\(9),
	datac => \lcd_0|contador\(10),
	datad => \lcd_0|contador\(8),
	combout => \lcd_0|Equal0~2_combout\);

-- Location: LCCOMB_X29_Y11_N22
\lcd_0|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_0|Equal0~3_combout\ = (!\lcd_0|contador\(14) & (\lcd_0|contador\(15) & (!\lcd_0|contador\(12) & !\lcd_0|contador\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_0|contador\(14),
	datab => \lcd_0|contador\(15),
	datac => \lcd_0|contador\(12),
	datad => \lcd_0|contador\(13),
	combout => \lcd_0|Equal0~3_combout\);

-- Location: LCCOMB_X29_Y12_N10
\lcd_0|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_0|Equal0~1_combout\ = (\lcd_0|contador\(7) & (!\lcd_0|contador\(6) & (\lcd_0|contador\(5) & !\lcd_0|contador\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_0|contador\(7),
	datab => \lcd_0|contador\(6),
	datac => \lcd_0|contador\(5),
	datad => \lcd_0|contador\(4),
	combout => \lcd_0|Equal0~1_combout\);

-- Location: LCCOMB_X29_Y11_N24
\lcd_0|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_0|Equal0~4_combout\ = (\lcd_0|Equal0~0_combout\ & (\lcd_0|Equal0~2_combout\ & (\lcd_0|Equal0~3_combout\ & \lcd_0|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_0|Equal0~0_combout\,
	datab => \lcd_0|Equal0~2_combout\,
	datac => \lcd_0|Equal0~3_combout\,
	datad => \lcd_0|Equal0~1_combout\,
	combout => \lcd_0|Equal0~4_combout\);

-- Location: LCCOMB_X29_Y11_N26
\lcd_0|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_0|Selector0~0_combout\ = (\lcd_0|Equal0~4_combout\ & (\lcd_0|state.working~q\ & \lcd_0|contador\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \lcd_0|Equal0~4_combout\,
	datac => \lcd_0|state.working~q\,
	datad => \lcd_0|contador\(16),
	combout => \lcd_0|Selector0~0_combout\);

-- Location: FF_X29_Y11_N27
\lcd_0|state.finish\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \lcd_0|Selector0~0_combout\,
	ena => \nios|E_ci_multi_clk_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_0|state.finish~q\);

-- Location: FF_X22_Y12_N3
\lcd_0|done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \lcd_0|state.finish~q\,
	sload => VCC,
	ena => \nios|E_ci_multi_clk_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_0|done~q\);

-- Location: LCCOMB_X22_Y12_N2
\nios|E_alu_result[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_alu_result[0]~1_combout\ = (\nios|R_ctrl_custom~q\ & (((!\nios_custom_instruction_master_multi_xconnect|LessThan1~1_combout\ & \lcd_0|done~q\)))) # (!\nios|R_ctrl_custom~q\ & (\nios|E_arith_result[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_arith_result[0]~2_combout\,
	datab => \nios_custom_instruction_master_multi_xconnect|LessThan1~1_combout\,
	datac => \lcd_0|done~q\,
	datad => \nios|R_ctrl_custom~q\,
	combout => \nios|E_alu_result[0]~1_combout\);

-- Location: LCCOMB_X22_Y12_N4
\nios|E_alu_result[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_alu_result[0]~2_combout\ = (!\nios|R_ctrl_shift_rot~q\ & ((\nios|R_ctrl_logic~q\ & (\nios|E_logic_result[0]~17_combout\)) # (!\nios|R_ctrl_logic~q\ & ((\nios|E_alu_result[0]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_logic_result[0]~17_combout\,
	datab => \nios|E_alu_result[0]~1_combout\,
	datac => \nios|R_ctrl_logic~q\,
	datad => \nios|R_ctrl_shift_rot~q\,
	combout => \nios|E_alu_result[0]~2_combout\);

-- Location: LCCOMB_X18_Y11_N0
\nios|E_alu_result[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_alu_result[0]~3_combout\ = (!\nios|E_alu_result~0_combout\ & ((\nios|E_alu_result[0]~2_combout\) # ((\nios|E_shift_rot_result\(0) & \nios|R_ctrl_shift_rot~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_shift_rot_result\(0),
	datab => \nios|E_alu_result~0_combout\,
	datac => \nios|E_alu_result[0]~2_combout\,
	datad => \nios|R_ctrl_shift_rot~q\,
	combout => \nios|E_alu_result[0]~3_combout\);

-- Location: FF_X18_Y11_N1
\nios|W_alu_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_alu_result[0]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|W_alu_result\(0));

-- Location: LCCOMB_X18_Y11_N20
\nios|av_ld_rshift8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_rshift8~0_combout\ = (\nios|av_ld_align_cycle\(1) & (!\nios|av_ld_align_cycle\(0) & (\nios|W_alu_result\(1) & \nios|W_alu_result\(0)))) # (!\nios|av_ld_align_cycle\(1) & ((\nios|W_alu_result\(1)) # ((!\nios|av_ld_align_cycle\(0) & 
-- \nios|W_alu_result\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|av_ld_align_cycle\(1),
	datab => \nios|av_ld_align_cycle\(0),
	datac => \nios|W_alu_result\(1),
	datad => \nios|W_alu_result\(0),
	combout => \nios|av_ld_rshift8~0_combout\);

-- Location: LCCOMB_X16_Y13_N10
\nios|av_ld_rshift8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_rshift8~1_combout\ = (\nios|av_ld_rshift8~0_combout\ & \nios|av_ld_aligning_data~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|av_ld_rshift8~0_combout\,
	datac => \nios|av_ld_aligning_data~q\,
	combout => \nios|av_ld_rshift8~1_combout\);

-- Location: IOIBUF_X34_Y10_N8
\pushbuton3_external_connection_export~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_pushbuton3_external_connection_export,
	o => \pushbuton3_external_connection_export~input_o\);

-- Location: LCCOMB_X26_Y12_N4
\pushbuton3|read_mux_out\ : cycloneive_lcell_comb
-- Equation(s):
-- \pushbuton3|read_mux_out~combout\ = (!\nios|W_alu_result\(2) & (\pushbuton3_external_connection_export~input_o\ & !\nios|W_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_alu_result\(2),
	datac => \pushbuton3_external_connection_export~input_o\,
	datad => \nios|W_alu_result\(3),
	combout => \pushbuton3|read_mux_out~combout\);

-- Location: FF_X26_Y12_N5
\pushbuton3|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pushbuton3|read_mux_out~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pushbuton3|readdata\(0));

-- Location: FF_X26_Y12_N11
\mm_interconnect_0|pushbuton3_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \pushbuton3|readdata\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pushbuton3_s1_translator|av_readdata_pre\(0));

-- Location: IOIBUF_X34_Y12_N1
\pushbuton2_external_connection_export~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_pushbuton2_external_connection_export,
	o => \pushbuton2_external_connection_export~input_o\);

-- Location: LCCOMB_X26_Y12_N30
\pushbuton2|read_mux_out\ : cycloneive_lcell_comb
-- Equation(s):
-- \pushbuton2|read_mux_out~combout\ = (!\nios|W_alu_result\(3) & (!\nios|W_alu_result\(2) & \pushbuton2_external_connection_export~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_alu_result\(3),
	datac => \nios|W_alu_result\(2),
	datad => \pushbuton2_external_connection_export~input_o\,
	combout => \pushbuton2|read_mux_out~combout\);

-- Location: FF_X26_Y12_N31
\pushbuton2|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pushbuton2|read_mux_out~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pushbuton2|readdata\(0));

-- Location: FF_X26_Y12_N13
\mm_interconnect_0|pushbuton2_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \pushbuton2|readdata\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pushbuton2_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X26_Y12_N12
\mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~27_combout\ = (\mm_interconnect_0|pushbuton3_s1_translator|av_readdata_pre\(0) & ((\mm_interconnect_0|pushbuton3_s1_translator|read_latency_shift_reg\(0)) # 
-- ((\mm_interconnect_0|pushbuton2_s1_translator|av_readdata_pre\(0) & \mm_interconnect_0|pushbuton2_s1_translator|read_latency_shift_reg\(0))))) # (!\mm_interconnect_0|pushbuton3_s1_translator|av_readdata_pre\(0) & 
-- (((\mm_interconnect_0|pushbuton2_s1_translator|av_readdata_pre\(0) & \mm_interconnect_0|pushbuton2_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pushbuton3_s1_translator|av_readdata_pre\(0),
	datab => \mm_interconnect_0|pushbuton3_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|pushbuton2_s1_translator|av_readdata_pre\(0),
	datad => \mm_interconnect_0|pushbuton2_s1_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~27_combout\);

-- Location: LCCOMB_X28_Y12_N10
\led4|always0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \led4|always0~1_combout\ = (\mm_interconnect_0|nios_data_master_translator|uav_write~0_combout\ & (\uart_1|the_Nios_UART_1_regs|Equal1~0_combout\ & (!\mm_interconnect_0|led4_s1_translator|wait_latency_counter\(1) & 
-- !\mm_interconnect_0|led4_s1_translator|wait_latency_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_data_master_translator|uav_write~0_combout\,
	datab => \uart_1|the_Nios_UART_1_regs|Equal1~0_combout\,
	datac => \mm_interconnect_0|led4_s1_translator|wait_latency_counter\(1),
	datad => \mm_interconnect_0|led4_s1_translator|wait_latency_counter\(0),
	combout => \led4|always0~1_combout\);

-- Location: LCCOMB_X28_Y12_N2
\led4|data_out~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \led4|data_out~0_combout\ = (\led4|always0~1_combout\ & ((\led4|always0~0_combout\ & ((\nios|d_writedata\(0)))) # (!\led4|always0~0_combout\ & (\led4|data_out~q\)))) # (!\led4|always0~1_combout\ & (((\led4|data_out~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \led4|always0~1_combout\,
	datab => \led4|always0~0_combout\,
	datac => \led4|data_out~q\,
	datad => \nios|d_writedata\(0),
	combout => \led4|data_out~0_combout\);

-- Location: FF_X28_Y12_N3
\led4|data_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \led4|data_out~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \led4|data_out~q\);

-- Location: LCCOMB_X26_Y12_N8
\led4|readdata[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \led4|readdata\(0) = (!\nios|W_alu_result\(2) & (\led4|data_out~q\ & !\nios|W_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_alu_result\(2),
	datac => \led4|data_out~q\,
	datad => \nios|W_alu_result\(3),
	combout => \led4|readdata\(0));

-- Location: FF_X26_Y12_N9
\mm_interconnect_0|led4_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \led4|readdata\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|led4_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X28_Y11_N26
\led5|always0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \led5|always0~1_combout\ = (!\mm_interconnect_0|led5_s1_translator|wait_latency_counter\(1) & (\uart_1|the_Nios_UART_1_regs|Equal1~0_combout\ & (\mm_interconnect_0|nios_data_master_translator|uav_write~0_combout\ & 
-- !\mm_interconnect_0|led5_s1_translator|wait_latency_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|led5_s1_translator|wait_latency_counter\(1),
	datab => \uart_1|the_Nios_UART_1_regs|Equal1~0_combout\,
	datac => \mm_interconnect_0|nios_data_master_translator|uav_write~0_combout\,
	datad => \mm_interconnect_0|led5_s1_translator|wait_latency_counter\(0),
	combout => \led5|always0~1_combout\);

-- Location: LCCOMB_X28_Y11_N18
\led5|data_out~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \led5|data_out~0_combout\ = (\led5|always0~1_combout\ & ((\led5|always0~0_combout\ & (\nios|d_writedata\(0))) # (!\led5|always0~0_combout\ & ((\led5|data_out~q\))))) # (!\led5|always0~1_combout\ & (((\led5|data_out~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \led5|always0~1_combout\,
	datab => \nios|d_writedata\(0),
	datac => \led5|data_out~q\,
	datad => \led5|always0~0_combout\,
	combout => \led5|data_out~0_combout\);

-- Location: FF_X28_Y11_N19
\led5|data_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \led5|data_out~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \led5|data_out~q\);

-- Location: LCCOMB_X26_Y12_N6
\led5|readdata[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \led5|readdata\(0) = (!\nios|W_alu_result\(2) & (\led5|data_out~q\ & !\nios|W_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_alu_result\(2),
	datac => \led5|data_out~q\,
	datad => \nios|W_alu_result\(3),
	combout => \led5|readdata\(0));

-- Location: FF_X26_Y12_N7
\mm_interconnect_0|led5_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \led5|readdata\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|led5_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X26_Y11_N30
\mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~26_combout\ = (\mm_interconnect_0|led4_s1_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|led4_s1_translator|av_readdata_pre\(0)) # 
-- ((\mm_interconnect_0|led5_s1_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|led5_s1_translator|av_readdata_pre\(0))))) # (!\mm_interconnect_0|led4_s1_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|led5_s1_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|led5_s1_translator|av_readdata_pre\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|led4_s1_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|led5_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|led4_s1_translator|av_readdata_pre\(0),
	datad => \mm_interconnect_0|led5_s1_translator|av_readdata_pre\(0),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~26_combout\);

-- Location: LCCOMB_X25_Y13_N8
\led2|always0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \led2|always0~1_combout\ = (!\mm_interconnect_0|led2_s1_translator|wait_latency_counter\(0) & (\uart_1|the_Nios_UART_1_regs|Equal1~0_combout\ & (!\mm_interconnect_0|led2_s1_translator|wait_latency_counter\(1) & 
-- \mm_interconnect_0|nios_data_master_translator|uav_write~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|led2_s1_translator|wait_latency_counter\(0),
	datab => \uart_1|the_Nios_UART_1_regs|Equal1~0_combout\,
	datac => \mm_interconnect_0|led2_s1_translator|wait_latency_counter\(1),
	datad => \mm_interconnect_0|nios_data_master_translator|uav_write~0_combout\,
	combout => \led2|always0~1_combout\);

-- Location: LCCOMB_X25_Y13_N16
\led2|data_out~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \led2|data_out~0_combout\ = (\led2|always0~1_combout\ & ((\led2|always0~0_combout\ & (\nios|d_writedata\(0))) # (!\led2|always0~0_combout\ & ((\led2|data_out~q\))))) # (!\led2|always0~1_combout\ & (((\led2|data_out~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|d_writedata\(0),
	datab => \led2|always0~1_combout\,
	datac => \led2|data_out~q\,
	datad => \led2|always0~0_combout\,
	combout => \led2|data_out~0_combout\);

-- Location: FF_X25_Y13_N17
\led2|data_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \led2|data_out~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \led2|data_out~q\);

-- Location: LCCOMB_X25_Y11_N28
\led2|readdata[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \led2|readdata\(0) = (\led2|data_out~q\ & (!\nios|W_alu_result\(2) & !\nios|W_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \led2|data_out~q\,
	datac => \nios|W_alu_result\(2),
	datad => \nios|W_alu_result\(3),
	combout => \led2|readdata\(0));

-- Location: FF_X25_Y11_N29
\mm_interconnect_0|led2_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \led2|readdata\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|led2_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X28_Y11_N2
\led3|always0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \led3|always0~1_combout\ = (!\mm_interconnect_0|led3_s1_translator|wait_latency_counter\(1) & (\uart_1|the_Nios_UART_1_regs|Equal1~0_combout\ & (\mm_interconnect_0|nios_data_master_translator|uav_write~0_combout\ & 
-- !\mm_interconnect_0|led3_s1_translator|wait_latency_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|led3_s1_translator|wait_latency_counter\(1),
	datab => \uart_1|the_Nios_UART_1_regs|Equal1~0_combout\,
	datac => \mm_interconnect_0|nios_data_master_translator|uav_write~0_combout\,
	datad => \mm_interconnect_0|led3_s1_translator|wait_latency_counter\(0),
	combout => \led3|always0~1_combout\);

-- Location: LCCOMB_X28_Y11_N8
\led3|data_out~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \led3|data_out~0_combout\ = (\led3|always0~0_combout\ & ((\led3|always0~1_combout\ & (\nios|d_writedata\(0))) # (!\led3|always0~1_combout\ & ((\led3|data_out~q\))))) # (!\led3|always0~0_combout\ & (((\led3|data_out~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \led3|always0~0_combout\,
	datab => \nios|d_writedata\(0),
	datac => \led3|data_out~q\,
	datad => \led3|always0~1_combout\,
	combout => \led3|data_out~0_combout\);

-- Location: FF_X28_Y11_N9
\led3|data_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \led3|data_out~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \led3|data_out~q\);

-- Location: LCCOMB_X25_Y11_N18
\led3|readdata[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \led3|readdata\(0) = (!\nios|W_alu_result\(2) & (\led3|data_out~q\ & !\nios|W_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|W_alu_result\(2),
	datac => \led3|data_out~q\,
	datad => \nios|W_alu_result\(3),
	combout => \led3|readdata\(0));

-- Location: FF_X25_Y11_N19
\mm_interconnect_0|led3_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \led3|readdata\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|led3_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X25_Y11_N30
\mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~25_combout\ = (\mm_interconnect_0|led2_s1_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|led2_s1_translator|av_readdata_pre\(0)) # ((\mm_interconnect_0|led3_s1_translator|av_readdata_pre\(0) & 
-- \mm_interconnect_0|led3_s1_translator|read_latency_shift_reg\(0))))) # (!\mm_interconnect_0|led2_s1_translator|read_latency_shift_reg\(0) & (((\mm_interconnect_0|led3_s1_translator|av_readdata_pre\(0) & 
-- \mm_interconnect_0|led3_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|led2_s1_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|led2_s1_translator|av_readdata_pre\(0),
	datac => \mm_interconnect_0|led3_s1_translator|av_readdata_pre\(0),
	datad => \mm_interconnect_0|led3_s1_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~25_combout\);

-- Location: IOIBUF_X34_Y12_N8
\pushbuton1_external_connection_export~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_pushbuton1_external_connection_export,
	o => \pushbuton1_external_connection_export~input_o\);

-- Location: LCCOMB_X26_Y12_N26
\pushbuton1|read_mux_out\ : cycloneive_lcell_comb
-- Equation(s):
-- \pushbuton1|read_mux_out~combout\ = (!\nios|W_alu_result\(3) & (!\nios|W_alu_result\(2) & \pushbuton1_external_connection_export~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_alu_result\(3),
	datac => \nios|W_alu_result\(2),
	datad => \pushbuton1_external_connection_export~input_o\,
	combout => \pushbuton1|read_mux_out~combout\);

-- Location: FF_X26_Y12_N27
\pushbuton1|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pushbuton1|read_mux_out~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pushbuton1|readdata\(0));

-- Location: FF_X26_Y12_N3
\mm_interconnect_0|pushbuton1_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \pushbuton1|readdata\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pushbuton1_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X26_Y12_N20
\led1|readdata[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \led1|readdata\(0) = (!\nios|W_alu_result\(3) & (!\nios|W_alu_result\(2) & \led1|data_out~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_alu_result\(3),
	datac => \nios|W_alu_result\(2),
	datad => \led1|data_out~q\,
	combout => \led1|readdata\(0));

-- Location: FF_X26_Y12_N21
\mm_interconnect_0|led1_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \led1|readdata\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|led1_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X26_Y12_N2
\mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~24_combout\ = (\mm_interconnect_0|pushbuton1_s1_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|pushbuton1_s1_translator|av_readdata_pre\(0)) # 
-- ((\mm_interconnect_0|led1_s1_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|led1_s1_translator|av_readdata_pre\(0))))) # (!\mm_interconnect_0|pushbuton1_s1_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|led1_s1_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|led1_s1_translator|av_readdata_pre\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pushbuton1_s1_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|led1_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|pushbuton1_s1_translator|av_readdata_pre\(0),
	datad => \mm_interconnect_0|led1_s1_translator|av_readdata_pre\(0),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~24_combout\);

-- Location: LCCOMB_X26_Y12_N22
\mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~28_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~27_combout\) # ((\mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~26_combout\) # ((\mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~25_combout\) # 
-- (\mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~27_combout\,
	datab => \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~26_combout\,
	datac => \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~25_combout\,
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~24_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~28_combout\);

-- Location: FF_X13_Y12_N11
\uart_1|the_Nios_UART_1_regs|control_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|d_writedata\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \uart_1|the_Nios_UART_1_regs|control_wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_regs|control_reg\(0));

-- Location: LCCOMB_X13_Y12_N10
\uart_1|the_Nios_UART_1_regs|selected_read_data[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_regs|selected_read_data[0]~2_combout\ = (\nios|W_alu_result\(2) & ((\nios|W_alu_result\(3) & (\uart_1|the_Nios_UART_1_regs|control_reg\(0))) # (!\nios|W_alu_result\(3) & ((\uart_1|the_Nios_UART_1_regs|tx_data\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_alu_result\(3),
	datab => \nios|W_alu_result\(2),
	datac => \uart_1|the_Nios_UART_1_regs|control_reg\(0),
	datad => \uart_1|the_Nios_UART_1_regs|tx_data\(0),
	combout => \uart_1|the_Nios_UART_1_regs|selected_read_data[0]~2_combout\);

-- Location: LCCOMB_X12_Y15_N2
\uart_1|the_Nios_UART_1_rx|rx_data[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_rx|rx_data[0]~feeder_combout\ = \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_1|the_Nios_UART_1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(1),
	combout => \uart_1|the_Nios_UART_1_rx|rx_data[0]~feeder_combout\);

-- Location: FF_X12_Y15_N3
\uart_1|the_Nios_UART_1_rx|rx_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_rx|rx_data[0]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \uart_1|the_Nios_UART_1_rx|got_new_char~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_rx|rx_data\(0));

-- Location: LCCOMB_X12_Y15_N8
\uart_1|the_Nios_UART_1_regs|selected_read_data[0]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_regs|selected_read_data[0]~25_combout\ = (\uart_1|the_Nios_UART_1_regs|selected_read_data[0]~2_combout\) # ((!\nios|W_alu_result\(3) & (!\nios|W_alu_result\(2) & \uart_1|the_Nios_UART_1_rx|rx_data\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_alu_result\(3),
	datab => \uart_1|the_Nios_UART_1_regs|selected_read_data[0]~2_combout\,
	datac => \nios|W_alu_result\(2),
	datad => \uart_1|the_Nios_UART_1_rx|rx_data\(0),
	combout => \uart_1|the_Nios_UART_1_regs|selected_read_data[0]~25_combout\);

-- Location: FF_X12_Y15_N9
\uart_1|the_Nios_UART_1_regs|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_regs|selected_read_data[0]~25_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios|W_alu_result\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_regs|readdata\(0));

-- Location: FF_X25_Y10_N5
\mm_interconnect_0|uart_1_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \uart_1|the_Nios_UART_1_regs|readdata\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|uart_1_s1_translator|av_readdata_pre\(0));

-- Location: IOIBUF_X34_Y9_N1
\pushbuton4_external_connection_export~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_pushbuton4_external_connection_export,
	o => \pushbuton4_external_connection_export~input_o\);

-- Location: LCCOMB_X26_Y12_N24
\pushbuton4|read_mux_out\ : cycloneive_lcell_comb
-- Equation(s):
-- \pushbuton4|read_mux_out~combout\ = (!\nios|W_alu_result\(2) & (\pushbuton4_external_connection_export~input_o\ & !\nios|W_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_alu_result\(2),
	datac => \pushbuton4_external_connection_export~input_o\,
	datad => \nios|W_alu_result\(3),
	combout => \pushbuton4|read_mux_out~combout\);

-- Location: FF_X26_Y12_N25
\pushbuton4|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pushbuton4|read_mux_out~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pushbuton4|readdata\(0));

-- Location: FF_X25_Y10_N31
\mm_interconnect_0|pushbuton4_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \pushbuton4|readdata\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pushbuton4_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X25_Y10_N30
\mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~29_combout\ = (\mm_interconnect_0|uart_1_s1_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|uart_1_s1_translator|av_readdata_pre\(0)) # 
-- ((\mm_interconnect_0|pushbuton4_s1_translator|av_readdata_pre\(0) & \mm_interconnect_0|pushbuton4_s1_translator|read_latency_shift_reg\(0))))) # (!\mm_interconnect_0|uart_1_s1_translator|read_latency_shift_reg\(0) & 
-- (((\mm_interconnect_0|pushbuton4_s1_translator|av_readdata_pre\(0) & \mm_interconnect_0|pushbuton4_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|uart_1_s1_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|uart_1_s1_translator|av_readdata_pre\(0),
	datac => \mm_interconnect_0|pushbuton4_s1_translator|av_readdata_pre\(0),
	datad => \mm_interconnect_0|pushbuton4_s1_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~29_combout\);

-- Location: LCCOMB_X22_Y16_N16
\nios|the_Nios_Nios_nios2_oci|readdata~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|readdata~8_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal0~2_combout\ & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|monitor_error~q\)) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal0~2_combout\ & (((!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(0) & \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal0~2_combout\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|monitor_error~q\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(0),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0_combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|readdata~8_combout\);

-- Location: LCCOMB_X22_Y16_N8
\nios|the_Nios_Nios_nios2_oci|readdata[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|readdata[0]~feeder_combout\ = \nios|the_Nios_Nios_nios2_oci|readdata~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_Nios_Nios_nios2_oci|readdata~8_combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|readdata[0]~feeder_combout\);

-- Location: FF_X22_Y16_N9
\nios|the_Nios_Nios_nios2_oci|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|readdata[0]~feeder_combout\,
	asdata => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0),
	sload => \nios|the_Nios_Nios_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|readdata\(0));

-- Location: FF_X21_Y16_N5
\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|the_Nios_Nios_nios2_oci|readdata\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X21_Y16_N2
\jtag_uart_0|av_readdata[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|av_readdata[0]~1_combout\ = (\jtag_uart_0|read_0~q\ & (\jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(0))) # (!\jtag_uart_0|read_0~q\ & ((\jtag_uart_0|ien_AF~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_Nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(0),
	datac => \jtag_uart_0|read_0~q\,
	datad => \jtag_uart_0|ien_AF~q\,
	combout => \jtag_uart_0|av_readdata[0]~1_combout\);

-- Location: FF_X21_Y16_N3
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|av_readdata[0]~1_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X21_Y16_N22
\mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~30_combout\ = (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(0)) # 
-- ((\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(0))))) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & (\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datac => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(0),
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(0),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~30_combout\);

-- Location: LCCOMB_X16_Y10_N6
\nios|av_ld_byte0_data_nxt[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_byte0_data_nxt[0]~4_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~29_combout\) # ((\mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~30_combout\) # 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result0w~1_combout\ & \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~29_combout\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result0w~1_combout\,
	datac => \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~30_combout\,
	datad => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \nios|av_ld_byte0_data_nxt[0]~4_combout\);

-- Location: LCCOMB_X16_Y10_N0
\nios|av_ld_byte0_data_nxt[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_byte0_data_nxt[0]~5_combout\ = (\nios|av_ld_rshift8~1_combout\ & (((\nios|av_ld_byte1_data\(0))))) # (!\nios|av_ld_rshift8~1_combout\ & ((\mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~28_combout\) # 
-- ((\nios|av_ld_byte0_data_nxt[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|av_ld_rshift8~1_combout\,
	datab => \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~28_combout\,
	datac => \nios|av_ld_byte1_data\(0),
	datad => \nios|av_ld_byte0_data_nxt[0]~4_combout\,
	combout => \nios|av_ld_byte0_data_nxt[0]~5_combout\);

-- Location: FF_X16_Y10_N1
\nios|av_ld_byte0_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|av_ld_byte0_data_nxt[0]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios|av_ld_byte0_data[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|av_ld_byte0_data\(0));

-- Location: LCCOMB_X22_Y15_N20
\nios|E_control_rd_data[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_control_rd_data[0]~0_combout\ = (\nios|D_iw\(7) & (((\nios|D_iw\(6))))) # (!\nios|D_iw\(7) & ((\nios|D_iw\(6) & ((\nios|W_estatus_reg~q\))) # (!\nios|D_iw\(6) & (\nios|W_status_reg_pie~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_status_reg_pie~q\,
	datab => \nios|D_iw\(7),
	datac => \nios|D_iw\(6),
	datad => \nios|W_estatus_reg~q\,
	combout => \nios|E_control_rd_data[0]~0_combout\);

-- Location: LCCOMB_X22_Y15_N12
\nios|E_control_rd_data[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_control_rd_data[0]~1_combout\ = (\nios|D_iw\(7) & ((\nios|E_control_rd_data[0]~0_combout\ & ((\nios|W_ienable_reg\(0)))) # (!\nios|E_control_rd_data[0]~0_combout\ & (\nios|W_bstatus_reg~q\)))) # (!\nios|D_iw\(7) & 
-- (((\nios|E_control_rd_data[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_bstatus_reg~q\,
	datab => \nios|D_iw\(7),
	datac => \nios|W_ienable_reg\(0),
	datad => \nios|E_control_rd_data[0]~0_combout\,
	combout => \nios|E_control_rd_data[0]~1_combout\);

-- Location: LCCOMB_X22_Y15_N0
\nios|E_control_rd_data[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_control_rd_data[0]~2_combout\ = (\nios|D_iw\(8) & (\nios|Equal140~0_combout\ & (\nios|W_ipending_reg\(0)))) # (!\nios|D_iw\(8) & (((\nios|E_control_rd_data[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(8),
	datab => \nios|Equal140~0_combout\,
	datac => \nios|W_ipending_reg\(0),
	datad => \nios|E_control_rd_data[0]~1_combout\,
	combout => \nios|E_control_rd_data[0]~2_combout\);

-- Location: FF_X22_Y15_N1
\nios|W_control_rd_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_control_rd_data[0]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|W_control_rd_data\(0));

-- Location: LCCOMB_X18_Y11_N2
\nios|W_rf_wr_data[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_rf_wr_data[0]~1_combout\ = (!\nios|R_ctrl_br_cmp~q\ & ((\nios|R_ctrl_rdctl_inst~q\ & (\nios|W_control_rd_data\(0))) # (!\nios|R_ctrl_rdctl_inst~q\ & ((\nios|W_alu_result\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_control_rd_data\(0),
	datab => \nios|W_alu_result\(0),
	datac => \nios|R_ctrl_br_cmp~q\,
	datad => \nios|R_ctrl_rdctl_inst~q\,
	combout => \nios|W_rf_wr_data[0]~1_combout\);

-- Location: LCCOMB_X18_Y11_N22
\nios|W_rf_wr_data[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_rf_wr_data[0]~0_combout\ = (\nios|R_ctrl_br_cmp~q\ & \nios|W_cmp_result~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|R_ctrl_br_cmp~q\,
	datad => \nios|W_cmp_result~q\,
	combout => \nios|W_rf_wr_data[0]~0_combout\);

-- Location: LCCOMB_X18_Y11_N28
\nios|W_rf_wr_data[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_rf_wr_data[0]~2_combout\ = (\nios|R_ctrl_ld~q\ & (\nios|av_ld_byte0_data\(0))) # (!\nios|R_ctrl_ld~q\ & (((\nios|W_rf_wr_data[0]~1_combout\) # (\nios|W_rf_wr_data[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|av_ld_byte0_data\(0),
	datab => \nios|W_rf_wr_data[0]~1_combout\,
	datac => \nios|W_rf_wr_data[0]~0_combout\,
	datad => \nios|R_ctrl_ld~q\,
	combout => \nios|W_rf_wr_data[0]~2_combout\);

-- Location: LCCOMB_X19_Y12_N14
\nios|E_st_data[16]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_st_data[16]~2_combout\ = (\nios|D_iw\(4) & (\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(16))) # (!\nios|D_iw\(4) & ((\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|D_iw\(4),
	datac => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(16),
	datad => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	combout => \nios|E_st_data[16]~2_combout\);

-- Location: FF_X19_Y12_N15
\nios|d_writedata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_st_data[16]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|d_writedata\(16));

-- Location: LCCOMB_X23_Y15_N12
\mm_interconnect_0|cmd_xbar_mux|src_payload~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~21_combout\ = (\nios|d_writedata\(16) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|d_writedata\(16),
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~21_combout\);

-- Location: FF_X23_Y15_N13
\nios|the_Nios_Nios_nios2_oci|writedata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|writedata\(16));

-- Location: LCCOMB_X23_Y15_N30
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[16]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[16]~20_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(16))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & ((\nios|the_Nios_Nios_nios2_oci|writedata\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(16),
	datad => \nios|the_Nios_Nios_nios2_oci|writedata\(16),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_data[16]~20_combout\);

-- Location: LCCOMB_X26_Y16_N10
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~26_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(29))))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26) & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(29),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~26_combout\);

-- Location: FF_X26_Y16_N11
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~26_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(26));

-- Location: LCCOMB_X25_Y19_N30
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~13_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(26) & 
-- (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(36)) # (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(37))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(36),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(37),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(26),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~13_combout\);

-- Location: FF_X25_Y19_N31
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~13_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(26));

-- Location: LCCOMB_X25_Y18_N4
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~47_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(26)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(26),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(26),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~47_combout\);

-- Location: LCCOMB_X25_Y18_N6
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~48_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~19_combout\ & 
-- (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(28))))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~19_combout\ & ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~47_combout\) # 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~19_combout\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~47_combout\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(28),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~48_combout\);

-- Location: FF_X25_Y18_N7
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~48_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[20]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(27));

-- Location: FF_X26_Y18_N3
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(27),
	sload => VCC,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(27));

-- Location: LCCOMB_X26_Y16_N12
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~27_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(27))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(27),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~27_combout\);

-- Location: FF_X26_Y16_N13
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~27_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(24));

-- Location: LCCOMB_X25_Y19_N16
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~14_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(24) & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(37)) # ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(37),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(24),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~14_combout\);

-- Location: FF_X25_Y19_N17
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~14_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(24));

-- Location: LCCOMB_X25_Y18_N14
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~49_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(24)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(24),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(24),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~49_combout\);

-- Location: LCCOMB_X25_Y18_N24
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~50_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~19_combout\ & 
-- (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(26))))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~19_combout\ & ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~49_combout\) # 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~19_combout\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~49_combout\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(26),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~50_combout\);

-- Location: FF_X25_Y18_N25
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~50_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[20]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(25));

-- Location: FF_X25_Y17_N9
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(25),
	sload => VCC,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(25));

-- Location: LCCOMB_X25_Y17_N8
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|always1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|always1~0_combout\ = (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(35) & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(34) & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(25) & 
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(35),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(34),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(25),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|always1~0_combout\);

-- Location: LCCOMB_X22_Y16_N20
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|monitor_error~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|monitor_error~0_combout\ = (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|always1~0_combout\ & ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|monitor_error~q\) # 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|take_action_ocireg~0_combout\ & \nios|the_Nios_Nios_nios2_oci|writedata\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|take_action_ocireg~0_combout\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|always1~0_combout\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|monitor_error~q\,
	datad => \nios|the_Nios_Nios_nios2_oci|writedata\(1),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|monitor_error~0_combout\);

-- Location: FF_X22_Y16_N21
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|monitor_error\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|monitor_error~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|monitor_error~q\);

-- Location: LCCOMB_X25_Y18_N16
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~27_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ 
-- & (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(35))))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|Mux37~0_combout\ & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|monitor_error~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|Mux37~0_combout\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|monitor_error~q\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(35),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~27_combout\);

-- Location: FF_X25_Y18_N17
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~27_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[20]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(34));

-- Location: FF_X25_Y17_N31
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(34),
	sload => VCC,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(34));

-- Location: LCCOMB_X25_Y17_N24
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ = 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(35)) # ((!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(34)) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(35),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(34),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~combout\);

-- Location: LCCOMB_X26_Y17_N2
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg~3_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[8]~16_combout\)) # (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(17),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg~3_combout\);

-- Location: FF_X26_Y17_N3
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg~3_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(10));

-- Location: LCCOMB_X26_Y17_N30
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[8]~16_combout\ = \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[7]~15\ $ (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonAReg\(10),
	cin => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[7]~15\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[8]~16_combout\);

-- Location: LCCOMB_X25_Y17_N30
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd~0_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(35) & 
-- (((!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd~q\)))) # (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(35) & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[8]~16_combout\) # ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd~q\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(34),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(35),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd~0_combout\);

-- Location: LCCOMB_X25_Y17_N12
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd~1_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(17) & 
-- (((!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd~0_combout\ & \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\)))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(17) & (((!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd~0_combout\ & 
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\)) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(17),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd~0_combout\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd~1_combout\);

-- Location: FF_X25_Y17_N13
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd~q\);

-- Location: LCCOMB_X24_Y16_N28
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~feeder_combout\ = \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd~q\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~feeder_combout\);

-- Location: FF_X24_Y16_N29
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\);

-- Location: LCCOMB_X26_Y16_N28
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~21_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(19))))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(19),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~21_combout\);

-- Location: FF_X26_Y16_N29
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg~21_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(16));

-- Location: LCCOMB_X24_Y20_N4
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~6_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(16) & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(36)) # ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(36),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(16),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(37),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~6_combout\);

-- Location: FF_X24_Y20_N5
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~6_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(16));

-- Location: LCCOMB_X23_Y18_N10
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~33_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(16)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(16),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(16),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~33_combout\);

-- Location: LCCOMB_X23_Y18_N0
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~34_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~33_combout\ & 
-- (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(18) & \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\)) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~19_combout\))) # (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~33_combout\ & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(18) & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~33_combout\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(18),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~19_combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~34_combout\);

-- Location: FF_X23_Y18_N1
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~34_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[20]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(17));

-- Location: LCCOMB_X23_Y18_N30
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[17]~feeder_combout\ = \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(17),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[17]~feeder_combout\);

-- Location: FF_X23_Y18_N31
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[17]~feeder_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(17));

-- Location: LCCOMB_X25_Y17_N18
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~0_combout\ = (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(35) & 
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(34))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(35),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(34),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~0_combout\);

-- Location: LCCOMB_X25_Y17_N16
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~1_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~0_combout\ & (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(17))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~0_combout\ & ((!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[8]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(17),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~0_combout\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~1_combout\);

-- Location: FF_X25_Y17_N17
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\);

-- Location: LCCOMB_X25_Y17_N14
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_wr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_wr~0_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(35) & (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[8]~16_combout\)) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(35) & ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_wr~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_wr~q\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(35),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_wr~0_combout\);

-- Location: FF_X25_Y17_N15
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_wr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_wr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_wr~q\);

-- Location: LCCOMB_X25_Y17_N0
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_en~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_en~1_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_wr~q\)))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_en~0_combout\ & (!\nios|the_Nios_Nios_nios2_oci|address\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_en~0_combout\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios|the_Nios_Nios_nios2_oci|address\(8),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_wr~q\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_en~1_combout\);

-- Location: LCCOMB_X24_Y17_N28
\nios|the_Nios_Nios_nios2_oci|readdata~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|readdata~9_combout\ = (\nios|the_Nios_Nios_nios2_oci|address\(8) & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(31) & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0_combout\)))) # (!\nios|the_Nios_Nios_nios2_oci|address\(8) & 
-- (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(31),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22),
	datac => \nios|the_Nios_Nios_nios2_oci|address\(8),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0_combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|readdata~9_combout\);

-- Location: FF_X24_Y17_N29
\nios|the_Nios_Nios_nios2_oci|readdata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|readdata~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|readdata\(22));

-- Location: FF_X21_Y16_N1
\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|the_Nios_Nios_nios2_oci|readdata\(22),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(22));

-- Location: LCCOMB_X21_Y16_N10
\nios|F_iw[22]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_iw[22]~20_combout\ = (\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & (\mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datab => \mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(22),
	combout => \nios|F_iw[22]~20_combout\);

-- Location: LCCOMB_X21_Y14_N16
\nios|F_iw[22]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_iw[22]~21_combout\ = (\nios|D_iw[29]~1_combout\ & ((\nios|F_iw[22]~20_combout\) # ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result22w~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \nios|D_iw[29]~1_combout\,
	datac => \nios|F_iw[22]~20_combout\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result22w~1_combout\,
	combout => \nios|F_iw[22]~21_combout\);

-- Location: FF_X21_Y14_N17
\nios|D_iw[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|F_iw[22]~21_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|D_iw\(22));

-- Location: LCCOMB_X16_Y12_N30
\nios|D_dst_regnum[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_dst_regnum[0]~6_combout\ = (\nios|D_dst_regnum[0]~0_combout\) # ((\nios|D_ctrl_b_is_dst~combout\ & (\nios|D_iw\(22))) # (!\nios|D_ctrl_b_is_dst~combout\ & ((\nios|D_iw\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(22),
	datab => \nios|D_ctrl_b_is_dst~combout\,
	datac => \nios|D_dst_regnum[0]~0_combout\,
	datad => \nios|D_iw\(17),
	combout => \nios|D_dst_regnum[0]~6_combout\);

-- Location: LCCOMB_X16_Y12_N20
\nios|D_dst_regnum[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_dst_regnum[4]~1_combout\ = (\nios|Equal2~9_combout\ & (((\nios|D_iw\(21))))) # (!\nios|Equal2~9_combout\ & ((\nios|D_ctrl_b_is_dst~1_combout\ & (\nios|D_iw\(26))) # (!\nios|D_ctrl_b_is_dst~1_combout\ & ((\nios|D_iw\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(26),
	datab => \nios|Equal2~9_combout\,
	datac => \nios|D_iw\(21),
	datad => \nios|D_ctrl_b_is_dst~1_combout\,
	combout => \nios|D_dst_regnum[4]~1_combout\);

-- Location: LCCOMB_X16_Y12_N8
\nios|D_dst_regnum[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_dst_regnum[3]~3_combout\ = (\nios|Equal2~9_combout\ & (((\nios|D_iw\(20))))) # (!\nios|Equal2~9_combout\ & ((\nios|D_ctrl_b_is_dst~1_combout\ & (\nios|D_iw\(25))) # (!\nios|D_ctrl_b_is_dst~1_combout\ & ((\nios|D_iw\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(25),
	datab => \nios|Equal2~9_combout\,
	datac => \nios|D_iw\(20),
	datad => \nios|D_ctrl_b_is_dst~1_combout\,
	combout => \nios|D_dst_regnum[3]~3_combout\);

-- Location: LCCOMB_X16_Y12_N6
\nios|D_dst_regnum[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_dst_regnum[2]~2_combout\ = (\nios|Equal2~9_combout\ & (((\nios|D_iw\(19))))) # (!\nios|Equal2~9_combout\ & ((\nios|D_ctrl_b_is_dst~1_combout\ & (\nios|D_iw\(24))) # (!\nios|D_ctrl_b_is_dst~1_combout\ & ((\nios|D_iw\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|Equal2~9_combout\,
	datab => \nios|D_iw\(24),
	datac => \nios|D_iw\(19),
	datad => \nios|D_ctrl_b_is_dst~1_combout\,
	combout => \nios|D_dst_regnum[2]~2_combout\);

-- Location: LCCOMB_X16_Y12_N26
\nios|Equal2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Equal2~11_combout\ = (!\nios|D_dst_regnum[0]~0_combout\ & (!\nios|D_dst_regnum[4]~1_combout\ & (!\nios|D_dst_regnum[3]~3_combout\ & !\nios|D_dst_regnum[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_dst_regnum[0]~0_combout\,
	datab => \nios|D_dst_regnum[4]~1_combout\,
	datac => \nios|D_dst_regnum[3]~3_combout\,
	datad => \nios|D_dst_regnum[2]~2_combout\,
	combout => \nios|Equal2~11_combout\);

-- Location: LCCOMB_X16_Y12_N2
\nios|D_wr_dst_reg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_wr_dst_reg~2_combout\ = (\nios|R_ctrl_br_nxt~0_combout\) # (((\nios|Equal2~9_combout\ & !\nios|D_iw\(14))) # (!\nios|D_wr_dst_reg~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_ctrl_br_nxt~0_combout\,
	datab => \nios|Equal2~9_combout\,
	datac => \nios|D_iw\(14),
	datad => \nios|D_wr_dst_reg~3_combout\,
	combout => \nios|D_wr_dst_reg~2_combout\);

-- Location: LCCOMB_X16_Y12_N10
\nios|D_wr_dst_reg\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_wr_dst_reg~combout\ = (!\nios|D_wr_dst_reg~2_combout\ & ((\nios|D_dst_regnum[0]~6_combout\) # ((\nios|D_dst_regnum[1]~5_combout\) # (!\nios|Equal2~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_dst_regnum[0]~6_combout\,
	datab => \nios|D_dst_regnum[1]~5_combout\,
	datac => \nios|Equal2~11_combout\,
	datad => \nios|D_wr_dst_reg~2_combout\,
	combout => \nios|D_wr_dst_reg~combout\);

-- Location: FF_X16_Y12_N11
\nios|R_wr_dst_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|D_wr_dst_reg~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|R_wr_dst_reg~q\);

-- Location: LCCOMB_X16_Y12_N4
\nios|W_rf_wren\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_rf_wren~combout\ = (\rst_controller|r_sync_rst~q\) # ((\nios|W_valid~q\ & \nios|R_wr_dst_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|W_valid~q\,
	datac => \rst_controller|r_sync_rst~q\,
	datad => \nios|R_wr_dst_reg~q\,
	combout => \nios|W_rf_wren~combout\);

-- Location: LCCOMB_X19_Y15_N16
\nios|R_src2_lo[10]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|R_src2_lo[10]~14_combout\ = (!\nios|R_src2_lo~0_combout\ & ((\nios|R_src2_use_imm~q\ & ((\nios|D_iw\(16)))) # (!\nios|R_src2_use_imm~q\ & (\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	datab => \nios|R_src2_use_imm~q\,
	datac => \nios|R_src2_lo~0_combout\,
	datad => \nios|D_iw\(16),
	combout => \nios|R_src2_lo[10]~14_combout\);

-- Location: FF_X19_Y15_N17
\nios|E_src2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|R_src2_lo[10]~14_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_src2\(10));

-- Location: LCCOMB_X22_Y8_N28
\nios|F_pc[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_pc[8]~10_combout\ = (\nios|E_alu_sub~q\ & (\nios|Add1~20_combout\)) # (!\nios|E_alu_sub~q\ & ((\nios|Add2~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|Add1~20_combout\,
	datab => \nios|E_alu_sub~q\,
	datad => \nios|Add2~20_combout\,
	combout => \nios|F_pc[8]~10_combout\);

-- Location: FF_X22_Y8_N29
\nios|F_pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|F_pc[8]~10_combout\,
	asdata => \nios|F_pc_plus_one[8]~16_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios|ALT_INV_W_status_reg_pie_inst_nxt~4_combout\,
	sload => \nios|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \nios|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|F_pc\(8));

-- Location: LCCOMB_X23_Y13_N20
\mm_interconnect_0|cmd_xbar_mux|src_data[46]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_data\(46) = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & ((\nios|F_pc\(8)) # ((\nios|W_alu_result\(10) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))))) # (!\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & 
-- (((\nios|W_alu_result\(10) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datab => \nios|F_pc\(8),
	datac => \nios|W_alu_result\(10),
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_data\(46));

-- Location: FF_X23_Y13_N21
\nios|the_Nios_Nios_nios2_oci|address[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_data\(46),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|address\(8));

-- Location: LCCOMB_X26_Y16_N4
\nios|the_Nios_Nios_nios2_oci|readdata~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|readdata~20_combout\ = (\nios|the_Nios_Nios_nios2_oci|address\(8) & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(31) & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0_combout\))) # (!\nios|the_Nios_Nios_nios2_oci|address\(8) & 
-- (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|address\(8),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(31),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0_combout\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16),
	combout => \nios|the_Nios_Nios_nios2_oci|readdata~20_combout\);

-- Location: FF_X26_Y16_N5
\nios|the_Nios_Nios_nios2_oci|readdata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|readdata~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|readdata\(16));

-- Location: FF_X21_Y16_N29
\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|the_Nios_Nios_nios2_oci|readdata\(16),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(16));

-- Location: LCCOMB_X21_Y16_N30
\mm_interconnect_0|rsp_xbar_mux|src_payload~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux|src_payload~6_combout\ = (\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & (\mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datab => \mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(16),
	combout => \mm_interconnect_0|rsp_xbar_mux|src_payload~6_combout\);

-- Location: LCCOMB_X21_Y14_N24
\nios|F_iw[16]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_iw[16]~39_combout\ = ((\mm_interconnect_0|rsp_xbar_mux|src_payload~6_combout\) # ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result16w~1_combout\))) # 
-- (!\nios|D_iw[29]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw[29]~1_combout\,
	datab => \mm_interconnect_0|rsp_xbar_mux|src_payload~6_combout\,
	datac => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result16w~1_combout\,
	combout => \nios|F_iw[16]~39_combout\);

-- Location: FF_X21_Y14_N25
\nios|D_iw[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|F_iw[16]~39_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|D_iw\(16));

-- Location: LCCOMB_X18_Y12_N26
\nios|E_src1[12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_src1[12]~4_combout\ = (\nios|R_src1~34_combout\ & ((\nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(12)))) # (!\nios|R_src1~34_combout\ & (\nios|D_iw\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(16),
	datab => \nios|R_src1~34_combout\,
	datad => \nios|Nios_Nios_register_bank_a|the_altsyncram|auto_generated|q_b\(12),
	combout => \nios|E_src1[12]~4_combout\);

-- Location: FF_X18_Y12_N27
\nios|E_src1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_src1[12]~4_combout\,
	asdata => \nios|F_pc_plus_one[10]~20_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|R_src1~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_src1\(12));

-- Location: LCCOMB_X22_Y9_N26
\nios|W_alu_result[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_alu_result[12]~22_combout\ = (\nios|R_ctrl_logic~q\ & (\nios|E_logic_result[12]~6_combout\)) # (!\nios|R_ctrl_logic~q\ & ((!\nios|E_alu_sub~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|E_logic_result[12]~6_combout\,
	datac => \nios|E_alu_sub~q\,
	datad => \nios|R_ctrl_logic~q\,
	combout => \nios|W_alu_result[12]~22_combout\);

-- Location: LCCOMB_X22_Y9_N12
\nios|W_alu_result[12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_alu_result[12]~4_combout\ = (\nios|R_ctrl_logic~q\ & (((\nios|W_alu_result[12]~22_combout\)))) # (!\nios|R_ctrl_logic~q\ & ((\nios|W_alu_result[12]~22_combout\ & ((\nios|Add2~24_combout\))) # (!\nios|W_alu_result[12]~22_combout\ & 
-- (\nios|Add1~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|Add1~24_combout\,
	datab => \nios|R_ctrl_logic~q\,
	datac => \nios|W_alu_result[12]~22_combout\,
	datad => \nios|Add2~24_combout\,
	combout => \nios|W_alu_result[12]~4_combout\);

-- Location: LCCOMB_X22_Y9_N4
\nios|W_alu_result[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_alu_result[12]~feeder_combout\ = \nios|W_alu_result[12]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|W_alu_result[12]~4_combout\,
	combout => \nios|W_alu_result[12]~feeder_combout\);

-- Location: FF_X22_Y9_N5
\nios|W_alu_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|W_alu_result[12]~feeder_combout\,
	asdata => \nios|E_shift_rot_result\(12),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios|W_alu_result[6]~17_combout\,
	sload => \nios|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|W_alu_result\(12));

-- Location: LCCOMB_X24_Y12_N10
\mm_interconnect_0|cmd_xbar_mux_001|src_data[48]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) = (\nios|W_alu_result\(12) & ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1)) # ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & \nios|F_pc\(10))))) # (!\nios|W_alu_result\(12) & 
-- (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & (\nios|F_pc\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_alu_result\(12),
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datac => \nios|F_pc\(10),
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(48));

-- Location: LCCOMB_X24_Y12_N30
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1379w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1379w[3]~0_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & (!\mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & (!\memory|wren~0_combout\ & 
-- !\mm_interconnect_0|cmd_xbar_mux_001|src_data\(49))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(50),
	datab => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(48),
	datac => \memory|wren~0_combout\,
	datad => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(49),
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1379w[3]~0_combout\);

-- Location: LCCOMB_X21_Y13_N4
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result11w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result11w~0_combout\ = ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a107\))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a75\))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a75\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a107\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result11w~0_combout\);

-- Location: LCCOMB_X21_Y13_N10
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1970w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1970w[0]~0_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)) # 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a43\)) # 
-- (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a43\,
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a11\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1970w[0]~0_combout\);

-- Location: LCCOMB_X21_Y13_N14
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result11w~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result11w~1_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a139\)) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result11w~0_combout\ & \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1970w[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2),
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a139\,
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result11w~0_combout\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1970w[0]~0_combout\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result11w~1_combout\);

-- Location: LCCOMB_X21_Y13_N0
\mm_interconnect_0|rsp_xbar_mux|src_payload~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux|src_payload~1_combout\ = (\mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(11) & 
-- \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(11),
	datad => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	combout => \mm_interconnect_0|rsp_xbar_mux|src_payload~1_combout\);

-- Location: LCCOMB_X21_Y13_N18
\nios|F_iw[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_iw[11]~11_combout\ = ((\mm_interconnect_0|rsp_xbar_mux|src_payload~1_combout\) # ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result11w~1_combout\))) # 
-- (!\nios|D_iw[29]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw[29]~1_combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result11w~1_combout\,
	datad => \mm_interconnect_0|rsp_xbar_mux|src_payload~1_combout\,
	combout => \nios|F_iw[11]~11_combout\);

-- Location: FF_X21_Y13_N19
\nios|D_iw[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|F_iw[11]~11_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|D_iw\(11));

-- Location: LCCOMB_X18_Y14_N10
\nios|D_ctrl_exception~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_ctrl_exception~12_combout\ = (\nios|D_iw\(13) & (((\nios|D_iw\(11) & !\nios|D_iw\(14))) # (!\nios|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(11),
	datab => \nios|D_iw\(14),
	datac => \nios|D_iw\(12),
	datad => \nios|D_iw\(13),
	combout => \nios|D_ctrl_exception~12_combout\);

-- Location: LCCOMB_X18_Y14_N8
\nios|D_ctrl_exception\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_ctrl_exception~combout\ = (((\nios|D_ctrl_exception~12_combout\ & \nios|D_ctrl_exception~11_combout\)) # (!\nios|D_ctrl_exception~10_combout\)) # (!\nios|D_ctrl_exception~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_ctrl_exception~12_combout\,
	datab => \nios|D_ctrl_exception~8_combout\,
	datac => \nios|D_ctrl_exception~11_combout\,
	datad => \nios|D_ctrl_exception~10_combout\,
	combout => \nios|D_ctrl_exception~combout\);

-- Location: FF_X18_Y14_N9
\nios|R_ctrl_exception\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|D_ctrl_exception~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|R_ctrl_exception~q\);

-- Location: LCCOMB_X22_Y7_N18
\nios|W_status_reg_pie_inst_nxt~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_status_reg_pie_inst_nxt~4_combout\ = (!\nios|R_ctrl_exception~q\ & !\nios|R_ctrl_break~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_ctrl_exception~q\,
	datad => \nios|R_ctrl_break~q\,
	combout => \nios|W_status_reg_pie_inst_nxt~4_combout\);

-- Location: LCCOMB_X19_Y11_N12
\nios|F_pc_no_crst_nxt[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_pc_no_crst_nxt[3]~4_combout\ = ((\nios|F_pc_sel_nxt.10~0_combout\ & ((\nios|E_arith_result[5]~1_combout\))) # (!\nios|F_pc_sel_nxt.10~0_combout\ & (\nios|F_pc_plus_one[3]~6_combout\))) # (!\nios|W_status_reg_pie_inst_nxt~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_status_reg_pie_inst_nxt~4_combout\,
	datab => \nios|F_pc_sel_nxt.10~0_combout\,
	datac => \nios|F_pc_plus_one[3]~6_combout\,
	datad => \nios|E_arith_result[5]~1_combout\,
	combout => \nios|F_pc_no_crst_nxt[3]~4_combout\);

-- Location: FF_X19_Y11_N13
\nios|F_pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|F_pc_no_crst_nxt[3]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|F_pc\(3));

-- Location: LCCOMB_X26_Y14_N6
\mm_interconnect_0|cmd_xbar_mux|src_data[41]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_data\(41) = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & ((\nios|F_pc\(3)) # ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios|W_alu_result\(5))))) # (!\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & 
-- (((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios|W_alu_result\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datab => \nios|F_pc\(3),
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios|W_alu_result\(5),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_data\(41));

-- Location: FF_X26_Y14_N7
\nios|the_Nios_Nios_nios2_oci|address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_data\(41),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|address\(3));

-- Location: LCCOMB_X26_Y14_N4
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal0~1_combout\ = (!\nios|the_Nios_Nios_nios2_oci|address\(3) & (!\nios|the_Nios_Nios_nios2_oci|address\(1) & (!\nios|the_Nios_Nios_nios2_oci|address\(2) & 
-- !\nios|the_Nios_Nios_nios2_oci|address\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|address\(3),
	datab => \nios|the_Nios_Nios_nios2_oci|address\(1),
	datac => \nios|the_Nios_Nios_nios2_oci|address\(2),
	datad => \nios|the_Nios_Nios_nios2_oci|address\(4),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal0~1_combout\);

-- Location: LCCOMB_X22_Y16_N4
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|take_action_oci_intr_mask_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal0~0_combout\ & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal0~1_combout\ & (\nios|the_Nios_Nios_nios2_oci|address\(0) & \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_en~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal0~0_combout\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal0~1_combout\,
	datac => \nios|the_Nios_Nios_nios2_oci|address\(0),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_en~0_combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\);

-- Location: FF_X22_Y16_N3
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable[31]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(31));

-- Location: LCCOMB_X25_Y16_N14
\nios|the_Nios_Nios_nios2_oci|readdata~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|readdata~5_combout\ = (\nios|the_Nios_Nios_nios2_oci|address\(8) & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(31) & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0_combout\)))) # (!\nios|the_Nios_Nios_nios2_oci|address\(8) & 
-- (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(31),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8),
	datac => \nios|the_Nios_Nios_nios2_oci|address\(8),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0_combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|readdata~5_combout\);

-- Location: FF_X25_Y16_N15
\nios|the_Nios_Nios_nios2_oci|readdata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|readdata~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|readdata\(8));

-- Location: FF_X24_Y9_N3
\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|the_Nios_Nios_nios2_oci|readdata\(8),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X24_Y9_N12
\nios|F_iw[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_iw[8]~14_combout\ = (\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & (\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(8) & 
-- \mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datab => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(8),
	datac => \mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \nios|F_iw[8]~14_combout\);

-- Location: LCCOMB_X24_Y9_N16
\nios|F_iw[8]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_iw[8]~15_combout\ = (\nios|D_iw[29]~1_combout\ & ((\nios|F_iw[8]~14_combout\) # ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result8w~1_combout\ & \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|F_iw[8]~14_combout\,
	datab => \nios|D_iw[29]~1_combout\,
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result8w~1_combout\,
	datad => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \nios|F_iw[8]~15_combout\);

-- Location: FF_X24_Y9_N17
\nios|D_iw[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|F_iw[8]~15_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|D_iw\(8));

-- Location: LCCOMB_X23_Y12_N10
\nios|R_src2_lo[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|R_src2_lo[2]~3_combout\ = (!\nios|R_src2_lo~0_combout\ & ((\nios|R_src2_use_imm~q\ & (\nios|D_iw\(8))) # (!\nios|R_src2_use_imm~q\ & ((\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(8),
	datab => \nios|R_src2_use_imm~q\,
	datac => \nios|R_src2_lo~0_combout\,
	datad => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	combout => \nios|R_src2_lo[2]~3_combout\);

-- Location: FF_X23_Y12_N11
\nios|E_src2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|R_src2_lo[2]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_src2\(2));

-- Location: LCCOMB_X21_Y12_N10
\nios|E_logic_result[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_logic_result[2]~14_combout\ = (\nios|E_src2\(2) & (\nios|R_logic_op\(1) $ (((\nios|E_src1\(2) & \nios|R_logic_op\(0)))))) # (!\nios|E_src2\(2) & ((\nios|E_src1\(2) & ((\nios|R_logic_op\(1)))) # (!\nios|E_src1\(2) & (!\nios|R_logic_op\(0) & 
-- !\nios|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_src2\(2),
	datab => \nios|E_src1\(2),
	datac => \nios|R_logic_op\(0),
	datad => \nios|R_logic_op\(1),
	combout => \nios|E_logic_result[2]~14_combout\);

-- Location: LCCOMB_X21_Y8_N2
\nios|W_alu_result[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_alu_result[2]~14_combout\ = (\nios|R_ctrl_logic~q\ & (\nios|E_logic_result[2]~14_combout\)) # (!\nios|R_ctrl_logic~q\ & ((\nios|F_pc[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_ctrl_logic~q\,
	datab => \nios|E_logic_result[2]~14_combout\,
	datad => \nios|F_pc[0]~3_combout\,
	combout => \nios|W_alu_result[2]~14_combout\);

-- Location: FF_X21_Y8_N3
\nios|W_alu_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|W_alu_result[2]~14_combout\,
	asdata => \nios|E_shift_rot_result\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios|W_alu_result[6]~17_combout\,
	sload => \nios|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|W_alu_result\(2));

-- Location: LCCOMB_X23_Y13_N0
\mm_interconnect_0|cmd_xbar_mux|src_data[38]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_data\(38) = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & ((\nios|F_pc\(0)) # ((\nios|W_alu_result\(2) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))))) # (!\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & 
-- (\nios|W_alu_result\(2) & ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datab => \nios|W_alu_result\(2),
	datac => \nios|F_pc\(0),
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_data\(38));

-- Location: FF_X23_Y13_N1
\nios|the_Nios_Nios_nios2_oci|address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_data\(38),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|address\(0));

-- Location: LCCOMB_X22_Y16_N6
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal0~2_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal0~0_combout\ & (!\nios|the_Nios_Nios_nios2_oci|address\(0) & 
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal0~0_combout\,
	datac => \nios|the_Nios_Nios_nios2_oci|address\(0),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal0~1_combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal0~2_combout\);

-- Location: LCCOMB_X22_Y16_N26
\nios|the_Nios_Nios_nios2_oci|readdata~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|readdata~14_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal0~2_combout\ & (((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|monitor_ready~q\)))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal0~2_combout\ & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0_combout\ & (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal0~2_combout\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal1~0_combout\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_ienable\(1),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|monitor_ready~q\,
	combout => \nios|the_Nios_Nios_nios2_oci|readdata~14_combout\);

-- Location: LCCOMB_X22_Y16_N18
\nios|the_Nios_Nios_nios2_oci|readdata[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|readdata[1]~feeder_combout\ = \nios|the_Nios_Nios_nios2_oci|readdata~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|readdata~14_combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|readdata[1]~feeder_combout\);

-- Location: FF_X22_Y16_N19
\nios|the_Nios_Nios_nios2_oci|readdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|readdata[1]~feeder_combout\,
	asdata => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|Nios_Nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1),
	sload => \nios|the_Nios_Nios_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|readdata\(1));

-- Location: FF_X16_Y9_N21
\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|the_Nios_Nios_nios2_oci|readdata\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X16_Y9_N30
\mm_interconnect_0|rsp_xbar_mux|src_payload~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux|src_payload~2_combout\ = (\mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(1) & 
-- \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(1),
	datad => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	combout => \mm_interconnect_0|rsp_xbar_mux|src_payload~2_combout\);

-- Location: LCCOMB_X16_Y9_N6
\nios|F_iw[1]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_iw[1]~30_combout\ = (\mm_interconnect_0|rsp_xbar_mux|src_payload~2_combout\) # (((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result1w~1_combout\)) # 
-- (!\nios|D_iw[29]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux|src_payload~2_combout\,
	datab => \nios|D_iw[29]~1_combout\,
	datac => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result1w~1_combout\,
	combout => \nios|F_iw[1]~30_combout\);

-- Location: FF_X16_Y9_N7
\nios|D_iw[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|F_iw[1]~30_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|D_iw\(1));

-- Location: LCCOMB_X17_Y12_N12
\nios|D_ctrl_ld~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_ctrl_ld~4_combout\ = (\nios|D_iw\(1) & (\nios|D_iw\(0) & ((\nios|D_iw\(2)) # (!\nios|D_iw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(2),
	datab => \nios|D_iw\(4),
	datac => \nios|D_iw\(1),
	datad => \nios|D_iw\(0),
	combout => \nios|D_ctrl_ld~4_combout\);

-- Location: FF_X17_Y12_N13
\nios|R_ctrl_ld\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|D_ctrl_ld~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|R_ctrl_ld~q\);

-- Location: LCCOMB_X17_Y11_N4
\nios|d_read_nxt~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|d_read_nxt~2_combout\ = (\nios|R_ctrl_ld~q\ & ((\nios|E_new_inst~q\) # ((\nios|d_read~q\ & !\nios|av_ld_getting_data~8_combout\)))) # (!\nios|R_ctrl_ld~q\ & (((\nios|d_read~q\ & !\nios|av_ld_getting_data~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_ctrl_ld~q\,
	datab => \nios|E_new_inst~q\,
	datac => \nios|d_read~q\,
	datad => \nios|av_ld_getting_data~8_combout\,
	combout => \nios|d_read_nxt~2_combout\);

-- Location: FF_X17_Y11_N5
\nios|d_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|d_read_nxt~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|d_read~q\);

-- Location: LCCOMB_X16_Y11_N12
\mm_interconnect_0|nios_data_master_translator|uav_read~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios_data_master_translator|uav_read~0_combout\ = (\nios|d_read~q\ & !\mm_interconnect_0|nios_data_master_translator|read_accepted~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|d_read~q\,
	datac => \mm_interconnect_0|nios_data_master_translator|read_accepted~q\,
	combout => \mm_interconnect_0|nios_data_master_translator|uav_read~0_combout\);

-- Location: LCCOMB_X22_Y14_N8
\mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent|local_read~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\ = (\mm_interconnect_0|nios_data_master_translator|uav_read~0_combout\ & ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1)) # 
-- ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & \mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\)))) # (!\mm_interconnect_0|nios_data_master_translator|uav_read~0_combout\ & (((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & 
-- \mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_data_master_translator|uav_read~0_combout\,
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datad => \mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\,
	combout => \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\);

-- Location: LCCOMB_X26_Y10_N6
\mm_interconnect_0|addr_router_001|src_channel[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|src_channel[1]~5_combout\ = (\nios|W_alu_result\(5) & (((!\nios|W_alu_result\(3) & \nios|W_alu_result\(4))))) # (!\nios|W_alu_result\(5) & (\mm_interconnect_0|addr_router_001|always1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|addr_router_001|always1~4_combout\,
	datab => \nios|W_alu_result\(3),
	datac => \nios|W_alu_result\(4),
	datad => \nios|W_alu_result\(5),
	combout => \mm_interconnect_0|addr_router_001|src_channel[1]~5_combout\);

-- Location: LCCOMB_X26_Y10_N8
\mm_interconnect_0|addr_router_001|src_channel[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|src_channel[1]~6_combout\ = (\mm_interconnect_0|addr_router_001|always1~3_combout\) # ((\mm_interconnect_0|addr_router_001|Equal2~2_combout\ & (\mm_interconnect_0|addr_router_001|Equal9~0_combout\ & 
-- \mm_interconnect_0|addr_router_001|src_channel[1]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|addr_router_001|Equal2~2_combout\,
	datab => \mm_interconnect_0|addr_router_001|Equal9~0_combout\,
	datac => \mm_interconnect_0|addr_router_001|always1~3_combout\,
	datad => \mm_interconnect_0|addr_router_001|src_channel[1]~5_combout\,
	combout => \mm_interconnect_0|addr_router_001|src_channel[1]~6_combout\);

-- Location: LCCOMB_X26_Y10_N28
\mm_interconnect_0|addr_router_001|src_channel[1]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|src_channel[1]~13_combout\ = (\nios|W_alu_result\(5) & ((\nios|W_alu_result\(6)))) # (!\nios|W_alu_result\(5) & ((\nios|W_alu_result\(4)) # (!\nios|W_alu_result\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|W_alu_result\(5),
	datac => \nios|W_alu_result\(4),
	datad => \nios|W_alu_result\(6),
	combout => \mm_interconnect_0|addr_router_001|src_channel[1]~13_combout\);

-- Location: LCCOMB_X26_Y10_N12
\mm_interconnect_0|addr_router_001|src_channel[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|src_channel[1]~4_combout\ = (\mm_interconnect_0|addr_router_001|Equal2~1_combout\ & ((\mm_interconnect_0|addr_router_001|src_channel[1]~13_combout\) # ((!\nios|W_alu_result\(5) & 
-- \mm_interconnect_0|addr_router_001|always1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_alu_result\(5),
	datab => \mm_interconnect_0|addr_router_001|Equal2~1_combout\,
	datac => \mm_interconnect_0|addr_router_001|always1~6_combout\,
	datad => \mm_interconnect_0|addr_router_001|src_channel[1]~13_combout\,
	combout => \mm_interconnect_0|addr_router_001|src_channel[1]~4_combout\);

-- Location: LCCOMB_X26_Y10_N10
\mm_interconnect_0|addr_router_001|src_channel[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|src_channel[1]~7_combout\ = (\mm_interconnect_0|addr_router_001|Equal11~1_combout\) # ((\mm_interconnect_0|addr_router_001|Equal9~2_combout\) # ((\mm_interconnect_0|addr_router_001|src_channel[1]~6_combout\) # 
-- (\mm_interconnect_0|addr_router_001|src_channel[1]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|addr_router_001|Equal11~1_combout\,
	datab => \mm_interconnect_0|addr_router_001|Equal9~2_combout\,
	datac => \mm_interconnect_0|addr_router_001|src_channel[1]~6_combout\,
	datad => \mm_interconnect_0|addr_router_001|src_channel[1]~4_combout\,
	combout => \mm_interconnect_0|addr_router_001|src_channel[1]~7_combout\);

-- Location: LCCOMB_X22_Y14_N12
\mm_interconnect_0|cmd_xbar_mux_001|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|WideOr1~0_combout\ = (\mm_interconnect_0|addr_router_001|Equal1~1_combout\ & (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & ((\mm_interconnect_0|nios_data_master_translator|uav_read~0_combout\) # 
-- (\mm_interconnect_0|nios_data_master_translator|uav_write~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_data_master_translator|uav_read~0_combout\,
	datab => \mm_interconnect_0|addr_router_001|Equal1~1_combout\,
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \mm_interconnect_0|nios_data_master_translator|uav_write~0_combout\,
	combout => \mm_interconnect_0|cmd_xbar_mux_001|WideOr1~0_combout\);

-- Location: LCCOMB_X22_Y14_N22
\mm_interconnect_0|cmd_xbar_mux_001|WideOr1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & ((\mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\) # ((!\mm_interconnect_0|addr_router_001|src_channel[1]~7_combout\ & 
-- \mm_interconnect_0|cmd_xbar_mux_001|WideOr1~0_combout\)))) # (!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & (((!\mm_interconnect_0|addr_router_001|src_channel[1]~7_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|WideOr1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datab => \mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\,
	datac => \mm_interconnect_0|addr_router_001|src_channel[1]~7_combout\,
	datad => \mm_interconnect_0|cmd_xbar_mux_001|WideOr1~0_combout\,
	combout => \mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\);

-- Location: LCCOMB_X19_Y14_N8
\mm_interconnect_0|memory_s1_translator|read_latency_shift_reg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|memory_s1_translator|read_latency_shift_reg~2_combout\ = (\mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\ & 
-- (\mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\ & (\mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\ & !\mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\,
	datab => \mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	datac => \mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\,
	datad => \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|memory_s1_translator|read_latency_shift_reg~2_combout\);

-- Location: FF_X19_Y14_N9
\mm_interconnect_0|memory_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|memory_s1_translator|read_latency_shift_reg~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|memory_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X24_Y8_N8
\mm_interconnect_0|rsp_xbar_demux_001|src0_valid\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ = (\mm_interconnect_0|memory_s1_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|memory_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	combout => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\);

-- Location: LCCOMB_X19_Y14_N18
\mm_interconnect_0|nios_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ = (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- (!\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\ & ((!\mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\) # 
-- (!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & 
-- (!\mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \mm_interconnect_0|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\,
	datad => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\,
	combout => \mm_interconnect_0|nios_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\);

-- Location: LCCOMB_X22_Y8_N26
\nios|i_read_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|i_read_nxt~0_combout\ = (!\nios|W_valid~q\ & ((\mm_interconnect_0|nios_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\) # (\nios|i_read~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\,
	datab => \nios|W_valid~q\,
	datac => \nios|i_read~q\,
	combout => \nios|i_read_nxt~0_combout\);

-- Location: FF_X22_Y8_N27
\nios|i_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|i_read_nxt~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|i_read~q\);

-- Location: LCCOMB_X22_Y8_N20
\nios|F_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_valid~0_combout\ = (!\nios|i_read~q\ & \mm_interconnect_0|nios_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|i_read~q\,
	datac => \mm_interconnect_0|nios_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\,
	combout => \nios|F_valid~0_combout\);

-- Location: FF_X22_Y8_N21
\nios|D_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|F_valid~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|D_valid~q\);

-- Location: FF_X17_Y12_N21
\nios|R_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|D_valid~q\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|R_valid~q\);

-- Location: LCCOMB_X17_Y11_N28
\nios|d_write_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|d_write_nxt~0_combout\ = (\nios|R_ctrl_st~q\ & \nios|E_new_inst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_ctrl_st~q\,
	datad => \nios|E_new_inst~q\,
	combout => \nios|d_write_nxt~0_combout\);

-- Location: FF_X17_Y11_N23
\nios|av_ld_waiting_for_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|av_ld_waiting_for_data_nxt~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|av_ld_waiting_for_data~q\);

-- Location: LCCOMB_X17_Y11_N2
\nios|E_ld_stall~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_ld_stall~0_combout\ = (\nios|R_ctrl_ld~q\ & \nios|E_new_inst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|R_ctrl_ld~q\,
	datad => \nios|E_new_inst~q\,
	combout => \nios|E_ld_stall~0_combout\);

-- Location: LCCOMB_X17_Y11_N22
\nios|av_ld_waiting_for_data_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|av_ld_waiting_for_data_nxt~0_combout\ = (\nios|av_ld_waiting_for_data~q\ & (((!\nios|av_ld_getting_data~8_combout\)) # (!\nios|d_read~q\))) # (!\nios|av_ld_waiting_for_data~q\ & (((\nios|E_ld_stall~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|d_read~q\,
	datab => \nios|av_ld_getting_data~8_combout\,
	datac => \nios|av_ld_waiting_for_data~q\,
	datad => \nios|E_ld_stall~0_combout\,
	combout => \nios|av_ld_waiting_for_data_nxt~0_combout\);

-- Location: LCCOMB_X17_Y11_N10
\nios|E_stall~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_stall~0_combout\ = (\nios|R_ctrl_ld~q\ & ((\nios|av_ld_waiting_for_data_nxt~0_combout\) # ((\nios|av_ld_aligning_data_nxt~2_combout\ & !\nios|D_iw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|av_ld_aligning_data_nxt~2_combout\,
	datab => \nios|D_iw\(4),
	datac => \nios|av_ld_waiting_for_data_nxt~0_combout\,
	datad => \nios|R_ctrl_ld~q\,
	combout => \nios|E_stall~0_combout\);

-- Location: LCCOMB_X23_Y11_N8
\nios|E_shift_rot_cnt[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_shift_rot_cnt[0]~5_combout\ = \nios|E_shift_rot_cnt\(0) $ (VCC)
-- \nios|E_shift_rot_cnt[0]~6\ = CARRY(\nios|E_shift_rot_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|E_shift_rot_cnt\(0),
	datad => VCC,
	combout => \nios|E_shift_rot_cnt[0]~5_combout\,
	cout => \nios|E_shift_rot_cnt[0]~6\);

-- Location: FF_X23_Y11_N9
\nios|E_shift_rot_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_shift_rot_cnt[0]~5_combout\,
	asdata => \nios|E_src2\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_shift_rot_cnt\(0));

-- Location: LCCOMB_X23_Y11_N10
\nios|E_shift_rot_cnt[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_shift_rot_cnt[1]~7_combout\ = (\nios|E_shift_rot_cnt\(1) & (\nios|E_shift_rot_cnt[0]~6\ & VCC)) # (!\nios|E_shift_rot_cnt\(1) & (!\nios|E_shift_rot_cnt[0]~6\))
-- \nios|E_shift_rot_cnt[1]~8\ = CARRY((!\nios|E_shift_rot_cnt\(1) & !\nios|E_shift_rot_cnt[0]~6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_shift_rot_cnt\(1),
	datad => VCC,
	cin => \nios|E_shift_rot_cnt[0]~6\,
	combout => \nios|E_shift_rot_cnt[1]~7_combout\,
	cout => \nios|E_shift_rot_cnt[1]~8\);

-- Location: FF_X23_Y11_N11
\nios|E_shift_rot_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_shift_rot_cnt[1]~7_combout\,
	asdata => \nios|E_src2\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_shift_rot_cnt\(1));

-- Location: LCCOMB_X23_Y11_N12
\nios|E_shift_rot_cnt[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_shift_rot_cnt[2]~9_combout\ = (\nios|E_shift_rot_cnt\(2) & ((GND) # (!\nios|E_shift_rot_cnt[1]~8\))) # (!\nios|E_shift_rot_cnt\(2) & (\nios|E_shift_rot_cnt[1]~8\ $ (GND)))
-- \nios|E_shift_rot_cnt[2]~10\ = CARRY((\nios|E_shift_rot_cnt\(2)) # (!\nios|E_shift_rot_cnt[1]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_shift_rot_cnt\(2),
	datad => VCC,
	cin => \nios|E_shift_rot_cnt[1]~8\,
	combout => \nios|E_shift_rot_cnt[2]~9_combout\,
	cout => \nios|E_shift_rot_cnt[2]~10\);

-- Location: FF_X23_Y11_N13
\nios|E_shift_rot_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_shift_rot_cnt[2]~9_combout\,
	asdata => \nios|E_src2\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_shift_rot_cnt\(2));

-- Location: LCCOMB_X18_Y11_N24
\nios|E_shift_rot_done~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_shift_rot_done~0_combout\ = (!\nios|E_shift_rot_cnt\(2) & (!\nios|E_shift_rot_cnt\(1) & (!\nios|E_new_inst~q\ & !\nios|E_shift_rot_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_shift_rot_cnt\(2),
	datab => \nios|E_shift_rot_cnt\(1),
	datac => \nios|E_new_inst~q\,
	datad => \nios|E_shift_rot_cnt\(0),
	combout => \nios|E_shift_rot_done~0_combout\);

-- Location: LCCOMB_X23_Y11_N14
\nios|E_shift_rot_cnt[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_shift_rot_cnt[3]~11_combout\ = (\nios|E_shift_rot_cnt\(3) & (\nios|E_shift_rot_cnt[2]~10\ & VCC)) # (!\nios|E_shift_rot_cnt\(3) & (!\nios|E_shift_rot_cnt[2]~10\))
-- \nios|E_shift_rot_cnt[3]~12\ = CARRY((!\nios|E_shift_rot_cnt\(3) & !\nios|E_shift_rot_cnt[2]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios|E_shift_rot_cnt\(3),
	datad => VCC,
	cin => \nios|E_shift_rot_cnt[2]~10\,
	combout => \nios|E_shift_rot_cnt[3]~11_combout\,
	cout => \nios|E_shift_rot_cnt[3]~12\);

-- Location: FF_X23_Y11_N15
\nios|E_shift_rot_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_shift_rot_cnt[3]~11_combout\,
	asdata => \nios|E_src2\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_shift_rot_cnt\(3));

-- Location: LCCOMB_X23_Y11_N16
\nios|E_shift_rot_cnt[4]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_shift_rot_cnt[4]~13_combout\ = \nios|E_shift_rot_cnt[3]~12\ $ (\nios|E_shift_rot_cnt\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \nios|E_shift_rot_cnt\(4),
	cin => \nios|E_shift_rot_cnt[3]~12\,
	combout => \nios|E_shift_rot_cnt[4]~13_combout\);

-- Location: FF_X23_Y11_N17
\nios|E_shift_rot_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_shift_rot_cnt[4]~13_combout\,
	asdata => \nios|E_src2\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_shift_rot_cnt\(4));

-- Location: LCCOMB_X23_Y11_N18
\nios|E_stall~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_stall~1_combout\ = (\nios|R_ctrl_shift_rot~q\ & (((\nios|E_shift_rot_cnt\(3)) # (\nios|E_shift_rot_cnt\(4))) # (!\nios|E_shift_rot_done~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_ctrl_shift_rot~q\,
	datab => \nios|E_shift_rot_done~0_combout\,
	datac => \nios|E_shift_rot_cnt\(3),
	datad => \nios|E_shift_rot_cnt\(4),
	combout => \nios|E_stall~1_combout\);

-- Location: LCCOMB_X23_Y11_N4
\nios|E_stall~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_stall~2_combout\ = (\nios|E_stall~1_combout\) # ((\nios|R_ctrl_custom~q\ & ((\nios_custom_instruction_master_multi_xconnect|LessThan1~1_combout\) # (!\lcd_0|done~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_ctrl_custom~q\,
	datab => \nios_custom_instruction_master_multi_xconnect|LessThan1~1_combout\,
	datac => \lcd_0|done~q\,
	datad => \nios|E_stall~1_combout\,
	combout => \nios|E_stall~2_combout\);

-- Location: LCCOMB_X17_Y11_N20
\nios|E_stall~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_stall~3_combout\ = (\nios|E_ld_stall~0_combout\) # ((\nios|E_valid~q\ & ((\nios|E_stall~0_combout\) # (\nios|E_stall~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_stall~0_combout\,
	datab => \nios|E_stall~2_combout\,
	datac => \nios|E_valid~q\,
	datad => \nios|E_ld_stall~0_combout\,
	combout => \nios|E_stall~3_combout\);

-- Location: LCCOMB_X26_Y11_N18
\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~6_combout\ = (\mm_interconnect_0|led4_s1_translator|read_latency_shift_reg~2_combout\) # ((\mm_interconnect_0|led5_s1_translator|read_latency_shift_reg~0_combout\ & 
-- (\mm_interconnect_0|addr_router_001|Equal6~1_combout\ & \mm_interconnect_0|led5_s1_translator|wait_latency_counter[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|led5_s1_translator|read_latency_shift_reg~0_combout\,
	datab => \mm_interconnect_0|led4_s1_translator|read_latency_shift_reg~2_combout\,
	datac => \mm_interconnect_0|addr_router_001|Equal6~1_combout\,
	datad => \mm_interconnect_0|led5_s1_translator|wait_latency_counter[1]~0_combout\,
	combout => \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~6_combout\);

-- Location: LCCOMB_X17_Y15_N8
\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~3_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & (!\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- !\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|waitrequest~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|waitrequest~q\,
	combout => \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~3_combout\);

-- Location: LCCOMB_X22_Y14_N30
\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~4_combout\ = (\mm_interconnect_0|addr_router_001|Equal1~1_combout\ & (((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~2_combout\)))) # 
-- (!\mm_interconnect_0|addr_router_001|Equal1~1_combout\ & (\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~3_combout\,
	datab => \mm_interconnect_0|addr_router_001|Equal1~1_combout\,
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~2_combout\,
	combout => \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~4_combout\);

-- Location: LCCOMB_X28_Y13_N4
\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~5_combout\ = (\mm_interconnect_0|led1_s1_translator|read_latency_shift_reg~2_combout\) # ((\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~4_combout\ & 
-- !\mm_interconnect_0|addr_router_001|src_channel[1]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~4_combout\,
	datac => \mm_interconnect_0|addr_router_001|src_channel[1]~7_combout\,
	datad => \mm_interconnect_0|led1_s1_translator|read_latency_shift_reg~2_combout\,
	combout => \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~5_combout\);

-- Location: LCCOMB_X25_Y13_N28
\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~7_combout\ = (\mm_interconnect_0|led2_s1_translator|read_latency_shift_reg~3_combout\) # ((\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~6_combout\) # 
-- ((\mm_interconnect_0|led3_s1_translator|read_latency_shift_reg~2_combout\) # (\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|led2_s1_translator|read_latency_shift_reg~3_combout\,
	datab => \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~6_combout\,
	datac => \mm_interconnect_0|led3_s1_translator|read_latency_shift_reg~2_combout\,
	datad => \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~5_combout\,
	combout => \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~7_combout\);

-- Location: LCCOMB_X25_Y13_N18
\mm_interconnect_0|nios_data_master_translator|end_begintransfer~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios_data_master_translator|end_begintransfer~0_combout\ = (!\mm_interconnect_0|nios_data_master_translator|write_accepted~0_combout\ & ((\mm_interconnect_0|nios_data_master_translator|uav_read~0_combout\) # 
-- ((\mm_interconnect_0|nios_data_master_translator|end_begintransfer~q\) # (\mm_interconnect_0|nios_data_master_translator|uav_write~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_data_master_translator|write_accepted~0_combout\,
	datab => \mm_interconnect_0|nios_data_master_translator|uav_read~0_combout\,
	datac => \mm_interconnect_0|nios_data_master_translator|end_begintransfer~q\,
	datad => \mm_interconnect_0|nios_data_master_translator|uav_write~0_combout\,
	combout => \mm_interconnect_0|nios_data_master_translator|end_begintransfer~0_combout\);

-- Location: FF_X25_Y13_N19
\mm_interconnect_0|nios_data_master_translator|end_begintransfer\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|nios_data_master_translator|end_begintransfer~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios_data_master_translator|end_begintransfer~q\);

-- Location: LCCOMB_X25_Y13_N30
\mm_interconnect_0|nios_data_master_translator|av_waitrequest~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios_data_master_translator|av_waitrequest~0_combout\ = (\mm_interconnect_0|nios_data_master_translator|end_begintransfer~q\ & ((\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~7_combout\) # 
-- (\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~7_combout\,
	datac => \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~1_combout\,
	datad => \mm_interconnect_0|nios_data_master_translator|end_begintransfer~q\,
	combout => \mm_interconnect_0|nios_data_master_translator|av_waitrequest~0_combout\);

-- Location: LCCOMB_X25_Y13_N24
\mm_interconnect_0|nios_data_master_translator|av_waitrequest~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios_data_master_translator|av_waitrequest~1_combout\ = (\mm_interconnect_0|nios_data_master_translator|write_accepted~q\) # ((\mm_interconnect_0|nios_data_master_translator|av_waitrequest~0_combout\ & 
-- \mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_data_master_translator|av_waitrequest~0_combout\,
	datab => \mm_interconnect_0|nios_data_master_translator|write_accepted~q\,
	datac => \mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	combout => \mm_interconnect_0|nios_data_master_translator|av_waitrequest~1_combout\);

-- Location: LCCOMB_X17_Y11_N24
\mm_interconnect_0|nios_data_master_translator|av_waitrequest~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios_data_master_translator|av_waitrequest~2_combout\ = (\nios|d_read~q\ & (((!\nios|av_ld_getting_data~8_combout\)))) # (!\nios|d_read~q\ & (((!\nios|d_write~q\)) # 
-- (!\mm_interconnect_0|nios_data_master_translator|av_waitrequest~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_data_master_translator|av_waitrequest~1_combout\,
	datab => \nios|d_write~q\,
	datac => \nios|d_read~q\,
	datad => \nios|av_ld_getting_data~8_combout\,
	combout => \mm_interconnect_0|nios_data_master_translator|av_waitrequest~2_combout\);

-- Location: LCCOMB_X17_Y11_N14
\nios|E_stall~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_stall~4_combout\ = (\nios|d_write_nxt~0_combout\) # ((\nios|E_stall~3_combout\) # ((\nios|d_write~q\ & \mm_interconnect_0|nios_data_master_translator|av_waitrequest~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|d_write_nxt~0_combout\,
	datab => \nios|E_stall~3_combout\,
	datac => \nios|d_write~q\,
	datad => \mm_interconnect_0|nios_data_master_translator|av_waitrequest~2_combout\,
	combout => \nios|E_stall~4_combout\);

-- Location: LCCOMB_X19_Y11_N6
\nios|E_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_valid~0_combout\ = (\nios|R_valid~q\) # (\nios|E_stall~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|R_valid~q\,
	datad => \nios|E_stall~4_combout\,
	combout => \nios|E_valid~0_combout\);

-- Location: FF_X19_Y11_N7
\nios|E_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_valid~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_valid~q\);

-- Location: LCCOMB_X19_Y11_N10
\nios|W_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_valid~0_combout\ = (\nios|E_valid~q\ & !\nios|E_stall~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_valid~q\,
	datad => \nios|E_stall~4_combout\,
	combout => \nios|W_valid~0_combout\);

-- Location: FF_X19_Y11_N11
\nios|W_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|W_valid~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|W_valid~q\);

-- Location: LCCOMB_X23_Y17_N2
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|break_on_reset~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|break_on_reset~0_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(19)) # 
-- ((!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(18) & \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|break_on_reset~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(18),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|break_on_reset~q\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(19),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|break_on_reset~0_combout\);

-- Location: FF_X23_Y17_N3
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|break_on_reset\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|break_on_reset~0_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|break_on_reset~q\);

-- Location: LCCOMB_X23_Y17_N24
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|jtag_break~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|jtag_break~0_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0) & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|break_on_reset~q\))) # (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0) & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|jtag_break~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|jtag_break~q\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|break_on_reset~q\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|jtag_break~0_combout\);

-- Location: LCCOMB_X23_Y18_N26
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|jtag_break~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|jtag_break~1_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(21)) # 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|jtag_break~q\ & !\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|jtag_break~q\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(20),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(21),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|jtag_break~1_combout\);

-- Location: FF_X23_Y17_N25
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|jtag_break\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|jtag_break~0_combout\,
	asdata => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|jtag_break~1_combout\,
	sload => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|jtag_break~q\);

-- Location: LCCOMB_X21_Y14_N8
\nios|wait_for_one_post_bret_inst~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|wait_for_one_post_bret_inst~0_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_single_step_mode~q\ & ((\nios|hbreak_enabled~q\) # ((!\nios|F_valid~0_combout\ & \nios|wait_for_one_post_bret_inst~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|hbreak_enabled~q\,
	datab => \nios|F_valid~0_combout\,
	datac => \nios|wait_for_one_post_bret_inst~q\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|oci_single_step_mode~q\,
	combout => \nios|wait_for_one_post_bret_inst~0_combout\);

-- Location: FF_X21_Y14_N9
\nios|wait_for_one_post_bret_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|wait_for_one_post_bret_inst~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|wait_for_one_post_bret_inst~q\);

-- Location: LCCOMB_X21_Y14_N2
\nios|hbreak_pending_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|hbreak_pending_nxt~0_combout\ = (!\nios|hbreak_enabled~q\ & ((\nios|hbreak_pending~q\) # (!\nios|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|hbreak_enabled~q\,
	datab => \nios|hbreak_req~0_combout\,
	datac => \nios|hbreak_pending~q\,
	combout => \nios|hbreak_pending_nxt~0_combout\);

-- Location: FF_X21_Y14_N3
\nios|hbreak_pending\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|hbreak_pending_nxt~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|hbreak_pending~q\);

-- Location: LCCOMB_X21_Y14_N20
\nios|hbreak_req~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|hbreak_req~0_combout\ = (\nios|W_valid~q\ & (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|jtag_break~q\ & ((!\nios|hbreak_pending~q\)))) # (!\nios|W_valid~q\ & ((\nios|wait_for_one_post_bret_inst~q\) # 
-- ((!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|jtag_break~q\ & !\nios|hbreak_pending~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_valid~q\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|jtag_break~q\,
	datac => \nios|wait_for_one_post_bret_inst~q\,
	datad => \nios|hbreak_pending~q\,
	combout => \nios|hbreak_req~0_combout\);

-- Location: LCCOMB_X21_Y14_N30
\nios|D_iw[29]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_iw[29]~1_combout\ = (\nios|D_iw[29]~0_combout\ & ((\nios|hbreak_enabled~q\) # (\nios|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|hbreak_enabled~q\,
	datab => \nios|hbreak_req~0_combout\,
	datac => \nios|D_iw[29]~0_combout\,
	combout => \nios|D_iw[29]~1_combout\);

-- Location: LCCOMB_X18_Y9_N4
\mm_interconnect_0|rsp_xbar_mux|src_payload~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux|src_payload~3_combout\ = (\mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & 
-- \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datad => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(4),
	combout => \mm_interconnect_0|rsp_xbar_mux|src_payload~3_combout\);

-- Location: LCCOMB_X18_Y9_N28
\nios|F_iw[4]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_iw[4]~33_combout\ = ((\mm_interconnect_0|rsp_xbar_mux|src_payload~3_combout\) # ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result4w~1_combout\))) # 
-- (!\nios|D_iw[29]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw[29]~1_combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \mm_interconnect_0|rsp_xbar_mux|src_payload~3_combout\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result4w~1_combout\,
	combout => \nios|F_iw[4]~33_combout\);

-- Location: FF_X18_Y9_N29
\nios|D_iw[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|F_iw[4]~33_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|D_iw\(4));

-- Location: LCCOMB_X17_Y12_N28
\nios|Equal2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Equal2~8_combout\ = (\nios|D_iw\(4) & (\nios|D_iw\(5) & (!\nios|D_iw\(1) & !\nios|D_iw\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(4),
	datab => \nios|D_iw\(5),
	datac => \nios|D_iw\(1),
	datad => \nios|D_iw\(0),
	combout => \nios|Equal2~8_combout\);

-- Location: LCCOMB_X17_Y13_N4
\nios|D_ctrl_logic~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_ctrl_logic~0_combout\ = (\nios|D_iw\(3) & ((\nios|Equal2~5_combout\) # (\nios|Equal2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|Equal2~5_combout\,
	datab => \nios|D_iw\(3),
	datad => \nios|Equal2~2_combout\,
	combout => \nios|D_ctrl_logic~0_combout\);

-- Location: LCCOMB_X17_Y13_N30
\nios|D_ctrl_logic~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_ctrl_logic~1_combout\ = (\nios|D_iw\(2) & ((\nios|Equal2~8_combout\) # ((\nios|D_ctrl_logic~0_combout\) # (\nios|Equal2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|Equal2~8_combout\,
	datab => \nios|D_ctrl_logic~0_combout\,
	datac => \nios|Equal2~6_combout\,
	datad => \nios|D_iw\(2),
	combout => \nios|D_ctrl_logic~1_combout\);

-- Location: LCCOMB_X18_Y12_N30
\nios|D_ctrl_logic~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_ctrl_logic~2_combout\ = (\nios|D_ctrl_logic~1_combout\) # ((!\nios|D_iw\(16) & (!\nios|D_iw\(11) & \nios|D_ctrl_crst~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_ctrl_logic~1_combout\,
	datab => \nios|D_iw\(16),
	datac => \nios|D_iw\(11),
	datad => \nios|D_ctrl_crst~0_combout\,
	combout => \nios|D_ctrl_logic~2_combout\);

-- Location: FF_X18_Y12_N31
\nios|R_ctrl_logic\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|D_ctrl_logic~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|R_ctrl_logic~q\);

-- Location: LCCOMB_X22_Y9_N6
\nios|W_alu_result[14]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_alu_result[14]~20_combout\ = (\nios|R_ctrl_logic~q\ & ((\nios|E_logic_result[14]~4_combout\))) # (!\nios|R_ctrl_logic~q\ & (!\nios|E_alu_sub~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|R_ctrl_logic~q\,
	datac => \nios|E_alu_sub~q\,
	datad => \nios|E_logic_result[14]~4_combout\,
	combout => \nios|W_alu_result[14]~20_combout\);

-- Location: LCCOMB_X22_Y9_N0
\nios|W_alu_result[14]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_alu_result[14]~2_combout\ = (\nios|W_alu_result[14]~20_combout\ & (((\nios|Add2~28_combout\) # (\nios|R_ctrl_logic~q\)))) # (!\nios|W_alu_result[14]~20_combout\ & (\nios|Add1~28_combout\ & ((!\nios|R_ctrl_logic~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_alu_result[14]~20_combout\,
	datab => \nios|Add1~28_combout\,
	datac => \nios|Add2~28_combout\,
	datad => \nios|R_ctrl_logic~q\,
	combout => \nios|W_alu_result[14]~2_combout\);

-- Location: LCCOMB_X22_Y9_N8
\nios|W_alu_result[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|W_alu_result[14]~feeder_combout\ = \nios|W_alu_result[14]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|W_alu_result[14]~2_combout\,
	combout => \nios|W_alu_result[14]~feeder_combout\);

-- Location: FF_X22_Y9_N9
\nios|W_alu_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|W_alu_result[14]~feeder_combout\,
	asdata => \nios|E_shift_rot_result\(14),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios|W_alu_result[6]~17_combout\,
	sload => \nios|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|W_alu_result\(14));

-- Location: LCCOMB_X24_Y12_N12
\mm_interconnect_0|cmd_xbar_mux_001|src_data[50]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) = (\nios|W_alu_result\(14) & ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1)) # ((\nios|F_pc\(12) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0))))) # (!\nios|W_alu_result\(14) & 
-- (((\nios|F_pc\(12) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|W_alu_result\(14),
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \nios|F_pc\(12),
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(50));

-- Location: LCCOMB_X24_Y12_N4
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1369w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1369w[3]~0_combout\ = (!\mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & (!\memory|wren~0_combout\ & 
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(49))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(50),
	datab => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(48),
	datac => \memory|wren~0_combout\,
	datad => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(49),
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1369w[3]~0_combout\);

-- Location: LCCOMB_X19_Y7_N26
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result0w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result0w~0_combout\ = ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a96~portadataout\)) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64~portadataout\)))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a96~portadataout\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64~portadataout\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result0w~0_combout\);

-- Location: LCCOMB_X19_Y7_N24
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1442w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1442w[0]~0_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)) # 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32~portadataout\)) # 
-- (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32~portadataout\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0~portadataout\,
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1442w[0]~0_combout\);

-- Location: LCCOMB_X19_Y7_N4
\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result0w~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result0w~1_combout\ = (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a128~portadataout\)))) # (!\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result0w~0_combout\ & ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1442w[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result0w~0_combout\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a128~portadataout\,
	datac => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1442w[0]~0_combout\,
	combout => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result0w~1_combout\);

-- Location: LCCOMB_X21_Y16_N4
\nios|F_iw[0]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_iw[0]~31_combout\ = (\mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(0) & 
-- \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(0),
	datad => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	combout => \nios|F_iw[0]~31_combout\);

-- Location: LCCOMB_X21_Y14_N10
\nios|F_iw[0]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_iw[0]~32_combout\ = (\nios|D_iw[29]~1_combout\ & ((\nios|F_iw[0]~31_combout\) # ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result0w~1_combout\ & \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result0w~1_combout\,
	datab => \nios|D_iw[29]~1_combout\,
	datac => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \nios|F_iw[0]~31_combout\,
	combout => \nios|F_iw[0]~32_combout\);

-- Location: FF_X21_Y14_N11
\nios|D_iw[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|F_iw[0]~32_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|D_iw\(0));

-- Location: LCCOMB_X18_Y13_N30
\nios|Equal2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Equal2~3_combout\ = (!\nios|D_iw\(0) & (\nios|D_iw\(5) & (\nios|D_iw\(4) & \nios|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(0),
	datab => \nios|D_iw\(5),
	datac => \nios|D_iw\(4),
	datad => \nios|D_iw\(1),
	combout => \nios|Equal2~3_combout\);

-- Location: LCCOMB_X16_Y12_N16
\nios|Equal2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|Equal2~7_combout\ = (!\nios|D_iw\(2) & (\nios|Equal2~3_combout\ & \nios|D_iw\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(2),
	datac => \nios|Equal2~3_combout\,
	datad => \nios|D_iw\(3),
	combout => \nios|Equal2~7_combout\);

-- Location: LCCOMB_X18_Y14_N22
\nios|D_ctrl_break~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_ctrl_break~0_combout\ = (\nios|Equal2~7_combout\ & (\nios|D_iw\(16) & \nios|D_iw\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|Equal2~7_combout\,
	datac => \nios|D_iw\(16),
	datad => \nios|D_iw\(13),
	combout => \nios|D_ctrl_break~0_combout\);

-- Location: LCCOMB_X18_Y14_N18
\nios|D_ctrl_break~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_ctrl_break~1_combout\ = (\nios|D_ctrl_break~0_combout\ & (\nios|D_iw\(15) & (!\nios|D_iw\(12) & !\nios|D_iw\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_ctrl_break~0_combout\,
	datab => \nios|D_iw\(15),
	datac => \nios|D_iw\(12),
	datad => \nios|D_iw\(14),
	combout => \nios|D_ctrl_break~1_combout\);

-- Location: FF_X18_Y14_N19
\nios|R_ctrl_break\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|D_ctrl_break~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|R_ctrl_break~q\);

-- Location: LCCOMB_X21_Y15_N10
\nios|hbreak_enabled~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|hbreak_enabled~0_combout\ = (\nios|R_ctrl_break~q\) # ((\nios|hbreak_enabled~q\ & !\nios|Equal101~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_ctrl_break~q\,
	datac => \nios|hbreak_enabled~q\,
	datad => \nios|Equal101~4_combout\,
	combout => \nios|hbreak_enabled~0_combout\);

-- Location: FF_X21_Y15_N11
\nios|hbreak_enabled\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|hbreak_enabled~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios|E_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|hbreak_enabled~q\);

-- Location: LCCOMB_X24_Y8_N20
\nios|F_iw[18]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_iw[18]~44_combout\ = (\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(18) & ((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\) # ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & 
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result18w~1_combout\)))) # (!\mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(18) & (((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & 
-- \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result18w~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(18),
	datab => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datac => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result18w~1_combout\,
	combout => \nios|F_iw[18]~44_combout\);

-- Location: LCCOMB_X21_Y14_N18
\nios|F_iw[18]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_iw[18]~57_combout\ = (\nios|hbreak_enabled~q\ & (((\nios|D_iw[29]~0_combout\ & \nios|F_iw[18]~44_combout\)))) # (!\nios|hbreak_enabled~q\ & (((\nios|D_iw[29]~0_combout\ & \nios|F_iw[18]~44_combout\)) # (!\nios|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|hbreak_enabled~q\,
	datab => \nios|hbreak_req~0_combout\,
	datac => \nios|D_iw[29]~0_combout\,
	datad => \nios|F_iw[18]~44_combout\,
	combout => \nios|F_iw[18]~57_combout\);

-- Location: FF_X21_Y14_N19
\nios|D_iw[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|F_iw[18]~57_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|D_iw\(18));

-- Location: LCCOMB_X19_Y12_N16
\nios|R_src2_lo[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|R_src2_lo[12]~12_combout\ = (!\nios|R_src2_lo~0_combout\ & ((\nios|R_src2_use_imm~q\ & (\nios|D_iw\(18))) # (!\nios|R_src2_use_imm~q\ & ((\nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(18),
	datab => \nios|R_src2_use_imm~q\,
	datac => \nios|Nios_Nios_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	datad => \nios|R_src2_lo~0_combout\,
	combout => \nios|R_src2_lo[12]~12_combout\);

-- Location: FF_X19_Y12_N17
\nios|E_src2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|R_src2_lo[12]~12_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|E_src2\(12));

-- Location: LCCOMB_X22_Y8_N8
\nios|F_pc[10]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_pc[10]~2_combout\ = (\nios|E_alu_sub~q\ & ((\nios|Add1~24_combout\))) # (!\nios|E_alu_sub~q\ & (\nios|Add2~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|Add2~24_combout\,
	datab => \nios|E_alu_sub~q\,
	datad => \nios|Add1~24_combout\,
	combout => \nios|F_pc[10]~2_combout\);

-- Location: FF_X22_Y8_N9
\nios|F_pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|F_pc[10]~2_combout\,
	asdata => \nios|F_pc_plus_one[10]~20_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios|ALT_INV_W_status_reg_pie_inst_nxt~4_combout\,
	sload => \nios|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \nios|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|F_pc\(10));

-- Location: LCCOMB_X18_Y15_N8
\mm_interconnect_0|cmd_xbar_demux|src0_valid~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux|src0_valid~1_combout\ = (!\nios|F_pc\(10) & (!\nios|F_pc\(11) & (\mm_interconnect_0|addr_router|Equal1~0_combout\ & \mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|F_pc\(10),
	datab => \nios|F_pc\(11),
	datac => \mm_interconnect_0|addr_router|Equal1~0_combout\,
	datad => \mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\,
	combout => \mm_interconnect_0|cmd_xbar_demux|src0_valid~1_combout\);

-- Location: FF_X14_Y15_N25
\mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(1));

-- Location: LCCOMB_X22_Y14_N24
\mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0_combout\ = (!\mm_interconnect_0|addr_router_001|Equal1~1_combout\ & (!\mm_interconnect_0|addr_router_001|src_channel[1]~12_combout\ & ((\mm_interconnect_0|nios_data_master_translator|uav_write~0_combout\) 
-- # (\mm_interconnect_0|nios_data_master_translator|uav_read~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_data_master_translator|uav_write~0_combout\,
	datab => \mm_interconnect_0|addr_router_001|Equal1~1_combout\,
	datac => \mm_interconnect_0|nios_data_master_translator|uav_read~0_combout\,
	datad => \mm_interconnect_0|addr_router_001|src_channel[1]~12_combout\,
	combout => \mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0_combout\);

-- Location: LCCOMB_X22_Y14_N18
\mm_interconnect_0|cmd_xbar_demux_001|src0_valid~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux_001|src0_valid~1_combout\ = (!\mm_interconnect_0|addr_router_001|src_channel[1]~10_combout\ & (\mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0_combout\ & (!\mm_interconnect_0|addr_router_001|Equal12~1_combout\ & 
-- !\mm_interconnect_0|addr_router_001|src_channel[1]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|addr_router_001|src_channel[1]~10_combout\,
	datab => \mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0_combout\,
	datac => \mm_interconnect_0|addr_router_001|Equal12~1_combout\,
	datad => \mm_interconnect_0|addr_router_001|src_channel[1]~11_combout\,
	combout => \mm_interconnect_0|cmd_xbar_demux_001|src0_valid~1_combout\);

-- Location: LCCOMB_X14_Y15_N24
\mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~1_combout\ = (\mm_interconnect_0|cmd_xbar_demux|src0_valid~1_combout\ & (((\mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(1) & !\mm_interconnect_0|cmd_xbar_demux_001|src0_valid~1_combout\)) # 
-- (!\mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(0),
	datab => \mm_interconnect_0|cmd_xbar_demux|src0_valid~1_combout\,
	datac => \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(1),
	datad => \mm_interconnect_0|cmd_xbar_demux_001|src0_valid~1_combout\,
	combout => \mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~1_combout\);

-- Location: FF_X18_Y15_N7
\mm_interconnect_0|cmd_xbar_mux|saved_grant[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0));

-- Location: FF_X24_Y15_N27
\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]~q\);

-- Location: LCCOMB_X24_Y15_N26
\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ = (\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]~q\))) # (!\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datac => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]~q\,
	datad => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\);

-- Location: FF_X24_Y15_N25
\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\);

-- Location: LCCOMB_X24_Y9_N18
\nios|F_iw[2]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_iw[2]~35_combout\ = (\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & (\mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datac => \mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|nios_jtag_debug_module_translator|av_readdata_pre\(2),
	combout => \nios|F_iw[2]~35_combout\);

-- Location: LCCOMB_X24_Y9_N4
\nios|F_iw[2]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|F_iw[2]~36_combout\ = (\nios|D_iw[29]~1_combout\ & ((\nios|F_iw[2]~35_combout\) # ((\memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result2w~1_combout\ & \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|F_iw[2]~35_combout\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result2w~1_combout\,
	datac => \nios|D_iw[29]~1_combout\,
	datad => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \nios|F_iw[2]~36_combout\);

-- Location: FF_X24_Y9_N5
\nios|D_iw[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|F_iw[2]~36_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|D_iw\(2));

-- Location: LCCOMB_X17_Y12_N2
\nios|D_ctrl_st~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|D_ctrl_st~0_combout\ = (\nios|D_iw\(2) & (!\nios|D_iw\(1) & \nios|D_iw\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|D_iw\(2),
	datab => \nios|D_iw\(1),
	datad => \nios|D_iw\(0),
	combout => \nios|D_ctrl_st~0_combout\);

-- Location: FF_X17_Y12_N3
\nios|R_ctrl_st\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|D_ctrl_st~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|R_ctrl_st~q\);

-- Location: LCCOMB_X17_Y11_N0
\nios|E_st_stall\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|E_st_stall~combout\ = (\nios|R_ctrl_st~q\ & ((\nios|E_new_inst~q\) # ((\nios|d_write~q\ & \mm_interconnect_0|nios_data_master_translator|av_waitrequest~2_combout\)))) # (!\nios|R_ctrl_st~q\ & (((\nios|d_write~q\ & 
-- \mm_interconnect_0|nios_data_master_translator|av_waitrequest~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|R_ctrl_st~q\,
	datab => \nios|E_new_inst~q\,
	datac => \nios|d_write~q\,
	datad => \mm_interconnect_0|nios_data_master_translator|av_waitrequest~2_combout\,
	combout => \nios|E_st_stall~combout\);

-- Location: FF_X17_Y11_N1
\nios|d_write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|E_st_stall~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|d_write~q\);

-- Location: LCCOMB_X17_Y15_N2
\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (!\mm_interconnect_0|nios_data_master_translator|write_accepted~q\ & (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & 
-- (!\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & \nios|d_write~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_data_master_translator|write_accepted~q\,
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \nios|d_write~q\,
	combout => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X18_Y15_N2
\mm_interconnect_0|cmd_xbar_mux|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|WideOr1~0_combout\ = (!\mm_interconnect_0|addr_router_001|Equal1~1_combout\ & (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & ((\mm_interconnect_0|nios_data_master_translator|uav_read~0_combout\) # 
-- (\mm_interconnect_0|nios_data_master_translator|uav_write~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_data_master_translator|uav_read~0_combout\,
	datab => \mm_interconnect_0|nios_data_master_translator|uav_write~0_combout\,
	datac => \mm_interconnect_0|addr_router_001|Equal1~1_combout\,
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|WideOr1~0_combout\);

-- Location: LCCOMB_X18_Y15_N28
\mm_interconnect_0|cmd_xbar_mux|WideOr1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\ = (\mm_interconnect_0|cmd_xbar_demux|src0_valid~1_combout\ & ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)) # ((!\mm_interconnect_0|addr_router_001|src_channel[1]~7_combout\ & 
-- \mm_interconnect_0|cmd_xbar_mux|WideOr1~0_combout\)))) # (!\mm_interconnect_0|cmd_xbar_demux|src0_valid~1_combout\ & (((!\mm_interconnect_0|addr_router_001|src_channel[1]~7_combout\ & \mm_interconnect_0|cmd_xbar_mux|WideOr1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_demux|src0_valid~1_combout\,
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datac => \mm_interconnect_0|addr_router_001|src_channel[1]~7_combout\,
	datad => \mm_interconnect_0|cmd_xbar_mux|WideOr1~0_combout\,
	combout => \mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\);

-- Location: LCCOMB_X17_Y15_N20
\nios|the_Nios_Nios_nios2_oci|write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|write~0_combout\ = (\nios|the_Nios_Nios_nios2_oci|write~q\ & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|waitrequest~q\)) # (!\nios|the_Nios_Nios_nios2_oci|write~q\ & 
-- (((\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ & \mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|waitrequest~q\,
	datab => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	datac => \nios|the_Nios_Nios_nios2_oci|write~q\,
	datad => \mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|write~0_combout\);

-- Location: FF_X17_Y15_N21
\nios|the_Nios_Nios_nios2_oci|write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|write~q\);

-- Location: LCCOMB_X18_Y15_N10
\mm_interconnect_0|cmd_xbar_mux|src_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_valid~0_combout\ = (\mm_interconnect_0|addr_router|Equal1~1_combout\ & (\mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\ & (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & 
-- \mm_interconnect_0|addr_router|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|addr_router|Equal1~1_combout\,
	datab => \mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\,
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datad => \mm_interconnect_0|addr_router|Equal1~0_combout\,
	combout => \mm_interconnect_0|cmd_xbar_mux|src_valid~0_combout\);

-- Location: LCCOMB_X18_Y15_N16
\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\ = (\mm_interconnect_0|nios_data_master_translator|uav_read~0_combout\ & ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1)) # 
-- ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & \mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\)))) # (!\mm_interconnect_0|nios_data_master_translator|uav_read~0_combout\ & (((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & 
-- \mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_data_master_translator|uav_read~0_combout\,
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datad => \mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\,
	combout => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\);

-- Location: LCCOMB_X18_Y15_N4
\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\ = (\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\ & 
-- ((\mm_interconnect_0|cmd_xbar_mux|src_valid~0_combout\) # ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \mm_interconnect_0|cmd_xbar_demux_001|src0_valid~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|src_valid~0_combout\,
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \mm_interconnect_0|cmd_xbar_demux_001|src0_valid~1_combout\,
	datad => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\,
	combout => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\);

-- Location: LCCOMB_X17_Y15_N24
\nios|the_Nios_Nios_nios2_oci|read~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|read~0_combout\ = (\nios|the_Nios_Nios_nios2_oci|read~q\ & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|waitrequest~q\)) # (!\nios|the_Nios_Nios_nios2_oci|read~q\ & 
-- (((!\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|waitrequest~q\,
	datab => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \nios|the_Nios_Nios_nios2_oci|read~q\,
	datad => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|read~0_combout\);

-- Location: FF_X17_Y15_N25
\nios|the_Nios_Nios_nios2_oci|read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|read~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|read~q\);

-- Location: LCCOMB_X17_Y15_N6
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|avalon_ociram_readdata_ready~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\ = (!\nios|the_Nios_Nios_nios2_oci|write~q\ & (\nios|the_Nios_Nios_nios2_oci|read~q\ & ((\nios|the_Nios_Nios_nios2_oci|address\(8)) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|write~q\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios|the_Nios_Nios_nios2_oci|address\(8),
	datad => \nios|the_Nios_Nios_nios2_oci|read~q\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\);

-- Location: LCCOMB_X17_Y15_N10
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|avalon_ociram_readdata_ready~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|waitrequest~q\ & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\) # ((\nios|the_Nios_Nios_nios2_oci|write~q\ & \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|avalon_ociram_readdata_ready~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\,
	datab => \nios|the_Nios_Nios_nios2_oci|write~q\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|avalon_ociram_readdata_ready~q\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|waitrequest~q\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\);

-- Location: FF_X17_Y15_N11
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|avalon_ociram_readdata_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|avalon_ociram_readdata_ready~q\);

-- Location: LCCOMB_X17_Y15_N22
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|waitrequest~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|waitrequest~0_combout\ = ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\ & (!\nios|the_Nios_Nios_nios2_oci|address\(8) & \nios|the_Nios_Nios_nios2_oci|write~q\))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|waitrequest~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|waitrequest~q\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios|the_Nios_Nios_nios2_oci|address\(8),
	datad => \nios|the_Nios_Nios_nios2_oci|write~q\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|waitrequest~0_combout\);

-- Location: LCCOMB_X17_Y15_N12
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|waitrequest~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|waitrequest~1_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|waitrequest~0_combout\) # ((!\nios|the_Nios_Nios_nios2_oci|write~q\ & ((!\nios|the_Nios_Nios_nios2_oci|read~q\) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|avalon_ociram_readdata_ready~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|avalon_ociram_readdata_ready~q\,
	datab => \nios|the_Nios_Nios_nios2_oci|write~q\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|waitrequest~0_combout\,
	datad => \nios|the_Nios_Nios_nios2_oci|read~q\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|waitrequest~1_combout\);

-- Location: FF_X17_Y15_N13
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|waitrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|waitrequest~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|waitrequest~q\);

-- Location: LCCOMB_X17_Y15_N16
\mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg~0_combout\ = (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|waitrequest~q\ & 
-- (\mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\ & (!\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|waitrequest~q\,
	datab => \mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	datac => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\,
	combout => \mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X17_Y15_N17
\mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X17_Y15_N28
\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ = (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|waitrequest~q\ & (\mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\ & 
-- (!\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|waitrequest~q\,
	datab => \mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\,
	datac => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\,
	combout => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\);

-- Location: LCCOMB_X17_Y15_N30
\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ = (\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\) # 
-- ((\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (!\mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	combout => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X17_Y15_N31
\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X17_Y15_N14
\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) $ 
-- (!\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\)))) # (!\mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- ((\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & (\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))) # 
-- (!\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & ((\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \mm_interconnect_0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	combout => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X17_Y15_N15
\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X17_Y15_N18
\mm_interconnect_0|cmd_xbar_mux|update_grant~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|update_grant~0_combout\ = (!\mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|waitrequest~q\ & 
-- ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1)) # (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|waitrequest~q\,
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_xbar_mux|update_grant~0_combout\);

-- Location: LCCOMB_X18_Y15_N14
\mm_interconnect_0|cmd_xbar_mux|packet_in_progress~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|packet_in_progress~0_combout\ = !\mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\,
	combout => \mm_interconnect_0|cmd_xbar_mux|packet_in_progress~0_combout\);

-- Location: FF_X18_Y15_N15
\mm_interconnect_0|cmd_xbar_mux|packet_in_progress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|packet_in_progress~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_xbar_mux|packet_in_progress~q\);

-- Location: LCCOMB_X18_Y15_N0
\mm_interconnect_0|cmd_xbar_mux|update_grant~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\ = (\mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\ & (\mm_interconnect_0|cmd_xbar_mux|update_grant~0_combout\)) # (!\mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\ & 
-- ((!\mm_interconnect_0|cmd_xbar_mux|packet_in_progress~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux|update_grant~0_combout\,
	datac => \mm_interconnect_0|cmd_xbar_mux|packet_in_progress~q\,
	datad => \mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\,
	combout => \mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\);

-- Location: LCCOMB_X18_Y15_N22
\mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\ = (\mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\ & ((\mm_interconnect_0|cmd_xbar_demux_001|src0_valid~1_combout\) # (\mm_interconnect_0|cmd_xbar_demux|src0_valid~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\,
	datac => \mm_interconnect_0|cmd_xbar_demux_001|src0_valid~1_combout\,
	datad => \mm_interconnect_0|cmd_xbar_demux|src0_valid~1_combout\,
	combout => \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\);

-- Location: FF_X14_Y15_N27
\mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(0));

-- Location: LCCOMB_X18_Y15_N24
\mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0_combout\ = (\mm_interconnect_0|cmd_xbar_demux_001|src0_valid~1_combout\ & ((\mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(1)) # ((!\mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(0) & 
-- !\mm_interconnect_0|cmd_xbar_demux|src0_valid~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(0),
	datab => \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(1),
	datac => \mm_interconnect_0|cmd_xbar_demux_001|src0_valid~1_combout\,
	datad => \mm_interconnect_0|cmd_xbar_demux|src0_valid~1_combout\,
	combout => \mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0_combout\);

-- Location: FF_X18_Y15_N25
\mm_interconnect_0|cmd_xbar_mux|saved_grant[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1));

-- Location: LCCOMB_X23_Y13_N6
\mm_interconnect_0|cmd_xbar_mux|src_data[43]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_data\(43) = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & ((\nios|W_alu_result\(7)) # ((\nios|F_pc\(5) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0))))) # (!\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & 
-- (\nios|F_pc\(5) & (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datab => \nios|F_pc\(5),
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datad => \nios|W_alu_result\(7),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_data\(43));

-- Location: FF_X23_Y13_N7
\nios|the_Nios_Nios_nios2_oci|address[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_data\(43),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|address\(5));

-- Location: LCCOMB_X23_Y13_N8
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal0~0_combout\ = (!\nios|the_Nios_Nios_nios2_oci|address\(5) & (\nios|the_Nios_Nios_nios2_oci|address\(8) & (!\nios|the_Nios_Nios_nios2_oci|address\(6) & 
-- !\nios|the_Nios_Nios_nios2_oci|address\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|address\(5),
	datab => \nios|the_Nios_Nios_nios2_oci|address\(8),
	datac => \nios|the_Nios_Nios_nios2_oci|address\(6),
	datad => \nios|the_Nios_Nios_nios2_oci|address\(7),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal0~0_combout\);

-- Location: LCCOMB_X22_Y16_N14
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|take_action_ocireg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|take_action_ocireg~0_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal0~0_combout\ & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal0~1_combout\ 
-- & (!\nios|the_Nios_Nios_nios2_oci|address\(0) & \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_en~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal0~0_combout\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|Equal0~1_combout\,
	datac => \nios|the_Nios_Nios_nios2_oci|address\(0),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|ociram_wr_en~0_combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|take_action_ocireg~0_combout\);

-- Location: LCCOMB_X22_Y16_N10
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|monitor_ready~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|monitor_ready~0_combout\ = (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|always1~0_combout\ & ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|monitor_ready~q\) # 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|take_action_ocireg~0_combout\ & \nios|the_Nios_Nios_nios2_oci|writedata\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_avalon_reg|take_action_ocireg~0_combout\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|always1~0_combout\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|monitor_ready~q\,
	datad => \nios|the_Nios_Nios_nios2_oci|writedata\(0),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|monitor_ready~0_combout\);

-- Location: FF_X22_Y16_N11
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|monitor_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|monitor_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|monitor_ready~q\);

-- Location: LCCOMB_X22_Y22_N6
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder_combout\ = \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|monitor_ready~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|monitor_ready~q\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder_combout\);

-- Location: FF_X22_Y22_N7
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~q\);

-- Location: LCCOMB_X22_Y22_N22
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout\ = 
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~q\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout\);

-- Location: FF_X22_Y22_N23
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0));

-- Location: FF_X22_Y22_N17
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|ir_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|ir_out\(0));

-- Location: LCCOMB_X18_Y19_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|ir_out\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout\);

-- Location: FF_X18_Y19_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0));

-- Location: LCCOMB_X16_Y19_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4_combout\);

-- Location: LCCOMB_X19_Y18_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout\);

-- Location: FF_X19_Y18_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2));

-- Location: LCCOMB_X19_Y18_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\);

-- Location: FF_X19_Y18_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\);

-- Location: FF_X17_Y19_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6));

-- Location: LCCOMB_X16_Y19_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\);

-- Location: LCCOMB_X12_Y19_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout\);

-- Location: LCCOMB_X16_Y19_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\);

-- Location: LCCOMB_X16_Y19_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\);

-- Location: FF_X12_Y19_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3));

-- Location: FF_X12_Y19_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2));

-- Location: LCCOMB_X12_Y19_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout\);

-- Location: FF_X12_Y19_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1));

-- Location: LCCOMB_X12_Y19_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout\);

-- Location: FF_X12_Y19_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(0));

-- Location: LCCOMB_X12_Y19_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\);

-- Location: LCCOMB_X16_Y19_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\);

-- Location: LCCOMB_X16_Y19_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\);

-- Location: FF_X12_Y19_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(0));

-- Location: LCCOMB_X12_Y18_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => VCC,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~9_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~10\);

-- Location: LCCOMB_X13_Y18_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\);

-- Location: LCCOMB_X13_Y19_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\);

-- Location: LCCOMB_X13_Y18_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~20_combout\);

-- Location: LCCOMB_X13_Y19_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout\);

-- Location: FF_X12_Y18_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~9_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~20_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0));

-- Location: LCCOMB_X12_Y18_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~10\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~11_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~12\);

-- Location: FF_X12_Y18_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~11_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~20_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1));

-- Location: LCCOMB_X12_Y18_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~12\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~14\);

-- Location: FF_X12_Y18_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~20_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2));

-- Location: LCCOMB_X12_Y18_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~14\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~16\);

-- Location: FF_X12_Y18_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~20_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3));

-- Location: LCCOMB_X12_Y18_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~16\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout\);

-- Location: FF_X12_Y18_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~20_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4));

-- Location: LCCOMB_X13_Y18_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout\);

-- Location: LCCOMB_X13_Y18_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout\);

-- Location: LCCOMB_X13_Y18_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout\);

-- Location: LCCOMB_X13_Y18_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout\);

-- Location: LCCOMB_X13_Y18_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~12_combout\);

-- Location: LCCOMB_X13_Y18_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~12_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~13_combout\);

-- Location: LCCOMB_X13_Y19_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~13_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\);

-- Location: LCCOMB_X13_Y18_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20_combout\);

-- Location: LCCOMB_X13_Y18_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21_combout\);

-- Location: LCCOMB_X12_Y19_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout\);

-- Location: FF_X12_Y19_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(1));

-- Location: LCCOMB_X13_Y19_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~13_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\);

-- Location: LCCOMB_X13_Y18_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout\);

-- Location: LCCOMB_X13_Y18_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout\);

-- Location: LCCOMB_X13_Y18_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout\);

-- Location: LCCOMB_X12_Y19_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout\);

-- Location: FF_X12_Y19_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(2));

-- Location: LCCOMB_X13_Y19_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~13_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\);

-- Location: FF_X12_Y19_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(3));

-- Location: LCCOMB_X13_Y18_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout\);

-- Location: LCCOMB_X13_Y18_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout\);

-- Location: LCCOMB_X13_Y19_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~13_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\);

-- Location: LCCOMB_X13_Y19_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\);

-- Location: LCCOMB_X13_Y19_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\);

-- Location: FF_X13_Y19_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(3));

-- Location: FF_X13_Y19_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(3),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(2));

-- Location: FF_X13_Y19_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(2),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(1));

-- Location: FF_X13_Y19_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(1),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(0));

-- Location: LCCOMB_X17_Y19_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\);

-- Location: FF_X17_Y19_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(3));

-- Location: LCCOMB_X17_Y19_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\);

-- Location: FF_X17_Y19_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(2));

-- Location: LCCOMB_X17_Y19_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\);

-- Location: FF_X17_Y19_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(1));

-- Location: LCCOMB_X17_Y19_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\);

-- Location: FF_X17_Y19_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(0));

-- Location: LCCOMB_X16_Y19_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\);

-- Location: LCCOMB_X16_Y19_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\);

-- Location: LCCOMB_X17_Y18_N24
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|tdo~reg0feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|td_shift\(0),
	combout => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|tdo~reg0feeder_combout\);

-- Location: FF_X17_Y18_N25
\jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|tdo~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|tdo~reg0feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|tdo~reg0_q\);

-- Location: LCCOMB_X16_Y19_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \jtag_uart_0|Nios_jtag_uart_0_alt_jtag_atlantic|tdo~reg0_q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout\);

-- Location: LCCOMB_X17_Y19_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\);

-- Location: FF_X17_Y19_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\);

-- Location: LCCOMB_X16_Y19_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\);

-- Location: LCCOMB_X13_Y19_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\);

-- Location: LCCOMB_X14_Y19_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datad => VCC,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12\);

-- Location: LCCOMB_X14_Y19_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~17\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19\);

-- Location: LCCOMB_X14_Y19_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout\);

-- Location: LCCOMB_X13_Y19_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\);

-- Location: FF_X14_Y19_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4));

-- Location: LCCOMB_X14_Y19_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15_combout\);

-- Location: LCCOMB_X14_Y19_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\);

-- Location: FF_X14_Y19_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0));

-- Location: LCCOMB_X14_Y19_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14\);

-- Location: FF_X14_Y19_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1));

-- Location: LCCOMB_X14_Y19_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~17\);

-- Location: FF_X14_Y19_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2));

-- Location: FF_X14_Y19_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3));

-- Location: LCCOMB_X14_Y19_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\);

-- Location: LCCOMB_X14_Y19_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~19_combout\);

-- Location: LCCOMB_X14_Y19_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout\);

-- Location: LCCOMB_X13_Y19_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18_combout\);

-- Location: LCCOMB_X13_Y19_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~20_combout\);

-- Location: FF_X13_Y19_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(3));

-- Location: LCCOMB_X14_Y19_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\);

-- Location: LCCOMB_X14_Y19_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\);

-- Location: LCCOMB_X14_Y19_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\);

-- Location: LCCOMB_X14_Y19_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout\);

-- Location: LCCOMB_X13_Y19_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout\);

-- Location: FF_X13_Y19_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(2));

-- Location: LCCOMB_X14_Y19_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\);

-- Location: LCCOMB_X13_Y19_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\);

-- Location: FF_X13_Y19_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(1));

-- Location: LCCOMB_X14_Y19_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\);

-- Location: LCCOMB_X13_Y19_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~19_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\);

-- Location: FF_X13_Y19_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(0));

-- Location: LCCOMB_X16_Y19_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\);

-- Location: LCCOMB_X16_Y19_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\);

-- Location: LCCOMB_X16_Y19_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout\);

-- Location: FF_X16_Y19_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q\);

-- Location: LCCOMB_X12_Y17_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\);

-- Location: CLKCTRL_G1
\altera_internal_jtag~TCKUTAPclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\);

-- Location: LCCOMB_X24_Y20_N22
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~9_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(21) & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(36)) # ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(36),
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(37),
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(21),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~9_combout\);

-- Location: FF_X24_Y20_N23
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg~9_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(21));

-- Location: LCCOMB_X25_Y18_N0
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~39_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(21)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_ocimem|MonDReg\(21),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_break|break_readreg\(21),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~39_combout\);

-- Location: LCCOMB_X25_Y18_N2
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~40_combout\ = (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~19_combout\ & 
-- (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(23)))) # 
-- (!\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~19_combout\ & ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~39_combout\) # 
-- ((\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~19_combout\,
	datab => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|Nios_Nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(23),
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~39_combout\,
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~40_combout\);

-- Location: FF_X25_Y18_N3
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr~40_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr[20]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(22));

-- Location: FF_X24_Y20_N19
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_tck|sr\(22),
	sload => VCC,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(22));

-- Location: LCCOMB_X23_Y17_N30
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|resetrequest~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|resetrequest~feeder_combout\ = \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|jdo\(22),
	combout => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|resetrequest~feeder_combout\);

-- Location: FF_X23_Y17_N31
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|resetrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|resetrequest~feeder_combout\,
	ena => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_jtag_debug_module_wrapper|the_Nios_Nios_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|resetrequest~q\);

-- Location: CLKCTRL_G6
\nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|resetrequest~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|resetrequest~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|resetrequest~clkctrl_outclk\);

-- Location: FF_X19_Y17_N15
\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	clrn => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|ALT_INV_resetrequest~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: FF_X19_Y17_N29
\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	clrn => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|ALT_INV_resetrequest~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: LCCOMB_X19_Y17_N24
\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ = \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	combout => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\);

-- Location: FF_X19_Y17_N25
\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\,
	clrn => \nios|the_Nios_Nios_nios2_oci|the_Nios_Nios_nios2_oci_debug|ALT_INV_resetrequest~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: LCCOMB_X19_Y17_N4
\rst_controller|altera_reset_synchronizer_int_chain[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	combout => \rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: FF_X19_Y17_N5
\rst_controller|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|altera_reset_synchronizer_int_chain\(0));

-- Location: FF_X19_Y17_N31
\rst_controller|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \rst_controller|altera_reset_synchronizer_int_chain\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|altera_reset_synchronizer_int_chain\(1));

-- Location: FF_X19_Y17_N1
\rst_controller|altera_reset_synchronizer_int_chain[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \rst_controller|altera_reset_synchronizer_int_chain\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|altera_reset_synchronizer_int_chain\(2));

-- Location: LCCOMB_X19_Y17_N16
\rst_controller|r_sync_rst_chain[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_controller|r_sync_rst_chain[3]~feeder_combout\ = \rst_controller|altera_reset_synchronizer_int_chain\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller|altera_reset_synchronizer_int_chain\(2),
	combout => \rst_controller|r_sync_rst_chain[3]~feeder_combout\);

-- Location: FF_X19_Y17_N17
\rst_controller|r_sync_rst_chain[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|r_sync_rst_chain[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|r_sync_rst_chain\(3));

-- Location: LCCOMB_X19_Y17_N10
\rst_controller|r_sync_rst_chain~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_controller|r_sync_rst_chain~1_combout\ = (\rst_controller|r_sync_rst_chain\(3) & \rst_controller|altera_reset_synchronizer_int_chain\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst_controller|r_sync_rst_chain\(3),
	datad => \rst_controller|altera_reset_synchronizer_int_chain\(2),
	combout => \rst_controller|r_sync_rst_chain~1_combout\);

-- Location: FF_X19_Y17_N11
\rst_controller|r_sync_rst_chain[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|r_sync_rst_chain~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|r_sync_rst_chain\(2));

-- Location: LCCOMB_X19_Y17_N12
\rst_controller|r_sync_rst_chain~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_controller|r_sync_rst_chain~0_combout\ = (\rst_controller|r_sync_rst_chain\(2) & \rst_controller|altera_reset_synchronizer_int_chain\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst_chain\(2),
	datad => \rst_controller|altera_reset_synchronizer_int_chain\(2),
	combout => \rst_controller|r_sync_rst_chain~0_combout\);

-- Location: FF_X19_Y17_N13
\rst_controller|r_sync_rst_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|r_sync_rst_chain~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|r_sync_rst_chain\(1));

-- Location: LCCOMB_X19_Y17_N6
\rst_controller|altera_reset_synchronizer_int_chain[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout\ = \rst_controller|altera_reset_synchronizer_int_chain\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller|altera_reset_synchronizer_int_chain\(2),
	combout => \rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout\);

-- Location: FF_X19_Y17_N7
\rst_controller|altera_reset_synchronizer_int_chain[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|altera_reset_synchronizer_int_chain\(3));

-- Location: LCCOMB_X19_Y17_N2
\rst_controller|altera_reset_synchronizer_int_chain[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\ = !\rst_controller|altera_reset_synchronizer_int_chain\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller|altera_reset_synchronizer_int_chain\(3),
	combout => \rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\);

-- Location: FF_X19_Y17_N3
\rst_controller|altera_reset_synchronizer_int_chain[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|altera_reset_synchronizer_int_chain\(4));

-- Location: LCCOMB_X19_Y17_N8
\rst_controller|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_controller|WideOr0~0_combout\ = (\rst_controller|altera_reset_synchronizer_int_chain\(4)) # ((!\rst_controller|r_sync_rst_chain\(1) & \rst_controller|r_sync_rst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst_chain\(1),
	datac => \rst_controller|r_sync_rst~q\,
	datad => \rst_controller|altera_reset_synchronizer_int_chain\(4),
	combout => \rst_controller|WideOr0~0_combout\);

-- Location: FF_X19_Y17_N9
\rst_controller|r_sync_rst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|r_sync_rst~q\);

-- Location: CLKCTRL_G7
\rst_controller|r_sync_rst~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \rst_controller|r_sync_rst~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \rst_controller|r_sync_rst~clkctrl_outclk\);

-- Location: FF_X26_Y13_N9
\mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\);

-- Location: LCCOMB_X28_Y13_N16
\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~5_combout\ = (\mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\ & (\mm_interconnect_0|addr_router_001|always1~7_combout\ & 
-- (\mm_interconnect_0|pushbuton2_s1_translator|wait_latency_counter[0]~0_combout\ & !\mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	datab => \mm_interconnect_0|addr_router_001|always1~7_combout\,
	datac => \mm_interconnect_0|pushbuton2_s1_translator|wait_latency_counter[0]~0_combout\,
	datad => \mm_interconnect_0|pushbuton2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~5_combout\);

-- Location: LCCOMB_X16_Y15_N22
\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~3_combout\ = (\mm_interconnect_0|addr_router_001|Equal12~1_combout\ & (\jtag_uart_0|av_waitrequest~q\ & 
-- !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|addr_router_001|Equal12~1_combout\,
	datac => \jtag_uart_0|av_waitrequest~q\,
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~3_combout\);

-- Location: LCCOMB_X14_Y14_N30
\mm_interconnect_0|uart_1_s1_translator|read_latency_shift_reg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|uart_1_s1_translator|read_latency_shift_reg~2_combout\ = (\mm_interconnect_0|uart_1_s1_translator|wait_latency_counter\(0) & (\mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\ & 
-- (!\mm_interconnect_0|uart_1_s1_translator|wait_latency_counter\(1) & \uart_1|the_Nios_UART_1_tx|tx_wr_strobe_onset~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|uart_1_s1_translator|wait_latency_counter\(0),
	datab => \mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	datac => \mm_interconnect_0|uart_1_s1_translator|wait_latency_counter\(1),
	datad => \uart_1|the_Nios_UART_1_tx|tx_wr_strobe_onset~0_combout\,
	combout => \mm_interconnect_0|uart_1_s1_translator|read_latency_shift_reg~2_combout\);

-- Location: LCCOMB_X25_Y13_N12
\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0_combout\ = (\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~3_combout\) # ((\mm_interconnect_0|uart_1_s1_translator|read_latency_shift_reg~2_combout\) # 
-- ((\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~4_combout\ & !\mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~3_combout\,
	datab => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~4_combout\,
	datac => \mm_interconnect_0|uart_1_s1_translator|read_latency_shift_reg~2_combout\,
	datad => \mm_interconnect_0|pushbuton1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0_combout\);

-- Location: LCCOMB_X25_Y13_N22
\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~1_combout\ = (\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~5_combout\) # ((\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~6_combout\) # ((\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2_combout\) # 
-- (\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~5_combout\,
	datab => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~6_combout\,
	datac => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2_combout\,
	datad => \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0_combout\,
	combout => \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~1_combout\);

-- Location: LCCOMB_X25_Y13_N10
\mm_interconnect_0|nios_data_master_translator|write_accepted~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios_data_master_translator|write_accepted~0_combout\ = (\mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\ & ((\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~1_combout\) # 
-- (\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~1_combout\,
	datab => \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~7_combout\,
	datac => \mm_interconnect_0|nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	combout => \mm_interconnect_0|nios_data_master_translator|write_accepted~0_combout\);

-- Location: LCCOMB_X17_Y11_N26
\mm_interconnect_0|nios_data_master_translator|write_accepted~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios_data_master_translator|write_accepted~1_combout\ = (\mm_interconnect_0|nios_data_master_translator|av_waitrequest~2_combout\ & ((\mm_interconnect_0|nios_data_master_translator|write_accepted~q\) # 
-- ((\mm_interconnect_0|nios_data_master_translator|write_accepted~0_combout\ & \nios|d_write~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_data_master_translator|write_accepted~0_combout\,
	datab => \nios|d_write~q\,
	datac => \mm_interconnect_0|nios_data_master_translator|write_accepted~q\,
	datad => \mm_interconnect_0|nios_data_master_translator|av_waitrequest~2_combout\,
	combout => \mm_interconnect_0|nios_data_master_translator|write_accepted~1_combout\);

-- Location: FF_X17_Y11_N27
\mm_interconnect_0|nios_data_master_translator|write_accepted\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|nios_data_master_translator|write_accepted~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios_data_master_translator|write_accepted~q\);

-- Location: LCCOMB_X16_Y15_N28
\mm_interconnect_0|nios_data_master_translator|uav_write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios_data_master_translator|uav_write~0_combout\ = (!\mm_interconnect_0|nios_data_master_translator|write_accepted~q\ & \nios|d_write~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios_data_master_translator|write_accepted~q\,
	datad => \nios|d_write~q\,
	combout => \mm_interconnect_0|nios_data_master_translator|uav_write~0_combout\);

-- Location: LCCOMB_X28_Y12_N26
\led1|always0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \led1|always0~1_combout\ = (\mm_interconnect_0|nios_data_master_translator|uav_write~0_combout\ & (\uart_1|the_Nios_UART_1_regs|Equal1~0_combout\ & (!\mm_interconnect_0|led1_s1_translator|wait_latency_counter\(1) & 
-- !\mm_interconnect_0|led1_s1_translator|wait_latency_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios_data_master_translator|uav_write~0_combout\,
	datab => \uart_1|the_Nios_UART_1_regs|Equal1~0_combout\,
	datac => \mm_interconnect_0|led1_s1_translator|wait_latency_counter\(1),
	datad => \mm_interconnect_0|led1_s1_translator|wait_latency_counter\(0),
	combout => \led1|always0~1_combout\);

-- Location: LCCOMB_X28_Y12_N8
\led1|data_out~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \led1|data_out~0_combout\ = (\led1|always0~1_combout\ & ((\led1|always0~0_combout\ & (\nios|d_writedata\(0))) # (!\led1|always0~0_combout\ & ((\led1|data_out~q\))))) # (!\led1|always0~1_combout\ & (((\led1|data_out~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \led1|always0~1_combout\,
	datab => \nios|d_writedata\(0),
	datac => \led1|data_out~q\,
	datad => \led1|always0~0_combout\,
	combout => \led1|data_out~0_combout\);

-- Location: FF_X28_Y12_N9
\led1|data_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \led1|data_out~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \led1|data_out~q\);

-- Location: LCCOMB_X23_Y11_N30
\lcd_0|rs~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_0|rs~0_combout\ = (\nios|E_ci_multi_start~q\ & (!\nios_custom_instruction_master_multi_xconnect|LessThan1~1_combout\ & (\nios|E_ci_multi_clk_en~q\ & !\lcd_0|state.idle~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|E_ci_multi_start~q\,
	datab => \nios_custom_instruction_master_multi_xconnect|LessThan1~1_combout\,
	datac => \nios|E_ci_multi_clk_en~q\,
	datad => \lcd_0|state.idle~q\,
	combout => \lcd_0|rs~0_combout\);

-- Location: FF_X29_Y13_N9
\lcd_0|rs\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|E_src1\(0),
	sload => VCC,
	ena => \lcd_0|rs~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_0|rs~q\);

-- Location: LCCOMB_X23_Y11_N26
\lcd_0|en~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_0|en~0_combout\ = (!\lcd_0|state.idle~q\) # (!\nios|E_ci_multi_clk_en~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|E_ci_multi_clk_en~q\,
	datad => \lcd_0|state.idle~q\,
	combout => \lcd_0|en~0_combout\);

-- Location: LCCOMB_X29_Y13_N18
\lcd_0|en~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_0|en~1_combout\ = (\lcd_0|rs~0_combout\) # ((\lcd_0|en~q\ & ((\lcd_0|en~0_combout\) # (!\lcd_0|Selector0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_0|rs~0_combout\,
	datab => \lcd_0|Selector0~0_combout\,
	datac => \lcd_0|en~q\,
	datad => \lcd_0|en~0_combout\,
	combout => \lcd_0|en~1_combout\);

-- Location: FF_X29_Y13_N19
\lcd_0|en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \lcd_0|en~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_0|en~q\);

-- Location: FF_X29_Y13_N5
\lcd_0|db[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|E_src2\(0),
	sload => VCC,
	ena => \lcd_0|rs~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_0|db\(0));

-- Location: LCCOMB_X29_Y13_N22
\lcd_0|db[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_0|db[1]~feeder_combout\ = \nios|E_src2\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|E_src2\(1),
	combout => \lcd_0|db[1]~feeder_combout\);

-- Location: FF_X29_Y13_N23
\lcd_0|db[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \lcd_0|db[1]~feeder_combout\,
	ena => \lcd_0|rs~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_0|db\(1));

-- Location: LCCOMB_X29_Y13_N0
\lcd_0|db[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_0|db[2]~feeder_combout\ = \nios|E_src2\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|E_src2\(2),
	combout => \lcd_0|db[2]~feeder_combout\);

-- Location: FF_X29_Y13_N1
\lcd_0|db[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \lcd_0|db[2]~feeder_combout\,
	ena => \lcd_0|rs~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_0|db\(2));

-- Location: FF_X29_Y13_N11
\lcd_0|db[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios|E_src2\(3),
	sload => VCC,
	ena => \lcd_0|rs~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_0|db\(3));

-- Location: LCCOMB_X29_Y13_N20
\lcd_0|db[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_0|db[4]~feeder_combout\ = \nios|E_src2\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|E_src2\(4),
	combout => \lcd_0|db[4]~feeder_combout\);

-- Location: FF_X29_Y13_N21
\lcd_0|db[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \lcd_0|db[4]~feeder_combout\,
	ena => \lcd_0|rs~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_0|db\(4));

-- Location: LCCOMB_X29_Y13_N14
\lcd_0|db[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_0|db[5]~feeder_combout\ = \nios|E_src2\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|E_src2\(5),
	combout => \lcd_0|db[5]~feeder_combout\);

-- Location: FF_X29_Y13_N15
\lcd_0|db[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \lcd_0|db[5]~feeder_combout\,
	ena => \lcd_0|rs~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_0|db\(5));

-- Location: LCCOMB_X29_Y13_N24
\lcd_0|db[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_0|db[6]~feeder_combout\ = \nios|E_src2\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|E_src2\(6),
	combout => \lcd_0|db[6]~feeder_combout\);

-- Location: FF_X29_Y13_N25
\lcd_0|db[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \lcd_0|db[6]~feeder_combout\,
	ena => \lcd_0|rs~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_0|db\(6));

-- Location: LCCOMB_X29_Y13_N2
\lcd_0|db[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_0|db[7]~feeder_combout\ = \nios|E_src2\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|E_src2\(7),
	combout => \lcd_0|db[7]~feeder_combout\);

-- Location: FF_X29_Y13_N3
\lcd_0|db[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \lcd_0|db[7]~feeder_combout\,
	ena => \lcd_0|rs~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_0|db\(7));

-- Location: LCCOMB_X12_Y13_N8
\uart_1|the_Nios_UART_1_tx|pre_txd~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_tx|pre_txd~2_combout\ = (!\uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(1) & (\uart_1|the_Nios_UART_1_tx|pre_txd~1_combout\ & (!\uart_1|the_Nios_UART_1_tx|pre_txd~q\ & 
-- \uart_1|the_Nios_UART_1_tx|pre_txd~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(1),
	datab => \uart_1|the_Nios_UART_1_tx|pre_txd~1_combout\,
	datac => \uart_1|the_Nios_UART_1_tx|pre_txd~q\,
	datad => \uart_1|the_Nios_UART_1_tx|pre_txd~0_combout\,
	combout => \uart_1|the_Nios_UART_1_tx|pre_txd~2_combout\);

-- Location: LCCOMB_X12_Y12_N2
\uart_1|the_Nios_UART_1_tx|pre_txd~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_tx|pre_txd~3_combout\ = (!\uart_1|the_Nios_UART_1_tx|pre_txd~2_combout\ & !\uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_1|the_Nios_UART_1_tx|pre_txd~2_combout\,
	datad => \uart_1|the_Nios_UART_1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(0),
	combout => \uart_1|the_Nios_UART_1_tx|pre_txd~3_combout\);

-- Location: FF_X12_Y12_N3
\uart_1|the_Nios_UART_1_tx|pre_txd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_tx|pre_txd~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_tx|pre_txd~q\);

-- Location: LCCOMB_X12_Y12_N16
\uart_1|the_Nios_UART_1_tx|txd~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_1|the_Nios_UART_1_tx|txd~0_combout\ = (\uart_1|the_Nios_UART_1_regs|control_reg\(9)) # (\uart_1|the_Nios_UART_1_tx|pre_txd~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_1|the_Nios_UART_1_regs|control_reg\(9),
	datad => \uart_1|the_Nios_UART_1_tx|pre_txd~q\,
	combout => \uart_1|the_Nios_UART_1_tx|txd~0_combout\);

-- Location: FF_X12_Y12_N17
\uart_1|the_Nios_UART_1_tx|txd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart_1|the_Nios_UART_1_tx|txd~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_1|the_Nios_UART_1_tx|txd~q\);

-- Location: LCCOMB_X6_Y17_N0
\auto_hub|~GND\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
;

-- Location: LCCOMB_X17_Y19_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout\);

-- Location: LCCOMB_X14_Y18_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout\);
END structure;


