// Seed: 3463820215
module module_0 (
    output wor  id_0
    , id_4,
    output wor  id_1,
    input  tri0 id_2
);
endmodule
module module_1 (
    input  wire id_0,
    input  wire id_1,
    output tri  id_2,
    input  tri  id_3,
    output tri0 id_4
);
  assign id_2 = 1 ? 1 && id_1 + 1 && 1'b0 : id_3;
  module_0(
      id_4, id_2, id_3
  );
  always @(1) id_2 = id_0;
endmodule
module module_2 (
    input  uwire id_0,
    input  wand  id_1,
    input  tri0  id_2,
    output uwire id_3
);
  wor id_5 = 1'b0 ? id_2 : id_2 - id_1;
  module_0(
      id_3, id_3, id_5
  );
endmodule
