verilog work "state_machine.v"
verilog work "signal_generation_unit.v"
verilog work "reg_file_interface_unit.v"
verilog work "decode_unit.v"
verilog work "bus_interface_unit.v"
verilog work "control_unit.v"
