{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632086404263 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632086404274 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 19 17:20:04 2021 " "Processing started: Sun Sep 19 17:20:04 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632086404274 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632086404274 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project1 -c Project1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project1 -c Project1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632086404274 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1632086404810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.v" "" { Text "E:/ECE 550D/Project/alu_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632086414874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632086414874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "E:/ECE 550D/Project/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632086414878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632086414878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_4.v 1 1 " "Found 1 design units, including 1 entities, in source file cla_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_4 " "Found entity 1: CLA_4" {  } { { "CLA_4.v" "" { Text "E:/ECE 550D/Project/CLA_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632086414881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632086414881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_16.v 1 1 " "Found 1 design units, including 1 entities, in source file cla_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_16 " "Found entity 1: CLA_16" {  } { { "CLA_16.v" "" { Text "E:/ECE 550D/Project/CLA_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632086414881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632086414881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_32.v 1 1 " "Found 1 design units, including 1 entities, in source file cla_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_32 " "Found entity 1: CLA_32" {  } { { "CLA_32.v" "" { Text "E:/ECE 550D/Project/CLA_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632086414882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632086414882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub.v 2 2 " "Found 2 design units, including 2 entities, in source file add_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "add_sub.v" "" { Text "E:/ECE 550D/Project/add_sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632086414884 ""} { "Info" "ISGN_ENTITY_NAME" "2 isNotEqual " "Found entity 2: isNotEqual" {  } { { "add_sub.v" "" { Text "E:/ECE 550D/Project/add_sub.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632086414884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632086414884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_op.v 1 1 " "Found 1 design units, including 1 entities, in source file and_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_op " "Found entity 1: and_op" {  } { { "and_op.v" "" { Text "E:/ECE 550D/Project/and_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632086414885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632086414885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_op.v 1 1 " "Found 1 design units, including 1 entities, in source file or_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_op " "Found entity 1: or_op" {  } { { "or_op.v" "" { Text "E:/ECE 550D/Project/or_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632086414886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632086414886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "equal.v 1 1 " "Found 1 design units, including 1 entities, in source file equal.v" { { "Info" "ISGN_ENTITY_NAME" "1 equal " "Found entity 1: equal" {  } { { "equal.v" "" { Text "E:/ECE 550D/Project/equal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632086414887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632086414887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2 " "Found entity 1: mux_2" {  } { { "mux_2.v" "" { Text "E:/ECE 550D/Project/mux_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632086414888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632086414888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "left_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file left_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 left_shift " "Found entity 1: left_shift" {  } { { "left_shift.v" "" { Text "E:/ECE 550D/Project/left_shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632086414890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632086414890 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1632086414921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub add_sub:Add_Sub1 " "Elaborating entity \"add_sub\" for hierarchy \"add_sub:Add_Sub1\"" {  } { { "alu.v" "Add_Sub1" { Text "E:/ECE 550D/Project/alu.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632086414921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_32 add_sub:Add_Sub1\|CLA_32:CLA_32_test " "Elaborating entity \"CLA_32\" for hierarchy \"add_sub:Add_Sub1\|CLA_32:CLA_32_test\"" {  } { { "add_sub.v" "CLA_32_test" { Text "E:/ECE 550D/Project/add_sub.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632086414926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_16 add_sub:Add_Sub1\|CLA_32:CLA_32_test\|CLA_16:CLA_16_low " "Elaborating entity \"CLA_16\" for hierarchy \"add_sub:Add_Sub1\|CLA_32:CLA_32_test\|CLA_16:CLA_16_low\"" {  } { { "CLA_32.v" "CLA_16_low" { Text "E:/ECE 550D/Project/CLA_32.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632086414926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_4 add_sub:Add_Sub1\|CLA_32:CLA_32_test\|CLA_16:CLA_16_low\|CLA_4:a0 " "Elaborating entity \"CLA_4\" for hierarchy \"add_sub:Add_Sub1\|CLA_32:CLA_32_test\|CLA_16:CLA_16_low\|CLA_4:a0\"" {  } { { "CLA_16.v" "a0" { Text "E:/ECE 550D/Project/CLA_16.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632086414927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isNotEqual add_sub:Add_Sub1\|isNotEqual:isNotEqual_1 " "Elaborating entity \"isNotEqual\" for hierarchy \"add_sub:Add_Sub1\|isNotEqual:isNotEqual_1\"" {  } { { "add_sub.v" "isNotEqual_1" { Text "E:/ECE 550D/Project/add_sub.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632086414931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_op and_op:And_op1 " "Elaborating entity \"and_op\" for hierarchy \"and_op:And_op1\"" {  } { { "alu.v" "And_op1" { Text "E:/ECE 550D/Project/alu.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632086414933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_op or_op:Or_op1 " "Elaborating entity \"or_op\" for hierarchy \"or_op:Or_op1\"" {  } { { "alu.v" "Or_op1" { Text "E:/ECE 550D/Project/alu.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632086414934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left_shift left_shift:Left1 " "Elaborating entity \"left_shift\" for hierarchy \"left_shift:Left1\"" {  } { { "alu.v" "Left1" { Text "E:/ECE 550D/Project/alu.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632086414934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2 left_shift:Left1\|mux_2:M1_L1 " "Elaborating entity \"mux_2\" for hierarchy \"left_shift:Left1\|mux_2:M1_L1\"" {  } { { "left_shift.v" "M1_L1" { Text "E:/ECE 550D/Project/left_shift.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632086414935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "equal equal:E1 " "Elaborating entity \"equal\" for hierarchy \"equal:E1\"" {  } { { "alu.v" "E1" { Text "E:/ECE 550D/Project/alu.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632086414962 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1632086415547 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1632086415995 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1632086417430 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632086417430 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "520 " "Implemented 520 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "74 " "Implemented 74 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1632086417519 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1632086417519 ""} { "Info" "ICUT_CUT_TM_LCELLS" "411 " "Implemented 411 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1632086417519 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1632086417519 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4954 " "Peak virtual memory: 4954 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632086417550 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 19 17:20:17 2021 " "Processing ended: Sun Sep 19 17:20:17 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632086417550 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632086417550 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632086417550 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1632086417550 ""}
