/* Generated by Yosys 0.14+42 (git sha1 04316fe0d, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module \$paramod\Test\C=s32'00000000000000000000000000000010 (a, y);
  input [1:0] a;
  wire [1:0] a;
  output [3:0] y;
  wire [3:0] y;
endmodule

module t(a, y);
  input [1:0] a;
  wire [1:0] a;
  output [3:0] y;
  wire [3:0] y;
  \$paramod\Test\C=s32'00000000000000000000000000000010  test (
    .a(a),
    .y(y)
  );
endmodule
