<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\document\GitHub\PE_module\IRCAM\src\IRCAM.v<br>
D:\document\GitHub\PE_module\IRCAM\src\IRCAMtop.v<br>
D:\document\GitHub\PE_module\IRCAM\src\PingPongBuffer.v<br>
D:\document\GitHub\PE_module\IRCAM\src\UART_RX.v<br>
D:\document\GitHub\PE_module\IRCAM\src\clkdiv460k.v<br>
D:\document\GitHub\PE_module\IRCAM\src\clockDivider24.v<br>
D:\document\GitHub\PE_module\IRCAM\src\gowin_pll\gowin_pll.v<br>
D:\document\GitHub\PE_module\IRCAM\src\input_pre_data_module.v<br>
D:\document\GitHub\PE_module\IRCAM\src\input_pre_sram.v<br>
D:\document\GitHub\PE_module\IRCAM\src\shift_register.v<br>
D:\document\GitHub\PE_module\IRCAM\src\sirv_gnrl_dffs.v<br>
D:\document\GitHub\PE_module\IRCAM\src\CustomActivation.v<br>
D:\document\GitHub\PE_module\IRCAM\src\middle_new_PE.v<br>
D:\document\GitHub\PE_module\IRCAM\src\middle_new_PEx24.v<br>
D:\document\GitHub\PE_module\IRCAM\src\mult_ip.v<br>
D:\document\GitHub\PE_module\IRCAM\src\new_PE.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-5</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Nov 04 01:52:08 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>middle_new_PEx24</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.218s, Elapsed time = 0h 0m 0.826s, Peak memory usage = 152.266MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.223s, Peak memory usage = 152.266MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.084s, Peak memory usage = 152.266MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.125s, Elapsed time = 0h 0m 0.167s, Peak memory usage = 152.266MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.072s, Peak memory usage = 152.266MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.25s, Elapsed time = 0h 0m 0.386s, Peak memory usage = 152.266MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.019s, Peak memory usage = 152.266MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.044s, Peak memory usage = 152.266MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.203s, Elapsed time = 0h 0m 0.23s, Peak memory usage = 152.266MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.045s, Peak memory usage = 152.266MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.044s, Peak memory usage = 152.266MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 2s, Peak memory usage = 164.234MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.133s, Peak memory usage = 164.234MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 1s, Peak memory usage = 176.691MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 2s, Elapsed time = 0h 0m 5s, Peak memory usage = 176.691MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>439</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>439</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>247</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>192</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>3652</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>1816</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDLCE</td>
<td>1836</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>623</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>71</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>145</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>407</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>1680</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>1680</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td></td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULT12X12</td>
<td>72</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULTADDALU12X12</td>
<td>72</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>2304(624 LUT, 1680 ALU) / 138240</td>
<td>2%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>3652 / 139140</td>
<td>3%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>1836 / 139140</td>
<td>2%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>1816 / 139140</td>
<td>2%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>0 / 340</td>
<td>0%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>en_d</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>en_ibuf/O </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.0(MHz)</td>
<td>1193.2(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>en_d</td>
<td>100.0(MHz)</td>
<td>136.3(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.092</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.186</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.094</td>
</tr>
<tr>
<td class="label">From</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_0/shift_register_0/reg1/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PE_23/new_PE_Unit_1/Psum_tmp_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>en_d[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1890</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.889</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_0/shift_register_0/reg1/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.271</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_0/shift_register_0/reg1/qout_r_0_s0/Q</td>
</tr>
<tr>
<td>1.477</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>12</td>
<td>PE_23/new_PE_Unit_1/add_12_s0/A0[0]</td>
</tr>
<tr>
<td>5.348</td>
<td>3.871</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>PE_23/new_PE_Unit_1/add_12_s0/DOUT[0]</td>
</tr>
<tr>
<td>5.541</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>PE_23/new_PE_Unit_1/n117_s/I1</td>
</tr>
<tr>
<td>6.141</td>
<td>0.600</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>PE_23/new_PE_Unit_1/n117_s/COUT</td>
</tr>
<tr>
<td>6.141</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>PE_23/new_PE_Unit_1/n116_s/CIN</td>
</tr>
<tr>
<td>6.384</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>PE_23/new_PE_Unit_1/n116_s/SUM</td>
</tr>
<tr>
<td>6.591</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>PE_23/new_PE_Unit_1/n116_s0/I0</td>
</tr>
<tr>
<td>7.186</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>PE_23/new_PE_Unit_1/n116_s0/COUT</td>
</tr>
<tr>
<td>7.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>PE_23/new_PE_Unit_1/n115_s0/CIN</td>
</tr>
<tr>
<td>7.236</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>PE_23/new_PE_Unit_1/n115_s0/COUT</td>
</tr>
<tr>
<td>7.236</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>PE_23/new_PE_Unit_1/n114_s0/CIN</td>
</tr>
<tr>
<td>7.286</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>PE_23/new_PE_Unit_1/n114_s0/COUT</td>
</tr>
<tr>
<td>7.286</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>PE_23/new_PE_Unit_1/n113_s0/CIN</td>
</tr>
<tr>
<td>7.336</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>PE_23/new_PE_Unit_1/n113_s0/COUT</td>
</tr>
<tr>
<td>7.336</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>PE_23/new_PE_Unit_1/n112_s0/CIN</td>
</tr>
<tr>
<td>7.386</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>PE_23/new_PE_Unit_1/n112_s0/COUT</td>
</tr>
<tr>
<td>7.386</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>PE_23/new_PE_Unit_1/n111_s0/CIN</td>
</tr>
<tr>
<td>7.436</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>PE_23/new_PE_Unit_1/n111_s0/COUT</td>
</tr>
<tr>
<td>7.436</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>PE_23/new_PE_Unit_1/n110_s0/CIN</td>
</tr>
<tr>
<td>7.486</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>PE_23/new_PE_Unit_1/n110_s0/COUT</td>
</tr>
<tr>
<td>7.486</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>PE_23/new_PE_Unit_1/n109_s0/CIN</td>
</tr>
<tr>
<td>7.536</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>PE_23/new_PE_Unit_1/n109_s0/COUT</td>
</tr>
<tr>
<td>7.536</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>PE_23/new_PE_Unit_1/n108_s0/CIN</td>
</tr>
<tr>
<td>7.586</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>PE_23/new_PE_Unit_1/n108_s0/COUT</td>
</tr>
<tr>
<td>7.586</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>PE_23/new_PE_Unit_1/n107_s0/CIN</td>
</tr>
<tr>
<td>7.636</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>PE_23/new_PE_Unit_1/n107_s0/COUT</td>
</tr>
<tr>
<td>7.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>PE_23/new_PE_Unit_1/n106_s0/CIN</td>
</tr>
<tr>
<td>7.686</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>PE_23/new_PE_Unit_1/n106_s0/COUT</td>
</tr>
<tr>
<td>7.686</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>PE_23/new_PE_Unit_1/n105_s0/CIN</td>
</tr>
<tr>
<td>7.736</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>PE_23/new_PE_Unit_1/n105_s0/COUT</td>
</tr>
<tr>
<td>7.736</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>PE_23/new_PE_Unit_1/n104_s0/CIN</td>
</tr>
<tr>
<td>7.979</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>PE_23/new_PE_Unit_1/n104_s0/SUM</td>
</tr>
<tr>
<td>8.186</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>PE_23/new_PE_Unit_1/Psum_tmp_13_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>en_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3726</td>
<td>en_ibuf/O</td>
</tr>
<tr>
<td>5.193</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>PE_23/new_PE_Unit_1/Psum_tmp_13_s0/G</td>
</tr>
<tr>
<td>5.158</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>PE_23/new_PE_Unit_1/Psum_tmp_13_s0</td>
</tr>
<tr>
<td>5.094</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>PE_23/new_PE_Unit_1/Psum_tmp_13_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.696</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.103, 83.640%; route: 0.811, 11.118%; tC2Q: 0.382, 5.242%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.092</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.186</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.094</td>
</tr>
<tr>
<td class="label">From</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_1/shift_register_0/reg1/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PE_23/new_PE_Unit_2/Psum_tmp_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>en_d[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1890</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.889</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_1/shift_register_0/reg1/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.271</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_1/shift_register_0/reg1/qout_r_0_s0/Q</td>
</tr>
<tr>
<td>1.477</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>12</td>
<td>PE_23/new_PE_Unit_2/add_12_s0/A0[0]</td>
</tr>
<tr>
<td>5.348</td>
<td>3.871</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>PE_23/new_PE_Unit_2/add_12_s0/DOUT[0]</td>
</tr>
<tr>
<td>5.541</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>PE_23/new_PE_Unit_2/n117_s/I1</td>
</tr>
<tr>
<td>6.141</td>
<td>0.600</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>PE_23/new_PE_Unit_2/n117_s/COUT</td>
</tr>
<tr>
<td>6.141</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>PE_23/new_PE_Unit_2/n116_s/CIN</td>
</tr>
<tr>
<td>6.384</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>PE_23/new_PE_Unit_2/n116_s/SUM</td>
</tr>
<tr>
<td>6.591</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>PE_23/new_PE_Unit_2/n116_s0/I0</td>
</tr>
<tr>
<td>7.186</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>PE_23/new_PE_Unit_2/n116_s0/COUT</td>
</tr>
<tr>
<td>7.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>PE_23/new_PE_Unit_2/n115_s0/CIN</td>
</tr>
<tr>
<td>7.236</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>PE_23/new_PE_Unit_2/n115_s0/COUT</td>
</tr>
<tr>
<td>7.236</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>PE_23/new_PE_Unit_2/n114_s0/CIN</td>
</tr>
<tr>
<td>7.286</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>PE_23/new_PE_Unit_2/n114_s0/COUT</td>
</tr>
<tr>
<td>7.286</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>PE_23/new_PE_Unit_2/n113_s0/CIN</td>
</tr>
<tr>
<td>7.336</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>PE_23/new_PE_Unit_2/n113_s0/COUT</td>
</tr>
<tr>
<td>7.336</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>PE_23/new_PE_Unit_2/n112_s0/CIN</td>
</tr>
<tr>
<td>7.386</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>PE_23/new_PE_Unit_2/n112_s0/COUT</td>
</tr>
<tr>
<td>7.386</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>PE_23/new_PE_Unit_2/n111_s0/CIN</td>
</tr>
<tr>
<td>7.436</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>PE_23/new_PE_Unit_2/n111_s0/COUT</td>
</tr>
<tr>
<td>7.436</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>PE_23/new_PE_Unit_2/n110_s0/CIN</td>
</tr>
<tr>
<td>7.486</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>PE_23/new_PE_Unit_2/n110_s0/COUT</td>
</tr>
<tr>
<td>7.486</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>PE_23/new_PE_Unit_2/n109_s0/CIN</td>
</tr>
<tr>
<td>7.536</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>PE_23/new_PE_Unit_2/n109_s0/COUT</td>
</tr>
<tr>
<td>7.536</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>PE_23/new_PE_Unit_2/n108_s0/CIN</td>
</tr>
<tr>
<td>7.586</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>PE_23/new_PE_Unit_2/n108_s0/COUT</td>
</tr>
<tr>
<td>7.586</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>PE_23/new_PE_Unit_2/n107_s0/CIN</td>
</tr>
<tr>
<td>7.636</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>PE_23/new_PE_Unit_2/n107_s0/COUT</td>
</tr>
<tr>
<td>7.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>PE_23/new_PE_Unit_2/n106_s0/CIN</td>
</tr>
<tr>
<td>7.686</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>PE_23/new_PE_Unit_2/n106_s0/COUT</td>
</tr>
<tr>
<td>7.686</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>PE_23/new_PE_Unit_2/n105_s0/CIN</td>
</tr>
<tr>
<td>7.736</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>PE_23/new_PE_Unit_2/n105_s0/COUT</td>
</tr>
<tr>
<td>7.736</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>PE_23/new_PE_Unit_2/n104_s0/CIN</td>
</tr>
<tr>
<td>7.979</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>PE_23/new_PE_Unit_2/n104_s0/SUM</td>
</tr>
<tr>
<td>8.186</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>PE_23/new_PE_Unit_2/Psum_tmp_13_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>en_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3726</td>
<td>en_ibuf/O</td>
</tr>
<tr>
<td>5.193</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>PE_23/new_PE_Unit_2/Psum_tmp_13_s0/G</td>
</tr>
<tr>
<td>5.158</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>PE_23/new_PE_Unit_2/Psum_tmp_13_s0</td>
</tr>
<tr>
<td>5.094</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>PE_23/new_PE_Unit_2/Psum_tmp_13_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.696</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.103, 83.640%; route: 0.811, 11.118%; tC2Q: 0.382, 5.242%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.092</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.186</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.094</td>
</tr>
<tr>
<td class="label">From</td>
<td>BLOCK1[21].PE_n/new_PE_Unit_0/shift_register_0/reg1/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_1/Psum_tmp_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>en_d[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1890</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.889</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BLOCK1[21].PE_n/new_PE_Unit_0/shift_register_0/reg1/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.271</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>BLOCK1[21].PE_n/new_PE_Unit_0/shift_register_0/reg1/qout_r_0_s0/Q</td>
</tr>
<tr>
<td>1.477</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>12</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_1/add_12_s0/A0[0]</td>
</tr>
<tr>
<td>5.348</td>
<td>3.871</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_1/add_12_s0/DOUT[0]</td>
</tr>
<tr>
<td>5.541</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_1/n117_s/I1</td>
</tr>
<tr>
<td>6.141</td>
<td>0.600</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_1/n117_s/COUT</td>
</tr>
<tr>
<td>6.141</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_1/n116_s/CIN</td>
</tr>
<tr>
<td>6.384</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_1/n116_s/SUM</td>
</tr>
<tr>
<td>6.591</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_1/n116_s0/I0</td>
</tr>
<tr>
<td>7.186</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_1/n116_s0/COUT</td>
</tr>
<tr>
<td>7.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_1/n115_s0/CIN</td>
</tr>
<tr>
<td>7.236</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_1/n115_s0/COUT</td>
</tr>
<tr>
<td>7.236</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_1/n114_s0/CIN</td>
</tr>
<tr>
<td>7.286</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_1/n114_s0/COUT</td>
</tr>
<tr>
<td>7.286</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_1/n113_s0/CIN</td>
</tr>
<tr>
<td>7.336</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_1/n113_s0/COUT</td>
</tr>
<tr>
<td>7.336</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_1/n112_s0/CIN</td>
</tr>
<tr>
<td>7.386</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_1/n112_s0/COUT</td>
</tr>
<tr>
<td>7.386</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_1/n111_s0/CIN</td>
</tr>
<tr>
<td>7.436</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_1/n111_s0/COUT</td>
</tr>
<tr>
<td>7.436</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_1/n110_s0/CIN</td>
</tr>
<tr>
<td>7.486</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_1/n110_s0/COUT</td>
</tr>
<tr>
<td>7.486</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_1/n109_s0/CIN</td>
</tr>
<tr>
<td>7.536</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_1/n109_s0/COUT</td>
</tr>
<tr>
<td>7.536</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_1/n108_s0/CIN</td>
</tr>
<tr>
<td>7.586</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_1/n108_s0/COUT</td>
</tr>
<tr>
<td>7.586</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_1/n107_s0/CIN</td>
</tr>
<tr>
<td>7.636</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_1/n107_s0/COUT</td>
</tr>
<tr>
<td>7.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_1/n106_s0/CIN</td>
</tr>
<tr>
<td>7.686</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_1/n106_s0/COUT</td>
</tr>
<tr>
<td>7.686</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_1/n105_s0/CIN</td>
</tr>
<tr>
<td>7.736</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_1/n105_s0/COUT</td>
</tr>
<tr>
<td>7.736</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_1/n104_s0/CIN</td>
</tr>
<tr>
<td>7.979</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_1/n104_s0/SUM</td>
</tr>
<tr>
<td>8.186</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_1/Psum_tmp_13_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>en_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3726</td>
<td>en_ibuf/O</td>
</tr>
<tr>
<td>5.193</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_1/Psum_tmp_13_s0/G</td>
</tr>
<tr>
<td>5.158</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>BLOCK1[22].PE_n/new_PE_Unit_1/Psum_tmp_13_s0</td>
</tr>
<tr>
<td>5.094</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_1/Psum_tmp_13_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.696</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.103, 83.640%; route: 0.811, 11.118%; tC2Q: 0.382, 5.242%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.092</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.186</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.094</td>
</tr>
<tr>
<td class="label">From</td>
<td>BLOCK1[21].PE_n/new_PE_Unit_1/shift_register_0/reg1/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_2/Psum_tmp_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>en_d[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1890</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.889</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BLOCK1[21].PE_n/new_PE_Unit_1/shift_register_0/reg1/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.271</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>BLOCK1[21].PE_n/new_PE_Unit_1/shift_register_0/reg1/qout_r_0_s0/Q</td>
</tr>
<tr>
<td>1.477</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>12</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_2/add_12_s0/A0[0]</td>
</tr>
<tr>
<td>5.348</td>
<td>3.871</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_2/add_12_s0/DOUT[0]</td>
</tr>
<tr>
<td>5.541</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_2/n117_s/I1</td>
</tr>
<tr>
<td>6.141</td>
<td>0.600</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_2/n117_s/COUT</td>
</tr>
<tr>
<td>6.141</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_2/n116_s/CIN</td>
</tr>
<tr>
<td>6.384</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_2/n116_s/SUM</td>
</tr>
<tr>
<td>6.591</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_2/n116_s0/I0</td>
</tr>
<tr>
<td>7.186</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_2/n116_s0/COUT</td>
</tr>
<tr>
<td>7.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_2/n115_s0/CIN</td>
</tr>
<tr>
<td>7.236</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_2/n115_s0/COUT</td>
</tr>
<tr>
<td>7.236</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_2/n114_s0/CIN</td>
</tr>
<tr>
<td>7.286</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_2/n114_s0/COUT</td>
</tr>
<tr>
<td>7.286</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_2/n113_s0/CIN</td>
</tr>
<tr>
<td>7.336</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_2/n113_s0/COUT</td>
</tr>
<tr>
<td>7.336</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_2/n112_s0/CIN</td>
</tr>
<tr>
<td>7.386</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_2/n112_s0/COUT</td>
</tr>
<tr>
<td>7.386</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_2/n111_s0/CIN</td>
</tr>
<tr>
<td>7.436</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_2/n111_s0/COUT</td>
</tr>
<tr>
<td>7.436</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_2/n110_s0/CIN</td>
</tr>
<tr>
<td>7.486</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_2/n110_s0/COUT</td>
</tr>
<tr>
<td>7.486</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_2/n109_s0/CIN</td>
</tr>
<tr>
<td>7.536</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_2/n109_s0/COUT</td>
</tr>
<tr>
<td>7.536</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_2/n108_s0/CIN</td>
</tr>
<tr>
<td>7.586</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_2/n108_s0/COUT</td>
</tr>
<tr>
<td>7.586</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_2/n107_s0/CIN</td>
</tr>
<tr>
<td>7.636</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_2/n107_s0/COUT</td>
</tr>
<tr>
<td>7.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_2/n106_s0/CIN</td>
</tr>
<tr>
<td>7.686</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_2/n106_s0/COUT</td>
</tr>
<tr>
<td>7.686</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_2/n105_s0/CIN</td>
</tr>
<tr>
<td>7.736</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_2/n105_s0/COUT</td>
</tr>
<tr>
<td>7.736</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_2/n104_s0/CIN</td>
</tr>
<tr>
<td>7.979</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_2/n104_s0/SUM</td>
</tr>
<tr>
<td>8.186</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_2/Psum_tmp_13_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>en_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3726</td>
<td>en_ibuf/O</td>
</tr>
<tr>
<td>5.193</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_2/Psum_tmp_13_s0/G</td>
</tr>
<tr>
<td>5.158</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>BLOCK1[22].PE_n/new_PE_Unit_2/Psum_tmp_13_s0</td>
</tr>
<tr>
<td>5.094</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>BLOCK1[22].PE_n/new_PE_Unit_2/Psum_tmp_13_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.696</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.103, 83.640%; route: 0.811, 11.118%; tC2Q: 0.382, 5.242%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.092</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.186</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.094</td>
</tr>
<tr>
<td class="label">From</td>
<td>BLOCK1[20].PE_n/new_PE_Unit_0/shift_register_0/reg1/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BLOCK1[21].PE_n/new_PE_Unit_1/Psum_tmp_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>en_d[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1890</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.889</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BLOCK1[20].PE_n/new_PE_Unit_0/shift_register_0/reg1/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.271</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>BLOCK1[20].PE_n/new_PE_Unit_0/shift_register_0/reg1/qout_r_0_s0/Q</td>
</tr>
<tr>
<td>1.477</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>12</td>
<td>BLOCK1[21].PE_n/new_PE_Unit_1/add_12_s0/A0[0]</td>
</tr>
<tr>
<td>5.348</td>
<td>3.871</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>BLOCK1[21].PE_n/new_PE_Unit_1/add_12_s0/DOUT[0]</td>
</tr>
<tr>
<td>5.541</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>BLOCK1[21].PE_n/new_PE_Unit_1/n117_s/I1</td>
</tr>
<tr>
<td>6.141</td>
<td>0.600</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>BLOCK1[21].PE_n/new_PE_Unit_1/n117_s/COUT</td>
</tr>
<tr>
<td>6.141</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>BLOCK1[21].PE_n/new_PE_Unit_1/n116_s/CIN</td>
</tr>
<tr>
<td>6.384</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>BLOCK1[21].PE_n/new_PE_Unit_1/n116_s/SUM</td>
</tr>
<tr>
<td>6.591</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BLOCK1[21].PE_n/new_PE_Unit_1/n116_s0/I0</td>
</tr>
<tr>
<td>7.186</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>BLOCK1[21].PE_n/new_PE_Unit_1/n116_s0/COUT</td>
</tr>
<tr>
<td>7.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>BLOCK1[21].PE_n/new_PE_Unit_1/n115_s0/CIN</td>
</tr>
<tr>
<td>7.236</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>BLOCK1[21].PE_n/new_PE_Unit_1/n115_s0/COUT</td>
</tr>
<tr>
<td>7.236</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BLOCK1[21].PE_n/new_PE_Unit_1/n114_s0/CIN</td>
</tr>
<tr>
<td>7.286</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>BLOCK1[21].PE_n/new_PE_Unit_1/n114_s0/COUT</td>
</tr>
<tr>
<td>7.286</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BLOCK1[21].PE_n/new_PE_Unit_1/n113_s0/CIN</td>
</tr>
<tr>
<td>7.336</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>BLOCK1[21].PE_n/new_PE_Unit_1/n113_s0/COUT</td>
</tr>
<tr>
<td>7.336</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BLOCK1[21].PE_n/new_PE_Unit_1/n112_s0/CIN</td>
</tr>
<tr>
<td>7.386</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>BLOCK1[21].PE_n/new_PE_Unit_1/n112_s0/COUT</td>
</tr>
<tr>
<td>7.386</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BLOCK1[21].PE_n/new_PE_Unit_1/n111_s0/CIN</td>
</tr>
<tr>
<td>7.436</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>BLOCK1[21].PE_n/new_PE_Unit_1/n111_s0/COUT</td>
</tr>
<tr>
<td>7.436</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BLOCK1[21].PE_n/new_PE_Unit_1/n110_s0/CIN</td>
</tr>
<tr>
<td>7.486</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>BLOCK1[21].PE_n/new_PE_Unit_1/n110_s0/COUT</td>
</tr>
<tr>
<td>7.486</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BLOCK1[21].PE_n/new_PE_Unit_1/n109_s0/CIN</td>
</tr>
<tr>
<td>7.536</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>BLOCK1[21].PE_n/new_PE_Unit_1/n109_s0/COUT</td>
</tr>
<tr>
<td>7.536</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BLOCK1[21].PE_n/new_PE_Unit_1/n108_s0/CIN</td>
</tr>
<tr>
<td>7.586</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>BLOCK1[21].PE_n/new_PE_Unit_1/n108_s0/COUT</td>
</tr>
<tr>
<td>7.586</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BLOCK1[21].PE_n/new_PE_Unit_1/n107_s0/CIN</td>
</tr>
<tr>
<td>7.636</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>BLOCK1[21].PE_n/new_PE_Unit_1/n107_s0/COUT</td>
</tr>
<tr>
<td>7.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BLOCK1[21].PE_n/new_PE_Unit_1/n106_s0/CIN</td>
</tr>
<tr>
<td>7.686</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>BLOCK1[21].PE_n/new_PE_Unit_1/n106_s0/COUT</td>
</tr>
<tr>
<td>7.686</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BLOCK1[21].PE_n/new_PE_Unit_1/n105_s0/CIN</td>
</tr>
<tr>
<td>7.736</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>BLOCK1[21].PE_n/new_PE_Unit_1/n105_s0/COUT</td>
</tr>
<tr>
<td>7.736</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BLOCK1[21].PE_n/new_PE_Unit_1/n104_s0/CIN</td>
</tr>
<tr>
<td>7.979</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>BLOCK1[21].PE_n/new_PE_Unit_1/n104_s0/SUM</td>
</tr>
<tr>
<td>8.186</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BLOCK1[21].PE_n/new_PE_Unit_1/Psum_tmp_13_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>en_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3726</td>
<td>en_ibuf/O</td>
</tr>
<tr>
<td>5.193</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BLOCK1[21].PE_n/new_PE_Unit_1/Psum_tmp_13_s0/G</td>
</tr>
<tr>
<td>5.158</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>BLOCK1[21].PE_n/new_PE_Unit_1/Psum_tmp_13_s0</td>
</tr>
<tr>
<td>5.094</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>BLOCK1[21].PE_n/new_PE_Unit_1/Psum_tmp_13_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.696</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.103, 83.640%; route: 0.811, 11.118%; tC2Q: 0.382, 5.242%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
