
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.073981                       # Number of seconds simulated
sim_ticks                                 73980990000                       # Number of ticks simulated
final_tick                               17003120693500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 108303                       # Simulator instruction rate (inst/s)
host_op_rate                                   142539                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               80123893                       # Simulator tick rate (ticks/s)
host_mem_usage                                2435608                       # Number of bytes of host memory used
host_seconds                                   923.33                       # Real time elapsed on the host
sim_insts                                   100000002                       # Number of instructions simulated
sim_ops                                     131610552                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst              6464                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data          96114176                       # Number of bytes read from this memory
system.physmem.bytes_read::total             96120640                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst         6464                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6464                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks     40507008                       # Number of bytes written to this memory
system.physmem.bytes_written::total          40507008                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                101                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data            1501784                       # Number of read requests responded to by this memory
system.physmem.num_reads::total               1501885                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks          632922                       # Number of write requests responded to by this memory
system.physmem.num_writes::total               632922                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst                87374                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data           1299173963                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total              1299261337                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst           87374                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              87374                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         547532657                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              547532657                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         547532657                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst               87374                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data          1299173963                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total             1846793994                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                        1485498                       # number of replacements
system.l2.tagsinuse                      15744.915359                       # Cycle average of tags in use
system.l2.total_refs                           238541                       # Total number of references to valid blocks.
system.l2.sampled_refs                        1501086                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.158912                       # Average number of references to valid blocks.
system.l2.warmup_cycle                   16932359068000                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          5533.813233                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst               1.792346                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data           10209.309780                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.337757                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000109                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.623127                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.960993                       # Average percentage of cache occupancy
system.l2.Writeback_hits::writebacks           644994                       # number of Writeback hits
system.l2.Writeback_hits::total                644994                       # number of Writeback hits
system.l2.ReadReq_misses::cpu.inst                101                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data            1094534                       # number of ReadReq misses
system.l2.ReadReq_misses::total               1094635                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data           407251                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              407251                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 101                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1501785                       # number of demand (read+write) misses
system.l2.demand_misses::total                1501886                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                101                       # number of overall misses
system.l2.overall_misses::cpu.data            1501785                       # number of overall misses
system.l2.overall_misses::total               1501886                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst      5502500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data  58468748000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     58474250500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data  21213121500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   21213121500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst       5502500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   79681869500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      79687372000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst      5502500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  79681869500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     79687372000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst              101                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data          1094534                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1094635                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       644994                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            644994                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         407251                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            407251                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               101                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1501785                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1501886                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              101                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1501785                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1501886                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total                  1                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 54480.198020                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 53418.850397                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53418.948325                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52088.568229                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52088.568229                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 54480.198020                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 53058.107186                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53058.202820                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 54480.198020                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 53058.107186                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53058.202820                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               632922                       # number of writebacks
system.l2.writebacks::total                    632922                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst           101                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data       1094534                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          1094635                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       407251                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         407251                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            101                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1501785                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1501886                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           101                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1501785                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1501886                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst      4273500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data  45159905500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  45164179000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data  16313556000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  16313556000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst      4273500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  61473461500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  61477735000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst      4273500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  61473461500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  61477735000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total             1                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total              1                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total             1                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 42311.881188                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 41259.481661                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41259.578764                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40057.743259                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40057.743259                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 42311.881188                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40933.596687                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40933.689375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 42311.881188                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40933.596687                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40933.689375                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                 4255664                       # Number of BP lookups
system.cpu.branchPred.condPredicted           4255664                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            131219                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2978628                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2978373                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.991439                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                        147961980                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            9396050                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      101028185                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     4255664                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2978373                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      22725740                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  335652                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              114729994                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                   9416811                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 32876                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          147047105                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.907742                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.418970                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                125777383     85.54%     85.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2165715      1.47%     87.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1374299      0.93%     87.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  1137495      0.77%     88.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1002606      0.68%     89.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   435961      0.30%     89.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   453180      0.31%     90.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  1359056      0.92%     90.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 13341410      9.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            147047105                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.028762                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.682798                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 16718771                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             108921624                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  17148367                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               4063020                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 195321                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              133364430                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 195321                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 19738475                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                88316210                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  17941519                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              20855578                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              132660038                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    24                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                5423040                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents              14254657                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           151372851                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             334230381                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         94995424                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         239234957                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             150356776                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1016030                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  40305405                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             24429319                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             8050705                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            715602                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           636079                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  132313135                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  19                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 131870160                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             91100                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          571390                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1287683                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             18                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     147047105                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.896789                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.406211                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            90214092     61.35%     61.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            19496772     13.26%     74.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            16717472     11.37%     85.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             9984285      6.79%     92.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             6375414      4.34%     97.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2193378      1.49%     98.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1945840      1.32%     99.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              116813      0.08%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                3039      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       147047105                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   20006      0.14%      0.14% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.14% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd              14382148     99.71%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  21399      0.15%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    16      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            245826      0.19%      0.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              43392316     32.91%     33.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     33.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     33.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            55852282     42.35%     75.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     75.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     75.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     75.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.45% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             24347355     18.46%     93.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             8032381      6.09%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              131870160                       # Type of FU issued
system.cpu.iq.rate                           0.891244                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    14423569                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.109377                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          244126309                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          48697666                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     48430824                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           181175781                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           84186903                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     83313237                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               48303677                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                97744226                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads                5                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       109649                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           25                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        18466                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         18208                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 195321                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                70543766                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               1177831                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           132313154                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            114653                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              24429319                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              8050705                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 621943                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                    42                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             25                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect             18                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       131235                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               131253                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             131762449                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              24338228                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            107707                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     32370586                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  4124227                       # Number of branches executed
system.cpu.iew.exec_stores                    8032358                       # Number of stores executed
system.cpu.iew.exec_rate                     0.890516                       # Inst execution rate
system.cpu.iew.wb_sent                      131744098                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     131744061                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 100986652                       # num instructions producing a value
system.cpu.iew.wb_consumers                 172531170                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.890391                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.585324                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts          720677                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            131219                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    146851784                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.896214                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.202153                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    117765633     80.19%     80.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      5482522      3.73%     83.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      5492637      3.74%     87.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      3252967      2.22%     89.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1147394      0.78%     90.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1094789      0.75%     91.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2164899      1.47%     92.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1276604      0.87%     93.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      9174339      6.25%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    146851784                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000002                       # Number of instructions committed
system.cpu.commit.committedOps              131610552                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       32351899                       # Number of memory references committed
system.cpu.commit.loads                      24319662                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    4124077                       # Number of branches committed
system.cpu.commit.fp_insts                   83312946                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  75758420                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events               9174339                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    270008674                       # The number of ROB reads
system.cpu.rob.rob_writes                   264857873                       # The number of ROB writes
system.cpu.timesIdled                           32710                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          914875                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000002                       # Number of Instructions Simulated
system.cpu.committedOps                     131610552                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000002                       # Number of Instructions Simulated
system.cpu.cpi                               1.479620                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.479620                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.675849                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.675849                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                135708994                       # number of integer regfile reads
system.cpu.int_regfile_writes                71825321                       # number of integer regfile writes
system.cpu.fp_regfile_reads                 155577170                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 78583772                       # number of floating regfile writes
system.cpu.misc_regfile_reads                40916558                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                 44.235197                       # Cycle average of tags in use
system.cpu.icache.total_refs                  9416676                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    101                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               93234.415842                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst      44.235197                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.043198                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.043198                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst      9416676                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9416676                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       9416676                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9416676                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      9416676                       # number of overall hits
system.cpu.icache.overall_hits::total         9416676                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          135                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           135                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          135                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            135                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          135                       # number of overall misses
system.cpu.icache.overall_misses::total           135                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst      7148500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7148500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst      7148500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7148500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst      7148500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7148500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      9416811                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9416811                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      9416811                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9416811                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      9416811                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9416811                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000014                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000014                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000014                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000014                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000014                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000014                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 52951.851852                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 52951.851852                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 52951.851852                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 52951.851852                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 52951.851852                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 52951.851852                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           37                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           37                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           34                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           34                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           34                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           34                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           34                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           34                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          101                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          101                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          101                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          101                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          101                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          101                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst      5604500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5604500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst      5604500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5604500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst      5604500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5604500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000011                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000011                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 55490.099010                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55490.099010                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 55490.099010                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55490.099010                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 55490.099010                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55490.099010                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                1500758                       # number of replacements
system.cpu.dcache.tagsinuse               1022.973713                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 26343572                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                1501782                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  17.541542                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           16929364957000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data    1022.973713                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.998998                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.998998                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     18718591                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        18718591                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      7624981                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7624981                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      26343572                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         26343572                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     26343572                       # number of overall hits
system.cpu.dcache.overall_hits::total        26343572                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      5601420                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       5601420                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       407252                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       407252                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      6008672                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        6008672                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      6008672                       # number of overall misses
system.cpu.dcache.overall_misses::total       6008672                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 261179121500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 261179121500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  22434899000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  22434899000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 283614020500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 283614020500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 283614020500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 283614020500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     24320011                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     24320011                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      8032233                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8032233                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     32352244                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     32352244                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     32352244                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     32352244                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.230321                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.230321                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.050702                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.050702                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.185727                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.185727                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.185727                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.185727                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 46627.305487                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 46627.305487                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 55088.493120                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55088.493120                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 47200.782552                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47200.782552                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 47200.782552                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47200.782552                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       100131                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              9086                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    11.020361                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       644994                       # number of writebacks
system.cpu.dcache.writebacks::total            644994                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data      4506886                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      4506886                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      4506887                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4506887                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      4506887                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4506887                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1094534                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1094534                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       407251                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       407251                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1501785                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1501785                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1501785                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1501785                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  59569772000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  59569772000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  21620371500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  21620371500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  81190143500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  81190143500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  81190143500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  81190143500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.045005                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.045005                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.050702                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.050702                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.046420                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.046420                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.046420                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.046420                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 54424.779861                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54424.779861                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 53088.565774                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53088.565774                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 54062.428044                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54062.428044                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 54062.428044                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54062.428044                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
