# Repository Overview

# Structure
## Advent of Code Solutions
## Advent of FPGA Solutions (Verilog)
## Advent of HardCaml Solutions (Hardcaml)

# Which Questions Have Been Solved?
| Day | Advent of Code | Advent of FPGA (Verilog / SystemVerilog) | Advent of Hardcaml |
|-----|----------------|------------------------------------------|--------------------|
| 1   | ✅             | ✅                                        | ✅                  |
|2    | ✅             | Not worth it, CPU > HDL                  |                   |
|3    | ✅             |                                         |                   |
|4    | ✅             |                                         |                   |
|5    | ✅             |                                         |                   |
|6    | ✅             |                                         |                   |
|7    | ✅             |                                         |                   |
|8    | ✅             |                                         |                   |
|9    | ✅             |                                         |                   |
|10   |                |                                         |                   |
|11   |                |                                         |                   |
|12   |                |                                         |                   |

# Use
