C:/Users/andre/Desktop/LabDigitalElectronics/Lab4/SYS_VERILOG/counter_clr.sv {1 {vlog -work work -sv -stats=none C:/Users/andre/Desktop/LabDigitalElectronics/Lab4/SYS_VERILOG/counter_clr.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module counter_clr

Top level modules:
	counter_clr

} {} {}} C:/Users/andre/Desktop/LabDigitalElectronics/Lab4/SYS_VERILOG/traffic_light.sv {1 {vlog -work work -sv -stats=none C:/Users/andre/Desktop/LabDigitalElectronics/Lab4/SYS_VERILOG/traffic_light.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module traffic_light

Top level modules:
	traffic_light

} {} {}} C:/Users/andre/Desktop/LabDigitalElectronics/Lab4/TB/tb_traffic_light.sv {1 {vlog -work work -sv -stats=none C:/Users/andre/Desktop/LabDigitalElectronics/Lab4/TB/tb_traffic_light.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module testbench

Top level modules:
	testbench

} {} {}}
