<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/cpu_sys_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux_001" />
 <file
   path="simulation/submodules/cpu_sys_rsp_xbar_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux_001" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux" />
 <file
   path="simulation/submodules/cpu_sys_rsp_xbar_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux" />
 <file
   path="simulation/submodules/cpu_sys_rsp_xbar_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_demux_001" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_mux" />
 <file
   path="simulation/submodules/cpu_sys_cmd_xbar_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_mux" />
 <file
   path="simulation/submodules/cpu_sys_cmd_xbar_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_demux_001" />
 <file
   path="simulation/submodules/cpu_sys_cmd_xbar_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_demux" />
 <file
   path="simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="simulation/submodules/cpu_sys_id_router_001.sv"
   type="SYSTEM_VERILOG"
   library="id_router_001" />
 <file
   path="simulation/submodules/cpu_sys_id_router.sv"
   type="SYSTEM_VERILOG"
   library="id_router" />
 <file
   path="simulation/submodules/cpu_sys_addr_router_001.sv"
   type="SYSTEM_VERILOG"
   library="addr_router_001" />
 <file
   path="simulation/submodules/cpu_sys_addr_router.sv"
   type="SYSTEM_VERILOG"
   library="addr_router" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" />
 <file
   path="simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" />
 <file
   path="simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" />
 <file
   path="simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" />
 <file
   path="simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="nios2_qsys_0_jtag_debug_module_translator" />
 <file
   path="simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="nios2_qsys_0_data_master_translator" />
 <file
   path="simulation/submodules/cpu_sys_jtag_uart_0.v"
   type="VERILOG"
   library="jtag_uart_0" />
 <file
   path="simulation/submodules/cpu_sys_pio_0.v"
   type="VERILOG"
   library="pio_0" />
 <file
   path="simulation/submodules/cpu_sys_cpu_mem.v"
   type="VERILOG"
   library="cpu_mem" />
 <file
   path="simulation/submodules/cpu_sys_nios2_qsys_0_ociram_default_contents.mif"
   type="MIF"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/cpu_sys_nios2_qsys_0_rf_ram_b.hex"
   type="HEX"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/cpu_sys_nios2_qsys_0_rf_ram_b.mif"
   type="MIF"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/cpu_sys_nios2_qsys_0.sdc"
   type="SDC"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/cpu_sys_nios2_qsys_0_rf_ram_a.dat"
   type="DAT"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/cpu_sys_nios2_qsys_0_ociram_default_contents.dat"
   type="DAT"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/cpu_sys_nios2_qsys_0_jtag_debug_module_tck.v"
   type="VERILOG"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/cpu_sys_nios2_qsys_0_rf_ram_b.dat"
   type="DAT"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/cpu_sys_nios2_qsys_0_ociram_default_contents.hex"
   type="HEX"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/cpu_sys_nios2_qsys_0_nios2_waves.do"
   type="OTHER"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/cpu_sys_nios2_qsys_0_rf_ram_a.hex"
   type="HEX"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/cpu_sys_nios2_qsys_0_oci_test_bench.v"
   type="VERILOG"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/cpu_sys_nios2_qsys_0.v"
   type="VERILOG"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/cpu_sys_nios2_qsys_0_jtag_debug_module_sysclk.v"
   type="VERILOG"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/cpu_sys_nios2_qsys_0_test_bench.v"
   type="VERILOG"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/cpu_sys_nios2_qsys_0_jtag_debug_module_wrapper.v"
   type="VERILOG"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/cpu_sys_nios2_qsys_0_rf_ram_a.mif"
   type="MIF"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/cpu_sys_altpll_0.vo"
   type="VERILOG"
   library="altpll_0" />
 <file path="simulation/cpu_sys.v" type="VERILOG" />
 <topLevel name="cpu_sys" />
 <deviceFamily name="cycloneive" />
 <modelMap controllerPath="cpu_sys.cpu_mem" modelPath="cpu_sys.cpu_mem" />
</simPackage>
