$date
	Fri Apr 18 14:32:20 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module adder_tp $end
$var wire 4 ! q [3:0] $end
$var wire 1 " VF $end
$var parameter 32 # STEP $end
$var reg 4 $ a [3:0] $end
$var reg 4 % b [3:0] $end
$scope module adder $end
$var wire 1 " VF $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 4 ( q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11000011010100000 #
$end
#0
$dumpvars
b111 (
b11 '
b100 &
b11 %
b100 $
0"
b111 !
$end
#100000
1"
b1000 !
b1000 (
b100 %
b100 '
#200000
0"
b1100 %
b1100 '
b1000 !
b1000 (
b1100 $
b1100 &
#300000
1"
b111 !
b111 (
b1011 %
b1011 '
#400000
