

================================================================
== Vitis HLS Report for 'backProp_8_4_10_Pipeline_VITIS_LOOP_208_3'
================================================================
* Date:           Sat Apr 12 12:19:10 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.548 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                   |
    |   min   |   max   |    min    |    max    | min | max |                      Type                     |
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |        6|        6|  60.000 ns|  60.000 ns|    5|    5|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_208_3  |        4|        4|         2|          1|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     82|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|       0|     89|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     92|    -|
|Register         |        -|    -|      33|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|      33|    263|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |mul_18ns_25s_43_1_1_U513   |mul_18ns_25s_43_1_1   |        0|   1|  0|  49|    0|
    |sparsemux_9_2_18_1_1_U512  |sparsemux_9_2_18_1_1  |        0|   0|  0|  20|    0|
    |sparsemux_9_2_25_1_1_U511  |sparsemux_9_2_25_1_1  |        0|   0|  0|  20|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|   1|  0|  89|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln208_fu_170_p2   |         +|   0|  0|  10|           3|           1|
    |ap_condition_240      |       and|   0|  0|   2|           1|           1|
    |ap_condition_246      |       and|   0|  0|   2|           1|           1|
    |ap_condition_252      |       and|   0|  0|   2|           1|           1|
    |ap_condition_258      |       and|   0|  0|   2|           1|           1|
    |icmp_ln208_fu_164_p2  |      icmp|   0|  0|  12|           3|           4|
    |icmp_ln211_fu_242_p2  |      icmp|   0|  0|  50|          43|           1|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  82|          54|          12|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |agg_result_0_o           |  14|          3|   25|         75|
    |agg_result_1_o           |  14|          3|   25|         75|
    |agg_result_2_o           |  14|          3|   25|         75|
    |agg_result_3_o           |  14|          3|   25|         75|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_ii_1    |   9|          2|    3|          6|
    |ii_fu_72                 |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  92|         20|  108|        316|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ii_fu_72                 |   3|   0|    3|          0|
    |trunc_ln208_reg_273      |   2|   0|    2|          0|
    |trunc_ln_reg_280         |  25|   0|   25|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  33|   0|   33|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+-------------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  backProp<8, 4, 10>_Pipeline_VITIS_LOOP_208_3|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  backProp<8, 4, 10>_Pipeline_VITIS_LOOP_208_3|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  backProp<8, 4, 10>_Pipeline_VITIS_LOOP_208_3|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  backProp<8, 4, 10>_Pipeline_VITIS_LOOP_208_3|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  backProp<8, 4, 10>_Pipeline_VITIS_LOOP_208_3|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  backProp<8, 4, 10>_Pipeline_VITIS_LOOP_208_3|  return value|
|agg_result_0_i           |   in|   25|     ap_ovld|                                  agg_result_0|       pointer|
|agg_result_0_o           |  out|   25|     ap_ovld|                                  agg_result_0|       pointer|
|agg_result_0_o_ap_vld    |  out|    1|     ap_ovld|                                  agg_result_0|       pointer|
|agg_result_3_i           |   in|   25|     ap_ovld|                                  agg_result_3|       pointer|
|agg_result_3_o           |  out|   25|     ap_ovld|                                  agg_result_3|       pointer|
|agg_result_3_o_ap_vld    |  out|    1|     ap_ovld|                                  agg_result_3|       pointer|
|agg_result_2_i           |   in|   25|     ap_ovld|                                  agg_result_2|       pointer|
|agg_result_2_o           |  out|   25|     ap_ovld|                                  agg_result_2|       pointer|
|agg_result_2_o_ap_vld    |  out|    1|     ap_ovld|                                  agg_result_2|       pointer|
|agg_result_1_i           |   in|   25|     ap_ovld|                                  agg_result_1|       pointer|
|agg_result_1_o           |  out|   25|     ap_ovld|                                  agg_result_1|       pointer|
|agg_result_1_o_ap_vld    |  out|    1|     ap_ovld|                                  agg_result_1|       pointer|
|output_load_reload       |   in|   18|     ap_none|                            output_load_reload|        scalar|
|output_10_load_reload    |   in|   18|     ap_none|                         output_10_load_reload|        scalar|
|output_13_load_1_reload  |   in|   18|     ap_none|                       output_13_load_1_reload|        scalar|
|output_16_load_reload    |   in|   18|     ap_none|                         output_16_load_reload|        scalar|
+-------------------------+-----+-----+------------+----------------------------------------------+--------------+

