/* Generated by Yosys 0.3.0+ (git sha1 3b52121) */

(* src = "../../verilog/byte2wordsel.v:1" *)
module Byte2WordSel(H_i, L_i, Y_o, Shift_i, Mask_i);
  wire [15:0] \$auto$splice.cc:141:get_spliced_signal$6 ;
  (* src = "../../verilog/byte2wordsel.v:13" *)
  wire [15:0] \$auto$splice.cc:237:run$7 ;
  (* src = "../../verilog/byte2wordsel.v:15" *)
  wire [31:0] \$sub$../../verilog/byte2wordsel.v:15$2_Y ;
  (* src = "../../verilog/byte2wordsel.v:13" *)
  wire [15:0] Concat;
  (* intersynth_conntype = "Byte" *)
  (* src = "../../verilog/byte2wordsel.v:3" *)
  input [7:0] H_i;
  (* intersynth_conntype = "Byte" *)
  (* src = "../../verilog/byte2wordsel.v:5" *)
  input [7:0] L_i;
  (* src = "../../verilog/byte2wordsel.v:15" *)
  wire [15:0] Mask;
  (* intersynth_config = 4 *)
  (* src = "../../verilog/byte2wordsel.v:11" *)
  input [3:0] Mask_i;
  (* src = "../../verilog/byte2wordsel.v:16" *)
  wire [15:0] Masked;
  (* intersynth_config = 4 *)
  (* src = "../../verilog/byte2wordsel.v:9" *)
  input [3:0] Shift_i;
  (* src = "../../verilog/byte2wordsel.v:14" *)
  wire [15:0] Shifted;
  (* intersynth_conntype = "Word" *)
  (* src = "../../verilog/byte2wordsel.v:7" *)
  output [15:0] Y_o;
  (* src = "../../verilog/byte2wordsel.v:16" *)
  \$and  #(
    .A_SIGNED(32'b00000000000000000000000000000000),
    .A_WIDTH(32'b00000000000000000000000000010000),
    .B_SIGNED(32'b00000000000000000000000000000000),
    .B_WIDTH(32'b00000000000000000000000000010000),
    .Y_WIDTH(32'b00000000000000000000000000010000)
  ) \$and$../../verilog/byte2wordsel.v:16$4  (
    .A(Shifted),
    .B(Mask),
    .Y(Y_o)
  );
  \$concat  #(
    .A_WIDTH(32'b00000000000000000000000000001000),
    .B_WIDTH(32'b00000000000000000000000000001000)
  ) \$auto$splice.cc:135:get_spliced_signal$5  (
    .A(L_i),
    .B(H_i),
    .Y(\$auto$splice.cc:141:get_spliced_signal$6 )
  );
  (* src = "../../verilog/byte2wordsel.v:14" *)
  \$shr  #(
    .A_SIGNED(32'b00000000000000000000000000000000),
    .A_WIDTH(32'b00000000000000000000000000010000),
    .B_SIGNED(32'b00000000000000000000000000000000),
    .B_WIDTH(32'b00000000000000000000000000000100),
    .Y_WIDTH(32'b00000000000000000000000000010000)
  ) \$shr$../../verilog/byte2wordsel.v:14$1  (
    .A(\$auto$splice.cc:141:get_spliced_signal$6 ),
    .B(Shift_i),
    .Y(Shifted)
  );
  (* src = "../../verilog/byte2wordsel.v:15" *)
  \$shr  #(
    .A_SIGNED(32'b00000000000000000000000000000000),
    .A_WIDTH(32'b00000000000000000000000000010000),
    .B_SIGNED(32'b00000000000000000000000000000000),
    .B_WIDTH(32'b00000000000000000000000000100000),
    .Y_WIDTH(32'b00000000000000000000000000010000)
  ) \$shr$../../verilog/byte2wordsel.v:15$3  (
    .A(16'b1111111111111111),
    .B(\$sub$../../verilog/byte2wordsel.v:15$2_Y ),
    .Y(Mask)
  );
  (* src = "../../verilog/byte2wordsel.v:15" *)
  \$sub  #(
    .A_SIGNED(32'b00000000000000000000000000000000),
    .A_WIDTH(32'b00000000000000000000000000100000),
    .B_SIGNED(32'b00000000000000000000000000000000),
    .B_WIDTH(32'b00000000000000000000000000000100),
    .Y_WIDTH(32'b00000000000000000000000000100000)
  ) \$sub$../../verilog/byte2wordsel.v:15$2  (
    .A(15),
    .B(Mask_i),
    .Y(\$sub$../../verilog/byte2wordsel.v:15$2_Y )
  );
  assign \$auto$splice.cc:237:run$7  = { H_i, L_i };
  assign Masked = Y_o;
  assign Concat = \$auto$splice.cc:141:get_spliced_signal$6 ;
endmodule
