Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Sep 15 14:28:15 2023
| Host         : TXAVM001 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Edge_Det_and_Synch_timing_summary_routed.rpt -pb Edge_Det_and_Synch_timing_summary_routed.pb -rpx Edge_Det_and_Synch_timing_summary_routed.rpx -warn_on_violation
| Design       : Edge_Det_and_Synch
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  55          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (55)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (110)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (55)
-------------------------
 There are 52 register/latch pins with no clock driven by root clock pin: Clock_in (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: freq_div_1hz/clkout_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (110)
--------------------------------------------------
 There are 110 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  114          inf        0.000                      0                  114           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           114 Endpoints
Min Delay           114 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 freq_div_1hz/clkout_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Clock_1Hz
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.464ns  (logic 3.966ns (61.349%)  route 2.499ns (38.651%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDCE                         0.000     0.000 r  freq_div_1hz/clkout_reg/C
    SLICE_X43Y70         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  freq_div_1hz/clkout_reg/Q
                         net (fo=5, routed)           2.499     2.955    Clock_1Hz_OBUF
    D18                  OBUF (Prop_obuf_I_O)         3.510     6.464 r  Clock_1Hz_OBUF_inst/O
                         net (fo=0)                   0.000     6.464    Clock_1Hz
    D18                                                               r  Clock_1Hz (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Rise
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.451ns  (logic 4.111ns (63.734%)  route 2.339ns (36.266%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDCE                         0.000     0.000 r  C2/Q_reg/C
    SLICE_X43Y53         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  C2/Q_reg/Q
                         net (fo=2, routed)           0.667     1.123    C1/w_C2_Q
    SLICE_X43Y53         LUT2 (Prop_lut2_I1_O)        0.124     1.247 r  C1/Rise_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.672     2.919    Rise_OBUF
    M14                  OBUF (Prop_obuf_I_O)         3.531     6.451 r  Rise_OBUF_inst/O
                         net (fo=0)                   0.000     6.451    Rise
    M14                                                               r  Rise (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Fall
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.311ns  (logic 4.119ns (65.272%)  route 2.192ns (34.728%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDCE                         0.000     0.000 r  C2/Q_reg/C
    SLICE_X43Y53         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  C2/Q_reg/Q
                         net (fo=2, routed)           0.666     1.122    C2/w_C2_Q
    SLICE_X43Y53         LUT2 (Prop_lut2_I0_O)        0.124     1.246 r  C2/Fall_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.525     2.772    Fall_OBUF
    M15                  OBUF (Prop_obuf_I_O)         3.539     6.311 r  Fall_OBUF_inst/O
                         net (fo=0)                   0.000     6.311    Fall
    M15                                                               r  Fall (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 freq_div_5hz/clkout_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Clock_5Hz
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.227ns  (logic 3.941ns (63.295%)  route 2.286ns (36.705%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDCE                         0.000     0.000 r  freq_div_5hz/clkout_reg/C
    SLICE_X43Y80         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  freq_div_5hz/clkout_reg/Q
                         net (fo=2, routed)           2.286     2.742    Clock_5Hz_OBUF
    G14                  OBUF (Prop_obuf_I_O)         3.485     6.227 r  Clock_5Hz_OBUF_inst/O
                         net (fo=0)                   0.000     6.227    Clock_5Hz
    G14                                                               r  Clock_5Hz (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 freq_div_5hz/count_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            freq_div_5hz/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.063ns  (logic 0.858ns (21.118%)  route 3.205ns (78.882%))
  Logic Levels:           4  (FDPE=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDPE                         0.000     0.000 r  freq_div_5hz/count_reg[3]/C
    SLICE_X43Y79         FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  freq_div_5hz/count_reg[3]/Q
                         net (fo=3, routed)           1.160     1.616    freq_div_5hz/count_reg_n_0_[3]
    SLICE_X43Y79         LUT4 (Prop_lut4_I2_O)        0.124     1.740 f  freq_div_5hz/count[23]_i_8/O
                         net (fo=1, routed)           0.808     2.548    freq_div_5hz/count[23]_i_8_n_0
    SLICE_X43Y81         LUT6 (Prop_lut6_I5_O)        0.124     2.672 f  freq_div_5hz/count[23]_i_2/O
                         net (fo=24, routed)          1.237     3.909    freq_div_5hz/count[23]_i_2_n_0
    SLICE_X43Y79         LUT2 (Prop_lut2_I1_O)        0.154     4.063 r  freq_div_5hz/count[4]_i_1__0/O
                         net (fo=1, routed)           0.000     4.063    freq_div_5hz/count[4]
    SLICE_X43Y79         FDPE                                         r  freq_div_5hz/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 freq_div_5hz/count_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            freq_div_5hz/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.033ns  (logic 0.828ns (20.532%)  route 3.205ns (79.468%))
  Logic Levels:           4  (FDPE=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDPE                         0.000     0.000 r  freq_div_5hz/count_reg[3]/C
    SLICE_X43Y79         FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  freq_div_5hz/count_reg[3]/Q
                         net (fo=3, routed)           1.160     1.616    freq_div_5hz/count_reg_n_0_[3]
    SLICE_X43Y79         LUT4 (Prop_lut4_I2_O)        0.124     1.740 f  freq_div_5hz/count[23]_i_8/O
                         net (fo=1, routed)           0.808     2.548    freq_div_5hz/count[23]_i_8_n_0
    SLICE_X43Y81         LUT6 (Prop_lut6_I5_O)        0.124     2.672 f  freq_div_5hz/count[23]_i_2/O
                         net (fo=24, routed)          1.237     3.909    freq_div_5hz/count[23]_i_2_n_0
    SLICE_X43Y79         LUT2 (Prop_lut2_I1_O)        0.124     4.033 r  freq_div_5hz/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000     4.033    freq_div_5hz/count[3]
    SLICE_X43Y79         FDPE                                         r  freq_div_5hz/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 freq_div_5hz/count_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            freq_div_5hz/count_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.013ns  (logic 0.828ns (20.634%)  route 3.185ns (79.366%))
  Logic Levels:           4  (FDPE=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDPE                         0.000     0.000 r  freq_div_5hz/count_reg[3]/C
    SLICE_X43Y79         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  freq_div_5hz/count_reg[3]/Q
                         net (fo=3, routed)           1.160     1.616    freq_div_5hz/count_reg_n_0_[3]
    SLICE_X43Y79         LUT4 (Prop_lut4_I2_O)        0.124     1.740 r  freq_div_5hz/count[23]_i_8/O
                         net (fo=1, routed)           0.808     2.548    freq_div_5hz/count[23]_i_8_n_0
    SLICE_X43Y81         LUT6 (Prop_lut6_I5_O)        0.124     2.672 r  freq_div_5hz/count[23]_i_2/O
                         net (fo=24, routed)          1.216     3.889    freq_div_5hz/count[23]_i_2_n_0
    SLICE_X43Y84         LUT2 (Prop_lut2_I0_O)        0.124     4.013 r  freq_div_5hz/count[22]_i_1__0/O
                         net (fo=1, routed)           0.000     4.013    freq_div_5hz/count[22]
    SLICE_X43Y84         FDCE                                         r  freq_div_5hz/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 freq_div_5hz/count_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            freq_div_5hz/count_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.987ns  (logic 2.144ns (53.774%)  route 1.843ns (46.226%))
  Logic Levels:           8  (CARRY4=5 FDPE=1 LUT1=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDPE                         0.000     0.000 r  freq_div_5hz/count_reg[2]/C
    SLICE_X43Y79         FDPE (Prop_fdpe_C_Q)         0.419     0.419 f  freq_div_5hz/count_reg[2]/Q
                         net (fo=3, routed)           0.734     1.153    freq_div_5hz/count_reg_n_0_[2]
    SLICE_X42Y79         LUT1 (Prop_lut1_I0_O)        0.299     1.452 r  freq_div_5hz/count0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.452    freq_div_5hz/count0_carry_i_3__0_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.985 r  freq_div_5hz/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.985    freq_div_5hz/count0_carry_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.102 r  freq_div_5hz/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.102    freq_div_5hz/count0_carry__0_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.219 r  freq_div_5hz/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.219    freq_div_5hz/count0_carry__1_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.336 r  freq_div_5hz/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.336    freq_div_5hz/count0_carry__2_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.555 r  freq_div_5hz/count0_carry__3/O[0]
                         net (fo=1, routed)           1.109     3.664    freq_div_5hz/count0_carry__3_n_7
    SLICE_X43Y82         LUT2 (Prop_lut2_I0_O)        0.323     3.987 r  freq_div_5hz/count[17]_i_1__0/O
                         net (fo=1, routed)           0.000     3.987    freq_div_5hz/count[17]
    SLICE_X43Y82         FDPE                                         r  freq_div_5hz/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 freq_div_1hz/count_reg[19]/C
                            (rising edge-triggered cell FDPE)
  Destination:            freq_div_1hz/count_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.986ns  (logic 0.858ns (21.526%)  route 3.128ns (78.474%))
  Logic Levels:           4  (FDPE=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE                         0.000     0.000 r  freq_div_1hz/count_reg[19]/C
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  freq_div_1hz/count_reg[19]/Q
                         net (fo=3, routed)           0.831     1.287    freq_div_1hz/count[19]
    SLICE_X43Y73         LUT4 (Prop_lut4_I0_O)        0.124     1.411 f  freq_div_1hz/count[25]_i_4/O
                         net (fo=1, routed)           1.105     2.516    freq_div_1hz/count[25]_i_4_n_0
    SLICE_X43Y72         LUT6 (Prop_lut6_I1_O)        0.124     2.640 f  freq_div_1hz/count[25]_i_2/O
                         net (fo=26, routed)          1.191     3.832    freq_div_1hz/count[25]_i_2_n_0
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.154     3.986 r  freq_div_1hz/count[25]_i_1/O
                         net (fo=1, routed)           0.000     3.986    freq_div_1hz/count_0[25]
    SLICE_X43Y74         FDPE                                         r  freq_div_1hz/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 freq_div_1hz/count_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            freq_div_1hz/count_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.962ns  (logic 2.376ns (59.966%)  route 1.586ns (40.034%))
  Logic Levels:           9  (CARRY4=6 FDPE=1 LUT1=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE                         0.000     0.000 r  freq_div_1hz/count_reg[2]/C
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.419     0.419 f  freq_div_1hz/count_reg[2]/Q
                         net (fo=3, routed)           0.737     1.156    freq_div_1hz/count[2]
    SLICE_X42Y69         LUT1 (Prop_lut1_I0_O)        0.299     1.455 r  freq_div_1hz/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.455    freq_div_1hz/count0_carry_i_3_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.988 r  freq_div_1hz/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.988    freq_div_1hz/count0_carry_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.105 r  freq_div_1hz/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.105    freq_div_1hz/count0_carry__0_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.222 r  freq_div_1hz/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.222    freq_div_1hz/count0_carry__1_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.339 r  freq_div_1hz/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.339    freq_div_1hz/count0_carry__2_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.456 r  freq_div_1hz/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.456    freq_div_1hz/count0_carry__3_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.779 r  freq_div_1hz/count0_carry__4/O[1]
                         net (fo=1, routed)           0.849     3.628    freq_div_1hz/data0[22]
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.334     3.962 r  freq_div_1hz/count[22]_i_1/O
                         net (fo=1, routed)           0.000     3.962    freq_div_1hz/count_0[22]
    SLICE_X43Y74         FDCE                                         r  freq_div_1hz/count_reg[22]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SYNC/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            C1/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDCE                         0.000     0.000 r  SYNC/Q_reg/C
    SLICE_X43Y53         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  SYNC/Q_reg/Q
                         net (fo=1, routed)           0.116     0.257    C1/Q
    SLICE_X43Y53         FDCE                                         r  C1/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            C2/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.141ns (42.281%)  route 0.192ns (57.719%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDCE                         0.000     0.000 r  C1/Q_reg/C
    SLICE_X43Y53         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  C1/Q_reg/Q
                         net (fo=3, routed)           0.192     0.333    C2/w_C1_Q
    SLICE_X43Y53         FDCE                                         r  C2/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 freq_div_5hz/clkout_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            freq_div_5hz/clkout_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDCE                         0.000     0.000 r  freq_div_5hz/clkout_reg/C
    SLICE_X43Y80         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  freq_div_5hz/clkout_reg/Q
                         net (fo=2, routed)           0.168     0.309    freq_div_5hz/Clock_5Hz_OBUF
    SLICE_X43Y80         LUT2 (Prop_lut2_I1_O)        0.045     0.354 r  freq_div_5hz/clkout_i_1__0/O
                         net (fo=1, routed)           0.000     0.354    freq_div_5hz/clkout_i_1__0_n_0
    SLICE_X43Y80         FDCE                                         r  freq_div_5hz/clkout_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 freq_div_1hz/clkout_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            freq_div_1hz/clkout_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.157%)  route 0.185ns (49.843%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDCE                         0.000     0.000 r  freq_div_1hz/clkout_reg/C
    SLICE_X43Y70         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  freq_div_1hz/clkout_reg/Q
                         net (fo=5, routed)           0.185     0.326    freq_div_1hz/Clock_1Hz_OBUF
    SLICE_X43Y70         LUT2 (Prop_lut2_I1_O)        0.045     0.371 r  freq_div_1hz/clkout_i_1/O
                         net (fo=1, routed)           0.000     0.371    freq_div_1hz/clkout_i_1_n_0
    SLICE_X43Y70         FDCE                                         r  freq_div_1hz/clkout_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 freq_div_1hz/count_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            freq_div_1hz/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           2  (FDPE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDPE                         0.000     0.000 r  freq_div_1hz/count_reg[0]/C
    SLICE_X41Y72         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  freq_div_1hz/count_reg[0]/Q
                         net (fo=3, routed)           0.231     0.372    freq_div_1hz/count[0]
    SLICE_X41Y72         LUT1 (Prop_lut1_I0_O)        0.045     0.417 r  freq_div_1hz/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.417    freq_div_1hz/count_0[0]
    SLICE_X41Y72         FDPE                                         r  freq_div_1hz/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 freq_div_1hz/count_reg[19]/C
                            (rising edge-triggered cell FDPE)
  Destination:            freq_div_1hz/count_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.585ns  (logic 0.359ns (61.340%)  route 0.226ns (38.660%))
  Logic Levels:           4  (CARRY4=1 FDPE=1 LUT1=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE                         0.000     0.000 r  freq_div_1hz/count_reg[19]/C
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  freq_div_1hz/count_reg[19]/Q
                         net (fo=3, routed)           0.065     0.206    freq_div_1hz/count[19]
    SLICE_X42Y73         LUT1 (Prop_lut1_I0_O)        0.045     0.251 r  freq_div_1hz/count0_carry__3_i_2/O
                         net (fo=1, routed)           0.000     0.251    freq_div_1hz/count0_carry__3_i_2_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.316 r  freq_div_1hz/count0_carry__3/O[2]
                         net (fo=1, routed)           0.161     0.477    freq_div_1hz/data0[19]
    SLICE_X43Y73         LUT2 (Prop_lut2_I0_O)        0.108     0.585 r  freq_div_1hz/count[19]_i_1/O
                         net (fo=1, routed)           0.000     0.585    freq_div_1hz/count_0[19]
    SLICE_X43Y73         FDPE                                         r  freq_div_1hz/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 freq_div_1hz/count_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            freq_div_1hz/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.585ns  (logic 0.359ns (61.340%)  route 0.226ns (38.660%))
  Logic Levels:           4  (CARRY4=1 FDPE=1 LUT1=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE                         0.000     0.000 r  freq_div_1hz/count_reg[3]/C
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  freq_div_1hz/count_reg[3]/Q
                         net (fo=3, routed)           0.065     0.206    freq_div_1hz/count[3]
    SLICE_X42Y69         LUT1 (Prop_lut1_I0_O)        0.045     0.251 r  freq_div_1hz/count0_carry_i_2/O
                         net (fo=1, routed)           0.000     0.251    freq_div_1hz/count0_carry_i_2_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.316 r  freq_div_1hz/count0_carry/O[2]
                         net (fo=1, routed)           0.161     0.477    freq_div_1hz/data0[3]
    SLICE_X43Y69         LUT2 (Prop_lut2_I0_O)        0.108     0.585 r  freq_div_1hz/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.585    freq_div_1hz/count_0[3]
    SLICE_X43Y69         FDPE                                         r  freq_div_1hz/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 freq_div_5hz/count_reg[15]/C
                            (rising edge-triggered cell FDPE)
  Destination:            freq_div_5hz/count_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.585ns  (logic 0.359ns (61.340%)  route 0.226ns (38.660%))
  Logic Levels:           4  (CARRY4=1 FDPE=1 LUT1=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDPE                         0.000     0.000 r  freq_div_5hz/count_reg[15]/C
    SLICE_X43Y82         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  freq_div_5hz/count_reg[15]/Q
                         net (fo=3, routed)           0.065     0.206    freq_div_5hz/count_reg_n_0_[15]
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.045     0.251 r  freq_div_5hz/count0_carry__2_i_2__0/O
                         net (fo=1, routed)           0.000     0.251    freq_div_5hz/count0_carry__2_i_2__0_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.316 r  freq_div_5hz/count0_carry__2/O[2]
                         net (fo=1, routed)           0.161     0.477    freq_div_5hz/count0_carry__2_n_5
    SLICE_X43Y82         LUT2 (Prop_lut2_I0_O)        0.108     0.585 r  freq_div_5hz/count[15]_i_1__0/O
                         net (fo=1, routed)           0.000     0.585    freq_div_5hz/count[15]
    SLICE_X43Y82         FDPE                                         r  freq_div_5hz/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 freq_div_5hz/count_reg[23]/C
                            (rising edge-triggered cell FDPE)
  Destination:            freq_div_5hz/count_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.586ns  (logic 0.359ns (61.211%)  route 0.227ns (38.789%))
  Logic Levels:           4  (CARRY4=1 FDPE=1 LUT1=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDPE                         0.000     0.000 r  freq_div_5hz/count_reg[23]/C
    SLICE_X43Y84         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  freq_div_5hz/count_reg[23]/Q
                         net (fo=2, routed)           0.066     0.207    freq_div_5hz/count_reg_n_0_[23]
    SLICE_X42Y84         LUT1 (Prop_lut1_I0_O)        0.045     0.252 r  freq_div_5hz/count0_carry__4_i_1__0/O
                         net (fo=1, routed)           0.000     0.252    freq_div_5hz/count0_carry__4_i_1__0_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.317 r  freq_div_5hz/count0_carry__4/O[2]
                         net (fo=1, routed)           0.161     0.478    freq_div_5hz/count0_carry__4_n_5
    SLICE_X43Y84         LUT2 (Prop_lut2_I0_O)        0.108     0.586 r  freq_div_5hz/count[23]_i_1__0/O
                         net (fo=1, routed)           0.000     0.586    freq_div_5hz/count[23]
    SLICE_X43Y84         FDPE                                         r  freq_div_5hz/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 freq_div_1hz/count_reg[15]/C
                            (rising edge-triggered cell FDPE)
  Destination:            freq_div_1hz/count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.601ns  (logic 0.276ns (45.890%)  route 0.325ns (54.110%))
  Logic Levels:           4  (FDPE=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDPE                         0.000     0.000 r  freq_div_1hz/count_reg[15]/C
    SLICE_X41Y72         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  freq_div_1hz/count_reg[15]/Q
                         net (fo=3, routed)           0.116     0.257    freq_div_1hz/count[15]
    SLICE_X43Y72         LUT4 (Prop_lut4_I0_O)        0.045     0.302 f  freq_div_1hz/count[25]_i_3/O
                         net (fo=1, routed)           0.050     0.353    freq_div_1hz/count[25]_i_3_n_0
    SLICE_X43Y72         LUT6 (Prop_lut6_I0_O)        0.045     0.398 f  freq_div_1hz/count[25]_i_2/O
                         net (fo=26, routed)          0.159     0.556    freq_div_1hz/count[25]_i_2_n_0
    SLICE_X43Y72         LUT2 (Prop_lut2_I1_O)        0.045     0.601 r  freq_div_1hz/count[11]_i_1/O
                         net (fo=1, routed)           0.000     0.601    freq_div_1hz/count_0[11]
    SLICE_X43Y72         FDPE                                         r  freq_div_1hz/count_reg[11]/D
  -------------------------------------------------------------------    -------------------





