#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sat May  3 15:48:22 2025
# Process ID: 4848
# Current directory: C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10004 C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.xpr
# Log file: C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/vivado.log
# Journal file: C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya\vivado.jou
# Running On        :E5-CSE-136-10
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :Intel(R) Core(TM) i7-14700
# CPU Frequency     :2112 MHz
# CPU Physical cores:20
# CPU Logical cores :28
# Host memory       :34031 MB
# Swap memory       :5100 MB
# Total Virtual     :39131 MB
# Available Virtual :30202 MB
#-----------------------------------------------------------start_gui
oopen_project C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.xprWWARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24c/1.0/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24i/1.0/board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kd240_som/1.0/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not availableIINFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.gen/sources_1'.Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 1534.816 ; gain = 426.004
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sat May  3 15:50:38 2025...
mulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <module_pipeline> not found while processing module instance <dut> [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sim_1/new/testbench.v:44]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sources_1\new\DataPath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sources_1\new\DataPath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sources_1\new\DataPath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sources_1\new\DataPath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sources_1\new\DataPath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sources_1\new\DataPath.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <module_DataPath> not found while processing module instance <dp> [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sim_1/new/testbench.v:46]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sources_1\new\DataPath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-311] analyzing module DataPath
ERROR: [VRFC 10-4982] syntax error near 'dp' [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sim_1/new/testbench.v:46]
ERROR: [VRFC 10-8530] module 'testbench' is ignored due to previous errors [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sim_1/new/testbench.v:37]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sources_1\new\DataPath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sources_1\new\DataPath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-311] analyzing module DataPath
ERROR: [VRFC 10-4982] syntax error near 'dp' [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sim_1/new/testbench.v:46]
ERROR: [VRFC 10-8530] module 'testbench' is ignored due to previous errors [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sim_1/new/testbench.v:37]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sources_1\new\DataPath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sources_1\new\DataPath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/Address_Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Immediate_Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/PC_EXE_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_EXE_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/WB_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/alu_a_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_a_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/alu_b_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_b_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/bcp_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCP_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/equality_comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module equality_comparer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/jal_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/jal_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/npc_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <npc_mux> not found while processing module instance <npc_mux_inst> [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/DataPath.v:135]
ERROR: [VRFC 10-2063] Module <address_extender> not found while processing module instance <address_extender_inst> [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/DataPath.v:143]
ERROR: [VRFC 10-2063] Module <bcp_adder> not found while processing module instance <bcp_adder_inst> [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/DataPath.v:149]
ERROR: [VRFC 10-2063] Module <pc_exe_adder> not found while processing module instance <pc_exe_adder_inst> [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/DataPath.v:161]
ERROR: [VRFC 10-2063] Module <program_counter> not found while processing module instance <ProgramCounter_inst> [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/DataPath.v:187]
ERROR: [VRFC 10-2063] Module <pc_adder> not found while processing module instance <ProgramCounterAdder_inst> [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/DataPath.v:194]
ERROR: [VRFC 10-2063] Module <instruction_memory> not found while processing module instance <InstructionMemory_inst> [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/DataPath.v:199]
ERROR: [VRFC 10-2063] Module <if_id_pipeline_register> not found while processing module instance <STAGE1_inst> [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/DataPath.v:204]
ERROR: [VRFC 10-2063] Module <control_unit> not found while processing module instance <ControlUnit_inst> [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/DataPath.v:213]
ERROR: [VRFC 10-2063] Module <fwda_mux> not found while processing module instance <fwda_mux_inst> [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/DataPath.v:240]
ERROR: [VRFC 10-2063] Module <fwdb_mux> not found while processing module instance <fwdb_mux_inst> [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/DataPath.v:249]
ERROR: [VRFC 10-2063] Module <regrt_multiplexer> not found while processing module instance <Multiplexer_inst> [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/DataPath.v:258]
ERROR: [VRFC 10-2063] Module <register_file> not found while processing module instance <FileRegister_inst> [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/DataPath.v:265]
ERROR: [VRFC 10-2063] Module <immediate_extender> not found while processing module instance <SignExtender_inst> [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/DataPath.v:276]
ERROR: [VRFC 10-2063] Module <id_exe_pipeline_register> not found while processing module instance <STAGE2_inst> [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/DataPath.v:282]
ERROR: [VRFC 10-2063] Module <alu> not found while processing module instance <Alu_inst> [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/DataPath.v:318]
ERROR: [VRFC 10-2063] Module <exe_mem_pipeline_register> not found while processing module instance <EXE_MEM_STAGE_3> [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/DataPath.v:325]
ERROR: [VRFC 10-2063] Module <data_memory> not found while processing module instance <Data_Memory_inst> [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/DataPath.v:341]
ERROR: [VRFC 10-2063] Module <mem_web_pipeline_register> not found while processing module instance <MEM_WEB_STAGE_4> [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/DataPath.v:349]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1628.781 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sources_1\new\DataPath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sources_1\new\DataPath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sources_1\new\DataPath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sources_1\new\DataPath.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sources_1\new\DataPath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sources_1\new\DataPath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sources_1\new\DataPath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sources_1\new\DataPath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sources_1\new\DataPath.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sources_1\new\DataPath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sources_1\new\DataPath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sources_1\new\DataPath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sources_1\new\DataPath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sources_1\new\DataPath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sources_1\new\DataPath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sources_1\new\DataPath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sources_1\new\DataPath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sources_1\new\DataPath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sources_1\new\DataPath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sources_1\new\DataPath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sources_1\new\DataPath.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sources_1\new\DataPath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sources_1\new\DataPath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sources_1\new\DataPath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sources_1\new\DataPath.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sources_1\new\DataPath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sources_1\new\DataPath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sources_1\new\DataPath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sources_1\new\DataPath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sources_1\new\DataPath.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sources_1\new\DataPath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sources_1\new\DataPath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sources_1\new\DataPath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sources_1\new\DataPath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sources_1\new\DataPath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sources_1\new\DataPath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sources_1\new\DataPath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/Address_Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/EXE_MEM_Pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_Pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/IDEXE_PipelineRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_Pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/IFID_PipelineRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFID_PipelineRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Immediate_Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/MEM_WB_Pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_Pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/PCAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/PC_EXE_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_EXE_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/Regrt_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regrt_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/WB_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/alu_a_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_a_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/alu_b_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_b_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/bcp_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCP_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/equality_comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module equality_comparer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/fwd_a_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fwd_a_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/fwd_b_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fwd_b_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/jal_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/jal_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/npc_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1628.781 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'dInstOut' on this module [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/DataPath.v:208]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1628.781 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sources_1\new\DataPath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/Address_Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/EXE_MEM_Pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_Pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/IDEXE_PipelineRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_Pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/IFID_PipelineRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFID_PipelineRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Immediate_Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/MEM_WB_Pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_Pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/PCAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/PC_EXE_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_EXE_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/Regrt_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regrt_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/WB_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/alu_a_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_a_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/alu_b_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_b_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/bcp_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCP_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/equality_comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module equality_comparer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/fwd_a_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fwd_a_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/fwd_b_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fwd_b_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/jal_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/jal_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/npc_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1628.781 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.npc_MUX
Compiling module xil_defaultlib.Address_Extender
Compiling module xil_defaultlib.BCP_Adder
Compiling module xil_defaultlib.equality_comparer
Compiling module xil_defaultlib.PC_EXE_Adder
Compiling module xil_defaultlib.alu_a_mux
Compiling module xil_defaultlib.jal_mux
Compiling module xil_defaultlib.jal_f
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFID_PipelineRegister
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.fwd_a_mux
Compiling module xil_defaultlib.fwd_b_mux
Compiling module xil_defaultlib.Regrt_MUX
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Immediate_Extender
Compiling module xil_defaultlib.ID_EXE_Pipeline
Compiling module xil_defaultlib.alu_b_mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_MEM_Pipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM_WB_Pipeline
Compiling module xil_defaultlib.WB_Mux
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1655.156 ; gain = 26.375
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sources_1\new\DataPath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sources_1\new\DataPath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/Address_Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/EXE_MEM_Pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_Pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/IDEXE_PipelineRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_Pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/IFID_PipelineRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFID_PipelineRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Immediate_Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/MEM_WB_Pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_Pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/PCAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/PC_EXE_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_EXE_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/Regrt_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regrt_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/WB_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/alu_a_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_a_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/alu_b_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_b_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/bcp_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCP_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/equality_comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module equality_comparer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/fwd_a_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fwd_a_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/fwd_b_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fwd_b_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/jal_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/jal_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFID_PipelineRegister
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Regrt_MUX
Compiling module xil_defaultlib.Immediate_Extender
Compiling module xil_defaultlib.fwd_a_mux
Compiling module xil_defaultlib.fwd_b_mux
Compiling module xil_defaultlib.equality_comparer
Compiling module xil_defaultlib.BCP_Adder
Compiling module xil_defaultlib.Address_Extender
Compiling module xil_defaultlib.ID_EXE_Pipeline
Compiling module xil_defaultlib.alu_a_mux
Compiling module xil_defaultlib.alu_b_mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PC_EXE_Adder
Compiling module xil_defaultlib.jal_mux
Compiling module xil_defaultlib.jal_f
Compiling module xil_defaultlib.EXE_MEM_Pipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM_WB_Pipeline
Compiling module xil_defaultlib.WB_Mux
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1716.367 ; gain = 0.000
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sources_1\new\DataPath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sources_1\new\DataPath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sources_1\new\DataPath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/Address_Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/EXE_MEM_Pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_Pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/IDEXE_PipelineRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_Pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/IFID_PipelineRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFID_PipelineRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Immediate_Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/MEM_WB_Pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_Pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/PCAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/PC_EXE_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_EXE_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/Regrt_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regrt_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/WB_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/alu_a_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_a_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/alu_b_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_b_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/bcp_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCP_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/equality_comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module equality_comparer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/fwd_a_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fwd_a_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/fwd_b_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fwd_b_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/jal_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/jal_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/npc_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.npc_MUX
Compiling module xil_defaultlib.Address_Extender
Compiling module xil_defaultlib.BCP_Adder
Compiling module xil_defaultlib.equality_comparer
Compiling module xil_defaultlib.PC_EXE_Adder
Compiling module xil_defaultlib.alu_a_mux
Compiling module xil_defaultlib.jal_mux
Compiling module xil_defaultlib.jal_f
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFID_PipelineRegister
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.fwd_a_mux
Compiling module xil_defaultlib.fwd_b_mux
Compiling module xil_defaultlib.Regrt_MUX
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Immediate_Extender
Compiling module xil_defaultlib.ID_EXE_Pipeline
Compiling module xil_defaultlib.alu_b_mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_MEM_Pipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM_WB_Pipeline
Compiling module xil_defaultlib.WB_Mux
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1716.367 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sources_1\new\DataPath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sources_1\new\DataPath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sources_1\new\DataPath.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/Address_Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/EXE_MEM_Pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_Pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/IDEXE_PipelineRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_Pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/IFID_PipelineRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFID_PipelineRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Immediate_Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/MEM_WB_Pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_Pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/PCAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/PC_EXE_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_EXE_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/Regrt_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regrt_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/WB_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/alu_a_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_a_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/alu_b_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_b_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/bcp_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCP_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/equality_comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module equality_comparer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/fwd_a_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fwd_a_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/fwd_b_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fwd_b_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/jal_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/jal_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/npc_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.npc_MUX
Compiling module xil_defaultlib.Address_Extender
Compiling module xil_defaultlib.BCP_Adder
Compiling module xil_defaultlib.equality_comparer
Compiling module xil_defaultlib.PC_EXE_Adder
Compiling module xil_defaultlib.alu_a_mux
Compiling module xil_defaultlib.jal_mux
Compiling module xil_defaultlib.jal_f
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFID_PipelineRegister
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.fwd_a_mux
Compiling module xil_defaultlib.fwd_b_mux
Compiling module xil_defaultlib.Regrt_MUX
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Immediate_Extender
Compiling module xil_defaultlib.ID_EXE_Pipeline
Compiling module xil_defaultlib.alu_b_mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_MEM_Pipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM_WB_Pipeline
Compiling module xil_defaultlib.WB_Mux
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1716.367 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sources_1\new\DataPath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/Address_Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/EXE_MEM_Pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_Pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/IDEXE_PipelineRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_Pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/IFID_PipelineRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFID_PipelineRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Immediate_Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/MEM_WB_Pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_Pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/PCAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/PC_EXE_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_EXE_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/Regrt_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regrt_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/WB_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/alu_a_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_a_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/alu_b_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_b_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/bcp_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCP_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/equality_comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module equality_comparer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/fwd_a_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fwd_a_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/fwd_b_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fwd_b_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/jal_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/jal_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/npc_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.npc_MUX
Compiling module xil_defaultlib.Address_Extender
Compiling module xil_defaultlib.BCP_Adder
Compiling module xil_defaultlib.equality_comparer
Compiling module xil_defaultlib.PC_EXE_Adder
Compiling module xil_defaultlib.alu_a_mux
Compiling module xil_defaultlib.jal_mux
Compiling module xil_defaultlib.jal_f
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFID_PipelineRegister
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.fwd_a_mux
Compiling module xil_defaultlib.fwd_b_mux
Compiling module xil_defaultlib.Regrt_MUX
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Immediate_Extender
Compiling module xil_defaultlib.ID_EXE_Pipeline
Compiling module xil_defaultlib.alu_b_mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_MEM_Pipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM_WB_Pipeline
Compiling module xil_defaultlib.WB_Mux
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1766.867 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/Address_Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/EXE_MEM_Pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_Pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/IDEXE_PipelineRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_Pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/IFID_PipelineRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFID_PipelineRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Immediate_Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/MEM_WB_Pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_Pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/PCAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/PC_EXE_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_EXE_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/Regrt_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regrt_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/WB_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/alu_a_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_a_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/alu_b_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_b_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/bcp_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCP_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/equality_comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module equality_comparer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/fwd_a_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fwd_a_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/fwd_b_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fwd_b_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/jal_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/jal_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/npc_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.npc_MUX
Compiling module xil_defaultlib.Address_Extender
Compiling module xil_defaultlib.BCP_Adder
Compiling module xil_defaultlib.equality_comparer
Compiling module xil_defaultlib.PC_EXE_Adder
Compiling module xil_defaultlib.alu_a_mux
Compiling module xil_defaultlib.jal_mux
Compiling module xil_defaultlib.jal_f
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFID_PipelineRegister
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.fwd_a_mux
Compiling module xil_defaultlib.fwd_b_mux
Compiling module xil_defaultlib.Regrt_MUX
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Immediate_Extender
Compiling module xil_defaultlib.ID_EXE_Pipeline
Compiling module xil_defaultlib.alu_b_mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_MEM_Pipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM_WB_Pipeline
Compiling module xil_defaultlib.WB_Mux
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1766.867 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: DataPath
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Device 21-9227] Part: xc7z010clg400-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11680
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2479.117 ; gain = 444.199
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DataPath' [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/DataPath.v:64]
INFO: [Synth 8-6157] synthesizing module 'npc_MUX' [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/npc_MUX.v:22]
INFO: [Synth 8-6155] done synthesizing module 'npc_MUX' (0#1) [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/npc_MUX.v:22]
INFO: [Synth 8-6157] synthesizing module 'Address_Extender' [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/Address_Extender.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Address_Extender' (0#1) [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/Address_Extender.v:22]
INFO: [Synth 8-6157] synthesizing module 'BCP_Adder' [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/bcp_Adder.v:22]
INFO: [Synth 8-6155] done synthesizing module 'BCP_Adder' (0#1) [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/bcp_Adder.v:22]
INFO: [Synth 8-6157] synthesizing module 'equality_comparer' [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/equality_comparator.v:22]
INFO: [Synth 8-6155] done synthesizing module 'equality_comparer' (0#1) [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/equality_comparator.v:22]
INFO: [Synth 8-6157] synthesizing module 'PC_EXE_Adder' [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/PC_EXE_Adder.v:22]
INFO: [Synth 8-6155] done synthesizing module 'PC_EXE_Adder' (0#1) [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/PC_EXE_Adder.v:22]
INFO: [Synth 8-6157] synthesizing module 'alu_a_mux' [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/alu_a_mux.v:22]
INFO: [Synth 8-6155] done synthesizing module 'alu_a_mux' (0#1) [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/alu_a_mux.v:22]
INFO: [Synth 8-6157] synthesizing module 'jal_mux' [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/jal_mux.v:22]
INFO: [Synth 8-6155] done synthesizing module 'jal_mux' (0#1) [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/jal_mux.v:22]
INFO: [Synth 8-6157] synthesizing module 'jal_f' [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/jal_f.v:22]
INFO: [Synth 8-6155] done synthesizing module 'jal_f' (0#1) [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/jal_f.v:22]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/ProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/ProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'PCAdder' [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/PCAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PCAdder' (0#1) [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/PCAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/InstructionMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/InstructionMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'IFID_PipelineRegister' [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/IFID_PipelineRegister.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFID_PipelineRegister' (0#1) [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/IFID_PipelineRegister.v:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/ControlUnit.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/ControlUnit.v:75]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/ControlUnit.v:66]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/ControlUnit.v:22]
INFO: [Synth 8-6157] synthesizing module 'fwd_a_mux' [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/fwd_a_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fwd_a_mux' (0#1) [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/fwd_a_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'fwd_b_mux' [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/fwd_b_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fwd_b_mux' (0#1) [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/fwd_b_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'Regrt_MUX' [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/Regrt_MUX.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Regrt_MUX' (0#1) [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/Regrt_MUX.v:22]
INFO: [Synth 8-6157] synthesizing module 'Register_File' [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/Register_File.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Register_File' (0#1) [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/Register_File.v:22]
INFO: [Synth 8-6157] synthesizing module 'Immediate_Extender' [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/ImmediateExtender.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Immediate_Extender' (0#1) [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/ImmediateExtender.v:22]
INFO: [Synth 8-6157] synthesizing module 'ID_EXE_Pipeline' [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/IDEXE_PipelineRegister.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ID_EXE_Pipeline' (0#1) [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/IDEXE_PipelineRegister.v:22]
INFO: [Synth 8-6157] synthesizing module 'alu_b_mux' [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/alu_b_mux.v:22]
INFO: [Synth 8-6155] done synthesizing module 'alu_b_mux' (0#1) [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/alu_b_mux.v:22]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/ALU.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/ALU.v:22]
INFO: [Synth 8-6157] synthesizing module 'EXE_MEM_Pipeline' [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/EXE_MEM_Pipeline.v:22]
INFO: [Synth 8-6155] done synthesizing module 'EXE_MEM_Pipeline' (0#1) [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/EXE_MEM_Pipeline.v:22]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB_Pipeline' [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/MEM_WB_Pipeline.v:22]
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB_Pipeline' (0#1) [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/MEM_WB_Pipeline.v:22]
INFO: [Synth 8-6157] synthesizing module 'WB_Mux' [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/WB_Mux.v:22]
INFO: [Synth 8-6155] done synthesizing module 'WB_Mux' (0#1) [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/WB_Mux.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (0#1) [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/DataPath.v:64]
WARNING: [Synth 8-3848] Net rom[35] in module/entity InstructionMemory does not have driver. [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/InstructionMemory.v:28]
WARNING: [Synth 8-3848] Net rom[36] in module/entity InstructionMemory does not have driver. [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/InstructionMemory.v:28]
WARNING: [Synth 8-3848] Net rom[37] in module/entity InstructionMemory does not have driver. [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/InstructionMemory.v:28]
WARNING: [Synth 8-3848] Net rom[38] in module/entity InstructionMemory does not have driver. [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/InstructionMemory.v:28]
WARNING: [Synth 8-3848] Net rom[39] in module/entity InstructionMemory does not have driver. [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/InstructionMemory.v:28]
WARNING: [Synth 8-3848] Net rom[40] in module/entity InstructionMemory does not have driver. [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/InstructionMemory.v:28]
WARNING: [Synth 8-3848] Net rom[41] in module/entity InstructionMemory does not have driver. [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/InstructionMemory.v:28]
WARNING: [Synth 8-3848] Net rom[42] in module/entity InstructionMemory does not have driver. [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/InstructionMemory.v:28]
WARNING: [Synth 8-3848] Net rom[43] in module/entity InstructionMemory does not have driver. [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/InstructionMemory.v:28]
WARNING: [Synth 8-3848] Net rom[44] in module/entity InstructionMemory does not have driver. [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/InstructionMemory.v:28]
WARNING: [Synth 8-3848] Net rom[45] in module/entity InstructionMemory does not have driver. [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/InstructionMemory.v:28]
WARNING: [Synth 8-3848] Net rom[46] in module/entity InstructionMemory does not have driver. [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/InstructionMemory.v:28]
WARNING: [Synth 8-3848] Net rom[47] in module/entity InstructionMemory does not have driver. [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/InstructionMemory.v:28]
WARNING: [Synth 8-3848] Net rom[48] in module/entity InstructionMemory does not have driver. [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/InstructionMemory.v:28]
WARNING: [Synth 8-3848] Net rom[49] in module/entity InstructionMemory does not have driver. [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/InstructionMemory.v:28]
WARNING: [Synth 8-3848] Net rom[50] in module/entity InstructionMemory does not have driver. [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/InstructionMemory.v:28]
WARNING: [Synth 8-3848] Net rom[51] in module/entity InstructionMemory does not have driver. [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/InstructionMemory.v:28]
WARNING: [Synth 8-3848] Net rom[52] in module/entity InstructionMemory does not have driver. [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/InstructionMemory.v:28]
WARNING: [Synth 8-3848] Net rom[53] in module/entity InstructionMemory does not have driver. [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/InstructionMemory.v:28]
WARNING: [Synth 8-3848] Net rom[54] in module/entity InstructionMemory does not have driver. [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/InstructionMemory.v:28]
WARNING: [Synth 8-3848] Net rom[55] in module/entity InstructionMemory does not have driver. [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/InstructionMemory.v:28]
WARNING: [Synth 8-3848] Net rom[56] in module/entity InstructionMemory does not have driver. [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/InstructionMemory.v:28]
WARNING: [Synth 8-3848] Net rom[57] in module/entity InstructionMemory does not have driver. [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/InstructionMemory.v:28]
WARNING: [Synth 8-3848] Net rom[58] in module/entity InstructionMemory does not have driver. [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/InstructionMemory.v:28]
WARNING: [Synth 8-3848] Net rom[59] in module/entity InstructionMemory does not have driver. [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/InstructionMemory.v:28]
WARNING: [Synth 8-3848] Net rom[60] in module/entity InstructionMemory does not have driver. [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/InstructionMemory.v:28]
WARNING: [Synth 8-3848] Net rom[61] in module/entity InstructionMemory does not have driver. [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/InstructionMemory.v:28]
WARNING: [Synth 8-3848] Net rom[62] in module/entity InstructionMemory does not have driver. [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/InstructionMemory.v:28]
WARNING: [Synth 8-3848] Net rom[63] in module/entity InstructionMemory does not have driver. [C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.srcs/sources_1/new/InstructionMemory.v:28]
WARNING: [Synth 8-7129] Port addr[31] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[30] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[29] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[28] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[27] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[26] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[25] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[24] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[23] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[22] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[21] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[20] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[19] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[18] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[17] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[16] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[15] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[14] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[13] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[12] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[11] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[10] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[9] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[8] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[7] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[31] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[30] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[29] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[28] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[27] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[26] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[25] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[24] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[23] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[22] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[21] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[20] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[19] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[18] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[17] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[16] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[15] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[14] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[13] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[12] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[11] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[10] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[9] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[8] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[1] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[0] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port eimm32[31] in module alu_a_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port eimm32[30] in module alu_a_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port eimm32[29] in module alu_a_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port eimm32[28] in module alu_a_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port eimm32[27] in module alu_a_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port eimm32[26] in module alu_a_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port eimm32[25] in module alu_a_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port eimm32[24] in module alu_a_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port eimm32[23] in module alu_a_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port eimm32[22] in module alu_a_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port eimm32[21] in module alu_a_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port eimm32[20] in module alu_a_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port eimm32[19] in module alu_a_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port eimm32[18] in module alu_a_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port eimm32[17] in module alu_a_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port eimm32[16] in module alu_a_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port eimm32[15] in module alu_a_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port eimm32[14] in module alu_a_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port eimm32[13] in module alu_a_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port eimm32[12] in module alu_a_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port eimm32[11] in module alu_a_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port eimm32[5] in module alu_a_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port eimm32[4] in module alu_a_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port eimm32[3] in module alu_a_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port eimm32[2] in module alu_a_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port eimm32[1] in module alu_a_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port eimm32[0] in module alu_a_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpc4[27] in module Address_Extender is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpc4[26] in module Address_Extender is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpc4[25] in module Address_Extender is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpc4[24] in module Address_Extender is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpc4[23] in module Address_Extender is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpc4[22] in module Address_Extender is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpc4[21] in module Address_Extender is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpc4[20] in module Address_Extender is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpc4[19] in module Address_Extender is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpc4[18] in module Address_Extender is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpc4[17] in module Address_Extender is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpc4[16] in module Address_Extender is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpc4[15] in module Address_Extender is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpc4[14] in module Address_Extender is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpc4[13] in module Address_Extender is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpc4[12] in module Address_Extender is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpc4[11] in module Address_Extender is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpc4[10] in module Address_Extender is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpc4[9] in module Address_Extender is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpc4[8] in module Address_Extender is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2593.500 ; gain = 558.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2614.605 ; gain = 579.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2614.605 ; gain = 579.688
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2614.605 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2703.324 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2723.523 ; gain = 688.605
62 Infos, 129 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 2723.523 ; gain = 956.656
launch_runs synth_1 -jobs 14
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sat May  3 16:45:54 2025] Launched synth_1...
Run output will be captured here: C:/Users/abs7346/Desktop/Project_ExtraCredit_aarya/Project_ExtraCredit_aarya.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2756.098 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 89 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2756.098 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 46 instances were transformed.
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (inverted pins: WCLK) (RAMD32(x2)): 4 instances
  RAM32X1S => RAM32X1S (RAMS32): 32 instances

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sources_1\new\DataPath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sources_1\new\DataPath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sources_1\new\DataPath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\abs7346\Desktop\Project_ExtraCredit_aarya\Project_ExtraCredit_aarya.srcs\sources_1\new\DataPath.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat May  3 16:58:40 2025...
