|==============================================================================|
|=========                       OpenRAM v1.2.3                       =========|
|=========                                                            =========|
|=========               VLSI Design and Automation Lab               =========|
|=========        Computer Science and Engineering Department         =========|
|=========            University of California Santa Cruz             =========|
|=========                                                            =========|
|=========          Usage help: openram-user-group@ucsc.edu           =========|
|=========        Development help: openram-dev-group@ucsc.edu        =========|
|=========                See LICENSE for license info                =========|
|==============================================================================|
** Start: 05/08/2023 04:23:22
Technology: freepdk45
Total size: 8192 bits
Word size: 32
Words: 256
Banks: 1
Write size: 8
RW ports: 0
R-only ports: 1
W-only ports: 1
DRC/LVS/PEX is only run on the top-level design to save run-time (inline_lvsdrc=True to do inline checking).
Characterization is disabled (using analytical delay models) (analytical_delay=False to simulate).
Only generating nominal corner timing.
Words per row: None
Output files are: 
/home/rweic/ee526/ram_test_freepdk45_sapr_flow/macro_prep/dmem/dmem.lvs
/home/rweic/ee526/ram_test_freepdk45_sapr_flow/macro_prep/dmem/dmem.sp
/home/rweic/ee526/ram_test_freepdk45_sapr_flow/macro_prep/dmem/dmem.v
/home/rweic/ee526/ram_test_freepdk45_sapr_flow/macro_prep/dmem/dmem.lib
/home/rweic/ee526/ram_test_freepdk45_sapr_flow/macro_prep/dmem/dmem.py
/home/rweic/ee526/ram_test_freepdk45_sapr_flow/macro_prep/dmem/dmem.html
/home/rweic/ee526/ram_test_freepdk45_sapr_flow/macro_prep/dmem/dmem.log
/home/rweic/ee526/ram_test_freepdk45_sapr_flow/macro_prep/dmem/dmem.lef
/home/rweic/ee526/ram_test_freepdk45_sapr_flow/macro_prep/dmem/dmem.gds
** Submodules: 5.5 seconds
** Placement: 0.0 seconds
**** Retrieving pins: 0.0 seconds
**** Analyzing pins: 0.0 seconds
**** Finding blockages: 1.6 seconds
**** Converting blockages: 0.1 seconds
**** Converting pins: 0.2 seconds
**** Separating adjacent pins: 0.0 seconds
*** Finding pins and blockages: 22.4 seconds
*** Maze routing pins: 59.0 seconds
**** Retrieving pins: 0.0 seconds
**** Analyzing pins: 0.0 seconds
**** Finding blockages: 1.7 seconds
**** Converting blockages: 0.1 seconds
**** Converting pins: 3.8 seconds
**** Separating adjacent pins: 17.1 seconds
*** Finding pins and blockages: 43.3 seconds
*** Maze routing supplies: 794.2 seconds
** Routing: 1075.2 seconds
WARNING: file klayout.py: line 96: DRC Errors dmem	7

** Verification: 106.4 seconds
** SRAM creation: 1187.1 seconds
SP: Writing to /home/rweic/ee526/ram_test_freepdk45_sapr_flow/macro_prep/dmem/dmem.sp
** Spice writing: 0.6 seconds
GDS: Writing to /home/rweic/ee526/ram_test_freepdk45_sapr_flow/macro_prep/dmem/dmem.gds
** GDS: 0.4 seconds
LEF: Writing to /home/rweic/ee526/ram_test_freepdk45_sapr_flow/macro_prep/dmem/dmem.lef
** LEF: 0.0 seconds
LVS: Writing to /home/rweic/ee526/ram_test_freepdk45_sapr_flow/macro_prep/dmem/dmem.lvs.sp
** LVS writing: 0.2 seconds
LIB: Characterizing... 
WARNING: file elmore.py: line 45: In analytical mode, all ports have the timing of the first read port.

** Characterization: 0.6 seconds
Config: Writing to /home/rweic/ee526/ram_test_freepdk45_sapr_flow/macro_prep/dmem/dmem.py
** Config: 0.0 seconds
Datasheet: Writing to /home/rweic/ee526/ram_test_freepdk45_sapr_flow/macro_prep/dmem/dmem.html
** Datasheet: 0.1 seconds
Verilog: Writing to /home/rweic/ee526/ram_test_freepdk45_sapr_flow/macro_prep/dmem/dmem.v
** Verilog: 0.0 seconds
** End: 1189.2 seconds
