<stg><name>kernel</name>


<trans_list>

<trans id="629" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="0"/>
<literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="3" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
<literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="3" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
<literal name="icmp_ln164" val="1"/>
</and_exp><and_exp><literal name="read_odd_load" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="6" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="7" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="9" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="10" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="11" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="13" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="13" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="1"/>
<literal name="icmp_ln213_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="1"/>
<literal name="icmp_ln213_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="14" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="16" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="18" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="19" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="20" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="21" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="22" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="23" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="23" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="24" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="26" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32">
<![CDATA[
:0  %kernel_sums_3_1 = alloca i32

]]></Node>
<StgValue><ssdm name="kernel_sums_3_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32">
<![CDATA[
:1  %kernel_sums_2_1 = alloca i32

]]></Node>
<StgValue><ssdm name="kernel_sums_2_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32">
<![CDATA[
:2  %kernel_sums_1_1 = alloca i32

]]></Node>
<StgValue><ssdm name="kernel_sums_1_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32">
<![CDATA[
:3  %kernel_sums_0_1 = alloca i32

]]></Node>
<StgValue><ssdm name="kernel_sums_0_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
:4  %partial_sums_0_0_1 = alloca i32

]]></Node>
<StgValue><ssdm name="partial_sums_0_0_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32">
<![CDATA[
:5  %partial_sums_0_1_1 = alloca i32

]]></Node>
<StgValue><ssdm name="partial_sums_0_1_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32">
<![CDATA[
:6  %partial_sums_0_2_1 = alloca i32

]]></Node>
<StgValue><ssdm name="partial_sums_0_2_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32">
<![CDATA[
:7  %partial_sums_0_3_1 = alloca i32

]]></Node>
<StgValue><ssdm name="partial_sums_0_3_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32">
<![CDATA[
:8  %partial_sums_1_0_1 = alloca i32

]]></Node>
<StgValue><ssdm name="partial_sums_1_0_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32">
<![CDATA[
:9  %partial_sums_1_1_1 = alloca i32

]]></Node>
<StgValue><ssdm name="partial_sums_1_1_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32">
<![CDATA[
:10  %partial_sums_1_2_1 = alloca i32

]]></Node>
<StgValue><ssdm name="partial_sums_1_2_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32">
<![CDATA[
:11  %partial_sums_1_3_1 = alloca i32

]]></Node>
<StgValue><ssdm name="partial_sums_1_3_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32">
<![CDATA[
:12  %partial_sums_2_0_1 = alloca i32

]]></Node>
<StgValue><ssdm name="partial_sums_2_0_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32">
<![CDATA[
:13  %partial_sums_2_1_1 = alloca i32

]]></Node>
<StgValue><ssdm name="partial_sums_2_1_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32">
<![CDATA[
:14  %partial_sums_2_2_1 = alloca i32

]]></Node>
<StgValue><ssdm name="partial_sums_2_2_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32">
<![CDATA[
:15  %partial_sums_2_3_1 = alloca i32

]]></Node>
<StgValue><ssdm name="partial_sums_2_3_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecMemCore([2056 x i8]* @stripes_2, [1 x i8]* @p_str, [12 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecMemCore([2056 x i8]* @stripes_1, [1 x i8]* @p_str, [12 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecMemCore([2056 x i8]* @stripes_0, [1 x i8]* @p_str, [12 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecInterface(i16* %output_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecInterface(i16* %output_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecInterface(i16* %output_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:22  call void (...)* @_ssdm_op_SpecInterface(i16* %output_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:23  call void (...)* @_ssdm_op_SpecInterface(i8* %input_lower_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:24  call void (...)* @_ssdm_op_SpecInterface(i8* %input_lower_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:25  call void (...)* @_ssdm_op_SpecInterface(i8* %input_lower_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:26  call void (...)* @_ssdm_op_SpecInterface(i8* %input_upper_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:27  call void (...)* @_ssdm_op_SpecInterface(i8* %input_upper_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:28  call void (...)* @_ssdm_op_SpecInterface(i8* %input_upper_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="32" op_5_bw="0">
<![CDATA[
:29  call void (...)* @_ssdm_op_SpecReset([2056 x i8]* @stripes_0, [2056 x i8]* @stripes_1, [2056 x i8]* @stripes_2, i32 1, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specreset_ln282"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="32" op_3_bw="0">
<![CDATA[
:30  call void (...)* @_ssdm_op_SpecReset(i1* @read_odd, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specreset_ln143"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
:31  call void (...)* @_ssdm_op_SpecReset(i16* @read_col_index, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specreset_ln144"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
:32  call void (...)* @_ssdm_op_SpecReset(i16* @compute_col_index, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specreset_ln145"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
:33  br label %1

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %maxes_3_0 = phi i32 [ undef, %0 ], [ %maxes_3_3, %._crit_edge23 ]

]]></Node>
<StgValue><ssdm name="maxes_3_0"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %maxes_2_0 = phi i32 [ undef, %0 ], [ %maxes_2_3, %._crit_edge23 ]

]]></Node>
<StgValue><ssdm name="maxes_2_0"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %maxes_1_0 = phi i32 [ undef, %0 ], [ %maxes_1_3, %._crit_edge23 ]

]]></Node>
<StgValue><ssdm name="maxes_1_0"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %maxes_0_0 = phi i32 [ undef, %0 ], [ %maxes_0_3, %._crit_edge23 ]

]]></Node>
<StgValue><ssdm name="maxes_0_0"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:4  %b_0 = phi i3 [ 0, %0 ], [ %b, %._crit_edge23 ]

]]></Node>
<StgValue><ssdm name="b_0"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %icmp_ln147 = icmp eq i3 %b_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln147"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:7  %b = add i3 %b_0, 1

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %icmp_ln147, label %31, label %2

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1">
<![CDATA[
:0  %read_odd_load = load i1* @read_odd, align 1

]]></Node>
<StgValue><ssdm name="read_odd_load"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %read_odd_load, label %.preheader13.preheader, label %.preheader14.preheader

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="read_odd_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
.preheader14.preheader:0  br label %.preheader14

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="read_odd_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
.preheader13.preheader:0  br label %.preheader13

]]></Node>
<StgValue><ssdm name="br_ln164"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln268"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader14:0  %i_0 = phi i2 [ %i_1, %.preheader14.loopexit ], [ 0, %.preheader14.preheader ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader14:1  %icmp_ln151 = icmp eq i2 %i_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln151"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader14:2  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader14:3  %i_1 = add i2 %i_0, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader14:4  br i1 %icmp_ln151, label %.loopexit.loopexit326, label %3

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="0"/>
<literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16">
<![CDATA[
:0  %read_col_index_load_1 = load i16* @read_col_index, align 2

]]></Node>
<StgValue><ssdm name="read_col_index_load_1"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="0"/>
<literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="17" op_0_bw="16">
<![CDATA[
:1  %sext_ln153 = sext i16 %read_col_index_load_1 to i17

]]></Node>
<StgValue><ssdm name="sext_ln153"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="0"/>
<literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %4

]]></Node>
<StgValue><ssdm name="br_ln154"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit326:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader13:0  %i1_0 = phi i2 [ %i, %.preheader13.loopexit ], [ 0, %.preheader13.preheader ]

]]></Node>
<StgValue><ssdm name="i1_0"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader13:1  %icmp_ln164 = icmp eq i2 %i1_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln164"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader13:2  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader13:3  %i = add i2 %i1_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader13:4  br i1 %icmp_ln164, label %.loopexit.loopexit, label %10

]]></Node>
<StgValue><ssdm name="br_ln164"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
<literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="16">
<![CDATA[
:0  %read_col_index_load = load i16* @read_col_index, align 2

]]></Node>
<StgValue><ssdm name="read_col_index_load"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
<literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="17" op_0_bw="16">
<![CDATA[
:1  %sext_ln166 = sext i16 %read_col_index_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln166"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
<literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %11

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
<literal name="icmp_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
<literal name="icmp_ln164" val="1"/>
</and_exp><and_exp><literal name="read_odd_load" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1">
<![CDATA[
.loopexit:0  %compute_odd_load = load i1* @compute_odd, align 1

]]></Node>
<StgValue><ssdm name="compute_odd_load"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
<literal name="icmp_ln164" val="1"/>
</and_exp><and_exp><literal name="read_odd_load" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.loopexit:1  %select_ln177 = select i1 %compute_odd_load, i2 0, i2 -2

]]></Node>
<StgValue><ssdm name="select_ln177"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
<literal name="icmp_ln164" val="1"/>
</and_exp><and_exp><literal name="read_odd_load" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.loopexit:2  %select_ln177_1 = select i1 %compute_odd_load, i2 1, i2 -1

]]></Node>
<StgValue><ssdm name="select_ln177_1"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
<literal name="icmp_ln164" val="1"/>
</and_exp><and_exp><literal name="read_odd_load" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.loopexit:3  %select_ln177_2 = select i1 %compute_odd_load, i2 -2, i2 0

]]></Node>
<StgValue><ssdm name="select_ln177_2"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
<literal name="icmp_ln164" val="1"/>
</and_exp><and_exp><literal name="read_odd_load" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.loopexit:4  %select_ln177_3 = select i1 %compute_odd_load, i2 -1, i2 1

]]></Node>
<StgValue><ssdm name="select_ln177_3"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
<literal name="icmp_ln164" val="1"/>
</and_exp><and_exp><literal name="read_odd_load" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:5  br label %meminst_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %j_0 = phi i2 [ 0, %3 ], [ %j_1, %9 ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1  %local_col_index_0 = phi i17 [ %sext_ln153, %3 ], [ %local_col_index_1, %9 ]

]]></Node>
<StgValue><ssdm name="local_col_index_0"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %icmp_ln154 = icmp eq i2 %j_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln154"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %j_1 = add i2 %j_0, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln154, label %.preheader14.loopexit, label %5

]]></Node>
<StgValue><ssdm name="br_ln154"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:0  switch i2 %i_0, label %branch532 [
    i2 0, label %branch330
    i2 1, label %branch431
  ]

]]></Node>
<StgValue><ssdm name="switch_ln156"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="i_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch431:0  %tmp_67 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %input_upper_1_V)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="i_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
branch431:1  br label %6

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch330:0  %tmp_66 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %input_upper_0_V)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
branch330:1  br label %6

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="i_0" val="!0"/>
<literal name="i_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch532:0  %tmp_65 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %input_upper_2_V)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="i_0" val="!0"/>
<literal name="i_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
branch532:1  br label %6

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
.preheader14.loopexit:0  br label %.preheader14

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
:0  %tmp_112_0 = phi i8 [ %tmp_65, %branch532 ], [ %tmp_67, %branch431 ], [ %tmp_66, %branch330 ]

]]></Node>
<StgValue><ssdm name="tmp_112_0"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="17">
<![CDATA[
:1  %sext_ln156 = sext i17 %local_col_index_0 to i64

]]></Node>
<StgValue><ssdm name="sext_ln156"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="13" op_0_bw="17">
<![CDATA[
:2  %trunc_ln156 = trunc i17 %local_col_index_0 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln156"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %stripes_0_addr_1 = getelementptr [2056 x i8]* @stripes_0, i64 0, i64 %sext_ln156

]]></Node>
<StgValue><ssdm name="stripes_0_addr_1"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %add_ln157 = add i13 514, %trunc_ln156

]]></Node>
<StgValue><ssdm name="add_ln157"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="13">
<![CDATA[
:5  %sext_ln157 = sext i13 %add_ln157 to i64

]]></Node>
<StgValue><ssdm name="sext_ln157"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %stripes_0_addr_3 = getelementptr [2056 x i8]* @stripes_0, i64 0, i64 %sext_ln157

]]></Node>
<StgValue><ssdm name="stripes_0_addr_3"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %stripes_1_addr_1 = getelementptr [2056 x i8]* @stripes_1, i64 0, i64 %sext_ln156

]]></Node>
<StgValue><ssdm name="stripes_1_addr_1"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %stripes_1_addr_3 = getelementptr [2056 x i8]* @stripes_1, i64 0, i64 %sext_ln157

]]></Node>
<StgValue><ssdm name="stripes_1_addr_3"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %stripes_2_addr_1 = getelementptr [2056 x i8]* @stripes_2, i64 0, i64 %sext_ln156

]]></Node>
<StgValue><ssdm name="stripes_2_addr_1"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %stripes_2_addr_3 = getelementptr [2056 x i8]* @stripes_2, i64 0, i64 %sext_ln157

]]></Node>
<StgValue><ssdm name="stripes_2_addr_3"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:11  switch i2 %i_0, label %branch27 [
    i2 0, label %branch25
    i2 1, label %branch26
  ]

]]></Node>
<StgValue><ssdm name="switch_ln156"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch26:0  store i8 %tmp_112_0, i8* %stripes_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %7

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch25:0  store i8 %tmp_112_0, i8* %stripes_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %7

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="!0"/>
<literal name="i_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch27:0  store i8 %tmp_112_0, i8* %stripes_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="!0"/>
<literal name="i_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %7

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:0  switch i2 %i_0, label %branch11178 [
    i2 0, label %branch9176
    i2 1, label %branch10177
  ]

]]></Node>
<StgValue><ssdm name="switch_ln157"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch10177:0  %tmp_75 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %input_lower_1_V)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
branch10177:1  br label %8

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch9176:0  %tmp_74 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %input_lower_0_V)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
branch9176:1  br label %8

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="!0"/>
<literal name="i_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch11178:0  %tmp_73 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %input_lower_2_V)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="!0"/>
<literal name="i_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
branch11178:1  br label %8

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
:0  %tmp_113_0 = phi i8 [ %tmp_73, %branch11178 ], [ %tmp_75, %branch10177 ], [ %tmp_74, %branch9176 ]

]]></Node>
<StgValue><ssdm name="tmp_113_0"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:1  switch i2 %i_0, label %branch24 [
    i2 0, label %branch22
    i2 1, label %branch23
  ]

]]></Node>
<StgValue><ssdm name="switch_ln157"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch23:0  store i8 %tmp_113_0, i8* %stripes_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch22:0  store i8 %tmp_113_0, i8* %stripes_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="!0"/>
<literal name="i_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch24:0  store i8 %tmp_113_0, i8* %stripes_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="!0"/>
<literal name="i_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:0  %local_col_index_1 = add i17 %local_col_index_0, 1

]]></Node>
<StgValue><ssdm name="local_col_index_1"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln154"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:0  %local_col_index2_0 = phi i17 [ %sext_ln166, %10 ], [ %local_col_index, %16 ]

]]></Node>
<StgValue><ssdm name="local_col_index2_0"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1  %j3_0 = phi i2 [ 0, %10 ], [ %j, %16 ]

]]></Node>
<StgValue><ssdm name="j3_0"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %icmp_ln167 = icmp eq i2 %j3_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln167"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %j = add i2 %j3_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln167, label %.preheader13.loopexit, label %12

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:0  switch i2 %i1_0, label %branch226 [
    i2 0, label %branch024
    i2 1, label %branch125
  ]

]]></Node>
<StgValue><ssdm name="switch_ln169"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
<literal name="i1_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch125:0  %tmp_64 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %input_upper_1_V)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
<literal name="i1_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
branch125:1  br label %13

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
<literal name="i1_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch024:0  %tmp_63 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %input_upper_0_V)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
<literal name="i1_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
branch024:1  br label %13

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
<literal name="i1_0" val="!0"/>
<literal name="i1_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch226:0  %tmp = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %input_upper_2_V)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
<literal name="i1_0" val="!0"/>
<literal name="i1_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
branch226:1  br label %13

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0">
<![CDATA[
.preheader13.loopexit:0  br label %.preheader13

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
:0  %tmp_0 = phi i8 [ %tmp, %branch226 ], [ %tmp_64, %branch125 ], [ %tmp_63, %branch024 ]

]]></Node>
<StgValue><ssdm name="tmp_0"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="13" op_0_bw="17">
<![CDATA[
:1  %trunc_ln169 = trunc i17 %local_col_index2_0 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln169"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln169 = add i13 1028, %trunc_ln169

]]></Node>
<StgValue><ssdm name="add_ln169"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="13">
<![CDATA[
:3  %sext_ln169 = sext i13 %add_ln169 to i64

]]></Node>
<StgValue><ssdm name="sext_ln169"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %stripes_0_addr = getelementptr [2056 x i8]* @stripes_0, i64 0, i64 %sext_ln169

]]></Node>
<StgValue><ssdm name="stripes_0_addr"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %add_ln170 = add i13 1542, %trunc_ln169

]]></Node>
<StgValue><ssdm name="add_ln170"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="13">
<![CDATA[
:6  %sext_ln170 = sext i13 %add_ln170 to i64

]]></Node>
<StgValue><ssdm name="sext_ln170"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %stripes_0_addr_2 = getelementptr [2056 x i8]* @stripes_0, i64 0, i64 %sext_ln170

]]></Node>
<StgValue><ssdm name="stripes_0_addr_2"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %stripes_1_addr = getelementptr [2056 x i8]* @stripes_1, i64 0, i64 %sext_ln169

]]></Node>
<StgValue><ssdm name="stripes_1_addr"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %stripes_1_addr_2 = getelementptr [2056 x i8]* @stripes_1, i64 0, i64 %sext_ln170

]]></Node>
<StgValue><ssdm name="stripes_1_addr_2"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %stripes_2_addr = getelementptr [2056 x i8]* @stripes_2, i64 0, i64 %sext_ln169

]]></Node>
<StgValue><ssdm name="stripes_2_addr"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %stripes_2_addr_2 = getelementptr [2056 x i8]* @stripes_2, i64 0, i64 %sext_ln170

]]></Node>
<StgValue><ssdm name="stripes_2_addr_2"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:12  switch i2 %i1_0, label %branch21 [
    i2 0, label %branch19
    i2 1, label %branch20
  ]

]]></Node>
<StgValue><ssdm name="switch_ln169"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch20:0  store i8 %tmp_0, i8* %stripes_1_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %14

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch19:0  store i8 %tmp_0, i8* %stripes_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %14

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="!0"/>
<literal name="i1_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch21:0  store i8 %tmp_0, i8* %stripes_2_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="!0"/>
<literal name="i1_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %14

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:0  switch i2 %i1_0, label %branch8132 [
    i2 0, label %branch6130
    i2 1, label %branch7131
  ]

]]></Node>
<StgValue><ssdm name="switch_ln170"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch7131:0  %tmp_72 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %input_lower_1_V)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
branch7131:1  br label %15

]]></Node>
<StgValue><ssdm name="br_ln170"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch6130:0  %tmp_71 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %input_lower_0_V)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
branch6130:1  br label %15

]]></Node>
<StgValue><ssdm name="br_ln170"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="!0"/>
<literal name="i1_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch8132:0  %tmp_70 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %input_lower_2_V)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="!0"/>
<literal name="i1_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
branch8132:1  br label %15

]]></Node>
<StgValue><ssdm name="br_ln170"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="188" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
:0  %tmp_111_0 = phi i8 [ %tmp_70, %branch8132 ], [ %tmp_72, %branch7131 ], [ %tmp_71, %branch6130 ]

]]></Node>
<StgValue><ssdm name="tmp_111_0"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:1  switch i2 %i1_0, label %branch18 [
    i2 0, label %branch16
    i2 1, label %branch17
  ]

]]></Node>
<StgValue><ssdm name="switch_ln170"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch17:0  store i8 %tmp_111_0, i8* %stripes_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %16

]]></Node>
<StgValue><ssdm name="br_ln170"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch16:0  store i8 %tmp_111_0, i8* %stripes_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %16

]]></Node>
<StgValue><ssdm name="br_ln170"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="!0"/>
<literal name="i1_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch18:0  store i8 %tmp_111_0, i8* %stripes_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="!0"/>
<literal name="i1_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %16

]]></Node>
<StgValue><ssdm name="br_ln170"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:0  %local_col_index = add i17 %local_col_index2_0, 1

]]></Node>
<StgValue><ssdm name="local_col_index"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %11

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="198" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
meminst_ifconv:0  %maxes_3_14 = phi i32 [ %maxes_3_0, %.loopexit ], [ %select_ln192_2, %meminst_ifconv ]

]]></Node>
<StgValue><ssdm name="maxes_3_14"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
meminst_ifconv:1  %maxes_2_13 = phi i32 [ %maxes_2_0, %.loopexit ], [ %select_ln192_5, %meminst_ifconv ]

]]></Node>
<StgValue><ssdm name="maxes_2_13"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
meminst_ifconv:2  %maxes_1_12 = phi i32 [ %maxes_1_0, %.loopexit ], [ %select_ln192_7, %meminst_ifconv ]

]]></Node>
<StgValue><ssdm name="maxes_1_12"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
meminst_ifconv:3  %maxes_0_11 = phi i32 [ %maxes_0_0, %.loopexit ], [ %select_ln192_8, %meminst_ifconv ]

]]></Node>
<StgValue><ssdm name="maxes_0_11"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
meminst_ifconv:4  %phi_ln192 = phi i2 [ 0, %.loopexit ], [ %add_ln192, %meminst_ifconv ]

]]></Node>
<StgValue><ssdm name="phi_ln192"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
meminst_ifconv:5  %add_ln192 = add i2 %phi_ln192, 1

]]></Node>
<StgValue><ssdm name="add_ln192"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
meminst_ifconv:6  %icmp_ln192_1 = icmp eq i2 %phi_ln192, -2

]]></Node>
<StgValue><ssdm name="icmp_ln192_1"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst_ifconv:7  %select_ln192 = select i1 %icmp_ln192_1, i32 %maxes_3_14, i32 0

]]></Node>
<StgValue><ssdm name="select_ln192"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
meminst_ifconv:8  %icmp_ln192_2 = icmp eq i2 %phi_ln192, 1

]]></Node>
<StgValue><ssdm name="icmp_ln192_2"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst_ifconv:9  %select_ln192_1 = select i1 %icmp_ln192_2, i32 %maxes_3_14, i32 %select_ln192

]]></Node>
<StgValue><ssdm name="select_ln192_1"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
meminst_ifconv:10  %icmp_ln192_3 = icmp eq i2 %phi_ln192, 0

]]></Node>
<StgValue><ssdm name="icmp_ln192_3"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst_ifconv:11  %select_ln192_2 = select i1 %icmp_ln192_3, i32 %maxes_3_14, i32 %select_ln192_1

]]></Node>
<StgValue><ssdm name="select_ln192_2"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst_ifconv:12  %select_ln192_3 = select i1 %icmp_ln192_1, i32 0, i32 %maxes_2_13

]]></Node>
<StgValue><ssdm name="select_ln192_3"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst_ifconv:13  %select_ln192_4 = select i1 %icmp_ln192_2, i32 %maxes_2_13, i32 %select_ln192_3

]]></Node>
<StgValue><ssdm name="select_ln192_4"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst_ifconv:14  %select_ln192_5 = select i1 %icmp_ln192_3, i32 %maxes_2_13, i32 %select_ln192_4

]]></Node>
<StgValue><ssdm name="select_ln192_5"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst_ifconv:15  %select_ln192_6 = select i1 %icmp_ln192_2, i32 0, i32 %maxes_1_12

]]></Node>
<StgValue><ssdm name="select_ln192_6"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst_ifconv:16  %select_ln192_7 = select i1 %icmp_ln192_3, i32 %maxes_1_12, i32 %select_ln192_6

]]></Node>
<StgValue><ssdm name="select_ln192_7"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst_ifconv:17  %select_ln192_8 = select i1 %icmp_ln192_3, i32 0, i32 %maxes_0_11

]]></Node>
<StgValue><ssdm name="select_ln192_8"/></StgValue>
</operation>

<operation id="216" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
meminst_ifconv:18  %icmp_ln192 = icmp eq i2 %phi_ln192, -1

]]></Node>
<StgValue><ssdm name="icmp_ln192"/></StgValue>
</operation>

<operation id="217" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
meminst_ifconv:19  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopName([13 x i8]* @memset_maxes_str) nounwind

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="218" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst_ifconv:20  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="219" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst_ifconv:21  br i1 %icmp_ln192, label %.loopexit28.preheader, label %meminst_ifconv

]]></Node>
<StgValue><ssdm name="br_ln192"/></StgValue>
</operation>

<operation id="220" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0">
<![CDATA[
.loopexit28.preheader:0  br label %.loopexit28

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="221" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit28:0  %maxes_3_3 = phi i32 [ %maxes_3, %hls_label_3_end ], [ %select_ln192_2, %.loopexit28.preheader ]

]]></Node>
<StgValue><ssdm name="maxes_3_3"/></StgValue>
</operation>

<operation id="222" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit28:1  %maxes_2_3 = phi i32 [ %maxes_2, %hls_label_3_end ], [ %select_ln192_5, %.loopexit28.preheader ]

]]></Node>
<StgValue><ssdm name="maxes_2_3"/></StgValue>
</operation>

<operation id="223" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit28:2  %maxes_1_3 = phi i32 [ %maxes_1, %hls_label_3_end ], [ %select_ln192_7, %.loopexit28.preheader ]

]]></Node>
<StgValue><ssdm name="maxes_1_3"/></StgValue>
</operation>

<operation id="224" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit28:3  %maxes_0_3 = phi i32 [ %maxes_0, %hls_label_3_end ], [ %select_ln192_8, %.loopexit28.preheader ]

]]></Node>
<StgValue><ssdm name="maxes_0_3"/></StgValue>
</operation>

<operation id="225" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.loopexit28:4  %i4_0 = phi i3 [ %i_3, %hls_label_3_end ], [ 0, %.loopexit28.preheader ]

]]></Node>
<StgValue><ssdm name="i4_0"/></StgValue>
</operation>

<operation id="226" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32">
<![CDATA[
.loopexit28:5  %kernel_sums_3_1_loa = load i32* %kernel_sums_3_1

]]></Node>
<StgValue><ssdm name="kernel_sums_3_1_loa"/></StgValue>
</operation>

<operation id="227" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32">
<![CDATA[
.loopexit28:6  %kernel_sums_2_1_loa = load i32* %kernel_sums_2_1

]]></Node>
<StgValue><ssdm name="kernel_sums_2_1_loa"/></StgValue>
</operation>

<operation id="228" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32">
<![CDATA[
.loopexit28:7  %kernel_sums_1_1_loa = load i32* %kernel_sums_1_1

]]></Node>
<StgValue><ssdm name="kernel_sums_1_1_loa"/></StgValue>
</operation>

<operation id="229" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32">
<![CDATA[
.loopexit28:8  %kernel_sums_0_1_loa = load i32* %kernel_sums_0_1

]]></Node>
<StgValue><ssdm name="kernel_sums_0_1_loa"/></StgValue>
</operation>

<operation id="230" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32">
<![CDATA[
.loopexit28:9  %partial_sums_0_0_1_1 = load i32* %partial_sums_0_0_1

]]></Node>
<StgValue><ssdm name="partial_sums_0_0_1_1"/></StgValue>
</operation>

<operation id="231" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32">
<![CDATA[
.loopexit28:10  %partial_sums_0_1_1_1 = load i32* %partial_sums_0_1_1

]]></Node>
<StgValue><ssdm name="partial_sums_0_1_1_1"/></StgValue>
</operation>

<operation id="232" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32">
<![CDATA[
.loopexit28:11  %partial_sums_0_2_1_1 = load i32* %partial_sums_0_2_1

]]></Node>
<StgValue><ssdm name="partial_sums_0_2_1_1"/></StgValue>
</operation>

<operation id="233" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32">
<![CDATA[
.loopexit28:12  %partial_sums_0_3_1_1 = load i32* %partial_sums_0_3_1

]]></Node>
<StgValue><ssdm name="partial_sums_0_3_1_1"/></StgValue>
</operation>

<operation id="234" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32">
<![CDATA[
.loopexit28:13  %partial_sums_1_0_1_1 = load i32* %partial_sums_1_0_1

]]></Node>
<StgValue><ssdm name="partial_sums_1_0_1_1"/></StgValue>
</operation>

<operation id="235" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32">
<![CDATA[
.loopexit28:14  %partial_sums_1_1_1_1 = load i32* %partial_sums_1_1_1

]]></Node>
<StgValue><ssdm name="partial_sums_1_1_1_1"/></StgValue>
</operation>

<operation id="236" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32">
<![CDATA[
.loopexit28:15  %partial_sums_1_2_1_1 = load i32* %partial_sums_1_2_1

]]></Node>
<StgValue><ssdm name="partial_sums_1_2_1_1"/></StgValue>
</operation>

<operation id="237" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32">
<![CDATA[
.loopexit28:16  %partial_sums_1_3_1_1 = load i32* %partial_sums_1_3_1

]]></Node>
<StgValue><ssdm name="partial_sums_1_3_1_1"/></StgValue>
</operation>

<operation id="238" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32">
<![CDATA[
.loopexit28:17  %partial_sums_2_0_1_1 = load i32* %partial_sums_2_0_1

]]></Node>
<StgValue><ssdm name="partial_sums_2_0_1_1"/></StgValue>
</operation>

<operation id="239" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32">
<![CDATA[
.loopexit28:18  %partial_sums_2_1_1_1 = load i32* %partial_sums_2_1_1

]]></Node>
<StgValue><ssdm name="partial_sums_2_1_1_1"/></StgValue>
</operation>

<operation id="240" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32">
<![CDATA[
.loopexit28:19  %partial_sums_2_2_1_1 = load i32* %partial_sums_2_2_1

]]></Node>
<StgValue><ssdm name="partial_sums_2_2_1_1"/></StgValue>
</operation>

<operation id="241" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32">
<![CDATA[
.loopexit28:20  %partial_sums_2_3_1_1 = load i32* %partial_sums_2_3_1

]]></Node>
<StgValue><ssdm name="partial_sums_2_3_1_1"/></StgValue>
</operation>

<operation id="242" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit28:21  %icmp_ln193 = icmp eq i3 %i4_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln193"/></StgValue>
</operation>

<operation id="243" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit28:22  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="244" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit28:23  %i_3 = add i3 %i4_0, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="245" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit28:24  br i1 %icmp_ln193, label %.preheader.preheader, label %hls_label_0_begin

]]></Node>
<StgValue><ssdm name="br_ln193"/></StgValue>
</operation>

<operation id="246" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0_begin:0  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="247" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="2" op_0_bw="2" op_1_bw="3" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0_begin:1  %tmp_68 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %i4_0, i32 1, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="248" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_0_begin:2  %top_offset = icmp ne i2 %tmp_68, 0

]]></Node>
<StgValue><ssdm name="top_offset"/></StgValue>
</operation>

<operation id="249" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="3">
<![CDATA[
hls_label_0_begin:3  %trunc_ln204 = trunc i3 %i4_0 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln204"/></StgValue>
</operation>

<operation id="250" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_0_begin:4  %local_row_indices_0 = select i1 %top_offset, i2 %select_ln177_1, i2 %select_ln177

]]></Node>
<StgValue><ssdm name="local_row_indices_0"/></StgValue>
</operation>

<operation id="251" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_0_begin:5  %local_row_indices_1 = select i1 %top_offset, i2 %select_ln177_2, i2 %select_ln177_1

]]></Node>
<StgValue><ssdm name="local_row_indices_1"/></StgValue>
</operation>

<operation id="252" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_0_begin:6  %local_row_indices_2 = select i1 %top_offset, i2 %select_ln177_3, i2 %select_ln177_2

]]></Node>
<StgValue><ssdm name="local_row_indices_2"/></StgValue>
</operation>

<operation id="253" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="16">
<![CDATA[
hls_label_0_begin:7  %compute_col_index_lo = load i16* @compute_col_index, align 2

]]></Node>
<StgValue><ssdm name="compute_col_index_lo"/></StgValue>
</operation>

<operation id="254" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="13" op_0_bw="1">
<![CDATA[
hls_label_0_begin:8  %zext_ln211 = zext i1 %trunc_ln204 to i13

]]></Node>
<StgValue><ssdm name="zext_ln211"/></StgValue>
</operation>

<operation id="255" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="13" op_0_bw="16">
<![CDATA[
hls_label_0_begin:9  %trunc_ln211 = trunc i16 %compute_col_index_lo to i13

]]></Node>
<StgValue><ssdm name="trunc_ln211"/></StgValue>
</operation>

<operation id="256" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0_begin:10  br label %meminst29

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="257" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln249"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="258" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
meminst29:0  %partial_sums_2_3_2 = phi i32 [ %partial_sums_2_3_1_1, %hls_label_0_begin ], [ %select_ln213_28, %meminst2932 ]

]]></Node>
<StgValue><ssdm name="partial_sums_2_3_2"/></StgValue>
</operation>

<operation id="259" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
meminst29:1  %partial_sums_2_2_2 = phi i32 [ %partial_sums_2_2_1_1, %hls_label_0_begin ], [ %select_ln213_30, %meminst2932 ]

]]></Node>
<StgValue><ssdm name="partial_sums_2_2_2"/></StgValue>
</operation>

<operation id="260" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
meminst29:2  %partial_sums_2_1_2 = phi i32 [ %partial_sums_2_1_1_1, %hls_label_0_begin ], [ %select_ln213_32, %meminst2932 ]

]]></Node>
<StgValue><ssdm name="partial_sums_2_1_2"/></StgValue>
</operation>

<operation id="261" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
meminst29:3  %partial_sums_2_0_2 = phi i32 [ %partial_sums_2_0_1_1, %hls_label_0_begin ], [ %select_ln213_34, %meminst2932 ]

]]></Node>
<StgValue><ssdm name="partial_sums_2_0_2"/></StgValue>
</operation>

<operation id="262" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
meminst29:4  %partial_sums_1_3_2 = phi i32 [ %partial_sums_1_3_1_1, %hls_label_0_begin ], [ %select_ln213_36, %meminst2932 ]

]]></Node>
<StgValue><ssdm name="partial_sums_1_3_2"/></StgValue>
</operation>

<operation id="263" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
meminst29:5  %partial_sums_1_2_2 = phi i32 [ %partial_sums_1_2_1_1, %hls_label_0_begin ], [ %select_ln213_38, %meminst2932 ]

]]></Node>
<StgValue><ssdm name="partial_sums_1_2_2"/></StgValue>
</operation>

<operation id="264" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
meminst29:6  %partial_sums_1_1_2 = phi i32 [ %partial_sums_1_1_1_1, %hls_label_0_begin ], [ %select_ln213_40, %meminst2932 ]

]]></Node>
<StgValue><ssdm name="partial_sums_1_1_2"/></StgValue>
</operation>

<operation id="265" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
meminst29:7  %partial_sums_1_0_2 = phi i32 [ %partial_sums_1_0_1_1, %hls_label_0_begin ], [ %select_ln213_42, %meminst2932 ]

]]></Node>
<StgValue><ssdm name="partial_sums_1_0_2"/></StgValue>
</operation>

<operation id="266" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
meminst29:8  %partial_sums_0_3_2 = phi i32 [ %partial_sums_0_3_1_1, %hls_label_0_begin ], [ %select_ln213_43, %meminst2932 ]

]]></Node>
<StgValue><ssdm name="partial_sums_0_3_2"/></StgValue>
</operation>

<operation id="267" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
meminst29:9  %partial_sums_0_2_2 = phi i32 [ %partial_sums_0_2_1_1, %hls_label_0_begin ], [ %select_ln213_44, %meminst2932 ]

]]></Node>
<StgValue><ssdm name="partial_sums_0_2_2"/></StgValue>
</operation>

<operation id="268" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
meminst29:10  %partial_sums_0_1_2 = phi i32 [ %partial_sums_0_1_1_1, %hls_label_0_begin ], [ %select_ln213_45, %meminst2932 ]

]]></Node>
<StgValue><ssdm name="partial_sums_0_1_2"/></StgValue>
</operation>

<operation id="269" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
meminst29:11  %partial_sums_0_0_2 = phi i32 [ %partial_sums_0_0_1_1, %hls_label_0_begin ], [ %select_ln213_46, %meminst2932 ]

]]></Node>
<StgValue><ssdm name="partial_sums_0_0_2"/></StgValue>
</operation>

<operation id="270" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
meminst29:12  %phi_ln213 = phi i2 [ 0, %hls_label_0_begin ], [ %add_ln213, %meminst2932 ]

]]></Node>
<StgValue><ssdm name="phi_ln213"/></StgValue>
</operation>

<operation id="271" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
meminst29:13  %add_ln213 = add i2 %phi_ln213, 1

]]></Node>
<StgValue><ssdm name="add_ln213"/></StgValue>
</operation>

<operation id="272" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst29:14  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="273" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
meminst29:15  %icmp_ln213_2 = icmp eq i2 %phi_ln213, 0

]]></Node>
<StgValue><ssdm name="icmp_ln213_2"/></StgValue>
</operation>

<operation id="274" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
meminst29:16  %icmp_ln213_6 = icmp eq i2 %phi_ln213, 1

]]></Node>
<StgValue><ssdm name="icmp_ln213_6"/></StgValue>
</operation>

<operation id="275" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0">
<![CDATA[
meminst29:17  br label %meminst33_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="276" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
meminst33_ifconv:0  %partial_sums_2_3_3 = phi i32 [ %partial_sums_2_3_2, %meminst29 ], [ %select_ln213_28, %meminst33_ifconv ]

]]></Node>
<StgValue><ssdm name="partial_sums_2_3_3"/></StgValue>
</operation>

<operation id="277" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
meminst33_ifconv:1  %partial_sums_2_2_3 = phi i32 [ %partial_sums_2_2_2, %meminst29 ], [ %select_ln213_30, %meminst33_ifconv ]

]]></Node>
<StgValue><ssdm name="partial_sums_2_2_3"/></StgValue>
</operation>

<operation id="278" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
meminst33_ifconv:2  %partial_sums_2_1_3 = phi i32 [ %partial_sums_2_1_2, %meminst29 ], [ %select_ln213_32, %meminst33_ifconv ]

]]></Node>
<StgValue><ssdm name="partial_sums_2_1_3"/></StgValue>
</operation>

<operation id="279" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
meminst33_ifconv:3  %partial_sums_2_0_3 = phi i32 [ %partial_sums_2_0_2, %meminst29 ], [ %select_ln213_34, %meminst33_ifconv ]

]]></Node>
<StgValue><ssdm name="partial_sums_2_0_3"/></StgValue>
</operation>

<operation id="280" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
meminst33_ifconv:4  %partial_sums_1_3_3 = phi i32 [ %partial_sums_1_3_2, %meminst29 ], [ %select_ln213_36, %meminst33_ifconv ]

]]></Node>
<StgValue><ssdm name="partial_sums_1_3_3"/></StgValue>
</operation>

<operation id="281" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
meminst33_ifconv:5  %partial_sums_1_2_3 = phi i32 [ %partial_sums_1_2_2, %meminst29 ], [ %select_ln213_38, %meminst33_ifconv ]

]]></Node>
<StgValue><ssdm name="partial_sums_1_2_3"/></StgValue>
</operation>

<operation id="282" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
meminst33_ifconv:6  %partial_sums_1_1_3 = phi i32 [ %partial_sums_1_1_2, %meminst29 ], [ %select_ln213_40, %meminst33_ifconv ]

]]></Node>
<StgValue><ssdm name="partial_sums_1_1_3"/></StgValue>
</operation>

<operation id="283" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
meminst33_ifconv:7  %partial_sums_1_0_3 = phi i32 [ %partial_sums_1_0_2, %meminst29 ], [ %select_ln213_42, %meminst33_ifconv ]

]]></Node>
<StgValue><ssdm name="partial_sums_1_0_3"/></StgValue>
</operation>

<operation id="284" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
meminst33_ifconv:8  %partial_sums_0_3_3 = phi i32 [ %partial_sums_0_3_2, %meminst29 ], [ %select_ln213_43, %meminst33_ifconv ]

]]></Node>
<StgValue><ssdm name="partial_sums_0_3_3"/></StgValue>
</operation>

<operation id="285" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
meminst33_ifconv:9  %partial_sums_0_2_3 = phi i32 [ %partial_sums_0_2_2, %meminst29 ], [ %select_ln213_44, %meminst33_ifconv ]

]]></Node>
<StgValue><ssdm name="partial_sums_0_2_3"/></StgValue>
</operation>

<operation id="286" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
meminst33_ifconv:10  %partial_sums_0_1_3 = phi i32 [ %partial_sums_0_1_2, %meminst29 ], [ %select_ln213_45, %meminst33_ifconv ]

]]></Node>
<StgValue><ssdm name="partial_sums_0_1_3"/></StgValue>
</operation>

<operation id="287" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
meminst33_ifconv:11  %partial_sums_0_0_3 = phi i32 [ %partial_sums_0_0_2, %meminst29 ], [ %select_ln213_46, %meminst33_ifconv ]

]]></Node>
<StgValue><ssdm name="partial_sums_0_0_3"/></StgValue>
</operation>

<operation id="288" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
meminst33_ifconv:12  %phi_ln213_1 = phi i2 [ 0, %meminst29 ], [ %add_ln213_1, %meminst33_ifconv ]

]]></Node>
<StgValue><ssdm name="phi_ln213_1"/></StgValue>
</operation>

<operation id="289" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
meminst33_ifconv:13  %add_ln213_1 = add i2 %phi_ln213_1, 1

]]></Node>
<StgValue><ssdm name="add_ln213_1"/></StgValue>
</operation>

<operation id="290" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
meminst33_ifconv:14  %icmp_ln213_3 = icmp eq i2 %phi_ln213_1, -2

]]></Node>
<StgValue><ssdm name="icmp_ln213_3"/></StgValue>
</operation>

<operation id="291" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_6" val="0"/>
<literal name="icmp_ln213_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst33_ifconv:15  %select_ln213 = select i1 %icmp_ln213_3, i32 %partial_sums_2_3_3, i32 0

]]></Node>
<StgValue><ssdm name="select_ln213"/></StgValue>
</operation>

<operation id="292" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
meminst33_ifconv:16  %icmp_ln213_4 = icmp eq i2 %phi_ln213_1, 1

]]></Node>
<StgValue><ssdm name="icmp_ln213_4"/></StgValue>
</operation>

<operation id="293" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_6" val="0"/>
<literal name="icmp_ln213_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst33_ifconv:17  %select_ln213_1 = select i1 %icmp_ln213_4, i32 %partial_sums_2_3_3, i32 %select_ln213

]]></Node>
<StgValue><ssdm name="select_ln213_1"/></StgValue>
</operation>

<operation id="294" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
meminst33_ifconv:18  %icmp_ln213_5 = icmp eq i2 %phi_ln213_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln213_5"/></StgValue>
</operation>

<operation id="295" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_6" val="0"/>
<literal name="icmp_ln213_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst33_ifconv:19  %select_ln213_2 = select i1 %icmp_ln213_5, i32 %partial_sums_2_3_3, i32 %select_ln213_1

]]></Node>
<StgValue><ssdm name="select_ln213_2"/></StgValue>
</operation>

<operation id="296" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_6" val="0"/>
<literal name="icmp_ln213_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst33_ifconv:20  %select_ln213_3 = select i1 %icmp_ln213_3, i32 0, i32 %partial_sums_2_2_3

]]></Node>
<StgValue><ssdm name="select_ln213_3"/></StgValue>
</operation>

<operation id="297" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_6" val="0"/>
<literal name="icmp_ln213_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst33_ifconv:21  %select_ln213_4 = select i1 %icmp_ln213_4, i32 %partial_sums_2_2_3, i32 %select_ln213_3

]]></Node>
<StgValue><ssdm name="select_ln213_4"/></StgValue>
</operation>

<operation id="298" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_6" val="0"/>
<literal name="icmp_ln213_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst33_ifconv:22  %select_ln213_5 = select i1 %icmp_ln213_5, i32 %partial_sums_2_2_3, i32 %select_ln213_4

]]></Node>
<StgValue><ssdm name="select_ln213_5"/></StgValue>
</operation>

<operation id="299" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_6" val="0"/>
<literal name="icmp_ln213_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst33_ifconv:23  %select_ln213_6 = select i1 %icmp_ln213_4, i32 0, i32 %partial_sums_2_1_3

]]></Node>
<StgValue><ssdm name="select_ln213_6"/></StgValue>
</operation>

<operation id="300" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_6" val="0"/>
<literal name="icmp_ln213_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst33_ifconv:24  %select_ln213_7 = select i1 %icmp_ln213_5, i32 %partial_sums_2_1_3, i32 %select_ln213_6

]]></Node>
<StgValue><ssdm name="select_ln213_7"/></StgValue>
</operation>

<operation id="301" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_6" val="0"/>
<literal name="icmp_ln213_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst33_ifconv:25  %select_ln213_8 = select i1 %icmp_ln213_5, i32 0, i32 %partial_sums_2_0_3

]]></Node>
<StgValue><ssdm name="select_ln213_8"/></StgValue>
</operation>

<operation id="302" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst33_ifconv:26  %select_ln213_9 = select i1 %icmp_ln213_3, i32 %partial_sums_0_3_3, i32 0

]]></Node>
<StgValue><ssdm name="select_ln213_9"/></StgValue>
</operation>

<operation id="303" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst33_ifconv:27  %select_ln213_10 = select i1 %icmp_ln213_4, i32 %partial_sums_0_3_3, i32 %select_ln213_9

]]></Node>
<StgValue><ssdm name="select_ln213_10"/></StgValue>
</operation>

<operation id="304" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst33_ifconv:28  %select_ln213_11 = select i1 %icmp_ln213_5, i32 %partial_sums_0_3_3, i32 %select_ln213_10

]]></Node>
<StgValue><ssdm name="select_ln213_11"/></StgValue>
</operation>

<operation id="305" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst33_ifconv:29  %select_ln213_12 = select i1 %icmp_ln213_3, i32 0, i32 %partial_sums_0_2_3

]]></Node>
<StgValue><ssdm name="select_ln213_12"/></StgValue>
</operation>

<operation id="306" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst33_ifconv:30  %select_ln213_13 = select i1 %icmp_ln213_4, i32 %partial_sums_0_2_3, i32 %select_ln213_12

]]></Node>
<StgValue><ssdm name="select_ln213_13"/></StgValue>
</operation>

<operation id="307" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst33_ifconv:31  %select_ln213_14 = select i1 %icmp_ln213_5, i32 %partial_sums_0_2_3, i32 %select_ln213_13

]]></Node>
<StgValue><ssdm name="select_ln213_14"/></StgValue>
</operation>

<operation id="308" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst33_ifconv:32  %select_ln213_15 = select i1 %icmp_ln213_4, i32 0, i32 %partial_sums_0_1_3

]]></Node>
<StgValue><ssdm name="select_ln213_15"/></StgValue>
</operation>

<operation id="309" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst33_ifconv:33  %select_ln213_16 = select i1 %icmp_ln213_5, i32 %partial_sums_0_1_3, i32 %select_ln213_15

]]></Node>
<StgValue><ssdm name="select_ln213_16"/></StgValue>
</operation>

<operation id="310" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst33_ifconv:34  %select_ln213_17 = select i1 %icmp_ln213_5, i32 0, i32 %partial_sums_0_0_3

]]></Node>
<StgValue><ssdm name="select_ln213_17"/></StgValue>
</operation>

<operation id="311" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_6" val="1"/>
<literal name="icmp_ln213_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst33_ifconv:35  %select_ln213_18 = select i1 %icmp_ln213_3, i32 %partial_sums_1_3_3, i32 0

]]></Node>
<StgValue><ssdm name="select_ln213_18"/></StgValue>
</operation>

<operation id="312" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_6" val="1"/>
<literal name="icmp_ln213_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst33_ifconv:36  %select_ln213_19 = select i1 %icmp_ln213_4, i32 %partial_sums_1_3_3, i32 %select_ln213_18

]]></Node>
<StgValue><ssdm name="select_ln213_19"/></StgValue>
</operation>

<operation id="313" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_6" val="1"/>
<literal name="icmp_ln213_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst33_ifconv:37  %select_ln213_20 = select i1 %icmp_ln213_5, i32 %partial_sums_1_3_3, i32 %select_ln213_19

]]></Node>
<StgValue><ssdm name="select_ln213_20"/></StgValue>
</operation>

<operation id="314" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_6" val="1"/>
<literal name="icmp_ln213_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst33_ifconv:38  %select_ln213_21 = select i1 %icmp_ln213_3, i32 0, i32 %partial_sums_1_2_3

]]></Node>
<StgValue><ssdm name="select_ln213_21"/></StgValue>
</operation>

<operation id="315" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_6" val="1"/>
<literal name="icmp_ln213_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst33_ifconv:39  %select_ln213_22 = select i1 %icmp_ln213_4, i32 %partial_sums_1_2_3, i32 %select_ln213_21

]]></Node>
<StgValue><ssdm name="select_ln213_22"/></StgValue>
</operation>

<operation id="316" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_6" val="1"/>
<literal name="icmp_ln213_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst33_ifconv:40  %select_ln213_23 = select i1 %icmp_ln213_5, i32 %partial_sums_1_2_3, i32 %select_ln213_22

]]></Node>
<StgValue><ssdm name="select_ln213_23"/></StgValue>
</operation>

<operation id="317" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_6" val="1"/>
<literal name="icmp_ln213_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst33_ifconv:41  %select_ln213_24 = select i1 %icmp_ln213_4, i32 0, i32 %partial_sums_1_1_3

]]></Node>
<StgValue><ssdm name="select_ln213_24"/></StgValue>
</operation>

<operation id="318" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_6" val="1"/>
<literal name="icmp_ln213_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst33_ifconv:42  %select_ln213_25 = select i1 %icmp_ln213_5, i32 %partial_sums_1_1_3, i32 %select_ln213_24

]]></Node>
<StgValue><ssdm name="select_ln213_25"/></StgValue>
</operation>

<operation id="319" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_6" val="1"/>
<literal name="icmp_ln213_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst33_ifconv:43  %select_ln213_26 = select i1 %icmp_ln213_5, i32 0, i32 %partial_sums_1_0_3

]]></Node>
<StgValue><ssdm name="select_ln213_26"/></StgValue>
</operation>

<operation id="320" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst33_ifconv:44  %select_ln213_27 = select i1 %icmp_ln213_6, i32 %partial_sums_2_3_3, i32 %select_ln213_2

]]></Node>
<StgValue><ssdm name="select_ln213_27"/></StgValue>
</operation>

<operation id="321" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst33_ifconv:45  %select_ln213_28 = select i1 %icmp_ln213_2, i32 %partial_sums_2_3_3, i32 %select_ln213_27

]]></Node>
<StgValue><ssdm name="select_ln213_28"/></StgValue>
</operation>

<operation id="322" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst33_ifconv:46  %select_ln213_29 = select i1 %icmp_ln213_6, i32 %partial_sums_2_2_3, i32 %select_ln213_5

]]></Node>
<StgValue><ssdm name="select_ln213_29"/></StgValue>
</operation>

<operation id="323" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst33_ifconv:47  %select_ln213_30 = select i1 %icmp_ln213_2, i32 %partial_sums_2_2_3, i32 %select_ln213_29

]]></Node>
<StgValue><ssdm name="select_ln213_30"/></StgValue>
</operation>

<operation id="324" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst33_ifconv:48  %select_ln213_31 = select i1 %icmp_ln213_6, i32 %partial_sums_2_1_3, i32 %select_ln213_7

]]></Node>
<StgValue><ssdm name="select_ln213_31"/></StgValue>
</operation>

<operation id="325" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst33_ifconv:49  %select_ln213_32 = select i1 %icmp_ln213_2, i32 %partial_sums_2_1_3, i32 %select_ln213_31

]]></Node>
<StgValue><ssdm name="select_ln213_32"/></StgValue>
</operation>

<operation id="326" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst33_ifconv:50  %select_ln213_33 = select i1 %icmp_ln213_6, i32 %partial_sums_2_0_3, i32 %select_ln213_8

]]></Node>
<StgValue><ssdm name="select_ln213_33"/></StgValue>
</operation>

<operation id="327" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst33_ifconv:51  %select_ln213_34 = select i1 %icmp_ln213_2, i32 %partial_sums_2_0_3, i32 %select_ln213_33

]]></Node>
<StgValue><ssdm name="select_ln213_34"/></StgValue>
</operation>

<operation id="328" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst33_ifconv:52  %select_ln213_35 = select i1 %icmp_ln213_6, i32 %select_ln213_20, i32 %partial_sums_1_3_3

]]></Node>
<StgValue><ssdm name="select_ln213_35"/></StgValue>
</operation>

<operation id="329" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst33_ifconv:53  %select_ln213_36 = select i1 %icmp_ln213_2, i32 %partial_sums_1_3_3, i32 %select_ln213_35

]]></Node>
<StgValue><ssdm name="select_ln213_36"/></StgValue>
</operation>

<operation id="330" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst33_ifconv:54  %select_ln213_37 = select i1 %icmp_ln213_6, i32 %select_ln213_23, i32 %partial_sums_1_2_3

]]></Node>
<StgValue><ssdm name="select_ln213_37"/></StgValue>
</operation>

<operation id="331" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst33_ifconv:55  %select_ln213_38 = select i1 %icmp_ln213_2, i32 %partial_sums_1_2_3, i32 %select_ln213_37

]]></Node>
<StgValue><ssdm name="select_ln213_38"/></StgValue>
</operation>

<operation id="332" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst33_ifconv:56  %select_ln213_39 = select i1 %icmp_ln213_6, i32 %select_ln213_25, i32 %partial_sums_1_1_3

]]></Node>
<StgValue><ssdm name="select_ln213_39"/></StgValue>
</operation>

<operation id="333" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst33_ifconv:57  %select_ln213_40 = select i1 %icmp_ln213_2, i32 %partial_sums_1_1_3, i32 %select_ln213_39

]]></Node>
<StgValue><ssdm name="select_ln213_40"/></StgValue>
</operation>

<operation id="334" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst33_ifconv:58  %select_ln213_41 = select i1 %icmp_ln213_6, i32 %select_ln213_26, i32 %partial_sums_1_0_3

]]></Node>
<StgValue><ssdm name="select_ln213_41"/></StgValue>
</operation>

<operation id="335" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst33_ifconv:59  %select_ln213_42 = select i1 %icmp_ln213_2, i32 %partial_sums_1_0_3, i32 %select_ln213_41

]]></Node>
<StgValue><ssdm name="select_ln213_42"/></StgValue>
</operation>

<operation id="336" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst33_ifconv:60  %select_ln213_43 = select i1 %icmp_ln213_2, i32 %select_ln213_11, i32 %partial_sums_0_3_3

]]></Node>
<StgValue><ssdm name="select_ln213_43"/></StgValue>
</operation>

<operation id="337" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst33_ifconv:61  %select_ln213_44 = select i1 %icmp_ln213_2, i32 %select_ln213_14, i32 %partial_sums_0_2_3

]]></Node>
<StgValue><ssdm name="select_ln213_44"/></StgValue>
</operation>

<operation id="338" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst33_ifconv:62  %select_ln213_45 = select i1 %icmp_ln213_2, i32 %select_ln213_16, i32 %partial_sums_0_1_3

]]></Node>
<StgValue><ssdm name="select_ln213_45"/></StgValue>
</operation>

<operation id="339" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst33_ifconv:63  %select_ln213_46 = select i1 %icmp_ln213_2, i32 %select_ln213_17, i32 %partial_sums_0_0_3

]]></Node>
<StgValue><ssdm name="select_ln213_46"/></StgValue>
</operation>

<operation id="340" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
meminst33_ifconv:64  %icmp_ln213 = icmp eq i2 %phi_ln213_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln213"/></StgValue>
</operation>

<operation id="341" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
meminst33_ifconv:65  %empty_22 = call i32 (...)* @_ssdm_op_SpecLoopName([20 x i8]* @memset_partial_sums_s) nounwind

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="342" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst33_ifconv:66  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="343" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst33_ifconv:67  br i1 %icmp_ln213, label %meminst2932, label %meminst33_ifconv

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="344" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
meminst2932:0  %icmp_ln213_1 = icmp eq i2 %phi_ln213, -2

]]></Node>
<StgValue><ssdm name="icmp_ln213_1"/></StgValue>
</operation>

<operation id="345" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
meminst2932:1  %empty_24 = call i32 (...)* @_ssdm_op_SpecLoopName([20 x i8]* @memset_partial_sums_s) nounwind

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="346" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst2932:2  br i1 %icmp_ln213_1, label %17, label %meminst29

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="347" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="1"/>
<literal name="icmp_ln213_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:0  %add_ln226_4 = add i13 %zext_ln211, %trunc_ln211

]]></Node>
<StgValue><ssdm name="add_ln226_4"/></StgValue>
</operation>

<operation id="348" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="1"/>
<literal name="icmp_ln213_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit324

]]></Node>
<StgValue><ssdm name="br_ln216"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="349" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit324:0  %partial_sums_2_3_5 = phi i32 [ %select_ln213_28, %17 ], [ %partial_sums_2_3_6, %.loopexit324.loopexit ]

]]></Node>
<StgValue><ssdm name="partial_sums_2_3_5"/></StgValue>
</operation>

<operation id="350" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit324:1  %partial_sums_2_2_5 = phi i32 [ %select_ln213_30, %17 ], [ %partial_sums_2_2_6, %.loopexit324.loopexit ]

]]></Node>
<StgValue><ssdm name="partial_sums_2_2_5"/></StgValue>
</operation>

<operation id="351" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit324:2  %partial_sums_2_1_5 = phi i32 [ %select_ln213_32, %17 ], [ %partial_sums_2_1_6, %.loopexit324.loopexit ]

]]></Node>
<StgValue><ssdm name="partial_sums_2_1_5"/></StgValue>
</operation>

<operation id="352" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit324:3  %partial_sums_2_0_5 = phi i32 [ %select_ln213_34, %17 ], [ %partial_sums_2_0_6, %.loopexit324.loopexit ]

]]></Node>
<StgValue><ssdm name="partial_sums_2_0_5"/></StgValue>
</operation>

<operation id="353" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit324:4  %partial_sums_1_3_5 = phi i32 [ %select_ln213_36, %17 ], [ %partial_sums_1_3_6, %.loopexit324.loopexit ]

]]></Node>
<StgValue><ssdm name="partial_sums_1_3_5"/></StgValue>
</operation>

<operation id="354" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit324:5  %partial_sums_1_2_5 = phi i32 [ %select_ln213_38, %17 ], [ %partial_sums_1_2_6, %.loopexit324.loopexit ]

]]></Node>
<StgValue><ssdm name="partial_sums_1_2_5"/></StgValue>
</operation>

<operation id="355" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit324:6  %partial_sums_1_1_5 = phi i32 [ %select_ln213_40, %17 ], [ %partial_sums_1_1_6, %.loopexit324.loopexit ]

]]></Node>
<StgValue><ssdm name="partial_sums_1_1_5"/></StgValue>
</operation>

<operation id="356" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit324:7  %partial_sums_1_0_5 = phi i32 [ %select_ln213_42, %17 ], [ %partial_sums_1_0_6, %.loopexit324.loopexit ]

]]></Node>
<StgValue><ssdm name="partial_sums_1_0_5"/></StgValue>
</operation>

<operation id="357" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit324:8  %partial_sums_0_3_5 = phi i32 [ %select_ln213_43, %17 ], [ %partial_sums_0_3_6, %.loopexit324.loopexit ]

]]></Node>
<StgValue><ssdm name="partial_sums_0_3_5"/></StgValue>
</operation>

<operation id="358" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit324:9  %partial_sums_0_2_5 = phi i32 [ %select_ln213_44, %17 ], [ %partial_sums_0_2_6, %.loopexit324.loopexit ]

]]></Node>
<StgValue><ssdm name="partial_sums_0_2_5"/></StgValue>
</operation>

<operation id="359" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit324:10  %partial_sums_0_1_5 = phi i32 [ %select_ln213_45, %17 ], [ %partial_sums_0_1_6, %.loopexit324.loopexit ]

]]></Node>
<StgValue><ssdm name="partial_sums_0_1_5"/></StgValue>
</operation>

<operation id="360" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit324:11  %partial_sums_0_0_5 = phi i32 [ %select_ln213_46, %17 ], [ %partial_sums_0_0_6, %.loopexit324.loopexit ]

]]></Node>
<StgValue><ssdm name="partial_sums_0_0_5"/></StgValue>
</operation>

<operation id="361" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.loopexit324:12  %l_0 = phi i2 [ 0, %17 ], [ %l, %.loopexit324.loopexit ]

]]></Node>
<StgValue><ssdm name="l_0"/></StgValue>
</operation>

<operation id="362" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit324:13  %icmp_ln216 = icmp eq i2 %l_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln216"/></StgValue>
</operation>

<operation id="363" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit324:14  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="364" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit324:15  %l = add i2 %l_0, 1

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="365" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit324:16  br i1 %icmp_ln216, label %meminst36.preheader, label %.preheader12.preheader

]]></Node>
<StgValue><ssdm name="br_ln216"/></StgValue>
</operation>

<operation id="366" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="5" op_0_bw="2">
<![CDATA[
.preheader12.preheader:0  %zext_ln226 = zext i2 %l_0 to i5

]]></Node>
<StgValue><ssdm name="zext_ln226"/></StgValue>
</operation>

<operation id="367" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader12.preheader:1  %tmp_4 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %l_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="368" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="5" op_0_bw="4">
<![CDATA[
.preheader12.preheader:2  %zext_ln226_1 = zext i4 %tmp_4 to i5

]]></Node>
<StgValue><ssdm name="zext_ln226_1"/></StgValue>
</operation>

<operation id="369" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader12.preheader:3  %sub_ln226 = sub i5 %zext_ln226_1, %zext_ln226

]]></Node>
<StgValue><ssdm name="sub_ln226"/></StgValue>
</operation>

<operation id="370" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.preheader12.preheader:4  switch i2 %l_0, label %branch9 [
    i2 0, label %.preheader12.preheader129
    i2 1, label %branch8
  ]

]]></Node>
<StgValue><ssdm name="switch_ln226"/></StgValue>
</operation>

<operation id="371" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
<literal name="l_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0">
<![CDATA[
branch8:0  br label %.preheader12.preheader129

]]></Node>
<StgValue><ssdm name="br_ln226"/></StgValue>
</operation>

<operation id="372" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
<literal name="l_0" val="!0"/>
<literal name="l_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0">
<![CDATA[
branch9:0  br label %.preheader12.preheader129

]]></Node>
<StgValue><ssdm name="br_ln226"/></StgValue>
</operation>

<operation id="373" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0">
<![CDATA[
meminst36.preheader:0  br label %meminst36

]]></Node>
<StgValue><ssdm name="br_ln232"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="374" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.preheader12.preheader129:0  %phi_ln226 = phi i2 [ %local_row_indices_1, %branch8 ], [ %local_row_indices_2, %branch9 ], [ %local_row_indices_0, %.preheader12.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln226"/></StgValue>
</operation>

<operation id="375" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="9">
<![CDATA[
.preheader12.preheader129:1  %tmp_11 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i9(i2 %phi_ln226, i9 0)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="376" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="12" op_0_bw="11">
<![CDATA[
.preheader12.preheader129:2  %zext_ln226_2 = zext i11 %tmp_11 to i12

]]></Node>
<StgValue><ssdm name="zext_ln226_2"/></StgValue>
</operation>

<operation id="377" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
.preheader12.preheader129:3  %tmp_12 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %phi_ln226, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="378" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="12" op_0_bw="3">
<![CDATA[
.preheader12.preheader129:4  %zext_ln226_3 = zext i3 %tmp_12 to i12

]]></Node>
<StgValue><ssdm name="zext_ln226_3"/></StgValue>
</operation>

<operation id="379" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader12.preheader129:5  %add_ln226_1 = add i12 %zext_ln226_3, %zext_ln226_2

]]></Node>
<StgValue><ssdm name="add_ln226_1"/></StgValue>
</operation>

<operation id="380" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="13" op_0_bw="12">
<![CDATA[
.preheader12.preheader129:6  %zext_ln226_4 = zext i12 %add_ln226_1 to i13

]]></Node>
<StgValue><ssdm name="zext_ln226_4"/></StgValue>
</operation>

<operation id="381" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0">
<![CDATA[
.preheader12.preheader129:7  br label %.preheader12

]]></Node>
<StgValue><ssdm name="br_ln218"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="382" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader12:0  %partial_sums_2_3_6 = phi i32 [ %partial_sums_2_3_5, %.preheader12.preheader129 ], [ %partial_sums_2_3, %.preheader11.preheader ]

]]></Node>
<StgValue><ssdm name="partial_sums_2_3_6"/></StgValue>
</operation>

<operation id="383" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader12:1  %partial_sums_2_2_6 = phi i32 [ %partial_sums_2_2_5, %.preheader12.preheader129 ], [ %partial_sums_2_2, %.preheader11.preheader ]

]]></Node>
<StgValue><ssdm name="partial_sums_2_2_6"/></StgValue>
</operation>

<operation id="384" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader12:2  %partial_sums_2_1_6 = phi i32 [ %partial_sums_2_1_5, %.preheader12.preheader129 ], [ %partial_sums_2_1, %.preheader11.preheader ]

]]></Node>
<StgValue><ssdm name="partial_sums_2_1_6"/></StgValue>
</operation>

<operation id="385" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader12:3  %partial_sums_2_0_6 = phi i32 [ %partial_sums_2_0_5, %.preheader12.preheader129 ], [ %partial_sums_2_0, %.preheader11.preheader ]

]]></Node>
<StgValue><ssdm name="partial_sums_2_0_6"/></StgValue>
</operation>

<operation id="386" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader12:4  %partial_sums_1_3_6 = phi i32 [ %partial_sums_1_3_5, %.preheader12.preheader129 ], [ %partial_sums_1_3, %.preheader11.preheader ]

]]></Node>
<StgValue><ssdm name="partial_sums_1_3_6"/></StgValue>
</operation>

<operation id="387" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader12:5  %partial_sums_1_2_6 = phi i32 [ %partial_sums_1_2_5, %.preheader12.preheader129 ], [ %partial_sums_1_2, %.preheader11.preheader ]

]]></Node>
<StgValue><ssdm name="partial_sums_1_2_6"/></StgValue>
</operation>

<operation id="388" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader12:6  %partial_sums_1_1_6 = phi i32 [ %partial_sums_1_1_5, %.preheader12.preheader129 ], [ %partial_sums_1_1, %.preheader11.preheader ]

]]></Node>
<StgValue><ssdm name="partial_sums_1_1_6"/></StgValue>
</operation>

<operation id="389" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader12:7  %partial_sums_1_0_6 = phi i32 [ %partial_sums_1_0_5, %.preheader12.preheader129 ], [ %partial_sums_1_0, %.preheader11.preheader ]

]]></Node>
<StgValue><ssdm name="partial_sums_1_0_6"/></StgValue>
</operation>

<operation id="390" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader12:8  %partial_sums_0_3_6 = phi i32 [ %partial_sums_0_3_5, %.preheader12.preheader129 ], [ %partial_sums_0_3, %.preheader11.preheader ]

]]></Node>
<StgValue><ssdm name="partial_sums_0_3_6"/></StgValue>
</operation>

<operation id="391" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader12:9  %partial_sums_0_2_6 = phi i32 [ %partial_sums_0_2_5, %.preheader12.preheader129 ], [ %partial_sums_0_2, %.preheader11.preheader ]

]]></Node>
<StgValue><ssdm name="partial_sums_0_2_6"/></StgValue>
</operation>

<operation id="392" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader12:10  %partial_sums_0_1_6 = phi i32 [ %partial_sums_0_1_5, %.preheader12.preheader129 ], [ %partial_sums_0_1, %.preheader11.preheader ]

]]></Node>
<StgValue><ssdm name="partial_sums_0_1_6"/></StgValue>
</operation>

<operation id="393" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader12:11  %partial_sums_0_0_6 = phi i32 [ %partial_sums_0_0_5, %.preheader12.preheader129 ], [ %partial_sums_0_0, %.preheader11.preheader ]

]]></Node>
<StgValue><ssdm name="partial_sums_0_0_6"/></StgValue>
</operation>

<operation id="394" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader12:12  %m_0 = phi i2 [ 0, %.preheader12.preheader129 ], [ %m, %.preheader11.preheader ]

]]></Node>
<StgValue><ssdm name="m_0"/></StgValue>
</operation>

<operation id="395" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="13" op_0_bw="2">
<![CDATA[
.preheader12:13  %zext_ln226_5 = zext i2 %m_0 to i13

]]></Node>
<StgValue><ssdm name="zext_ln226_5"/></StgValue>
</operation>

<operation id="396" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader12:14  %icmp_ln218 = icmp eq i2 %m_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln218"/></StgValue>
</operation>

<operation id="397" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader12:15  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="398" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader12:16  %m = add i2 %m_0, 1

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="399" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader12:17  br i1 %icmp_ln218, label %.loopexit324.loopexit, label %.preheader11.preheader

]]></Node>
<StgValue><ssdm name="br_ln218"/></StgValue>
</operation>

<operation id="400" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="5" op_0_bw="2">
<![CDATA[
.preheader11.preheader:0  %zext_ln226_6 = zext i2 %m_0 to i5

]]></Node>
<StgValue><ssdm name="zext_ln226_6"/></StgValue>
</operation>

<operation id="401" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader11.preheader:1  %add_ln226_2 = add i5 %sub_ln226, %zext_ln226_6

]]></Node>
<StgValue><ssdm name="add_ln226_2"/></StgValue>
</operation>

<operation id="402" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="5">
<![CDATA[
.preheader11.preheader:2  %sext_ln226 = sext i5 %add_ln226_2 to i64

]]></Node>
<StgValue><ssdm name="sext_ln226"/></StgValue>
</operation>

<operation id="403" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader:3  %kernels_0_addr = getelementptr [9 x i6]* @kernels_0, i64 0, i64 %sext_ln226

]]></Node>
<StgValue><ssdm name="kernels_0_addr"/></StgValue>
</operation>

<operation id="404" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader:4  %kernels_1_addr = getelementptr [9 x i6]* @kernels_1, i64 0, i64 %sext_ln226

]]></Node>
<StgValue><ssdm name="kernels_1_addr"/></StgValue>
</operation>

<operation id="405" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader:5  %kernels_10_addr = getelementptr [9 x i6]* @kernels_10, i64 0, i64 %sext_ln226

]]></Node>
<StgValue><ssdm name="kernels_10_addr"/></StgValue>
</operation>

<operation id="406" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader:6  %kernels_11_addr = getelementptr [9 x i6]* @kernels_11, i64 0, i64 %sext_ln226

]]></Node>
<StgValue><ssdm name="kernels_11_addr"/></StgValue>
</operation>

<operation id="407" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader:7  %kernels_2_addr = getelementptr [9 x i6]* @kernels_2, i64 0, i64 %sext_ln226

]]></Node>
<StgValue><ssdm name="kernels_2_addr"/></StgValue>
</operation>

<operation id="408" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader:8  %kernels_3_addr = getelementptr [9 x i6]* @kernels_3, i64 0, i64 %sext_ln226

]]></Node>
<StgValue><ssdm name="kernels_3_addr"/></StgValue>
</operation>

<operation id="409" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader:9  %kernels_4_addr = getelementptr [9 x i6]* @kernels_4, i64 0, i64 %sext_ln226

]]></Node>
<StgValue><ssdm name="kernels_4_addr"/></StgValue>
</operation>

<operation id="410" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader:10  %kernels_5_addr = getelementptr [9 x i6]* @kernels_5, i64 0, i64 %sext_ln226

]]></Node>
<StgValue><ssdm name="kernels_5_addr"/></StgValue>
</operation>

<operation id="411" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader:11  %kernels_6_addr = getelementptr [9 x i6]* @kernels_6, i64 0, i64 %sext_ln226

]]></Node>
<StgValue><ssdm name="kernels_6_addr"/></StgValue>
</operation>

<operation id="412" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader:12  %kernels_7_addr = getelementptr [9 x i6]* @kernels_7, i64 0, i64 %sext_ln226

]]></Node>
<StgValue><ssdm name="kernels_7_addr"/></StgValue>
</operation>

<operation id="413" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader:13  %kernels_8_addr = getelementptr [9 x i6]* @kernels_8, i64 0, i64 %sext_ln226

]]></Node>
<StgValue><ssdm name="kernels_8_addr"/></StgValue>
</operation>

<operation id="414" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader:14  %kernels_9_addr = getelementptr [9 x i6]* @kernels_9, i64 0, i64 %sext_ln226

]]></Node>
<StgValue><ssdm name="kernels_9_addr"/></StgValue>
</operation>

<operation id="415" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader11.preheader:15  %add_ln226 = add i13 %add_ln226_4, %zext_ln226_5

]]></Node>
<StgValue><ssdm name="add_ln226"/></StgValue>
</operation>

<operation id="416" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader11.preheader:16  %add_ln226_3 = add i13 %zext_ln226_4, %add_ln226

]]></Node>
<StgValue><ssdm name="add_ln226_3"/></StgValue>
</operation>

<operation id="417" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="13">
<![CDATA[
.preheader11.preheader:17  %zext_ln226_7 = zext i13 %add_ln226_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln226_7"/></StgValue>
</operation>

<operation id="418" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader:18  %stripes_0_addr_4 = getelementptr [2056 x i8]* @stripes_0, i64 0, i64 %zext_ln226_7

]]></Node>
<StgValue><ssdm name="stripes_0_addr_4"/></StgValue>
</operation>

<operation id="419" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader:19  %stripes_1_addr_4 = getelementptr [2056 x i8]* @stripes_1, i64 0, i64 %zext_ln226_7

]]></Node>
<StgValue><ssdm name="stripes_1_addr_4"/></StgValue>
</operation>

<operation id="420" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader:20  %stripes_2_addr_4 = getelementptr [2056 x i8]* @stripes_2, i64 0, i64 %zext_ln226_7

]]></Node>
<StgValue><ssdm name="stripes_2_addr_4"/></StgValue>
</operation>

<operation id="421" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="6" op_0_bw="4">
<![CDATA[
.preheader11.preheader:21  %kernels_0_load = load i6* %kernels_0_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_0_load"/></StgValue>
</operation>

<operation id="422" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="8" op_0_bw="12">
<![CDATA[
.preheader11.preheader:23  %stripes_0_load = load i8* %stripes_0_addr_4, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_load"/></StgValue>
</operation>

<operation id="423" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="6" op_0_bw="4">
<![CDATA[
.preheader11.preheader:28  %kernels_1_load = load i6* %kernels_1_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_1_load"/></StgValue>
</operation>

<operation id="424" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="6" op_0_bw="4">
<![CDATA[
.preheader11.preheader:33  %kernels_2_load = load i6* %kernels_2_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_2_load"/></StgValue>
</operation>

<operation id="425" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="6" op_0_bw="4">
<![CDATA[
.preheader11.preheader:38  %kernels_3_load = load i6* %kernels_3_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_3_load"/></StgValue>
</operation>

<operation id="426" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="6" op_0_bw="4">
<![CDATA[
.preheader11.preheader:43  %kernels_4_load = load i6* %kernels_4_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_4_load"/></StgValue>
</operation>

<operation id="427" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="8" op_0_bw="12">
<![CDATA[
.preheader11.preheader:45  %stripes_1_load = load i8* %stripes_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_load"/></StgValue>
</operation>

<operation id="428" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="6" op_0_bw="4">
<![CDATA[
.preheader11.preheader:50  %kernels_5_load = load i6* %kernels_5_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_5_load"/></StgValue>
</operation>

<operation id="429" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="6" op_0_bw="4">
<![CDATA[
.preheader11.preheader:55  %kernels_6_load = load i6* %kernels_6_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_6_load"/></StgValue>
</operation>

<operation id="430" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="6" op_0_bw="4">
<![CDATA[
.preheader11.preheader:60  %kernels_7_load = load i6* %kernels_7_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_7_load"/></StgValue>
</operation>

<operation id="431" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="6" op_0_bw="4">
<![CDATA[
.preheader11.preheader:65  %kernels_8_load = load i6* %kernels_8_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_8_load"/></StgValue>
</operation>

<operation id="432" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="8" op_0_bw="12">
<![CDATA[
.preheader11.preheader:67  %stripes_2_load = load i8* %stripes_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_load"/></StgValue>
</operation>

<operation id="433" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="6" op_0_bw="4">
<![CDATA[
.preheader11.preheader:72  %kernels_9_load = load i6* %kernels_9_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_9_load"/></StgValue>
</operation>

<operation id="434" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="6" op_0_bw="4">
<![CDATA[
.preheader11.preheader:77  %kernels_10_load = load i6* %kernels_10_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_10_load"/></StgValue>
</operation>

<operation id="435" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="6" op_0_bw="4">
<![CDATA[
.preheader11.preheader:82  %kernels_11_load = load i6* %kernels_11_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_11_load"/></StgValue>
</operation>

<operation id="436" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="0">
<![CDATA[
.loopexit324.loopexit:0  br label %.loopexit324

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="437" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="6" op_0_bw="4">
<![CDATA[
.preheader11.preheader:21  %kernels_0_load = load i6* %kernels_0_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_0_load"/></StgValue>
</operation>

<operation id="438" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="8" op_0_bw="12">
<![CDATA[
.preheader11.preheader:23  %stripes_0_load = load i8* %stripes_0_addr_4, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_load"/></StgValue>
</operation>

<operation id="439" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="6" op_0_bw="4">
<![CDATA[
.preheader11.preheader:28  %kernels_1_load = load i6* %kernels_1_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_1_load"/></StgValue>
</operation>

<operation id="440" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="6" op_0_bw="4">
<![CDATA[
.preheader11.preheader:33  %kernels_2_load = load i6* %kernels_2_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_2_load"/></StgValue>
</operation>

<operation id="441" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="6" op_0_bw="4">
<![CDATA[
.preheader11.preheader:38  %kernels_3_load = load i6* %kernels_3_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_3_load"/></StgValue>
</operation>

<operation id="442" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="6" op_0_bw="4">
<![CDATA[
.preheader11.preheader:43  %kernels_4_load = load i6* %kernels_4_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_4_load"/></StgValue>
</operation>

<operation id="443" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="8" op_0_bw="12">
<![CDATA[
.preheader11.preheader:45  %stripes_1_load = load i8* %stripes_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_load"/></StgValue>
</operation>

<operation id="444" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="6" op_0_bw="4">
<![CDATA[
.preheader11.preheader:50  %kernels_5_load = load i6* %kernels_5_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_5_load"/></StgValue>
</operation>

<operation id="445" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="6" op_0_bw="4">
<![CDATA[
.preheader11.preheader:55  %kernels_6_load = load i6* %kernels_6_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_6_load"/></StgValue>
</operation>

<operation id="446" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="6" op_0_bw="4">
<![CDATA[
.preheader11.preheader:60  %kernels_7_load = load i6* %kernels_7_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_7_load"/></StgValue>
</operation>

<operation id="447" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="6" op_0_bw="4">
<![CDATA[
.preheader11.preheader:65  %kernels_8_load = load i6* %kernels_8_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_8_load"/></StgValue>
</operation>

<operation id="448" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="8" op_0_bw="12">
<![CDATA[
.preheader11.preheader:67  %stripes_2_load = load i8* %stripes_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_load"/></StgValue>
</operation>

<operation id="449" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="6" op_0_bw="4">
<![CDATA[
.preheader11.preheader:72  %kernels_9_load = load i6* %kernels_9_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_9_load"/></StgValue>
</operation>

<operation id="450" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="6" op_0_bw="4">
<![CDATA[
.preheader11.preheader:77  %kernels_10_load = load i6* %kernels_10_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_10_load"/></StgValue>
</operation>

<operation id="451" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="6" op_0_bw="4">
<![CDATA[
.preheader11.preheader:82  %kernels_11_load = load i6* %kernels_11_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_11_load"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="452" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="15" op_0_bw="6">
<![CDATA[
.preheader11.preheader:22  %sext_ln226_2 = sext i6 %kernels_0_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln226_2"/></StgValue>
</operation>

<operation id="453" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="15" op_0_bw="8">
<![CDATA[
.preheader11.preheader:24  %zext_ln226_8 = zext i8 %stripes_0_load to i15

]]></Node>
<StgValue><ssdm name="zext_ln226_8"/></StgValue>
</operation>

<operation id="454" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader11.preheader:25  %mul_ln226 = mul i15 %zext_ln226_8, %sext_ln226_2

]]></Node>
<StgValue><ssdm name="mul_ln226"/></StgValue>
</operation>

<operation id="455" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="15">
<![CDATA[
.preheader11.preheader:26  %sext_ln226_1 = sext i15 %mul_ln226 to i32

]]></Node>
<StgValue><ssdm name="sext_ln226_1"/></StgValue>
</operation>

<operation id="456" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader:27  %partial_sums_0_0 = add nsw i32 %partial_sums_0_0_6, %sext_ln226_1

]]></Node>
<StgValue><ssdm name="partial_sums_0_0"/></StgValue>
</operation>

<operation id="457" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="15" op_0_bw="6">
<![CDATA[
.preheader11.preheader:29  %sext_ln226_4 = sext i6 %kernels_1_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln226_4"/></StgValue>
</operation>

<operation id="458" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader11.preheader:30  %mul_ln226_1 = mul i15 %zext_ln226_8, %sext_ln226_4

]]></Node>
<StgValue><ssdm name="mul_ln226_1"/></StgValue>
</operation>

<operation id="459" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="15">
<![CDATA[
.preheader11.preheader:31  %sext_ln226_3 = sext i15 %mul_ln226_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln226_3"/></StgValue>
</operation>

<operation id="460" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader:32  %partial_sums_0_1 = add nsw i32 %partial_sums_0_1_6, %sext_ln226_3

]]></Node>
<StgValue><ssdm name="partial_sums_0_1"/></StgValue>
</operation>

<operation id="461" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="15" op_0_bw="6">
<![CDATA[
.preheader11.preheader:34  %sext_ln226_6 = sext i6 %kernels_2_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln226_6"/></StgValue>
</operation>

<operation id="462" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader11.preheader:35  %mul_ln226_2 = mul i15 %zext_ln226_8, %sext_ln226_6

]]></Node>
<StgValue><ssdm name="mul_ln226_2"/></StgValue>
</operation>

<operation id="463" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="15">
<![CDATA[
.preheader11.preheader:36  %sext_ln226_5 = sext i15 %mul_ln226_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln226_5"/></StgValue>
</operation>

<operation id="464" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader:37  %partial_sums_0_2 = add nsw i32 %partial_sums_0_2_6, %sext_ln226_5

]]></Node>
<StgValue><ssdm name="partial_sums_0_2"/></StgValue>
</operation>

<operation id="465" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="15" op_0_bw="6">
<![CDATA[
.preheader11.preheader:39  %sext_ln226_8 = sext i6 %kernels_3_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln226_8"/></StgValue>
</operation>

<operation id="466" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader11.preheader:40  %mul_ln226_3 = mul i15 %zext_ln226_8, %sext_ln226_8

]]></Node>
<StgValue><ssdm name="mul_ln226_3"/></StgValue>
</operation>

<operation id="467" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="15">
<![CDATA[
.preheader11.preheader:41  %sext_ln226_7 = sext i15 %mul_ln226_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln226_7"/></StgValue>
</operation>

<operation id="468" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader:42  %partial_sums_0_3 = add nsw i32 %partial_sums_0_3_6, %sext_ln226_7

]]></Node>
<StgValue><ssdm name="partial_sums_0_3"/></StgValue>
</operation>

<operation id="469" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="15" op_0_bw="6">
<![CDATA[
.preheader11.preheader:44  %sext_ln226_10 = sext i6 %kernels_4_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln226_10"/></StgValue>
</operation>

<operation id="470" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="15" op_0_bw="8">
<![CDATA[
.preheader11.preheader:46  %zext_ln226_9 = zext i8 %stripes_1_load to i15

]]></Node>
<StgValue><ssdm name="zext_ln226_9"/></StgValue>
</operation>

<operation id="471" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader11.preheader:47  %mul_ln226_4 = mul i15 %zext_ln226_9, %sext_ln226_10

]]></Node>
<StgValue><ssdm name="mul_ln226_4"/></StgValue>
</operation>

<operation id="472" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="15">
<![CDATA[
.preheader11.preheader:48  %sext_ln226_9 = sext i15 %mul_ln226_4 to i32

]]></Node>
<StgValue><ssdm name="sext_ln226_9"/></StgValue>
</operation>

<operation id="473" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader:49  %partial_sums_1_0 = add nsw i32 %partial_sums_1_0_6, %sext_ln226_9

]]></Node>
<StgValue><ssdm name="partial_sums_1_0"/></StgValue>
</operation>

<operation id="474" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="15" op_0_bw="6">
<![CDATA[
.preheader11.preheader:51  %sext_ln226_12 = sext i6 %kernels_5_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln226_12"/></StgValue>
</operation>

<operation id="475" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader11.preheader:52  %mul_ln226_5 = mul i15 %zext_ln226_9, %sext_ln226_12

]]></Node>
<StgValue><ssdm name="mul_ln226_5"/></StgValue>
</operation>

<operation id="476" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="15">
<![CDATA[
.preheader11.preheader:53  %sext_ln226_11 = sext i15 %mul_ln226_5 to i32

]]></Node>
<StgValue><ssdm name="sext_ln226_11"/></StgValue>
</operation>

<operation id="477" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader:54  %partial_sums_1_1 = add nsw i32 %partial_sums_1_1_6, %sext_ln226_11

]]></Node>
<StgValue><ssdm name="partial_sums_1_1"/></StgValue>
</operation>

<operation id="478" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="15" op_0_bw="6">
<![CDATA[
.preheader11.preheader:56  %sext_ln226_14 = sext i6 %kernels_6_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln226_14"/></StgValue>
</operation>

<operation id="479" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader11.preheader:57  %mul_ln226_6 = mul i15 %zext_ln226_9, %sext_ln226_14

]]></Node>
<StgValue><ssdm name="mul_ln226_6"/></StgValue>
</operation>

<operation id="480" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="15">
<![CDATA[
.preheader11.preheader:58  %sext_ln226_13 = sext i15 %mul_ln226_6 to i32

]]></Node>
<StgValue><ssdm name="sext_ln226_13"/></StgValue>
</operation>

<operation id="481" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader:59  %partial_sums_1_2 = add nsw i32 %partial_sums_1_2_6, %sext_ln226_13

]]></Node>
<StgValue><ssdm name="partial_sums_1_2"/></StgValue>
</operation>

<operation id="482" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="15" op_0_bw="6">
<![CDATA[
.preheader11.preheader:61  %sext_ln226_16 = sext i6 %kernels_7_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln226_16"/></StgValue>
</operation>

<operation id="483" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader11.preheader:62  %mul_ln226_7 = mul i15 %zext_ln226_9, %sext_ln226_16

]]></Node>
<StgValue><ssdm name="mul_ln226_7"/></StgValue>
</operation>

<operation id="484" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="15">
<![CDATA[
.preheader11.preheader:63  %sext_ln226_15 = sext i15 %mul_ln226_7 to i32

]]></Node>
<StgValue><ssdm name="sext_ln226_15"/></StgValue>
</operation>

<operation id="485" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader:64  %partial_sums_1_3 = add nsw i32 %partial_sums_1_3_6, %sext_ln226_15

]]></Node>
<StgValue><ssdm name="partial_sums_1_3"/></StgValue>
</operation>

<operation id="486" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="15" op_0_bw="6">
<![CDATA[
.preheader11.preheader:66  %sext_ln226_18 = sext i6 %kernels_8_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln226_18"/></StgValue>
</operation>

<operation id="487" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="15" op_0_bw="8">
<![CDATA[
.preheader11.preheader:68  %zext_ln226_10 = zext i8 %stripes_2_load to i15

]]></Node>
<StgValue><ssdm name="zext_ln226_10"/></StgValue>
</operation>

<operation id="488" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader11.preheader:69  %mul_ln226_8 = mul i15 %zext_ln226_10, %sext_ln226_18

]]></Node>
<StgValue><ssdm name="mul_ln226_8"/></StgValue>
</operation>

<operation id="489" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="15">
<![CDATA[
.preheader11.preheader:70  %sext_ln226_17 = sext i15 %mul_ln226_8 to i32

]]></Node>
<StgValue><ssdm name="sext_ln226_17"/></StgValue>
</operation>

<operation id="490" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader:71  %partial_sums_2_0 = add nsw i32 %partial_sums_2_0_6, %sext_ln226_17

]]></Node>
<StgValue><ssdm name="partial_sums_2_0"/></StgValue>
</operation>

<operation id="491" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="15" op_0_bw="6">
<![CDATA[
.preheader11.preheader:73  %sext_ln226_20 = sext i6 %kernels_9_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln226_20"/></StgValue>
</operation>

<operation id="492" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader11.preheader:74  %mul_ln226_9 = mul i15 %zext_ln226_10, %sext_ln226_20

]]></Node>
<StgValue><ssdm name="mul_ln226_9"/></StgValue>
</operation>

<operation id="493" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="15">
<![CDATA[
.preheader11.preheader:75  %sext_ln226_19 = sext i15 %mul_ln226_9 to i32

]]></Node>
<StgValue><ssdm name="sext_ln226_19"/></StgValue>
</operation>

<operation id="494" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader:76  %partial_sums_2_1 = add nsw i32 %partial_sums_2_1_6, %sext_ln226_19

]]></Node>
<StgValue><ssdm name="partial_sums_2_1"/></StgValue>
</operation>

<operation id="495" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="15" op_0_bw="6">
<![CDATA[
.preheader11.preheader:78  %sext_ln226_22 = sext i6 %kernels_10_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln226_22"/></StgValue>
</operation>

<operation id="496" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader11.preheader:79  %mul_ln226_10 = mul i15 %zext_ln226_10, %sext_ln226_22

]]></Node>
<StgValue><ssdm name="mul_ln226_10"/></StgValue>
</operation>

<operation id="497" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="15">
<![CDATA[
.preheader11.preheader:80  %sext_ln226_21 = sext i15 %mul_ln226_10 to i32

]]></Node>
<StgValue><ssdm name="sext_ln226_21"/></StgValue>
</operation>

<operation id="498" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader:81  %partial_sums_2_2 = add nsw i32 %partial_sums_2_2_6, %sext_ln226_21

]]></Node>
<StgValue><ssdm name="partial_sums_2_2"/></StgValue>
</operation>

<operation id="499" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="15" op_0_bw="6">
<![CDATA[
.preheader11.preheader:83  %sext_ln226_24 = sext i6 %kernels_11_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln226_24"/></StgValue>
</operation>

<operation id="500" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader11.preheader:84  %mul_ln226_11 = mul i15 %zext_ln226_10, %sext_ln226_24

]]></Node>
<StgValue><ssdm name="mul_ln226_11"/></StgValue>
</operation>

<operation id="501" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="15">
<![CDATA[
.preheader11.preheader:85  %sext_ln226_23 = sext i15 %mul_ln226_11 to i32

]]></Node>
<StgValue><ssdm name="sext_ln226_23"/></StgValue>
</operation>

<operation id="502" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader:86  %partial_sums_2_3 = add nsw i32 %partial_sums_2_3_6, %sext_ln226_23

]]></Node>
<StgValue><ssdm name="partial_sums_2_3"/></StgValue>
</operation>

<operation id="503" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="0">
<![CDATA[
.preheader11.preheader:87  br label %.preheader12

]]></Node>
<StgValue><ssdm name="br_ln218"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="504" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
meminst36:0  %kernel_sums_0_2 = phi i32 [ %kernel_sums_0_3, %meminst36 ], [ %kernel_sums_0_1_loa, %meminst36.preheader ]

]]></Node>
<StgValue><ssdm name="kernel_sums_0_2"/></StgValue>
</operation>

<operation id="505" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
meminst36:1  %kernel_sums_1_2 = phi i32 [ %kernel_sums_1_3, %meminst36 ], [ %kernel_sums_1_1_loa, %meminst36.preheader ]

]]></Node>
<StgValue><ssdm name="kernel_sums_1_2"/></StgValue>
</operation>

<operation id="506" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
meminst36:2  %kernel_sums_2_2 = phi i32 [ %kernel_sums_2_3, %meminst36 ], [ %kernel_sums_2_1_loa, %meminst36.preheader ]

]]></Node>
<StgValue><ssdm name="kernel_sums_2_2"/></StgValue>
</operation>

<operation id="507" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
meminst36:3  %kernel_sums_3_2 = phi i32 [ %kernel_sums_3_3, %meminst36 ], [ %kernel_sums_3_1_loa, %meminst36.preheader ]

]]></Node>
<StgValue><ssdm name="kernel_sums_3_2"/></StgValue>
</operation>

<operation id="508" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
meminst36:4  %phi_ln232 = phi i2 [ %add_ln232, %meminst36 ], [ 0, %meminst36.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln232"/></StgValue>
</operation>

<operation id="509" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
meminst36:5  %add_ln232 = add i2 %phi_ln232, 1

]]></Node>
<StgValue><ssdm name="add_ln232"/></StgValue>
</operation>

<operation id="510" st_id="19" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
meminst36:6  %kernel_sums_3_3 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %kernel_sums_3_2, i32 %kernel_sums_3_2, i32 %kernel_sums_3_2, i32 0, i2 %phi_ln232)

]]></Node>
<StgValue><ssdm name="kernel_sums_3_3"/></StgValue>
</operation>

<operation id="511" st_id="19" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
meminst36:7  %kernel_sums_2_3 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %kernel_sums_2_2, i32 %kernel_sums_2_2, i32 0, i32 %kernel_sums_2_2, i2 %phi_ln232)

]]></Node>
<StgValue><ssdm name="kernel_sums_2_3"/></StgValue>
</operation>

<operation id="512" st_id="19" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
meminst36:8  %kernel_sums_1_3 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %kernel_sums_1_2, i32 0, i32 %kernel_sums_1_2, i32 %kernel_sums_1_2, i2 %phi_ln232)

]]></Node>
<StgValue><ssdm name="kernel_sums_1_3"/></StgValue>
</operation>

<operation id="513" st_id="19" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
meminst36:9  %kernel_sums_0_3 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 0, i32 %kernel_sums_0_2, i32 %kernel_sums_0_2, i32 %kernel_sums_0_2, i2 %phi_ln232)

]]></Node>
<StgValue><ssdm name="kernel_sums_0_3"/></StgValue>
</operation>

<operation id="514" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
meminst36:10  %icmp_ln232 = icmp eq i2 %phi_ln232, -1

]]></Node>
<StgValue><ssdm name="icmp_ln232"/></StgValue>
</operation>

<operation id="515" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
meminst36:11  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopName([19 x i8]* @memset_kernel_sums_s) nounwind

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="516" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst36:12  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="517" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst36:13  br i1 %icmp_ln232, label %hls_label_3_begin, label %meminst36

]]></Node>
<StgValue><ssdm name="br_ln232"/></StgValue>
</operation>

<operation id="518" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3_begin:0  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="519" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="0">
<![CDATA[
hls_label_3_begin:1  br label %18

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="520" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %kernel_sums_0_4 = phi i32 [ %kernel_sums_0_3, %hls_label_3_begin ], [ %kernel_sums_0, %19 ]

]]></Node>
<StgValue><ssdm name="kernel_sums_0_4"/></StgValue>
</operation>

<operation id="521" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1  %j8_0_0 = phi i2 [ 0, %hls_label_3_begin ], [ %add_ln236, %19 ]

]]></Node>
<StgValue><ssdm name="j8_0_0"/></StgValue>
</operation>

<operation id="522" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %icmp_ln236 = icmp eq i2 %j8_0_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln236"/></StgValue>
</operation>

<operation id="523" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="524" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %add_ln236 = add i2 %j8_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln236"/></StgValue>
</operation>

<operation id="525" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln236, label %hls_label_3, label %19

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>

<operation id="526" st_id="20" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
:0  %tmp_6 = call i32 @_ssdm_op_Mux.ap_auto.3i32.i2(i32 %partial_sums_0_0_5, i32 %partial_sums_1_0_5, i32 %partial_sums_2_0_5, i2 %j8_0_0)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="527" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %kernel_sums_0 = add nsw i32 %tmp_6, %kernel_sums_0_4

]]></Node>
<StgValue><ssdm name="kernel_sums_0"/></StgValue>
</operation>

<operation id="528" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %18

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>

<operation id="529" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:0  %empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_2)

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="530" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="531" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="0">
<![CDATA[
hls_label_3:2  br label %20

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="532" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %kernel_sums_1_4 = phi i32 [ %kernel_sums_1_3, %hls_label_3 ], [ %kernel_sums_1, %21 ]

]]></Node>
<StgValue><ssdm name="kernel_sums_1_4"/></StgValue>
</operation>

<operation id="533" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1  %j8_0_1 = phi i2 [ 0, %hls_label_3 ], [ %add_ln236_1, %21 ]

]]></Node>
<StgValue><ssdm name="j8_0_1"/></StgValue>
</operation>

<operation id="534" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %icmp_ln236_1 = icmp eq i2 %j8_0_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln236_1"/></StgValue>
</operation>

<operation id="535" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="536" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %add_ln236_1 = add i2 %j8_0_1, 1

]]></Node>
<StgValue><ssdm name="add_ln236_1"/></StgValue>
</operation>

<operation id="537" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln236_1, label %hls_label_31, label %21

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>

<operation id="538" st_id="21" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
:0  %tmp_8 = call i32 @_ssdm_op_Mux.ap_auto.3i32.i2(i32 %partial_sums_0_1_5, i32 %partial_sums_1_1_5, i32 %partial_sums_2_1_5, i2 %j8_0_1)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="539" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %kernel_sums_1 = add nsw i32 %tmp_8, %kernel_sums_1_4

]]></Node>
<StgValue><ssdm name="kernel_sums_1"/></StgValue>
</operation>

<operation id="540" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %20

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>

<operation id="541" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_31:0  %empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_3)

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="542" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_31:1  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="543" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0">
<![CDATA[
hls_label_31:2  br label %22

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="544" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %kernel_sums_2_4 = phi i32 [ %kernel_sums_2_3, %hls_label_31 ], [ %kernel_sums_2, %23 ]

]]></Node>
<StgValue><ssdm name="kernel_sums_2_4"/></StgValue>
</operation>

<operation id="545" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1  %j8_0_2 = phi i2 [ 0, %hls_label_31 ], [ %add_ln236_2, %23 ]

]]></Node>
<StgValue><ssdm name="j8_0_2"/></StgValue>
</operation>

<operation id="546" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %icmp_ln236_2 = icmp eq i2 %j8_0_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln236_2"/></StgValue>
</operation>

<operation id="547" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="548" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %add_ln236_2 = add i2 %j8_0_2, 1

]]></Node>
<StgValue><ssdm name="add_ln236_2"/></StgValue>
</operation>

<operation id="549" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln236_2, label %hls_label_32, label %23

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>

<operation id="550" st_id="22" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
:0  %tmp_9 = call i32 @_ssdm_op_Mux.ap_auto.3i32.i2(i32 %partial_sums_0_2_5, i32 %partial_sums_1_2_5, i32 %partial_sums_2_2_5, i2 %j8_0_2)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="551" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %kernel_sums_2 = add nsw i32 %tmp_9, %kernel_sums_2_4

]]></Node>
<StgValue><ssdm name="kernel_sums_2"/></StgValue>
</operation>

<operation id="552" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %22

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>

<operation id="553" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_32:0  %empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_5)

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="554" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_32:1  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="555" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="0">
<![CDATA[
hls_label_32:2  br label %24

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="556" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %kernel_sums_3_4 = phi i32 [ %kernel_sums_3_3, %hls_label_32 ], [ %kernel_sums_3, %25 ]

]]></Node>
<StgValue><ssdm name="kernel_sums_3_4"/></StgValue>
</operation>

<operation id="557" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1  %j8_0_3 = phi i2 [ 0, %hls_label_32 ], [ %add_ln236_3, %25 ]

]]></Node>
<StgValue><ssdm name="j8_0_3"/></StgValue>
</operation>

<operation id="558" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %icmp_ln236_3 = icmp eq i2 %j8_0_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln236_3"/></StgValue>
</operation>

<operation id="559" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="560" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %add_ln236_3 = add i2 %j8_0_3, 1

]]></Node>
<StgValue><ssdm name="add_ln236_3"/></StgValue>
</operation>

<operation id="561" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln236_3, label %hls_label_3_end, label %25

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>

<operation id="562" st_id="23" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
:0  %tmp_10 = call i32 @_ssdm_op_Mux.ap_auto.3i32.i2(i32 %partial_sums_0_3_5, i32 %partial_sums_1_3_5, i32 %partial_sums_2_3_5, i2 %j8_0_3)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="563" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %kernel_sums_3 = add nsw i32 %tmp_10, %kernel_sums_3_4

]]></Node>
<StgValue><ssdm name="kernel_sums_3"/></StgValue>
</operation>

<operation id="564" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %24

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>

<operation id="565" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3_end:0  %empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_7)

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="566" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_3_end:1  %icmp_ln245 = icmp sgt i32 %kernel_sums_0_4, %maxes_0_3

]]></Node>
<StgValue><ssdm name="icmp_ln245"/></StgValue>
</operation>

<operation id="567" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_3_end:2  %maxes_0 = select i1 %icmp_ln245, i32 %kernel_sums_0_4, i32 %maxes_0_3

]]></Node>
<StgValue><ssdm name="maxes_0"/></StgValue>
</operation>

<operation id="568" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_3_end:3  %icmp_ln245_1 = icmp sgt i32 %kernel_sums_1_4, %maxes_1_3

]]></Node>
<StgValue><ssdm name="icmp_ln245_1"/></StgValue>
</operation>

<operation id="569" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_3_end:4  %maxes_1 = select i1 %icmp_ln245_1, i32 %kernel_sums_1_4, i32 %maxes_1_3

]]></Node>
<StgValue><ssdm name="maxes_1"/></StgValue>
</operation>

<operation id="570" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_3_end:5  %icmp_ln245_2 = icmp sgt i32 %kernel_sums_2_4, %maxes_2_3

]]></Node>
<StgValue><ssdm name="icmp_ln245_2"/></StgValue>
</operation>

<operation id="571" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_3_end:6  %maxes_2 = select i1 %icmp_ln245_2, i32 %kernel_sums_2_4, i32 %maxes_2_3

]]></Node>
<StgValue><ssdm name="maxes_2"/></StgValue>
</operation>

<operation id="572" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_3_end:7  %icmp_ln245_3 = icmp sgt i32 %kernel_sums_3_4, %maxes_3_3

]]></Node>
<StgValue><ssdm name="icmp_ln245_3"/></StgValue>
</operation>

<operation id="573" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_3_end:8  %maxes_3 = select i1 %icmp_ln245_3, i32 %kernel_sums_3_4, i32 %maxes_3_3

]]></Node>
<StgValue><ssdm name="maxes_3"/></StgValue>
</operation>

<operation id="574" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3_end:9  %empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="575" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_3_end:10  store i32 %partial_sums_2_3_5, i32* %partial_sums_2_3_1

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>

<operation id="576" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_3_end:11  store i32 %partial_sums_2_2_5, i32* %partial_sums_2_2_1

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>

<operation id="577" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_3_end:12  store i32 %partial_sums_2_1_5, i32* %partial_sums_2_1_1

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>

<operation id="578" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_3_end:13  store i32 %partial_sums_2_0_5, i32* %partial_sums_2_0_1

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>

<operation id="579" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_3_end:14  store i32 %partial_sums_1_3_5, i32* %partial_sums_1_3_1

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>

<operation id="580" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_3_end:15  store i32 %partial_sums_1_2_5, i32* %partial_sums_1_2_1

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>

<operation id="581" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_3_end:16  store i32 %partial_sums_1_1_5, i32* %partial_sums_1_1_1

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>

<operation id="582" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_3_end:17  store i32 %partial_sums_1_0_5, i32* %partial_sums_1_0_1

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>

<operation id="583" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_3_end:18  store i32 %partial_sums_0_3_5, i32* %partial_sums_0_3_1

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>

<operation id="584" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_3_end:19  store i32 %partial_sums_0_2_5, i32* %partial_sums_0_2_1

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>

<operation id="585" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_3_end:20  store i32 %partial_sums_0_1_5, i32* %partial_sums_0_1_1

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>

<operation id="586" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_3_end:21  store i32 %partial_sums_0_0_5, i32* %partial_sums_0_0_1

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>

<operation id="587" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_3_end:22  store i32 %kernel_sums_0_4, i32* %kernel_sums_0_1

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>

<operation id="588" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_3_end:23  store i32 %kernel_sums_1_4, i32* %kernel_sums_1_1

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>

<operation id="589" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_3_end:24  store i32 %kernel_sums_2_4, i32* %kernel_sums_2_1

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>

<operation id="590" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_3_end:25  store i32 %kernel_sums_3_4, i32* %kernel_sums_3_1

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>

<operation id="591" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="0">
<![CDATA[
hls_label_3_end:26  br label %.loopexit28

]]></Node>
<StgValue><ssdm name="br_ln193"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="592" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader:0  %i10_0 = phi i3 [ %i_2, %27 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i10_0"/></StgValue>
</operation>

<operation id="593" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:1  %icmp_ln249 = icmp eq i3 %i10_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln249"/></StgValue>
</operation>

<operation id="594" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="595" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:3  %i_2 = add i3 %i10_0, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="596" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln249, label %28, label %26

]]></Node>
<StgValue><ssdm name="br_ln249"/></StgValue>
</operation>

<operation id="597" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="2" op_0_bw="3">
<![CDATA[
:0  %trunc_ln251 = trunc i3 %i10_0 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln251"/></StgValue>
</operation>

<operation id="598" st_id="24" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
:1  %tmp_1 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %maxes_0_3, i32 %maxes_1_3, i32 %maxes_2_3, i32 %maxes_3_3, i2 %trunc_ln251)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="599" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="16" op_0_bw="32">
<![CDATA[
:2  %tmp_69 = trunc i32 %tmp_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="600" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:3  switch i2 %trunc_ln251, label %branch15 [
    i2 0, label %branch12184
    i2 1, label %branch13185
    i2 -2, label %branch14186
  ]

]]></Node>
<StgValue><ssdm name="switch_ln251"/></StgValue>
</operation>

<operation id="601" st_id="24" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="trunc_ln251" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch14186:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %output_2_V, i16 %tmp_69)

]]></Node>
<StgValue><ssdm name="write_ln251"/></StgValue>
</operation>

<operation id="602" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="trunc_ln251" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="0">
<![CDATA[
branch14186:1  br label %27

]]></Node>
<StgValue><ssdm name="br_ln251"/></StgValue>
</operation>

<operation id="603" st_id="24" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="trunc_ln251" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch13185:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %output_1_V, i16 %tmp_69)

]]></Node>
<StgValue><ssdm name="write_ln251"/></StgValue>
</operation>

<operation id="604" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="trunc_ln251" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="0">
<![CDATA[
branch13185:1  br label %27

]]></Node>
<StgValue><ssdm name="br_ln251"/></StgValue>
</operation>

<operation id="605" st_id="24" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="trunc_ln251" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch12184:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %output_0_V, i16 %tmp_69)

]]></Node>
<StgValue><ssdm name="write_ln251"/></StgValue>
</operation>

<operation id="606" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="trunc_ln251" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="0">
<![CDATA[
branch12184:1  br label %27

]]></Node>
<StgValue><ssdm name="br_ln251"/></StgValue>
</operation>

<operation id="607" st_id="24" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="trunc_ln251" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch15:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %output_3_V, i16 %tmp_69)

]]></Node>
<StgValue><ssdm name="write_ln251"/></StgValue>
</operation>

<operation id="608" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="trunc_ln251" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %27

]]></Node>
<StgValue><ssdm name="br_ln251"/></StgValue>
</operation>

<operation id="609" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln249"/></StgValue>
</operation>

<operation id="610" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="16" op_0_bw="16">
<![CDATA[
:0  %read_col_index_load_2 = load i16* @read_col_index, align 2

]]></Node>
<StgValue><ssdm name="read_col_index_load_2"/></StgValue>
</operation>

<operation id="611" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %add_ln254 = add i16 %read_col_index_load_2, 2

]]></Node>
<StgValue><ssdm name="add_ln254"/></StgValue>
</operation>

<operation id="612" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
:2  store i16 %add_ln254, i16* @read_col_index, align 2

]]></Node>
<StgValue><ssdm name="store_ln254"/></StgValue>
</operation>

<operation id="613" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %icmp_ln255 = icmp eq i16 %add_ln254, 513

]]></Node>
<StgValue><ssdm name="icmp_ln255"/></StgValue>
</operation>

<operation id="614" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln255, label %29, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln255"/></StgValue>
</operation>

<operation id="615" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="1"/>
<literal name="icmp_ln255" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %xor_ln258 = xor i1 %read_odd_load, true

]]></Node>
<StgValue><ssdm name="xor_ln258"/></StgValue>
</operation>

<operation id="616" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="1"/>
<literal name="icmp_ln255" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:2  store i1 %xor_ln258, i1* @read_odd, align 1

]]></Node>
<StgValue><ssdm name="store_ln258"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="617" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  store i16 1, i16* @read_col_index, align 2

]]></Node>
<StgValue><ssdm name="store_ln257"/></StgValue>
</operation>

<operation id="618" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="619" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge:0  %compute_col_index_lo_1 = load i16* @compute_col_index, align 2

]]></Node>
<StgValue><ssdm name="compute_col_index_lo_1"/></StgValue>
</operation>

<operation id="620" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:1  %add_ln261 = add i16 %compute_col_index_lo_1, 2

]]></Node>
<StgValue><ssdm name="add_ln261"/></StgValue>
</operation>

<operation id="621" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge:2  store i16 %add_ln261, i16* @compute_col_index, align 2

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="622" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:3  %icmp_ln262 = icmp eq i16 %add_ln261, 512

]]></Node>
<StgValue><ssdm name="icmp_ln262"/></StgValue>
</operation>

<operation id="623" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:4  br i1 %icmp_ln262, label %30, label %._crit_edge23

]]></Node>
<StgValue><ssdm name="br_ln262"/></StgValue>
</operation>

<operation id="624" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %xor_ln265 = xor i1 %compute_odd_load, true

]]></Node>
<StgValue><ssdm name="xor_ln265"/></StgValue>
</operation>

<operation id="625" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:2  store i1 %xor_ln265, i1* @compute_odd, align 1

]]></Node>
<StgValue><ssdm name="store_ln265"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="626" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  store i16 0, i16* @compute_col_index, align 2

]]></Node>
<StgValue><ssdm name="store_ln264"/></StgValue>
</operation>

<operation id="627" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge23

]]></Node>
<StgValue><ssdm name="br_ln266"/></StgValue>
</operation>

<operation id="628" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge23:0  br label %1

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
