[12/13 18:52:32      0s] 
[12/13 18:52:32      0s] Cadence Innovus(TM) Implementation System.
[12/13 18:52:32      0s] Copyright 2022 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/13 18:52:32      0s] 
[12/13 18:52:32      0s] Version:	v22.33-s094_1, built Fri Aug 25 16:48:21 PDT 2023
[12/13 18:52:32      0s] Options:	
[12/13 18:52:32      0s] Date:		Fri Dec 13 18:52:32 2024
[12/13 18:52:32      0s] Host:		cae-europractice1.othr.de (x86_64 w/Linux 5.15.0-210.163.7.el8uek.x86_64) (1core*16cpus*AMD Ryzen Threadripper PRO 5975WX 32-Cores 512KB)
[12/13 18:52:32      0s] OS:		Oracle Linux Server 8.10
[12/13 18:52:32      0s] 
[12/13 18:52:32      0s] License:
[12/13 18:52:32      0s] 		[18:52:32.434092] Configured Lic search path (21.01-s002): 5280@hs-lic3.oth-regensburg.de:27003@hs-lic1.oth-regensburg.de:27003@hs-lic1.oth-regensburg.de:

[12/13 18:52:32      0s] 		invs	Innovus Implementation System	22.1	checkout succeeded
[12/13 18:52:32      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/13 18:52:58     13s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v22.33-s094_1 (64bit) 08/25/2023 16:48 (Linux 3.10.0-693.el7.x86_64)
[12/13 18:53:00     15s] @(#)CDS: NanoRoute 22.33-s094_1 NR230808-0153/22_13-UB (database version 18.20.615_1) {superthreading v2.20}
[12/13 18:53:00     15s] @(#)CDS: AAE 22.13-s029 (64bit) 08/25/2023 (Linux 3.10.0-693.el7.x86_64)
[12/13 18:53:00     15s] @(#)CDS: CTE 22.13-s030_1 () Aug 22 2023 02:51:11 ( )
[12/13 18:53:00     15s] @(#)CDS: SYNTECH 22.13-s015_1 () Aug 20 2023 22:21:55 ( )
[12/13 18:53:00     15s] @(#)CDS: CPE v22.13-s082
[12/13 18:53:00     15s] @(#)CDS: IQuantus/TQuantus 21.2.2-s211 (64bit) Tue Jun 20 22:12:10 PDT 2023 (Linux 3.10.0-693.el7.x86_64)
[12/13 18:53:00     15s] @(#)CDS: OA 22.60-p088 Tue Mar 21 03:05:14 2023
[12/13 18:53:00     15s] @(#)CDS: SGN 22.20-d001 (02-Jan-2023) (64 bit executable, TkQt5.9.1)
[12/13 18:53:00     15s] @(#)CDS: RCDB 11.15.0
[12/13 18:53:00     15s] @(#)CDS: STYLUS 22.11-s006_1 (04/03/2023 03:37 PDT)
[12/13 18:53:00     15s] @(#)CDS: IntegrityPlanner-22.13-12028 (22.13) (2023-07-13 13:54:54+0800)
[12/13 18:53:00     15s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_2428672_cae-europractice1.othr.de_cae3_jwhMbe.

[12/13 18:53:01     15s] Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.
[12/13 18:53:02     16s] 
[12/13 18:53:02     16s] **INFO:  MMMC transition support version v31-84 
[12/13 18:53:02     16s] 
[12/13 18:53:02     16s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/13 18:53:02     16s] <CMD> suppressMessage ENCEXT-2799
[12/13 18:53:02     16s] <CMD> getVersion
[12/13 18:53:02     16s] <CMD> getVersion
[12/13 18:53:03     16s] <CMD> getVersion
[12/13 18:53:03     16s] <CMD> define_proc_arguments ViaFillQor -info {This procedure extracts Viafill details from innovus db} -define_args {
        {-window "window coordinates" "" list optional}
        {-window_size "window size in microns" "" string optional}
    
    }
[12/13 18:53:05     16s] [INFO] Loading Pegasus 23.11 fill procedures
[12/13 18:53:05     16s] <CMD> define_proc_arguments ProcessFills -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
[12/13 18:53:05     16s] <CMD> define_proc_arguments FillQor -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
[12/13 18:53:05     16s] <CMD> define_proc_arguments ProcessFills_fast -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
[12/13 18:53:05     16s] <CMD> define_proc_arguments FillQor_fast -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
[12/13 18:53:05     16s] <CMD> define_proc_arguments ProcessFills_fast_stampOnly -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
	
}
[12/13 18:53:05     16s] <CMD> define_proc_arguments FillQor_fast_stampOnly -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
}
[12/13 18:53:05     17s] <CMD> win
[12/13 18:53:05     17s] <CMD> set enc_check_rename_command_name 1
[12/13 18:53:26     19s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[12/13 18:53:26     19s] <CMD> set conf_qxconf_file NULL
[12/13 18:53:26     19s] <CMD> set conf_qxlib_file NULL
[12/13 18:53:26     19s] <CMD> set dbgDualViewAwareXTree 1
[12/13 18:53:26     19s] <CMD> set dbgIsCheckLefDefColoredShapeSetByUser 1
[12/13 18:53:26     19s] <CMD> set defHierChar /
[12/13 18:53:26     19s] <CMD> set distributed_client_message_echo 1
[12/13 18:53:26     19s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[12/13 18:53:26     19s] <CMD> set enable_ilm_dual_view_gui_and_attribute 1
[12/13 18:53:26     19s] <CMD> set enc_check_rename_command_name 1
[12/13 18:53:26     19s] <CMD> set enc_enable_print_mode_command_reset_options 1
[12/13 18:53:26     19s] <CMD> set init_gnd_net VSS
[12/13 18:53:26     19s] <CMD> set init_lef_file {lef/sky130_scl_9T.tlef lef/sky130_scl_9T.lef lef/pre_therm_MACRO.lef}
[12/13 18:53:26     19s] <CMD> set init_mmmc_file adc.view
[12/13 18:53:26     19s] <CMD> set init_pwr_net VDD
[12/13 18:53:26     19s] <CMD> set init_verilog hdl/post_synth_adc_netlist.v
[12/13 18:53:26     19s] <CMD> get_message -id GLOBAL-100 -suppress
[12/13 18:53:26     19s] <CMD> get_message -id GLOBAL-100 -suppress
[12/13 18:53:26     19s] <CMD> set latch_time_borrow_mode max_borrow
[12/13 18:53:26     19s] <CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str main_menu} type {!!str main_menu}}} {!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_s} type {!!str section} title {!!str {Setup Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_setup_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg_wns_hold_s} type {!!str section} title {!!str {Hold Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_hold_g} type {!!str graph} title {!!str {Hold reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_hold_g} type {!!str graph} title {!!str {Hold reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_layout} type {!!str layout} layout {!!str horizontal} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockage.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_physical_vth_per_pd} type {!!str section} title {!!str {Vth Detail Per Power Domain}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_per_pd_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.power_domain:%.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.power_domain:%.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.power_domain:%.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.power_domain:%.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_pre_pd_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.power_domain:%.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.power_domain:%.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str {Clock Gates}} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str {Clock Gates}} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str {Clock Gates}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}}}}}} {!!map {id {!!str power_clock_gating_histograms_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.fanout.clock_gates.hst} title {!!str {Clock Gates}} group {!!str {Fanout Distribution}}}} {!!map {metric {!!str power.cg.fanout.flops.hst} title {!!str {Gated Flops}} group {!!str {Fanout Distribution}}}} {!!map {metric {!!str power.cg.fanout.bits.hst} title {!!str {Gated Bits}} group {!!str {Fanout Distribution}}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_wirelength} type {!!str section} title {!!str {Wirelength Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_wirelength_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.wirelength} title {!!str Total}}} {!!map {metric {!!str route.wirelength.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
[12/13 18:53:26     19s] <CMD> set pegDefaultResScaleFactor 1
[12/13 18:53:26     19s] <CMD> set pegDetailResScaleFactor 1
[12/13 18:53:26     19s] <CMD> set pegEnableDualViewForTQuantus 1
[12/13 18:53:26     19s] <CMD> get_message -id GLOBAL-100 -suppress
[12/13 18:53:26     19s] <CMD> get_message -id GLOBAL-100 -suppress
[12/13 18:53:26     19s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[12/13 18:53:26     19s] <CMD> set spgUnflattenIlmInCheckPlace 2
[12/13 18:53:26     19s] <CMD> set timing_library_ca_derate_data_consistency 0
[12/13 18:53:26     19s] <CMD> get_message -id GLOBAL-100 -suppress
[12/13 18:53:26     19s] <CMD> get_message -id GLOBAL-100 -suppress
[12/13 18:53:26     19s] <CMD> set timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
[12/13 18:53:26     19s] <CMD> set defStreamOutCheckUncolored false
[12/13 18:53:26     19s] <CMD> set init_lef_check_antenna 1
[12/13 18:53:26     19s] <CMD> set init_verilog_tolerate_port_mismatch 0
[12/13 18:53:26     19s] <CMD> set lefdefInputCheckColoredShape 0
[12/13 18:53:26     19s] <CMD> set load_netlist_ignore_undefined_cell 1
[12/13 18:53:27     19s] <CMD> init_design
[12/13 18:53:27     19s] #% Begin Load MMMC data ... (date=12/13 18:53:27, mem=1389.0M)
[12/13 18:53:27     19s] #% End Load MMMC data ... (date=12/13 18:53:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1389.8M, current mem=1389.8M)
[12/13 18:53:27     19s] 
[12/13 18:53:27     19s] Loading LEF file lef/sky130_scl_9T.tlef ...
[12/13 18:53:27     19s] 
[12/13 18:53:27     19s] Loading LEF file lef/sky130_scl_9T.lef ...
[12/13 18:53:27     19s] Set DBUPerIGU to M2 pitch 460.
[12/13 18:53:27     19s] 
[12/13 18:53:27     19s] Loading LEF file lef/pre_therm_MACRO.lef ...
[12/13 18:53:27     19s] **WARN: (IMPLF-200):	Pin 'Y15' in macro 'pre_therm' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/13 18:53:27     19s] Type 'man IMPLF-200' for more detail.
[12/13 18:53:27     19s] **WARN: (IMPLF-201):	Pin 'Y14' in macro 'pre_therm' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/13 18:53:27     19s] Type 'man IMPLF-201' for more detail.
[12/13 18:53:27     19s] **WARN: (IMPLF-201):	Pin 'Y13' in macro 'pre_therm' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/13 18:53:27     19s] Type 'man IMPLF-201' for more detail.
[12/13 18:53:27     19s] **WARN: (IMPLF-201):	Pin 'Y12' in macro 'pre_therm' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/13 18:53:27     19s] Type 'man IMPLF-201' for more detail.
[12/13 18:53:27     19s] **WARN: (IMPLF-200):	Pin 'Y11' in macro 'pre_therm' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/13 18:53:27     19s] Type 'man IMPLF-200' for more detail.
[12/13 18:53:27     19s] **WARN: (IMPLF-200):	Pin 'Y10' in macro 'pre_therm' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/13 18:53:27     19s] Type 'man IMPLF-200' for more detail.
[12/13 18:53:27     19s] **WARN: (IMPLF-200):	Pin 'Y09' in macro 'pre_therm' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/13 18:53:27     19s] Type 'man IMPLF-200' for more detail.
[12/13 18:53:27     19s] **WARN: (IMPLF-200):	Pin 'Y08' in macro 'pre_therm' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/13 18:53:27     19s] Type 'man IMPLF-200' for more detail.
[12/13 18:53:27     19s] **WARN: (IMPLF-200):	Pin 'Y07' in macro 'pre_therm' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/13 18:53:27     19s] Type 'man IMPLF-200' for more detail.
[12/13 18:53:27     19s] **WARN: (IMPLF-200):	Pin 'Y06' in macro 'pre_therm' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/13 18:53:27     19s] Type 'man IMPLF-200' for more detail.
[12/13 18:53:27     19s] **WARN: (IMPLF-201):	Pin 'Y05' in macro 'pre_therm' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/13 18:53:27     19s] Type 'man IMPLF-201' for more detail.
[12/13 18:53:27     19s] **WARN: (IMPLF-201):	Pin 'Y04' in macro 'pre_therm' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/13 18:53:27     19s] Type 'man IMPLF-201' for more detail.
[12/13 18:53:27     19s] **WARN: (IMPLF-201):	Pin 'Y03' in macro 'pre_therm' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/13 18:53:27     19s] Type 'man IMPLF-201' for more detail.
[12/13 18:53:27     19s] **WARN: (IMPLF-201):	Pin 'Y02' in macro 'pre_therm' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/13 18:53:27     19s] Type 'man IMPLF-201' for more detail.
[12/13 18:53:27     19s] **WARN: (IMPLF-201):	Pin 'Y01' in macro 'pre_therm' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/13 18:53:27     19s] Type 'man IMPLF-201' for more detail.
[12/13 18:53:27     19s] **WARN: (IMPLF-200):	Pin 'IN' in macro 'pre_therm' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/13 18:53:27     19s] Type 'man IMPLF-200' for more detail.
[12/13 18:53:27     19s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/13 18:53:27     19s] Type 'man IMPLF-200' for more detail.
[12/13 18:53:27     19s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[12/13 18:53:27     19s] Loading view definition file from adc.view
[12/13 18:53:27     19s] Reading MAX_LIB timing library '/home/cae3/Desktop/ADC/ASIC_ADC/PNR/lib/sky130_ss_1.62_125_nldm.lib' ...
[12/13 18:53:27     20s] Read 109 cells in library 'sky130_ss_1.62_125' 
[12/13 18:53:27     20s] Reading MIN_LIB timing library '/home/cae3/Desktop/ADC/ASIC_ADC/PNR/lib/sky130_ff_1.98_0_nldm.lib' ...
[12/13 18:53:27     20s] Read 109 cells in library 'sky130_ff_1.98_0' 
[12/13 18:53:27     20s] Ending "PreSetAnalysisView" (total cpu=0:00:00.5, real=0:00:00.0, peak res=1468.3M, current mem=1406.9M)
[12/13 18:53:27     20s] *** End library_loading (cpu=0.01min, real=0.00min, mem=32.0M, fe_cpu=0.34min, fe_real=0.92min, fe_mem=1476.1M) ***
[12/13 18:53:27     20s] #% Begin Load netlist data ... (date=12/13 18:53:27, mem=1406.9M)
[12/13 18:53:27     20s] *** Begin netlist parsing (mem=1476.1M) ***
[12/13 18:53:27     20s] Created 109 new cells from 2 timing libraries.
[12/13 18:53:27     20s] Reading netlist ...
[12/13 18:53:27     20s] Backslashed names will retain backslash and a trailing blank character.
[12/13 18:53:27     20s] Reading verilog netlist 'hdl/post_synth_adc_netlist.v'
[12/13 18:53:27     20s] 
[12/13 18:53:27     20s] *** Memory Usage v#1 (Current mem = 1477.137M, initial mem = 635.109M) ***
[12/13 18:53:27     20s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1477.1M) ***
[12/13 18:53:28     20s] #% End Load netlist data ... (date=12/13 18:53:27, total cpu=0:00:00.0, real=0:00:01.0, peak res=1416.9M, current mem=1416.9M)
[12/13 18:53:28     20s] Top level cell is adc.
[12/13 18:53:28     20s] Hooked 218 DB cells to tlib cells.
[12/13 18:53:28     20s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1425.8M, current mem=1425.8M)
[12/13 18:53:28     20s] Starting recursive module instantiation check.
[12/13 18:53:28     20s] No recursion found.
[12/13 18:53:28     20s] Building hierarchical netlist for Cell adc ...
[12/13 18:53:28     20s] ***** UseNewTieNetMode *****.
[12/13 18:53:28     20s] *** Netlist is unique.
[12/13 18:53:28     20s] Setting Std. cell height to 4140 DBU (smallest netlist inst).
[12/13 18:53:28     20s] ** info: there are 229 modules.
[12/13 18:53:28     20s] ** info: there are 26 stdCell insts.
[12/13 18:53:28     20s] ** info: there are 1 multi-height stdCell insts (1 stdCells)
[12/13 18:53:28     20s] 
[12/13 18:53:28     20s] *** Memory Usage v#1 (Current mem = 1532.551M, initial mem = 635.109M) ***
[12/13 18:53:28     20s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/13 18:53:28     20s] Type 'man IMPFP-3961' for more detail.
[12/13 18:53:28     20s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/13 18:53:28     20s] Type 'man IMPFP-3961' for more detail.
[12/13 18:53:28     20s] Start create_tracks
[12/13 18:53:28     20s] Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
[12/13 18:53:28     20s] Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
[12/13 18:53:28     20s] Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
[12/13 18:53:28     20s] Extraction setup Started 
[12/13 18:53:28     20s] eee: Trim Metal Layers: { }
[12/13 18:53:28     20s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[12/13 18:53:28     20s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[12/13 18:53:28     20s] eee: __QRC_SADV_USE_LE__ is set 0
[12/13 18:53:28     20s] eee: Metal Layer Id 1 is met1 
[12/13 18:53:28     20s] eee: Metal Layer Id 2 is met2 
[12/13 18:53:28     20s] eee: Metal Layer Id 3 is met3 
[12/13 18:53:28     20s] eee: Metal Layer Id 4 is met4 
[12/13 18:53:28     20s] eee: Metal Layer Id 5 is met5 
[12/13 18:53:28     20s] eee: Via Layer Id 33 is mcon 
[12/13 18:53:28     20s] eee: Via Layer Id 34 is via 
[12/13 18:53:28     20s] eee: Via Layer Id 35 is via2 
[12/13 18:53:28     20s] eee: Via Layer Id 36 is via3 
[12/13 18:53:28     20s] eee: Via Layer Id 37 is via4 
[12/13 18:53:28     20s] eee: Trim Metal Layers: { }
[12/13 18:53:28     20s] Generating auto layer map file.
[12/13 18:53:28     20s] eee:  lef metal Layer Id 1 mapped to tech Id 7 of Layer metal1 
[12/13 18:53:28     20s] eee:  lef via Layer Id 1 mapped to tech Id 8 of Layer via1 
[12/13 18:53:28     20s] eee:  lef metal Layer Id 2 mapped to tech Id 9 of Layer metal2 
[12/13 18:53:28     20s] eee:  lef via Layer Id 2 mapped to tech Id 10 of Layer via2 
[12/13 18:53:28     20s] eee:  lef metal Layer Id 3 mapped to tech Id 11 of Layer metal3 
[12/13 18:53:28     20s] eee:  lef via Layer Id 3 mapped to tech Id 12 of Layer via3 
[12/13 18:53:28     20s] eee:  lef metal Layer Id 4 mapped to tech Id 13 of Layer metal4 
[12/13 18:53:28     20s] eee:  lef via Layer Id 4 mapped to tech Id 14 of Layer via4 
[12/13 18:53:28     20s] eee:  lef metal Layer Id 5 mapped to tech Id 15 of Layer metal5 
[12/13 18:53:28     20s] eee: Metal Layer Id 1 mapped to 7 
[12/13 18:53:28     20s] eee: Via Layer Id 1 mapped to 8 
[12/13 18:53:28     20s] eee: Metal Layer Id 2 mapped to 9 
[12/13 18:53:28     20s] eee: Via Layer Id 2 mapped to 10 
[12/13 18:53:28     20s] eee: Metal Layer Id 3 mapped to 11 
[12/13 18:53:28     20s] eee: Via Layer Id 3 mapped to 12 
[12/13 18:53:28     20s] eee: Metal Layer Id 4 mapped to 13 
[12/13 18:53:28     20s] eee: Via Layer Id 4 mapped to 14 
[12/13 18:53:28     20s] eee: Metal Layer Id 5 mapped to 15 
[12/13 18:53:28     20s] eee: TechFile: lef/qrcTechFile_RCgen
[12/13 18:53:28     20s] eee: HoWee: 0 0 0 0 0 
[12/13 18:53:28     20s] eee: Erosn: 0 0 0 0 0 
[12/13 18:53:28     20s] eee: pegPreRouteEnableSaveRestoreRCPatterns=1, retVal=1, doesAnyTechFileNeedExtraction=1
[12/13 18:53:28     20s] eee: Reading patterns meta data.
[12/13 18:53:28     20s] eee: PatternAvail=0, PreRoutePatternReadFailed=1
[12/13 18:53:28     20s] eee: Restore PreRoute Pattern Extraction data failed.
[12/13 18:53:28     20s] Importing multi-corner technology file(s) for preRoute extraction...
[12/13 18:53:28     20s] lef/qrcTechFile_RCgen
[12/13 18:53:28     21s] eee: Metal Layer Id 1 is met1 
[12/13 18:53:28     21s] eee: Metal Layer Id 2 is met2 
[12/13 18:53:28     21s] eee: Metal Layer Id 3 is met3 
[12/13 18:53:28     21s] eee: Metal Layer Id 4 is met4 
[12/13 18:53:28     21s] eee: Metal Layer Id 5 is met5 
[12/13 18:53:28     21s] eee: Via Layer Id 33 is mcon 
[12/13 18:53:28     21s] eee: Via Layer Id 34 is via 
[12/13 18:53:28     21s] eee: Via Layer Id 35 is via2 
[12/13 18:53:28     21s] eee: Via Layer Id 36 is via3 
[12/13 18:53:28     21s] eee: Via Layer Id 37 is via4 
[12/13 18:53:28     21s] eee: Trim Metal Layers: { }
[12/13 18:53:28     21s] Generating auto layer map file.
[12/13 18:53:28     21s] eee:  lef metal Layer Id 1 mapped to tech Id 7 of Layer metal1 
[12/13 18:53:28     21s] eee:  lef via Layer Id 1 mapped to tech Id 8 of Layer via1 
[12/13 18:53:28     21s] eee:  lef metal Layer Id 2 mapped to tech Id 9 of Layer metal2 
[12/13 18:53:28     21s] eee:  lef via Layer Id 2 mapped to tech Id 10 of Layer via2 
[12/13 18:53:28     21s] eee:  lef metal Layer Id 3 mapped to tech Id 11 of Layer metal3 
[12/13 18:53:28     21s] eee:  lef via Layer Id 3 mapped to tech Id 12 of Layer via3 
[12/13 18:53:28     21s] eee:  lef metal Layer Id 4 mapped to tech Id 13 of Layer metal4 
[12/13 18:53:28     21s] eee:  lef via Layer Id 4 mapped to tech Id 14 of Layer via4 
[12/13 18:53:28     21s] eee:  lef metal Layer Id 5 mapped to tech Id 15 of Layer metal5 
[12/13 18:53:28     21s] eee: Metal Layer Id 1 mapped to 7 
[12/13 18:53:28     21s] eee: Via Layer Id 1 mapped to 8 
[12/13 18:53:28     21s] eee: Metal Layer Id 2 mapped to 9 
[12/13 18:53:28     21s] eee: Via Layer Id 2 mapped to 10 
[12/13 18:53:28     21s] eee: Metal Layer Id 3 mapped to 11 
[12/13 18:53:28     21s] eee: Via Layer Id 3 mapped to 12 
[12/13 18:53:28     21s] eee: Metal Layer Id 4 mapped to 13 
[12/13 18:53:28     21s] eee: Via Layer Id 4 mapped to 14 
[12/13 18:53:28     21s] eee: Metal Layer Id 5 mapped to 15 
[12/13 18:53:30     22s] Completed (cpu: 0:00:01.4 real: 0:00:02.0)
[12/13 18:53:30     22s] Set Shrink Factor to 1.00000
[12/13 18:53:30     22s] Summary of Active RC-Corners : 
[12/13 18:53:30     22s]  
[12/13 18:53:30     22s]  Analysis View: VIEW_SETUP
[12/13 18:53:30     22s]     RC-Corner Name        : RC_CORNER
[12/13 18:53:30     22s]     RC-Corner Index       : 0
[12/13 18:53:30     22s]     RC-Corner Temperature : 25 Celsius
[12/13 18:53:30     22s]     RC-Corner Cap Table   : ''
[12/13 18:53:30     22s]     RC-Corner PreRoute Res Factor         : 1
[12/13 18:53:30     22s]     RC-Corner PreRoute Cap Factor         : 1
[12/13 18:53:30     22s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/13 18:53:30     22s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/13 18:53:30     22s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/13 18:53:30     22s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/13 18:53:30     22s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/13 18:53:30     22s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/13 18:53:30     22s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/13 18:53:30     22s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[12/13 18:53:30     22s]     RC-Corner Technology file: 'lef/qrcTechFile_RCgen'
[12/13 18:53:30     22s]  
[12/13 18:53:30     22s]  Analysis View: VIEW_HOLD
[12/13 18:53:30     22s]     RC-Corner Name        : RC_CORNER
[12/13 18:53:30     22s]     RC-Corner Index       : 0
[12/13 18:53:30     22s]     RC-Corner Temperature : 25 Celsius
[12/13 18:53:30     22s]     RC-Corner Cap Table   : ''
[12/13 18:53:30     22s]     RC-Corner PreRoute Res Factor         : 1
[12/13 18:53:30     22s]     RC-Corner PreRoute Cap Factor         : 1
[12/13 18:53:30     22s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/13 18:53:30     22s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/13 18:53:30     22s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/13 18:53:30     22s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/13 18:53:30     22s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/13 18:53:30     22s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/13 18:53:30     22s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/13 18:53:30     22s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[12/13 18:53:30     22s]     RC-Corner Technology file: 'lef/qrcTechFile_RCgen'
[12/13 18:53:30     22s] eee: Trim Metal Layers: { }
[12/13 18:53:30     22s] eee: RC Grid Memory allocated=240
[12/13 18:53:30     22s] eee: LayerId=1 widthSet size=1
[12/13 18:53:30     22s] eee: LayerId=2 widthSet size=1
[12/13 18:53:30     22s] eee: LayerId=3 widthSet size=1
[12/13 18:53:30     22s] eee: LayerId=4 widthSet size=1
[12/13 18:53:30     22s] eee: LayerId=5 widthSet size=1
[12/13 18:53:30     22s] eee: Total RC Grid memory=240
[12/13 18:53:30     22s] Updating RC grid for preRoute extraction ...
[12/13 18:53:30     22s] eee: Metal Layers Info:
[12/13 18:53:30     22s] eee: L: met1 met2 met3 met4 met5
[12/13 18:53:30     22s] eee: W: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/13 18:53:30     22s] eee: S: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/13 18:53:30     22s] eee: pegSigSF=1.070000
[12/13 18:53:30     22s] Initializing multi-corner resistance tables ...
[12/13 18:53:30     22s] eee: l=1 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[12/13 18:53:30     22s] eee: l=2 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[12/13 18:53:30     22s] eee: l=3 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[12/13 18:53:30     22s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[12/13 18:53:30     22s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[12/13 18:53:30     22s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/13 18:53:30     22s] eee: LAM-FP: thresh=1 ; dimX=66.652174 ; dimY=54.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[12/13 18:53:30     22s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.332500 newSi=0.000000 wHLS=1.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[12/13 18:53:30     22s] eee: NetCapCache creation started. (Current Mem: 1785.777M) 
[12/13 18:53:30     22s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 1785.777M) 
[12/13 18:53:30     22s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[12/13 18:53:30     22s] *Info: initialize multi-corner CTS.
[12/13 18:53:30     22s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1722.1M, current mem=1479.6M)
[12/13 18:53:30     22s] Reading timing constraints file 'sdc/post_synth_adc_sdc.sdc' ...
[12/13 18:53:30     22s] Current (total cpu=0:00:22.5, real=0:00:58.0, peak res=1851.7M, current mem=1851.7M)
[12/13 18:53:30     22s] INFO (CTE): Constraints read successfully.
[12/13 18:53:30     22s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1892.7M, current mem=1892.7M)
[12/13 18:53:30     22s] Current (total cpu=0:00:22.6, real=0:00:58.0, peak res=1892.7M, current mem=1892.7M)
[12/13 18:53:30     22s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/13 18:53:30     22s] 
[12/13 18:53:30     22s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[12/13 18:53:30     22s] Summary for sequential cells identification: 
[12/13 18:53:30     22s]   Identified SBFF number: 16
[12/13 18:53:30     22s]   Identified MBFF number: 0
[12/13 18:53:30     22s]   Identified SB Latch number: 0
[12/13 18:53:30     22s]   Identified MB Latch number: 0
[12/13 18:53:30     22s]   Not identified SBFF number: 0
[12/13 18:53:30     22s]   Not identified MBFF number: 0
[12/13 18:53:30     22s]   Not identified SB Latch number: 0
[12/13 18:53:30     22s]   Not identified MB Latch number: 0
[12/13 18:53:30     22s]   Number of sequential cells which are not FFs: 3
[12/13 18:53:30     22s] Total number of combinational cells: 87
[12/13 18:53:30     22s] Total number of sequential cells: 19
[12/13 18:53:30     22s] Total number of tristate cells: 3
[12/13 18:53:30     22s] Total number of level shifter cells: 0
[12/13 18:53:30     22s] Total number of power gating cells: 0
[12/13 18:53:30     22s] Total number of isolation cells: 0
[12/13 18:53:30     22s] Total number of power switch cells: 0
[12/13 18:53:30     22s] Total number of pulse generator cells: 0
[12/13 18:53:30     22s] Total number of always on buffers: 0
[12/13 18:53:30     22s] Total number of retention cells: 0
[12/13 18:53:30     22s] Total number of physical cells: 0
[12/13 18:53:30     22s] List of usable buffers: BUFX16 BUFX2 BUFX4 BUFX8 CLKBUFX2 CLKBUFX4 CLKBUFX8
[12/13 18:53:30     22s] Total number of usable buffers: 7
[12/13 18:53:30     22s] List of unusable buffers:
[12/13 18:53:30     22s] Total number of unusable buffers: 0
[12/13 18:53:30     22s] List of usable inverters: CLKINVX1 INVX1 CLKINVX2 CLKINVX4 CLKINVX8 INVX16 INVX2 INVX4 INVX8
[12/13 18:53:30     22s] Total number of usable inverters: 9
[12/13 18:53:30     22s] List of unusable inverters:
[12/13 18:53:30     22s] Total number of unusable inverters: 0
[12/13 18:53:30     22s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
[12/13 18:53:30     22s] Total number of identified usable delay cells: 4
[12/13 18:53:30     22s] List of identified unusable delay cells:
[12/13 18:53:30     22s] Total number of identified unusable delay cells: 0
[12/13 18:53:30     22s] 
[12/13 18:53:30     22s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[12/13 18:53:30     22s] 
[12/13 18:53:30     22s] TimeStamp Deleting Cell Server Begin ...
[12/13 18:53:30     22s] 
[12/13 18:53:30     22s] TimeStamp Deleting Cell Server End ...
[12/13 18:53:30     22s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1895.2M, current mem=1895.2M)
[12/13 18:53:30     22s] 
[12/13 18:53:30     22s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/13 18:53:30     22s] Summary for sequential cells identification: 
[12/13 18:53:30     22s]   Identified SBFF number: 16
[12/13 18:53:30     22s]   Identified MBFF number: 0
[12/13 18:53:30     22s]   Identified SB Latch number: 0
[12/13 18:53:30     22s]   Identified MB Latch number: 0
[12/13 18:53:30     22s]   Not identified SBFF number: 0
[12/13 18:53:30     22s]   Not identified MBFF number: 0
[12/13 18:53:30     22s]   Not identified SB Latch number: 0
[12/13 18:53:30     22s]   Not identified MB Latch number: 0
[12/13 18:53:30     22s]   Number of sequential cells which are not FFs: 3
[12/13 18:53:30     22s]  Visiting view : VIEW_SETUP
[12/13 18:53:30     22s]    : PowerDomain = none : Weighted F : unweighted  = 58.50 (1.000) with rcCorner = 0
[12/13 18:53:30     22s]    : PowerDomain = none : Weighted F : unweighted  = 48.00 (1.000) with rcCorner = -1
[12/13 18:53:30     22s]  Visiting view : VIEW_HOLD
[12/13 18:53:30     22s]    : PowerDomain = none : Weighted F : unweighted  = 26.40 (1.000) with rcCorner = 0
[12/13 18:53:30     22s]    : PowerDomain = none : Weighted F : unweighted  = 20.00 (1.000) with rcCorner = -1
[12/13 18:53:30     22s] TLC MultiMap info (StdDelay):
[12/13 18:53:30     22s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 20ps
[12/13 18:53:30     22s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 26.4ps
[12/13 18:53:30     22s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 48ps
[12/13 18:53:30     22s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 58.5ps
[12/13 18:53:30     22s]  Setting StdDelay to: 58.5ps
[12/13 18:53:30     22s] 
[12/13 18:53:30     22s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/13 18:53:30     22s] 
[12/13 18:53:30     22s] TimeStamp Deleting Cell Server Begin ...
[12/13 18:53:30     22s] 
[12/13 18:53:30     22s] TimeStamp Deleting Cell Server End ...
[12/13 18:53:30     22s] **WARN: (IMPSYC-2):	Timing information is not defined for cell pre_therm; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[12/13 18:53:30     22s] Type 'man IMPSYC-2' for more detail.
[12/13 18:53:30     22s] 
[12/13 18:53:30     22s] *** Summary of all messages that are not suppressed in this session:
[12/13 18:53:30     22s] Severity  ID               Count  Summary                                  
[12/13 18:53:30     22s] WARNING   IMPLF-200            9  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/13 18:53:30     22s] WARNING   IMPLF-201            8  Pin '%s' in macro '%s' has no ANTENNADIF...
[12/13 18:53:30     22s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[12/13 18:53:30     22s] WARNING   IMPSYC-2             1  Timing information is not defined for ce...
[12/13 18:53:30     22s] *** Message Summary: 20 warning(s), 0 error(s)
[12/13 18:53:30     22s] 
[12/13 18:53:45     24s] <CMD> floorPlan -site CoreSite -r 1 0.65 8.28 8.28 8.28 8.28
[12/13 18:53:45     24s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/13 18:53:45     24s] Type 'man IMPFP-3961' for more detail.
[12/13 18:53:45     24s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/13 18:53:45     24s] Type 'man IMPFP-3961' for more detail.
[12/13 18:53:45     24s] Start create_tracks
[12/13 18:53:45     24s] Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
[12/13 18:53:45     24s] Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
[12/13 18:53:45     24s] Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
[12/13 18:53:45     24s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/13 18:53:47     24s] <CMD> zoomBox -2.91900 -4.70900 36.75900 30.81100
[12/13 18:53:47     24s] <CMD> zoomBox -4.54900 -7.10100 42.13100 34.68800
[12/13 18:53:48     24s] <CMD> zoomBox -6.46800 -9.91400 48.45000 39.24900
[12/13 18:53:49     24s] <CMD> zoomBox -8.72500 -13.22500 55.88500 44.61500
[12/13 18:53:56     25s] <CMD> getIoFlowFlag
[12/13 18:54:04     26s] <CMD> setIoFlowFlag 0
[12/13 18:54:04     26s] <CMD> floorPlan -site CoreSite -r 1 0.648021 8.28 8.28 8.28 8.28
[12/13 18:54:04     26s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/13 18:54:04     26s] Type 'man IMPFP-3961' for more detail.
[12/13 18:54:04     26s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/13 18:54:04     26s] Type 'man IMPFP-3961' for more detail.
[12/13 18:54:04     26s] Start create_tracks
[12/13 18:54:04     26s] Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
[12/13 18:54:04     26s] Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
[12/13 18:54:04     26s] Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
[12/13 18:54:04     26s] <CMD> uiSetTool select
[12/13 18:54:04     26s] <CMD> getIoFlowFlag
[12/13 18:54:04     26s] <CMD> fit
[12/13 18:54:13     27s] <CMD> setIoFlowFlag 0
[12/13 18:54:13     27s] <CMD> floorPlan -site CoreSite -r 1 0.648021 8.28 8.28 8.28 8.28
[12/13 18:54:13     27s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/13 18:54:13     27s] Type 'man IMPFP-3961' for more detail.
[12/13 18:54:13     27s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/13 18:54:13     27s] Type 'man IMPFP-3961' for more detail.
[12/13 18:54:13     27s] Start create_tracks
[12/13 18:54:13     27s] Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
[12/13 18:54:13     27s] Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
[12/13 18:54:13     27s] Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
[12/13 18:54:13     27s] <CMD> uiSetTool select
[12/13 18:54:13     27s] <CMD> getIoFlowFlag
[12/13 18:54:13     27s] <CMD> fit
[12/13 18:54:23     28s] <CMD> setIoFlowFlag 0
[12/13 18:54:23     28s] <CMD> floorPlan -site CoreSite -r 0.99 0.6 8.28 8.28 8.28 8.28
[12/13 18:54:23     28s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/13 18:54:23     28s] Type 'man IMPFP-3961' for more detail.
[12/13 18:54:23     28s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/13 18:54:23     28s] Type 'man IMPFP-3961' for more detail.
[12/13 18:54:23     28s] Start create_tracks
[12/13 18:54:23     28s] Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
[12/13 18:54:23     28s] Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
[12/13 18:54:23     28s] Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
[12/13 18:54:23     28s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/13 18:54:23     28s] <CMD> uiSetTool select
[12/13 18:54:23     28s] <CMD> getIoFlowFlag
[12/13 18:54:23     28s] <CMD> fit
[12/13 18:54:24     28s] <CMD> setIoFlowFlag 0
[12/13 18:54:24     28s] <CMD> floorPlan -site CoreSite -r 0.940298507463 0.596898 8.28 8.28 8.28 8.28
[12/13 18:54:24     28s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/13 18:54:24     28s] Type 'man IMPFP-3961' for more detail.
[12/13 18:54:24     28s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/13 18:54:24     28s] Type 'man IMPFP-3961' for more detail.
[12/13 18:54:24     28s] Start create_tracks
[12/13 18:54:24     28s] Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
[12/13 18:54:24     28s] Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
[12/13 18:54:24     28s] Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
[12/13 18:54:24     28s] <CMD> uiSetTool select
[12/13 18:54:24     28s] <CMD> getIoFlowFlag
[12/13 18:54:24     28s] <CMD> fit
[12/13 18:54:36     30s] <CMD> getIoFlowFlag
[12/13 18:54:49     31s] <CMD> floorPlan -site CoreSite -r 1 0.6 8.28 8.28 8.28 8.28
[12/13 18:54:49     31s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/13 18:54:49     31s] Type 'man IMPFP-3961' for more detail.
[12/13 18:54:49     31s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/13 18:54:49     31s] Type 'man IMPFP-3961' for more detail.
[12/13 18:54:49     31s] Start create_tracks
[12/13 18:54:49     31s] Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
[12/13 18:54:49     31s] Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
[12/13 18:54:49     31s] Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
[12/13 18:54:52     31s] <CMD> zoomBox -4.68500 -5.85500 61.14800 53.08000
[12/13 18:55:01     32s] <CMD> setDesignMode -process 130
[12/13 18:55:01     32s] ##  Process: 130           (User Set)               
[12/13 18:55:01     32s] ##     Node: (not set)                           
[12/13 18:55:01     32s] 
##  Check design process and node:  
##  Design tech node is not set.

[12/13 18:55:01     32s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[12/13 18:55:01     32s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[12/13 18:55:01     32s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[12/13 18:55:01     32s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[12/13 18:55:01     32s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[12/13 18:55:01     32s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -override -verbose -netlistOverride
[12/13 18:55:01     32s] 26 new pwr-pin connections were made to global net 'VDD'.
[12/13 18:55:01     32s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -override -verbose -netlistOverride
[12/13 18:55:01     32s] 26 new gnd-pin connections were made to global net 'VSS'.
[12/13 18:55:10     33s] <CMD> setPinAssignMode -pinEditInBatch true
[12/13 18:55:10     33s] <CMD> editPin -pinWidth 0.32 -fixedPin -pinDepth 0.595 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 2 -spreadType center -spacing 10 -pin {{b[0]} {b[1]} {b[2]} {b[3]}}
[12/13 18:55:10     33s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1
[12/13 18:55:10     33s] Successfully spread [4] pins.
[12/13 18:55:10     33s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2003.2M).
[12/13 18:55:10     33s] <CMD> editPin -pinWidth 0.32 -fixedPin -pinDepth 0.215 -fixOverlap 1 -global_location -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType center -spacing 0.46 -pin clk
[12/13 18:55:10     33s] **WARN: (IMPPTN-3304):	Pin clk has depth 0.21500 which is less than the minimum depth 0.48300 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
[12/13 18:55:10     33s] Successfully placed the IO pin clk at location (23.4600 45.5400) on layer met2.
[12/13 18:55:10     33s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2003.2M).
[12/13 18:55:10     33s] <CMD> editPin -pinWidth 0.32 -fixedPin -fixOverlap 1 -global_location -unit MICRON -spreadDirection clockwise -side Left -layer 2 -spreadType center -spacing 0.46 -pin IN
[12/13 18:55:10     33s] Successfully placed the IO pin IN at location (0.0000 22.5400) on layer met2.
[12/13 18:55:10     33s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2003.2M).
[12/13 18:55:10     33s] <CMD> editPin -pinWidth 0.32 -fixedPin -pinDepth 0.26 -fixOverlap 1 -global_location -unit MICRON -spreadDirection clockwise -side Bottom -layer 2 -spreadType center -spacing 0.46 -pin rst
[12/13 18:55:10     33s] **WARN: (IMPPTN-3304):	Pin rst has depth 0.26000 which is less than the minimum depth 0.48300 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
[12/13 18:55:10     33s] Successfully placed the IO pin rst at location (23.9200 0.0000) on layer met2.
[12/13 18:55:10     33s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2003.2M).
[12/13 18:55:18     34s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top met5 bottom met5 left met4 right met4} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.8 bottom 1.8 left 1.8 right 1.8} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/13 18:55:18     34s] #% Begin addRing (date=12/13 18:55:18, mem=1907.8M)
[12/13 18:55:18     34s] 
[12/13 18:55:18     34s] 
[12/13 18:55:18     34s] viaInitial starts at Fri Dec 13 18:55:18 2024
viaInitial ends at Fri Dec 13 18:55:18 2024
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2003.2M)
[12/13 18:55:18     34s] Ring generation is complete.
[12/13 18:55:18     34s] vias are now being generated.
[12/13 18:55:18     34s] addRing created 8 wires.
[12/13 18:55:18     34s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[12/13 18:55:18     34s] +--------+----------------+----------------+
[12/13 18:55:18     34s] |  Layer |     Created    |     Deleted    |
[12/13 18:55:18     34s] +--------+----------------+----------------+
[12/13 18:55:18     34s] |  met4  |        4       |       NA       |
[12/13 18:55:18     34s] |  via4  |        8       |        0       |
[12/13 18:55:18     34s] |  met5  |        4       |       NA       |
[12/13 18:55:18     34s] +--------+----------------+----------------+
[12/13 18:55:18     34s] #% End addRing (date=12/13 18:55:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1912.1M, current mem=1912.1M)
[12/13 18:55:30     35s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { met1(1) met5(5) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { met1(1) met5(5) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { met1(1) met5(5) }
[12/13 18:55:30     35s] #% Begin sroute (date=12/13 18:55:30, mem=1912.3M)
[12/13 18:55:30     35s] *** Begin SPECIAL ROUTE on Fri Dec 13 18:55:30 2024 ***
[12/13 18:55:30     35s] SPECIAL ROUTE ran on directory: /home/cae3/Desktop/ADC/ASIC_ADC/PNR
[12/13 18:55:30     35s] SPECIAL ROUTE ran on machine: cae-europractice1.othr.de (Linux 5.15.0-210.163.7.el8uek.x86_64 x86_64 3.59Ghz)
[12/13 18:55:30     35s] 
[12/13 18:55:30     35s] Begin option processing ...
[12/13 18:55:30     35s] srouteConnectPowerBump set to false
[12/13 18:55:30     35s] routeSelectNet set to "VDD VSS"
[12/13 18:55:30     35s] routeSpecial set to true
[12/13 18:55:30     35s] srouteBlockPin set to "useLef"
[12/13 18:55:30     35s] srouteBottomLayerLimit set to 1
[12/13 18:55:30     35s] srouteBottomTargetLayerLimit set to 1
[12/13 18:55:30     35s] srouteConnectConverterPin set to false
[12/13 18:55:30     35s] srouteCrossoverViaBottomLayer set to 1
[12/13 18:55:30     35s] srouteCrossoverViaTopLayer set to 5
[12/13 18:55:30     35s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[12/13 18:55:30     35s] srouteFollowCorePinEnd set to 3
[12/13 18:55:30     35s] srouteJogControl set to "preferWithChanges differentLayer"
[12/13 18:55:30     35s] sroutePadPinAllPorts set to true
[12/13 18:55:30     35s] sroutePreserveExistingRoutes set to true
[12/13 18:55:30     35s] srouteRoutePowerBarPortOnBothDir set to true
[12/13 18:55:30     35s] srouteStopBlockPin set to "nearestTarget"
[12/13 18:55:30     35s] srouteTopLayerLimit set to 5
[12/13 18:55:30     35s] srouteTopTargetLayerLimit set to 5
[12/13 18:55:30     35s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3514.00 megs.
[12/13 18:55:30     35s] 
[12/13 18:55:30     35s] Reading DB technology information...
[12/13 18:55:30     35s] Finished reading DB technology information.
[12/13 18:55:30     35s] Reading floorplan and netlist information...
[12/13 18:55:30     35s] Finished reading floorplan and netlist information.
[12/13 18:55:30     35s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[12/13 18:55:30     35s] Read in 11 layers, 5 routing layers, 1 overlap layer
[12/13 18:55:30     35s] Read in 118 macros, 15 used
[12/13 18:55:30     35s] Read in 14 components
[12/13 18:55:30     35s]   14 core components: 14 unplaced, 0 placed, 0 fixed
[12/13 18:55:30     35s] Read in 7 physical pins
[12/13 18:55:30     35s]   7 physical pins: 0 unplaced, 0 placed, 7 fixed
[12/13 18:55:30     35s] Read in 7 nets
[12/13 18:55:30     35s] Read in 2 special nets, 2 routed
[12/13 18:55:30     35s] Read in 35 terminals
[12/13 18:55:30     35s] 2 nets selected.
[12/13 18:55:30     35s] 
[12/13 18:55:30     35s] Begin power routing ...
[12/13 18:55:30     35s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1
[12/13 18:55:30     35s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/13 18:55:30     35s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[12/13 18:55:30     35s] Type 'man IMPSR-1256' for more detail.
[12/13 18:55:30     35s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[12/13 18:55:30     35s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/13 18:55:30     35s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[12/13 18:55:30     35s] Type 'man IMPSR-1256' for more detail.
[12/13 18:55:30     35s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[12/13 18:55:30     35s] CPU time for VDD FollowPin 0 seconds
[12/13 18:55:30     35s] CPU time for VSS FollowPin 0 seconds
[12/13 18:55:30     35s]   Number of IO ports routed: 0
[12/13 18:55:30     35s]   Number of Block ports routed: 0
[12/13 18:55:30     35s]   Number of Stripe ports routed: 0
[12/13 18:55:30     35s]   Number of Core ports routed: 16
[12/13 18:55:30     35s]   Number of Pad ports routed: 0
[12/13 18:55:30     35s]   Number of Power Bump ports routed: 0
[12/13 18:55:30     35s]   Number of Followpin connections: 8
[12/13 18:55:30     35s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3514.00 megs.
[12/13 18:55:30     35s] 
[12/13 18:55:30     35s] 
[12/13 18:55:30     35s] 
[12/13 18:55:30     35s]  Begin updating DB with routing results ...
[12/13 18:55:30     35s]  Updating DB with 7 io pins ...
[12/13 18:55:30     35s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[12/13 18:55:30     35s] Pin and blockage extraction finished
[12/13 18:55:30     35s] 
[12/13 18:55:30     35s] sroute created 24 wires.
[12/13 18:55:30     35s] ViaGen created 48 vias, deleted 0 via to avoid violation.
[12/13 18:55:30     35s] +--------+----------------+----------------+
[12/13 18:55:30     35s] |  Layer |     Created    |     Deleted    |
[12/13 18:55:30     35s] +--------+----------------+----------------+
[12/13 18:55:30     35s] |  met1  |       24       |       NA       |
[12/13 18:55:30     35s] |   via  |       16       |        0       |
[12/13 18:55:30     35s] |  via2  |       16       |        0       |
[12/13 18:55:30     35s] |  via3  |       16       |        0       |
[12/13 18:55:30     35s] +--------+----------------+----------------+
[12/13 18:55:31     36s] #% End sroute (date=12/13 18:55:31, total cpu=0:00:00.1, real=0:00:01.0, peak res=1924.8M, current mem=1920.4M)
[12/13 18:55:43     37s] <CMD> setPlaceMode -reset
[12/13 18:55:43     37s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -maxRouteLayer 5 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[12/13 18:55:43     37s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[12/13 18:55:43     37s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[12/13 18:55:43     37s] <CMD> setEndCapMode -reset
[12/13 18:55:43     37s] <CMD> setEndCapMode -boundary_tap false
[12/13 18:55:43     37s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[12/13 18:55:43     37s] <CMD> setMultiCpuUsage -localCpu 8 -cpuPerRemoteHost 1 -remoteHost 0 -keepLicense true
[12/13 18:55:43     37s] Setting releaseMultiCpuLicenseMode to false.
[12/13 18:55:51     38s] <CMD> setPlaceMode -fp false
[12/13 18:55:51     38s] <CMD> place_design
[12/13 18:55:51     38s] **WARN: (IMPSP-9525):	setPlaceMode -maxRouteLayer will overwrite setTrialRouteMode -maxRouteLayer inside placeDesign.
[12/13 18:55:51     38s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/13 18:55:51     38s] *** placeDesign #1 [begin] : totSession cpu/real = 0:00:38.3/0:03:15.8 (0.2), mem = 2007.7M
[12/13 18:55:51     38s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 4, percentage of missing scan cell = 0.00% (0 / 4)
[12/13 18:55:51     38s] #Start colorize_geometry on Fri Dec 13 18:55:51 2024
[12/13 18:55:51     38s] #
[12/13 18:55:51     38s] ### Time Record (colorize_geometry) is installed.
[12/13 18:55:51     38s] ### Time Record (Pre Callback) is installed.
[12/13 18:55:51     38s] ### Time Record (Pre Callback) is uninstalled.
[12/13 18:55:51     38s] ### Time Record (DB Import) is installed.
[12/13 18:55:51     38s] ### info: trigger incremental cell import ( 118 new cells ).
[12/13 18:55:51     38s] ### info: trigger incremental reloading library data ( #cell = 118 ).
[12/13 18:55:51     38s] #import 0 vias (num_signal=0 num_non_signal=0 num_extra_signal=0)
[12/13 18:55:51     38s] ### import design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=306297104 placement=984943660 pin_access=1 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1
[12/13 18:55:51     38s] ### Time Record (DB Import) is uninstalled.
[12/13 18:55:51     38s] ### Time Record (DB Export) is installed.
[12/13 18:55:51     38s] Extracting standard cell pins and blockage ...... 
[12/13 18:55:51     38s] Pin and blockage extraction finished
[12/13 18:55:51     38s] ### export design design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=306297104 placement=984943660 pin_access=1 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1
[12/13 18:55:51     38s] ### Time Record (DB Export) is uninstalled.
[12/13 18:55:51     38s] ### Time Record (Post Callback) is installed.
[12/13 18:55:51     38s] ### Time Record (Post Callback) is uninstalled.
[12/13 18:55:51     38s] #
[12/13 18:55:51     38s] #colorize_geometry statistics:
[12/13 18:55:51     38s] #Cpu time = 00:00:00
[12/13 18:55:51     38s] #Elapsed time = 00:00:00
[12/13 18:55:51     38s] #Increased memory = 4.72 (MB)
[12/13 18:55:51     38s] #Total memory = 1933.15 (MB)
[12/13 18:55:51     38s] #Peak memory = 1933.95 (MB)
[12/13 18:55:51     38s] #Number of warnings = 0
[12/13 18:55:51     38s] #Total number of warnings = 0
[12/13 18:55:51     38s] #Number of fails = 0
[12/13 18:55:51     38s] #Total number of fails = 0
[12/13 18:55:51     38s] #Complete colorize_geometry on Fri Dec 13 18:55:51 2024
[12/13 18:55:51     38s] #
[12/13 18:55:51     38s] ### import design signature (5): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1
[12/13 18:55:51     38s] ### Time Record (colorize_geometry) is uninstalled.
[12/13 18:55:51     38s] ### 
[12/13 18:55:51     38s] ###   Scalability Statistics
[12/13 18:55:51     38s] ### 
[12/13 18:55:51     38s] ### ------------------------+----------------+----------------+----------------+
[12/13 18:55:51     38s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[12/13 18:55:51     38s] ### ------------------------+----------------+----------------+----------------+
[12/13 18:55:51     38s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[12/13 18:55:51     38s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[12/13 18:55:51     38s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[12/13 18:55:51     38s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[12/13 18:55:51     38s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[12/13 18:55:51     38s] ### ------------------------+----------------+----------------+----------------+
[12/13 18:55:51     38s] ### 
[12/13 18:55:51     38s] *** Starting placeDesign default flow ***
[12/13 18:55:51     38s] ### Creating LA Mngr. totSessionCpu=0:00:38.4 mem=2007.7M
[12/13 18:55:51     38s] ### Creating LA Mngr, finished. totSessionCpu=0:00:38.4 mem=2007.7M
[12/13 18:55:51     38s] *** Start deleteBufferTree ***
[12/13 18:55:51     38s] Multithreaded Timing Analysis is initialized with 8 threads
[12/13 18:55:51     38s] 
[12/13 18:55:51     38s] Info: Detect buffers to remove automatically.
[12/13 18:55:51     38s] Analyzing netlist ...
[12/13 18:55:51     38s] Updating netlist
[12/13 18:55:51     38s] 
[12/13 18:55:51     38s] *summary: 4 instances (buffers/inverters) removed
[12/13 18:55:51     38s] *** Finish deleteBufferTree (0:00:00.1) ***
[12/13 18:55:51     38s] **INFO: Enable pre-place timing setting for timing analysis
[12/13 18:55:51     38s] Set Using Default Delay Limit as 101.
[12/13 18:55:51     38s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/13 18:55:51     38s] Set Default Net Delay as 0 ps.
[12/13 18:55:51     38s] Set Default Net Load as 0 pF. 
[12/13 18:55:51     38s] Set Default Input Pin Transition as 1 ps.
[12/13 18:55:51     38s] **INFO: Analyzing IO path groups for slack adjustment
[12/13 18:55:51     38s] Effort level <high> specified for reg2reg_tmp.2428672 path_group
[12/13 18:55:51     38s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/13 18:55:52     38s] AAE DB initialization (MEM=2124.2 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/13 18:55:52     38s] #################################################################################
[12/13 18:55:52     38s] # Design Stage: PreRoute
[12/13 18:55:52     38s] # Design Name: adc
[12/13 18:55:52     38s] # Design Mode: 130nm
[12/13 18:55:52     38s] # Analysis Mode: MMMC Non-OCV 
[12/13 18:55:52     38s] # Parasitics Mode: No SPEF/RCDB 
[12/13 18:55:52     38s] # Signoff Settings: SI Off 
[12/13 18:55:52     38s] #################################################################################
[12/13 18:55:52     38s] Topological Sorting (REAL = 0:00:00.0, MEM = 2133.2M, InitMEM = 2132.2M)
[12/13 18:55:52     38s] Calculate delays in BcWc mode...
[12/13 18:55:52     38s] Start delay calculation (fullDC) (8 T). (MEM=2140.74)
[12/13 18:55:52     38s] Start AAE Lib Loading. (MEM=2152.25)
[12/13 18:55:52     38s] End AAE Lib Loading. (MEM=2190.41 CPU=0:00:00.0 Real=0:00:00.0)
[12/13 18:55:52     38s] End AAE Lib Interpolated Model. (MEM=2190.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 18:55:52     38s] Total number of fetched objects 43
[12/13 18:55:52     38s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 18:55:52     38s] End delay calculation. (MEM=2781.29 CPU=0:00:00.0 REAL=0:00:00.0)
[12/13 18:55:52     39s] End delay calculation (fullDC). (MEM=2781.29 CPU=0:00:00.2 REAL=0:00:00.0)
[12/13 18:55:52     39s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2781.3M) ***
[12/13 18:55:52     39s] **INFO: Disable pre-place timing setting for timing analysis
[12/13 18:55:52     39s] Set Using Default Delay Limit as 1000.
[12/13 18:55:52     39s] Set Default Net Delay as 1000 ps.
[12/13 18:55:52     39s] Set Default Input Pin Transition as 0.1 ps.
[12/13 18:55:52     39s] Set Default Net Load as 0.5 pF. 
[12/13 18:55:52     39s] **INFO: Pre-place timing setting for timing analysis already disabled
[12/13 18:55:52     39s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:2723.8M, EPOCH TIME: 1734112552.508070
[12/13 18:55:52     39s] Deleted 0 physical inst  (cell - / prefix -).
[12/13 18:55:52     39s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.000, REAL:0.000, MEM:2723.8M, EPOCH TIME: 1734112552.508208
[12/13 18:55:52     39s] INFO: #ExclusiveGroups=0
[12/13 18:55:52     39s] INFO: There are no Exclusive Groups.
[12/13 18:55:52     39s] *** Starting "NanoPlace(TM) placement v#7 (mem=2723.8M)" ...
[12/13 18:55:52     39s] Wait...
[12/13 18:55:52     39s] Estimated loop count for BSM: 7077
[12/13 18:55:52     39s] *** Build Buffered Sizing Timing Model
[12/13 18:55:52     39s] (cpu=0:00:00.3 mem=2787.8M) ***
[12/13 18:55:52     39s] *** Build Virtual Sizing Timing Model
[12/13 18:55:52     39s] (cpu=0:00:00.3 mem=2787.8M) ***
[12/13 18:55:52     39s] No user-set net weight.
[12/13 18:55:52     39s] Net fanout histogram:
[12/13 18:55:52     39s] 2		: 30 (76.9%) nets
[12/13 18:55:52     39s] 3		: 4 (10.3%) nets
[12/13 18:55:52     39s] 4     -	14	: 5 (12.8%) nets
[12/13 18:55:52     39s] 15    -	39	: 0 (0.0%) nets
[12/13 18:55:52     39s] 40    -	79	: 0 (0.0%) nets
[12/13 18:55:52     39s] 80    -	159	: 0 (0.0%) nets
[12/13 18:55:52     39s] 160   -	319	: 0 (0.0%) nets
[12/13 18:55:52     39s] 320   -	639	: 0 (0.0%) nets
[12/13 18:55:52     39s] 640   -	1279	: 0 (0.0%) nets
[12/13 18:55:52     39s] 1280  -	2559	: 0 (0.0%) nets
[12/13 18:55:52     39s] 2560  -	5119	: 0 (0.0%) nets
[12/13 18:55:52     39s] 5120+		: 0 (0.0%) nets
[12/13 18:55:52     39s] no activity file in design. spp won't run.
[12/13 18:55:52     39s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[12/13 18:55:52     39s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[12/13 18:55:52     39s] Define the scan chains before using this option.
[12/13 18:55:52     39s] Type 'man IMPSP-9042' for more detail.
[12/13 18:55:52     39s] Processing tracks to init pin-track alignment.
[12/13 18:55:52     39s] z: 2, totalTracks: 1
[12/13 18:55:52     39s] z: 4, totalTracks: 1
[12/13 18:55:52     39s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 18:55:52     39s] Cell adc LLGs are deleted
[12/13 18:55:52     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:55:52     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:55:52     39s] # Building adc llgBox search-tree.
[12/13 18:55:52     39s] #std cell=22 (0 fixed + 22 movable) #buf cell=0 #inv cell=9 #block=0 (0 floating + 0 preplaced)
[12/13 18:55:52     39s] #ioInst=0 #net=39 #term=95 #term/net=2.44, #fixedIo=0, #floatIo=0, #fixedPin=7, #floatPin=0
[12/13 18:55:52     39s] stdCell: 21 single + 0 double + 1 multi
[12/13 18:55:52     39s] Total standard cell length = 0.0843 (mm), area = 0.0005 (mm^2)
[12/13 18:55:52     39s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2787.8M, EPOCH TIME: 1734112552.778026
[12/13 18:55:52     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:55:52     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:55:52     39s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:2787.8M, EPOCH TIME: 1734112552.778116
[12/13 18:55:52     39s] Max number of tech site patterns supported in site array is 256.
[12/13 18:55:52     39s] **WARN: (IMPSP-362):	Site 'CoreSite' has one std.Cell height, so ignoring its X-symmetry.
[12/13 18:55:52     39s] Type 'man IMPSP-362' for more detail.
[12/13 18:55:52     39s] Core basic site is CoreSite
[12/13 18:55:52     39s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[12/13 18:55:52     39s] DP-Init: Signature of floorplan is eee28241d0c6fc80. Signature of routing blockage is ed592c19da904b64.
[12/13 18:55:52     39s] After signature check, allow fast init is false, keep pre-filter is false.
[12/13 18:55:52     39s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/13 18:55:52     39s] Use non-trimmed site array because memory saving is not enough.
[12/13 18:55:52     39s] SiteArray: non-trimmed site array dimensions = 7 x 67
[12/13 18:55:52     39s] SiteArray: use 12,288 bytes
[12/13 18:55:52     39s] SiteArray: current memory after site array memory allocation 2819.8M
[12/13 18:55:52     39s] SiteArray: FP blocked sites are writable
[12/13 18:55:52     39s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x42e68660): Create thread pool 0x7f3a9ed6c848.
[12/13 18:55:52     39s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x42e68660): 0 out of 1 thread pools are available.
[12/13 18:55:52     39s] Estimated cell power/ground rail width = 0.517 um
[12/13 18:55:52     39s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/13 18:55:52     39s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:2947.8M, EPOCH TIME: 1734112552.786271
[12/13 18:55:52     39s] Process 24 wires and vias for routing blockage analysis
[12/13 18:55:52     39s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.004, REAL:0.003, MEM:2947.8M, EPOCH TIME: 1734112552.789433
[12/13 18:55:52     39s] SiteArray: number of non floorplan blocked sites for llg default is 469
[12/13 18:55:52     39s] Atter site array init, number of instance map data is 0.
[12/13 18:55:52     39s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.013, REAL:0.012, MEM:2947.8M, EPOCH TIME: 1734112552.789676
[12/13 18:55:52     39s] 
[12/13 18:55:52     39s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:55:52     39s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.014, REAL:0.012, MEM:2947.8M, EPOCH TIME: 1734112552.789918
[12/13 18:55:52     39s] 
[12/13 18:55:52     39s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:55:52     39s] Average module density = 0.516.
[12/13 18:55:52     39s] Density for the design = 0.516.
[12/13 18:55:52     39s]        = stdcell_area 242 sites (461 um^2) / alloc_area 469 sites (893 um^2).
[12/13 18:55:52     39s] Pin Density = 0.2026.
[12/13 18:55:52     39s]             = total # of pins 95 / total area 469.
[12/13 18:55:52     39s] OPERPROF: Starting Setup-Regin-Box-For-Spare-Inst-Group at level 1, MEM:2947.8M, EPOCH TIME: 1734112552.790156
[12/13 18:55:52     39s] OPERPROF: Finished Setup-Regin-Box-For-Spare-Inst-Group at level 1, CPU:0.000, REAL:0.000, MEM:2947.8M, EPOCH TIME: 1734112552.790218
[12/13 18:55:52     39s] OPERPROF: Starting pre-place ADS at level 1, MEM:2947.8M, EPOCH TIME: 1734112552.790257
[12/13 18:55:52     39s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2947.8M, EPOCH TIME: 1734112552.790326
[12/13 18:55:52     39s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2947.8M, EPOCH TIME: 1734112552.790365
[12/13 18:55:52     39s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2947.8M, EPOCH TIME: 1734112552.790418
[12/13 18:55:52     39s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2947.8M, EPOCH TIME: 1734112552.790453
[12/13 18:55:52     39s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2947.8M, EPOCH TIME: 1734112552.790481
[12/13 18:55:52     39s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:2947.8M, EPOCH TIME: 1734112552.790516
[12/13 18:55:52     39s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2947.8M, EPOCH TIME: 1734112552.790543
[12/13 18:55:52     39s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:2947.8M, EPOCH TIME: 1734112552.790568
[12/13 18:55:52     39s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:2947.8M, EPOCH TIME: 1734112552.790594
[12/13 18:55:52     39s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:2947.8M, EPOCH TIME: 1734112552.790620
[12/13 18:55:52     39s] ADSU 0.516 -> 0.516. site 469.000 -> 469.000. GS 33.120
[12/13 18:55:52     39s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.000, MEM:2947.8M, EPOCH TIME: 1734112552.790713
[12/13 18:55:52     39s] OPERPROF: Starting Compute-Min-Padding at level 1, MEM:2535.8M, EPOCH TIME: 1734112552.792013
[12/13 18:55:52     39s] OPERPROF:   Starting Get-Context-Min-Padding at level 2, MEM:2535.8M, EPOCH TIME: 1734112552.792060
[12/13 18:55:52     39s] OPERPROF:   Finished Get-Context-Min-Padding at level 2, CPU:0.000, REAL:0.000, MEM:2535.8M, EPOCH TIME: 1734112552.792087
[12/13 18:55:52     39s] OPERPROF: Finished Compute-Min-Padding at level 1, CPU:0.000, REAL:0.000, MEM:2535.8M, EPOCH TIME: 1734112552.792115
[12/13 18:55:52     39s] Initial padding reaches pin density 0.419 for top
[12/13 18:55:52     39s] InitPadU 0.516 -> 0.733 for top
[12/13 18:55:52     39s] Enabling multi-CPU acceleration with 8 CPU(s) for placement
[12/13 18:55:52     39s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:2535.8M, EPOCH TIME: 1734112552.792352
[12/13 18:55:52     39s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:2535.8M, EPOCH TIME: 1734112552.792387
[12/13 18:55:52     39s] OPERPROF: Starting Section-Head-Init at level 1, MEM:2535.8M, EPOCH TIME: 1734112552.792445
[12/13 18:55:52     39s] OPERPROF: Finished Section-Head-Init at level 1, CPU:0.000, REAL:0.000, MEM:2535.8M, EPOCH TIME: 1734112552.792481
[12/13 18:55:52     39s] === lastAutoLevel = 4 
[12/13 18:55:52     39s] OPERPROF: Starting Placement-Init-Net-Weight at level 1, MEM:2535.8M, EPOCH TIME: 1734112552.792583
[12/13 18:55:52     39s] no activity file in design. spp won't run.
[12/13 18:55:52     39s] [spp] 0
[12/13 18:55:52     39s] [adp] 0:1:1:3
[12/13 18:55:52     39s] OPERPROF: Finished Placement-Init-Net-Weight at level 1, CPU:0.206, REAL:0.172, MEM:2603.4M, EPOCH TIME: 1734112552.964837
[12/13 18:55:52     39s] Clock gating cells determined by native netlist tracing.
[12/13 18:55:52     39s] no activity file in design. spp won't run.
[12/13 18:55:52     39s] no activity file in design. spp won't run.
[12/13 18:55:52     39s] OPERPROF: Starting NP-MAIN at level 1, MEM:2639.4M, EPOCH TIME: 1734112552.998395
[12/13 18:55:54     39s] OPERPROF:   Starting NP-Place at level 2, MEM:2719.4M, EPOCH TIME: 1734112554.003684
[12/13 18:55:54     39s] Iteration  1: Total net bbox = 2.891e+02 (1.69e+02 1.20e+02)
[12/13 18:55:54     39s]               Est.  stn bbox = 2.952e+02 (1.71e+02 1.24e+02)
[12/13 18:55:54     39s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2733.4M
[12/13 18:55:54     39s] Iteration  2: Total net bbox = 2.891e+02 (1.69e+02 1.20e+02)
[12/13 18:55:54     39s]               Est.  stn bbox = 2.952e+02 (1.71e+02 1.24e+02)
[12/13 18:55:54     39s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2733.4M
[12/13 18:55:54     39s] exp_mt_sequential is set from setPlaceMode option to 1
[12/13 18:55:54     39s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[12/13 18:55:54     39s] place_exp_mt_interval set to default 32
[12/13 18:55:54     39s] place_exp_mt_interval_bias (first half) set to default 0.750000
[12/13 18:55:54     39s] Iteration  3: Total net bbox = 2.405e+02 (1.40e+02 1.00e+02)
[12/13 18:55:54     39s]               Est.  stn bbox = 2.462e+02 (1.42e+02 1.05e+02)
[12/13 18:55:54     39s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2734.9M
[12/13 18:55:54     39s] Total number of setup views is 1.
[12/13 18:55:54     39s] Total number of active setup views is 1.
[12/13 18:55:54     39s] Active setup views:
[12/13 18:55:54     39s]     VIEW_SETUP
[12/13 18:55:54     39s] Iteration  4: Total net bbox = 5.535e+02 (2.65e+02 2.89e+02)
[12/13 18:55:54     39s]               Est.  stn bbox = 5.646e+02 (2.68e+02 2.97e+02)
[12/13 18:55:54     39s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2734.9M
[12/13 18:55:54     39s] Iteration  5: Total net bbox = 6.063e+02 (2.81e+02 3.25e+02)
[12/13 18:55:54     39s]               Est.  stn bbox = 6.193e+02 (2.85e+02 3.34e+02)
[12/13 18:55:54     39s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2734.9M
[12/13 18:55:54     39s] OPERPROF:   Finished NP-Place at level 2, CPU:0.132, REAL:0.151, MEM:2734.9M, EPOCH TIME: 1734112554.154212
[12/13 18:55:54     39s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.138, REAL:1.156, MEM:2734.9M, EPOCH TIME: 1734112554.154495
[12/13 18:55:54     39s] [adp] clock
[12/13 18:55:54     39s] [adp] weight, nr nets, wire length
[12/13 18:55:54     39s] [adp]      0        1  39.789000
[12/13 18:55:54     39s] [adp] data
[12/13 18:55:54     39s] [adp] weight, nr nets, wire length
[12/13 18:55:54     39s] [adp]      0       38  564.361000
[12/13 18:55:54     39s] [adp] 0.000000|0.000000|0.000000
[12/13 18:55:54     39s] Iteration  6: Total net bbox = 6.041e+02 (2.59e+02 3.46e+02)
[12/13 18:55:54     39s]               Est.  stn bbox = 6.168e+02 (2.62e+02 3.55e+02)
[12/13 18:55:54     39s]               cpu = 0:00:00.2 real = 0:00:02.0 mem = 2734.9M
[12/13 18:55:54     39s] *** cost = 6.042e+02 (2.59e+02 3.46e+02) (cpu for global=0:00:00.2) real=0:00:02.0***
[12/13 18:55:54     39s] Placement multithread real runtime: 0:00:02.0 with 8 threads.
[12/13 18:55:54     39s] Info: 0 clock gating cells identified, 0 (on average) moved 0/1
[12/13 18:55:54     39s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:2734.9M, EPOCH TIME: 1734112554.165269
[12/13 18:55:54     39s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:2734.9M, EPOCH TIME: 1734112554.165427
[12/13 18:55:54     39s] Saved padding area to DB
[12/13 18:55:54     39s] Cell adc LLGs are deleted
[12/13 18:55:54     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:55:54     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:55:54     39s] # Resetting pin-track-align track data.
[12/13 18:55:54     39s] Solver runtime cpu: 0:00:00.1 real: 0:00:00.1
[12/13 18:55:54     39s] Core Placement runtime cpu: 0:00:00.1 real: 0:00:02.0
[12/13 18:55:54     39s] Begin: Reorder Scan Chains
[12/13 18:55:54     39s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/13 18:55:54     39s] Type 'man IMPSP-9025' for more detail.
[12/13 18:55:54     39s] End: Reorder Scan Chains
[12/13 18:55:54     39s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:2734.9M, EPOCH TIME: 1734112554.166611
[12/13 18:55:54     39s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2734.9M, EPOCH TIME: 1734112554.166695
[12/13 18:55:54     39s] Processing tracks to init pin-track alignment.
[12/13 18:55:54     39s] z: 2, totalTracks: 1
[12/13 18:55:54     39s] z: 4, totalTracks: 1
[12/13 18:55:54     39s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 18:55:54     39s] Cell adc LLGs are deleted
[12/13 18:55:54     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:55:54     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:55:54     39s] # Building adc llgBox search-tree.
[12/13 18:55:54     39s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:2734.9M, EPOCH TIME: 1734112554.167201
[12/13 18:55:54     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:55:54     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:55:54     39s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:2734.9M, EPOCH TIME: 1734112554.167297
[12/13 18:55:54     39s] Max number of tech site patterns supported in site array is 256.
[12/13 18:55:54     39s] Core basic site is CoreSite
[12/13 18:55:54     39s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[12/13 18:55:54     39s] After signature check, allow fast init is true, keep pre-filter is true.
[12/13 18:55:54     39s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/13 18:55:54     39s] Fast DP-INIT is on for default
[12/13 18:55:54     39s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/13 18:55:54     39s] Atter site array init, number of instance map data is 0.
[12/13 18:55:54     39s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:0.006, REAL:0.005, MEM:2750.9M, EPOCH TIME: 1734112554.172205
[12/13 18:55:54     39s] 
[12/13 18:55:54     39s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:55:54     39s] OPERPROF:       Starting CMU at level 4, MEM:2750.9M, EPOCH TIME: 1734112554.172418
[12/13 18:55:54     39s] OPERPROF:       Finished CMU at level 4, CPU:0.003, REAL:0.001, MEM:2750.9M, EPOCH TIME: 1734112554.173011
[12/13 18:55:54     39s] 
[12/13 18:55:54     39s] Bad Lib Cell Checking (CMU) is done! (0)
[12/13 18:55:54     39s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.009, REAL:0.006, MEM:2750.9M, EPOCH TIME: 1734112554.173083
[12/13 18:55:54     39s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:2750.9M, EPOCH TIME: 1734112554.173116
[12/13 18:55:54     39s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:2750.9M, EPOCH TIME: 1734112554.173289
[12/13 18:55:54     39s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2750.9MB).
[12/13 18:55:54     39s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.007, MEM:2750.9M, EPOCH TIME: 1734112554.173423
[12/13 18:55:54     39s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.010, REAL:0.007, MEM:2750.9M, EPOCH TIME: 1734112554.173467
[12/13 18:55:54     39s] TDRefine: refinePlace mode is spiral
[12/13 18:55:54     39s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2428672.1
[12/13 18:55:54     39s] OPERPROF: Starting Refine-Place at level 1, MEM:2750.9M, EPOCH TIME: 1734112554.173560
[12/13 18:55:54     39s] *** Starting refinePlace (0:00:39.9 mem=2750.9M) ***
[12/13 18:55:54     39s] Total net bbox length = 6.041e+02 (2.586e+02 3.456e+02) (ext = 1.002e+02)
[12/13 18:55:54     39s] 
[12/13 18:55:54     39s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:55:54     39s] Move report: placeLevelShifters moves 1 insts, mean move: 0.46 um, max move: 0.46 um 
[12/13 18:55:54     39s] 	Max move on inst (pretherm): (10.52, 12.28) --> (10.98, 12.28)
[12/13 18:55:54     39s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:2750.9M, EPOCH TIME: 1734112554.173839
[12/13 18:55:54     39s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:2750.9M, EPOCH TIME: 1734112554.173884
[12/13 18:55:54     39s] (I)      Default pattern map key = adc_default.
[12/13 18:55:54     39s] Set min layer with default ( 2 )
[12/13 18:55:54     39s] Set max layer with parameter ( 5 )
[12/13 18:55:54     39s] (I)      Default pattern map key = adc_default.
[12/13 18:55:54     39s] Set min layer with default ( 2 )
[12/13 18:55:54     39s] Set max layer with parameter ( 5 )
[12/13 18:55:54     39s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:2750.9M, EPOCH TIME: 1734112554.176603
[12/13 18:55:54     39s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:2750.9M, EPOCH TIME: 1734112554.176653
[12/13 18:55:54     39s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:2750.9M, EPOCH TIME: 1734112554.176695
[12/13 18:55:54     39s] Starting refinePlace ...
[12/13 18:55:54     39s] (I)      Default pattern map key = adc_default.
[12/13 18:55:54     39s] Set min layer with default ( 2 )
[12/13 18:55:54     39s] Set max layer with parameter ( 5 )
[12/13 18:55:54     39s] (I)      Default pattern map key = adc_default.
[12/13 18:55:54     39s] Set min layer with default ( 2 )
[12/13 18:55:54     39s] Set max layer with parameter ( 5 )
[12/13 18:55:54     39s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2878.9M, EPOCH TIME: 1734112554.180997
[12/13 18:55:54     39s] DDP initSite1 nrRow 7 nrJob 7
[12/13 18:55:54     39s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2878.9M, EPOCH TIME: 1734112554.181049
[12/13 18:55:54     39s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2878.9M, EPOCH TIME: 1734112554.181141
[12/13 18:55:54     39s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2878.9M, EPOCH TIME: 1734112554.181172
[12/13 18:55:54     39s] DDP markSite nrRow 7 nrJob 7
[12/13 18:55:54     39s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2878.9M, EPOCH TIME: 1734112554.181256
[12/13 18:55:54     39s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:2878.9M, EPOCH TIME: 1734112554.181286
[12/13 18:55:54     39s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2878.9M, EPOCH TIME: 1734112554.181428
[12/13 18:55:54     39s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2878.9M, EPOCH TIME: 1734112554.181457
[12/13 18:55:54     39s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2878.9M, EPOCH TIME: 1734112554.181507
[12/13 18:55:54     39s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2878.9M, EPOCH TIME: 1734112554.181534
[12/13 18:55:54     39s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:2878.9M, EPOCH TIME: 1734112554.181620
[12/13 18:55:54     39s] ** Cut row section cpu time 0:00:00.0.
[12/13 18:55:54     39s]  ** Cut row section real time 0:00:00.0.
[12/13 18:55:54     39s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2878.9M, EPOCH TIME: 1734112554.181660
[12/13 18:55:54     39s]   Spread Effort: high, standalone mode, useDDP on.
[12/13 18:55:54     39s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2718.9MB) @(0:00:39.9 - 0:00:39.9).
[12/13 18:55:54     39s] Move report: preRPlace moves 22 insts, mean move: 1.19 um, max move: 2.80 um 
[12/13 18:55:54     39s] 	Max move on inst (therm1/g302__4319): (27.63, 17.95) --> (26.22, 16.56)
[12/13 18:55:54     39s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: OAI21X1
[12/13 18:55:54     39s] OPERPROF:     Starting spsTweakCongEngine::run at level 3, MEM:2718.9M, EPOCH TIME: 1734112554.187167
[12/13 18:55:54     39s] Tweakage: fix icg 1, fix clk 0.
[12/13 18:55:54     39s] Tweakage: density cost 0, scale 0.4.
[12/13 18:55:54     39s] Tweakage: activity cost 0, scale 1.0.
[12/13 18:55:54     39s] OPERPROF:       Starting Tweak-Cong-Engine/Core-Operation at level 4, MEM:2846.9M, EPOCH TIME: 1734112554.189409
[12/13 18:55:54     39s] OPERPROF:         Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, MEM:2846.9M, EPOCH TIME: 1734112554.189584
[12/13 18:55:54     39s] Tweakage swap 0 pairs.
[12/13 18:55:54     39s] Tweakage perm 0 insts, flip 0 insts.
[12/13 18:55:54     39s] Tweakage perm 0 insts, flip 0 insts.
[12/13 18:55:54     39s] Tweakage swap 0 pairs.
[12/13 18:55:54     39s] Tweakage swap 1 pairs.
[12/13 18:55:54     39s] Tweakage perm 0 insts, flip 0 insts.
[12/13 18:55:54     39s] Tweakage perm 0 insts, flip 0 insts.
[12/13 18:55:54     39s] OPERPROF:         Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, CPU:0.068, REAL:0.068, MEM:3880.9M, EPOCH TIME: 1734112554.257166
[12/13 18:55:54     39s] OPERPROF:       Finished Tweak-Cong-Engine/Core-Operation at level 4, CPU:0.068, REAL:0.068, MEM:3880.9M, EPOCH TIME: 1734112554.257256
[12/13 18:55:54     39s] OPERPROF:     Finished spsTweakCongEngine::run at level 3, CPU:0.086, REAL:0.086, MEM:2963.9M, EPOCH TIME: 1734112554.272929
[12/13 18:55:54     39s] Move report: Congestion aware Tweak moves 2 insts, mean move: 1.38 um, max move: 1.38 um 
[12/13 18:55:54     39s] 	Max move on inst (therm1/g309): (11.04, 24.84) --> (9.66, 24.84)
[12/13 18:55:54     39s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.1, real=0:00:00.0, mem=2963.9mb) @(0:00:39.9 - 0:00:40.0).
[12/13 18:55:54     39s] 
[12/13 18:55:54     39s] Running Spiral MT with 8 threads  fetchWidth=8 
[12/13 18:55:54     39s] Move report: legalization moves 1 insts, mean move: 0.54 um, max move: 0.54 um spiral
[12/13 18:55:54     39s] 	Max move on inst (pretherm): (10.52, 12.28) --> (10.12, 12.42)
[12/13 18:55:54     39s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[12/13 18:55:54     39s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/13 18:55:54     39s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2931.9MB) @(0:00:40.0 - 0:00:40.0).
[12/13 18:55:54     39s] Move report: Detail placement moves 22 insts, mean move: 1.19 um, max move: 2.80 um 
[12/13 18:55:54     39s] 	Max move on inst (therm1/g302__4319): (27.63, 17.95) --> (26.22, 16.56)
[12/13 18:55:54     39s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2931.9MB
[12/13 18:55:54     39s] Statistics of distance of Instance movement in refine placement:
[12/13 18:55:54     39s]   maximum (X+Y) =         2.80 um
[12/13 18:55:54     39s]   inst (therm1/g302__4319) with max move: (27.627, 17.953) -> (26.22, 16.56)
[12/13 18:55:54     39s]   mean    (X+Y) =         1.19 um
[12/13 18:55:54     39s] Summary Report:
[12/13 18:55:54     39s] Instances move: 22 (out of 22 movable)
[12/13 18:55:54     39s] Instances flipped: 0
[12/13 18:55:54     40s] Mean displacement: 1.19 um
[12/13 18:55:54     40s] Max displacement: 2.80 um (Instance: therm1/g302__4319) (27.627, 17.953) -> (26.22, 16.56)
[12/13 18:55:54     40s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: OAI21X1
[12/13 18:55:54     40s] 	Violation at original loc: Overlapping with other instance
[12/13 18:55:54     40s] Total instances moved : 22
[12/13 18:55:54     40s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.104, REAL:0.101, MEM:2931.9M, EPOCH TIME: 1734112554.277264
[12/13 18:55:54     40s] Total net bbox length = 5.951e+02 (2.576e+02 3.374e+02) (ext = 9.568e+01)
[12/13 18:55:54     40s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2931.9MB
[12/13 18:55:54     40s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2931.9MB) @(0:00:39.9 - 0:00:40.0).
[12/13 18:55:54     40s] *** Finished refinePlace (0:00:40.0 mem=2931.9M) ***
[12/13 18:55:54     40s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2428672.1
[12/13 18:55:54     40s] OPERPROF: Finished Refine-Place at level 1, CPU:0.107, REAL:0.104, MEM:2931.9M, EPOCH TIME: 1734112554.277527
[12/13 18:55:54     40s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:2931.9M, EPOCH TIME: 1734112554.277593
[12/13 18:55:54     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[12/13 18:55:54     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:55:54     40s] Cell adc LLGs are deleted
[12/13 18:55:54     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:55:54     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:55:54     40s] # Resetting pin-track-align track data.
[12/13 18:55:54     40s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:2898.9M, EPOCH TIME: 1734112554.278904
[12/13 18:55:54     40s] *** End of Placement (cpu=0:00:00.8, real=0:00:02.0, mem=2898.9M) ***
[12/13 18:55:54     40s] Processing tracks to init pin-track alignment.
[12/13 18:55:54     40s] z: 2, totalTracks: 1
[12/13 18:55:54     40s] z: 4, totalTracks: 1
[12/13 18:55:54     40s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 18:55:54     40s] Cell adc LLGs are deleted
[12/13 18:55:54     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:55:54     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:55:54     40s] # Building adc llgBox search-tree.
[12/13 18:55:54     40s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2898.9M, EPOCH TIME: 1734112554.279454
[12/13 18:55:54     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:55:54     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:55:54     40s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:2898.9M, EPOCH TIME: 1734112554.279528
[12/13 18:55:54     40s] Max number of tech site patterns supported in site array is 256.
[12/13 18:55:54     40s] Core basic site is CoreSite
[12/13 18:55:54     40s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[12/13 18:55:54     40s] After signature check, allow fast init is true, keep pre-filter is true.
[12/13 18:55:54     40s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/13 18:55:54     40s] Fast DP-INIT is on for default
[12/13 18:55:54     40s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/13 18:55:54     40s] Atter site array init, number of instance map data is 0.
[12/13 18:55:54     40s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.006, REAL:0.005, MEM:2930.9M, EPOCH TIME: 1734112554.284514
[12/13 18:55:54     40s] 
[12/13 18:55:54     40s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:55:54     40s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.005, MEM:2930.9M, EPOCH TIME: 1734112554.284743
[12/13 18:55:54     40s] OPERPROF: Starting Report-Density-Map (include fixed instaces) at level 1, MEM:2930.9M, EPOCH TIME: 1734112554.284793
[12/13 18:55:54     40s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:2930.9M, EPOCH TIME: 1734112554.284840
[12/13 18:55:54     40s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.000, MEM:2930.9M, EPOCH TIME: 1734112554.285006
[12/13 18:55:54     40s] default core: bins with density > 0.750 =  0.00 % ( 0 / 1 )
[12/13 18:55:54     40s] Density distribution unevenness ratio = 0.000%
[12/13 18:55:54     40s] Density distribution unevenness ratio (U70) = 0.000%
[12/13 18:55:54     40s] Density distribution unevenness ratio (U80) = 0.000%
[12/13 18:55:54     40s] Density distribution unevenness ratio (U90) = 0.000%
[12/13 18:55:54     40s] OPERPROF: Finished Report-Density-Map (include fixed instaces) at level 1, CPU:0.000, REAL:0.000, MEM:2930.9M, EPOCH TIME: 1734112554.285091
[12/13 18:55:54     40s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:2930.9M, EPOCH TIME: 1734112554.285121
[12/13 18:55:54     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:55:54     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:55:54     40s] Cell adc LLGs are deleted
[12/13 18:55:54     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:55:54     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:55:54     40s] # Resetting pin-track-align track data.
[12/13 18:55:54     40s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.000, REAL:0.000, MEM:2930.9M, EPOCH TIME: 1734112554.285374
[12/13 18:55:54     40s] *** Free Virtual Timing Model ...(mem=2930.9M)
[12/13 18:55:54     40s] Starting IO pin assignment...
[12/13 18:55:54     40s] **INFO: Enable pre-place timing setting for timing analysis
[12/13 18:55:54     40s] Set Using Default Delay Limit as 101.
[12/13 18:55:54     40s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/13 18:55:54     40s] Set Default Net Delay as 0 ps.
[12/13 18:55:54     40s] Set Default Net Load as 0 pF. 
[12/13 18:55:54     40s] **INFO: Analyzing IO path groups for slack adjustment
[12/13 18:55:54     40s] Effort level <high> specified for reg2reg_tmp.2428672 path_group
[12/13 18:55:54     40s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/13 18:55:54     40s] #################################################################################
[12/13 18:55:54     40s] # Design Stage: PreRoute
[12/13 18:55:54     40s] # Design Name: adc
[12/13 18:55:54     40s] # Design Mode: 130nm
[12/13 18:55:54     40s] # Analysis Mode: MMMC Non-OCV 
[12/13 18:55:54     40s] # Parasitics Mode: No SPEF/RCDB 
[12/13 18:55:54     40s] # Signoff Settings: SI Off 
[12/13 18:55:54     40s] #################################################################################
[12/13 18:55:54     40s] Topological Sorting (REAL = 0:00:00.0, MEM = 2919.3M, InitMEM = 2919.3M)
[12/13 18:55:54     40s] Calculate delays in BcWc mode...
[12/13 18:55:54     40s] Start delay calculation (fullDC) (8 T). (MEM=2919.34)
[12/13 18:55:54     40s] End AAE Lib Interpolated Model. (MEM=2930.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 18:55:54     40s] Total number of fetched objects 43
[12/13 18:55:54     40s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 18:55:54     40s] End delay calculation. (MEM=3263.65 CPU=0:00:00.0 REAL=0:00:00.0)
[12/13 18:55:54     40s] End delay calculation (fullDC). (MEM=3263.65 CPU=0:00:00.0 REAL=0:00:00.0)
[12/13 18:55:54     40s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3263.6M) ***
[12/13 18:55:54     40s] **INFO: Disable pre-place timing setting for timing analysis
[12/13 18:55:54     40s] Set Using Default Delay Limit as 1000.
[12/13 18:55:54     40s] Set Default Net Delay as 1000 ps.
[12/13 18:55:54     40s] Set Default Net Load as 0.5 pF. 
[12/13 18:55:54     40s] Info: Disable timing driven in postCTS congRepair.
[12/13 18:55:54     40s] 
[12/13 18:55:54     40s] Starting congRepair ...
[12/13 18:55:54     40s] User Input Parameters:
[12/13 18:55:54     40s] - Congestion Driven    : On
[12/13 18:55:54     40s] - Timing Driven        : Off
[12/13 18:55:54     40s] - Area-Violation Based : On
[12/13 18:55:54     40s] - Start Rollback Level : -5
[12/13 18:55:54     40s] - Legalized            : On
[12/13 18:55:54     40s] - Window Based         : Off
[12/13 18:55:54     40s] - eDen incr mode       : Off
[12/13 18:55:54     40s] - Small incr mode      : Off
[12/13 18:55:54     40s] 
[12/13 18:55:54     40s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:3254.1M, EPOCH TIME: 1734112554.528704
[12/13 18:55:54     40s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:3254.1M, EPOCH TIME: 1734112554.528779
[12/13 18:55:54     40s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3254.1M, EPOCH TIME: 1734112554.528880
[12/13 18:55:54     40s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.004, REAL:0.004, MEM:3254.1M, EPOCH TIME: 1734112554.532530
[12/13 18:55:54     40s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3254.1M, EPOCH TIME: 1734112554.532590
[12/13 18:55:54     40s] Starting Early Global Route congestion estimation: mem = 3254.1M
[12/13 18:55:54     40s] (I)      Initializing eGR engine (regular)
[12/13 18:55:54     40s] Set min layer with default ( 2 )
[12/13 18:55:54     40s] Set max layer with parameter ( 5 )
[12/13 18:55:54     40s] (I)      Initializing eGR engine (regular)
[12/13 18:55:54     40s] Set min layer with default ( 2 )
[12/13 18:55:54     40s] Set max layer with parameter ( 5 )
[12/13 18:55:54     40s] (I)      Started Early Global Route kernel ( Curr Mem: 2.58 MB )
[12/13 18:55:54     40s] (I)      Running eGR Regular flow
[12/13 18:55:54     40s] (I)      # wire layers (front) : 6
[12/13 18:55:54     40s] (I)      # wire layers (back)  : 0
[12/13 18:55:54     40s] (I)      min wire layer : 1
[12/13 18:55:54     40s] (I)      max wire layer : 5
[12/13 18:55:54     40s] (I)      # cut layers (front) : 5
[12/13 18:55:54     40s] (I)      # cut layers (back)  : 0
[12/13 18:55:54     40s] (I)      min cut layer : 1
[12/13 18:55:54     40s] (I)      max cut layer : 4
[12/13 18:55:54     40s] (I)      ================================ Layers ================================
[12/13 18:55:54     40s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/13 18:55:54     40s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[12/13 18:55:54     40s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/13 18:55:54     40s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[12/13 18:55:54     40s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[12/13 18:55:54     40s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[12/13 18:55:54     40s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[12/13 18:55:54     40s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[12/13 18:55:54     40s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[12/13 18:55:54     40s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[12/13 18:55:54     40s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[12/13 18:55:54     40s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[12/13 18:55:54     40s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[12/13 18:55:54     40s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[12/13 18:55:54     40s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/13 18:55:54     40s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[12/13 18:55:54     40s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[12/13 18:55:54     40s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/13 18:55:54     40s] (I)      Started Import and model ( Curr Mem: 2.58 MB )
[12/13 18:55:54     40s] (I)      Default pattern map key = adc_default.
[12/13 18:55:54     40s] (I)      == Non-default Options ==
[12/13 18:55:54     40s] (I)      Maximum routing layer                              : 5
[12/13 18:55:54     40s] (I)      Top routing layer                                  : 5
[12/13 18:55:54     40s] (I)      Number of threads                                  : 8
[12/13 18:55:54     40s] (I)      Route tie net to shape                             : auto
[12/13 18:55:54     40s] (I)      Use non-blocking free Dbs wires                    : false
[12/13 18:55:54     40s] (I)      Method to set GCell size                           : row
[12/13 18:55:54     40s] (I)      Tie hi/lo max distance                             : 41.400000
[12/13 18:55:54     40s] (I)      Counted 88 PG shapes. eGR will not process PG shapes layer by layer.
[12/13 18:55:54     40s] (I)      ============== Pin Summary ==============
[12/13 18:55:54     40s] (I)      +-------+--------+---------+------------+
[12/13 18:55:54     40s] (I)      | Layer | # pins | % total |      Group |
[12/13 18:55:54     40s] (I)      +-------+--------+---------+------------+
[12/13 18:55:54     40s] (I)      |     1 |     77 |   83.70 |        Pin |
[12/13 18:55:54     40s] (I)      |     2 |     15 |   16.30 |        Pin |
[12/13 18:55:54     40s] (I)      |     3 |      0 |    0.00 | Pin access |
[12/13 18:55:54     40s] (I)      |     4 |      0 |    0.00 | Pin access |
[12/13 18:55:54     40s] (I)      |     5 |      0 |    0.00 |      Other |
[12/13 18:55:54     40s] (I)      +-------+--------+---------+------------+
[12/13 18:55:54     40s] (I)      Use row-based GCell size
[12/13 18:55:54     40s] (I)      Use row-based GCell align
[12/13 18:55:54     40s] (I)      layer 0 area = 83000
[12/13 18:55:54     40s] (I)      layer 1 area = 67600
[12/13 18:55:54     40s] (I)      layer 2 area = 240000
[12/13 18:55:54     40s] (I)      layer 3 area = 240000
[12/13 18:55:54     40s] (I)      layer 4 area = 4000000
[12/13 18:55:54     40s] (I)      GCell unit size   : 4140
[12/13 18:55:54     40s] (I)      GCell multiplier  : 1
[12/13 18:55:54     40s] (I)      GCell row height  : 4140
[12/13 18:55:54     40s] (I)      Actual row height : 4140
[12/13 18:55:54     40s] (I)      GCell align ref   : 8280 8280
[12/13 18:55:54     40s] [NR-eGR] Track table information for default rule: 
[12/13 18:55:54     40s] [NR-eGR] met1 has single uniform track structure
[12/13 18:55:54     40s] [NR-eGR] met2 has single uniform track structure
[12/13 18:55:54     40s] [NR-eGR] met3 has single uniform track structure
[12/13 18:55:54     40s] [NR-eGR] met4 has single uniform track structure
[12/13 18:55:54     40s] [NR-eGR] met5 has single uniform track structure
[12/13 18:55:54     40s] (I)      =============== Default via ===============
[12/13 18:55:54     40s] (I)      +---+------------------+------------------+
[12/13 18:55:54     40s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[12/13 18:55:54     40s] (I)      +---+------------------+------------------+
[12/13 18:55:54     40s] (I)      | 1 |    2  M1M2_PR_R  |    4  M1M2_PR_MR |
[12/13 18:55:54     40s] (I)      | 2 |    7  M2M3_PR_R  |    9  M2M3_PR_MR |
[12/13 18:55:54     40s] (I)      | 3 |   11  M3M4_PR    |   14  M3M4_PR_MR |
[12/13 18:55:54     40s] (I)      | 4 |   16  M4M5_PR    |   19  M4M5_PR_MR |
[12/13 18:55:54     40s] (I)      +---+------------------+------------------+
[12/13 18:55:54     40s] [NR-eGR] Read 104 PG shapes
[12/13 18:55:54     40s] [NR-eGR] Read 0 clock shapes
[12/13 18:55:54     40s] [NR-eGR] Read 0 other shapes
[12/13 18:55:54     40s] [NR-eGR] #Routing Blockages  : 0
[12/13 18:55:54     40s] [NR-eGR] #Instance Blockages : 68
[12/13 18:55:54     40s] [NR-eGR] #PG Blockages       : 104
[12/13 18:55:54     40s] [NR-eGR] #Halo Blockages     : 0
[12/13 18:55:54     40s] [NR-eGR] #Boundary Blockages : 0
[12/13 18:55:54     40s] [NR-eGR] #Clock Blockages    : 0
[12/13 18:55:54     40s] [NR-eGR] #Other Blockages    : 0
[12/13 18:55:54     40s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/13 18:55:54     40s] (I)      Custom ignore net properties:
[12/13 18:55:54     40s] (I)      1 : NotLegal
[12/13 18:55:54     40s] (I)      Default ignore net properties:
[12/13 18:55:54     40s] (I)      1 : Special
[12/13 18:55:54     40s] (I)      2 : Analog
[12/13 18:55:54     40s] (I)      3 : Fixed
[12/13 18:55:54     40s] (I)      4 : Skipped
[12/13 18:55:54     40s] (I)      5 : MixedSignal
[12/13 18:55:54     40s] (I)      Prerouted net properties:
[12/13 18:55:54     40s] (I)      1 : NotLegal
[12/13 18:55:54     40s] (I)      2 : Special
[12/13 18:55:54     40s] (I)      3 : Analog
[12/13 18:55:54     40s] (I)      4 : Fixed
[12/13 18:55:54     40s] (I)      5 : Skipped
[12/13 18:55:54     40s] (I)      6 : MixedSignal
[12/13 18:55:54     40s] [NR-eGR] Early global route reroute all routable nets
[12/13 18:55:54     40s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/13 18:55:54     40s] [NR-eGR] Read 39 nets ( ignored 0 )
[12/13 18:55:54     40s] (I)        Front-side 39 ( ignored 0 )
[12/13 18:55:54     40s] (I)        Back-side  0 ( ignored 0 )
[12/13 18:55:54     40s] (I)        Both-side  0 ( ignored 0 )
[12/13 18:55:54     40s] (I)      early_global_route_priority property id does not exist.
[12/13 18:55:54     40s] (I)      Read Num Blocks=172  Num Prerouted Wires=0  Num CS=0
[12/13 18:55:54     40s] (I)      Layer 1 (V) : #blockages 90 : #preroutes 0
[12/13 18:55:54     40s] (I)      Layer 2 (H) : #blockages 39 : #preroutes 0
[12/13 18:55:54     40s] (I)      Layer 3 (V) : #blockages 31 : #preroutes 0
[12/13 18:55:54     40s] (I)      Layer 4 (H) : #blockages 12 : #preroutes 0
[12/13 18:55:54     40s] (I)      Number of ignored nets                =      0
[12/13 18:55:54     40s] (I)      Number of connected nets              =      0
[12/13 18:55:54     40s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/13 18:55:54     40s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/13 18:55:54     40s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/13 18:55:54     40s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/13 18:55:54     40s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/13 18:55:54     40s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/13 18:55:54     40s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/13 18:55:54     40s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/13 18:55:54     40s] (I)      Ndr track 0 does not exist
[12/13 18:55:54     40s] (I)      ---------------------Grid Graph Info--------------------
[12/13 18:55:54     40s] (I)      Routing area        : (0, 0) - (47380, 45540)
[12/13 18:55:54     40s] (I)      Core area           : (8280, 8280) - (39100, 37260)
[12/13 18:55:54     40s] (I)      Site width          :   460  (dbu)
[12/13 18:55:54     40s] (I)      Row height          :  4140  (dbu)
[12/13 18:55:54     40s] (I)      GCell row height    :  4140  (dbu)
[12/13 18:55:54     40s] (I)      GCell width         :  4140  (dbu)
[12/13 18:55:54     40s] (I)      GCell height        :  4140  (dbu)
[12/13 18:55:54     40s] (I)      Grid                :    12    11     5
[12/13 18:55:54     40s] (I)      Layer numbers       :     1     2     3     4     5
[12/13 18:55:54     40s] (I)      Vertical capacity   :     0  4140     0  4140     0
[12/13 18:55:54     40s] (I)      Horizontal capacity :     0     0  4140     0  4140
[12/13 18:55:54     40s] (I)      Default wire width  :   140   140   300   300  1600
[12/13 18:55:54     40s] (I)      Default wire space  :   140   140   300   300  1600
[12/13 18:55:54     40s] (I)      Default wire pitch  :   280   280   600   600  3200
[12/13 18:55:54     40s] (I)      Default pitch size  :   280   460   610   615  3660
[12/13 18:55:54     40s] (I)      First track coord   :   460   460   350   900  4620
[12/13 18:55:54     40s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[12/13 18:55:54     40s] (I)      Total num of tracks :    98   102    74    76    11
[12/13 18:55:54     40s] (I)      Num of masks        :     1     1     1     1     1
[12/13 18:55:54     40s] (I)      Num of trim masks   :     0     0     0     0     0
[12/13 18:55:54     40s] (I)      --------------------------------------------------------
[12/13 18:55:54     40s] 
[12/13 18:55:54     40s] [NR-eGR] ============ Routing rule table ============
[12/13 18:55:54     40s] [NR-eGR] Rule id: 0  Nets: 39
[12/13 18:55:54     40s] [NR-eGR] ========================================
[12/13 18:55:54     40s] [NR-eGR] 
[12/13 18:55:54     40s] (I)      ======== NDR :  =========
[12/13 18:55:54     40s] (I)      +--------------+--------+
[12/13 18:55:54     40s] (I)      |           ID |      0 |
[12/13 18:55:54     40s] (I)      |         Name |        |
[12/13 18:55:54     40s] (I)      |      Default |    yes |
[12/13 18:55:54     40s] (I)      |  Clk Special |     no |
[12/13 18:55:54     40s] (I)      | Hard spacing |     no |
[12/13 18:55:54     40s] (I)      |    NDR track | (none) |
[12/13 18:55:54     40s] (I)      |      NDR via | (none) |
[12/13 18:55:54     40s] (I)      |  Extra space |      0 |
[12/13 18:55:54     40s] (I)      |      Shields |      0 |
[12/13 18:55:54     40s] (I)      |   Demand (H) |      1 |
[12/13 18:55:54     40s] (I)      |   Demand (V) |      1 |
[12/13 18:55:54     40s] (I)      |        #Nets |     39 |
[12/13 18:55:54     40s] (I)      +--------------+--------+
[12/13 18:55:54     40s] (I)      +-------------------------------------------------------------------------------------+
[12/13 18:55:54     40s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/13 18:55:54     40s] (I)      +-------------------------------------------------------------------------------------+
[12/13 18:55:54     40s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[12/13 18:55:54     40s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[12/13 18:55:54     40s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[12/13 18:55:54     40s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[12/13 18:55:54     40s] (I)      +-------------------------------------------------------------------------------------+
[12/13 18:55:54     40s] (I)      =============== Blocked Tracks ===============
[12/13 18:55:54     40s] (I)      +-------+---------+----------+---------------+
[12/13 18:55:54     40s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/13 18:55:54     40s] (I)      +-------+---------+----------+---------------+
[12/13 18:55:54     40s] (I)      |     1 |       0 |        0 |         0.00% |
[12/13 18:55:54     40s] (I)      |     2 |    1122 |      283 |        25.22% |
[12/13 18:55:54     40s] (I)      |     3 |     888 |       91 |        10.25% |
[12/13 18:55:54     40s] (I)      |     4 |     836 |      168 |        20.10% |
[12/13 18:55:54     40s] (I)      |     5 |     132 |       46 |        34.85% |
[12/13 18:55:54     40s] (I)      +-------+---------+----------+---------------+
[12/13 18:55:54     40s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2.61 MB )
[12/13 18:55:54     40s] (I)      Reset routing kernel
[12/13 18:55:54     40s] (I)      Started Global Routing ( Curr Mem: 2.61 MB )
[12/13 18:55:54     40s] (I)      totalPins=95  totalGlobalPin=93 (97.89%)
[12/13 18:55:54     40s] (I)      ================= Net Group Info =================
[12/13 18:55:54     40s] (I)      +----+----------------+--------------+-----------+
[12/13 18:55:54     40s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[12/13 18:55:54     40s] (I)      +----+----------------+--------------+-----------+
[12/13 18:55:54     40s] (I)      |  1 |             39 |      met2(2) |   met5(5) |
[12/13 18:55:54     40s] (I)      +----+----------------+--------------+-----------+
[12/13 18:55:54     40s] (I)      total 2D Cap : 2511 = (890 H, 1621 V)
[12/13 18:55:54     40s] (I)      total 2D Demand : 2 = (0 H, 2 V)
[12/13 18:55:54     40s] [NR-eGR] Layer group 1: route 39 net(s) in layer range [2, 5]
[12/13 18:55:54     40s] (I)      
[12/13 18:55:54     40s] (I)      ============  Phase 1a Route ============
[12/13 18:55:54     40s] (I)      Usage: 143 = (63 H, 80 V) = (7.08% H, 4.94% V) = (2.608e+02um H, 3.312e+02um V)
[12/13 18:55:54     40s] (I)      
[12/13 18:55:54     40s] (I)      ============  Phase 1b Route ============
[12/13 18:55:54     40s] (I)      Usage: 143 = (63 H, 80 V) = (7.08% H, 4.94% V) = (2.608e+02um H, 3.312e+02um V)
[12/13 18:55:54     40s] (I)      Overflow of layer group 1: 7.50% H + 0.00% V. EstWL: 5.920200e+02um
[12/13 18:55:54     40s] (I)      Congestion metric : 17.50%H 0.00%V, 17.50%HV
[12/13 18:55:54     40s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/13 18:55:54     40s] (I)      
[12/13 18:55:54     40s] (I)      ============  Phase 1c Route ============
[12/13 18:55:54     40s] (I)      Usage: 143 = (63 H, 80 V) = (7.08% H, 4.94% V) = (2.608e+02um H, 3.312e+02um V)
[12/13 18:55:54     40s] (I)      
[12/13 18:55:54     40s] (I)      ============  Phase 1d Route ============
[12/13 18:55:54     40s] (I)      Usage: 143 = (63 H, 80 V) = (7.08% H, 4.94% V) = (2.608e+02um H, 3.312e+02um V)
[12/13 18:55:54     40s] (I)      
[12/13 18:55:54     40s] (I)      ============  Phase 1e Route ============
[12/13 18:55:54     40s] (I)      Usage: 143 = (63 H, 80 V) = (7.08% H, 4.94% V) = (2.608e+02um H, 3.312e+02um V)
[12/13 18:55:54     40s] [NR-eGR] Early Global Route overflow of layer group 1: 7.50% H + 0.00% V. EstWL: 5.920200e+02um
[12/13 18:55:54     40s] (I)      
[12/13 18:55:54     40s] (I)      ============  Phase 1l Route ============
[12/13 18:55:54     40s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/13 18:55:54     40s] (I)      Layer  2:        888        72         0          36        1044    ( 3.33%) 
[12/13 18:55:54     40s] (I)      Layer  3:        751       224        49           0         821    ( 0.00%) 
[12/13 18:55:54     40s] (I)      Layer  4:        600        64         4           0         808    ( 0.00%) 
[12/13 18:55:54     40s] (I)      Layer  5:         78        10         0          49          88    (35.54%) 
[12/13 18:55:54     40s] (I)      Total:          2317       370        53          84        2760    ( 2.95%) 
[12/13 18:55:54     40s] (I)      
[12/13 18:55:54     40s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/13 18:55:54     40s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[12/13 18:55:54     40s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[12/13 18:55:54     40s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)               (7)    OverCon
[12/13 18:55:54     40s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/13 18:55:54     40s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/13 18:55:54     40s] [NR-eGR]    met2 ( 2)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/13 18:55:54     40s] [NR-eGR]    met3 ( 3)         3( 2.46%)         4( 3.28%)         3( 2.46%)         2( 1.64%)   ( 9.84%) 
[12/13 18:55:54     40s] [NR-eGR]    met4 ( 4)         0( 0.00%)         1( 0.83%)         0( 0.00%)         0( 0.00%)   ( 0.83%) 
[12/13 18:55:54     40s] [NR-eGR]    met5 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/13 18:55:54     40s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/13 18:55:54     40s] [NR-eGR]        Total         3( 0.69%)         5( 1.15%)         3( 0.69%)         2( 0.46%)   ( 2.98%) 
[12/13 18:55:54     40s] [NR-eGR] 
[12/13 18:55:54     40s] (I)      Finished Global Routing ( CPU: 0.10 sec, Real: 0.02 sec, Curr Mem: 2.61 MB )
[12/13 18:55:54     40s] (I)      Updating congestion map
[12/13 18:55:54     40s] (I)      total 2D Cap : 2571 = (911 H, 1660 V)
[12/13 18:55:54     40s] [NR-eGR] Overflow after Early Global Route 9.02% H + 0.75% V
[12/13 18:55:54     40s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.11 sec, Real: 0.04 sec, Curr Mem: 2.61 MB )
[12/13 18:55:54     40s] Early Global Route congestion estimation runtime: 0.04 seconds, mem = 2836.1M
[12/13 18:55:54     40s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.123, REAL:0.044, MEM:2836.1M, EPOCH TIME: 1734112554.576454
[12/13 18:55:54     40s] OPERPROF: Starting HotSpotCal at level 1, MEM:2836.1M, EPOCH TIME: 1734112554.576493
[12/13 18:55:54     40s] [hotspot] +------------+---------------+---------------+
[12/13 18:55:54     40s] [hotspot] |            |   max hotspot | total hotspot |
[12/13 18:55:54     40s] [hotspot] +------------+---------------+---------------+
[12/13 18:55:54     40s] [hotspot] | normalized |          1.00 |          1.00 |
[12/13 18:55:54     40s] [hotspot] +------------+---------------+---------------+
[12/13 18:55:54     40s] Local HotSpot Analysis: normalized max congestion hotspot area = 1.00, normalized total congestion hotspot area = 1.00 (area is in unit of 4 std-cell row bins)
[12/13 18:55:54     40s] [hotspot] max/total 1.00/1.00, big hotspot (>10) total 0.00
[12/13 18:55:54     40s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[12/13 18:55:54     40s] [hotspot] +-----+-------------------------------------+---------------+
[12/13 18:55:54     40s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/13 18:55:54     40s] [hotspot] +-----+-------------------------------------+---------------+
[12/13 18:55:54     40s] [hotspot] |  1  |    16.56    16.56    33.12    33.12 |        1.00   |
[12/13 18:55:54     40s] [hotspot] +-----+-------------------------------------+---------------+
[12/13 18:55:54     40s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.003, REAL:0.003, MEM:2836.1M, EPOCH TIME: 1734112554.579555
[12/13 18:55:54     40s] Skipped repairing congestion.
[12/13 18:55:54     40s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2836.1M, EPOCH TIME: 1734112554.579627
[12/13 18:55:54     40s] Starting Early Global Route wiring: mem = 2836.1M
[12/13 18:55:54     40s] (I)      Running track assignment and export wires
[12/13 18:55:54     40s] (I)      Delete wires for 39 nets 
[12/13 18:55:54     40s] (I)      ============= Track Assignment ============
[12/13 18:55:54     40s] (I)      Started Track Assignment (8T) ( Curr Mem: 2.61 MB )
[12/13 18:55:54     40s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[12/13 18:55:54     40s] (I)      Run Multi-thread track assignment
[12/13 18:55:54     40s] (I)      Finished Track Assignment (8T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2.61 MB )
[12/13 18:55:54     40s] (I)      Started Export ( Curr Mem: 2.61 MB )
[12/13 18:55:54     40s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[12/13 18:55:54     40s] [NR-eGR] Total eGR-routed clock nets wire length: 43um, number of vias: 6
[12/13 18:55:54     40s] [NR-eGR] --------------------------------------------------------------------------
[12/13 18:55:54     40s] [NR-eGR]               Length (um)  Vias 
[12/13 18:55:54     40s] [NR-eGR] --------------------------------
[12/13 18:55:54     40s] [NR-eGR]  met1  (1H)             0    73 
[12/13 18:55:54     40s] [NR-eGR]  met2  (2V)           234   109 
[12/13 18:55:54     40s] [NR-eGR]  met3  (3H)           233    28 
[12/13 18:55:54     40s] [NR-eGR]  met4  (4V)           127    12 
[12/13 18:55:54     40s] [NR-eGR]  met5  (5H)            46     0 
[12/13 18:55:54     40s] [NR-eGR] --------------------------------
[12/13 18:55:54     40s] [NR-eGR]        Total          640   222 
[12/13 18:55:54     40s] [NR-eGR] --------------------------------------------------------------------------
[12/13 18:55:54     40s] [NR-eGR] Total half perimeter of net bounding box: 595um
[12/13 18:55:54     40s] [NR-eGR] Total length: 640um, number of vias: 222
[12/13 18:55:54     40s] [NR-eGR] --------------------------------------------------------------------------
[12/13 18:55:54     40s] (I)      == Layer wire length by net rule ==
[12/13 18:55:54     40s] (I)                    Default 
[12/13 18:55:54     40s] (I)      ----------------------
[12/13 18:55:54     40s] (I)       met1  (1H)       0um 
[12/13 18:55:54     40s] (I)       met2  (2V)     234um 
[12/13 18:55:54     40s] (I)       met3  (3H)     233um 
[12/13 18:55:54     40s] (I)       met4  (4V)     127um 
[12/13 18:55:54     40s] (I)       met5  (5H)      46um 
[12/13 18:55:54     40s] (I)      ----------------------
[12/13 18:55:54     40s] (I)             Total    640um 
[12/13 18:55:54     40s] (I)      == Layer via count by net rule ==
[12/13 18:55:54     40s] (I)                    Default 
[12/13 18:55:54     40s] (I)      ----------------------
[12/13 18:55:54     40s] (I)       met1  (1H)        73 
[12/13 18:55:54     40s] (I)       met2  (2V)       109 
[12/13 18:55:54     40s] (I)       met3  (3H)        28 
[12/13 18:55:54     40s] (I)       met4  (4V)        12 
[12/13 18:55:54     40s] (I)       met5  (5H)         0 
[12/13 18:55:54     40s] (I)      ----------------------
[12/13 18:55:54     40s] (I)             Total      222 
[12/13 18:55:54     40s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2.61 MB )
[12/13 18:55:54     40s] eee: RC Grid Memory freed=240
[12/13 18:55:54     40s] (I)      Global routing data unavailable, rerun eGR
[12/13 18:55:54     40s] (I)      Initializing eGR engine (regular)
[12/13 18:55:54     40s] Set min layer with default ( 2 )
[12/13 18:55:54     40s] Set max layer with parameter ( 5 )
[12/13 18:55:54     40s] Early Global Route wiring runtime: 0.01 seconds, mem = 2836.1M
[12/13 18:55:54     40s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.013, REAL:0.010, MEM:2836.1M, EPOCH TIME: 1734112554.589542
[12/13 18:55:54     40s] Tdgp not enabled or already been cleared! skip clearing
[12/13 18:55:54     40s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[12/13 18:55:54     40s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:2836.1M, EPOCH TIME: 1734112554.590532
[12/13 18:55:54     40s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:2836.1M, EPOCH TIME: 1734112554.590571
[12/13 18:55:54     40s] *** Finishing placeDesign default flow ***
[12/13 18:55:54     40s] **placeDesign ... cpu = 0: 0: 2, real = 0: 0: 3, mem = 2836.1M **
[12/13 18:55:54     40s] Tdgp not enabled or already been cleared! skip clearing
[12/13 18:55:54     40s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/13 18:55:54     40s] **WARN: (IMPSP-9526):	Restoring setTrialRouteMode -maxRouteLayer after placeDesign. Use 'setTrialRouteMode -maxRoutingLayer N' to set maximum routing layer.
[12/13 18:55:54     40s] 
[12/13 18:55:54     40s] *** Summary of all messages that are not suppressed in this session:
[12/13 18:55:54     40s] Severity  ID               Count  Summary                                  
[12/13 18:55:54     40s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[12/13 18:55:54     40s] WARNING   IMPSP-9525           1  setPlaceMode -maxRouteLayer will overwri...
[12/13 18:55:54     40s] WARNING   IMPSP-9526           1  Restoring setTrialRouteMode -maxRouteLay...
[12/13 18:55:54     40s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/13 18:55:54     40s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[12/13 18:55:54     40s] WARNING   IMPSP-362            1  Site '%s' has %s std.Cell height, so ign...
[12/13 18:55:54     40s] WARNING   IMPPSP-1003          2  Found use of '%s'. This will continue to...
[12/13 18:55:54     40s] *** Message Summary: 9 warning(s), 0 error(s)
[12/13 18:55:54     40s] 
[12/13 18:55:54     40s] *** placeDesign #1 [finish] : cpu/real = 0:00:02.2/0:00:03.0 (0.7), totSession cpu/real = 0:00:40.5/0:03:18.8 (0.2), mem = 2836.1M
[12/13 18:55:54     40s] 
[12/13 18:55:54     40s] =============================================================================================
[12/13 18:55:54     40s]  Final TAT Report : placeDesign #1                                              22.33-s094_1
[12/13 18:55:54     40s] =============================================================================================
[12/13 18:55:54     40s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/13 18:55:54     40s] ---------------------------------------------------------------------------------------------
[12/13 18:55:54     40s] [ RefinePlace            ]      1   0:00:00.1  (   3.5 % )     0:00:00.1 /  0:00:00.1    1.2
[12/13 18:55:54     40s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:55:54     40s] [ FullDelayCalc          ]      3   0:00:00.3  (   8.9 % )     0:00:00.3 /  0:00:00.3    1.3
[12/13 18:55:54     40s] [ TimingUpdate           ]      8   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.9
[12/13 18:55:54     40s] [ MISC                   ]          0:00:02.5  (  85.3 % )     0:00:02.5 /  0:00:01.6    0.6
[12/13 18:55:54     40s] ---------------------------------------------------------------------------------------------
[12/13 18:55:54     40s]  placeDesign #1 TOTAL               0:00:03.0  ( 100.0 % )     0:00:03.0 /  0:00:02.2    0.7
[12/13 18:55:54     40s] ---------------------------------------------------------------------------------------------
[12/13 18:55:54     40s] 
[12/13 18:56:05     41s] <CMD> timeDesign -preCTS
[12/13 18:56:05     41s] AAE DB initialization (MEM=2763.91 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/13 18:56:05     41s] #optDebug: fT-S <1 1 0 0 0>
[12/13 18:56:05     41s] *** timeDesign #1 [begin] : totSession cpu/real = 0:00:41.7/0:03:29.9 (0.2), mem = 2763.9M
[12/13 18:56:05     41s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:2738.9M, EPOCH TIME: 1734112565.768067
[12/13 18:56:05     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:05     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:05     41s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2738.9M, EPOCH TIME: 1734112565.768324
[12/13 18:56:05     41s] Start to check current routing status for nets...
[12/13 18:56:05     41s] All nets are already routed correctly.
[12/13 18:56:05     41s] End to check current routing status for nets (mem=2738.9M)
[12/13 18:56:05     41s] Extraction called for design 'adc' of instances=22 and nets=45 using extraction engine 'preRoute' .
[12/13 18:56:05     41s] PreRoute RC Extraction called for design adc.
[12/13 18:56:05     41s] RC Extraction called in multi-corner(1) mode.
[12/13 18:56:05     41s] RCMode: PreRoute
[12/13 18:56:05     41s]       RC Corner Indexes            0   
[12/13 18:56:05     41s] Capacitance Scaling Factor   : 1.00000 
[12/13 18:56:05     41s] Resistance Scaling Factor    : 1.00000 
[12/13 18:56:05     41s] Clock Cap. Scaling Factor    : 1.00000 
[12/13 18:56:05     41s] Clock Res. Scaling Factor    : 1.00000 
[12/13 18:56:05     41s] Shrink Factor                : 1.00000
[12/13 18:56:05     41s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/13 18:56:05     41s] Using Quantus QRC technology file ...
[12/13 18:56:05     41s] eee: Trim Metal Layers: { }
[12/13 18:56:05     41s] eee: RC Grid Memory allocated=540
[12/13 18:56:05     41s] eee: LayerId=1 widthSet size=1
[12/13 18:56:05     41s] eee: LayerId=2 widthSet size=1
[12/13 18:56:05     41s] eee: LayerId=3 widthSet size=1
[12/13 18:56:05     41s] eee: LayerId=4 widthSet size=1
[12/13 18:56:05     41s] eee: LayerId=5 widthSet size=1
[12/13 18:56:05     41s] eee: Total RC Grid memory=540
[12/13 18:56:05     41s] Updating RC grid for preRoute extraction ...
[12/13 18:56:05     41s] eee: Metal Layers Info:
[12/13 18:56:05     41s] eee: L: met1 met2 met3 met4 met5
[12/13 18:56:05     41s] eee: W: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/13 18:56:05     41s] eee: S: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/13 18:56:05     41s] eee: pegSigSF=1.070000
[12/13 18:56:05     41s] Initializing multi-corner resistance tables ...
[12/13 18:56:05     41s] eee: l=1 avDens=0.044681 usedTrk=8.042512 availTrk=180.000000 sigTrk=8.042512
[12/13 18:56:05     41s] eee: l=2 avDens=0.020965 usedTrk=5.660628 availTrk=270.000000 sigTrk=5.660628
[12/13 18:56:05     41s] eee: l=3 avDens=0.027620 usedTrk=5.623672 availTrk=203.606557 sigTrk=5.623672
[12/13 18:56:05     41s] eee: l=4 avDens=0.028901 usedTrk=7.782125 availTrk=269.268293 sigTrk=7.782125
[12/13 18:56:05     41s] eee: l=5 avDens=0.113475 usedTrk=5.134300 availTrk=45.245902 sigTrk=5.134300
[12/13 18:56:05     41s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/13 18:56:05     41s] eee: LAM-FP: thresh=1 ; dimX=103.000000 ; dimY=99.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[12/13 18:56:05     41s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.341323 uaWl=1.000000 uaWlH=0.270200 aWlH=0.000000 lMod=0 pMax=0.873100 pMod=80 pModAss=50 wcR=0.332500 newSi=0.001600 wHLS=1.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[12/13 18:56:05     41s] eee: NetCapCache creation started. (Current Mem: 2738.914M) 
[12/13 18:56:05     41s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 2738.914M) 
[12/13 18:56:05     41s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2738.914M)
[12/13 18:56:05     41s] Effort level <high> specified for reg2reg path_group
[12/13 18:56:05     41s] Cell adc LLGs are deleted
[12/13 18:56:05     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:05     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:05     41s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2767.0M, EPOCH TIME: 1734112565.832619
[12/13 18:56:05     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:05     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:05     41s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:2767.0M, EPOCH TIME: 1734112565.832756
[12/13 18:56:05     41s] Max number of tech site patterns supported in site array is 256.
[12/13 18:56:05     41s] Core basic site is CoreSite
[12/13 18:56:05     41s] After signature check, allow fast init is true, keep pre-filter is true.
[12/13 18:56:05     41s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/13 18:56:05     41s] Fast DP-INIT is on for default
[12/13 18:56:05     41s] Atter site array init, number of instance map data is 0.
[12/13 18:56:05     41s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.005, REAL:0.007, MEM:2767.0M, EPOCH TIME: 1734112565.839922
[12/13 18:56:05     41s] 
[12/13 18:56:05     41s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:56:05     41s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.008, MEM:2767.0M, EPOCH TIME: 1734112565.840181
[12/13 18:56:05     41s] Cell adc LLGs are deleted
[12/13 18:56:05     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:05     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:05     41s] Starting delay calculation for Setup views
[12/13 18:56:05     41s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/13 18:56:05     41s] #################################################################################
[12/13 18:56:05     41s] # Design Stage: PreRoute
[12/13 18:56:05     41s] # Design Name: adc
[12/13 18:56:05     41s] # Design Mode: 130nm
[12/13 18:56:05     41s] # Analysis Mode: MMMC Non-OCV 
[12/13 18:56:05     41s] # Parasitics Mode: No SPEF/RCDB 
[12/13 18:56:05     41s] # Signoff Settings: SI Off 
[12/13 18:56:05     41s] #################################################################################
[12/13 18:56:05     41s] Topological Sorting (REAL = 0:00:00.0, MEM = 2765.0M, InitMEM = 2765.0M)
[12/13 18:56:05     41s] Calculate delays in BcWc mode...
[12/13 18:56:05     41s] Start delay calculation (fullDC) (8 T). (MEM=2770.03)
[12/13 18:56:05     41s] Start AAE Lib Loading. (MEM=2781.55)
[12/13 18:56:05     41s] End AAE Lib Loading. (MEM=2819.7 CPU=0:00:00.0 Real=0:00:00.0)
[12/13 18:56:05     41s] End AAE Lib Interpolated Model. (MEM=2819.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 18:56:05     41s] Total number of fetched objects 43
[12/13 18:56:05     41s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 18:56:05     41s] End delay calculation. (MEM=3344.5 CPU=0:00:00.0 REAL=0:00:00.0)
[12/13 18:56:06     42s] End delay calculation (fullDC). (MEM=3344.5 CPU=0:00:00.1 REAL=0:00:01.0)
[12/13 18:56:06     42s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 3344.5M) ***
[12/13 18:56:06     42s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:00:42.1 mem=3296.5M)
[12/13 18:56:11     42s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.429  |   N/A   | -3.429  |
|           TNS (ns):| -13.706 |   N/A   | -13.706 |
|    Violating Paths:|    4    |   N/A   |    4    |
|          All Paths:|   12    |   N/A   |   12    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      4 (4)       |   -0.445   |      4 (4)       |
|   max_tran     |      4 (4)       |   -4.307   |      4 (4)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.587%
Routing Overflow: 9.02% H and 0.75% V
------------------------------------------------------------------

[12/13 18:56:11     42s] Reported timing to dir ./timingReports
[12/13 18:56:11     42s] Total CPU time: 0.5 sec
[12/13 18:56:11     42s] Total Real time: 6.0 sec
[12/13 18:56:11     42s] Total Memory Usage: 2884.203125 Mbytes
[12/13 18:56:11     42s] Info: pop threads available for lower-level modules during optimization.
[12/13 18:56:11     42s] *** timeDesign #1 [finish] : cpu/real = 0:00:00.5/0:00:05.9 (0.1), totSession cpu/real = 0:00:42.2/0:03:35.8 (0.2), mem = 2884.2M
[12/13 18:56:11     42s] 
[12/13 18:56:11     42s] =============================================================================================
[12/13 18:56:11     42s]  Final TAT Report : timeDesign #1                                               22.33-s094_1
[12/13 18:56:11     42s] =============================================================================================
[12/13 18:56:11     42s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/13 18:56:11     42s] ---------------------------------------------------------------------------------------------
[12/13 18:56:11     42s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:11     42s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.2 % )     0:00:05.8 /  0:00:00.3    0.1
[12/13 18:56:11     42s] [ DrvReport              ]      1   0:00:05.5  (  93.3 % )     0:00:05.5 /  0:00:00.0    0.0
[12/13 18:56:11     42s] [ ExtractRC              ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.2
[12/13 18:56:11     42s] [ FullDelayCalc          ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.2
[12/13 18:56:11     42s] [ TimingUpdate           ]      1   0:00:00.1  (   1.6 % )     0:00:00.2 /  0:00:00.3    1.2
[12/13 18:56:11     42s] [ TimingReport           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[12/13 18:56:11     42s] [ GenerateReports        ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[12/13 18:56:11     42s] [ MISC                   ]          0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.2
[12/13 18:56:11     42s] ---------------------------------------------------------------------------------------------
[12/13 18:56:11     42s]  timeDesign #1 TOTAL                0:00:05.9  ( 100.0 % )     0:00:05.9 /  0:00:00.5    0.1
[12/13 18:56:11     42s] ---------------------------------------------------------------------------------------------
[12/13 18:56:11     42s] 
[12/13 18:56:11     42s] <CMD> optDesign -preCTS
[12/13 18:56:11     42s] Executing: place_opt_design -opt
[12/13 18:56:11     42s] **INFO: User settings:
[12/13 18:56:11     42s] setDesignMode -process                              130
[12/13 18:56:11     42s] setExtractRCMode -coupling_c_th                     0.4
[12/13 18:56:11     42s] setExtractRCMode -engine                            preRoute
[12/13 18:56:11     42s] setExtractRCMode -relative_c_th                     1
[12/13 18:56:11     42s] setExtractRCMode -total_c_th                        0
[12/13 18:56:11     42s] setUsefulSkewMode -opt_skew_max_allowed_delay       1
[12/13 18:56:11     42s] setUsefulSkewMode -opt_skew_no_boundary             false
[12/13 18:56:11     42s] setDelayCalMode -enable_high_fanout                 true
[12/13 18:56:11     42s] setDelayCalMode -eng_enablePrePlacedFlow            false
[12/13 18:56:11     42s] setDelayCalMode -engine                             aae
[12/13 18:56:11     42s] setDelayCalMode -ignoreNetLoad                      false
[12/13 18:56:11     42s] setDelayCalMode -socv_accuracy_mode                 low
[12/13 18:56:11     42s] setPlaceMode -maxRouteLayer                         5
[12/13 18:56:11     42s] setPlaceMode -place_design_floorplan_mode           false
[12/13 18:56:11     42s] setPlaceMode -place_detail_check_route              false
[12/13 18:56:11     42s] setPlaceMode -place_detail_preserve_routing         true
[12/13 18:56:11     42s] setPlaceMode -place_detail_remove_affected_routing  false
[12/13 18:56:11     42s] setPlaceMode -place_detail_swap_eeq_cells           false
[12/13 18:56:11     42s] setPlaceMode -place_global_clock_gate_aware         true
[12/13 18:56:11     42s] setPlaceMode -place_global_cong_effort              auto
[12/13 18:56:11     42s] setPlaceMode -place_global_ignore_scan              true
[12/13 18:56:11     42s] setPlaceMode -place_global_ignore_spare             false
[12/13 18:56:11     42s] setPlaceMode -place_global_module_aware_spare       false
[12/13 18:56:11     42s] setPlaceMode -place_global_place_io_pins            true
[12/13 18:56:11     42s] setPlaceMode -place_global_reorder_scan             true
[12/13 18:56:11     42s] setPlaceMode -powerDriven                           false
[12/13 18:56:11     42s] setPlaceMode -timingDriven                          true
[12/13 18:56:11     42s] setAnalysisMode -checkType                          setup
[12/13 18:56:11     42s] setAnalysisMode -clkSrcPath                         true
[12/13 18:56:11     42s] setAnalysisMode -clockPropagation                   forcedIdeal
[12/13 18:56:11     42s] setAnalysisMode -virtualIPO                         false
[12/13 18:56:11     42s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[12/13 18:56:11     42s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[12/13 18:56:11     42s] 
[12/13 18:56:11     42s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:00:42.2/0:03:35.8 (0.2), mem = 2884.2M
[12/13 18:56:11     42s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[12/13 18:56:11     42s] *** Starting GigaPlace ***
[12/13 18:56:11     42s] #optDebug: fT-E <X 2 3 1 0>
[12/13 18:56:11     42s] OPERPROF: Starting DPlace-Init at level 1, MEM:2884.2M, EPOCH TIME: 1734112571.669451
[12/13 18:56:11     42s] Processing tracks to init pin-track alignment.
[12/13 18:56:11     42s] z: 2, totalTracks: 1
[12/13 18:56:11     42s] z: 4, totalTracks: 1
[12/13 18:56:11     42s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 18:56:11     42s] Cell adc LLGs are deleted
[12/13 18:56:11     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:11     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:11     42s] # Building adc llgBox search-tree.
[12/13 18:56:11     42s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2884.2M, EPOCH TIME: 1734112571.670082
[12/13 18:56:11     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:11     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:11     42s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:2884.2M, EPOCH TIME: 1734112571.670199
[12/13 18:56:11     42s] Max number of tech site patterns supported in site array is 256.
[12/13 18:56:11     42s] Core basic site is CoreSite
[12/13 18:56:11     42s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[12/13 18:56:11     42s] After signature check, allow fast init is true, keep pre-filter is true.
[12/13 18:56:11     42s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/13 18:56:11     42s] SiteArray: non-trimmed site array dimensions = 7 x 67
[12/13 18:56:11     42s] SiteArray: use 12,288 bytes
[12/13 18:56:11     42s] SiteArray: current memory after site array memory allocation 2884.2M
[12/13 18:56:11     42s] SiteArray: FP blocked sites are writable
[12/13 18:56:11     42s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/13 18:56:11     42s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:2884.2M, EPOCH TIME: 1734112571.675060
[12/13 18:56:11     42s] Process 24 wires and vias for routing blockage analysis
[12/13 18:56:11     42s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.003, REAL:0.003, MEM:2884.2M, EPOCH TIME: 1734112571.677698
[12/13 18:56:11     42s] SiteArray: number of non floorplan blocked sites for llg default is 469
[12/13 18:56:11     42s] Atter site array init, number of instance map data is 0.
[12/13 18:56:11     42s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.009, REAL:0.008, MEM:2884.2M, EPOCH TIME: 1734112571.677769
[12/13 18:56:11     42s] 
[12/13 18:56:11     42s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:56:11     42s] OPERPROF:     Starting CMU at level 3, MEM:2884.2M, EPOCH TIME: 1734112571.678252
[12/13 18:56:11     42s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.001, MEM:2884.2M, EPOCH TIME: 1734112571.679011
[12/13 18:56:11     42s] 
[12/13 18:56:11     42s] Bad Lib Cell Checking (CMU) is done! (0)
[12/13 18:56:11     42s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.013, REAL:0.009, MEM:2884.2M, EPOCH TIME: 1734112571.679083
[12/13 18:56:11     42s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2884.2M, EPOCH TIME: 1734112571.679114
[12/13 18:56:11     42s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2884.2M, EPOCH TIME: 1734112571.679246
[12/13 18:56:11     42s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2884.2MB).
[12/13 18:56:11     42s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.014, REAL:0.010, MEM:2884.2M, EPOCH TIME: 1734112571.679349
[12/13 18:56:11     42s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:2884.2M, EPOCH TIME: 1734112571.679376
[12/13 18:56:11     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:11     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:11     42s] Cell adc LLGs are deleted
[12/13 18:56:11     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:11     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:11     42s] # Resetting pin-track-align track data.
[12/13 18:56:11     42s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.000, REAL:0.000, MEM:2884.2M, EPOCH TIME: 1734112571.679853
[12/13 18:56:11     42s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:42.2/0:03:35.8 (0.2), mem = 2884.2M
[12/13 18:56:11     42s] VSMManager cleared!
[12/13 18:56:11     42s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:42.2/0:03:35.8 (0.2), mem = 2884.2M
[12/13 18:56:11     42s] 
[12/13 18:56:11     42s] =============================================================================================
[12/13 18:56:11     42s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         22.33-s094_1
[12/13 18:56:11     42s] =============================================================================================
[12/13 18:56:11     42s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/13 18:56:11     42s] ---------------------------------------------------------------------------------------------
[12/13 18:56:11     42s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:11     42s] ---------------------------------------------------------------------------------------------
[12/13 18:56:11     42s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:11     42s] ---------------------------------------------------------------------------------------------
[12/13 18:56:11     42s] 
[12/13 18:56:11     42s] Enable CTE adjustment.
[12/13 18:56:11     42s] Enable Layer aware incrSKP.
[12/13 18:56:11     42s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2241.3M, totSessionCpu=0:00:42 **
[12/13 18:56:11     42s] 
[12/13 18:56:11     42s] Active Setup views: VIEW_SETUP 
[12/13 18:56:11     42s] Info: 8 threads available for lower-level modules during optimization.
[12/13 18:56:11     42s] GigaOpt running with 8 threads.
[12/13 18:56:11     42s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:42.2/0:03:35.8 (0.2), mem = 2884.2M
[12/13 18:56:11     42s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/13 18:56:11     42s] OPERPROF: Starting DPlace-Init at level 1, MEM:2884.2M, EPOCH TIME: 1734112571.691584
[12/13 18:56:11     42s] Processing tracks to init pin-track alignment.
[12/13 18:56:11     42s] z: 2, totalTracks: 1
[12/13 18:56:11     42s] z: 4, totalTracks: 1
[12/13 18:56:11     42s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 18:56:11     42s] Cell adc LLGs are deleted
[12/13 18:56:11     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:11     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:11     42s] # Building adc llgBox search-tree.
[12/13 18:56:11     42s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2884.2M, EPOCH TIME: 1734112571.692051
[12/13 18:56:11     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:11     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:11     42s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:2884.2M, EPOCH TIME: 1734112571.692114
[12/13 18:56:11     42s] Max number of tech site patterns supported in site array is 256.
[12/13 18:56:11     42s] Core basic site is CoreSite
[12/13 18:56:11     42s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[12/13 18:56:11     42s] After signature check, allow fast init is true, keep pre-filter is true.
[12/13 18:56:11     42s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/13 18:56:11     42s] Fast DP-INIT is on for default
[12/13 18:56:11     42s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/13 18:56:11     42s] Atter site array init, number of instance map data is 0.
[12/13 18:56:11     42s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.004, REAL:0.004, MEM:2884.2M, EPOCH TIME: 1734112571.696013
[12/13 18:56:11     42s] 
[12/13 18:56:11     42s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:56:11     42s] OPERPROF:     Starting CMU at level 3, MEM:2884.2M, EPOCH TIME: 1734112571.696194
[12/13 18:56:11     42s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2884.2M, EPOCH TIME: 1734112571.696242
[12/13 18:56:11     42s] 
[12/13 18:56:11     42s] Bad Lib Cell Checking (CMU) is done! (0)
[12/13 18:56:11     42s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.004, MEM:2884.2M, EPOCH TIME: 1734112571.696295
[12/13 18:56:11     42s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2884.2M, EPOCH TIME: 1734112571.696327
[12/13 18:56:11     42s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2884.2M, EPOCH TIME: 1734112571.696476
[12/13 18:56:11     42s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2884.2MB).
[12/13 18:56:11     42s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.006, REAL:0.005, MEM:2884.2M, EPOCH TIME: 1734112571.696578
[12/13 18:56:11     42s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2884.2M, EPOCH TIME: 1734112571.696614
[12/13 18:56:11     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:11     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:11     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:11     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:11     42s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.000, REAL:0.000, MEM:2884.2M, EPOCH TIME: 1734112571.696909
[12/13 18:56:11     42s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/13 18:56:11     42s] 
[12/13 18:56:11     42s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/13 18:56:11     42s] Summary for sequential cells identification: 
[12/13 18:56:11     42s]   Identified SBFF number: 16
[12/13 18:56:11     42s]   Identified MBFF number: 0
[12/13 18:56:11     42s]   Identified SB Latch number: 0
[12/13 18:56:11     42s]   Identified MB Latch number: 0
[12/13 18:56:11     42s]   Not identified SBFF number: 0
[12/13 18:56:11     42s]   Not identified MBFF number: 0
[12/13 18:56:11     42s]   Not identified SB Latch number: 0
[12/13 18:56:11     42s]   Not identified MB Latch number: 0
[12/13 18:56:11     42s]   Number of sequential cells which are not FFs: 3
[12/13 18:56:11     42s]  Visiting view : VIEW_SETUP
[12/13 18:56:11     42s]    : PowerDomain = none : Weighted F : unweighted  = 58.50 (1.000) with rcCorner = 0
[12/13 18:56:11     42s]    : PowerDomain = none : Weighted F : unweighted  = 48.00 (1.000) with rcCorner = -1
[12/13 18:56:11     42s]  Visiting view : VIEW_HOLD
[12/13 18:56:11     42s]    : PowerDomain = none : Weighted F : unweighted  = 26.40 (1.000) with rcCorner = 0
[12/13 18:56:11     42s]    : PowerDomain = none : Weighted F : unweighted  = 20.00 (1.000) with rcCorner = -1
[12/13 18:56:11     42s] TLC MultiMap info (StdDelay):
[12/13 18:56:11     42s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 20ps
[12/13 18:56:11     42s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 26.4ps
[12/13 18:56:11     42s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 48ps
[12/13 18:56:11     42s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 58.5ps
[12/13 18:56:11     42s]  Setting StdDelay to: 58.5ps
[12/13 18:56:11     42s] 
[12/13 18:56:11     42s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/13 18:56:11     42s] 
[12/13 18:56:11     42s] Creating Lib Analyzer ...
[12/13 18:56:11     42s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[12/13 18:56:11     42s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[12/13 18:56:11     42s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[12/13 18:56:11     42s] 
[12/13 18:56:11     42s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/13 18:56:11     42s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:42.4 mem=2890.2M
[12/13 18:56:11     42s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:42.4 mem=2890.2M
[12/13 18:56:11     42s] Creating Lib Analyzer, finished. 
[12/13 18:56:11     42s] #optDebug: fT-S <1 2 3 1 0>
[12/13 18:56:11     42s] Info: IPO magic value 0x802BBEEF.
[12/13 18:56:12     42s] Info: Using Genus executable '/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus'.
[12/13 18:56:12     42s]       (normalized executable '/mnt/cae_storage_sw/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus')
[12/13 18:56:12     42s]       Genus workers will not check out additional licenses.
[12/13 18:56:12     42s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'pre_therm'
[12/13 18:56:12     42s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'ANTENNA'
[12/13 18:56:12     42s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILL64'
[12/13 18:56:12     42s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILL32'
[12/13 18:56:12     42s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILL16'
[12/13 18:56:12     42s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILL8'
[12/13 18:56:12     42s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILL4'
[12/13 18:56:12     42s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILL2'
[12/13 18:56:12     42s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILL1'
[12/13 18:56:12     42s] -lefTechFileMap {}                         # string, default=""
[12/13 18:56:12     42s] Warning: cannot find min major genus version for innovus version; min major for 22.1 will be used instead.
[12/13 18:56:21     42s] **optDesign ... cpu = 0:00:00, real = 0:00:10, mem = 2246.3M, totSessionCpu=0:00:42 **
[12/13 18:56:21     42s] #optDebug: { P: 130 W: 2195 FE: standard PE: none LDR: 1}
[12/13 18:56:21     42s] *** optDesign -preCTS ***
[12/13 18:56:21     42s] DRC Margin: user margin 0.0; extra margin 0.2
[12/13 18:56:21     42s] Setup Target Slack: user slack 0; extra slack 0.0
[12/13 18:56:21     42s] Hold Target Slack: user slack 0
[12/13 18:56:21     42s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2890.2M, EPOCH TIME: 1734112581.088785
[12/13 18:56:21     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:21     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:21     42s] 
[12/13 18:56:21     42s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:56:21     42s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.002, REAL:0.005, MEM:2890.2M, EPOCH TIME: 1734112581.093789
[12/13 18:56:21     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:21     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:21     42s] 
[12/13 18:56:21     42s] TimeStamp Deleting Cell Server Begin ...
[12/13 18:56:21     42s] Deleting Lib Analyzer.
[12/13 18:56:21     42s] 
[12/13 18:56:21     42s] TimeStamp Deleting Cell Server End ...
[12/13 18:56:21     42s] Multi-VT timing optimization disabled based on library information.
[12/13 18:56:21     42s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/13 18:56:21     42s] 
[12/13 18:56:21     42s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/13 18:56:21     42s] Summary for sequential cells identification: 
[12/13 18:56:21     42s]   Identified SBFF number: 16
[12/13 18:56:21     42s]   Identified MBFF number: 0
[12/13 18:56:21     42s]   Identified SB Latch number: 0
[12/13 18:56:21     42s]   Identified MB Latch number: 0
[12/13 18:56:21     42s]   Not identified SBFF number: 0
[12/13 18:56:21     42s]   Not identified MBFF number: 0
[12/13 18:56:21     42s]   Not identified SB Latch number: 0
[12/13 18:56:21     42s]   Not identified MB Latch number: 0
[12/13 18:56:21     42s]   Number of sequential cells which are not FFs: 3
[12/13 18:56:21     42s]  Visiting view : VIEW_SETUP
[12/13 18:56:21     42s]    : PowerDomain = none : Weighted F : unweighted  = 58.50 (1.000) with rcCorner = 0
[12/13 18:56:21     42s]    : PowerDomain = none : Weighted F : unweighted  = 48.00 (1.000) with rcCorner = -1
[12/13 18:56:21     42s]  Visiting view : VIEW_HOLD
[12/13 18:56:21     42s]    : PowerDomain = none : Weighted F : unweighted  = 26.40 (1.000) with rcCorner = 0
[12/13 18:56:21     42s]    : PowerDomain = none : Weighted F : unweighted  = 20.00 (1.000) with rcCorner = -1
[12/13 18:56:21     42s] TLC MultiMap info (StdDelay):
[12/13 18:56:21     42s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 20ps
[12/13 18:56:21     42s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 26.4ps
[12/13 18:56:21     42s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 48ps
[12/13 18:56:21     42s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 58.5ps
[12/13 18:56:21     42s]  Setting StdDelay to: 58.5ps
[12/13 18:56:21     42s] 
[12/13 18:56:21     42s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/13 18:56:21     42s] 
[12/13 18:56:21     42s] TimeStamp Deleting Cell Server Begin ...
[12/13 18:56:21     42s] 
[12/13 18:56:21     42s] TimeStamp Deleting Cell Server End ...
[12/13 18:56:21     42s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:2890.2M, EPOCH TIME: 1734112581.121628
[12/13 18:56:21     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:21     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:21     42s] Cell adc LLGs are deleted
[12/13 18:56:21     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:21     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:21     42s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:2884.2M, EPOCH TIME: 1734112581.122178
[12/13 18:56:21     42s] 
[12/13 18:56:21     42s] Creating Lib Analyzer ...
[12/13 18:56:21     42s] 
[12/13 18:56:21     42s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/13 18:56:21     42s] Summary for sequential cells identification: 
[12/13 18:56:21     42s]   Identified SBFF number: 16
[12/13 18:56:21     42s]   Identified MBFF number: 0
[12/13 18:56:21     42s]   Identified SB Latch number: 0
[12/13 18:56:21     42s]   Identified MB Latch number: 0
[12/13 18:56:21     42s]   Not identified SBFF number: 0
[12/13 18:56:21     42s]   Not identified MBFF number: 0
[12/13 18:56:21     42s]   Not identified SB Latch number: 0
[12/13 18:56:21     42s]   Not identified MB Latch number: 0
[12/13 18:56:21     42s]   Number of sequential cells which are not FFs: 3
[12/13 18:56:21     42s]  Visiting view : VIEW_SETUP
[12/13 18:56:21     42s]    : PowerDomain = none : Weighted F : unweighted  = 58.50 (1.000) with rcCorner = 0
[12/13 18:56:21     42s]    : PowerDomain = none : Weighted F : unweighted  = 48.00 (1.000) with rcCorner = -1
[12/13 18:56:21     42s]  Visiting view : VIEW_HOLD
[12/13 18:56:21     42s]    : PowerDomain = none : Weighted F : unweighted  = 26.40 (1.000) with rcCorner = 0
[12/13 18:56:21     42s]    : PowerDomain = none : Weighted F : unweighted  = 20.00 (1.000) with rcCorner = -1
[12/13 18:56:21     42s] TLC MultiMap info (StdDelay):
[12/13 18:56:21     42s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 20ps
[12/13 18:56:21     42s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 26.4ps
[12/13 18:56:21     42s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 48ps
[12/13 18:56:21     42s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 58.5ps
[12/13 18:56:21     42s]  Setting StdDelay to: 58.5ps
[12/13 18:56:21     42s] 
[12/13 18:56:21     42s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/13 18:56:21     42s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[12/13 18:56:21     42s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[12/13 18:56:21     42s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[12/13 18:56:21     42s] 
[12/13 18:56:21     42s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/13 18:56:21     42s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:42.7 mem=2890.2M
[12/13 18:56:21     42s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:42.7 mem=2890.2M
[12/13 18:56:21     42s] Creating Lib Analyzer, finished. 
[12/13 18:56:21     42s] ### Creating TopoMgr, started
[12/13 18:56:21     42s] ### Creating TopoMgr, finished
[12/13 18:56:21     42s] #optDebug: Start CG creation (mem=2890.2M)
[12/13 18:56:21     42s]  ...initializing CG ToF 929.2000um
[12/13 18:56:21     42s] (cpu=0:00:00.1, mem=2974.6M)
[12/13 18:56:21     42s]  ...processing cgPrt (cpu=0:00:00.1, mem=2974.6M)
[12/13 18:56:21     42s]  ...processing cgEgp (cpu=0:00:00.1, mem=2974.6M)
[12/13 18:56:21     42s]  ...processing cgPbk (cpu=0:00:00.1, mem=2974.6M)
[12/13 18:56:21     42s]  ...processing cgNrb(cpu=0:00:00.1, mem=2974.6M)
[12/13 18:56:21     42s]  ...processing cgObs (cpu=0:00:00.1, mem=2974.6M)
[12/13 18:56:21     42s]  ...processing cgCon (cpu=0:00:00.1, mem=2974.6M)
[12/13 18:56:21     42s]  ...processing cgPdm (cpu=0:00:00.1, mem=2974.6M)
[12/13 18:56:21     42s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2974.6M)
[12/13 18:56:21     42s] {MMLU 0 0 43}
[12/13 18:56:21     42s] ### Creating LA Mngr. totSessionCpu=0:00:42.7 mem=2974.6M
[12/13 18:56:21     42s] ### Creating LA Mngr, finished. totSessionCpu=0:00:42.7 mem=2974.6M
[12/13 18:56:21     42s] Running pre-eGR process
[12/13 18:56:21     42s] (I)      Initializing eGR engine (regular)
[12/13 18:56:21     42s] Set min layer with default ( 2 )
[12/13 18:56:21     42s] Set max layer with default ( 127 )
[12/13 18:56:21     42s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:56:21     42s] Min route layer (adjusted) = 2
[12/13 18:56:21     42s] Max route layer (adjusted) = 5
[12/13 18:56:21     42s] (I)      Initializing eGR engine (regular)
[12/13 18:56:21     42s] Set min layer with default ( 2 )
[12/13 18:56:21     42s] Set max layer with default ( 127 )
[12/13 18:56:21     42s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:56:21     42s] Min route layer (adjusted) = 2
[12/13 18:56:21     42s] Max route layer (adjusted) = 5
[12/13 18:56:21     42s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.78 MB )
[12/13 18:56:21     42s] (I)      Running eGR Regular flow
[12/13 18:56:21     42s] (I)      # wire layers (front) : 6
[12/13 18:56:21     42s] (I)      # wire layers (back)  : 0
[12/13 18:56:21     42s] (I)      min wire layer : 1
[12/13 18:56:21     42s] (I)      max wire layer : 5
[12/13 18:56:21     42s] (I)      # cut layers (front) : 5
[12/13 18:56:21     42s] (I)      # cut layers (back)  : 0
[12/13 18:56:21     42s] (I)      min cut layer : 1
[12/13 18:56:21     42s] (I)      max cut layer : 4
[12/13 18:56:21     42s] (I)      ================================ Layers ================================
[12/13 18:56:21     42s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/13 18:56:21     42s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[12/13 18:56:21     42s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/13 18:56:21     42s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[12/13 18:56:21     42s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[12/13 18:56:21     42s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[12/13 18:56:21     42s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[12/13 18:56:21     42s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[12/13 18:56:21     42s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[12/13 18:56:21     42s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[12/13 18:56:21     42s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[12/13 18:56:21     42s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[12/13 18:56:21     42s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[12/13 18:56:21     42s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[12/13 18:56:21     42s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/13 18:56:21     42s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[12/13 18:56:21     42s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[12/13 18:56:21     42s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/13 18:56:21     42s] (I)      Started Import and model ( Curr Mem: 2.78 MB )
[12/13 18:56:21     42s] (I)      Default pattern map key = adc_default.
[12/13 18:56:21     42s] (I)      Number of ignored instance 0
[12/13 18:56:21     42s] (I)      Number of inbound cells 0
[12/13 18:56:21     42s] (I)      Number of opened ILM blockages 0
[12/13 18:56:21     42s] (I)      Number of instances temporarily fixed by detailed placement 0
[12/13 18:56:21     42s] (I)      numMoveCells=21, numMacros=0  numPads=7  numMultiRowHeightInsts=1
[12/13 18:56:21     42s] (I)      cell height: 4140, count: 21
[12/13 18:56:21     42s] (I)      Number of nets = 39 ( 4 ignored )
[12/13 18:56:21     42s] (I)      Read rows... (mem=2849.7M)
[12/13 18:56:21     42s] (I)      Done Read rows (cpu=0.000s, mem=2849.7M)
[12/13 18:56:21     42s] (I)      Identified Clock instances: Flop 4, Clock buffer/inverter 0, Gate 0, Logic 0
[12/13 18:56:21     42s] (I)      Read module constraints... (mem=2849.7M)
[12/13 18:56:21     42s] (I)      Done Read module constraints (cpu=0.000s, mem=2849.7M)
[12/13 18:56:21     42s] (I)      == Non-default Options ==
[12/13 18:56:21     42s] (I)      Maximum routing layer                              : 5
[12/13 18:56:21     42s] (I)      Top routing layer                                  : 5
[12/13 18:56:21     42s] (I)      Buffering-aware routing                            : true
[12/13 18:56:21     42s] (I)      Spread congestion away from blockages              : true
[12/13 18:56:21     42s] (I)      Number of threads                                  : 8
[12/13 18:56:21     42s] (I)      Overflow penalty cost                              : 10
[12/13 18:56:21     42s] (I)      Punch through distance                             : 929.200000
[12/13 18:56:21     42s] (I)      Source-to-sink ratio                               : 0.300000
[12/13 18:56:21     42s] (I)      Route tie net to shape                             : auto
[12/13 18:56:21     42s] (I)      Method to set GCell size                           : row
[12/13 18:56:21     42s] (I)      Tie hi/lo max distance                             : 41.400000
[12/13 18:56:21     42s] (I)      Counted 88 PG shapes. eGR will not process PG shapes layer by layer.
[12/13 18:56:21     42s] (I)      ============== Pin Summary ==============
[12/13 18:56:21     42s] (I)      +-------+--------+---------+------------+
[12/13 18:56:21     42s] (I)      | Layer | # pins | % total |      Group |
[12/13 18:56:21     42s] (I)      +-------+--------+---------+------------+
[12/13 18:56:21     42s] (I)      |     1 |     77 |   83.70 |        Pin |
[12/13 18:56:21     42s] (I)      |     2 |     15 |   16.30 |        Pin |
[12/13 18:56:21     42s] (I)      |     3 |      0 |    0.00 | Pin access |
[12/13 18:56:21     42s] (I)      |     4 |      0 |    0.00 | Pin access |
[12/13 18:56:21     42s] (I)      |     5 |      0 |    0.00 |      Other |
[12/13 18:56:21     42s] (I)      +-------+--------+---------+------------+
[12/13 18:56:21     42s] (I)      Use row-based GCell size
[12/13 18:56:21     42s] (I)      Use row-based GCell align
[12/13 18:56:21     42s] (I)      layer 0 area = 83000
[12/13 18:56:21     42s] (I)      layer 1 area = 67600
[12/13 18:56:21     42s] (I)      layer 2 area = 240000
[12/13 18:56:21     42s] (I)      layer 3 area = 240000
[12/13 18:56:21     42s] (I)      layer 4 area = 4000000
[12/13 18:56:21     42s] (I)      GCell unit size   : 4140
[12/13 18:56:21     42s] (I)      GCell multiplier  : 1
[12/13 18:56:21     42s] (I)      GCell row height  : 4140
[12/13 18:56:21     42s] (I)      Actual row height : 4140
[12/13 18:56:21     42s] (I)      GCell align ref   : 8280 8280
[12/13 18:56:21     42s] [NR-eGR] Track table information for default rule: 
[12/13 18:56:21     42s] [NR-eGR] met1 has single uniform track structure
[12/13 18:56:21     42s] [NR-eGR] met2 has single uniform track structure
[12/13 18:56:21     42s] [NR-eGR] met3 has single uniform track structure
[12/13 18:56:21     42s] [NR-eGR] met4 has single uniform track structure
[12/13 18:56:21     42s] [NR-eGR] met5 has single uniform track structure
[12/13 18:56:21     42s] (I)      =============== Default via ===============
[12/13 18:56:21     42s] (I)      +---+------------------+------------------+
[12/13 18:56:21     42s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[12/13 18:56:21     42s] (I)      +---+------------------+------------------+
[12/13 18:56:21     42s] (I)      | 1 |    2  M1M2_PR_R  |    4  M1M2_PR_MR |
[12/13 18:56:21     42s] (I)      | 2 |    7  M2M3_PR_R  |    9  M2M3_PR_MR |
[12/13 18:56:21     42s] (I)      | 3 |   11  M3M4_PR    |   14  M3M4_PR_MR |
[12/13 18:56:21     42s] (I)      | 4 |   16  M4M5_PR    |   19  M4M5_PR_MR |
[12/13 18:56:21     42s] (I)      +---+------------------+------------------+
[12/13 18:56:21     42s] [NR-eGR] Read 104 PG shapes
[12/13 18:56:21     42s] [NR-eGR] Read 0 clock shapes
[12/13 18:56:21     42s] [NR-eGR] Read 0 other shapes
[12/13 18:56:21     42s] [NR-eGR] #Routing Blockages  : 0
[12/13 18:56:21     42s] [NR-eGR] #Instance Blockages : 68
[12/13 18:56:21     42s] [NR-eGR] #PG Blockages       : 104
[12/13 18:56:21     42s] [NR-eGR] #Halo Blockages     : 0
[12/13 18:56:21     42s] [NR-eGR] #Boundary Blockages : 0
[12/13 18:56:21     42s] [NR-eGR] #Clock Blockages    : 0
[12/13 18:56:21     42s] [NR-eGR] #Other Blockages    : 0
[12/13 18:56:21     42s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/13 18:56:21     42s] (I)      Custom ignore net properties:
[12/13 18:56:21     42s] (I)      1 : NotLegal
[12/13 18:56:21     42s] (I)      Default ignore net properties:
[12/13 18:56:21     42s] (I)      1 : Special
[12/13 18:56:21     42s] (I)      2 : Analog
[12/13 18:56:21     42s] (I)      3 : Fixed
[12/13 18:56:21     42s] (I)      4 : Skipped
[12/13 18:56:21     42s] (I)      5 : MixedSignal
[12/13 18:56:21     42s] (I)      Prerouted net properties:
[12/13 18:56:21     42s] (I)      1 : NotLegal
[12/13 18:56:21     42s] (I)      2 : Special
[12/13 18:56:21     42s] (I)      3 : Analog
[12/13 18:56:21     42s] (I)      4 : Fixed
[12/13 18:56:21     42s] (I)      5 : Skipped
[12/13 18:56:21     42s] (I)      6 : MixedSignal
[12/13 18:56:21     42s] [NR-eGR] Early global route reroute all routable nets
[12/13 18:56:21     42s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/13 18:56:21     42s] [NR-eGR] Read 39 nets ( ignored 0 )
[12/13 18:56:21     42s] (I)        Front-side 39 ( ignored 0 )
[12/13 18:56:21     42s] (I)        Back-side  0 ( ignored 0 )
[12/13 18:56:21     42s] (I)        Both-side  0 ( ignored 0 )
[12/13 18:56:21     42s] (I)      early_global_route_priority property id does not exist.
[12/13 18:56:21     42s] (I)      Read Num Blocks=172  Num Prerouted Wires=0  Num CS=0
[12/13 18:56:21     42s] (I)      Layer 1 (V) : #blockages 90 : #preroutes 0
[12/13 18:56:21     42s] (I)      Layer 2 (H) : #blockages 39 : #preroutes 0
[12/13 18:56:21     42s] (I)      Layer 3 (V) : #blockages 31 : #preroutes 0
[12/13 18:56:21     42s] (I)      Layer 4 (H) : #blockages 12 : #preroutes 0
[12/13 18:56:21     42s] (I)      Number of ignored nets                =      0
[12/13 18:56:21     42s] (I)      Number of connected nets              =      0
[12/13 18:56:21     42s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/13 18:56:21     42s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/13 18:56:21     42s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/13 18:56:21     42s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/13 18:56:21     42s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/13 18:56:21     42s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/13 18:56:21     42s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/13 18:56:21     42s] (I)      Constructing bin map
[12/13 18:56:21     42s] (I)      Initialize bin information with width=8280 height=8280
[12/13 18:56:21     42s] (I)      Done constructing bin map
[12/13 18:56:21     42s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/13 18:56:21     42s] (I)      Ndr track 0 does not exist
[12/13 18:56:21     42s] (I)      ---------------------Grid Graph Info--------------------
[12/13 18:56:21     42s] (I)      Routing area        : (0, 0) - (47380, 45540)
[12/13 18:56:21     42s] (I)      Core area           : (8280, 8280) - (39100, 37260)
[12/13 18:56:21     42s] (I)      Site width          :   460  (dbu)
[12/13 18:56:21     42s] (I)      Row height          :  4140  (dbu)
[12/13 18:56:21     42s] (I)      GCell row height    :  4140  (dbu)
[12/13 18:56:21     42s] (I)      GCell width         :  4140  (dbu)
[12/13 18:56:21     42s] (I)      GCell height        :  4140  (dbu)
[12/13 18:56:21     42s] (I)      Grid                :    12    11     5
[12/13 18:56:21     42s] (I)      Layer numbers       :     1     2     3     4     5
[12/13 18:56:21     42s] (I)      Vertical capacity   :     0  4140     0  4140     0
[12/13 18:56:21     42s] (I)      Horizontal capacity :     0     0  4140     0  4140
[12/13 18:56:21     42s] (I)      Default wire width  :   140   140   300   300  1600
[12/13 18:56:21     42s] (I)      Default wire space  :   140   140   300   300  1600
[12/13 18:56:21     42s] (I)      Default wire pitch  :   280   280   600   600  3200
[12/13 18:56:21     42s] (I)      Default pitch size  :   280   460   610   615  3660
[12/13 18:56:21     42s] (I)      First track coord   :   460   460   350   900  4620
[12/13 18:56:21     42s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[12/13 18:56:21     42s] (I)      Total num of tracks :    98   102    74    76    11
[12/13 18:56:21     42s] (I)      Num of masks        :     1     1     1     1     1
[12/13 18:56:21     42s] (I)      Num of trim masks   :     0     0     0     0     0
[12/13 18:56:21     42s] (I)      --------------------------------------------------------
[12/13 18:56:21     42s] 
[12/13 18:56:21     42s] [NR-eGR] ============ Routing rule table ============
[12/13 18:56:21     42s] [NR-eGR] Rule id: 0  Nets: 39
[12/13 18:56:21     42s] [NR-eGR] ========================================
[12/13 18:56:21     42s] [NR-eGR] 
[12/13 18:56:21     42s] (I)      ======== NDR :  =========
[12/13 18:56:21     42s] (I)      +--------------+--------+
[12/13 18:56:21     42s] (I)      |           ID |      0 |
[12/13 18:56:21     42s] (I)      |         Name |        |
[12/13 18:56:21     42s] (I)      |      Default |    yes |
[12/13 18:56:21     42s] (I)      |  Clk Special |     no |
[12/13 18:56:21     42s] (I)      | Hard spacing |     no |
[12/13 18:56:21     42s] (I)      |    NDR track | (none) |
[12/13 18:56:21     42s] (I)      |      NDR via | (none) |
[12/13 18:56:21     42s] (I)      |  Extra space |      0 |
[12/13 18:56:21     42s] (I)      |      Shields |      0 |
[12/13 18:56:21     42s] (I)      |   Demand (H) |      1 |
[12/13 18:56:21     42s] (I)      |   Demand (V) |      1 |
[12/13 18:56:21     42s] (I)      |        #Nets |     39 |
[12/13 18:56:21     42s] (I)      +--------------+--------+
[12/13 18:56:21     42s] (I)      +-------------------------------------------------------------------------------------+
[12/13 18:56:21     42s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/13 18:56:21     42s] (I)      +-------------------------------------------------------------------------------------+
[12/13 18:56:21     42s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[12/13 18:56:21     42s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[12/13 18:56:21     42s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[12/13 18:56:21     42s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[12/13 18:56:21     42s] (I)      +-------------------------------------------------------------------------------------+
[12/13 18:56:21     42s] (I)      =============== Blocked Tracks ===============
[12/13 18:56:21     42s] (I)      +-------+---------+----------+---------------+
[12/13 18:56:21     42s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/13 18:56:21     42s] (I)      +-------+---------+----------+---------------+
[12/13 18:56:21     42s] (I)      |     1 |       0 |        0 |         0.00% |
[12/13 18:56:21     42s] (I)      |     2 |    1122 |      283 |        25.22% |
[12/13 18:56:21     42s] (I)      |     3 |     888 |       91 |        10.25% |
[12/13 18:56:21     42s] (I)      |     4 |     836 |      168 |        20.10% |
[12/13 18:56:21     42s] (I)      |     5 |     132 |       46 |        34.85% |
[12/13 18:56:21     42s] (I)      +-------+---------+----------+---------------+
[12/13 18:56:21     42s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2.78 MB )
[12/13 18:56:21     42s] (I)      Delete wires for 39 nets (async)
[12/13 18:56:21     42s] (I)      Reset routing kernel
[12/13 18:56:21     42s] (I)      Started Global Routing ( Curr Mem: 2.78 MB )
[12/13 18:56:21     42s] (I)      totalPins=95  totalGlobalPin=93 (97.89%)
[12/13 18:56:21     42s] (I)      ================= Net Group Info =================
[12/13 18:56:21     42s] (I)      +----+----------------+--------------+-----------+
[12/13 18:56:21     42s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[12/13 18:56:21     42s] (I)      +----+----------------+--------------+-----------+
[12/13 18:56:21     42s] (I)      |  1 |             39 |      met2(2) |   met5(5) |
[12/13 18:56:21     42s] (I)      +----+----------------+--------------+-----------+
[12/13 18:56:21     42s] (I)      total 2D Cap : 2511 = (890 H, 1621 V)
[12/13 18:56:21     42s] (I)      total 2D Demand : 2 = (0 H, 2 V)
[12/13 18:56:21     42s] (I)      #blocked areas for congestion spreading : 0
[12/13 18:56:21     42s] [NR-eGR] Layer group 1: route 39 net(s) in layer range [2, 5]
[12/13 18:56:21     42s] (I)      
[12/13 18:56:21     42s] (I)      ============  Phase 1a Route ============
[12/13 18:56:21     42s] (I)      Usage: 143 = (63 H, 80 V) = (7.08% H, 4.94% V) = (2.608e+02um H, 3.312e+02um V)
[12/13 18:56:21     42s] (I)      
[12/13 18:56:21     42s] (I)      ============  Phase 1b Route ============
[12/13 18:56:21     42s] (I)      Usage: 143 = (63 H, 80 V) = (7.08% H, 4.94% V) = (2.608e+02um H, 3.312e+02um V)
[12/13 18:56:21     42s] (I)      Overflow of layer group 1: 7.26% H + 0.00% V. EstWL: 5.920200e+02um
[12/13 18:56:21     42s] (I)      Congestion metric : 16.94%H 0.00%V, 16.94%HV
[12/13 18:56:21     42s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/13 18:56:21     42s] (I)      
[12/13 18:56:21     42s] (I)      ============  Phase 1c Route ============
[12/13 18:56:21     42s] (I)      Usage: 143 = (63 H, 80 V) = (7.08% H, 4.94% V) = (2.608e+02um H, 3.312e+02um V)
[12/13 18:56:21     42s] (I)      
[12/13 18:56:21     42s] (I)      ============  Phase 1d Route ============
[12/13 18:56:21     42s] (I)      Usage: 143 = (63 H, 80 V) = (7.08% H, 4.94% V) = (2.608e+02um H, 3.312e+02um V)
[12/13 18:56:21     42s] (I)      
[12/13 18:56:21     42s] (I)      ============  Phase 1e Route ============
[12/13 18:56:21     42s] (I)      Usage: 143 = (63 H, 80 V) = (7.08% H, 4.94% V) = (2.608e+02um H, 3.312e+02um V)
[12/13 18:56:21     42s] [NR-eGR] Early Global Route overflow of layer group 1: 7.26% H + 0.00% V. EstWL: 5.920200e+02um
[12/13 18:56:21     42s] (I)      
[12/13 18:56:21     42s] (I)      ============  Phase 1l Route ============
[12/13 18:56:21     42s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/13 18:56:21     42s] (I)      Layer  2:        888        71         0          36        1044    ( 3.33%) 
[12/13 18:56:21     42s] (I)      Layer  3:        751       222        46           0         821    ( 0.00%) 
[12/13 18:56:21     42s] (I)      Layer  4:        600        76         7           0         808    ( 0.00%) 
[12/13 18:56:21     42s] (I)      Layer  5:         78        13         1          49          88    (35.54%) 
[12/13 18:56:21     42s] (I)      Total:          2317       382        54          84        2760    ( 2.95%) 
[12/13 18:56:21     42s] (I)      
[12/13 18:56:21     42s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/13 18:56:21     42s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[12/13 18:56:21     42s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[12/13 18:56:21     42s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)             (7-8)    OverCon
[12/13 18:56:21     42s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/13 18:56:21     42s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/13 18:56:21     42s] [NR-eGR]    met2 ( 2)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/13 18:56:21     42s] [NR-eGR]    met3 ( 3)         4( 3.28%)         3( 2.46%)         4( 3.28%)         1( 0.82%)   ( 9.84%) 
[12/13 18:56:21     42s] [NR-eGR]    met4 ( 4)         1( 0.83%)         0( 0.00%)         1( 0.83%)         0( 0.00%)   ( 1.65%) 
[12/13 18:56:21     42s] [NR-eGR]    met5 ( 5)         1( 1.27%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 1.27%) 
[12/13 18:56:21     42s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/13 18:56:21     42s] [NR-eGR]        Total         6( 1.38%)         3( 0.69%)         5( 1.15%)         1( 0.23%)   ( 3.44%) 
[12/13 18:56:21     42s] [NR-eGR] 
[12/13 18:56:21     42s] (I)      Finished Global Routing ( CPU: 0.10 sec, Real: 0.02 sec, Curr Mem: 2.79 MB )
[12/13 18:56:21     42s] (I)      Updating congestion map
[12/13 18:56:21     42s] (I)      total 2D Cap : 2571 = (911 H, 1660 V)
[12/13 18:56:21     42s] [NR-eGR] Overflow after Early Global Route 9.02% H + 0.75% V
[12/13 18:56:21     42s] (I)      Running track assignment and export wires
[12/13 18:56:21     42s] (I)      ============= Track Assignment ============
[12/13 18:56:21     42s] (I)      Started Track Assignment (8T) ( Curr Mem: 2.79 MB )
[12/13 18:56:21     42s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[12/13 18:56:21     42s] (I)      Run Multi-thread track assignment
[12/13 18:56:21     42s] (I)      Finished Track Assignment (8T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2.79 MB )
[12/13 18:56:21     42s] (I)      Started Export ( Curr Mem: 2.79 MB )
[12/13 18:56:21     42s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[12/13 18:56:21     42s] [NR-eGR] Total eGR-routed clock nets wire length: 43um, number of vias: 6
[12/13 18:56:21     42s] [NR-eGR] --------------------------------------------------------------------------
[12/13 18:56:21     42s] [NR-eGR]               Length (um)  Vias 
[12/13 18:56:21     42s] [NR-eGR] --------------------------------
[12/13 18:56:21     42s] [NR-eGR]  met1  (1H)             0    73 
[12/13 18:56:21     42s] [NR-eGR]  met2  (2V)           226   107 
[12/13 18:56:21     42s] [NR-eGR]  met3  (3H)           220    29 
[12/13 18:56:21     42s] [NR-eGR]  met4  (4V)           134    16 
[12/13 18:56:21     42s] [NR-eGR]  met5  (5H)            58     0 
[12/13 18:56:21     42s] [NR-eGR] --------------------------------
[12/13 18:56:21     42s] [NR-eGR]        Total          638   225 
[12/13 18:56:21     42s] [NR-eGR] --------------------------------------------------------------------------
[12/13 18:56:21     42s] [NR-eGR] Total half perimeter of net bounding box: 595um
[12/13 18:56:21     42s] [NR-eGR] Total length: 638um, number of vias: 225
[12/13 18:56:21     42s] [NR-eGR] --------------------------------------------------------------------------
[12/13 18:56:21     42s] (I)      == Layer wire length by net rule ==
[12/13 18:56:21     42s] (I)                    Default 
[12/13 18:56:21     42s] (I)      ----------------------
[12/13 18:56:21     42s] (I)       met1  (1H)       0um 
[12/13 18:56:21     42s] (I)       met2  (2V)     226um 
[12/13 18:56:21     42s] (I)       met3  (3H)     220um 
[12/13 18:56:21     42s] (I)       met4  (4V)     134um 
[12/13 18:56:21     42s] (I)       met5  (5H)      58um 
[12/13 18:56:21     42s] (I)      ----------------------
[12/13 18:56:21     42s] (I)             Total    638um 
[12/13 18:56:21     42s] (I)      == Layer via count by net rule ==
[12/13 18:56:21     42s] (I)                    Default 
[12/13 18:56:21     42s] (I)      ----------------------
[12/13 18:56:21     42s] (I)       met1  (1H)        73 
[12/13 18:56:21     42s] (I)       met2  (2V)       107 
[12/13 18:56:21     42s] (I)       met3  (3H)        29 
[12/13 18:56:21     42s] (I)       met4  (4V)        16 
[12/13 18:56:21     42s] (I)       met5  (5H)         0 
[12/13 18:56:21     42s] (I)      ----------------------
[12/13 18:56:21     42s] (I)             Total      225 
[12/13 18:56:21     42s] (I)      Finished Export ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2.71 MB )
[12/13 18:56:21     42s] eee: RC Grid Memory freed=540
[12/13 18:56:21     42s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.20 sec, Real: 0.11 sec, Curr Mem: 2.71 MB )
[12/13 18:56:21     42s] (I)      ======================================= Runtime Summary ========================================
[12/13 18:56:21     42s] (I)       Step                                               %      Start     Finish      Real       CPU 
[12/13 18:56:21     42s] (I)      ------------------------------------------------------------------------------------------------
[12/13 18:56:21     42s] (I)       Early Global Route kernel                    100.00%  26.82 sec  26.93 sec  0.11 sec  0.20 sec 
[12/13 18:56:21     42s] (I)       +-Import and model                             8.16%  26.82 sec  26.83 sec  0.01 sec  0.02 sec 
[12/13 18:56:21     42s] (I)       | +-Create place DB                            0.61%  26.82 sec  26.82 sec  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)       | | +-Import place data                        0.52%  26.82 sec  26.82 sec  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)       | | | +-Read instances and placement           0.08%  26.82 sec  26.82 sec  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)       | | | +-Read nets                              0.05%  26.82 sec  26.82 sec  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)       | +-Create route DB                            5.38%  26.82 sec  26.83 sec  0.01 sec  0.01 sec 
[12/13 18:56:21     42s] (I)       | | +-Import route data (8T)                   5.14%  26.82 sec  26.83 sec  0.01 sec  0.01 sec 
[12/13 18:56:21     42s] (I)       | | | +-Read blockages ( Layer 2-5 )           3.22%  26.82 sec  26.82 sec  0.00 sec  0.01 sec 
[12/13 18:56:21     42s] (I)       | | | | +-Read routing blockages               0.00%  26.82 sec  26.82 sec  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)       | | | | +-Read instance blockages              0.04%  26.82 sec  26.82 sec  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)       | | | | +-Read PG blockages                    2.44%  26.82 sec  26.82 sec  0.00 sec  0.01 sec 
[12/13 18:56:21     42s] (I)       | | | | | +-Allocate memory for PG via list    0.01%  26.82 sec  26.82 sec  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)       | | | | +-Read clock blockages                 0.02%  26.82 sec  26.82 sec  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)       | | | | +-Read other blockages                 0.02%  26.82 sec  26.82 sec  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)       | | | | +-Read halo blockages                  0.00%  26.82 sec  26.82 sec  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)       | | | | +-Read boundary cut boxes              0.00%  26.82 sec  26.82 sec  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)       | | | +-Read blackboxes                        0.01%  26.82 sec  26.82 sec  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)       | | | +-Read prerouted                         0.10%  26.82 sec  26.83 sec  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)       | | | +-Read nets                              0.05%  26.83 sec  26.83 sec  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)       | | | +-Set up via pillars                     0.00%  26.83 sec  26.83 sec  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)       | | | +-Initialize 3D grid graph               0.02%  26.83 sec  26.83 sec  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)       | | | +-Model blockage capacity                0.17%  26.83 sec  26.83 sec  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)       | | | | +-Initialize 3D capacity               0.07%  26.83 sec  26.83 sec  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)       | +-Read aux data                              0.02%  26.83 sec  26.83 sec  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)       | +-Others data preparation                    0.02%  26.83 sec  26.83 sec  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)       | +-Create route kernel                        1.67%  26.83 sec  26.83 sec  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)       +-Global Routing                              22.74%  26.83 sec  26.85 sec  0.02 sec  0.10 sec 
[12/13 18:56:21     42s] (I)       | +-Initialization                             0.03%  26.83 sec  26.83 sec  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)       | +-Net group 1                               21.71%  26.83 sec  26.85 sec  0.02 sec  0.10 sec 
[12/13 18:56:21     42s] (I)       | | +-Generate topology (8T)                   1.45%  26.83 sec  26.83 sec  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)       | | +-Phase 1a                                 1.64%  26.83 sec  26.83 sec  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)       | | | +-Pattern routing (8T)                   1.41%  26.83 sec  26.83 sec  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)       | | | +-Add via demand to 2D                   0.01%  26.83 sec  26.83 sec  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)       | | +-Phase 1b                                 0.04%  26.83 sec  26.83 sec  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)       | | +-Phase 1c                                 0.01%  26.83 sec  26.83 sec  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)       | | +-Phase 1d                                 0.01%  26.83 sec  26.83 sec  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)       | | +-Phase 1e                                 0.20%  26.83 sec  26.83 sec  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)       | | | +-Route legalization                     0.09%  26.83 sec  26.83 sec  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)       | | | | +-Legalize Reach Aware Violations      0.01%  26.83 sec  26.83 sec  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)       | | +-Phase 1l                                17.49%  26.83 sec  26.85 sec  0.02 sec  0.09 sec 
[12/13 18:56:21     42s] (I)       | | | +-Layer assignment (8T)                 17.34%  26.83 sec  26.85 sec  0.02 sec  0.09 sec 
[12/13 18:56:21     42s] (I)       +-Export cong map                              0.25%  26.85 sec  26.85 sec  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)       | +-Export 2D cong map                         0.04%  26.85 sec  26.85 sec  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)       +-Extract Global 3D Wires                      0.03%  26.85 sec  26.85 sec  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)       +-Track Assignment (8T)                        2.59%  26.85 sec  26.86 sec  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)       | +-Initialization                             0.02%  26.85 sec  26.85 sec  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)       | +-Track Assignment Kernel                    2.22%  26.85 sec  26.86 sec  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)       | +-Free Memory                                0.00%  26.86 sec  26.86 sec  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)       +-Export                                      63.32%  26.86 sec  26.93 sec  0.07 sec  0.07 sec 
[12/13 18:56:21     42s] (I)       | +-Export DB wires                            2.71%  26.86 sec  26.86 sec  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)       | | +-Export all nets (8T)                     1.29%  26.86 sec  26.86 sec  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)       | | +-Set wire vias (8T)                       1.10%  26.86 sec  26.86 sec  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)       | +-Report wirelength                          1.40%  26.86 sec  26.86 sec  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)       | +-Update net boxes                           0.06%  26.86 sec  26.86 sec  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)       | +-Update timing                             53.58%  26.86 sec  26.92 sec  0.06 sec  0.06 sec 
[12/13 18:56:21     42s] (I)       +-Postprocess design                           0.20%  26.93 sec  26.93 sec  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)      ====================== Summary by functions ======================
[12/13 18:56:21     42s] (I)       Lv  Step                                   %      Real       CPU 
[12/13 18:56:21     42s] (I)      ------------------------------------------------------------------
[12/13 18:56:21     42s] (I)        0  Early Global Route kernel        100.00%  0.11 sec  0.20 sec 
[12/13 18:56:21     42s] (I)        1  Export                            63.32%  0.07 sec  0.07 sec 
[12/13 18:56:21     42s] (I)        1  Global Routing                    22.74%  0.02 sec  0.10 sec 
[12/13 18:56:21     42s] (I)        1  Import and model                   8.16%  0.01 sec  0.02 sec 
[12/13 18:56:21     42s] (I)        1  Track Assignment (8T)              2.59%  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)        1  Export cong map                    0.25%  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)        1  Postprocess design                 0.20%  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)        1  Extract Global 3D Wires            0.03%  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)        2  Update timing                     53.58%  0.06 sec  0.06 sec 
[12/13 18:56:21     42s] (I)        2  Net group 1                       21.71%  0.02 sec  0.10 sec 
[12/13 18:56:21     42s] (I)        2  Create route DB                    5.38%  0.01 sec  0.01 sec 
[12/13 18:56:21     42s] (I)        2  Export DB wires                    2.71%  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)        2  Track Assignment Kernel            2.22%  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)        2  Create route kernel                1.67%  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)        2  Report wirelength                  1.40%  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)        2  Create place DB                    0.61%  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)        2  Update net boxes                   0.06%  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)        2  Initialization                     0.05%  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)        2  Export 2D cong map                 0.04%  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)        2  Others data preparation            0.02%  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)        2  Read aux data                      0.02%  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)        2  Free Memory                        0.00%  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)        3  Phase 1l                          17.49%  0.02 sec  0.09 sec 
[12/13 18:56:21     42s] (I)        3  Import route data (8T)             5.14%  0.01 sec  0.01 sec 
[12/13 18:56:21     42s] (I)        3  Phase 1a                           1.64%  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)        3  Generate topology (8T)             1.45%  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)        3  Export all nets (8T)               1.29%  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)        3  Set wire vias (8T)                 1.10%  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)        3  Import place data                  0.52%  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)        3  Phase 1e                           0.20%  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)        3  Phase 1b                           0.04%  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)        3  Phase 1d                           0.01%  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)        3  Phase 1c                           0.01%  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)        4  Layer assignment (8T)             17.34%  0.02 sec  0.09 sec 
[12/13 18:56:21     42s] (I)        4  Read blockages ( Layer 2-5 )       3.22%  0.00 sec  0.01 sec 
[12/13 18:56:21     42s] (I)        4  Pattern routing (8T)               1.41%  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)        4  Model blockage capacity            0.17%  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)        4  Read nets                          0.10%  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)        4  Read prerouted                     0.10%  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)        4  Route legalization                 0.09%  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)        4  Read instances and placement       0.08%  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)        4  Initialize 3D grid graph           0.02%  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)        4  Add via demand to 2D               0.01%  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)        4  Read blackboxes                    0.01%  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)        4  Set up via pillars                 0.00%  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)        5  Read PG blockages                  2.44%  0.00 sec  0.01 sec 
[12/13 18:56:21     42s] (I)        5  Initialize 3D capacity             0.07%  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)        5  Read instance blockages            0.04%  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)        5  Read other blockages               0.02%  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)        5  Read clock blockages               0.02%  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)        5  Legalize Reach Aware Violations    0.01%  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)        5  Read halo blockages                0.00%  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)        5  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)        5  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] (I)        6  Allocate memory for PG via list    0.01%  0.00 sec  0.00 sec 
[12/13 18:56:21     42s] Running post-eGR process
[12/13 18:56:21     42s] Extraction called for design 'adc' of instances=22 and nets=45 using extraction engine 'preRoute' .
[12/13 18:56:21     42s] PreRoute RC Extraction called for design adc.
[12/13 18:56:21     42s] RC Extraction called in multi-corner(1) mode.
[12/13 18:56:21     42s] RCMode: PreRoute
[12/13 18:56:21     42s]       RC Corner Indexes            0   
[12/13 18:56:21     42s] Capacitance Scaling Factor   : 1.00000 
[12/13 18:56:21     42s] Resistance Scaling Factor    : 1.00000 
[12/13 18:56:21     42s] Clock Cap. Scaling Factor    : 1.00000 
[12/13 18:56:21     42s] Clock Res. Scaling Factor    : 1.00000 
[12/13 18:56:21     42s] Shrink Factor                : 1.00000
[12/13 18:56:21     42s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/13 18:56:21     42s] Using Quantus QRC technology file ...
[12/13 18:56:21     42s] eee: Trim Metal Layers: { }
[12/13 18:56:21     42s] eee: RC Grid Memory allocated=540
[12/13 18:56:21     42s] eee: LayerId=1 widthSet size=1
[12/13 18:56:21     42s] eee: LayerId=2 widthSet size=1
[12/13 18:56:21     42s] eee: LayerId=3 widthSet size=1
[12/13 18:56:21     42s] eee: LayerId=4 widthSet size=1
[12/13 18:56:21     42s] eee: LayerId=5 widthSet size=1
[12/13 18:56:21     42s] eee: Total RC Grid memory=540
[12/13 18:56:21     42s] Updating RC grid for preRoute extraction ...
[12/13 18:56:21     42s] eee: Metal Layers Info:
[12/13 18:56:21     42s] eee: L: met1 met2 met3 met4 met5
[12/13 18:56:21     42s] eee: W: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/13 18:56:21     42s] eee: S: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/13 18:56:21     42s] eee: pegSigSF=1.070000
[12/13 18:56:21     42s] Initializing multi-corner resistance tables ...
[12/13 18:56:21     42s] eee: l=1 avDens=0.044681 usedTrk=8.042512 availTrk=180.000000 sigTrk=8.042512
[12/13 18:56:21     42s] eee: l=2 avDens=0.020183 usedTrk=5.449276 availTrk=270.000000 sigTrk=5.449276
[12/13 18:56:21     42s] eee: l=3 avDens=0.026108 usedTrk=5.315821 availTrk=203.606557 sigTrk=5.315821
[12/13 18:56:21     42s] eee: l=4 avDens=0.029503 usedTrk=7.944203 availTrk=269.268293 sigTrk=7.944203
[12/13 18:56:21     42s] eee: l=5 avDens=0.120066 usedTrk=5.432488 availTrk=45.245902 sigTrk=5.432488
[12/13 18:56:21     42s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/13 18:56:21     42s] eee: LAM-FP: thresh=1 ; dimX=103.000000 ; dimY=99.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[12/13 18:56:21     42s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.367685 uaWl=1.000000 uaWlH=0.301100 aWlH=0.000000 lMod=0 pMax=0.881200 pMod=79 pModAss=50 wcR=0.332500 newSi=0.001600 wHLS=1.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[12/13 18:56:21     42s] eee: NetCapCache creation started. (Current Mem: 2891.094M) 
[12/13 18:56:21     42s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 2891.094M) 
[12/13 18:56:21     42s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2891.094M)
[12/13 18:56:21     42s] Cell adc LLGs are deleted
[12/13 18:56:21     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:21     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:21     42s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2891.1M, EPOCH TIME: 1734112581.487593
[12/13 18:56:21     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:21     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:21     42s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:2891.1M, EPOCH TIME: 1734112581.487679
[12/13 18:56:21     42s] Max number of tech site patterns supported in site array is 256.
[12/13 18:56:21     42s] Core basic site is CoreSite
[12/13 18:56:21     42s] After signature check, allow fast init is true, keep pre-filter is true.
[12/13 18:56:21     42s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/13 18:56:21     42s] Fast DP-INIT is on for default
[12/13 18:56:21     42s] Atter site array init, number of instance map data is 0.
[12/13 18:56:21     42s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.005, REAL:0.004, MEM:2891.1M, EPOCH TIME: 1734112581.491758
[12/13 18:56:21     42s] 
[12/13 18:56:21     42s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:56:21     42s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.008, MEM:2891.1M, EPOCH TIME: 1734112581.495132
[12/13 18:56:21     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:21     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:21     42s] Starting delay calculation for Setup views
[12/13 18:56:21     42s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/13 18:56:21     42s] #################################################################################
[12/13 18:56:21     42s] # Design Stage: PreRoute
[12/13 18:56:21     42s] # Design Name: adc
[12/13 18:56:21     42s] # Design Mode: 130nm
[12/13 18:56:21     42s] # Analysis Mode: MMMC Non-OCV 
[12/13 18:56:21     42s] # Parasitics Mode: No SPEF/RCDB 
[12/13 18:56:21     42s] # Signoff Settings: SI Off 
[12/13 18:56:21     42s] #################################################################################
[12/13 18:56:21     43s] Topological Sorting (REAL = 0:00:00.0, MEM = 2913.2M, InitMEM = 2913.2M)
[12/13 18:56:21     43s] Calculate delays in BcWc mode...
[12/13 18:56:21     43s] Start delay calculation (fullDC) (8 T). (MEM=2915.7)
[12/13 18:56:21     43s] End AAE Lib Interpolated Model. (MEM=2927.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 18:56:21     43s] Total number of fetched objects 43
[12/13 18:56:21     43s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 18:56:21     43s] End delay calculation. (MEM=3346.77 CPU=0:00:00.0 REAL=0:00:00.0)
[12/13 18:56:21     43s] End delay calculation (fullDC). (MEM=3346.77 CPU=0:00:00.1 REAL=0:00:00.0)
[12/13 18:56:21     43s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3346.8M) ***
[12/13 18:56:21     43s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:43.2 mem=3346.8M)
[12/13 18:56:21     43s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.429  |
|           TNS (ns):| -13.706 |
|    Violating Paths:|    4    |
|          All Paths:|   12    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      4 (4)       |   -0.445   |      4 (4)       |
|   max_tran     |      4 (4)       |   -4.307   |      4 (4)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.587%
------------------------------------------------------------------

[12/13 18:56:21     43s] **optDesign ... cpu = 0:00:01, real = 0:00:10, mem = 2311.8M, totSessionCpu=0:00:43 **
[12/13 18:56:21     43s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.0/0:00:10.0 (0.1), totSession cpu/real = 0:00:43.2/0:03:45.9 (0.2), mem = 2935.8M
[12/13 18:56:21     43s] 
[12/13 18:56:21     43s] =============================================================================================
[12/13 18:56:21     43s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             22.33-s094_1
[12/13 18:56:21     43s] =============================================================================================
[12/13 18:56:21     43s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/13 18:56:21     43s] ---------------------------------------------------------------------------------------------
[12/13 18:56:21     43s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:21     43s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.1 % )     0:00:00.2 /  0:00:00.3    1.2
[12/13 18:56:21     43s] [ DrvReport              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:21     43s] [ CellServerInit         ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:21     43s] [ LibAnalyzerInit        ]      2   0:00:00.3  (   3.3 % )     0:00:00.3 /  0:00:00.4    1.0
[12/13 18:56:21     43s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:21     43s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:21     43s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:21     43s] [ EarlyGlobalRoute       ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.2    1.7
[12/13 18:56:21     43s] [ ExtractRC              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:21     43s] [ FullDelayCalc          ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.4
[12/13 18:56:21     43s] [ TimingUpdate           ]      1   0:00:00.1  (   1.0 % )     0:00:00.2 /  0:00:00.3    1.3
[12/13 18:56:21     43s] [ TimingReport           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:21     43s] [ MISC                   ]          0:00:09.3  (  92.9 % )     0:00:09.3 /  0:00:00.2    0.0
[12/13 18:56:21     43s] ---------------------------------------------------------------------------------------------
[12/13 18:56:21     43s]  InitOpt #1 TOTAL                   0:00:10.0  ( 100.0 % )     0:00:10.0 /  0:00:01.0    0.1
[12/13 18:56:21     43s] ---------------------------------------------------------------------------------------------
[12/13 18:56:21     43s] 
[12/13 18:56:21     43s] ** INFO : this run is activating medium effort placeOptDesign flow
[12/13 18:56:21     43s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[12/13 18:56:21     43s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:00:43.2 mem=2935.8M
[12/13 18:56:21     43s] OPERPROF: Starting DPlace-Init at level 1, MEM:2935.8M, EPOCH TIME: 1734112581.727430
[12/13 18:56:21     43s] Processing tracks to init pin-track alignment.
[12/13 18:56:21     43s] z: 2, totalTracks: 1
[12/13 18:56:21     43s] z: 4, totalTracks: 1
[12/13 18:56:21     43s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 18:56:21     43s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2935.8M, EPOCH TIME: 1734112581.728111
[12/13 18:56:21     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:21     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:21     43s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[12/13 18:56:21     43s] 
[12/13 18:56:21     43s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:56:21     43s] OPERPROF:     Starting CMU at level 3, MEM:2935.8M, EPOCH TIME: 1734112581.729368
[12/13 18:56:21     43s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2935.8M, EPOCH TIME: 1734112581.729449
[12/13 18:56:21     43s] 
[12/13 18:56:21     43s] Bad Lib Cell Checking (CMU) is done! (0)
[12/13 18:56:21     43s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.002, REAL:0.001, MEM:2935.8M, EPOCH TIME: 1734112581.729514
[12/13 18:56:21     43s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2935.8M, EPOCH TIME: 1734112581.729546
[12/13 18:56:21     43s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2935.8M, EPOCH TIME: 1734112581.729761
[12/13 18:56:21     43s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2935.8MB).
[12/13 18:56:21     43s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.003, REAL:0.002, MEM:2935.8M, EPOCH TIME: 1734112581.729862
[12/13 18:56:21     43s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:00:43.3 mem=2935.8M
[12/13 18:56:21     43s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2935.8M, EPOCH TIME: 1734112581.730166
[12/13 18:56:21     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:21     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:21     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:21     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:21     43s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2935.8M, EPOCH TIME: 1734112581.730682
[12/13 18:56:21     43s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[12/13 18:56:21     43s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:00:43.3 mem=2935.8M
[12/13 18:56:21     43s] OPERPROF: Starting DPlace-Init at level 1, MEM:2935.8M, EPOCH TIME: 1734112581.731050
[12/13 18:56:21     43s] Processing tracks to init pin-track alignment.
[12/13 18:56:21     43s] z: 2, totalTracks: 1
[12/13 18:56:21     43s] z: 4, totalTracks: 1
[12/13 18:56:21     43s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 18:56:21     43s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2935.8M, EPOCH TIME: 1734112581.731613
[12/13 18:56:21     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:21     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:21     43s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[12/13 18:56:21     43s] 
[12/13 18:56:21     43s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:56:21     43s] OPERPROF:     Starting CMU at level 3, MEM:2935.8M, EPOCH TIME: 1734112581.732878
[12/13 18:56:21     43s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2935.8M, EPOCH TIME: 1734112581.732942
[12/13 18:56:21     43s] 
[12/13 18:56:21     43s] Bad Lib Cell Checking (CMU) is done! (0)
[12/13 18:56:21     43s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.002, REAL:0.001, MEM:2935.8M, EPOCH TIME: 1734112581.733020
[12/13 18:56:21     43s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2935.8M, EPOCH TIME: 1734112581.733069
[12/13 18:56:21     43s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2935.8M, EPOCH TIME: 1734112581.733246
[12/13 18:56:21     43s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2935.8MB).
[12/13 18:56:21     43s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.003, REAL:0.002, MEM:2935.8M, EPOCH TIME: 1734112581.733380
[12/13 18:56:21     43s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:00:43.3 mem=2935.8M
[12/13 18:56:21     43s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2935.8M, EPOCH TIME: 1734112581.733554
[12/13 18:56:21     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:21     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:21     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:21     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:21     43s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.000, REAL:0.000, MEM:2935.8M, EPOCH TIME: 1734112581.734010
[12/13 18:56:21     43s] *** Starting optimizing excluded clock nets MEM= 2935.8M) ***
[12/13 18:56:21     43s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2935.8M) ***
[12/13 18:56:21     43s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 8 -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[12/13 18:56:21     43s] Begin: GigaOpt Route Type Constraints Refinement
[12/13 18:56:21     43s] *** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:43.3/0:03:45.9 (0.2), mem = 2935.8M
[12/13 18:56:21     43s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2428672.1
[12/13 18:56:21     43s] ### Creating RouteCongInterface, started
[12/13 18:56:21     43s] 
[12/13 18:56:21     43s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[12/13 18:56:21     43s] 
[12/13 18:56:21     43s] #optDebug: {0, 1.000}
[12/13 18:56:21     43s] ### Creating RouteCongInterface, finished
[12/13 18:56:21     43s] Updated routing constraints on 0 nets.
[12/13 18:56:21     43s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2428672.1
[12/13 18:56:21     43s] Bottom Preferred Layer:
[12/13 18:56:21     43s]     None
[12/13 18:56:21     43s] Via Pillar Rule:
[12/13 18:56:21     43s]     None
[12/13 18:56:21     43s] *** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.3), totSession cpu/real = 0:00:43.3/0:03:45.9 (0.2), mem = 2935.8M
[12/13 18:56:21     43s] 
[12/13 18:56:21     43s] =============================================================================================
[12/13 18:56:21     43s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #1                 22.33-s094_1
[12/13 18:56:21     43s] =============================================================================================
[12/13 18:56:21     43s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/13 18:56:21     43s] ---------------------------------------------------------------------------------------------
[12/13 18:56:21     43s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  29.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:21     43s] [ MISC                   ]          0:00:00.0  (  70.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:21     43s] ---------------------------------------------------------------------------------------------
[12/13 18:56:21     43s]  CongRefineRouteType #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:21     43s] ---------------------------------------------------------------------------------------------
[12/13 18:56:21     43s] 
[12/13 18:56:21     43s] End: GigaOpt Route Type Constraints Refinement
[12/13 18:56:21     43s] The useful skew maximum allowed delay set by user is: 1
[12/13 18:56:21     43s] Deleting Lib Analyzer.
[12/13 18:56:21     43s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:43.4/0:03:46.0 (0.2), mem = 2903.8M
[12/13 18:56:21     43s] Info: 1 clock net  excluded from IPO operation.
[12/13 18:56:21     43s] ### Creating LA Mngr. totSessionCpu=0:00:43.4 mem=2903.8M
[12/13 18:56:21     43s] ### Creating LA Mngr, finished. totSessionCpu=0:00:43.4 mem=2903.8M
[12/13 18:56:21     43s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/13 18:56:21     43s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2428672.2
[12/13 18:56:21     43s] 
[12/13 18:56:21     43s] Creating Lib Analyzer ...
[12/13 18:56:21     43s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[12/13 18:56:21     43s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[12/13 18:56:21     43s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[12/13 18:56:21     43s] 
[12/13 18:56:21     43s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/13 18:56:22     43s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:43.6 mem=2935.8M
[12/13 18:56:22     43s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:43.6 mem=2935.8M
[12/13 18:56:22     43s] Creating Lib Analyzer, finished. 
[12/13 18:56:22     43s] 
[12/13 18:56:22     43s] Active Setup views: VIEW_SETUP 
[12/13 18:56:22     43s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2935.8M, EPOCH TIME: 1734112582.051418
[12/13 18:56:22     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:22     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:22     43s] 
[12/13 18:56:22     43s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:56:22     43s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.001, REAL:0.001, MEM:2935.8M, EPOCH TIME: 1734112582.052716
[12/13 18:56:22     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:22     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:22     43s] [oiPhyDebug] optDemand 449334150.00, spDemand 460755950.00.
[12/13 18:56:22     43s] [LDM::Info] TotalInstCnt at InitDesignMc1: 22
[12/13 18:56:22     43s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[12/13 18:56:22     43s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:00:43.6 mem=2935.8M
[12/13 18:56:22     43s] OPERPROF: Starting DPlace-Init at level 1, MEM:2935.8M, EPOCH TIME: 1734112582.053251
[12/13 18:56:22     43s] Processing tracks to init pin-track alignment.
[12/13 18:56:22     43s] z: 2, totalTracks: 1
[12/13 18:56:22     43s] z: 4, totalTracks: 1
[12/13 18:56:22     43s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 18:56:22     43s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2935.8M, EPOCH TIME: 1734112582.053792
[12/13 18:56:22     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:22     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:22     43s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[12/13 18:56:22     43s] 
[12/13 18:56:22     43s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:56:22     43s] OPERPROF:     Starting CMU at level 3, MEM:2935.8M, EPOCH TIME: 1734112582.054967
[12/13 18:56:22     43s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2935.8M, EPOCH TIME: 1734112582.055029
[12/13 18:56:22     43s] 
[12/13 18:56:22     43s] Bad Lib Cell Checking (CMU) is done! (0)
[12/13 18:56:22     43s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.001, REAL:0.001, MEM:2935.8M, EPOCH TIME: 1734112582.055092
[12/13 18:56:22     43s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2935.8M, EPOCH TIME: 1734112582.055126
[12/13 18:56:22     43s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2935.8M, EPOCH TIME: 1734112582.055496
[12/13 18:56:22     43s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2935.8MB).
[12/13 18:56:22     43s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.002, REAL:0.002, MEM:2935.8M, EPOCH TIME: 1734112582.055599
[12/13 18:56:22     43s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/13 18:56:22     43s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 22
[12/13 18:56:22     43s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:00:43.6 mem=2935.8M
[12/13 18:56:22     43s] 
[12/13 18:56:22     43s] Footprint cell information for calculating maxBufDist
[12/13 18:56:22     43s] *info: There are 7 candidate Buffer cells
[12/13 18:56:22     43s] *info: There are 9 candidate Inverter cells
[12/13 18:56:22     43s] 
[12/13 18:56:22     43s] #optDebug: Start CG creation (mem=2935.8M)
[12/13 18:56:22     43s]  ...initializing CG ToF 929.2000um
[12/13 18:56:22     43s] (cpu=0:00:00.0, mem=2982.6M)
[12/13 18:56:22     43s]  ...processing cgPrt (cpu=0:00:00.0, mem=2982.6M)
[12/13 18:56:22     43s]  ...processing cgEgp (cpu=0:00:00.0, mem=2982.6M)
[12/13 18:56:22     43s]  ...processing cgPbk (cpu=0:00:00.0, mem=2982.6M)
[12/13 18:56:22     43s]  ...processing cgNrb(cpu=0:00:00.0, mem=2982.6M)
[12/13 18:56:22     43s]  ...processing cgObs (cpu=0:00:00.0, mem=2982.6M)
[12/13 18:56:22     43s]  ...processing cgCon (cpu=0:00:00.0, mem=2982.6M)
[12/13 18:56:22     43s]  ...processing cgPdm (cpu=0:00:00.0, mem=2982.6M)
[12/13 18:56:22     43s] #optDebug: Finish CG creation (cpu=0:00:00.0, mem=2982.6M)
[12/13 18:56:22     43s] ### Creating RouteCongInterface, started
[12/13 18:56:22     43s] 
[12/13 18:56:22     43s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[12/13 18:56:22     43s] 
[12/13 18:56:22     43s] #optDebug: {0, 1.000}
[12/13 18:56:22     43s] ### Creating RouteCongInterface, finished
[12/13 18:56:22     43s] {MG  {4 0 28.1 0.481536} }
[12/13 18:56:22     43s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3343.3M, EPOCH TIME: 1734112582.188638
[12/13 18:56:22     43s] Found 0 hard placement blockage before merging.
[12/13 18:56:22     43s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3343.3M, EPOCH TIME: 1734112582.188763
[12/13 18:56:22     43s] 
[12/13 18:56:22     43s] Netlist preparation processing... 
[12/13 18:56:22     43s] Removed 0 instance
[12/13 18:56:22     43s] *info: Marking 0 isolation instances dont touch
[12/13 18:56:22     43s] *info: Marking 0 level shifter instances dont touch
[12/13 18:56:22     43s] Deleting 0 temporary hard placement blockage(s).
[12/13 18:56:22     43s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 22
[12/13 18:56:22     43s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3524.2M, EPOCH TIME: 1734112582.206432
[12/13 18:56:22     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[12/13 18:56:22     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:22     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:22     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:22     43s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2944.2M, EPOCH TIME: 1734112582.207842
[12/13 18:56:22     43s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2428672.2
[12/13 18:56:22     43s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:43.7/0:03:46.4 (0.2), mem = 2944.2M
[12/13 18:56:22     43s] 
[12/13 18:56:22     43s] =============================================================================================
[12/13 18:56:22     43s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     22.33-s094_1
[12/13 18:56:22     43s] =============================================================================================
[12/13 18:56:22     43s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/13 18:56:22     43s] ---------------------------------------------------------------------------------------------
[12/13 18:56:22     43s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  50.6 % )     0:00:00.2 /  0:00:00.2    1.0
[12/13 18:56:22     43s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:22     43s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:22     43s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:22     43s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:22     43s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (  32.7 % )     0:00:00.1 /  0:00:00.1    1.0
[12/13 18:56:22     43s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:22     43s] [ IncrDelayCalc          ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:22     43s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:22     43s] [ TimingUpdate           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:22     43s] [ MISC                   ]          0:00:00.0  (  12.8 % )     0:00:00.0 /  0:00:00.0    0.9
[12/13 18:56:22     43s] ---------------------------------------------------------------------------------------------
[12/13 18:56:22     43s]  SimplifyNetlist #1 TOTAL           0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[12/13 18:56:22     43s] ---------------------------------------------------------------------------------------------
[12/13 18:56:22     43s] 
[12/13 18:56:22     43s] Running new flow changes for HFN
[12/13 18:56:22     43s] Begin: GigaOpt high fanout net optimization
[12/13 18:56:22     43s] GigaOpt HFN: use maxLocalDensity 1.2
[12/13 18:56:22     43s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 8 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/13 18:56:22     43s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:43.7/0:03:46.4 (0.2), mem = 2944.2M
[12/13 18:56:22     43s] Info: 1 clock net  excluded from IPO operation.
[12/13 18:56:22     43s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2428672.3
[12/13 18:56:22     43s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/13 18:56:22     43s] 
[12/13 18:56:22     43s] Active Setup views: VIEW_SETUP 
[12/13 18:56:22     43s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2944.2M, EPOCH TIME: 1734112582.218836
[12/13 18:56:22     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:22     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:22     43s] 
[12/13 18:56:22     43s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:56:22     43s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.001, REAL:0.001, MEM:2944.2M, EPOCH TIME: 1734112582.219928
[12/13 18:56:22     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:22     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:22     43s] [oiPhyDebug] optDemand 449334150.00, spDemand 460755950.00.
[12/13 18:56:22     43s] [LDM::Info] TotalInstCnt at InitDesignMc1: 22
[12/13 18:56:22     43s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[12/13 18:56:22     43s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:00:43.7 mem=2944.2M
[12/13 18:56:22     43s] OPERPROF: Starting DPlace-Init at level 1, MEM:2944.2M, EPOCH TIME: 1734112582.220291
[12/13 18:56:22     43s] Processing tracks to init pin-track alignment.
[12/13 18:56:22     43s] z: 2, totalTracks: 1
[12/13 18:56:22     43s] z: 4, totalTracks: 1
[12/13 18:56:22     43s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 18:56:22     43s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2944.2M, EPOCH TIME: 1734112582.220634
[12/13 18:56:22     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:22     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:22     43s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[12/13 18:56:22     43s] 
[12/13 18:56:22     43s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:56:22     43s] OPERPROF:     Starting CMU at level 3, MEM:2944.2M, EPOCH TIME: 1734112582.221518
[12/13 18:56:22     43s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2944.2M, EPOCH TIME: 1734112582.221585
[12/13 18:56:22     43s] 
[12/13 18:56:22     43s] Bad Lib Cell Checking (CMU) is done! (0)
[12/13 18:56:22     43s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.001, REAL:0.001, MEM:2944.2M, EPOCH TIME: 1734112582.221654
[12/13 18:56:22     43s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2944.2M, EPOCH TIME: 1734112582.221688
[12/13 18:56:22     43s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2944.2M, EPOCH TIME: 1734112582.221854
[12/13 18:56:22     43s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2944.2MB).
[12/13 18:56:22     43s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.002, REAL:0.002, MEM:2944.2M, EPOCH TIME: 1734112582.221943
[12/13 18:56:22     43s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/13 18:56:22     43s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 22
[12/13 18:56:22     43s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:00:43.7 mem=2944.2M
[12/13 18:56:22     43s] ### Creating RouteCongInterface, started
[12/13 18:56:22     43s] 
[12/13 18:56:22     43s] #optDebug:  {2, 0.505, 0.8458} {3, 0.505, 0.8458} {4, 0.043, 0.3554} {5, 0.043, 0.3554} 
[12/13 18:56:22     43s] 
[12/13 18:56:22     43s] #optDebug: {0, 1.000}
[12/13 18:56:22     43s] ### Creating RouteCongInterface, finished
[12/13 18:56:22     43s] {MG  {4 0 28.1 0.481536} }
[12/13 18:56:22     43s] AoF 929.2000um
[12/13 18:56:22     43s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/13 18:56:22     43s] Total-nets :: 39, Stn-nets :: 0, ratio :: 0 %, Total-len 637.69, Stn-len 0
[12/13 18:56:22     43s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 22
[12/13 18:56:22     43s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3205.9M, EPOCH TIME: 1734112582.262607
[12/13 18:56:22     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:22     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:22     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:22     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:22     43s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2944.9M, EPOCH TIME: 1734112582.263427
[12/13 18:56:22     43s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2428672.3
[12/13 18:56:22     43s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.1), totSession cpu/real = 0:00:43.8/0:03:46.4 (0.2), mem = 2944.9M
[12/13 18:56:22     43s] 
[12/13 18:56:22     43s] =============================================================================================
[12/13 18:56:22     43s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              22.33-s094_1
[12/13 18:56:22     43s] =============================================================================================
[12/13 18:56:22     43s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/13 18:56:22     43s] ---------------------------------------------------------------------------------------------
[12/13 18:56:22     43s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:22     43s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   9.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:22     43s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:22     43s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:22     43s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:22     43s] [ DetailPlaceInit        ]      1   0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:22     43s] [ MISC                   ]          0:00:00.0  (  84.2 % )     0:00:00.0 /  0:00:00.0    1.1
[12/13 18:56:22     43s] ---------------------------------------------------------------------------------------------
[12/13 18:56:22     43s]  DrvOpt #1 TOTAL                    0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.1
[12/13 18:56:22     43s] ---------------------------------------------------------------------------------------------
[12/13 18:56:22     43s] 
[12/13 18:56:22     43s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/13 18:56:22     43s] End: GigaOpt high fanout net optimization
[12/13 18:56:22     43s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/13 18:56:22     43s] Deleting Lib Analyzer.
[12/13 18:56:22     43s] Begin: GigaOpt DRV Optimization
[12/13 18:56:22     43s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 8 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/13 18:56:22     43s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:43.8/0:03:46.4 (0.2), mem = 2944.9M
[12/13 18:56:22     43s] Info: 1 clock net  excluded from IPO operation.
[12/13 18:56:22     43s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2428672.4
[12/13 18:56:22     43s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/13 18:56:22     43s] 
[12/13 18:56:22     43s] Creating Lib Analyzer ...
[12/13 18:56:22     43s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[12/13 18:56:22     43s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[12/13 18:56:22     43s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[12/13 18:56:22     43s] 
[12/13 18:56:22     43s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/13 18:56:22     43s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:44.0 mem=2944.9M
[12/13 18:56:22     43s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:44.0 mem=2944.9M
[12/13 18:56:22     43s] Creating Lib Analyzer, finished. 
[12/13 18:56:22     43s] 
[12/13 18:56:22     43s] Active Setup views: VIEW_SETUP 
[12/13 18:56:22     43s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2944.9M, EPOCH TIME: 1734112582.453561
[12/13 18:56:22     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:22     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:22     43s] 
[12/13 18:56:22     43s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:56:22     43s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.001, REAL:0.001, MEM:2944.9M, EPOCH TIME: 1734112582.454779
[12/13 18:56:22     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:22     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:22     43s] [oiPhyDebug] optDemand 449334150.00, spDemand 460755950.00.
[12/13 18:56:22     43s] [LDM::Info] TotalInstCnt at InitDesignMc1: 22
[12/13 18:56:22     43s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[12/13 18:56:22     43s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:00:44.0 mem=2944.9M
[12/13 18:56:22     43s] OPERPROF: Starting DPlace-Init at level 1, MEM:2944.9M, EPOCH TIME: 1734112582.455242
[12/13 18:56:22     43s] Processing tracks to init pin-track alignment.
[12/13 18:56:22     43s] z: 2, totalTracks: 1
[12/13 18:56:22     43s] z: 4, totalTracks: 1
[12/13 18:56:22     43s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 18:56:22     43s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2944.9M, EPOCH TIME: 1734112582.455659
[12/13 18:56:22     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:22     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:22     43s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[12/13 18:56:22     43s] 
[12/13 18:56:22     43s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:56:22     43s] OPERPROF:     Starting CMU at level 3, MEM:2944.9M, EPOCH TIME: 1734112582.456663
[12/13 18:56:22     43s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2944.9M, EPOCH TIME: 1734112582.456729
[12/13 18:56:22     43s] 
[12/13 18:56:22     43s] Bad Lib Cell Checking (CMU) is done! (0)
[12/13 18:56:22     43s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.001, REAL:0.001, MEM:2944.9M, EPOCH TIME: 1734112582.456791
[12/13 18:56:22     43s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2944.9M, EPOCH TIME: 1734112582.456823
[12/13 18:56:22     43s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2944.9M, EPOCH TIME: 1734112582.456996
[12/13 18:56:22     43s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2944.9MB).
[12/13 18:56:22     43s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.002, REAL:0.002, MEM:2944.9M, EPOCH TIME: 1734112582.457110
[12/13 18:56:22     43s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/13 18:56:22     43s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 22
[12/13 18:56:22     43s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:00:44.0 mem=2944.9M
[12/13 18:56:22     43s] ### Creating RouteCongInterface, started
[12/13 18:56:22     43s] 
[12/13 18:56:22     43s] #optDebug:  {2, 0.505, 0.8458} {3, 0.505, 0.8458} {4, 0.043, 0.3554} {5, 0.043, 0.3554} 
[12/13 18:56:22     43s] 
[12/13 18:56:22     43s] #optDebug: {0, 1.000}
[12/13 18:56:22     43s] ### Creating RouteCongInterface, finished
[12/13 18:56:22     43s] {MG  {4 0 28.1 0.481536} }
[12/13 18:56:22     44s] AoF 929.2000um
[12/13 18:56:22     44s] [GPS-DRV] Optimizer inputs ============================= 
[12/13 18:56:22     44s] [GPS-DRV] drvFixingStage: Large Scale
[12/13 18:56:22     44s] [GPS-DRV] costLowerBound: 0.1
[12/13 18:56:22     44s] [GPS-DRV] setupTNSCost  : 0
[12/13 18:56:22     44s] [GPS-DRV] maxIter       : 2
[12/13 18:56:22     44s] [GPS-DRV] numExtraItersOnHighCongestion: 2
[12/13 18:56:22     44s] [GPS-DRV] Optimizer parameters ============================= 
[12/13 18:56:22     44s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[12/13 18:56:22     44s] [GPS-DRV] maxDensity (design): 0.95
[12/13 18:56:22     44s] [GPS-DRV] maxLocalDensity: 1.2
[12/13 18:56:22     44s] [GPS-DRV] MaxBufDistForPlaceBlk: 441um
[12/13 18:56:22     44s] [GPS-DRV] Dflt RT Characteristic Length 408.746um AoF 929.2um x 1
[12/13 18:56:22     44s] [GPS-DRV] All active and enabled setup views
[12/13 18:56:22     44s] [GPS-DRV]     VIEW_SETUP
[12/13 18:56:22     44s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/13 18:56:22     44s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/13 18:56:22     44s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[12/13 18:56:22     44s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[12/13 18:56:22     44s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[12/13 18:56:22     44s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3334.6M, EPOCH TIME: 1734112582.495130
[12/13 18:56:22     44s] Found 0 hard placement blockage before merging.
[12/13 18:56:22     44s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3334.6M, EPOCH TIME: 1734112582.495220
[12/13 18:56:22     44s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0)
[12/13 18:56:22     44s] [GPS-DRV] ROI - unit(Area: 5.7132e+06; LeakageP: 2.43109e-10; DynamicP: 5.7132e+06)DBU
[12/13 18:56:22     44s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/13 18:56:22     44s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/13 18:56:22     44s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/13 18:56:22     44s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/13 18:56:22     44s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/13 18:56:22     44s] Info: violation cost 95.857552 (cap = 39.960884, tran = 55.896667, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/13 18:56:22     44s] |     4|     4|    -4.43|     4|     4|    -0.46|     0|     0|     0|     0|    -3.43|   -13.71|       0|       0|       0| 51.59%|          |         |
[12/13 18:56:22     44s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/13 18:56:22     44s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.03|     0.00|       4|       0|       0| 68.64%| 0:00:00.0|  3487.6M|
[12/13 18:56:22     44s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/13 18:56:22     44s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.03|     0.00|       0|       0|       0| 68.64%| 0:00:00.0|  3487.6M|
[12/13 18:56:22     44s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/13 18:56:22     44s] Bottom Preferred Layer:
[12/13 18:56:22     44s]     None
[12/13 18:56:22     44s] Via Pillar Rule:
[12/13 18:56:22     44s]     None
[12/13 18:56:22     44s] 
[12/13 18:56:22     44s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3487.6M) ***
[12/13 18:56:22     44s] 
[12/13 18:56:22     44s] Deleting 0 temporary hard placement blockage(s).
[12/13 18:56:22     44s] Total-nets :: 43, Stn-nets :: 0, ratio :: 0 %, Total-len 639.792, Stn-len 0
[12/13 18:56:22     44s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 26
[12/13 18:56:22     44s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3359.6M, EPOCH TIME: 1734112582.525163
[12/13 18:56:22     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:28).
[12/13 18:56:22     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:22     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:22     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:22     44s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2979.6M, EPOCH TIME: 1734112582.526611
[12/13 18:56:22     44s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2428672.4
[12/13 18:56:22     44s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.2 (1.1), totSession cpu/real = 0:00:44.1/0:03:46.7 (0.2), mem = 2979.6M
[12/13 18:56:22     44s] 
[12/13 18:56:22     44s] =============================================================================================
[12/13 18:56:22     44s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              22.33-s094_1
[12/13 18:56:22     44s] =============================================================================================
[12/13 18:56:22     44s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/13 18:56:22     44s] ---------------------------------------------------------------------------------------------
[12/13 18:56:22     44s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:22     44s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  66.4 % )     0:00:00.2 /  0:00:00.2    1.0
[12/13 18:56:22     44s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:22     44s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:22     44s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:22     44s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:22     44s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:22     44s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.6
[12/13 18:56:22     44s] [ OptSingleIteration     ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.5
[12/13 18:56:22     44s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:22     44s] [ OptEval                ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:22     44s] [ OptCommit              ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:22     44s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:22     44s] [ IncrDelayCalc          ]      2   0:00:00.0  (   3.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:22     44s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:22     44s] [ DrvComputeSummary      ]      3   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:22     44s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:22     44s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:22     44s] [ MISC                   ]          0:00:00.0  (  19.3 % )     0:00:00.0 /  0:00:00.1    1.3
[12/13 18:56:22     44s] ---------------------------------------------------------------------------------------------
[12/13 18:56:22     44s]  DrvOpt #2 TOTAL                    0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.3    1.1
[12/13 18:56:22     44s] ---------------------------------------------------------------------------------------------
[12/13 18:56:22     44s] 
[12/13 18:56:22     44s] End: GigaOpt DRV Optimization
[12/13 18:56:22     44s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/13 18:56:22     44s] **optDesign ... cpu = 0:00:02, real = 0:00:11, mem = 2334.9M, totSessionCpu=0:00:44 **
[12/13 18:56:22     44s] 
[12/13 18:56:22     44s] Active setup views:
[12/13 18:56:22     44s]  VIEW_SETUP
[12/13 18:56:22     44s]   Dominating endpoints: 0
[12/13 18:56:22     44s]   Dominating TNS: -0.000
[12/13 18:56:22     44s] 
[12/13 18:56:22     44s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/13 18:56:22     44s] Deleting Lib Analyzer.
[12/13 18:56:22     44s] Begin: GigaOpt Global Optimization
[12/13 18:56:22     44s] *info: use new DP (enabled)
[12/13 18:56:22     44s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 8 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/13 18:56:22     44s] Info: 1 clock net  excluded from IPO operation.
[12/13 18:56:22     44s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:44.1/0:03:46.7 (0.2), mem = 3241.3M
[12/13 18:56:22     44s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2428672.5
[12/13 18:56:22     44s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/13 18:56:22     44s] 
[12/13 18:56:22     44s] Creating Lib Analyzer ...
[12/13 18:56:22     44s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[12/13 18:56:22     44s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[12/13 18:56:22     44s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[12/13 18:56:22     44s] 
[12/13 18:56:22     44s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/13 18:56:22     44s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:44.2 mem=3241.3M
[12/13 18:56:22     44s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:44.2 mem=3241.3M
[12/13 18:56:22     44s] Creating Lib Analyzer, finished. 
[12/13 18:56:22     44s] 
[12/13 18:56:22     44s] Active Setup views: VIEW_SETUP 
[12/13 18:56:22     44s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3241.3M, EPOCH TIME: 1734112582.713015
[12/13 18:56:22     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:22     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:22     44s] 
[12/13 18:56:22     44s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:56:22     44s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.002, REAL:0.001, MEM:3241.3M, EPOCH TIME: 1734112582.714439
[12/13 18:56:22     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:22     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:22     44s] [oiPhyDebug] optDemand 601686150.00, spDemand 613107950.00.
[12/13 18:56:22     44s] [LDM::Info] TotalInstCnt at InitDesignMc1: 26
[12/13 18:56:22     44s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[12/13 18:56:22     44s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:00:44.2 mem=3241.3M
[12/13 18:56:22     44s] OPERPROF: Starting DPlace-Init at level 1, MEM:3241.3M, EPOCH TIME: 1734112582.714913
[12/13 18:56:22     44s] Processing tracks to init pin-track alignment.
[12/13 18:56:22     44s] z: 2, totalTracks: 1
[12/13 18:56:22     44s] z: 4, totalTracks: 1
[12/13 18:56:22     44s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 18:56:22     44s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3241.3M, EPOCH TIME: 1734112582.715326
[12/13 18:56:22     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:22     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:22     44s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[12/13 18:56:22     44s] 
[12/13 18:56:22     44s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:56:22     44s] OPERPROF:     Starting CMU at level 3, MEM:3241.3M, EPOCH TIME: 1734112582.716331
[12/13 18:56:22     44s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3241.3M, EPOCH TIME: 1734112582.716603
[12/13 18:56:22     44s] 
[12/13 18:56:22     44s] Bad Lib Cell Checking (CMU) is done! (0)
[12/13 18:56:22     44s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.001, REAL:0.001, MEM:3241.3M, EPOCH TIME: 1734112582.716673
[12/13 18:56:22     44s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3241.3M, EPOCH TIME: 1734112582.716716
[12/13 18:56:22     44s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3241.3M, EPOCH TIME: 1734112582.716905
[12/13 18:56:22     44s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3241.3MB).
[12/13 18:56:22     44s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.002, REAL:0.002, MEM:3241.3M, EPOCH TIME: 1734112582.716998
[12/13 18:56:22     44s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/13 18:56:22     44s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 26
[12/13 18:56:22     44s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:00:44.3 mem=3241.3M
[12/13 18:56:22     44s] ### Creating RouteCongInterface, started
[12/13 18:56:22     44s] 
[12/13 18:56:22     44s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[12/13 18:56:22     44s] 
[12/13 18:56:22     44s] #optDebug: {0, 1.000}
[12/13 18:56:22     44s] ### Creating RouteCongInterface, finished
[12/13 18:56:22     44s] {MG  {4 0 28.1 0.481536} }
[12/13 18:56:22     44s] *info: 1 clock net excluded
[12/13 18:56:22     44s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3436.5M, EPOCH TIME: 1734112582.780924
[12/13 18:56:22     44s] Found 0 hard placement blockage before merging.
[12/13 18:56:22     44s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3436.5M, EPOCH TIME: 1734112582.781035
[12/13 18:56:22     44s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[12/13 18:56:22     44s] +--------+--------+---------+------------+--------+----------+---------+----------------------+
[12/13 18:56:22     44s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
[12/13 18:56:22     44s] +--------+--------+---------+------------+--------+----------+---------+----------------------+
[12/13 18:56:22     44s] |   0.000|   0.000|   68.64%|   0:00:00.0| 3436.5M|VIEW_SETUP|       NA| NA                   |
[12/13 18:56:22     44s] +--------+--------+---------+------------+--------+----------+---------+----------------------+
[12/13 18:56:22     44s] 
[12/13 18:56:22     44s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3436.5M) ***
[12/13 18:56:22     44s] 
[12/13 18:56:22     44s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3436.5M) ***
[12/13 18:56:22     44s] Deleting 0 temporary hard placement blockage(s).
[12/13 18:56:22     44s] Bottom Preferred Layer:
[12/13 18:56:22     44s]     None
[12/13 18:56:22     44s] Via Pillar Rule:
[12/13 18:56:22     44s]     None
[12/13 18:56:22     44s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[12/13 18:56:22     44s] Total-nets :: 43, Stn-nets :: 0, ratio :: 0 %, Total-len 639.792, Stn-len 0
[12/13 18:56:22     44s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 26
[12/13 18:56:22     44s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3308.5M, EPOCH TIME: 1734112582.811894
[12/13 18:56:22     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:28).
[12/13 18:56:22     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:22     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:22     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:22     44s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:3011.5M, EPOCH TIME: 1734112582.814648
[12/13 18:56:22     44s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2428672.5
[12/13 18:56:22     44s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.2), totSession cpu/real = 0:00:44.4/0:03:47.0 (0.2), mem = 3011.5M
[12/13 18:56:22     44s] 
[12/13 18:56:22     44s] =============================================================================================
[12/13 18:56:22     44s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           22.33-s094_1
[12/13 18:56:22     44s] =============================================================================================
[12/13 18:56:22     44s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/13 18:56:22     44s] ---------------------------------------------------------------------------------------------
[12/13 18:56:22     44s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:22     44s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  59.4 % )     0:00:00.2 /  0:00:00.2    1.0
[12/13 18:56:22     44s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:22     44s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:22     44s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:22     44s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:22     44s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:22     44s] [ TransformInit          ]      1   0:00:00.1  (  19.7 % )     0:00:00.1 /  0:00:00.0    0.7
[12/13 18:56:22     44s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:22     44s] [ MISC                   ]          0:00:00.0  (  17.2 % )     0:00:00.0 /  0:00:00.1    2.5
[12/13 18:56:22     44s] ---------------------------------------------------------------------------------------------
[12/13 18:56:22     44s]  GlobalOpt #1 TOTAL                 0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.2
[12/13 18:56:22     44s] ---------------------------------------------------------------------------------------------
[12/13 18:56:22     44s] 
[12/13 18:56:22     44s] End: GigaOpt Global Optimization
[12/13 18:56:22     44s] *** Timing Is met
[12/13 18:56:22     44s] *** Check timing (0:00:00.0)
[12/13 18:56:22     44s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/13 18:56:22     44s] Deleting Lib Analyzer.
[12/13 18:56:22     44s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn -GCompAndPhase
[12/13 18:56:22     44s] Info: 1 clock net  excluded from IPO operation.
[12/13 18:56:22     44s] ### Creating LA Mngr. totSessionCpu=0:00:44.4 mem=3011.5M
[12/13 18:56:22     44s] ### Creating LA Mngr, finished. totSessionCpu=0:00:44.4 mem=3011.5M
[12/13 18:56:22     44s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/13 18:56:22     44s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3369.2M, EPOCH TIME: 1734112582.831271
[12/13 18:56:22     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:22     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:22     44s] 
[12/13 18:56:22     44s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:56:22     44s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.001, REAL:0.001, MEM:3369.2M, EPOCH TIME: 1734112582.832451
[12/13 18:56:22     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:22     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:22     44s] [oiPhyDebug] optDemand 601686150.00, spDemand 613107950.00.
[12/13 18:56:22     44s] [LDM::Info] TotalInstCnt at InitDesignMc1: 26
[12/13 18:56:22     44s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[12/13 18:56:22     44s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:00:44.4 mem=3369.2M
[12/13 18:56:22     44s] OPERPROF: Starting DPlace-Init at level 1, MEM:3369.2M, EPOCH TIME: 1734112582.832881
[12/13 18:56:22     44s] Processing tracks to init pin-track alignment.
[12/13 18:56:22     44s] z: 2, totalTracks: 1
[12/13 18:56:22     44s] z: 4, totalTracks: 1
[12/13 18:56:22     44s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 18:56:22     44s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3369.2M, EPOCH TIME: 1734112582.833309
[12/13 18:56:22     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:22     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:22     44s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[12/13 18:56:22     44s] 
[12/13 18:56:22     44s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:56:22     44s] OPERPROF:     Starting CMU at level 3, MEM:3369.2M, EPOCH TIME: 1734112582.834197
[12/13 18:56:22     44s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3369.2M, EPOCH TIME: 1734112582.834253
[12/13 18:56:22     44s] 
[12/13 18:56:22     44s] Bad Lib Cell Checking (CMU) is done! (0)
[12/13 18:56:22     44s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.001, REAL:0.001, MEM:3369.2M, EPOCH TIME: 1734112582.834310
[12/13 18:56:22     44s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3369.2M, EPOCH TIME: 1734112582.834340
[12/13 18:56:22     44s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3369.2M, EPOCH TIME: 1734112582.834482
[12/13 18:56:22     44s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3369.2MB).
[12/13 18:56:22     44s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.002, REAL:0.002, MEM:3369.2M, EPOCH TIME: 1734112582.834578
[12/13 18:56:22     44s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/13 18:56:22     44s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 26
[12/13 18:56:22     44s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:00:44.4 mem=3401.2M
[12/13 18:56:22     44s] Begin: Area Reclaim Optimization
[12/13 18:56:22     44s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:44.4/0:03:47.0 (0.2), mem = 3401.2M
[12/13 18:56:22     44s] 
[12/13 18:56:22     44s] Creating Lib Analyzer ...
[12/13 18:56:22     44s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[12/13 18:56:22     44s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[12/13 18:56:22     44s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[12/13 18:56:22     44s] 
[12/13 18:56:22     44s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/13 18:56:23     44s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:44.6 mem=3403.2M
[12/13 18:56:23     44s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:44.6 mem=3403.2M
[12/13 18:56:23     44s] Creating Lib Analyzer, finished. 
[12/13 18:56:23     44s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2428672.6
[12/13 18:56:23     44s] 
[12/13 18:56:23     44s] Active Setup views: VIEW_SETUP 
[12/13 18:56:23     44s] [LDM::Info] TotalInstCnt at InitDesignMc2: 26
[12/13 18:56:23     44s] ### Creating RouteCongInterface, started
[12/13 18:56:23     44s] 
[12/13 18:56:23     44s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[12/13 18:56:23     44s] 
[12/13 18:56:23     44s] #optDebug: {0, 1.000}
[12/13 18:56:23     44s] ### Creating RouteCongInterface, finished
[12/13 18:56:23     44s] {MG  {4 0 28.1 0.481536} }
[12/13 18:56:23     44s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3403.2M, EPOCH TIME: 1734112583.023032
[12/13 18:56:23     44s] Found 0 hard placement blockage before merging.
[12/13 18:56:23     44s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3403.2M, EPOCH TIME: 1734112583.023113
[12/13 18:56:23     44s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 68.64
[12/13 18:56:23     44s] +---------+---------+--------+--------+------------+--------+
[12/13 18:56:23     44s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/13 18:56:23     44s] +---------+---------+--------+--------+------------+--------+
[12/13 18:56:23     44s] |   68.64%|        -|   0.000|   0.000|   0:00:00.0| 3403.2M|
[12/13 18:56:23     44s] |   68.64%|        0|   0.000|   0.000|   0:00:00.0| 3403.2M|
[12/13 18:56:23     44s] #optDebug: <stH: 4.1400 MiSeL: 95.5070>
[12/13 18:56:23     44s] |   68.64%|        0|   0.000|   0.000|   0:00:00.0| 3403.2M|
[12/13 18:56:23     44s] |   68.64%|        0|   0.000|   0.000|   0:00:00.0| 3407.2M|
[12/13 18:56:23     44s] |   68.64%|        0|   0.000|   0.000|   0:00:00.0| 3407.2M|
[12/13 18:56:23     44s] #optDebug: <stH: 4.1400 MiSeL: 95.5070>
[12/13 18:56:23     44s] |   68.64%|        0|   0.000|   0.000|   0:00:00.0| 3407.2M|
[12/13 18:56:23     44s] +---------+---------+--------+--------+------------+--------+
[12/13 18:56:23     44s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 68.64
[12/13 18:56:23     44s] 
[12/13 18:56:23     44s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[12/13 18:56:23     44s] --------------------------------------------------------------
[12/13 18:56:23     44s] |                                   | Total     | Sequential |
[12/13 18:56:23     44s] --------------------------------------------------------------
[12/13 18:56:23     44s] | Num insts resized                 |       0  |       0    |
[12/13 18:56:23     44s] | Num insts undone                  |       0  |       0    |
[12/13 18:56:23     44s] | Num insts Downsized               |       0  |       0    |
[12/13 18:56:23     44s] | Num insts Samesized               |       0  |       0    |
[12/13 18:56:23     44s] | Num insts Upsized                 |       0  |       0    |
[12/13 18:56:23     44s] | Num multiple commits+uncommits    |       0  |       -    |
[12/13 18:56:23     44s] --------------------------------------------------------------
[12/13 18:56:23     44s] Bottom Preferred Layer:
[12/13 18:56:23     44s]     None
[12/13 18:56:23     44s] Via Pillar Rule:
[12/13 18:56:23     44s]     None
[12/13 18:56:23     44s] 
[12/13 18:56:23     44s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[12/13 18:56:23     44s] End: Core Area Reclaim Optimization (cpu = 0:00:00.2) (real = 0:00:01.0) **
[12/13 18:56:23     44s] Deleting 0 temporary hard placement blockage(s).
[12/13 18:56:23     44s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 26
[12/13 18:56:23     44s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2428672.6
[12/13 18:56:23     44s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.1), totSession cpu/real = 0:00:44.7/0:03:47.2 (0.2), mem = 3407.2M
[12/13 18:56:23     44s] 
[12/13 18:56:23     44s] =============================================================================================
[12/13 18:56:23     44s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             22.33-s094_1
[12/13 18:56:23     44s] =============================================================================================
[12/13 18:56:23     44s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/13 18:56:23     44s] ---------------------------------------------------------------------------------------------
[12/13 18:56:23     44s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:23     44s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  84.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/13 18:56:23     44s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:23     44s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:23     44s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:23     44s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:23     44s] [ OptimizationStep       ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.4
[12/13 18:56:23     44s] [ OptSingleIteration     ]      5   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    0.9
[12/13 18:56:23     44s] [ OptGetWeight           ]     15   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:23     44s] [ OptEval                ]     15   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:23     44s] [ OptCommit              ]     15   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:23     44s] [ PostCommitDelayUpdate  ]     15   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:23     44s] [ MISC                   ]          0:00:00.0  (   7.0 % )     0:00:00.0 /  0:00:00.0    1.4
[12/13 18:56:23     44s] ---------------------------------------------------------------------------------------------
[12/13 18:56:23     44s]  AreaOpt #1 TOTAL                   0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.1
[12/13 18:56:23     44s] ---------------------------------------------------------------------------------------------
[12/13 18:56:23     44s] 
[12/13 18:56:23     44s] Executing incremental physical updates
[12/13 18:56:23     44s] Executing incremental physical updates
[12/13 18:56:23     44s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 26
[12/13 18:56:23     44s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3279.2M, EPOCH TIME: 1734112583.043297
[12/13 18:56:23     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:28).
[12/13 18:56:23     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:23     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:23     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:23     44s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:3018.2M, EPOCH TIME: 1734112583.044736
[12/13 18:56:23     44s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=3018.24M, totSessionCpu=0:00:45).
[12/13 18:56:23     44s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3018.2M, EPOCH TIME: 1734112583.050317
[12/13 18:56:23     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:23     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:23     44s] 
[12/13 18:56:23     44s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:56:23     44s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.001, REAL:0.001, MEM:3018.2M, EPOCH TIME: 1734112583.051717
[12/13 18:56:23     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:23     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:23     44s] **INFO: Flow update: Design is easy to close.
[12/13 18:56:23     44s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:44.7/0:03:47.2 (0.2), mem = 3018.2M
[12/13 18:56:23     44s] 
[12/13 18:56:23     44s] *** Start incrementalPlace ***
[12/13 18:56:23     44s] User Input Parameters:
[12/13 18:56:23     44s] - Congestion Driven    : On
[12/13 18:56:23     44s] - Timing Driven        : On
[12/13 18:56:23     44s] - Area-Violation Based : On
[12/13 18:56:23     44s] - Start Rollback Level : -5
[12/13 18:56:23     44s] - Legalized            : On
[12/13 18:56:23     44s] - Window Based         : Off
[12/13 18:56:23     44s] - eDen incr mode       : Off
[12/13 18:56:23     44s] - Small incr mode      : Off
[12/13 18:56:23     44s] 
[12/13 18:56:23     44s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:3018.2M, EPOCH TIME: 1734112583.061470
[12/13 18:56:23     44s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:3018.2M, EPOCH TIME: 1734112583.061516
[12/13 18:56:23     44s] no activity file in design. spp won't run.
[12/13 18:56:23     44s] Effort level <high> specified for reg2reg path_group
[12/13 18:56:23     44s] No Views given, use default active views for adaptive view pruning
[12/13 18:56:23     44s] SKP will enable view:
[12/13 18:56:23     44s]   VIEW_SETUP
[12/13 18:56:23     44s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3020.2M, EPOCH TIME: 1734112583.181189
[12/13 18:56:23     44s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.001, REAL:0.001, MEM:3020.2M, EPOCH TIME: 1734112583.182472
[12/13 18:56:23     44s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3020.2M, EPOCH TIME: 1734112583.182539
[12/13 18:56:23     44s] Starting Early Global Route congestion estimation: mem = 3020.2M
[12/13 18:56:23     44s] (I)      Initializing eGR engine (regular)
[12/13 18:56:23     44s] Set min layer with default ( 2 )
[12/13 18:56:23     44s] Set max layer with default ( 127 )
[12/13 18:56:23     44s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:56:23     44s] Min route layer (adjusted) = 2
[12/13 18:56:23     44s] Max route layer (adjusted) = 5
[12/13 18:56:23     44s] (I)      Initializing eGR engine (regular)
[12/13 18:56:23     44s] Set min layer with default ( 2 )
[12/13 18:56:23     44s] Set max layer with default ( 127 )
[12/13 18:56:23     44s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:56:23     44s] Min route layer (adjusted) = 2
[12/13 18:56:23     44s] Max route layer (adjusted) = 5
[12/13 18:56:23     44s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.87 MB )
[12/13 18:56:23     44s] (I)      Running eGR Regular flow
[12/13 18:56:23     44s] (I)      # wire layers (front) : 6
[12/13 18:56:23     44s] (I)      # wire layers (back)  : 0
[12/13 18:56:23     44s] (I)      min wire layer : 1
[12/13 18:56:23     44s] (I)      max wire layer : 5
[12/13 18:56:23     44s] (I)      # cut layers (front) : 5
[12/13 18:56:23     44s] (I)      # cut layers (back)  : 0
[12/13 18:56:23     44s] (I)      min cut layer : 1
[12/13 18:56:23     44s] (I)      max cut layer : 4
[12/13 18:56:23     44s] (I)      ================================ Layers ================================
[12/13 18:56:23     44s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/13 18:56:23     44s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[12/13 18:56:23     44s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/13 18:56:23     44s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[12/13 18:56:23     44s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[12/13 18:56:23     44s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[12/13 18:56:23     44s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[12/13 18:56:23     44s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[12/13 18:56:23     44s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[12/13 18:56:23     44s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[12/13 18:56:23     44s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[12/13 18:56:23     44s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[12/13 18:56:23     44s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[12/13 18:56:23     44s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[12/13 18:56:23     44s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/13 18:56:23     44s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[12/13 18:56:23     44s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[12/13 18:56:23     44s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/13 18:56:23     44s] (I)      Started Import and model ( Curr Mem: 2.87 MB )
[12/13 18:56:23     44s] (I)      Default pattern map key = adc_default.
[12/13 18:56:23     44s] (I)      == Non-default Options ==
[12/13 18:56:23     44s] (I)      Maximum routing layer                              : 5
[12/13 18:56:23     44s] (I)      Top routing layer                                  : 5
[12/13 18:56:23     44s] (I)      Number of threads                                  : 8
[12/13 18:56:23     44s] (I)      Route tie net to shape                             : auto
[12/13 18:56:23     44s] (I)      Use non-blocking free Dbs wires                    : false
[12/13 18:56:23     44s] (I)      Method to set GCell size                           : row
[12/13 18:56:23     44s] (I)      Tie hi/lo max distance                             : 41.400000
[12/13 18:56:23     44s] (I)      Counted 88 PG shapes. eGR will not process PG shapes layer by layer.
[12/13 18:56:23     44s] (I)      ============== Pin Summary ==============
[12/13 18:56:23     44s] (I)      +-------+--------+---------+------------+
[12/13 18:56:23     44s] (I)      | Layer | # pins | % total |      Group |
[12/13 18:56:23     44s] (I)      +-------+--------+---------+------------+
[12/13 18:56:23     44s] (I)      |     1 |     85 |   85.00 |        Pin |
[12/13 18:56:23     44s] (I)      |     2 |     15 |   15.00 |        Pin |
[12/13 18:56:23     44s] (I)      |     3 |      0 |    0.00 | Pin access |
[12/13 18:56:23     44s] (I)      |     4 |      0 |    0.00 | Pin access |
[12/13 18:56:23     44s] (I)      |     5 |      0 |    0.00 |      Other |
[12/13 18:56:23     44s] (I)      +-------+--------+---------+------------+
[12/13 18:56:23     44s] (I)      Use row-based GCell size
[12/13 18:56:23     44s] (I)      Use row-based GCell align
[12/13 18:56:23     44s] (I)      layer 0 area = 83000
[12/13 18:56:23     44s] (I)      layer 1 area = 67600
[12/13 18:56:23     44s] (I)      layer 2 area = 240000
[12/13 18:56:23     44s] (I)      layer 3 area = 240000
[12/13 18:56:23     44s] (I)      layer 4 area = 4000000
[12/13 18:56:23     44s] (I)      GCell unit size   : 4140
[12/13 18:56:23     44s] (I)      GCell multiplier  : 1
[12/13 18:56:23     44s] (I)      GCell row height  : 4140
[12/13 18:56:23     44s] (I)      Actual row height : 4140
[12/13 18:56:23     44s] (I)      GCell align ref   : 8280 8280
[12/13 18:56:23     44s] [NR-eGR] Track table information for default rule: 
[12/13 18:56:23     44s] [NR-eGR] met1 has single uniform track structure
[12/13 18:56:23     44s] [NR-eGR] met2 has single uniform track structure
[12/13 18:56:23     44s] [NR-eGR] met3 has single uniform track structure
[12/13 18:56:23     44s] [NR-eGR] met4 has single uniform track structure
[12/13 18:56:23     44s] [NR-eGR] met5 has single uniform track structure
[12/13 18:56:23     44s] (I)      =============== Default via ===============
[12/13 18:56:23     44s] (I)      +---+------------------+------------------+
[12/13 18:56:23     44s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[12/13 18:56:23     44s] (I)      +---+------------------+------------------+
[12/13 18:56:23     44s] (I)      | 1 |    2  M1M2_PR_R  |    4  M1M2_PR_MR |
[12/13 18:56:23     44s] (I)      | 2 |    7  M2M3_PR_R  |    9  M2M3_PR_MR |
[12/13 18:56:23     44s] (I)      | 3 |   11  M3M4_PR    |   14  M3M4_PR_MR |
[12/13 18:56:23     44s] (I)      | 4 |   16  M4M5_PR    |   19  M4M5_PR_MR |
[12/13 18:56:23     44s] (I)      +---+------------------+------------------+
[12/13 18:56:23     44s] [NR-eGR] Read 104 PG shapes
[12/13 18:56:23     44s] [NR-eGR] Read 0 clock shapes
[12/13 18:56:23     44s] [NR-eGR] Read 0 other shapes
[12/13 18:56:23     44s] [NR-eGR] #Routing Blockages  : 0
[12/13 18:56:23     44s] [NR-eGR] #Instance Blockages : 68
[12/13 18:56:23     44s] [NR-eGR] #PG Blockages       : 104
[12/13 18:56:23     44s] [NR-eGR] #Halo Blockages     : 0
[12/13 18:56:23     44s] [NR-eGR] #Boundary Blockages : 0
[12/13 18:56:23     44s] [NR-eGR] #Clock Blockages    : 0
[12/13 18:56:23     44s] [NR-eGR] #Other Blockages    : 0
[12/13 18:56:23     44s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/13 18:56:23     44s] (I)      Custom ignore net properties:
[12/13 18:56:23     44s] (I)      1 : NotLegal
[12/13 18:56:23     44s] (I)      Default ignore net properties:
[12/13 18:56:23     44s] (I)      1 : Special
[12/13 18:56:23     44s] (I)      2 : Analog
[12/13 18:56:23     44s] (I)      3 : Fixed
[12/13 18:56:23     44s] (I)      4 : Skipped
[12/13 18:56:23     44s] (I)      5 : MixedSignal
[12/13 18:56:23     44s] (I)      Prerouted net properties:
[12/13 18:56:23     44s] (I)      1 : NotLegal
[12/13 18:56:23     44s] (I)      2 : Special
[12/13 18:56:23     44s] (I)      3 : Analog
[12/13 18:56:23     44s] (I)      4 : Fixed
[12/13 18:56:23     44s] (I)      5 : Skipped
[12/13 18:56:23     44s] (I)      6 : MixedSignal
[12/13 18:56:23     44s] [NR-eGR] Early global route reroute all routable nets
[12/13 18:56:23     44s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/13 18:56:23     44s] [NR-eGR] Read 43 nets ( ignored 0 )
[12/13 18:56:23     44s] (I)        Front-side 43 ( ignored 0 )
[12/13 18:56:23     44s] (I)        Back-side  0 ( ignored 0 )
[12/13 18:56:23     44s] (I)        Both-side  0 ( ignored 0 )
[12/13 18:56:23     44s] (I)      early_global_route_priority property id does not exist.
[12/13 18:56:23     44s] (I)      Read Num Blocks=172  Num Prerouted Wires=0  Num CS=0
[12/13 18:56:23     44s] (I)      Layer 1 (V) : #blockages 90 : #preroutes 0
[12/13 18:56:23     44s] (I)      Layer 2 (H) : #blockages 39 : #preroutes 0
[12/13 18:56:23     44s] (I)      Layer 3 (V) : #blockages 31 : #preroutes 0
[12/13 18:56:23     44s] (I)      Layer 4 (H) : #blockages 12 : #preroutes 0
[12/13 18:56:23     44s] (I)      Number of ignored nets                =      0
[12/13 18:56:23     44s] (I)      Number of connected nets              =      0
[12/13 18:56:23     44s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/13 18:56:23     44s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/13 18:56:23     44s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/13 18:56:23     44s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/13 18:56:23     44s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/13 18:56:23     44s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/13 18:56:23     44s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/13 18:56:23     44s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/13 18:56:23     44s] (I)      Ndr track 0 does not exist
[12/13 18:56:23     44s] (I)      ---------------------Grid Graph Info--------------------
[12/13 18:56:23     44s] (I)      Routing area        : (0, 0) - (47380, 45540)
[12/13 18:56:23     44s] (I)      Core area           : (8280, 8280) - (39100, 37260)
[12/13 18:56:23     44s] (I)      Site width          :   460  (dbu)
[12/13 18:56:23     44s] (I)      Row height          :  4140  (dbu)
[12/13 18:56:23     44s] (I)      GCell row height    :  4140  (dbu)
[12/13 18:56:23     44s] (I)      GCell width         :  4140  (dbu)
[12/13 18:56:23     44s] (I)      GCell height        :  4140  (dbu)
[12/13 18:56:23     44s] (I)      Grid                :    12    11     5
[12/13 18:56:23     44s] (I)      Layer numbers       :     1     2     3     4     5
[12/13 18:56:23     44s] (I)      Vertical capacity   :     0  4140     0  4140     0
[12/13 18:56:23     44s] (I)      Horizontal capacity :     0     0  4140     0  4140
[12/13 18:56:23     44s] (I)      Default wire width  :   140   140   300   300  1600
[12/13 18:56:23     44s] (I)      Default wire space  :   140   140   300   300  1600
[12/13 18:56:23     44s] (I)      Default wire pitch  :   280   280   600   600  3200
[12/13 18:56:23     44s] (I)      Default pitch size  :   280   460   610   615  3660
[12/13 18:56:23     44s] (I)      First track coord   :   460   460   350   900  4620
[12/13 18:56:23     44s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[12/13 18:56:23     44s] (I)      Total num of tracks :    98   102    74    76    11
[12/13 18:56:23     44s] (I)      Num of masks        :     1     1     1     1     1
[12/13 18:56:23     44s] (I)      Num of trim masks   :     0     0     0     0     0
[12/13 18:56:23     44s] (I)      --------------------------------------------------------
[12/13 18:56:23     44s] 
[12/13 18:56:23     44s] [NR-eGR] ============ Routing rule table ============
[12/13 18:56:23     44s] [NR-eGR] Rule id: 0  Nets: 43
[12/13 18:56:23     44s] [NR-eGR] ========================================
[12/13 18:56:23     44s] [NR-eGR] 
[12/13 18:56:23     44s] (I)      ======== NDR :  =========
[12/13 18:56:23     44s] (I)      +--------------+--------+
[12/13 18:56:23     44s] (I)      |           ID |      0 |
[12/13 18:56:23     44s] (I)      |         Name |        |
[12/13 18:56:23     44s] (I)      |      Default |    yes |
[12/13 18:56:23     44s] (I)      |  Clk Special |     no |
[12/13 18:56:23     44s] (I)      | Hard spacing |     no |
[12/13 18:56:23     44s] (I)      |    NDR track | (none) |
[12/13 18:56:23     44s] (I)      |      NDR via | (none) |
[12/13 18:56:23     44s] (I)      |  Extra space |      0 |
[12/13 18:56:23     44s] (I)      |      Shields |      0 |
[12/13 18:56:23     44s] (I)      |   Demand (H) |      1 |
[12/13 18:56:23     44s] (I)      |   Demand (V) |      1 |
[12/13 18:56:23     44s] (I)      |        #Nets |     43 |
[12/13 18:56:23     44s] (I)      +--------------+--------+
[12/13 18:56:23     44s] (I)      +-------------------------------------------------------------------------------------+
[12/13 18:56:23     44s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/13 18:56:23     44s] (I)      +-------------------------------------------------------------------------------------+
[12/13 18:56:23     44s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[12/13 18:56:23     44s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[12/13 18:56:23     44s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[12/13 18:56:23     44s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[12/13 18:56:23     44s] (I)      +-------------------------------------------------------------------------------------+
[12/13 18:56:23     44s] (I)      =============== Blocked Tracks ===============
[12/13 18:56:23     44s] (I)      +-------+---------+----------+---------------+
[12/13 18:56:23     44s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/13 18:56:23     44s] (I)      +-------+---------+----------+---------------+
[12/13 18:56:23     44s] (I)      |     1 |       0 |        0 |         0.00% |
[12/13 18:56:23     44s] (I)      |     2 |    1122 |      283 |        25.22% |
[12/13 18:56:23     44s] (I)      |     3 |     888 |       91 |        10.25% |
[12/13 18:56:23     44s] (I)      |     4 |     836 |      168 |        20.10% |
[12/13 18:56:23     44s] (I)      |     5 |     132 |       46 |        34.85% |
[12/13 18:56:23     44s] (I)      +-------+---------+----------+---------------+
[12/13 18:56:23     44s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2.87 MB )
[12/13 18:56:23     44s] (I)      Reset routing kernel
[12/13 18:56:23     44s] (I)      Started Global Routing ( Curr Mem: 2.87 MB )
[12/13 18:56:23     44s] (I)      totalPins=103  totalGlobalPin=101 (98.06%)
[12/13 18:56:23     44s] (I)      ================= Net Group Info =================
[12/13 18:56:23     44s] (I)      +----+----------------+--------------+-----------+
[12/13 18:56:23     44s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[12/13 18:56:23     44s] (I)      +----+----------------+--------------+-----------+
[12/13 18:56:23     44s] (I)      |  1 |             43 |      met2(2) |   met5(5) |
[12/13 18:56:23     44s] (I)      +----+----------------+--------------+-----------+
[12/13 18:56:23     44s] (I)      total 2D Cap : 2511 = (890 H, 1621 V)
[12/13 18:56:23     44s] (I)      total 2D Demand : 2 = (0 H, 2 V)
[12/13 18:56:23     44s] [NR-eGR] Layer group 1: route 43 net(s) in layer range [2, 5]
[12/13 18:56:23     44s] (I)      
[12/13 18:56:23     44s] (I)      ============  Phase 1a Route ============
[12/13 18:56:23     44s] (I)      Usage: 159 = (79 H, 80 V) = (8.88% H, 4.94% V) = (3.271e+02um H, 3.312e+02um V)
[12/13 18:56:23     44s] (I)      
[12/13 18:56:23     44s] (I)      ============  Phase 1b Route ============
[12/13 18:56:23     44s] (I)      Usage: 159 = (79 H, 80 V) = (8.88% H, 4.94% V) = (3.271e+02um H, 3.312e+02um V)
[12/13 18:56:23     44s] (I)      Overflow of layer group 1: 10.45% H + 0.00% V. EstWL: 6.582600e+02um
[12/13 18:56:23     44s] (I)      Congestion metric : 22.79%H 0.00%V, 22.79%HV
[12/13 18:56:23     44s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/13 18:56:23     44s] (I)      
[12/13 18:56:23     44s] (I)      ============  Phase 1c Route ============
[12/13 18:56:23     44s] (I)      Usage: 159 = (79 H, 80 V) = (8.88% H, 4.94% V) = (3.271e+02um H, 3.312e+02um V)
[12/13 18:56:23     44s] (I)      
[12/13 18:56:23     44s] (I)      ============  Phase 1d Route ============
[12/13 18:56:23     44s] (I)      Usage: 159 = (79 H, 80 V) = (8.88% H, 4.94% V) = (3.271e+02um H, 3.312e+02um V)
[12/13 18:56:23     44s] (I)      
[12/13 18:56:23     44s] (I)      ============  Phase 1e Route ============
[12/13 18:56:23     44s] (I)      Usage: 159 = (79 H, 80 V) = (8.88% H, 4.94% V) = (3.271e+02um H, 3.312e+02um V)
[12/13 18:56:23     44s] [NR-eGR] Early Global Route overflow of layer group 1: 10.45% H + 0.00% V. EstWL: 6.582600e+02um
[12/13 18:56:23     44s] (I)      
[12/13 18:56:23     44s] (I)      ============  Phase 1l Route ============
[12/13 18:56:23     44s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/13 18:56:23     44s] (I)      Layer  2:        888        76         0          36        1044    ( 3.33%) 
[12/13 18:56:23     44s] (I)      Layer  3:        751       253        52           0         821    ( 0.00%) 
[12/13 18:56:23     44s] (I)      Layer  4:        600        71         3           0         808    ( 0.00%) 
[12/13 18:56:23     44s] (I)      Layer  5:         78        12         0          49          88    (35.54%) 
[12/13 18:56:23     44s] (I)      Total:          2317       412        55          84        2760    ( 2.95%) 
[12/13 18:56:23     44s] (I)      
[12/13 18:56:23     44s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/13 18:56:23     44s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[12/13 18:56:23     44s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[12/13 18:56:23     44s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)             (7-8)    OverCon
[12/13 18:56:23     44s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/13 18:56:23     44s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/13 18:56:23     44s] [NR-eGR]    met2 ( 2)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/13 18:56:23     44s] [NR-eGR]    met3 ( 3)         5( 4.10%)         6( 4.92%)         3( 2.46%)         1( 0.82%)   (12.30%) 
[12/13 18:56:23     44s] [NR-eGR]    met4 ( 4)         2( 1.65%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 1.65%) 
[12/13 18:56:23     44s] [NR-eGR]    met5 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/13 18:56:23     44s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/13 18:56:23     44s] [NR-eGR]        Total         7( 1.61%)         6( 1.38%)         3( 0.69%)         1( 0.23%)   ( 3.90%) 
[12/13 18:56:23     44s] [NR-eGR] 
[12/13 18:56:23     44s] (I)      Finished Global Routing ( CPU: 0.10 sec, Real: 0.02 sec, Curr Mem: 2.87 MB )
[12/13 18:56:23     44s] (I)      Updating congestion map
[12/13 18:56:23     44s] (I)      total 2D Cap : 2571 = (911 H, 1660 V)
[12/13 18:56:23     44s] [NR-eGR] Overflow after Early Global Route 10.53% H + 0.00% V
[12/13 18:56:23     44s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.12 sec, Real: 0.04 sec, Curr Mem: 2.87 MB )
[12/13 18:56:23     44s] Early Global Route congestion estimation runtime: 0.04 seconds, mem = 3020.2M
[12/13 18:56:23     44s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.120, REAL:0.039, MEM:3020.2M, EPOCH TIME: 1734112583.221235
[12/13 18:56:23     44s] OPERPROF: Starting HotSpotCal at level 1, MEM:3020.2M, EPOCH TIME: 1734112583.221288
[12/13 18:56:23     44s] [hotspot] +------------+---------------+---------------+
[12/13 18:56:23     44s] [hotspot] |            |   max hotspot | total hotspot |
[12/13 18:56:23     44s] [hotspot] +------------+---------------+---------------+
[12/13 18:56:23     44s] [hotspot] | normalized |          1.00 |          1.00 |
[12/13 18:56:23     44s] [hotspot] +------------+---------------+---------------+
[12/13 18:56:23     44s] Local HotSpot Analysis: normalized max congestion hotspot area = 1.00, normalized total congestion hotspot area = 1.00 (area is in unit of 4 std-cell row bins)
[12/13 18:56:23     44s] [hotspot] max/total 1.00/1.00, big hotspot (>10) total 0.00
[12/13 18:56:23     44s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[12/13 18:56:23     44s] [hotspot] +-----+-------------------------------------+---------------+
[12/13 18:56:23     44s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/13 18:56:23     44s] [hotspot] +-----+-------------------------------------+---------------+
[12/13 18:56:23     44s] [hotspot] |  1  |    16.56    16.56    33.12    33.12 |        1.00   |
[12/13 18:56:23     44s] [hotspot] +-----+-------------------------------------+---------------+
[12/13 18:56:23     44s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.004, MEM:3020.2M, EPOCH TIME: 1734112583.224828
[12/13 18:56:23     44s] 
[12/13 18:56:23     44s] === incrementalPlace Internal Loop 1 ===
[12/13 18:56:23     44s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[12/13 18:56:23     44s] OPERPROF: Starting IP-Init-SP-Data at level 1, MEM:3020.2M, EPOCH TIME: 1734112583.224992
[12/13 18:56:23     44s] Processing tracks to init pin-track alignment.
[12/13 18:56:23     44s] z: 2, totalTracks: 1
[12/13 18:56:23     44s] z: 4, totalTracks: 1
[12/13 18:56:23     44s] #spOpts: N=130 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 18:56:23     44s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3020.2M, EPOCH TIME: 1734112583.225785
[12/13 18:56:23     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:23     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:23     44s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[12/13 18:56:23     44s] 
[12/13 18:56:23     44s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:56:23     44s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.001, REAL:0.001, MEM:3020.2M, EPOCH TIME: 1734112583.226942
[12/13 18:56:23     44s] OPERPROF:   Starting post-place ADS at level 2, MEM:3020.2M, EPOCH TIME: 1734112583.226984
[12/13 18:56:23     44s] ADSU 0.686 -> 0.686. site 469.000 -> 469.000. GS 33.120
[12/13 18:56:23     44s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.000, REAL:0.000, MEM:3020.2M, EPOCH TIME: 1734112583.227123
[12/13 18:56:23     44s] OPERPROF:   Starting Compute-Min-Padding at level 2, MEM:3020.2M, EPOCH TIME: 1734112583.227200
[12/13 18:56:23     44s] OPERPROF:     Starting Get-Context-Min-Padding at level 3, MEM:3020.2M, EPOCH TIME: 1734112583.227236
[12/13 18:56:23     44s] OPERPROF:     Finished Get-Context-Min-Padding at level 3, CPU:0.000, REAL:0.000, MEM:3020.2M, EPOCH TIME: 1734112583.227263
[12/13 18:56:23     44s] OPERPROF:   Finished Compute-Min-Padding at level 2, CPU:0.000, REAL:0.000, MEM:3020.2M, EPOCH TIME: 1734112583.227318
[12/13 18:56:23     44s] OPERPROF:   Starting Setup-Regin-Box-For-Spare-Inst-Group at level 2, MEM:3020.2M, EPOCH TIME: 1734112583.227375
[12/13 18:56:23     44s] OPERPROF:   Finished Setup-Regin-Box-For-Spare-Inst-Group at level 2, CPU:0.000, REAL:0.000, MEM:3020.2M, EPOCH TIME: 1734112583.227435
[12/13 18:56:23     44s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:3020.2M, EPOCH TIME: 1734112583.227471
[12/13 18:56:23     44s] no activity file in design. spp won't run.
[12/13 18:56:23     44s] [spp] 0
[12/13 18:56:23     44s] [adp] 0:1:1:3
[12/13 18:56:23     44s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.000, REAL:0.000, MEM:3020.2M, EPOCH TIME: 1734112583.227528
[12/13 18:56:23     44s] SP #FI/SF FL/PI 0/0 26/0
[12/13 18:56:23     44s] OPERPROF: Finished IP-Init-SP-Data at level 1, CPU:0.003, REAL:0.003, MEM:3020.2M, EPOCH TIME: 1734112583.227565
[12/13 18:56:23     44s] PP off. flexM 0
[12/13 18:56:23     44s] OPERPROF: Starting CDPad at level 1, MEM:3020.2M, EPOCH TIME: 1734112583.229926
[12/13 18:56:23     44s] 3DP is on.
[12/13 18:56:23     44s] 3DP OF M2 0.008, M4 0.023. Diff 0, Offset 0
[12/13 18:56:23     44s] 3DP (1, 3) DPT Adjust 1. 1.470, 1.436, delta 0.034. WS budget 1000.0000. useSoftMinPad 1, softMinPadScale 0
[12/13 18:56:23     44s] CDPadU 0.927 -> 1.030. R=0.691, N=26, GS=4.140
[12/13 18:56:23     44s] OPERPROF: Finished CDPad at level 1, CPU:0.007, REAL:0.004, MEM:3020.2M, EPOCH TIME: 1734112583.234247
[12/13 18:56:23     44s] OPERPROF: Starting InitSKP at level 1, MEM:3020.2M, EPOCH TIME: 1734112583.234310
[12/13 18:56:23     44s] no activity file in design. spp won't run.
[12/13 18:56:23     44s] no activity file in design. spp won't run.
[12/13 18:56:23     44s] *** Finished SKP initialization (cpu=0:00:00.1, real=0:00:00.0)***
[12/13 18:56:23     44s] OPERPROF: Finished InitSKP at level 1, CPU:0.109, REAL:0.078, MEM:3132.2M, EPOCH TIME: 1734112583.312426
[12/13 18:56:23     44s] NP #FI/FS/SF FL/PI: 0/0/0 26/0
[12/13 18:56:23     44s] no activity file in design. spp won't run.
[12/13 18:56:23     44s] OPERPROF: Starting NP-Place at level 1, MEM:3260.2M, EPOCH TIME: 1734112583.318083
[12/13 18:56:23     45s] Iteration  4: Total net bbox = 4.102e+02 (1.84e+02 2.26e+02)
[12/13 18:56:23     45s]               Est.  stn bbox = 4.195e+02 (1.88e+02 2.32e+02)
[12/13 18:56:23     45s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 3718.7M
[12/13 18:56:23     45s] OPERPROF: Finished NP-Place at level 1, CPU:0.203, REAL:0.154, MEM:3622.7M, EPOCH TIME: 1734112583.472394
[12/13 18:56:23     45s] Legalizing MH Cells... 0 / 0 (level 2)
[12/13 18:56:23     45s] MH packer: No MH instances from GP
[12/13 18:56:23     45s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3494.7M, DRC: 0)
[12/13 18:56:23     45s] 0 (out of 0) MH cells were successfully legalized.
[12/13 18:56:23     45s] no activity file in design. spp won't run.
[12/13 18:56:23     45s] NP #FI/FS/SF FL/PI: 0/0/0 26/0
[12/13 18:56:23     45s] no activity file in design. spp won't run.
[12/13 18:56:23     45s] OPERPROF: Starting NP-Place at level 1, MEM:3590.7M, EPOCH TIME: 1734112583.478286
[12/13 18:56:23     45s] Iteration  5: Total net bbox = 5.899e+02 (2.86e+02 3.04e+02)
[12/13 18:56:23     45s]               Est.  stn bbox = 6.031e+02 (2.91e+02 3.13e+02)
[12/13 18:56:23     45s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 3718.7M
[12/13 18:56:23     45s] OPERPROF: Finished NP-Place at level 1, CPU:0.269, REAL:0.152, MEM:3622.7M, EPOCH TIME: 1734112583.629986
[12/13 18:56:23     45s] Legalizing MH Cells... 0 / 0 (level 3)
[12/13 18:56:23     45s] MH packer: No MH instances from GP
[12/13 18:56:23     45s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3494.7M, DRC: 0)
[12/13 18:56:23     45s] 0 (out of 0) MH cells were successfully legalized.
[12/13 18:56:23     45s] no activity file in design. spp won't run.
[12/13 18:56:23     45s] NP #FI/FS/SF FL/PI: 0/0/0 26/0
[12/13 18:56:23     45s] no activity file in design. spp won't run.
[12/13 18:56:23     45s] OPERPROF: Starting NP-Place at level 1, MEM:3590.7M, EPOCH TIME: 1734112583.635821
[12/13 18:56:23     45s] GP RA stats: MHOnly 0 nrInst 26 nrDH 0 nrMH 1 (nrMH3Cnt 1 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[12/13 18:56:23     45s] OPERPROF:   Starting NP-Blockage-Aware-Snap at level 2, MEM:3846.7M, EPOCH TIME: 1734112583.761999
[12/13 18:56:23     45s] OPERPROF:   Finished NP-Blockage-Aware-Snap at level 2, CPU:0.000, REAL:0.000, MEM:3846.7M, EPOCH TIME: 1734112583.762066
[12/13 18:56:23     45s] Iteration  6: Total net bbox = 4.174e+02 (2.15e+02 2.02e+02)
[12/13 18:56:23     45s]               Est.  stn bbox = 4.272e+02 (2.18e+02 2.09e+02)
[12/13 18:56:23     45s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 3750.7M
[12/13 18:56:23     45s] OPERPROF: Finished NP-Place at level 1, CPU:0.234, REAL:0.127, MEM:3622.7M, EPOCH TIME: 1734112583.763230
[12/13 18:56:23     45s] Legalizing MH Cells... 0 / 0 (level 4)
[12/13 18:56:23     45s] MH packer: No MH instances from GP
[12/13 18:56:23     45s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3494.7M, DRC: 0)
[12/13 18:56:23     45s] 0 (out of 0) MH cells were successfully legalized.
[12/13 18:56:23     45s] Move report: Timing Driven Placement moves 26 insts, mean move: 8.65 um, max move: 17.33 um 
[12/13 18:56:23     45s] 	Max move on inst (therm1/g311): (26.68, 33.12) --> (21.76, 20.71)
[12/13 18:56:23     45s] no activity file in design. spp won't run.
[12/13 18:56:23     45s] OPERPROF: Starting IP-Delete-SP-Data at level 1, MEM:3494.7M, EPOCH TIME: 1734112583.764328
[12/13 18:56:23     45s] Saved padding area to DB
[12/13 18:56:23     45s] OPERPROF:   Starting Section-Head-Init at level 2, MEM:3494.7M, EPOCH TIME: 1734112583.764392
[12/13 18:56:23     45s] OPERPROF:   Finished Section-Head-Init at level 2, CPU:0.000, REAL:0.000, MEM:3494.7M, EPOCH TIME: 1734112583.764449
[12/13 18:56:23     45s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3494.7M, EPOCH TIME: 1734112583.764488
[12/13 18:56:23     45s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/13 18:56:23     45s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.000, REAL:0.000, MEM:3494.7M, EPOCH TIME: 1734112583.764558
[12/13 18:56:23     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:23     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:23     45s] OPERPROF: Finished IP-Delete-SP-Data at level 1, CPU:0.001, REAL:0.001, MEM:3494.7M, EPOCH TIME: 1734112583.764987
[12/13 18:56:23     45s] 
[12/13 18:56:23     45s] Finished Incremental Placement (cpu=0:00:00.9, real=0:00:00.0, mem=3494.7M)
[12/13 18:56:23     45s] Begin: Reorder Scan Chains
[12/13 18:56:23     45s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/13 18:56:23     45s] Type 'man IMPSP-9025' for more detail.
[12/13 18:56:23     45s] End: Reorder Scan Chains
[12/13 18:56:23     45s] CongRepair sets shifter mode to gplace
[12/13 18:56:23     45s] TDRefine: refinePlace mode is spiral
[12/13 18:56:23     45s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3494.7M, EPOCH TIME: 1734112583.766113
[12/13 18:56:23     45s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3494.7M, EPOCH TIME: 1734112583.766156
[12/13 18:56:23     45s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3494.7M, EPOCH TIME: 1734112583.766202
[12/13 18:56:23     45s] Processing tracks to init pin-track alignment.
[12/13 18:56:23     45s] z: 2, totalTracks: 1
[12/13 18:56:23     45s] z: 4, totalTracks: 1
[12/13 18:56:23     45s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 18:56:23     45s] Cell adc LLGs are deleted
[12/13 18:56:23     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:23     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:23     45s] # Building adc llgBox search-tree.
[12/13 18:56:23     45s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3494.7M, EPOCH TIME: 1734112583.766736
[12/13 18:56:23     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:23     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:23     45s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:3494.7M, EPOCH TIME: 1734112583.766811
[12/13 18:56:23     45s] Max number of tech site patterns supported in site array is 256.
[12/13 18:56:23     45s] Core basic site is CoreSite
[12/13 18:56:23     45s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[12/13 18:56:23     45s] After signature check, allow fast init is true, keep pre-filter is true.
[12/13 18:56:23     45s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/13 18:56:23     45s] Fast DP-INIT is on for default
[12/13 18:56:23     45s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x42e68660): Create thread pool 0x7f3a65264288.
[12/13 18:56:23     45s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x42e68660): 0 out of 2 thread pools are available.
[12/13 18:56:23     45s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/13 18:56:23     45s] Atter site array init, number of instance map data is 0.
[12/13 18:56:23     45s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.007, REAL:0.006, MEM:3622.7M, EPOCH TIME: 1734112583.773193
[12/13 18:56:23     45s] 
[12/13 18:56:23     45s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:56:23     45s] OPERPROF:         Starting CMU at level 5, MEM:3622.7M, EPOCH TIME: 1734112583.773352
[12/13 18:56:23     45s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:3622.7M, EPOCH TIME: 1734112583.773411
[12/13 18:56:23     45s] 
[12/13 18:56:23     45s] Bad Lib Cell Checking (CMU) is done! (0)
[12/13 18:56:23     45s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.008, REAL:0.007, MEM:3622.7M, EPOCH TIME: 1734112583.773477
[12/13 18:56:23     45s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3622.7M, EPOCH TIME: 1734112583.773511
[12/13 18:56:23     45s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3622.7M, EPOCH TIME: 1734112583.773632
[12/13 18:56:23     45s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3622.7MB).
[12/13 18:56:23     45s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.009, REAL:0.008, MEM:3622.7M, EPOCH TIME: 1734112583.773737
[12/13 18:56:23     45s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.009, REAL:0.008, MEM:3622.7M, EPOCH TIME: 1734112583.773764
[12/13 18:56:23     45s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2428672.2
[12/13 18:56:23     45s] OPERPROF:   Starting Refine-Place at level 2, MEM:3622.7M, EPOCH TIME: 1734112583.773842
[12/13 18:56:23     45s] *** Starting refinePlace (0:00:45.7 mem=3622.7M) ***
[12/13 18:56:23     45s] Total net bbox length = 4.616e+02 (2.102e+02 2.514e+02) (ext = 1.018e+02)
[12/13 18:56:23     45s] 
[12/13 18:56:23     45s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:56:23     45s] Move report: placeLevelShifters moves 1 insts, mean move: 0.46 um, max move: 0.46 um 
[12/13 18:56:23     45s] 	Max move on inst (pretherm): (10.33, 16.55) --> (10.79, 16.55)
[12/13 18:56:23     45s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3622.7M, EPOCH TIME: 1734112583.774099
[12/13 18:56:23     45s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3622.7M, EPOCH TIME: 1734112583.774145
[12/13 18:56:23     45s] (I)      Default pattern map key = adc_default.
[12/13 18:56:23     45s] Set min layer with default ( 2 )
[12/13 18:56:23     45s] Set max layer with default ( 127 )
[12/13 18:56:23     45s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:56:23     45s] Min route layer (adjusted) = 2
[12/13 18:56:23     45s] Max route layer (adjusted) = 5
[12/13 18:56:23     45s] (I)      Default pattern map key = adc_default.
[12/13 18:56:23     45s] Set min layer with default ( 2 )
[12/13 18:56:23     45s] Set max layer with default ( 127 )
[12/13 18:56:23     45s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:56:23     45s] Min route layer (adjusted) = 2
[12/13 18:56:23     45s] Max route layer (adjusted) = 5
[12/13 18:56:23     45s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3622.7M, EPOCH TIME: 1734112583.777048
[12/13 18:56:23     45s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3622.7M, EPOCH TIME: 1734112583.777101
[12/13 18:56:23     45s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:3622.7M, EPOCH TIME: 1734112583.777133
[12/13 18:56:23     45s] Starting refinePlace ...
[12/13 18:56:23     45s] (I)      Default pattern map key = adc_default.
[12/13 18:56:23     45s] Set min layer with default ( 2 )
[12/13 18:56:23     45s] Set max layer with default ( 127 )
[12/13 18:56:23     45s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:56:23     45s] Min route layer (adjusted) = 2
[12/13 18:56:23     45s] Max route layer (adjusted) = 5
[12/13 18:56:23     45s] (I)      Default pattern map key = adc_default.
[12/13 18:56:23     45s] Set min layer with default ( 2 )
[12/13 18:56:23     45s] Set max layer with default ( 127 )
[12/13 18:56:23     45s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:56:23     45s] Min route layer (adjusted) = 2
[12/13 18:56:23     45s] Max route layer (adjusted) = 5
[12/13 18:56:23     45s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3750.7M, EPOCH TIME: 1734112583.782150
[12/13 18:56:23     45s] DDP initSite1 nrRow 7 nrJob 7
[12/13 18:56:23     45s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3750.7M, EPOCH TIME: 1734112583.782205
[12/13 18:56:23     45s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:3750.7M, EPOCH TIME: 1734112583.782279
[12/13 18:56:23     45s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3750.7M, EPOCH TIME: 1734112583.782311
[12/13 18:56:23     45s] DDP markSite nrRow 7 nrJob 7
[12/13 18:56:23     45s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:3750.7M, EPOCH TIME: 1734112583.782384
[12/13 18:56:23     45s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:3750.7M, EPOCH TIME: 1734112583.782434
[12/13 18:56:23     45s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/13 18:56:23     45s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:3750.7M, EPOCH TIME: 1734112583.782656
[12/13 18:56:23     45s] OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.000, MEM:3750.7M, EPOCH TIME: 1734112583.782681
[12/13 18:56:23     45s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/13 18:56:23     45s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:3750.7M, EPOCH TIME: 1734112583.782747
[12/13 18:56:23     45s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:3750.7M, EPOCH TIME: 1734112583.782778
[12/13 18:56:23     45s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.000, REAL:0.000, MEM:3750.7M, EPOCH TIME: 1734112583.782900
[12/13 18:56:23     45s] ** Cut row section cpu time 0:00:00.0.
[12/13 18:56:23     45s]  ** Cut row section real time 0:00:00.0.
[12/13 18:56:23     45s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.000, MEM:3750.7M, EPOCH TIME: 1734112583.782947
[12/13 18:56:23     45s]   Spread Effort: high, pre-route mode, useDDP on.
[12/13 18:56:23     45s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3590.7MB) @(0:00:45.7 - 0:00:45.7).
[12/13 18:56:23     45s] Move report: preRPlace moves 26 insts, mean move: 1.05 um, max move: 6.60 um 
[12/13 18:56:23     45s] 	Max move on inst (therm1/out_reg[2]): (23.16, 12.42) --> (20.70, 8.28)
[12/13 18:56:23     45s] 	Length: 20 sites, height: 1 rows, site name: CoreSite, cell type: DFFRX1
[12/13 18:56:23     45s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:3590.7M, EPOCH TIME: 1734112583.793080
[12/13 18:56:23     45s] Tweakage: fix icg 0, fix clk 0.
[12/13 18:56:23     45s] Tweakage: density cost 0, scale 0.4.
[12/13 18:56:23     45s] Tweakage: activity cost 0, scale 1.0.
[12/13 18:56:23     45s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:3718.7M, EPOCH TIME: 1734112583.796347
[12/13 18:56:23     45s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:3718.7M, EPOCH TIME: 1734112583.796522
[12/13 18:56:23     45s] Tweakage perm 0 insts, flip 0 insts.
[12/13 18:56:23     45s] Tweakage perm 0 insts, flip 0 insts.
[12/13 18:56:23     45s] Tweakage perm 0 insts, flip 0 insts.
[12/13 18:56:23     45s] Tweakage perm 0 insts, flip 0 insts.
[12/13 18:56:23     45s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:0.065, REAL:0.065, MEM:4656.7M, EPOCH TIME: 1734112583.861779
[12/13 18:56:23     45s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:0.065, REAL:0.066, MEM:4656.7M, EPOCH TIME: 1734112583.861871
[12/13 18:56:23     45s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.079, REAL:0.080, MEM:3609.7M, EPOCH TIME: 1734112583.873580
[12/13 18:56:23     45s] Move report: Congestion aware Tweak moves 1 insts, mean move: 0.21 um, max move: 0.21 um 
[12/13 18:56:23     45s] 	Max move on inst (pretherm): (10.33, 16.55) --> (10.12, 16.56)
[12/13 18:56:23     45s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.1, real=0:00:00.0, mem=3609.7mb) @(0:00:45.7 - 0:00:45.8).
[12/13 18:56:23     45s] 
[12/13 18:56:23     45s] Running Spiral MT with 8 threads  fetchWidth=8 
[12/13 18:56:23     45s] Move report: legalization moves 15 insts, mean move: 6.04 um, max move: 13.80 um spiral
[12/13 18:56:23     45s] 	Max move on inst (therm1/g309): (18.40, 20.70) --> (28.06, 16.56)
[12/13 18:56:23     45s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[12/13 18:56:23     45s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/13 18:56:23     45s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3580.8MB) @(0:00:45.8 - 0:00:45.8).
[12/13 18:56:23     45s] Move report: Detail placement moves 26 insts, mean move: 4.04 um, max move: 14.44 um 
[12/13 18:56:23     45s] 	Max move on inst (therm1/g309): (17.76, 20.70) --> (28.06, 16.56)
[12/13 18:56:23     45s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3580.8MB
[12/13 18:56:23     45s] Statistics of distance of Instance movement in refine placement:
[12/13 18:56:23     45s]   maximum (X+Y) =        14.44 um
[12/13 18:56:23     45s]   inst (therm1/g309) with max move: (17.759, 20.702) -> (28.06, 16.56)
[12/13 18:56:23     45s]   mean    (X+Y) =         4.04 um
[12/13 18:56:23     45s] Summary Report:
[12/13 18:56:23     45s] Instances move: 26 (out of 26 movable)
[12/13 18:56:23     45s] Instances flipped: 0
[12/13 18:56:23     45s] Mean displacement: 4.04 um
[12/13 18:56:23     45s] Max displacement: 14.44 um (Instance: therm1/g309) (17.759, 20.702) -> (28.06, 16.56)
[12/13 18:56:23     45s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: CLKINVX2
[12/13 18:56:23     45s] 	Violation at original loc: Overlapping with other instance
[12/13 18:56:23     45s] Total instances moved : 26
[12/13 18:56:23     45s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.098, REAL:0.103, MEM:3580.8M, EPOCH TIME: 1734112583.879671
[12/13 18:56:23     45s] Total net bbox length = 5.945e+02 (2.792e+02 3.153e+02) (ext = 1.072e+02)
[12/13 18:56:23     45s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3580.8MB
[12/13 18:56:23     45s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=3580.8MB) @(0:00:45.7 - 0:00:45.8).
[12/13 18:56:23     45s] *** Finished refinePlace (0:00:45.8 mem=3580.8M) ***
[12/13 18:56:23     45s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2428672.2
[12/13 18:56:23     45s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.102, REAL:0.106, MEM:3580.8M, EPOCH TIME: 1734112583.879918
[12/13 18:56:23     45s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:3580.8M, EPOCH TIME: 1734112583.879980
[12/13 18:56:23     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:28).
[12/13 18:56:23     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:23     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:23     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:23     45s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.001, REAL:0.001, MEM:3577.8M, EPOCH TIME: 1734112583.880776
[12/13 18:56:23     45s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.111, REAL:0.115, MEM:3577.8M, EPOCH TIME: 1734112583.880827
[12/13 18:56:23     45s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3577.8M, EPOCH TIME: 1734112583.880922
[12/13 18:56:23     45s] Starting Early Global Route congestion estimation: mem = 3577.8M
[12/13 18:56:23     45s] (I)      Initializing eGR engine (regular)
[12/13 18:56:23     45s] Set min layer with default ( 2 )
[12/13 18:56:23     45s] Set max layer with default ( 127 )
[12/13 18:56:23     45s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:56:23     45s] Min route layer (adjusted) = 2
[12/13 18:56:23     45s] Max route layer (adjusted) = 5
[12/13 18:56:23     45s] (I)      Initializing eGR engine (regular)
[12/13 18:56:23     45s] Set min layer with default ( 2 )
[12/13 18:56:23     45s] Set max layer with default ( 127 )
[12/13 18:56:23     45s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:56:23     45s] Min route layer (adjusted) = 2
[12/13 18:56:23     45s] Max route layer (adjusted) = 5
[12/13 18:56:23     45s] (I)      Started Early Global Route kernel ( Curr Mem: 3.39 MB )
[12/13 18:56:23     45s] (I)      Running eGR Regular flow
[12/13 18:56:23     45s] (I)      # wire layers (front) : 6
[12/13 18:56:23     45s] (I)      # wire layers (back)  : 0
[12/13 18:56:23     45s] (I)      min wire layer : 1
[12/13 18:56:23     45s] (I)      max wire layer : 5
[12/13 18:56:23     45s] (I)      # cut layers (front) : 5
[12/13 18:56:23     45s] (I)      # cut layers (back)  : 0
[12/13 18:56:23     45s] (I)      min cut layer : 1
[12/13 18:56:23     45s] (I)      max cut layer : 4
[12/13 18:56:23     45s] (I)      ================================ Layers ================================
[12/13 18:56:23     45s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/13 18:56:23     45s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[12/13 18:56:23     45s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/13 18:56:23     45s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[12/13 18:56:23     45s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[12/13 18:56:23     45s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[12/13 18:56:23     45s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[12/13 18:56:23     45s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[12/13 18:56:23     45s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[12/13 18:56:23     45s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[12/13 18:56:23     45s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[12/13 18:56:23     45s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[12/13 18:56:23     45s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[12/13 18:56:23     45s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[12/13 18:56:23     45s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/13 18:56:23     45s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[12/13 18:56:23     45s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[12/13 18:56:23     45s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/13 18:56:23     45s] (I)      Started Import and model ( Curr Mem: 3.39 MB )
[12/13 18:56:23     45s] (I)      Default pattern map key = adc_default.
[12/13 18:56:23     45s] (I)      == Non-default Options ==
[12/13 18:56:23     45s] (I)      Maximum routing layer                              : 5
[12/13 18:56:23     45s] (I)      Top routing layer                                  : 5
[12/13 18:56:23     45s] (I)      Number of threads                                  : 8
[12/13 18:56:23     45s] (I)      Route tie net to shape                             : auto
[12/13 18:56:23     45s] (I)      Use non-blocking free Dbs wires                    : false
[12/13 18:56:23     45s] (I)      Method to set GCell size                           : row
[12/13 18:56:23     45s] (I)      Tie hi/lo max distance                             : 41.400000
[12/13 18:56:23     45s] (I)      Counted 88 PG shapes. eGR will not process PG shapes layer by layer.
[12/13 18:56:23     45s] (I)      ============== Pin Summary ==============
[12/13 18:56:23     45s] (I)      +-------+--------+---------+------------+
[12/13 18:56:23     45s] (I)      | Layer | # pins | % total |      Group |
[12/13 18:56:23     45s] (I)      +-------+--------+---------+------------+
[12/13 18:56:23     45s] (I)      |     1 |     85 |   85.00 |        Pin |
[12/13 18:56:23     45s] (I)      |     2 |     15 |   15.00 |        Pin |
[12/13 18:56:23     45s] (I)      |     3 |      0 |    0.00 | Pin access |
[12/13 18:56:23     45s] (I)      |     4 |      0 |    0.00 | Pin access |
[12/13 18:56:23     45s] (I)      |     5 |      0 |    0.00 |      Other |
[12/13 18:56:23     45s] (I)      +-------+--------+---------+------------+
[12/13 18:56:23     45s] (I)      Use row-based GCell size
[12/13 18:56:23     45s] (I)      Use row-based GCell align
[12/13 18:56:23     45s] (I)      layer 0 area = 83000
[12/13 18:56:23     45s] (I)      layer 1 area = 67600
[12/13 18:56:23     45s] (I)      layer 2 area = 240000
[12/13 18:56:23     45s] (I)      layer 3 area = 240000
[12/13 18:56:23     45s] (I)      layer 4 area = 4000000
[12/13 18:56:23     45s] (I)      GCell unit size   : 4140
[12/13 18:56:23     45s] (I)      GCell multiplier  : 1
[12/13 18:56:23     45s] (I)      GCell row height  : 4140
[12/13 18:56:23     45s] (I)      Actual row height : 4140
[12/13 18:56:23     45s] (I)      GCell align ref   : 8280 8280
[12/13 18:56:23     45s] [NR-eGR] Track table information for default rule: 
[12/13 18:56:23     45s] [NR-eGR] met1 has single uniform track structure
[12/13 18:56:23     45s] [NR-eGR] met2 has single uniform track structure
[12/13 18:56:23     45s] [NR-eGR] met3 has single uniform track structure
[12/13 18:56:23     45s] [NR-eGR] met4 has single uniform track structure
[12/13 18:56:23     45s] [NR-eGR] met5 has single uniform track structure
[12/13 18:56:23     45s] (I)      =============== Default via ===============
[12/13 18:56:23     45s] (I)      +---+------------------+------------------+
[12/13 18:56:23     45s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[12/13 18:56:23     45s] (I)      +---+------------------+------------------+
[12/13 18:56:23     45s] (I)      | 1 |    2  M1M2_PR_R  |    4  M1M2_PR_MR |
[12/13 18:56:23     45s] (I)      | 2 |    7  M2M3_PR_R  |    9  M2M3_PR_MR |
[12/13 18:56:23     45s] (I)      | 3 |   11  M3M4_PR    |   14  M3M4_PR_MR |
[12/13 18:56:23     45s] (I)      | 4 |   16  M4M5_PR    |   19  M4M5_PR_MR |
[12/13 18:56:23     45s] (I)      +---+------------------+------------------+
[12/13 18:56:23     45s] [NR-eGR] Read 104 PG shapes
[12/13 18:56:23     45s] [NR-eGR] Read 0 clock shapes
[12/13 18:56:23     45s] [NR-eGR] Read 0 other shapes
[12/13 18:56:23     45s] [NR-eGR] #Routing Blockages  : 0
[12/13 18:56:23     45s] [NR-eGR] #Instance Blockages : 68
[12/13 18:56:23     45s] [NR-eGR] #PG Blockages       : 104
[12/13 18:56:23     45s] [NR-eGR] #Halo Blockages     : 0
[12/13 18:56:23     45s] [NR-eGR] #Boundary Blockages : 0
[12/13 18:56:23     45s] [NR-eGR] #Clock Blockages    : 0
[12/13 18:56:23     45s] [NR-eGR] #Other Blockages    : 0
[12/13 18:56:23     45s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/13 18:56:23     45s] (I)      Custom ignore net properties:
[12/13 18:56:23     45s] (I)      1 : NotLegal
[12/13 18:56:23     45s] (I)      Default ignore net properties:
[12/13 18:56:23     45s] (I)      1 : Special
[12/13 18:56:23     45s] (I)      2 : Analog
[12/13 18:56:23     45s] (I)      3 : Fixed
[12/13 18:56:23     45s] (I)      4 : Skipped
[12/13 18:56:23     45s] (I)      5 : MixedSignal
[12/13 18:56:23     45s] (I)      Prerouted net properties:
[12/13 18:56:23     45s] (I)      1 : NotLegal
[12/13 18:56:23     45s] (I)      2 : Special
[12/13 18:56:23     45s] (I)      3 : Analog
[12/13 18:56:23     45s] (I)      4 : Fixed
[12/13 18:56:23     45s] (I)      5 : Skipped
[12/13 18:56:23     45s] (I)      6 : MixedSignal
[12/13 18:56:23     45s] [NR-eGR] Early global route reroute all routable nets
[12/13 18:56:23     45s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/13 18:56:23     45s] [NR-eGR] Read 43 nets ( ignored 0 )
[12/13 18:56:23     45s] (I)        Front-side 43 ( ignored 0 )
[12/13 18:56:23     45s] (I)        Back-side  0 ( ignored 0 )
[12/13 18:56:23     45s] (I)        Both-side  0 ( ignored 0 )
[12/13 18:56:23     45s] (I)      early_global_route_priority property id does not exist.
[12/13 18:56:23     45s] (I)      Read Num Blocks=172  Num Prerouted Wires=0  Num CS=0
[12/13 18:56:23     45s] (I)      Layer 1 (V) : #blockages 90 : #preroutes 0
[12/13 18:56:23     45s] (I)      Layer 2 (H) : #blockages 39 : #preroutes 0
[12/13 18:56:23     45s] (I)      Layer 3 (V) : #blockages 31 : #preroutes 0
[12/13 18:56:23     45s] (I)      Layer 4 (H) : #blockages 12 : #preroutes 0
[12/13 18:56:23     45s] (I)      Number of ignored nets                =      0
[12/13 18:56:23     45s] (I)      Number of connected nets              =      0
[12/13 18:56:23     45s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/13 18:56:23     45s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/13 18:56:23     45s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/13 18:56:23     45s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/13 18:56:23     45s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/13 18:56:23     45s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/13 18:56:23     45s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/13 18:56:23     45s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/13 18:56:23     45s] (I)      Ndr track 0 does not exist
[12/13 18:56:23     45s] (I)      ---------------------Grid Graph Info--------------------
[12/13 18:56:23     45s] (I)      Routing area        : (0, 0) - (47380, 45540)
[12/13 18:56:23     45s] (I)      Core area           : (8280, 8280) - (39100, 37260)
[12/13 18:56:23     45s] (I)      Site width          :   460  (dbu)
[12/13 18:56:23     45s] (I)      Row height          :  4140  (dbu)
[12/13 18:56:23     45s] (I)      GCell row height    :  4140  (dbu)
[12/13 18:56:23     45s] (I)      GCell width         :  4140  (dbu)
[12/13 18:56:23     45s] (I)      GCell height        :  4140  (dbu)
[12/13 18:56:23     45s] (I)      Grid                :    12    11     5
[12/13 18:56:23     45s] (I)      Layer numbers       :     1     2     3     4     5
[12/13 18:56:23     45s] (I)      Vertical capacity   :     0  4140     0  4140     0
[12/13 18:56:23     45s] (I)      Horizontal capacity :     0     0  4140     0  4140
[12/13 18:56:23     45s] (I)      Default wire width  :   140   140   300   300  1600
[12/13 18:56:23     45s] (I)      Default wire space  :   140   140   300   300  1600
[12/13 18:56:23     45s] (I)      Default wire pitch  :   280   280   600   600  3200
[12/13 18:56:23     45s] (I)      Default pitch size  :   280   460   610   615  3660
[12/13 18:56:23     45s] (I)      First track coord   :   460   460   350   900  4620
[12/13 18:56:23     45s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[12/13 18:56:23     45s] (I)      Total num of tracks :    98   102    74    76    11
[12/13 18:56:23     45s] (I)      Num of masks        :     1     1     1     1     1
[12/13 18:56:23     45s] (I)      Num of trim masks   :     0     0     0     0     0
[12/13 18:56:23     45s] (I)      --------------------------------------------------------
[12/13 18:56:23     45s] 
[12/13 18:56:23     45s] [NR-eGR] ============ Routing rule table ============
[12/13 18:56:23     45s] [NR-eGR] Rule id: 0  Nets: 43
[12/13 18:56:23     45s] [NR-eGR] ========================================
[12/13 18:56:23     45s] [NR-eGR] 
[12/13 18:56:23     45s] (I)      ======== NDR :  =========
[12/13 18:56:23     45s] (I)      +--------------+--------+
[12/13 18:56:23     45s] (I)      |           ID |      0 |
[12/13 18:56:23     45s] (I)      |         Name |        |
[12/13 18:56:23     45s] (I)      |      Default |    yes |
[12/13 18:56:23     45s] (I)      |  Clk Special |     no |
[12/13 18:56:23     45s] (I)      | Hard spacing |     no |
[12/13 18:56:23     45s] (I)      |    NDR track | (none) |
[12/13 18:56:23     45s] (I)      |      NDR via | (none) |
[12/13 18:56:23     45s] (I)      |  Extra space |      0 |
[12/13 18:56:23     45s] (I)      |      Shields |      0 |
[12/13 18:56:23     45s] (I)      |   Demand (H) |      1 |
[12/13 18:56:23     45s] (I)      |   Demand (V) |      1 |
[12/13 18:56:23     45s] (I)      |        #Nets |     43 |
[12/13 18:56:23     45s] (I)      +--------------+--------+
[12/13 18:56:23     45s] (I)      +-------------------------------------------------------------------------------------+
[12/13 18:56:23     45s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/13 18:56:23     45s] (I)      +-------------------------------------------------------------------------------------+
[12/13 18:56:23     45s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[12/13 18:56:23     45s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[12/13 18:56:23     45s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[12/13 18:56:23     45s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[12/13 18:56:23     45s] (I)      +-------------------------------------------------------------------------------------+
[12/13 18:56:23     45s] (I)      =============== Blocked Tracks ===============
[12/13 18:56:23     45s] (I)      +-------+---------+----------+---------------+
[12/13 18:56:23     45s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/13 18:56:23     45s] (I)      +-------+---------+----------+---------------+
[12/13 18:56:23     45s] (I)      |     1 |       0 |        0 |         0.00% |
[12/13 18:56:23     45s] (I)      |     2 |    1122 |      283 |        25.22% |
[12/13 18:56:23     45s] (I)      |     3 |     888 |       89 |        10.02% |
[12/13 18:56:23     45s] (I)      |     4 |     836 |      168 |        20.10% |
[12/13 18:56:23     45s] (I)      |     5 |     132 |       46 |        34.85% |
[12/13 18:56:23     45s] (I)      +-------+---------+----------+---------------+
[12/13 18:56:23     45s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 3.42 MB )
[12/13 18:56:23     45s] (I)      Reset routing kernel
[12/13 18:56:23     45s] (I)      Started Global Routing ( Curr Mem: 3.42 MB )
[12/13 18:56:23     45s] (I)      totalPins=103  totalGlobalPin=99 (96.12%)
[12/13 18:56:23     45s] (I)      ================= Net Group Info =================
[12/13 18:56:23     45s] (I)      +----+----------------+--------------+-----------+
[12/13 18:56:23     45s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[12/13 18:56:23     45s] (I)      +----+----------------+--------------+-----------+
[12/13 18:56:23     45s] (I)      |  1 |             43 |      met2(2) |   met5(5) |
[12/13 18:56:23     45s] (I)      +----+----------------+--------------+-----------+
[12/13 18:56:23     45s] (I)      total 2D Cap : 2513 = (892 H, 1621 V)
[12/13 18:56:23     45s] (I)      total 2D Demand : 4 = (0 H, 4 V)
[12/13 18:56:23     45s] [NR-eGR] Layer group 1: route 43 net(s) in layer range [2, 5]
[12/13 18:56:23     45s] (I)      
[12/13 18:56:23     45s] (I)      ============  Phase 1a Route ============
[12/13 18:56:23     45s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/13 18:56:23     45s] (I)      Usage: 137 = (65 H, 72 V) = (7.29% H, 4.44% V) = (2.691e+02um H, 2.981e+02um V)
[12/13 18:56:23     45s] (I)      
[12/13 18:56:23     45s] (I)      ============  Phase 1b Route ============
[12/13 18:56:23     45s] (I)      Usage: 138 = (65 H, 73 V) = (7.29% H, 4.50% V) = (2.691e+02um H, 3.022e+02um V)
[12/13 18:56:23     45s] (I)      Overflow of layer group 1: 4.86% H + 0.00% V. EstWL: 5.713200e+02um
[12/13 18:56:23     45s] (I)      Congestion metric : 12.43%H 0.00%V, 12.43%HV
[12/13 18:56:23     45s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/13 18:56:23     45s] (I)      
[12/13 18:56:23     45s] (I)      ============  Phase 1c Route ============
[12/13 18:56:23     45s] (I)      Level2 Grid: 3 x 3
[12/13 18:56:23     45s] (I)      Usage: 138 = (65 H, 73 V) = (7.29% H, 4.50% V) = (2.691e+02um H, 3.022e+02um V)
[12/13 18:56:23     45s] (I)      
[12/13 18:56:23     45s] (I)      ============  Phase 1d Route ============
[12/13 18:56:23     45s] (I)      Usage: 138 = (65 H, 73 V) = (7.29% H, 4.50% V) = (2.691e+02um H, 3.022e+02um V)
[12/13 18:56:23     45s] (I)      
[12/13 18:56:23     45s] (I)      ============  Phase 1e Route ============
[12/13 18:56:23     45s] (I)      Usage: 138 = (65 H, 73 V) = (7.29% H, 4.50% V) = (2.691e+02um H, 3.022e+02um V)
[12/13 18:56:23     45s] [NR-eGR] Early Global Route overflow of layer group 1: 4.93% H + 0.00% V. EstWL: 5.713200e+02um
[12/13 18:56:23     45s] (I)      
[12/13 18:56:23     45s] (I)      ============  Phase 1l Route ============
[12/13 18:56:23     45s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/13 18:56:23     45s] (I)      Layer  2:        888        64         0          36        1044    ( 3.33%) 
[12/13 18:56:23     45s] (I)      Layer  3:        753       228        56           0         821    ( 0.00%) 
[12/13 18:56:23     45s] (I)      Layer  4:        600        70         1           0         808    ( 0.00%) 
[12/13 18:56:23     45s] (I)      Layer  5:         78        11         1          49          88    (35.54%) 
[12/13 18:56:23     45s] (I)      Total:          2319       373        58          84        2760    ( 2.95%) 
[12/13 18:56:23     45s] (I)      
[12/13 18:56:23     45s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/13 18:56:23     45s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/13 18:56:23     45s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/13 18:56:23     45s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[12/13 18:56:23     45s] [NR-eGR] --------------------------------------------------------------------------------
[12/13 18:56:23     45s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/13 18:56:23     45s] [NR-eGR]    met2 ( 2)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/13 18:56:23     45s] [NR-eGR]    met3 ( 3)         9( 7.38%)         4( 3.28%)         1( 0.82%)   (11.48%) 
[12/13 18:56:23     45s] [NR-eGR]    met4 ( 4)         1( 0.83%)         0( 0.00%)         0( 0.00%)   ( 0.83%) 
[12/13 18:56:23     45s] [NR-eGR]    met5 ( 5)         1( 1.27%)         0( 0.00%)         0( 0.00%)   ( 1.27%) 
[12/13 18:56:23     45s] [NR-eGR] --------------------------------------------------------------------------------
[12/13 18:56:23     45s] [NR-eGR]        Total        11( 2.52%)         4( 0.92%)         1( 0.23%)   ( 3.67%) 
[12/13 18:56:23     45s] [NR-eGR] 
[12/13 18:56:23     45s] (I)      Finished Global Routing ( CPU: 0.08 sec, Real: 0.03 sec, Curr Mem: 3.42 MB )
[12/13 18:56:23     45s] (I)      Updating congestion map
[12/13 18:56:23     45s] (I)      total 2D Cap : 2572 = (912 H, 1660 V)
[12/13 18:56:23     45s] [NR-eGR] Overflow after Early Global Route 9.02% H + 0.00% V
[12/13 18:56:23     45s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.10 sec, Real: 0.04 sec, Curr Mem: 3.42 MB )
[12/13 18:56:23     45s] Early Global Route congestion estimation runtime: 0.04 seconds, mem = 3609.8M
[12/13 18:56:23     45s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.102, REAL:0.042, MEM:3609.8M, EPOCH TIME: 1734112583.922456
[12/13 18:56:23     45s] OPERPROF: Starting HotSpotCal at level 1, MEM:3609.8M, EPOCH TIME: 1734112583.922490
[12/13 18:56:23     45s] [hotspot] +------------+---------------+---------------+
[12/13 18:56:23     45s] [hotspot] |            |   max hotspot | total hotspot |
[12/13 18:56:23     45s] [hotspot] +------------+---------------+---------------+
[12/13 18:56:23     45s] [hotspot] | normalized |          1.00 |          1.00 |
[12/13 18:56:23     45s] [hotspot] +------------+---------------+---------------+
[12/13 18:56:23     45s] Local HotSpot Analysis: normalized max congestion hotspot area = 1.00, normalized total congestion hotspot area = 1.00 (area is in unit of 4 std-cell row bins)
[12/13 18:56:23     45s] [hotspot] max/total 1.00/1.00, big hotspot (>10) total 0.00
[12/13 18:56:23     45s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[12/13 18:56:23     45s] [hotspot] +-----+-------------------------------------+---------------+
[12/13 18:56:23     45s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/13 18:56:23     45s] [hotspot] +-----+-------------------------------------+---------------+
[12/13 18:56:23     45s] [hotspot] |  1  |    16.56    16.56    33.12    33.12 |        1.00   |
[12/13 18:56:23     45s] [hotspot] +-----+-------------------------------------+---------------+
[12/13 18:56:23     45s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.003, REAL:0.003, MEM:3609.8M, EPOCH TIME: 1734112583.925575
[12/13 18:56:23     45s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3609.8M, EPOCH TIME: 1734112583.925629
[12/13 18:56:23     45s] Starting Early Global Route wiring: mem = 3609.8M
[12/13 18:56:23     45s] (I)      Running track assignment and export wires
[12/13 18:56:23     45s] (I)      Delete wires for 43 nets 
[12/13 18:56:23     45s] (I)      ============= Track Assignment ============
[12/13 18:56:23     45s] (I)      Started Track Assignment (8T) ( Curr Mem: 3.42 MB )
[12/13 18:56:23     45s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[12/13 18:56:23     45s] (I)      Run Multi-thread track assignment
[12/13 18:56:23     45s] (I)      Finished Track Assignment (8T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3.42 MB )
[12/13 18:56:23     45s] (I)      Started Export ( Curr Mem: 3.42 MB )
[12/13 18:56:23     45s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[12/13 18:56:23     45s] [NR-eGR] Total eGR-routed clock nets wire length: 44um, number of vias: 11
[12/13 18:56:23     45s] [NR-eGR] --------------------------------------------------------------------------
[12/13 18:56:23     45s] [NR-eGR]               Length (um)  Vias 
[12/13 18:56:23     45s] [NR-eGR] --------------------------------
[12/13 18:56:23     45s] [NR-eGR]  met1  (1H)             0    81 
[12/13 18:56:23     45s] [NR-eGR]  met2  (2V)           213   129 
[12/13 18:56:23     45s] [NR-eGR]  met3  (3H)           255    31 
[12/13 18:56:23     45s] [NR-eGR]  met4  (4V)           133    14 
[12/13 18:56:23     45s] [NR-eGR]  met5  (5H)            39     0 
[12/13 18:56:23     45s] [NR-eGR] --------------------------------
[12/13 18:56:23     45s] [NR-eGR]        Total          640   255 
[12/13 18:56:23     45s] [NR-eGR] --------------------------------------------------------------------------
[12/13 18:56:23     45s] [NR-eGR] Total half perimeter of net bounding box: 594um
[12/13 18:56:23     45s] [NR-eGR] Total length: 640um, number of vias: 255
[12/13 18:56:23     45s] [NR-eGR] --------------------------------------------------------------------------
[12/13 18:56:23     45s] (I)      == Layer wire length by net rule ==
[12/13 18:56:23     45s] (I)                    Default 
[12/13 18:56:23     45s] (I)      ----------------------
[12/13 18:56:23     45s] (I)       met1  (1H)       0um 
[12/13 18:56:23     45s] (I)       met2  (2V)     213um 
[12/13 18:56:23     45s] (I)       met3  (3H)     255um 
[12/13 18:56:23     45s] (I)       met4  (4V)     133um 
[12/13 18:56:23     45s] (I)       met5  (5H)      39um 
[12/13 18:56:23     45s] (I)      ----------------------
[12/13 18:56:23     45s] (I)             Total    640um 
[12/13 18:56:23     45s] (I)      == Layer via count by net rule ==
[12/13 18:56:23     45s] (I)                    Default 
[12/13 18:56:23     45s] (I)      ----------------------
[12/13 18:56:23     45s] (I)       met1  (1H)        81 
[12/13 18:56:23     45s] (I)       met2  (2V)       129 
[12/13 18:56:23     45s] (I)       met3  (3H)        31 
[12/13 18:56:23     45s] (I)       met4  (4V)        14 
[12/13 18:56:23     45s] (I)       met5  (5H)         0 
[12/13 18:56:23     45s] (I)      ----------------------
[12/13 18:56:23     45s] (I)             Total      255 
[12/13 18:56:23     45s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3.42 MB )
[12/13 18:56:23     45s] eee: RC Grid Memory freed=540
[12/13 18:56:23     45s] (I)      Global routing data unavailable, rerun eGR
[12/13 18:56:23     45s] (I)      Initializing eGR engine (regular)
[12/13 18:56:23     45s] Set min layer with default ( 2 )
[12/13 18:56:23     45s] Set max layer with default ( 127 )
[12/13 18:56:23     45s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:56:23     45s] Min route layer (adjusted) = 2
[12/13 18:56:23     45s] Max route layer (adjusted) = 5
[12/13 18:56:23     45s] Early Global Route wiring runtime: 0.01 seconds, mem = 3593.8M
[12/13 18:56:23     45s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.011, REAL:0.010, MEM:3593.8M, EPOCH TIME: 1734112583.935770
[12/13 18:56:23     45s] 0 delay mode for cte disabled.
[12/13 18:56:23     45s] SKP cleared!
[12/13 18:56:23     45s] 
[12/13 18:56:23     45s] *** Finished incrementalPlace (cpu=0:00:01.3, real=0:00:00.0)***
[12/13 18:56:23     45s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3385.8M, EPOCH TIME: 1734112583.948213
[12/13 18:56:23     45s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:3385.8M, EPOCH TIME: 1734112583.948277
[12/13 18:56:23     45s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3385.8M, EPOCH TIME: 1734112583.950546
[12/13 18:56:23     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:23     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:23     45s] Cell adc LLGs are deleted
[12/13 18:56:23     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:23     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:23     45s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3385.8M, EPOCH TIME: 1734112583.950829
[12/13 18:56:23     45s] Start to check current routing status for nets...
[12/13 18:56:23     45s] All nets are already routed correctly.
[12/13 18:56:23     45s] End to check current routing status for nets (mem=3385.8M)
[12/13 18:56:23     45s] Extraction called for design 'adc' of instances=26 and nets=49 using extraction engine 'preRoute' .
[12/13 18:56:23     45s] PreRoute RC Extraction called for design adc.
[12/13 18:56:23     45s] RC Extraction called in multi-corner(1) mode.
[12/13 18:56:23     45s] RCMode: PreRoute
[12/13 18:56:23     45s]       RC Corner Indexes            0   
[12/13 18:56:23     45s] Capacitance Scaling Factor   : 1.00000 
[12/13 18:56:23     45s] Resistance Scaling Factor    : 1.00000 
[12/13 18:56:23     45s] Clock Cap. Scaling Factor    : 1.00000 
[12/13 18:56:23     45s] Clock Res. Scaling Factor    : 1.00000 
[12/13 18:56:23     45s] Shrink Factor                : 1.00000
[12/13 18:56:23     45s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/13 18:56:23     45s] Using Quantus QRC technology file ...
[12/13 18:56:23     45s] eee: Trim Metal Layers: { }
[12/13 18:56:23     45s] eee: RC Grid Memory allocated=540
[12/13 18:56:23     45s] eee: LayerId=1 widthSet size=1
[12/13 18:56:23     45s] eee: LayerId=2 widthSet size=1
[12/13 18:56:23     45s] eee: LayerId=3 widthSet size=1
[12/13 18:56:23     45s] eee: LayerId=4 widthSet size=1
[12/13 18:56:23     45s] eee: LayerId=5 widthSet size=1
[12/13 18:56:23     45s] eee: Total RC Grid memory=540
[12/13 18:56:23     45s] Updating RC grid for preRoute extraction ...
[12/13 18:56:23     45s] eee: Metal Layers Info:
[12/13 18:56:23     45s] eee: L: met1 met2 met3 met4 met5
[12/13 18:56:23     45s] eee: W: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/13 18:56:23     45s] eee: S: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/13 18:56:23     45s] eee: pegSigSF=1.070000
[12/13 18:56:23     45s] Initializing multi-corner resistance tables ...
[12/13 18:56:23     45s] eee: l=1 avDens=0.044681 usedTrk=8.042512 availTrk=180.000000 sigTrk=8.042512
[12/13 18:56:23     45s] eee: l=2 avDens=0.019011 usedTrk=5.133092 availTrk=270.000000 sigTrk=5.133092
[12/13 18:56:23     45s] eee: l=3 avDens=0.045374 usedTrk=6.158937 availTrk=135.737705 sigTrk=6.158937
[12/13 18:56:23     45s] eee: l=4 avDens=0.029448 usedTrk=7.929469 availTrk=269.268293 sigTrk=7.929469
[12/13 18:56:23     45s] eee: l=5 avDens=0.109888 usedTrk=4.971981 availTrk=45.245902 sigTrk=4.971981
[12/13 18:56:23     45s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/13 18:56:23     45s] eee: LAM-FP: thresh=1 ; dimX=103.000000 ; dimY=99.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[12/13 18:56:23     45s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.326973 uaWl=1.000000 uaWlH=0.269400 aWlH=0.000000 lMod=0 pMax=0.872900 pMod=80 pModAss=50 wcR=0.332500 newSi=0.001600 wHLS=1.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[12/13 18:56:23     45s] eee: NetCapCache creation started. (Current Mem: 3385.781M) 
[12/13 18:56:23     45s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3385.781M) 
[12/13 18:56:23     45s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3385.781M)
[12/13 18:56:23     45s] Compute RC Scale Done ...
[12/13 18:56:23     45s] **optDesign ... cpu = 0:00:04, real = 0:00:12, mem = 2290.1M, totSessionCpu=0:00:46 **
[12/13 18:56:24     46s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/13 18:56:24     46s] #################################################################################
[12/13 18:56:24     46s] # Design Stage: PreRoute
[12/13 18:56:24     46s] # Design Name: adc
[12/13 18:56:24     46s] # Design Mode: 130nm
[12/13 18:56:24     46s] # Analysis Mode: MMMC Non-OCV 
[12/13 18:56:24     46s] # Parasitics Mode: No SPEF/RCDB 
[12/13 18:56:24     46s] # Signoff Settings: SI Off 
[12/13 18:56:24     46s] #################################################################################
[12/13 18:56:24     46s] Topological Sorting (REAL = 0:00:00.0, MEM = 3418.8M, InitMEM = 3418.8M)
[12/13 18:56:24     46s] Calculate delays in BcWc mode...
[12/13 18:56:24     46s] Start delay calculation (fullDC) (8 T). (MEM=3426.09)
[12/13 18:56:24     46s] End AAE Lib Interpolated Model. (MEM=3437.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 18:56:24     46s] Total number of fetched objects 47
[12/13 18:56:24     46s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 18:56:24     46s] End delay calculation. (MEM=3865.17 CPU=0:00:00.0 REAL=0:00:00.0)
[12/13 18:56:24     46s] End delay calculation (fullDC). (MEM=3865.17 CPU=0:00:00.0 REAL=0:00:00.0)
[12/13 18:56:24     46s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3865.2M) ***
[12/13 18:56:24     46s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.6/0:00:01.1 (1.4), totSession cpu/real = 0:00:46.2/0:03:48.3 (0.2), mem = 3865.2M
[12/13 18:56:24     46s] 
[12/13 18:56:24     46s] =============================================================================================
[12/13 18:56:24     46s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         22.33-s094_1
[12/13 18:56:24     46s] =============================================================================================
[12/13 18:56:24     46s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/13 18:56:24     46s] ---------------------------------------------------------------------------------------------
[12/13 18:56:24     46s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:24     46s] [ RefinePlace            ]      1   0:00:00.1  (   9.3 % )     0:00:00.1 /  0:00:00.1    1.0
[12/13 18:56:24     46s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:24     46s] [ ExtractRC              ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:24     46s] [ FullDelayCalc          ]      1   0:00:00.1  (   8.2 % )     0:00:00.1 /  0:00:00.1    1.4
[12/13 18:56:24     46s] [ TimingUpdate           ]      4   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    2.3
[12/13 18:56:24     46s] [ MISC                   ]          0:00:00.9  (  80.0 % )     0:00:00.9 /  0:00:01.3    1.4
[12/13 18:56:24     46s] ---------------------------------------------------------------------------------------------
[12/13 18:56:24     46s]  IncrReplace #1 TOTAL               0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.6    1.4
[12/13 18:56:24     46s] ---------------------------------------------------------------------------------------------
[12/13 18:56:24     46s] 
[12/13 18:56:24     46s] Set ::gpsPrivate::dogPBIsIncrReplaceDoneInMaster 1
[12/13 18:56:24     46s] *** Timing Is met
[12/13 18:56:24     46s] *** Check timing (0:00:00.0)
[12/13 18:56:24     46s] *** Timing Is met
[12/13 18:56:24     46s] *** Check timing (0:00:00.0)
[12/13 18:56:24     46s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/13 18:56:24     46s] Info: 1 clock net  excluded from IPO operation.
[12/13 18:56:24     46s] ### Creating LA Mngr. totSessionCpu=0:00:46.3 mem=3897.2M
[12/13 18:56:24     46s] ### Creating LA Mngr, finished. totSessionCpu=0:00:46.3 mem=3897.2M
[12/13 18:56:24     46s] Cell adc LLGs are deleted
[12/13 18:56:24     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:24     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:24     46s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3993.2M, EPOCH TIME: 1734112584.233967
[12/13 18:56:24     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:24     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:24     46s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3993.2M, EPOCH TIME: 1734112584.234074
[12/13 18:56:24     46s] Max number of tech site patterns supported in site array is 256.
[12/13 18:56:24     46s] Core basic site is CoreSite
[12/13 18:56:24     46s] After signature check, allow fast init is true, keep pre-filter is true.
[12/13 18:56:24     46s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/13 18:56:24     46s] Fast DP-INIT is on for default
[12/13 18:56:24     46s] Atter site array init, number of instance map data is 0.
[12/13 18:56:24     46s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.006, REAL:0.005, MEM:4025.2M, EPOCH TIME: 1734112584.239016
[12/13 18:56:24     46s] 
[12/13 18:56:24     46s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:56:24     46s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.005, MEM:4025.2M, EPOCH TIME: 1734112584.239208
[12/13 18:56:24     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:24     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:24     46s] [oiPhyDebug] optDemand 601686150.00, spDemand 613107950.00.
[12/13 18:56:24     46s] [LDM::Info] TotalInstCnt at InitDesignMc1: 26
[12/13 18:56:24     46s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[12/13 18:56:24     46s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:00:46.3 mem=4025.2M
[12/13 18:56:24     46s] OPERPROF: Starting DPlace-Init at level 1, MEM:4025.2M, EPOCH TIME: 1734112584.239632
[12/13 18:56:24     46s] Processing tracks to init pin-track alignment.
[12/13 18:56:24     46s] z: 2, totalTracks: 1
[12/13 18:56:24     46s] z: 4, totalTracks: 1
[12/13 18:56:24     46s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 18:56:24     46s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4025.2M, EPOCH TIME: 1734112584.239996
[12/13 18:56:24     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:24     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:24     46s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[12/13 18:56:24     46s] 
[12/13 18:56:24     46s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:56:24     46s] OPERPROF:     Starting CMU at level 3, MEM:4025.2M, EPOCH TIME: 1734112584.240844
[12/13 18:56:24     46s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4025.2M, EPOCH TIME: 1734112584.240897
[12/13 18:56:24     46s] 
[12/13 18:56:24     46s] Bad Lib Cell Checking (CMU) is done! (0)
[12/13 18:56:24     46s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.001, REAL:0.001, MEM:4025.2M, EPOCH TIME: 1734112584.240950
[12/13 18:56:24     46s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4025.2M, EPOCH TIME: 1734112584.240986
[12/13 18:56:24     46s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4025.2M, EPOCH TIME: 1734112584.241109
[12/13 18:56:24     46s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4025.2MB).
[12/13 18:56:24     46s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.002, REAL:0.002, MEM:4025.2M, EPOCH TIME: 1734112584.241198
[12/13 18:56:24     46s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/13 18:56:24     46s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 26
[12/13 18:56:24     46s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:00:46.3 mem=4025.2M
[12/13 18:56:24     46s] Begin: Area Reclaim Optimization
[12/13 18:56:24     46s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:46.3/0:03:48.4 (0.2), mem = 4025.2M
[12/13 18:56:24     46s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2428672.7
[12/13 18:56:24     46s] 
[12/13 18:56:24     46s] Active Setup views: VIEW_SETUP 
[12/13 18:56:24     46s] [LDM::Info] TotalInstCnt at InitDesignMc2: 26
[12/13 18:56:24     46s] ### Creating RouteCongInterface, started
[12/13 18:56:24     46s] 
[12/13 18:56:24     46s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[12/13 18:56:24     46s] 
[12/13 18:56:24     46s] #optDebug: {0, 1.000}
[12/13 18:56:24     46s] ### Creating RouteCongInterface, finished
[12/13 18:56:24     46s] {MG  {4 0 28.1 0.481536} }
[12/13 18:56:24     46s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4025.2M, EPOCH TIME: 1734112584.255284
[12/13 18:56:24     46s] Found 0 hard placement blockage before merging.
[12/13 18:56:24     46s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4025.2M, EPOCH TIME: 1734112584.255356
[12/13 18:56:24     46s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 68.64
[12/13 18:56:24     46s] +---------+---------+--------+--------+------------+--------+
[12/13 18:56:24     46s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/13 18:56:24     46s] +---------+---------+--------+--------+------------+--------+
[12/13 18:56:24     46s] |   68.64%|        -|   0.000|   0.000|   0:00:00.0| 4025.2M|
[12/13 18:56:24     46s] #optDebug: <stH: 4.1400 MiSeL: 95.5070>
[12/13 18:56:24     46s] |   68.64%|        0|   0.000|   0.000|   0:00:00.0| 4025.2M|
[12/13 18:56:24     46s] |   68.64%|        0|   0.000|   0.000|   0:00:00.0| 4025.2M|
[12/13 18:56:24     46s] |   68.64%|        0|   0.000|   0.000|   0:00:00.0| 4025.2M|
[12/13 18:56:24     46s] #optDebug: <stH: 4.1400 MiSeL: 95.5070>
[12/13 18:56:24     46s] #optDebug: RTR_SNLTF <10.0000 4.1400> <41.4000> 
[12/13 18:56:24     46s] |   68.64%|        0|   0.000|   0.000|   0:00:00.0| 4025.2M|
[12/13 18:56:24     46s] +---------+---------+--------+--------+------------+--------+
[12/13 18:56:24     46s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 68.64
[12/13 18:56:24     46s] 
[12/13 18:56:24     46s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[12/13 18:56:24     46s] --------------------------------------------------------------
[12/13 18:56:24     46s] |                                   | Total     | Sequential |
[12/13 18:56:24     46s] --------------------------------------------------------------
[12/13 18:56:24     46s] | Num insts resized                 |       0  |       0    |
[12/13 18:56:24     46s] | Num insts undone                  |       0  |       0    |
[12/13 18:56:24     46s] | Num insts Downsized               |       0  |       0    |
[12/13 18:56:24     46s] | Num insts Samesized               |       0  |       0    |
[12/13 18:56:24     46s] | Num insts Upsized                 |       0  |       0    |
[12/13 18:56:24     46s] | Num multiple commits+uncommits    |       0  |       -    |
[12/13 18:56:24     46s] --------------------------------------------------------------
[12/13 18:56:24     46s] Bottom Preferred Layer:
[12/13 18:56:24     46s]     None
[12/13 18:56:24     46s] Via Pillar Rule:
[12/13 18:56:24     46s]     None
[12/13 18:56:24     46s] 
[12/13 18:56:24     46s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[12/13 18:56:24     46s] End: Core Area Reclaim Optimization (cpu = 0:00:00.0) (real = 0:00:00.0) **
[12/13 18:56:24     46s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4025.2M, EPOCH TIME: 1734112584.268917
[12/13 18:56:24     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:28).
[12/13 18:56:24     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:24     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:24     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:24     46s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:3836.2M, EPOCH TIME: 1734112584.269916
[12/13 18:56:24     46s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3836.2M, EPOCH TIME: 1734112584.270399
[12/13 18:56:24     46s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3836.2M, EPOCH TIME: 1734112584.270482
[12/13 18:56:24     46s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3836.2M, EPOCH TIME: 1734112584.270934
[12/13 18:56:24     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:24     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:24     46s] 
[12/13 18:56:24     46s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:56:24     46s] OPERPROF:       Starting CMU at level 4, MEM:3836.2M, EPOCH TIME: 1734112584.275818
[12/13 18:56:24     46s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:3836.2M, EPOCH TIME: 1734112584.275913
[12/13 18:56:24     46s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.001, REAL:0.005, MEM:3836.2M, EPOCH TIME: 1734112584.276009
[12/13 18:56:24     46s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3836.2M, EPOCH TIME: 1734112584.276066
[12/13 18:56:24     46s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3836.2M, EPOCH TIME: 1734112584.276274
[12/13 18:56:24     46s] OPERPROF:     Starting Init-Far-Eye at level 3, MEM:3836.2M, EPOCH TIME: 1734112584.276347
[12/13 18:56:24     46s] OPERPROF:     Finished Init-Far-Eye at level 3, CPU:0.000, REAL:0.000, MEM:3836.2M, EPOCH TIME: 1734112584.276455
[12/13 18:56:24     46s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.003, REAL:0.006, MEM:3836.2M, EPOCH TIME: 1734112584.276592
[12/13 18:56:24     46s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.003, REAL:0.006, MEM:3836.2M, EPOCH TIME: 1734112584.276640
[12/13 18:56:24     46s] TDRefine: refinePlace mode is spiral
[12/13 18:56:24     46s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2428672.3
[12/13 18:56:24     46s] OPERPROF: Starting Refine-Place at level 1, MEM:3836.2M, EPOCH TIME: 1734112584.276748
[12/13 18:56:24     46s] *** Starting refinePlace (0:00:46.3 mem=3836.2M) ***
[12/13 18:56:24     46s] Total net bbox length = 5.945e+02 (2.792e+02 3.153e+02) (ext = 1.072e+02)
[12/13 18:56:24     46s] 
[12/13 18:56:24     46s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:56:24     46s] Move report: placeLevelShifters moves 1 insts, mean move: 0.46 um, max move: 0.46 um 
[12/13 18:56:24     46s] 	Max move on inst (pretherm): (10.12, 16.57) --> (10.58, 16.57)
[12/13 18:56:24     46s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3836.2M, EPOCH TIME: 1734112584.277130
[12/13 18:56:24     46s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:3836.2M, EPOCH TIME: 1734112584.277173
[12/13 18:56:24     46s] (I)      Default pattern map key = adc_default.
[12/13 18:56:24     46s] Set min layer with default ( 2 )
[12/13 18:56:24     46s] Set max layer with default ( 127 )
[12/13 18:56:24     46s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:56:24     46s] Min route layer (adjusted) = 2
[12/13 18:56:24     46s] Max route layer (adjusted) = 5
[12/13 18:56:24     46s] (I)      Default pattern map key = adc_default.
[12/13 18:56:24     46s] Set min layer with default ( 2 )
[12/13 18:56:24     46s] Set max layer with default ( 127 )
[12/13 18:56:24     46s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:56:24     46s] Min route layer (adjusted) = 2
[12/13 18:56:24     46s] Max route layer (adjusted) = 5
[12/13 18:56:24     46s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3836.2M, EPOCH TIME: 1734112584.280076
[12/13 18:56:24     46s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:3836.2M, EPOCH TIME: 1734112584.280125
[12/13 18:56:24     46s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:3836.2M, EPOCH TIME: 1734112584.280155
[12/13 18:56:24     46s] Starting refinePlace ...
[12/13 18:56:24     46s] (I)      Default pattern map key = adc_default.
[12/13 18:56:24     46s] Set min layer with default ( 2 )
[12/13 18:56:24     46s] Set max layer with default ( 127 )
[12/13 18:56:24     46s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:56:24     46s] Min route layer (adjusted) = 2
[12/13 18:56:24     46s] Max route layer (adjusted) = 5
[12/13 18:56:24     46s] One DDP V2 for no tweak run.
[12/13 18:56:24     46s] 
[12/13 18:56:24     46s] Running Spiral MT with 8 threads  fetchWidth=8 
[12/13 18:56:24     46s] Move report: legalization moves 1 insts, mean move: 0.46 um, max move: 0.46 um spiral
[12/13 18:56:24     46s] 	Max move on inst (pretherm): (10.58, 16.57) --> (10.12, 16.57)
[12/13 18:56:24     46s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[12/13 18:56:24     46s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/13 18:56:24     46s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3804.2MB) @(0:00:46.3 - 0:00:46.3).
[12/13 18:56:24     46s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/13 18:56:24     46s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3804.2MB
[12/13 18:56:24     46s] Statistics of distance of Instance movement in refine placement:
[12/13 18:56:24     46s]   maximum (X+Y) =         0.00 um
[12/13 18:56:24     46s]   mean    (X+Y) =         0.00 um
[12/13 18:56:24     46s] Summary Report:
[12/13 18:56:24     46s] Instances move: 0 (out of 26 movable)
[12/13 18:56:24     46s] Instances flipped: 0
[12/13 18:56:24     46s] Mean displacement: 0.00 um
[12/13 18:56:24     46s] Max displacement: 0.00 um 
[12/13 18:56:24     46s] Total instances moved : 0
[12/13 18:56:24     46s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.008, REAL:0.007, MEM:3804.2M, EPOCH TIME: 1734112584.287295
[12/13 18:56:24     46s] Total net bbox length = 5.945e+02 (2.792e+02 3.153e+02) (ext = 1.072e+02)
[12/13 18:56:24     46s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3804.2MB
[12/13 18:56:24     46s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3804.2MB) @(0:00:46.3 - 0:00:46.3).
[12/13 18:56:24     46s] *** Finished refinePlace (0:00:46.3 mem=3804.2M) ***
[12/13 18:56:24     46s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2428672.3
[12/13 18:56:24     46s] OPERPROF: Finished Refine-Place at level 1, CPU:0.012, REAL:0.011, MEM:3804.2M, EPOCH TIME: 1734112584.287516
[12/13 18:56:24     46s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3804.2M, EPOCH TIME: 1734112584.287712
[12/13 18:56:24     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:28).
[12/13 18:56:24     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:24     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:24     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:24     46s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.000, REAL:0.000, MEM:3804.2M, EPOCH TIME: 1734112584.288140
[12/13 18:56:24     46s] *** maximum move = 0.00 um ***
[12/13 18:56:24     46s] *** Finished re-routing un-routed nets (3804.2M) ***
[12/13 18:56:24     46s] OPERPROF: Starting DPlace-Init at level 1, MEM:3804.2M, EPOCH TIME: 1734112584.288893
[12/13 18:56:24     46s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3804.2M, EPOCH TIME: 1734112584.289241
[12/13 18:56:24     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:24     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:24     46s] 
[12/13 18:56:24     46s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:56:24     46s] OPERPROF:     Starting CMU at level 3, MEM:3804.2M, EPOCH TIME: 1734112584.290338
[12/13 18:56:24     46s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3804.2M, EPOCH TIME: 1734112584.290391
[12/13 18:56:24     46s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.001, REAL:0.001, MEM:3804.2M, EPOCH TIME: 1734112584.290461
[12/13 18:56:24     46s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3804.2M, EPOCH TIME: 1734112584.290494
[12/13 18:56:24     46s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.002, MEM:3804.2M, EPOCH TIME: 1734112584.292037
[12/13 18:56:24     46s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:3804.2M, EPOCH TIME: 1734112584.292090
[12/13 18:56:24     46s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.000, REAL:0.000, MEM:3804.2M, EPOCH TIME: 1734112584.292180
[12/13 18:56:24     46s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.002, REAL:0.003, MEM:3804.2M, EPOCH TIME: 1734112584.292306
[12/13 18:56:24     46s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/13 18:56:24     46s] 
[12/13 18:56:24     46s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=3836.2M) ***
[12/13 18:56:24     46s] Deleting 0 temporary hard placement blockage(s).
[12/13 18:56:24     46s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 26
[12/13 18:56:24     46s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2428672.7
[12/13 18:56:24     46s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (0.9), totSession cpu/real = 0:00:46.3/0:03:48.4 (0.2), mem = 3836.2M
[12/13 18:56:24     46s] 
[12/13 18:56:24     46s] =============================================================================================
[12/13 18:56:24     46s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             22.33-s094_1
[12/13 18:56:24     46s] =============================================================================================
[12/13 18:56:24     46s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/13 18:56:24     46s] ---------------------------------------------------------------------------------------------
[12/13 18:56:24     46s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:24     46s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:24     46s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:24     46s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:24     46s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:24     46s] [ OptimizationStep       ]      1   0:00:00.0  (   4.6 % )     0:00:00.0 /  0:00:00.0    2.0
[12/13 18:56:24     46s] [ OptSingleIteration     ]      4   0:00:00.0  (   8.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:24     46s] [ OptGetWeight           ]     10   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:24     46s] [ OptEval                ]     10   0:00:00.0  (   5.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:24     46s] [ OptCommit              ]     10   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:24     46s] [ PostCommitDelayUpdate  ]     10   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:24     46s] [ RefinePlace            ]      1   0:00:00.0  (  56.6 % )     0:00:00.0 /  0:00:00.0    0.7
[12/13 18:56:24     46s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:24     46s] [ MISC                   ]          0:00:00.0  (  20.2 % )     0:00:00.0 /  0:00:00.0    0.9
[12/13 18:56:24     46s] ---------------------------------------------------------------------------------------------
[12/13 18:56:24     46s]  AreaOpt #2 TOTAL                   0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[12/13 18:56:24     46s] ---------------------------------------------------------------------------------------------
[12/13 18:56:24     46s] 
[12/13 18:56:24     46s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 26
[12/13 18:56:24     46s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3708.2M, EPOCH TIME: 1734112584.300308
[12/13 18:56:24     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:24     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:24     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:24     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:24     46s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:3447.2M, EPOCH TIME: 1734112584.301595
[12/13 18:56:24     46s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=3447.17M, totSessionCpu=0:00:46).
[12/13 18:56:24     46s] **INFO: Flow update: Design timing is met.
[12/13 18:56:24     46s] Begin: GigaOpt postEco DRV Optimization
[12/13 18:56:24     46s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 8 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -preCTS
[12/13 18:56:24     46s] *** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:46.4/0:03:48.5 (0.2), mem = 3447.2M
[12/13 18:56:24     46s] Info: 1 clock net  excluded from IPO operation.
[12/13 18:56:24     46s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2428672.8
[12/13 18:56:24     46s] 
[12/13 18:56:24     46s] Active Setup views: VIEW_SETUP 
[12/13 18:56:24     46s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3447.2M, EPOCH TIME: 1734112584.324370
[12/13 18:56:24     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:24     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:24     46s] 
[12/13 18:56:24     46s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:56:24     46s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.001, REAL:0.001, MEM:3447.2M, EPOCH TIME: 1734112584.325633
[12/13 18:56:24     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:24     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:24     46s] [oiPhyDebug] optDemand 601686150.00, spDemand 613107950.00.
[12/13 18:56:24     46s] [LDM::Info] TotalInstCnt at InitDesignMc1: 26
[12/13 18:56:24     46s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[12/13 18:56:24     46s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:00:46.4 mem=3447.2M
[12/13 18:56:24     46s] OPERPROF: Starting DPlace-Init at level 1, MEM:3447.2M, EPOCH TIME: 1734112584.326015
[12/13 18:56:24     46s] Processing tracks to init pin-track alignment.
[12/13 18:56:24     46s] z: 2, totalTracks: 1
[12/13 18:56:24     46s] z: 4, totalTracks: 1
[12/13 18:56:24     46s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 18:56:24     46s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3447.2M, EPOCH TIME: 1734112584.326339
[12/13 18:56:24     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:24     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:24     46s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[12/13 18:56:24     46s] 
[12/13 18:56:24     46s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:56:24     46s] OPERPROF:     Starting CMU at level 3, MEM:3447.2M, EPOCH TIME: 1734112584.327189
[12/13 18:56:24     46s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3447.2M, EPOCH TIME: 1734112584.327247
[12/13 18:56:24     46s] 
[12/13 18:56:24     46s] Bad Lib Cell Checking (CMU) is done! (0)
[12/13 18:56:24     46s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.001, REAL:0.001, MEM:3447.2M, EPOCH TIME: 1734112584.327302
[12/13 18:56:24     46s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3447.2M, EPOCH TIME: 1734112584.327338
[12/13 18:56:24     46s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3447.2M, EPOCH TIME: 1734112584.327487
[12/13 18:56:24     46s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3447.2MB).
[12/13 18:56:24     46s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.002, REAL:0.002, MEM:3447.2M, EPOCH TIME: 1734112584.327588
[12/13 18:56:24     46s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/13 18:56:24     46s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 26
[12/13 18:56:24     46s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:00:46.4 mem=3447.2M
[12/13 18:56:24     46s] ### Creating RouteCongInterface, started
[12/13 18:56:24     46s] 
[12/13 18:56:24     46s] #optDebug:  {2, 0.505, 0.8458} {3, 0.505, 0.8458} {4, 0.043, 0.3554} {5, 0.043, 0.3554} 
[12/13 18:56:24     46s] 
[12/13 18:56:24     46s] #optDebug: {0, 1.000}
[12/13 18:56:24     46s] ### Creating RouteCongInterface, finished
[12/13 18:56:24     46s] {MG  {4 0 28.1 0.481536} }
[12/13 18:56:24     46s] AoF 929.2000um
[12/13 18:56:24     46s] [GPS-DRV] Optimizer inputs ============================= 
[12/13 18:56:24     46s] [GPS-DRV] drvFixingStage: Small Scale
[12/13 18:56:24     46s] [GPS-DRV] costLowerBound: 0.1
[12/13 18:56:24     46s] [GPS-DRV] setupTNSCost  : 1
[12/13 18:56:24     46s] [GPS-DRV] maxIter       : 3
[12/13 18:56:24     46s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[12/13 18:56:24     46s] [GPS-DRV] Optimizer parameters ============================= 
[12/13 18:56:24     46s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[12/13 18:56:24     46s] [GPS-DRV] maxDensity (design): 0.95
[12/13 18:56:24     46s] [GPS-DRV] maxLocalDensity: 0.98
[12/13 18:56:24     46s] [GPS-DRV] MaxBufDistForPlaceBlk: 441um
[12/13 18:56:24     46s] [GPS-DRV] Dflt RT Characteristic Length 408.756um AoF 929.2um x 1
[12/13 18:56:24     46s] [GPS-DRV] All active and enabled setup views
[12/13 18:56:24     46s] [GPS-DRV]     VIEW_SETUP
[12/13 18:56:24     46s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/13 18:56:24     46s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/13 18:56:24     46s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[12/13 18:56:24     46s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[12/13 18:56:24     46s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[12/13 18:56:24     46s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3836.9M, EPOCH TIME: 1734112584.363709
[12/13 18:56:24     46s] Found 0 hard placement blockage before merging.
[12/13 18:56:24     46s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3836.9M, EPOCH TIME: 1734112584.363787
[12/13 18:56:24     46s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:1)
[12/13 18:56:24     46s] [GPS-DRV] ROI - unit(Area: 5.7132e+06; LeakageP: 2.43109e-10; DynamicP: 5.7132e+06)DBU
[12/13 18:56:24     46s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/13 18:56:24     46s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/13 18:56:24     46s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/13 18:56:24     46s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/13 18:56:24     46s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/13 18:56:24     46s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/13 18:56:24     46s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0| 68.64%|          |         |
[12/13 18:56:24     46s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/13 18:56:24     46s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0| 68.64%| 0:00:00.0|  3836.9M|
[12/13 18:56:24     46s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/13 18:56:24     46s] Bottom Preferred Layer:
[12/13 18:56:24     46s]     None
[12/13 18:56:24     46s] Via Pillar Rule:
[12/13 18:56:24     46s]     None
[12/13 18:56:24     46s] 
[12/13 18:56:24     46s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3836.9M) ***
[12/13 18:56:24     46s] 
[12/13 18:56:24     46s] Deleting 0 temporary hard placement blockage(s).
[12/13 18:56:24     46s] Total-nets :: 43, Stn-nets :: 0, ratio :: 0 %, Total-len 639.83, Stn-len 0
[12/13 18:56:24     46s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 26
[12/13 18:56:24     46s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3708.9M, EPOCH TIME: 1734112584.371429
[12/13 18:56:24     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:28).
[12/13 18:56:24     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:24     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:24     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:24     46s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:3443.9M, EPOCH TIME: 1734112584.372229
[12/13 18:56:24     46s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2428672.8
[12/13 18:56:24     46s] *** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.1), totSession cpu/real = 0:00:46.4/0:03:48.5 (0.2), mem = 3443.9M
[12/13 18:56:24     46s] 
[12/13 18:56:24     46s] =============================================================================================
[12/13 18:56:24     46s]  Step TAT Report : DrvOpt #3 / place_opt_design #1                              22.33-s094_1
[12/13 18:56:24     46s] =============================================================================================
[12/13 18:56:24     46s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/13 18:56:24     46s] ---------------------------------------------------------------------------------------------
[12/13 18:56:24     46s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:24     46s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:24     46s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   8.8 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:24     46s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:24     46s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:24     46s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:24     46s] [ OptimizationStep       ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:24     46s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:24     46s] [ DrvComputeSummary      ]      2   0:00:00.0  (   6.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:24     46s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:24     46s] [ MISC                   ]          0:00:00.0  (  77.4 % )     0:00:00.0 /  0:00:00.0    1.2
[12/13 18:56:24     46s] ---------------------------------------------------------------------------------------------
[12/13 18:56:24     46s]  DrvOpt #3 TOTAL                    0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.1
[12/13 18:56:24     46s] ---------------------------------------------------------------------------------------------
[12/13 18:56:24     46s] 
[12/13 18:56:24     46s] End: GigaOpt postEco DRV Optimization
[12/13 18:56:24     46s] **INFO: Flow update: Design timing is met.
[12/13 18:56:24     46s] Running refinePlace -preserveRouting true -hardFence false
[12/13 18:56:24     46s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3443.9M, EPOCH TIME: 1734112584.375269
[12/13 18:56:24     46s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3443.9M, EPOCH TIME: 1734112584.375319
[12/13 18:56:24     46s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3443.9M, EPOCH TIME: 1734112584.375370
[12/13 18:56:24     46s] Processing tracks to init pin-track alignment.
[12/13 18:56:24     46s] z: 2, totalTracks: 1
[12/13 18:56:24     46s] z: 4, totalTracks: 1
[12/13 18:56:24     46s] #spOpts: N=130 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 18:56:24     46s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3443.9M, EPOCH TIME: 1734112584.375883
[12/13 18:56:24     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:24     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:24     46s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[12/13 18:56:24     46s] 
[12/13 18:56:24     46s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:56:24     46s] OPERPROF:         Starting CMU at level 5, MEM:3443.9M, EPOCH TIME: 1734112584.376914
[12/13 18:56:24     46s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:3443.9M, EPOCH TIME: 1734112584.376968
[12/13 18:56:24     46s] 
[12/13 18:56:24     46s] Bad Lib Cell Checking (CMU) is done! (0)
[12/13 18:56:24     46s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.001, REAL:0.001, MEM:3443.9M, EPOCH TIME: 1734112584.377031
[12/13 18:56:24     46s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3443.9M, EPOCH TIME: 1734112584.377064
[12/13 18:56:24     46s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3443.9M, EPOCH TIME: 1734112584.377207
[12/13 18:56:24     46s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3443.9MB).
[12/13 18:56:24     46s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.002, REAL:0.002, MEM:3443.9M, EPOCH TIME: 1734112584.377303
[12/13 18:56:24     46s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.002, REAL:0.002, MEM:3443.9M, EPOCH TIME: 1734112584.377329
[12/13 18:56:24     46s] TDRefine: refinePlace mode is spiral
[12/13 18:56:24     46s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2428672.4
[12/13 18:56:24     46s] OPERPROF:   Starting Refine-Place at level 2, MEM:3443.9M, EPOCH TIME: 1734112584.377376
[12/13 18:56:24     46s] *** Starting refinePlace (0:00:46.4 mem=3443.9M) ***
[12/13 18:56:24     46s] Total net bbox length = 5.945e+02 (2.792e+02 3.153e+02) (ext = 1.072e+02)
[12/13 18:56:24     46s] 
[12/13 18:56:24     46s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:56:24     46s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3443.9M, EPOCH TIME: 1734112584.377596
[12/13 18:56:24     46s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3443.9M, EPOCH TIME: 1734112584.377644
[12/13 18:56:24     46s] (I)      Default pattern map key = adc_default.
[12/13 18:56:24     46s] Set min layer with default ( 2 )
[12/13 18:56:24     46s] Set max layer with default ( 127 )
[12/13 18:56:24     46s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:56:24     46s] Min route layer (adjusted) = 2
[12/13 18:56:24     46s] Max route layer (adjusted) = 5
[12/13 18:56:24     46s] (I)      Default pattern map key = adc_default.
[12/13 18:56:24     46s] Set min layer with default ( 2 )
[12/13 18:56:24     46s] Set max layer with default ( 127 )
[12/13 18:56:24     46s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:56:24     46s] Min route layer (adjusted) = 2
[12/13 18:56:24     46s] Max route layer (adjusted) = 5
[12/13 18:56:24     46s] 
[12/13 18:56:24     46s] Starting Small incrNP...
[12/13 18:56:24     46s] User Input Parameters:
[12/13 18:56:24     46s] - Congestion Driven    : Off
[12/13 18:56:24     46s] - Timing Driven        : Off
[12/13 18:56:24     46s] - Area-Violation Based : Off
[12/13 18:56:24     46s] - Start Rollback Level : -5
[12/13 18:56:24     46s] - Legalized            : On
[12/13 18:56:24     46s] - Window Based         : Off
[12/13 18:56:24     46s] - eDen incr mode       : Off
[12/13 18:56:24     46s] - Small incr mode      : On
[12/13 18:56:24     46s] 
[12/13 18:56:24     46s] OPERPROF:     Starting Report-Density-Map (exclude fixed instaces) at level 3, MEM:3443.9M, EPOCH TIME: 1734112584.380602
[12/13 18:56:24     46s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:3443.9M, EPOCH TIME: 1734112584.380666
[12/13 18:56:24     46s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.000, MEM:3443.9M, EPOCH TIME: 1734112584.380841
[12/13 18:56:24     46s] default core: bins with density > 0.750 =  0.00 % ( 0 / 1 )
[12/13 18:56:24     46s] Density distribution unevenness ratio = 0.635%
[12/13 18:56:24     46s] Density distribution unevenness ratio (U70) = 0.000%
[12/13 18:56:24     46s] Density distribution unevenness ratio (U80) = 0.000%
[12/13 18:56:24     46s] Density distribution unevenness ratio (U90) = 0.000%
[12/13 18:56:24     46s] OPERPROF:     Finished Report-Density-Map (exclude fixed instaces) at level 3, CPU:0.000, REAL:0.000, MEM:3443.9M, EPOCH TIME: 1734112584.380901
[12/13 18:56:24     46s] cost 0.690832, thresh 1.000000
[12/13 18:56:24     46s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3443.9M)
[12/13 18:56:24     46s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[12/13 18:56:24     46s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3443.9M, EPOCH TIME: 1734112584.381012
[12/13 18:56:24     46s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3443.9M, EPOCH TIME: 1734112584.381053
[12/13 18:56:24     46s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:3443.9M, EPOCH TIME: 1734112584.381083
[12/13 18:56:24     46s] Starting refinePlace ...
[12/13 18:56:24     46s] (I)      Default pattern map key = adc_default.
[12/13 18:56:24     46s] Set min layer with default ( 2 )
[12/13 18:56:24     46s] Set max layer with default ( 127 )
[12/13 18:56:24     46s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:56:24     46s] Min route layer (adjusted) = 2
[12/13 18:56:24     46s] Max route layer (adjusted) = 5
[12/13 18:56:24     46s] One DDP V2 for no tweak run.
[12/13 18:56:24     46s] (I)      Default pattern map key = adc_default.
[12/13 18:56:24     46s] Set min layer with default ( 2 )
[12/13 18:56:24     46s] Set max layer with default ( 127 )
[12/13 18:56:24     46s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:56:24     46s] Min route layer (adjusted) = 2
[12/13 18:56:24     46s] Max route layer (adjusted) = 5
[12/13 18:56:24     46s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3539.9M, EPOCH TIME: 1734112584.385358
[12/13 18:56:24     46s] DDP initSite1 nrRow 7 nrJob 7
[12/13 18:56:24     46s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3539.9M, EPOCH TIME: 1734112584.385426
[12/13 18:56:24     46s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:3539.9M, EPOCH TIME: 1734112584.385550
[12/13 18:56:24     46s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3539.9M, EPOCH TIME: 1734112584.385581
[12/13 18:56:24     46s] DDP markSite nrRow 7 nrJob 7
[12/13 18:56:24     46s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:3539.9M, EPOCH TIME: 1734112584.385673
[12/13 18:56:24     46s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:3539.9M, EPOCH TIME: 1734112584.385711
[12/13 18:56:24     46s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/13 18:56:24     46s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:3539.9M, EPOCH TIME: 1734112584.385904
[12/13 18:56:24     46s] OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.000, MEM:3539.9M, EPOCH TIME: 1734112584.385930
[12/13 18:56:24     46s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/13 18:56:24     46s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:3539.9M, EPOCH TIME: 1734112584.385983
[12/13 18:56:24     46s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:3539.9M, EPOCH TIME: 1734112584.386010
[12/13 18:56:24     46s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.000, REAL:0.000, MEM:3539.9M, EPOCH TIME: 1734112584.386132
[12/13 18:56:24     46s] ** Cut row section cpu time 0:00:00.0.
[12/13 18:56:24     46s]  ** Cut row section real time 0:00:00.0.
[12/13 18:56:24     46s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.000, MEM:3539.9M, EPOCH TIME: 1734112584.386174
[12/13 18:56:24     46s]   Spread Effort: high, pre-route mode, useDDP on.
[12/13 18:56:24     46s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3411.9MB) @(0:00:46.4 - 0:00:46.4).
[12/13 18:56:24     46s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/13 18:56:24     46s] wireLenOptFixPriorityInst 0 inst fixed
[12/13 18:56:24     46s] 
[12/13 18:56:24     46s] Running Spiral MT with 8 threads  fetchWidth=8 
[12/13 18:56:24     46s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/13 18:56:24     46s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[12/13 18:56:24     46s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/13 18:56:24     46s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3411.9MB) @(0:00:46.4 - 0:00:46.4).
[12/13 18:56:24     46s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/13 18:56:24     46s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3411.9MB
[12/13 18:56:24     46s] Statistics of distance of Instance movement in refine placement:
[12/13 18:56:24     46s]   maximum (X+Y) =         0.00 um
[12/13 18:56:24     46s]   mean    (X+Y) =         0.00 um
[12/13 18:56:24     46s] Summary Report:
[12/13 18:56:24     46s] Instances move: 0 (out of 26 movable)
[12/13 18:56:24     46s] Instances flipped: 0
[12/13 18:56:24     46s] Mean displacement: 0.00 um
[12/13 18:56:24     46s] Max displacement: 0.00 um 
[12/13 18:56:24     46s] Total instances moved : 0
[12/13 18:56:24     46s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.015, REAL:0.021, MEM:3411.9M, EPOCH TIME: 1734112584.401691
[12/13 18:56:24     46s] Total net bbox length = 5.945e+02 (2.792e+02 3.153e+02) (ext = 1.072e+02)
[12/13 18:56:24     46s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3411.9MB
[12/13 18:56:24     46s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3411.9MB) @(0:00:46.4 - 0:00:46.4).
[12/13 18:56:24     46s] *** Finished refinePlace (0:00:46.4 mem=3411.9M) ***
[12/13 18:56:24     46s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2428672.4
[12/13 18:56:24     46s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.019, REAL:0.025, MEM:3411.9M, EPOCH TIME: 1734112584.401910
[12/13 18:56:24     46s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:3411.9M, EPOCH TIME: 1734112584.401945
[12/13 18:56:24     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:28).
[12/13 18:56:24     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:24     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:24     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:24     46s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.001, REAL:0.001, MEM:3411.9M, EPOCH TIME: 1734112584.402485
[12/13 18:56:24     46s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.022, REAL:0.027, MEM:3411.9M, EPOCH TIME: 1734112584.402531
[12/13 18:56:24     46s] **INFO: Flow update: Design timing is met.
[12/13 18:56:24     46s] **INFO: Flow update: Design timing is met.
[12/13 18:56:24     46s] **INFO: Flow update: Design timing is met.
[12/13 18:56:24     46s] Register exp ratio and priority group on 0 nets on 47 nets : 
[12/13 18:56:24     46s] 
[12/13 18:56:24     46s] Active setup views:
[12/13 18:56:24     46s]  VIEW_SETUP
[12/13 18:56:24     46s]   Dominating endpoints: 0
[12/13 18:56:24     46s]   Dominating TNS: -0.000
[12/13 18:56:24     46s] 
[12/13 18:56:24     46s] Extraction called for design 'adc' of instances=26 and nets=49 using extraction engine 'preRoute' .
[12/13 18:56:24     46s] PreRoute RC Extraction called for design adc.
[12/13 18:56:24     46s] RC Extraction called in multi-corner(1) mode.
[12/13 18:56:24     46s] RCMode: PreRoute
[12/13 18:56:24     46s]       RC Corner Indexes            0   
[12/13 18:56:24     46s] Capacitance Scaling Factor   : 1.00000 
[12/13 18:56:24     46s] Resistance Scaling Factor    : 1.00000 
[12/13 18:56:24     46s] Clock Cap. Scaling Factor    : 1.00000 
[12/13 18:56:24     46s] Clock Res. Scaling Factor    : 1.00000 
[12/13 18:56:24     46s] Shrink Factor                : 1.00000
[12/13 18:56:24     46s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/13 18:56:24     46s] Using Quantus QRC technology file ...
[12/13 18:56:24     46s] eee: Design is marked Stenier-routed. RC Grid update will be skipped.
[12/13 18:56:24     46s] eee: Trim Metal Layers: { }
[12/13 18:56:24     46s] eee: LayerId=1 widthSet size=1
[12/13 18:56:24     46s] eee: LayerId=2 widthSet size=1
[12/13 18:56:24     46s] eee: LayerId=3 widthSet size=1
[12/13 18:56:24     46s] eee: LayerId=4 widthSet size=1
[12/13 18:56:24     46s] eee: LayerId=5 widthSet size=1
[12/13 18:56:24     46s] eee: Total RC Grid memory=540
[12/13 18:56:24     46s] Skipped RC grid update for preRoute extraction.
[12/13 18:56:24     46s] eee: Metal Layers Info:
[12/13 18:56:24     46s] eee: L: met1 met2 met3 met4 met5
[12/13 18:56:24     46s] eee: W: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/13 18:56:24     46s] eee: S: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/13 18:56:24     46s] eee: pegSigSF=1.070000
[12/13 18:56:24     46s] Initializing multi-corner resistance tables ...
[12/13 18:56:24     46s] eee: l=1 avDens=0.044681 usedTrk=8.042512 availTrk=180.000000 sigTrk=8.042512
[12/13 18:56:24     46s] eee: l=2 avDens=0.019011 usedTrk=5.133092 availTrk=270.000000 sigTrk=5.133092
[12/13 18:56:24     46s] eee: l=3 avDens=0.045374 usedTrk=6.158937 availTrk=135.737705 sigTrk=6.158937
[12/13 18:56:24     46s] eee: l=4 avDens=0.029448 usedTrk=7.929469 availTrk=269.268293 sigTrk=7.929469
[12/13 18:56:24     46s] eee: l=5 avDens=0.109888 usedTrk=4.971981 availTrk=45.245902 sigTrk=4.971981
[12/13 18:56:24     46s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/13 18:56:24     46s] eee: LAM-FP: thresh=1 ; dimX=103.000000 ; dimY=99.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[12/13 18:56:24     46s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.326973 uaWl=0.000000 uaWlH=0.269400 aWlH=0.000000 lMod=0 pMax=0.872900 pMod=80 pModAss=50 wcR=0.332500 newSi=0.001600 wHLS=1.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[12/13 18:56:24     46s] eee: NetCapCache creation started. (Current Mem: 3375.062M) 
[12/13 18:56:24     46s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3383.062M) 
[12/13 18:56:24     46s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3383.062M)
[12/13 18:56:24     46s] Skewing Data Summary (End_of_FINAL)
[12/13 18:56:24     46s] 
[12/13 18:56:24     46s] Skew summary for view VIEW_SETUP:
[12/13 18:56:24     46s] * Accumulated skew : count = 0
[12/13 18:56:24     46s] *     Internal use : count = 0
[12/13 18:56:24     46s] 
[12/13 18:56:24     46s] Starting delay calculation for Setup views
[12/13 18:56:24     46s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/13 18:56:24     46s] #################################################################################
[12/13 18:56:24     46s] # Design Stage: PreRoute
[12/13 18:56:24     46s] # Design Name: adc
[12/13 18:56:24     46s] # Design Mode: 130nm
[12/13 18:56:24     46s] # Analysis Mode: MMMC Non-OCV 
[12/13 18:56:24     46s] # Parasitics Mode: No SPEF/RCDB 
[12/13 18:56:24     46s] # Signoff Settings: SI Off 
[12/13 18:56:24     46s] #################################################################################
[12/13 18:56:24     46s] Topological Sorting (REAL = 0:00:00.0, MEM = 3430.3M, InitMEM = 3430.3M)
[12/13 18:56:24     46s] Calculate delays in BcWc mode...
[12/13 18:56:24     46s] Start delay calculation (fullDC) (8 T). (MEM=3437.58)
[12/13 18:56:24     46s] End AAE Lib Interpolated Model. (MEM=3449.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 18:56:24     46s] Total number of fetched objects 47
[12/13 18:56:24     46s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 18:56:24     46s] End delay calculation. (MEM=3868.66 CPU=0:00:00.0 REAL=0:00:00.0)
[12/13 18:56:24     46s] End delay calculation (fullDC). (MEM=3868.66 CPU=0:00:00.1 REAL=0:00:00.0)
[12/13 18:56:24     46s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3868.7M) ***
[12/13 18:56:24     46s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:46.8 mem=3868.7M)
[12/13 18:56:24     46s] OPTC: user 20.0
[12/13 18:56:24     46s] Running pre-eGR process
[12/13 18:56:24     46s] (I)      Initializing eGR engine (regular)
[12/13 18:56:24     46s] Set min layer with default ( 2 )
[12/13 18:56:24     46s] Set max layer with default ( 127 )
[12/13 18:56:24     46s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:56:24     46s] Min route layer (adjusted) = 2
[12/13 18:56:24     46s] Max route layer (adjusted) = 5
[12/13 18:56:24     46s] (I)      Initializing eGR engine (regular)
[12/13 18:56:24     46s] Set min layer with default ( 2 )
[12/13 18:56:24     46s] Set max layer with default ( 127 )
[12/13 18:56:24     46s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:56:24     46s] Min route layer (adjusted) = 2
[12/13 18:56:24     46s] Max route layer (adjusted) = 5
[12/13 18:56:24     46s] (I)      Started Early Global Route kernel ( Curr Mem: 3.27 MB )
[12/13 18:56:24     46s] (I)      Running eGR Regular flow
[12/13 18:56:24     46s] (I)      # wire layers (front) : 6
[12/13 18:56:24     46s] (I)      # wire layers (back)  : 0
[12/13 18:56:24     46s] (I)      min wire layer : 1
[12/13 18:56:24     46s] (I)      max wire layer : 5
[12/13 18:56:24     46s] (I)      # cut layers (front) : 5
[12/13 18:56:24     46s] (I)      # cut layers (back)  : 0
[12/13 18:56:24     46s] (I)      min cut layer : 1
[12/13 18:56:24     46s] (I)      max cut layer : 4
[12/13 18:56:24     46s] (I)      ================================ Layers ================================
[12/13 18:56:24     46s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/13 18:56:24     46s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[12/13 18:56:24     46s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/13 18:56:24     46s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[12/13 18:56:24     46s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[12/13 18:56:24     46s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[12/13 18:56:24     46s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[12/13 18:56:24     46s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[12/13 18:56:24     46s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[12/13 18:56:24     46s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[12/13 18:56:24     46s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[12/13 18:56:24     46s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[12/13 18:56:24     46s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[12/13 18:56:24     46s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[12/13 18:56:24     46s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/13 18:56:24     46s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[12/13 18:56:24     46s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[12/13 18:56:24     46s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/13 18:56:24     46s] (I)      Started Import and model ( Curr Mem: 3.27 MB )
[12/13 18:56:24     46s] (I)      Default pattern map key = adc_default.
[12/13 18:56:24     46s] (I)      == Non-default Options ==
[12/13 18:56:24     46s] (I)      Build term to term wires                           : false
[12/13 18:56:24     46s] (I)      Maximum routing layer                              : 5
[12/13 18:56:24     46s] (I)      Top routing layer                                  : 5
[12/13 18:56:24     46s] (I)      Number of threads                                  : 8
[12/13 18:56:24     46s] (I)      Route tie net to shape                             : auto
[12/13 18:56:24     46s] (I)      Method to set GCell size                           : row
[12/13 18:56:24     46s] (I)      Tie hi/lo max distance                             : 41.400000
[12/13 18:56:24     46s] (I)      Counted 88 PG shapes. eGR will not process PG shapes layer by layer.
[12/13 18:56:24     46s] (I)      ============== Pin Summary ==============
[12/13 18:56:24     46s] (I)      +-------+--------+---------+------------+
[12/13 18:56:24     46s] (I)      | Layer | # pins | % total |      Group |
[12/13 18:56:24     46s] (I)      +-------+--------+---------+------------+
[12/13 18:56:24     46s] (I)      |     1 |     85 |   85.00 |        Pin |
[12/13 18:56:24     46s] (I)      |     2 |     15 |   15.00 |        Pin |
[12/13 18:56:24     46s] (I)      |     3 |      0 |    0.00 | Pin access |
[12/13 18:56:24     46s] (I)      |     4 |      0 |    0.00 | Pin access |
[12/13 18:56:24     46s] (I)      |     5 |      0 |    0.00 |      Other |
[12/13 18:56:24     46s] (I)      +-------+--------+---------+------------+
[12/13 18:56:24     46s] (I)      Use row-based GCell size
[12/13 18:56:24     46s] (I)      Use row-based GCell align
[12/13 18:56:24     46s] (I)      layer 0 area = 83000
[12/13 18:56:24     46s] (I)      layer 1 area = 67600
[12/13 18:56:24     46s] (I)      layer 2 area = 240000
[12/13 18:56:24     46s] (I)      layer 3 area = 240000
[12/13 18:56:24     46s] (I)      layer 4 area = 4000000
[12/13 18:56:24     46s] (I)      GCell unit size   : 4140
[12/13 18:56:24     46s] (I)      GCell multiplier  : 1
[12/13 18:56:24     46s] (I)      GCell row height  : 4140
[12/13 18:56:24     46s] (I)      Actual row height : 4140
[12/13 18:56:24     46s] (I)      GCell align ref   : 8280 8280
[12/13 18:56:24     46s] [NR-eGR] Track table information for default rule: 
[12/13 18:56:24     46s] [NR-eGR] met1 has single uniform track structure
[12/13 18:56:24     46s] [NR-eGR] met2 has single uniform track structure
[12/13 18:56:24     46s] [NR-eGR] met3 has single uniform track structure
[12/13 18:56:24     46s] [NR-eGR] met4 has single uniform track structure
[12/13 18:56:24     46s] [NR-eGR] met5 has single uniform track structure
[12/13 18:56:24     46s] (I)      =============== Default via ===============
[12/13 18:56:24     46s] (I)      +---+------------------+------------------+
[12/13 18:56:24     46s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[12/13 18:56:24     46s] (I)      +---+------------------+------------------+
[12/13 18:56:24     46s] (I)      | 1 |    2  M1M2_PR_R  |    4  M1M2_PR_MR |
[12/13 18:56:24     46s] (I)      | 2 |    7  M2M3_PR_R  |    9  M2M3_PR_MR |
[12/13 18:56:24     46s] (I)      | 3 |   11  M3M4_PR    |   14  M3M4_PR_MR |
[12/13 18:56:24     46s] (I)      | 4 |   16  M4M5_PR    |   19  M4M5_PR_MR |
[12/13 18:56:24     46s] (I)      +---+------------------+------------------+
[12/13 18:56:24     46s] [NR-eGR] Read 104 PG shapes
[12/13 18:56:24     46s] [NR-eGR] Read 0 clock shapes
[12/13 18:56:24     46s] [NR-eGR] Read 0 other shapes
[12/13 18:56:24     46s] [NR-eGR] #Routing Blockages  : 0
[12/13 18:56:24     46s] [NR-eGR] #Instance Blockages : 68
[12/13 18:56:24     46s] [NR-eGR] #PG Blockages       : 104
[12/13 18:56:24     46s] [NR-eGR] #Halo Blockages     : 0
[12/13 18:56:24     46s] [NR-eGR] #Boundary Blockages : 0
[12/13 18:56:24     46s] [NR-eGR] #Clock Blockages    : 0
[12/13 18:56:24     46s] [NR-eGR] #Other Blockages    : 0
[12/13 18:56:24     46s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/13 18:56:24     46s] (I)      Custom ignore net properties:
[12/13 18:56:24     46s] (I)      1 : NotLegal
[12/13 18:56:24     46s] (I)      Default ignore net properties:
[12/13 18:56:24     46s] (I)      1 : Special
[12/13 18:56:24     46s] (I)      2 : Analog
[12/13 18:56:24     46s] (I)      3 : Fixed
[12/13 18:56:24     46s] (I)      4 : Skipped
[12/13 18:56:24     46s] (I)      5 : MixedSignal
[12/13 18:56:24     46s] (I)      Prerouted net properties:
[12/13 18:56:24     46s] (I)      1 : NotLegal
[12/13 18:56:24     46s] (I)      2 : Special
[12/13 18:56:24     46s] (I)      3 : Analog
[12/13 18:56:24     46s] (I)      4 : Fixed
[12/13 18:56:24     46s] (I)      5 : Skipped
[12/13 18:56:24     46s] (I)      6 : MixedSignal
[12/13 18:56:24     46s] [NR-eGR] Early global route reroute all routable nets
[12/13 18:56:24     46s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/13 18:56:24     46s] [NR-eGR] Read 43 nets ( ignored 0 )
[12/13 18:56:24     46s] (I)        Front-side 43 ( ignored 0 )
[12/13 18:56:24     46s] (I)        Back-side  0 ( ignored 0 )
[12/13 18:56:24     46s] (I)        Both-side  0 ( ignored 0 )
[12/13 18:56:24     46s] (I)      early_global_route_priority property id does not exist.
[12/13 18:56:24     46s] (I)      Read Num Blocks=172  Num Prerouted Wires=0  Num CS=0
[12/13 18:56:24     46s] (I)      Layer 1 (V) : #blockages 90 : #preroutes 0
[12/13 18:56:24     46s] (I)      Layer 2 (H) : #blockages 39 : #preroutes 0
[12/13 18:56:24     46s] (I)      Layer 3 (V) : #blockages 31 : #preroutes 0
[12/13 18:56:24     46s] (I)      Layer 4 (H) : #blockages 12 : #preroutes 0
[12/13 18:56:24     46s] (I)      Number of ignored nets                =      0
[12/13 18:56:24     46s] (I)      Number of connected nets              =      0
[12/13 18:56:24     46s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/13 18:56:24     46s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/13 18:56:24     46s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/13 18:56:24     46s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/13 18:56:24     46s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/13 18:56:24     46s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/13 18:56:24     46s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/13 18:56:24     46s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/13 18:56:24     46s] (I)      Ndr track 0 does not exist
[12/13 18:56:24     46s] (I)      ---------------------Grid Graph Info--------------------
[12/13 18:56:24     46s] (I)      Routing area        : (0, 0) - (47380, 45540)
[12/13 18:56:24     46s] (I)      Core area           : (8280, 8280) - (39100, 37260)
[12/13 18:56:24     46s] (I)      Site width          :   460  (dbu)
[12/13 18:56:24     46s] (I)      Row height          :  4140  (dbu)
[12/13 18:56:24     46s] (I)      GCell row height    :  4140  (dbu)
[12/13 18:56:24     46s] (I)      GCell width         :  4140  (dbu)
[12/13 18:56:24     46s] (I)      GCell height        :  4140  (dbu)
[12/13 18:56:24     46s] (I)      Grid                :    12    11     5
[12/13 18:56:24     46s] (I)      Layer numbers       :     1     2     3     4     5
[12/13 18:56:24     46s] (I)      Vertical capacity   :     0  4140     0  4140     0
[12/13 18:56:24     46s] (I)      Horizontal capacity :     0     0  4140     0  4140
[12/13 18:56:24     46s] (I)      Default wire width  :   140   140   300   300  1600
[12/13 18:56:24     46s] (I)      Default wire space  :   140   140   300   300  1600
[12/13 18:56:24     46s] (I)      Default wire pitch  :   280   280   600   600  3200
[12/13 18:56:24     46s] (I)      Default pitch size  :   280   460   610   615  3660
[12/13 18:56:24     46s] (I)      First track coord   :   460   460   350   900  4620
[12/13 18:56:24     46s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[12/13 18:56:24     46s] (I)      Total num of tracks :    98   102    74    76    11
[12/13 18:56:24     46s] (I)      Num of masks        :     1     1     1     1     1
[12/13 18:56:24     46s] (I)      Num of trim masks   :     0     0     0     0     0
[12/13 18:56:24     46s] (I)      --------------------------------------------------------
[12/13 18:56:24     46s] 
[12/13 18:56:24     46s] [NR-eGR] ============ Routing rule table ============
[12/13 18:56:24     46s] [NR-eGR] Rule id: 0  Nets: 43
[12/13 18:56:24     46s] [NR-eGR] ========================================
[12/13 18:56:24     46s] [NR-eGR] 
[12/13 18:56:24     46s] (I)      ======== NDR :  =========
[12/13 18:56:24     46s] (I)      +--------------+--------+
[12/13 18:56:24     46s] (I)      |           ID |      0 |
[12/13 18:56:24     46s] (I)      |         Name |        |
[12/13 18:56:24     46s] (I)      |      Default |    yes |
[12/13 18:56:24     46s] (I)      |  Clk Special |     no |
[12/13 18:56:24     46s] (I)      | Hard spacing |     no |
[12/13 18:56:24     46s] (I)      |    NDR track | (none) |
[12/13 18:56:24     46s] (I)      |      NDR via | (none) |
[12/13 18:56:24     46s] (I)      |  Extra space |      0 |
[12/13 18:56:24     46s] (I)      |      Shields |      0 |
[12/13 18:56:24     46s] (I)      |   Demand (H) |      1 |
[12/13 18:56:24     46s] (I)      |   Demand (V) |      1 |
[12/13 18:56:24     46s] (I)      |        #Nets |     43 |
[12/13 18:56:24     46s] (I)      +--------------+--------+
[12/13 18:56:24     46s] (I)      +-------------------------------------------------------------------------------------+
[12/13 18:56:24     46s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/13 18:56:24     46s] (I)      +-------------------------------------------------------------------------------------+
[12/13 18:56:24     46s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[12/13 18:56:24     46s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[12/13 18:56:24     46s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[12/13 18:56:24     46s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[12/13 18:56:24     46s] (I)      +-------------------------------------------------------------------------------------+
[12/13 18:56:24     46s] (I)      =============== Blocked Tracks ===============
[12/13 18:56:24     46s] (I)      +-------+---------+----------+---------------+
[12/13 18:56:24     46s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/13 18:56:24     46s] (I)      +-------+---------+----------+---------------+
[12/13 18:56:24     46s] (I)      |     1 |       0 |        0 |         0.00% |
[12/13 18:56:24     46s] (I)      |     2 |    1122 |      283 |        25.22% |
[12/13 18:56:24     46s] (I)      |     3 |     888 |       89 |        10.02% |
[12/13 18:56:24     46s] (I)      |     4 |     836 |      168 |        20.10% |
[12/13 18:56:24     46s] (I)      |     5 |     132 |       46 |        34.85% |
[12/13 18:56:24     46s] (I)      +-------+---------+----------+---------------+
[12/13 18:56:24     46s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 3.30 MB )
[12/13 18:56:24     46s] (I)      Reset routing kernel
[12/13 18:56:24     46s] (I)      Started Global Routing ( Curr Mem: 3.30 MB )
[12/13 18:56:24     46s] (I)      totalPins=103  totalGlobalPin=99 (96.12%)
[12/13 18:56:24     46s] (I)      ================= Net Group Info =================
[12/13 18:56:24     46s] (I)      +----+----------------+--------------+-----------+
[12/13 18:56:24     46s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[12/13 18:56:24     46s] (I)      +----+----------------+--------------+-----------+
[12/13 18:56:24     46s] (I)      |  1 |             43 |      met2(2) |   met5(5) |
[12/13 18:56:24     46s] (I)      +----+----------------+--------------+-----------+
[12/13 18:56:24     46s] (I)      total 2D Cap : 2513 = (892 H, 1621 V)
[12/13 18:56:24     46s] (I)      total 2D Demand : 4 = (0 H, 4 V)
[12/13 18:56:24     46s] [NR-eGR] Layer group 1: route 43 net(s) in layer range [2, 5]
[12/13 18:56:24     46s] (I)      
[12/13 18:56:24     46s] (I)      ============  Phase 1a Route ============
[12/13 18:56:24     46s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/13 18:56:24     46s] (I)      Usage: 137 = (65 H, 72 V) = (7.29% H, 4.44% V) = (2.691e+02um H, 2.981e+02um V)
[12/13 18:56:24     46s] (I)      
[12/13 18:56:24     46s] (I)      ============  Phase 1b Route ============
[12/13 18:56:24     46s] (I)      Usage: 138 = (65 H, 73 V) = (7.29% H, 4.50% V) = (2.691e+02um H, 3.022e+02um V)
[12/13 18:56:24     46s] (I)      Overflow of layer group 1: 4.86% H + 0.00% V. EstWL: 5.713200e+02um
[12/13 18:56:24     46s] (I)      Congestion metric : 12.43%H 0.00%V, 12.43%HV
[12/13 18:56:24     46s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/13 18:56:24     46s] (I)      
[12/13 18:56:24     46s] (I)      ============  Phase 1c Route ============
[12/13 18:56:24     46s] (I)      Level2 Grid: 3 x 3
[12/13 18:56:24     46s] (I)      Usage: 138 = (65 H, 73 V) = (7.29% H, 4.50% V) = (2.691e+02um H, 3.022e+02um V)
[12/13 18:56:24     46s] (I)      
[12/13 18:56:24     46s] (I)      ============  Phase 1d Route ============
[12/13 18:56:24     46s] (I)      Usage: 138 = (65 H, 73 V) = (7.29% H, 4.50% V) = (2.691e+02um H, 3.022e+02um V)
[12/13 18:56:24     46s] (I)      
[12/13 18:56:24     46s] (I)      ============  Phase 1e Route ============
[12/13 18:56:24     46s] (I)      Usage: 138 = (65 H, 73 V) = (7.29% H, 4.50% V) = (2.691e+02um H, 3.022e+02um V)
[12/13 18:56:24     46s] [NR-eGR] Early Global Route overflow of layer group 1: 4.93% H + 0.00% V. EstWL: 5.713200e+02um
[12/13 18:56:24     46s] (I)      
[12/13 18:56:24     46s] (I)      ============  Phase 1l Route ============
[12/13 18:56:24     46s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/13 18:56:24     46s] (I)      Layer  2:        888        64         0          36        1044    ( 3.33%) 
[12/13 18:56:24     46s] (I)      Layer  3:        753       228        56           0         821    ( 0.00%) 
[12/13 18:56:24     46s] (I)      Layer  4:        600        70         1           0         808    ( 0.00%) 
[12/13 18:56:24     46s] (I)      Layer  5:         78        11         1          49          88    (35.54%) 
[12/13 18:56:24     46s] (I)      Total:          2319       373        58          84        2760    ( 2.95%) 
[12/13 18:56:24     46s] (I)      
[12/13 18:56:24     46s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/13 18:56:24     46s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/13 18:56:24     46s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/13 18:56:24     46s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[12/13 18:56:24     46s] [NR-eGR] --------------------------------------------------------------------------------
[12/13 18:56:24     46s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/13 18:56:24     46s] [NR-eGR]    met2 ( 2)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/13 18:56:24     46s] [NR-eGR]    met3 ( 3)         9( 7.38%)         4( 3.28%)         1( 0.82%)   (11.48%) 
[12/13 18:56:24     46s] [NR-eGR]    met4 ( 4)         1( 0.83%)         0( 0.00%)         0( 0.00%)   ( 0.83%) 
[12/13 18:56:24     46s] [NR-eGR]    met5 ( 5)         1( 1.27%)         0( 0.00%)         0( 0.00%)   ( 1.27%) 
[12/13 18:56:24     46s] [NR-eGR] --------------------------------------------------------------------------------
[12/13 18:56:24     46s] [NR-eGR]        Total        11( 2.52%)         4( 0.92%)         1( 0.23%)   ( 3.67%) 
[12/13 18:56:24     46s] [NR-eGR] 
[12/13 18:56:24     46s] (I)      Finished Global Routing ( CPU: 0.10 sec, Real: 0.03 sec, Curr Mem: 3.30 MB )
[12/13 18:56:24     46s] (I)      Updating congestion map
[12/13 18:56:24     46s] (I)      total 2D Cap : 2572 = (912 H, 1660 V)
[12/13 18:56:24     46s] [NR-eGR] Overflow after Early Global Route 9.02% H + 0.00% V
[12/13 18:56:24     46s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.12 sec, Real: 0.04 sec, Curr Mem: 3.30 MB )
[12/13 18:56:24     46s] (I)      ======================================= Runtime Summary ========================================
[12/13 18:56:24     46s] (I)       Step                                               %      Start     Finish      Real       CPU 
[12/13 18:56:24     46s] (I)      ------------------------------------------------------------------------------------------------
[12/13 18:56:24     46s] (I)       Early Global Route kernel                    100.00%  30.17 sec  30.21 sec  0.04 sec  0.12 sec 
[12/13 18:56:24     46s] (I)       +-Import and model                            22.78%  30.17 sec  30.18 sec  0.01 sec  0.02 sec 
[12/13 18:56:24     46s] (I)       | +-Create place DB                            1.06%  30.17 sec  30.17 sec  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)       | | +-Import place data                        0.80%  30.17 sec  30.17 sec  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)       | | | +-Read instances and placement           0.18%  30.17 sec  30.17 sec  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)       | | | +-Read nets                              0.14%  30.17 sec  30.17 sec  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)       | +-Create route DB                           15.81%  30.17 sec  30.18 sec  0.01 sec  0.02 sec 
[12/13 18:56:24     46s] (I)       | | +-Import route data (8T)                  15.10%  30.17 sec  30.18 sec  0.01 sec  0.02 sec 
[12/13 18:56:24     46s] (I)       | | | +-Read blockages ( Layer 2-5 )           9.72%  30.17 sec  30.18 sec  0.00 sec  0.01 sec 
[12/13 18:56:24     46s] (I)       | | | | +-Read routing blockages               0.01%  30.17 sec  30.17 sec  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)       | | | | +-Read instance blockages              0.14%  30.17 sec  30.17 sec  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)       | | | | +-Read PG blockages                    7.52%  30.17 sec  30.18 sec  0.00 sec  0.01 sec 
[12/13 18:56:24     46s] (I)       | | | | | +-Allocate memory for PG via list    0.06%  30.17 sec  30.17 sec  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)       | | | | +-Read clock blockages                 0.06%  30.18 sec  30.18 sec  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)       | | | | +-Read other blockages                 0.04%  30.18 sec  30.18 sec  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)       | | | | +-Read halo blockages                  0.01%  30.18 sec  30.18 sec  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)       | | | | +-Read boundary cut boxes              0.01%  30.18 sec  30.18 sec  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)       | | | +-Read blackboxes                        0.02%  30.18 sec  30.18 sec  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)       | | | +-Read prerouted                         0.33%  30.18 sec  30.18 sec  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)       | | | +-Read nets                              0.11%  30.18 sec  30.18 sec  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)       | | | +-Set up via pillars                     0.02%  30.18 sec  30.18 sec  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)       | | | +-Initialize 3D grid graph               0.03%  30.18 sec  30.18 sec  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)       | | | +-Model blockage capacity                0.54%  30.18 sec  30.18 sec  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)       | | | | +-Initialize 3D capacity               0.17%  30.18 sec  30.18 sec  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)       | +-Read aux data                              0.01%  30.18 sec  30.18 sec  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)       | +-Others data preparation                    0.07%  30.18 sec  30.18 sec  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)       | +-Create route kernel                        4.62%  30.18 sec  30.18 sec  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)       +-Global Routing                              71.12%  30.18 sec  30.21 sec  0.03 sec  0.10 sec 
[12/13 18:56:24     46s] (I)       | +-Initialization                             0.07%  30.18 sec  30.18 sec  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)       | +-Net group 1                               68.27%  30.18 sec  30.21 sec  0.03 sec  0.09 sec 
[12/13 18:56:24     46s] (I)       | | +-Generate topology (8T)                   3.45%  30.18 sec  30.18 sec  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)       | | +-Phase 1a                                 4.53%  30.18 sec  30.19 sec  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)       | | | +-Pattern routing (8T)                   3.61%  30.18 sec  30.18 sec  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)       | | | +-Pattern Routing Avoiding Blockages     0.06%  30.18 sec  30.18 sec  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)       | | | +-Add via demand to 2D                   0.03%  30.19 sec  30.19 sec  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)       | | +-Phase 1b                                 3.86%  30.19 sec  30.19 sec  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)       | | | +-Monotonic routing (8T)                 3.44%  30.19 sec  30.19 sec  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)       | | +-Phase 1c                                 0.82%  30.19 sec  30.19 sec  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)       | | | +-Two level Routing                      0.57%  30.19 sec  30.19 sec  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)       | | | | +-Two Level Routing (Regular)          0.01%  30.19 sec  30.19 sec  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)       | | | | +-Two Level Routing (Strong)           0.09%  30.19 sec  30.19 sec  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)       | | +-Phase 1d                                 9.47%  30.19 sec  30.19 sec  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)       | | | +-Detoured routing (8T)                  9.13%  30.19 sec  30.19 sec  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)       | | +-Phase 1e                                 0.35%  30.19 sec  30.19 sec  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)       | | | +-Route legalization                     0.01%  30.19 sec  30.19 sec  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)       | | +-Phase 1l                                43.65%  30.19 sec  30.21 sec  0.02 sec  0.08 sec 
[12/13 18:56:24     46s] (I)       | | | +-Layer assignment (8T)                 43.15%  30.19 sec  30.21 sec  0.02 sec  0.08 sec 
[12/13 18:56:24     46s] (I)       +-Export cong map                              0.55%  30.21 sec  30.21 sec  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)       | +-Export 2D cong map                         0.10%  30.21 sec  30.21 sec  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)      ======================= Summary by functions ========================
[12/13 18:56:24     46s] (I)       Lv  Step                                      %      Real       CPU 
[12/13 18:56:24     46s] (I)      ---------------------------------------------------------------------
[12/13 18:56:24     46s] (I)        0  Early Global Route kernel           100.00%  0.04 sec  0.12 sec 
[12/13 18:56:24     46s] (I)        1  Global Routing                       71.12%  0.03 sec  0.10 sec 
[12/13 18:56:24     46s] (I)        1  Import and model                     22.78%  0.01 sec  0.02 sec 
[12/13 18:56:24     46s] (I)        1  Export cong map                       0.55%  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)        2  Net group 1                          68.27%  0.03 sec  0.09 sec 
[12/13 18:56:24     46s] (I)        2  Create route DB                      15.81%  0.01 sec  0.02 sec 
[12/13 18:56:24     46s] (I)        2  Create route kernel                   4.62%  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)        2  Create place DB                       1.06%  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)        2  Export 2D cong map                    0.10%  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)        2  Initialization                        0.07%  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)        2  Others data preparation               0.07%  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)        2  Read aux data                         0.01%  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)        3  Phase 1l                             43.65%  0.02 sec  0.08 sec 
[12/13 18:56:24     46s] (I)        3  Import route data (8T)               15.10%  0.01 sec  0.02 sec 
[12/13 18:56:24     46s] (I)        3  Phase 1d                              9.47%  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)        3  Phase 1a                              4.53%  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)        3  Phase 1b                              3.86%  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)        3  Generate topology (8T)                3.45%  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)        3  Phase 1c                              0.82%  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)        3  Import place data                     0.80%  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)        3  Phase 1e                              0.35%  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)        4  Layer assignment (8T)                43.15%  0.02 sec  0.08 sec 
[12/13 18:56:24     46s] (I)        4  Read blockages ( Layer 2-5 )          9.72%  0.00 sec  0.01 sec 
[12/13 18:56:24     46s] (I)        4  Detoured routing (8T)                 9.13%  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)        4  Pattern routing (8T)                  3.61%  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)        4  Monotonic routing (8T)                3.44%  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)        4  Two level Routing                     0.57%  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)        4  Model blockage capacity               0.54%  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)        4  Read prerouted                        0.33%  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)        4  Read nets                             0.25%  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)        4  Read instances and placement          0.18%  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)        4  Pattern Routing Avoiding Blockages    0.06%  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)        4  Add via demand to 2D                  0.03%  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)        4  Initialize 3D grid graph              0.03%  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)        4  Set up via pillars                    0.02%  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)        4  Read blackboxes                       0.02%  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)        4  Route legalization                    0.01%  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)        5  Read PG blockages                     7.52%  0.00 sec  0.01 sec 
[12/13 18:56:24     46s] (I)        5  Initialize 3D capacity                0.17%  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)        5  Read instance blockages               0.14%  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)        5  Two Level Routing (Strong)            0.09%  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)        5  Read clock blockages                  0.06%  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)        5  Read other blockages                  0.04%  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)        5  Two Level Routing (Regular)           0.01%  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)        5  Read routing blockages                0.01%  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)        5  Read boundary cut boxes               0.01%  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] (I)        6  Allocate memory for PG via list       0.06%  0.00 sec  0.00 sec 
[12/13 18:56:24     46s] Running post-eGR process
[12/13 18:56:24     46s] OPERPROF: Starting HotSpotCal at level 1, MEM:3452.7M, EPOCH TIME: 1734112584.757682
[12/13 18:56:24     46s] [hotspot] +------------+---------------+---------------+
[12/13 18:56:24     46s] [hotspot] |            |   max hotspot | total hotspot |
[12/13 18:56:24     46s] [hotspot] +------------+---------------+---------------+
[12/13 18:56:24     46s] [hotspot] | normalized |          1.00 |          1.00 |
[12/13 18:56:24     46s] [hotspot] +------------+---------------+---------------+
[12/13 18:56:24     46s] Local HotSpot Analysis: normalized max congestion hotspot area = 1.00, normalized total congestion hotspot area = 1.00 (area is in unit of 4 std-cell row bins)
[12/13 18:56:24     46s] [hotspot] max/total 1.00/1.00, big hotspot (>10) total 0.00
[12/13 18:56:24     46s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[12/13 18:56:24     46s] [hotspot] +-----+-------------------------------------+---------------+
[12/13 18:56:24     46s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/13 18:56:24     46s] [hotspot] +-----+-------------------------------------+---------------+
[12/13 18:56:24     46s] [hotspot] |  1  |    16.56    16.56    33.12    33.12 |        1.00   |
[12/13 18:56:24     46s] [hotspot] +-----+-------------------------------------+---------------+
[12/13 18:56:24     46s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.003, MEM:3452.7M, EPOCH TIME: 1734112584.761060
[12/13 18:56:24     46s] [hotspot] Hotspot report including placement blocked areas
[12/13 18:56:24     46s] OPERPROF: Starting HotSpotCal at level 1, MEM:3452.7M, EPOCH TIME: 1734112584.761242
[12/13 18:56:24     46s] [hotspot] +------------+---------------+---------------+
[12/13 18:56:24     46s] [hotspot] |            |   max hotspot | total hotspot |
[12/13 18:56:24     46s] [hotspot] +------------+---------------+---------------+
[12/13 18:56:24     46s] [hotspot] | normalized |          2.00 |          2.00 |
[12/13 18:56:24     46s] [hotspot] +------------+---------------+---------------+
[12/13 18:56:24     46s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 2.00, normalized total congestion hotspot area = 2.00 (area is in unit of 4 std-cell row bins)
[12/13 18:56:24     46s] [hotspot] max/total 2.00/2.00, big hotspot (>10) total 0.00
[12/13 18:56:24     46s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[12/13 18:56:24     46s] [hotspot] +-----+-------------------------------------+---------------+
[12/13 18:56:24     46s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/13 18:56:24     46s] [hotspot] +-----+-------------------------------------+---------------+
[12/13 18:56:24     46s] [hotspot] |  1  |    16.56     0.00    33.12    33.12 |        2.00   |
[12/13 18:56:24     46s] [hotspot] +-----+-------------------------------------+---------------+
[12/13 18:56:24     46s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.003, REAL:0.003, MEM:3452.7M, EPOCH TIME: 1734112584.763745
[12/13 18:56:24     46s] Reported timing to dir ./timingReports
[12/13 18:56:24     46s] **optDesign ... cpu = 0:00:05, real = 0:00:13, mem = 2386.2M, totSessionCpu=0:00:47 **
[12/13 18:56:24     46s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3452.7M, EPOCH TIME: 1734112584.765561
[12/13 18:56:24     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:24     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:24     46s] 
[12/13 18:56:24     46s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:56:24     46s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.001, REAL:0.001, MEM:3452.7M, EPOCH TIME: 1734112584.766616
[12/13 18:56:24     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:24     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:30     47s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.008  |   N/A   |  0.008  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   12    |   N/A   |   12    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.645%
Routing Overflow: 9.02% H and 0.00% V
------------------------------------------------------------------

[12/13 18:56:30     47s] **optDesign ... cpu = 0:00:05, real = 0:00:19, mem = 2392.0M, totSessionCpu=0:00:47 **
[12/13 18:56:30     47s] *** Finished optDesign ***
[12/13 18:56:33     47s] Info: final physical memory for 9 CRR processes is 798.57MB.
[12/13 18:56:34     47s] Info: Summary of CRR changes:
[12/13 18:56:34     47s]       - Timing transform commits:       0
[12/13 18:56:34     47s] 
[12/13 18:56:34     47s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:06.1 real=0:00:32.8)
[12/13 18:56:34     47s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:00.4 real=0:00:00.4)
[12/13 18:56:34     47s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.4 real=0:00:00.3)
[12/13 18:56:34     47s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:00.3 real=0:00:00.3)
[12/13 18:56:34     47s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:01.3 real=0:00:00.9)
[12/13 18:56:34     47s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[12/13 18:56:34     47s] Deleting Lib Analyzer.
[12/13 18:56:34     47s] clean pInstBBox. size 0
[12/13 18:56:34     47s] Cell adc LLGs are deleted
[12/13 18:56:34     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:34     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:56:34     47s] Info: pop threads available for lower-level modules during optimization.
[12/13 18:56:34     47s] 
[12/13 18:56:34     47s] TimeStamp Deleting Cell Server Begin ...
[12/13 18:56:34     47s] 
[12/13 18:56:34     47s] TimeStamp Deleting Cell Server End ...
[12/13 18:56:34     47s] Disable CTE adjustment.
[12/13 18:56:34     47s] Disable Layer aware incrSKP.
[12/13 18:56:34     47s] #optDebug: fT-D <X 1 0 0 0>
[12/13 18:56:34     47s] VSMManager cleared!
[12/13 18:56:34     47s] **place_opt_design ... cpu = 0:00:05, real = 0:00:23, mem = 3413.8M **
[12/13 18:56:34     47s] *** Finished GigaPlace ***
[12/13 18:56:34     47s] 
[12/13 18:56:34     47s] *** Summary of all messages that are not suppressed in this session:
[12/13 18:56:34     47s] Severity  ID               Count  Summary                                  
[12/13 18:56:34     47s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/13 18:56:34     47s] WARNING   TCLCMD-513           9  The software could not find a matching o...
[12/13 18:56:34     47s] *** Message Summary: 10 warning(s), 0 error(s)
[12/13 18:56:34     47s] 
[12/13 18:56:34     47s] *** place_opt_design #1 [finish] : cpu/real = 0:00:05.2/0:00:22.9 (0.2), totSession cpu/real = 0:00:47.4/0:03:58.7 (0.2), mem = 3413.8M
[12/13 18:56:34     47s] 
[12/13 18:56:34     47s] =============================================================================================
[12/13 18:56:34     47s]  Final TAT Report : place_opt_design #1                                         22.33-s094_1
[12/13 18:56:34     47s] =============================================================================================
[12/13 18:56:34     47s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/13 18:56:34     47s] ---------------------------------------------------------------------------------------------
[12/13 18:56:34     47s] [ InitOpt                ]      1   0:00:09.7  (  42.2 % )     0:00:10.0 /  0:00:01.0    0.1
[12/13 18:56:34     47s] [ GlobalOpt              ]      1   0:00:00.3  (   1.2 % )     0:00:00.3 /  0:00:00.3    1.2
[12/13 18:56:34     47s] [ DrvOpt                 ]      3   0:00:00.4  (   1.6 % )     0:00:00.4 /  0:00:00.4    1.1
[12/13 18:56:34     47s] [ SimplifyNetlist        ]      1   0:00:00.4  (   1.6 % )     0:00:00.4 /  0:00:00.4    1.0
[12/13 18:56:34     47s] [ SkewPreCTSReport       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:34     47s] [ AreaOpt                ]      2   0:00:00.2  (   1.0 % )     0:00:00.3 /  0:00:00.3    1.1
[12/13 18:56:34     47s] [ ViewPruning            ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[12/13 18:56:34     47s] [ OptSummaryReport       ]      2   0:00:00.0  (   0.1 % )     0:00:05.8 /  0:00:00.4    0.1
[12/13 18:56:34     47s] [ DrvReport              ]      2   0:00:05.5  (  24.1 % )     0:00:05.5 /  0:00:00.0    0.0
[12/13 18:56:34     47s] [ CongRefineRouteType    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:34     47s] [ SlackTraversorInit     ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:34     47s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:34     47s] [ PlacerInterfaceInit    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.5
[12/13 18:56:34     47s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:34     47s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:34     47s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:56:34     47s] [ IncrReplace            ]      1   0:00:00.9  (   4.0 % )     0:00:01.1 /  0:00:01.6    1.4
[12/13 18:56:34     47s] [ RefinePlace            ]      3   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.1    0.9
[12/13 18:56:34     47s] [ DetailPlaceInit        ]      5   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.3
[12/13 18:56:34     47s] [ EarlyGlobalRoute       ]      2   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.3    2.0
[12/13 18:56:34     47s] [ ExtractRC              ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[12/13 18:56:34     47s] [ FullDelayCalc          ]      3   0:00:00.3  (   1.3 % )     0:00:00.3 /  0:00:00.4    1.4
[12/13 18:56:34     47s] [ TimingUpdate           ]     28   0:00:00.3  (   1.3 % )     0:00:00.5 /  0:00:00.6    1.2
[12/13 18:56:34     47s] [ TimingReport           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[12/13 18:56:34     47s] [ GenerateReports        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[12/13 18:56:34     47s] [ MISC                   ]          0:00:04.5  (  19.6 % )     0:00:04.5 /  0:00:00.6    0.1
[12/13 18:56:34     47s] ---------------------------------------------------------------------------------------------
[12/13 18:56:34     47s]  place_opt_design #1 TOTAL          0:00:22.9  ( 100.0 % )     0:00:22.9 /  0:00:05.2    0.2
[12/13 18:56:34     47s] ---------------------------------------------------------------------------------------------
[12/13 18:56:34     47s] 
[12/13 18:56:54     49s] <CMD> set_ccopt_property buffer_cells {CLKBUFX8 CLKBUFX4 CLKBUFX2}
[12/13 18:57:02     50s] <CMD> create_ccopt_clock_tree_spec
[12/13 18:57:02     50s] Creating clock tree spec for modes (timing configs): CONSTRAINTS
[12/13 18:57:02     50s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[12/13 18:57:02     50s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/13 18:57:02     50s] 
[12/13 18:57:02     50s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/13 18:57:02     50s] Summary for sequential cells identification: 
[12/13 18:57:02     50s]   Identified SBFF number: 16
[12/13 18:57:02     50s]   Identified MBFF number: 0
[12/13 18:57:02     50s]   Identified SB Latch number: 0
[12/13 18:57:02     50s]   Identified MB Latch number: 0
[12/13 18:57:02     50s]   Not identified SBFF number: 0
[12/13 18:57:02     50s]   Not identified MBFF number: 0
[12/13 18:57:02     50s]   Not identified SB Latch number: 0
[12/13 18:57:02     50s]   Not identified MB Latch number: 0
[12/13 18:57:02     50s]   Number of sequential cells which are not FFs: 3
[12/13 18:57:02     50s]  Visiting view : VIEW_SETUP
[12/13 18:57:02     50s]    : PowerDomain = none : Weighted F : unweighted  = 58.50 (1.000) with rcCorner = 0
[12/13 18:57:02     50s]    : PowerDomain = none : Weighted F : unweighted  = 48.00 (1.000) with rcCorner = -1
[12/13 18:57:02     50s]  Visiting view : VIEW_HOLD
[12/13 18:57:02     50s]    : PowerDomain = none : Weighted F : unweighted  = 26.40 (1.000) with rcCorner = 0
[12/13 18:57:02     50s]    : PowerDomain = none : Weighted F : unweighted  = 20.00 (1.000) with rcCorner = -1
[12/13 18:57:02     50s] TLC MultiMap info (StdDelay):
[12/13 18:57:02     50s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 20ps
[12/13 18:57:02     50s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 26.4ps
[12/13 18:57:02     50s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 48ps
[12/13 18:57:02     50s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 58.5ps
[12/13 18:57:02     50s]  Setting StdDelay to: 58.5ps
[12/13 18:57:02     50s] 
[12/13 18:57:02     50s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/13 18:57:02     50s] Reset timing graph...
[12/13 18:57:02     50s] Ignoring AAE DB Resetting ...
[12/13 18:57:02     50s] Reset timing graph done.
[12/13 18:57:02     50s] Ignoring AAE DB Resetting ...
[12/13 18:57:02     50s] Analyzing clock structure...
[12/13 18:57:02     50s] Analyzing clock structure done.
[12/13 18:57:02     50s] Reset timing graph...
[12/13 18:57:02     50s] Ignoring AAE DB Resetting ...
[12/13 18:57:02     50s] Reset timing graph done.
[12/13 18:57:02     50s] Extracting original clock gating for clk...
[12/13 18:57:02     50s]   clock_tree clk contains 4 sinks and 0 clock gates.
[12/13 18:57:02     50s] Extracting original clock gating for clk done.
[12/13 18:57:02     50s] The skew group clk/CONSTRAINTS was created. It contains 4 sinks and 1 sources.
[12/13 18:57:02     50s] Checking clock tree convergence...
[12/13 18:57:02     50s] Checking clock tree convergence done.
[12/13 18:57:10     51s] <CMD> ccopt_design
[12/13 18:57:10     51s] #% Begin ccopt_design (date=12/13 18:57:10, mem=2259.8M)
[12/13 18:57:10     51s] Turning off fast DC mode.
[12/13 18:57:10     51s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:00:51.3/0:04:34.9 (0.2), mem = 3360.4M
[12/13 18:57:10     51s] Runtime...
[12/13 18:57:10     51s] **INFO: User's settings:
[12/13 18:57:10     51s] setNanoRouteMode -route_extract_third_party_compatible         false
[12/13 18:57:10     51s] setNanoRouteMode -route_global_exp_timing_driven_std_delay     58.5
[12/13 18:57:10     51s] setDesignMode -process                                         130
[12/13 18:57:10     51s] setExtractRCMode -coupling_c_th                                0.4
[12/13 18:57:10     51s] setExtractRCMode -engine                                       preRoute
[12/13 18:57:10     51s] setExtractRCMode -relative_c_th                                1
[12/13 18:57:10     51s] setExtractRCMode -total_c_th                                   0
[12/13 18:57:10     51s] setDelayCalMode -enable_high_fanout                            true
[12/13 18:57:10     51s] setDelayCalMode -eng_enablePrePlacedFlow                       false
[12/13 18:57:10     51s] setDelayCalMode -engine                                        aae
[12/13 18:57:10     51s] setDelayCalMode -ignoreNetLoad                                 false
[12/13 18:57:10     51s] setDelayCalMode -socv_accuracy_mode                            low
[12/13 18:57:10     51s] setOptMode -opt_view_pruning_hold_views_active_list            { VIEW_HOLD }
[12/13 18:57:10     51s] setOptMode -opt_view_pruning_setup_views_active_list           { VIEW_SETUP }
[12/13 18:57:10     51s] setOptMode -opt_view_pruning_setup_views_persistent_list       { VIEW_SETUP}
[12/13 18:57:10     51s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { VIEW_SETUP}
[12/13 18:57:10     51s] setOptMode -opt_drv_margin                                     0
[12/13 18:57:10     51s] setOptMode -opt_drv                                            true
[12/13 18:57:10     51s] setOptMode -opt_resize_flip_flops                              true
[12/13 18:57:10     51s] setOptMode -opt_preserve_all_sequential                        true
[12/13 18:57:10     51s] setOptMode -opt_setup_target_slack                             0
[12/13 18:57:10     51s] setPlaceMode -maxRouteLayer                                    5
[12/13 18:57:10     51s] setPlaceMode -place_design_floorplan_mode                      false
[12/13 18:57:10     51s] setPlaceMode -place_detail_check_route                         false
[12/13 18:57:10     51s] setPlaceMode -place_detail_preserve_routing                    true
[12/13 18:57:10     51s] setPlaceMode -place_detail_remove_affected_routing             false
[12/13 18:57:10     51s] setPlaceMode -place_detail_swap_eeq_cells                      false
[12/13 18:57:10     51s] setPlaceMode -place_global_clock_gate_aware                    true
[12/13 18:57:10     51s] setPlaceMode -place_global_cong_effort                         auto
[12/13 18:57:10     51s] setPlaceMode -place_global_ignore_scan                         true
[12/13 18:57:10     51s] setPlaceMode -place_global_ignore_spare                        false
[12/13 18:57:10     51s] setPlaceMode -place_global_module_aware_spare                  false
[12/13 18:57:10     51s] setPlaceMode -place_global_place_io_pins                       true
[12/13 18:57:10     51s] setPlaceMode -place_global_reorder_scan                        true
[12/13 18:57:10     51s] setPlaceMode -powerDriven                                      false
[12/13 18:57:10     51s] setPlaceMode -timingDriven                                     true
[12/13 18:57:10     51s] setRouteMode -earlyGlobalHonorMsvRouteConstraint               false
[12/13 18:57:10     51s] setRouteMode -earlyGlobalRoutePartitionPinGuide                true
[12/13 18:57:10     51s] 
[12/13 18:57:10     51s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[12/13 18:57:10     51s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[12/13 18:57:10     51s] Set place::cacheFPlanSiteMark to 1
[12/13 18:57:10     51s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[12/13 18:57:10     51s] Using CCOpt effort standard.
[12/13 18:57:10     51s] Updating ideal nets and annotations...
[12/13 18:57:10     51s] Reset timing graph...
[12/13 18:57:10     51s] Ignoring AAE DB Resetting ...
[12/13 18:57:10     51s] Reset timing graph done.
[12/13 18:57:10     51s] Ignoring AAE DB Resetting ...
[12/13 18:57:10     51s] Reset timing graph...
[12/13 18:57:10     51s] Ignoring AAE DB Resetting ...
[12/13 18:57:10     51s] Reset timing graph done.
[12/13 18:57:10     51s] Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
[12/13 18:57:10     51s] Updating ideal nets and annotations done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/13 18:57:10     51s] CCOpt::Phase::Initialization...
[12/13 18:57:10     51s] Check Prerequisites...
[12/13 18:57:10     51s] Leaving CCOpt scope - CheckPlace...
[12/13 18:57:10     51s] OPERPROF: Starting checkPlace at level 1, MEM:3373.4M, EPOCH TIME: 1734112630.906599
[12/13 18:57:10     51s] Processing tracks to init pin-track alignment.
[12/13 18:57:10     51s] z: 2, totalTracks: 1
[12/13 18:57:10     51s] z: 4, totalTracks: 1
[12/13 18:57:10     51s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 18:57:10     51s] Cell adc LLGs are deleted
[12/13 18:57:10     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:10     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:10     51s] # Building adc llgBox search-tree.
[12/13 18:57:10     51s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3373.4M, EPOCH TIME: 1734112630.907490
[12/13 18:57:10     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:10     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:10     51s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3373.4M, EPOCH TIME: 1734112630.907588
[12/13 18:57:10     51s] Max number of tech site patterns supported in site array is 256.
[12/13 18:57:10     51s] Core basic site is CoreSite
[12/13 18:57:10     51s] After signature check, allow fast init is false, keep pre-filter is true.
[12/13 18:57:10     51s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/13 18:57:10     51s] SiteArray: non-trimmed site array dimensions = 7 x 67
[12/13 18:57:10     51s] SiteArray: use 12,288 bytes
[12/13 18:57:10     51s] SiteArray: current memory after site array memory allocation 3373.4M
[12/13 18:57:10     51s] SiteArray: FP blocked sites are writable
[12/13 18:57:10     51s] SiteArray: number of non floorplan blocked sites for llg default is 469
[12/13 18:57:10     51s] Atter site array init, number of instance map data is 0.
[12/13 18:57:10     51s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.005, REAL:0.004, MEM:3373.4M, EPOCH TIME: 1734112630.912063
[12/13 18:57:10     51s] 
[12/13 18:57:10     51s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:57:10     51s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.005, MEM:3373.4M, EPOCH TIME: 1734112630.912253
[12/13 18:57:10     51s] Begin checking placement ... (start mem=3373.4M, init mem=3373.4M)
[12/13 18:57:10     51s] Begin checking exclusive groups violation ...
[12/13 18:57:10     51s] There are 0 groups to check, max #box is 0, total #box is 0
[12/13 18:57:10     51s] Finished checking exclusive groups violations. Found 0 Vio.
[12/13 18:57:10     51s] 
[12/13 18:57:10     51s] Running CheckPlace using 8 threads!...
[12/13 18:57:10     51s] 
[12/13 18:57:10     51s] ...checkPlace MT is done!
[12/13 18:57:10     51s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3341.4M, EPOCH TIME: 1734112630.918569
[12/13 18:57:10     51s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:3341.4M, EPOCH TIME: 1734112630.918640
[12/13 18:57:10     51s] *info: Placed = 26            
[12/13 18:57:10     51s] *info: Unplaced = 0           
[12/13 18:57:10     51s] Placement Density:67.36%(601/893)
[12/13 18:57:10     51s] Placement Density (including fixed std cells):67.36%(601/893)
[12/13 18:57:10     51s] Cell adc LLGs are deleted
[12/13 18:57:10     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:28).
[12/13 18:57:10     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:10     51s] # Resetting pin-track-align track data.
[12/13 18:57:10     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:10     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:10     51s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3341.4M)
[12/13 18:57:10     51s] OPERPROF: Finished checkPlace at level 1, CPU:0.017, REAL:0.013, MEM:3341.4M, EPOCH TIME: 1734112630.919211
[12/13 18:57:10     51s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:10     51s] Innovus will update I/O latencies
[12/13 18:57:10     51s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[12/13 18:57:10     51s] 
[12/13 18:57:10     51s] 
[12/13 18:57:10     51s] 
[12/13 18:57:10     51s] Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:10     51s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:10     51s] Info: 8 threads available for lower-level modules during optimization.
[12/13 18:57:10     51s] Executing ccopt post-processing.
[12/13 18:57:10     51s] Synthesizing clock trees with CCOpt...
[12/13 18:57:10     51s] *** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:51.4/0:04:35.1 (0.2), mem = 3341.4M
[12/13 18:57:10     51s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/13 18:57:10     51s] CCOpt::Phase::PreparingToBalance...
[12/13 18:57:10     51s] Leaving CCOpt scope - Initializing power interface...
[12/13 18:57:10     51s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:10     51s] 
[12/13 18:57:10     51s] Positive (advancing) pin insertion delays
[12/13 18:57:10     51s] =========================================
[12/13 18:57:10     51s] 
[12/13 18:57:10     51s] Found 0 advancing pin insertion delay (0.000% of 4 clock tree sinks)
[12/13 18:57:10     51s] 
[12/13 18:57:10     51s] Negative (delaying) pin insertion delays
[12/13 18:57:10     51s] ========================================
[12/13 18:57:10     51s] 
[12/13 18:57:10     51s] Found 0 delaying pin insertion delay (0.000% of 4 clock tree sinks)
[12/13 18:57:10     51s] Notify start of optimization...
[12/13 18:57:10     51s] Notify start of optimization done.
[12/13 18:57:10     51s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[12/13 18:57:10     51s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3341.4M, EPOCH TIME: 1734112630.923320
[12/13 18:57:10     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:10     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:10     51s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.003, REAL:0.003, MEM:3328.4M, EPOCH TIME: 1734112630.926416
[12/13 18:57:10     51s] ### Creating LA Mngr. totSessionCpu=0:00:51.5 mem=3328.4M
[12/13 18:57:10     51s] ### Creating LA Mngr, finished. totSessionCpu=0:00:51.5 mem=3328.4M
[12/13 18:57:10     51s] Running pre-eGR process
[12/13 18:57:10     51s] (I)      Initializing eGR engine (regular)
[12/13 18:57:10     51s] Set min layer with default ( 2 )
[12/13 18:57:10     51s] Set max layer with default ( 127 )
[12/13 18:57:10     51s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:57:10     51s] Min route layer (adjusted) = 2
[12/13 18:57:10     51s] Max route layer (adjusted) = 5
[12/13 18:57:10     51s] (I)      Initializing eGR engine (regular)
[12/13 18:57:10     51s] Set min layer with default ( 2 )
[12/13 18:57:10     51s] Set max layer with default ( 127 )
[12/13 18:57:10     51s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:57:10     51s] Min route layer (adjusted) = 2
[12/13 18:57:10     51s] Max route layer (adjusted) = 5
[12/13 18:57:10     51s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.14 MB )
[12/13 18:57:10     51s] (I)      Running eGR Regular flow
[12/13 18:57:10     51s] (I)      # wire layers (front) : 6
[12/13 18:57:10     51s] (I)      # wire layers (back)  : 0
[12/13 18:57:10     51s] (I)      min wire layer : 1
[12/13 18:57:10     51s] (I)      max wire layer : 5
[12/13 18:57:10     51s] (I)      # cut layers (front) : 5
[12/13 18:57:10     51s] (I)      # cut layers (back)  : 0
[12/13 18:57:10     51s] (I)      min cut layer : 1
[12/13 18:57:10     51s] (I)      max cut layer : 4
[12/13 18:57:10     51s] (I)      ================================ Layers ================================
[12/13 18:57:10     51s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/13 18:57:10     51s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[12/13 18:57:10     51s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/13 18:57:10     51s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[12/13 18:57:10     51s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[12/13 18:57:10     51s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[12/13 18:57:10     51s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[12/13 18:57:10     51s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[12/13 18:57:10     51s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[12/13 18:57:10     51s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[12/13 18:57:10     51s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[12/13 18:57:10     51s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[12/13 18:57:10     51s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[12/13 18:57:10     51s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[12/13 18:57:10     51s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/13 18:57:10     51s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[12/13 18:57:10     51s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[12/13 18:57:10     51s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/13 18:57:10     51s] (I)      Started Import and model ( Curr Mem: 3.14 MB )
[12/13 18:57:10     51s] (I)      Default pattern map key = adc_default.
[12/13 18:57:10     51s] (I)      == Non-default Options ==
[12/13 18:57:10     51s] (I)      Maximum routing layer                              : 5
[12/13 18:57:10     51s] (I)      Top routing layer                                  : 5
[12/13 18:57:10     51s] (I)      Number of threads                                  : 8
[12/13 18:57:10     51s] (I)      Route tie net to shape                             : auto
[12/13 18:57:10     51s] (I)      Method to set GCell size                           : row
[12/13 18:57:10     51s] (I)      Tie hi/lo max distance                             : 41.400000
[12/13 18:57:10     51s] (I)      Counted 88 PG shapes. eGR will not process PG shapes layer by layer.
[12/13 18:57:10     51s] (I)      ============== Pin Summary ==============
[12/13 18:57:10     51s] (I)      +-------+--------+---------+------------+
[12/13 18:57:10     51s] (I)      | Layer | # pins | % total |      Group |
[12/13 18:57:10     51s] (I)      +-------+--------+---------+------------+
[12/13 18:57:10     51s] (I)      |     1 |     85 |   85.00 |        Pin |
[12/13 18:57:10     51s] (I)      |     2 |     15 |   15.00 |        Pin |
[12/13 18:57:10     51s] (I)      |     3 |      0 |    0.00 | Pin access |
[12/13 18:57:10     51s] (I)      |     4 |      0 |    0.00 | Pin access |
[12/13 18:57:10     51s] (I)      |     5 |      0 |    0.00 |      Other |
[12/13 18:57:10     51s] (I)      +-------+--------+---------+------------+
[12/13 18:57:10     51s] (I)      Use row-based GCell size
[12/13 18:57:10     51s] (I)      Use row-based GCell align
[12/13 18:57:10     51s] (I)      layer 0 area = 83000
[12/13 18:57:10     51s] (I)      layer 1 area = 67600
[12/13 18:57:10     51s] (I)      layer 2 area = 240000
[12/13 18:57:10     51s] (I)      layer 3 area = 240000
[12/13 18:57:10     51s] (I)      layer 4 area = 4000000
[12/13 18:57:10     51s] (I)      GCell unit size   : 4140
[12/13 18:57:10     51s] (I)      GCell multiplier  : 1
[12/13 18:57:10     51s] (I)      GCell row height  : 4140
[12/13 18:57:10     51s] (I)      Actual row height : 4140
[12/13 18:57:10     51s] (I)      GCell align ref   : 8280 8280
[12/13 18:57:10     51s] [NR-eGR] Track table information for default rule: 
[12/13 18:57:10     51s] [NR-eGR] met1 has single uniform track structure
[12/13 18:57:10     51s] [NR-eGR] met2 has single uniform track structure
[12/13 18:57:10     51s] [NR-eGR] met3 has single uniform track structure
[12/13 18:57:10     51s] [NR-eGR] met4 has single uniform track structure
[12/13 18:57:10     51s] [NR-eGR] met5 has single uniform track structure
[12/13 18:57:10     51s] (I)      =============== Default via ===============
[12/13 18:57:10     51s] (I)      +---+------------------+------------------+
[12/13 18:57:10     51s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[12/13 18:57:10     51s] (I)      +---+------------------+------------------+
[12/13 18:57:10     51s] (I)      | 1 |    2  M1M2_PR_R  |    4  M1M2_PR_MR |
[12/13 18:57:10     51s] (I)      | 2 |    7  M2M3_PR_R  |    9  M2M3_PR_MR |
[12/13 18:57:10     51s] (I)      | 3 |   11  M3M4_PR    |   14  M3M4_PR_MR |
[12/13 18:57:10     51s] (I)      | 4 |   16  M4M5_PR    |   19  M4M5_PR_MR |
[12/13 18:57:10     51s] (I)      +---+------------------+------------------+
[12/13 18:57:10     51s] [NR-eGR] Read 104 PG shapes
[12/13 18:57:10     51s] [NR-eGR] Read 0 clock shapes
[12/13 18:57:10     51s] [NR-eGR] Read 0 other shapes
[12/13 18:57:10     51s] [NR-eGR] #Routing Blockages  : 0
[12/13 18:57:10     51s] [NR-eGR] #Instance Blockages : 68
[12/13 18:57:10     51s] [NR-eGR] #PG Blockages       : 104
[12/13 18:57:10     51s] [NR-eGR] #Halo Blockages     : 0
[12/13 18:57:10     51s] [NR-eGR] #Boundary Blockages : 0
[12/13 18:57:10     51s] [NR-eGR] #Clock Blockages    : 0
[12/13 18:57:10     51s] [NR-eGR] #Other Blockages    : 0
[12/13 18:57:10     51s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/13 18:57:10     51s] (I)      Custom ignore net properties:
[12/13 18:57:10     51s] (I)      1 : NotLegal
[12/13 18:57:10     51s] (I)      Default ignore net properties:
[12/13 18:57:10     51s] (I)      1 : Special
[12/13 18:57:10     51s] (I)      2 : Analog
[12/13 18:57:10     51s] (I)      3 : Fixed
[12/13 18:57:10     51s] (I)      4 : Skipped
[12/13 18:57:10     51s] (I)      5 : MixedSignal
[12/13 18:57:10     51s] (I)      Prerouted net properties:
[12/13 18:57:10     51s] (I)      1 : NotLegal
[12/13 18:57:10     51s] (I)      2 : Special
[12/13 18:57:10     51s] (I)      3 : Analog
[12/13 18:57:10     51s] (I)      4 : Fixed
[12/13 18:57:10     51s] (I)      5 : Skipped
[12/13 18:57:10     51s] (I)      6 : MixedSignal
[12/13 18:57:10     51s] [NR-eGR] Early global route reroute all routable nets
[12/13 18:57:10     51s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/13 18:57:10     51s] [NR-eGR] Read 43 nets ( ignored 0 )
[12/13 18:57:10     51s] (I)        Front-side 43 ( ignored 0 )
[12/13 18:57:10     51s] (I)        Back-side  0 ( ignored 0 )
[12/13 18:57:10     51s] (I)        Both-side  0 ( ignored 0 )
[12/13 18:57:10     51s] (I)      early_global_route_priority property id does not exist.
[12/13 18:57:10     51s] (I)      Read Num Blocks=172  Num Prerouted Wires=0  Num CS=0
[12/13 18:57:10     51s] (I)      Layer 1 (V) : #blockages 90 : #preroutes 0
[12/13 18:57:10     51s] (I)      Layer 2 (H) : #blockages 39 : #preroutes 0
[12/13 18:57:10     51s] (I)      Layer 3 (V) : #blockages 31 : #preroutes 0
[12/13 18:57:10     51s] (I)      Layer 4 (H) : #blockages 12 : #preroutes 0
[12/13 18:57:10     51s] (I)      Number of ignored nets                =      0
[12/13 18:57:10     51s] (I)      Number of connected nets              =      0
[12/13 18:57:10     51s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/13 18:57:10     51s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/13 18:57:10     51s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/13 18:57:10     51s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/13 18:57:10     51s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/13 18:57:10     51s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/13 18:57:10     51s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/13 18:57:10     51s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/13 18:57:10     51s] (I)      Ndr track 0 does not exist
[12/13 18:57:10     51s] (I)      ---------------------Grid Graph Info--------------------
[12/13 18:57:10     51s] (I)      Routing area        : (0, 0) - (47380, 45540)
[12/13 18:57:10     51s] (I)      Core area           : (8280, 8280) - (39100, 37260)
[12/13 18:57:10     51s] (I)      Site width          :   460  (dbu)
[12/13 18:57:10     51s] (I)      Row height          :  4140  (dbu)
[12/13 18:57:10     51s] (I)      GCell row height    :  4140  (dbu)
[12/13 18:57:10     51s] (I)      GCell width         :  4140  (dbu)
[12/13 18:57:10     51s] (I)      GCell height        :  4140  (dbu)
[12/13 18:57:10     51s] (I)      Grid                :    12    11     5
[12/13 18:57:10     51s] (I)      Layer numbers       :     1     2     3     4     5
[12/13 18:57:10     51s] (I)      Vertical capacity   :     0  4140     0  4140     0
[12/13 18:57:10     51s] (I)      Horizontal capacity :     0     0  4140     0  4140
[12/13 18:57:10     51s] (I)      Default wire width  :   140   140   300   300  1600
[12/13 18:57:10     51s] (I)      Default wire space  :   140   140   300   300  1600
[12/13 18:57:10     51s] (I)      Default wire pitch  :   280   280   600   600  3200
[12/13 18:57:10     51s] (I)      Default pitch size  :   280   460   610   615  3660
[12/13 18:57:10     51s] (I)      First track coord   :   460   460   350   900  4620
[12/13 18:57:10     51s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[12/13 18:57:10     51s] (I)      Total num of tracks :    98   102    74    76    11
[12/13 18:57:10     51s] (I)      Num of masks        :     1     1     1     1     1
[12/13 18:57:10     51s] (I)      Num of trim masks   :     0     0     0     0     0
[12/13 18:57:10     51s] (I)      --------------------------------------------------------
[12/13 18:57:10     51s] 
[12/13 18:57:10     51s] [NR-eGR] ============ Routing rule table ============
[12/13 18:57:10     51s] [NR-eGR] Rule id: 0  Nets: 43
[12/13 18:57:10     51s] [NR-eGR] ========================================
[12/13 18:57:10     51s] [NR-eGR] 
[12/13 18:57:10     51s] (I)      ======== NDR :  =========
[12/13 18:57:10     51s] (I)      +--------------+--------+
[12/13 18:57:10     51s] (I)      |           ID |      0 |
[12/13 18:57:10     51s] (I)      |         Name |        |
[12/13 18:57:10     51s] (I)      |      Default |    yes |
[12/13 18:57:10     51s] (I)      |  Clk Special |     no |
[12/13 18:57:10     51s] (I)      | Hard spacing |     no |
[12/13 18:57:10     51s] (I)      |    NDR track | (none) |
[12/13 18:57:10     51s] (I)      |      NDR via | (none) |
[12/13 18:57:10     51s] (I)      |  Extra space |      0 |
[12/13 18:57:10     51s] (I)      |      Shields |      0 |
[12/13 18:57:10     51s] (I)      |   Demand (H) |      1 |
[12/13 18:57:10     51s] (I)      |   Demand (V) |      1 |
[12/13 18:57:10     51s] (I)      |        #Nets |     43 |
[12/13 18:57:10     51s] (I)      +--------------+--------+
[12/13 18:57:10     51s] (I)      +-------------------------------------------------------------------------------------+
[12/13 18:57:10     51s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/13 18:57:10     51s] (I)      +-------------------------------------------------------------------------------------+
[12/13 18:57:10     51s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[12/13 18:57:10     51s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[12/13 18:57:10     51s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[12/13 18:57:10     51s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[12/13 18:57:10     51s] (I)      +-------------------------------------------------------------------------------------+
[12/13 18:57:10     51s] (I)      =============== Blocked Tracks ===============
[12/13 18:57:10     51s] (I)      +-------+---------+----------+---------------+
[12/13 18:57:10     51s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/13 18:57:10     51s] (I)      +-------+---------+----------+---------------+
[12/13 18:57:10     51s] (I)      |     1 |       0 |        0 |         0.00% |
[12/13 18:57:10     51s] (I)      |     2 |    1122 |      283 |        25.22% |
[12/13 18:57:10     51s] (I)      |     3 |     888 |       89 |        10.02% |
[12/13 18:57:10     51s] (I)      |     4 |     836 |      168 |        20.10% |
[12/13 18:57:10     51s] (I)      |     5 |     132 |       46 |        34.85% |
[12/13 18:57:10     51s] (I)      +-------+---------+----------+---------------+
[12/13 18:57:10     51s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 3.17 MB )
[12/13 18:57:10     51s] (I)      Delete wires for 43 nets (async)
[12/13 18:57:10     51s] (I)      Reset routing kernel
[12/13 18:57:10     51s] (I)      Started Global Routing ( Curr Mem: 3.17 MB )
[12/13 18:57:10     51s] (I)      totalPins=103  totalGlobalPin=99 (96.12%)
[12/13 18:57:10     51s] (I)      ================= Net Group Info =================
[12/13 18:57:10     51s] (I)      +----+----------------+--------------+-----------+
[12/13 18:57:10     51s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[12/13 18:57:10     51s] (I)      +----+----------------+--------------+-----------+
[12/13 18:57:10     51s] (I)      |  1 |             43 |      met2(2) |   met5(5) |
[12/13 18:57:10     51s] (I)      +----+----------------+--------------+-----------+
[12/13 18:57:10     51s] (I)      total 2D Cap : 2513 = (892 H, 1621 V)
[12/13 18:57:10     51s] (I)      total 2D Demand : 4 = (0 H, 4 V)
[12/13 18:57:10     51s] [NR-eGR] Layer group 1: route 43 net(s) in layer range [2, 5]
[12/13 18:57:10     51s] (I)      
[12/13 18:57:10     51s] (I)      ============  Phase 1a Route ============
[12/13 18:57:10     51s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/13 18:57:10     51s] (I)      Usage: 137 = (65 H, 72 V) = (7.29% H, 4.44% V) = (2.691e+02um H, 2.981e+02um V)
[12/13 18:57:10     51s] (I)      
[12/13 18:57:10     51s] (I)      ============  Phase 1b Route ============
[12/13 18:57:10     51s] (I)      Usage: 138 = (65 H, 73 V) = (7.29% H, 4.50% V) = (2.691e+02um H, 3.022e+02um V)
[12/13 18:57:10     51s] (I)      Overflow of layer group 1: 4.86% H + 0.00% V. EstWL: 5.713200e+02um
[12/13 18:57:10     51s] (I)      Congestion metric : 12.43%H 0.00%V, 12.43%HV
[12/13 18:57:10     51s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/13 18:57:10     51s] (I)      
[12/13 18:57:10     51s] (I)      ============  Phase 1c Route ============
[12/13 18:57:10     51s] (I)      Level2 Grid: 3 x 3
[12/13 18:57:10     51s] (I)      Usage: 138 = (65 H, 73 V) = (7.29% H, 4.50% V) = (2.691e+02um H, 3.022e+02um V)
[12/13 18:57:10     51s] (I)      
[12/13 18:57:10     51s] (I)      ============  Phase 1d Route ============
[12/13 18:57:10     51s] (I)      Usage: 138 = (65 H, 73 V) = (7.29% H, 4.50% V) = (2.691e+02um H, 3.022e+02um V)
[12/13 18:57:10     51s] (I)      
[12/13 18:57:10     51s] (I)      ============  Phase 1e Route ============
[12/13 18:57:10     51s] (I)      Usage: 138 = (65 H, 73 V) = (7.29% H, 4.50% V) = (2.691e+02um H, 3.022e+02um V)
[12/13 18:57:10     51s] [NR-eGR] Early Global Route overflow of layer group 1: 4.93% H + 0.00% V. EstWL: 5.713200e+02um
[12/13 18:57:10     51s] (I)      
[12/13 18:57:10     51s] (I)      ============  Phase 1l Route ============
[12/13 18:57:10     51s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/13 18:57:10     51s] (I)      Layer  2:        888        64         0          36        1044    ( 3.33%) 
[12/13 18:57:10     51s] (I)      Layer  3:        753       228        56           0         821    ( 0.00%) 
[12/13 18:57:10     51s] (I)      Layer  4:        600        70         1           0         808    ( 0.00%) 
[12/13 18:57:10     51s] (I)      Layer  5:         78        11         1          49          88    (35.54%) 
[12/13 18:57:10     51s] (I)      Total:          2319       373        58          84        2760    ( 2.95%) 
[12/13 18:57:10     51s] (I)      
[12/13 18:57:10     51s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/13 18:57:10     51s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/13 18:57:10     51s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/13 18:57:10     51s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[12/13 18:57:10     51s] [NR-eGR] --------------------------------------------------------------------------------
[12/13 18:57:10     51s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/13 18:57:10     51s] [NR-eGR]    met2 ( 2)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/13 18:57:10     51s] [NR-eGR]    met3 ( 3)         9( 7.38%)         4( 3.28%)         1( 0.82%)   (11.48%) 
[12/13 18:57:10     51s] [NR-eGR]    met4 ( 4)         1( 0.83%)         0( 0.00%)         0( 0.00%)   ( 0.83%) 
[12/13 18:57:10     51s] [NR-eGR]    met5 ( 5)         1( 1.27%)         0( 0.00%)         0( 0.00%)   ( 1.27%) 
[12/13 18:57:10     51s] [NR-eGR] --------------------------------------------------------------------------------
[12/13 18:57:10     51s] [NR-eGR]        Total        11( 2.52%)         4( 0.92%)         1( 0.23%)   ( 3.67%) 
[12/13 18:57:10     51s] [NR-eGR] 
[12/13 18:57:10     51s] (I)      Finished Global Routing ( CPU: 0.10 sec, Real: 0.03 sec, Curr Mem: 3.18 MB )
[12/13 18:57:10     51s] (I)      Updating congestion map
[12/13 18:57:10     51s] (I)      total 2D Cap : 2572 = (912 H, 1660 V)
[12/13 18:57:10     51s] [NR-eGR] Overflow after Early Global Route 9.02% H + 0.00% V
[12/13 18:57:10     51s] (I)      Running track assignment and export wires
[12/13 18:57:10     51s] (I)      ============= Track Assignment ============
[12/13 18:57:10     51s] (I)      Started Track Assignment (8T) ( Curr Mem: 3.18 MB )
[12/13 18:57:10     51s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[12/13 18:57:10     51s] (I)      Run Multi-thread track assignment
[12/13 18:57:10     51s] (I)      Finished Track Assignment (8T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3.18 MB )
[12/13 18:57:10     51s] (I)      Started Export ( Curr Mem: 3.18 MB )
[12/13 18:57:10     51s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[12/13 18:57:10     51s] [NR-eGR] Total eGR-routed clock nets wire length: 44um, number of vias: 11
[12/13 18:57:10     51s] [NR-eGR] --------------------------------------------------------------------------
[12/13 18:57:10     51s] [NR-eGR]               Length (um)  Vias 
[12/13 18:57:10     51s] [NR-eGR] --------------------------------
[12/13 18:57:10     51s] [NR-eGR]  met1  (1H)             0    81 
[12/13 18:57:10     51s] [NR-eGR]  met2  (2V)           213   129 
[12/13 18:57:10     51s] [NR-eGR]  met3  (3H)           255    31 
[12/13 18:57:10     51s] [NR-eGR]  met4  (4V)           133    14 
[12/13 18:57:10     51s] [NR-eGR]  met5  (5H)            39     0 
[12/13 18:57:10     51s] [NR-eGR] --------------------------------
[12/13 18:57:10     51s] [NR-eGR]        Total          640   255 
[12/13 18:57:10     51s] [NR-eGR] --------------------------------------------------------------------------
[12/13 18:57:10     51s] [NR-eGR] Total half perimeter of net bounding box: 594um
[12/13 18:57:10     51s] [NR-eGR] Total length: 640um, number of vias: 255
[12/13 18:57:10     51s] [NR-eGR] --------------------------------------------------------------------------
[12/13 18:57:10     51s] (I)      == Layer wire length by net rule ==
[12/13 18:57:10     51s] (I)                    Default 
[12/13 18:57:10     51s] (I)      ----------------------
[12/13 18:57:10     51s] (I)       met1  (1H)       0um 
[12/13 18:57:10     51s] (I)       met2  (2V)     213um 
[12/13 18:57:10     51s] (I)       met3  (3H)     255um 
[12/13 18:57:10     51s] (I)       met4  (4V)     133um 
[12/13 18:57:10     51s] (I)       met5  (5H)      39um 
[12/13 18:57:10     51s] (I)      ----------------------
[12/13 18:57:10     51s] (I)             Total    640um 
[12/13 18:57:10     51s] (I)      == Layer via count by net rule ==
[12/13 18:57:10     51s] (I)                    Default 
[12/13 18:57:10     51s] (I)      ----------------------
[12/13 18:57:10     51s] (I)       met1  (1H)        81 
[12/13 18:57:10     51s] (I)       met2  (2V)       129 
[12/13 18:57:10     51s] (I)       met3  (3H)        31 
[12/13 18:57:10     51s] (I)       met4  (4V)        14 
[12/13 18:57:10     51s] (I)       met5  (5H)         0 
[12/13 18:57:10     51s] (I)      ----------------------
[12/13 18:57:10     51s] (I)             Total      255 
[12/13 18:57:10     51s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.17 MB )
[12/13 18:57:10     51s] eee: Design is not marked Stenier-routed. Cleaning up the RC Grid.
[12/13 18:57:10     51s] eee: RC Grid Memory freed=540
[12/13 18:57:10     51s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.14 sec, Real: 0.06 sec, Curr Mem: 3.17 MB )
[12/13 18:57:10     51s] (I)      ======================================= Runtime Summary ========================================
[12/13 18:57:10     51s] (I)       Step                                               %      Start     Finish      Real       CPU 
[12/13 18:57:10     51s] (I)      ------------------------------------------------------------------------------------------------
[12/13 18:57:10     51s] (I)       Early Global Route kernel                    100.00%  76.39 sec  76.45 sec  0.06 sec  0.14 sec 
[12/13 18:57:10     51s] (I)       +-Import and model                            16.97%  76.39 sec  76.40 sec  0.01 sec  0.02 sec 
[12/13 18:57:10     51s] (I)       | +-Create place DB                            0.81%  76.39 sec  76.39 sec  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)       | | +-Import place data                        0.62%  76.39 sec  76.39 sec  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)       | | | +-Read instances and placement           0.12%  76.39 sec  76.39 sec  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)       | | | +-Read nets                              0.09%  76.39 sec  76.39 sec  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)       | +-Create route DB                           11.66%  76.39 sec  76.40 sec  0.01 sec  0.02 sec 
[12/13 18:57:10     51s] (I)       | | +-Import route data (8T)                  11.16%  76.39 sec  76.40 sec  0.01 sec  0.02 sec 
[12/13 18:57:10     51s] (I)       | | | +-Read blockages ( Layer 2-5 )           7.09%  76.39 sec  76.40 sec  0.00 sec  0.01 sec 
[12/13 18:57:10     51s] (I)       | | | | +-Read routing blockages               0.01%  76.39 sec  76.39 sec  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)       | | | | +-Read instance blockages              0.08%  76.39 sec  76.39 sec  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)       | | | | +-Read PG blockages                    5.44%  76.39 sec  76.40 sec  0.00 sec  0.01 sec 
[12/13 18:57:10     51s] (I)       | | | | | +-Allocate memory for PG via list    0.04%  76.39 sec  76.39 sec  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)       | | | | +-Read clock blockages                 0.04%  76.40 sec  76.40 sec  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)       | | | | +-Read other blockages                 0.03%  76.40 sec  76.40 sec  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)       | | | | +-Read halo blockages                  0.01%  76.40 sec  76.40 sec  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)       | | | | +-Read boundary cut boxes              0.00%  76.40 sec  76.40 sec  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)       | | | +-Read blackboxes                        0.02%  76.40 sec  76.40 sec  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)       | | | +-Read prerouted                         0.24%  76.40 sec  76.40 sec  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)       | | | +-Read nets                              0.09%  76.40 sec  76.40 sec  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)       | | | +-Set up via pillars                     0.01%  76.40 sec  76.40 sec  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)       | | | +-Initialize 3D grid graph               0.01%  76.40 sec  76.40 sec  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)       | | | +-Model blockage capacity                0.36%  76.40 sec  76.40 sec  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)       | | | | +-Initialize 3D capacity               0.14%  76.40 sec  76.40 sec  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)       | +-Read aux data                              0.01%  76.40 sec  76.40 sec  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)       | +-Others data preparation                    0.05%  76.40 sec  76.40 sec  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)       | +-Create route kernel                        3.45%  76.40 sec  76.40 sec  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)       +-Global Routing                              61.06%  76.40 sec  76.44 sec  0.03 sec  0.10 sec 
[12/13 18:57:10     51s] (I)       | +-Initialization                             0.05%  76.40 sec  76.40 sec  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)       | +-Net group 1                               58.89%  76.40 sec  76.44 sec  0.03 sec  0.10 sec 
[12/13 18:57:10     51s] (I)       | | +-Generate topology (8T)                   3.11%  76.40 sec  76.40 sec  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)       | | +-Phase 1a                                 3.59%  76.40 sec  76.41 sec  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)       | | | +-Pattern routing (8T)                   2.84%  76.40 sec  76.41 sec  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)       | | | +-Pattern Routing Avoiding Blockages     0.04%  76.41 sec  76.41 sec  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)       | | | +-Add via demand to 2D                   0.02%  76.41 sec  76.41 sec  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)       | | +-Phase 1b                                 2.93%  76.41 sec  76.41 sec  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)       | | | +-Monotonic routing (8T)                 2.62%  76.41 sec  76.41 sec  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)       | | +-Phase 1c                                 0.69%  76.41 sec  76.41 sec  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)       | | | +-Two level Routing                      0.47%  76.41 sec  76.41 sec  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)       | | | | +-Two Level Routing (Regular)          0.01%  76.41 sec  76.41 sec  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)       | | | | +-Two Level Routing (Strong)           0.06%  76.41 sec  76.41 sec  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)       | | +-Phase 1d                                 7.34%  76.41 sec  76.41 sec  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)       | | | +-Detoured routing (8T)                  7.07%  76.41 sec  76.41 sec  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)       | | +-Phase 1e                                 0.25%  76.41 sec  76.41 sec  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)       | | | +-Route legalization                     0.01%  76.41 sec  76.41 sec  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)       | | +-Phase 1l                                39.22%  76.41 sec  76.44 sec  0.02 sec  0.09 sec 
[12/13 18:57:10     51s] (I)       | | | +-Layer assignment (8T)                 38.62%  76.41 sec  76.43 sec  0.02 sec  0.09 sec 
[12/13 18:57:10     51s] (I)       +-Export cong map                              0.44%  76.44 sec  76.44 sec  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)       | +-Export 2D cong map                         0.08%  76.44 sec  76.44 sec  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)       +-Extract Global 3D Wires                      0.04%  76.44 sec  76.44 sec  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)       +-Track Assignment (8T)                        6.60%  76.44 sec  76.44 sec  0.00 sec  0.01 sec 
[12/13 18:57:10     51s] (I)       | +-Initialization                             0.04%  76.44 sec  76.44 sec  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)       | +-Track Assignment Kernel                    5.62%  76.44 sec  76.44 sec  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)       | +-Free Memory                                0.01%  76.44 sec  76.44 sec  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)       +-Export                                       9.23%  76.44 sec  76.45 sec  0.01 sec  0.01 sec 
[12/13 18:57:10     51s] (I)       | +-Export DB wires                            5.34%  76.44 sec  76.44 sec  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)       | | +-Export all nets (8T)                     2.49%  76.44 sec  76.44 sec  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)       | | +-Set wire vias (8T)                       2.30%  76.44 sec  76.44 sec  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)       | +-Report wirelength                          2.79%  76.44 sec  76.45 sec  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)       | +-Update net boxes                           0.14%  76.45 sec  76.45 sec  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)       | +-Update timing                              0.01%  76.45 sec  76.45 sec  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)       +-Postprocess design                           0.23%  76.45 sec  76.45 sec  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)      ======================= Summary by functions ========================
[12/13 18:57:10     51s] (I)       Lv  Step                                      %      Real       CPU 
[12/13 18:57:10     51s] (I)      ---------------------------------------------------------------------
[12/13 18:57:10     51s] (I)        0  Early Global Route kernel           100.00%  0.06 sec  0.14 sec 
[12/13 18:57:10     51s] (I)        1  Global Routing                       61.06%  0.03 sec  0.10 sec 
[12/13 18:57:10     51s] (I)        1  Import and model                     16.97%  0.01 sec  0.02 sec 
[12/13 18:57:10     51s] (I)        1  Export                                9.23%  0.01 sec  0.01 sec 
[12/13 18:57:10     51s] (I)        1  Track Assignment (8T)                 6.60%  0.00 sec  0.01 sec 
[12/13 18:57:10     51s] (I)        1  Export cong map                       0.44%  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)        1  Postprocess design                    0.23%  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)        1  Extract Global 3D Wires               0.04%  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)        2  Net group 1                          58.89%  0.03 sec  0.10 sec 
[12/13 18:57:10     51s] (I)        2  Create route DB                      11.66%  0.01 sec  0.02 sec 
[12/13 18:57:10     51s] (I)        2  Track Assignment Kernel               5.62%  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)        2  Export DB wires                       5.34%  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)        2  Create route kernel                   3.45%  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)        2  Report wirelength                     2.79%  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)        2  Create place DB                       0.81%  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)        2  Update net boxes                      0.14%  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)        2  Initialization                        0.09%  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)        2  Export 2D cong map                    0.08%  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)        2  Others data preparation               0.05%  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)        2  Free Memory                           0.01%  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)        2  Update timing                         0.01%  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)        2  Read aux data                         0.01%  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)        3  Phase 1l                             39.22%  0.02 sec  0.09 sec 
[12/13 18:57:10     51s] (I)        3  Import route data (8T)               11.16%  0.01 sec  0.02 sec 
[12/13 18:57:10     51s] (I)        3  Phase 1d                              7.34%  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)        3  Phase 1a                              3.59%  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)        3  Generate topology (8T)                3.11%  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)        3  Phase 1b                              2.93%  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)        3  Export all nets (8T)                  2.49%  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)        3  Set wire vias (8T)                    2.30%  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)        3  Phase 1c                              0.69%  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)        3  Import place data                     0.62%  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)        3  Phase 1e                              0.25%  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)        4  Layer assignment (8T)                38.62%  0.02 sec  0.09 sec 
[12/13 18:57:10     51s] (I)        4  Read blockages ( Layer 2-5 )          7.09%  0.00 sec  0.01 sec 
[12/13 18:57:10     51s] (I)        4  Detoured routing (8T)                 7.07%  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)        4  Pattern routing (8T)                  2.84%  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)        4  Monotonic routing (8T)                2.62%  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)        4  Two level Routing                     0.47%  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)        4  Model blockage capacity               0.36%  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)        4  Read prerouted                        0.24%  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)        4  Read nets                             0.18%  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)        4  Read instances and placement          0.12%  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)        4  Pattern Routing Avoiding Blockages    0.04%  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)        4  Add via demand to 2D                  0.02%  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)        4  Read blackboxes                       0.02%  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)        4  Initialize 3D grid graph              0.01%  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)        4  Route legalization                    0.01%  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)        5  Read PG blockages                     5.44%  0.00 sec  0.01 sec 
[12/13 18:57:10     51s] (I)        5  Initialize 3D capacity                0.14%  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)        5  Read instance blockages               0.08%  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)        5  Two Level Routing (Strong)            0.06%  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)        5  Read clock blockages                  0.04%  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)        5  Read other blockages                  0.03%  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)        5  Two Level Routing (Regular)           0.01%  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)        5  Read routing blockages                0.01%  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] (I)        6  Allocate memory for PG via list       0.04%  0.00 sec  0.00 sec 
[12/13 18:57:10     51s] Running post-eGR process
[12/13 18:57:10     51s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.2 real=0:00:00.1)
[12/13 18:57:10     51s] Legalization setup...
[12/13 18:57:10     51s] Using cell based legalization.
[12/13 18:57:10     51s] Initializing placement interface...
[12/13 18:57:10     51s]   Use check_library -place or consult logv if problems occur.
[12/13 18:57:10     51s]   Leaving CCOpt scope - Initializing placement interface...
[12/13 18:57:10     51s] OPERPROF: Starting DPlace-Init at level 1, MEM:3360.4M, EPOCH TIME: 1734112630.994033
[12/13 18:57:10     51s] Processing tracks to init pin-track alignment.
[12/13 18:57:10     51s] z: 2, totalTracks: 1
[12/13 18:57:10     51s] z: 4, totalTracks: 1
[12/13 18:57:10     51s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 18:57:10     51s] Cell adc LLGs are deleted
[12/13 18:57:10     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:10     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:10     51s] # Building adc llgBox search-tree.
[12/13 18:57:10     51s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3360.4M, EPOCH TIME: 1734112630.994769
[12/13 18:57:10     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:10     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:10     51s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3360.4M, EPOCH TIME: 1734112630.994851
[12/13 18:57:10     51s] Max number of tech site patterns supported in site array is 256.
[12/13 18:57:10     51s] Core basic site is CoreSite
[12/13 18:57:10     51s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[12/13 18:57:10     51s] After signature check, allow fast init is false, keep pre-filter is true.
[12/13 18:57:10     51s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/13 18:57:10     51s] SiteArray: non-trimmed site array dimensions = 7 x 67
[12/13 18:57:10     51s] SiteArray: use 12,288 bytes
[12/13 18:57:10     51s] SiteArray: current memory after site array memory allocation 3360.4M
[12/13 18:57:10     51s] SiteArray: FP blocked sites are writable
[12/13 18:57:10     51s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/13 18:57:10     51s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3360.4M, EPOCH TIME: 1734112630.999165
[12/13 18:57:11     51s] Process 24 wires and vias for routing blockage analysis
[12/13 18:57:11     51s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.004, REAL:0.003, MEM:3360.4M, EPOCH TIME: 1734112631.002004
[12/13 18:57:11     51s] SiteArray: number of non floorplan blocked sites for llg default is 469
[12/13 18:57:11     51s] Atter site array init, number of instance map data is 0.
[12/13 18:57:11     51s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.009, REAL:0.007, MEM:3360.4M, EPOCH TIME: 1734112631.002075
[12/13 18:57:11     51s] 
[12/13 18:57:11     51s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:57:11     51s] OPERPROF:     Starting CMU at level 3, MEM:3360.4M, EPOCH TIME: 1734112631.002328
[12/13 18:57:11     51s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.001, MEM:3360.4M, EPOCH TIME: 1734112631.003099
[12/13 18:57:11     51s] 
[12/13 18:57:11     51s] Bad Lib Cell Checking (CMU) is done! (0)
[12/13 18:57:11     51s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.013, REAL:0.008, MEM:3360.4M, EPOCH TIME: 1734112631.003172
[12/13 18:57:11     51s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3360.4M, EPOCH TIME: 1734112631.003204
[12/13 18:57:11     51s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3360.4M, EPOCH TIME: 1734112631.003410
[12/13 18:57:11     51s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=3360.4MB).
[12/13 18:57:11     51s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.014, REAL:0.009, MEM:3360.4M, EPOCH TIME: 1734112631.003527
[12/13 18:57:11     51s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     51s] Initializing placement interface done.
[12/13 18:57:11     51s] Leaving CCOpt scope - Cleaning up placement interface...
[12/13 18:57:11     51s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3360.4M, EPOCH TIME: 1734112631.003672
[12/13 18:57:11     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:11     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:11     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:11     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:11     51s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.000, REAL:0.000, MEM:3360.4M, EPOCH TIME: 1734112631.004164
[12/13 18:57:11     51s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     51s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[12/13 18:57:11     51s] Leaving CCOpt scope - Initializing placement interface...
[12/13 18:57:11     51s] OPERPROF: Starting DPlace-Init at level 1, MEM:3360.4M, EPOCH TIME: 1734112631.012983
[12/13 18:57:11     51s] Processing tracks to init pin-track alignment.
[12/13 18:57:11     51s] z: 2, totalTracks: 1
[12/13 18:57:11     51s] z: 4, totalTracks: 1
[12/13 18:57:11     51s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 18:57:11     51s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3360.4M, EPOCH TIME: 1734112631.013439
[12/13 18:57:11     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:11     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:11     51s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[12/13 18:57:11     51s] 
[12/13 18:57:11     51s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:57:11     51s] OPERPROF:     Starting CMU at level 3, MEM:3360.4M, EPOCH TIME: 1734112631.014473
[12/13 18:57:11     51s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.000, MEM:3360.4M, EPOCH TIME: 1734112631.014909
[12/13 18:57:11     51s] 
[12/13 18:57:11     51s] Bad Lib Cell Checking (CMU) is done! (0)
[12/13 18:57:11     51s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.003, REAL:0.002, MEM:3360.4M, EPOCH TIME: 1734112631.014976
[12/13 18:57:11     51s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3360.4M, EPOCH TIME: 1734112631.015009
[12/13 18:57:11     51s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3360.4M, EPOCH TIME: 1734112631.015212
[12/13 18:57:11     51s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3360.4MB).
[12/13 18:57:11     51s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.003, REAL:0.002, MEM:3360.4M, EPOCH TIME: 1734112631.015303
[12/13 18:57:11     51s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     51s] (I)      Default pattern map key = adc_default.
[12/13 18:57:11     51s] Set min layer with default ( 2 )
[12/13 18:57:11     51s] Set max layer with default ( 127 )
[12/13 18:57:11     51s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:57:11     51s] Min route layer (adjusted) = 2
[12/13 18:57:11     51s] Max route layer (adjusted) = 5
[12/13 18:57:11     51s] (I)      Load db... (mem=3251.3M)
[12/13 18:57:11     51s] (I)      Read data from FE... (mem=3251.3M)
[12/13 18:57:11     51s] (I)      Number of ignored instance 0
[12/13 18:57:11     51s] (I)      Number of inbound cells 0
[12/13 18:57:11     51s] (I)      Number of opened ILM blockages 0
[12/13 18:57:11     51s] (I)      Number of instances temporarily fixed by detailed placement 0
[12/13 18:57:11     51s] (I)      numMoveCells=25, numMacros=0  numPads=7  numMultiRowHeightInsts=1
[12/13 18:57:11     51s] (I)      cell height: 4140, count: 25
[12/13 18:57:11     51s] (I)      Read rows... (mem=3251.3M)
[12/13 18:57:11     51s] (I)      Done Read rows (cpu=0.000s, mem=3251.3M)
[12/13 18:57:11     51s] (I)      Done Read data from FE (cpu=0.000s, mem=3251.3M)
[12/13 18:57:11     51s] (I)      Done Load db (cpu=0.001s, mem=3251.3M)
[12/13 18:57:11     51s] (I)      Constructing placeable region... (mem=3251.3M)
[12/13 18:57:11     51s] (I)      Constructing bin map
[12/13 18:57:11     51s] (I)      Initialize bin information with width=41400 height=41400
[12/13 18:57:11     51s] (I)      Done constructing bin map
[12/13 18:57:11     51s] (I)      Compute region effective width... (mem=3251.3M)
[12/13 18:57:11     51s] (I)      Done Compute region effective width (cpu=0.000s, mem=3251.3M)
[12/13 18:57:11     51s] (I)      Done Constructing placeable region (cpu=0.000s, mem=3251.3M)
[12/13 18:57:11     51s] Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     51s] Validating CTS configuration...
[12/13 18:57:11     51s] Checking module port directions...
[12/13 18:57:11     51s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     51s] Non-default CCOpt properties:
[12/13 18:57:11     51s]   Public non-default CCOpt properties:
[12/13 18:57:11     51s]     buffer_cells is set for at least one object
[12/13 18:57:11     51s]     cts_merge_clock_gates is set for at least one object
[12/13 18:57:11     51s]     cts_merge_clock_logic is set for at least one object
[12/13 18:57:11     51s]     route_type is set for at least one object
[12/13 18:57:11     51s]     target_max_trans_sdc is set for at least one object
[12/13 18:57:11     51s]   No private non-default CCOpt properties
[12/13 18:57:11     51s] Route type trimming info:
[12/13 18:57:11     51s]   No route type modifications were made.
[12/13 18:57:11     51s] eee: Trim Metal Layers: { }
[12/13 18:57:11     51s] eee: RC Grid Memory allocated=540
[12/13 18:57:11     51s] eee: LayerId=1 widthSet size=1
[12/13 18:57:11     51s] eee: LayerId=2 widthSet size=1
[12/13 18:57:11     51s] eee: LayerId=3 widthSet size=1
[12/13 18:57:11     51s] eee: LayerId=4 widthSet size=1
[12/13 18:57:11     51s] eee: LayerId=5 widthSet size=1
[12/13 18:57:11     51s] eee: Total RC Grid memory=540
[12/13 18:57:11     51s] Updating RC grid for preRoute extraction ...
[12/13 18:57:11     51s] eee: Metal Layers Info:
[12/13 18:57:11     51s] eee: L: met1 met2 met3 met4 met5
[12/13 18:57:11     51s] eee: W: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/13 18:57:11     51s] eee: S: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/13 18:57:11     51s] eee: pegSigSF=1.070000
[12/13 18:57:11     51s] Initializing multi-corner resistance tables ...
[12/13 18:57:11     51s] eee: l=1 avDens=0.044681 usedTrk=8.042512 availTrk=180.000000 sigTrk=8.042512
[12/13 18:57:11     51s] eee: l=2 avDens=0.019011 usedTrk=5.133092 availTrk=270.000000 sigTrk=5.133092
[12/13 18:57:11     51s] eee: l=3 avDens=0.045374 usedTrk=6.158937 availTrk=135.737705 sigTrk=6.158937
[12/13 18:57:11     51s] eee: l=4 avDens=0.029448 usedTrk=7.929469 availTrk=269.268293 sigTrk=7.929469
[12/13 18:57:11     51s] eee: l=5 avDens=0.109888 usedTrk=4.971981 availTrk=45.245902 sigTrk=4.971981
[12/13 18:57:11     51s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/13 18:57:11     51s] eee: LAM-FP: thresh=1 ; dimX=103.000000 ; dimY=99.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[12/13 18:57:11     51s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.326973 uaWl=1.000000 uaWlH=0.269400 aWlH=0.000000 lMod=0 pMax=0.872900 pMod=80 pModAss=50 wcR=0.332500 newSi=0.001600 wHLS=1.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[12/13 18:57:11     51s] eee: NetCapCache creation started. (Current Mem: 3360.422M) 
[12/13 18:57:11     51s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3360.422M) 
[12/13 18:57:11     51s] End AAE Lib Interpolated Model. (MEM=3360.42 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 18:57:11     51s] Accumulated time to calculate placeable region: 5.7e-05
[12/13 18:57:11     51s] Accumulated time to calculate placeable region: 6.9e-05
[12/13 18:57:11     51s] Accumulated time to calculate placeable region: 7.8e-05
[12/13 18:57:11     51s] Library trimming buffers in power domain auto-default and half-corner MAX_DELAY:setup.late removed 0 of 3 cells
[12/13 18:57:11     51s] Original list had 3 cells:
[12/13 18:57:11     51s] CLKBUFX8 CLKBUFX4 CLKBUFX2 
[12/13 18:57:11     51s] Library trimming was not able to trim any cells:
[12/13 18:57:11     51s] CLKBUFX8 CLKBUFX4 CLKBUFX2 
[12/13 18:57:11     51s] **WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree clk. If this is not intended behavior, you can specify a list of lib_cells to use with the inverter_cells property.
[12/13 18:57:11     51s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[12/13 18:57:11     51s] **WARN: (IMPCCOPT-2441):	The target_max_trans 0.010ns is too low for delay_corner MAX_DELAY and delay_type late for clock_tree clk and net_type leaf. CTS will proceed using 0.143ns.
[12/13 18:57:11     51s] **WARN: (IMPCCOPT-2441):	The target_max_trans 0.010ns is too low for delay_corner MAX_DELAY and delay_type late for clock_tree clk and net_type trunk. CTS will proceed using 0.143ns.
[12/13 18:57:11     51s] Clock tree balancer configuration for clock_tree clk:
[12/13 18:57:11     51s] Non-default CCOpt properties:
[12/13 18:57:11     51s]   Public non-default CCOpt properties:
[12/13 18:57:11     51s]     cts_merge_clock_gates: true (default: false)
[12/13 18:57:11     51s]     cts_merge_clock_logic: true (default: false)
[12/13 18:57:11     51s]     route_type (leaf): default_route_type_leaf (default: default)
[12/13 18:57:11     51s]     route_type (top): default_route_type_nonleaf (default: default)
[12/13 18:57:11     51s]     route_type (trunk): default_route_type_nonleaf (default: default)
[12/13 18:57:11     51s]   No private non-default CCOpt properties
[12/13 18:57:11     51s] For power domain auto-default:
[12/13 18:57:11     51s]   Buffers:     CLKBUFX8 CLKBUFX4 CLKBUFX2 
[12/13 18:57:11     51s]   Inverters:   
[12/13 18:57:11     51s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 893.164um^2
[12/13 18:57:11     51s] Top Routing info:
[12/13 18:57:11     51s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[12/13 18:57:11     51s]   Unshielded; Mask Constraint: 0; Source: route_type.
[12/13 18:57:11     51s] Trunk Routing info:
[12/13 18:57:11     51s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[12/13 18:57:11     51s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/13 18:57:11     51s] Leaf Routing info:
[12/13 18:57:11     51s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met4/met3; 
[12/13 18:57:11     51s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/13 18:57:11     51s] For timing_corner MAX_DELAY:setup, late and power domain auto-default:
[12/13 18:57:11     51s]   Slew time target (leaf):    0.142ns
[12/13 18:57:11     51s]   Slew time target (trunk):   0.142ns
[12/13 18:57:11     51s]   Slew time target (top):     0.010ns (Note: no nets are considered top nets in this clock tree)
[12/13 18:57:11     51s]   Buffer unit delay: 0.127ns
[12/13 18:57:11     51s]   Buffer max distance: 322.014um
[12/13 18:57:11     51s] Fastest wire driving cells and distances:
[12/13 18:57:11     51s]   Buffer    : {lib_cell:CLKBUFX8, fastest_considered_half_corner=MAX_DELAY:setup.late, optimalDrivingDistance=322.014um, saturatedSlew=0.107ns, speed=1317.570um per ns, cellArea=65.054um^2 per 1000um}
[12/13 18:57:11     51s] 
[12/13 18:57:11     51s] 
[12/13 18:57:11     51s] Logic Sizing Table:
[12/13 18:57:11     51s] 
[12/13 18:57:11     51s] ----------------------------------------------------------
[12/13 18:57:11     51s] Cell    Instance count    Source    Eligible library cells
[12/13 18:57:11     51s] ----------------------------------------------------------
[12/13 18:57:11     51s]   (empty table)
[12/13 18:57:11     51s] ----------------------------------------------------------
[12/13 18:57:11     51s] 
[12/13 18:57:11     51s] 
[12/13 18:57:11     51s] Clock tree balancer configuration for skew_group clk/CONSTRAINTS:
[12/13 18:57:11     51s]  Created from constraint modes: {[]}
[12/13 18:57:11     51s]   Sources:                     pin clk
[12/13 18:57:11     51s]   Total number of sinks:       4
[12/13 18:57:11     51s]   Delay constrained sinks:     4
[12/13 18:57:11     51s]   Constrains:                  default
[12/13 18:57:11     51s]   Non-leaf sinks:              0
[12/13 18:57:11     51s]   Ignore pins:                 0
[12/13 18:57:11     51s]  Timing corner MAX_DELAY:setup.late:
[12/13 18:57:11     51s]   Skew target:                 0.127ns
[12/13 18:57:11     51s] Primary reporting skew groups are:
[12/13 18:57:11     51s] skew_group clk/CONSTRAINTS with 4 clock sinks
[12/13 18:57:11     51s] 
[12/13 18:57:11     51s] 
[12/13 18:57:11     51s] Constraint summary
[12/13 18:57:11     51s] ==================
[12/13 18:57:11     51s] 
[12/13 18:57:11     51s] Transition constraints are active in the following delay corners:
[12/13 18:57:11     51s] 
[12/13 18:57:11     51s] MAX_DELAY:setup.late
[12/13 18:57:11     51s] 
[12/13 18:57:11     51s] Cap constraints are active in the following delay corners:
[12/13 18:57:11     51s] 
[12/13 18:57:11     51s] MAX_DELAY:setup.late
[12/13 18:57:11     51s] 
[12/13 18:57:11     51s] Transition constraint summary:
[12/13 18:57:11     51s] 
[12/13 18:57:11     51s] -------------------------------------------------------------------------------------------
[12/13 18:57:11     51s] Delay corner                      Target (ns)    Num pins    Target source    Clock tree(s)
[12/13 18:57:11     51s] -------------------------------------------------------------------------------------------
[12/13 18:57:11     51s] MAX_DELAY:setup.late (primary)         -            -              -                -
[12/13 18:57:11     51s]               -                      0.142          6        tool modified    all
[12/13 18:57:11     51s] -------------------------------------------------------------------------------------------
[12/13 18:57:11     51s] 
[12/13 18:57:11     51s] Capacitance constraint summary:
[12/13 18:57:11     51s] 
[12/13 18:57:11     51s] ------------------------------------------------------------------------------------------------------
[12/13 18:57:11     51s] Delay corner                      Limit (pF)    Num nets    Target source                Clock tree(s)
[12/13 18:57:11     51s] ------------------------------------------------------------------------------------------------------
[12/13 18:57:11     51s] MAX_DELAY:setup.late (primary)        -            -                    -                      -
[12/13 18:57:11     51s]               -                     0.106          1        library_or_sdc_constraint    all
[12/13 18:57:11     51s] ------------------------------------------------------------------------------------------------------
[12/13 18:57:11     51s] 
[12/13 18:57:11     51s] 
[12/13 18:57:11     51s] Clock DAG hash initial state: 4134715561346445349 7475588239182482524
[12/13 18:57:11     51s] CTS services accumulated run-time stats initial state:
[12/13 18:57:11     51s]   delay calculator: calls=416, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     51s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/13 18:57:11     51s]   steiner router: calls=417, total_wall_time=0.003s, mean_wall_time=0.008ms
[12/13 18:57:11     51s] Clock DAG stats initial state:
[12/13 18:57:11     51s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/13 18:57:11     51s]   sink counts      : regular=4, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4
[12/13 18:57:11     51s]   misc counts      : r=1, pp=0, mci=0
[12/13 18:57:11     51s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/13 18:57:11     51s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/13 18:57:11     51s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met4/met3; 
[12/13 18:57:11     51s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/13 18:57:11     51s] 
[12/13 18:57:11     51s] Layer information for route type default_route_type_leaf:
[12/13 18:57:11     51s] 
[12/13 18:57:11     51s] --------------------------------------------------------------------
[12/13 18:57:11     51s] Layer    Preferred    Route    Res.          Cap.          RC
[12/13 18:57:11     51s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/13 18:57:11     51s] --------------------------------------------------------------------
[12/13 18:57:11     51s] met1     N            H          0.893         0.177         0.158
[12/13 18:57:11     51s] met2     N            V          0.893         0.182         0.163
[12/13 18:57:11     51s] met3     Y            H          0.157         0.297         0.047
[12/13 18:57:11     51s] met4     Y            V          0.157         0.264         0.041
[12/13 18:57:11     51s] met5     N            H          0.018         0.294         0.005
[12/13 18:57:11     51s] --------------------------------------------------------------------
[12/13 18:57:11     51s] 
[12/13 18:57:11     51s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[12/13 18:57:11     51s] Unshielded; Mask Constraint: 0; Source: route_type.
[12/13 18:57:11     51s] 
[12/13 18:57:11     51s] Layer information for route type default_route_type_nonleaf:
[12/13 18:57:11     51s] 
[12/13 18:57:11     51s] --------------------------------------------------------------------
[12/13 18:57:11     51s] Layer    Preferred    Route    Res.          Cap.          RC
[12/13 18:57:11     51s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/13 18:57:11     51s] --------------------------------------------------------------------
[12/13 18:57:11     51s] met1     N            H          0.893         0.244         0.218
[12/13 18:57:11     51s] met2     N            V          0.893         0.245         0.219
[12/13 18:57:11     51s] met3     Y            H          0.157         0.356         0.056
[12/13 18:57:11     51s] met4     Y            V          0.157         0.327         0.051
[12/13 18:57:11     51s] met5     N            H          0.018         0.309         0.006
[12/13 18:57:11     51s] --------------------------------------------------------------------
[12/13 18:57:11     51s] 
[12/13 18:57:11     51s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[12/13 18:57:11     51s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/13 18:57:11     51s] 
[12/13 18:57:11     51s] Layer information for route type default_route_type_nonleaf:
[12/13 18:57:11     51s] 
[12/13 18:57:11     51s] --------------------------------------------------------------------
[12/13 18:57:11     51s] Layer    Preferred    Route    Res.          Cap.          RC
[12/13 18:57:11     51s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/13 18:57:11     51s] --------------------------------------------------------------------
[12/13 18:57:11     51s] met1     N            H          0.893         0.177         0.158
[12/13 18:57:11     51s] met2     N            V          0.893         0.182         0.163
[12/13 18:57:11     51s] met3     Y            H          0.157         0.297         0.047
[12/13 18:57:11     51s] met4     Y            V          0.157         0.264         0.041
[12/13 18:57:11     51s] met5     N            H          0.018         0.294         0.005
[12/13 18:57:11     51s] --------------------------------------------------------------------
[12/13 18:57:11     51s] 
[12/13 18:57:11     51s] 
[12/13 18:57:11     51s] Via selection for estimated routes (rule default):
[12/13 18:57:11     51s] 
[12/13 18:57:11     51s] ------------------------------------------------------------------
[12/13 18:57:11     51s] Layer        Via Cell      Res.     Cap.     RC       Top of Stack
[12/13 18:57:11     51s] Range                      (Ohm)    (fF)     (fs)     Only
[12/13 18:57:11     51s] ------------------------------------------------------------------
[12/13 18:57:11     51s] met1-met2    M1M2_PR_MR    4.500    0.054    0.242    false
[12/13 18:57:11     51s] met2-met3    M2M3_PR_MR    3.410    0.058    0.197    false
[12/13 18:57:11     51s] met3-met4    M3M4_PR_MR    3.410    0.050    0.169    false
[12/13 18:57:11     51s] met4-met5    M4M5_PR_MR    0.380    0.230    0.087    false
[12/13 18:57:11     51s] ------------------------------------------------------------------
[12/13 18:57:11     51s] 
[12/13 18:57:11     51s] Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
[12/13 18:57:11     51s] No ideal or dont_touch nets found in the clock tree
[12/13 18:57:11     51s] No dont_touch hnets found in the clock tree
[12/13 18:57:11     51s] No dont_touch hpins found in the clock network.
[12/13 18:57:11     51s] Checking for illegal sizes of clock logic instances...
[12/13 18:57:11     51s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     51s] 
[12/13 18:57:11     51s] Filtering reasons for cell type: inverter
[12/13 18:57:11     51s] =========================================
[12/13 18:57:11     51s] 
[12/13 18:57:11     51s] ------------------------------------------------------------------------------------------------------------------------------------
[12/13 18:57:11     51s] Clock trees    Power domain    Reason                         Library cells
[12/13 18:57:11     51s] ------------------------------------------------------------------------------------------------------------------------------------
[12/13 18:57:11     51s] all            auto-default    Unbalanced rise/fall delays    { CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8 INVX1 INVX16 INVX2 INVX4 INVX8 }
[12/13 18:57:11     51s] ------------------------------------------------------------------------------------------------------------------------------------
[12/13 18:57:11     51s] 
[12/13 18:57:11     51s] 
[12/13 18:57:11     51s] Validating CTS configuration done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/13 18:57:11     51s] CCOpt configuration status: all checks passed.
[12/13 18:57:11     51s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[12/13 18:57:11     51s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[12/13 18:57:11     51s]   No exclusion drivers are needed.
[12/13 18:57:11     51s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[12/13 18:57:11     51s] Antenna diode management...
[12/13 18:57:11     51s]   Found 0 antenna diodes in the clock trees.
[12/13 18:57:11     51s]   
[12/13 18:57:11     51s] Antenna diode management done.
[12/13 18:57:11     51s] Adding driver cells for primary IOs...
[12/13 18:57:11     51s]   
[12/13 18:57:11     51s]   ----------------------------------------------------------------------------------------------
[12/13 18:57:11     51s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[12/13 18:57:11     51s]   ----------------------------------------------------------------------------------------------
[12/13 18:57:11     51s]     (empty table)
[12/13 18:57:11     51s]   ----------------------------------------------------------------------------------------------
[12/13 18:57:11     51s]   
[12/13 18:57:11     51s]   
[12/13 18:57:11     51s] Adding driver cells for primary IOs done.
[12/13 18:57:11     51s] Adding driver cell for primary IO roots...
[12/13 18:57:11     51s] Adding driver cell for primary IO roots done.
[12/13 18:57:11     51s] Maximizing clock DAG abstraction...
[12/13 18:57:11     51s]   Removing clock DAG drivers
[12/13 18:57:11     51s] Maximizing clock DAG abstraction done.
[12/13 18:57:11     51s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.3 real=0:00:00.2)
[12/13 18:57:11     51s] Synthesizing clock trees...
[12/13 18:57:11     51s]   Preparing To Balance...
[12/13 18:57:11     51s]   Leaving CCOpt scope - Cleaning up placement interface...
[12/13 18:57:11     51s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3853.6M, EPOCH TIME: 1734112631.116527
[12/13 18:57:11     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:11     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:11     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:11     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:11     51s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:3853.6M, EPOCH TIME: 1734112631.117209
[12/13 18:57:11     51s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     51s]   Leaving CCOpt scope - Initializing placement interface...
[12/13 18:57:11     51s] OPERPROF: Starting DPlace-Init at level 1, MEM:3853.6M, EPOCH TIME: 1734112631.117442
[12/13 18:57:11     51s] Processing tracks to init pin-track alignment.
[12/13 18:57:11     51s] z: 2, totalTracks: 1
[12/13 18:57:11     51s] z: 4, totalTracks: 1
[12/13 18:57:11     51s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 18:57:11     51s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3853.6M, EPOCH TIME: 1734112631.118003
[12/13 18:57:11     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:11     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:11     51s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[12/13 18:57:11     51s] 
[12/13 18:57:11     51s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:57:11     51s] OPERPROF:     Starting CMU at level 3, MEM:3853.6M, EPOCH TIME: 1734112631.119245
[12/13 18:57:11     51s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.001, MEM:3853.6M, EPOCH TIME: 1734112631.119809
[12/13 18:57:11     51s] 
[12/13 18:57:11     51s] Bad Lib Cell Checking (CMU) is done! (0)
[12/13 18:57:11     51s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.003, REAL:0.002, MEM:3853.6M, EPOCH TIME: 1734112631.119898
[12/13 18:57:11     51s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3853.6M, EPOCH TIME: 1734112631.119934
[12/13 18:57:11     51s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3853.6M, EPOCH TIME: 1734112631.120144
[12/13 18:57:11     51s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3853.6MB).
[12/13 18:57:11     51s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.004, REAL:0.003, MEM:3853.6M, EPOCH TIME: 1734112631.120248
[12/13 18:57:11     51s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     51s]   Merging duplicate siblings in DAG...
[12/13 18:57:11     51s]     Clock DAG hash before merging: 4134715561346445349 7475588239182482524
[12/13 18:57:11     51s]     CTS services accumulated run-time stats before merging:
[12/13 18:57:11     51s]       delay calculator: calls=416, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     51s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/13 18:57:11     51s]       steiner router: calls=417, total_wall_time=0.003s, mean_wall_time=0.008ms
[12/13 18:57:11     51s]     Clock DAG stats before merging:
[12/13 18:57:11     51s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/13 18:57:11     51s]       sink counts      : regular=4, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4
[12/13 18:57:11     51s]       misc counts      : r=1, pp=0, mci=0
[12/13 18:57:11     51s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/13 18:57:11     51s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/13 18:57:11     51s]     Resynthesising clock tree into netlist...
[12/13 18:57:11     51s]       Reset timing graph...
[12/13 18:57:11     51s] Ignoring AAE DB Resetting ...
[12/13 18:57:11     51s]       Reset timing graph done.
[12/13 18:57:11     51s]     Resynthesising clock tree into netlist done.
[12/13 18:57:11     51s]     Merging duplicate clock dag driver clones in DAG...
[12/13 18:57:11     51s]     Merging duplicate clock dag driver clones in DAG done.
[12/13 18:57:11     51s]     
[12/13 18:57:11     51s]     Disconnecting clock tree from netlist...
[12/13 18:57:11     51s]     Disconnecting clock tree from netlist done.
[12/13 18:57:11     51s]   Merging duplicate siblings in DAG done.
[12/13 18:57:11     51s]   Applying movement limits...
[12/13 18:57:11     51s]   Applying movement limits done.
[12/13 18:57:11     51s]   Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     51s]   CCOpt::Phase::Construction...
[12/13 18:57:11     51s]   Stage::Clustering...
[12/13 18:57:11     51s]   Clustering...
[12/13 18:57:11     51s]     Clock DAG hash before 'Clustering': 4134715561346445349 7475588239182482524
[12/13 18:57:11     51s]     CTS services accumulated run-time stats before 'Clustering':
[12/13 18:57:11     51s]       delay calculator: calls=416, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     51s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/13 18:57:11     51s]       steiner router: calls=417, total_wall_time=0.003s, mean_wall_time=0.008ms
[12/13 18:57:11     51s]     Initialize for clustering...
[12/13 18:57:11     51s]     Clock DAG hash before clustering: 4134715561346445349 7475588239182482524
[12/13 18:57:11     51s]     CTS services accumulated run-time stats before clustering:
[12/13 18:57:11     51s]       delay calculator: calls=416, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     51s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/13 18:57:11     51s]       steiner router: calls=417, total_wall_time=0.003s, mean_wall_time=0.008ms
[12/13 18:57:11     51s]     Clock DAG stats before clustering:
[12/13 18:57:11     51s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/13 18:57:11     51s]       sink counts      : regular=4, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4
[12/13 18:57:11     51s]       misc counts      : r=1, pp=0, mci=0
[12/13 18:57:11     51s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/13 18:57:11     51s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/13 18:57:11     51s]     Computing max distances from locked parents...
[12/13 18:57:11     51s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[12/13 18:57:11     51s]     Computing max distances from locked parents done.
[12/13 18:57:11     51s]     Computing optimal clock node locations...
[12/13 18:57:11     51s] End AAE Lib Interpolated Model. (MEM=3853.63 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 18:57:11     51s]     Optimal path computation stats:
[12/13 18:57:11     51s]       Successful          : 0
[12/13 18:57:11     51s]       Unsuccessful        : 0
[12/13 18:57:11     51s]       Immovable           : 1
[12/13 18:57:11     51s]       lockedParentLocation: 0
[12/13 18:57:11     51s]       Region hash         : e4d0d11cb7a6f7ec
[12/13 18:57:11     51s]     Unsuccessful details:
[12/13 18:57:11     51s]     
[12/13 18:57:11     51s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     51s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     51s]     Bottom-up phase...
[12/13 18:57:11     51s]     Clustering bottom-up starting from leaves...
[12/13 18:57:11     51s]       Clustering clock_tree clk...
[12/13 18:57:11     51s]       Clustering clock_tree clk done.
[12/13 18:57:11     51s]     Clustering bottom-up starting from leaves done.
[12/13 18:57:11     51s]     Rebuilding the clock tree after clustering...
[12/13 18:57:11     51s]     Rebuilding the clock tree after clustering done.
[12/13 18:57:11     51s]     Clock DAG hash after bottom-up phase: 4134715561346445349 7475588239182482524
[12/13 18:57:11     51s]     CTS services accumulated run-time stats after bottom-up phase:
[12/13 18:57:11     51s]       delay calculator: calls=417, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     51s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/13 18:57:11     51s]       steiner router: calls=418, total_wall_time=0.003s, mean_wall_time=0.008ms
[12/13 18:57:11     51s]     Clock DAG stats after bottom-up phase:
[12/13 18:57:11     51s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/13 18:57:11     51s]       sink counts      : regular=4, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4
[12/13 18:57:11     51s]       misc counts      : r=1, pp=0, mci=0
[12/13 18:57:11     51s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/13 18:57:11     51s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/13 18:57:11     51s]     Bottom-up phase done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     51s]     Legalizing clock trees...
[12/13 18:57:11     51s]     Resynthesising clock tree into netlist...
[12/13 18:57:11     51s]       Reset timing graph...
[12/13 18:57:11     51s] Ignoring AAE DB Resetting ...
[12/13 18:57:11     51s]       Reset timing graph done.
[12/13 18:57:11     51s]     Resynthesising clock tree into netlist done.
[12/13 18:57:11     51s]     Commiting net attributes....
[12/13 18:57:11     51s]     Commiting net attributes. done.
[12/13 18:57:11     51s]     Leaving CCOpt scope - ClockRefiner...
[12/13 18:57:11     51s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3872.7M, EPOCH TIME: 1734112631.125544
[12/13 18:57:11     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:11     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:11     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:11     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:11     51s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:3805.7M, EPOCH TIME: 1734112631.126210
[12/13 18:57:11     51s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[12/13 18:57:11     51s]     Assigned high priority to 4 instances.
[12/13 18:57:11     51s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[12/13 18:57:11     51s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[12/13 18:57:11     51s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3805.7M, EPOCH TIME: 1734112631.135718
[12/13 18:57:11     51s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3805.7M, EPOCH TIME: 1734112631.135790
[12/13 18:57:11     51s] Processing tracks to init pin-track alignment.
[12/13 18:57:11     51s] z: 2, totalTracks: 1
[12/13 18:57:11     51s] z: 4, totalTracks: 1
[12/13 18:57:11     51s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 18:57:11     51s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3805.7M, EPOCH TIME: 1734112631.136251
[12/13 18:57:11     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:11     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:11     51s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[12/13 18:57:11     51s] 
[12/13 18:57:11     51s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:57:11     51s] OPERPROF:       Starting CMU at level 4, MEM:3805.7M, EPOCH TIME: 1734112631.137355
[12/13 18:57:11     51s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.000, MEM:3805.7M, EPOCH TIME: 1734112631.137818
[12/13 18:57:11     51s] 
[12/13 18:57:11     51s] Bad Lib Cell Checking (CMU) is done! (0)
[12/13 18:57:11     51s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.003, REAL:0.002, MEM:3805.7M, EPOCH TIME: 1734112631.137891
[12/13 18:57:11     51s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3805.7M, EPOCH TIME: 1734112631.137924
[12/13 18:57:11     51s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3805.7M, EPOCH TIME: 1734112631.138121
[12/13 18:57:11     51s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3805.7MB).
[12/13 18:57:11     51s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.004, REAL:0.002, MEM:3805.7M, EPOCH TIME: 1734112631.138213
[12/13 18:57:11     51s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.004, REAL:0.003, MEM:3805.7M, EPOCH TIME: 1734112631.138238
[12/13 18:57:11     51s] TDRefine: refinePlace mode is spiral
[12/13 18:57:11     51s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2428672.5
[12/13 18:57:11     51s] OPERPROF: Starting Refine-Place at level 1, MEM:3805.7M, EPOCH TIME: 1734112631.138311
[12/13 18:57:11     51s] *** Starting refinePlace (0:00:51.7 mem=3805.7M) ***
[12/13 18:57:11     51s] Total net bbox length = 5.945e+02 (2.792e+02 3.153e+02) (ext = 1.072e+02)
[12/13 18:57:11     51s] 
[12/13 18:57:11     51s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:57:11     51s] Move report: placeLevelShifters moves 1 insts, mean move: 0.46 um, max move: 0.46 um 
[12/13 18:57:11     51s] 	Max move on inst (pretherm): (10.12, 16.57) --> (10.58, 16.57)
[12/13 18:57:11     51s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3805.7M, EPOCH TIME: 1734112631.138559
[12/13 18:57:11     51s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:3805.7M, EPOCH TIME: 1734112631.138601
[12/13 18:57:11     51s] (I)      Default pattern map key = adc_default.
[12/13 18:57:11     51s] Set min layer with default ( 2 )
[12/13 18:57:11     51s] Set max layer with default ( 127 )
[12/13 18:57:11     51s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:57:11     51s] Min route layer (adjusted) = 2
[12/13 18:57:11     51s] Max route layer (adjusted) = 5
[12/13 18:57:11     51s] (I)      Default pattern map key = adc_default.
[12/13 18:57:11     51s] Set min layer with default ( 2 )
[12/13 18:57:11     51s] Set max layer with default ( 127 )
[12/13 18:57:11     51s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:57:11     51s] Min route layer (adjusted) = 2
[12/13 18:57:11     51s] Max route layer (adjusted) = 5
[12/13 18:57:11     51s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3805.7M, EPOCH TIME: 1734112631.141421
[12/13 18:57:11     51s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:3805.7M, EPOCH TIME: 1734112631.141473
[12/13 18:57:11     51s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:3805.7M, EPOCH TIME: 1734112631.141504
[12/13 18:57:11     51s] Starting refinePlace ...
[12/13 18:57:11     51s] (I)      Default pattern map key = adc_default.
[12/13 18:57:11     51s] Set min layer with default ( 2 )
[12/13 18:57:11     51s] Set max layer with default ( 127 )
[12/13 18:57:11     51s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:57:11     51s] Min route layer (adjusted) = 2
[12/13 18:57:11     51s] Max route layer (adjusted) = 5
[12/13 18:57:11     51s] One DDP V2 for no tweak run.
[12/13 18:57:11     51s] (I)      Default pattern map key = adc_default.
[12/13 18:57:11     51s] Set min layer with default ( 2 )
[12/13 18:57:11     51s] Set max layer with default ( 127 )
[12/13 18:57:11     51s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:57:11     51s] Min route layer (adjusted) = 2
[12/13 18:57:11     51s] Max route layer (adjusted) = 5
[12/13 18:57:11     51s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3933.7M, EPOCH TIME: 1734112631.146652
[12/13 18:57:11     51s] DDP initSite1 nrRow 7 nrJob 7
[12/13 18:57:11     51s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3933.7M, EPOCH TIME: 1734112631.146716
[12/13 18:57:11     51s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:3933.7M, EPOCH TIME: 1734112631.146822
[12/13 18:57:11     51s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3933.7M, EPOCH TIME: 1734112631.146854
[12/13 18:57:11     51s] DDP markSite nrRow 7 nrJob 7
[12/13 18:57:11     51s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:3933.7M, EPOCH TIME: 1734112631.146950
[12/13 18:57:11     51s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:3933.7M, EPOCH TIME: 1734112631.146979
[12/13 18:57:11     51s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3933.7M, EPOCH TIME: 1734112631.147087
[12/13 18:57:11     51s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:3933.7M, EPOCH TIME: 1734112631.147112
[12/13 18:57:11     51s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3933.7M, EPOCH TIME: 1734112631.147159
[12/13 18:57:11     51s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3933.7M, EPOCH TIME: 1734112631.147185
[12/13 18:57:11     51s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:3933.7M, EPOCH TIME: 1734112631.147279
[12/13 18:57:11     51s] ** Cut row section cpu time 0:00:00.0.
[12/13 18:57:11     51s]  ** Cut row section real time 0:00:00.0.
[12/13 18:57:11     51s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:3933.7M, EPOCH TIME: 1734112631.147325
[12/13 18:57:11     51s]   Spread Effort: high, standalone mode, useDDP on.
[12/13 18:57:11     51s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3773.7MB) @(0:00:51.8 - 0:00:51.8).
[12/13 18:57:11     51s] Move report: preRPlace moves 1 insts, mean move: 0.46 um, max move: 0.46 um 
[12/13 18:57:11     51s] 	Max move on inst (pretherm): (10.58, 16.57) --> (10.12, 16.57)
[12/13 18:57:11     51s] 	Length: 30 sites, height: 3 rows, site name: CoreSite, cell type: pre_therm
[12/13 18:57:11     51s] wireLenOptFixPriorityInst 4 inst fixed
[12/13 18:57:11     51s] 
[12/13 18:57:11     51s] Running Spiral MT with 8 threads  fetchWidth=8 
[12/13 18:57:11     51s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/13 18:57:11     51s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[12/13 18:57:11     51s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/13 18:57:11     51s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3773.7MB) @(0:00:51.8 - 0:00:51.8).
[12/13 18:57:11     51s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/13 18:57:11     51s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3773.7MB
[12/13 18:57:11     51s] Statistics of distance of Instance movement in refine placement:
[12/13 18:57:11     51s]   maximum (X+Y) =         0.00 um
[12/13 18:57:11     51s]   mean    (X+Y) =         0.00 um
[12/13 18:57:11     51s] Summary Report:
[12/13 18:57:11     51s] Instances move: 0 (out of 26 movable)
[12/13 18:57:11     51s] Instances flipped: 0
[12/13 18:57:11     51s] Mean displacement: 0.00 um
[12/13 18:57:11     51s] Max displacement: 0.00 um 
[12/13 18:57:11     51s] Total instances moved : 0
[12/13 18:57:11     51s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.018, REAL:0.016, MEM:3773.7M, EPOCH TIME: 1734112631.157308
[12/13 18:57:11     51s] Total net bbox length = 5.945e+02 (2.792e+02 3.153e+02) (ext = 1.072e+02)
[12/13 18:57:11     51s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3773.7MB
[12/13 18:57:11     51s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3773.7MB) @(0:00:51.7 - 0:00:51.8).
[12/13 18:57:11     51s] *** Finished refinePlace (0:00:51.8 mem=3773.7M) ***
[12/13 18:57:11     51s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2428672.5
[12/13 18:57:11     51s] OPERPROF: Finished Refine-Place at level 1, CPU:0.021, REAL:0.019, MEM:3773.7M, EPOCH TIME: 1734112631.157578
[12/13 18:57:11     51s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3773.7M, EPOCH TIME: 1734112631.157638
[12/13 18:57:11     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:28).
[12/13 18:57:11     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:11     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:11     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:11     51s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:3773.7M, EPOCH TIME: 1734112631.158301
[12/13 18:57:11     51s]     ClockRefiner summary
[12/13 18:57:11     51s]     All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 4).
[12/13 18:57:11     51s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[12/13 18:57:11     51s]     Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 4).
[12/13 18:57:11     51s]     Revert refine place priority changes on 0 instances.
[12/13 18:57:11     51s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[12/13 18:57:11     51s] OPERPROF: Starting DPlace-Init at level 1, MEM:3773.7M, EPOCH TIME: 1734112631.166899
[12/13 18:57:11     51s] Processing tracks to init pin-track alignment.
[12/13 18:57:11     51s] z: 2, totalTracks: 1
[12/13 18:57:11     51s] z: 4, totalTracks: 1
[12/13 18:57:11     51s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 18:57:11     51s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3773.7M, EPOCH TIME: 1734112631.167398
[12/13 18:57:11     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:11     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:11     51s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[12/13 18:57:11     51s] 
[12/13 18:57:11     51s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:57:11     51s] OPERPROF:     Starting CMU at level 3, MEM:3773.7M, EPOCH TIME: 1734112631.168529
[12/13 18:57:11     51s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.001, MEM:3773.7M, EPOCH TIME: 1734112631.169184
[12/13 18:57:11     51s] 
[12/13 18:57:11     51s] Bad Lib Cell Checking (CMU) is done! (0)
[12/13 18:57:11     51s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.003, REAL:0.002, MEM:3773.7M, EPOCH TIME: 1734112631.169256
[12/13 18:57:11     51s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3773.7M, EPOCH TIME: 1734112631.169288
[12/13 18:57:11     51s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3773.7M, EPOCH TIME: 1734112631.169452
[12/13 18:57:11     51s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3773.7MB).
[12/13 18:57:11     51s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.004, REAL:0.003, MEM:3773.7M, EPOCH TIME: 1734112631.169547
[12/13 18:57:11     51s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     51s]     Disconnecting clock tree from netlist...
[12/13 18:57:11     51s]     Disconnecting clock tree from netlist done.
[12/13 18:57:11     51s]     Leaving CCOpt scope - Cleaning up placement interface...
[12/13 18:57:11     51s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3773.7M, EPOCH TIME: 1734112631.169816
[12/13 18:57:11     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:11     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:11     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:11     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:11     51s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.000, REAL:0.000, MEM:3773.7M, EPOCH TIME: 1734112631.170203
[12/13 18:57:11     51s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     51s]     Leaving CCOpt scope - Initializing placement interface...
[12/13 18:57:11     51s] OPERPROF: Starting DPlace-Init at level 1, MEM:3773.7M, EPOCH TIME: 1734112631.170332
[12/13 18:57:11     51s] Processing tracks to init pin-track alignment.
[12/13 18:57:11     51s] z: 2, totalTracks: 1
[12/13 18:57:11     51s] z: 4, totalTracks: 1
[12/13 18:57:11     51s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 18:57:11     51s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3773.7M, EPOCH TIME: 1734112631.170681
[12/13 18:57:11     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:11     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:11     51s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[12/13 18:57:11     51s] 
[12/13 18:57:11     51s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:57:11     51s] OPERPROF:     Starting CMU at level 3, MEM:3773.7M, EPOCH TIME: 1734112631.171590
[12/13 18:57:11     51s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.000, MEM:3773.7M, EPOCH TIME: 1734112631.171971
[12/13 18:57:11     51s] 
[12/13 18:57:11     51s] Bad Lib Cell Checking (CMU) is done! (0)
[12/13 18:57:11     51s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.002, REAL:0.001, MEM:3773.7M, EPOCH TIME: 1734112631.172038
[12/13 18:57:11     51s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3773.7M, EPOCH TIME: 1734112631.172071
[12/13 18:57:11     51s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3773.7M, EPOCH TIME: 1734112631.172207
[12/13 18:57:11     51s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3773.7MB).
[12/13 18:57:11     51s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.003, REAL:0.002, MEM:3773.7M, EPOCH TIME: 1734112631.172290
[12/13 18:57:11     51s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     51s]     Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
[12/13 18:57:11     51s] End AAE Lib Interpolated Model. (MEM=3773.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 18:57:11     51s]     Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     51s]     
[12/13 18:57:11     51s]     Clock tree legalization - Histogram:
[12/13 18:57:11     51s]     ====================================
[12/13 18:57:11     51s]     
[12/13 18:57:11     51s]     --------------------------------
[12/13 18:57:11     51s]     Movement (um)    Number of cells
[12/13 18:57:11     51s]     --------------------------------
[12/13 18:57:11     51s]       (empty table)
[12/13 18:57:11     51s]     --------------------------------
[12/13 18:57:11     51s]     
[12/13 18:57:11     51s]     
[12/13 18:57:11     51s]     Clock tree legalization - There are no Movements:
[12/13 18:57:11     51s]     =================================================
[12/13 18:57:11     51s]     
[12/13 18:57:11     51s]     ---------------------------------------------
[12/13 18:57:11     51s]     Movement (um)    Desired     Achieved    Node
[12/13 18:57:11     51s]                      location    location    
[12/13 18:57:11     51s]     ---------------------------------------------
[12/13 18:57:11     51s]       (empty table)
[12/13 18:57:11     51s]     ---------------------------------------------
[12/13 18:57:11     51s]     
[12/13 18:57:11     51s]     Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.0)
[12/13 18:57:11     51s]     Clock DAG hash after 'Clustering': 4134715561346445349 7475588239182482524
[12/13 18:57:11     51s]     CTS services accumulated run-time stats after 'Clustering':
[12/13 18:57:11     51s]       delay calculator: calls=418, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     51s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/13 18:57:11     51s]       steiner router: calls=419, total_wall_time=0.003s, mean_wall_time=0.008ms
[12/13 18:57:11     51s]     Clock DAG stats after 'Clustering':
[12/13 18:57:11     51s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/13 18:57:11     51s]       sink counts      : regular=4, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4
[12/13 18:57:11     51s]       misc counts      : r=1, pp=0, mci=0
[12/13 18:57:11     51s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/13 18:57:11     51s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/13 18:57:11     51s]       sink capacitance : total=0.007pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/13 18:57:11     51s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.006pF, total=0.006pF
[12/13 18:57:11     51s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=40.940um, total=40.940um
[12/13 18:57:11     51s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/13 18:57:11     51s]     Clock DAG net violations after 'Clustering': none
[12/13 18:57:11     51s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[12/13 18:57:11     51s]       Leaf : target=0.142ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.085ns, 0 <= 0.113ns, 0 <= 0.127ns, 0 <= 0.135ns, 0 <= 0.142ns}
[12/13 18:57:11     51s]     Primary reporting skew groups after 'Clustering':
[12/13 18:57:11     51s]       skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.127], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/13 18:57:11     51s]           min path sink: therm1/out_reg[3]/CK
[12/13 18:57:11     51s]           max path sink: therm1/out_reg[3]/CK
[12/13 18:57:11     51s]     Skew group summary after 'Clustering':
[12/13 18:57:11     51s]       skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.127], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/13 18:57:11     51s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/13 18:57:11     51s]   Clustering done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/13 18:57:11     51s]   
[12/13 18:57:11     51s]   Post-Clustering Statistics Report
[12/13 18:57:11     51s]   =================================
[12/13 18:57:11     51s]   
[12/13 18:57:11     51s]   Fanout Statistics:
[12/13 18:57:11     51s]   
[12/13 18:57:11     51s]   ----------------------------------------------------------------------------
[12/13 18:57:11     51s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[12/13 18:57:11     51s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[12/13 18:57:11     51s]   ----------------------------------------------------------------------------
[12/13 18:57:11     51s]   Trunk         1      1.000       1         1         0.000      {1 <= 2}
[12/13 18:57:11     51s]   Leaf          1      4.000       4         4         0.000      {1 <= 4}
[12/13 18:57:11     51s]   ----------------------------------------------------------------------------
[12/13 18:57:11     51s]   
[12/13 18:57:11     51s]   Clustering Failure Statistics:
[12/13 18:57:11     51s]   
[12/13 18:57:11     51s]   --------------------------------
[12/13 18:57:11     51s]   Net Type    Clusters    Clusters
[12/13 18:57:11     51s]               Tried       Failed
[12/13 18:57:11     51s]   --------------------------------
[12/13 18:57:11     51s]     (empty table)
[12/13 18:57:11     51s]   --------------------------------
[12/13 18:57:11     51s]   
[12/13 18:57:11     51s]   Clustering Partition Statistics:
[12/13 18:57:11     51s]   
[12/13 18:57:11     51s]   ----------------------------------------------------------------------------------
[12/13 18:57:11     51s]   Net Type    Case B      Case C      Partition    Mean    Min     Max     Std. Dev.
[12/13 18:57:11     51s]               Fraction    Fraction    Count        Size    Size    Size    Size
[12/13 18:57:11     51s]   ----------------------------------------------------------------------------------
[12/13 18:57:11     51s]     (empty table)
[12/13 18:57:11     51s]   ----------------------------------------------------------------------------------
[12/13 18:57:11     51s]   
[12/13 18:57:11     51s]   Longest 5 runtime clustering solutions:
[12/13 18:57:11     51s]   
[12/13 18:57:11     51s]   ----------------------------------------------------------------------------
[12/13 18:57:11     51s]   Wall time    Fanout    Instances Added    Iterations    Clock Tree    Driver
[12/13 18:57:11     51s]   ----------------------------------------------------------------------------
[12/13 18:57:11     51s]   1189.729        4         0                  0          clk           clk
[12/13 18:57:11     51s]   ----------------------------------------------------------------------------
[12/13 18:57:11     51s]   
[12/13 18:57:11     51s]   Bottom-up runtime statistics:
[12/13 18:57:11     51s]   
[12/13 18:57:11     51s]   -----------------------------------------------------
[12/13 18:57:11     51s]   Mean        Min         Max         Std. Dev    Count
[12/13 18:57:11     51s]   -----------------------------------------------------
[12/13 18:57:11     51s]   1189.729    1189.729    1189.729     0.000         1
[12/13 18:57:11     51s]   -----------------------------------------------------
[12/13 18:57:11     51s]   
[12/13 18:57:11     51s]   
[12/13 18:57:11     51s]   Looking for fanout violations...
[12/13 18:57:11     51s]   Looking for fanout violations done.
[12/13 18:57:11     51s]   CongRepair After Initial Clustering...
[12/13 18:57:11     51s]   Reset timing graph...
[12/13 18:57:11     51s] Ignoring AAE DB Resetting ...
[12/13 18:57:11     51s]   Reset timing graph done.
[12/13 18:57:11     51s]   Leaving CCOpt scope - Early Global Route...
[12/13 18:57:11     51s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3821.9M, EPOCH TIME: 1734112631.176908
[12/13 18:57:11     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[12/13 18:57:11     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:11     51s] Cell adc LLGs are deleted
[12/13 18:57:11     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:11     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:11     51s] # Resetting pin-track-align track data.
[12/13 18:57:11     51s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3773.9M, EPOCH TIME: 1734112631.177365
[12/13 18:57:11     51s]   Clock implementation routing...
[12/13 18:57:11     51s] Net route status summary:
[12/13 18:57:11     51s]   Clock:         1 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/13 18:57:11     51s]   Non-clock:    48 (unrouted=6, trialRouted=42, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=6, (crossesIlmBoundary AND tooFewTerms=0)])
[12/13 18:57:11     51s]     Routing using eGR only...
[12/13 18:57:11     51s]       Early Global Route - eGR only step...
[12/13 18:57:11     51s] (ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
[12/13 18:57:11     51s] (ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
[12/13 18:57:11     51s] (ccopt eGR): Start to route 1 all nets
[12/13 18:57:11     51s] Running pre-eGR process
[12/13 18:57:11     51s] (I)      Initializing eGR engine (clean)
[12/13 18:57:11     51s] Set min layer with default ( 2 )
[12/13 18:57:11     51s] Set max layer with default ( 127 )
[12/13 18:57:11     51s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:57:11     51s] Min route layer (adjusted) = 2
[12/13 18:57:11     51s] Max route layer (adjusted) = 5
[12/13 18:57:11     51s] (I)      Initializing eGR engine (clean)
[12/13 18:57:11     51s] Set min layer with default ( 2 )
[12/13 18:57:11     51s] Set max layer with default ( 127 )
[12/13 18:57:11     51s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:57:11     51s] Min route layer (adjusted) = 2
[12/13 18:57:11     51s] Max route layer (adjusted) = 5
[12/13 18:57:11     51s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3.58 MB )
[12/13 18:57:11     51s] (I)      Running eGR Cong Clean flow
[12/13 18:57:11     51s] (I)      # wire layers (front) : 6
[12/13 18:57:11     51s] (I)      # wire layers (back)  : 0
[12/13 18:57:11     51s] (I)      min wire layer : 1
[12/13 18:57:11     51s] (I)      max wire layer : 5
[12/13 18:57:11     51s] (I)      # cut layers (front) : 5
[12/13 18:57:11     51s] (I)      # cut layers (back)  : 0
[12/13 18:57:11     51s] (I)      min cut layer : 1
[12/13 18:57:11     51s] (I)      max cut layer : 4
[12/13 18:57:11     51s] (I)      ================================ Layers ================================
[12/13 18:57:11     51s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/13 18:57:11     51s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[12/13 18:57:11     51s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/13 18:57:11     51s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[12/13 18:57:11     51s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[12/13 18:57:11     51s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[12/13 18:57:11     51s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[12/13 18:57:11     51s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[12/13 18:57:11     51s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[12/13 18:57:11     51s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[12/13 18:57:11     51s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[12/13 18:57:11     51s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[12/13 18:57:11     51s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[12/13 18:57:11     51s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[12/13 18:57:11     51s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/13 18:57:11     51s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[12/13 18:57:11     51s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[12/13 18:57:11     51s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/13 18:57:11     51s] (I)      Started Import and model ( Curr Mem: 3.58 MB )
[12/13 18:57:11     51s] (I)      Default pattern map key = adc_default.
[12/13 18:57:11     51s] (I)      == Non-default Options ==
[12/13 18:57:11     51s] (I)      Clean congestion better                            : true
[12/13 18:57:11     51s] (I)      Estimate vias on DPT layer                         : true
[12/13 18:57:11     51s] (I)      Clean congestion layer assignment rounds           : 3
[12/13 18:57:11     51s] (I)      Layer constraints as soft constraints              : true
[12/13 18:57:11     51s] (I)      Soft top layer                                     : true
[12/13 18:57:11     51s] (I)      Skip prospective layer relax nets                  : true
[12/13 18:57:11     51s] (I)      Better NDR handling                                : true
[12/13 18:57:11     51s] (I)      Improved NDR modeling in LA                        : true
[12/13 18:57:11     51s] (I)      Routing cost fix for NDR handling                  : true
[12/13 18:57:11     51s] (I)      Block tracks for preroutes                         : true
[12/13 18:57:11     51s] (I)      Assign IRoute by net group key                     : true
[12/13 18:57:11     51s] (I)      Block unroutable channels                          : true
[12/13 18:57:11     51s] (I)      Block unroutable channels 3D                       : true
[12/13 18:57:11     51s] (I)      Bound layer relaxed segment wl                     : true
[12/13 18:57:11     51s] (I)      Blocked pin reach length threshold                 : 2
[12/13 18:57:11     51s] (I)      Check blockage within NDR space in TA              : true
[12/13 18:57:11     51s] (I)      Skip must join for term with via pillar            : true
[12/13 18:57:11     51s] (I)      Model find APA for IO pin                          : true
[12/13 18:57:11     51s] (I)      On pin location for off pin term                   : true
[12/13 18:57:11     51s] (I)      Handle EOL spacing                                 : true
[12/13 18:57:11     51s] (I)      Merge PG vias by gap                               : true
[12/13 18:57:11     51s] (I)      Maximum routing layer                              : 5
[12/13 18:57:11     51s] (I)      Top routing layer                                  : 5
[12/13 18:57:11     51s] (I)      Ignore routing layer                               : true
[12/13 18:57:11     51s] (I)      Route selected nets only                           : true
[12/13 18:57:11     51s] (I)      Refine MST                                         : true
[12/13 18:57:11     51s] (I)      Honor PRL                                          : true
[12/13 18:57:11     51s] (I)      Strong congestion aware                            : true
[12/13 18:57:11     51s] (I)      Improved initial location for IRoutes              : true
[12/13 18:57:11     51s] (I)      Multi panel TA                                     : true
[12/13 18:57:11     51s] (I)      Penalize wire overlap                              : true
[12/13 18:57:11     51s] (I)      Expand small instance blockage                     : true
[12/13 18:57:11     51s] (I)      Reduce via in TA                                   : true
[12/13 18:57:11     51s] (I)      SS-aware routing                                   : true
[12/13 18:57:11     51s] (I)      Improve tree edge sharing                          : true
[12/13 18:57:11     51s] (I)      Improve 2D via estimation                          : true
[12/13 18:57:11     51s] (I)      Refine Steiner tree                                : true
[12/13 18:57:11     51s] (I)      Build spine tree                                   : true
[12/13 18:57:11     51s] (I)      Model pass through capacity                        : true
[12/13 18:57:11     51s] (I)      Extend blockages by a half GCell                   : true
[12/13 18:57:11     51s] (I)      Consider pin shapes                                : true
[12/13 18:57:11     51s] (I)      Consider pin shapes for all nodes                  : true
[12/13 18:57:11     51s] (I)      Consider NR APA                                    : true
[12/13 18:57:11     51s] (I)      Consider IO pin shape                              : true
[12/13 18:57:11     51s] (I)      Fix pin connection bug                             : true
[12/13 18:57:11     51s] (I)      Consider layer RC for local wires                  : true
[12/13 18:57:11     51s] (I)      Honor layer constraint                             : true
[12/13 18:57:11     51s] (I)      Route to clock mesh pin                            : true
[12/13 18:57:11     51s] (I)      LA-aware pin escape length                         : 2
[12/13 18:57:11     51s] (I)      Connect multiple ports                             : true
[12/13 18:57:11     51s] (I)      Split for must join                                : true
[12/13 18:57:11     51s] (I)      Number of threads                                  : 8
[12/13 18:57:11     51s] (I)      Routing effort level                               : 10000
[12/13 18:57:11     51s] (I)      Prefer layer length threshold                      : 8
[12/13 18:57:11     51s] (I)      Overflow penalty cost                              : 10
[12/13 18:57:11     51s] (I)      A-star cost                                        : 0.300000
[12/13 18:57:11     51s] (I)      Misalignment cost                                  : 10.000000
[12/13 18:57:11     51s] (I)      Threshold for short IRoute                         : 6
[12/13 18:57:11     51s] (I)      Via cost during post routing                       : 1.000000
[12/13 18:57:11     51s] (I)      Layer congestion ratios                            : { { 1.0 } }
[12/13 18:57:11     51s] (I)      Source-to-sink ratio                               : 0.300000
[12/13 18:57:11     51s] (I)      Scenic ratio bound                                 : 3.000000
[12/13 18:57:11     51s] (I)      Segment layer relax scenic ratio                   : 1.250000
[12/13 18:57:11     51s] (I)      Net layer relax scenic ratio                       : 1.250000
[12/13 18:57:11     51s] (I)      Layer demotion scenic scale                        : 1.000000
[12/13 18:57:11     51s] (I)      Source-sink aware LA ratio                         : 0.500000
[12/13 18:57:11     51s] (I)      PG-aware similar topology routing                  : true
[12/13 18:57:11     51s] (I)      Maze routing via cost fix                          : true
[12/13 18:57:11     51s] (I)      Apply PRL on PG terms                              : true
[12/13 18:57:11     51s] (I)      Apply PRL on obs objects                           : true
[12/13 18:57:11     51s] (I)      Handle range-type spacing rules                    : true
[12/13 18:57:11     51s] (I)      PG gap threshold multiplier                        : 10.000000
[12/13 18:57:11     51s] (I)      Parallel spacing query fix                         : true
[12/13 18:57:11     51s] (I)      Force source to root IR                            : true
[12/13 18:57:11     51s] (I)      Layer Weights                                      : L2:4 L3:2.5
[12/13 18:57:11     51s] (I)      Multi-pass Schedule                                : {{} {} {}}
[12/13 18:57:11     51s] (I)      Route tie net to shape                             : auto
[12/13 18:57:11     51s] (I)      Do not relax to DPT layer                          : true
[12/13 18:57:11     51s] (I)      No DPT in post routing                             : true
[12/13 18:57:11     51s] (I)      Modeling PG via merging fix                        : true
[12/13 18:57:11     51s] (I)      Shield aware TA                                    : true
[12/13 18:57:11     51s] (I)      Strong shield aware TA                             : true
[12/13 18:57:11     51s] (I)      Overflow calculation fix in LA                     : true
[12/13 18:57:11     51s] (I)      Post routing fix                                   : true
[12/13 18:57:11     51s] (I)      Strong post routing                                : true
[12/13 18:57:11     51s] (I)      NDR via pillar fix                                 : true
[12/13 18:57:11     51s] (I)      Violation on path threshold                        : 1
[12/13 18:57:11     51s] (I)      Pass through capacity modeling                     : true
[12/13 18:57:11     51s] (I)      Select the non-relaxed segments in post routing stage : true
[12/13 18:57:11     51s] (I)      Select term pin box for io pin                     : true
[12/13 18:57:11     51s] (I)      Penalize NDR sharing                               : true
[12/13 18:57:11     51s] (I)      Enable special modeling                            : false
[12/13 18:57:11     51s] (I)      Keep fixed segments                                : true
[12/13 18:57:11     51s] (I)      Reorder net groups by key                          : true
[12/13 18:57:11     51s] (I)      Increase net scenic ratio                          : true
[12/13 18:57:11     51s] (I)      Method to set GCell size                           : row
[12/13 18:57:11     51s] (I)      Connect multiple ports and must join fix           : true
[12/13 18:57:11     51s] (I)      Avoid high resistance layers                       : true
[12/13 18:57:11     51s] (I)      Segment length threshold                           : 1
[12/13 18:57:11     51s] (I)      Model find APA for IO pin fix                      : true
[12/13 18:57:11     51s] (I)      Avoid connecting non-metal layers                  : true
[12/13 18:57:11     51s] (I)      Use track pitch for NDR                            : true
[12/13 18:57:11     51s] (I)      Decide max and min layer to relax with layer difference : true
[12/13 18:57:11     51s] (I)      Handle non-default track width                     : false
[12/13 18:57:11     51s] (I)      Tie hi/lo max distance                             : 41.400000
[12/13 18:57:11     51s] (I)      Counted 88 PG shapes. eGR will not process PG shapes layer by layer.
[12/13 18:57:11     51s] (I)      ============== Pin Summary ==============
[12/13 18:57:11     51s] (I)      +-------+--------+---------+------------+
[12/13 18:57:11     51s] (I)      | Layer | # pins | % total |      Group |
[12/13 18:57:11     51s] (I)      +-------+--------+---------+------------+
[12/13 18:57:11     51s] (I)      |     1 |     85 |   85.00 |        Pin |
[12/13 18:57:11     51s] (I)      |     2 |     15 |   15.00 |        Pin |
[12/13 18:57:11     51s] (I)      |     3 |      0 |    0.00 | Pin access |
[12/13 18:57:11     51s] (I)      |     4 |      0 |    0.00 | Pin access |
[12/13 18:57:11     51s] (I)      |     5 |      0 |    0.00 |      Other |
[12/13 18:57:11     51s] (I)      +-------+--------+---------+------------+
[12/13 18:57:11     51s] (I)      Use row-based GCell size
[12/13 18:57:11     51s] (I)      Use row-based GCell align
[12/13 18:57:11     51s] (I)      layer 0 area = 83000
[12/13 18:57:11     51s] (I)      layer 1 area = 67600
[12/13 18:57:11     51s] (I)      layer 2 area = 240000
[12/13 18:57:11     51s] (I)      layer 3 area = 240000
[12/13 18:57:11     51s] (I)      layer 4 area = 4000000
[12/13 18:57:11     51s] (I)      GCell unit size   : 4140
[12/13 18:57:11     51s] (I)      GCell multiplier  : 1
[12/13 18:57:11     51s] (I)      GCell row height  : 4140
[12/13 18:57:11     51s] (I)      Actual row height : 4140
[12/13 18:57:11     51s] (I)      GCell align ref   : 8280 8280
[12/13 18:57:11     51s] [NR-eGR] Track table information for default rule: 
[12/13 18:57:11     51s] [NR-eGR] met1 has single uniform track structure
[12/13 18:57:11     51s] [NR-eGR] met2 has single uniform track structure
[12/13 18:57:11     51s] [NR-eGR] met3 has single uniform track structure
[12/13 18:57:11     51s] [NR-eGR] met4 has single uniform track structure
[12/13 18:57:11     51s] [NR-eGR] met5 has single uniform track structure
[12/13 18:57:11     51s] (I)      =============== Default via ===============
[12/13 18:57:11     51s] (I)      +---+------------------+------------------+
[12/13 18:57:11     51s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[12/13 18:57:11     51s] (I)      +---+------------------+------------------+
[12/13 18:57:11     51s] (I)      | 1 |    2  M1M2_PR_R  |    4  M1M2_PR_MR |
[12/13 18:57:11     51s] (I)      | 2 |    7  M2M3_PR_R  |    9  M2M3_PR_MR |
[12/13 18:57:11     51s] (I)      | 3 |   11  M3M4_PR    |   14  M3M4_PR_MR |
[12/13 18:57:11     51s] (I)      | 4 |   16  M4M5_PR    |   19  M4M5_PR_MR |
[12/13 18:57:11     51s] (I)      +---+------------------+------------------+
[12/13 18:57:11     51s] [NR-eGR] Read 24 PG shapes
[12/13 18:57:11     51s] [NR-eGR] Read 0 clock shapes
[12/13 18:57:11     51s] [NR-eGR] Read 0 other shapes
[12/13 18:57:11     51s] [NR-eGR] #Routing Blockages  : 0
[12/13 18:57:11     51s] [NR-eGR] #Instance Blockages : 90
[12/13 18:57:11     51s] [NR-eGR] #PG Blockages       : 24
[12/13 18:57:11     51s] [NR-eGR] #Halo Blockages     : 0
[12/13 18:57:11     51s] [NR-eGR] #Boundary Blockages : 0
[12/13 18:57:11     51s] [NR-eGR] #Clock Blockages    : 0
[12/13 18:57:11     51s] [NR-eGR] #Other Blockages    : 0
[12/13 18:57:11     51s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/13 18:57:11     51s] (I)      Custom ignore net properties:
[12/13 18:57:11     51s] (I)      1 : NotLegal
[12/13 18:57:11     51s] (I)      2 : NotSelected
[12/13 18:57:11     51s] (I)      Default ignore net properties:
[12/13 18:57:11     51s] (I)      1 : Special
[12/13 18:57:11     51s] (I)      2 : Analog
[12/13 18:57:11     51s] (I)      3 : Fixed
[12/13 18:57:11     51s] (I)      4 : Skipped
[12/13 18:57:11     51s] (I)      5 : MixedSignal
[12/13 18:57:11     51s] (I)      Prerouted net properties:
[12/13 18:57:11     51s] (I)      1 : NotLegal
[12/13 18:57:11     51s] (I)      2 : Special
[12/13 18:57:11     51s] (I)      3 : Analog
[12/13 18:57:11     51s] (I)      4 : Fixed
[12/13 18:57:11     51s] (I)      5 : Skipped
[12/13 18:57:11     51s] (I)      6 : MixedSignal
[12/13 18:57:11     51s] [NR-eGR] Early global route reroute 1 out of 43 routable nets
[12/13 18:57:11     51s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/13 18:57:11     51s] [NR-eGR] Read 43 nets ( ignored 42 )
[12/13 18:57:11     51s] (I)        Front-side 43 ( ignored 42 )
[12/13 18:57:11     51s] (I)        Back-side  0 ( ignored 0 )
[12/13 18:57:11     51s] (I)        Both-side  0 ( ignored 0 )
[12/13 18:57:11     51s] [NR-eGR] Connected 0 must-join pins/ports (pre-process)
[12/13 18:57:11     51s] [NR-eGR] #via pillars        : 0
[12/13 18:57:11     51s] [NR-eGR] #must join all port : 0
[12/13 18:57:11     51s] [NR-eGR] #multiple ports     : 0
[12/13 18:57:11     51s] [NR-eGR] #has must join      : 0
[12/13 18:57:11     51s] (I)      early_global_route_priority property id does not exist.
[12/13 18:57:11     51s] (I)      Read Num Blocks=160  Num Prerouted Wires=0  Num CS=0
[12/13 18:57:11     51s] (I)      Layer 1 (V) : #blockages 92 : #preroutes 0
[12/13 18:57:11     51s] (I)      Layer 2 (H) : #blockages 25 : #preroutes 0
[12/13 18:57:11     51s] (I)      Layer 3 (V) : #blockages 23 : #preroutes 0
[12/13 18:57:11     51s] (I)      Layer 4 (H) : #blockages 20 : #preroutes 0
[12/13 18:57:11     51s] (I)      Moved 1 terms for better access 
[12/13 18:57:11     51s] (I)      Number of ignored nets                =     42
[12/13 18:57:11     51s] (I)      Number of connected nets              =      0
[12/13 18:57:11     51s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/13 18:57:11     51s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/13 18:57:11     51s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/13 18:57:11     51s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/13 18:57:11     51s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/13 18:57:11     51s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/13 18:57:11     51s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/13 18:57:11     51s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[12/13 18:57:11     51s] (I)      Ndr track 0 does not exist
[12/13 18:57:11     51s] (I)      ---------------------Grid Graph Info--------------------
[12/13 18:57:11     51s] (I)      Routing area        : (0, 0) - (47380, 45540)
[12/13 18:57:11     51s] (I)      Core area           : (8280, 8280) - (39100, 37260)
[12/13 18:57:11     51s] (I)      Site width          :   460  (dbu)
[12/13 18:57:11     51s] (I)      Row height          :  4140  (dbu)
[12/13 18:57:11     51s] (I)      GCell row height    :  4140  (dbu)
[12/13 18:57:11     51s] (I)      GCell width         :  4140  (dbu)
[12/13 18:57:11     51s] (I)      GCell height        :  4140  (dbu)
[12/13 18:57:11     51s] (I)      Grid                :    12    11     5
[12/13 18:57:11     51s] (I)      Layer numbers       :     1     2     3     4     5
[12/13 18:57:11     51s] (I)      Vertical capacity   :     0  4140     0  4140     0
[12/13 18:57:11     51s] (I)      Horizontal capacity :     0     0  4140     0  4140
[12/13 18:57:11     51s] (I)      Default wire width  :   140   140   300   300  1600
[12/13 18:57:11     51s] (I)      Default wire space  :   140   140   300   300  1600
[12/13 18:57:11     51s] (I)      Default wire pitch  :   280   280   600   600  3200
[12/13 18:57:11     51s] (I)      Default pitch size  :   280   460   610   615  3660
[12/13 18:57:11     51s] (I)      First track coord   :   460   460   350   900  4620
[12/13 18:57:11     51s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[12/13 18:57:11     51s] (I)      Total num of tracks :    98   102    74    76    11
[12/13 18:57:11     51s] (I)      Num of masks        :     1     1     1     1     1
[12/13 18:57:11     51s] (I)      Num of trim masks   :     0     0     0     0     0
[12/13 18:57:11     51s] (I)      --------------------------------------------------------
[12/13 18:57:11     51s] 
[12/13 18:57:11     51s] [NR-eGR] ============ Routing rule table ============
[12/13 18:57:11     51s] [NR-eGR] Rule id: 1  Nets: 1
[12/13 18:57:11     51s] [NR-eGR] ========================================
[12/13 18:57:11     51s] [NR-eGR] 
[12/13 18:57:11     51s] (I)      ======== NDR :  =========
[12/13 18:57:11     51s] (I)      +--------------+--------+
[12/13 18:57:11     51s] (I)      |           ID |      0 |
[12/13 18:57:11     51s] (I)      |         Name |        |
[12/13 18:57:11     51s] (I)      |      Default |    yes |
[12/13 18:57:11     51s] (I)      |  Clk Special |     no |
[12/13 18:57:11     51s] (I)      | Hard spacing |     no |
[12/13 18:57:11     51s] (I)      |    NDR track | (none) |
[12/13 18:57:11     51s] (I)      |      NDR via | (none) |
[12/13 18:57:11     51s] (I)      |  Extra space |      0 |
[12/13 18:57:11     51s] (I)      |      Shields |      0 |
[12/13 18:57:11     51s] (I)      |   Demand (H) |      1 |
[12/13 18:57:11     51s] (I)      |   Demand (V) |      1 |
[12/13 18:57:11     51s] (I)      |        #Nets |      0 |
[12/13 18:57:11     51s] (I)      +--------------+--------+
[12/13 18:57:11     51s] (I)      +-------------------------------------------------------------------------------------+
[12/13 18:57:11     51s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/13 18:57:11     51s] (I)      +-------------------------------------------------------------------------------------+
[12/13 18:57:11     51s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[12/13 18:57:11     51s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[12/13 18:57:11     51s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[12/13 18:57:11     51s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[12/13 18:57:11     51s] (I)      +-------------------------------------------------------------------------------------+
[12/13 18:57:11     51s] (I)      ======== NDR :  =========
[12/13 18:57:11     51s] (I)      +--------------+--------+
[12/13 18:57:11     51s] (I)      |           ID |      1 |
[12/13 18:57:11     51s] (I)      |         Name |        |
[12/13 18:57:11     51s] (I)      |      Default |     no |
[12/13 18:57:11     51s] (I)      |  Clk Special |     no |
[12/13 18:57:11     51s] (I)      | Hard spacing |     no |
[12/13 18:57:11     51s] (I)      |    NDR track | (none) |
[12/13 18:57:11     51s] (I)      |      NDR via | (none) |
[12/13 18:57:11     51s] (I)      |  Extra space |      1 |
[12/13 18:57:11     51s] (I)      |      Shields |      0 |
[12/13 18:57:11     51s] (I)      |   Demand (H) |      2 |
[12/13 18:57:11     51s] (I)      |   Demand (V) |      2 |
[12/13 18:57:11     51s] (I)      |        #Nets |      1 |
[12/13 18:57:11     51s] (I)      +--------------+--------+
[12/13 18:57:11     51s] (I)      +-------------------------------------------------------------------------------------+
[12/13 18:57:11     51s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/13 18:57:11     51s] (I)      +-------------------------------------------------------------------------------------+
[12/13 18:57:11     51s] (I)      |  met2    140      140    920      460      2      1      1    200    100        yes |
[12/13 18:57:11     51s] (I)      |  met3    300      300   1200      600      2      1      1    200    100        yes |
[12/13 18:57:11     51s] (I)      |  met4    300      300   1200      600      2      1      1    200    100        yes |
[12/13 18:57:11     51s] (I)      |  met5   1600     1600   6400     3200      2      1      1    200    100        yes |
[12/13 18:57:11     51s] (I)      +-------------------------------------------------------------------------------------+
[12/13 18:57:11     51s] (I)      =============== Blocked Tracks ===============
[12/13 18:57:11     51s] (I)      +-------+---------+----------+---------------+
[12/13 18:57:11     51s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/13 18:57:11     51s] (I)      +-------+---------+----------+---------------+
[12/13 18:57:11     51s] (I)      |     1 |       0 |        0 |         0.00% |
[12/13 18:57:11     51s] (I)      |     2 |    1122 |      283 |        25.22% |
[12/13 18:57:11     51s] (I)      |     3 |     888 |       81 |         9.12% |
[12/13 18:57:11     51s] (I)      |     4 |     836 |      168 |        20.10% |
[12/13 18:57:11     51s] (I)      |     5 |     132 |       46 |        34.85% |
[12/13 18:57:11     51s] (I)      +-------+---------+----------+---------------+
[12/13 18:57:11     51s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 3.61 MB )
[12/13 18:57:11     51s] (I)      Delete wires for 1 nets (async)
[12/13 18:57:11     51s] (I)      Reset routing kernel
[12/13 18:57:11     51s] (I)      Started Global Routing ( Curr Mem: 3.61 MB )
[12/13 18:57:11     51s] (I)      totalPins=5  totalGlobalPin=5 (100.00%)
[12/13 18:57:11     51s] (I)      ================= Net Group Info =================
[12/13 18:57:11     51s] (I)      +----+----------------+--------------+-----------+
[12/13 18:57:11     51s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[12/13 18:57:11     51s] (I)      +----+----------------+--------------+-----------+
[12/13 18:57:11     51s] (I)      |  1 |              1 |      met3(3) |   met4(4) |
[12/13 18:57:11     51s] (I)      +----+----------------+--------------+-----------+
[12/13 18:57:11     51s] (I)      total 2D Cap : 1487 = (819 H, 668 V)
[12/13 18:57:11     51s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[12/13 18:57:11     51s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[12/13 18:57:11     51s] (I)      
[12/13 18:57:11     51s] (I)      ============  Phase 1a Route ============
[12/13 18:57:11     51s] (I)      Usage: 9 = (1 H, 8 V) = (0.12% H, 1.20% V) = (4.140e+00um H, 3.312e+01um V)
[12/13 18:57:11     51s] (I)      
[12/13 18:57:11     51s] (I)      ============  Phase 1b Route ============
[12/13 18:57:11     51s] (I)      Usage: 9 = (1 H, 8 V) = (0.12% H, 1.20% V) = (4.140e+00um H, 3.312e+01um V)
[12/13 18:57:11     51s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.726000e+01um
[12/13 18:57:11     51s] (I)      
[12/13 18:57:11     51s] (I)      ============  Phase 1c Route ============
[12/13 18:57:11     51s] (I)      Usage: 9 = (1 H, 8 V) = (0.12% H, 1.20% V) = (4.140e+00um H, 3.312e+01um V)
[12/13 18:57:11     51s] (I)      
[12/13 18:57:11     51s] (I)      ============  Phase 1d Route ============
[12/13 18:57:11     51s] (I)      Usage: 9 = (1 H, 8 V) = (0.12% H, 1.20% V) = (4.140e+00um H, 3.312e+01um V)
[12/13 18:57:11     51s] (I)      
[12/13 18:57:11     51s] (I)      ============  Phase 1e Route ============
[12/13 18:57:11     51s] (I)      Usage: 9 = (1 H, 8 V) = (0.12% H, 1.20% V) = (4.140e+00um H, 3.312e+01um V)
[12/13 18:57:11     51s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.726000e+01um
[12/13 18:57:11     51s] (I)      
[12/13 18:57:11     51s] (I)      ============  Phase 1f Route ============
[12/13 18:57:11     51s] (I)      Usage: 9 = (1 H, 8 V) = (0.12% H, 1.20% V) = (4.140e+00um H, 3.312e+01um V)
[12/13 18:57:11     51s] (I)      
[12/13 18:57:11     51s] (I)      ============  Phase 1g Route ============
[12/13 18:57:11     51s] (I)      Usage: 9 = (1 H, 8 V) = (0.12% H, 1.20% V) = (4.140e+00um H, 3.312e+01um V)
[12/13 18:57:11     51s] (I)      
[12/13 18:57:11     51s] (I)      ============  Phase 1h Route ============
[12/13 18:57:11     51s] (I)      Usage: 9 = (1 H, 8 V) = (0.12% H, 1.20% V) = (4.140e+00um H, 3.312e+01um V)
[12/13 18:57:11     51s] (I)      
[12/13 18:57:11     51s] (I)      ============  Phase 1l Route ============
[12/13 18:57:11     51s] (I)      
[12/13 18:57:11     51s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/13 18:57:11     51s] [NR-eGR]                        OverCon            
[12/13 18:57:11     51s] [NR-eGR]                         #Gcell     %Gcell
[12/13 18:57:11     51s] [NR-eGR]        Layer             (1-0)    OverCon
[12/13 18:57:11     51s] [NR-eGR] ----------------------------------------------
[12/13 18:57:11     51s] [NR-eGR]    met1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/13 18:57:11     51s] [NR-eGR]    met2 ( 2)         0( 0.00%)   ( 0.00%) 
[12/13 18:57:11     51s] [NR-eGR]    met3 ( 3)         0( 0.00%)   ( 0.00%) 
[12/13 18:57:11     51s] [NR-eGR]    met4 ( 4)         0( 0.00%)   ( 0.00%) 
[12/13 18:57:11     51s] [NR-eGR]    met5 ( 5)         0( 0.00%)   ( 0.00%) 
[12/13 18:57:11     51s] [NR-eGR] ----------------------------------------------
[12/13 18:57:11     51s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[12/13 18:57:11     51s] [NR-eGR] 
[12/13 18:57:11     51s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.62 MB )
[12/13 18:57:11     51s] (I)      Updating congestion map
[12/13 18:57:11     51s] (I)      total 2D Cap : 2600 = (936 H, 1664 V)
[12/13 18:57:11     51s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/13 18:57:11     51s] (I)      Running track assignment and export wires
[12/13 18:57:11     51s] (I)      ============= Track Assignment ============
[12/13 18:57:11     51s] (I)      Started Track Assignment (8T) ( Curr Mem: 3.62 MB )
[12/13 18:57:11     51s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[12/13 18:57:11     51s] (I)      Run Multi-thread track assignment
[12/13 18:57:11     51s] (I)      Finished Track Assignment (8T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3.62 MB )
[12/13 18:57:11     51s] (I)      Started Export ( Curr Mem: 3.62 MB )
[12/13 18:57:11     51s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[12/13 18:57:11     51s] [NR-eGR] Total eGR-routed clock nets wire length: 48um, number of vias: 13
[12/13 18:57:11     51s] [NR-eGR] --------------------------------------------------------------------------
[12/13 18:57:11     51s] [NR-eGR] Report for selected net(s) only.
[12/13 18:57:11     51s] [NR-eGR]               Length (um)  Vias 
[12/13 18:57:11     51s] [NR-eGR] --------------------------------
[12/13 18:57:11     51s] [NR-eGR]  met1  (1H)             0     4 
[12/13 18:57:11     51s] [NR-eGR]  met2  (2V)            23     7 
[12/13 18:57:11     51s] [NR-eGR]  met3  (3H)             9     2 
[12/13 18:57:11     51s] [NR-eGR]  met4  (4V)            16     0 
[12/13 18:57:11     51s] [NR-eGR]  met5  (5H)             0     0 
[12/13 18:57:11     51s] [NR-eGR] --------------------------------
[12/13 18:57:11     51s] [NR-eGR]        Total           48    13 
[12/13 18:57:11     51s] [NR-eGR] --------------------------------------------------------------------------
[12/13 18:57:11     51s] [NR-eGR] Total half perimeter of net bounding box: 39um
[12/13 18:57:11     51s] [NR-eGR] Total length: 48um, number of vias: 13
[12/13 18:57:11     51s] [NR-eGR] --------------------------------------------------------------------------
[12/13 18:57:11     51s] [NR-eGR] Total routed clock nets wire length: 48um, number of vias: 13
[12/13 18:57:11     51s] [NR-eGR] --------------------------------------------------------------------------
[12/13 18:57:11     51s] [NR-eGR]               Length (um)  Vias 
[12/13 18:57:11     51s] [NR-eGR] --------------------------------
[12/13 18:57:11     51s] [NR-eGR]  met1  (1H)             0    81 
[12/13 18:57:11     51s] [NR-eGR]  met2  (2V)           196   129 
[12/13 18:57:11     51s] [NR-eGR]  met3  (3H)           259    33 
[12/13 18:57:11     51s] [NR-eGR]  met4  (4V)           149    14 
[12/13 18:57:11     51s] [NR-eGR]  met5  (5H)            39     0 
[12/13 18:57:11     51s] [NR-eGR] --------------------------------
[12/13 18:57:11     51s] [NR-eGR]        Total          643   257 
[12/13 18:57:11     51s] [NR-eGR] --------------------------------------------------------------------------
[12/13 18:57:11     51s] [NR-eGR] Total half perimeter of net bounding box: 594um
[12/13 18:57:11     51s] [NR-eGR] Total length: 643um, number of vias: 257
[12/13 18:57:11     51s] [NR-eGR] --------------------------------------------------------------------------
[12/13 18:57:11     51s] (I)      == Layer wire length by net rule ==
[12/13 18:57:11     51s] (I)                    Default 
[12/13 18:57:11     51s] (I)      ----------------------
[12/13 18:57:11     51s] (I)       met1  (1H)       0um 
[12/13 18:57:11     51s] (I)       met2  (2V)     196um 
[12/13 18:57:11     51s] (I)       met3  (3H)     259um 
[12/13 18:57:11     51s] (I)       met4  (4V)     149um 
[12/13 18:57:11     51s] (I)       met5  (5H)      39um 
[12/13 18:57:11     51s] (I)      ----------------------
[12/13 18:57:11     51s] (I)             Total    643um 
[12/13 18:57:11     51s] (I)      == Layer via count by net rule ==
[12/13 18:57:11     51s] (I)                    Default 
[12/13 18:57:11     51s] (I)      ----------------------
[12/13 18:57:11     51s] (I)       met1  (1H)        81 
[12/13 18:57:11     51s] (I)       met2  (2V)       129 
[12/13 18:57:11     51s] (I)       met3  (3H)        33 
[12/13 18:57:11     51s] (I)       met4  (4V)        14 
[12/13 18:57:11     51s] (I)       met5  (5H)         0 
[12/13 18:57:11     51s] (I)      ----------------------
[12/13 18:57:11     51s] (I)             Total      257 
[12/13 18:57:11     51s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.61 MB )
[12/13 18:57:11     51s] eee: RC Grid Memory freed=540
[12/13 18:57:11     51s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 3.61 MB )
[12/13 18:57:11     51s] (I)      ======================================= Runtime Summary ========================================
[12/13 18:57:11     51s] (I)       Step                                               %      Start     Finish      Real       CPU 
[12/13 18:57:11     51s] (I)      ------------------------------------------------------------------------------------------------
[12/13 18:57:11     51s] (I)       Early Global Route kernel                    100.00%  76.65 sec  76.68 sec  0.03 sec  0.04 sec 
[12/13 18:57:11     51s] (I)       +-Import and model                            36.63%  76.66 sec  76.67 sec  0.01 sec  0.02 sec 
[12/13 18:57:11     51s] (I)       | +-Create place DB                            1.30%  76.66 sec  76.66 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)       | | +-Import place data                        0.97%  76.66 sec  76.66 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)       | | | +-Read instances and placement           0.17%  76.66 sec  76.66 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)       | | | +-Read nets                              0.15%  76.66 sec  76.66 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)       | +-Create route DB                           24.11%  76.66 sec  76.66 sec  0.01 sec  0.02 sec 
[12/13 18:57:11     51s] (I)       | | +-Import route data (8T)                  21.74%  76.66 sec  76.66 sec  0.01 sec  0.02 sec 
[12/13 18:57:11     51s] (I)       | | | +-Read blockages ( Layer 2-5 )          13.33%  76.66 sec  76.66 sec  0.00 sec  0.01 sec 
[12/13 18:57:11     51s] (I)       | | | | +-Read routing blockages               0.01%  76.66 sec  76.66 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)       | | | | +-Read instance blockages              0.17%  76.66 sec  76.66 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)       | | | | +-Read PG blockages                   10.43%  76.66 sec  76.66 sec  0.00 sec  0.01 sec 
[12/13 18:57:11     51s] (I)       | | | | | +-Allocate memory for PG via list    0.07%  76.66 sec  76.66 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)       | | | | +-Read clock blockages                 0.08%  76.66 sec  76.66 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)       | | | | +-Read other blockages                 0.06%  76.66 sec  76.66 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)       | | | | +-Read halo blockages                  0.01%  76.66 sec  76.66 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)       | | | | +-Read boundary cut boxes              0.01%  76.66 sec  76.66 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)       | | | +-Read blackboxes                        0.05%  76.66 sec  76.66 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)       | | | +-Read prerouted                         0.46%  76.66 sec  76.66 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)       | | | +-Read nets                              0.13%  76.66 sec  76.66 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)       | | | +-Set up via pillars                     0.02%  76.66 sec  76.66 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)       | | | +-Initialize 3D grid graph               0.05%  76.66 sec  76.66 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)       | | | +-Model blockage capacity                0.71%  76.66 sec  76.66 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)       | | | | +-Initialize 3D capacity               0.31%  76.66 sec  76.66 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)       | | | +-Move terms for access (8T)             0.54%  76.66 sec  76.66 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)       | +-Read aux data                              0.01%  76.66 sec  76.66 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)       | +-Others data preparation                    0.10%  76.66 sec  76.66 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)       | +-Create route kernel                        9.39%  76.66 sec  76.67 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)       +-Global Routing                              24.57%  76.67 sec  76.68 sec  0.01 sec  0.01 sec 
[12/13 18:57:11     51s] (I)       | +-Initialization                             0.06%  76.67 sec  76.67 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)       | +-Net group 1                               22.14%  76.67 sec  76.67 sec  0.01 sec  0.01 sec 
[12/13 18:57:11     51s] (I)       | | +-Generate topology (8T)                   0.68%  76.67 sec  76.67 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)       | | +-Phase 1a                                 6.88%  76.67 sec  76.67 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)       | | | +-Pattern routing (8T)                   6.23%  76.67 sec  76.67 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)       | | +-Phase 1b                                 0.07%  76.67 sec  76.67 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)       | | +-Phase 1c                                 0.04%  76.67 sec  76.67 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)       | | +-Phase 1d                                 0.04%  76.67 sec  76.67 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)       | | +-Phase 1e                                 0.44%  76.67 sec  76.67 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)       | | | +-Route legalization                     0.01%  76.67 sec  76.67 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)       | | +-Phase 1f                                 0.04%  76.67 sec  76.67 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)       | | +-Phase 1g                                 0.47%  76.67 sec  76.67 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)       | | | +-Post Routing                           0.08%  76.67 sec  76.67 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)       | | +-Phase 1h                                 0.42%  76.67 sec  76.67 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)       | | | +-Post Routing                           0.05%  76.67 sec  76.67 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)       | | +-Phase 1l                                 9.10%  76.67 sec  76.67 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)       | | | +-Layer assignment (8T)                  8.65%  76.67 sec  76.67 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)       +-Export cong map                              0.86%  76.68 sec  76.68 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)       | +-Export 2D cong map                         0.14%  76.68 sec  76.68 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)       +-Extract Global 3D Wires                      0.02%  76.68 sec  76.68 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)       +-Track Assignment (8T)                        8.79%  76.68 sec  76.68 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)       | +-Initialization                             0.06%  76.68 sec  76.68 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)       | +-Track Assignment Kernel                    7.56%  76.68 sec  76.68 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)       | +-Free Memory                                0.01%  76.68 sec  76.68 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)       +-Export                                      19.55%  76.68 sec  76.68 sec  0.01 sec  0.01 sec 
[12/13 18:57:11     51s] (I)       | +-Export DB wires                            9.05%  76.68 sec  76.68 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)       | | +-Export all nets (8T)                     4.07%  76.68 sec  76.68 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)       | | +-Set wire vias (8T)                       4.01%  76.68 sec  76.68 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)       | +-Report wirelength                          8.00%  76.68 sec  76.68 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)       | +-Update net boxes                           0.82%  76.68 sec  76.68 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)       | +-Update timing                              0.02%  76.68 sec  76.68 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)       +-Postprocess design                           0.38%  76.68 sec  76.68 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)      ====================== Summary by functions ======================
[12/13 18:57:11     51s] (I)       Lv  Step                                   %      Real       CPU 
[12/13 18:57:11     51s] (I)      ------------------------------------------------------------------
[12/13 18:57:11     51s] (I)        0  Early Global Route kernel        100.00%  0.03 sec  0.04 sec 
[12/13 18:57:11     51s] (I)        1  Import and model                  36.63%  0.01 sec  0.02 sec 
[12/13 18:57:11     51s] (I)        1  Global Routing                    24.57%  0.01 sec  0.01 sec 
[12/13 18:57:11     51s] (I)        1  Export                            19.55%  0.01 sec  0.01 sec 
[12/13 18:57:11     51s] (I)        1  Track Assignment (8T)              8.79%  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)        1  Export cong map                    0.86%  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)        1  Postprocess design                 0.38%  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)        1  Extract Global 3D Wires            0.02%  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)        2  Create route DB                   24.11%  0.01 sec  0.02 sec 
[12/13 18:57:11     51s] (I)        2  Net group 1                       22.14%  0.01 sec  0.01 sec 
[12/13 18:57:11     51s] (I)        2  Create route kernel                9.39%  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)        2  Export DB wires                    9.05%  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)        2  Report wirelength                  8.00%  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)        2  Track Assignment Kernel            7.56%  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)        2  Create place DB                    1.30%  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)        2  Update net boxes                   0.82%  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)        2  Export 2D cong map                 0.14%  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)        2  Initialization                     0.12%  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)        2  Others data preparation            0.10%  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)        2  Update timing                      0.02%  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)        2  Free Memory                        0.01%  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)        2  Read aux data                      0.01%  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)        3  Import route data (8T)            21.74%  0.01 sec  0.02 sec 
[12/13 18:57:11     51s] (I)        3  Phase 1l                           9.10%  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)        3  Phase 1a                           6.88%  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)        3  Export all nets (8T)               4.07%  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)        3  Set wire vias (8T)                 4.01%  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)        3  Import place data                  0.97%  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)        3  Generate topology (8T)             0.68%  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)        3  Phase 1g                           0.47%  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)        3  Phase 1e                           0.44%  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)        3  Phase 1h                           0.42%  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)        3  Phase 1b                           0.07%  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)        3  Phase 1c                           0.04%  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)        3  Phase 1d                           0.04%  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)        3  Phase 1f                           0.04%  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)        4  Read blockages ( Layer 2-5 )      13.33%  0.00 sec  0.01 sec 
[12/13 18:57:11     51s] (I)        4  Layer assignment (8T)              8.65%  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)        4  Pattern routing (8T)               6.23%  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)        4  Model blockage capacity            0.71%  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)        4  Move terms for access (8T)         0.54%  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)        4  Read prerouted                     0.46%  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)        4  Read nets                          0.28%  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)        4  Read instances and placement       0.17%  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)        4  Post Routing                       0.13%  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)        4  Read blackboxes                    0.05%  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)        4  Initialize 3D grid graph           0.05%  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)        4  Set up via pillars                 0.02%  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)        4  Route legalization                 0.01%  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)        5  Read PG blockages                 10.43%  0.00 sec  0.01 sec 
[12/13 18:57:11     51s] (I)        5  Initialize 3D capacity             0.31%  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)        5  Read instance blockages            0.17%  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)        5  Read clock blockages               0.08%  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)        5  Read other blockages               0.06%  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)        5  Read halo blockages                0.01%  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)        5  Read routing blockages             0.01%  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)        5  Read boundary cut boxes            0.01%  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] (I)        6  Allocate memory for PG via list    0.07%  0.00 sec  0.00 sec 
[12/13 18:57:11     51s] Running post-eGR process
[12/13 18:57:11     51s]       Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/13 18:57:11     51s]     Routing using eGR only done.
[12/13 18:57:11     51s] Net route status summary:
[12/13 18:57:11     51s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/13 18:57:11     51s]   Non-clock:    48 (unrouted=6, trialRouted=42, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=6, (crossesIlmBoundary AND tooFewTerms=0)])
[12/13 18:57:11     51s] 
[12/13 18:57:11     51s] CCOPT: Done with clock implementation routing.
[12/13 18:57:11     51s] 
[12/13 18:57:11     51s]   Clock implementation routing done.
[12/13 18:57:11     51s]   Fixed 1 wires.
[12/13 18:57:11     51s]   CCOpt: Starting congestion repair using flow wrapper...
[12/13 18:57:11     51s]     Congestion Repair...
[12/13 18:57:11     51s] *** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:00:51.9/0:04:35.4 (0.2), mem = 3805.9M
[12/13 18:57:11     51s] Info: Disable timing driven in postCTS congRepair.
[12/13 18:57:11     51s] 
[12/13 18:57:11     51s] Starting congRepair ...
[12/13 18:57:11     51s] User Input Parameters:
[12/13 18:57:11     51s] - Congestion Driven    : On
[12/13 18:57:11     51s] - Timing Driven        : Off
[12/13 18:57:11     51s] - Area-Violation Based : On
[12/13 18:57:11     51s] - Start Rollback Level : -5
[12/13 18:57:11     51s] - Legalized            : On
[12/13 18:57:11     51s] - Window Based         : Off
[12/13 18:57:11     51s] - eDen incr mode       : Off
[12/13 18:57:11     51s] - Small incr mode      : Off
[12/13 18:57:11     51s] 
[12/13 18:57:11     51s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:3805.9M, EPOCH TIME: 1734112631.248701
[12/13 18:57:11     51s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:3805.9M, EPOCH TIME: 1734112631.248742
[12/13 18:57:11     51s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3805.9M, EPOCH TIME: 1734112631.248831
[12/13 18:57:11     51s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.001, REAL:0.001, MEM:3805.9M, EPOCH TIME: 1734112631.249932
[12/13 18:57:11     51s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3805.9M, EPOCH TIME: 1734112631.249984
[12/13 18:57:11     51s] Starting Early Global Route congestion estimation: mem = 3805.9M
[12/13 18:57:11     51s] (I)      Initializing eGR engine (regular)
[12/13 18:57:11     51s] Set min layer with default ( 2 )
[12/13 18:57:11     51s] Set max layer with default ( 127 )
[12/13 18:57:11     51s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:57:11     51s] Min route layer (adjusted) = 2
[12/13 18:57:11     51s] Max route layer (adjusted) = 5
[12/13 18:57:11     51s] (I)      Initializing eGR engine (regular)
[12/13 18:57:11     51s] Set min layer with default ( 2 )
[12/13 18:57:11     51s] Set max layer with default ( 127 )
[12/13 18:57:11     51s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:57:11     51s] Min route layer (adjusted) = 2
[12/13 18:57:11     51s] Max route layer (adjusted) = 5
[12/13 18:57:11     51s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.61 MB )
[12/13 18:57:11     51s] (I)      Running eGR Regular flow
[12/13 18:57:11     51s] (I)      # wire layers (front) : 6
[12/13 18:57:11     51s] (I)      # wire layers (back)  : 0
[12/13 18:57:11     51s] (I)      min wire layer : 1
[12/13 18:57:11     51s] (I)      max wire layer : 5
[12/13 18:57:11     51s] (I)      # cut layers (front) : 5
[12/13 18:57:11     51s] (I)      # cut layers (back)  : 0
[12/13 18:57:11     51s] (I)      min cut layer : 1
[12/13 18:57:11     51s] (I)      max cut layer : 4
[12/13 18:57:11     51s] (I)      ================================ Layers ================================
[12/13 18:57:11     51s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/13 18:57:11     51s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[12/13 18:57:11     51s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/13 18:57:11     51s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[12/13 18:57:11     51s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[12/13 18:57:11     51s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[12/13 18:57:11     51s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[12/13 18:57:11     51s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[12/13 18:57:11     51s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[12/13 18:57:11     51s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[12/13 18:57:11     51s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[12/13 18:57:11     51s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[12/13 18:57:11     51s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[12/13 18:57:11     51s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[12/13 18:57:11     51s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/13 18:57:11     51s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[12/13 18:57:11     51s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[12/13 18:57:11     51s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/13 18:57:11     51s] (I)      Started Import and model ( Curr Mem: 3.61 MB )
[12/13 18:57:11     51s] (I)      Default pattern map key = adc_default.
[12/13 18:57:11     51s] (I)      == Non-default Options ==
[12/13 18:57:11     51s] (I)      Maximum routing layer                              : 5
[12/13 18:57:11     51s] (I)      Top routing layer                                  : 5
[12/13 18:57:11     51s] (I)      Number of threads                                  : 8
[12/13 18:57:11     51s] (I)      Route tie net to shape                             : auto
[12/13 18:57:11     51s] (I)      Use non-blocking free Dbs wires                    : false
[12/13 18:57:11     51s] (I)      Method to set GCell size                           : row
[12/13 18:57:11     51s] (I)      Tie hi/lo max distance                             : 41.400000
[12/13 18:57:11     51s] (I)      Counted 88 PG shapes. eGR will not process PG shapes layer by layer.
[12/13 18:57:11     51s] (I)      ============== Pin Summary ==============
[12/13 18:57:11     51s] (I)      +-------+--------+---------+------------+
[12/13 18:57:11     51s] (I)      | Layer | # pins | % total |      Group |
[12/13 18:57:11     51s] (I)      +-------+--------+---------+------------+
[12/13 18:57:11     51s] (I)      |     1 |     85 |   85.00 |        Pin |
[12/13 18:57:11     51s] (I)      |     2 |     15 |   15.00 |        Pin |
[12/13 18:57:11     51s] (I)      |     3 |      0 |    0.00 | Pin access |
[12/13 18:57:11     51s] (I)      |     4 |      0 |    0.00 | Pin access |
[12/13 18:57:11     51s] (I)      |     5 |      0 |    0.00 |      Other |
[12/13 18:57:11     51s] (I)      +-------+--------+---------+------------+
[12/13 18:57:11     51s] (I)      Use row-based GCell size
[12/13 18:57:11     51s] (I)      Use row-based GCell align
[12/13 18:57:11     51s] (I)      layer 0 area = 83000
[12/13 18:57:11     51s] (I)      layer 1 area = 67600
[12/13 18:57:11     51s] (I)      layer 2 area = 240000
[12/13 18:57:11     51s] (I)      layer 3 area = 240000
[12/13 18:57:11     51s] (I)      layer 4 area = 4000000
[12/13 18:57:11     51s] (I)      GCell unit size   : 4140
[12/13 18:57:11     51s] (I)      GCell multiplier  : 1
[12/13 18:57:11     51s] (I)      GCell row height  : 4140
[12/13 18:57:11     51s] (I)      Actual row height : 4140
[12/13 18:57:11     51s] (I)      GCell align ref   : 8280 8280
[12/13 18:57:11     51s] [NR-eGR] Track table information for default rule: 
[12/13 18:57:11     51s] [NR-eGR] met1 has single uniform track structure
[12/13 18:57:11     51s] [NR-eGR] met2 has single uniform track structure
[12/13 18:57:11     51s] [NR-eGR] met3 has single uniform track structure
[12/13 18:57:11     51s] [NR-eGR] met4 has single uniform track structure
[12/13 18:57:11     51s] [NR-eGR] met5 has single uniform track structure
[12/13 18:57:11     51s] (I)      =============== Default via ===============
[12/13 18:57:11     51s] (I)      +---+------------------+------------------+
[12/13 18:57:11     51s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[12/13 18:57:11     51s] (I)      +---+------------------+------------------+
[12/13 18:57:11     51s] (I)      | 1 |    2  M1M2_PR_R  |    4  M1M2_PR_MR |
[12/13 18:57:11     51s] (I)      | 2 |    7  M2M3_PR_R  |    9  M2M3_PR_MR |
[12/13 18:57:11     51s] (I)      | 3 |   11  M3M4_PR    |   14  M3M4_PR_MR |
[12/13 18:57:11     51s] (I)      | 4 |   16  M4M5_PR    |   19  M4M5_PR_MR |
[12/13 18:57:11     51s] (I)      +---+------------------+------------------+
[12/13 18:57:11     51s] [NR-eGR] Read 104 PG shapes
[12/13 18:57:11     51s] [NR-eGR] Read 0 clock shapes
[12/13 18:57:11     51s] [NR-eGR] Read 0 other shapes
[12/13 18:57:11     51s] [NR-eGR] #Routing Blockages  : 0
[12/13 18:57:11     51s] [NR-eGR] #Instance Blockages : 68
[12/13 18:57:11     51s] [NR-eGR] #PG Blockages       : 104
[12/13 18:57:11     51s] [NR-eGR] #Halo Blockages     : 0
[12/13 18:57:11     51s] [NR-eGR] #Boundary Blockages : 0
[12/13 18:57:11     51s] [NR-eGR] #Clock Blockages    : 0
[12/13 18:57:11     51s] [NR-eGR] #Other Blockages    : 0
[12/13 18:57:11     51s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/13 18:57:11     51s] (I)      Custom ignore net properties:
[12/13 18:57:11     51s] (I)      1 : NotLegal
[12/13 18:57:11     51s] (I)      Default ignore net properties:
[12/13 18:57:11     51s] (I)      1 : Special
[12/13 18:57:11     51s] (I)      2 : Analog
[12/13 18:57:11     51s] (I)      3 : Fixed
[12/13 18:57:11     51s] (I)      4 : Skipped
[12/13 18:57:11     51s] (I)      5 : MixedSignal
[12/13 18:57:11     51s] (I)      Prerouted net properties:
[12/13 18:57:11     51s] (I)      1 : NotLegal
[12/13 18:57:11     51s] (I)      2 : Special
[12/13 18:57:11     51s] (I)      3 : Analog
[12/13 18:57:11     51s] (I)      4 : Fixed
[12/13 18:57:11     51s] (I)      5 : Skipped
[12/13 18:57:11     51s] (I)      6 : MixedSignal
[12/13 18:57:11     51s] [NR-eGR] Early global route reroute all routable nets
[12/13 18:57:11     51s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 20
[12/13 18:57:11     51s] [NR-eGR] Read 43 nets ( ignored 1 )
[12/13 18:57:11     51s] (I)        Front-side 43 ( ignored 1 )
[12/13 18:57:11     51s] (I)        Back-side  0 ( ignored 0 )
[12/13 18:57:11     51s] (I)        Both-side  0 ( ignored 0 )
[12/13 18:57:11     51s] (I)      early_global_route_priority property id does not exist.
[12/13 18:57:11     51s] (I)      Read Num Blocks=172  Num Prerouted Wires=20  Num CS=0
[12/13 18:57:11     51s] (I)      Layer 1 (V) : #blockages 90 : #preroutes 12
[12/13 18:57:11     51s] (I)      Layer 2 (H) : #blockages 39 : #preroutes 7
[12/13 18:57:11     51s] (I)      Layer 3 (V) : #blockages 31 : #preroutes 1
[12/13 18:57:11     51s] (I)      Layer 4 (H) : #blockages 12 : #preroutes 0
[12/13 18:57:11     51s] (I)      Number of ignored nets                =      1
[12/13 18:57:11     51s] (I)      Number of connected nets              =      0
[12/13 18:57:11     51s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[12/13 18:57:11     51s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/13 18:57:11     51s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/13 18:57:11     51s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/13 18:57:11     51s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/13 18:57:11     51s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/13 18:57:11     51s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/13 18:57:11     51s] (I)      Ndr track 0 does not exist
[12/13 18:57:11     51s] (I)      ---------------------Grid Graph Info--------------------
[12/13 18:57:11     51s] (I)      Routing area        : (0, 0) - (47380, 45540)
[12/13 18:57:11     51s] (I)      Core area           : (8280, 8280) - (39100, 37260)
[12/13 18:57:11     51s] (I)      Site width          :   460  (dbu)
[12/13 18:57:11     51s] (I)      Row height          :  4140  (dbu)
[12/13 18:57:11     51s] (I)      GCell row height    :  4140  (dbu)
[12/13 18:57:11     51s] (I)      GCell width         :  4140  (dbu)
[12/13 18:57:11     51s] (I)      GCell height        :  4140  (dbu)
[12/13 18:57:11     51s] (I)      Grid                :    12    11     5
[12/13 18:57:11     51s] (I)      Layer numbers       :     1     2     3     4     5
[12/13 18:57:11     51s] (I)      Vertical capacity   :     0  4140     0  4140     0
[12/13 18:57:11     51s] (I)      Horizontal capacity :     0     0  4140     0  4140
[12/13 18:57:11     51s] (I)      Default wire width  :   140   140   300   300  1600
[12/13 18:57:11     51s] (I)      Default wire space  :   140   140   300   300  1600
[12/13 18:57:11     51s] (I)      Default wire pitch  :   280   280   600   600  3200
[12/13 18:57:11     51s] (I)      Default pitch size  :   280   460   610   615  3660
[12/13 18:57:11     51s] (I)      First track coord   :   460   460   350   900  4620
[12/13 18:57:11     51s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[12/13 18:57:11     51s] (I)      Total num of tracks :    98   102    74    76    11
[12/13 18:57:11     51s] (I)      Num of masks        :     1     1     1     1     1
[12/13 18:57:11     51s] (I)      Num of trim masks   :     0     0     0     0     0
[12/13 18:57:11     51s] (I)      --------------------------------------------------------
[12/13 18:57:11     51s] 
[12/13 18:57:11     51s] [NR-eGR] ============ Routing rule table ============
[12/13 18:57:11     51s] [NR-eGR] Rule id: 0  Nets: 42
[12/13 18:57:11     51s] [NR-eGR] ========================================
[12/13 18:57:11     51s] [NR-eGR] 
[12/13 18:57:11     51s] (I)      ======== NDR :  =========
[12/13 18:57:11     51s] (I)      +--------------+--------+
[12/13 18:57:11     51s] (I)      |           ID |      0 |
[12/13 18:57:11     51s] (I)      |         Name |        |
[12/13 18:57:11     51s] (I)      |      Default |    yes |
[12/13 18:57:11     51s] (I)      |  Clk Special |     no |
[12/13 18:57:11     51s] (I)      | Hard spacing |     no |
[12/13 18:57:11     51s] (I)      |    NDR track | (none) |
[12/13 18:57:11     51s] (I)      |      NDR via | (none) |
[12/13 18:57:11     51s] (I)      |  Extra space |      0 |
[12/13 18:57:11     51s] (I)      |      Shields |      0 |
[12/13 18:57:11     51s] (I)      |   Demand (H) |      1 |
[12/13 18:57:11     51s] (I)      |   Demand (V) |      1 |
[12/13 18:57:11     51s] (I)      |        #Nets |     42 |
[12/13 18:57:11     51s] (I)      +--------------+--------+
[12/13 18:57:11     51s] (I)      +-------------------------------------------------------------------------------------+
[12/13 18:57:11     51s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/13 18:57:11     51s] (I)      +-------------------------------------------------------------------------------------+
[12/13 18:57:11     51s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[12/13 18:57:11     51s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[12/13 18:57:11     51s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[12/13 18:57:11     51s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[12/13 18:57:11     51s] (I)      +-------------------------------------------------------------------------------------+
[12/13 18:57:11     51s] (I)      ======== NDR :  =========
[12/13 18:57:11     51s] (I)      +--------------+--------+
[12/13 18:57:11     51s] (I)      |           ID |      1 |
[12/13 18:57:11     51s] (I)      |         Name |        |
[12/13 18:57:11     51s] (I)      |      Default |     no |
[12/13 18:57:11     51s] (I)      |  Clk Special |     no |
[12/13 18:57:11     51s] (I)      | Hard spacing |     no |
[12/13 18:57:11     51s] (I)      |    NDR track | (none) |
[12/13 18:57:11     51s] (I)      |      NDR via | (none) |
[12/13 18:57:11     51s] (I)      |  Extra space |      1 |
[12/13 18:57:11     51s] (I)      |      Shields |      0 |
[12/13 18:57:11     51s] (I)      |   Demand (H) |      2 |
[12/13 18:57:11     51s] (I)      |   Demand (V) |      2 |
[12/13 18:57:11     51s] (I)      |        #Nets |      0 |
[12/13 18:57:11     51s] (I)      +--------------+--------+
[12/13 18:57:11     51s] (I)      +-------------------------------------------------------------------------------------+
[12/13 18:57:11     51s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/13 18:57:11     51s] (I)      +-------------------------------------------------------------------------------------+
[12/13 18:57:11     51s] (I)      |  met2    140      140    920      460      2      1      1    200    100        yes |
[12/13 18:57:11     51s] (I)      |  met3    300      300   1200      600      2      1      1    200    100        yes |
[12/13 18:57:11     51s] (I)      |  met4    300      300   1200      600      2      1      1    200    100        yes |
[12/13 18:57:11     51s] (I)      |  met5   1600     1600   6400     3200      2      1      1    200    100        yes |
[12/13 18:57:11     51s] (I)      +-------------------------------------------------------------------------------------+
[12/13 18:57:11     51s] (I)      =============== Blocked Tracks ===============
[12/13 18:57:11     51s] (I)      +-------+---------+----------+---------------+
[12/13 18:57:11     51s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/13 18:57:11     51s] (I)      +-------+---------+----------+---------------+
[12/13 18:57:11     51s] (I)      |     1 |       0 |        0 |         0.00% |
[12/13 18:57:11     51s] (I)      |     2 |    1122 |      283 |        25.22% |
[12/13 18:57:11     51s] (I)      |     3 |     888 |       89 |        10.02% |
[12/13 18:57:11     51s] (I)      |     4 |     836 |      168 |        20.10% |
[12/13 18:57:11     51s] (I)      |     5 |     132 |       46 |        34.85% |
[12/13 18:57:11     51s] (I)      +-------+---------+----------+---------------+
[12/13 18:57:11     51s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 3.61 MB )
[12/13 18:57:11     51s] (I)      Reset routing kernel
[12/13 18:57:11     51s] (I)      Started Global Routing ( Curr Mem: 3.61 MB )
[12/13 18:57:11     51s] (I)      totalPins=98  totalGlobalPin=94 (95.92%)
[12/13 18:57:11     51s] (I)      ================= Net Group Info =================
[12/13 18:57:11     51s] (I)      +----+----------------+--------------+-----------+
[12/13 18:57:11     51s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[12/13 18:57:11     51s] (I)      +----+----------------+--------------+-----------+
[12/13 18:57:11     51s] (I)      |  1 |             42 |      met2(2) |   met5(5) |
[12/13 18:57:11     51s] (I)      +----+----------------+--------------+-----------+
[12/13 18:57:11     51s] (I)      total 2D Cap : 2513 = (892 H, 1621 V)
[12/13 18:57:11     51s] (I)      total 2D Demand : 47 = (12 H, 35 V)
[12/13 18:57:11     51s] [NR-eGR] Layer group 1: route 42 net(s) in layer range [2, 5]
[12/13 18:57:11     51s] (I)      
[12/13 18:57:11     51s] (I)      ============  Phase 1a Route ============
[12/13 18:57:11     51s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/13 18:57:11     51s] (I)      Usage: 128 = (64 H, 64 V) = (7.17% H, 3.95% V) = (2.650e+02um H, 2.650e+02um V)
[12/13 18:57:11     51s] (I)      
[12/13 18:57:11     51s] (I)      ============  Phase 1b Route ============
[12/13 18:57:11     51s] (I)      Usage: 129 = (64 H, 65 V) = (7.17% H, 4.01% V) = (2.650e+02um H, 2.691e+02um V)
[12/13 18:57:11     51s] (I)      Overflow of layer group 1: 7.32% H + 0.00% V. EstWL: 5.340600e+02um
[12/13 18:57:11     51s] (I)      Congestion metric : 19.08%H 0.00%V, 19.08%HV
[12/13 18:57:11     51s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/13 18:57:11     51s] (I)      
[12/13 18:57:11     51s] (I)      ============  Phase 1c Route ============
[12/13 18:57:11     51s] (I)      Level2 Grid: 3 x 3
[12/13 18:57:11     51s] (I)      Usage: 129 = (64 H, 65 V) = (7.17% H, 4.01% V) = (2.650e+02um H, 2.691e+02um V)
[12/13 18:57:11     51s] (I)      
[12/13 18:57:11     51s] (I)      ============  Phase 1d Route ============
[12/13 18:57:11     51s] (I)      Usage: 130 = (64 H, 66 V) = (7.17% H, 4.07% V) = (2.650e+02um H, 2.732e+02um V)
[12/13 18:57:11     51s] (I)      
[12/13 18:57:11     51s] (I)      ============  Phase 1e Route ============
[12/13 18:57:11     51s] (I)      Usage: 130 = (64 H, 66 V) = (7.17% H, 4.07% V) = (2.650e+02um H, 2.732e+02um V)
[12/13 18:57:11     51s] [NR-eGR] Early Global Route overflow of layer group 1: 7.30% H + 0.00% V. EstWL: 5.382000e+02um
[12/13 18:57:11     51s] (I)      
[12/13 18:57:11     51s] (I)      ============  Phase 1l Route ============
[12/13 18:57:11     52s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/13 18:57:11     52s] (I)      Layer  2:        888        71         0          36        1044    ( 3.33%) 
[12/13 18:57:11     52s] (I)      Layer  3:        753       230        51           0         821    ( 0.00%) 
[12/13 18:57:11     52s] (I)      Layer  4:        600        84         3           0         808    ( 0.00%) 
[12/13 18:57:11     52s] (I)      Layer  5:         78        12         2          49          88    (35.54%) 
[12/13 18:57:11     52s] (I)      Total:          2319       397        56          84        2760    ( 2.95%) 
[12/13 18:57:11     52s] (I)      
[12/13 18:57:11     52s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/13 18:57:11     52s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/13 18:57:11     52s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/13 18:57:11     52s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[12/13 18:57:11     52s] [NR-eGR] --------------------------------------------------------------------------------
[12/13 18:57:11     52s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/13 18:57:11     52s] [NR-eGR]    met2 ( 2)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/13 18:57:11     52s] [NR-eGR]    met3 ( 3)         8( 6.56%)         4( 3.28%)         1( 0.82%)   (10.66%) 
[12/13 18:57:11     52s] [NR-eGR]    met4 ( 4)         2( 1.65%)         0( 0.00%)         0( 0.00%)   ( 1.65%) 
[12/13 18:57:11     52s] [NR-eGR]    met5 ( 5)         2( 2.53%)         0( 0.00%)         0( 0.00%)   ( 2.53%) 
[12/13 18:57:11     52s] [NR-eGR] --------------------------------------------------------------------------------
[12/13 18:57:11     52s] [NR-eGR]        Total        12( 2.75%)         4( 0.92%)         1( 0.23%)   ( 3.90%) 
[12/13 18:57:11     52s] [NR-eGR] 
[12/13 18:57:11     52s] (I)      Finished Global Routing ( CPU: 0.11 sec, Real: 0.03 sec, Curr Mem: 3.61 MB )
[12/13 18:57:11     52s] (I)      Updating congestion map
[12/13 18:57:11     52s] (I)      total 2D Cap : 2572 = (912 H, 1660 V)
[12/13 18:57:11     52s] [NR-eGR] Overflow after Early Global Route 7.52% H + 0.75% V
[12/13 18:57:11     52s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.13 sec, Real: 0.04 sec, Curr Mem: 3.61 MB )
[12/13 18:57:11     52s] Early Global Route congestion estimation runtime: 0.05 seconds, mem = 3805.9M
[12/13 18:57:11     52s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.133, REAL:0.046, MEM:3805.9M, EPOCH TIME: 1734112631.295855
[12/13 18:57:11     52s] OPERPROF: Starting HotSpotCal at level 1, MEM:3805.9M, EPOCH TIME: 1734112631.295893
[12/13 18:57:11     52s] [hotspot] +------------+---------------+---------------+
[12/13 18:57:11     52s] [hotspot] |            |   max hotspot | total hotspot |
[12/13 18:57:11     52s] [hotspot] +------------+---------------+---------------+
[12/13 18:57:11     52s] [hotspot] | normalized |          1.00 |          1.00 |
[12/13 18:57:11     52s] [hotspot] +------------+---------------+---------------+
[12/13 18:57:11     52s] Local HotSpot Analysis: normalized max congestion hotspot area = 1.00, normalized total congestion hotspot area = 1.00 (area is in unit of 4 std-cell row bins)
[12/13 18:57:11     52s] [hotspot] max/total 1.00/1.00, big hotspot (>10) total 0.00
[12/13 18:57:11     52s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[12/13 18:57:11     52s] [hotspot] +-----+-------------------------------------+---------------+
[12/13 18:57:11     52s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/13 18:57:11     52s] [hotspot] +-----+-------------------------------------+---------------+
[12/13 18:57:11     52s] [hotspot] |  1  |    16.56    16.56    33.12    33.12 |        1.00   |
[12/13 18:57:11     52s] [hotspot] +-----+-------------------------------------+---------------+
[12/13 18:57:11     52s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.003, MEM:3805.9M, EPOCH TIME: 1734112631.299049
[12/13 18:57:11     52s] Skipped repairing congestion.
[12/13 18:57:11     52s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3805.9M, EPOCH TIME: 1734112631.299120
[12/13 18:57:11     52s] Starting Early Global Route wiring: mem = 3805.9M
[12/13 18:57:11     52s] (I)      Running track assignment and export wires
[12/13 18:57:11     52s] (I)      Delete wires for 42 nets 
[12/13 18:57:11     52s] (I)      ============= Track Assignment ============
[12/13 18:57:11     52s] (I)      Started Track Assignment (8T) ( Curr Mem: 3.61 MB )
[12/13 18:57:11     52s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[12/13 18:57:11     52s] (I)      Run Multi-thread track assignment
[12/13 18:57:11     52s] (I)      Finished Track Assignment (8T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3.61 MB )
[12/13 18:57:11     52s] (I)      Started Export ( Curr Mem: 3.61 MB )
[12/13 18:57:11     52s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[12/13 18:57:11     52s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[12/13 18:57:11     52s] [NR-eGR] --------------------------------------------------------------------------
[12/13 18:57:11     52s] [NR-eGR]               Length (um)  Vias 
[12/13 18:57:11     52s] [NR-eGR] --------------------------------
[12/13 18:57:11     52s] [NR-eGR]  met1  (1H)             0    81 
[12/13 18:57:11     52s] [NR-eGR]  met2  (2V)           198   130 
[12/13 18:57:11     52s] [NR-eGR]  met3  (3H)           258    33 
[12/13 18:57:11     52s] [NR-eGR]  met4  (4V)           153    16 
[12/13 18:57:11     52s] [NR-eGR]  met5  (5H)            41     0 
[12/13 18:57:11     52s] [NR-eGR] --------------------------------
[12/13 18:57:11     52s] [NR-eGR]        Total          648   260 
[12/13 18:57:11     52s] [NR-eGR] --------------------------------------------------------------------------
[12/13 18:57:11     52s] [NR-eGR] Total half perimeter of net bounding box: 594um
[12/13 18:57:11     52s] [NR-eGR] Total length: 648um, number of vias: 260
[12/13 18:57:11     52s] [NR-eGR] --------------------------------------------------------------------------
[12/13 18:57:11     52s] (I)      == Layer wire length by net rule ==
[12/13 18:57:11     52s] (I)                    Default 
[12/13 18:57:11     52s] (I)      ----------------------
[12/13 18:57:11     52s] (I)       met1  (1H)       0um 
[12/13 18:57:11     52s] (I)       met2  (2V)     198um 
[12/13 18:57:11     52s] (I)       met3  (3H)     258um 
[12/13 18:57:11     52s] (I)       met4  (4V)     152um 
[12/13 18:57:11     52s] (I)       met5  (5H)      41um 
[12/13 18:57:11     52s] (I)      ----------------------
[12/13 18:57:11     52s] (I)             Total    648um 
[12/13 18:57:11     52s] (I)      == Layer via count by net rule ==
[12/13 18:57:11     52s] (I)                    Default 
[12/13 18:57:11     52s] (I)      ----------------------
[12/13 18:57:11     52s] (I)       met1  (1H)        81 
[12/13 18:57:11     52s] (I)       met2  (2V)       130 
[12/13 18:57:11     52s] (I)       met3  (3H)        33 
[12/13 18:57:11     52s] (I)       met4  (4V)        16 
[12/13 18:57:11     52s] (I)       met5  (5H)         0 
[12/13 18:57:11     52s] (I)      ----------------------
[12/13 18:57:11     52s] (I)             Total      260 
[12/13 18:57:11     52s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3.61 MB )
[12/13 18:57:11     52s] (I)      Global routing data unavailable, rerun eGR
[12/13 18:57:11     52s] (I)      Initializing eGR engine (regular)
[12/13 18:57:11     52s] Set min layer with default ( 2 )
[12/13 18:57:11     52s] Set max layer with default ( 127 )
[12/13 18:57:11     52s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:57:11     52s] Min route layer (adjusted) = 2
[12/13 18:57:11     52s] Max route layer (adjusted) = 5
[12/13 18:57:11     52s] Early Global Route wiring runtime: 0.01 seconds, mem = 3805.9M
[12/13 18:57:11     52s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.012, REAL:0.010, MEM:3805.9M, EPOCH TIME: 1734112631.309498
[12/13 18:57:11     52s] Tdgp not enabled or already been cleared! skip clearing
[12/13 18:57:11     52s] End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
[12/13 18:57:11     52s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3805.9M, EPOCH TIME: 1734112631.309946
[12/13 18:57:11     52s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:3805.9M, EPOCH TIME: 1734112631.309986
[12/13 18:57:11     52s] *** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:00.2/0:00:00.1 (2.3), totSession cpu/real = 0:00:52.0/0:04:35.5 (0.2), mem = 3805.9M
[12/13 18:57:11     52s] 
[12/13 18:57:11     52s] =============================================================================================
[12/13 18:57:11     52s]  Step TAT Report : IncrReplace #1 / CTS #1 / ccopt_design #1                    22.33-s094_1
[12/13 18:57:11     52s] =============================================================================================
[12/13 18:57:11     52s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/13 18:57:11     52s] ---------------------------------------------------------------------------------------------
[12/13 18:57:11     52s] [ MISC                   ]          0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.2    2.3
[12/13 18:57:11     52s] ---------------------------------------------------------------------------------------------
[12/13 18:57:11     52s]  IncrReplace #1 TOTAL               0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.2    2.3
[12/13 18:57:11     52s] ---------------------------------------------------------------------------------------------
[12/13 18:57:11     52s] 
[12/13 18:57:11     52s] Set ::gpsPrivate::dogPBIsIncrReplaceDoneInMaster 1
[12/13 18:57:11     52s]     Congestion Repair done. (took cpu=0:00:00.2 real=0:00:00.1)
[12/13 18:57:11     52s]   CCOpt: Starting congestion repair using flow wrapper done.
[12/13 18:57:11     52s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[12/13 18:57:11     52s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[12/13 18:57:11     52s] OPERPROF: Starting DPlace-Init at level 1, MEM:3805.9M, EPOCH TIME: 1734112631.331438
[12/13 18:57:11     52s] Processing tracks to init pin-track alignment.
[12/13 18:57:11     52s] z: 2, totalTracks: 1
[12/13 18:57:11     52s] z: 4, totalTracks: 1
[12/13 18:57:11     52s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 18:57:11     52s] Cell adc LLGs are deleted
[12/13 18:57:11     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:11     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:11     52s] # Building adc llgBox search-tree.
[12/13 18:57:11     52s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3805.9M, EPOCH TIME: 1734112631.332166
[12/13 18:57:11     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:11     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:11     52s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3805.9M, EPOCH TIME: 1734112631.332247
[12/13 18:57:11     52s] Max number of tech site patterns supported in site array is 256.
[12/13 18:57:11     52s] Core basic site is CoreSite
[12/13 18:57:11     52s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[12/13 18:57:11     52s] After signature check, allow fast init is true, keep pre-filter is true.
[12/13 18:57:11     52s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/13 18:57:11     52s] Fast DP-INIT is on for default
[12/13 18:57:11     52s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/13 18:57:11     52s] Atter site array init, number of instance map data is 0.
[12/13 18:57:11     52s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.006, REAL:0.005, MEM:3805.9M, EPOCH TIME: 1734112631.336957
[12/13 18:57:11     52s] 
[12/13 18:57:11     52s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:57:11     52s] OPERPROF:     Starting CMU at level 3, MEM:3805.9M, EPOCH TIME: 1734112631.337219
[12/13 18:57:11     52s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.001, MEM:3805.9M, EPOCH TIME: 1734112631.338047
[12/13 18:57:11     52s] 
[12/13 18:57:11     52s] Bad Lib Cell Checking (CMU) is done! (0)
[12/13 18:57:11     52s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.008, REAL:0.006, MEM:3805.9M, EPOCH TIME: 1734112631.338124
[12/13 18:57:11     52s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3805.9M, EPOCH TIME: 1734112631.338158
[12/13 18:57:11     52s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3805.9M, EPOCH TIME: 1734112631.338308
[12/13 18:57:11     52s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3805.9MB).
[12/13 18:57:11     52s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.009, REAL:0.007, MEM:3805.9M, EPOCH TIME: 1734112631.338414
[12/13 18:57:11     52s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.3 real=0:00:00.2)
[12/13 18:57:11     52s]   Leaving CCOpt scope - extractRC...
[12/13 18:57:11     52s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/13 18:57:11     52s] Extraction called for design 'adc' of instances=26 and nets=49 using extraction engine 'preRoute' .
[12/13 18:57:11     52s] PreRoute RC Extraction called for design adc.
[12/13 18:57:11     52s] RC Extraction called in multi-corner(1) mode.
[12/13 18:57:11     52s] RCMode: PreRoute
[12/13 18:57:11     52s]       RC Corner Indexes            0   
[12/13 18:57:11     52s] Capacitance Scaling Factor   : 1.00000 
[12/13 18:57:11     52s] Resistance Scaling Factor    : 1.00000 
[12/13 18:57:11     52s] Clock Cap. Scaling Factor    : 1.00000 
[12/13 18:57:11     52s] Clock Res. Scaling Factor    : 1.00000 
[12/13 18:57:11     52s] Shrink Factor                : 1.00000
[12/13 18:57:11     52s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/13 18:57:11     52s] Using Quantus QRC technology file ...
[12/13 18:57:11     52s] eee: Trim Metal Layers: { }
[12/13 18:57:11     52s] eee: RC Grid Memory allocated=540
[12/13 18:57:11     52s] eee: LayerId=1 widthSet size=1
[12/13 18:57:11     52s] eee: LayerId=2 widthSet size=1
[12/13 18:57:11     52s] eee: LayerId=3 widthSet size=1
[12/13 18:57:11     52s] eee: LayerId=4 widthSet size=1
[12/13 18:57:11     52s] eee: LayerId=5 widthSet size=1
[12/13 18:57:11     52s] eee: Total RC Grid memory=540
[12/13 18:57:11     52s] Updating RC grid for preRoute extraction ...
[12/13 18:57:11     52s] eee: Metal Layers Info:
[12/13 18:57:11     52s] eee: L: met1 met2 met3 met4 met5
[12/13 18:57:11     52s] eee: W: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/13 18:57:11     52s] eee: S: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/13 18:57:11     52s] eee: pegSigSF=1.070000
[12/13 18:57:11     52s] Initializing multi-corner resistance tables ...
[12/13 18:57:11     52s] eee: l=1 avDens=0.044681 usedTrk=8.042512 availTrk=180.000000 sigTrk=8.042512
[12/13 18:57:11     52s] eee: l=2 avDens=0.017682 usedTrk=4.774034 availTrk=270.000000 sigTrk=4.774034
[12/13 18:57:11     52s] eee: l=3 avDens=0.045834 usedTrk=6.221377 availTrk=135.737705 sigTrk=6.221377
[12/13 18:57:11     52s] eee: l=4 avDens=0.031199 usedTrk=8.400966 availTrk=269.268293 sigTrk=8.400966
[12/13 18:57:11     52s] eee: l=5 avDens=0.110545 usedTrk=5.001691 availTrk=45.245902 sigTrk=5.001691
[12/13 18:57:11     52s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/13 18:57:11     52s] eee: LAM-FP: thresh=1 ; dimX=103.000000 ; dimY=99.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[12/13 18:57:11     52s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.329600 uaWl=1.000000 uaWlH=0.294300 aWlH=0.000000 lMod=0 pMax=0.879500 pMod=80 pModAss=50 wcR=0.332500 newSi=0.001600 wHLS=1.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[12/13 18:57:11     52s] eee: NetCapCache creation started. (Current Mem: 3805.867M) 
[12/13 18:57:11     52s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3805.867M) 
[12/13 18:57:11     52s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3805.867M)
[12/13 18:57:11     52s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/13 18:57:11     52s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
[12/13 18:57:11     52s] End AAE Lib Interpolated Model. (MEM=3805.87 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 18:57:11     52s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s]   Clock DAG hash after clustering cong repair call: 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]   CTS services accumulated run-time stats after clustering cong repair call:
[12/13 18:57:11     52s]     delay calculator: calls=419, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/13 18:57:11     52s]     steiner router: calls=421, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]   Clock DAG stats after clustering cong repair call:
[12/13 18:57:11     52s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/13 18:57:11     52s]     sink counts      : regular=4, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4
[12/13 18:57:11     52s]     misc counts      : r=1, pp=0, mci=0
[12/13 18:57:11     52s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/13 18:57:11     52s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/13 18:57:11     52s]     sink capacitance : total=0.007pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/13 18:57:11     52s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.006pF, total=0.006pF
[12/13 18:57:11     52s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=40.940um, total=40.940um
[12/13 18:57:11     52s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/13 18:57:11     52s]   Clock DAG net violations after clustering cong repair call: none
[12/13 18:57:11     52s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[12/13 18:57:11     52s]     Leaf : target=0.142ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.085ns, 0 <= 0.113ns, 0 <= 0.127ns, 0 <= 0.135ns, 0 <= 0.142ns}
[12/13 18:57:11     52s]   Primary reporting skew groups after clustering cong repair call:
[12/13 18:57:11     52s]     skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.127], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/13 18:57:11     52s]         min path sink: therm1/out_reg[3]/CK
[12/13 18:57:11     52s]         max path sink: therm1/out_reg[3]/CK
[12/13 18:57:11     52s]   Skew group summary after clustering cong repair call:
[12/13 18:57:11     52s]     skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.127], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/13 18:57:11     52s]   CongRepair After Initial Clustering done. (took cpu=0:00:00.3 real=0:00:00.2)
[12/13 18:57:11     52s]   Stage::Clustering done. (took cpu=0:00:00.3 real=0:00:00.2)
[12/13 18:57:11     52s]   Stage::DRV Fixing...
[12/13 18:57:11     52s]   Fixing clock tree slew time and max cap violations...
[12/13 18:57:11     52s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[12/13 18:57:11     52s]       delay calculator: calls=419, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/13 18:57:11     52s]       steiner router: calls=421, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/13 18:57:11     52s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[12/13 18:57:11     52s]       delay calculator: calls=419, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/13 18:57:11     52s]       steiner router: calls=421, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[12/13 18:57:11     52s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/13 18:57:11     52s]       sink counts      : regular=4, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4
[12/13 18:57:11     52s]       misc counts      : r=1, pp=0, mci=0
[12/13 18:57:11     52s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/13 18:57:11     52s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/13 18:57:11     52s]       sink capacitance : total=0.007pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/13 18:57:11     52s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.006pF, total=0.006pF
[12/13 18:57:11     52s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=40.940um, total=40.940um
[12/13 18:57:11     52s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/13 18:57:11     52s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[12/13 18:57:11     52s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[12/13 18:57:11     52s]       Leaf : target=0.142ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.085ns, 0 <= 0.113ns, 0 <= 0.127ns, 0 <= 0.135ns, 0 <= 0.142ns}
[12/13 18:57:11     52s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[12/13 18:57:11     52s]       skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.127]
[12/13 18:57:11     52s]           min path sink: therm1/out_reg[3]/CK
[12/13 18:57:11     52s]           max path sink: therm1/out_reg[3]/CK
[12/13 18:57:11     52s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[12/13 18:57:11     52s]       skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.127]
[12/13 18:57:11     52s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/13 18:57:11     52s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s]   Fixing clock tree slew time and max cap violations - detailed pass...
[12/13 18:57:11     52s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/13 18:57:11     52s]       delay calculator: calls=419, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/13 18:57:11     52s]       steiner router: calls=421, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/13 18:57:11     52s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/13 18:57:11     52s]       delay calculator: calls=419, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/13 18:57:11     52s]       steiner router: calls=421, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/13 18:57:11     52s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/13 18:57:11     52s]       sink counts      : regular=4, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4
[12/13 18:57:11     52s]       misc counts      : r=1, pp=0, mci=0
[12/13 18:57:11     52s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/13 18:57:11     52s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/13 18:57:11     52s]       sink capacitance : total=0.007pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/13 18:57:11     52s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.006pF, total=0.006pF
[12/13 18:57:11     52s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=40.940um, total=40.940um
[12/13 18:57:11     52s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/13 18:57:11     52s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[12/13 18:57:11     52s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/13 18:57:11     52s]       Leaf : target=0.142ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.085ns, 0 <= 0.113ns, 0 <= 0.127ns, 0 <= 0.135ns, 0 <= 0.142ns}
[12/13 18:57:11     52s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/13 18:57:11     52s]       skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.127], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/13 18:57:11     52s]           min path sink: therm1/out_reg[3]/CK
[12/13 18:57:11     52s]           max path sink: therm1/out_reg[3]/CK
[12/13 18:57:11     52s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/13 18:57:11     52s]       skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.127], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/13 18:57:11     52s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/13 18:57:11     52s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s]   Stage::Insertion Delay Reduction...
[12/13 18:57:11     52s]   Removing unnecessary root buffering...
[12/13 18:57:11     52s]     Clock DAG hash before 'Removing unnecessary root buffering': 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[12/13 18:57:11     52s]       delay calculator: calls=419, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/13 18:57:11     52s]       steiner router: calls=421, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]     Clock DAG hash after 'Removing unnecessary root buffering': 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[12/13 18:57:11     52s]       delay calculator: calls=419, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/13 18:57:11     52s]       steiner router: calls=421, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]     Clock DAG stats after 'Removing unnecessary root buffering':
[12/13 18:57:11     52s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/13 18:57:11     52s]       sink counts      : regular=4, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4
[12/13 18:57:11     52s]       misc counts      : r=1, pp=0, mci=0
[12/13 18:57:11     52s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/13 18:57:11     52s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/13 18:57:11     52s]       sink capacitance : total=0.007pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/13 18:57:11     52s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.006pF, total=0.006pF
[12/13 18:57:11     52s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=40.940um, total=40.940um
[12/13 18:57:11     52s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/13 18:57:11     52s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[12/13 18:57:11     52s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[12/13 18:57:11     52s]       Leaf : target=0.142ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.085ns, 0 <= 0.113ns, 0 <= 0.127ns, 0 <= 0.135ns, 0 <= 0.142ns}
[12/13 18:57:11     52s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[12/13 18:57:11     52s]       skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.127]
[12/13 18:57:11     52s]           min path sink: therm1/out_reg[3]/CK
[12/13 18:57:11     52s]           max path sink: therm1/out_reg[3]/CK
[12/13 18:57:11     52s]     Skew group summary after 'Removing unnecessary root buffering':
[12/13 18:57:11     52s]       skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.127]
[12/13 18:57:11     52s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/13 18:57:11     52s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s]   Removing unconstrained drivers...
[12/13 18:57:11     52s]     Clock DAG hash before 'Removing unconstrained drivers': 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[12/13 18:57:11     52s]       delay calculator: calls=419, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/13 18:57:11     52s]       steiner router: calls=421, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]     Clock DAG hash after 'Removing unconstrained drivers': 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[12/13 18:57:11     52s]       delay calculator: calls=419, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/13 18:57:11     52s]       steiner router: calls=421, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]     Clock DAG stats after 'Removing unconstrained drivers':
[12/13 18:57:11     52s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/13 18:57:11     52s]       sink counts      : regular=4, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4
[12/13 18:57:11     52s]       misc counts      : r=1, pp=0, mci=0
[12/13 18:57:11     52s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/13 18:57:11     52s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/13 18:57:11     52s]       sink capacitance : total=0.007pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/13 18:57:11     52s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.006pF, total=0.006pF
[12/13 18:57:11     52s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=40.940um, total=40.940um
[12/13 18:57:11     52s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/13 18:57:11     52s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[12/13 18:57:11     52s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[12/13 18:57:11     52s]       Leaf : target=0.142ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.085ns, 0 <= 0.113ns, 0 <= 0.127ns, 0 <= 0.135ns, 0 <= 0.142ns}
[12/13 18:57:11     52s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[12/13 18:57:11     52s]       skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.127]
[12/13 18:57:11     52s]           min path sink: therm1/out_reg[3]/CK
[12/13 18:57:11     52s]           max path sink: therm1/out_reg[3]/CK
[12/13 18:57:11     52s]     Skew group summary after 'Removing unconstrained drivers':
[12/13 18:57:11     52s]       skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.127]
[12/13 18:57:11     52s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/13 18:57:11     52s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s]   Reducing insertion delay 1...
[12/13 18:57:11     52s]     Clock DAG hash before 'Reducing insertion delay 1': 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[12/13 18:57:11     52s]       delay calculator: calls=419, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/13 18:57:11     52s]       steiner router: calls=421, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]     Clock DAG hash after 'Reducing insertion delay 1': 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[12/13 18:57:11     52s]       delay calculator: calls=426, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]       legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:11     52s]       steiner router: calls=428, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]     Clock DAG stats after 'Reducing insertion delay 1':
[12/13 18:57:11     52s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/13 18:57:11     52s]       sink counts      : regular=4, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4
[12/13 18:57:11     52s]       misc counts      : r=1, pp=0, mci=0
[12/13 18:57:11     52s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/13 18:57:11     52s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/13 18:57:11     52s]       sink capacitance : total=0.007pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/13 18:57:11     52s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.006pF, total=0.006pF
[12/13 18:57:11     52s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=40.940um, total=40.940um
[12/13 18:57:11     52s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/13 18:57:11     52s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[12/13 18:57:11     52s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[12/13 18:57:11     52s]       Leaf : target=0.142ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.085ns, 0 <= 0.113ns, 0 <= 0.127ns, 0 <= 0.135ns, 0 <= 0.142ns}
[12/13 18:57:11     52s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[12/13 18:57:11     52s]       skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.127]
[12/13 18:57:11     52s]           min path sink: therm1/out_reg[3]/CK
[12/13 18:57:11     52s]           max path sink: therm1/out_reg[3]/CK
[12/13 18:57:11     52s]     Skew group summary after 'Reducing insertion delay 1':
[12/13 18:57:11     52s]       skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.127]
[12/13 18:57:11     52s]     Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/13 18:57:11     52s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s]   Removing longest path buffering...
[12/13 18:57:11     52s]     Clock DAG hash before 'Removing longest path buffering': 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[12/13 18:57:11     52s]       delay calculator: calls=426, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]       legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:11     52s]       steiner router: calls=428, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]     Clock DAG hash after 'Removing longest path buffering': 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[12/13 18:57:11     52s]       delay calculator: calls=426, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]       legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:11     52s]       steiner router: calls=428, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]     Clock DAG stats after 'Removing longest path buffering':
[12/13 18:57:11     52s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/13 18:57:11     52s]       sink counts      : regular=4, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4
[12/13 18:57:11     52s]       misc counts      : r=1, pp=0, mci=0
[12/13 18:57:11     52s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/13 18:57:11     52s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/13 18:57:11     52s]       sink capacitance : total=0.007pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/13 18:57:11     52s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.006pF, total=0.006pF
[12/13 18:57:11     52s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=40.940um, total=40.940um
[12/13 18:57:11     52s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/13 18:57:11     52s]     Clock DAG net violations after 'Removing longest path buffering': none
[12/13 18:57:11     52s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[12/13 18:57:11     52s]       Leaf : target=0.142ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.085ns, 0 <= 0.113ns, 0 <= 0.127ns, 0 <= 0.135ns, 0 <= 0.142ns}
[12/13 18:57:11     52s]     Primary reporting skew groups after 'Removing longest path buffering':
[12/13 18:57:11     52s]       skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.127]
[12/13 18:57:11     52s]           min path sink: therm1/out_reg[3]/CK
[12/13 18:57:11     52s]           max path sink: therm1/out_reg[3]/CK
[12/13 18:57:11     52s]     Skew group summary after 'Removing longest path buffering':
[12/13 18:57:11     52s]       skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.127]
[12/13 18:57:11     52s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/13 18:57:11     52s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s]   Reducing insertion delay 2...
[12/13 18:57:11     52s]     Clock DAG hash before 'Reducing insertion delay 2': 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]     CTS services accumulated run-time stats before 'Reducing insertion delay 2':
[12/13 18:57:11     52s]       delay calculator: calls=426, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]       legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:11     52s]       steiner router: calls=428, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]     Path optimization required 0 stage delay updates 
[12/13 18:57:11     52s]     Clock DAG hash after 'Reducing insertion delay 2': 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]     CTS services accumulated run-time stats after 'Reducing insertion delay 2':
[12/13 18:57:11     52s]       delay calculator: calls=426, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]       legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:11     52s]       steiner router: calls=428, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]     Clock DAG stats after 'Reducing insertion delay 2':
[12/13 18:57:11     52s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/13 18:57:11     52s]       sink counts      : regular=4, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4
[12/13 18:57:11     52s]       misc counts      : r=1, pp=0, mci=0
[12/13 18:57:11     52s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/13 18:57:11     52s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/13 18:57:11     52s]       sink capacitance : total=0.007pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/13 18:57:11     52s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.006pF, total=0.006pF
[12/13 18:57:11     52s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=40.940um, total=40.940um
[12/13 18:57:11     52s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/13 18:57:11     52s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[12/13 18:57:11     52s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[12/13 18:57:11     52s]       Leaf : target=0.142ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.085ns, 0 <= 0.113ns, 0 <= 0.127ns, 0 <= 0.135ns, 0 <= 0.142ns}
[12/13 18:57:11     52s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[12/13 18:57:11     52s]       skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.127], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/13 18:57:11     52s]           min path sink: therm1/out_reg[3]/CK
[12/13 18:57:11     52s]           max path sink: therm1/out_reg[3]/CK
[12/13 18:57:11     52s]     Skew group summary after 'Reducing insertion delay 2':
[12/13 18:57:11     52s]       skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.127], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/13 18:57:11     52s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/13 18:57:11     52s]   Reducing insertion delay 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s]   CCOpt::Phase::Construction done. (took cpu=0:00:00.3 real=0:00:00.2)
[12/13 18:57:11     52s]   
[12/13 18:57:11     52s]   
[12/13 18:57:11     52s]   CCOpt::Phase::Implementation...
[12/13 18:57:11     52s]   Stage::Reducing Power...
[12/13 18:57:11     52s]   Improving clock tree routing...
[12/13 18:57:11     52s]     Clock DAG hash before 'Improving clock tree routing': 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[12/13 18:57:11     52s]       delay calculator: calls=426, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]       legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:11     52s]       steiner router: calls=428, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]     Iteration 1...
[12/13 18:57:11     52s]     Iteration 1 done.
[12/13 18:57:11     52s]     Clock DAG hash after 'Improving clock tree routing': 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[12/13 18:57:11     52s]       delay calculator: calls=426, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]       legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:11     52s]       steiner router: calls=428, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]     Clock DAG stats after 'Improving clock tree routing':
[12/13 18:57:11     52s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/13 18:57:11     52s]       sink counts      : regular=4, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4
[12/13 18:57:11     52s]       misc counts      : r=1, pp=0, mci=0
[12/13 18:57:11     52s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/13 18:57:11     52s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/13 18:57:11     52s]       sink capacitance : total=0.007pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/13 18:57:11     52s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.006pF, total=0.006pF
[12/13 18:57:11     52s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=40.940um, total=40.940um
[12/13 18:57:11     52s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/13 18:57:11     52s]     Clock DAG net violations after 'Improving clock tree routing': none
[12/13 18:57:11     52s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[12/13 18:57:11     52s]       Leaf : target=0.142ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.085ns, 0 <= 0.113ns, 0 <= 0.127ns, 0 <= 0.135ns, 0 <= 0.142ns}
[12/13 18:57:11     52s]     Primary reporting skew groups after 'Improving clock tree routing':
[12/13 18:57:11     52s]       skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.127]
[12/13 18:57:11     52s]           min path sink: therm1/out_reg[3]/CK
[12/13 18:57:11     52s]           max path sink: therm1/out_reg[3]/CK
[12/13 18:57:11     52s]     Skew group summary after 'Improving clock tree routing':
[12/13 18:57:11     52s]       skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.127]
[12/13 18:57:11     52s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/13 18:57:11     52s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s]   Reducing clock tree power 1...
[12/13 18:57:11     52s]     Clock DAG hash before 'Reducing clock tree power 1': 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[12/13 18:57:11     52s]       delay calculator: calls=426, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]       legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:11     52s]       steiner router: calls=428, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]     Resizing gates: 
[12/13 18:57:11     52s]     Legalizer releasing space for clock trees
[12/13 18:57:11     52s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/13 18:57:11     52s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s]     100% 
[12/13 18:57:11     52s]     Clock DAG hash after 'Reducing clock tree power 1': 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[12/13 18:57:11     52s]       delay calculator: calls=426, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]       legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:11     52s]       steiner router: calls=428, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]     Clock DAG stats after 'Reducing clock tree power 1':
[12/13 18:57:11     52s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/13 18:57:11     52s]       sink counts      : regular=4, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4
[12/13 18:57:11     52s]       misc counts      : r=1, pp=0, mci=0
[12/13 18:57:11     52s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/13 18:57:11     52s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/13 18:57:11     52s]       sink capacitance : total=0.007pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/13 18:57:11     52s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.006pF, total=0.006pF
[12/13 18:57:11     52s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=40.940um, total=40.940um
[12/13 18:57:11     52s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/13 18:57:11     52s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[12/13 18:57:11     52s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[12/13 18:57:11     52s]       Leaf : target=0.142ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.085ns, 0 <= 0.113ns, 0 <= 0.127ns, 0 <= 0.135ns, 0 <= 0.142ns}
[12/13 18:57:11     52s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[12/13 18:57:11     52s]       skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.127]
[12/13 18:57:11     52s]           min path sink: therm1/out_reg[3]/CK
[12/13 18:57:11     52s]           max path sink: therm1/out_reg[3]/CK
[12/13 18:57:11     52s]     Skew group summary after 'Reducing clock tree power 1':
[12/13 18:57:11     52s]       skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.127]
[12/13 18:57:11     52s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/13 18:57:11     52s]   Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s]   Reducing clock tree power 2...
[12/13 18:57:11     52s]     Clock DAG hash before 'Reducing clock tree power 2': 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[12/13 18:57:11     52s]       delay calculator: calls=426, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]       legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:11     52s]       steiner router: calls=428, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]     Path optimization required 0 stage delay updates 
[12/13 18:57:11     52s]     Clock DAG hash after 'Reducing clock tree power 2': 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[12/13 18:57:11     52s]       delay calculator: calls=426, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]       legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:11     52s]       steiner router: calls=428, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]     Clock DAG stats after 'Reducing clock tree power 2':
[12/13 18:57:11     52s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/13 18:57:11     52s]       sink counts      : regular=4, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4
[12/13 18:57:11     52s]       misc counts      : r=1, pp=0, mci=0
[12/13 18:57:11     52s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/13 18:57:11     52s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/13 18:57:11     52s]       sink capacitance : total=0.007pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/13 18:57:11     52s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.006pF, total=0.006pF
[12/13 18:57:11     52s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=40.940um, total=40.940um
[12/13 18:57:11     52s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/13 18:57:11     52s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[12/13 18:57:11     52s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[12/13 18:57:11     52s]       Leaf : target=0.142ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.085ns, 0 <= 0.113ns, 0 <= 0.127ns, 0 <= 0.135ns, 0 <= 0.142ns}
[12/13 18:57:11     52s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[12/13 18:57:11     52s]       skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.127], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/13 18:57:11     52s]           min path sink: therm1/out_reg[3]/CK
[12/13 18:57:11     52s]           max path sink: therm1/out_reg[3]/CK
[12/13 18:57:11     52s]     Skew group summary after 'Reducing clock tree power 2':
[12/13 18:57:11     52s]       skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.127], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/13 18:57:11     52s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/13 18:57:11     52s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s]   Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s]   Stage::Balancing...
[12/13 18:57:11     52s]   AdjustingMinPinPIDs for balancing...
[12/13 18:57:11     52s]     Clock DAG hash before 'AdjustingMinPinPIDs for balancing': 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]     CTS services accumulated run-time stats before 'AdjustingMinPinPIDs for balancing':
[12/13 18:57:11     52s]       delay calculator: calls=426, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]       legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:11     52s]       steiner router: calls=428, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]     Approximately balancing fragments step...
[12/13 18:57:11     52s]       Clock DAG hash before 'Approximately balancing fragments step': 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]       CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[12/13 18:57:11     52s]         delay calculator: calls=426, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]         legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:11     52s]         steiner router: calls=428, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]       Resolve constraints - Approximately balancing fragments...
[12/13 18:57:11     52s]       Resolving skew group constraints...
[12/13 18:57:11     52s]         Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 12 variables and 27 constraints; tolerance 1
[12/13 18:57:11     52s]       Resolving skew group constraints done.
[12/13 18:57:11     52s]       Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s]       Estimate delay to be added in balancing - Approximately balancing fragments...
[12/13 18:57:11     52s]       Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[12/13 18:57:11     52s]       Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s]       Approximately balancing fragments...
[12/13 18:57:11     52s]         Moving gates to improve sub-tree skew...
[12/13 18:57:11     52s]           Clock DAG hash before 'Moving gates to improve sub-tree skew': 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]           CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[12/13 18:57:11     52s]             delay calculator: calls=434, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]             legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:11     52s]             steiner router: calls=436, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]           Tried: 2 Succeeded: 0
[12/13 18:57:11     52s]           Topology Tried: 0 Succeeded: 0
[12/13 18:57:11     52s]           0 Succeeded with SS ratio
[12/13 18:57:11     52s]           0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[12/13 18:57:11     52s]           Total reducing skew: 0 Average reducing skew for 0 nets : 0
[12/13 18:57:11     52s]           Clock DAG hash after 'Moving gates to improve sub-tree skew': 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]           CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[12/13 18:57:11     52s]             delay calculator: calls=434, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]             legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:11     52s]             steiner router: calls=436, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]           Clock DAG stats after 'Moving gates to improve sub-tree skew':
[12/13 18:57:11     52s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/13 18:57:11     52s]             sink counts      : regular=4, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4
[12/13 18:57:11     52s]             misc counts      : r=1, pp=0, mci=0
[12/13 18:57:11     52s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/13 18:57:11     52s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/13 18:57:11     52s]             sink capacitance : total=0.007pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/13 18:57:11     52s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.006pF, total=0.006pF
[12/13 18:57:11     52s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=40.940um, total=40.940um
[12/13 18:57:11     52s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/13 18:57:11     52s]           Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[12/13 18:57:11     52s]           Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[12/13 18:57:11     52s]             Leaf : target=0.142ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.085ns, 0 <= 0.113ns, 0 <= 0.127ns, 0 <= 0.135ns, 0 <= 0.142ns}
[12/13 18:57:11     52s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/13 18:57:11     52s]         Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s]         Approximately balancing fragments bottom up...
[12/13 18:57:11     52s]           Clock DAG hash before 'Approximately balancing fragments bottom up': 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]           CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[12/13 18:57:11     52s]             delay calculator: calls=434, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]             legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:11     52s]             steiner router: calls=436, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]           bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[12/13 18:57:11     52s]           Clock DAG hash after 'Approximately balancing fragments bottom up': 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]           CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[12/13 18:57:11     52s]             delay calculator: calls=434, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]             legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:11     52s]             steiner router: calls=436, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]           Clock DAG stats after 'Approximately balancing fragments bottom up':
[12/13 18:57:11     52s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/13 18:57:11     52s]             sink counts      : regular=4, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4
[12/13 18:57:11     52s]             misc counts      : r=1, pp=0, mci=0
[12/13 18:57:11     52s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/13 18:57:11     52s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/13 18:57:11     52s]             sink capacitance : total=0.007pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/13 18:57:11     52s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.006pF, total=0.006pF
[12/13 18:57:11     52s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=40.940um, total=40.940um
[12/13 18:57:11     52s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/13 18:57:11     52s]           Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[12/13 18:57:11     52s]           Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[12/13 18:57:11     52s]             Leaf : target=0.142ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.085ns, 0 <= 0.113ns, 0 <= 0.127ns, 0 <= 0.135ns, 0 <= 0.142ns}
[12/13 18:57:11     52s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/13 18:57:11     52s]         Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s]         Approximately balancing fragments, wire and cell delays...
[12/13 18:57:11     52s]         Approximately balancing fragments, wire and cell delays, iteration 1...
[12/13 18:57:11     52s]           Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]           CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/13 18:57:11     52s]             delay calculator: calls=435, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]             legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:11     52s]             steiner router: calls=437, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]           Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/13 18:57:11     52s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/13 18:57:11     52s]             sink counts      : regular=4, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4
[12/13 18:57:11     52s]             misc counts      : r=1, pp=0, mci=0
[12/13 18:57:11     52s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/13 18:57:11     52s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/13 18:57:11     52s]             sink capacitance : total=0.007pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/13 18:57:11     52s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.006pF, total=0.006pF
[12/13 18:57:11     52s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=40.940um, total=40.940um
[12/13 18:57:11     52s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/13 18:57:11     52s]           Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[12/13 18:57:11     52s]           Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/13 18:57:11     52s]             Leaf : target=0.142ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.085ns, 0 <= 0.113ns, 0 <= 0.127ns, 0 <= 0.135ns, 0 <= 0.142ns}
[12/13 18:57:11     52s]         Approximately balancing fragments, wire and cell delays, iteration 1 done.
[12/13 18:57:11     52s]         Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s]       Approximately balancing fragments done.
[12/13 18:57:11     52s]       Clock DAG hash after 'Approximately balancing fragments step': 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]       CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[12/13 18:57:11     52s]         delay calculator: calls=435, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]         legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:11     52s]         steiner router: calls=437, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]       Clock DAG stats after 'Approximately balancing fragments step':
[12/13 18:57:11     52s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/13 18:57:11     52s]         sink counts      : regular=4, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4
[12/13 18:57:11     52s]         misc counts      : r=1, pp=0, mci=0
[12/13 18:57:11     52s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/13 18:57:11     52s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/13 18:57:11     52s]         sink capacitance : total=0.007pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/13 18:57:11     52s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.006pF, total=0.006pF
[12/13 18:57:11     52s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=40.940um, total=40.940um
[12/13 18:57:11     52s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/13 18:57:11     52s]       Clock DAG net violations after 'Approximately balancing fragments step': none
[12/13 18:57:11     52s]       Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[12/13 18:57:11     52s]         Leaf : target=0.142ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.085ns, 0 <= 0.113ns, 0 <= 0.127ns, 0 <= 0.135ns, 0 <= 0.142ns}
[12/13 18:57:11     52s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/13 18:57:11     52s]     Approximately balancing fragments step done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s]     Clock DAG hash after Approximately balancing fragments: 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]     CTS services accumulated run-time stats after Approximately balancing fragments:
[12/13 18:57:11     52s]       delay calculator: calls=435, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]       legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:11     52s]       steiner router: calls=437, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]     Clock DAG stats after Approximately balancing fragments:
[12/13 18:57:11     52s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/13 18:57:11     52s]       sink counts      : regular=4, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4
[12/13 18:57:11     52s]       misc counts      : r=1, pp=0, mci=0
[12/13 18:57:11     52s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/13 18:57:11     52s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/13 18:57:11     52s]       sink capacitance : total=0.007pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/13 18:57:11     52s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.006pF, total=0.006pF
[12/13 18:57:11     52s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=40.940um, total=40.940um
[12/13 18:57:11     52s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/13 18:57:11     52s]     Clock DAG net violations after Approximately balancing fragments: none
[12/13 18:57:11     52s]     Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[12/13 18:57:11     52s]       Leaf : target=0.142ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.085ns, 0 <= 0.113ns, 0 <= 0.127ns, 0 <= 0.135ns, 0 <= 0.142ns}
[12/13 18:57:11     52s]     Primary reporting skew groups after Approximately balancing fragments:
[12/13 18:57:11     52s]       skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.127]
[12/13 18:57:11     52s]           min path sink: therm1/out_reg[3]/CK
[12/13 18:57:11     52s]           max path sink: therm1/out_reg[3]/CK
[12/13 18:57:11     52s]     Skew group summary after Approximately balancing fragments:
[12/13 18:57:11     52s]       skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.127]
[12/13 18:57:11     52s]     Improving fragments clock skew...
[12/13 18:57:11     52s]       Clock DAG hash before 'Improving fragments clock skew': 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]       CTS services accumulated run-time stats before 'Improving fragments clock skew':
[12/13 18:57:11     52s]         delay calculator: calls=435, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]         legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:11     52s]         steiner router: calls=437, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]       Clock DAG hash after 'Improving fragments clock skew': 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]       CTS services accumulated run-time stats after 'Improving fragments clock skew':
[12/13 18:57:11     52s]         delay calculator: calls=435, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]         legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:11     52s]         steiner router: calls=437, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]       Clock DAG stats after 'Improving fragments clock skew':
[12/13 18:57:11     52s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/13 18:57:11     52s]         sink counts      : regular=4, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4
[12/13 18:57:11     52s]         misc counts      : r=1, pp=0, mci=0
[12/13 18:57:11     52s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/13 18:57:11     52s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/13 18:57:11     52s]         sink capacitance : total=0.007pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/13 18:57:11     52s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.006pF, total=0.006pF
[12/13 18:57:11     52s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=40.940um, total=40.940um
[12/13 18:57:11     52s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/13 18:57:11     52s]       Clock DAG net violations after 'Improving fragments clock skew': none
[12/13 18:57:11     52s]       Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[12/13 18:57:11     52s]         Leaf : target=0.142ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.085ns, 0 <= 0.113ns, 0 <= 0.127ns, 0 <= 0.135ns, 0 <= 0.142ns}
[12/13 18:57:11     52s]       Primary reporting skew groups after 'Improving fragments clock skew':
[12/13 18:57:11     52s]         skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.127]
[12/13 18:57:11     52s]             min path sink: therm1/out_reg[3]/CK
[12/13 18:57:11     52s]             max path sink: therm1/out_reg[3]/CK
[12/13 18:57:11     52s]       Skew group summary after 'Improving fragments clock skew':
[12/13 18:57:11     52s]         skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.127]
[12/13 18:57:11     52s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/13 18:57:11     52s]     Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/13 18:57:11     52s]   AdjustingMinPinPIDs for balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s]   Approximately balancing step...
[12/13 18:57:11     52s]     Clock DAG hash before 'Approximately balancing step': 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[12/13 18:57:11     52s]       delay calculator: calls=435, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]       legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:11     52s]       steiner router: calls=437, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]     Resolve constraints - Approximately balancing...
[12/13 18:57:11     52s]     Resolving skew group constraints...
[12/13 18:57:11     52s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 12 variables and 27 constraints; tolerance 1
[12/13 18:57:11     52s]     Resolving skew group constraints done.
[12/13 18:57:11     52s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s]     Approximately balancing...
[12/13 18:57:11     52s]       Approximately balancing, wire and cell delays...
[12/13 18:57:11     52s]       Approximately balancing, wire and cell delays, iteration 1...
[12/13 18:57:11     52s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[12/13 18:57:11     52s]           delay calculator: calls=435, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]           legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:11     52s]           steiner router: calls=437, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[12/13 18:57:11     52s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/13 18:57:11     52s]           sink counts      : regular=4, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4
[12/13 18:57:11     52s]           misc counts      : r=1, pp=0, mci=0
[12/13 18:57:11     52s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/13 18:57:11     52s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/13 18:57:11     52s]           sink capacitance : total=0.007pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/13 18:57:11     52s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.006pF, total=0.006pF
[12/13 18:57:11     52s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=40.940um, total=40.940um
[12/13 18:57:11     52s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/13 18:57:11     52s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[12/13 18:57:11     52s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[12/13 18:57:11     52s]           Leaf : target=0.142ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.085ns, 0 <= 0.113ns, 0 <= 0.127ns, 0 <= 0.135ns, 0 <= 0.142ns}
[12/13 18:57:11     52s]       Approximately balancing, wire and cell delays, iteration 1 done.
[12/13 18:57:11     52s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s]     Approximately balancing done.
[12/13 18:57:11     52s]     Clock DAG hash after 'Approximately balancing step': 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[12/13 18:57:11     52s]       delay calculator: calls=435, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]       legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:11     52s]       steiner router: calls=437, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]     Clock DAG stats after 'Approximately balancing step':
[12/13 18:57:11     52s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/13 18:57:11     52s]       sink counts      : regular=4, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4
[12/13 18:57:11     52s]       misc counts      : r=1, pp=0, mci=0
[12/13 18:57:11     52s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/13 18:57:11     52s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/13 18:57:11     52s]       sink capacitance : total=0.007pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/13 18:57:11     52s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.006pF, total=0.006pF
[12/13 18:57:11     52s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=40.940um, total=40.940um
[12/13 18:57:11     52s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/13 18:57:11     52s]     Clock DAG net violations after 'Approximately balancing step': none
[12/13 18:57:11     52s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[12/13 18:57:11     52s]       Leaf : target=0.142ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.085ns, 0 <= 0.113ns, 0 <= 0.127ns, 0 <= 0.135ns, 0 <= 0.142ns}
[12/13 18:57:11     52s]     Primary reporting skew groups after 'Approximately balancing step':
[12/13 18:57:11     52s]       skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.127]
[12/13 18:57:11     52s]           min path sink: therm1/out_reg[3]/CK
[12/13 18:57:11     52s]           max path sink: therm1/out_reg[3]/CK
[12/13 18:57:11     52s]     Skew group summary after 'Approximately balancing step':
[12/13 18:57:11     52s]       skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.127]
[12/13 18:57:11     52s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/13 18:57:11     52s]   Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s]   Fixing clock tree overload...
[12/13 18:57:11     52s]     Clock DAG hash before 'Fixing clock tree overload': 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]     CTS services accumulated run-time stats before 'Fixing clock tree overload':
[12/13 18:57:11     52s]       delay calculator: calls=435, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]       legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:11     52s]       steiner router: calls=437, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/13 18:57:11     52s]     Clock DAG hash after 'Fixing clock tree overload': 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]     CTS services accumulated run-time stats after 'Fixing clock tree overload':
[12/13 18:57:11     52s]       delay calculator: calls=435, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]       legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:11     52s]       steiner router: calls=437, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]     Clock DAG stats after 'Fixing clock tree overload':
[12/13 18:57:11     52s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/13 18:57:11     52s]       sink counts      : regular=4, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4
[12/13 18:57:11     52s]       misc counts      : r=1, pp=0, mci=0
[12/13 18:57:11     52s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/13 18:57:11     52s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/13 18:57:11     52s]       sink capacitance : total=0.007pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/13 18:57:11     52s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.006pF, total=0.006pF
[12/13 18:57:11     52s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=40.940um, total=40.940um
[12/13 18:57:11     52s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/13 18:57:11     52s]     Clock DAG net violations after 'Fixing clock tree overload': none
[12/13 18:57:11     52s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[12/13 18:57:11     52s]       Leaf : target=0.142ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.085ns, 0 <= 0.113ns, 0 <= 0.127ns, 0 <= 0.135ns, 0 <= 0.142ns}
[12/13 18:57:11     52s]     Primary reporting skew groups after 'Fixing clock tree overload':
[12/13 18:57:11     52s]       skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.127]
[12/13 18:57:11     52s]           min path sink: therm1/out_reg[3]/CK
[12/13 18:57:11     52s]           max path sink: therm1/out_reg[3]/CK
[12/13 18:57:11     52s]     Skew group summary after 'Fixing clock tree overload':
[12/13 18:57:11     52s]       skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.127]
[12/13 18:57:11     52s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/13 18:57:11     52s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s]   Approximately balancing paths...
[12/13 18:57:11     52s]     Clock DAG hash before 'Approximately balancing paths': 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[12/13 18:57:11     52s]       delay calculator: calls=435, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]       legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:11     52s]       steiner router: calls=437, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]     Added 0 buffers.
[12/13 18:57:11     52s]     Clock DAG hash after 'Approximately balancing paths': 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[12/13 18:57:11     52s]       delay calculator: calls=435, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]       legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:11     52s]       steiner router: calls=437, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]     Clock DAG stats after 'Approximately balancing paths':
[12/13 18:57:11     52s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/13 18:57:11     52s]       sink counts      : regular=4, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4
[12/13 18:57:11     52s]       misc counts      : r=1, pp=0, mci=0
[12/13 18:57:11     52s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/13 18:57:11     52s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/13 18:57:11     52s]       sink capacitance : total=0.007pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/13 18:57:11     52s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.006pF, total=0.006pF
[12/13 18:57:11     52s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=40.940um, total=40.940um
[12/13 18:57:11     52s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/13 18:57:11     52s]     Clock DAG net violations after 'Approximately balancing paths': none
[12/13 18:57:11     52s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[12/13 18:57:11     52s]       Leaf : target=0.142ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.085ns, 0 <= 0.113ns, 0 <= 0.127ns, 0 <= 0.135ns, 0 <= 0.142ns}
[12/13 18:57:11     52s]     Primary reporting skew groups after 'Approximately balancing paths':
[12/13 18:57:11     52s]       skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.127], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/13 18:57:11     52s]           min path sink: therm1/out_reg[3]/CK
[12/13 18:57:11     52s]           max path sink: therm1/out_reg[3]/CK
[12/13 18:57:11     52s]     Skew group summary after 'Approximately balancing paths':
[12/13 18:57:11     52s]       skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.127], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/13 18:57:11     52s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/13 18:57:11     52s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s]   Stage::Balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s]   Stage::Polishing...
[12/13 18:57:11     52s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
[12/13 18:57:11     52s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s]   Clock DAG hash before polishing: 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]   CTS services accumulated run-time stats before polishing:
[12/13 18:57:11     52s]     delay calculator: calls=436, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]     legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:11     52s]     steiner router: calls=438, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]   Clock DAG stats before polishing:
[12/13 18:57:11     52s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/13 18:57:11     52s]     sink counts      : regular=4, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4
[12/13 18:57:11     52s]     misc counts      : r=1, pp=0, mci=0
[12/13 18:57:11     52s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/13 18:57:11     52s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/13 18:57:11     52s]     sink capacitance : total=0.007pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/13 18:57:11     52s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.006pF, total=0.006pF
[12/13 18:57:11     52s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=40.940um, total=40.940um
[12/13 18:57:11     52s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/13 18:57:11     52s]   Clock DAG net violations before polishing: none
[12/13 18:57:11     52s]   Clock DAG primary half-corner transition distribution before polishing:
[12/13 18:57:11     52s]     Leaf : target=0.142ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.085ns, 0 <= 0.113ns, 0 <= 0.127ns, 0 <= 0.135ns, 0 <= 0.142ns}
[12/13 18:57:11     52s]   Primary reporting skew groups before polishing:
[12/13 18:57:11     52s]     skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.127]
[12/13 18:57:11     52s]         min path sink: therm1/out_reg[3]/CK
[12/13 18:57:11     52s]         max path sink: therm1/out_reg[3]/CK
[12/13 18:57:11     52s]   Skew group summary before polishing:
[12/13 18:57:11     52s]     skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.127]
[12/13 18:57:11     52s]   
[12/13 18:57:11     52s]   
[12/13 18:57:11     52s]   Merging balancing drivers for power...
[12/13 18:57:11     52s]     Clock DAG hash before 'Merging balancing drivers for power': 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[12/13 18:57:11     52s]       delay calculator: calls=436, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]       legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:11     52s]       steiner router: calls=438, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]     Tried: 2 Succeeded: 0
[12/13 18:57:11     52s]     Clock DAG hash after 'Merging balancing drivers for power': 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[12/13 18:57:11     52s]       delay calculator: calls=436, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]       legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:11     52s]       steiner router: calls=438, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]     Clock DAG stats after 'Merging balancing drivers for power':
[12/13 18:57:11     52s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/13 18:57:11     52s]       sink counts      : regular=4, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4
[12/13 18:57:11     52s]       misc counts      : r=1, pp=0, mci=0
[12/13 18:57:11     52s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/13 18:57:11     52s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/13 18:57:11     52s]       sink capacitance : total=0.007pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/13 18:57:11     52s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.006pF, total=0.006pF
[12/13 18:57:11     52s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=40.940um, total=40.940um
[12/13 18:57:11     52s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/13 18:57:11     52s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[12/13 18:57:11     52s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[12/13 18:57:11     52s]       Leaf : target=0.142ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.085ns, 0 <= 0.113ns, 0 <= 0.127ns, 0 <= 0.135ns, 0 <= 0.142ns}
[12/13 18:57:11     52s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[12/13 18:57:11     52s]       skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.127]
[12/13 18:57:11     52s]           min path sink: therm1/out_reg[3]/CK
[12/13 18:57:11     52s]           max path sink: therm1/out_reg[3]/CK
[12/13 18:57:11     52s]     Skew group summary after 'Merging balancing drivers for power':
[12/13 18:57:11     52s]       skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.127]
[12/13 18:57:11     52s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/13 18:57:11     52s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s]   Improving clock skew...
[12/13 18:57:11     52s]     Clock DAG hash before 'Improving clock skew': 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]     CTS services accumulated run-time stats before 'Improving clock skew':
[12/13 18:57:11     52s]       delay calculator: calls=436, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]       legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:11     52s]       steiner router: calls=438, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]     Clock DAG hash after 'Improving clock skew': 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]     CTS services accumulated run-time stats after 'Improving clock skew':
[12/13 18:57:11     52s]       delay calculator: calls=436, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]       legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:11     52s]       steiner router: calls=438, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]     Clock DAG stats after 'Improving clock skew':
[12/13 18:57:11     52s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/13 18:57:11     52s]       sink counts      : regular=4, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4
[12/13 18:57:11     52s]       misc counts      : r=1, pp=0, mci=0
[12/13 18:57:11     52s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/13 18:57:11     52s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/13 18:57:11     52s]       sink capacitance : total=0.007pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/13 18:57:11     52s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.006pF, total=0.006pF
[12/13 18:57:11     52s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=40.940um, total=40.940um
[12/13 18:57:11     52s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/13 18:57:11     52s]     Clock DAG net violations after 'Improving clock skew': none
[12/13 18:57:11     52s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[12/13 18:57:11     52s]       Leaf : target=0.142ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.085ns, 0 <= 0.113ns, 0 <= 0.127ns, 0 <= 0.135ns, 0 <= 0.142ns}
[12/13 18:57:11     52s]     Primary reporting skew groups after 'Improving clock skew':
[12/13 18:57:11     52s]       skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.127], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/13 18:57:11     52s]           min path sink: therm1/out_reg[3]/CK
[12/13 18:57:11     52s]           max path sink: therm1/out_reg[3]/CK
[12/13 18:57:11     52s]     Skew group summary after 'Improving clock skew':
[12/13 18:57:11     52s]       skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.127], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/13 18:57:11     52s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/13 18:57:11     52s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s]   Moving gates to reduce wire capacitance...
[12/13 18:57:11     52s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[12/13 18:57:11     52s]       delay calculator: calls=436, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]       legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:11     52s]       steiner router: calls=438, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[12/13 18:57:11     52s]     Iteration 1...
[12/13 18:57:11     52s]       Artificially removing short and long paths...
[12/13 18:57:11     52s]         Clock DAG hash before 'Artificially removing short and long paths': 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[12/13 18:57:11     52s]           delay calculator: calls=436, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]           legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:11     52s]           steiner router: calls=438, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]         For skew_group clk/CONSTRAINTS target band (0.000, 0.000)
[12/13 18:57:11     52s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/13 18:57:11     52s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[12/13 18:57:11     52s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[12/13 18:57:11     52s]           delay calculator: calls=436, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]           legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:11     52s]           steiner router: calls=438, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]         Legalizer releasing space for clock trees
[12/13 18:57:11     52s]         Legalizing clock trees...
[12/13 18:57:11     52s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/13 18:57:11     52s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[12/13 18:57:11     52s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[12/13 18:57:11     52s]           delay calculator: calls=436, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]           legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:11     52s]           steiner router: calls=438, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]         Moving gates: 
[12/13 18:57:11     52s]         Legalizer releasing space for clock trees
[12/13 18:57:11     52s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/13 18:57:11     52s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s]         100% 
[12/13 18:57:11     52s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/13 18:57:11     52s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s]     Iteration 1 done.
[12/13 18:57:11     52s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[12/13 18:57:11     52s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[12/13 18:57:11     52s]       delay calculator: calls=436, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]       legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:11     52s]       steiner router: calls=438, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[12/13 18:57:11     52s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/13 18:57:11     52s]       sink counts      : regular=4, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4
[12/13 18:57:11     52s]       misc counts      : r=1, pp=0, mci=0
[12/13 18:57:11     52s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/13 18:57:11     52s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/13 18:57:11     52s]       sink capacitance : total=0.007pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/13 18:57:11     52s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.006pF, total=0.006pF
[12/13 18:57:11     52s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=40.940um, total=40.940um
[12/13 18:57:11     52s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/13 18:57:11     52s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[12/13 18:57:11     52s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[12/13 18:57:11     52s]       Leaf : target=0.142ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.085ns, 0 <= 0.113ns, 0 <= 0.127ns, 0 <= 0.135ns, 0 <= 0.142ns}
[12/13 18:57:11     52s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[12/13 18:57:11     52s]       skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.127], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/13 18:57:11     52s]           min path sink: therm1/out_reg[3]/CK
[12/13 18:57:11     52s]           max path sink: therm1/out_reg[3]/CK
[12/13 18:57:11     52s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[12/13 18:57:11     52s]       skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.127], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/13 18:57:11     52s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/13 18:57:11     52s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s]   Reducing clock tree power 3...
[12/13 18:57:11     52s]     Clock DAG hash before 'Reducing clock tree power 3': 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[12/13 18:57:11     52s]       delay calculator: calls=436, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]       legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:11     52s]       steiner router: calls=438, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]     Artificially removing short and long paths...
[12/13 18:57:11     52s]       Clock DAG hash before 'Artificially removing short and long paths': 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[12/13 18:57:11     52s]         delay calculator: calls=436, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]         legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:11     52s]         steiner router: calls=438, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]       For skew_group clk/CONSTRAINTS target band (0.000, 0.000)
[12/13 18:57:11     52s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/13 18:57:11     52s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s]     Initial gate capacitance is (rise=0.007pF fall=0.007pF).
[12/13 18:57:11     52s]     Resizing gates: 
[12/13 18:57:11     52s]     Legalizer releasing space for clock trees
[12/13 18:57:11     52s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/13 18:57:11     52s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s]     100% 
[12/13 18:57:11     52s]     Clock DAG hash after 'Reducing clock tree power 3': 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[12/13 18:57:11     52s]       delay calculator: calls=436, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]       legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:11     52s]       steiner router: calls=438, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]     Clock DAG stats after 'Reducing clock tree power 3':
[12/13 18:57:11     52s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/13 18:57:11     52s]       sink counts      : regular=4, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4
[12/13 18:57:11     52s]       misc counts      : r=1, pp=0, mci=0
[12/13 18:57:11     52s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/13 18:57:11     52s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/13 18:57:11     52s]       sink capacitance : total=0.007pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/13 18:57:11     52s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.006pF, total=0.006pF
[12/13 18:57:11     52s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=40.940um, total=40.940um
[12/13 18:57:11     52s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/13 18:57:11     52s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[12/13 18:57:11     52s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[12/13 18:57:11     52s]       Leaf : target=0.142ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.085ns, 0 <= 0.113ns, 0 <= 0.127ns, 0 <= 0.135ns, 0 <= 0.142ns}
[12/13 18:57:11     52s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[12/13 18:57:11     52s]       skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.127], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/13 18:57:11     52s]           min path sink: therm1/out_reg[3]/CK
[12/13 18:57:11     52s]           max path sink: therm1/out_reg[3]/CK
[12/13 18:57:11     52s]     Skew group summary after 'Reducing clock tree power 3':
[12/13 18:57:11     52s]       skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.127], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/13 18:57:11     52s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/13 18:57:11     52s]   Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s]   Improving insertion delay...
[12/13 18:57:11     52s]     Clock DAG hash before 'Improving insertion delay': 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[12/13 18:57:11     52s]       delay calculator: calls=436, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]       legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:11     52s]       steiner router: calls=438, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]     Clock DAG hash after 'Improving insertion delay': 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[12/13 18:57:11     52s]       delay calculator: calls=436, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]       legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:11     52s]       steiner router: calls=438, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]     Clock DAG stats after 'Improving insertion delay':
[12/13 18:57:11     52s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/13 18:57:11     52s]       sink counts      : regular=4, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4
[12/13 18:57:11     52s]       misc counts      : r=1, pp=0, mci=0
[12/13 18:57:11     52s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/13 18:57:11     52s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/13 18:57:11     52s]       sink capacitance : total=0.007pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/13 18:57:11     52s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.006pF, total=0.006pF
[12/13 18:57:11     52s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=40.940um, total=40.940um
[12/13 18:57:11     52s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/13 18:57:11     52s]     Clock DAG net violations after 'Improving insertion delay': none
[12/13 18:57:11     52s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[12/13 18:57:11     52s]       Leaf : target=0.142ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.085ns, 0 <= 0.113ns, 0 <= 0.127ns, 0 <= 0.135ns, 0 <= 0.142ns}
[12/13 18:57:11     52s]     Primary reporting skew groups after 'Improving insertion delay':
[12/13 18:57:11     52s]       skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.127], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/13 18:57:11     52s]           min path sink: therm1/out_reg[3]/CK
[12/13 18:57:11     52s]           max path sink: therm1/out_reg[3]/CK
[12/13 18:57:11     52s]     Skew group summary after 'Improving insertion delay':
[12/13 18:57:11     52s]       skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.127], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/13 18:57:11     52s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/13 18:57:11     52s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s]   Wire Opt OverFix...
[12/13 18:57:11     52s]     Clock DAG hash before 'Wire Opt OverFix': 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[12/13 18:57:11     52s]       delay calculator: calls=436, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]       legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:11     52s]       steiner router: calls=438, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]     Wire Reduction extra effort...
[12/13 18:57:11     52s]       Clock DAG hash before 'Wire Reduction extra effort': 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[12/13 18:57:11     52s]         delay calculator: calls=436, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]         legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:11     52s]         steiner router: calls=438, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[12/13 18:57:11     52s]       Artificially removing short and long paths...
[12/13 18:57:11     52s]         Clock DAG hash before 'Artificially removing short and long paths': 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[12/13 18:57:11     52s]           delay calculator: calls=436, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]           legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:11     52s]           steiner router: calls=438, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]         For skew_group clk/CONSTRAINTS target band (0.000, 0.000)
[12/13 18:57:11     52s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/13 18:57:11     52s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s]       Global shorten wires A0...
[12/13 18:57:11     52s]         Clock DAG hash before 'Global shorten wires A0': 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[12/13 18:57:11     52s]           delay calculator: calls=436, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]           legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:11     52s]           steiner router: calls=438, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/13 18:57:11     52s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s]       Move For Wirelength - core...
[12/13 18:57:11     52s]         Clock DAG hash before 'Move For Wirelength - core': 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[12/13 18:57:11     52s]           delay calculator: calls=436, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]           legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:11     52s]           steiner router: calls=438, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]         Move for wirelength. considered=1, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[12/13 18:57:11     52s]         Max accepted move=0.000um, total accepted move=0.000um
[12/13 18:57:11     52s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/13 18:57:11     52s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s]       Global shorten wires A1...
[12/13 18:57:11     52s]         Clock DAG hash before 'Global shorten wires A1': 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[12/13 18:57:11     52s]           delay calculator: calls=436, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]           legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:11     52s]           steiner router: calls=438, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/13 18:57:11     52s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s]       Move For Wirelength - core...
[12/13 18:57:11     52s]         Clock DAG hash before 'Move For Wirelength - core': 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[12/13 18:57:11     52s]           delay calculator: calls=436, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]           legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:11     52s]           steiner router: calls=438, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]         Move for wirelength. considered=1, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[12/13 18:57:11     52s]         Max accepted move=0.000um, total accepted move=0.000um
[12/13 18:57:11     52s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/13 18:57:11     52s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s]       Global shorten wires B...
[12/13 18:57:11     52s]         Clock DAG hash before 'Global shorten wires B': 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[12/13 18:57:11     52s]           delay calculator: calls=436, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]           legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:11     52s]           steiner router: calls=438, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/13 18:57:11     52s]       Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s]       Move For Wirelength - branch...
[12/13 18:57:11     52s]         Clock DAG hash before 'Move For Wirelength - branch': 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[12/13 18:57:11     52s]           delay calculator: calls=436, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]           legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:11     52s]           steiner router: calls=438, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]         Move for wirelength. considered=1, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[12/13 18:57:11     52s]         Max accepted move=0.000um, total accepted move=0.000um
[12/13 18:57:11     52s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/13 18:57:11     52s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[12/13 18:57:11     52s]       Clock DAG hash after 'Wire Reduction extra effort': 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[12/13 18:57:11     52s]         delay calculator: calls=436, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]         legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:11     52s]         steiner router: calls=438, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]       Clock DAG stats after 'Wire Reduction extra effort':
[12/13 18:57:11     52s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/13 18:57:11     52s]         sink counts      : regular=4, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4
[12/13 18:57:11     52s]         misc counts      : r=1, pp=0, mci=0
[12/13 18:57:11     52s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/13 18:57:11     52s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/13 18:57:11     52s]         sink capacitance : total=0.007pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/13 18:57:11     52s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.006pF, total=0.006pF
[12/13 18:57:11     52s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=40.940um, total=40.940um
[12/13 18:57:11     52s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/13 18:57:11     52s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[12/13 18:57:11     52s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[12/13 18:57:11     52s]         Leaf : target=0.142ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.085ns, 0 <= 0.113ns, 0 <= 0.127ns, 0 <= 0.135ns, 0 <= 0.142ns}
[12/13 18:57:11     52s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[12/13 18:57:11     52s]         skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.127], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/13 18:57:11     52s]             min path sink: therm1/out_reg[3]/CK
[12/13 18:57:11     52s]             max path sink: therm1/out_reg[3]/CK
[12/13 18:57:11     52s]       Skew group summary after 'Wire Reduction extra effort':
[12/13 18:57:11     52s]         skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.127], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/13 18:57:11     52s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/13 18:57:11     52s]     Wire Reduction extra effort done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s]     Optimizing orientation...
[12/13 18:57:11     52s]     FlipOpt...
[12/13 18:57:11     52s]     Disconnecting clock tree from netlist...
[12/13 18:57:11     52s]     Disconnecting clock tree from netlist done.
[12/13 18:57:11     52s]     Orientation Wirelength Optimization: Attempted = 0 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 0 , Illegal = 0 , Other = 0
[12/13 18:57:11     52s]     Resynthesising clock tree into netlist...
[12/13 18:57:11     52s]       Reset timing graph...
[12/13 18:57:11     52s] Ignoring AAE DB Resetting ...
[12/13 18:57:11     52s]       Reset timing graph done.
[12/13 18:57:11     52s]     Resynthesising clock tree into netlist done.
[12/13 18:57:11     52s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s] End AAE Lib Interpolated Model. (MEM=3857.08 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 18:57:11     52s]     Clock DAG hash after 'Wire Opt OverFix': 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[12/13 18:57:11     52s]       delay calculator: calls=437, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]       legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:11     52s]       steiner router: calls=438, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]     Clock DAG stats after 'Wire Opt OverFix':
[12/13 18:57:11     52s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/13 18:57:11     52s]       sink counts      : regular=4, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4
[12/13 18:57:11     52s]       misc counts      : r=1, pp=0, mci=0
[12/13 18:57:11     52s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/13 18:57:11     52s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/13 18:57:11     52s]       sink capacitance : total=0.007pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/13 18:57:11     52s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.008pF, total=0.008pF
[12/13 18:57:11     52s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=48.145um, total=48.145um
[12/13 18:57:11     52s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/13 18:57:11     52s]     Clock DAG net violations after 'Wire Opt OverFix': none
[12/13 18:57:11     52s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[12/13 18:57:11     52s]       Leaf : target=0.142ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.085ns, 0 <= 0.113ns, 0 <= 0.127ns, 0 <= 0.135ns, 0 <= 0.142ns}
[12/13 18:57:11     52s]     Primary reporting skew groups after 'Wire Opt OverFix':
[12/13 18:57:11     52s]       skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.127], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/13 18:57:11     52s]           min path sink: therm1/out_reg[3]/CK
[12/13 18:57:11     52s]           max path sink: therm1/out_reg[3]/CK
[12/13 18:57:11     52s]     Skew group summary after 'Wire Opt OverFix':
[12/13 18:57:11     52s]       skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.127], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/13 18:57:11     52s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/13 18:57:11     52s]   Wire Opt OverFix done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s]   Total capacitance is (rise=0.015pF fall=0.015pF), of which (rise=0.008pF fall=0.008pF) is wire, and (rise=0.007pF fall=0.007pF) is gate.
[12/13 18:57:11     52s]   Stage::Polishing done. (took cpu=0:00:00.1 real=0:00:00.0)
[12/13 18:57:11     52s]   Stage::Updating netlist...
[12/13 18:57:11     52s]   Reset timing graph...
[12/13 18:57:11     52s] Ignoring AAE DB Resetting ...
[12/13 18:57:11     52s]   Reset timing graph done.
[12/13 18:57:11     52s]   Setting non-default rules before calling refine place.
[12/13 18:57:11     52s]   Leaving CCOpt scope - Cleaning up placement interface...
[12/13 18:57:11     52s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3857.1M, EPOCH TIME: 1734112631.412588
[12/13 18:57:11     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[12/13 18:57:11     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:11     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:11     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:11     52s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:3806.1M, EPOCH TIME: 1734112631.413776
[12/13 18:57:11     52s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[12/13 18:57:11     52s]   Leaving CCOpt scope - ClockRefiner...
[12/13 18:57:11     52s]   Assigned high priority to 0 instances.
[12/13 18:57:11     52s]   Soft fixed 0 clock instances.
[12/13 18:57:11     52s]   Performing Clock Only Refine Place.
[12/13 18:57:11     52s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[12/13 18:57:11     52s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3806.1M, EPOCH TIME: 1734112631.424148
[12/13 18:57:11     52s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3806.1M, EPOCH TIME: 1734112631.424244
[12/13 18:57:11     52s] Processing tracks to init pin-track alignment.
[12/13 18:57:11     52s] z: 2, totalTracks: 1
[12/13 18:57:11     52s] z: 4, totalTracks: 1
[12/13 18:57:11     52s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 18:57:11     52s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3806.1M, EPOCH TIME: 1734112631.424916
[12/13 18:57:11     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:11     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:11     52s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[12/13 18:57:11     52s] 
[12/13 18:57:11     52s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:57:11     52s] OPERPROF:       Starting CMU at level 4, MEM:3806.1M, EPOCH TIME: 1734112631.426065
[12/13 18:57:11     52s] OPERPROF:       Finished CMU at level 4, CPU:0.002, REAL:0.000, MEM:3806.1M, EPOCH TIME: 1734112631.426480
[12/13 18:57:11     52s] 
[12/13 18:57:11     52s] Bad Lib Cell Checking (CMU) is done! (0)
[12/13 18:57:11     52s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.003, REAL:0.002, MEM:3806.1M, EPOCH TIME: 1734112631.426572
[12/13 18:57:11     52s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3806.1M, EPOCH TIME: 1734112631.426606
[12/13 18:57:11     52s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3806.1M, EPOCH TIME: 1734112631.426778
[12/13 18:57:11     52s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3806.1MB).
[12/13 18:57:11     52s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.004, REAL:0.003, MEM:3806.1M, EPOCH TIME: 1734112631.426873
[12/13 18:57:11     52s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.004, REAL:0.003, MEM:3806.1M, EPOCH TIME: 1734112631.426899
[12/13 18:57:11     52s] TDRefine: refinePlace mode is spiral
[12/13 18:57:11     52s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2428672.6
[12/13 18:57:11     52s] OPERPROF: Starting Refine-Place at level 1, MEM:3806.1M, EPOCH TIME: 1734112631.426971
[12/13 18:57:11     52s] *** Starting refinePlace (0:00:52.2 mem=3806.1M) ***
[12/13 18:57:11     52s] Total net bbox length = 5.945e+02 (2.792e+02 3.153e+02) (ext = 1.072e+02)
[12/13 18:57:11     52s] 
[12/13 18:57:11     52s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:57:11     52s] Move report: placeLevelShifters moves 1 insts, mean move: 0.46 um, max move: 0.46 um 
[12/13 18:57:11     52s] 	Max move on inst (pretherm): (10.12, 16.57) --> (10.58, 16.57)
[12/13 18:57:11     52s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3806.1M, EPOCH TIME: 1734112631.427208
[12/13 18:57:11     52s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:3806.1M, EPOCH TIME: 1734112631.427252
[12/13 18:57:11     52s] (I)      Default pattern map key = adc_default.
[12/13 18:57:11     52s] Set min layer with default ( 2 )
[12/13 18:57:11     52s] Set max layer with default ( 127 )
[12/13 18:57:11     52s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:57:11     52s] Min route layer (adjusted) = 2
[12/13 18:57:11     52s] Max route layer (adjusted) = 5
[12/13 18:57:11     52s] (I)      Default pattern map key = adc_default.
[12/13 18:57:11     52s] Set min layer with default ( 2 )
[12/13 18:57:11     52s] Set max layer with default ( 127 )
[12/13 18:57:11     52s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:57:11     52s] Min route layer (adjusted) = 2
[12/13 18:57:11     52s] Max route layer (adjusted) = 5
[12/13 18:57:11     52s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3806.1M, EPOCH TIME: 1734112631.430415
[12/13 18:57:11     52s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:3806.1M, EPOCH TIME: 1734112631.430472
[12/13 18:57:11     52s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:3806.1M, EPOCH TIME: 1734112631.430504
[12/13 18:57:11     52s] Starting refinePlace ...
[12/13 18:57:11     52s] (I)      Default pattern map key = adc_default.
[12/13 18:57:11     52s] Set min layer with default ( 2 )
[12/13 18:57:11     52s] Set max layer with default ( 127 )
[12/13 18:57:11     52s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:57:11     52s] Min route layer (adjusted) = 2
[12/13 18:57:11     52s] Max route layer (adjusted) = 5
[12/13 18:57:11     52s] One DDP V2 for no tweak run.
[12/13 18:57:11     52s] (I)      Default pattern map key = adc_default.
[12/13 18:57:11     52s] Set min layer with default ( 2 )
[12/13 18:57:11     52s] Set max layer with default ( 127 )
[12/13 18:57:11     52s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:57:11     52s] Min route layer (adjusted) = 2
[12/13 18:57:11     52s] Max route layer (adjusted) = 5
[12/13 18:57:11     52s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3934.1M, EPOCH TIME: 1734112631.435894
[12/13 18:57:11     52s] DDP initSite1 nrRow 7 nrJob 7
[12/13 18:57:11     52s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3934.1M, EPOCH TIME: 1734112631.435953
[12/13 18:57:11     52s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:3934.1M, EPOCH TIME: 1734112631.436083
[12/13 18:57:11     52s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3934.1M, EPOCH TIME: 1734112631.436115
[12/13 18:57:11     52s] DDP markSite nrRow 7 nrJob 7
[12/13 18:57:11     52s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:3934.1M, EPOCH TIME: 1734112631.436218
[12/13 18:57:11     52s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.000, MEM:3934.1M, EPOCH TIME: 1734112631.436250
[12/13 18:57:11     52s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3934.1M, EPOCH TIME: 1734112631.436356
[12/13 18:57:11     52s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:3934.1M, EPOCH TIME: 1734112631.436381
[12/13 18:57:11     52s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3934.1M, EPOCH TIME: 1734112631.436447
[12/13 18:57:11     52s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3934.1M, EPOCH TIME: 1734112631.436473
[12/13 18:57:11     52s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:3934.1M, EPOCH TIME: 1734112631.436599
[12/13 18:57:11     52s] ** Cut row section cpu time 0:00:00.0.
[12/13 18:57:11     52s]  ** Cut row section real time 0:00:00.0.
[12/13 18:57:11     52s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:3934.1M, EPOCH TIME: 1734112631.436641
[12/13 18:57:11     52s]   Spread Effort: high, standalone mode, useDDP on.
[12/13 18:57:11     52s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3774.1MB) @(0:00:52.2 - 0:00:52.2).
[12/13 18:57:11     52s] Move report: preRPlace moves 1 insts, mean move: 0.46 um, max move: 0.46 um 
[12/13 18:57:11     52s] 	Max move on inst (pretherm): (10.58, 16.57) --> (10.12, 16.57)
[12/13 18:57:11     52s] 	Length: 30 sites, height: 3 rows, site name: CoreSite, cell type: pre_therm
[12/13 18:57:11     52s] wireLenOptFixPriorityInst 4 inst fixed
[12/13 18:57:11     52s] 
[12/13 18:57:11     52s] Running Spiral MT with 8 threads  fetchWidth=8 
[12/13 18:57:11     52s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/13 18:57:11     52s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[12/13 18:57:11     52s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/13 18:57:11     52s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3774.1MB) @(0:00:52.2 - 0:00:52.2).
[12/13 18:57:11     52s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/13 18:57:11     52s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3774.1MB
[12/13 18:57:11     52s] Statistics of distance of Instance movement in refine placement:
[12/13 18:57:11     52s]   maximum (X+Y) =         0.00 um
[12/13 18:57:11     52s]   mean    (X+Y) =         0.00 um
[12/13 18:57:11     52s] Summary Report:
[12/13 18:57:11     52s] Instances move: 0 (out of 26 movable)
[12/13 18:57:11     52s] Instances flipped: 0
[12/13 18:57:11     52s] Mean displacement: 0.00 um
[12/13 18:57:11     52s] Max displacement: 0.00 um 
[12/13 18:57:11     52s] Total instances moved : 0
[12/13 18:57:11     52s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.018, REAL:0.018, MEM:3774.1M, EPOCH TIME: 1734112631.448542
[12/13 18:57:11     52s] Total net bbox length = 5.945e+02 (2.792e+02 3.153e+02) (ext = 1.072e+02)
[12/13 18:57:11     52s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3774.1MB
[12/13 18:57:11     52s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3774.1MB) @(0:00:52.2 - 0:00:52.2).
[12/13 18:57:11     52s] *** Finished refinePlace (0:00:52.2 mem=3774.1M) ***
[12/13 18:57:11     52s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2428672.6
[12/13 18:57:11     52s] OPERPROF: Finished Refine-Place at level 1, CPU:0.022, REAL:0.022, MEM:3774.1M, EPOCH TIME: 1734112631.448783
[12/13 18:57:11     52s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3774.1M, EPOCH TIME: 1734112631.448847
[12/13 18:57:11     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:28).
[12/13 18:57:11     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:11     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:11     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:11     52s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:3774.1M, EPOCH TIME: 1734112631.449498
[12/13 18:57:11     52s]   ClockRefiner summary
[12/13 18:57:11     52s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 4).
[12/13 18:57:11     52s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[12/13 18:57:11     52s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 4).
[12/13 18:57:11     52s]   Restoring pStatusCts on 0 clock instances.
[12/13 18:57:11     52s]   Revert refine place priority changes on 0 instances.
[12/13 18:57:11     52s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s]   Stage::Updating netlist done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s]   CCOpt::Phase::Implementation done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/13 18:57:11     52s]   CCOpt::Phase::eGRPC...
[12/13 18:57:11     52s]   eGR Post Conditioning...
[12/13 18:57:11     52s]     Clock implementation routing...
[12/13 18:57:11     52s]       Leaving CCOpt scope - Routing Tools...
[12/13 18:57:11     52s] Net route status summary:
[12/13 18:57:11     52s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/13 18:57:11     52s]   Non-clock:    48 (unrouted=6, trialRouted=42, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=6, (crossesIlmBoundary AND tooFewTerms=0)])
[12/13 18:57:11     52s]       Routing using eGR only...
[12/13 18:57:11     52s]         Early Global Route - eGR only step...
[12/13 18:57:11     52s] (ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
[12/13 18:57:11     52s] (ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
[12/13 18:57:11     52s] (ccopt eGR): Start to route 1 all nets
[12/13 18:57:11     52s] Running pre-eGR process
[12/13 18:57:11     52s] (I)      Initializing eGR engine (clean)
[12/13 18:57:11     52s] Set min layer with default ( 2 )
[12/13 18:57:11     52s] Set max layer with default ( 127 )
[12/13 18:57:11     52s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:57:11     52s] Min route layer (adjusted) = 2
[12/13 18:57:11     52s] Max route layer (adjusted) = 5
[12/13 18:57:11     52s] (I)      Initializing eGR engine (clean)
[12/13 18:57:11     52s] Set min layer with default ( 2 )
[12/13 18:57:11     52s] Set max layer with default ( 127 )
[12/13 18:57:11     52s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:57:11     52s] Min route layer (adjusted) = 2
[12/13 18:57:11     52s] Max route layer (adjusted) = 5
[12/13 18:57:11     52s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3.58 MB )
[12/13 18:57:11     52s] (I)      Running eGR Cong Clean flow
[12/13 18:57:11     52s] (I)      # wire layers (front) : 6
[12/13 18:57:11     52s] (I)      # wire layers (back)  : 0
[12/13 18:57:11     52s] (I)      min wire layer : 1
[12/13 18:57:11     52s] (I)      max wire layer : 5
[12/13 18:57:11     52s] (I)      # cut layers (front) : 5
[12/13 18:57:11     52s] (I)      # cut layers (back)  : 0
[12/13 18:57:11     52s] (I)      min cut layer : 1
[12/13 18:57:11     52s] (I)      max cut layer : 4
[12/13 18:57:11     52s] (I)      ================================ Layers ================================
[12/13 18:57:11     52s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/13 18:57:11     52s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[12/13 18:57:11     52s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/13 18:57:11     52s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[12/13 18:57:11     52s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[12/13 18:57:11     52s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[12/13 18:57:11     52s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[12/13 18:57:11     52s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[12/13 18:57:11     52s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[12/13 18:57:11     52s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[12/13 18:57:11     52s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[12/13 18:57:11     52s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[12/13 18:57:11     52s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[12/13 18:57:11     52s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[12/13 18:57:11     52s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/13 18:57:11     52s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[12/13 18:57:11     52s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[12/13 18:57:11     52s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/13 18:57:11     52s] (I)      Started Import and model ( Curr Mem: 3.58 MB )
[12/13 18:57:11     52s] (I)      Default pattern map key = adc_default.
[12/13 18:57:11     52s] (I)      == Non-default Options ==
[12/13 18:57:11     52s] (I)      Clean congestion better                            : true
[12/13 18:57:11     52s] (I)      Estimate vias on DPT layer                         : true
[12/13 18:57:11     52s] (I)      Clean congestion layer assignment rounds           : 3
[12/13 18:57:11     52s] (I)      Layer constraints as soft constraints              : true
[12/13 18:57:11     52s] (I)      Soft top layer                                     : true
[12/13 18:57:11     52s] (I)      Skip prospective layer relax nets                  : true
[12/13 18:57:11     52s] (I)      Better NDR handling                                : true
[12/13 18:57:11     52s] (I)      Improved NDR modeling in LA                        : true
[12/13 18:57:11     52s] (I)      Routing cost fix for NDR handling                  : true
[12/13 18:57:11     52s] (I)      Block tracks for preroutes                         : true
[12/13 18:57:11     52s] (I)      Assign IRoute by net group key                     : true
[12/13 18:57:11     52s] (I)      Block unroutable channels                          : true
[12/13 18:57:11     52s] (I)      Block unroutable channels 3D                       : true
[12/13 18:57:11     52s] (I)      Bound layer relaxed segment wl                     : true
[12/13 18:57:11     52s] (I)      Blocked pin reach length threshold                 : 2
[12/13 18:57:11     52s] (I)      Check blockage within NDR space in TA              : true
[12/13 18:57:11     52s] (I)      Skip must join for term with via pillar            : true
[12/13 18:57:11     52s] (I)      Model find APA for IO pin                          : true
[12/13 18:57:11     52s] (I)      On pin location for off pin term                   : true
[12/13 18:57:11     52s] (I)      Handle EOL spacing                                 : true
[12/13 18:57:11     52s] (I)      Merge PG vias by gap                               : true
[12/13 18:57:11     52s] (I)      Maximum routing layer                              : 5
[12/13 18:57:11     52s] (I)      Top routing layer                                  : 5
[12/13 18:57:11     52s] (I)      Ignore routing layer                               : true
[12/13 18:57:11     52s] (I)      Route selected nets only                           : true
[12/13 18:57:11     52s] (I)      Refine MST                                         : true
[12/13 18:57:11     52s] (I)      Honor PRL                                          : true
[12/13 18:57:11     52s] (I)      Strong congestion aware                            : true
[12/13 18:57:11     52s] (I)      Improved initial location for IRoutes              : true
[12/13 18:57:11     52s] (I)      Multi panel TA                                     : true
[12/13 18:57:11     52s] (I)      Penalize wire overlap                              : true
[12/13 18:57:11     52s] (I)      Expand small instance blockage                     : true
[12/13 18:57:11     52s] (I)      Reduce via in TA                                   : true
[12/13 18:57:11     52s] (I)      SS-aware routing                                   : true
[12/13 18:57:11     52s] (I)      Improve tree edge sharing                          : true
[12/13 18:57:11     52s] (I)      Improve 2D via estimation                          : true
[12/13 18:57:11     52s] (I)      Refine Steiner tree                                : true
[12/13 18:57:11     52s] (I)      Build spine tree                                   : true
[12/13 18:57:11     52s] (I)      Model pass through capacity                        : true
[12/13 18:57:11     52s] (I)      Extend blockages by a half GCell                   : true
[12/13 18:57:11     52s] (I)      Consider pin shapes                                : true
[12/13 18:57:11     52s] (I)      Consider pin shapes for all nodes                  : true
[12/13 18:57:11     52s] (I)      Consider NR APA                                    : true
[12/13 18:57:11     52s] (I)      Consider IO pin shape                              : true
[12/13 18:57:11     52s] (I)      Fix pin connection bug                             : true
[12/13 18:57:11     52s] (I)      Consider layer RC for local wires                  : true
[12/13 18:57:11     52s] (I)      Honor layer constraint                             : true
[12/13 18:57:11     52s] (I)      Route to clock mesh pin                            : true
[12/13 18:57:11     52s] (I)      LA-aware pin escape length                         : 2
[12/13 18:57:11     52s] (I)      Connect multiple ports                             : true
[12/13 18:57:11     52s] (I)      Split for must join                                : true
[12/13 18:57:11     52s] (I)      Number of threads                                  : 8
[12/13 18:57:11     52s] (I)      Routing effort level                               : 10000
[12/13 18:57:11     52s] (I)      Prefer layer length threshold                      : 8
[12/13 18:57:11     52s] (I)      Overflow penalty cost                              : 10
[12/13 18:57:11     52s] (I)      A-star cost                                        : 0.300000
[12/13 18:57:11     52s] (I)      Misalignment cost                                  : 10.000000
[12/13 18:57:11     52s] (I)      Threshold for short IRoute                         : 6
[12/13 18:57:11     52s] (I)      Via cost during post routing                       : 1.000000
[12/13 18:57:11     52s] (I)      Layer congestion ratios                            : { { 1.0 } }
[12/13 18:57:11     52s] (I)      Source-to-sink ratio                               : 0.300000
[12/13 18:57:11     52s] (I)      Scenic ratio bound                                 : 3.000000
[12/13 18:57:11     52s] (I)      Segment layer relax scenic ratio                   : 1.250000
[12/13 18:57:11     52s] (I)      Net layer relax scenic ratio                       : 1.250000
[12/13 18:57:11     52s] (I)      Layer demotion scenic scale                        : 1.000000
[12/13 18:57:11     52s] (I)      Source-sink aware LA ratio                         : 0.500000
[12/13 18:57:11     52s] (I)      PG-aware similar topology routing                  : true
[12/13 18:57:11     52s] (I)      Maze routing via cost fix                          : true
[12/13 18:57:11     52s] (I)      Apply PRL on PG terms                              : true
[12/13 18:57:11     52s] (I)      Apply PRL on obs objects                           : true
[12/13 18:57:11     52s] (I)      Handle range-type spacing rules                    : true
[12/13 18:57:11     52s] (I)      PG gap threshold multiplier                        : 10.000000
[12/13 18:57:11     52s] (I)      Parallel spacing query fix                         : true
[12/13 18:57:11     52s] (I)      Force source to root IR                            : true
[12/13 18:57:11     52s] (I)      Layer Weights                                      : L2:4 L3:2.5
[12/13 18:57:11     52s] (I)      Multi-pass Schedule                                : {{} {} {}}
[12/13 18:57:11     52s] (I)      Route tie net to shape                             : auto
[12/13 18:57:11     52s] (I)      Do not relax to DPT layer                          : true
[12/13 18:57:11     52s] (I)      No DPT in post routing                             : true
[12/13 18:57:11     52s] (I)      Modeling PG via merging fix                        : true
[12/13 18:57:11     52s] (I)      Shield aware TA                                    : true
[12/13 18:57:11     52s] (I)      Strong shield aware TA                             : true
[12/13 18:57:11     52s] (I)      Overflow calculation fix in LA                     : true
[12/13 18:57:11     52s] (I)      Post routing fix                                   : true
[12/13 18:57:11     52s] (I)      Strong post routing                                : true
[12/13 18:57:11     52s] (I)      NDR via pillar fix                                 : true
[12/13 18:57:11     52s] (I)      Violation on path threshold                        : 1
[12/13 18:57:11     52s] (I)      Pass through capacity modeling                     : true
[12/13 18:57:11     52s] (I)      Select the non-relaxed segments in post routing stage : true
[12/13 18:57:11     52s] (I)      Select term pin box for io pin                     : true
[12/13 18:57:11     52s] (I)      Penalize NDR sharing                               : true
[12/13 18:57:11     52s] (I)      Enable special modeling                            : false
[12/13 18:57:11     52s] (I)      Keep fixed segments                                : true
[12/13 18:57:11     52s] (I)      Reorder net groups by key                          : true
[12/13 18:57:11     52s] (I)      Increase net scenic ratio                          : true
[12/13 18:57:11     52s] (I)      Method to set GCell size                           : row
[12/13 18:57:11     52s] (I)      Connect multiple ports and must join fix           : true
[12/13 18:57:11     52s] (I)      Avoid high resistance layers                       : true
[12/13 18:57:11     52s] (I)      Segment length threshold                           : 1
[12/13 18:57:11     52s] (I)      Model find APA for IO pin fix                      : true
[12/13 18:57:11     52s] (I)      Avoid connecting non-metal layers                  : true
[12/13 18:57:11     52s] (I)      Use track pitch for NDR                            : true
[12/13 18:57:11     52s] (I)      Decide max and min layer to relax with layer difference : true
[12/13 18:57:11     52s] (I)      Handle non-default track width                     : false
[12/13 18:57:11     52s] (I)      Tie hi/lo max distance                             : 41.400000
[12/13 18:57:11     52s] (I)      Counted 88 PG shapes. eGR will not process PG shapes layer by layer.
[12/13 18:57:11     52s] (I)      ============== Pin Summary ==============
[12/13 18:57:11     52s] (I)      +-------+--------+---------+------------+
[12/13 18:57:11     52s] (I)      | Layer | # pins | % total |      Group |
[12/13 18:57:11     52s] (I)      +-------+--------+---------+------------+
[12/13 18:57:11     52s] (I)      |     1 |     85 |   85.00 |        Pin |
[12/13 18:57:11     52s] (I)      |     2 |     15 |   15.00 |        Pin |
[12/13 18:57:11     52s] (I)      |     3 |      0 |    0.00 | Pin access |
[12/13 18:57:11     52s] (I)      |     4 |      0 |    0.00 | Pin access |
[12/13 18:57:11     52s] (I)      |     5 |      0 |    0.00 |      Other |
[12/13 18:57:11     52s] (I)      +-------+--------+---------+------------+
[12/13 18:57:11     52s] (I)      Use row-based GCell size
[12/13 18:57:11     52s] (I)      Use row-based GCell align
[12/13 18:57:11     52s] (I)      layer 0 area = 83000
[12/13 18:57:11     52s] (I)      layer 1 area = 67600
[12/13 18:57:11     52s] (I)      layer 2 area = 240000
[12/13 18:57:11     52s] (I)      layer 3 area = 240000
[12/13 18:57:11     52s] (I)      layer 4 area = 4000000
[12/13 18:57:11     52s] (I)      GCell unit size   : 4140
[12/13 18:57:11     52s] (I)      GCell multiplier  : 1
[12/13 18:57:11     52s] (I)      GCell row height  : 4140
[12/13 18:57:11     52s] (I)      Actual row height : 4140
[12/13 18:57:11     52s] (I)      GCell align ref   : 8280 8280
[12/13 18:57:11     52s] [NR-eGR] Track table information for default rule: 
[12/13 18:57:11     52s] [NR-eGR] met1 has single uniform track structure
[12/13 18:57:11     52s] [NR-eGR] met2 has single uniform track structure
[12/13 18:57:11     52s] [NR-eGR] met3 has single uniform track structure
[12/13 18:57:11     52s] [NR-eGR] met4 has single uniform track structure
[12/13 18:57:11     52s] [NR-eGR] met5 has single uniform track structure
[12/13 18:57:11     52s] (I)      =============== Default via ===============
[12/13 18:57:11     52s] (I)      +---+------------------+------------------+
[12/13 18:57:11     52s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[12/13 18:57:11     52s] (I)      +---+------------------+------------------+
[12/13 18:57:11     52s] (I)      | 1 |    2  M1M2_PR_R  |    4  M1M2_PR_MR |
[12/13 18:57:11     52s] (I)      | 2 |    7  M2M3_PR_R  |    9  M2M3_PR_MR |
[12/13 18:57:11     52s] (I)      | 3 |   11  M3M4_PR    |   14  M3M4_PR_MR |
[12/13 18:57:11     52s] (I)      | 4 |   16  M4M5_PR    |   19  M4M5_PR_MR |
[12/13 18:57:11     52s] (I)      +---+------------------+------------------+
[12/13 18:57:11     52s] [NR-eGR] Read 24 PG shapes
[12/13 18:57:11     52s] [NR-eGR] Read 0 clock shapes
[12/13 18:57:11     52s] [NR-eGR] Read 0 other shapes
[12/13 18:57:11     52s] [NR-eGR] #Routing Blockages  : 0
[12/13 18:57:11     52s] [NR-eGR] #Instance Blockages : 90
[12/13 18:57:11     52s] [NR-eGR] #PG Blockages       : 24
[12/13 18:57:11     52s] [NR-eGR] #Halo Blockages     : 0
[12/13 18:57:11     52s] [NR-eGR] #Boundary Blockages : 0
[12/13 18:57:11     52s] [NR-eGR] #Clock Blockages    : 0
[12/13 18:57:11     52s] [NR-eGR] #Other Blockages    : 0
[12/13 18:57:11     52s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/13 18:57:11     52s] (I)      Custom ignore net properties:
[12/13 18:57:11     52s] (I)      1 : NotLegal
[12/13 18:57:11     52s] (I)      2 : NotSelected
[12/13 18:57:11     52s] (I)      Default ignore net properties:
[12/13 18:57:11     52s] (I)      1 : Special
[12/13 18:57:11     52s] (I)      2 : Analog
[12/13 18:57:11     52s] (I)      3 : Fixed
[12/13 18:57:11     52s] (I)      4 : Skipped
[12/13 18:57:11     52s] (I)      5 : MixedSignal
[12/13 18:57:11     52s] (I)      Prerouted net properties:
[12/13 18:57:11     52s] (I)      1 : NotLegal
[12/13 18:57:11     52s] (I)      2 : Special
[12/13 18:57:11     52s] (I)      3 : Analog
[12/13 18:57:11     52s] (I)      4 : Fixed
[12/13 18:57:11     52s] (I)      5 : Skipped
[12/13 18:57:11     52s] (I)      6 : MixedSignal
[12/13 18:57:11     52s] [NR-eGR] Early global route reroute 1 out of 43 routable nets
[12/13 18:57:11     52s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/13 18:57:11     52s] [NR-eGR] Read 43 nets ( ignored 42 )
[12/13 18:57:11     52s] (I)        Front-side 43 ( ignored 42 )
[12/13 18:57:11     52s] (I)        Back-side  0 ( ignored 0 )
[12/13 18:57:11     52s] (I)        Both-side  0 ( ignored 0 )
[12/13 18:57:11     52s] [NR-eGR] Connected 0 must-join pins/ports (pre-process)
[12/13 18:57:11     52s] [NR-eGR] #via pillars        : 0
[12/13 18:57:11     52s] [NR-eGR] #must join all port : 0
[12/13 18:57:11     52s] [NR-eGR] #multiple ports     : 0
[12/13 18:57:11     52s] [NR-eGR] #has must join      : 0
[12/13 18:57:11     52s] (I)      early_global_route_priority property id does not exist.
[12/13 18:57:11     52s] (I)      Read Num Blocks=160  Num Prerouted Wires=0  Num CS=0
[12/13 18:57:11     52s] (I)      Layer 1 (V) : #blockages 92 : #preroutes 0
[12/13 18:57:11     52s] (I)      Layer 2 (H) : #blockages 25 : #preroutes 0
[12/13 18:57:11     52s] (I)      Layer 3 (V) : #blockages 23 : #preroutes 0
[12/13 18:57:11     52s] (I)      Layer 4 (H) : #blockages 20 : #preroutes 0
[12/13 18:57:11     52s] (I)      Moved 1 terms for better access 
[12/13 18:57:11     52s] (I)      Number of ignored nets                =     42
[12/13 18:57:11     52s] (I)      Number of connected nets              =      0
[12/13 18:57:11     52s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/13 18:57:11     52s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/13 18:57:11     52s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/13 18:57:11     52s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/13 18:57:11     52s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/13 18:57:11     52s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/13 18:57:11     52s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/13 18:57:11     52s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[12/13 18:57:11     52s] (I)      Ndr track 0 does not exist
[12/13 18:57:11     52s] (I)      ---------------------Grid Graph Info--------------------
[12/13 18:57:11     52s] (I)      Routing area        : (0, 0) - (47380, 45540)
[12/13 18:57:11     52s] (I)      Core area           : (8280, 8280) - (39100, 37260)
[12/13 18:57:11     52s] (I)      Site width          :   460  (dbu)
[12/13 18:57:11     52s] (I)      Row height          :  4140  (dbu)
[12/13 18:57:11     52s] (I)      GCell row height    :  4140  (dbu)
[12/13 18:57:11     52s] (I)      GCell width         :  4140  (dbu)
[12/13 18:57:11     52s] (I)      GCell height        :  4140  (dbu)
[12/13 18:57:11     52s] (I)      Grid                :    12    11     5
[12/13 18:57:11     52s] (I)      Layer numbers       :     1     2     3     4     5
[12/13 18:57:11     52s] (I)      Vertical capacity   :     0  4140     0  4140     0
[12/13 18:57:11     52s] (I)      Horizontal capacity :     0     0  4140     0  4140
[12/13 18:57:11     52s] (I)      Default wire width  :   140   140   300   300  1600
[12/13 18:57:11     52s] (I)      Default wire space  :   140   140   300   300  1600
[12/13 18:57:11     52s] (I)      Default wire pitch  :   280   280   600   600  3200
[12/13 18:57:11     52s] (I)      Default pitch size  :   280   460   610   615  3660
[12/13 18:57:11     52s] (I)      First track coord   :   460   460   350   900  4620
[12/13 18:57:11     52s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[12/13 18:57:11     52s] (I)      Total num of tracks :    98   102    74    76    11
[12/13 18:57:11     52s] (I)      Num of masks        :     1     1     1     1     1
[12/13 18:57:11     52s] (I)      Num of trim masks   :     0     0     0     0     0
[12/13 18:57:11     52s] (I)      --------------------------------------------------------
[12/13 18:57:11     52s] 
[12/13 18:57:11     52s] [NR-eGR] ============ Routing rule table ============
[12/13 18:57:11     52s] [NR-eGR] Rule id: 1  Nets: 1
[12/13 18:57:11     52s] [NR-eGR] ========================================
[12/13 18:57:11     52s] [NR-eGR] 
[12/13 18:57:11     52s] (I)      ======== NDR :  =========
[12/13 18:57:11     52s] (I)      +--------------+--------+
[12/13 18:57:11     52s] (I)      |           ID |      0 |
[12/13 18:57:11     52s] (I)      |         Name |        |
[12/13 18:57:11     52s] (I)      |      Default |    yes |
[12/13 18:57:11     52s] (I)      |  Clk Special |     no |
[12/13 18:57:11     52s] (I)      | Hard spacing |     no |
[12/13 18:57:11     52s] (I)      |    NDR track | (none) |
[12/13 18:57:11     52s] (I)      |      NDR via | (none) |
[12/13 18:57:11     52s] (I)      |  Extra space |      0 |
[12/13 18:57:11     52s] (I)      |      Shields |      0 |
[12/13 18:57:11     52s] (I)      |   Demand (H) |      1 |
[12/13 18:57:11     52s] (I)      |   Demand (V) |      1 |
[12/13 18:57:11     52s] (I)      |        #Nets |      0 |
[12/13 18:57:11     52s] (I)      +--------------+--------+
[12/13 18:57:11     52s] (I)      +-------------------------------------------------------------------------------------+
[12/13 18:57:11     52s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/13 18:57:11     52s] (I)      +-------------------------------------------------------------------------------------+
[12/13 18:57:11     52s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[12/13 18:57:11     52s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[12/13 18:57:11     52s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[12/13 18:57:11     52s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[12/13 18:57:11     52s] (I)      +-------------------------------------------------------------------------------------+
[12/13 18:57:11     52s] (I)      ======== NDR :  =========
[12/13 18:57:11     52s] (I)      +--------------+--------+
[12/13 18:57:11     52s] (I)      |           ID |      1 |
[12/13 18:57:11     52s] (I)      |         Name |        |
[12/13 18:57:11     52s] (I)      |      Default |     no |
[12/13 18:57:11     52s] (I)      |  Clk Special |     no |
[12/13 18:57:11     52s] (I)      | Hard spacing |     no |
[12/13 18:57:11     52s] (I)      |    NDR track | (none) |
[12/13 18:57:11     52s] (I)      |      NDR via | (none) |
[12/13 18:57:11     52s] (I)      |  Extra space |      1 |
[12/13 18:57:11     52s] (I)      |      Shields |      0 |
[12/13 18:57:11     52s] (I)      |   Demand (H) |      2 |
[12/13 18:57:11     52s] (I)      |   Demand (V) |      2 |
[12/13 18:57:11     52s] (I)      |        #Nets |      1 |
[12/13 18:57:11     52s] (I)      +--------------+--------+
[12/13 18:57:11     52s] (I)      +-------------------------------------------------------------------------------------+
[12/13 18:57:11     52s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/13 18:57:11     52s] (I)      +-------------------------------------------------------------------------------------+
[12/13 18:57:11     52s] (I)      |  met2    140      140    920      460      2      1      1    200    100        yes |
[12/13 18:57:11     52s] (I)      |  met3    300      300   1200      600      2      1      1    200    100        yes |
[12/13 18:57:11     52s] (I)      |  met4    300      300   1200      600      2      1      1    200    100        yes |
[12/13 18:57:11     52s] (I)      |  met5   1600     1600   6400     3200      2      1      1    200    100        yes |
[12/13 18:57:11     52s] (I)      +-------------------------------------------------------------------------------------+
[12/13 18:57:11     52s] (I)      =============== Blocked Tracks ===============
[12/13 18:57:11     52s] (I)      +-------+---------+----------+---------------+
[12/13 18:57:11     52s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/13 18:57:11     52s] (I)      +-------+---------+----------+---------------+
[12/13 18:57:11     52s] (I)      |     1 |       0 |        0 |         0.00% |
[12/13 18:57:11     52s] (I)      |     2 |    1122 |      283 |        25.22% |
[12/13 18:57:11     52s] (I)      |     3 |     888 |       81 |         9.12% |
[12/13 18:57:11     52s] (I)      |     4 |     836 |      168 |        20.10% |
[12/13 18:57:11     52s] (I)      |     5 |     132 |       46 |        34.85% |
[12/13 18:57:11     52s] (I)      +-------+---------+----------+---------------+
[12/13 18:57:11     52s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 3.61 MB )
[12/13 18:57:11     52s] (I)      Delete wires for 1 nets (async)
[12/13 18:57:11     52s] (I)      Reset routing kernel
[12/13 18:57:11     52s] (I)      Started Global Routing ( Curr Mem: 3.61 MB )
[12/13 18:57:11     52s] (I)      totalPins=5  totalGlobalPin=5 (100.00%)
[12/13 18:57:11     52s] (I)      ================= Net Group Info =================
[12/13 18:57:11     52s] (I)      +----+----------------+--------------+-----------+
[12/13 18:57:11     52s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[12/13 18:57:11     52s] (I)      +----+----------------+--------------+-----------+
[12/13 18:57:11     52s] (I)      |  1 |              1 |      met3(3) |   met4(4) |
[12/13 18:57:11     52s] (I)      +----+----------------+--------------+-----------+
[12/13 18:57:11     52s] (I)      total 2D Cap : 1487 = (819 H, 668 V)
[12/13 18:57:11     52s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[12/13 18:57:11     52s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[12/13 18:57:11     52s] (I)      
[12/13 18:57:11     52s] (I)      ============  Phase 1a Route ============
[12/13 18:57:11     52s] (I)      Usage: 9 = (1 H, 8 V) = (0.12% H, 1.20% V) = (4.140e+00um H, 3.312e+01um V)
[12/13 18:57:11     52s] (I)      
[12/13 18:57:11     52s] (I)      ============  Phase 1b Route ============
[12/13 18:57:11     52s] (I)      Usage: 9 = (1 H, 8 V) = (0.12% H, 1.20% V) = (4.140e+00um H, 3.312e+01um V)
[12/13 18:57:11     52s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.726000e+01um
[12/13 18:57:11     52s] (I)      
[12/13 18:57:11     52s] (I)      ============  Phase 1c Route ============
[12/13 18:57:11     52s] (I)      Usage: 9 = (1 H, 8 V) = (0.12% H, 1.20% V) = (4.140e+00um H, 3.312e+01um V)
[12/13 18:57:11     52s] (I)      
[12/13 18:57:11     52s] (I)      ============  Phase 1d Route ============
[12/13 18:57:11     52s] (I)      Usage: 9 = (1 H, 8 V) = (0.12% H, 1.20% V) = (4.140e+00um H, 3.312e+01um V)
[12/13 18:57:11     52s] (I)      
[12/13 18:57:11     52s] (I)      ============  Phase 1e Route ============
[12/13 18:57:11     52s] (I)      Usage: 9 = (1 H, 8 V) = (0.12% H, 1.20% V) = (4.140e+00um H, 3.312e+01um V)
[12/13 18:57:11     52s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.726000e+01um
[12/13 18:57:11     52s] (I)      
[12/13 18:57:11     52s] (I)      ============  Phase 1f Route ============
[12/13 18:57:11     52s] (I)      Usage: 9 = (1 H, 8 V) = (0.12% H, 1.20% V) = (4.140e+00um H, 3.312e+01um V)
[12/13 18:57:11     52s] (I)      
[12/13 18:57:11     52s] (I)      ============  Phase 1g Route ============
[12/13 18:57:11     52s] (I)      Usage: 9 = (1 H, 8 V) = (0.12% H, 1.20% V) = (4.140e+00um H, 3.312e+01um V)
[12/13 18:57:11     52s] (I)      
[12/13 18:57:11     52s] (I)      ============  Phase 1h Route ============
[12/13 18:57:11     52s] (I)      Usage: 9 = (1 H, 8 V) = (0.12% H, 1.20% V) = (4.140e+00um H, 3.312e+01um V)
[12/13 18:57:11     52s] (I)      
[12/13 18:57:11     52s] (I)      ============  Phase 1l Route ============
[12/13 18:57:11     52s] (I)      
[12/13 18:57:11     52s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/13 18:57:11     52s] [NR-eGR]                        OverCon            
[12/13 18:57:11     52s] [NR-eGR]                         #Gcell     %Gcell
[12/13 18:57:11     52s] [NR-eGR]        Layer             (1-0)    OverCon
[12/13 18:57:11     52s] [NR-eGR] ----------------------------------------------
[12/13 18:57:11     52s] [NR-eGR]    met1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/13 18:57:11     52s] [NR-eGR]    met2 ( 2)         0( 0.00%)   ( 0.00%) 
[12/13 18:57:11     52s] [NR-eGR]    met3 ( 3)         0( 0.00%)   ( 0.00%) 
[12/13 18:57:11     52s] [NR-eGR]    met4 ( 4)         0( 0.00%)   ( 0.00%) 
[12/13 18:57:11     52s] [NR-eGR]    met5 ( 5)         0( 0.00%)   ( 0.00%) 
[12/13 18:57:11     52s] [NR-eGR] ----------------------------------------------
[12/13 18:57:11     52s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[12/13 18:57:11     52s] [NR-eGR] 
[12/13 18:57:11     52s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.62 MB )
[12/13 18:57:11     52s] (I)      Updating congestion map
[12/13 18:57:11     52s] (I)      total 2D Cap : 2600 = (936 H, 1664 V)
[12/13 18:57:11     52s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/13 18:57:11     52s] (I)      Running track assignment and export wires
[12/13 18:57:11     52s] (I)      ============= Track Assignment ============
[12/13 18:57:11     52s] (I)      Started Track Assignment (8T) ( Curr Mem: 3.62 MB )
[12/13 18:57:11     52s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[12/13 18:57:11     52s] (I)      Run Multi-thread track assignment
[12/13 18:57:11     52s] (I)      Finished Track Assignment (8T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3.62 MB )
[12/13 18:57:11     52s] (I)      Started Export ( Curr Mem: 3.62 MB )
[12/13 18:57:11     52s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[12/13 18:57:11     52s] [NR-eGR] Total eGR-routed clock nets wire length: 48um, number of vias: 13
[12/13 18:57:11     52s] [NR-eGR] --------------------------------------------------------------------------
[12/13 18:57:11     52s] [NR-eGR] Report for selected net(s) only.
[12/13 18:57:11     52s] [NR-eGR]               Length (um)  Vias 
[12/13 18:57:11     52s] [NR-eGR] --------------------------------
[12/13 18:57:11     52s] [NR-eGR]  met1  (1H)             0     4 
[12/13 18:57:11     52s] [NR-eGR]  met2  (2V)            23     7 
[12/13 18:57:11     52s] [NR-eGR]  met3  (3H)             9     2 
[12/13 18:57:11     52s] [NR-eGR]  met4  (4V)            16     0 
[12/13 18:57:11     52s] [NR-eGR]  met5  (5H)             0     0 
[12/13 18:57:11     52s] [NR-eGR] --------------------------------
[12/13 18:57:11     52s] [NR-eGR]        Total           48    13 
[12/13 18:57:11     52s] [NR-eGR] --------------------------------------------------------------------------
[12/13 18:57:11     52s] [NR-eGR] Total half perimeter of net bounding box: 39um
[12/13 18:57:11     52s] [NR-eGR] Total length: 48um, number of vias: 13
[12/13 18:57:11     52s] [NR-eGR] --------------------------------------------------------------------------
[12/13 18:57:11     52s] [NR-eGR] Total routed clock nets wire length: 48um, number of vias: 13
[12/13 18:57:11     52s] [NR-eGR] --------------------------------------------------------------------------
[12/13 18:57:11     52s] [NR-eGR]               Length (um)  Vias 
[12/13 18:57:11     52s] [NR-eGR] --------------------------------
[12/13 18:57:11     52s] [NR-eGR]  met1  (1H)             0    81 
[12/13 18:57:11     52s] [NR-eGR]  met2  (2V)           198   130 
[12/13 18:57:11     52s] [NR-eGR]  met3  (3H)           258    33 
[12/13 18:57:11     52s] [NR-eGR]  met4  (4V)           153    16 
[12/13 18:57:11     52s] [NR-eGR]  met5  (5H)            41     0 
[12/13 18:57:11     52s] [NR-eGR] --------------------------------
[12/13 18:57:11     52s] [NR-eGR]        Total          648   260 
[12/13 18:57:11     52s] [NR-eGR] --------------------------------------------------------------------------
[12/13 18:57:11     52s] [NR-eGR] Total half perimeter of net bounding box: 594um
[12/13 18:57:11     52s] [NR-eGR] Total length: 648um, number of vias: 260
[12/13 18:57:11     52s] [NR-eGR] --------------------------------------------------------------------------
[12/13 18:57:11     52s] (I)      == Layer wire length by net rule ==
[12/13 18:57:11     52s] (I)                    Default 
[12/13 18:57:11     52s] (I)      ----------------------
[12/13 18:57:11     52s] (I)       met1  (1H)       0um 
[12/13 18:57:11     52s] (I)       met2  (2V)     198um 
[12/13 18:57:11     52s] (I)       met3  (3H)     258um 
[12/13 18:57:11     52s] (I)       met4  (4V)     152um 
[12/13 18:57:11     52s] (I)       met5  (5H)      41um 
[12/13 18:57:11     52s] (I)      ----------------------
[12/13 18:57:11     52s] (I)             Total    648um 
[12/13 18:57:11     52s] (I)      == Layer via count by net rule ==
[12/13 18:57:11     52s] (I)                    Default 
[12/13 18:57:11     52s] (I)      ----------------------
[12/13 18:57:11     52s] (I)       met1  (1H)        81 
[12/13 18:57:11     52s] (I)       met2  (2V)       130 
[12/13 18:57:11     52s] (I)       met3  (3H)        33 
[12/13 18:57:11     52s] (I)       met4  (4V)        16 
[12/13 18:57:11     52s] (I)       met5  (5H)         0 
[12/13 18:57:11     52s] (I)      ----------------------
[12/13 18:57:11     52s] (I)             Total      260 
[12/13 18:57:11     52s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.61 MB )
[12/13 18:57:11     52s] eee: RC Grid Memory freed=540
[12/13 18:57:11     52s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 3.61 MB )
[12/13 18:57:11     52s] (I)      ======================================= Runtime Summary ========================================
[12/13 18:57:11     52s] (I)       Step                                               %      Start     Finish      Real       CPU 
[12/13 18:57:11     52s] (I)      ------------------------------------------------------------------------------------------------
[12/13 18:57:11     52s] (I)       Early Global Route kernel                    100.00%  76.93 sec  76.96 sec  0.04 sec  0.05 sec 
[12/13 18:57:11     52s] (I)       +-Import and model                            36.65%  76.93 sec  76.94 sec  0.01 sec  0.02 sec 
[12/13 18:57:11     52s] (I)       | +-Create place DB                            1.43%  76.93 sec  76.93 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | | +-Import place data                        1.12%  76.93 sec  76.93 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | | | +-Read instances and placement           0.23%  76.93 sec  76.93 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | | | +-Read nets                              0.16%  76.93 sec  76.93 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | +-Create route DB                           24.82%  76.93 sec  76.94 sec  0.01 sec  0.02 sec 
[12/13 18:57:11     52s] (I)       | | +-Import route data (8T)                  22.62%  76.93 sec  76.94 sec  0.01 sec  0.02 sec 
[12/13 18:57:11     52s] (I)       | | | +-Read blockages ( Layer 2-5 )          13.68%  76.93 sec  76.94 sec  0.00 sec  0.02 sec 
[12/13 18:57:11     52s] (I)       | | | | +-Read routing blockages               0.02%  76.93 sec  76.93 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | | | | +-Read instance blockages              0.17%  76.93 sec  76.93 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | | | | +-Read PG blockages                   10.40%  76.93 sec  76.94 sec  0.00 sec  0.01 sec 
[12/13 18:57:11     52s] (I)       | | | | | +-Allocate memory for PG via list    0.08%  76.93 sec  76.93 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | | | | +-Read clock blockages                 0.06%  76.94 sec  76.94 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | | | | +-Read other blockages                 0.05%  76.94 sec  76.94 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | | | | +-Read halo blockages                  0.02%  76.94 sec  76.94 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | | | | +-Read boundary cut boxes              0.02%  76.94 sec  76.94 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | | | +-Read blackboxes                        0.03%  76.94 sec  76.94 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | | | +-Read prerouted                         0.46%  76.94 sec  76.94 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | | | +-Read nets                              0.11%  76.94 sec  76.94 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | | | +-Set up via pillars                     0.02%  76.94 sec  76.94 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | | | +-Initialize 3D grid graph               0.05%  76.94 sec  76.94 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | | | +-Model blockage capacity                0.68%  76.94 sec  76.94 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | | | | +-Initialize 3D capacity               0.25%  76.94 sec  76.94 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | | | +-Move terms for access (8T)             0.29%  76.94 sec  76.94 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | +-Read aux data                              0.02%  76.94 sec  76.94 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | +-Others data preparation                    0.10%  76.94 sec  76.94 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | +-Create route kernel                        8.58%  76.94 sec  76.94 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       +-Global Routing                              22.51%  76.94 sec  76.95 sec  0.01 sec  0.01 sec 
[12/13 18:57:11     52s] (I)       | +-Initialization                             0.05%  76.94 sec  76.94 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | +-Net group 1                               19.96%  76.94 sec  76.95 sec  0.01 sec  0.01 sec 
[12/13 18:57:11     52s] (I)       | | +-Generate topology (8T)                   0.55%  76.94 sec  76.94 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | | +-Phase 1a                                 6.03%  76.94 sec  76.95 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | | | +-Pattern routing (8T)                   5.58%  76.94 sec  76.95 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | | +-Phase 1b                                 0.09%  76.95 sec  76.95 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | | +-Phase 1c                                 0.05%  76.95 sec  76.95 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | | +-Phase 1d                                 0.04%  76.95 sec  76.95 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | | +-Phase 1e                                 0.51%  76.95 sec  76.95 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | | | +-Route legalization                     0.01%  76.95 sec  76.95 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | | +-Phase 1f                                 0.03%  76.95 sec  76.95 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | | +-Phase 1g                                 0.40%  76.95 sec  76.95 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | | | +-Post Routing                           0.04%  76.95 sec  76.95 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | | +-Phase 1h                                 0.39%  76.95 sec  76.95 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | | | +-Post Routing                           0.03%  76.95 sec  76.95 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | | +-Phase 1l                                 8.03%  76.95 sec  76.95 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | | | +-Layer assignment (8T)                  7.54%  76.95 sec  76.95 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       +-Export cong map                              1.18%  76.95 sec  76.95 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | +-Export 2D cong map                         0.18%  76.95 sec  76.95 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       +-Extract Global 3D Wires                      0.03%  76.95 sec  76.95 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       +-Track Assignment (8T)                       10.96%  76.95 sec  76.96 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | +-Initialization                             0.06%  76.95 sec  76.95 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | +-Track Assignment Kernel                    9.74%  76.95 sec  76.96 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | +-Free Memory                                0.01%  76.96 sec  76.96 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       +-Export                                      18.85%  76.96 sec  76.96 sec  0.01 sec  0.01 sec 
[12/13 18:57:11     52s] (I)       | +-Export DB wires                            8.86%  76.96 sec  76.96 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | | +-Export all nets (8T)                     4.29%  76.96 sec  76.96 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | | +-Set wire vias (8T)                       3.65%  76.96 sec  76.96 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | +-Report wirelength                          7.48%  76.96 sec  76.96 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | +-Update net boxes                           0.73%  76.96 sec  76.96 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | +-Update timing                              0.01%  76.96 sec  76.96 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       +-Postprocess design                           0.48%  76.96 sec  76.96 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)      ====================== Summary by functions ======================
[12/13 18:57:11     52s] (I)       Lv  Step                                   %      Real       CPU 
[12/13 18:57:11     52s] (I)      ------------------------------------------------------------------
[12/13 18:57:11     52s] (I)        0  Early Global Route kernel        100.00%  0.04 sec  0.05 sec 
[12/13 18:57:11     52s] (I)        1  Import and model                  36.65%  0.01 sec  0.02 sec 
[12/13 18:57:11     52s] (I)        1  Global Routing                    22.51%  0.01 sec  0.01 sec 
[12/13 18:57:11     52s] (I)        1  Export                            18.85%  0.01 sec  0.01 sec 
[12/13 18:57:11     52s] (I)        1  Track Assignment (8T)             10.96%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        1  Export cong map                    1.18%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        1  Postprocess design                 0.48%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        1  Extract Global 3D Wires            0.03%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        2  Create route DB                   24.82%  0.01 sec  0.02 sec 
[12/13 18:57:11     52s] (I)        2  Net group 1                       19.96%  0.01 sec  0.01 sec 
[12/13 18:57:11     52s] (I)        2  Track Assignment Kernel            9.74%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        2  Export DB wires                    8.86%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        2  Create route kernel                8.58%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        2  Report wirelength                  7.48%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        2  Create place DB                    1.43%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        2  Update net boxes                   0.73%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        2  Export 2D cong map                 0.18%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        2  Initialization                     0.11%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        2  Others data preparation            0.10%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        2  Read aux data                      0.02%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        2  Update timing                      0.01%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        2  Free Memory                        0.01%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        3  Import route data (8T)            22.62%  0.01 sec  0.02 sec 
[12/13 18:57:11     52s] (I)        3  Phase 1l                           8.03%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        3  Phase 1a                           6.03%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        3  Export all nets (8T)               4.29%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        3  Set wire vias (8T)                 3.65%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        3  Import place data                  1.12%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        3  Generate topology (8T)             0.55%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        3  Phase 1e                           0.51%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        3  Phase 1g                           0.40%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        3  Phase 1h                           0.39%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        3  Phase 1b                           0.09%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        3  Phase 1c                           0.05%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        3  Phase 1d                           0.04%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        3  Phase 1f                           0.03%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        4  Read blockages ( Layer 2-5 )      13.68%  0.00 sec  0.02 sec 
[12/13 18:57:11     52s] (I)        4  Layer assignment (8T)              7.54%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        4  Pattern routing (8T)               5.58%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        4  Model blockage capacity            0.68%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        4  Read prerouted                     0.46%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        4  Move terms for access (8T)         0.29%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        4  Read nets                          0.27%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        4  Read instances and placement       0.23%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        4  Post Routing                       0.07%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        4  Initialize 3D grid graph           0.05%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        4  Read blackboxes                    0.03%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        4  Set up via pillars                 0.02%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        4  Route legalization                 0.01%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        5  Read PG blockages                 10.40%  0.00 sec  0.01 sec 
[12/13 18:57:11     52s] (I)        5  Initialize 3D capacity             0.25%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        5  Read instance blockages            0.17%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        5  Read clock blockages               0.06%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        5  Read other blockages               0.05%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        5  Read routing blockages             0.02%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        5  Read halo blockages                0.02%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        5  Read boundary cut boxes            0.02%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        6  Allocate memory for PG via list    0.08%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] Running post-eGR process
[12/13 18:57:11     52s]         Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/13 18:57:11     52s]       Routing using eGR only done.
[12/13 18:57:11     52s] Net route status summary:
[12/13 18:57:11     52s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/13 18:57:11     52s]   Non-clock:    48 (unrouted=6, trialRouted=42, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=6, (crossesIlmBoundary AND tooFewTerms=0)])
[12/13 18:57:11     52s] 
[12/13 18:57:11     52s] CCOPT: Done with clock implementation routing.
[12/13 18:57:11     52s] 
[12/13 18:57:11     52s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/13 18:57:11     52s]     Clock implementation routing done.
[12/13 18:57:11     52s]     Leaving CCOpt scope - extractRC...
[12/13 18:57:11     52s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/13 18:57:11     52s] Extraction called for design 'adc' of instances=26 and nets=49 using extraction engine 'preRoute' .
[12/13 18:57:11     52s] PreRoute RC Extraction called for design adc.
[12/13 18:57:11     52s] RC Extraction called in multi-corner(1) mode.
[12/13 18:57:11     52s] RCMode: PreRoute
[12/13 18:57:11     52s]       RC Corner Indexes            0   
[12/13 18:57:11     52s] Capacitance Scaling Factor   : 1.00000 
[12/13 18:57:11     52s] Resistance Scaling Factor    : 1.00000 
[12/13 18:57:11     52s] Clock Cap. Scaling Factor    : 1.00000 
[12/13 18:57:11     52s] Clock Res. Scaling Factor    : 1.00000 
[12/13 18:57:11     52s] Shrink Factor                : 1.00000
[12/13 18:57:11     52s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/13 18:57:11     52s] Using Quantus QRC technology file ...
[12/13 18:57:11     52s] eee: Trim Metal Layers: { }
[12/13 18:57:11     52s] eee: RC Grid Memory allocated=540
[12/13 18:57:11     52s] eee: LayerId=1 widthSet size=1
[12/13 18:57:11     52s] eee: LayerId=2 widthSet size=1
[12/13 18:57:11     52s] eee: LayerId=3 widthSet size=1
[12/13 18:57:11     52s] eee: LayerId=4 widthSet size=1
[12/13 18:57:11     52s] eee: LayerId=5 widthSet size=1
[12/13 18:57:11     52s] eee: Total RC Grid memory=540
[12/13 18:57:11     52s] Updating RC grid for preRoute extraction ...
[12/13 18:57:11     52s] eee: Metal Layers Info:
[12/13 18:57:11     52s] eee: L: met1 met2 met3 met4 met5
[12/13 18:57:11     52s] eee: W: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/13 18:57:11     52s] eee: S: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/13 18:57:11     52s] eee: pegSigSF=1.070000
[12/13 18:57:11     52s] Initializing multi-corner resistance tables ...
[12/13 18:57:11     52s] eee: l=1 avDens=0.044681 usedTrk=8.042512 availTrk=180.000000 sigTrk=8.042512
[12/13 18:57:11     52s] eee: l=2 avDens=0.017682 usedTrk=4.774034 availTrk=270.000000 sigTrk=4.774034
[12/13 18:57:11     52s] eee: l=3 avDens=0.045834 usedTrk=6.221377 availTrk=135.737705 sigTrk=6.221377
[12/13 18:57:11     52s] eee: l=4 avDens=0.031199 usedTrk=8.400966 availTrk=269.268293 sigTrk=8.400966
[12/13 18:57:11     52s] eee: l=5 avDens=0.110545 usedTrk=5.001691 availTrk=45.245902 sigTrk=5.001691
[12/13 18:57:11     52s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/13 18:57:11     52s] eee: LAM-FP: thresh=1 ; dimX=103.000000 ; dimY=99.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[12/13 18:57:11     52s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.329600 uaWl=1.000000 uaWlH=0.294300 aWlH=0.000000 lMod=0 pMax=0.879500 pMod=80 pModAss=50 wcR=0.332500 newSi=0.001600 wHLS=1.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[12/13 18:57:11     52s] eee: NetCapCache creation started. (Current Mem: 3806.078M) 
[12/13 18:57:11     52s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3806.078M) 
[12/13 18:57:11     52s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3806.078M)
[12/13 18:57:11     52s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/13 18:57:11     52s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[12/13 18:57:11     52s]     Leaving CCOpt scope - Initializing placement interface...
[12/13 18:57:11     52s] OPERPROF: Starting DPlace-Init at level 1, MEM:3806.1M, EPOCH TIME: 1734112631.540353
[12/13 18:57:11     52s] Processing tracks to init pin-track alignment.
[12/13 18:57:11     52s] z: 2, totalTracks: 1
[12/13 18:57:11     52s] z: 4, totalTracks: 1
[12/13 18:57:11     52s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 18:57:11     52s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3806.1M, EPOCH TIME: 1734112631.541010
[12/13 18:57:11     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:11     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:11     52s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[12/13 18:57:11     52s] 
[12/13 18:57:11     52s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:57:11     52s] OPERPROF:     Starting CMU at level 3, MEM:3806.1M, EPOCH TIME: 1734112631.542188
[12/13 18:57:11     52s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.001, MEM:3806.1M, EPOCH TIME: 1734112631.542938
[12/13 18:57:11     52s] 
[12/13 18:57:11     52s] Bad Lib Cell Checking (CMU) is done! (0)
[12/13 18:57:11     52s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.004, REAL:0.002, MEM:3806.1M, EPOCH TIME: 1734112631.543018
[12/13 18:57:11     52s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3806.1M, EPOCH TIME: 1734112631.543051
[12/13 18:57:11     52s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3806.1M, EPOCH TIME: 1734112631.543263
[12/13 18:57:11     52s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3806.1MB).
[12/13 18:57:11     52s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.005, REAL:0.003, MEM:3806.1M, EPOCH TIME: 1734112631.543367
[12/13 18:57:11     52s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s]     Legalizer reserving space for clock trees
[12/13 18:57:11     52s]     Calling post conditioning for eGRPC...
[12/13 18:57:11     52s]       eGRPC...
[12/13 18:57:11     52s]         eGRPC active optimizations:
[12/13 18:57:11     52s]          - Move Down
[12/13 18:57:11     52s]          - Downsizing before DRV sizing
[12/13 18:57:11     52s]          - DRV fixing with sizing
[12/13 18:57:11     52s]          - Move to fanout
[12/13 18:57:11     52s]          - Cloning
[12/13 18:57:11     52s]         
[12/13 18:57:11     52s]         Currently running CTS, using active skew data
[12/13 18:57:11     52s]         ProEngine running partially connected to DB
[12/13 18:57:11     52s]         Reset bufferability constraints...
[12/13 18:57:11     52s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[12/13 18:57:11     52s]         Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
[12/13 18:57:11     52s] End AAE Lib Interpolated Model. (MEM=3806.08 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 18:57:11     52s]         Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s]         Clock DAG hash eGRPC initial state: 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]         CTS services accumulated run-time stats eGRPC initial state:
[12/13 18:57:11     52s]           delay calculator: calls=438, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]           legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:11     52s]           steiner router: calls=439, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]         Clock DAG stats eGRPC initial state:
[12/13 18:57:11     52s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/13 18:57:11     52s]           sink counts      : regular=4, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4
[12/13 18:57:11     52s]           misc counts      : r=1, pp=0, mci=0
[12/13 18:57:11     52s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/13 18:57:11     52s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/13 18:57:11     52s]           sink capacitance : total=0.007pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/13 18:57:11     52s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.008pF, total=0.008pF
[12/13 18:57:11     52s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=48.145um, total=48.145um
[12/13 18:57:11     52s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/13 18:57:11     52s]         Clock DAG net violations eGRPC initial state: none
[12/13 18:57:11     52s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[12/13 18:57:11     52s]           Leaf : target=0.142ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.085ns, 0 <= 0.113ns, 0 <= 0.127ns, 0 <= 0.135ns, 0 <= 0.142ns}
[12/13 18:57:11     52s]         Primary reporting skew groups eGRPC initial state:
[12/13 18:57:11     52s]           skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.127], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/13 18:57:11     52s]               min path sink: therm1/out_reg[3]/CK
[12/13 18:57:11     52s]               max path sink: therm1/out_reg[3]/CK
[12/13 18:57:11     52s]         Skew group summary eGRPC initial state:
[12/13 18:57:11     52s]           skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.127], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/13 18:57:11     52s]         eGRPC Moving buffers...
[12/13 18:57:11     52s]           Clock DAG hash before 'eGRPC Moving buffers': 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[12/13 18:57:11     52s]             delay calculator: calls=438, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]             legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:11     52s]             steiner router: calls=439, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]           Violation analysis...
[12/13 18:57:11     52s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s]           Clock DAG hash after 'eGRPC Moving buffers': 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[12/13 18:57:11     52s]             delay calculator: calls=438, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]             legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:11     52s]             steiner router: calls=439, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]           Clock DAG stats after 'eGRPC Moving buffers':
[12/13 18:57:11     52s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/13 18:57:11     52s]             sink counts      : regular=4, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4
[12/13 18:57:11     52s]             misc counts      : r=1, pp=0, mci=0
[12/13 18:57:11     52s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/13 18:57:11     52s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/13 18:57:11     52s]             sink capacitance : total=0.007pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/13 18:57:11     52s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.008pF, total=0.008pF
[12/13 18:57:11     52s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=48.145um, total=48.145um
[12/13 18:57:11     52s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/13 18:57:11     52s]           Clock DAG net violations after 'eGRPC Moving buffers': none
[12/13 18:57:11     52s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[12/13 18:57:11     52s]             Leaf : target=0.142ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.085ns, 0 <= 0.113ns, 0 <= 0.127ns, 0 <= 0.135ns, 0 <= 0.142ns}
[12/13 18:57:11     52s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[12/13 18:57:11     52s]             skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.127]
[12/13 18:57:11     52s]                 min path sink: therm1/out_reg[3]/CK
[12/13 18:57:11     52s]                 max path sink: therm1/out_reg[3]/CK
[12/13 18:57:11     52s]           Skew group summary after 'eGRPC Moving buffers':
[12/13 18:57:11     52s]             skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.127]
[12/13 18:57:11     52s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/13 18:57:11     52s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[12/13 18:57:11     52s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/13 18:57:11     52s]             delay calculator: calls=438, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]             legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:11     52s]             steiner router: calls=439, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]           Artificially removing long paths...
[12/13 18:57:11     52s]             Clock DAG hash before 'Artificially removing long paths': 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]             CTS services accumulated run-time stats before 'Artificially removing long paths':
[12/13 18:57:11     52s]               delay calculator: calls=438, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]               legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:11     52s]               steiner router: calls=439, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/13 18:57:11     52s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s]           Modifying slew-target multiplier from 1 to 0.9
[12/13 18:57:11     52s]           Downsizing prefiltering...
[12/13 18:57:11     52s]           Downsizing prefiltering done.
[12/13 18:57:11     52s]           Prefiltering Summary : numPassedPreFiltering = 1, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
[12/13 18:57:11     52s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[12/13 18:57:11     52s]           DoDownSizing Summary : numSized = 0, numUnchanged = 1
[12/13 18:57:11     52s]           CCOpt-eGRPC Downsizing: considered: 1, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
[12/13 18:57:11     52s]           Reverting slew-target multiplier from 0.9 to 1
[12/13 18:57:11     52s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/13 18:57:11     52s]             delay calculator: calls=438, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]             legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:11     52s]             steiner router: calls=439, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/13 18:57:11     52s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/13 18:57:11     52s]             sink counts      : regular=4, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4
[12/13 18:57:11     52s]             misc counts      : r=1, pp=0, mci=0
[12/13 18:57:11     52s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/13 18:57:11     52s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/13 18:57:11     52s]             sink capacitance : total=0.007pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/13 18:57:11     52s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.008pF, total=0.008pF
[12/13 18:57:11     52s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=48.145um, total=48.145um
[12/13 18:57:11     52s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/13 18:57:11     52s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
[12/13 18:57:11     52s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/13 18:57:11     52s]             Leaf : target=0.142ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.085ns, 0 <= 0.113ns, 0 <= 0.127ns, 0 <= 0.135ns, 0 <= 0.142ns}
[12/13 18:57:11     52s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/13 18:57:11     52s]             skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.127]
[12/13 18:57:11     52s]                 min path sink: therm1/out_reg[3]/CK
[12/13 18:57:11     52s]                 max path sink: therm1/out_reg[3]/CK
[12/13 18:57:11     52s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/13 18:57:11     52s]             skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.127]
[12/13 18:57:11     52s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/13 18:57:11     52s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s]         eGRPC Fixing DRVs...
[12/13 18:57:11     52s]           Clock DAG hash before 'eGRPC Fixing DRVs': 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[12/13 18:57:11     52s]             delay calculator: calls=438, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]             legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:11     52s]             steiner router: calls=439, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/13 18:57:11     52s]           CCOpt-eGRPC: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/13 18:57:11     52s]           
[12/13 18:57:11     52s]           Statistics: Fix DRVs (cell sizing):
[12/13 18:57:11     52s]           ===================================
[12/13 18:57:11     52s]           
[12/13 18:57:11     52s]           Cell changes by Net Type:
[12/13 18:57:11     52s]           
[12/13 18:57:11     52s]           -------------------------------------------------------------------------------------------------
[12/13 18:57:11     52s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/13 18:57:11     52s]           -------------------------------------------------------------------------------------------------
[12/13 18:57:11     52s]           top                0            0           0            0                    0                0
[12/13 18:57:11     52s]           trunk              0            0           0            0                    0                0
[12/13 18:57:11     52s]           leaf               0            0           0            0                    0                0
[12/13 18:57:11     52s]           -------------------------------------------------------------------------------------------------
[12/13 18:57:11     52s]           Total              0            0           0            0                    0                0
[12/13 18:57:11     52s]           -------------------------------------------------------------------------------------------------
[12/13 18:57:11     52s]           
[12/13 18:57:11     52s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[12/13 18:57:11     52s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/13 18:57:11     52s]           
[12/13 18:57:11     52s]           Clock DAG hash after 'eGRPC Fixing DRVs': 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[12/13 18:57:11     52s]             delay calculator: calls=438, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]             legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:11     52s]             steiner router: calls=439, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[12/13 18:57:11     52s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/13 18:57:11     52s]             sink counts      : regular=4, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4
[12/13 18:57:11     52s]             misc counts      : r=1, pp=0, mci=0
[12/13 18:57:11     52s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/13 18:57:11     52s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/13 18:57:11     52s]             sink capacitance : total=0.007pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/13 18:57:11     52s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.008pF, total=0.008pF
[12/13 18:57:11     52s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=48.145um, total=48.145um
[12/13 18:57:11     52s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/13 18:57:11     52s]           Clock DAG net violations after 'eGRPC Fixing DRVs': none
[12/13 18:57:11     52s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[12/13 18:57:11     52s]             Leaf : target=0.142ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.085ns, 0 <= 0.113ns, 0 <= 0.127ns, 0 <= 0.135ns, 0 <= 0.142ns}
[12/13 18:57:11     52s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[12/13 18:57:11     52s]             skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.127]
[12/13 18:57:11     52s]                 min path sink: therm1/out_reg[3]/CK
[12/13 18:57:11     52s]                 max path sink: therm1/out_reg[3]/CK
[12/13 18:57:11     52s]           Skew group summary after 'eGRPC Fixing DRVs':
[12/13 18:57:11     52s]             skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.127]
[12/13 18:57:11     52s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/13 18:57:11     52s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s]         
[12/13 18:57:11     52s]         Slew Diagnostics: After DRV fixing
[12/13 18:57:11     52s]         ==================================
[12/13 18:57:11     52s]         
[12/13 18:57:11     52s]         Global Causes:
[12/13 18:57:11     52s]         
[12/13 18:57:11     52s]         -------------------------------------
[12/13 18:57:11     52s]         Cause
[12/13 18:57:11     52s]         -------------------------------------
[12/13 18:57:11     52s]         DRV fixing with buffering is disabled
[12/13 18:57:11     52s]         -------------------------------------
[12/13 18:57:11     52s]         
[12/13 18:57:11     52s]         Top 5 overslews:
[12/13 18:57:11     52s]         
[12/13 18:57:11     52s]         ---------------------------------
[12/13 18:57:11     52s]         Overslew    Causes    Driving Pin
[12/13 18:57:11     52s]         ---------------------------------
[12/13 18:57:11     52s]           (empty table)
[12/13 18:57:11     52s]         ---------------------------------
[12/13 18:57:11     52s]         
[12/13 18:57:11     52s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/13 18:57:11     52s]         
[12/13 18:57:11     52s]         -------------------
[12/13 18:57:11     52s]         Cause    Occurences
[12/13 18:57:11     52s]         -------------------
[12/13 18:57:11     52s]           (empty table)
[12/13 18:57:11     52s]         -------------------
[12/13 18:57:11     52s]         
[12/13 18:57:11     52s]         Violation diagnostics counts from the 0 nodes that have violations:
[12/13 18:57:11     52s]         
[12/13 18:57:11     52s]         -------------------
[12/13 18:57:11     52s]         Cause    Occurences
[12/13 18:57:11     52s]         -------------------
[12/13 18:57:11     52s]           (empty table)
[12/13 18:57:11     52s]         -------------------
[12/13 18:57:11     52s]         
[12/13 18:57:11     52s]         Reconnecting optimized routes...
[12/13 18:57:11     52s]         Reset timing graph...
[12/13 18:57:11     52s] Ignoring AAE DB Resetting ...
[12/13 18:57:11     52s]         Reset timing graph done.
[12/13 18:57:11     52s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s]         Violation analysis...
[12/13 18:57:11     52s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s]         Clock instances to consider for cloning: 0
[12/13 18:57:11     52s]         Reset timing graph...
[12/13 18:57:11     52s] Ignoring AAE DB Resetting ...
[12/13 18:57:11     52s]         Reset timing graph done.
[12/13 18:57:11     52s]         Set dirty flag on 0 instances, 0 nets
[12/13 18:57:11     52s]         Clock DAG hash before routing clock trees: 4134715561346445349 7475588239182482524
[12/13 18:57:11     52s]         CTS services accumulated run-time stats before routing clock trees:
[12/13 18:57:11     52s]           delay calculator: calls=438, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:11     52s]           legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:11     52s]           steiner router: calls=439, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:11     52s]         Clock DAG stats before routing clock trees:
[12/13 18:57:11     52s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/13 18:57:11     52s]           sink counts      : regular=4, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4
[12/13 18:57:11     52s]           misc counts      : r=1, pp=0, mci=0
[12/13 18:57:11     52s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/13 18:57:11     52s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/13 18:57:11     52s]           sink capacitance : total=0.007pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/13 18:57:11     52s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.008pF, total=0.008pF
[12/13 18:57:11     52s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=48.145um, total=48.145um
[12/13 18:57:11     52s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/13 18:57:11     52s]         Clock DAG net violations before routing clock trees: none
[12/13 18:57:11     52s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[12/13 18:57:11     52s]           Leaf : target=0.142ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.085ns, 0 <= 0.113ns, 0 <= 0.127ns, 0 <= 0.135ns, 0 <= 0.142ns}
[12/13 18:57:11     52s]         Primary reporting skew groups before routing clock trees:
[12/13 18:57:11     52s]           skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.127], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/13 18:57:11     52s]               min path sink: therm1/out_reg[3]/CK
[12/13 18:57:11     52s]               max path sink: therm1/out_reg[3]/CK
[12/13 18:57:11     52s]         Skew group summary before routing clock trees:
[12/13 18:57:11     52s]           skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.127], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/13 18:57:11     52s]       eGRPC done.
[12/13 18:57:11     52s]     Calling post conditioning for eGRPC done.
[12/13 18:57:11     52s]   eGR Post Conditioning done.
[12/13 18:57:11     52s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[12/13 18:57:11     52s]   Leaving CCOpt scope - Cleaning up placement interface...
[12/13 18:57:11     52s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3854.2M, EPOCH TIME: 1734112631.550973
[12/13 18:57:11     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:11     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:11     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:11     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:11     52s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:3806.2M, EPOCH TIME: 1734112631.551575
[12/13 18:57:11     52s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[12/13 18:57:11     52s]   Leaving CCOpt scope - ClockRefiner...
[12/13 18:57:11     52s]   Assigned high priority to 0 instances.
[12/13 18:57:11     52s]   Soft fixed 0 clock instances.
[12/13 18:57:11     52s]   Performing Single Pass Refine Place.
[12/13 18:57:11     52s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[12/13 18:57:11     52s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3806.2M, EPOCH TIME: 1734112631.559461
[12/13 18:57:11     52s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3806.2M, EPOCH TIME: 1734112631.559529
[12/13 18:57:11     52s] Processing tracks to init pin-track alignment.
[12/13 18:57:11     52s] z: 2, totalTracks: 1
[12/13 18:57:11     52s] z: 4, totalTracks: 1
[12/13 18:57:11     52s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 18:57:11     52s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3806.2M, EPOCH TIME: 1734112631.560048
[12/13 18:57:11     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:11     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:11     52s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[12/13 18:57:11     52s] 
[12/13 18:57:11     52s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:57:11     52s] OPERPROF:       Starting CMU at level 4, MEM:3806.2M, EPOCH TIME: 1734112631.561167
[12/13 18:57:11     52s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.000, MEM:3806.2M, EPOCH TIME: 1734112631.561569
[12/13 18:57:11     52s] 
[12/13 18:57:11     52s] Bad Lib Cell Checking (CMU) is done! (0)
[12/13 18:57:11     52s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.003, REAL:0.002, MEM:3806.2M, EPOCH TIME: 1734112631.561648
[12/13 18:57:11     52s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3806.2M, EPOCH TIME: 1734112631.561683
[12/13 18:57:11     52s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3806.2M, EPOCH TIME: 1734112631.561911
[12/13 18:57:11     52s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3806.2MB).
[12/13 18:57:11     52s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.004, REAL:0.002, MEM:3806.2M, EPOCH TIME: 1734112631.562002
[12/13 18:57:11     52s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.004, REAL:0.003, MEM:3806.2M, EPOCH TIME: 1734112631.562029
[12/13 18:57:11     52s] TDRefine: refinePlace mode is spiral
[12/13 18:57:11     52s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2428672.7
[12/13 18:57:11     52s] OPERPROF: Starting Refine-Place at level 1, MEM:3806.2M, EPOCH TIME: 1734112631.562103
[12/13 18:57:11     52s] *** Starting refinePlace (0:00:52.3 mem=3806.2M) ***
[12/13 18:57:11     52s] Total net bbox length = 5.945e+02 (2.792e+02 3.153e+02) (ext = 1.072e+02)
[12/13 18:57:11     52s] 
[12/13 18:57:11     52s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:57:11     52s] Move report: placeLevelShifters moves 1 insts, mean move: 0.46 um, max move: 0.46 um 
[12/13 18:57:11     52s] 	Max move on inst (pretherm): (10.12, 16.57) --> (10.58, 16.57)
[12/13 18:57:11     52s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3806.2M, EPOCH TIME: 1734112631.562341
[12/13 18:57:11     52s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:3806.2M, EPOCH TIME: 1734112631.562386
[12/13 18:57:11     52s] (I)      Default pattern map key = adc_default.
[12/13 18:57:11     52s] Set min layer with default ( 2 )
[12/13 18:57:11     52s] Set max layer with default ( 127 )
[12/13 18:57:11     52s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:57:11     52s] Min route layer (adjusted) = 2
[12/13 18:57:11     52s] Max route layer (adjusted) = 5
[12/13 18:57:11     52s] (I)      Default pattern map key = adc_default.
[12/13 18:57:11     52s] Set min layer with default ( 2 )
[12/13 18:57:11     52s] Set max layer with default ( 127 )
[12/13 18:57:11     52s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:57:11     52s] Min route layer (adjusted) = 2
[12/13 18:57:11     52s] Max route layer (adjusted) = 5
[12/13 18:57:11     52s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3806.2M, EPOCH TIME: 1734112631.565197
[12/13 18:57:11     52s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:3806.2M, EPOCH TIME: 1734112631.565247
[12/13 18:57:11     52s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:3806.2M, EPOCH TIME: 1734112631.565278
[12/13 18:57:11     52s] Starting refinePlace ...
[12/13 18:57:11     52s] (I)      Default pattern map key = adc_default.
[12/13 18:57:11     52s] Set min layer with default ( 2 )
[12/13 18:57:11     52s] Set max layer with default ( 127 )
[12/13 18:57:11     52s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:57:11     52s] Min route layer (adjusted) = 2
[12/13 18:57:11     52s] Max route layer (adjusted) = 5
[12/13 18:57:11     52s] One DDP V2 for no tweak run.
[12/13 18:57:11     52s] (I)      Default pattern map key = adc_default.
[12/13 18:57:11     52s] Set min layer with default ( 2 )
[12/13 18:57:11     52s] Set max layer with default ( 127 )
[12/13 18:57:11     52s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:57:11     52s] Min route layer (adjusted) = 2
[12/13 18:57:11     52s] Max route layer (adjusted) = 5
[12/13 18:57:11     52s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3934.2M, EPOCH TIME: 1734112631.570447
[12/13 18:57:11     52s] DDP initSite1 nrRow 7 nrJob 7
[12/13 18:57:11     52s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3934.2M, EPOCH TIME: 1734112631.570502
[12/13 18:57:11     52s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:3934.2M, EPOCH TIME: 1734112631.570634
[12/13 18:57:11     52s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3934.2M, EPOCH TIME: 1734112631.570668
[12/13 18:57:11     52s] DDP markSite nrRow 7 nrJob 7
[12/13 18:57:11     52s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:3934.2M, EPOCH TIME: 1734112631.570812
[12/13 18:57:11     52s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.000, MEM:3934.2M, EPOCH TIME: 1734112631.570845
[12/13 18:57:11     52s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3934.2M, EPOCH TIME: 1734112631.570948
[12/13 18:57:11     52s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:3934.2M, EPOCH TIME: 1734112631.570973
[12/13 18:57:11     52s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3934.2M, EPOCH TIME: 1734112631.571019
[12/13 18:57:11     52s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3934.2M, EPOCH TIME: 1734112631.571045
[12/13 18:57:11     52s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:3934.2M, EPOCH TIME: 1734112631.571147
[12/13 18:57:11     52s] ** Cut row section cpu time 0:00:00.0.
[12/13 18:57:11     52s]  ** Cut row section real time 0:00:00.0.
[12/13 18:57:11     52s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:3934.2M, EPOCH TIME: 1734112631.571189
[12/13 18:57:11     52s]   Spread Effort: high, standalone mode, useDDP on.
[12/13 18:57:11     52s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3774.2MB) @(0:00:52.3 - 0:00:52.3).
[12/13 18:57:11     52s] Move report: preRPlace moves 1 insts, mean move: 0.46 um, max move: 0.46 um 
[12/13 18:57:11     52s] 	Max move on inst (pretherm): (10.58, 16.57) --> (10.12, 16.57)
[12/13 18:57:11     52s] 	Length: 30 sites, height: 3 rows, site name: CoreSite, cell type: pre_therm
[12/13 18:57:11     52s] wireLenOptFixPriorityInst 4 inst fixed
[12/13 18:57:11     52s] 
[12/13 18:57:11     52s] Running Spiral MT with 8 threads  fetchWidth=8 
[12/13 18:57:11     52s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/13 18:57:11     52s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[12/13 18:57:11     52s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/13 18:57:11     52s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3774.2MB) @(0:00:52.3 - 0:00:52.3).
[12/13 18:57:11     52s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/13 18:57:11     52s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3774.2MB
[12/13 18:57:11     52s] Statistics of distance of Instance movement in refine placement:
[12/13 18:57:11     52s]   maximum (X+Y) =         0.00 um
[12/13 18:57:11     52s]   mean    (X+Y) =         0.00 um
[12/13 18:57:11     52s] Summary Report:
[12/13 18:57:11     52s] Instances move: 0 (out of 26 movable)
[12/13 18:57:11     52s] Instances flipped: 0
[12/13 18:57:11     52s] Mean displacement: 0.00 um
[12/13 18:57:11     52s] Max displacement: 0.00 um 
[12/13 18:57:11     52s] Total instances moved : 0
[12/13 18:57:11     52s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.017, REAL:0.015, MEM:3774.2M, EPOCH TIME: 1734112631.580022
[12/13 18:57:11     52s] Total net bbox length = 5.945e+02 (2.792e+02 3.153e+02) (ext = 1.072e+02)
[12/13 18:57:11     52s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3774.2MB
[12/13 18:57:11     52s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3774.2MB) @(0:00:52.3 - 0:00:52.3).
[12/13 18:57:11     52s] *** Finished refinePlace (0:00:52.3 mem=3774.2M) ***
[12/13 18:57:11     52s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2428672.7
[12/13 18:57:11     52s] OPERPROF: Finished Refine-Place at level 1, CPU:0.021, REAL:0.018, MEM:3774.2M, EPOCH TIME: 1734112631.580235
[12/13 18:57:11     52s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3774.2M, EPOCH TIME: 1734112631.580295
[12/13 18:57:11     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:28).
[12/13 18:57:11     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:11     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:11     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:11     52s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:3774.2M, EPOCH TIME: 1734112631.580935
[12/13 18:57:11     52s]   ClockRefiner summary
[12/13 18:57:11     52s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 4).
[12/13 18:57:11     52s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[12/13 18:57:11     52s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 4).
[12/13 18:57:11     52s]   Restoring pStatusCts on 0 clock instances.
[12/13 18:57:11     52s]   Revert refine place priority changes on 0 instances.
[12/13 18:57:11     52s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:11     52s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/13 18:57:11     52s]   CCOpt::Phase::Routing...
[12/13 18:57:11     52s]   Clock implementation routing...
[12/13 18:57:11     52s]     Leaving CCOpt scope - Routing Tools...
[12/13 18:57:11     52s] Net route status summary:
[12/13 18:57:11     52s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/13 18:57:11     52s]   Non-clock:    48 (unrouted=6, trialRouted=42, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=6, (crossesIlmBoundary AND tooFewTerms=0)])
[12/13 18:57:11     52s]     Routing using eGR in eGR->NR Step...
[12/13 18:57:11     52s]       Early Global Route - eGR->Nr High Frequency step...
[12/13 18:57:11     52s] (ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
[12/13 18:57:11     52s] (ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
[12/13 18:57:11     52s] (ccopt eGR): Start to route 1 all nets
[12/13 18:57:11     52s] Running pre-eGR process
[12/13 18:57:11     52s] (I)      Initializing eGR engine (clean)
[12/13 18:57:11     52s] Set min layer with default ( 2 )
[12/13 18:57:11     52s] Set max layer with default ( 127 )
[12/13 18:57:11     52s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:57:11     52s] Min route layer (adjusted) = 2
[12/13 18:57:11     52s] Max route layer (adjusted) = 5
[12/13 18:57:11     52s] (I)      Initializing eGR engine (clean)
[12/13 18:57:11     52s] Set min layer with default ( 2 )
[12/13 18:57:11     52s] Set max layer with default ( 127 )
[12/13 18:57:11     52s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:57:11     52s] Min route layer (adjusted) = 2
[12/13 18:57:11     52s] Max route layer (adjusted) = 5
[12/13 18:57:11     52s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3.58 MB )
[12/13 18:57:11     52s] (I)      Running eGR Cong Clean flow
[12/13 18:57:11     52s] (I)      # wire layers (front) : 6
[12/13 18:57:11     52s] (I)      # wire layers (back)  : 0
[12/13 18:57:11     52s] (I)      min wire layer : 1
[12/13 18:57:11     52s] (I)      max wire layer : 5
[12/13 18:57:11     52s] (I)      # cut layers (front) : 5
[12/13 18:57:11     52s] (I)      # cut layers (back)  : 0
[12/13 18:57:11     52s] (I)      min cut layer : 1
[12/13 18:57:11     52s] (I)      max cut layer : 4
[12/13 18:57:11     52s] (I)      ================================ Layers ================================
[12/13 18:57:11     52s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/13 18:57:11     52s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[12/13 18:57:11     52s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/13 18:57:11     52s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[12/13 18:57:11     52s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[12/13 18:57:11     52s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[12/13 18:57:11     52s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[12/13 18:57:11     52s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[12/13 18:57:11     52s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[12/13 18:57:11     52s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[12/13 18:57:11     52s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[12/13 18:57:11     52s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[12/13 18:57:11     52s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[12/13 18:57:11     52s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[12/13 18:57:11     52s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/13 18:57:11     52s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[12/13 18:57:11     52s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[12/13 18:57:11     52s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/13 18:57:11     52s] (I)      Started Import and model ( Curr Mem: 3.58 MB )
[12/13 18:57:11     52s] (I)      Default pattern map key = adc_default.
[12/13 18:57:11     52s] (I)      == Non-default Options ==
[12/13 18:57:11     52s] (I)      Clean congestion better                            : true
[12/13 18:57:11     52s] (I)      Estimate vias on DPT layer                         : true
[12/13 18:57:11     52s] (I)      Clean congestion layer assignment rounds           : 3
[12/13 18:57:11     52s] (I)      Layer constraints as soft constraints              : true
[12/13 18:57:11     52s] (I)      Soft top layer                                     : true
[12/13 18:57:11     52s] (I)      Skip prospective layer relax nets                  : true
[12/13 18:57:11     52s] (I)      Better NDR handling                                : true
[12/13 18:57:11     52s] (I)      Improved NDR modeling in LA                        : true
[12/13 18:57:11     52s] (I)      Routing cost fix for NDR handling                  : true
[12/13 18:57:11     52s] (I)      Block tracks for preroutes                         : true
[12/13 18:57:11     52s] (I)      Assign IRoute by net group key                     : true
[12/13 18:57:11     52s] (I)      Block unroutable channels                          : true
[12/13 18:57:11     52s] (I)      Block unroutable channels 3D                       : true
[12/13 18:57:11     52s] (I)      Bound layer relaxed segment wl                     : true
[12/13 18:57:11     52s] (I)      Blocked pin reach length threshold                 : 2
[12/13 18:57:11     52s] (I)      Check blockage within NDR space in TA              : true
[12/13 18:57:11     52s] (I)      Skip must join for term with via pillar            : true
[12/13 18:57:11     52s] (I)      Model find APA for IO pin                          : true
[12/13 18:57:11     52s] (I)      On pin location for off pin term                   : true
[12/13 18:57:11     52s] (I)      Handle EOL spacing                                 : true
[12/13 18:57:11     52s] (I)      Merge PG vias by gap                               : true
[12/13 18:57:11     52s] (I)      Maximum routing layer                              : 5
[12/13 18:57:11     52s] (I)      Top routing layer                                  : 5
[12/13 18:57:11     52s] (I)      Ignore routing layer                               : true
[12/13 18:57:11     52s] (I)      Route selected nets only                           : true
[12/13 18:57:11     52s] (I)      Refine MST                                         : true
[12/13 18:57:11     52s] (I)      Honor PRL                                          : true
[12/13 18:57:11     52s] (I)      Strong congestion aware                            : true
[12/13 18:57:11     52s] (I)      Improved initial location for IRoutes              : true
[12/13 18:57:11     52s] (I)      Multi panel TA                                     : true
[12/13 18:57:11     52s] (I)      Penalize wire overlap                              : true
[12/13 18:57:11     52s] (I)      Expand small instance blockage                     : true
[12/13 18:57:11     52s] (I)      Reduce via in TA                                   : true
[12/13 18:57:11     52s] (I)      SS-aware routing                                   : true
[12/13 18:57:11     52s] (I)      Improve tree edge sharing                          : true
[12/13 18:57:11     52s] (I)      Improve 2D via estimation                          : true
[12/13 18:57:11     52s] (I)      Refine Steiner tree                                : true
[12/13 18:57:11     52s] (I)      Build spine tree                                   : true
[12/13 18:57:11     52s] (I)      Model pass through capacity                        : true
[12/13 18:57:11     52s] (I)      Extend blockages by a half GCell                   : true
[12/13 18:57:11     52s] (I)      Consider pin shapes                                : true
[12/13 18:57:11     52s] (I)      Consider pin shapes for all nodes                  : true
[12/13 18:57:11     52s] (I)      Consider NR APA                                    : true
[12/13 18:57:11     52s] (I)      Consider IO pin shape                              : true
[12/13 18:57:11     52s] (I)      Fix pin connection bug                             : true
[12/13 18:57:11     52s] (I)      Consider layer RC for local wires                  : true
[12/13 18:57:11     52s] (I)      Honor layer constraint                             : true
[12/13 18:57:11     52s] (I)      Route to clock mesh pin                            : true
[12/13 18:57:11     52s] (I)      LA-aware pin escape length                         : 2
[12/13 18:57:11     52s] (I)      Connect multiple ports                             : true
[12/13 18:57:11     52s] (I)      Split for must join                                : true
[12/13 18:57:11     52s] (I)      Number of threads                                  : 8
[12/13 18:57:11     52s] (I)      Routing effort level                               : 10000
[12/13 18:57:11     52s] (I)      Prefer layer length threshold                      : 8
[12/13 18:57:11     52s] (I)      Overflow penalty cost                              : 10
[12/13 18:57:11     52s] (I)      A-star cost                                        : 0.300000
[12/13 18:57:11     52s] (I)      Misalignment cost                                  : 10.000000
[12/13 18:57:11     52s] (I)      Threshold for short IRoute                         : 6
[12/13 18:57:11     52s] (I)      Via cost during post routing                       : 1.000000
[12/13 18:57:11     52s] (I)      Layer congestion ratios                            : { { 1.0 } }
[12/13 18:57:11     52s] (I)      Source-to-sink ratio                               : 0.300000
[12/13 18:57:11     52s] (I)      Scenic ratio bound                                 : 3.000000
[12/13 18:57:11     52s] (I)      Segment layer relax scenic ratio                   : 1.250000
[12/13 18:57:11     52s] (I)      Net layer relax scenic ratio                       : 1.250000
[12/13 18:57:11     52s] (I)      Layer demotion scenic scale                        : 1.000000
[12/13 18:57:11     52s] (I)      Source-sink aware LA ratio                         : 0.500000
[12/13 18:57:11     52s] (I)      PG-aware similar topology routing                  : true
[12/13 18:57:11     52s] (I)      Maze routing via cost fix                          : true
[12/13 18:57:11     52s] (I)      Apply PRL on PG terms                              : true
[12/13 18:57:11     52s] (I)      Apply PRL on obs objects                           : true
[12/13 18:57:11     52s] (I)      Handle range-type spacing rules                    : true
[12/13 18:57:11     52s] (I)      PG gap threshold multiplier                        : 10.000000
[12/13 18:57:11     52s] (I)      Parallel spacing query fix                         : true
[12/13 18:57:11     52s] (I)      Force source to root IR                            : true
[12/13 18:57:11     52s] (I)      Layer Weights                                      : L2:4 L3:2.5
[12/13 18:57:11     52s] (I)      Multi-pass Schedule                                : {{} {} {}}
[12/13 18:57:11     52s] (I)      Route tie net to shape                             : auto
[12/13 18:57:11     52s] (I)      Do not relax to DPT layer                          : true
[12/13 18:57:11     52s] (I)      No DPT in post routing                             : true
[12/13 18:57:11     52s] (I)      Modeling PG via merging fix                        : true
[12/13 18:57:11     52s] (I)      Shield aware TA                                    : true
[12/13 18:57:11     52s] (I)      Strong shield aware TA                             : true
[12/13 18:57:11     52s] (I)      Overflow calculation fix in LA                     : true
[12/13 18:57:11     52s] (I)      Post routing fix                                   : true
[12/13 18:57:11     52s] (I)      Strong post routing                                : true
[12/13 18:57:11     52s] (I)      NDR via pillar fix                                 : true
[12/13 18:57:11     52s] (I)      Violation on path threshold                        : 1
[12/13 18:57:11     52s] (I)      Pass through capacity modeling                     : true
[12/13 18:57:11     52s] (I)      Select the non-relaxed segments in post routing stage : true
[12/13 18:57:11     52s] (I)      Select term pin box for io pin                     : true
[12/13 18:57:11     52s] (I)      Penalize NDR sharing                               : true
[12/13 18:57:11     52s] (I)      Enable special modeling                            : false
[12/13 18:57:11     52s] (I)      Keep fixed segments                                : true
[12/13 18:57:11     52s] (I)      Reorder net groups by key                          : true
[12/13 18:57:11     52s] (I)      Increase net scenic ratio                          : true
[12/13 18:57:11     52s] (I)      Method to set GCell size                           : row
[12/13 18:57:11     52s] (I)      Connect multiple ports and must join fix           : true
[12/13 18:57:11     52s] (I)      Avoid high resistance layers                       : true
[12/13 18:57:11     52s] (I)      Segment length threshold                           : 1
[12/13 18:57:11     52s] (I)      Model find APA for IO pin fix                      : true
[12/13 18:57:11     52s] (I)      Avoid connecting non-metal layers                  : true
[12/13 18:57:11     52s] (I)      Use track pitch for NDR                            : true
[12/13 18:57:11     52s] (I)      Decide max and min layer to relax with layer difference : true
[12/13 18:57:11     52s] (I)      Handle non-default track width                     : false
[12/13 18:57:11     52s] (I)      Tie hi/lo max distance                             : 41.400000
[12/13 18:57:11     52s] (I)      Counted 88 PG shapes. eGR will not process PG shapes layer by layer.
[12/13 18:57:11     52s] (I)      ============== Pin Summary ==============
[12/13 18:57:11     52s] (I)      +-------+--------+---------+------------+
[12/13 18:57:11     52s] (I)      | Layer | # pins | % total |      Group |
[12/13 18:57:11     52s] (I)      +-------+--------+---------+------------+
[12/13 18:57:11     52s] (I)      |     1 |     85 |   85.00 |        Pin |
[12/13 18:57:11     52s] (I)      |     2 |     15 |   15.00 |        Pin |
[12/13 18:57:11     52s] (I)      |     3 |      0 |    0.00 | Pin access |
[12/13 18:57:11     52s] (I)      |     4 |      0 |    0.00 | Pin access |
[12/13 18:57:11     52s] (I)      |     5 |      0 |    0.00 |      Other |
[12/13 18:57:11     52s] (I)      +-------+--------+---------+------------+
[12/13 18:57:11     52s] (I)      Use row-based GCell size
[12/13 18:57:11     52s] (I)      Use row-based GCell align
[12/13 18:57:11     52s] (I)      layer 0 area = 83000
[12/13 18:57:11     52s] (I)      layer 1 area = 67600
[12/13 18:57:11     52s] (I)      layer 2 area = 240000
[12/13 18:57:11     52s] (I)      layer 3 area = 240000
[12/13 18:57:11     52s] (I)      layer 4 area = 4000000
[12/13 18:57:11     52s] (I)      GCell unit size   : 4140
[12/13 18:57:11     52s] (I)      GCell multiplier  : 1
[12/13 18:57:11     52s] (I)      GCell row height  : 4140
[12/13 18:57:11     52s] (I)      Actual row height : 4140
[12/13 18:57:11     52s] (I)      GCell align ref   : 8280 8280
[12/13 18:57:11     52s] [NR-eGR] Track table information for default rule: 
[12/13 18:57:11     52s] [NR-eGR] met1 has single uniform track structure
[12/13 18:57:11     52s] [NR-eGR] met2 has single uniform track structure
[12/13 18:57:11     52s] [NR-eGR] met3 has single uniform track structure
[12/13 18:57:11     52s] [NR-eGR] met4 has single uniform track structure
[12/13 18:57:11     52s] [NR-eGR] met5 has single uniform track structure
[12/13 18:57:11     52s] (I)      =============== Default via ===============
[12/13 18:57:11     52s] (I)      +---+------------------+------------------+
[12/13 18:57:11     52s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[12/13 18:57:11     52s] (I)      +---+------------------+------------------+
[12/13 18:57:11     52s] (I)      | 1 |    2  M1M2_PR_R  |    4  M1M2_PR_MR |
[12/13 18:57:11     52s] (I)      | 2 |    7  M2M3_PR_R  |    9  M2M3_PR_MR |
[12/13 18:57:11     52s] (I)      | 3 |   11  M3M4_PR    |   14  M3M4_PR_MR |
[12/13 18:57:11     52s] (I)      | 4 |   16  M4M5_PR    |   19  M4M5_PR_MR |
[12/13 18:57:11     52s] (I)      +---+------------------+------------------+
[12/13 18:57:11     52s] [NR-eGR] Read 24 PG shapes
[12/13 18:57:11     52s] [NR-eGR] Read 0 clock shapes
[12/13 18:57:11     52s] [NR-eGR] Read 0 other shapes
[12/13 18:57:11     52s] [NR-eGR] #Routing Blockages  : 0
[12/13 18:57:11     52s] [NR-eGR] #Instance Blockages : 90
[12/13 18:57:11     52s] [NR-eGR] #PG Blockages       : 24
[12/13 18:57:11     52s] [NR-eGR] #Halo Blockages     : 0
[12/13 18:57:11     52s] [NR-eGR] #Boundary Blockages : 0
[12/13 18:57:11     52s] [NR-eGR] #Clock Blockages    : 0
[12/13 18:57:11     52s] [NR-eGR] #Other Blockages    : 0
[12/13 18:57:11     52s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/13 18:57:11     52s] (I)      Custom ignore net properties:
[12/13 18:57:11     52s] (I)      1 : NotLegal
[12/13 18:57:11     52s] (I)      2 : NotSelected
[12/13 18:57:11     52s] (I)      Default ignore net properties:
[12/13 18:57:11     52s] (I)      1 : Special
[12/13 18:57:11     52s] (I)      2 : Analog
[12/13 18:57:11     52s] (I)      3 : Fixed
[12/13 18:57:11     52s] (I)      4 : Skipped
[12/13 18:57:11     52s] (I)      5 : MixedSignal
[12/13 18:57:11     52s] (I)      Prerouted net properties:
[12/13 18:57:11     52s] (I)      1 : NotLegal
[12/13 18:57:11     52s] (I)      2 : Special
[12/13 18:57:11     52s] (I)      3 : Analog
[12/13 18:57:11     52s] (I)      4 : Fixed
[12/13 18:57:11     52s] (I)      5 : Skipped
[12/13 18:57:11     52s] (I)      6 : MixedSignal
[12/13 18:57:11     52s] [NR-eGR] Early global route reroute 1 out of 43 routable nets
[12/13 18:57:11     52s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/13 18:57:11     52s] [NR-eGR] Read 43 nets ( ignored 42 )
[12/13 18:57:11     52s] (I)        Front-side 43 ( ignored 42 )
[12/13 18:57:11     52s] (I)        Back-side  0 ( ignored 0 )
[12/13 18:57:11     52s] (I)        Both-side  0 ( ignored 0 )
[12/13 18:57:11     52s] [NR-eGR] Connected 0 must-join pins/ports (pre-process)
[12/13 18:57:11     52s] [NR-eGR] #via pillars        : 0
[12/13 18:57:11     52s] [NR-eGR] #must join all port : 0
[12/13 18:57:11     52s] [NR-eGR] #multiple ports     : 0
[12/13 18:57:11     52s] [NR-eGR] #has must join      : 0
[12/13 18:57:11     52s] (I)      early_global_route_priority property id does not exist.
[12/13 18:57:11     52s] (I)      Read Num Blocks=160  Num Prerouted Wires=0  Num CS=0
[12/13 18:57:11     52s] (I)      Layer 1 (V) : #blockages 92 : #preroutes 0
[12/13 18:57:11     52s] (I)      Layer 2 (H) : #blockages 25 : #preroutes 0
[12/13 18:57:11     52s] (I)      Layer 3 (V) : #blockages 23 : #preroutes 0
[12/13 18:57:11     52s] (I)      Layer 4 (H) : #blockages 20 : #preroutes 0
[12/13 18:57:11     52s] (I)      Moved 1 terms for better access 
[12/13 18:57:11     52s] (I)      Number of ignored nets                =     42
[12/13 18:57:11     52s] (I)      Number of connected nets              =      0
[12/13 18:57:11     52s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/13 18:57:11     52s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/13 18:57:11     52s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/13 18:57:11     52s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/13 18:57:11     52s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/13 18:57:11     52s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/13 18:57:11     52s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/13 18:57:11     52s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[12/13 18:57:11     52s] (I)      Ndr track 0 does not exist
[12/13 18:57:11     52s] (I)      ---------------------Grid Graph Info--------------------
[12/13 18:57:11     52s] (I)      Routing area        : (0, 0) - (47380, 45540)
[12/13 18:57:11     52s] (I)      Core area           : (8280, 8280) - (39100, 37260)
[12/13 18:57:11     52s] (I)      Site width          :   460  (dbu)
[12/13 18:57:11     52s] (I)      Row height          :  4140  (dbu)
[12/13 18:57:11     52s] (I)      GCell row height    :  4140  (dbu)
[12/13 18:57:11     52s] (I)      GCell width         :  4140  (dbu)
[12/13 18:57:11     52s] (I)      GCell height        :  4140  (dbu)
[12/13 18:57:11     52s] (I)      Grid                :    12    11     5
[12/13 18:57:11     52s] (I)      Layer numbers       :     1     2     3     4     5
[12/13 18:57:11     52s] (I)      Vertical capacity   :     0  4140     0  4140     0
[12/13 18:57:11     52s] (I)      Horizontal capacity :     0     0  4140     0  4140
[12/13 18:57:11     52s] (I)      Default wire width  :   140   140   300   300  1600
[12/13 18:57:11     52s] (I)      Default wire space  :   140   140   300   300  1600
[12/13 18:57:11     52s] (I)      Default wire pitch  :   280   280   600   600  3200
[12/13 18:57:11     52s] (I)      Default pitch size  :   280   460   610   615  3660
[12/13 18:57:11     52s] (I)      First track coord   :   460   460   350   900  4620
[12/13 18:57:11     52s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[12/13 18:57:11     52s] (I)      Total num of tracks :    98   102    74    76    11
[12/13 18:57:11     52s] (I)      Num of masks        :     1     1     1     1     1
[12/13 18:57:11     52s] (I)      Num of trim masks   :     0     0     0     0     0
[12/13 18:57:11     52s] (I)      --------------------------------------------------------
[12/13 18:57:11     52s] 
[12/13 18:57:11     52s] [NR-eGR] ============ Routing rule table ============
[12/13 18:57:11     52s] [NR-eGR] Rule id: 1  Nets: 1
[12/13 18:57:11     52s] [NR-eGR] ========================================
[12/13 18:57:11     52s] [NR-eGR] 
[12/13 18:57:11     52s] (I)      ======== NDR :  =========
[12/13 18:57:11     52s] (I)      +--------------+--------+
[12/13 18:57:11     52s] (I)      |           ID |      0 |
[12/13 18:57:11     52s] (I)      |         Name |        |
[12/13 18:57:11     52s] (I)      |      Default |    yes |
[12/13 18:57:11     52s] (I)      |  Clk Special |     no |
[12/13 18:57:11     52s] (I)      | Hard spacing |     no |
[12/13 18:57:11     52s] (I)      |    NDR track | (none) |
[12/13 18:57:11     52s] (I)      |      NDR via | (none) |
[12/13 18:57:11     52s] (I)      |  Extra space |      0 |
[12/13 18:57:11     52s] (I)      |      Shields |      0 |
[12/13 18:57:11     52s] (I)      |   Demand (H) |      1 |
[12/13 18:57:11     52s] (I)      |   Demand (V) |      1 |
[12/13 18:57:11     52s] (I)      |        #Nets |      0 |
[12/13 18:57:11     52s] (I)      +--------------+--------+
[12/13 18:57:11     52s] (I)      +-------------------------------------------------------------------------------------+
[12/13 18:57:11     52s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/13 18:57:11     52s] (I)      +-------------------------------------------------------------------------------------+
[12/13 18:57:11     52s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[12/13 18:57:11     52s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[12/13 18:57:11     52s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[12/13 18:57:11     52s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[12/13 18:57:11     52s] (I)      +-------------------------------------------------------------------------------------+
[12/13 18:57:11     52s] (I)      ======== NDR :  =========
[12/13 18:57:11     52s] (I)      +--------------+--------+
[12/13 18:57:11     52s] (I)      |           ID |      1 |
[12/13 18:57:11     52s] (I)      |         Name |        |
[12/13 18:57:11     52s] (I)      |      Default |     no |
[12/13 18:57:11     52s] (I)      |  Clk Special |     no |
[12/13 18:57:11     52s] (I)      | Hard spacing |     no |
[12/13 18:57:11     52s] (I)      |    NDR track | (none) |
[12/13 18:57:11     52s] (I)      |      NDR via | (none) |
[12/13 18:57:11     52s] (I)      |  Extra space |      1 |
[12/13 18:57:11     52s] (I)      |      Shields |      0 |
[12/13 18:57:11     52s] (I)      |   Demand (H) |      2 |
[12/13 18:57:11     52s] (I)      |   Demand (V) |      2 |
[12/13 18:57:11     52s] (I)      |        #Nets |      1 |
[12/13 18:57:11     52s] (I)      +--------------+--------+
[12/13 18:57:11     52s] (I)      +-------------------------------------------------------------------------------------+
[12/13 18:57:11     52s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/13 18:57:11     52s] (I)      +-------------------------------------------------------------------------------------+
[12/13 18:57:11     52s] (I)      |  met2    140      140    920      460      2      1      1    200    100        yes |
[12/13 18:57:11     52s] (I)      |  met3    300      300   1200      600      2      1      1    200    100        yes |
[12/13 18:57:11     52s] (I)      |  met4    300      300   1200      600      2      1      1    200    100        yes |
[12/13 18:57:11     52s] (I)      |  met5   1600     1600   6400     3200      2      1      1    200    100        yes |
[12/13 18:57:11     52s] (I)      +-------------------------------------------------------------------------------------+
[12/13 18:57:11     52s] (I)      =============== Blocked Tracks ===============
[12/13 18:57:11     52s] (I)      +-------+---------+----------+---------------+
[12/13 18:57:11     52s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/13 18:57:11     52s] (I)      +-------+---------+----------+---------------+
[12/13 18:57:11     52s] (I)      |     1 |       0 |        0 |         0.00% |
[12/13 18:57:11     52s] (I)      |     2 |    1122 |      283 |        25.22% |
[12/13 18:57:11     52s] (I)      |     3 |     888 |       81 |         9.12% |
[12/13 18:57:11     52s] (I)      |     4 |     836 |      168 |        20.10% |
[12/13 18:57:11     52s] (I)      |     5 |     132 |       46 |        34.85% |
[12/13 18:57:11     52s] (I)      +-------+---------+----------+---------------+
[12/13 18:57:11     52s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 3.61 MB )
[12/13 18:57:11     52s] (I)      Delete wires for 1 nets (async)
[12/13 18:57:11     52s] (I)      Reset routing kernel
[12/13 18:57:11     52s] (I)      Started Global Routing ( Curr Mem: 3.61 MB )
[12/13 18:57:11     52s] (I)      totalPins=5  totalGlobalPin=5 (100.00%)
[12/13 18:57:11     52s] (I)      ================= Net Group Info =================
[12/13 18:57:11     52s] (I)      +----+----------------+--------------+-----------+
[12/13 18:57:11     52s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[12/13 18:57:11     52s] (I)      +----+----------------+--------------+-----------+
[12/13 18:57:11     52s] (I)      |  1 |              1 |      met3(3) |   met4(4) |
[12/13 18:57:11     52s] (I)      +----+----------------+--------------+-----------+
[12/13 18:57:11     52s] (I)      total 2D Cap : 1487 = (819 H, 668 V)
[12/13 18:57:11     52s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[12/13 18:57:11     52s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[12/13 18:57:11     52s] (I)      
[12/13 18:57:11     52s] (I)      ============  Phase 1a Route ============
[12/13 18:57:11     52s] (I)      Usage: 9 = (1 H, 8 V) = (0.12% H, 1.20% V) = (4.140e+00um H, 3.312e+01um V)
[12/13 18:57:11     52s] (I)      
[12/13 18:57:11     52s] (I)      ============  Phase 1b Route ============
[12/13 18:57:11     52s] (I)      Usage: 9 = (1 H, 8 V) = (0.12% H, 1.20% V) = (4.140e+00um H, 3.312e+01um V)
[12/13 18:57:11     52s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.726000e+01um
[12/13 18:57:11     52s] (I)      
[12/13 18:57:11     52s] (I)      ============  Phase 1c Route ============
[12/13 18:57:11     52s] (I)      Usage: 9 = (1 H, 8 V) = (0.12% H, 1.20% V) = (4.140e+00um H, 3.312e+01um V)
[12/13 18:57:11     52s] (I)      
[12/13 18:57:11     52s] (I)      ============  Phase 1d Route ============
[12/13 18:57:11     52s] (I)      Usage: 9 = (1 H, 8 V) = (0.12% H, 1.20% V) = (4.140e+00um H, 3.312e+01um V)
[12/13 18:57:11     52s] (I)      
[12/13 18:57:11     52s] (I)      ============  Phase 1e Route ============
[12/13 18:57:11     52s] (I)      Usage: 9 = (1 H, 8 V) = (0.12% H, 1.20% V) = (4.140e+00um H, 3.312e+01um V)
[12/13 18:57:11     52s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.726000e+01um
[12/13 18:57:11     52s] (I)      
[12/13 18:57:11     52s] (I)      ============  Phase 1f Route ============
[12/13 18:57:11     52s] (I)      Usage: 9 = (1 H, 8 V) = (0.12% H, 1.20% V) = (4.140e+00um H, 3.312e+01um V)
[12/13 18:57:11     52s] (I)      
[12/13 18:57:11     52s] (I)      ============  Phase 1g Route ============
[12/13 18:57:11     52s] (I)      Usage: 9 = (1 H, 8 V) = (0.12% H, 1.20% V) = (4.140e+00um H, 3.312e+01um V)
[12/13 18:57:11     52s] (I)      
[12/13 18:57:11     52s] (I)      ============  Phase 1h Route ============
[12/13 18:57:11     52s] (I)      Usage: 9 = (1 H, 8 V) = (0.12% H, 1.20% V) = (4.140e+00um H, 3.312e+01um V)
[12/13 18:57:11     52s] (I)      
[12/13 18:57:11     52s] (I)      ============  Phase 1l Route ============
[12/13 18:57:11     52s] (I)      
[12/13 18:57:11     52s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/13 18:57:11     52s] [NR-eGR]                        OverCon            
[12/13 18:57:11     52s] [NR-eGR]                         #Gcell     %Gcell
[12/13 18:57:11     52s] [NR-eGR]        Layer             (1-0)    OverCon
[12/13 18:57:11     52s] [NR-eGR] ----------------------------------------------
[12/13 18:57:11     52s] [NR-eGR]    met1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/13 18:57:11     52s] [NR-eGR]    met2 ( 2)         0( 0.00%)   ( 0.00%) 
[12/13 18:57:11     52s] [NR-eGR]    met3 ( 3)         0( 0.00%)   ( 0.00%) 
[12/13 18:57:11     52s] [NR-eGR]    met4 ( 4)         0( 0.00%)   ( 0.00%) 
[12/13 18:57:11     52s] [NR-eGR]    met5 ( 5)         0( 0.00%)   ( 0.00%) 
[12/13 18:57:11     52s] [NR-eGR] ----------------------------------------------
[12/13 18:57:11     52s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[12/13 18:57:11     52s] [NR-eGR] 
[12/13 18:57:11     52s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.62 MB )
[12/13 18:57:11     52s] (I)      Updating congestion map
[12/13 18:57:11     52s] (I)      total 2D Cap : 2600 = (936 H, 1664 V)
[12/13 18:57:11     52s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/13 18:57:11     52s] (I)      Running track assignment and export wires
[12/13 18:57:11     52s] (I)      ============= Track Assignment ============
[12/13 18:57:11     52s] (I)      Started Track Assignment (8T) ( Curr Mem: 3.62 MB )
[12/13 18:57:11     52s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[12/13 18:57:11     52s] (I)      Run Multi-thread track assignment
[12/13 18:57:11     52s] (I)      Finished Track Assignment (8T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3.62 MB )
[12/13 18:57:11     52s] (I)      Started Export ( Curr Mem: 3.62 MB )
[12/13 18:57:11     52s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[12/13 18:57:11     52s] [NR-eGR] Total eGR-routed clock nets wire length: 48um, number of vias: 13
[12/13 18:57:11     52s] [NR-eGR] --------------------------------------------------------------------------
[12/13 18:57:11     52s] [NR-eGR] Report for selected net(s) only.
[12/13 18:57:11     52s] [NR-eGR]               Length (um)  Vias 
[12/13 18:57:11     52s] [NR-eGR] --------------------------------
[12/13 18:57:11     52s] [NR-eGR]  met1  (1H)             0     4 
[12/13 18:57:11     52s] [NR-eGR]  met2  (2V)            23     7 
[12/13 18:57:11     52s] [NR-eGR]  met3  (3H)             9     2 
[12/13 18:57:11     52s] [NR-eGR]  met4  (4V)            16     0 
[12/13 18:57:11     52s] [NR-eGR]  met5  (5H)             0     0 
[12/13 18:57:11     52s] [NR-eGR] --------------------------------
[12/13 18:57:11     52s] [NR-eGR]        Total           48    13 
[12/13 18:57:11     52s] [NR-eGR] --------------------------------------------------------------------------
[12/13 18:57:11     52s] [NR-eGR] Total half perimeter of net bounding box: 39um
[12/13 18:57:11     52s] [NR-eGR] Total length: 48um, number of vias: 13
[12/13 18:57:11     52s] [NR-eGR] --------------------------------------------------------------------------
[12/13 18:57:11     52s] [NR-eGR] Total routed clock nets wire length: 48um, number of vias: 13
[12/13 18:57:11     52s] [NR-eGR] --------------------------------------------------------------------------
[12/13 18:57:11     52s] [NR-eGR]               Length (um)  Vias 
[12/13 18:57:11     52s] [NR-eGR] --------------------------------
[12/13 18:57:11     52s] [NR-eGR]  met1  (1H)             0    81 
[12/13 18:57:11     52s] [NR-eGR]  met2  (2V)           198   130 
[12/13 18:57:11     52s] [NR-eGR]  met3  (3H)           258    33 
[12/13 18:57:11     52s] [NR-eGR]  met4  (4V)           153    16 
[12/13 18:57:11     52s] [NR-eGR]  met5  (5H)            41     0 
[12/13 18:57:11     52s] [NR-eGR] --------------------------------
[12/13 18:57:11     52s] [NR-eGR]        Total          648   260 
[12/13 18:57:11     52s] [NR-eGR] --------------------------------------------------------------------------
[12/13 18:57:11     52s] [NR-eGR] Total half perimeter of net bounding box: 594um
[12/13 18:57:11     52s] [NR-eGR] Total length: 648um, number of vias: 260
[12/13 18:57:11     52s] [NR-eGR] --------------------------------------------------------------------------
[12/13 18:57:11     52s] (I)      == Layer wire length by net rule ==
[12/13 18:57:11     52s] (I)                    Default 
[12/13 18:57:11     52s] (I)      ----------------------
[12/13 18:57:11     52s] (I)       met1  (1H)       0um 
[12/13 18:57:11     52s] (I)       met2  (2V)     198um 
[12/13 18:57:11     52s] (I)       met3  (3H)     258um 
[12/13 18:57:11     52s] (I)       met4  (4V)     152um 
[12/13 18:57:11     52s] (I)       met5  (5H)      41um 
[12/13 18:57:11     52s] (I)      ----------------------
[12/13 18:57:11     52s] (I)             Total    648um 
[12/13 18:57:11     52s] (I)      == Layer via count by net rule ==
[12/13 18:57:11     52s] (I)                    Default 
[12/13 18:57:11     52s] (I)      ----------------------
[12/13 18:57:11     52s] (I)       met1  (1H)        81 
[12/13 18:57:11     52s] (I)       met2  (2V)       130 
[12/13 18:57:11     52s] (I)       met3  (3H)        33 
[12/13 18:57:11     52s] (I)       met4  (4V)        16 
[12/13 18:57:11     52s] (I)       met5  (5H)         0 
[12/13 18:57:11     52s] (I)      ----------------------
[12/13 18:57:11     52s] (I)             Total      260 
[12/13 18:57:11     52s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.61 MB )
[12/13 18:57:11     52s] eee: RC Grid Memory freed=540
[12/13 18:57:11     52s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 3.61 MB )
[12/13 18:57:11     52s] (I)      ======================================= Runtime Summary ========================================
[12/13 18:57:11     52s] (I)       Step                                               %      Start     Finish      Real       CPU 
[12/13 18:57:11     52s] (I)      ------------------------------------------------------------------------------------------------
[12/13 18:57:11     52s] (I)       Early Global Route kernel                    100.00%  77.06 sec  77.09 sec  0.03 sec  0.04 sec 
[12/13 18:57:11     52s] (I)       +-Import and model                            36.51%  77.06 sec  77.07 sec  0.01 sec  0.02 sec 
[12/13 18:57:11     52s] (I)       | +-Create place DB                            1.39%  77.06 sec  77.06 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | | +-Import place data                        1.06%  77.06 sec  77.06 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | | | +-Read instances and placement           0.20%  77.06 sec  77.06 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | | | +-Read nets                              0.17%  77.06 sec  77.06 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | +-Create route DB                           23.69%  77.06 sec  77.07 sec  0.01 sec  0.02 sec 
[12/13 18:57:11     52s] (I)       | | +-Import route data (8T)                  21.37%  77.06 sec  77.07 sec  0.01 sec  0.02 sec 
[12/13 18:57:11     52s] (I)       | | | +-Read blockages ( Layer 2-5 )          13.30%  77.06 sec  77.07 sec  0.00 sec  0.01 sec 
[12/13 18:57:11     52s] (I)       | | | | +-Read routing blockages               0.01%  77.06 sec  77.06 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | | | | +-Read instance blockages              0.14%  77.06 sec  77.06 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | | | | +-Read PG blockages                   10.34%  77.06 sec  77.06 sec  0.00 sec  0.01 sec 
[12/13 18:57:11     52s] (I)       | | | | | +-Allocate memory for PG via list    0.07%  77.06 sec  77.06 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | | | | +-Read clock blockages                 0.07%  77.06 sec  77.06 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | | | | +-Read other blockages                 0.05%  77.07 sec  77.07 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | | | | +-Read halo blockages                  0.01%  77.07 sec  77.07 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | | | | +-Read boundary cut boxes              0.01%  77.07 sec  77.07 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | | | +-Read blackboxes                        0.03%  77.07 sec  77.07 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | | | +-Read prerouted                         0.49%  77.07 sec  77.07 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | | | +-Read nets                              0.14%  77.07 sec  77.07 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | | | +-Set up via pillars                     0.02%  77.07 sec  77.07 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | | | +-Initialize 3D grid graph               0.04%  77.07 sec  77.07 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | | | +-Model blockage capacity                0.70%  77.07 sec  77.07 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | | | | +-Initialize 3D capacity               0.27%  77.07 sec  77.07 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | | | +-Move terms for access (8T)             0.34%  77.07 sec  77.07 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | +-Read aux data                              0.01%  77.07 sec  77.07 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | +-Others data preparation                    0.09%  77.07 sec  77.07 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | +-Create route kernel                        9.50%  77.07 sec  77.07 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       +-Global Routing                              23.90%  77.07 sec  77.08 sec  0.01 sec  0.01 sec 
[12/13 18:57:11     52s] (I)       | +-Initialization                             0.06%  77.07 sec  77.07 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | +-Net group 1                               21.31%  77.07 sec  77.08 sec  0.01 sec  0.01 sec 
[12/13 18:57:11     52s] (I)       | | +-Generate topology (8T)                   0.41%  77.07 sec  77.07 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | | +-Phase 1a                                 6.55%  77.07 sec  77.07 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | | | +-Pattern routing (8T)                   6.07%  77.07 sec  77.07 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | | +-Phase 1b                                 0.08%  77.07 sec  77.07 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | | +-Phase 1c                                 0.04%  77.07 sec  77.07 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | | +-Phase 1d                                 0.04%  77.07 sec  77.07 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | | +-Phase 1e                                 0.43%  77.07 sec  77.07 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | | | +-Route legalization                     0.01%  77.07 sec  77.07 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | | +-Phase 1f                                 0.04%  77.07 sec  77.07 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | | +-Phase 1g                                 0.40%  77.07 sec  77.07 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | | | +-Post Routing                           0.05%  77.07 sec  77.07 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | | +-Phase 1h                                 0.39%  77.07 sec  77.07 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | | | +-Post Routing                           0.03%  77.07 sec  77.07 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | | +-Phase 1l                                 8.84%  77.07 sec  77.08 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | | | +-Layer assignment (8T)                  8.37%  77.07 sec  77.08 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       +-Export cong map                              0.78%  77.08 sec  77.08 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | +-Export 2D cong map                         0.12%  77.08 sec  77.08 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       +-Extract Global 3D Wires                      0.02%  77.08 sec  77.08 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       +-Track Assignment (8T)                        9.09%  77.08 sec  77.08 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | +-Initialization                             0.05%  77.08 sec  77.08 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | +-Track Assignment Kernel                    7.84%  77.08 sec  77.08 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | +-Free Memory                                0.01%  77.08 sec  77.08 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       +-Export                                      20.10%  77.08 sec  77.09 sec  0.01 sec  0.01 sec 
[12/13 18:57:11     52s] (I)       | +-Export DB wires                            9.29%  77.08 sec  77.08 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | | +-Export all nets (8T)                     4.25%  77.08 sec  77.08 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | | +-Set wire vias (8T)                       4.05%  77.08 sec  77.08 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | +-Report wirelength                          8.23%  77.08 sec  77.09 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | +-Update net boxes                           0.78%  77.09 sec  77.09 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       | +-Update timing                              0.02%  77.09 sec  77.09 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)       +-Postprocess design                           0.38%  77.09 sec  77.09 sec  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)      ====================== Summary by functions ======================
[12/13 18:57:11     52s] (I)       Lv  Step                                   %      Real       CPU 
[12/13 18:57:11     52s] (I)      ------------------------------------------------------------------
[12/13 18:57:11     52s] (I)        0  Early Global Route kernel        100.00%  0.03 sec  0.04 sec 
[12/13 18:57:11     52s] (I)        1  Import and model                  36.51%  0.01 sec  0.02 sec 
[12/13 18:57:11     52s] (I)        1  Global Routing                    23.90%  0.01 sec  0.01 sec 
[12/13 18:57:11     52s] (I)        1  Export                            20.10%  0.01 sec  0.01 sec 
[12/13 18:57:11     52s] (I)        1  Track Assignment (8T)              9.09%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        1  Export cong map                    0.78%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        1  Postprocess design                 0.38%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        1  Extract Global 3D Wires            0.02%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        2  Create route DB                   23.69%  0.01 sec  0.02 sec 
[12/13 18:57:11     52s] (I)        2  Net group 1                       21.31%  0.01 sec  0.01 sec 
[12/13 18:57:11     52s] (I)        2  Create route kernel                9.50%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        2  Export DB wires                    9.29%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        2  Report wirelength                  8.23%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        2  Track Assignment Kernel            7.84%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        2  Create place DB                    1.39%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        2  Update net boxes                   0.78%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        2  Export 2D cong map                 0.12%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        2  Initialization                     0.11%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        2  Others data preparation            0.09%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        2  Update timing                      0.02%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        2  Free Memory                        0.01%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        2  Read aux data                      0.01%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        3  Import route data (8T)            21.37%  0.01 sec  0.02 sec 
[12/13 18:57:11     52s] (I)        3  Phase 1l                           8.84%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        3  Phase 1a                           6.55%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        3  Export all nets (8T)               4.25%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        3  Set wire vias (8T)                 4.05%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        3  Import place data                  1.06%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        3  Phase 1e                           0.43%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        3  Generate topology (8T)             0.41%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        3  Phase 1g                           0.40%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        3  Phase 1h                           0.39%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        3  Phase 1b                           0.08%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        3  Phase 1d                           0.04%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        3  Phase 1c                           0.04%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        3  Phase 1f                           0.04%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        4  Read blockages ( Layer 2-5 )      13.30%  0.00 sec  0.01 sec 
[12/13 18:57:11     52s] (I)        4  Layer assignment (8T)              8.37%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        4  Pattern routing (8T)               6.07%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        4  Model blockage capacity            0.70%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        4  Read prerouted                     0.49%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        4  Move terms for access (8T)         0.34%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        4  Read nets                          0.31%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        4  Read instances and placement       0.20%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        4  Post Routing                       0.07%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        4  Initialize 3D grid graph           0.04%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        4  Read blackboxes                    0.03%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        4  Set up via pillars                 0.02%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        4  Route legalization                 0.01%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        5  Read PG blockages                 10.34%  0.00 sec  0.01 sec 
[12/13 18:57:11     52s] (I)        5  Initialize 3D capacity             0.27%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        5  Read instance blockages            0.14%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        5  Read clock blockages               0.07%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        5  Read other blockages               0.05%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        5  Read halo blockages                0.01%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        5  Read routing blockages             0.01%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        5  Read boundary cut boxes            0.01%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] (I)        6  Allocate memory for PG via list    0.07%  0.00 sec  0.00 sec 
[12/13 18:57:11     52s] Running post-eGR process
[12/13 18:57:11     52s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/13 18:57:11     52s]     Routing using eGR in eGR->NR Step done.
[12/13 18:57:11     52s]     Routing using NR in eGR->NR Step...
[12/13 18:57:11     52s] 
[12/13 18:57:11     52s] CCOPT: Preparing to route 1 clock nets with NanoRoute.
[12/13 18:57:11     52s]   All net are default rule.
[12/13 18:57:11     52s]   Preferred NanoRoute mode settings: Current
[12/13 18:57:11     52s]       Clock detailed routing...
[12/13 18:57:11     52s]         NanoRoute...
[12/13 18:57:11     52s] % Begin globalDetailRoute (date=12/13 18:57:11, mem=2283.8M)
[12/13 18:57:11     52s] 
[12/13 18:57:11     52s] globalDetailRoute
[12/13 18:57:11     52s] 
[12/13 18:57:11     52s] #Start globalDetailRoute on Fri Dec 13 18:57:11 2024
[12/13 18:57:11     52s] #
[12/13 18:57:11     52s] ### Time Record (globalDetailRoute) is installed.
[12/13 18:57:11     52s] ### Time Record (Pre Callback) is installed.
[12/13 18:57:11     52s] ### Time Record (Pre Callback) is uninstalled.
[12/13 18:57:11     52s] ### Time Record (DB Import) is installed.
[12/13 18:57:11     52s] ### Time Record (Timing Data Generation) is installed.
[12/13 18:57:11     52s] ### Time Record (Timing Data Generation) is uninstalled.
[12/13 18:57:11     52s] ### Net info: total nets: 49
[12/13 18:57:11     52s] ### Net info: dirty nets: 0
[12/13 18:57:11     52s] ### Net info: marked as disconnected nets: 0
[12/13 18:57:11     52s] #num needed restored net=0
[12/13 18:57:11     52s] #need_extraction net=0 (total=49)
[12/13 18:57:11     52s] ### Net info: fully routed nets: 1
[12/13 18:57:11     52s] ### Net info: trivial (< 2 pins) nets: 6
[12/13 18:57:11     52s] ### Net info: unrouted nets: 42
[12/13 18:57:11     52s] ### Net info: re-extraction nets: 0
[12/13 18:57:11     52s] ### Net info: selected nets: 1
[12/13 18:57:11     52s] ### Net info: ignored nets: 0
[12/13 18:57:11     52s] ### Net info: skip routing nets: 0
[12/13 18:57:11     52s] ### import design signature (6): route=1351070226 fixed_route=1694428796 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1326840470 dirty_area=0 del_dirty_area=0 cell=306297104 placement=2012355090 pin_access=1 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1
[12/13 18:57:11     52s] ### Time Record (DB Import) is uninstalled.
[12/13 18:57:11     52s] #NanoRoute Version 22.33-s094_1 NR230808-0153/22_13-UB
[12/13 18:57:11     52s] #
[12/13 18:57:11     52s] #Wire/Via statistics before line assignment ...
[12/13 18:57:11     52s] #Total number of nets with non-default rule or having extra spacing = 1
[12/13 18:57:11     52s] #Total wire length = 48 um.
[12/13 18:57:11     52s] #Total half perimeter of net bounding box = 40 um.
[12/13 18:57:11     52s] #Total wire length on LAYER met1 = 0 um.
[12/13 18:57:11     52s] #Total wire length on LAYER met2 = 23 um.
[12/13 18:57:11     52s] #Total wire length on LAYER met3 = 9 um.
[12/13 18:57:11     52s] #Total wire length on LAYER met4 = 16 um.
[12/13 18:57:11     52s] #Total wire length on LAYER met5 = 0 um.
[12/13 18:57:11     52s] #Total number of vias = 13
[12/13 18:57:11     52s] #Up-Via Summary (total 13):
[12/13 18:57:11     52s] #           
[12/13 18:57:11     52s] #-----------------------
[12/13 18:57:11     52s] # met1                4
[12/13 18:57:11     52s] # met2                7
[12/13 18:57:11     52s] # met3                2
[12/13 18:57:11     52s] #-----------------------
[12/13 18:57:11     52s] #                    13 
[12/13 18:57:11     52s] #
[12/13 18:57:11     52s] ### Time Record (Data Preparation) is installed.
[12/13 18:57:11     52s] #Start routing data preparation on Fri Dec 13 18:57:11 2024
[12/13 18:57:11     52s] #
[12/13 18:57:11     52s] #WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer met3 
[12/13 18:57:11     52s] #Minimum voltage of a net in the design = 0.000.
[12/13 18:57:11     52s] #Maximum voltage of a net in the design = 1.980.
[12/13 18:57:11     52s] #Voltage range [0.000 - 1.980] has 47 nets.
[12/13 18:57:11     52s] #Voltage range [1.620 - 1.980] has 1 net.
[12/13 18:57:11     52s] #Voltage range [0.000 - 0.000] has 1 net.
[12/13 18:57:11     52s] #Build and mark too close pins for the same net.
[12/13 18:57:11     52s] ### Time Record (Cell Pin Access) is installed.
[12/13 18:57:11     52s] #Initial pin access analysis.
[12/13 18:57:11     52s] #Detail pin access analysis.
[12/13 18:57:11     52s] ### Time Record (Cell Pin Access) is uninstalled.
[12/13 18:57:11     52s] # met1         H   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[12/13 18:57:11     52s] # met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[12/13 18:57:11     52s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[12/13 18:57:11     52s] # met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
[12/13 18:57:11     52s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[12/13 18:57:11     52s] #Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
[12/13 18:57:11     52s] #shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
[12/13 18:57:11     52s] #pin_access_rlayer=2(met2)
[12/13 18:57:11     52s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[12/13 18:57:11     52s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[12/13 18:57:11     52s] #enable_dpt_layer_shield=F
[12/13 18:57:11     52s] #has_line_end_grid=F
[12/13 18:57:11     53s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2294.38 (MB), peak = 2565.71 (MB)
[12/13 18:57:12     53s] #Regenerating Ggrids automatically.
[12/13 18:57:12     53s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[12/13 18:57:12     53s] #Using automatically generated G-grids.
[12/13 18:57:12     53s] #Done routing data preparation.
[12/13 18:57:12     53s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2296.72 (MB), peak = 2565.71 (MB)
[12/13 18:57:12     53s] ### Time Record (Data Preparation) is uninstalled.
[12/13 18:57:12     53s] ### Time Record (Data Preparation) is installed.
[12/13 18:57:12     53s] #Minimum voltage of a net in the design = 0.000.
[12/13 18:57:12     53s] #Maximum voltage of a net in the design = 1.980.
[12/13 18:57:12     53s] #Voltage range [0.000 - 1.980] has 47 nets.
[12/13 18:57:12     53s] #Voltage range [1.620 - 1.980] has 1 net.
[12/13 18:57:12     53s] #Voltage range [0.000 - 0.000] has 1 net.
[12/13 18:57:12     53s] ### Time Record (Data Preparation) is uninstalled.
[12/13 18:57:12     53s] eee: Trim Metal Layers: { }
[12/13 18:57:12     53s] eee: RC Grid Memory allocated=540
[12/13 18:57:12     53s] eee: LayerId=1 widthSet size=1
[12/13 18:57:12     53s] eee: LayerId=2 widthSet size=1
[12/13 18:57:12     53s] eee: LayerId=3 widthSet size=1
[12/13 18:57:12     53s] eee: LayerId=4 widthSet size=1
[12/13 18:57:12     53s] eee: LayerId=5 widthSet size=1
[12/13 18:57:12     53s] eee: Total RC Grid memory=540
[12/13 18:57:12     53s] Updating RC grid for preRoute extraction ...
[12/13 18:57:12     53s] eee: Metal Layers Info:
[12/13 18:57:12     53s] eee: L: met1 met2 met3 met4 met5
[12/13 18:57:12     53s] eee: W: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/13 18:57:12     53s] eee: S: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/13 18:57:12     53s] eee: pegSigSF=1.070000
[12/13 18:57:12     53s] Initializing multi-corner resistance tables ...
[12/13 18:57:12     53s] eee: l=1 avDens=0.044681 usedTrk=8.042512 availTrk=180.000000 sigTrk=8.042512
[12/13 18:57:12     53s] eee: l=2 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[12/13 18:57:12     53s] eee: l=3 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[12/13 18:57:12     53s] eee: l=4 avDens=0.017519 usedTrk=4.717391 availTrk=269.268293 sigTrk=4.717391
[12/13 18:57:12     53s] eee: l=5 avDens=0.088876 usedTrk=4.021256 availTrk=45.245902 sigTrk=4.021256
[12/13 18:57:12     53s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/13 18:57:12     53s] eee: LAM-FP: thresh=1 ; dimX=103.000000 ; dimY=99.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[12/13 18:57:12     53s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.242924 uaWl=0.000000 uaWlH=0.294300 aWlH=0.000000 lMod=0 pMax=0.879500 pMod=80 pModAss=50 wcR=0.332500 newSi=0.001600 wHLS=1.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[12/13 18:57:12     53s] eee: NetCapCache creation started. (Current Mem: 3876.344M) 
[12/13 18:57:12     53s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3876.344M) 
[12/13 18:57:12     53s] ### Successfully loaded pre-route RC model
[12/13 18:57:12     53s] ### Time Record (Line Assignment) is installed.
[12/13 18:57:12     53s] #
[12/13 18:57:12     53s] #Distribution of nets:
[12/13 18:57:12     53s] #  
[12/13 18:57:12     53s] # #pin range           #net       %
[12/13 18:57:12     53s] #------------------------------------
[12/13 18:57:12     53s] #          2              34 ( 69.4%)
[12/13 18:57:12     53s] #          3               4 (  8.2%)
[12/13 18:57:12     53s] #          4               2 (  4.1%)
[12/13 18:57:12     53s] #          5               3 (  6.1%)
[12/13 18:57:12     53s] #     >=2000               0 (  0.0%)
[12/13 18:57:12     53s] #
[12/13 18:57:12     53s] #Total: 49 nets, 43 non-trivial nets
[12/13 18:57:12     53s] #                              #net       %
[12/13 18:57:12     53s] #-------------------------------------------
[12/13 18:57:12     53s] #  Fully global routed            1 ( 2.3%)
[12/13 18:57:12     53s] #  Clock                          1
[12/13 18:57:12     53s] #  Extra space                    1
[12/13 18:57:12     53s] #  Prefer layer range             1
[12/13 18:57:12     53s] #
[12/13 18:57:12     53s] #Nets in 1 layer range:
[12/13 18:57:12     53s] #  Bottom Pref.Layer    Top Pref.Layer       #net       %
[12/13 18:57:12     53s] #---------------------------------------------------------
[12/13 18:57:12     53s] #               met3             met4           1 (  2.3%)
[12/13 18:57:12     53s] #
[12/13 18:57:12     53s] #1 net selected.
[12/13 18:57:12     53s] #
[12/13 18:57:12     53s] ### 
[12/13 18:57:12     53s] ### Net length summary before Line Assignment:
[12/13 18:57:12     53s] ### Layer   H-Len   V-Len         Total       #Up-Via
[12/13 18:57:12     53s] ### -------------------------------------------------
[12/13 18:57:12     53s] ###  met1       0       0       0(  0%)       4( 31%)
[12/13 18:57:12     53s] ###  met2       0      22      22( 47%)       7( 54%)
[12/13 18:57:12     53s] ###  met3       9       0       9( 19%)       2( 15%)
[12/13 18:57:12     53s] ###  met4       0      16      16( 34%)       0(  0%)
[12/13 18:57:12     53s] ###  met5       0       0       0(  0%)       0(  0%)
[12/13 18:57:12     53s] ### -------------------------------------------------
[12/13 18:57:12     53s] ###             9      39      48            13      
[12/13 18:57:12     53s] ### 
[12/13 18:57:12     53s] ### Net length and overlap summary after Line Assignment:
[12/13 18:57:12     53s] ### Layer   H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[12/13 18:57:12     53s] ### --------------------------------------------------------------------------
[12/13 18:57:12     53s] ###  met1       0       0       0(  0%)       4( 40%)    0(  0%)     0(  0.0%)
[12/13 18:57:12     53s] ###  met2       0      19      19( 44%)       4( 40%)    0(  0%)     0(  0.0%)
[12/13 18:57:12     53s] ###  met3       5       0       5( 12%)       2( 20%)    0(  0%)     0(  0.0%)
[12/13 18:57:12     53s] ###  met4       0      19      19( 44%)       0(  0%)    0(  0%)     0(  0.0%)
[12/13 18:57:12     53s] ###  met5       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[12/13 18:57:12     53s] ### --------------------------------------------------------------------------
[12/13 18:57:12     53s] ###             5      38      43            10          0           0        
[12/13 18:57:12     53s] #
[12/13 18:57:12     53s] #Line Assignment statistics:
[12/13 18:57:12     53s] #Cpu time = 00:00:00
[12/13 18:57:12     53s] #Elapsed time = 00:00:00
[12/13 18:57:12     53s] #Increased memory = 0.94 (MB)
[12/13 18:57:12     53s] #Total memory = 2313.17 (MB)
[12/13 18:57:12     53s] #Peak memory = 2565.71 (MB)
[12/13 18:57:12     53s] #End Line Assignment: cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB --0.85 [8]--
[12/13 18:57:12     53s] ### Time Record (Line Assignment) is uninstalled.
[12/13 18:57:12     53s] #
[12/13 18:57:12     53s] #Wire/Via statistics after line assignment ...
[12/13 18:57:12     53s] #Total number of nets with non-default rule or having extra spacing = 1
[12/13 18:57:12     53s] #Total wire length = 44 um.
[12/13 18:57:12     53s] #Total half perimeter of net bounding box = 40 um.
[12/13 18:57:12     53s] #Total wire length on LAYER met1 = 0 um.
[12/13 18:57:12     53s] #Total wire length on LAYER met2 = 19 um.
[12/13 18:57:12     53s] #Total wire length on LAYER met3 = 5 um.
[12/13 18:57:12     53s] #Total wire length on LAYER met4 = 20 um.
[12/13 18:57:12     53s] #Total wire length on LAYER met5 = 0 um.
[12/13 18:57:12     53s] #Total number of vias = 10
[12/13 18:57:12     53s] #Up-Via Summary (total 10):
[12/13 18:57:12     53s] #           
[12/13 18:57:12     53s] #-----------------------
[12/13 18:57:12     53s] # met1                4
[12/13 18:57:12     53s] # met2                4
[12/13 18:57:12     53s] # met3                2
[12/13 18:57:12     53s] #-----------------------
[12/13 18:57:12     53s] #                    10 
[12/13 18:57:12     53s] #
[12/13 18:57:12     53s] #Routing data preparation, pin analysis, line assignment statistics:
[12/13 18:57:12     53s] #Cpu time = 00:00:01
[12/13 18:57:12     53s] #Elapsed time = 00:00:01
[12/13 18:57:12     53s] #Increased memory = 14.59 (MB)
[12/13 18:57:12     53s] #Total memory = 2302.74 (MB)
[12/13 18:57:12     53s] #Peak memory = 2565.71 (MB)
[12/13 18:57:12     53s] #RTESIG:78da9593c14ec3300c4039f31556b64391d8889da64d0f5c90b8029a80eb14d6acaa6813
[12/13 18:57:12     53s] #       d4a4a0fd3d1da0894d55bbe696e8c5b19f9dd9fcf57e058c6829c4c2f32c5e233cac4870
[12/13 18:57:12     53s] #       c5d582a31437446b148b973b76399b3f3e3d1330d0de97855dd72e37b79bca6dde219475
[12/13 18:57:12     53s] #       698bdf136410f9d074fb6b68bd69c09b10baddd55f801442d31a88de9cab7a0941b0d595
[12/13 18:57:12     53s] #       3f20f9ceeabadc406eb6baadc2292da6d0693685c6581ee37df5c41c884354da600ad3f4
[12/13 18:57:12     53s] #       335202db57fd4fcdf0cb2493893704c729a5257cff80fb70952b7650b9ae7b5f6563867b
[12/13 18:57:12     53s] #       9725d3f4f1cecd983fc4441d4dc4484c54621a9e4ec109b3837763dbba3f654a47871813
[12/13 18:57:12     53s] #       8c41aaa5e4fb05d1b6723af4930a15b01f4dc3f65151022887470d332e807d8a915059f7
[12/13 18:57:12     53s] #       6d980fdae6bac9076bcd443728d6d94123d4e5366684e89cdf44b13a0392e740090e4117
[12/13 18:57:12     53s] #       dfac7f910d
[12/13 18:57:12     53s] #
[12/13 18:57:12     53s] #Skip comparing routing design signature in db-snapshot flow
[12/13 18:57:12     53s] #Using multithreading with 8 threads.
[12/13 18:57:12     53s] #Minimum voltage of a net in the design = 0.000.
[12/13 18:57:12     53s] #Maximum voltage of a net in the design = 1.980.
[12/13 18:57:12     53s] #Voltage range [0.000 - 1.980] has 47 nets.
[12/13 18:57:12     53s] #Voltage range [1.620 - 1.980] has 1 net.
[12/13 18:57:12     53s] #Voltage range [0.000 - 0.000] has 1 net.
[12/13 18:57:12     53s] ### Time Record (Detail Routing) is installed.
[12/13 18:57:12     53s] #Minimum voltage of a net in the design = 0.000.
[12/13 18:57:12     53s] #Maximum voltage of a net in the design = 1.980.
[12/13 18:57:12     53s] #Voltage range [0.000 - 1.980] has 47 nets.
[12/13 18:57:12     53s] #Voltage range [1.620 - 1.980] has 1 net.
[12/13 18:57:12     53s] #Voltage range [0.000 - 0.000] has 1 net.
[12/13 18:57:12     53s] #Minimum voltage of a net in the design = 0.000.
[12/13 18:57:12     53s] #Maximum voltage of a net in the design = 1.980.
[12/13 18:57:12     53s] #Voltage range [0.000 - 1.980] has 47 nets.
[12/13 18:57:12     53s] #Voltage range [1.620 - 1.980] has 1 net.
[12/13 18:57:12     53s] #Voltage range [0.000 - 0.000] has 1 net.
[12/13 18:57:12     53s] ### Time Record (Data Preparation) is installed.
[12/13 18:57:12     53s] #Minimum voltage of a net in the design = 0.000.
[12/13 18:57:12     53s] #Maximum voltage of a net in the design = 1.980.
[12/13 18:57:12     53s] #Voltage range [0.000 - 1.980] has 47 nets.
[12/13 18:57:12     53s] #Voltage range [1.620 - 1.980] has 1 net.
[12/13 18:57:12     53s] #Voltage range [0.000 - 0.000] has 1 net.
[12/13 18:57:12     53s] ### Time Record (Data Preparation) is uninstalled.
[12/13 18:57:12     53s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 8960 (  8.9600 um) top_route_layer = 5 top_pin_layer = 5
[12/13 18:57:12     53s] #
[12/13 18:57:12     53s] #Start Detail Routing..
[12/13 18:57:12     53s] #start initial detail routing ...
[12/13 18:57:12     53s] ### Design has 1 dirty net
[12/13 18:57:12     53s] ### Gcell dirty-map stats: routing = 100.00%
[12/13 18:57:12     53s] #   number of violations = 0
[12/13 18:57:12     53s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2304.98 (MB), peak = 2565.71 (MB)
[12/13 18:57:12     53s] #Complete Detail Routing.
[12/13 18:57:12     53s] #Total number of nets with non-default rule or having extra spacing = 1
[12/13 18:57:12     53s] #Total wire length = 44 um.
[12/13 18:57:12     53s] #Total half perimeter of net bounding box = 40 um.
[12/13 18:57:12     53s] #Total wire length on LAYER met1 = 0 um.
[12/13 18:57:12     53s] #Total wire length on LAYER met2 = 4 um.
[12/13 18:57:12     53s] #Total wire length on LAYER met3 = 5 um.
[12/13 18:57:12     53s] #Total wire length on LAYER met4 = 35 um.
[12/13 18:57:12     53s] #Total wire length on LAYER met5 = 0 um.
[12/13 18:57:12     53s] #Total number of vias = 12
[12/13 18:57:12     53s] #Up-Via Summary (total 12):
[12/13 18:57:12     53s] #           
[12/13 18:57:12     53s] #-----------------------
[12/13 18:57:12     53s] # met1                4
[12/13 18:57:12     53s] # met2                4
[12/13 18:57:12     53s] # met3                4
[12/13 18:57:12     53s] #-----------------------
[12/13 18:57:12     53s] #                    12 
[12/13 18:57:12     53s] #
[12/13 18:57:12     53s] #Total number of DRC violations = 0
[12/13 18:57:12     53s] ### Time Record (Detail Routing) is uninstalled.
[12/13 18:57:12     53s] #Cpu time = 00:00:00
[12/13 18:57:12     53s] #Elapsed time = 00:00:00
[12/13 18:57:12     53s] #Increased memory = 2.24 (MB)
[12/13 18:57:12     53s] #Total memory = 2304.98 (MB)
[12/13 18:57:12     53s] #Peak memory = 2565.71 (MB)
[12/13 18:57:12     53s] #Skip updating routing design signature in db-snapshot flow
[12/13 18:57:12     53s] #detailRoute Statistics:
[12/13 18:57:12     53s] #Cpu time = 00:00:00
[12/13 18:57:12     53s] #Elapsed time = 00:00:00
[12/13 18:57:12     53s] #Increased memory = 2.24 (MB)
[12/13 18:57:12     53s] #Total memory = 2304.98 (MB)
[12/13 18:57:12     53s] #Peak memory = 2565.71 (MB)
[12/13 18:57:12     53s] ### Time Record (DB Export) is installed.
[12/13 18:57:12     53s] ### export design design signature (11): route=315830734 fixed_route=1694428796 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1084552705 dirty_area=0 del_dirty_area=0 cell=306297104 placement=2012348434 pin_access=1567533162 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675
[12/13 18:57:12     53s] ### Time Record (DB Export) is uninstalled.
[12/13 18:57:12     53s] ### Time Record (Post Callback) is installed.
[12/13 18:57:12     53s] ### Time Record (Post Callback) is uninstalled.
[12/13 18:57:12     53s] #
[12/13 18:57:12     53s] #globalDetailRoute statistics:
[12/13 18:57:12     53s] #Cpu time = 00:00:01
[12/13 18:57:12     53s] #Elapsed time = 00:00:01
[12/13 18:57:12     53s] #Increased memory = 29.38 (MB)
[12/13 18:57:12     53s] #Total memory = 2313.75 (MB)
[12/13 18:57:12     53s] #Peak memory = 2565.71 (MB)
[12/13 18:57:12     53s] #Number of warnings = 1
[12/13 18:57:12     53s] #Total number of warnings = 1
[12/13 18:57:12     53s] #Number of fails = 0
[12/13 18:57:12     53s] #Total number of fails = 0
[12/13 18:57:12     53s] #Complete globalDetailRoute on Fri Dec 13 18:57:12 2024
[12/13 18:57:12     53s] #
[12/13 18:57:12     53s] ### import design signature (12): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1567533162 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675
[12/13 18:57:12     53s] ### Time Record (globalDetailRoute) is uninstalled.
[12/13 18:57:12     53s] ### 
[12/13 18:57:12     53s] ###   Scalability Statistics
[12/13 18:57:12     53s] ### 
[12/13 18:57:12     53s] ### --------------------------------+----------------+----------------+----------------+
[12/13 18:57:12     53s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[12/13 18:57:12     53s] ### --------------------------------+----------------+----------------+----------------+
[12/13 18:57:12     53s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/13 18:57:12     53s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/13 18:57:12     53s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/13 18:57:12     53s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[12/13 18:57:12     53s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/13 18:57:12     53s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[12/13 18:57:12     53s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[12/13 18:57:12     53s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[12/13 18:57:12     53s] ###   Line Assignment               |        00:00:00|        00:00:00|             1.0|
[12/13 18:57:12     53s] ###   Entire Command                |        00:00:01|        00:00:01|             1.3|
[12/13 18:57:12     53s] ### --------------------------------+----------------+----------------+----------------+
[12/13 18:57:12     53s] ### 
[12/13 18:57:12     53s] % End globalDetailRoute (date=12/13 18:57:12, total cpu=0:00:00.9, real=0:00:01.0, peak res=2565.7M, current mem=2309.0M)
[12/13 18:57:12     53s]         NanoRoute done. (took cpu=0:00:00.9 real=0:00:00.7)
[12/13 18:57:12     53s]       Clock detailed routing done.
[12/13 18:57:12     53s] Skipping check of guided vs. routed net lengths.
[12/13 18:57:12     53s] Set FIXED routing status on 1 net(s)
[12/13 18:57:12     53s]       Route Remaining Unrouted Nets...
[12/13 18:57:12     53s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[12/13 18:57:12     53s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3822.3M, EPOCH TIME: 1734112632.417021
[12/13 18:57:12     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:12     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:12     53s] Cell adc LLGs are deleted
[12/13 18:57:12     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:12     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:12     53s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3822.3M, EPOCH TIME: 1734112632.417274
[12/13 18:57:12     53s] ### Creating LA Mngr. totSessionCpu=0:00:53.4 mem=3822.3M
[12/13 18:57:12     53s] ### Creating LA Mngr, finished. totSessionCpu=0:00:53.4 mem=3822.3M
[12/13 18:57:12     53s] Running pre-eGR process
[12/13 18:57:12     53s] (I)      Initializing eGR engine (regular)
[12/13 18:57:12     53s] Set min layer with default ( 2 )
[12/13 18:57:12     53s] Set max layer with default ( 127 )
[12/13 18:57:12     53s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:57:12     53s] Min route layer (adjusted) = 2
[12/13 18:57:12     53s] Max route layer (adjusted) = 5
[12/13 18:57:12     53s] (I)      Initializing eGR engine (regular)
[12/13 18:57:12     53s] Set min layer with default ( 2 )
[12/13 18:57:12     53s] Set max layer with default ( 127 )
[12/13 18:57:12     53s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:57:12     53s] Min route layer (adjusted) = 2
[12/13 18:57:12     53s] Max route layer (adjusted) = 5
[12/13 18:57:12     53s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.63 MB )
[12/13 18:57:12     53s] (I)      Running eGR Regular flow
[12/13 18:57:12     53s] (I)      # wire layers (front) : 6
[12/13 18:57:12     53s] (I)      # wire layers (back)  : 0
[12/13 18:57:12     53s] (I)      min wire layer : 1
[12/13 18:57:12     53s] (I)      max wire layer : 5
[12/13 18:57:12     53s] (I)      # cut layers (front) : 5
[12/13 18:57:12     53s] (I)      # cut layers (back)  : 0
[12/13 18:57:12     53s] (I)      min cut layer : 1
[12/13 18:57:12     53s] (I)      max cut layer : 4
[12/13 18:57:12     53s] (I)      ================================ Layers ================================
[12/13 18:57:12     53s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/13 18:57:12     53s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[12/13 18:57:12     53s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/13 18:57:12     53s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[12/13 18:57:12     53s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[12/13 18:57:12     53s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[12/13 18:57:12     53s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[12/13 18:57:12     53s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[12/13 18:57:12     53s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[12/13 18:57:12     53s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[12/13 18:57:12     53s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[12/13 18:57:12     53s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[12/13 18:57:12     53s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[12/13 18:57:12     53s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[12/13 18:57:12     53s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/13 18:57:12     53s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[12/13 18:57:12     53s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[12/13 18:57:12     53s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/13 18:57:12     53s] (I)      Started Import and model ( Curr Mem: 3.63 MB )
[12/13 18:57:12     53s] (I)      Default pattern map key = adc_default.
[12/13 18:57:12     53s] (I)      == Non-default Options ==
[12/13 18:57:12     53s] (I)      Maximum routing layer                              : 5
[12/13 18:57:12     53s] (I)      Top routing layer                                  : 5
[12/13 18:57:12     53s] (I)      Number of threads                                  : 8
[12/13 18:57:12     53s] (I)      Route tie net to shape                             : auto
[12/13 18:57:12     53s] (I)      Method to set GCell size                           : row
[12/13 18:57:12     53s] (I)      Tie hi/lo max distance                             : 41.400000
[12/13 18:57:12     53s] (I)      Counted 88 PG shapes. eGR will not process PG shapes layer by layer.
[12/13 18:57:12     53s] (I)      ============== Pin Summary ==============
[12/13 18:57:12     53s] (I)      +-------+--------+---------+------------+
[12/13 18:57:12     53s] (I)      | Layer | # pins | % total |      Group |
[12/13 18:57:12     53s] (I)      +-------+--------+---------+------------+
[12/13 18:57:12     53s] (I)      |     1 |     85 |   85.00 |        Pin |
[12/13 18:57:12     53s] (I)      |     2 |     15 |   15.00 |        Pin |
[12/13 18:57:12     53s] (I)      |     3 |      0 |    0.00 | Pin access |
[12/13 18:57:12     53s] (I)      |     4 |      0 |    0.00 | Pin access |
[12/13 18:57:12     53s] (I)      |     5 |      0 |    0.00 |      Other |
[12/13 18:57:12     53s] (I)      +-------+--------+---------+------------+
[12/13 18:57:12     53s] (I)      Use row-based GCell size
[12/13 18:57:12     53s] (I)      Use row-based GCell align
[12/13 18:57:12     53s] (I)      layer 0 area = 83000
[12/13 18:57:12     53s] (I)      layer 1 area = 67600
[12/13 18:57:12     53s] (I)      layer 2 area = 240000
[12/13 18:57:12     53s] (I)      layer 3 area = 240000
[12/13 18:57:12     53s] (I)      layer 4 area = 4000000
[12/13 18:57:12     53s] (I)      GCell unit size   : 4140
[12/13 18:57:12     53s] (I)      GCell multiplier  : 1
[12/13 18:57:12     53s] (I)      GCell row height  : 4140
[12/13 18:57:12     53s] (I)      Actual row height : 4140
[12/13 18:57:12     53s] (I)      GCell align ref   : 8280 8280
[12/13 18:57:12     53s] [NR-eGR] Track table information for default rule: 
[12/13 18:57:12     53s] [NR-eGR] met1 has single uniform track structure
[12/13 18:57:12     53s] [NR-eGR] met2 has single uniform track structure
[12/13 18:57:12     53s] [NR-eGR] met3 has single uniform track structure
[12/13 18:57:12     53s] [NR-eGR] met4 has single uniform track structure
[12/13 18:57:12     53s] [NR-eGR] met5 has single uniform track structure
[12/13 18:57:12     53s] (I)      ============== Default via ===============
[12/13 18:57:12     53s] (I)      +---+------------------+-----------------+
[12/13 18:57:12     53s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[12/13 18:57:12     53s] (I)      +---+------------------+-----------------+
[12/13 18:57:12     53s] (I)      | 1 |    2  M1M2_PR_R  |    1  M1M2_PR   |
[12/13 18:57:12     53s] (I)      | 2 |    7  M2M3_PR_R  |    6  M2M3_PR   |
[12/13 18:57:12     53s] (I)      | 3 |   11  M3M4_PR    |   11  M3M4_PR   |
[12/13 18:57:12     53s] (I)      | 4 |   16  M4M5_PR    |   16  M4M5_PR   |
[12/13 18:57:12     53s] (I)      +---+------------------+-----------------+
[12/13 18:57:12     53s] [NR-eGR] Read 104 PG shapes
[12/13 18:57:12     53s] [NR-eGR] Read 0 clock shapes
[12/13 18:57:12     53s] [NR-eGR] Read 0 other shapes
[12/13 18:57:12     53s] [NR-eGR] #Routing Blockages  : 0
[12/13 18:57:12     53s] [NR-eGR] #Instance Blockages : 68
[12/13 18:57:12     53s] [NR-eGR] #PG Blockages       : 104
[12/13 18:57:12     53s] [NR-eGR] #Halo Blockages     : 0
[12/13 18:57:12     53s] [NR-eGR] #Boundary Blockages : 0
[12/13 18:57:12     53s] [NR-eGR] #Clock Blockages    : 0
[12/13 18:57:12     53s] [NR-eGR] #Other Blockages    : 0
[12/13 18:57:12     53s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/13 18:57:12     53s] (I)      Custom ignore net properties:
[12/13 18:57:12     53s] (I)      1 : NotLegal
[12/13 18:57:12     53s] (I)      Default ignore net properties:
[12/13 18:57:12     53s] (I)      1 : Special
[12/13 18:57:12     53s] (I)      2 : Analog
[12/13 18:57:12     53s] (I)      3 : Fixed
[12/13 18:57:12     53s] (I)      4 : Skipped
[12/13 18:57:12     53s] (I)      5 : MixedSignal
[12/13 18:57:12     53s] (I)      Prerouted net properties:
[12/13 18:57:12     53s] (I)      1 : NotLegal
[12/13 18:57:12     53s] (I)      2 : Special
[12/13 18:57:12     53s] (I)      3 : Analog
[12/13 18:57:12     53s] (I)      4 : Fixed
[12/13 18:57:12     53s] (I)      5 : Skipped
[12/13 18:57:12     53s] (I)      6 : MixedSignal
[12/13 18:57:12     53s] [NR-eGR] Early global route reroute all routable nets
[12/13 18:57:12     53s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 19
[12/13 18:57:12     53s] [NR-eGR] Read 43 nets ( ignored 1 )
[12/13 18:57:12     53s] (I)        Front-side 43 ( ignored 1 )
[12/13 18:57:12     53s] (I)        Back-side  0 ( ignored 0 )
[12/13 18:57:12     53s] (I)        Both-side  0 ( ignored 0 )
[12/13 18:57:12     53s] (I)      early_global_route_priority property id does not exist.
[12/13 18:57:12     53s] (I)      Read Num Blocks=172  Num Prerouted Wires=19  Num CS=0
[12/13 18:57:12     53s] (I)      Layer 1 (V) : #blockages 90 : #preroutes 10
[12/13 18:57:12     53s] (I)      Layer 2 (H) : #blockages 39 : #preroutes 8
[12/13 18:57:12     53s] (I)      Layer 3 (V) : #blockages 31 : #preroutes 1
[12/13 18:57:12     53s] (I)      Layer 4 (H) : #blockages 12 : #preroutes 0
[12/13 18:57:12     53s] (I)      Number of ignored nets                =      1
[12/13 18:57:12     53s] (I)      Number of connected nets              =      0
[12/13 18:57:12     53s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[12/13 18:57:12     53s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/13 18:57:12     53s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/13 18:57:12     53s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/13 18:57:12     53s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/13 18:57:12     53s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/13 18:57:12     53s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/13 18:57:12     53s] (I)      Ndr track 0 does not exist
[12/13 18:57:12     53s] (I)      ---------------------Grid Graph Info--------------------
[12/13 18:57:12     53s] (I)      Routing area        : (0, 0) - (47380, 45540)
[12/13 18:57:12     53s] (I)      Core area           : (8280, 8280) - (39100, 37260)
[12/13 18:57:12     53s] (I)      Site width          :   460  (dbu)
[12/13 18:57:12     53s] (I)      Row height          :  4140  (dbu)
[12/13 18:57:12     53s] (I)      GCell row height    :  4140  (dbu)
[12/13 18:57:12     53s] (I)      GCell width         :  4140  (dbu)
[12/13 18:57:12     53s] (I)      GCell height        :  4140  (dbu)
[12/13 18:57:12     53s] (I)      Grid                :    12    11     5
[12/13 18:57:12     53s] (I)      Layer numbers       :     1     2     3     4     5
[12/13 18:57:12     53s] (I)      Vertical capacity   :     0  4140     0  4140     0
[12/13 18:57:12     53s] (I)      Horizontal capacity :     0     0  4140     0  4140
[12/13 18:57:12     53s] (I)      Default wire width  :   140   140   300   300  1600
[12/13 18:57:12     53s] (I)      Default wire space  :   140   140   300   300  1600
[12/13 18:57:12     53s] (I)      Default wire pitch  :   280   280   600   600  3200
[12/13 18:57:12     53s] (I)      Default pitch size  :   280   460   610   615  3660
[12/13 18:57:12     53s] (I)      First track coord   :   460   460   350   900  4620
[12/13 18:57:12     53s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[12/13 18:57:12     53s] (I)      Total num of tracks :    98   102    74    76    11
[12/13 18:57:12     53s] (I)      Num of masks        :     1     1     1     1     1
[12/13 18:57:12     53s] (I)      Num of trim masks   :     0     0     0     0     0
[12/13 18:57:12     53s] (I)      --------------------------------------------------------
[12/13 18:57:12     53s] 
[12/13 18:57:12     53s] [NR-eGR] ============ Routing rule table ============
[12/13 18:57:12     53s] [NR-eGR] Rule id: 0  Nets: 42
[12/13 18:57:12     53s] [NR-eGR] ========================================
[12/13 18:57:12     53s] [NR-eGR] 
[12/13 18:57:12     53s] (I)      ======== NDR :  =========
[12/13 18:57:12     53s] (I)      +--------------+--------+
[12/13 18:57:12     53s] (I)      |           ID |      0 |
[12/13 18:57:12     53s] (I)      |         Name |        |
[12/13 18:57:12     53s] (I)      |      Default |    yes |
[12/13 18:57:12     53s] (I)      |  Clk Special |     no |
[12/13 18:57:12     53s] (I)      | Hard spacing |     no |
[12/13 18:57:12     53s] (I)      |    NDR track | (none) |
[12/13 18:57:12     53s] (I)      |      NDR via | (none) |
[12/13 18:57:12     53s] (I)      |  Extra space |      0 |
[12/13 18:57:12     53s] (I)      |      Shields |      0 |
[12/13 18:57:12     53s] (I)      |   Demand (H) |      1 |
[12/13 18:57:12     53s] (I)      |   Demand (V) |      1 |
[12/13 18:57:12     53s] (I)      |        #Nets |     42 |
[12/13 18:57:12     53s] (I)      +--------------+--------+
[12/13 18:57:12     53s] (I)      +-------------------------------------------------------------------------------------+
[12/13 18:57:12     53s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/13 18:57:12     53s] (I)      +-------------------------------------------------------------------------------------+
[12/13 18:57:12     53s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[12/13 18:57:12     53s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[12/13 18:57:12     53s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[12/13 18:57:12     53s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[12/13 18:57:12     53s] (I)      +-------------------------------------------------------------------------------------+
[12/13 18:57:12     53s] (I)      ======== NDR :  =========
[12/13 18:57:12     53s] (I)      +--------------+--------+
[12/13 18:57:12     53s] (I)      |           ID |      1 |
[12/13 18:57:12     53s] (I)      |         Name |        |
[12/13 18:57:12     53s] (I)      |      Default |     no |
[12/13 18:57:12     53s] (I)      |  Clk Special |     no |
[12/13 18:57:12     53s] (I)      | Hard spacing |     no |
[12/13 18:57:12     53s] (I)      |    NDR track | (none) |
[12/13 18:57:12     53s] (I)      |      NDR via | (none) |
[12/13 18:57:12     53s] (I)      |  Extra space |      1 |
[12/13 18:57:12     53s] (I)      |      Shields |      0 |
[12/13 18:57:12     53s] (I)      |   Demand (H) |      2 |
[12/13 18:57:12     53s] (I)      |   Demand (V) |      2 |
[12/13 18:57:12     53s] (I)      |        #Nets |      0 |
[12/13 18:57:12     53s] (I)      +--------------+--------+
[12/13 18:57:12     53s] (I)      +-------------------------------------------------------------------------------------+
[12/13 18:57:12     53s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/13 18:57:12     53s] (I)      +-------------------------------------------------------------------------------------+
[12/13 18:57:12     53s] (I)      |  met2    140      140    920      460      2      1      1    200    100        yes |
[12/13 18:57:12     53s] (I)      |  met3    300      300   1200      600      2      1      1    200    100        yes |
[12/13 18:57:12     53s] (I)      |  met4    300      300   1200      600      2      1      1    200    100        yes |
[12/13 18:57:12     53s] (I)      |  met5   1600     1600   6400     3200      2      1      1    200    100        yes |
[12/13 18:57:12     53s] (I)      +-------------------------------------------------------------------------------------+
[12/13 18:57:12     53s] (I)      =============== Blocked Tracks ===============
[12/13 18:57:12     53s] (I)      +-------+---------+----------+---------------+
[12/13 18:57:12     53s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/13 18:57:12     53s] (I)      +-------+---------+----------+---------------+
[12/13 18:57:12     53s] (I)      |     1 |       0 |        0 |         0.00% |
[12/13 18:57:12     53s] (I)      |     2 |    1122 |      283 |        25.22% |
[12/13 18:57:12     53s] (I)      |     3 |     888 |       89 |        10.02% |
[12/13 18:57:12     53s] (I)      |     4 |     836 |      168 |        20.10% |
[12/13 18:57:12     53s] (I)      |     5 |     132 |       46 |        34.85% |
[12/13 18:57:12     53s] (I)      +-------+---------+----------+---------------+
[12/13 18:57:12     53s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 3.63 MB )
[12/13 18:57:12     53s] (I)      Delete wires for 42 nets (async)
[12/13 18:57:12     53s] (I)      Reset routing kernel
[12/13 18:57:12     53s] (I)      Started Global Routing ( Curr Mem: 3.63 MB )
[12/13 18:57:12     53s] (I)      totalPins=98  totalGlobalPin=94 (95.92%)
[12/13 18:57:12     53s] (I)      ================= Net Group Info =================
[12/13 18:57:12     53s] (I)      +----+----------------+--------------+-----------+
[12/13 18:57:12     53s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[12/13 18:57:12     53s] (I)      +----+----------------+--------------+-----------+
[12/13 18:57:12     53s] (I)      |  1 |             42 |      met2(2) |   met5(5) |
[12/13 18:57:12     53s] (I)      +----+----------------+--------------+-----------+
[12/13 18:57:12     53s] (I)      total 2D Cap : 2513 = (892 H, 1621 V)
[12/13 18:57:12     53s] (I)      total 2D Demand : 47 = (8 H, 39 V)
[12/13 18:57:12     53s] [NR-eGR] Layer group 1: route 42 net(s) in layer range [2, 5]
[12/13 18:57:12     53s] (I)      
[12/13 18:57:12     53s] (I)      ============  Phase 1a Route ============
[12/13 18:57:12     53s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/13 18:57:12     53s] (I)      Usage: 128 = (64 H, 64 V) = (7.17% H, 3.95% V) = (2.650e+02um H, 2.650e+02um V)
[12/13 18:57:12     53s] (I)      
[12/13 18:57:12     53s] (I)      ============  Phase 1b Route ============
[12/13 18:57:12     53s] (I)      Usage: 129 = (64 H, 65 V) = (7.17% H, 4.01% V) = (2.650e+02um H, 2.691e+02um V)
[12/13 18:57:12     53s] (I)      Overflow of layer group 1: 6.30% H + 0.00% V. EstWL: 5.340600e+02um
[12/13 18:57:12     53s] (I)      Congestion metric : 16.12%H 0.00%V, 16.12%HV
[12/13 18:57:12     53s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/13 18:57:12     53s] (I)      
[12/13 18:57:12     53s] (I)      ============  Phase 1c Route ============
[12/13 18:57:12     53s] (I)      Level2 Grid: 3 x 3
[12/13 18:57:12     53s] (I)      Usage: 129 = (64 H, 65 V) = (7.17% H, 4.01% V) = (2.650e+02um H, 2.691e+02um V)
[12/13 18:57:12     53s] (I)      
[12/13 18:57:12     53s] (I)      ============  Phase 1d Route ============
[12/13 18:57:12     53s] (I)      Usage: 130 = (64 H, 66 V) = (7.17% H, 4.07% V) = (2.650e+02um H, 2.732e+02um V)
[12/13 18:57:12     53s] (I)      
[12/13 18:57:12     53s] (I)      ============  Phase 1e Route ============
[12/13 18:57:12     53s] (I)      Usage: 130 = (64 H, 66 V) = (7.17% H, 4.07% V) = (2.650e+02um H, 2.732e+02um V)
[12/13 18:57:12     53s] [NR-eGR] Early Global Route overflow of layer group 1: 6.75% H + 0.00% V. EstWL: 5.382000e+02um
[12/13 18:57:12     53s] (I)      
[12/13 18:57:12     53s] (I)      ============  Phase 1l Route ============
[12/13 18:57:12     53s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/13 18:57:12     53s] (I)      Layer  2:        888        60         0          36        1044    ( 3.33%) 
[12/13 18:57:12     53s] (I)      Layer  3:        753       227        53           0         821    ( 0.00%) 
[12/13 18:57:12     53s] (I)      Layer  4:        600        98         6           0         808    ( 0.00%) 
[12/13 18:57:12     53s] (I)      Layer  5:         78        13         1          49          88    (35.54%) 
[12/13 18:57:12     53s] (I)      Total:          2319       398        60          84        2760    ( 2.95%) 
[12/13 18:57:12     53s] (I)      
[12/13 18:57:12     53s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/13 18:57:12     53s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/13 18:57:12     53s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/13 18:57:12     53s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[12/13 18:57:12     53s] [NR-eGR] --------------------------------------------------------------------------------
[12/13 18:57:12     53s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/13 18:57:12     53s] [NR-eGR]    met2 ( 2)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/13 18:57:12     53s] [NR-eGR]    met3 ( 3)         8( 6.56%)         4( 3.28%)         1( 0.82%)   (10.66%) 
[12/13 18:57:12     53s] [NR-eGR]    met4 ( 4)         4( 3.31%)         0( 0.00%)         0( 0.00%)   ( 3.31%) 
[12/13 18:57:12     53s] [NR-eGR]    met5 ( 5)         1( 1.27%)         0( 0.00%)         0( 0.00%)   ( 1.27%) 
[12/13 18:57:12     53s] [NR-eGR] --------------------------------------------------------------------------------
[12/13 18:57:12     53s] [NR-eGR]        Total        13( 2.98%)         4( 0.92%)         1( 0.23%)   ( 4.13%) 
[12/13 18:57:12     53s] [NR-eGR] 
[12/13 18:57:12     53s] (I)      Finished Global Routing ( CPU: 0.07 sec, Real: 0.03 sec, Curr Mem: 3.64 MB )
[12/13 18:57:12     53s] (I)      Updating congestion map
[12/13 18:57:12     53s] (I)      total 2D Cap : 2572 = (912 H, 1660 V)
[12/13 18:57:12     53s] [NR-eGR] Overflow after Early Global Route 7.52% H + 1.50% V
[12/13 18:57:12     53s] (I)      Running track assignment and export wires
[12/13 18:57:12     53s] (I)      ============= Track Assignment ============
[12/13 18:57:12     53s] (I)      Started Track Assignment (8T) ( Curr Mem: 3.64 MB )
[12/13 18:57:12     53s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[12/13 18:57:12     53s] (I)      Run Multi-thread track assignment
[12/13 18:57:12     53s] (I)      Finished Track Assignment (8T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3.64 MB )
[12/13 18:57:12     53s] (I)      Started Export ( Curr Mem: 3.64 MB )
[12/13 18:57:12     53s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[12/13 18:57:12     53s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[12/13 18:57:12     53s] [NR-eGR] --------------------------------------------------------------------------
[12/13 18:57:12     53s] [NR-eGR]               Length (um)  Vias 
[12/13 18:57:12     53s] [NR-eGR] --------------------------------
[12/13 18:57:12     53s] [NR-eGR]  met1  (1H)             0    81 
[12/13 18:57:12     53s] [NR-eGR]  met2  (2V)           179   127 
[12/13 18:57:12     53s] [NR-eGR]  met3  (3H)           255    36 
[12/13 18:57:12     53s] [NR-eGR]  met4  (4V)           173    16 
[12/13 18:57:12     53s] [NR-eGR]  met5  (5H)            45     0 
[12/13 18:57:12     53s] [NR-eGR] --------------------------------
[12/13 18:57:12     53s] [NR-eGR]        Total          651   260 
[12/13 18:57:12     53s] [NR-eGR] --------------------------------------------------------------------------
[12/13 18:57:12     53s] [NR-eGR] Total half perimeter of net bounding box: 594um
[12/13 18:57:12     53s] [NR-eGR] Total length: 651um, number of vias: 260
[12/13 18:57:12     53s] [NR-eGR] --------------------------------------------------------------------------
[12/13 18:57:12     53s] (I)      == Layer wire length by net rule ==
[12/13 18:57:12     53s] (I)                    Default 
[12/13 18:57:12     53s] (I)      ----------------------
[12/13 18:57:12     53s] (I)       met1  (1H)       0um 
[12/13 18:57:12     53s] (I)       met2  (2V)     179um 
[12/13 18:57:12     53s] (I)       met3  (3H)     255um 
[12/13 18:57:12     53s] (I)       met4  (4V)     173um 
[12/13 18:57:12     53s] (I)       met5  (5H)      45um 
[12/13 18:57:12     53s] (I)      ----------------------
[12/13 18:57:12     53s] (I)             Total    651um 
[12/13 18:57:12     53s] (I)      == Layer via count by net rule ==
[12/13 18:57:12     53s] (I)                    Default 
[12/13 18:57:12     53s] (I)      ----------------------
[12/13 18:57:12     53s] (I)       met1  (1H)        81 
[12/13 18:57:12     53s] (I)       met2  (2V)       127 
[12/13 18:57:12     53s] (I)       met3  (3H)        36 
[12/13 18:57:12     53s] (I)       met4  (4V)        16 
[12/13 18:57:12     53s] (I)       met5  (5H)         0 
[12/13 18:57:12     53s] (I)      ----------------------
[12/13 18:57:12     53s] (I)             Total      260 
[12/13 18:57:12     53s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.63 MB )
[12/13 18:57:12     53s] eee: RC Grid Memory freed=540
[12/13 18:57:12     53s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.10 sec, Real: 0.05 sec, Curr Mem: 3.63 MB )
[12/13 18:57:12     53s] (I)      ======================================= Runtime Summary ========================================
[12/13 18:57:12     53s] (I)       Step                                               %      Start     Finish      Real       CPU 
[12/13 18:57:12     53s] (I)      ------------------------------------------------------------------------------------------------
[12/13 18:57:12     53s] (I)       Early Global Route kernel                    100.00%  77.88 sec  77.93 sec  0.05 sec  0.10 sec 
[12/13 18:57:12     53s] (I)       +-Import and model                            20.41%  77.88 sec  77.89 sec  0.01 sec  0.02 sec 
[12/13 18:57:12     53s] (I)       | +-Create place DB                            0.92%  77.88 sec  77.88 sec  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)       | | +-Import place data                        0.70%  77.88 sec  77.88 sec  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)       | | | +-Read instances and placement           0.12%  77.88 sec  77.88 sec  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)       | | | +-Read nets                              0.11%  77.88 sec  77.88 sec  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)       | +-Create route DB                           12.04%  77.88 sec  77.89 sec  0.01 sec  0.01 sec 
[12/13 18:57:12     53s] (I)       | | +-Import route data (8T)                  11.46%  77.88 sec  77.89 sec  0.01 sec  0.01 sec 
[12/13 18:57:12     53s] (I)       | | | +-Read blockages ( Layer 2-5 )           6.59%  77.88 sec  77.89 sec  0.00 sec  0.01 sec 
[12/13 18:57:12     53s] (I)       | | | | +-Read routing blockages               0.01%  77.88 sec  77.88 sec  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)       | | | | +-Read instance blockages              0.09%  77.88 sec  77.88 sec  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)       | | | | +-Read PG blockages                    4.61%  77.88 sec  77.89 sec  0.00 sec  0.01 sec 
[12/13 18:57:12     53s] (I)       | | | | | +-Allocate memory for PG via list    0.04%  77.88 sec  77.88 sec  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)       | | | | +-Read clock blockages                 0.05%  77.89 sec  77.89 sec  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)       | | | | +-Read other blockages                 0.04%  77.89 sec  77.89 sec  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)       | | | | +-Read halo blockages                  0.01%  77.89 sec  77.89 sec  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)       | | | | +-Read boundary cut boxes              0.01%  77.89 sec  77.89 sec  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)       | | | +-Read blackboxes                        0.02%  77.89 sec  77.89 sec  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)       | | | +-Read prerouted                         0.28%  77.89 sec  77.89 sec  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)       | | | +-Read nets                              0.13%  77.89 sec  77.89 sec  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)       | | | +-Set up via pillars                     0.01%  77.89 sec  77.89 sec  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)       | | | +-Initialize 3D grid graph               0.02%  77.89 sec  77.89 sec  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)       | | | +-Model blockage capacity                0.41%  77.89 sec  77.89 sec  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)       | | | | +-Initialize 3D capacity               0.15%  77.89 sec  77.89 sec  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)       | +-Read aux data                              0.01%  77.89 sec  77.89 sec  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)       | +-Others data preparation                    0.01%  77.89 sec  77.89 sec  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)       | +-Create route kernel                        6.22%  77.89 sec  77.89 sec  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)       +-Global Routing                              56.38%  77.89 sec  77.92 sec  0.03 sec  0.07 sec 
[12/13 18:57:12     53s] (I)       | +-Initialization                             0.06%  77.89 sec  77.89 sec  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)       | +-Net group 1                               53.23%  77.89 sec  77.92 sec  0.02 sec  0.07 sec 
[12/13 18:57:12     53s] (I)       | | +-Generate topology (8T)                   4.07%  77.89 sec  77.89 sec  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)       | | +-Phase 1a                                 4.43%  77.89 sec  77.90 sec  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)       | | | +-Pattern routing (8T)                   3.58%  77.89 sec  77.90 sec  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)       | | | +-Pattern Routing Avoiding Blockages     0.05%  77.90 sec  77.90 sec  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)       | | | +-Add via demand to 2D                   0.03%  77.90 sec  77.90 sec  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)       | | +-Phase 1b                                 3.54%  77.90 sec  77.90 sec  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)       | | | +-Monotonic routing (8T)                 3.17%  77.90 sec  77.90 sec  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)       | | +-Phase 1c                                 0.81%  77.90 sec  77.90 sec  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)       | | | +-Two level Routing                      0.57%  77.90 sec  77.90 sec  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)       | | | | +-Two Level Routing (Regular)          0.01%  77.90 sec  77.90 sec  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)       | | | | +-Two Level Routing (Strong)           0.08%  77.90 sec  77.90 sec  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)       | | +-Phase 1d                                 8.60%  77.90 sec  77.90 sec  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)       | | | +-Detoured routing (8T)                  8.29%  77.90 sec  77.90 sec  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)       | | +-Phase 1e                                 0.34%  77.90 sec  77.90 sec  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)       | | | +-Route legalization                     0.01%  77.90 sec  77.90 sec  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)       | | +-Phase 1l                                29.27%  77.90 sec  77.92 sec  0.01 sec  0.06 sec 
[12/13 18:57:12     53s] (I)       | | | +-Layer assignment (8T)                 28.86%  77.90 sec  77.92 sec  0.01 sec  0.06 sec 
[12/13 18:57:12     53s] (I)       +-Export cong map                              0.56%  77.92 sec  77.92 sec  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)       | +-Export 2D cong map                         0.08%  77.92 sec  77.92 sec  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)       +-Extract Global 3D Wires                      0.03%  77.92 sec  77.92 sec  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)       +-Track Assignment (8T)                        5.32%  77.92 sec  77.92 sec  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)       | +-Initialization                             0.04%  77.92 sec  77.92 sec  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)       | +-Track Assignment Kernel                    4.45%  77.92 sec  77.92 sec  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)       | +-Free Memory                                0.01%  77.92 sec  77.92 sec  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)       +-Export                                      10.86%  77.92 sec  77.93 sec  0.01 sec  0.01 sec 
[12/13 18:57:12     53s] (I)       | +-Export DB wires                            6.18%  77.92 sec  77.92 sec  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)       | | +-Export all nets (8T)                     2.89%  77.92 sec  77.92 sec  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)       | | +-Set wire vias (8T)                       2.57%  77.92 sec  77.92 sec  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)       | +-Report wirelength                          3.37%  77.92 sec  77.93 sec  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)       | +-Update net boxes                           0.14%  77.93 sec  77.93 sec  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)       | +-Update timing                              0.01%  77.93 sec  77.93 sec  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)       +-Postprocess design                           0.27%  77.93 sec  77.93 sec  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)      ======================= Summary by functions ========================
[12/13 18:57:12     53s] (I)       Lv  Step                                      %      Real       CPU 
[12/13 18:57:12     53s] (I)      ---------------------------------------------------------------------
[12/13 18:57:12     53s] (I)        0  Early Global Route kernel           100.00%  0.05 sec  0.10 sec 
[12/13 18:57:12     53s] (I)        1  Global Routing                       56.38%  0.03 sec  0.07 sec 
[12/13 18:57:12     53s] (I)        1  Import and model                     20.41%  0.01 sec  0.02 sec 
[12/13 18:57:12     53s] (I)        1  Export                               10.86%  0.01 sec  0.01 sec 
[12/13 18:57:12     53s] (I)        1  Track Assignment (8T)                 5.32%  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)        1  Export cong map                       0.56%  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)        1  Postprocess design                    0.27%  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)        1  Extract Global 3D Wires               0.03%  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)        2  Net group 1                          53.23%  0.02 sec  0.07 sec 
[12/13 18:57:12     53s] (I)        2  Create route DB                      12.04%  0.01 sec  0.01 sec 
[12/13 18:57:12     53s] (I)        2  Create route kernel                   6.22%  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)        2  Export DB wires                       6.18%  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)        2  Track Assignment Kernel               4.45%  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)        2  Report wirelength                     3.37%  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)        2  Create place DB                       0.92%  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)        2  Update net boxes                      0.14%  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)        2  Initialization                        0.10%  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)        2  Export 2D cong map                    0.08%  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)        2  Update timing                         0.01%  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)        2  Free Memory                           0.01%  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)        2  Read aux data                         0.01%  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)        2  Others data preparation               0.01%  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)        3  Phase 1l                             29.27%  0.01 sec  0.06 sec 
[12/13 18:57:12     53s] (I)        3  Import route data (8T)               11.46%  0.01 sec  0.01 sec 
[12/13 18:57:12     53s] (I)        3  Phase 1d                              8.60%  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)        3  Phase 1a                              4.43%  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)        3  Generate topology (8T)                4.07%  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)        3  Phase 1b                              3.54%  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)        3  Export all nets (8T)                  2.89%  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)        3  Set wire vias (8T)                    2.57%  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)        3  Phase 1c                              0.81%  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)        3  Import place data                     0.70%  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)        3  Phase 1e                              0.34%  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)        4  Layer assignment (8T)                28.86%  0.01 sec  0.06 sec 
[12/13 18:57:12     53s] (I)        4  Detoured routing (8T)                 8.29%  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)        4  Read blockages ( Layer 2-5 )          6.59%  0.00 sec  0.01 sec 
[12/13 18:57:12     53s] (I)        4  Pattern routing (8T)                  3.58%  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)        4  Monotonic routing (8T)                3.17%  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)        4  Two level Routing                     0.57%  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)        4  Model blockage capacity               0.41%  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)        4  Read prerouted                        0.28%  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)        4  Read nets                             0.24%  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)        4  Read instances and placement          0.12%  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)        4  Pattern Routing Avoiding Blockages    0.05%  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)        4  Add via demand to 2D                  0.03%  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)        4  Read blackboxes                       0.02%  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)        4  Initialize 3D grid graph              0.02%  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)        4  Route legalization                    0.01%  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)        5  Read PG blockages                     4.61%  0.00 sec  0.01 sec 
[12/13 18:57:12     53s] (I)        5  Initialize 3D capacity                0.15%  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)        5  Read instance blockages               0.09%  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)        5  Two Level Routing (Strong)            0.08%  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)        5  Read clock blockages                  0.05%  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)        5  Read other blockages                  0.04%  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)        5  Two Level Routing (Regular)           0.01%  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)        5  Read routing blockages                0.01%  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)        5  Read boundary cut boxes               0.01%  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] (I)        6  Allocate memory for PG via list       0.04%  0.00 sec  0.00 sec 
[12/13 18:57:12     53s] Running post-eGR process
[12/13 18:57:12     53s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/13 18:57:12     53s]     Routing using NR in eGR->NR Step done.
[12/13 18:57:12     53s] Net route status summary:
[12/13 18:57:12     53s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/13 18:57:12     53s]   Non-clock:    48 (unrouted=6, trialRouted=42, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=6, (crossesIlmBoundary AND tooFewTerms=0)])
[12/13 18:57:12     53s] 
[12/13 18:57:12     53s] CCOPT: Done with clock implementation routing.
[12/13 18:57:12     53s] 
[12/13 18:57:12     53s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.2 real=0:00:00.9)
[12/13 18:57:12     53s]   Clock implementation routing done.
[12/13 18:57:12     53s]   Leaving CCOpt scope - extractRC...
[12/13 18:57:12     53s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/13 18:57:12     53s] Extraction called for design 'adc' of instances=26 and nets=49 using extraction engine 'preRoute' .
[12/13 18:57:12     53s] PreRoute RC Extraction called for design adc.
[12/13 18:57:12     53s] RC Extraction called in multi-corner(1) mode.
[12/13 18:57:12     53s] RCMode: PreRoute
[12/13 18:57:12     53s]       RC Corner Indexes            0   
[12/13 18:57:12     53s] Capacitance Scaling Factor   : 1.00000 
[12/13 18:57:12     53s] Resistance Scaling Factor    : 1.00000 
[12/13 18:57:12     53s] Clock Cap. Scaling Factor    : 1.00000 
[12/13 18:57:12     53s] Clock Res. Scaling Factor    : 1.00000 
[12/13 18:57:12     53s] Shrink Factor                : 1.00000
[12/13 18:57:12     53s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/13 18:57:12     53s] Using Quantus QRC technology file ...
[12/13 18:57:12     53s] eee: Trim Metal Layers: { }
[12/13 18:57:12     53s] eee: RC Grid Memory allocated=540
[12/13 18:57:12     53s] eee: LayerId=1 widthSet size=1
[12/13 18:57:12     53s] eee: LayerId=2 widthSet size=1
[12/13 18:57:12     53s] eee: LayerId=3 widthSet size=1
[12/13 18:57:12     53s] eee: LayerId=4 widthSet size=1
[12/13 18:57:12     53s] eee: LayerId=5 widthSet size=1
[12/13 18:57:12     53s] eee: Total RC Grid memory=540
[12/13 18:57:12     53s] Updating RC grid for preRoute extraction ...
[12/13 18:57:12     53s] eee: Metal Layers Info:
[12/13 18:57:12     53s] eee: L: met1 met2 met3 met4 met5
[12/13 18:57:12     53s] eee: W: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/13 18:57:12     53s] eee: S: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/13 18:57:12     53s] eee: pegSigSF=1.070000
[12/13 18:57:12     53s] Initializing multi-corner resistance tables ...
[12/13 18:57:12     53s] eee: l=1 avDens=0.044681 usedTrk=8.042512 availTrk=180.000000 sigTrk=8.042512
[12/13 18:57:12     53s] eee: l=2 avDens=0.016006 usedTrk=4.321498 availTrk=270.000000 sigTrk=4.321498
[12/13 18:57:12     53s] eee: l=3 avDens=0.030254 usedTrk=6.159904 availTrk=203.606557 sigTrk=6.159904
[12/13 18:57:12     53s] eee: l=4 avDens=0.033005 usedTrk=8.887198 availTrk=269.268293 sigTrk=8.887198
[12/13 18:57:12     53s] eee: l=5 avDens=0.112843 usedTrk=5.105676 availTrk=45.245902 sigTrk=5.105676
[12/13 18:57:12     53s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/13 18:57:12     53s] eee: LAM-FP: thresh=1 ; dimX=103.000000 ; dimY=99.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[12/13 18:57:12     53s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.338793 uaWl=1.000000 uaWlH=0.300900 aWlH=0.000000 lMod=0 pMax=0.881200 pMod=79 pModAss=50 wcR=0.332500 newSi=0.001600 wHLS=1.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[12/13 18:57:12     53s] eee: NetCapCache creation started. (Current Mem: 3822.305M) 
[12/13 18:57:12     53s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3822.305M) 
[12/13 18:57:12     53s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3822.305M)
[12/13 18:57:12     53s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/13 18:57:12     53s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:12     53s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
[12/13 18:57:12     53s] End AAE Lib Interpolated Model. (MEM=3822.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 18:57:12     53s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:12     53s]   Clock DAG hash after routing clock trees: 4134715561346445349 7475588239182482524
[12/13 18:57:12     53s]   CTS services accumulated run-time stats after routing clock trees:
[12/13 18:57:12     53s]     delay calculator: calls=439, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:12     53s]     legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:12     53s]     steiner router: calls=440, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:12     53s]   Clock DAG stats after routing clock trees:
[12/13 18:57:12     53s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/13 18:57:12     53s]     sink counts      : regular=4, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4
[12/13 18:57:12     53s]     misc counts      : r=1, pp=0, mci=0
[12/13 18:57:12     53s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/13 18:57:12     53s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/13 18:57:12     53s]     sink capacitance : total=0.007pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/13 18:57:12     53s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.007pF, total=0.007pF
[12/13 18:57:12     53s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=44.040um, total=44.040um
[12/13 18:57:12     53s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/13 18:57:12     53s]   Clock DAG net violations after routing clock trees: none
[12/13 18:57:12     53s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[12/13 18:57:12     53s]     Leaf : target=0.142ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.085ns, 0 <= 0.113ns, 0 <= 0.127ns, 0 <= 0.135ns, 0 <= 0.142ns}
[12/13 18:57:12     53s]   Primary reporting skew groups after routing clock trees:
[12/13 18:57:12     53s]     skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.127], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/13 18:57:12     53s]         min path sink: therm1/out_reg[3]/CK
[12/13 18:57:12     53s]         max path sink: therm1/out_reg[3]/CK
[12/13 18:57:12     53s]   Skew group summary after routing clock trees:
[12/13 18:57:12     53s]     skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.127], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/13 18:57:12     53s]   CCOpt::Phase::Routing done. (took cpu=0:00:01.2 real=0:00:00.9)
[12/13 18:57:12     53s]   CCOpt::Phase::PostConditioning...
[12/13 18:57:12     53s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[12/13 18:57:12     53s]   Leaving CCOpt scope - Initializing placement interface...
[12/13 18:57:12     53s] OPERPROF: Starting DPlace-Init at level 1, MEM:3870.5M, EPOCH TIME: 1734112632.495835
[12/13 18:57:12     53s] Processing tracks to init pin-track alignment.
[12/13 18:57:12     53s] z: 2, totalTracks: 1
[12/13 18:57:12     53s] z: 4, totalTracks: 1
[12/13 18:57:12     53s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 18:57:12     53s] Cell adc LLGs are deleted
[12/13 18:57:12     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:12     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:12     53s] # Building adc llgBox search-tree.
[12/13 18:57:12     53s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3870.5M, EPOCH TIME: 1734112632.496538
[12/13 18:57:12     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:12     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:12     53s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3870.5M, EPOCH TIME: 1734112632.496617
[12/13 18:57:12     53s] Max number of tech site patterns supported in site array is 256.
[12/13 18:57:12     53s] Core basic site is CoreSite
[12/13 18:57:12     53s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[12/13 18:57:12     53s] After signature check, allow fast init is true, keep pre-filter is true.
[12/13 18:57:12     53s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/13 18:57:12     53s] Fast DP-INIT is on for default
[12/13 18:57:12     53s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/13 18:57:12     53s] Atter site array init, number of instance map data is 0.
[12/13 18:57:12     53s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.005, REAL:0.005, MEM:3870.5M, EPOCH TIME: 1734112632.501588
[12/13 18:57:12     53s] 
[12/13 18:57:12     53s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:57:12     53s] OPERPROF:     Starting CMU at level 3, MEM:3870.5M, EPOCH TIME: 1734112632.501961
[12/13 18:57:12     53s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.001, MEM:3870.5M, EPOCH TIME: 1734112632.502808
[12/13 18:57:12     53s] 
[12/13 18:57:12     53s] Bad Lib Cell Checking (CMU) is done! (0)
[12/13 18:57:12     53s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.008, REAL:0.006, MEM:3870.5M, EPOCH TIME: 1734112632.502884
[12/13 18:57:12     53s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3870.5M, EPOCH TIME: 1734112632.502917
[12/13 18:57:12     53s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3870.5M, EPOCH TIME: 1734112632.503070
[12/13 18:57:12     53s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3870.5MB).
[12/13 18:57:12     53s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.009, REAL:0.007, MEM:3870.5M, EPOCH TIME: 1734112632.503166
[12/13 18:57:12     53s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:12     53s]   Removing CTS place status from clock tree and sinks.
[12/13 18:57:12     53s]   Removed CTS place status from 0 clock cells (out of 2 ) and 0 clock sinks (out of 0 ).
[12/13 18:57:12     53s]   Legalizer reserving space for clock trees
[12/13 18:57:12     53s]   PostConditioning...
[12/13 18:57:12     53s]     PostConditioning active optimizations:
[12/13 18:57:12     53s]      - DRV fixing with initial upsizing, sizing and buffering
[12/13 18:57:12     53s]      - Skew fixing with sizing
[12/13 18:57:12     53s]     
[12/13 18:57:12     53s]     Currently running CTS, using active skew data
[12/13 18:57:12     53s]     ProEngine running partially connected to DB
[12/13 18:57:12     53s]     Reset bufferability constraints...
[12/13 18:57:12     53s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[12/13 18:57:12     53s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:12     53s]     PostConditioning Upsizing To Fix DRVs...
[12/13 18:57:12     53s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 4134715561346445349 7475588239182482524
[12/13 18:57:12     53s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[12/13 18:57:12     53s]         delay calculator: calls=439, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:12     53s]         legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:12     53s]         steiner router: calls=440, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:12     53s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[12/13 18:57:12     53s]       CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/13 18:57:12     53s]       
[12/13 18:57:12     53s]       Statistics: Fix DRVs (initial upsizing):
[12/13 18:57:12     53s]       ========================================
[12/13 18:57:12     53s]       
[12/13 18:57:12     53s]       Cell changes by Net Type:
[12/13 18:57:12     53s]       
[12/13 18:57:12     53s]       -------------------------------------------------------------------------------------------------
[12/13 18:57:12     53s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/13 18:57:12     53s]       -------------------------------------------------------------------------------------------------
[12/13 18:57:12     53s]       top                0            0           0            0                    0                0
[12/13 18:57:12     53s]       trunk              0            0           0            0                    0                0
[12/13 18:57:12     53s]       leaf               0            0           0            0                    0                0
[12/13 18:57:12     53s]       -------------------------------------------------------------------------------------------------
[12/13 18:57:12     53s]       Total              0            0           0            0                    0                0
[12/13 18:57:12     53s]       -------------------------------------------------------------------------------------------------
[12/13 18:57:12     53s]       
[12/13 18:57:12     53s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[12/13 18:57:12     53s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/13 18:57:12     53s]       
[12/13 18:57:12     53s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 4134715561346445349 7475588239182482524
[12/13 18:57:12     53s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[12/13 18:57:12     53s]         delay calculator: calls=439, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:12     53s]         legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:12     53s]         steiner router: calls=440, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:12     53s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[12/13 18:57:12     53s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/13 18:57:12     53s]         sink counts      : regular=4, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4
[12/13 18:57:12     53s]         misc counts      : r=1, pp=0, mci=0
[12/13 18:57:12     53s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/13 18:57:12     53s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/13 18:57:12     53s]         sink capacitance : total=0.007pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/13 18:57:12     53s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.007pF, total=0.007pF
[12/13 18:57:12     53s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=44.040um, total=44.040um
[12/13 18:57:12     53s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/13 18:57:12     53s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
[12/13 18:57:12     53s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[12/13 18:57:12     53s]         Leaf : target=0.142ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.085ns, 0 <= 0.113ns, 0 <= 0.127ns, 0 <= 0.135ns, 0 <= 0.142ns}
[12/13 18:57:12     53s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[12/13 18:57:12     53s]         skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.127]
[12/13 18:57:12     53s]             min path sink: therm1/out_reg[3]/CK
[12/13 18:57:12     53s]             max path sink: therm1/out_reg[3]/CK
[12/13 18:57:12     53s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[12/13 18:57:12     53s]         skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.127]
[12/13 18:57:12     53s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/13 18:57:12     53s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:12     53s]     Recomputing CTS skew targets...
[12/13 18:57:12     53s]     Resolving skew group constraints...
[12/13 18:57:12     53s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 12 variables and 27 constraints; tolerance 1
[12/13 18:57:12     53s]     Resolving skew group constraints done.
[12/13 18:57:12     53s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:12     53s]     PostConditioning Fixing DRVs...
[12/13 18:57:12     53s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 4134715561346445349 7475588239182482524
[12/13 18:57:12     53s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[12/13 18:57:12     53s]         delay calculator: calls=439, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:12     53s]         legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:12     53s]         steiner router: calls=440, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:12     53s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/13 18:57:12     53s]       CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/13 18:57:12     53s]       
[12/13 18:57:12     53s]       Statistics: Fix DRVs (cell sizing):
[12/13 18:57:12     53s]       ===================================
[12/13 18:57:12     53s]       
[12/13 18:57:12     53s]       Cell changes by Net Type:
[12/13 18:57:12     53s]       
[12/13 18:57:12     53s]       -------------------------------------------------------------------------------------------------
[12/13 18:57:12     53s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/13 18:57:12     53s]       -------------------------------------------------------------------------------------------------
[12/13 18:57:12     53s]       top                0            0           0            0                    0                0
[12/13 18:57:12     53s]       trunk              0            0           0            0                    0                0
[12/13 18:57:12     53s]       leaf               0            0           0            0                    0                0
[12/13 18:57:12     53s]       -------------------------------------------------------------------------------------------------
[12/13 18:57:12     53s]       Total              0            0           0            0                    0                0
[12/13 18:57:12     53s]       -------------------------------------------------------------------------------------------------
[12/13 18:57:12     53s]       
[12/13 18:57:12     53s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[12/13 18:57:12     53s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/13 18:57:12     53s]       
[12/13 18:57:12     53s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 4134715561346445349 7475588239182482524
[12/13 18:57:12     53s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[12/13 18:57:12     53s]         delay calculator: calls=439, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:12     53s]         legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:12     53s]         steiner router: calls=440, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:12     53s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[12/13 18:57:12     53s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/13 18:57:12     53s]         sink counts      : regular=4, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4
[12/13 18:57:12     53s]         misc counts      : r=1, pp=0, mci=0
[12/13 18:57:12     53s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/13 18:57:12     53s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/13 18:57:12     53s]         sink capacitance : total=0.007pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/13 18:57:12     53s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.007pF, total=0.007pF
[12/13 18:57:12     53s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=44.040um, total=44.040um
[12/13 18:57:12     53s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/13 18:57:12     53s]       Clock DAG net violations after 'PostConditioning Fixing DRVs': none
[12/13 18:57:12     53s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[12/13 18:57:12     53s]         Leaf : target=0.142ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.085ns, 0 <= 0.113ns, 0 <= 0.127ns, 0 <= 0.135ns, 0 <= 0.142ns}
[12/13 18:57:12     53s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[12/13 18:57:12     53s]         skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.127]
[12/13 18:57:12     53s]             min path sink: therm1/out_reg[3]/CK
[12/13 18:57:12     53s]             max path sink: therm1/out_reg[3]/CK
[12/13 18:57:12     53s]       Skew group summary after 'PostConditioning Fixing DRVs':
[12/13 18:57:12     53s]         skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.127]
[12/13 18:57:12     53s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/13 18:57:12     53s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:12     53s]     Buffering to fix DRVs...
[12/13 18:57:12     53s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[12/13 18:57:12     53s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/13 18:57:12     53s]     Inserted 0 buffers and inverters.
[12/13 18:57:12     53s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[12/13 18:57:12     53s]     CCOpt-PostConditioning: nets considered: 1, nets tested: 1, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[12/13 18:57:12     53s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 4134715561346445349 7475588239182482524
[12/13 18:57:12     53s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[12/13 18:57:12     53s]       delay calculator: calls=439, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:12     53s]       legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:12     53s]       steiner router: calls=440, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:12     53s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[12/13 18:57:12     53s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/13 18:57:12     53s]       sink counts      : regular=4, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4
[12/13 18:57:12     53s]       misc counts      : r=1, pp=0, mci=0
[12/13 18:57:12     53s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/13 18:57:12     53s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/13 18:57:12     53s]       sink capacitance : total=0.007pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/13 18:57:12     53s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.007pF, total=0.007pF
[12/13 18:57:12     53s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=44.040um, total=44.040um
[12/13 18:57:12     53s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/13 18:57:12     53s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[12/13 18:57:12     53s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[12/13 18:57:12     53s]       Leaf : target=0.142ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.085ns, 0 <= 0.113ns, 0 <= 0.127ns, 0 <= 0.135ns, 0 <= 0.142ns}
[12/13 18:57:12     53s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[12/13 18:57:12     53s]       skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.127], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/13 18:57:12     53s]           min path sink: therm1/out_reg[3]/CK
[12/13 18:57:12     53s]           max path sink: therm1/out_reg[3]/CK
[12/13 18:57:12     53s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[12/13 18:57:12     53s]       skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.127], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/13 18:57:12     53s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:12     53s]     
[12/13 18:57:12     53s]     Slew Diagnostics: After DRV fixing
[12/13 18:57:12     53s]     ==================================
[12/13 18:57:12     53s]     
[12/13 18:57:12     53s]     Global Causes:
[12/13 18:57:12     53s]     
[12/13 18:57:12     53s]     -----
[12/13 18:57:12     53s]     Cause
[12/13 18:57:12     53s]     -----
[12/13 18:57:12     53s]       (empty table)
[12/13 18:57:12     53s]     -----
[12/13 18:57:12     53s]     
[12/13 18:57:12     53s]     Top 5 overslews:
[12/13 18:57:12     53s]     
[12/13 18:57:12     53s]     ---------------------------------
[12/13 18:57:12     53s]     Overslew    Causes    Driving Pin
[12/13 18:57:12     53s]     ---------------------------------
[12/13 18:57:12     53s]       (empty table)
[12/13 18:57:12     53s]     ---------------------------------
[12/13 18:57:12     53s]     
[12/13 18:57:12     53s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/13 18:57:12     53s]     
[12/13 18:57:12     53s]     -------------------
[12/13 18:57:12     53s]     Cause    Occurences
[12/13 18:57:12     53s]     -------------------
[12/13 18:57:12     53s]       (empty table)
[12/13 18:57:12     53s]     -------------------
[12/13 18:57:12     53s]     
[12/13 18:57:12     53s]     Violation diagnostics counts from the 0 nodes that have violations:
[12/13 18:57:12     53s]     
[12/13 18:57:12     53s]     -------------------
[12/13 18:57:12     53s]     Cause    Occurences
[12/13 18:57:12     53s]     -------------------
[12/13 18:57:12     53s]       (empty table)
[12/13 18:57:12     53s]     -------------------
[12/13 18:57:12     53s]     
[12/13 18:57:12     53s]     PostConditioning Fixing Skew by cell sizing...
[12/13 18:57:12     53s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 4134715561346445349 7475588239182482524
[12/13 18:57:12     53s]       CTS services accumulated run-time stats before 'PostConditioning Fixing Skew by cell sizing':
[12/13 18:57:12     53s]         delay calculator: calls=439, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:12     53s]         legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:12     53s]         steiner router: calls=440, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:12     53s]       Path optimization required 0 stage delay updates 
[12/13 18:57:12     53s]       Resized 0 clock insts to decrease delay.
[12/13 18:57:12     53s]       Fixing short paths with downsize only
[12/13 18:57:12     53s]       Path optimization required 0 stage delay updates 
[12/13 18:57:12     53s]       Resized 0 clock insts to increase delay.
[12/13 18:57:12     53s]       
[12/13 18:57:12     53s]       Statistics: Fix Skew (cell sizing):
[12/13 18:57:12     53s]       ===================================
[12/13 18:57:12     53s]       
[12/13 18:57:12     53s]       Cell changes by Net Type:
[12/13 18:57:12     53s]       
[12/13 18:57:12     53s]       -------------------------------------------------------------------------------------------------
[12/13 18:57:12     53s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/13 18:57:12     53s]       -------------------------------------------------------------------------------------------------
[12/13 18:57:12     53s]       top                0            0           0            0                    0                0
[12/13 18:57:12     53s]       trunk              0            0           0            0                    0                0
[12/13 18:57:12     53s]       leaf               0            0           0            0                    0                0
[12/13 18:57:12     53s]       -------------------------------------------------------------------------------------------------
[12/13 18:57:12     53s]       Total              0            0           0            0                    0                0
[12/13 18:57:12     53s]       -------------------------------------------------------------------------------------------------
[12/13 18:57:12     53s]       
[12/13 18:57:12     53s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[12/13 18:57:12     53s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/13 18:57:12     53s]       
[12/13 18:57:12     53s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 4134715561346445349 7475588239182482524
[12/13 18:57:12     53s]       CTS services accumulated run-time stats after 'PostConditioning Fixing Skew by cell sizing':
[12/13 18:57:12     53s]         delay calculator: calls=439, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:12     53s]         legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:12     53s]         steiner router: calls=440, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:12     53s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[12/13 18:57:12     53s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/13 18:57:12     53s]         sink counts      : regular=4, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4
[12/13 18:57:12     53s]         misc counts      : r=1, pp=0, mci=0
[12/13 18:57:12     53s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/13 18:57:12     53s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/13 18:57:12     53s]         sink capacitance : total=0.007pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/13 18:57:12     53s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.007pF, total=0.007pF
[12/13 18:57:12     53s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=44.040um, total=44.040um
[12/13 18:57:12     53s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/13 18:57:12     53s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
[12/13 18:57:12     53s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[12/13 18:57:12     53s]         Leaf : target=0.142ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.085ns, 0 <= 0.113ns, 0 <= 0.127ns, 0 <= 0.135ns, 0 <= 0.142ns}
[12/13 18:57:12     53s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[12/13 18:57:12     53s]         skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.127], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/13 18:57:12     53s]             min path sink: therm1/out_reg[3]/CK
[12/13 18:57:12     53s]             max path sink: therm1/out_reg[3]/CK
[12/13 18:57:12     53s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[12/13 18:57:12     53s]         skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.127], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/13 18:57:12     53s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/13 18:57:12     53s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:12     53s]     Reconnecting optimized routes...
[12/13 18:57:12     53s]     Reset timing graph...
[12/13 18:57:12     53s] Ignoring AAE DB Resetting ...
[12/13 18:57:12     53s]     Reset timing graph done.
[12/13 18:57:12     53s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:12     53s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[12/13 18:57:12     53s]     Set dirty flag on 0 instances, 0 nets
[12/13 18:57:12     53s]   PostConditioning done.
[12/13 18:57:12     53s] Net route status summary:
[12/13 18:57:12     53s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/13 18:57:12     53s]   Non-clock:    48 (unrouted=6, trialRouted=42, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=6, (crossesIlmBoundary AND tooFewTerms=0)])
[12/13 18:57:12     53s]   Update timing and DAG stats after post-conditioning...
[12/13 18:57:12     53s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:12     53s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
[12/13 18:57:12     53s] End AAE Lib Interpolated Model. (MEM=3870.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 18:57:12     53s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:12     53s]   Clock DAG hash after post-conditioning: 4134715561346445349 7475588239182482524
[12/13 18:57:12     53s]   CTS services accumulated run-time stats after post-conditioning:
[12/13 18:57:12     53s]     delay calculator: calls=440, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:12     53s]     legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:12     53s]     steiner router: calls=440, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:12     53s]   Clock DAG stats after post-conditioning:
[12/13 18:57:12     53s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/13 18:57:12     53s]     sink counts      : regular=4, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4
[12/13 18:57:12     53s]     misc counts      : r=1, pp=0, mci=0
[12/13 18:57:12     53s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/13 18:57:12     53s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/13 18:57:12     53s]     sink capacitance : total=0.007pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/13 18:57:12     53s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.007pF, total=0.007pF
[12/13 18:57:12     53s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=44.040um, total=44.040um
[12/13 18:57:12     53s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/13 18:57:12     53s]   Clock DAG net violations after post-conditioning: none
[12/13 18:57:12     53s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[12/13 18:57:12     53s]     Leaf : target=0.142ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.085ns, 0 <= 0.113ns, 0 <= 0.127ns, 0 <= 0.135ns, 0 <= 0.142ns}
[12/13 18:57:12     53s]   Primary reporting skew groups after post-conditioning:
[12/13 18:57:12     53s]     skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.127], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/13 18:57:12     53s]         min path sink: therm1/out_reg[3]/CK
[12/13 18:57:12     53s]         max path sink: therm1/out_reg[3]/CK
[12/13 18:57:12     53s]   Skew group summary after post-conditioning:
[12/13 18:57:12     53s]     skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.127], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/13 18:57:12     53s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:12     53s]   Setting CTS place status to fixed for clock tree and sinks.
[12/13 18:57:12     53s]   numClockCells = 2, numClockCellsFixed = 2, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[12/13 18:57:12     53s]   Post-balance tidy up or trial balance steps...
[12/13 18:57:12     53s]   Clock DAG hash at end of CTS: 4134715561346445349 7475588239182482524
[12/13 18:57:12     53s]   CTS services accumulated run-time stats at end of CTS:
[12/13 18:57:12     53s]     delay calculator: calls=440, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:12     53s]     legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:12     53s]     steiner router: calls=440, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:12     53s]   
[12/13 18:57:12     53s]   Clock DAG stats at end of CTS:
[12/13 18:57:12     53s]   ==============================
[12/13 18:57:12     53s]   
[12/13 18:57:12     53s]   -------------------------------------------------------
[12/13 18:57:12     53s]   Cell type                 Count    Area     Capacitance
[12/13 18:57:12     53s]   -------------------------------------------------------
[12/13 18:57:12     53s]   Buffers                     0      0.000       0.000
[12/13 18:57:12     53s]   Inverters                   0      0.000       0.000
[12/13 18:57:12     53s]   Integrated Clock Gates      0      0.000       0.000
[12/13 18:57:12     53s]   Discrete Clock Gates        0      0.000       0.000
[12/13 18:57:12     53s]   Clock Logic                 0      0.000       0.000
[12/13 18:57:12     53s]   All                         0      0.000       0.000
[12/13 18:57:12     53s]   -------------------------------------------------------
[12/13 18:57:12     53s]   
[12/13 18:57:12     53s]   Clock DAG miscellaneous counts at end of CTS:
[12/13 18:57:12     53s]   =============================================
[12/13 18:57:12     53s]   
[12/13 18:57:12     53s]   ------------------------------
[12/13 18:57:12     53s]   Type                     Count
[12/13 18:57:12     53s]   ------------------------------
[12/13 18:57:12     53s]   Roots                      1
[12/13 18:57:12     53s]   Preserved Ports            0
[12/13 18:57:12     53s]   Multiple Clock Inputs      0
[12/13 18:57:12     53s]   ------------------------------
[12/13 18:57:12     53s]   
[12/13 18:57:12     53s]   
[12/13 18:57:12     53s]   Clock DAG sink counts at end of CTS:
[12/13 18:57:12     53s]   ====================================
[12/13 18:57:12     53s]   
[12/13 18:57:12     53s]   -------------------------
[12/13 18:57:12     53s]   Sink type           Count
[12/13 18:57:12     53s]   -------------------------
[12/13 18:57:12     53s]   Regular               4
[12/13 18:57:12     53s]   Enable Latch          0
[12/13 18:57:12     53s]   Load Capacitance      0
[12/13 18:57:12     53s]   Antenna Diode         0
[12/13 18:57:12     53s]   Node Sink             0
[12/13 18:57:12     53s]   Total                 4
[12/13 18:57:12     53s]   -------------------------
[12/13 18:57:12     53s]   
[12/13 18:57:12     53s]   
[12/13 18:57:12     53s]   Clock DAG wire lengths at end of CTS:
[12/13 18:57:12     53s]   =====================================
[12/13 18:57:12     53s]   
[12/13 18:57:12     53s]   --------------------
[12/13 18:57:12     53s]   Type     Wire Length
[12/13 18:57:12     53s]   --------------------
[12/13 18:57:12     53s]   Top         0.000
[12/13 18:57:12     53s]   Trunk       0.000
[12/13 18:57:12     53s]   Leaf       44.040
[12/13 18:57:12     53s]   Total      44.040
[12/13 18:57:12     53s]   --------------------
[12/13 18:57:12     53s]   
[12/13 18:57:12     53s]   
[12/13 18:57:12     53s]   Clock DAG hp wire lengths at end of CTS:
[12/13 18:57:12     53s]   ========================================
[12/13 18:57:12     53s]   
[12/13 18:57:12     53s]   -----------------------
[12/13 18:57:12     53s]   Type     hp Wire Length
[12/13 18:57:12     53s]   -----------------------
[12/13 18:57:12     53s]   Top          0.000
[12/13 18:57:12     53s]   Trunk        0.000
[12/13 18:57:12     53s]   Leaf         0.000
[12/13 18:57:12     53s]   Total        0.000
[12/13 18:57:12     53s]   -----------------------
[12/13 18:57:12     53s]   
[12/13 18:57:12     53s]   
[12/13 18:57:12     53s]   Clock DAG capacitances at end of CTS:
[12/13 18:57:12     53s]   =====================================
[12/13 18:57:12     53s]   
[12/13 18:57:12     53s]   --------------------------------
[12/13 18:57:12     53s]   Type     Gate     Wire     Total
[12/13 18:57:12     53s]   --------------------------------
[12/13 18:57:12     53s]   Top      0.000    0.000    0.000
[12/13 18:57:12     53s]   Trunk    0.000    0.000    0.000
[12/13 18:57:12     53s]   Leaf     0.007    0.007    0.014
[12/13 18:57:12     53s]   Total    0.007    0.007    0.014
[12/13 18:57:12     53s]   --------------------------------
[12/13 18:57:12     53s]   
[12/13 18:57:12     53s]   
[12/13 18:57:12     53s]   Clock DAG sink capacitances at end of CTS:
[12/13 18:57:12     53s]   ==========================================
[12/13 18:57:12     53s]   
[12/13 18:57:12     53s]   -----------------------------------------------
[12/13 18:57:12     53s]   Total    Average    Std. Dev.    Min      Max
[12/13 18:57:12     53s]   -----------------------------------------------
[12/13 18:57:12     53s]   0.007     0.002       0.000      0.002    0.002
[12/13 18:57:12     53s]   -----------------------------------------------
[12/13 18:57:12     53s]   
[12/13 18:57:12     53s]   
[12/13 18:57:12     53s]   Clock DAG net violations at end of CTS:
[12/13 18:57:12     53s]   =======================================
[12/13 18:57:12     53s]   
[12/13 18:57:12     53s]   None
[12/13 18:57:12     53s]   
[12/13 18:57:12     53s]   
[12/13 18:57:12     53s]   Clock DAG primary half-corner transition distribution at end of CTS:
[12/13 18:57:12     53s]   ====================================================================
[12/13 18:57:12     53s]   
[12/13 18:57:12     53s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/13 18:57:12     53s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[12/13 18:57:12     53s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/13 18:57:12     53s]   Leaf        0.142       1       0.003       0.000      0.003    0.003    {1 <= 0.085ns, 0 <= 0.113ns, 0 <= 0.127ns, 0 <= 0.135ns, 0 <= 0.142ns}         -
[12/13 18:57:12     53s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/13 18:57:12     53s]   
[12/13 18:57:12     53s]   
[12/13 18:57:12     53s]   Primary reporting skew groups summary at end of CTS:
[12/13 18:57:12     53s]   ====================================================
[12/13 18:57:12     53s]   
[12/13 18:57:12     53s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/13 18:57:12     53s]   Half-corner             Skew Group         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
[12/13 18:57:12     53s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/13 18:57:12     53s]   MAX_DELAY:setup.late    clk/CONSTRAINTS    0.000     0.000     0.000       0.127         0.000           0.000           0.000        0.000     -nan        -nan        100% {0.000, 0.000}
[12/13 18:57:12     53s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/13 18:57:12     53s]   
[12/13 18:57:12     53s]   
[12/13 18:57:12     53s]   Skew group summary at end of CTS:
[12/13 18:57:12     53s]   =================================
[12/13 18:57:12     53s]   
[12/13 18:57:12     53s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/13 18:57:12     53s]   Half-corner             Skew Group         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
[12/13 18:57:12     53s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/13 18:57:12     53s]   MAX_DELAY:setup.late    clk/CONSTRAINTS    0.000     0.000     0.000       0.127         0.000           0.000           0.000        0.000     -nan        -nan        100% {0.000, 0.000}
[12/13 18:57:12     53s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/13 18:57:12     53s]   
[12/13 18:57:12     53s]   
[12/13 18:57:12     53s]   Found a total of 0 clock tree pins with a slew violation.
[12/13 18:57:12     53s]   
[12/13 18:57:12     53s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:12     53s] Synthesizing clock trees done.
[12/13 18:57:12     53s] Tidy Up And Update Timing...
[12/13 18:57:12     53s] External - Set all clocks to propagated mode...
[12/13 18:57:12     53s] Innovus updating I/O latencies
[12/13 18:57:12     53s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/13 18:57:12     53s] #################################################################################
[12/13 18:57:12     53s] # Design Stage: PreRoute
[12/13 18:57:12     53s] # Design Name: adc
[12/13 18:57:12     53s] # Design Mode: 130nm
[12/13 18:57:12     53s] # Analysis Mode: MMMC Non-OCV 
[12/13 18:57:12     53s] # Parasitics Mode: No SPEF/RCDB 
[12/13 18:57:12     53s] # Signoff Settings: SI Off 
[12/13 18:57:12     53s] #################################################################################
[12/13 18:57:12     53s] Topological Sorting (REAL = 0:00:00.0, MEM = 3918.2M, InitMEM = 3918.2M)
[12/13 18:57:12     53s] Start delay calculation (fullDC) (8 T). (MEM=3918.19)
[12/13 18:57:12     53s] End AAE Lib Interpolated Model. (MEM=3929.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 18:57:12     53s] Total number of fetched objects 47
[12/13 18:57:12     53s] Total number of fetched objects 47
[12/13 18:57:12     53s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 18:57:12     53s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 18:57:12     53s] End delay calculation. (MEM=4359.36 CPU=0:00:00.0 REAL=0:00:00.0)
[12/13 18:57:12     53s] End delay calculation (fullDC). (MEM=4359.36 CPU=0:00:00.1 REAL=0:00:00.0)
[12/13 18:57:12     53s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4359.4M) ***
[12/13 18:57:12     53s] Setting all clocks to propagated mode.
[12/13 18:57:12     53s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.5 real=0:00:00.4)
[12/13 18:57:12     53s] Clock DAG hash after update timingGraph: 4134715561346445349 7475588239182482524
[12/13 18:57:12     53s] CTS services accumulated run-time stats after update timingGraph:
[12/13 18:57:12     53s]   delay calculator: calls=440, total_wall_time=0.007s, mean_wall_time=0.017ms
[12/13 18:57:12     53s]   legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 18:57:12     53s]   steiner router: calls=440, total_wall_time=0.004s, mean_wall_time=0.009ms
[12/13 18:57:12     53s] Clock DAG stats after update timingGraph:
[12/13 18:57:12     53s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/13 18:57:12     53s]   sink counts      : regular=4, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4
[12/13 18:57:12     53s]   misc counts      : r=1, pp=0, mci=0
[12/13 18:57:12     53s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/13 18:57:12     53s]   cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/13 18:57:12     53s]   sink capacitance : total=0.007pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/13 18:57:12     53s]   wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.007pF, total=0.007pF
[12/13 18:57:12     53s]   wire lengths     : top=0.000um, trunk=0.000um, leaf=44.040um, total=44.040um
[12/13 18:57:12     53s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/13 18:57:12     53s] Clock DAG net violations after update timingGraph: none
[12/13 18:57:12     53s] Clock DAG primary half-corner transition distribution after update timingGraph:
[12/13 18:57:12     53s]   Leaf : target=0.142ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.085ns, 0 <= 0.113ns, 0 <= 0.127ns, 0 <= 0.135ns, 0 <= 0.142ns}
[12/13 18:57:12     53s] Primary reporting skew groups after update timingGraph:
[12/13 18:57:12     53s]   skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.127], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/13 18:57:12     53s]       min path sink: therm1/out_reg[3]/CK
[12/13 18:57:12     53s]       max path sink: therm1/out_reg[3]/CK
[12/13 18:57:12     53s] Skew group summary after update timingGraph:
[12/13 18:57:12     53s]   skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.127], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/13 18:57:12     53s] Logging CTS constraint violations...
[12/13 18:57:12     53s]   No violations found.
[12/13 18:57:12     53s] Logging CTS constraint violations done.
[12/13 18:57:12     53s] Tidy Up And Update Timing done. (took cpu=0:00:00.5 real=0:00:00.4)
[12/13 18:57:12     53s] Runtime done. (took cpu=0:00:02.7 real=0:00:02.1)
[12/13 18:57:12     53s] Runtime Report Coverage % = 99
[12/13 18:57:12     53s] Runtime Summary
[12/13 18:57:12     53s] ===============
[12/13 18:57:12     53s] Clock Runtime:  (22%) Core CTS           0.47 (Init 0.23, Construction 0.02, Implementation 0.06, eGRPC 0.03, PostConditioning 0.03, Other 0.10)
[12/13 18:57:12     53s] Clock Runtime:  (49%) CTS services       1.03 (RefinePlace 0.09, EarlyGlobalClock 0.16, NanoRoute 0.74, ExtractRC 0.03, TimingAnalysis 0.00)
[12/13 18:57:12     53s] Clock Runtime:  (28%) Other CTS          0.59 (Init 0.08, CongRepair/EGR-DP 0.13, TimingUpdate 0.38, Other 0.00)
[12/13 18:57:12     53s] Clock Runtime: (100%) Total              2.09
[12/13 18:57:12     53s] 
[12/13 18:57:12     53s] 
[12/13 18:57:12     53s] Runtime Summary:
[12/13 18:57:12     53s] ================
[12/13 18:57:12     53s] 
[12/13 18:57:12     53s] -------------------------------------------------------------------------------------------------------------------
[12/13 18:57:12     53s] wall  % time  children  called  name
[12/13 18:57:12     53s] -------------------------------------------------------------------------------------------------------------------
[12/13 18:57:12     53s] 2.11  100.00    2.11      0       
[12/13 18:57:12     53s] 2.11  100.00    2.09      1     Runtime
[12/13 18:57:12     53s] 0.11    4.98    0.00      1     Updating ideal nets and annotations
[12/13 18:57:12     53s] 0.01    0.66    0.01      1     CCOpt::Phase::Initialization
[12/13 18:57:12     53s] 0.01    0.65    0.01      1       Check Prerequisites
[12/13 18:57:12     53s] 0.01    0.64    0.00      1         Leaving CCOpt scope - CheckPlace
[12/13 18:57:12     53s] 0.19    9.18    0.19      1     CCOpt::Phase::PreparingToBalance
[12/13 18:57:12     53s] 0.00    0.01    0.00      1       Leaving CCOpt scope - Initializing power interface
[12/13 18:57:12     53s] 0.07    3.34    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[12/13 18:57:12     53s] 0.02    1.15    0.01      1       Legalization setup
[12/13 18:57:12     53s] 0.01    0.57    0.00      2         Leaving CCOpt scope - Initializing placement interface
[12/13 18:57:12     53s] 0.00    0.03    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[12/13 18:57:12     53s] 0.10    4.62    0.00      1       Validating CTS configuration
[12/13 18:57:12     53s] 0.00    0.00    0.00      1         Checking module port directions
[12/13 18:57:12     53s] 0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[12/13 18:57:12     53s] 0.01    0.27    0.00      1     Preparing To Balance
[12/13 18:57:12     53s] 0.00    0.04    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[12/13 18:57:12     53s] 0.00    0.14    0.00      1       Leaving CCOpt scope - Initializing placement interface
[12/13 18:57:12     53s] 0.24   11.34    0.24      1     CCOpt::Phase::Construction
[12/13 18:57:12     53s] 0.23   10.83    0.23      1       Stage::Clustering
[12/13 18:57:12     53s] 0.05    2.56    0.05      1         Clustering
[12/13 18:57:12     53s] 0.00    0.05    0.00      1           Initialize for clustering
[12/13 18:57:12     53s] 0.00    0.02    0.00      1             Computing optimal clock node locations
[12/13 18:57:12     53s] 0.00    0.07    0.00      1           Bottom-up phase
[12/13 18:57:12     53s] 0.05    2.31    0.05      1           Legalizing clock trees
[12/13 18:57:12     53s] 0.04    2.09    0.00      1             Leaving CCOpt scope - ClockRefiner
[12/13 18:57:12     53s] 0.00    0.02    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[12/13 18:57:12     53s] 0.00    0.10    0.00      1             Leaving CCOpt scope - Initializing placement interface
[12/13 18:57:12     53s] 0.00    0.05    0.00      1             Clock tree timing engine global stage delay update for MAX_DELAY:setup.late
[12/13 18:57:12     53s] 0.17    8.25    0.17      1         CongRepair After Initial Clustering
[12/13 18:57:12     53s] 0.16    7.65    0.14      1           Leaving CCOpt scope - Early Global Route
[12/13 18:57:12     53s] 0.06    3.00    0.00      1             Early Global Route - eGR only step
[12/13 18:57:12     53s] 0.07    3.42    0.00      1             Congestion Repair
[12/13 18:57:12     53s] 0.01    0.48    0.00      1           Leaving CCOpt scope - extractRC
[12/13 18:57:12     53s] 0.00    0.04    0.00      1           Clock tree timing engine global stage delay update for MAX_DELAY:setup.late
[12/13 18:57:12     53s] 0.00    0.11    0.00      1       Stage::DRV Fixing
[12/13 18:57:12     53s] 0.00    0.05    0.00      1         Fixing clock tree slew time and max cap violations
[12/13 18:57:12     53s] 0.00    0.05    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[12/13 18:57:12     53s] 0.01    0.39    0.01      1       Stage::Insertion Delay Reduction
[12/13 18:57:12     53s] 0.00    0.03    0.00      1         Removing unnecessary root buffering
[12/13 18:57:12     53s] 0.00    0.03    0.00      1         Removing unconstrained drivers
[12/13 18:57:12     53s] 0.00    0.23    0.00      1         Reducing insertion delay 1
[12/13 18:57:12     53s] 0.00    0.03    0.00      1         Removing longest path buffering
[12/13 18:57:12     53s] 0.00    0.04    0.00      1         Reducing insertion delay 2
[12/13 18:57:12     53s] 0.09    4.17    0.09      1     CCOpt::Phase::Implementation
[12/13 18:57:12     53s] 0.00    0.16    0.00      1       Stage::Reducing Power
[12/13 18:57:12     53s] 0.00    0.05    0.00      1         Improving clock tree routing
[12/13 18:57:12     53s] 0.00    0.07    0.00      1         Reducing clock tree power 1
[12/13 18:57:12     53s] 0.00    0.00    0.00      1           Legalizing clock trees
[12/13 18:57:12     53s] 0.00    0.04    0.00      1         Reducing clock tree power 2
[12/13 18:57:12     53s] 0.01    0.59    0.01      1       Stage::Balancing
[12/13 18:57:12     53s] 0.01    0.37    0.01      1         AdjustingMinPinPIDs for balancing
[12/13 18:57:12     53s] 0.01    0.28    0.01      1           Approximately balancing fragments step
[12/13 18:57:12     53s] 0.00    0.07    0.00      1             Resolve constraints - Approximately balancing fragments
[12/13 18:57:12     53s] 0.00    0.06    0.00      1             Estimate delay to be added in balancing - Approximately balancing fragments
[12/13 18:57:12     53s] 0.00    0.03    0.00      1             Moving gates to improve sub-tree skew
[12/13 18:57:12     53s] 0.00    0.05    0.00      1             Approximately balancing fragments bottom up
[12/13 18:57:12     53s] 0.00    0.04    0.00      1             Approximately balancing fragments, wire and cell delays
[12/13 18:57:12     53s] 0.00    0.04    0.00      1           Improving fragments clock skew
[12/13 18:57:12     53s] 0.00    0.12    0.00      1         Approximately balancing step
[12/13 18:57:12     53s] 0.00    0.05    0.00      1           Resolve constraints - Approximately balancing
[12/13 18:57:12     53s] 0.00    0.03    0.00      1           Approximately balancing, wire and cell delays
[12/13 18:57:12     53s] 0.00    0.05    0.00      1         Fixing clock tree overload
[12/13 18:57:12     53s] 0.00    0.04    0.00      1         Approximately balancing paths
[12/13 18:57:12     53s] 0.03    1.63    0.03      1       Stage::Polishing
[12/13 18:57:12     53s] 0.00    0.01    0.00      1         Clock tree timing engine global stage delay update for MAX_DELAY:setup.late
[12/13 18:57:12     53s] 0.00    0.03    0.00      1         Merging balancing drivers for power
[12/13 18:57:12     53s] 0.00    0.04    0.00      1         Improving clock skew
[12/13 18:57:12     53s] 0.02    1.12    0.02      1         Moving gates to reduce wire capacitance
[12/13 18:57:12     53s] 0.00    0.01    0.00      1           Artificially removing short and long paths
[12/13 18:57:12     53s] 0.02    1.01    0.00      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[12/13 18:57:12     53s] 0.00    0.00    0.00      1             Legalizing clock trees
[12/13 18:57:12     53s] 0.00    0.04    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[12/13 18:57:12     53s] 0.00    0.00    0.00      1             Legalizing clock trees
[12/13 18:57:12     53s] 0.00    0.09    0.00      1         Reducing clock tree power 3
[12/13 18:57:12     53s] 0.00    0.01    0.00      1           Artificially removing short and long paths
[12/13 18:57:12     53s] 0.00    0.00    0.00      1           Legalizing clock trees
[12/13 18:57:12     53s] 0.00    0.04    0.00      1         Improving insertion delay
[12/13 18:57:12     53s] 0.00    0.22    0.00      1         Wire Opt OverFix
[12/13 18:57:12     53s] 0.00    0.11    0.00      1           Wire Reduction extra effort
[12/13 18:57:12     53s] 0.00    0.01    0.00      1             Artificially removing short and long paths
[12/13 18:57:12     53s] 0.00    0.01    0.00      1             Global shorten wires A0
[12/13 18:57:12     53s] 0.00    0.02    0.00      2             Move For Wirelength - core
[12/13 18:57:12     53s] 0.00    0.01    0.00      1             Global shorten wires A1
[12/13 18:57:12     53s] 0.00    0.01    0.00      1             Global shorten wires B
[12/13 18:57:12     53s] 0.00    0.01    0.00      1             Move For Wirelength - branch
[12/13 18:57:12     53s] 0.00    0.02    0.00      1           Optimizing orientation
[12/13 18:57:12     53s] 0.00    0.02    0.00      1             FlipOpt
[12/13 18:57:12     53s] 0.04    1.78    0.03      1       Stage::Updating netlist
[12/13 18:57:12     53s] 0.00    0.06    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[12/13 18:57:12     53s] 0.03    1.22    0.00      1         Leaving CCOpt scope - ClockRefiner
[12/13 18:57:12     53s] 0.13    6.22    0.11      1     CCOpt::Phase::eGRPC
[12/13 18:57:12     53s] 0.07    3.36    0.07      1       Leaving CCOpt scope - Routing Tools
[12/13 18:57:12     53s] 0.07    3.33    0.00      1         Early Global Route - eGR only step
[12/13 18:57:12     53s] 0.01    0.50    0.00      1       Leaving CCOpt scope - extractRC
[12/13 18:57:12     53s] 0.00    0.15    0.00      1       Leaving CCOpt scope - Initializing placement interface
[12/13 18:57:12     53s] 0.00    0.05    0.00      1       Reset bufferability constraints
[12/13 18:57:12     53s] 0.00    0.05    0.00      1         Clock tree timing engine global stage delay update for MAX_DELAY:setup.late
[12/13 18:57:12     53s] 0.00    0.04    0.00      1       eGRPC Moving buffers
[12/13 18:57:12     53s] 0.00    0.00    0.00      1         Violation analysis
[12/13 18:57:12     53s] 0.00    0.07    0.00      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[12/13 18:57:12     53s] 0.00    0.00    0.00      1         Artificially removing long paths
[12/13 18:57:12     53s] 0.00    0.06    0.00      1       eGRPC Fixing DRVs
[12/13 18:57:12     53s] 0.00    0.01    0.00      1       Reconnecting optimized routes
[12/13 18:57:12     53s] 0.00    0.00    0.00      1       Violation analysis
[12/13 18:57:12     53s] 0.00    0.03    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[12/13 18:57:12     53s] 0.02    1.03    0.00      1       Leaving CCOpt scope - ClockRefiner
[12/13 18:57:12     53s] 0.91   42.91    0.90      1     CCOpt::Phase::Routing
[12/13 18:57:12     53s] 0.89   42.32    0.86      1       Leaving CCOpt scope - Routing Tools
[12/13 18:57:12     53s] 0.06    2.92    0.00      1         Early Global Route - eGR->Nr High Frequency step
[12/13 18:57:12     53s] 0.74   35.22    0.00      1         NanoRoute
[12/13 18:57:12     53s] 0.06    2.75    0.00      1         Route Remaining Unrouted Nets
[12/13 18:57:12     53s] 0.01    0.47    0.00      1       Leaving CCOpt scope - extractRC
[12/13 18:57:12     53s] 0.00    0.04    0.00      1       Clock tree timing engine global stage delay update for MAX_DELAY:setup.late
[12/13 18:57:12     53s] 0.03    1.22    0.02      1     CCOpt::Phase::PostConditioning
[12/13 18:57:12     53s] 0.01    0.35    0.00      1       Leaving CCOpt scope - Initializing placement interface
[12/13 18:57:12     53s] 0.00    0.00    0.00      1       Reset bufferability constraints
[12/13 18:57:12     53s] 0.00    0.07    0.00      1       PostConditioning Upsizing To Fix DRVs
[12/13 18:57:12     53s] 0.00    0.07    0.00      1       Recomputing CTS skew targets
[12/13 18:57:12     53s] 0.00    0.06    0.00      1       PostConditioning Fixing DRVs
[12/13 18:57:12     53s] 0.00    0.06    0.00      1       Buffering to fix DRVs
[12/13 18:57:12     53s] 0.00    0.05    0.00      1       PostConditioning Fixing Skew by cell sizing
[12/13 18:57:12     53s] 0.00    0.01    0.00      1       Reconnecting optimized routes
[12/13 18:57:12     53s] 0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[12/13 18:57:12     53s] 0.00    0.04    0.00      1       Clock tree timing engine global stage delay update for MAX_DELAY:setup.late
[12/13 18:57:12     53s] 0.00    0.14    0.00      1     Post-balance tidy up or trial balance steps
[12/13 18:57:12     53s] 0.38   17.93    0.38      1     Tidy Up And Update Timing
[12/13 18:57:12     53s] 0.38   17.87    0.00      1       External - Set all clocks to propagated mode
[12/13 18:57:12     53s] -------------------------------------------------------------------------------------------------------------------
[12/13 18:57:12     53s] 
[12/13 18:57:12     53s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/13 18:57:12     53s] Leaving CCOpt scope - Cleaning up placement interface...
[12/13 18:57:12     53s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:4349.8M, EPOCH TIME: 1734112632.908082
[12/13 18:57:12     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[12/13 18:57:12     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:12     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:12     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:12     53s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.008, REAL:0.008, MEM:3803.8M, EPOCH TIME: 1734112632.916258
[12/13 18:57:12     53s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 18:57:12     53s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[12/13 18:57:12     53s] *** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:02.6/0:00:02.0 (1.3), totSession cpu/real = 0:00:54.0/0:04:37.1 (0.2), mem = 3803.8M
[12/13 18:57:12     53s] 
[12/13 18:57:12     53s] =============================================================================================
[12/13 18:57:12     53s]  Step TAT Report : CTS #1 / ccopt_design #1                                     22.33-s094_1
[12/13 18:57:12     53s] =============================================================================================
[12/13 18:57:12     53s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/13 18:57:12     53s] ---------------------------------------------------------------------------------------------
[12/13 18:57:12     53s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:12     53s] [ IncrReplace            ]      1   0:00:00.1  (   3.3 % )     0:00:00.1 /  0:00:00.2    2.3
[12/13 18:57:12     53s] [ RefinePlace            ]      3   0:00:00.1  (   3.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/13 18:57:12     53s] [ DetailPlaceInit        ]     11   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.1    1.4
[12/13 18:57:12     53s] [ EarlyGlobalRoute       ]      5   0:00:00.2  (  12.4 % )     0:00:00.2 /  0:00:00.4    1.5
[12/13 18:57:12     53s] [ DetailRoute            ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    0.8
[12/13 18:57:12     53s] [ ExtractRC              ]      3   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.8
[12/13 18:57:12     53s] [ FullDelayCalc          ]      1   0:00:00.1  (   4.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/13 18:57:12     53s] [ MISC                   ]          0:00:01.4  (  71.3 % )     0:00:01.4 /  0:00:01.7    1.2
[12/13 18:57:12     53s] ---------------------------------------------------------------------------------------------
[12/13 18:57:12     53s]  CTS #1 TOTAL                       0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:02.6    1.3
[12/13 18:57:12     53s] ---------------------------------------------------------------------------------------------
[12/13 18:57:12     53s] 
[12/13 18:57:12     53s] Synthesizing clock trees with CCOpt done.
[12/13 18:57:12     53s] Begin: Reorder Scan Chains
[12/13 18:57:12     53s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/13 18:57:12     53s] Type 'man IMPSP-9025' for more detail.
[12/13 18:57:12     53s] End: Reorder Scan Chains
[12/13 18:57:12     53s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2315.4M, totSessionCpu=0:00:54 **
[12/13 18:57:12     53s] 
[12/13 18:57:12     53s] Active Setup views: VIEW_SETUP 
[12/13 18:57:12     53s] GigaOpt running with 8 threads.
[12/13 18:57:12     53s] *** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:54.0/0:04:37.1 (0.2), mem = 3424.7M
[12/13 18:57:12     53s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/13 18:57:12     54s] Need call spDPlaceInit before registerPrioInstLoc.
[12/13 18:57:12     54s] OPERPROF: Starting DPlace-Init at level 1, MEM:3452.6M, EPOCH TIME: 1734112632.992188
[12/13 18:57:12     54s] Processing tracks to init pin-track alignment.
[12/13 18:57:12     54s] z: 2, totalTracks: 1
[12/13 18:57:12     54s] z: 4, totalTracks: 1
[12/13 18:57:12     54s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 18:57:12     54s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3452.6M, EPOCH TIME: 1734112632.992840
[12/13 18:57:12     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:12     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:12     54s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[12/13 18:57:12     54s] 
[12/13 18:57:12     54s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:57:12     54s] OPERPROF:     Starting CMU at level 3, MEM:3452.6M, EPOCH TIME: 1734112632.993960
[12/13 18:57:12     54s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.000, MEM:3452.6M, EPOCH TIME: 1734112632.994368
[12/13 18:57:12     54s] 
[12/13 18:57:12     54s] Bad Lib Cell Checking (CMU) is done! (0)
[12/13 18:57:12     54s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.003, REAL:0.002, MEM:3452.6M, EPOCH TIME: 1734112632.994465
[12/13 18:57:12     54s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3452.6M, EPOCH TIME: 1734112632.994500
[12/13 18:57:12     54s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3452.6M, EPOCH TIME: 1734112632.994647
[12/13 18:57:12     54s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3452.6MB).
[12/13 18:57:12     54s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.004, REAL:0.003, MEM:3452.6M, EPOCH TIME: 1734112632.994740
[12/13 18:57:12     54s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3452.6M, EPOCH TIME: 1734112632.994789
[12/13 18:57:12     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:12     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:12     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:12     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:12     54s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:3452.6M, EPOCH TIME: 1734112632.995344
[12/13 18:57:12     54s] 
[12/13 18:57:12     54s] Creating Lib Analyzer ...
[12/13 18:57:13     54s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[12/13 18:57:13     54s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[12/13 18:57:13     54s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[12/13 18:57:13     54s] 
[12/13 18:57:13     54s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/13 18:57:13     54s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:54.2 mem=3411.6M
[12/13 18:57:13     54s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:54.2 mem=3411.6M
[12/13 18:57:13     54s] Creating Lib Analyzer, finished. 
[12/13 18:57:13     54s] Effort level <high> specified for reg2reg path_group
[12/13 18:57:13     54s] Info: IPO magic value 0x8037BEEF.
[12/13 18:57:13     54s] Info: Using Genus executable '/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus'.
[12/13 18:57:13     54s]       (normalized executable '/mnt/cae_storage_sw/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus')
[12/13 18:57:13     54s]       Genus workers will not check out additional licenses.
[12/13 18:57:13     54s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'pre_therm'
[12/13 18:57:13     54s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'ANTENNA'
[12/13 18:57:13     54s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILL64'
[12/13 18:57:13     54s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILL32'
[12/13 18:57:13     54s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILL16'
[12/13 18:57:13     54s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILL8'
[12/13 18:57:13     54s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILL4'
[12/13 18:57:13     54s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILL2'
[12/13 18:57:13     54s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILL1'
[12/13 18:57:13     54s] -lefTechFileMap {}                         # string, default=""
[12/13 18:57:22     54s] **optDesign ... cpu = 0:00:00, real = 0:00:10, mem = 2384.1M, totSessionCpu=0:00:54 **
[12/13 18:57:22     54s] #optDebug: { P: 130 W: 4195 FE: standard PE: none LDR: 1}
[12/13 18:57:22     54s] *** optDesign -postCTS ***
[12/13 18:57:22     54s] DRC Margin: user margin 0.0; extra margin 0.2
[12/13 18:57:22     54s] Hold Target Slack: user slack 0
[12/13 18:57:22     54s] Setup Target Slack: user slack 0; extra slack 0.0
[12/13 18:57:22     54s] setUsefulSkewMode -opt_skew_eco_route false
[12/13 18:57:22     54s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3415.1M, EPOCH TIME: 1734112642.437509
[12/13 18:57:22     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:22     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:22     54s] 
[12/13 18:57:22     54s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:57:22     54s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.002, REAL:0.002, MEM:3415.1M, EPOCH TIME: 1734112642.439627
[12/13 18:57:22     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:22     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:22     54s] 
[12/13 18:57:22     54s] TimeStamp Deleting Cell Server Begin ...
[12/13 18:57:22     54s] Deleting Lib Analyzer.
[12/13 18:57:22     54s] 
[12/13 18:57:22     54s] TimeStamp Deleting Cell Server End ...
[12/13 18:57:22     54s] Multi-VT timing optimization disabled based on library information.
[12/13 18:57:22     54s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/13 18:57:22     54s] 
[12/13 18:57:22     54s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/13 18:57:22     54s] Summary for sequential cells identification: 
[12/13 18:57:22     54s]   Identified SBFF number: 16
[12/13 18:57:22     54s]   Identified MBFF number: 0
[12/13 18:57:22     54s]   Identified SB Latch number: 0
[12/13 18:57:22     54s]   Identified MB Latch number: 0
[12/13 18:57:22     54s]   Not identified SBFF number: 0
[12/13 18:57:22     54s]   Not identified MBFF number: 0
[12/13 18:57:22     54s]   Not identified SB Latch number: 0
[12/13 18:57:22     54s]   Not identified MB Latch number: 0
[12/13 18:57:22     54s]   Number of sequential cells which are not FFs: 3
[12/13 18:57:22     54s]  Visiting view : VIEW_SETUP
[12/13 18:57:22     54s]    : PowerDomain = none : Weighted F : unweighted  = 58.50 (1.000) with rcCorner = 0
[12/13 18:57:22     54s]    : PowerDomain = none : Weighted F : unweighted  = 48.00 (1.000) with rcCorner = -1
[12/13 18:57:22     54s]  Visiting view : VIEW_HOLD
[12/13 18:57:22     54s]    : PowerDomain = none : Weighted F : unweighted  = 26.40 (1.000) with rcCorner = 0
[12/13 18:57:22     54s]    : PowerDomain = none : Weighted F : unweighted  = 20.00 (1.000) with rcCorner = -1
[12/13 18:57:22     54s] TLC MultiMap info (StdDelay):
[12/13 18:57:22     54s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 20ps
[12/13 18:57:22     54s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 26.4ps
[12/13 18:57:22     54s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 48ps
[12/13 18:57:22     54s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 58.5ps
[12/13 18:57:22     54s]  Setting StdDelay to: 58.5ps
[12/13 18:57:22     54s] 
[12/13 18:57:22     54s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/13 18:57:22     54s] 
[12/13 18:57:22     54s] TimeStamp Deleting Cell Server Begin ...
[12/13 18:57:22     54s] 
[12/13 18:57:22     54s] TimeStamp Deleting Cell Server End ...
[12/13 18:57:22     54s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3415.1M, EPOCH TIME: 1734112642.476880
[12/13 18:57:22     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:22     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:22     54s] Cell adc LLGs are deleted
[12/13 18:57:22     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:22     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:22     54s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:3409.1M, EPOCH TIME: 1734112642.477637
[12/13 18:57:22     54s] Start to check current routing status for nets...
[12/13 18:57:22     54s] All nets are already routed correctly.
[12/13 18:57:22     54s] End to check current routing status for nets (mem=3409.1M)
[12/13 18:57:22     54s] 
[12/13 18:57:22     54s] Creating Lib Analyzer ...
[12/13 18:57:22     54s] 
[12/13 18:57:22     54s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/13 18:57:22     54s] Summary for sequential cells identification: 
[12/13 18:57:22     54s]   Identified SBFF number: 16
[12/13 18:57:22     54s]   Identified MBFF number: 0
[12/13 18:57:22     54s]   Identified SB Latch number: 0
[12/13 18:57:22     54s]   Identified MB Latch number: 0
[12/13 18:57:22     54s]   Not identified SBFF number: 0
[12/13 18:57:22     54s]   Not identified MBFF number: 0
[12/13 18:57:22     54s]   Not identified SB Latch number: 0
[12/13 18:57:22     54s]   Not identified MB Latch number: 0
[12/13 18:57:22     54s]   Number of sequential cells which are not FFs: 3
[12/13 18:57:22     54s]  Visiting view : VIEW_SETUP
[12/13 18:57:22     54s]    : PowerDomain = none : Weighted F : unweighted  = 58.50 (1.000) with rcCorner = 0
[12/13 18:57:22     54s]    : PowerDomain = none : Weighted F : unweighted  = 48.00 (1.000) with rcCorner = -1
[12/13 18:57:22     54s]  Visiting view : VIEW_HOLD
[12/13 18:57:22     54s]    : PowerDomain = none : Weighted F : unweighted  = 26.40 (1.000) with rcCorner = 0
[12/13 18:57:22     54s]    : PowerDomain = none : Weighted F : unweighted  = 20.00 (1.000) with rcCorner = -1
[12/13 18:57:22     54s] TLC MultiMap info (StdDelay):
[12/13 18:57:22     54s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 20ps
[12/13 18:57:22     54s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 26.4ps
[12/13 18:57:22     54s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 48ps
[12/13 18:57:22     54s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 58.5ps
[12/13 18:57:22     54s]  Setting StdDelay to: 58.5ps
[12/13 18:57:22     54s] 
[12/13 18:57:22     54s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/13 18:57:22     54s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[12/13 18:57:22     54s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[12/13 18:57:22     54s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[12/13 18:57:22     54s] 
[12/13 18:57:22     54s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/13 18:57:22     54s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:54.6 mem=3431.1M
[12/13 18:57:22     54s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:54.6 mem=3431.1M
[12/13 18:57:22     54s] Creating Lib Analyzer, finished. 
[12/13 18:57:22     54s] #optDebug: Start CG creation (mem=3460.2M)
[12/13 18:57:22     54s]  ...initializing CG ToF 929.2000um
[12/13 18:57:22     54s] (cpu=0:00:00.1, mem=3553.9M)
[12/13 18:57:22     54s]  ...processing cgPrt (cpu=0:00:00.1, mem=3553.9M)
[12/13 18:57:22     54s]  ...processing cgEgp (cpu=0:00:00.1, mem=3553.9M)
[12/13 18:57:22     54s]  ...processing cgPbk (cpu=0:00:00.1, mem=3553.9M)
[12/13 18:57:22     54s]  ...processing cgNrb(cpu=0:00:00.1, mem=3553.9M)
[12/13 18:57:22     54s]  ...processing cgObs (cpu=0:00:00.1, mem=3553.9M)
[12/13 18:57:22     54s]  ...processing cgCon (cpu=0:00:00.1, mem=3553.9M)
[12/13 18:57:22     54s]  ...processing cgPdm (cpu=0:00:00.1, mem=3553.9M)
[12/13 18:57:22     54s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3553.9M)
[12/13 18:57:22     54s] Compute RC Scale Done ...
[12/13 18:57:22     54s] Cell adc LLGs are deleted
[12/13 18:57:22     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:22     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:22     54s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3553.9M, EPOCH TIME: 1734112642.711170
[12/13 18:57:22     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:22     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:22     54s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3553.9M, EPOCH TIME: 1734112642.711252
[12/13 18:57:22     54s] Max number of tech site patterns supported in site array is 256.
[12/13 18:57:22     54s] Core basic site is CoreSite
[12/13 18:57:22     54s] After signature check, allow fast init is true, keep pre-filter is true.
[12/13 18:57:22     54s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/13 18:57:22     54s] Fast DP-INIT is on for default
[12/13 18:57:22     54s] Atter site array init, number of instance map data is 0.
[12/13 18:57:22     54s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.005, REAL:0.005, MEM:3553.9M, EPOCH TIME: 1734112642.715786
[12/13 18:57:22     54s] 
[12/13 18:57:22     54s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:57:22     54s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.005, MEM:3553.9M, EPOCH TIME: 1734112642.715991
[12/13 18:57:22     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:22     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:22     54s] Starting delay calculation for Setup views
[12/13 18:57:22     54s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/13 18:57:22     54s] #################################################################################
[12/13 18:57:22     54s] # Design Stage: PreRoute
[12/13 18:57:22     54s] # Design Name: adc
[12/13 18:57:22     54s] # Design Mode: 130nm
[12/13 18:57:22     54s] # Analysis Mode: MMMC Non-OCV 
[12/13 18:57:22     54s] # Parasitics Mode: No SPEF/RCDB 
[12/13 18:57:22     54s] # Signoff Settings: SI Off 
[12/13 18:57:22     54s] #################################################################################
[12/13 18:57:22     54s] Topological Sorting (REAL = 0:00:00.0, MEM = 3551.9M, InitMEM = 3551.9M)
[12/13 18:57:22     54s] Calculate delays in BcWc mode...
[12/13 18:57:22     54s] Start delay calculation (fullDC) (8 T). (MEM=3551.94)
[12/13 18:57:22     54s] End AAE Lib Interpolated Model. (MEM=3563.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 18:57:22     54s] Total number of fetched objects 47
[12/13 18:57:22     54s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 18:57:22     54s] End delay calculation. (MEM=3868.09 CPU=0:00:00.0 REAL=0:00:00.0)
[12/13 18:57:22     54s] End delay calculation (fullDC). (MEM=3868.09 CPU=0:00:00.1 REAL=0:00:00.0)
[12/13 18:57:22     54s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3868.1M) ***
[12/13 18:57:22     54s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:54.9 mem=3868.1M)
[12/13 18:57:22     54s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.011  |   N/A   |  0.011  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   12    |   N/A   |   12    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.645%
------------------------------------------------------------------

[12/13 18:57:22     54s] **optDesign ... cpu = 0:00:01, real = 0:00:10, mem = 2470.1M, totSessionCpu=0:00:55 **
[12/13 18:57:22     54s] *** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.9/0:00:10.0 (0.1), totSession cpu/real = 0:00:54.9/0:04:47.1 (0.2), mem = 3504.1M
[12/13 18:57:22     54s] 
[12/13 18:57:22     54s] =============================================================================================
[12/13 18:57:22     54s]  Step TAT Report : InitOpt #1 / ccopt_design #1                                 22.33-s094_1
[12/13 18:57:22     54s] =============================================================================================
[12/13 18:57:22     54s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/13 18:57:22     54s] ---------------------------------------------------------------------------------------------
[12/13 18:57:22     54s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:22     54s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.1 % )     0:00:00.2 /  0:00:00.3    1.2
[12/13 18:57:22     54s] [ DrvReport              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:22     54s] [ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:22     54s] [ LibAnalyzerInit        ]      2   0:00:00.3  (   3.3 % )     0:00:00.3 /  0:00:00.3    1.0
[12/13 18:57:22     54s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:22     54s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.9
[12/13 18:57:22     54s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:22     54s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:22     54s] [ FullDelayCalc          ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.6
[12/13 18:57:22     54s] [ TimingUpdate           ]      1   0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:00.3    1.1
[12/13 18:57:22     54s] [ TimingReport           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[12/13 18:57:22     54s] [ MISC                   ]          0:00:09.4  (  93.4 % )     0:00:09.4 /  0:00:00.2    0.0
[12/13 18:57:22     54s] ---------------------------------------------------------------------------------------------
[12/13 18:57:22     54s]  InitOpt #1 TOTAL                   0:00:10.0  ( 100.0 % )     0:00:10.0 /  0:00:00.9    0.1
[12/13 18:57:22     54s] ---------------------------------------------------------------------------------------------
[12/13 18:57:22     54s] 
[12/13 18:57:22     54s] ** INFO : this run is activating low effort ccoptDesign flow
[12/13 18:57:22     54s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[12/13 18:57:22     54s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:00:54.9 mem=3504.1M
[12/13 18:57:22     54s] OPERPROF: Starting DPlace-Init at level 1, MEM:3504.1M, EPOCH TIME: 1734112642.965153
[12/13 18:57:22     54s] Processing tracks to init pin-track alignment.
[12/13 18:57:22     54s] z: 2, totalTracks: 1
[12/13 18:57:22     54s] z: 4, totalTracks: 1
[12/13 18:57:22     54s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 18:57:22     54s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3504.1M, EPOCH TIME: 1734112642.965791
[12/13 18:57:22     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:22     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:22     54s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[12/13 18:57:22     54s] 
[12/13 18:57:22     54s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:57:22     54s] 
[12/13 18:57:22     54s]  Skipping Bad Lib Cell Checking (CMU) !
[12/13 18:57:22     54s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.001, REAL:0.001, MEM:3504.1M, EPOCH TIME: 1734112642.966932
[12/13 18:57:22     54s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3504.1M, EPOCH TIME: 1734112642.966974
[12/13 18:57:22     54s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3504.1M, EPOCH TIME: 1734112642.967181
[12/13 18:57:22     54s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3504.1MB).
[12/13 18:57:22     54s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.002, REAL:0.002, MEM:3504.1M, EPOCH TIME: 1734112642.967284
[12/13 18:57:22     54s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:00:54.9 mem=3504.1M
[12/13 18:57:22     54s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3504.1M, EPOCH TIME: 1734112642.967570
[12/13 18:57:22     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:22     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:22     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:22     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:22     54s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:3504.1M, EPOCH TIME: 1734112642.968072
[12/13 18:57:22     54s] OPTC: m4 20.0 50.0
[12/13 18:57:22     54s] OPTC: view 50.0
[12/13 18:57:23     54s] #optDebug: fT-E <X 2 0 0 1>
[12/13 18:57:23     54s] -opt_post_cts_congestion_repair false      # bool, default=false, private
[12/13 18:57:23     54s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 8 -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 117.0
[12/13 18:57:23     54s] Begin: GigaOpt Route Type Constraints Refinement
[12/13 18:57:23     54s] *** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:55.0/0:04:47.2 (0.2), mem = 3473.1M
[12/13 18:57:23     54s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2428672.9
[12/13 18:57:23     54s] ### Creating RouteCongInterface, started
[12/13 18:57:23     54s] {MMLU 1 1 47}
[12/13 18:57:23     54s] ### Creating LA Mngr. totSessionCpu=0:00:55.0 mem=3473.1M
[12/13 18:57:23     54s] ### Creating LA Mngr, finished. totSessionCpu=0:00:55.0 mem=3473.1M
[12/13 18:57:23     54s] 
[12/13 18:57:23     54s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[12/13 18:57:23     54s] 
[12/13 18:57:23     54s] #optDebug: {0, 1.000}
[12/13 18:57:23     54s] ### Creating RouteCongInterface, finished
[12/13 18:57:23     54s] Updated routing constraints on 0 nets.
[12/13 18:57:23     54s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2428672.9
[12/13 18:57:23     54s] Bottom Preferred Layer:
[12/13 18:57:23     54s] +-------------+------------+----------+
[12/13 18:57:23     54s] |    Layer    |    CLK     |   Rule   |
[12/13 18:57:23     54s] +-------------+------------+----------+
[12/13 18:57:23     54s] | met3 (z=3)  |          1 | default  |
[12/13 18:57:23     54s] +-------------+------------+----------+
[12/13 18:57:23     54s] Via Pillar Rule:
[12/13 18:57:23     54s]     None
[12/13 18:57:23     54s] *** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.2), totSession cpu/real = 0:00:55.0/0:04:47.2 (0.2), mem = 3505.1M
[12/13 18:57:23     54s] 
[12/13 18:57:23     54s] =============================================================================================
[12/13 18:57:23     54s]  Step TAT Report : CongRefineRouteType #1 / ccopt_design #1                     22.33-s094_1
[12/13 18:57:23     54s] =============================================================================================
[12/13 18:57:23     54s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/13 18:57:23     54s] ---------------------------------------------------------------------------------------------
[12/13 18:57:23     54s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  34.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:23     54s] [ MISC                   ]          0:00:00.0  (  65.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:23     54s] ---------------------------------------------------------------------------------------------
[12/13 18:57:23     54s]  CongRefineRouteType #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:23     54s] ---------------------------------------------------------------------------------------------
[12/13 18:57:23     54s] 
[12/13 18:57:23     54s] End: GigaOpt Route Type Constraints Refinement
[12/13 18:57:23     54s] Deleting Lib Analyzer.
[12/13 18:57:23     54s] *** SimplifyNetlist #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:55.0/0:04:47.2 (0.2), mem = 3505.1M
[12/13 18:57:23     54s] Info: 1 net with fixed/cover wires excluded.
[12/13 18:57:23     54s] Info: 1 clock net  excluded from IPO operation.
[12/13 18:57:23     54s] ### Creating LA Mngr. totSessionCpu=0:00:55.0 mem=3505.1M
[12/13 18:57:23     54s] ### Creating LA Mngr, finished. totSessionCpu=0:00:55.0 mem=3505.1M
[12/13 18:57:23     54s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/13 18:57:23     55s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2428672.10
[12/13 18:57:23     55s] 
[12/13 18:57:23     55s] Creating Lib Analyzer ...
[12/13 18:57:23     55s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[12/13 18:57:23     55s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[12/13 18:57:23     55s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[12/13 18:57:23     55s] 
[12/13 18:57:23     55s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/13 18:57:23     55s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:55.2 mem=3505.1M
[12/13 18:57:23     55s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:55.2 mem=3505.1M
[12/13 18:57:23     55s] Creating Lib Analyzer, finished. 
[12/13 18:57:23     55s] 
[12/13 18:57:23     55s] Active Setup views: VIEW_SETUP 
[12/13 18:57:23     55s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3505.1M, EPOCH TIME: 1734112643.235973
[12/13 18:57:23     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:23     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:23     55s] 
[12/13 18:57:23     55s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:57:23     55s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.001, REAL:0.001, MEM:3505.1M, EPOCH TIME: 1734112643.237366
[12/13 18:57:23     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:23     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:23     55s] [oiPhyDebug] optDemand 601686150.00, spDemand 613107950.00.
[12/13 18:57:23     55s] [LDM::Info] TotalInstCnt at InitDesignMc1: 26
[12/13 18:57:23     55s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[12/13 18:57:23     55s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:00:55.2 mem=3505.1M
[12/13 18:57:23     55s] OPERPROF: Starting DPlace-Init at level 1, MEM:3505.1M, EPOCH TIME: 1734112643.237783
[12/13 18:57:23     55s] Processing tracks to init pin-track alignment.
[12/13 18:57:23     55s] z: 2, totalTracks: 1
[12/13 18:57:23     55s] z: 4, totalTracks: 1
[12/13 18:57:23     55s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 18:57:23     55s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3505.1M, EPOCH TIME: 1734112643.238104
[12/13 18:57:23     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:23     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:23     55s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[12/13 18:57:23     55s] 
[12/13 18:57:23     55s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:57:23     55s] 
[12/13 18:57:23     55s]  Skipping Bad Lib Cell Checking (CMU) !
[12/13 18:57:23     55s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.001, REAL:0.001, MEM:3505.1M, EPOCH TIME: 1734112643.239017
[12/13 18:57:23     55s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3505.1M, EPOCH TIME: 1734112643.239062
[12/13 18:57:23     55s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3505.1M, EPOCH TIME: 1734112643.239224
[12/13 18:57:23     55s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3505.1MB).
[12/13 18:57:23     55s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.002, REAL:0.002, MEM:3505.1M, EPOCH TIME: 1734112643.239326
[12/13 18:57:23     55s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/13 18:57:23     55s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 26
[12/13 18:57:23     55s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:00:55.2 mem=3505.1M
[12/13 18:57:23     55s] ### Creating RouteCongInterface, started
[12/13 18:57:23     55s] 
[12/13 18:57:23     55s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[12/13 18:57:23     55s] 
[12/13 18:57:23     55s] #optDebug: {0, 1.000}
[12/13 18:57:23     55s] ### Creating RouteCongInterface, finished
[12/13 18:57:23     55s] {MG  {4 0 28.1 0.481536} }
[12/13 18:57:23     55s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3894.8M, EPOCH TIME: 1734112643.250922
[12/13 18:57:23     55s] Found 0 hard placement blockage before merging.
[12/13 18:57:23     55s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3894.8M, EPOCH TIME: 1734112643.251023
[12/13 18:57:23     55s] 
[12/13 18:57:23     55s] Netlist preparation processing... 
[12/13 18:57:23     55s] Removed 0 instance
[12/13 18:57:23     55s] *info: Marking 0 isolation instances dont touch
[12/13 18:57:23     55s] *info: Marking 0 level shifter instances dont touch
[12/13 18:57:23     55s] Deleting 0 temporary hard placement blockage(s).
[12/13 18:57:23     55s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 26
[12/13 18:57:23     55s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4090.7M, EPOCH TIME: 1734112643.262896
[12/13 18:57:23     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:28).
[12/13 18:57:23     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:23     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:23     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:23     55s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:3518.7M, EPOCH TIME: 1734112643.264541
[12/13 18:57:23     55s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2428672.10
[12/13 18:57:23     55s] *** SimplifyNetlist #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:00:55.2/0:04:47.4 (0.2), mem = 3518.7M
[12/13 18:57:23     55s] 
[12/13 18:57:23     55s] =============================================================================================
[12/13 18:57:23     55s]  Step TAT Report : SimplifyNetlist #1 / ccopt_design #1                         22.33-s094_1
[12/13 18:57:23     55s] =============================================================================================
[12/13 18:57:23     55s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/13 18:57:23     55s] ---------------------------------------------------------------------------------------------
[12/13 18:57:23     55s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  77.2 % )     0:00:00.2 /  0:00:00.2    1.0
[12/13 18:57:23     55s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:23     55s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:23     55s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:23     55s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:23     55s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:23     55s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:23     55s] [ IncrDelayCalc          ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:23     55s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:23     55s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:23     55s] [ MISC                   ]          0:00:00.0  (  17.5 % )     0:00:00.0 /  0:00:00.0    1.0
[12/13 18:57:23     55s] ---------------------------------------------------------------------------------------------
[12/13 18:57:23     55s]  SimplifyNetlist #1 TOTAL           0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/13 18:57:23     55s] ---------------------------------------------------------------------------------------------
[12/13 18:57:23     55s] 
[12/13 18:57:23     55s] *** Starting optimizing excluded clock nets MEM= 3518.7M) ***
[12/13 18:57:23     55s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3518.7M) ***
[12/13 18:57:23     55s] *** Starting optimizing excluded clock nets MEM= 3518.7M) ***
[12/13 18:57:23     55s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3518.7M) ***
[12/13 18:57:23     55s] Info: Done creating the CCOpt slew target map.
[12/13 18:57:23     55s] Begin: GigaOpt high fanout net optimization
[12/13 18:57:23     55s] GigaOpt HFN: use maxLocalDensity 1.2
[12/13 18:57:23     55s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 8 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/13 18:57:23     55s] *** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:55.2/0:04:47.4 (0.2), mem = 3518.7M
[12/13 18:57:23     55s] Info: 1 net with fixed/cover wires excluded.
[12/13 18:57:23     55s] Info: 1 clock net  excluded from IPO operation.
[12/13 18:57:23     55s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2428672.11
[12/13 18:57:23     55s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/13 18:57:23     55s] 
[12/13 18:57:23     55s] Active Setup views: VIEW_SETUP 
[12/13 18:57:23     55s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3518.7M, EPOCH TIME: 1734112643.276886
[12/13 18:57:23     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:23     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:23     55s] 
[12/13 18:57:23     55s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:57:23     55s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.001, REAL:0.001, MEM:3518.7M, EPOCH TIME: 1734112643.277990
[12/13 18:57:23     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:23     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:23     55s] [oiPhyDebug] optDemand 601686150.00, spDemand 613107950.00.
[12/13 18:57:23     55s] [LDM::Info] TotalInstCnt at InitDesignMc1: 26
[12/13 18:57:23     55s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[12/13 18:57:23     55s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:00:55.2 mem=3518.7M
[12/13 18:57:23     55s] OPERPROF: Starting DPlace-Init at level 1, MEM:3518.7M, EPOCH TIME: 1734112643.278385
[12/13 18:57:23     55s] Processing tracks to init pin-track alignment.
[12/13 18:57:23     55s] z: 2, totalTracks: 1
[12/13 18:57:23     55s] z: 4, totalTracks: 1
[12/13 18:57:23     55s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 18:57:23     55s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3518.7M, EPOCH TIME: 1734112643.278824
[12/13 18:57:23     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:23     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:23     55s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[12/13 18:57:23     55s] 
[12/13 18:57:23     55s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:57:23     55s] 
[12/13 18:57:23     55s]  Skipping Bad Lib Cell Checking (CMU) !
[12/13 18:57:23     55s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.001, REAL:0.001, MEM:3518.7M, EPOCH TIME: 1734112643.279842
[12/13 18:57:23     55s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3518.7M, EPOCH TIME: 1734112643.279882
[12/13 18:57:23     55s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3518.7M, EPOCH TIME: 1734112643.280028
[12/13 18:57:23     55s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3518.7MB).
[12/13 18:57:23     55s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.002, REAL:0.002, MEM:3518.7M, EPOCH TIME: 1734112643.280117
[12/13 18:57:23     55s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/13 18:57:23     55s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 26
[12/13 18:57:23     55s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:00:55.2 mem=3518.7M
[12/13 18:57:23     55s] ### Creating RouteCongInterface, started
[12/13 18:57:23     55s] 
[12/13 18:57:23     55s] #optDebug:  {2, 0.505, 0.8458} {3, 0.505, 0.8458} {4, 0.043, 0.3554} {5, 0.043, 0.3554} 
[12/13 18:57:23     55s] 
[12/13 18:57:23     55s] #optDebug: {0, 1.000}
[12/13 18:57:23     55s] ### Creating RouteCongInterface, finished
[12/13 18:57:23     55s] {MG  {4 0 28.1 0.481536} }
[12/13 18:57:23     55s] AoF 929.2000um
[12/13 18:57:23     55s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/13 18:57:23     55s] Total-nets :: 43, Stn-nets :: 0, ratio :: 0 %, Total-len 651.455, Stn-len 0
[12/13 18:57:23     55s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 26
[12/13 18:57:23     55s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3780.4M, EPOCH TIME: 1734112643.317264
[12/13 18:57:23     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:23     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:23     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:23     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:23     55s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:3519.4M, EPOCH TIME: 1734112643.318339
[12/13 18:57:23     55s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2428672.11
[12/13 18:57:23     55s] *** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.1/0:00:00.0 (1.2), totSession cpu/real = 0:00:55.3/0:04:47.5 (0.2), mem = 3519.4M
[12/13 18:57:23     55s] 
[12/13 18:57:23     55s] =============================================================================================
[12/13 18:57:23     55s]  Step TAT Report : DrvOpt #1 / ccopt_design #1                                  22.33-s094_1
[12/13 18:57:23     55s] =============================================================================================
[12/13 18:57:23     55s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/13 18:57:23     55s] ---------------------------------------------------------------------------------------------
[12/13 18:57:23     55s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:23     55s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  10.9 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:23     55s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:23     55s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:23     55s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:23     55s] [ DetailPlaceInit        ]      1   0:00:00.0  (   3.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:23     55s] [ MISC                   ]          0:00:00.0  (  82.3 % )     0:00:00.0 /  0:00:00.0    1.0
[12/13 18:57:23     55s] ---------------------------------------------------------------------------------------------
[12/13 18:57:23     55s]  DrvOpt #1 TOTAL                    0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.1    1.2
[12/13 18:57:23     55s] ---------------------------------------------------------------------------------------------
[12/13 18:57:23     55s] 
[12/13 18:57:23     55s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/13 18:57:23     55s] End: GigaOpt high fanout net optimization
[12/13 18:57:23     55s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/13 18:57:23     55s] Deleting Lib Analyzer.
[12/13 18:57:23     55s] Begin: GigaOpt Global Optimization
[12/13 18:57:23     55s] *info: use new DP (enabled)
[12/13 18:57:23     55s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 8 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/13 18:57:23     55s] Info: 1 net with fixed/cover wires excluded.
[12/13 18:57:23     55s] Info: 1 clock net  excluded from IPO operation.
[12/13 18:57:23     55s] *** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:55.3/0:04:47.5 (0.2), mem = 3519.4M
[12/13 18:57:23     55s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2428672.12
[12/13 18:57:23     55s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/13 18:57:23     55s] 
[12/13 18:57:23     55s] Creating Lib Analyzer ...
[12/13 18:57:23     55s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[12/13 18:57:23     55s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[12/13 18:57:23     55s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[12/13 18:57:23     55s] 
[12/13 18:57:23     55s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/13 18:57:23     55s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:55.5 mem=3519.4M
[12/13 18:57:23     55s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:55.5 mem=3519.4M
[12/13 18:57:23     55s] Creating Lib Analyzer, finished. 
[12/13 18:57:23     55s] 
[12/13 18:57:23     55s] Active Setup views: VIEW_SETUP 
[12/13 18:57:23     55s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3519.4M, EPOCH TIME: 1734112643.516333
[12/13 18:57:23     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:23     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:23     55s] 
[12/13 18:57:23     55s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:57:23     55s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.001, REAL:0.001, MEM:3519.4M, EPOCH TIME: 1734112643.517619
[12/13 18:57:23     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:23     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:23     55s] [oiPhyDebug] optDemand 601686150.00, spDemand 613107950.00.
[12/13 18:57:23     55s] [LDM::Info] TotalInstCnt at InitDesignMc1: 26
[12/13 18:57:23     55s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[12/13 18:57:23     55s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:00:55.5 mem=3519.4M
[12/13 18:57:23     55s] OPERPROF: Starting DPlace-Init at level 1, MEM:3519.4M, EPOCH TIME: 1734112643.518098
[12/13 18:57:23     55s] Processing tracks to init pin-track alignment.
[12/13 18:57:23     55s] z: 2, totalTracks: 1
[12/13 18:57:23     55s] z: 4, totalTracks: 1
[12/13 18:57:23     55s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 18:57:23     55s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3519.4M, EPOCH TIME: 1734112643.518547
[12/13 18:57:23     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:23     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:23     55s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[12/13 18:57:23     55s] 
[12/13 18:57:23     55s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:57:23     55s] 
[12/13 18:57:23     55s]  Skipping Bad Lib Cell Checking (CMU) !
[12/13 18:57:23     55s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.001, REAL:0.001, MEM:3519.4M, EPOCH TIME: 1734112643.519576
[12/13 18:57:23     55s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3519.4M, EPOCH TIME: 1734112643.519617
[12/13 18:57:23     55s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3519.4M, EPOCH TIME: 1734112643.519812
[12/13 18:57:23     55s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3519.4MB).
[12/13 18:57:23     55s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.002, REAL:0.002, MEM:3519.4M, EPOCH TIME: 1734112643.519905
[12/13 18:57:23     55s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/13 18:57:23     55s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 26
[12/13 18:57:23     55s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:00:55.5 mem=3519.4M
[12/13 18:57:23     55s] ### Creating RouteCongInterface, started
[12/13 18:57:23     55s] 
[12/13 18:57:23     55s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[12/13 18:57:23     55s] 
[12/13 18:57:23     55s] #optDebug: {0, 1.000}
[12/13 18:57:23     55s] ### Creating RouteCongInterface, finished
[12/13 18:57:23     55s] {MG  {4 0 28.1 0.481536} }
[12/13 18:57:23     55s] *info: 1 clock net excluded
[12/13 18:57:23     55s] *info: 1 net with fixed/cover wires excluded.
[12/13 18:57:23     55s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3952.1M, EPOCH TIME: 1734112643.580952
[12/13 18:57:23     55s] Found 0 hard placement blockage before merging.
[12/13 18:57:23     55s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3952.1M, EPOCH TIME: 1734112643.581055
[12/13 18:57:23     55s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[12/13 18:57:23     55s] +--------+--------+---------+------------+--------+----------+---------+----------------------+
[12/13 18:57:23     55s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
[12/13 18:57:23     55s] +--------+--------+---------+------------+--------+----------+---------+----------------------+
[12/13 18:57:23     55s] |   0.000|   0.000|   68.64%|   0:00:00.0| 3954.1M|VIEW_SETUP|       NA| NA                   |
[12/13 18:57:23     55s] +--------+--------+---------+------------+--------+----------+---------+----------------------+
[12/13 18:57:23     55s] 
[12/13 18:57:23     55s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3954.1M) ***
[12/13 18:57:23     55s] 
[12/13 18:57:23     55s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3954.1M) ***
[12/13 18:57:23     55s] Deleting 0 temporary hard placement blockage(s).
[12/13 18:57:23     55s] Bottom Preferred Layer:
[12/13 18:57:23     55s] +-------------+------------+----------+
[12/13 18:57:23     55s] |    Layer    |    CLK     |   Rule   |
[12/13 18:57:23     55s] +-------------+------------+----------+
[12/13 18:57:23     55s] | met3 (z=3)  |          1 | default  |
[12/13 18:57:23     55s] +-------------+------------+----------+
[12/13 18:57:23     55s] Via Pillar Rule:
[12/13 18:57:23     55s]     None
[12/13 18:57:23     55s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[12/13 18:57:23     55s] Total-nets :: 43, Stn-nets :: 0, ratio :: 0 %, Total-len 651.455, Stn-len 0
[12/13 18:57:23     55s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 26
[12/13 18:57:23     55s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3826.1M, EPOCH TIME: 1734112643.611256
[12/13 18:57:23     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:28).
[12/13 18:57:23     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:23     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:23     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:23     55s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:3548.1M, EPOCH TIME: 1734112643.614545
[12/13 18:57:23     55s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2428672.12
[12/13 18:57:23     55s] *** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.2), totSession cpu/real = 0:00:55.6/0:04:47.8 (0.2), mem = 3548.1M
[12/13 18:57:23     55s] 
[12/13 18:57:23     55s] =============================================================================================
[12/13 18:57:23     55s]  Step TAT Report : GlobalOpt #1 / ccopt_design #1                               22.33-s094_1
[12/13 18:57:23     55s] =============================================================================================
[12/13 18:57:23     55s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/13 18:57:23     55s] ---------------------------------------------------------------------------------------------
[12/13 18:57:23     55s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:23     55s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  61.7 % )     0:00:00.2 /  0:00:00.2    1.0
[12/13 18:57:23     55s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:23     55s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:23     55s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:23     55s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:23     55s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:23     55s] [ TransformInit          ]      1   0:00:00.1  (  18.2 % )     0:00:00.1 /  0:00:00.0    1.0
[12/13 18:57:23     55s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:23     55s] [ MISC                   ]          0:00:00.0  (  16.7 % )     0:00:00.0 /  0:00:00.1    2.1
[12/13 18:57:23     55s] ---------------------------------------------------------------------------------------------
[12/13 18:57:23     55s]  GlobalOpt #1 TOTAL                 0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.2
[12/13 18:57:23     55s] ---------------------------------------------------------------------------------------------
[12/13 18:57:23     55s] 
[12/13 18:57:23     55s] End: GigaOpt Global Optimization
[12/13 18:57:23     55s] *** Timing Is met
[12/13 18:57:23     55s] *** Check timing (0:00:00.0)
[12/13 18:57:23     55s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/13 18:57:23     55s] Deleting Lib Analyzer.
[12/13 18:57:23     55s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn
[12/13 18:57:23     55s] Info: 1 net with fixed/cover wires excluded.
[12/13 18:57:23     55s] Info: 1 clock net  excluded from IPO operation.
[12/13 18:57:23     55s] ### Creating LA Mngr. totSessionCpu=0:00:55.6 mem=3543.1M
[12/13 18:57:23     55s] ### Creating LA Mngr, finished. totSessionCpu=0:00:55.6 mem=3543.1M
[12/13 18:57:23     55s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/13 18:57:23     55s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3543.1M, EPOCH TIME: 1734112643.620904
[12/13 18:57:23     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:23     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:23     55s] 
[12/13 18:57:23     55s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:57:23     55s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.001, REAL:0.001, MEM:3543.1M, EPOCH TIME: 1734112643.622049
[12/13 18:57:23     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:23     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:23     55s] **INFO: Flow update: Design timing is met.
[12/13 18:57:23     55s] **INFO: Flow update: Design timing is met.
[12/13 18:57:23     55s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow -SimpCCIn
[12/13 18:57:23     55s] Info: 1 net with fixed/cover wires excluded.
[12/13 18:57:23     55s] Info: 1 clock net  excluded from IPO operation.
[12/13 18:57:23     55s] ### Creating LA Mngr. totSessionCpu=0:00:55.7 mem=3541.1M
[12/13 18:57:23     55s] ### Creating LA Mngr, finished. totSessionCpu=0:00:55.7 mem=3541.1M
[12/13 18:57:23     55s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3898.8M, EPOCH TIME: 1734112643.665244
[12/13 18:57:23     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:23     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:23     55s] 
[12/13 18:57:23     55s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:57:23     55s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.001, REAL:0.001, MEM:3898.8M, EPOCH TIME: 1734112643.666360
[12/13 18:57:23     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:23     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:23     55s] [oiPhyDebug] optDemand 601686150.00, spDemand 613107950.00.
[12/13 18:57:23     55s] [LDM::Info] TotalInstCnt at InitDesignMc1: 26
[12/13 18:57:23     55s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[12/13 18:57:23     55s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:00:55.7 mem=3898.8M
[12/13 18:57:23     55s] OPERPROF: Starting DPlace-Init at level 1, MEM:3898.8M, EPOCH TIME: 1734112643.666731
[12/13 18:57:23     55s] Processing tracks to init pin-track alignment.
[12/13 18:57:23     55s] z: 2, totalTracks: 1
[12/13 18:57:23     55s] z: 4, totalTracks: 1
[12/13 18:57:23     55s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 18:57:23     55s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3898.8M, EPOCH TIME: 1734112643.667062
[12/13 18:57:23     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:23     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:23     55s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[12/13 18:57:23     55s] 
[12/13 18:57:23     55s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:57:23     55s] 
[12/13 18:57:23     55s]  Skipping Bad Lib Cell Checking (CMU) !
[12/13 18:57:23     55s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.001, REAL:0.007, MEM:3898.8M, EPOCH TIME: 1734112643.674222
[12/13 18:57:23     55s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3898.8M, EPOCH TIME: 1734112643.674306
[12/13 18:57:23     55s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3898.8M, EPOCH TIME: 1734112643.674600
[12/13 18:57:23     55s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3898.8MB).
[12/13 18:57:23     55s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.002, REAL:0.008, MEM:3898.8M, EPOCH TIME: 1734112643.674813
[12/13 18:57:23     55s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/13 18:57:23     55s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 26
[12/13 18:57:23     55s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:00:55.7 mem=3930.8M
[12/13 18:57:23     55s] Begin: Area Reclaim Optimization
[12/13 18:57:23     55s] *** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:55.7/0:04:47.8 (0.2), mem = 3930.8M
[12/13 18:57:23     55s] 
[12/13 18:57:23     55s] Creating Lib Analyzer ...
[12/13 18:57:23     55s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[12/13 18:57:23     55s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[12/13 18:57:23     55s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[12/13 18:57:23     55s] 
[12/13 18:57:23     55s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/13 18:57:23     55s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:55.9 mem=3934.9M
[12/13 18:57:23     55s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:55.9 mem=3934.9M
[12/13 18:57:23     55s] Creating Lib Analyzer, finished. 
[12/13 18:57:23     55s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2428672.13
[12/13 18:57:23     55s] 
[12/13 18:57:23     55s] Active Setup views: VIEW_SETUP 
[12/13 18:57:23     55s] [LDM::Info] TotalInstCnt at InitDesignMc2: 26
[12/13 18:57:23     55s] ### Creating RouteCongInterface, started
[12/13 18:57:23     55s] 
[12/13 18:57:23     55s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[12/13 18:57:23     55s] 
[12/13 18:57:23     55s] #optDebug: {0, 1.000}
[12/13 18:57:23     55s] ### Creating RouteCongInterface, finished
[12/13 18:57:23     55s] {MG  {4 0 28.1 0.481536} }
[12/13 18:57:23     55s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3934.9M, EPOCH TIME: 1734112643.891890
[12/13 18:57:23     55s] Found 0 hard placement blockage before merging.
[12/13 18:57:23     55s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3934.9M, EPOCH TIME: 1734112643.891962
[12/13 18:57:23     55s] Reclaim Optimization WNS Slack 0.011  TNS Slack 0.000 Density 68.64
[12/13 18:57:23     55s] +---------+---------+--------+--------+------------+--------+
[12/13 18:57:23     55s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/13 18:57:23     55s] +---------+---------+--------+--------+------------+--------+
[12/13 18:57:23     55s] |   68.64%|        -|   0.011|   0.000|   0:00:00.0| 3934.9M|
[12/13 18:57:23     55s] |   68.64%|        0|   0.011|   0.000|   0:00:00.0| 3935.9M|
[12/13 18:57:23     55s] #optDebug: <stH: 4.1400 MiSeL: 95.5070>
[12/13 18:57:23     55s] |   68.64%|        0|   0.011|   0.000|   0:00:00.0| 3935.9M|
[12/13 18:57:23     55s] |   68.64%|        0|   0.011|   0.000|   0:00:00.0| 3939.9M|
[12/13 18:57:23     55s] |   68.64%|        0|   0.011|   0.000|   0:00:00.0| 3939.9M|
[12/13 18:57:23     55s] #optDebug: <stH: 4.1400 MiSeL: 95.5070>
[12/13 18:57:23     55s] #optDebug: RTR_SNLTF <10.0000 4.1400> <41.4000> 
[12/13 18:57:23     55s] |   68.64%|        0|   0.011|   0.000|   0:00:00.0| 3939.9M|
[12/13 18:57:23     55s] +---------+---------+--------+--------+------------+--------+
[12/13 18:57:23     55s] Reclaim Optimization End WNS Slack 0.011  TNS Slack 0.000 Density 68.64
[12/13 18:57:23     55s] 
[12/13 18:57:23     55s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[12/13 18:57:23     55s] --------------------------------------------------------------
[12/13 18:57:23     55s] |                                   | Total     | Sequential |
[12/13 18:57:23     55s] --------------------------------------------------------------
[12/13 18:57:23     55s] | Num insts resized                 |       0  |       0    |
[12/13 18:57:23     55s] | Num insts undone                  |       0  |       0    |
[12/13 18:57:23     55s] | Num insts Downsized               |       0  |       0    |
[12/13 18:57:23     55s] | Num insts Samesized               |       0  |       0    |
[12/13 18:57:23     55s] | Num insts Upsized                 |       0  |       0    |
[12/13 18:57:23     55s] | Num multiple commits+uncommits    |       0  |       -    |
[12/13 18:57:23     55s] --------------------------------------------------------------
[12/13 18:57:23     55s] Bottom Preferred Layer:
[12/13 18:57:23     55s] +-------------+------------+----------+
[12/13 18:57:23     55s] |    Layer    |    CLK     |   Rule   |
[12/13 18:57:23     55s] +-------------+------------+----------+
[12/13 18:57:23     55s] | met3 (z=3)  |          1 | default  |
[12/13 18:57:23     55s] +-------------+------------+----------+
[12/13 18:57:23     55s] Via Pillar Rule:
[12/13 18:57:23     55s]     None
[12/13 18:57:23     55s] 
[12/13 18:57:23     55s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[12/13 18:57:23     55s] End: Core Area Reclaim Optimization (cpu = 0:00:00.2) (real = 0:00:00.0) **
[12/13 18:57:23     55s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3939.9M, EPOCH TIME: 1734112643.909203
[12/13 18:57:23     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:28).
[12/13 18:57:23     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:23     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:23     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:23     55s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:3939.9M, EPOCH TIME: 1734112643.909988
[12/13 18:57:23     55s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3939.9M, EPOCH TIME: 1734112643.910475
[12/13 18:57:23     55s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3939.9M, EPOCH TIME: 1734112643.910546
[12/13 18:57:23     55s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3939.9M, EPOCH TIME: 1734112643.911012
[12/13 18:57:23     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:23     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:23     55s] 
[12/13 18:57:23     55s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:57:23     55s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.001, REAL:0.001, MEM:3939.9M, EPOCH TIME: 1734112643.912061
[12/13 18:57:23     55s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3939.9M, EPOCH TIME: 1734112643.912102
[12/13 18:57:23     55s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3939.9M, EPOCH TIME: 1734112643.912234
[12/13 18:57:23     55s] OPERPROF:     Starting Init-Far-Eye at level 3, MEM:3939.9M, EPOCH TIME: 1734112643.912272
[12/13 18:57:23     55s] OPERPROF:     Finished Init-Far-Eye at level 3, CPU:0.000, REAL:0.000, MEM:3939.9M, EPOCH TIME: 1734112643.912327
[12/13 18:57:23     55s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.002, REAL:0.002, MEM:3939.9M, EPOCH TIME: 1734112643.912418
[12/13 18:57:23     55s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.002, REAL:0.002, MEM:3939.9M, EPOCH TIME: 1734112643.912454
[12/13 18:57:23     55s] TDRefine: refinePlace mode is spiral
[12/13 18:57:23     55s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2428672.8
[12/13 18:57:23     55s] OPERPROF: Starting Refine-Place at level 1, MEM:3939.9M, EPOCH TIME: 1734112643.912515
[12/13 18:57:23     55s] *** Starting refinePlace (0:00:55.9 mem=3939.9M) ***
[12/13 18:57:23     55s] Total net bbox length = 5.945e+02 (2.792e+02 3.153e+02) (ext = 1.072e+02)
[12/13 18:57:23     55s] 
[12/13 18:57:23     55s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:57:23     55s] Move report: placeLevelShifters moves 1 insts, mean move: 0.46 um, max move: 0.46 um 
[12/13 18:57:23     55s] 	Max move on inst (pretherm): (10.12, 16.57) --> (10.58, 16.57)
[12/13 18:57:23     55s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3939.9M, EPOCH TIME: 1734112643.912779
[12/13 18:57:23     55s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:3939.9M, EPOCH TIME: 1734112643.912824
[12/13 18:57:23     55s] (I)      Default pattern map key = adc_default.
[12/13 18:57:23     55s] Set min layer with default ( 2 )
[12/13 18:57:23     55s] Set max layer with default ( 127 )
[12/13 18:57:23     55s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:57:23     55s] Min route layer (adjusted) = 2
[12/13 18:57:23     55s] Max route layer (adjusted) = 5
[12/13 18:57:23     55s] (I)      Default pattern map key = adc_default.
[12/13 18:57:23     55s] Set min layer with default ( 2 )
[12/13 18:57:23     55s] Set max layer with default ( 127 )
[12/13 18:57:23     55s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:57:23     55s] Min route layer (adjusted) = 2
[12/13 18:57:23     55s] Max route layer (adjusted) = 5
[12/13 18:57:23     55s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3939.9M, EPOCH TIME: 1734112643.915876
[12/13 18:57:23     55s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:3939.9M, EPOCH TIME: 1734112643.915927
[12/13 18:57:23     55s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:3939.9M, EPOCH TIME: 1734112643.915959
[12/13 18:57:23     55s] Starting refinePlace ...
[12/13 18:57:23     55s] (I)      Default pattern map key = adc_default.
[12/13 18:57:23     55s] Set min layer with default ( 2 )
[12/13 18:57:23     55s] Set max layer with default ( 127 )
[12/13 18:57:23     55s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:57:23     55s] Min route layer (adjusted) = 2
[12/13 18:57:23     55s] Max route layer (adjusted) = 5
[12/13 18:57:23     55s] One DDP V2 for no tweak run.
[12/13 18:57:23     55s] 
[12/13 18:57:23     55s] Running Spiral MT with 8 threads  fetchWidth=8 
[12/13 18:57:23     55s] Move report: legalization moves 1 insts, mean move: 0.46 um, max move: 0.46 um spiral
[12/13 18:57:23     55s] 	Max move on inst (pretherm): (10.58, 16.57) --> (10.12, 16.57)
[12/13 18:57:23     55s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[12/13 18:57:23     55s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/13 18:57:23     55s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3907.9MB) @(0:00:55.9 - 0:00:55.9).
[12/13 18:57:23     55s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/13 18:57:23     55s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3907.9MB
[12/13 18:57:23     55s] Statistics of distance of Instance movement in refine placement:
[12/13 18:57:23     55s]   maximum (X+Y) =         0.00 um
[12/13 18:57:23     55s]   mean    (X+Y) =         0.00 um
[12/13 18:57:23     55s] Summary Report:
[12/13 18:57:23     55s] Instances move: 0 (out of 26 movable)
[12/13 18:57:23     55s] Instances flipped: 0
[12/13 18:57:23     55s] Mean displacement: 0.00 um
[12/13 18:57:23     55s] Max displacement: 0.00 um 
[12/13 18:57:23     55s] Total instances moved : 0
[12/13 18:57:23     55s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.010, REAL:0.008, MEM:3907.9M, EPOCH TIME: 1734112643.923799
[12/13 18:57:23     55s] Total net bbox length = 5.945e+02 (2.792e+02 3.153e+02) (ext = 1.072e+02)
[12/13 18:57:23     55s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3907.9MB
[12/13 18:57:23     55s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3907.9MB) @(0:00:55.9 - 0:00:55.9).
[12/13 18:57:23     55s] *** Finished refinePlace (0:00:55.9 mem=3907.9M) ***
[12/13 18:57:23     55s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2428672.8
[12/13 18:57:23     55s] OPERPROF: Finished Refine-Place at level 1, CPU:0.013, REAL:0.012, MEM:3907.9M, EPOCH TIME: 1734112643.924035
[12/13 18:57:23     55s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3907.9M, EPOCH TIME: 1734112643.924232
[12/13 18:57:23     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:28).
[12/13 18:57:23     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:23     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:23     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:23     55s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:3907.9M, EPOCH TIME: 1734112643.924826
[12/13 18:57:23     55s] *** maximum move = 0.00 um ***
[12/13 18:57:23     55s] *** Finished re-routing un-routed nets (3907.9M) ***
[12/13 18:57:23     55s] OPERPROF: Starting DPlace-Init at level 1, MEM:3907.9M, EPOCH TIME: 1734112643.925918
[12/13 18:57:23     55s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3907.9M, EPOCH TIME: 1734112643.926324
[12/13 18:57:23     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:23     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:23     55s] 
[12/13 18:57:23     55s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:57:23     55s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.001, REAL:0.001, MEM:3907.9M, EPOCH TIME: 1734112643.927341
[12/13 18:57:23     55s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3907.9M, EPOCH TIME: 1734112643.927382
[12/13 18:57:23     55s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3907.9M, EPOCH TIME: 1734112643.927533
[12/13 18:57:23     55s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:3907.9M, EPOCH TIME: 1734112643.927579
[12/13 18:57:23     55s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.000, REAL:0.000, MEM:3907.9M, EPOCH TIME: 1734112643.927633
[12/13 18:57:23     55s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.002, REAL:0.002, MEM:3907.9M, EPOCH TIME: 1734112643.927709
[12/13 18:57:23     55s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/13 18:57:23     55s] 
[12/13 18:57:23     55s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=3939.9M) ***
[12/13 18:57:23     55s] Deleting 0 temporary hard placement blockage(s).
[12/13 18:57:23     55s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 26
[12/13 18:57:23     55s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2428672.13
[12/13 18:57:23     55s] *** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:00:55.9/0:04:48.1 (0.2), mem = 3939.9M
[12/13 18:57:23     55s] 
[12/13 18:57:23     55s] =============================================================================================
[12/13 18:57:23     55s]  Step TAT Report : AreaOpt #1 / ccopt_design #1                                 22.33-s094_1
[12/13 18:57:23     55s] =============================================================================================
[12/13 18:57:23     55s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/13 18:57:23     55s] ---------------------------------------------------------------------------------------------
[12/13 18:57:23     55s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:23     55s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  78.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/13 18:57:23     55s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:23     55s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:23     55s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:23     55s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:23     55s] [ OptimizationStep       ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.5
[12/13 18:57:23     55s] [ OptSingleIteration     ]      5   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    1.8
[12/13 18:57:23     55s] [ OptGetWeight           ]     15   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:23     55s] [ OptEval                ]     15   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:23     55s] [ OptCommit              ]     15   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:23     55s] [ PostCommitDelayUpdate  ]     15   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:23     55s] [ RefinePlace            ]      1   0:00:00.0  (  10.0 % )     0:00:00.0 /  0:00:00.0    1.2
[12/13 18:57:23     55s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:23     55s] [ MISC                   ]          0:00:00.0  (   5.2 % )     0:00:00.0 /  0:00:00.0    0.8
[12/13 18:57:23     55s] ---------------------------------------------------------------------------------------------
[12/13 18:57:23     55s]  AreaOpt #1 TOTAL                   0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[12/13 18:57:23     55s] ---------------------------------------------------------------------------------------------
[12/13 18:57:23     55s] 
[12/13 18:57:23     55s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 26
[12/13 18:57:23     55s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3811.9M, EPOCH TIME: 1734112643.935648
[12/13 18:57:23     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:23     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:23     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:23     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:23     55s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:3550.9M, EPOCH TIME: 1734112643.936848
[12/13 18:57:23     55s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=3550.86M, totSessionCpu=0:00:56).
[12/13 18:57:23     55s] *** LocalWireReclaim #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:56.0/0:04:48.1 (0.2), mem = 3550.9M
[12/13 18:57:23     55s] Starting local wire reclaim
[12/13 18:57:23     55s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3550.9M, EPOCH TIME: 1734112643.959689
[12/13 18:57:23     55s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3550.9M, EPOCH TIME: 1734112643.959735
[12/13 18:57:23     55s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3550.9M, EPOCH TIME: 1734112643.959795
[12/13 18:57:23     55s] Processing tracks to init pin-track alignment.
[12/13 18:57:23     55s] z: 2, totalTracks: 1
[12/13 18:57:23     55s] z: 4, totalTracks: 1
[12/13 18:57:23     55s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 18:57:23     55s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3550.9M, EPOCH TIME: 1734112643.960343
[12/13 18:57:23     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:23     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:23     55s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[12/13 18:57:23     55s] 
[12/13 18:57:23     55s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:57:23     55s] 
[12/13 18:57:23     55s]  Skipping Bad Lib Cell Checking (CMU) !
[12/13 18:57:23     55s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.001, REAL:0.001, MEM:3550.9M, EPOCH TIME: 1734112643.961546
[12/13 18:57:23     55s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3550.9M, EPOCH TIME: 1734112643.961588
[12/13 18:57:23     55s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3550.9M, EPOCH TIME: 1734112643.961835
[12/13 18:57:23     55s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3550.9MB).
[12/13 18:57:23     55s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.002, REAL:0.002, MEM:3550.9M, EPOCH TIME: 1734112643.961935
[12/13 18:57:23     55s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.003, REAL:0.002, MEM:3550.9M, EPOCH TIME: 1734112643.961962
[12/13 18:57:23     55s] TDRefine: refinePlace mode is spiral
[12/13 18:57:23     55s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2428672.9
[12/13 18:57:23     55s] OPERPROF:   Starting Refine-Place at level 2, MEM:3550.9M, EPOCH TIME: 1734112643.962033
[12/13 18:57:23     55s] *** Starting refinePlace (0:00:56.0 mem=3550.9M) ***
[12/13 18:57:23     55s] Total net bbox length = 5.945e+02 (2.792e+02 3.153e+02) (ext = 1.072e+02)
[12/13 18:57:23     55s] 
[12/13 18:57:23     55s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:57:23     55s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3550.9M, EPOCH TIME: 1734112643.962233
[12/13 18:57:23     55s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3550.9M, EPOCH TIME: 1734112643.962279
[12/13 18:57:23     55s] (I)      Default pattern map key = adc_default.
[12/13 18:57:23     55s] Set min layer with default ( 2 )
[12/13 18:57:23     55s] Set max layer with default ( 127 )
[12/13 18:57:23     55s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:57:23     55s] Min route layer (adjusted) = 2
[12/13 18:57:23     55s] Max route layer (adjusted) = 5
[12/13 18:57:23     55s] (I)      Default pattern map key = adc_default.
[12/13 18:57:23     55s] Set min layer with default ( 2 )
[12/13 18:57:23     55s] Set max layer with default ( 127 )
[12/13 18:57:23     55s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:57:23     55s] Min route layer (adjusted) = 2
[12/13 18:57:23     55s] Max route layer (adjusted) = 5
[12/13 18:57:23     55s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3550.9M, EPOCH TIME: 1734112643.965455
[12/13 18:57:23     55s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3550.9M, EPOCH TIME: 1734112643.965506
[12/13 18:57:23     55s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:3550.9M, EPOCH TIME: 1734112643.965537
[12/13 18:57:23     55s] Starting refinePlace ...
[12/13 18:57:23     55s] (I)      Default pattern map key = adc_default.
[12/13 18:57:23     55s] Set min layer with default ( 2 )
[12/13 18:57:23     55s] Set max layer with default ( 127 )
[12/13 18:57:23     55s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:57:23     55s] Min route layer (adjusted) = 2
[12/13 18:57:23     55s] Max route layer (adjusted) = 5
[12/13 18:57:23     55s] One DDP V2 for no tweak run.
[12/13 18:57:23     55s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:3550.9M, EPOCH TIME: 1734112643.966625
[12/13 18:57:23     55s] OPERPROF:         Starting Compute-Min-Padding at level 5, MEM:3550.9M, EPOCH TIME: 1734112643.966851
[12/13 18:57:23     55s] OPERPROF:           Starting Get-Context-Min-Padding at level 6, MEM:3550.9M, EPOCH TIME: 1734112643.966892
[12/13 18:57:23     55s] OPERPROF:           Finished Get-Context-Min-Padding at level 6, CPU:0.000, REAL:0.000, MEM:3550.9M, EPOCH TIME: 1734112643.966919
[12/13 18:57:23     55s] MP Top (26): mp=1.050. U=0.686.
[12/13 18:57:23     55s] OPERPROF:         Finished Compute-Min-Padding at level 5, CPU:0.000, REAL:0.000, MEM:3550.9M, EPOCH TIME: 1734112643.966986
[12/13 18:57:23     55s] [Pin padding] pin density ratio 0.45
[12/13 18:57:23     55s] OPERPROF:         Starting Tweak-Cong-DB/Build-Timing-Info at level 5, MEM:3550.9M, EPOCH TIME: 1734112643.967025
[12/13 18:57:23     55s] OPERPROF:           Starting Tweak-Cong-DB/Init-AAE-Timing-Info at level 6, MEM:3550.9M, EPOCH TIME: 1734112643.967052
[12/13 18:57:23     55s] OPERPROF:             Starting InitSKP at level 7, MEM:3550.9M, EPOCH TIME: 1734112643.967233
[12/13 18:57:23     55s] no activity file in design. spp won't run.
[12/13 18:57:23     55s] no activity file in design. spp won't run.
[12/13 18:57:24     56s] **WARN: (IMPSP-12502):	Slack driven placement is disabled because either timing libraries or timing constraint files are not provided.
[12/13 18:57:24     56s] SKP cleared!
[12/13 18:57:24     56s] OPERPROF:             Finished InitSKP at level 7, CPU:0.064, REAL:0.049, MEM:3550.9M, EPOCH TIME: 1734112644.015937
[12/13 18:57:24     56s] **WARN: AAE based timing driven is off.
[12/13 18:57:24     56s] Init TDGP AAE failed.
[12/13 18:57:24     56s] OPERPROF:           Finished Tweak-Cong-DB/Init-AAE-Timing-Info at level 6, CPU:0.065, REAL:0.049, MEM:3550.9M, EPOCH TIME: 1734112644.016024
[12/13 18:57:24     56s] OPERPROF:         Finished Tweak-Cong-DB/Build-Timing-Info at level 5, CPU:0.065, REAL:0.049, MEM:3550.9M, EPOCH TIME: 1734112644.016055
[12/13 18:57:24     56s] Build timing info failed.
[12/13 18:57:24     56s] AAE Timing clean up.
[12/13 18:57:24     56s] Tweakage: fix icg 1, fix clk 0.
[12/13 18:57:24     56s] Tweakage: density cost 1, scale 0.4.
[12/13 18:57:24     56s] Tweakage: activity cost 0, scale 1.0.
[12/13 18:57:24     56s] Tweakage: congestion cost on, scale 1.0.
[12/13 18:57:24     56s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:3678.9M, EPOCH TIME: 1734112644.018339
[12/13 18:57:24     56s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, MEM:3678.9M, EPOCH TIME: 1734112644.018561
[12/13 18:57:24     56s] Tweakage swap 0 pairs.
[12/13 18:57:24     56s] Tweakage swap 0 pairs.
[12/13 18:57:24     56s] Tweakage swap 0 pairs.
[12/13 18:57:24     56s] Tweakage swap 6 pairs.
[12/13 18:57:24     56s] Tweakage swap 0 pairs.
[12/13 18:57:24     56s] Tweakage swap 0 pairs.
[12/13 18:57:24     56s] Tweakage swap 0 pairs.
[12/13 18:57:24     56s] Tweakage swap 2 pairs.
[12/13 18:57:24     56s] Tweakage swap 0 pairs.
[12/13 18:57:24     56s] Tweakage swap 0 pairs.
[12/13 18:57:24     56s] Tweakage swap 0 pairs.
[12/13 18:57:24     56s] Tweakage swap 0 pairs.
[12/13 18:57:24     56s] Tweakage swap 0 pairs.
[12/13 18:57:24     56s] Tweakage swap 0 pairs.
[12/13 18:57:24     56s] Tweakage swap 0 pairs.
[12/13 18:57:24     56s] Tweakage swap 0 pairs.
[12/13 18:57:24     56s] Bin number illegal: 1.
[12/13 18:57:24     56s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, CPU:0.095, REAL:0.094, MEM:4637.9M, EPOCH TIME: 1734112644.112535
[12/13 18:57:24     56s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:0.096, REAL:0.094, MEM:4637.9M, EPOCH TIME: 1734112644.112641
[12/13 18:57:24     56s] Call icdpEval cleanup ...
[12/13 18:57:24     56s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.236, REAL:0.171, MEM:3563.9M, EPOCH TIME: 1734112644.137566
[12/13 18:57:24     56s] Move report: Congestion aware Tweak moves 10 insts, mean move: 14.77 um, max move: 25.76 um 
[12/13 18:57:24     56s] 	Max move on inst (therm1/g309): (28.06, 16.56) --> (14.72, 28.98)
[12/13 18:57:24     56s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.2, real=0:00:01.0, mem=3563.9mb) @(0:00:56.0 - 0:00:56.2).
[12/13 18:57:24     56s] 
[12/13 18:57:24     56s] Running Spiral MT with 8 threads  fetchWidth=8 
[12/13 18:57:24     56s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/13 18:57:24     56s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[12/13 18:57:24     56s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/13 18:57:24     56s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3531.9MB) @(0:00:56.2 - 0:00:56.2).
[12/13 18:57:24     56s] Move report: Detail placement moves 10 insts, mean move: 14.77 um, max move: 25.76 um 
[12/13 18:57:24     56s] 	Max move on inst (therm1/g309): (28.06, 16.56) --> (14.72, 28.98)
[12/13 18:57:24     56s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 3531.9MB
[12/13 18:57:24     56s] Statistics of distance of Instance movement in refine placement:
[12/13 18:57:24     56s]   maximum (X+Y) =        25.76 um
[12/13 18:57:24     56s]   inst (therm1/g309) with max move: (28.06, 16.56) -> (14.72, 28.98)
[12/13 18:57:24     56s]   mean    (X+Y) =        14.77 um
[12/13 18:57:24     56s] Summary Report:
[12/13 18:57:24     56s] Instances move: 10 (out of 26 movable)
[12/13 18:57:24     56s] Instances flipped: 0
[12/13 18:57:24     56s] Mean displacement: 14.77 um
[12/13 18:57:24     56s] Max displacement: 25.76 um (Instance: therm1/g309) (28.06, 16.56) -> (14.72, 28.98)
[12/13 18:57:24     56s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: CLKINVX2
[12/13 18:57:24     56s] 	Violation at original loc: Overlapping with other instance
[12/13 18:57:24     56s] Total instances moved : 10
[12/13 18:57:24     56s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.244, REAL:0.178, MEM:3531.9M, EPOCH TIME: 1734112644.144024
[12/13 18:57:24     56s] Total net bbox length = 5.485e+02 (2.581e+02 2.904e+02) (ext = 1.159e+02)
[12/13 18:57:24     56s] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 3531.9MB
[12/13 18:57:24     56s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=3531.9MB) @(0:00:56.0 - 0:00:56.2).
[12/13 18:57:24     56s] *** Finished refinePlace (0:00:56.2 mem=3531.9M) ***
[12/13 18:57:24     56s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2428672.9
[12/13 18:57:24     56s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.248, REAL:0.182, MEM:3531.9M, EPOCH TIME: 1734112644.144245
[12/13 18:57:24     56s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:3531.9M, EPOCH TIME: 1734112644.144306
[12/13 18:57:24     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:28).
[12/13 18:57:24     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:24     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:24     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:24     56s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.001, REAL:0.001, MEM:3531.9M, EPOCH TIME: 1734112644.144853
[12/13 18:57:24     56s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.251, REAL:0.185, MEM:3531.9M, EPOCH TIME: 1734112644.144896
[12/13 18:57:24     56s] *** LocalWireReclaim #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.3/0:00:00.2 (1.3), totSession cpu/real = 0:00:56.2/0:04:48.3 (0.2), mem = 3531.9M
[12/13 18:57:24     56s] 
[12/13 18:57:24     56s] =============================================================================================
[12/13 18:57:24     56s]  Step TAT Report : LocalWireReclaim #1 / ccopt_design #1                        22.33-s094_1
[12/13 18:57:24     56s] =============================================================================================
[12/13 18:57:24     56s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/13 18:57:24     56s] ---------------------------------------------------------------------------------------------
[12/13 18:57:24     56s] [ RefinePlace            ]      1   0:00:00.2  (  95.4 % )     0:00:00.2 /  0:00:00.3    1.4
[12/13 18:57:24     56s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:24     56s] [ TimingUpdate           ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:24     56s] [ MISC                   ]          0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:24     56s] ---------------------------------------------------------------------------------------------
[12/13 18:57:24     56s]  LocalWireReclaim #1 TOTAL          0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.3    1.3
[12/13 18:57:24     56s] ---------------------------------------------------------------------------------------------
[12/13 18:57:24     56s] 
[12/13 18:57:24     56s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/13 18:57:24     56s] #################################################################################
[12/13 18:57:24     56s] # Design Stage: PreRoute
[12/13 18:57:24     56s] # Design Name: adc
[12/13 18:57:24     56s] # Design Mode: 130nm
[12/13 18:57:24     56s] # Analysis Mode: MMMC Non-OCV 
[12/13 18:57:24     56s] # Parasitics Mode: No SPEF/RCDB 
[12/13 18:57:24     56s] # Signoff Settings: SI Off 
[12/13 18:57:24     56s] #################################################################################
[12/13 18:57:24     56s] Topological Sorting (REAL = 0:00:00.0, MEM = 3528.3M, InitMEM = 3528.3M)
[12/13 18:57:24     56s] Calculate delays in BcWc mode...
[12/13 18:57:24     56s] Start delay calculation (fullDC) (8 T). (MEM=3533.36)
[12/13 18:57:24     56s] End AAE Lib Interpolated Model. (MEM=3544.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 18:57:24     56s] Total number of fetched objects 47
[12/13 18:57:24     56s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 18:57:24     56s] End delay calculation. (MEM=4017.52 CPU=0:00:00.0 REAL=0:00:00.0)
[12/13 18:57:24     56s] End delay calculation (fullDC). (MEM=4017.52 CPU=0:00:00.1 REAL=0:00:00.0)
[12/13 18:57:24     56s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4017.5M) ***
[12/13 18:57:24     56s] eGR doReRoute: optGuide
[12/13 18:57:24     56s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4017.5M, EPOCH TIME: 1734112644.414926
[12/13 18:57:24     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:24     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:24     56s] Cell adc LLGs are deleted
[12/13 18:57:24     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:24     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:24     56s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:3536.5M, EPOCH TIME: 1734112644.416380
[12/13 18:57:24     56s] {MMLU 0 1 47}
[12/13 18:57:24     56s] ### Creating LA Mngr. totSessionCpu=0:00:56.5 mem=3536.5M
[12/13 18:57:24     56s] ### Creating LA Mngr, finished. totSessionCpu=0:00:56.5 mem=3536.5M
[12/13 18:57:24     56s] Running pre-eGR process
[12/13 18:57:24     56s] (I)      Initializing eGR engine (regular)
[12/13 18:57:24     56s] Set min layer with default ( 2 )
[12/13 18:57:24     56s] Set max layer with default ( 127 )
[12/13 18:57:24     56s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:57:24     56s] Min route layer (adjusted) = 2
[12/13 18:57:24     56s] Max route layer (adjusted) = 5
[12/13 18:57:24     56s] (I)      Initializing eGR engine (regular)
[12/13 18:57:24     56s] Set min layer with default ( 2 )
[12/13 18:57:24     56s] Set max layer with default ( 127 )
[12/13 18:57:24     56s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:57:24     56s] Min route layer (adjusted) = 2
[12/13 18:57:24     56s] Max route layer (adjusted) = 5
[12/13 18:57:24     56s] (I)      Started Early Global Route kernel ( Curr Mem: 3.38 MB )
[12/13 18:57:24     56s] (I)      Running eGR Regular flow
[12/13 18:57:24     56s] (I)      # wire layers (front) : 6
[12/13 18:57:24     56s] (I)      # wire layers (back)  : 0
[12/13 18:57:24     56s] (I)      min wire layer : 1
[12/13 18:57:24     56s] (I)      max wire layer : 5
[12/13 18:57:24     56s] (I)      # cut layers (front) : 5
[12/13 18:57:24     56s] (I)      # cut layers (back)  : 0
[12/13 18:57:24     56s] (I)      min cut layer : 1
[12/13 18:57:24     56s] (I)      max cut layer : 4
[12/13 18:57:24     56s] (I)      ================================ Layers ================================
[12/13 18:57:24     56s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/13 18:57:24     56s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[12/13 18:57:24     56s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/13 18:57:24     56s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[12/13 18:57:24     56s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[12/13 18:57:24     56s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[12/13 18:57:24     56s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[12/13 18:57:24     56s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[12/13 18:57:24     56s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[12/13 18:57:24     56s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[12/13 18:57:24     56s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[12/13 18:57:24     56s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[12/13 18:57:24     56s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[12/13 18:57:24     56s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[12/13 18:57:24     56s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/13 18:57:24     56s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[12/13 18:57:24     56s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[12/13 18:57:24     56s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/13 18:57:24     56s] (I)      Started Import and model ( Curr Mem: 3.38 MB )
[12/13 18:57:24     56s] (I)      Default pattern map key = adc_default.
[12/13 18:57:24     56s] (I)      == Non-default Options ==
[12/13 18:57:24     56s] (I)      Maximum routing layer                              : 5
[12/13 18:57:24     56s] (I)      Top routing layer                                  : 5
[12/13 18:57:24     56s] (I)      Number of threads                                  : 8
[12/13 18:57:24     56s] (I)      Route tie net to shape                             : auto
[12/13 18:57:24     56s] (I)      Method to set GCell size                           : row
[12/13 18:57:24     56s] (I)      Tie hi/lo max distance                             : 41.400000
[12/13 18:57:24     56s] (I)      Counted 88 PG shapes. eGR will not process PG shapes layer by layer.
[12/13 18:57:24     56s] (I)      ============== Pin Summary ==============
[12/13 18:57:24     56s] (I)      +-------+--------+---------+------------+
[12/13 18:57:24     56s] (I)      | Layer | # pins | % total |      Group |
[12/13 18:57:24     56s] (I)      +-------+--------+---------+------------+
[12/13 18:57:24     56s] (I)      |     1 |     85 |   85.00 |        Pin |
[12/13 18:57:24     56s] (I)      |     2 |     15 |   15.00 |        Pin |
[12/13 18:57:24     56s] (I)      |     3 |      0 |    0.00 | Pin access |
[12/13 18:57:24     56s] (I)      |     4 |      0 |    0.00 | Pin access |
[12/13 18:57:24     56s] (I)      |     5 |      0 |    0.00 |      Other |
[12/13 18:57:24     56s] (I)      +-------+--------+---------+------------+
[12/13 18:57:24     56s] (I)      Use row-based GCell size
[12/13 18:57:24     56s] (I)      Use row-based GCell align
[12/13 18:57:24     56s] (I)      layer 0 area = 83000
[12/13 18:57:24     56s] (I)      layer 1 area = 67600
[12/13 18:57:24     56s] (I)      layer 2 area = 240000
[12/13 18:57:24     56s] (I)      layer 3 area = 240000
[12/13 18:57:24     56s] (I)      layer 4 area = 4000000
[12/13 18:57:24     56s] (I)      GCell unit size   : 4140
[12/13 18:57:24     56s] (I)      GCell multiplier  : 1
[12/13 18:57:24     56s] (I)      GCell row height  : 4140
[12/13 18:57:24     56s] (I)      Actual row height : 4140
[12/13 18:57:24     56s] (I)      GCell align ref   : 8280 8280
[12/13 18:57:24     56s] [NR-eGR] Track table information for default rule: 
[12/13 18:57:24     56s] [NR-eGR] met1 has single uniform track structure
[12/13 18:57:24     56s] [NR-eGR] met2 has single uniform track structure
[12/13 18:57:24     56s] [NR-eGR] met3 has single uniform track structure
[12/13 18:57:24     56s] [NR-eGR] met4 has single uniform track structure
[12/13 18:57:24     56s] [NR-eGR] met5 has single uniform track structure
[12/13 18:57:24     56s] (I)      ============== Default via ===============
[12/13 18:57:24     56s] (I)      +---+------------------+-----------------+
[12/13 18:57:24     56s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[12/13 18:57:24     56s] (I)      +---+------------------+-----------------+
[12/13 18:57:24     56s] (I)      | 1 |    2  M1M2_PR_R  |    1  M1M2_PR   |
[12/13 18:57:24     56s] (I)      | 2 |    7  M2M3_PR_R  |    6  M2M3_PR   |
[12/13 18:57:24     56s] (I)      | 3 |   11  M3M4_PR    |   11  M3M4_PR   |
[12/13 18:57:24     56s] (I)      | 4 |   16  M4M5_PR    |   16  M4M5_PR   |
[12/13 18:57:24     56s] (I)      +---+------------------+-----------------+
[12/13 18:57:24     56s] [NR-eGR] Read 104 PG shapes
[12/13 18:57:24     56s] [NR-eGR] Read 0 clock shapes
[12/13 18:57:24     56s] [NR-eGR] Read 0 other shapes
[12/13 18:57:24     56s] [NR-eGR] #Routing Blockages  : 0
[12/13 18:57:24     56s] [NR-eGR] #Instance Blockages : 68
[12/13 18:57:24     56s] [NR-eGR] #PG Blockages       : 104
[12/13 18:57:24     56s] [NR-eGR] #Halo Blockages     : 0
[12/13 18:57:24     56s] [NR-eGR] #Boundary Blockages : 0
[12/13 18:57:24     56s] [NR-eGR] #Clock Blockages    : 0
[12/13 18:57:24     56s] [NR-eGR] #Other Blockages    : 0
[12/13 18:57:24     56s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/13 18:57:24     56s] (I)      Custom ignore net properties:
[12/13 18:57:24     56s] (I)      1 : NotLegal
[12/13 18:57:24     56s] (I)      Default ignore net properties:
[12/13 18:57:24     56s] (I)      1 : Special
[12/13 18:57:24     56s] (I)      2 : Analog
[12/13 18:57:24     56s] (I)      3 : Fixed
[12/13 18:57:24     56s] (I)      4 : Skipped
[12/13 18:57:24     56s] (I)      5 : MixedSignal
[12/13 18:57:24     56s] (I)      Prerouted net properties:
[12/13 18:57:24     56s] (I)      1 : NotLegal
[12/13 18:57:24     56s] (I)      2 : Special
[12/13 18:57:24     56s] (I)      3 : Analog
[12/13 18:57:24     56s] (I)      4 : Fixed
[12/13 18:57:24     56s] (I)      5 : Skipped
[12/13 18:57:24     56s] (I)      6 : MixedSignal
[12/13 18:57:24     56s] [NR-eGR] Early global route reroute all routable nets
[12/13 18:57:24     56s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 19
[12/13 18:57:24     56s] [NR-eGR] Read 43 nets ( ignored 1 )
[12/13 18:57:24     56s] (I)        Front-side 43 ( ignored 1 )
[12/13 18:57:24     56s] (I)        Back-side  0 ( ignored 0 )
[12/13 18:57:24     56s] (I)        Both-side  0 ( ignored 0 )
[12/13 18:57:24     56s] (I)      early_global_route_priority property id does not exist.
[12/13 18:57:24     56s] (I)      Read Num Blocks=172  Num Prerouted Wires=19  Num CS=0
[12/13 18:57:24     56s] (I)      Layer 1 (V) : #blockages 90 : #preroutes 10
[12/13 18:57:24     56s] (I)      Layer 2 (H) : #blockages 39 : #preroutes 8
[12/13 18:57:24     56s] (I)      Layer 3 (V) : #blockages 31 : #preroutes 1
[12/13 18:57:24     56s] (I)      Layer 4 (H) : #blockages 12 : #preroutes 0
[12/13 18:57:24     56s] (I)      Number of ignored nets                =      1
[12/13 18:57:24     56s] (I)      Number of connected nets              =      0
[12/13 18:57:24     56s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[12/13 18:57:24     56s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/13 18:57:24     56s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/13 18:57:24     56s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/13 18:57:24     56s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/13 18:57:24     56s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/13 18:57:24     56s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/13 18:57:24     56s] (I)      Ndr track 0 does not exist
[12/13 18:57:24     56s] (I)      ---------------------Grid Graph Info--------------------
[12/13 18:57:24     56s] (I)      Routing area        : (0, 0) - (47380, 45540)
[12/13 18:57:24     56s] (I)      Core area           : (8280, 8280) - (39100, 37260)
[12/13 18:57:24     56s] (I)      Site width          :   460  (dbu)
[12/13 18:57:24     56s] (I)      Row height          :  4140  (dbu)
[12/13 18:57:24     56s] (I)      GCell row height    :  4140  (dbu)
[12/13 18:57:24     56s] (I)      GCell width         :  4140  (dbu)
[12/13 18:57:24     56s] (I)      GCell height        :  4140  (dbu)
[12/13 18:57:24     56s] (I)      Grid                :    12    11     5
[12/13 18:57:24     56s] (I)      Layer numbers       :     1     2     3     4     5
[12/13 18:57:24     56s] (I)      Vertical capacity   :     0  4140     0  4140     0
[12/13 18:57:24     56s] (I)      Horizontal capacity :     0     0  4140     0  4140
[12/13 18:57:24     56s] (I)      Default wire width  :   140   140   300   300  1600
[12/13 18:57:24     56s] (I)      Default wire space  :   140   140   300   300  1600
[12/13 18:57:24     56s] (I)      Default wire pitch  :   280   280   600   600  3200
[12/13 18:57:24     56s] (I)      Default pitch size  :   280   460   610   615  3660
[12/13 18:57:24     56s] (I)      First track coord   :   460   460   350   900  4620
[12/13 18:57:24     56s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[12/13 18:57:24     56s] (I)      Total num of tracks :    98   102    74    76    11
[12/13 18:57:24     56s] (I)      Num of masks        :     1     1     1     1     1
[12/13 18:57:24     56s] (I)      Num of trim masks   :     0     0     0     0     0
[12/13 18:57:24     56s] (I)      --------------------------------------------------------
[12/13 18:57:24     56s] 
[12/13 18:57:24     56s] [NR-eGR] ============ Routing rule table ============
[12/13 18:57:24     56s] [NR-eGR] Rule id: 0  Nets: 42
[12/13 18:57:24     56s] [NR-eGR] ========================================
[12/13 18:57:24     56s] [NR-eGR] 
[12/13 18:57:24     56s] (I)      ======== NDR :  =========
[12/13 18:57:24     56s] (I)      +--------------+--------+
[12/13 18:57:24     56s] (I)      |           ID |      0 |
[12/13 18:57:24     56s] (I)      |         Name |        |
[12/13 18:57:24     56s] (I)      |      Default |    yes |
[12/13 18:57:24     56s] (I)      |  Clk Special |     no |
[12/13 18:57:24     56s] (I)      | Hard spacing |     no |
[12/13 18:57:24     56s] (I)      |    NDR track | (none) |
[12/13 18:57:24     56s] (I)      |      NDR via | (none) |
[12/13 18:57:24     56s] (I)      |  Extra space |      0 |
[12/13 18:57:24     56s] (I)      |      Shields |      0 |
[12/13 18:57:24     56s] (I)      |   Demand (H) |      1 |
[12/13 18:57:24     56s] (I)      |   Demand (V) |      1 |
[12/13 18:57:24     56s] (I)      |        #Nets |     42 |
[12/13 18:57:24     56s] (I)      +--------------+--------+
[12/13 18:57:24     56s] (I)      +-------------------------------------------------------------------------------------+
[12/13 18:57:24     56s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/13 18:57:24     56s] (I)      +-------------------------------------------------------------------------------------+
[12/13 18:57:24     56s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[12/13 18:57:24     56s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[12/13 18:57:24     56s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[12/13 18:57:24     56s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[12/13 18:57:24     56s] (I)      +-------------------------------------------------------------------------------------+
[12/13 18:57:24     56s] (I)      ======== NDR :  =========
[12/13 18:57:24     56s] (I)      +--------------+--------+
[12/13 18:57:24     56s] (I)      |           ID |      1 |
[12/13 18:57:24     56s] (I)      |         Name |        |
[12/13 18:57:24     56s] (I)      |      Default |     no |
[12/13 18:57:24     56s] (I)      |  Clk Special |     no |
[12/13 18:57:24     56s] (I)      | Hard spacing |     no |
[12/13 18:57:24     56s] (I)      |    NDR track | (none) |
[12/13 18:57:24     56s] (I)      |      NDR via | (none) |
[12/13 18:57:24     56s] (I)      |  Extra space |      1 |
[12/13 18:57:24     56s] (I)      |      Shields |      0 |
[12/13 18:57:24     56s] (I)      |   Demand (H) |      2 |
[12/13 18:57:24     56s] (I)      |   Demand (V) |      2 |
[12/13 18:57:24     56s] (I)      |        #Nets |      0 |
[12/13 18:57:24     56s] (I)      +--------------+--------+
[12/13 18:57:24     56s] (I)      +-------------------------------------------------------------------------------------+
[12/13 18:57:24     56s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/13 18:57:24     56s] (I)      +-------------------------------------------------------------------------------------+
[12/13 18:57:24     56s] (I)      |  met2    140      140    920      460      2      1      1    200    100        yes |
[12/13 18:57:24     56s] (I)      |  met3    300      300   1200      600      2      1      1    200    100        yes |
[12/13 18:57:24     56s] (I)      |  met4    300      300   1200      600      2      1      1    200    100        yes |
[12/13 18:57:24     56s] (I)      |  met5   1600     1600   6400     3200      2      1      1    200    100        yes |
[12/13 18:57:24     56s] (I)      +-------------------------------------------------------------------------------------+
[12/13 18:57:24     56s] (I)      =============== Blocked Tracks ===============
[12/13 18:57:24     56s] (I)      +-------+---------+----------+---------------+
[12/13 18:57:24     56s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/13 18:57:24     56s] (I)      +-------+---------+----------+---------------+
[12/13 18:57:24     56s] (I)      |     1 |       0 |        0 |         0.00% |
[12/13 18:57:24     56s] (I)      |     2 |    1122 |      283 |        25.22% |
[12/13 18:57:24     56s] (I)      |     3 |     888 |       89 |        10.02% |
[12/13 18:57:24     56s] (I)      |     4 |     836 |      168 |        20.10% |
[12/13 18:57:24     56s] (I)      |     5 |     132 |       46 |        34.85% |
[12/13 18:57:24     56s] (I)      +-------+---------+----------+---------------+
[12/13 18:57:24     56s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 3.41 MB )
[12/13 18:57:24     56s] (I)      Delete wires for 42 nets (async)
[12/13 18:57:24     56s] (I)      Reset routing kernel
[12/13 18:57:24     56s] (I)      Started Global Routing ( Curr Mem: 3.41 MB )
[12/13 18:57:24     56s] (I)      totalPins=98  totalGlobalPin=89 (90.82%)
[12/13 18:57:24     56s] (I)      ================= Net Group Info =================
[12/13 18:57:24     56s] (I)      +----+----------------+--------------+-----------+
[12/13 18:57:24     56s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[12/13 18:57:24     56s] (I)      +----+----------------+--------------+-----------+
[12/13 18:57:24     56s] (I)      |  1 |             42 |      met2(2) |   met5(5) |
[12/13 18:57:24     56s] (I)      +----+----------------+--------------+-----------+
[12/13 18:57:24     56s] (I)      total 2D Cap : 2513 = (892 H, 1621 V)
[12/13 18:57:24     56s] (I)      total 2D Demand : 51 = (8 H, 43 V)
[12/13 18:57:24     56s] [NR-eGR] Layer group 1: route 42 net(s) in layer range [2, 5]
[12/13 18:57:24     56s] (I)      
[12/13 18:57:24     56s] (I)      ============  Phase 1a Route ============
[12/13 18:57:24     56s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/13 18:57:24     56s] (I)      Usage: 125 = (63 H, 62 V) = (7.06% H, 3.82% V) = (2.608e+02um H, 2.567e+02um V)
[12/13 18:57:24     56s] (I)      
[12/13 18:57:24     56s] (I)      ============  Phase 1b Route ============
[12/13 18:57:24     56s] (I)      Usage: 125 = (63 H, 62 V) = (7.06% H, 3.82% V) = (2.608e+02um H, 2.567e+02um V)
[12/13 18:57:24     56s] (I)      Overflow of layer group 1: 6.20% H + 0.00% V. EstWL: 5.175000e+02um
[12/13 18:57:24     56s] (I)      Congestion metric : 15.85%H 0.00%V, 15.85%HV
[12/13 18:57:24     56s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/13 18:57:24     56s] (I)      
[12/13 18:57:24     56s] (I)      ============  Phase 1c Route ============
[12/13 18:57:24     56s] (I)      Level2 Grid: 3 x 3
[12/13 18:57:24     56s] (I)      Usage: 125 = (63 H, 62 V) = (7.06% H, 3.82% V) = (2.608e+02um H, 2.567e+02um V)
[12/13 18:57:24     56s] (I)      
[12/13 18:57:24     56s] (I)      ============  Phase 1d Route ============
[12/13 18:57:24     56s] (I)      Usage: 125 = (63 H, 62 V) = (7.06% H, 3.82% V) = (2.608e+02um H, 2.567e+02um V)
[12/13 18:57:24     56s] (I)      
[12/13 18:57:24     56s] (I)      ============  Phase 1e Route ============
[12/13 18:57:24     56s] (I)      Usage: 125 = (63 H, 62 V) = (7.06% H, 3.82% V) = (2.608e+02um H, 2.567e+02um V)
[12/13 18:57:24     56s] [NR-eGR] Early Global Route overflow of layer group 1: 5.76% H + 0.00% V. EstWL: 5.175000e+02um
[12/13 18:57:24     56s] (I)      
[12/13 18:57:24     56s] (I)      ============  Phase 1l Route ============
[12/13 18:57:24     56s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/13 18:57:24     56s] (I)      Layer  2:        888        62         0          36        1044    ( 3.33%) 
[12/13 18:57:24     56s] (I)      Layer  3:        753       225        49           0         821    ( 0.00%) 
[12/13 18:57:24     56s] (I)      Layer  4:        600       115        15           0         808    ( 0.00%) 
[12/13 18:57:24     56s] (I)      Layer  5:         78        19         3          49          88    (35.54%) 
[12/13 18:57:24     56s] (I)      Total:          2319       421        67          84        2760    ( 2.95%) 
[12/13 18:57:24     56s] (I)      
[12/13 18:57:24     56s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/13 18:57:24     56s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[12/13 18:57:24     56s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[12/13 18:57:24     56s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-12)              (13)    OverCon
[12/13 18:57:24     56s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/13 18:57:24     56s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/13 18:57:24     56s] [NR-eGR]    met2 ( 2)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/13 18:57:24     56s] [NR-eGR]    met3 ( 3)         8( 6.56%)         3( 2.46%)         0( 0.00%)         1( 0.82%)   ( 9.84%) 
[12/13 18:57:24     56s] [NR-eGR]    met4 ( 4)         5( 4.13%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 4.13%) 
[12/13 18:57:24     56s] [NR-eGR]    met5 ( 5)         3( 3.80%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 3.80%) 
[12/13 18:57:24     56s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/13 18:57:24     56s] [NR-eGR]        Total        16( 3.67%)         3( 0.69%)         0( 0.00%)         1( 0.23%)   ( 4.59%) 
[12/13 18:57:24     56s] [NR-eGR] 
[12/13 18:57:24     56s] (I)      Finished Global Routing ( CPU: 0.10 sec, Real: 0.03 sec, Curr Mem: 3.41 MB )
[12/13 18:57:24     56s] (I)      Updating congestion map
[12/13 18:57:24     56s] (I)      total 2D Cap : 2572 = (912 H, 1660 V)
[12/13 18:57:24     56s] [NR-eGR] Overflow after Early Global Route 9.02% H + 3.01% V
[12/13 18:57:24     56s] (I)      Running track assignment and export wires
[12/13 18:57:24     56s] (I)      ============= Track Assignment ============
[12/13 18:57:24     56s] (I)      Started Track Assignment (8T) ( Curr Mem: 3.41 MB )
[12/13 18:57:24     56s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[12/13 18:57:24     56s] (I)      Run Multi-thread track assignment
[12/13 18:57:24     56s] (I)      Finished Track Assignment (8T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3.41 MB )
[12/13 18:57:24     56s] (I)      Started Export ( Curr Mem: 3.41 MB )
[12/13 18:57:24     56s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[12/13 18:57:24     56s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[12/13 18:57:24     56s] [NR-eGR] --------------------------------------------------------------------------
[12/13 18:57:24     56s] [NR-eGR]               Length (um)  Vias 
[12/13 18:57:24     56s] [NR-eGR] --------------------------------
[12/13 18:57:24     56s] [NR-eGR]  met1  (1H)             0    81 
[12/13 18:57:24     56s] [NR-eGR]  met2  (2V)           163   115 
[12/13 18:57:24     56s] [NR-eGR]  met3  (3H)           225    41 
[12/13 18:57:24     56s] [NR-eGR]  met4  (4V)           160    23 
[12/13 18:57:24     56s] [NR-eGR]  met5  (5H)            71     0 
[12/13 18:57:24     56s] [NR-eGR] --------------------------------
[12/13 18:57:24     56s] [NR-eGR]        Total          620   260 
[12/13 18:57:24     56s] [NR-eGR] --------------------------------------------------------------------------
[12/13 18:57:24     56s] [NR-eGR] Total half perimeter of net bounding box: 548um
[12/13 18:57:24     56s] [NR-eGR] Total length: 620um, number of vias: 260
[12/13 18:57:24     56s] [NR-eGR] --------------------------------------------------------------------------
[12/13 18:57:24     56s] (I)      == Layer wire length by net rule ==
[12/13 18:57:24     56s] (I)                    Default 
[12/13 18:57:24     56s] (I)      ----------------------
[12/13 18:57:24     56s] (I)       met1  (1H)       0um 
[12/13 18:57:24     56s] (I)       met2  (2V)     163um 
[12/13 18:57:24     56s] (I)       met3  (3H)     225um 
[12/13 18:57:24     56s] (I)       met4  (4V)     160um 
[12/13 18:57:24     56s] (I)       met5  (5H)      71um 
[12/13 18:57:24     56s] (I)      ----------------------
[12/13 18:57:24     56s] (I)             Total    620um 
[12/13 18:57:24     56s] (I)      == Layer via count by net rule ==
[12/13 18:57:24     56s] (I)                    Default 
[12/13 18:57:24     56s] (I)      ----------------------
[12/13 18:57:24     56s] (I)       met1  (1H)        81 
[12/13 18:57:24     56s] (I)       met2  (2V)       115 
[12/13 18:57:24     56s] (I)       met3  (3H)        41 
[12/13 18:57:24     56s] (I)       met4  (4V)        23 
[12/13 18:57:24     56s] (I)       met5  (5H)         0 
[12/13 18:57:24     56s] (I)      ----------------------
[12/13 18:57:24     56s] (I)             Total      260 
[12/13 18:57:24     56s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3.32 MB )
[12/13 18:57:24     56s] eee: RC Grid Memory freed=540
[12/13 18:57:24     56s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.16 sec, Real: 0.08 sec, Curr Mem: 3.32 MB )
[12/13 18:57:24     56s] (I)      ======================================= Runtime Summary ========================================
[12/13 18:57:24     56s] (I)       Step                                               %      Start     Finish      Real       CPU 
[12/13 18:57:24     56s] (I)      ------------------------------------------------------------------------------------------------
[12/13 18:57:24     56s] (I)       Early Global Route kernel                    100.00%  89.88 sec  89.96 sec  0.08 sec  0.16 sec 
[12/13 18:57:24     56s] (I)       +-Import and model                            13.28%  89.88 sec  89.89 sec  0.01 sec  0.02 sec 
[12/13 18:57:24     56s] (I)       | +-Create place DB                            0.58%  89.88 sec  89.88 sec  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)       | | +-Import place data                        0.43%  89.88 sec  89.88 sec  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)       | | | +-Read instances and placement           0.09%  89.88 sec  89.88 sec  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)       | | | +-Read nets                              0.06%  89.88 sec  89.88 sec  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)       | +-Create route DB                            8.25%  89.88 sec  89.89 sec  0.01 sec  0.01 sec 
[12/13 18:57:24     56s] (I)       | | +-Import route data (8T)                   7.89%  89.88 sec  89.89 sec  0.01 sec  0.01 sec 
[12/13 18:57:24     56s] (I)       | | | +-Read blockages ( Layer 2-5 )           4.91%  89.88 sec  89.89 sec  0.00 sec  0.01 sec 
[12/13 18:57:24     56s] (I)       | | | | +-Read routing blockages               0.00%  89.88 sec  89.88 sec  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)       | | | | +-Read instance blockages              0.07%  89.88 sec  89.88 sec  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)       | | | | +-Read PG blockages                    3.74%  89.88 sec  89.89 sec  0.00 sec  0.01 sec 
[12/13 18:57:24     56s] (I)       | | | | | +-Allocate memory for PG via list    0.03%  89.88 sec  89.88 sec  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)       | | | | +-Read clock blockages                 0.03%  89.89 sec  89.89 sec  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)       | | | | +-Read other blockages                 0.02%  89.89 sec  89.89 sec  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)       | | | | +-Read halo blockages                  0.00%  89.89 sec  89.89 sec  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)       | | | | +-Read boundary cut boxes              0.00%  89.89 sec  89.89 sec  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)       | | | +-Read blackboxes                        0.02%  89.89 sec  89.89 sec  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)       | | | +-Read prerouted                         0.18%  89.89 sec  89.89 sec  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)       | | | +-Read nets                              0.06%  89.89 sec  89.89 sec  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)       | | | +-Set up via pillars                     0.01%  89.89 sec  89.89 sec  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)       | | | +-Initialize 3D grid graph               0.02%  89.89 sec  89.89 sec  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)       | | | +-Model blockage capacity                0.34%  89.89 sec  89.89 sec  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)       | | | | +-Initialize 3D capacity               0.17%  89.89 sec  89.89 sec  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)       | +-Read aux data                              0.00%  89.89 sec  89.89 sec  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)       | +-Others data preparation                    0.00%  89.89 sec  89.89 sec  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)       | +-Create route kernel                        3.75%  89.89 sec  89.89 sec  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)       +-Global Routing                              39.47%  89.89 sec  89.92 sec  0.03 sec  0.10 sec 
[12/13 18:57:24     56s] (I)       | +-Initialization                             0.04%  89.89 sec  89.89 sec  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)       | +-Net group 1                               37.64%  89.89 sec  89.92 sec  0.03 sec  0.10 sec 
[12/13 18:57:24     56s] (I)       | | +-Generate topology (8T)                   2.01%  89.89 sec  89.90 sec  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)       | | +-Phase 1a                                 2.47%  89.90 sec  89.90 sec  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)       | | | +-Pattern routing (8T)                   1.94%  89.90 sec  89.90 sec  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)       | | | +-Pattern Routing Avoiding Blockages     0.03%  89.90 sec  89.90 sec  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)       | | | +-Add via demand to 2D                   0.02%  89.90 sec  89.90 sec  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)       | | +-Phase 1b                                 2.22%  89.90 sec  89.90 sec  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)       | | | +-Monotonic routing (8T)                 1.99%  89.90 sec  89.90 sec  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)       | | +-Phase 1c                                 0.48%  89.90 sec  89.90 sec  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)       | | | +-Two level Routing                      0.34%  89.90 sec  89.90 sec  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)       | | | | +-Two Level Routing (Regular)          0.01%  89.90 sec  89.90 sec  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)       | | | | +-Two Level Routing (Strong)           0.05%  89.90 sec  89.90 sec  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)       | | +-Phase 1d                                 5.15%  89.90 sec  89.90 sec  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)       | | | +-Detoured routing (8T)                  4.95%  89.90 sec  89.90 sec  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)       | | +-Phase 1e                                 0.18%  89.90 sec  89.90 sec  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)       | | | +-Route legalization                     0.00%  89.90 sec  89.90 sec  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)       | | +-Phase 1l                                23.87%  89.90 sec  89.92 sec  0.02 sec  0.09 sec 
[12/13 18:57:24     56s] (I)       | | | +-Layer assignment (8T)                 23.43%  89.90 sec  89.92 sec  0.02 sec  0.09 sec 
[12/13 18:57:24     56s] (I)       +-Export cong map                              0.31%  89.92 sec  89.92 sec  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)       | +-Export 2D cong map                         0.05%  89.92 sec  89.92 sec  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)       +-Extract Global 3D Wires                      0.02%  89.92 sec  89.92 sec  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)       +-Track Assignment (8T)                        3.03%  89.92 sec  89.93 sec  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)       | +-Initialization                             0.04%  89.92 sec  89.92 sec  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)       | +-Track Assignment Kernel                    2.53%  89.92 sec  89.93 sec  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)       | +-Free Memory                                0.00%  89.93 sec  89.93 sec  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)       +-Export                                      39.82%  89.93 sec  89.96 sec  0.03 sec  0.03 sec 
[12/13 18:57:24     56s] (I)       | +-Export DB wires                            3.66%  89.93 sec  89.93 sec  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)       | | +-Export all nets (8T)                     1.69%  89.93 sec  89.93 sec  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)       | | +-Set wire vias (8T)                       1.56%  89.93 sec  89.93 sec  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)       | +-Report wirelength                          1.99%  89.93 sec  89.93 sec  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)       | +-Update net boxes                           0.08%  89.93 sec  89.93 sec  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)       | +-Update timing                             25.32%  89.93 sec  89.95 sec  0.02 sec  0.02 sec 
[12/13 18:57:24     56s] (I)       +-Postprocess design                           0.25%  89.96 sec  89.96 sec  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)      ======================= Summary by functions ========================
[12/13 18:57:24     56s] (I)       Lv  Step                                      %      Real       CPU 
[12/13 18:57:24     56s] (I)      ---------------------------------------------------------------------
[12/13 18:57:24     56s] (I)        0  Early Global Route kernel           100.00%  0.08 sec  0.16 sec 
[12/13 18:57:24     56s] (I)        1  Export                               39.82%  0.03 sec  0.03 sec 
[12/13 18:57:24     56s] (I)        1  Global Routing                       39.47%  0.03 sec  0.10 sec 
[12/13 18:57:24     56s] (I)        1  Import and model                     13.28%  0.01 sec  0.02 sec 
[12/13 18:57:24     56s] (I)        1  Track Assignment (8T)                 3.03%  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)        1  Export cong map                       0.31%  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)        1  Postprocess design                    0.25%  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)        1  Extract Global 3D Wires               0.02%  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)        2  Net group 1                          37.64%  0.03 sec  0.10 sec 
[12/13 18:57:24     56s] (I)        2  Update timing                        25.32%  0.02 sec  0.02 sec 
[12/13 18:57:24     56s] (I)        2  Create route DB                       8.25%  0.01 sec  0.01 sec 
[12/13 18:57:24     56s] (I)        2  Create route kernel                   3.75%  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)        2  Export DB wires                       3.66%  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)        2  Track Assignment Kernel               2.53%  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)        2  Report wirelength                     1.99%  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)        2  Create place DB                       0.58%  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)        2  Update net boxes                      0.08%  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)        2  Initialization                        0.08%  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)        2  Export 2D cong map                    0.05%  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)        2  Others data preparation               0.00%  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)        3  Phase 1l                             23.87%  0.02 sec  0.09 sec 
[12/13 18:57:24     56s] (I)        3  Import route data (8T)                7.89%  0.01 sec  0.01 sec 
[12/13 18:57:24     56s] (I)        3  Phase 1d                              5.15%  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)        3  Phase 1a                              2.47%  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)        3  Phase 1b                              2.22%  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)        3  Generate topology (8T)                2.01%  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)        3  Export all nets (8T)                  1.69%  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)        3  Set wire vias (8T)                    1.56%  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)        3  Phase 1c                              0.48%  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)        3  Import place data                     0.43%  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)        3  Phase 1e                              0.18%  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)        4  Layer assignment (8T)                23.43%  0.02 sec  0.09 sec 
[12/13 18:57:24     56s] (I)        4  Detoured routing (8T)                 4.95%  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)        4  Read blockages ( Layer 2-5 )          4.91%  0.00 sec  0.01 sec 
[12/13 18:57:24     56s] (I)        4  Monotonic routing (8T)                1.99%  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)        4  Pattern routing (8T)                  1.94%  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)        4  Model blockage capacity               0.34%  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)        4  Two level Routing                     0.34%  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)        4  Read prerouted                        0.18%  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)        4  Read nets                             0.12%  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)        4  Read instances and placement          0.09%  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)        4  Pattern Routing Avoiding Blockages    0.03%  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)        4  Read blackboxes                       0.02%  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)        4  Add via demand to 2D                  0.02%  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)        4  Initialize 3D grid graph              0.02%  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)        5  Read PG blockages                     3.74%  0.00 sec  0.01 sec 
[12/13 18:57:24     56s] (I)        5  Initialize 3D capacity                0.17%  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)        5  Read instance blockages               0.07%  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)        5  Two Level Routing (Strong)            0.05%  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)        5  Read clock blockages                  0.03%  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)        5  Read other blockages                  0.02%  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)        5  Two Level Routing (Regular)           0.01%  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)        5  Read halo blockages                   0.00%  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] (I)        6  Allocate memory for PG via list       0.03%  0.00 sec  0.00 sec 
[12/13 18:57:24     56s] Running post-eGR process
[12/13 18:57:24     56s] Extraction called for design 'adc' of instances=26 and nets=49 using extraction engine 'preRoute' .
[12/13 18:57:24     56s] PreRoute RC Extraction called for design adc.
[12/13 18:57:24     56s] RC Extraction called in multi-corner(1) mode.
[12/13 18:57:24     56s] RCMode: PreRoute
[12/13 18:57:24     56s]       RC Corner Indexes            0   
[12/13 18:57:24     56s] Capacitance Scaling Factor   : 1.00000 
[12/13 18:57:24     56s] Resistance Scaling Factor    : 1.00000 
[12/13 18:57:24     56s] Clock Cap. Scaling Factor    : 1.00000 
[12/13 18:57:24     56s] Clock Res. Scaling Factor    : 1.00000 
[12/13 18:57:24     56s] Shrink Factor                : 1.00000
[12/13 18:57:24     56s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/13 18:57:24     56s] Using Quantus QRC technology file ...
[12/13 18:57:24     56s] eee: Trim Metal Layers: { }
[12/13 18:57:24     56s] eee: RC Grid Memory allocated=540
[12/13 18:57:24     56s] eee: LayerId=1 widthSet size=1
[12/13 18:57:24     56s] eee: LayerId=2 widthSet size=1
[12/13 18:57:24     56s] eee: LayerId=3 widthSet size=1
[12/13 18:57:24     56s] eee: LayerId=4 widthSet size=1
[12/13 18:57:24     56s] eee: LayerId=5 widthSet size=1
[12/13 18:57:24     56s] eee: Total RC Grid memory=540
[12/13 18:57:24     56s] Updating RC grid for preRoute extraction ...
[12/13 18:57:24     56s] eee: Metal Layers Info:
[12/13 18:57:24     56s] eee: L: met1 met2 met3 met4 met5
[12/13 18:57:24     56s] eee: W: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/13 18:57:24     56s] eee: S: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/13 18:57:24     56s] eee: pegSigSF=1.070000
[12/13 18:57:24     56s] Initializing multi-corner resistance tables ...
[12/13 18:57:24     56s] eee: l=1 avDens=0.044681 usedTrk=8.042512 availTrk=180.000000 sigTrk=8.042512
[12/13 18:57:24     56s] eee: l=2 avDens=0.014553 usedTrk=3.929227 availTrk=270.000000 sigTrk=3.929227
[12/13 18:57:24     56s] eee: l=3 avDens=0.026703 usedTrk=5.436836 availTrk=203.606557 sigTrk=5.436836
[12/13 18:57:24     56s] eee: l=4 avDens=0.031911 usedTrk=8.592512 availTrk=269.268293 sigTrk=8.592512
[12/13 18:57:24     56s] eee: l=5 avDens=0.126961 usedTrk=5.744444 availTrk=45.245902 sigTrk=5.744444
[12/13 18:57:24     56s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/13 18:57:24     56s] eee: LAM-FP: thresh=1 ; dimX=103.000000 ; dimY=99.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[12/13 18:57:24     56s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.395264 uaWl=1.000000 uaWlH=0.342300 aWlH=0.000000 lMod=0 pMax=0.891800 pMod=79 pModAss=50 wcR=0.332500 newSi=0.001600 wHLS=1.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[12/13 18:57:24     56s] eee: NetCapCache creation started. (Current Mem: 3527.004M) 
[12/13 18:57:24     56s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3527.004M) 
[12/13 18:57:24     56s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3527.004M)
[12/13 18:57:24     56s] Compute RC Scale Done ...
[12/13 18:57:24     56s] OPERPROF: Starting HotSpotCal at level 1, MEM:3556.1M, EPOCH TIME: 1734112644.516820
[12/13 18:57:24     56s] [hotspot] +------------+---------------+---------------+
[12/13 18:57:24     56s] [hotspot] |            |   max hotspot | total hotspot |
[12/13 18:57:24     56s] [hotspot] +------------+---------------+---------------+
[12/13 18:57:24     56s] [hotspot] | normalized |          1.00 |          1.00 |
[12/13 18:57:24     56s] [hotspot] +------------+---------------+---------------+
[12/13 18:57:24     56s] Local HotSpot Analysis: normalized max congestion hotspot area = 1.00, normalized total congestion hotspot area = 1.00 (area is in unit of 4 std-cell row bins)
[12/13 18:57:24     56s] [hotspot] max/total 1.00/1.00, big hotspot (>10) total 0.00
[12/13 18:57:24     56s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[12/13 18:57:24     56s] [hotspot] +-----+-------------------------------------+---------------+
[12/13 18:57:24     56s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/13 18:57:24     56s] [hotspot] +-----+-------------------------------------+---------------+
[12/13 18:57:24     56s] [hotspot] |  1  |    16.56    16.56    33.12    33.12 |        1.00   |
[12/13 18:57:24     56s] [hotspot] +-----+-------------------------------------+---------------+
[12/13 18:57:24     56s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.003, MEM:3556.1M, EPOCH TIME: 1734112644.520250
[12/13 18:57:24     56s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -numThreads 8 -resetVeryShortNets -rescheduleForAdherence  
[12/13 18:57:24     56s] Begin: GigaOpt Route Type Constraints Refinement
[12/13 18:57:24     56s] *** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:56.7/0:04:48.7 (0.2), mem = 3556.1M
[12/13 18:57:24     56s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2428672.14
[12/13 18:57:24     56s] ### Creating RouteCongInterface, started
[12/13 18:57:24     56s] 
[12/13 18:57:24     56s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[12/13 18:57:24     56s] 
[12/13 18:57:24     56s] #optDebug: {0, 1.000}
[12/13 18:57:24     56s] ### Creating RouteCongInterface, finished
[12/13 18:57:24     56s] Updated routing constraints on 0 nets.
[12/13 18:57:24     56s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2428672.14
[12/13 18:57:24     56s] Bottom Preferred Layer:
[12/13 18:57:24     56s] +-------------+------------+----------+
[12/13 18:57:24     56s] |    Layer    |    CLK     |   Rule   |
[12/13 18:57:24     56s] +-------------+------------+----------+
[12/13 18:57:24     56s] | met3 (z=3)  |          1 | default  |
[12/13 18:57:24     56s] +-------------+------------+----------+
[12/13 18:57:24     56s] Via Pillar Rule:
[12/13 18:57:24     56s]     None
[12/13 18:57:24     56s] *** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (2.8), totSession cpu/real = 0:00:56.7/0:04:48.7 (0.2), mem = 3556.1M
[12/13 18:57:24     56s] 
[12/13 18:57:24     56s] =============================================================================================
[12/13 18:57:24     56s]  Step TAT Report : CongRefineRouteType #2 / ccopt_design #1                     22.33-s094_1
[12/13 18:57:24     56s] =============================================================================================
[12/13 18:57:24     56s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/13 18:57:24     56s] ---------------------------------------------------------------------------------------------
[12/13 18:57:24     56s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  28.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:24     56s] [ MISC                   ]          0:00:00.0  (  72.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:24     56s] ---------------------------------------------------------------------------------------------
[12/13 18:57:24     56s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:24     56s] ---------------------------------------------------------------------------------------------
[12/13 18:57:24     56s] 
[12/13 18:57:24     56s] End: GigaOpt Route Type Constraints Refinement
[12/13 18:57:24     56s] skip EGR on cluster skew clock nets.
[12/13 18:57:24     56s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/13 18:57:24     56s] #################################################################################
[12/13 18:57:24     56s] # Design Stage: PreRoute
[12/13 18:57:24     56s] # Design Name: adc
[12/13 18:57:24     56s] # Design Mode: 130nm
[12/13 18:57:24     56s] # Analysis Mode: MMMC Non-OCV 
[12/13 18:57:24     56s] # Parasitics Mode: No SPEF/RCDB 
[12/13 18:57:24     56s] # Signoff Settings: SI Off 
[12/13 18:57:24     56s] #################################################################################
[12/13 18:57:24     56s] Topological Sorting (REAL = 0:00:00.0, MEM = 3554.1M, InitMEM = 3554.1M)
[12/13 18:57:24     56s] Calculate delays in BcWc mode...
[12/13 18:57:24     56s] Start delay calculation (fullDC) (8 T). (MEM=3554.08)
[12/13 18:57:24     56s] End AAE Lib Interpolated Model. (MEM=3565.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 18:57:24     56s] Total number of fetched objects 47
[12/13 18:57:24     56s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 18:57:24     56s] End delay calculation. (MEM=4014.24 CPU=0:00:00.0 REAL=0:00:00.0)
[12/13 18:57:24     56s] End delay calculation (fullDC). (MEM=4014.24 CPU=0:00:00.1 REAL=0:00:00.0)
[12/13 18:57:24     56s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4014.2M) ***
[12/13 18:57:24     56s] Begin: GigaOpt postEco DRV Optimization
[12/13 18:57:24     56s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 8 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -postCTS
[12/13 18:57:24     56s] *** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:57.0/0:04:48.9 (0.2), mem = 4014.2M
[12/13 18:57:24     56s] Info: 1 net with fixed/cover wires excluded.
[12/13 18:57:24     56s] Info: 1 clock net  excluded from IPO operation.
[12/13 18:57:24     56s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2428672.15
[12/13 18:57:24     56s] 
[12/13 18:57:24     56s] Active Setup views: VIEW_SETUP 
[12/13 18:57:24     56s] Cell adc LLGs are deleted
[12/13 18:57:24     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:24     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:24     56s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4014.2M, EPOCH TIME: 1734112644.770538
[12/13 18:57:24     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:24     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:24     56s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4014.2M, EPOCH TIME: 1734112644.770631
[12/13 18:57:24     56s] Max number of tech site patterns supported in site array is 256.
[12/13 18:57:24     57s] Core basic site is CoreSite
[12/13 18:57:24     57s] After signature check, allow fast init is true, keep pre-filter is true.
[12/13 18:57:24     57s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/13 18:57:24     57s] Fast DP-INIT is on for default
[12/13 18:57:24     57s] Atter site array init, number of instance map data is 0.
[12/13 18:57:24     57s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.006, REAL:0.006, MEM:4046.2M, EPOCH TIME: 1734112644.776581
[12/13 18:57:24     57s] 
[12/13 18:57:24     57s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:57:24     57s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.007, REAL:0.006, MEM:4046.2M, EPOCH TIME: 1734112644.776791
[12/13 18:57:24     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:24     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:24     57s] [oiPhyDebug] optDemand 601686150.00, spDemand 613107950.00.
[12/13 18:57:24     57s] [LDM::Info] TotalInstCnt at InitDesignMc1: 26
[12/13 18:57:24     57s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[12/13 18:57:24     57s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:00:57.0 mem=4046.2M
[12/13 18:57:24     57s] OPERPROF: Starting DPlace-Init at level 1, MEM:4046.2M, EPOCH TIME: 1734112644.777264
[12/13 18:57:24     57s] Processing tracks to init pin-track alignment.
[12/13 18:57:24     57s] z: 2, totalTracks: 1
[12/13 18:57:24     57s] z: 4, totalTracks: 1
[12/13 18:57:24     57s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 18:57:24     57s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4046.2M, EPOCH TIME: 1734112644.777689
[12/13 18:57:24     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:24     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:24     57s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[12/13 18:57:24     57s] 
[12/13 18:57:24     57s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:57:24     57s] 
[12/13 18:57:24     57s]  Skipping Bad Lib Cell Checking (CMU) !
[12/13 18:57:24     57s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.001, REAL:0.001, MEM:4046.2M, EPOCH TIME: 1734112644.778668
[12/13 18:57:24     57s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4046.2M, EPOCH TIME: 1734112644.778707
[12/13 18:57:24     57s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4046.2M, EPOCH TIME: 1734112644.778846
[12/13 18:57:24     57s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4046.2MB).
[12/13 18:57:24     57s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.002, REAL:0.002, MEM:4046.2M, EPOCH TIME: 1734112644.778940
[12/13 18:57:24     57s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/13 18:57:24     57s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 26
[12/13 18:57:24     57s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:00:57.0 mem=4046.2M
[12/13 18:57:24     57s] ### Creating RouteCongInterface, started
[12/13 18:57:24     57s] 
[12/13 18:57:24     57s] #optDebug:  {2, 0.505, 0.8458} {3, 0.505, 0.8458} {4, 0.043, 0.3554} {5, 0.043, 0.3554} 
[12/13 18:57:24     57s] 
[12/13 18:57:24     57s] #optDebug: {0, 1.000}
[12/13 18:57:24     57s] ### Creating RouteCongInterface, finished
[12/13 18:57:24     57s] {MG  {4 0 28.1 0.481536} }
[12/13 18:57:24     57s] AoF 929.2000um
[12/13 18:57:24     57s] [GPS-DRV] Optimizer inputs ============================= 
[12/13 18:57:24     57s] [GPS-DRV] drvFixingStage: Small Scale
[12/13 18:57:24     57s] [GPS-DRV] costLowerBound: 0.1
[12/13 18:57:24     57s] [GPS-DRV] setupTNSCost  : 1
[12/13 18:57:24     57s] [GPS-DRV] maxIter       : 3
[12/13 18:57:24     57s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[12/13 18:57:24     57s] [GPS-DRV] Optimizer parameters ============================= 
[12/13 18:57:24     57s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[12/13 18:57:24     57s] [GPS-DRV] maxDensity (design): 0.95
[12/13 18:57:24     57s] [GPS-DRV] maxLocalDensity: 0.98
[12/13 18:57:24     57s] [GPS-DRV] MaxBufDistForPlaceBlk: 441um
[12/13 18:57:24     57s] [GPS-DRV] Dflt RT Characteristic Length 462.37um AoF 929.2um x 1
[12/13 18:57:24     57s] [GPS-DRV] All active and enabled setup views
[12/13 18:57:24     57s] [GPS-DRV]     VIEW_SETUP
[12/13 18:57:24     57s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/13 18:57:24     57s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/13 18:57:24     57s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[12/13 18:57:24     57s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[12/13 18:57:24     57s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[12/13 18:57:24     57s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4174.2M, EPOCH TIME: 1734112644.812447
[12/13 18:57:24     57s] Found 0 hard placement blockage before merging.
[12/13 18:57:24     57s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4174.2M, EPOCH TIME: 1734112644.812520
[12/13 18:57:24     57s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:1)
[12/13 18:57:24     57s] [GPS-DRV] ROI - unit(Area: 5.7132e+06; LeakageP: 2.43109e-10; DynamicP: 5.7132e+06)DBU
[12/13 18:57:24     57s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/13 18:57:24     57s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/13 18:57:24     57s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/13 18:57:24     57s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/13 18:57:24     57s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/13 18:57:24     57s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/13 18:57:24     57s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.03|    -0.03|       0|       0|       0| 68.64%|          |         |
[12/13 18:57:24     57s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/13 18:57:24     57s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.03|    -0.03|       0|       0|       0| 68.64%| 0:00:00.0|  4174.2M|
[12/13 18:57:24     57s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/13 18:57:24     57s] Bottom Preferred Layer:
[12/13 18:57:24     57s] +-------------+------------+----------+
[12/13 18:57:24     57s] |    Layer    |    CLK     |   Rule   |
[12/13 18:57:24     57s] +-------------+------------+----------+
[12/13 18:57:24     57s] | met3 (z=3)  |          1 | default  |
[12/13 18:57:24     57s] +-------------+------------+----------+
[12/13 18:57:24     57s] Via Pillar Rule:
[12/13 18:57:24     57s]     None
[12/13 18:57:24     57s] 
[12/13 18:57:24     57s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4174.2M) ***
[12/13 18:57:24     57s] 
[12/13 18:57:24     57s] Deleting 0 temporary hard placement blockage(s).
[12/13 18:57:24     57s] Total-nets :: 43, Stn-nets :: 0, ratio :: 0 %, Total-len 619.525, Stn-len 0
[12/13 18:57:24     57s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 26
[12/13 18:57:24     57s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4046.2M, EPOCH TIME: 1734112644.821284
[12/13 18:57:24     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:28).
[12/13 18:57:24     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:24     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:24     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:24     57s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:3564.2M, EPOCH TIME: 1734112644.822792
[12/13 18:57:24     57s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2428672.15
[12/13 18:57:24     57s] *** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:00:57.0/0:04:49.0 (0.2), mem = 3564.2M
[12/13 18:57:24     57s] 
[12/13 18:57:24     57s] =============================================================================================
[12/13 18:57:24     57s]  Step TAT Report : DrvOpt #2 / ccopt_design #1                                  22.33-s094_1
[12/13 18:57:24     57s] =============================================================================================
[12/13 18:57:24     57s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/13 18:57:24     57s] ---------------------------------------------------------------------------------------------
[12/13 18:57:24     57s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:24     57s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:24     57s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   7.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:24     57s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:24     57s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:24     57s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:24     57s] [ OptimizationStep       ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:24     57s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:24     57s] [ DrvComputeSummary      ]      2   0:00:00.0  (   5.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:24     57s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:24     57s] [ MISC                   ]          0:00:00.0  (  77.6 % )     0:00:00.0 /  0:00:00.0    0.9
[12/13 18:57:24     57s] ---------------------------------------------------------------------------------------------
[12/13 18:57:24     57s]  DrvOpt #2 TOTAL                    0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/13 18:57:24     57s] ---------------------------------------------------------------------------------------------
[12/13 18:57:24     57s] 
[12/13 18:57:24     57s] End: GigaOpt postEco DRV Optimization
[12/13 18:57:24     57s] GigaOpt: WNS changes after postEco optimization: 0.000 -> -0.030 (bump = 0.03)
[12/13 18:57:24     57s] GigaOpt: Skipping nonLegal postEco optimization
[12/13 18:57:24     57s] Design TNS changes after trial route: 0.000 -> -0.031
[12/13 18:57:24     57s] Begin: GigaOpt TNS non-legal recovery
[12/13 18:57:24     57s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -allEndPoints -maxLocalDensity 0.92 -numThreads 8 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -tnsBumpRecoveryInTNS -integratedAreaOpt
[12/13 18:57:24     57s] Info: 1 net with fixed/cover wires excluded.
[12/13 18:57:24     57s] Info: 1 clock net  excluded from IPO operation.
[12/13 18:57:24     57s] *** TnsOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:57.1/0:04:49.0 (0.2), mem = 3564.2M
[12/13 18:57:24     57s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2428672.16
[12/13 18:57:24     57s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/13 18:57:24     57s] 
[12/13 18:57:24     57s] Active Setup views: VIEW_SETUP 
[12/13 18:57:24     57s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3564.2M, EPOCH TIME: 1734112644.837166
[12/13 18:57:24     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:24     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:24     57s] 
[12/13 18:57:24     57s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:57:24     57s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.001, REAL:0.001, MEM:3564.2M, EPOCH TIME: 1734112644.838284
[12/13 18:57:24     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:24     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:24     57s] [oiPhyDebug] optDemand 601686150.00, spDemand 613107950.00.
[12/13 18:57:24     57s] [LDM::Info] TotalInstCnt at InitDesignMc1: 26
[12/13 18:57:24     57s] [LDM::Info] maxLocalDensity 1.00, TinyGridDensity 1000.00 
[12/13 18:57:24     57s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:00:57.1 mem=3564.2M
[12/13 18:57:24     57s] OPERPROF: Starting DPlace-Init at level 1, MEM:3564.2M, EPOCH TIME: 1734112644.838628
[12/13 18:57:24     57s] Processing tracks to init pin-track alignment.
[12/13 18:57:24     57s] z: 2, totalTracks: 1
[12/13 18:57:24     57s] z: 4, totalTracks: 1
[12/13 18:57:24     57s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 18:57:24     57s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3564.2M, EPOCH TIME: 1734112644.838948
[12/13 18:57:24     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:24     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:24     57s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[12/13 18:57:24     57s] 
[12/13 18:57:24     57s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:57:24     57s] 
[12/13 18:57:24     57s]  Skipping Bad Lib Cell Checking (CMU) !
[12/13 18:57:24     57s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.001, REAL:0.001, MEM:3564.2M, EPOCH TIME: 1734112644.839820
[12/13 18:57:24     57s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3564.2M, EPOCH TIME: 1734112644.839861
[12/13 18:57:24     57s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3564.2M, EPOCH TIME: 1734112644.840002
[12/13 18:57:24     57s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3564.2MB).
[12/13 18:57:24     57s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.002, REAL:0.001, MEM:3564.2M, EPOCH TIME: 1734112644.840089
[12/13 18:57:24     57s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/13 18:57:24     57s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 26
[12/13 18:57:24     57s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:00:57.1 mem=3564.2M
[12/13 18:57:24     57s] ### Creating RouteCongInterface, started
[12/13 18:57:24     57s] 
[12/13 18:57:24     57s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.8500} {5, 0.043, 0.8500} 
[12/13 18:57:24     57s] 
[12/13 18:57:24     57s] #optDebug: {0, 1.000}
[12/13 18:57:24     57s] ### Creating RouteCongInterface, finished
[12/13 18:57:24     57s] {MG  {4 0 28.1 0.481536} }
[12/13 18:57:24     57s] *info: 1 clock net excluded
[12/13 18:57:24     57s] *info: 1 net with fixed/cover wires excluded.
[12/13 18:57:24     57s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.2428672.1
[12/13 18:57:24     57s] PathGroup :  reg2reg  TargetSlack : 0 
[12/13 18:57:24     57s] ** GigaOpt Optimizer WNS Slack -0.031 TNS Slack -0.031 Density 68.64
[12/13 18:57:24     57s] Optimizer TNS Opt
[12/13 18:57:24     57s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.031|-0.031|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.031|-0.031|
+----------+------+------+

[12/13 18:57:24     57s] CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS - TNS 0.000ns; HEPG WNS - TNS 0.000ns; all paths WNS -0.031ns TNS -0.031ns; Real time 0:00:14.0
[12/13 18:57:24     57s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3990.9M, EPOCH TIME: 1734112644.900948
[12/13 18:57:24     57s] Found 0 hard placement blockage before merging.
[12/13 18:57:24     57s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3990.9M, EPOCH TIME: 1734112644.901027
[12/13 18:57:24     57s] Active Path Group: default 
[12/13 18:57:24     57s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
[12/13 18:57:24     57s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
[12/13 18:57:24     57s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
[12/13 18:57:24     57s] |  -0.031|   -0.031|  -0.031|   -0.031|   68.64%|   0:00:00.0| 3991.9M|VIEW_SETUP|  default| therm1/out_reg[0]/D  |
[12/13 18:57:24     57s] |   0.000|    0.012|   0.000|    0.000|   69.92%|   0:00:00.0| 4177.5M|VIEW_SETUP|       NA| NA                   |
[12/13 18:57:24     57s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
[12/13 18:57:24     57s] 
[12/13 18:57:24     57s] *** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=4177.5M) ***
[12/13 18:57:24     57s] 
[12/13 18:57:24     57s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=4177.5M) ***
[12/13 18:57:24     57s] Deleting 0 temporary hard placement blockage(s).
[12/13 18:57:24     57s] OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.012|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.012|0.000|
+----------+-----+-----+

[12/13 18:57:24     57s] CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS - TNS 0.000ns; HEPG WNS - TNS 0.000ns; all paths WNS 0.012ns TNS 0.000ns; Real time 0:00:14.0
[12/13 18:57:24     57s] Placement Snapshot: Density distribution:
[12/13 18:57:24     57s] [1.00 -  +++]: 0 (0.00%)
[12/13 18:57:24     57s] [0.95 - 1.00]: 0 (0.00%)
[12/13 18:57:24     57s] [0.90 - 0.95]: 0 (0.00%)
[12/13 18:57:24     57s] [0.85 - 0.90]: 0 (0.00%)
[12/13 18:57:24     57s] [0.80 - 0.85]: 0 (0.00%)
[12/13 18:57:24     57s] [0.75 - 0.80]: 0 (0.00%)
[12/13 18:57:24     57s] [0.70 - 0.75]: 0 (0.00%)
[12/13 18:57:24     57s] [0.65 - 0.70]: 0 (0.00%)
[12/13 18:57:24     57s] [0.60 - 0.65]: 0 (0.00%)
[12/13 18:57:24     57s] [0.55 - 0.60]: 0 (0.00%)
[12/13 18:57:24     57s] [0.50 - 0.55]: 0 (0.00%)
[12/13 18:57:24     57s] [0.45 - 0.50]: 0 (0.00%)
[12/13 18:57:24     57s] [0.40 - 0.45]: 0 (0.00%)
[12/13 18:57:24     57s] [0.35 - 0.40]: 0 (0.00%)
[12/13 18:57:24     57s] [0.30 - 0.35]: 1 (100.00%)
[12/13 18:57:24     57s] [0.25 - 0.30]: 0 (0.00%)
[12/13 18:57:24     57s] [0.20 - 0.25]: 0 (0.00%)
[12/13 18:57:24     57s] [0.15 - 0.20]: 0 (0.00%)
[12/13 18:57:24     57s] [0.10 - 0.15]: 0 (0.00%)
[12/13 18:57:24     57s] [0.05 - 0.10]: 0 (0.00%)
[12/13 18:57:24     57s] [0.00 - 0.05]: 0 (0.00%)
[12/13 18:57:24     57s] Begin: Area Reclaim Optimization
[12/13 18:57:24     57s] *** AreaOpt #2 [begin] (TnsOpt #1 / ccopt_design #1) : totSession cpu/real = 0:00:57.2/0:04:49.1 (0.2), mem = 4177.5M
[12/13 18:57:24     57s] 
[12/13 18:57:24     57s] Active Setup views: VIEW_SETUP 
[12/13 18:57:24     57s] [LDM::Info] TotalInstCnt at InitDesignMc2: 26
[12/13 18:57:24     57s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4177.5M, EPOCH TIME: 1734112644.946093
[12/13 18:57:24     57s] Found 0 hard placement blockage before merging.
[12/13 18:57:24     57s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4177.5M, EPOCH TIME: 1734112644.946193
[12/13 18:57:24     57s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 69.92
[12/13 18:57:24     57s] +---------+---------+--------+--------+------------+--------+
[12/13 18:57:24     57s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/13 18:57:24     57s] +---------+---------+--------+--------+------------+--------+
[12/13 18:57:24     57s] |   69.92%|        -|   0.000|   0.000|   0:00:00.0| 4177.5M|
[12/13 18:57:24     57s] #optDebug: <stH: 4.1400 MiSeL: 95.5070>
[12/13 18:57:24     57s] |   69.92%|        0|   0.000|   0.000|   0:00:00.0| 4184.5M|
[12/13 18:57:24     57s] |   69.92%|        0|   0.000|   0.000|   0:00:00.0| 4184.5M|
[12/13 18:57:24     57s] #optDebug: <stH: 4.1400 MiSeL: 95.5070>
[12/13 18:57:24     57s] +---------+---------+--------+--------+------------+--------+
[12/13 18:57:24     57s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 69.92
[12/13 18:57:24     57s] 
[12/13 18:57:24     57s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[12/13 18:57:24     57s] --------------------------------------------------------------
[12/13 18:57:24     57s] |                                   | Total     | Sequential |
[12/13 18:57:24     57s] --------------------------------------------------------------
[12/13 18:57:24     57s] | Num insts resized                 |       0  |       0    |
[12/13 18:57:24     57s] | Num insts undone                  |       0  |       0    |
[12/13 18:57:24     57s] | Num insts Downsized               |       0  |       0    |
[12/13 18:57:24     57s] | Num insts Samesized               |       0  |       0    |
[12/13 18:57:24     57s] | Num insts Upsized                 |       0  |       0    |
[12/13 18:57:24     57s] | Num multiple commits+uncommits    |       0  |       -    |
[12/13 18:57:24     57s] --------------------------------------------------------------
[12/13 18:57:24     57s] Bottom Preferred Layer:
[12/13 18:57:24     57s] +-------------+------------+----------+
[12/13 18:57:24     57s] |    Layer    |    CLK     |   Rule   |
[12/13 18:57:24     57s] +-------------+------------+----------+
[12/13 18:57:24     57s] | met3 (z=3)  |          1 | default  |
[12/13 18:57:24     57s] +-------------+------------+----------+
[12/13 18:57:24     57s] Via Pillar Rule:
[12/13 18:57:24     57s]     None
[12/13 18:57:24     57s] 
[12/13 18:57:24     57s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[12/13 18:57:24     57s] End: Core Area Reclaim Optimization (cpu = 0:00:00.0) (real = 0:00:00.0) **
[12/13 18:57:24     57s] Deleting 0 temporary hard placement blockage(s).
[12/13 18:57:24     57s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 26
[12/13 18:57:24     57s] *** AreaOpt #2 [finish] (TnsOpt #1 / ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.8), totSession cpu/real = 0:00:57.2/0:04:49.1 (0.2), mem = 4184.5M
[12/13 18:57:24     57s] 
[12/13 18:57:24     57s] =============================================================================================
[12/13 18:57:24     57s]  Step TAT Report : AreaOpt #2 / TnsOpt #1 / ccopt_design #1                     22.33-s094_1
[12/13 18:57:24     57s] =============================================================================================
[12/13 18:57:24     57s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/13 18:57:24     57s] ---------------------------------------------------------------------------------------------
[12/13 18:57:24     57s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:24     57s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:24     57s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:24     57s] [ OptimizationStep       ]      1   0:00:00.0  (  19.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:24     57s] [ OptSingleIteration     ]      2   0:00:00.0  (  18.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:24     57s] [ OptGetWeight           ]      5   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:24     57s] [ OptEval                ]      5   0:00:00.0  (  14.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:24     57s] [ OptCommit              ]      5   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:24     57s] [ PostCommitDelayUpdate  ]      5   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:24     57s] [ MISC                   ]          0:00:00.0  (  41.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:24     57s] ---------------------------------------------------------------------------------------------
[12/13 18:57:24     57s]  AreaOpt #2 TOTAL                   0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.8
[12/13 18:57:24     57s] ---------------------------------------------------------------------------------------------
[12/13 18:57:24     57s] 
[12/13 18:57:24     57s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=4180.50M, totSessionCpu=0:00:57).
[12/13 18:57:24     57s] Placement Snapshot: Density distribution:
[12/13 18:57:24     57s] [1.00 -  +++]: 0 (0.00%)
[12/13 18:57:24     57s] [0.95 - 1.00]: 0 (0.00%)
[12/13 18:57:24     57s] [0.90 - 0.95]: 0 (0.00%)
[12/13 18:57:24     57s] [0.85 - 0.90]: 0 (0.00%)
[12/13 18:57:24     57s] [0.80 - 0.85]: 0 (0.00%)
[12/13 18:57:24     57s] [0.75 - 0.80]: 0 (0.00%)
[12/13 18:57:24     57s] [0.70 - 0.75]: 0 (0.00%)
[12/13 18:57:24     57s] [0.65 - 0.70]: 0 (0.00%)
[12/13 18:57:24     57s] [0.60 - 0.65]: 0 (0.00%)
[12/13 18:57:24     57s] [0.55 - 0.60]: 0 (0.00%)
[12/13 18:57:24     57s] [0.50 - 0.55]: 0 (0.00%)
[12/13 18:57:24     57s] [0.45 - 0.50]: 0 (0.00%)
[12/13 18:57:24     57s] [0.40 - 0.45]: 0 (0.00%)
[12/13 18:57:24     57s] [0.35 - 0.40]: 0 (0.00%)
[12/13 18:57:24     57s] [0.30 - 0.35]: 1 (100.00%)
[12/13 18:57:24     57s] [0.25 - 0.30]: 0 (0.00%)
[12/13 18:57:24     57s] [0.20 - 0.25]: 0 (0.00%)
[12/13 18:57:24     57s] [0.15 - 0.20]: 0 (0.00%)
[12/13 18:57:24     57s] [0.10 - 0.15]: 0 (0.00%)
[12/13 18:57:24     57s] [0.05 - 0.10]: 0 (0.00%)
[12/13 18:57:24     57s] [0.00 - 0.05]: 0 (0.00%)
[12/13 18:57:24     57s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.2428672.1
[12/13 18:57:24     57s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4185.5M, EPOCH TIME: 1734112644.960123
[12/13 18:57:24     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:28).
[12/13 18:57:24     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:24     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:24     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:24     57s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:4185.5M, EPOCH TIME: 1734112644.960702
[12/13 18:57:24     57s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:4185.5M, EPOCH TIME: 1734112644.960785
[12/13 18:57:24     57s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4185.5M, EPOCH TIME: 1734112644.960842
[12/13 18:57:24     57s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:4185.5M, EPOCH TIME: 1734112644.961261
[12/13 18:57:24     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:24     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:24     57s] 
[12/13 18:57:24     57s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:57:24     57s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.001, REAL:0.001, MEM:4185.5M, EPOCH TIME: 1734112644.962314
[12/13 18:57:24     57s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:4185.5M, EPOCH TIME: 1734112644.962355
[12/13 18:57:24     57s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:4185.5M, EPOCH TIME: 1734112644.962521
[12/13 18:57:24     57s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.002, REAL:0.002, MEM:4185.5M, EPOCH TIME: 1734112644.962608
[12/13 18:57:24     57s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.002, REAL:0.002, MEM:4185.5M, EPOCH TIME: 1734112644.962634
[12/13 18:57:24     57s] TDRefine: refinePlace mode is spiral
[12/13 18:57:24     57s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2428672.10
[12/13 18:57:24     57s] OPERPROF: Starting Refine-Place at level 1, MEM:4185.5M, EPOCH TIME: 1734112644.962680
[12/13 18:57:24     57s] *** Starting refinePlace (0:00:57.2 mem=4185.5M) ***
[12/13 18:57:24     57s] Total net bbox length = 5.522e+02 (2.576e+02 2.946e+02) (ext = 1.159e+02)
[12/13 18:57:24     57s] 
[12/13 18:57:24     57s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:57:24     57s] Move report: placeLevelShifters moves 1 insts, mean move: 0.46 um, max move: 0.46 um 
[12/13 18:57:24     57s] 	Max move on inst (pretherm): (10.12, 16.57) --> (10.58, 16.57)
[12/13 18:57:24     57s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:4185.5M, EPOCH TIME: 1734112644.962918
[12/13 18:57:24     57s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:4185.5M, EPOCH TIME: 1734112644.962961
[12/13 18:57:24     57s] (I)      Default pattern map key = adc_default.
[12/13 18:57:24     57s] Set min layer with default ( 2 )
[12/13 18:57:24     57s] Set max layer with default ( 127 )
[12/13 18:57:24     57s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:57:24     57s] Min route layer (adjusted) = 2
[12/13 18:57:24     57s] Max route layer (adjusted) = 5
[12/13 18:57:24     57s] (I)      Default pattern map key = adc_default.
[12/13 18:57:24     57s] Set min layer with default ( 2 )
[12/13 18:57:24     57s] Set max layer with default ( 127 )
[12/13 18:57:24     57s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:57:24     57s] Min route layer (adjusted) = 2
[12/13 18:57:24     57s] Max route layer (adjusted) = 5
[12/13 18:57:24     57s] 
[12/13 18:57:24     57s] Starting Small incrNP...
[12/13 18:57:24     57s] User Input Parameters:
[12/13 18:57:24     57s] - Congestion Driven    : Off
[12/13 18:57:24     57s] - Timing Driven        : Off
[12/13 18:57:24     57s] - Area-Violation Based : Off
[12/13 18:57:24     57s] - Start Rollback Level : -5
[12/13 18:57:24     57s] - Legalized            : On
[12/13 18:57:24     57s] - Window Based         : Off
[12/13 18:57:24     57s] - eDen incr mode       : Off
[12/13 18:57:24     57s] - Small incr mode      : On
[12/13 18:57:24     57s] 
[12/13 18:57:24     57s] OPERPROF:   Starting Report-Density-Map (exclude fixed instaces) at level 2, MEM:4185.5M, EPOCH TIME: 1734112644.965857
[12/13 18:57:24     57s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:4185.5M, EPOCH TIME: 1734112644.965923
[12/13 18:57:24     57s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.000, MEM:4185.5M, EPOCH TIME: 1734112644.966101
[12/13 18:57:24     57s] default core: bins with density > 0.750 =  0.00 % ( 0 / 1 )
[12/13 18:57:24     57s] Density distribution unevenness ratio = 0.623%
[12/13 18:57:24     57s] Density distribution unevenness ratio (U70) = 0.515%
[12/13 18:57:24     57s] Density distribution unevenness ratio (U80) = 0.000%
[12/13 18:57:24     57s] Density distribution unevenness ratio (U90) = 0.000%
[12/13 18:57:24     57s] OPERPROF:   Finished Report-Density-Map (exclude fixed instaces) at level 2, CPU:0.000, REAL:0.000, MEM:4185.5M, EPOCH TIME: 1734112644.966170
[12/13 18:57:24     57s] cost 0.703625, thresh 1.000000
[12/13 18:57:24     57s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=4185.5M)
[12/13 18:57:24     57s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[12/13 18:57:24     57s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:4185.5M, EPOCH TIME: 1734112644.966286
[12/13 18:57:24     57s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:4185.5M, EPOCH TIME: 1734112644.966327
[12/13 18:57:24     57s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:4185.5M, EPOCH TIME: 1734112644.966356
[12/13 18:57:24     57s] Starting refinePlace ...
[12/13 18:57:24     57s] (I)      Default pattern map key = adc_default.
[12/13 18:57:24     57s] Set min layer with default ( 2 )
[12/13 18:57:24     57s] Set max layer with default ( 127 )
[12/13 18:57:24     57s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:57:24     57s] Min route layer (adjusted) = 2
[12/13 18:57:24     57s] Max route layer (adjusted) = 5
[12/13 18:57:24     57s] One DDP V2 for no tweak run.
[12/13 18:57:24     57s] (I)      Default pattern map key = adc_default.
[12/13 18:57:24     57s] Set min layer with default ( 2 )
[12/13 18:57:24     57s] Set max layer with default ( 127 )
[12/13 18:57:24     57s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:57:24     57s] Min route layer (adjusted) = 2
[12/13 18:57:24     57s] Max route layer (adjusted) = 5
[12/13 18:57:24     57s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:4313.5M, EPOCH TIME: 1734112644.971110
[12/13 18:57:24     57s] DDP initSite1 nrRow 7 nrJob 7
[12/13 18:57:24     57s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:4313.5M, EPOCH TIME: 1734112644.971165
[12/13 18:57:24     57s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:4313.5M, EPOCH TIME: 1734112644.971272
[12/13 18:57:24     57s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:4313.5M, EPOCH TIME: 1734112644.971308
[12/13 18:57:24     57s] DDP markSite nrRow 7 nrJob 7
[12/13 18:57:24     57s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:4313.5M, EPOCH TIME: 1734112644.971459
[12/13 18:57:24     57s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:4313.5M, EPOCH TIME: 1734112644.971498
[12/13 18:57:24     57s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/13 18:57:24     57s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:4313.5M, EPOCH TIME: 1734112644.971685
[12/13 18:57:24     57s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:4313.5M, EPOCH TIME: 1734112644.971712
[12/13 18:57:24     57s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/13 18:57:24     57s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:4313.5M, EPOCH TIME: 1734112644.971778
[12/13 18:57:24     57s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:4313.5M, EPOCH TIME: 1734112644.971808
[12/13 18:57:24     57s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:4313.5M, EPOCH TIME: 1734112644.971935
[12/13 18:57:24     57s] ** Cut row section cpu time 0:00:00.0.
[12/13 18:57:24     57s]  ** Cut row section real time 0:00:00.0.
[12/13 18:57:24     57s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:4313.5M, EPOCH TIME: 1734112644.971983
[12/13 18:57:24     57s]   Spread Effort: high, pre-route mode, useDDP on.
[12/13 18:57:24     57s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=4153.5MB) @(0:00:57.3 - 0:00:57.3).
[12/13 18:57:24     57s] Move report: preRPlace moves 3 insts, mean move: 1.07 um, max move: 1.38 um 
[12/13 18:57:24     57s] 	Max move on inst (therm1/out_reg[1]): (20.70, 28.98) --> (22.08, 28.98)
[12/13 18:57:24     57s] 	Length: 20 sites, height: 1 rows, site name: CoreSite, cell type: DFFRX1
[12/13 18:57:24     57s] wireLenOptFixPriorityInst 4 inst fixed
[12/13 18:57:24     57s] 
[12/13 18:57:24     57s] Running Spiral MT with 8 threads  fetchWidth=8 
[12/13 18:57:24     57s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/13 18:57:24     57s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[12/13 18:57:24     57s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/13 18:57:24     57s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=4153.5MB) @(0:00:57.3 - 0:00:57.3).
[12/13 18:57:24     57s] Move report: Detail placement moves 2 insts, mean move: 1.38 um, max move: 1.38 um 
[12/13 18:57:24     57s] 	Max move on inst (therm1/out_reg[1]): (20.70, 28.98) --> (22.08, 28.98)
[12/13 18:57:24     57s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 4153.5MB
[12/13 18:57:24     57s] Statistics of distance of Instance movement in refine placement:
[12/13 18:57:24     57s]   maximum (X+Y) =         1.38 um
[12/13 18:57:24     57s]   inst (therm1/out_reg[1]) with max move: (20.7, 28.98) -> (22.08, 28.98)
[12/13 18:57:24     57s]   mean    (X+Y) =         1.38 um
[12/13 18:57:24     57s] Summary Report:
[12/13 18:57:24     57s] Instances move: 2 (out of 26 movable)
[12/13 18:57:24     57s] Instances flipped: 0
[12/13 18:57:24     57s] Mean displacement: 1.38 um
[12/13 18:57:24     57s] Max displacement: 1.38 um (Instance: therm1/out_reg[1]) (20.7, 28.98) -> (22.08, 28.98)
[12/13 18:57:24     57s] 	Length: 20 sites, height: 1 rows, site name: CoreSite, cell type: DFFRX1
[12/13 18:57:24     57s] 	Violation at original loc: Overlapping with other instance
[12/13 18:57:24     57s] Total instances moved : 2
[12/13 18:57:24     57s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.016, REAL:0.015, MEM:4153.5M, EPOCH TIME: 1734112644.981260
[12/13 18:57:24     57s] Total net bbox length = 5.494e+02 (2.548e+02 2.946e+02) (ext = 1.150e+02)
[12/13 18:57:24     57s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 4153.5MB
[12/13 18:57:24     57s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=4153.5MB) @(0:00:57.2 - 0:00:57.3).
[12/13 18:57:24     57s] *** Finished refinePlace (0:00:57.3 mem=4153.5M) ***
[12/13 18:57:24     57s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2428672.10
[12/13 18:57:24     57s] OPERPROF: Finished Refine-Place at level 1, CPU:0.020, REAL:0.019, MEM:4153.5M, EPOCH TIME: 1734112644.981522
[12/13 18:57:24     57s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4153.5M, EPOCH TIME: 1734112644.981719
[12/13 18:57:24     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:28).
[12/13 18:57:24     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:24     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:24     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:24     57s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.000, REAL:0.000, MEM:4153.5M, EPOCH TIME: 1734112644.982140
[12/13 18:57:24     57s] *** maximum move = 1.38 um ***
[12/13 18:57:24     57s] *** Finished re-routing un-routed nets (4153.5M) ***
[12/13 18:57:24     57s] OPERPROF: Starting DPlace-Init at level 1, MEM:4153.5M, EPOCH TIME: 1734112644.983627
[12/13 18:57:24     57s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4153.5M, EPOCH TIME: 1734112644.984009
[12/13 18:57:24     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:24     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:24     57s] 
[12/13 18:57:24     57s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:57:24     57s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.001, REAL:0.001, MEM:4153.5M, EPOCH TIME: 1734112644.984965
[12/13 18:57:24     57s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4153.5M, EPOCH TIME: 1734112644.985008
[12/13 18:57:24     57s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4153.5M, EPOCH TIME: 1734112644.985142
[12/13 18:57:24     57s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.002, REAL:0.002, MEM:4153.5M, EPOCH TIME: 1734112644.985231
[12/13 18:57:24     57s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/13 18:57:24     57s] 
[12/13 18:57:24     57s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=4185.5M) ***
[12/13 18:57:24     57s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.2428672.1
[12/13 18:57:24     57s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 69.92
[12/13 18:57:24     57s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.012|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.012|0.000|
+----------+-----+-----+

[12/13 18:57:24     57s] Bottom Preferred Layer:
[12/13 18:57:24     57s] +-------------+------------+----------+
[12/13 18:57:24     57s] |    Layer    |    CLK     |   Rule   |
[12/13 18:57:24     57s] +-------------+------------+----------+
[12/13 18:57:24     57s] | met3 (z=3)  |          1 | default  |
[12/13 18:57:24     57s] +-------------+------------+----------+
[12/13 18:57:24     57s] Via Pillar Rule:
[12/13 18:57:24     57s]     None
[12/13 18:57:24     57s] 
[12/13 18:57:24     57s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=4185.5M) ***
[12/13 18:57:24     57s] 
[12/13 18:57:24     57s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.2428672.1
[12/13 18:57:24     57s] Total-nets :: 43, Stn-nets :: 0, ratio :: 0 %, Total-len 619.525, Stn-len 0
[12/13 18:57:25     57s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 26
[12/13 18:57:25     57s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4057.5M, EPOCH TIME: 1734112645.000304
[12/13 18:57:25     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:25     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:25     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:25     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:25     57s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:3647.5M, EPOCH TIME: 1734112645.003856
[12/13 18:57:25     57s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2428672.16
[12/13 18:57:25     57s] *** TnsOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.3), totSession cpu/real = 0:00:57.3/0:04:49.1 (0.2), mem = 3647.5M
[12/13 18:57:25     57s] 
[12/13 18:57:25     57s] =============================================================================================
[12/13 18:57:25     57s]  Step TAT Report : TnsOpt #1 / ccopt_design #1                                  22.33-s094_1
[12/13 18:57:25     57s] =============================================================================================
[12/13 18:57:25     57s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/13 18:57:25     57s] ---------------------------------------------------------------------------------------------
[12/13 18:57:25     57s] [ AreaOpt                ]      1   0:00:00.0  (   6.9 % )     0:00:00.0 /  0:00:00.0    0.8
[12/13 18:57:25     57s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:25     57s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:25     57s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:25     57s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:25     57s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:25     57s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:25     57s] [ TransformInit          ]      1   0:00:00.0  (  28.1 % )     0:00:00.0 /  0:00:00.0    1.0
[12/13 18:57:25     57s] [ OptimizationStep       ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    1.6
[12/13 18:57:25     57s] [ OptSingleIteration     ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.9
[12/13 18:57:25     57s] [ OptGetWeight           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:25     57s] [ OptEval                ]      1   0:00:00.0  (   3.9 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:25     57s] [ OptCommit              ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:25     57s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[12/13 18:57:25     57s] [ IncrDelayCalc          ]      4   0:00:00.0  (   6.0 % )     0:00:00.0 /  0:00:00.0    0.9
[12/13 18:57:25     57s] [ SetupOptGetWorkingSet  ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:25     57s] [ SetupOptGetActiveNode  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:25     57s] [ SetupOptSlackGraph     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:25     57s] [ RefinePlace            ]      1   0:00:00.0  (  18.7 % )     0:00:00.0 /  0:00:00.0    1.2
[12/13 18:57:25     57s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:25     57s] [ TimingUpdate           ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:25     57s] [ IncrTimingUpdate       ]      5   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:25     57s] [ MISC                   ]          0:00:00.0  (  22.6 % )     0:00:00.0 /  0:00:00.1    2.0
[12/13 18:57:25     57s] ---------------------------------------------------------------------------------------------
[12/13 18:57:25     57s]  TnsOpt #1 TOTAL                    0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.3
[12/13 18:57:25     57s] ---------------------------------------------------------------------------------------------
[12/13 18:57:25     57s] 
[12/13 18:57:25     57s] End: GigaOpt TNS non-legal recovery
[12/13 18:57:25     57s] **INFO: Flow update: Design timing is met.
[12/13 18:57:25     57s] #optDebug: fT-D <X 1 0 0 0>
[12/13 18:57:25     57s] Register exp ratio and priority group on 0 nets on 47 nets : 
[12/13 18:57:25     57s] 
[12/13 18:57:25     57s] Active setup views:
[12/13 18:57:25     57s]  VIEW_SETUP
[12/13 18:57:25     57s]   Dominating endpoints: 0
[12/13 18:57:25     57s]   Dominating TNS: -0.000
[12/13 18:57:25     57s] 
[12/13 18:57:25     57s] Extraction called for design 'adc' of instances=26 and nets=49 using extraction engine 'preRoute' .
[12/13 18:57:25     57s] PreRoute RC Extraction called for design adc.
[12/13 18:57:25     57s] RC Extraction called in multi-corner(1) mode.
[12/13 18:57:25     57s] RCMode: PreRoute
[12/13 18:57:25     57s]       RC Corner Indexes            0   
[12/13 18:57:25     57s] Capacitance Scaling Factor   : 1.00000 
[12/13 18:57:25     57s] Resistance Scaling Factor    : 1.00000 
[12/13 18:57:25     57s] Clock Cap. Scaling Factor    : 1.00000 
[12/13 18:57:25     57s] Clock Res. Scaling Factor    : 1.00000 
[12/13 18:57:25     57s] Shrink Factor                : 1.00000
[12/13 18:57:25     57s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/13 18:57:25     57s] Using Quantus QRC technology file ...
[12/13 18:57:25     57s] eee: Design is marked Stenier-routed. RC Grid update will be skipped.
[12/13 18:57:25     57s] eee: Trim Metal Layers: { }
[12/13 18:57:25     57s] eee: LayerId=1 widthSet size=1
[12/13 18:57:25     57s] eee: LayerId=2 widthSet size=1
[12/13 18:57:25     57s] eee: LayerId=3 widthSet size=1
[12/13 18:57:25     57s] eee: LayerId=4 widthSet size=1
[12/13 18:57:25     57s] eee: LayerId=5 widthSet size=1
[12/13 18:57:25     57s] eee: Total RC Grid memory=540
[12/13 18:57:25     57s] Skipped RC grid update for preRoute extraction.
[12/13 18:57:25     57s] eee: Metal Layers Info:
[12/13 18:57:25     57s] eee: L: met1 met2 met3 met4 met5
[12/13 18:57:25     57s] eee: W: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/13 18:57:25     57s] eee: S: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/13 18:57:25     57s] eee: pegSigSF=1.070000
[12/13 18:57:25     57s] Initializing multi-corner resistance tables ...
[12/13 18:57:25     57s] eee: l=1 avDens=0.044681 usedTrk=8.042512 availTrk=180.000000 sigTrk=8.042512
[12/13 18:57:25     57s] eee: l=2 avDens=0.014553 usedTrk=3.929227 availTrk=270.000000 sigTrk=3.929227
[12/13 18:57:25     57s] eee: l=3 avDens=0.026703 usedTrk=5.436836 availTrk=203.606557 sigTrk=5.436836
[12/13 18:57:25     57s] eee: l=4 avDens=0.031911 usedTrk=8.592512 availTrk=269.268293 sigTrk=8.592512
[12/13 18:57:25     57s] eee: l=5 avDens=0.126961 usedTrk=5.744444 availTrk=45.245902 sigTrk=5.744444
[12/13 18:57:25     57s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/13 18:57:25     57s] eee: LAM-FP: thresh=1 ; dimX=103.000000 ; dimY=99.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[12/13 18:57:25     57s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.395264 uaWl=0.000000 uaWlH=0.342300 aWlH=0.000000 lMod=0 pMax=0.891800 pMod=79 pModAss=50 wcR=0.332500 newSi=0.001600 wHLS=1.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[12/13 18:57:25     57s] eee: NetCapCache creation started. (Current Mem: 3595.684M) 
[12/13 18:57:25     57s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3603.684M) 
[12/13 18:57:25     57s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3603.684M)
[12/13 18:57:25     57s] Starting delay calculation for Setup views
[12/13 18:57:25     57s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/13 18:57:25     57s] #################################################################################
[12/13 18:57:25     57s] # Design Stage: PreRoute
[12/13 18:57:25     57s] # Design Name: adc
[12/13 18:57:25     57s] # Design Mode: 130nm
[12/13 18:57:25     57s] # Analysis Mode: MMMC Non-OCV 
[12/13 18:57:25     57s] # Parasitics Mode: No SPEF/RCDB 
[12/13 18:57:25     57s] # Signoff Settings: SI Off 
[12/13 18:57:25     57s] #################################################################################
[12/13 18:57:25     57s] Topological Sorting (REAL = 0:00:00.0, MEM = 3601.8M, InitMEM = 3601.8M)
[12/13 18:57:25     57s] Calculate delays in BcWc mode...
[12/13 18:57:25     57s] Start delay calculation (fullDC) (8 T). (MEM=3606.79)
[12/13 18:57:25     57s] End AAE Lib Interpolated Model. (MEM=3618.31 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 18:57:25     57s] Total number of fetched objects 47
[12/13 18:57:25     57s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 18:57:25     57s] End delay calculation. (MEM=4066.95 CPU=0:00:00.0 REAL=0:00:00.0)
[12/13 18:57:25     57s] End delay calculation (fullDC). (MEM=4066.95 CPU=0:00:00.0 REAL=0:00:00.0)
[12/13 18:57:25     57s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4066.9M) ***
[12/13 18:57:25     57s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:57.6 mem=4066.9M)
[12/13 18:57:25     57s] OPTC: user 20.0
[12/13 18:57:25     57s] Running pre-eGR process
[12/13 18:57:25     57s] (I)      Initializing eGR engine (regular)
[12/13 18:57:25     57s] Set min layer with default ( 2 )
[12/13 18:57:25     57s] Set max layer with default ( 127 )
[12/13 18:57:25     57s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:57:25     57s] Min route layer (adjusted) = 2
[12/13 18:57:25     57s] Max route layer (adjusted) = 5
[12/13 18:57:25     57s] (I)      Initializing eGR engine (regular)
[12/13 18:57:25     57s] Set min layer with default ( 2 )
[12/13 18:57:25     57s] Set max layer with default ( 127 )
[12/13 18:57:25     57s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:57:25     57s] Min route layer (adjusted) = 2
[12/13 18:57:25     57s] Max route layer (adjusted) = 5
[12/13 18:57:25     57s] (I)      Started Early Global Route kernel ( Curr Mem: 3.43 MB )
[12/13 18:57:25     57s] (I)      Running eGR Regular flow
[12/13 18:57:25     57s] (I)      # wire layers (front) : 6
[12/13 18:57:25     57s] (I)      # wire layers (back)  : 0
[12/13 18:57:25     57s] (I)      min wire layer : 1
[12/13 18:57:25     57s] (I)      max wire layer : 5
[12/13 18:57:25     57s] (I)      # cut layers (front) : 5
[12/13 18:57:25     57s] (I)      # cut layers (back)  : 0
[12/13 18:57:25     57s] (I)      min cut layer : 1
[12/13 18:57:25     57s] (I)      max cut layer : 4
[12/13 18:57:25     57s] (I)      ================================ Layers ================================
[12/13 18:57:25     57s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/13 18:57:25     57s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[12/13 18:57:25     57s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/13 18:57:25     57s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[12/13 18:57:25     57s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[12/13 18:57:25     57s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[12/13 18:57:25     57s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[12/13 18:57:25     57s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[12/13 18:57:25     57s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[12/13 18:57:25     57s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[12/13 18:57:25     57s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[12/13 18:57:25     57s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[12/13 18:57:25     57s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[12/13 18:57:25     57s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[12/13 18:57:25     57s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/13 18:57:25     57s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[12/13 18:57:25     57s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[12/13 18:57:25     57s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/13 18:57:25     57s] (I)      Started Import and model ( Curr Mem: 3.43 MB )
[12/13 18:57:25     57s] (I)      Default pattern map key = adc_default.
[12/13 18:57:25     57s] (I)      == Non-default Options ==
[12/13 18:57:25     57s] (I)      Build term to term wires                           : false
[12/13 18:57:25     57s] (I)      Maximum routing layer                              : 5
[12/13 18:57:25     57s] (I)      Top routing layer                                  : 5
[12/13 18:57:25     57s] (I)      Number of threads                                  : 8
[12/13 18:57:25     57s] (I)      Route tie net to shape                             : auto
[12/13 18:57:25     57s] (I)      Method to set GCell size                           : row
[12/13 18:57:25     57s] (I)      Tie hi/lo max distance                             : 41.400000
[12/13 18:57:25     57s] (I)      Counted 88 PG shapes. eGR will not process PG shapes layer by layer.
[12/13 18:57:25     57s] (I)      ============== Pin Summary ==============
[12/13 18:57:25     57s] (I)      +-------+--------+---------+------------+
[12/13 18:57:25     57s] (I)      | Layer | # pins | % total |      Group |
[12/13 18:57:25     57s] (I)      +-------+--------+---------+------------+
[12/13 18:57:25     57s] (I)      |     1 |     85 |   85.00 |        Pin |
[12/13 18:57:25     57s] (I)      |     2 |     15 |   15.00 |        Pin |
[12/13 18:57:25     57s] (I)      |     3 |      0 |    0.00 | Pin access |
[12/13 18:57:25     57s] (I)      |     4 |      0 |    0.00 | Pin access |
[12/13 18:57:25     57s] (I)      |     5 |      0 |    0.00 |      Other |
[12/13 18:57:25     57s] (I)      +-------+--------+---------+------------+
[12/13 18:57:25     57s] (I)      Use row-based GCell size
[12/13 18:57:25     57s] (I)      Use row-based GCell align
[12/13 18:57:25     57s] (I)      layer 0 area = 83000
[12/13 18:57:25     57s] (I)      layer 1 area = 67600
[12/13 18:57:25     57s] (I)      layer 2 area = 240000
[12/13 18:57:25     57s] (I)      layer 3 area = 240000
[12/13 18:57:25     57s] (I)      layer 4 area = 4000000
[12/13 18:57:25     57s] (I)      GCell unit size   : 4140
[12/13 18:57:25     57s] (I)      GCell multiplier  : 1
[12/13 18:57:25     57s] (I)      GCell row height  : 4140
[12/13 18:57:25     57s] (I)      Actual row height : 4140
[12/13 18:57:25     57s] (I)      GCell align ref   : 8280 8280
[12/13 18:57:25     57s] [NR-eGR] Track table information for default rule: 
[12/13 18:57:25     57s] [NR-eGR] met1 has single uniform track structure
[12/13 18:57:25     57s] [NR-eGR] met2 has single uniform track structure
[12/13 18:57:25     57s] [NR-eGR] met3 has single uniform track structure
[12/13 18:57:25     57s] [NR-eGR] met4 has single uniform track structure
[12/13 18:57:25     57s] [NR-eGR] met5 has single uniform track structure
[12/13 18:57:25     57s] (I)      ============== Default via ===============
[12/13 18:57:25     57s] (I)      +---+------------------+-----------------+
[12/13 18:57:25     57s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[12/13 18:57:25     57s] (I)      +---+------------------+-----------------+
[12/13 18:57:25     57s] (I)      | 1 |    2  M1M2_PR_R  |    1  M1M2_PR   |
[12/13 18:57:25     57s] (I)      | 2 |    7  M2M3_PR_R  |    6  M2M3_PR   |
[12/13 18:57:25     57s] (I)      | 3 |   11  M3M4_PR    |   11  M3M4_PR   |
[12/13 18:57:25     57s] (I)      | 4 |   16  M4M5_PR    |   16  M4M5_PR   |
[12/13 18:57:25     57s] (I)      +---+------------------+-----------------+
[12/13 18:57:25     57s] [NR-eGR] Read 104 PG shapes
[12/13 18:57:25     57s] [NR-eGR] Read 0 clock shapes
[12/13 18:57:25     57s] [NR-eGR] Read 0 other shapes
[12/13 18:57:25     57s] [NR-eGR] #Routing Blockages  : 0
[12/13 18:57:25     57s] [NR-eGR] #Instance Blockages : 68
[12/13 18:57:25     57s] [NR-eGR] #PG Blockages       : 104
[12/13 18:57:25     57s] [NR-eGR] #Halo Blockages     : 0
[12/13 18:57:25     57s] [NR-eGR] #Boundary Blockages : 0
[12/13 18:57:25     57s] [NR-eGR] #Clock Blockages    : 0
[12/13 18:57:25     57s] [NR-eGR] #Other Blockages    : 0
[12/13 18:57:25     57s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/13 18:57:25     57s] (I)      Custom ignore net properties:
[12/13 18:57:25     57s] (I)      1 : NotLegal
[12/13 18:57:25     57s] (I)      Default ignore net properties:
[12/13 18:57:25     57s] (I)      1 : Special
[12/13 18:57:25     57s] (I)      2 : Analog
[12/13 18:57:25     57s] (I)      3 : Fixed
[12/13 18:57:25     57s] (I)      4 : Skipped
[12/13 18:57:25     57s] (I)      5 : MixedSignal
[12/13 18:57:25     57s] (I)      Prerouted net properties:
[12/13 18:57:25     57s] (I)      1 : NotLegal
[12/13 18:57:25     57s] (I)      2 : Special
[12/13 18:57:25     57s] (I)      3 : Analog
[12/13 18:57:25     57s] (I)      4 : Fixed
[12/13 18:57:25     57s] (I)      5 : Skipped
[12/13 18:57:25     57s] (I)      6 : MixedSignal
[12/13 18:57:25     57s] [NR-eGR] Early global route reroute all routable nets
[12/13 18:57:25     57s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 19
[12/13 18:57:25     57s] [NR-eGR] Read 43 nets ( ignored 1 )
[12/13 18:57:25     57s] (I)        Front-side 43 ( ignored 1 )
[12/13 18:57:25     57s] (I)        Back-side  0 ( ignored 0 )
[12/13 18:57:25     57s] (I)        Both-side  0 ( ignored 0 )
[12/13 18:57:25     57s] (I)      early_global_route_priority property id does not exist.
[12/13 18:57:25     57s] (I)      Read Num Blocks=172  Num Prerouted Wires=19  Num CS=0
[12/13 18:57:25     57s] (I)      Layer 1 (V) : #blockages 90 : #preroutes 10
[12/13 18:57:25     57s] (I)      Layer 2 (H) : #blockages 39 : #preroutes 8
[12/13 18:57:25     57s] (I)      Layer 3 (V) : #blockages 31 : #preroutes 1
[12/13 18:57:25     57s] (I)      Layer 4 (H) : #blockages 12 : #preroutes 0
[12/13 18:57:25     57s] (I)      Number of ignored nets                =      1
[12/13 18:57:25     57s] (I)      Number of connected nets              =      0
[12/13 18:57:25     57s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[12/13 18:57:25     57s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/13 18:57:25     57s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/13 18:57:25     57s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/13 18:57:25     57s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/13 18:57:25     57s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/13 18:57:25     57s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/13 18:57:25     57s] (I)      Ndr track 0 does not exist
[12/13 18:57:25     57s] (I)      ---------------------Grid Graph Info--------------------
[12/13 18:57:25     57s] (I)      Routing area        : (0, 0) - (47380, 45540)
[12/13 18:57:25     57s] (I)      Core area           : (8280, 8280) - (39100, 37260)
[12/13 18:57:25     57s] (I)      Site width          :   460  (dbu)
[12/13 18:57:25     57s] (I)      Row height          :  4140  (dbu)
[12/13 18:57:25     57s] (I)      GCell row height    :  4140  (dbu)
[12/13 18:57:25     57s] (I)      GCell width         :  4140  (dbu)
[12/13 18:57:25     57s] (I)      GCell height        :  4140  (dbu)
[12/13 18:57:25     57s] (I)      Grid                :    12    11     5
[12/13 18:57:25     57s] (I)      Layer numbers       :     1     2     3     4     5
[12/13 18:57:25     57s] (I)      Vertical capacity   :     0  4140     0  4140     0
[12/13 18:57:25     57s] (I)      Horizontal capacity :     0     0  4140     0  4140
[12/13 18:57:25     57s] (I)      Default wire width  :   140   140   300   300  1600
[12/13 18:57:25     57s] (I)      Default wire space  :   140   140   300   300  1600
[12/13 18:57:25     57s] (I)      Default wire pitch  :   280   280   600   600  3200
[12/13 18:57:25     57s] (I)      Default pitch size  :   280   460   610   615  3660
[12/13 18:57:25     57s] (I)      First track coord   :   460   460   350   900  4620
[12/13 18:57:25     57s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[12/13 18:57:25     57s] (I)      Total num of tracks :    98   102    74    76    11
[12/13 18:57:25     57s] (I)      Num of masks        :     1     1     1     1     1
[12/13 18:57:25     57s] (I)      Num of trim masks   :     0     0     0     0     0
[12/13 18:57:25     57s] (I)      --------------------------------------------------------
[12/13 18:57:25     57s] 
[12/13 18:57:25     57s] [NR-eGR] ============ Routing rule table ============
[12/13 18:57:25     57s] [NR-eGR] Rule id: 0  Nets: 42
[12/13 18:57:25     57s] [NR-eGR] ========================================
[12/13 18:57:25     57s] [NR-eGR] 
[12/13 18:57:25     57s] (I)      ======== NDR :  =========
[12/13 18:57:25     57s] (I)      +--------------+--------+
[12/13 18:57:25     57s] (I)      |           ID |      0 |
[12/13 18:57:25     57s] (I)      |         Name |        |
[12/13 18:57:25     57s] (I)      |      Default |    yes |
[12/13 18:57:25     57s] (I)      |  Clk Special |     no |
[12/13 18:57:25     57s] (I)      | Hard spacing |     no |
[12/13 18:57:25     57s] (I)      |    NDR track | (none) |
[12/13 18:57:25     57s] (I)      |      NDR via | (none) |
[12/13 18:57:25     57s] (I)      |  Extra space |      0 |
[12/13 18:57:25     57s] (I)      |      Shields |      0 |
[12/13 18:57:25     57s] (I)      |   Demand (H) |      1 |
[12/13 18:57:25     57s] (I)      |   Demand (V) |      1 |
[12/13 18:57:25     57s] (I)      |        #Nets |     42 |
[12/13 18:57:25     57s] (I)      +--------------+--------+
[12/13 18:57:25     57s] (I)      +-------------------------------------------------------------------------------------+
[12/13 18:57:25     57s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/13 18:57:25     57s] (I)      +-------------------------------------------------------------------------------------+
[12/13 18:57:25     57s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[12/13 18:57:25     57s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[12/13 18:57:25     57s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[12/13 18:57:25     57s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[12/13 18:57:25     57s] (I)      +-------------------------------------------------------------------------------------+
[12/13 18:57:25     57s] (I)      ======== NDR :  =========
[12/13 18:57:25     57s] (I)      +--------------+--------+
[12/13 18:57:25     57s] (I)      |           ID |      1 |
[12/13 18:57:25     57s] (I)      |         Name |        |
[12/13 18:57:25     57s] (I)      |      Default |     no |
[12/13 18:57:25     57s] (I)      |  Clk Special |     no |
[12/13 18:57:25     57s] (I)      | Hard spacing |     no |
[12/13 18:57:25     57s] (I)      |    NDR track | (none) |
[12/13 18:57:25     57s] (I)      |      NDR via | (none) |
[12/13 18:57:25     57s] (I)      |  Extra space |      1 |
[12/13 18:57:25     57s] (I)      |      Shields |      0 |
[12/13 18:57:25     57s] (I)      |   Demand (H) |      2 |
[12/13 18:57:25     57s] (I)      |   Demand (V) |      2 |
[12/13 18:57:25     57s] (I)      |        #Nets |      0 |
[12/13 18:57:25     57s] (I)      +--------------+--------+
[12/13 18:57:25     57s] (I)      +-------------------------------------------------------------------------------------+
[12/13 18:57:25     57s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/13 18:57:25     57s] (I)      +-------------------------------------------------------------------------------------+
[12/13 18:57:25     57s] (I)      |  met2    140      140    920      460      2      1      1    200    100        yes |
[12/13 18:57:25     57s] (I)      |  met3    300      300   1200      600      2      1      1    200    100        yes |
[12/13 18:57:25     57s] (I)      |  met4    300      300   1200      600      2      1      1    200    100        yes |
[12/13 18:57:25     57s] (I)      |  met5   1600     1600   6400     3200      2      1      1    200    100        yes |
[12/13 18:57:25     57s] (I)      +-------------------------------------------------------------------------------------+
[12/13 18:57:25     57s] (I)      =============== Blocked Tracks ===============
[12/13 18:57:25     57s] (I)      +-------+---------+----------+---------------+
[12/13 18:57:25     57s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/13 18:57:25     57s] (I)      +-------+---------+----------+---------------+
[12/13 18:57:25     57s] (I)      |     1 |       0 |        0 |         0.00% |
[12/13 18:57:25     57s] (I)      |     2 |    1122 |      283 |        25.22% |
[12/13 18:57:25     57s] (I)      |     3 |     888 |       89 |        10.02% |
[12/13 18:57:25     57s] (I)      |     4 |     836 |      168 |        20.10% |
[12/13 18:57:25     57s] (I)      |     5 |     132 |       46 |        34.85% |
[12/13 18:57:25     57s] (I)      +-------+---------+----------+---------------+
[12/13 18:57:25     57s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 3.46 MB )
[12/13 18:57:25     57s] (I)      Reset routing kernel
[12/13 18:57:25     57s] (I)      Started Global Routing ( Curr Mem: 3.46 MB )
[12/13 18:57:25     57s] (I)      totalPins=98  totalGlobalPin=89 (90.82%)
[12/13 18:57:25     57s] (I)      ================= Net Group Info =================
[12/13 18:57:25     57s] (I)      +----+----------------+--------------+-----------+
[12/13 18:57:25     57s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[12/13 18:57:25     57s] (I)      +----+----------------+--------------+-----------+
[12/13 18:57:25     57s] (I)      |  1 |             42 |      met2(2) |   met5(5) |
[12/13 18:57:25     57s] (I)      +----+----------------+--------------+-----------+
[12/13 18:57:25     57s] (I)      total 2D Cap : 2513 = (892 H, 1621 V)
[12/13 18:57:25     57s] (I)      total 2D Demand : 51 = (8 H, 43 V)
[12/13 18:57:25     57s] [NR-eGR] Layer group 1: route 42 net(s) in layer range [2, 5]
[12/13 18:57:25     57s] (I)      
[12/13 18:57:25     57s] (I)      ============  Phase 1a Route ============
[12/13 18:57:25     57s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/13 18:57:25     57s] (I)      Usage: 124 = (62 H, 62 V) = (6.95% H, 3.82% V) = (2.567e+02um H, 2.567e+02um V)
[12/13 18:57:25     57s] (I)      
[12/13 18:57:25     57s] (I)      ============  Phase 1b Route ============
[12/13 18:57:25     57s] (I)      Usage: 124 = (62 H, 62 V) = (6.95% H, 3.82% V) = (2.567e+02um H, 2.567e+02um V)
[12/13 18:57:25     57s] (I)      Overflow of layer group 1: 5.76% H + 0.00% V. EstWL: 5.133600e+02um
[12/13 18:57:25     57s] (I)      Congestion metric : 14.45%H 0.00%V, 14.45%HV
[12/13 18:57:25     57s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/13 18:57:25     57s] (I)      
[12/13 18:57:25     57s] (I)      ============  Phase 1c Route ============
[12/13 18:57:25     57s] (I)      Level2 Grid: 3 x 3
[12/13 18:57:25     57s] (I)      Usage: 124 = (62 H, 62 V) = (6.95% H, 3.82% V) = (2.567e+02um H, 2.567e+02um V)
[12/13 18:57:25     57s] (I)      
[12/13 18:57:25     57s] (I)      ============  Phase 1d Route ============
[12/13 18:57:25     57s] (I)      Usage: 124 = (62 H, 62 V) = (6.95% H, 3.82% V) = (2.567e+02um H, 2.567e+02um V)
[12/13 18:57:25     57s] (I)      
[12/13 18:57:25     57s] (I)      ============  Phase 1e Route ============
[12/13 18:57:25     57s] (I)      Usage: 124 = (62 H, 62 V) = (6.95% H, 3.82% V) = (2.567e+02um H, 2.567e+02um V)
[12/13 18:57:25     57s] [NR-eGR] Early Global Route overflow of layer group 1: 5.76% H + 0.00% V. EstWL: 5.133600e+02um
[12/13 18:57:25     57s] (I)      
[12/13 18:57:25     57s] (I)      ============  Phase 1l Route ============
[12/13 18:57:25     57s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/13 18:57:25     57s] (I)      Layer  2:        888        64         0          36        1044    ( 3.33%) 
[12/13 18:57:25     57s] (I)      Layer  3:        753       219        45           0         821    ( 0.00%) 
[12/13 18:57:25     57s] (I)      Layer  4:        600       103        11           0         808    ( 0.00%) 
[12/13 18:57:25     57s] (I)      Layer  5:         78        15         2          49          88    (35.54%) 
[12/13 18:57:25     57s] (I)      Total:          2319       401        58          84        2760    ( 2.95%) 
[12/13 18:57:25     57s] (I)      
[12/13 18:57:25     57s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/13 18:57:25     57s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[12/13 18:57:25     57s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[12/13 18:57:25     57s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)               (7)    OverCon
[12/13 18:57:25     57s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/13 18:57:25     57s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/13 18:57:25     57s] [NR-eGR]    met2 ( 2)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/13 18:57:25     57s] [NR-eGR]    met3 ( 3)         4( 3.28%)         2( 1.64%)         4( 3.28%)         1( 0.82%)   ( 9.02%) 
[12/13 18:57:25     57s] [NR-eGR]    met4 ( 4)         4( 3.31%)         2( 1.65%)         0( 0.00%)         0( 0.00%)   ( 4.96%) 
[12/13 18:57:25     57s] [NR-eGR]    met5 ( 5)         2( 2.53%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 2.53%) 
[12/13 18:57:25     57s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/13 18:57:25     57s] [NR-eGR]        Total        10( 2.29%)         4( 0.92%)         4( 0.92%)         1( 0.23%)   ( 4.36%) 
[12/13 18:57:25     57s] [NR-eGR] 
[12/13 18:57:25     57s] (I)      Finished Global Routing ( CPU: 0.09 sec, Real: 0.03 sec, Curr Mem: 3.46 MB )
[12/13 18:57:25     57s] (I)      Updating congestion map
[12/13 18:57:25     57s] (I)      total 2D Cap : 2572 = (912 H, 1660 V)
[12/13 18:57:25     57s] [NR-eGR] Overflow after Early Global Route 8.27% H + 2.26% V
[12/13 18:57:25     57s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.11 sec, Real: 0.04 sec, Curr Mem: 3.46 MB )
[12/13 18:57:25     57s] (I)      ======================================= Runtime Summary ========================================
[12/13 18:57:25     57s] (I)       Step                                               %      Start     Finish      Real       CPU 
[12/13 18:57:25     57s] (I)      ------------------------------------------------------------------------------------------------
[12/13 18:57:25     57s] (I)       Early Global Route kernel                    100.00%  90.78 sec  90.82 sec  0.04 sec  0.11 sec 
[12/13 18:57:25     57s] (I)       +-Import and model                            26.19%  90.78 sec  90.79 sec  0.01 sec  0.02 sec 
[12/13 18:57:25     57s] (I)       | +-Create place DB                            1.17%  90.78 sec  90.78 sec  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)       | | +-Import place data                        0.89%  90.78 sec  90.78 sec  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)       | | | +-Read instances and placement           0.17%  90.78 sec  90.78 sec  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)       | | | +-Read nets                              0.13%  90.78 sec  90.78 sec  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)       | +-Create route DB                           16.27%  90.78 sec  90.79 sec  0.01 sec  0.01 sec 
[12/13 18:57:25     57s] (I)       | | +-Import route data (8T)                  15.47%  90.78 sec  90.79 sec  0.01 sec  0.01 sec 
[12/13 18:57:25     57s] (I)       | | | +-Read blockages ( Layer 2-5 )           9.75%  90.78 sec  90.79 sec  0.00 sec  0.01 sec 
[12/13 18:57:25     57s] (I)       | | | | +-Read routing blockages               0.01%  90.78 sec  90.78 sec  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)       | | | | +-Read instance blockages              0.10%  90.78 sec  90.78 sec  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)       | | | | +-Read PG blockages                    7.35%  90.78 sec  90.79 sec  0.00 sec  0.01 sec 
[12/13 18:57:25     57s] (I)       | | | | | +-Allocate memory for PG via list    0.06%  90.78 sec  90.78 sec  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)       | | | | +-Read clock blockages                 0.09%  90.79 sec  90.79 sec  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)       | | | | +-Read other blockages                 0.04%  90.79 sec  90.79 sec  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)       | | | | +-Read halo blockages                  0.01%  90.79 sec  90.79 sec  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)       | | | | +-Read boundary cut boxes              0.01%  90.79 sec  90.79 sec  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)       | | | +-Read blackboxes                        0.03%  90.79 sec  90.79 sec  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)       | | | +-Read prerouted                         0.37%  90.79 sec  90.79 sec  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)       | | | +-Read nets                              0.15%  90.79 sec  90.79 sec  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)       | | | +-Set up via pillars                     0.02%  90.79 sec  90.79 sec  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)       | | | +-Initialize 3D grid graph               0.02%  90.79 sec  90.79 sec  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)       | | | +-Model blockage capacity                0.45%  90.79 sec  90.79 sec  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)       | | | | +-Initialize 3D capacity               0.17%  90.79 sec  90.79 sec  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)       | +-Read aux data                              0.01%  90.79 sec  90.79 sec  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)       | +-Others data preparation                    0.01%  90.79 sec  90.79 sec  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)       | +-Create route kernel                        7.31%  90.79 sec  90.79 sec  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)       +-Global Routing                              67.38%  90.79 sec  90.82 sec  0.03 sec  0.09 sec 
[12/13 18:57:25     57s] (I)       | +-Initialization                             0.08%  90.79 sec  90.79 sec  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)       | +-Net group 1                               64.38%  90.79 sec  90.82 sec  0.03 sec  0.09 sec 
[12/13 18:57:25     57s] (I)       | | +-Generate topology (8T)                   3.27%  90.79 sec  90.79 sec  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)       | | +-Phase 1a                                 4.71%  90.79 sec  90.79 sec  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)       | | | +-Pattern routing (8T)                   3.69%  90.79 sec  90.79 sec  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)       | | | +-Pattern Routing Avoiding Blockages     0.08%  90.79 sec  90.79 sec  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)       | | | +-Add via demand to 2D                   0.03%  90.79 sec  90.79 sec  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)       | | +-Phase 1b                                 4.11%  90.80 sec  90.80 sec  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)       | | | +-Monotonic routing (8T)                 3.63%  90.80 sec  90.80 sec  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)       | | +-Phase 1c                                 0.95%  90.80 sec  90.80 sec  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)       | | | +-Two level Routing                      0.68%  90.80 sec  90.80 sec  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)       | | | | +-Two Level Routing (Regular)          0.01%  90.80 sec  90.80 sec  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)       | | | | +-Two Level Routing (Strong)           0.10%  90.80 sec  90.80 sec  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)       | | +-Phase 1d                                10.00%  90.80 sec  90.80 sec  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)       | | | +-Detoured routing (8T)                  9.64%  90.80 sec  90.80 sec  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)       | | +-Phase 1e                                 0.38%  90.80 sec  90.80 sec  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)       | | | +-Route legalization                     0.01%  90.80 sec  90.80 sec  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)       | | +-Phase 1l                                38.45%  90.80 sec  90.82 sec  0.02 sec  0.07 sec 
[12/13 18:57:25     57s] (I)       | | | +-Layer assignment (8T)                 38.00%  90.80 sec  90.82 sec  0.02 sec  0.07 sec 
[12/13 18:57:25     57s] (I)       +-Export cong map                              0.60%  90.82 sec  90.82 sec  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)       | +-Export 2D cong map                         0.09%  90.82 sec  90.82 sec  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)      ======================= Summary by functions ========================
[12/13 18:57:25     57s] (I)       Lv  Step                                      %      Real       CPU 
[12/13 18:57:25     57s] (I)      ---------------------------------------------------------------------
[12/13 18:57:25     57s] (I)        0  Early Global Route kernel           100.00%  0.04 sec  0.11 sec 
[12/13 18:57:25     57s] (I)        1  Global Routing                       67.38%  0.03 sec  0.09 sec 
[12/13 18:57:25     57s] (I)        1  Import and model                     26.19%  0.01 sec  0.02 sec 
[12/13 18:57:25     57s] (I)        1  Export cong map                       0.60%  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)        2  Net group 1                          64.38%  0.03 sec  0.09 sec 
[12/13 18:57:25     57s] (I)        2  Create route DB                      16.27%  0.01 sec  0.01 sec 
[12/13 18:57:25     57s] (I)        2  Create route kernel                   7.31%  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)        2  Create place DB                       1.17%  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)        2  Export 2D cong map                    0.09%  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)        2  Initialization                        0.08%  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)        2  Others data preparation               0.01%  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)        2  Read aux data                         0.01%  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)        3  Phase 1l                             38.45%  0.02 sec  0.07 sec 
[12/13 18:57:25     57s] (I)        3  Import route data (8T)               15.47%  0.01 sec  0.01 sec 
[12/13 18:57:25     57s] (I)        3  Phase 1d                             10.00%  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)        3  Phase 1a                              4.71%  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)        3  Phase 1b                              4.11%  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)        3  Generate topology (8T)                3.27%  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)        3  Phase 1c                              0.95%  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)        3  Import place data                     0.89%  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)        3  Phase 1e                              0.38%  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)        4  Layer assignment (8T)                38.00%  0.02 sec  0.07 sec 
[12/13 18:57:25     57s] (I)        4  Read blockages ( Layer 2-5 )          9.75%  0.00 sec  0.01 sec 
[12/13 18:57:25     57s] (I)        4  Detoured routing (8T)                 9.64%  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)        4  Pattern routing (8T)                  3.69%  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)        4  Monotonic routing (8T)                3.63%  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)        4  Two level Routing                     0.68%  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)        4  Model blockage capacity               0.45%  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)        4  Read prerouted                        0.37%  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)        4  Read nets                             0.28%  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)        4  Read instances and placement          0.17%  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)        4  Pattern Routing Avoiding Blockages    0.08%  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)        4  Add via demand to 2D                  0.03%  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)        4  Read blackboxes                       0.03%  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)        4  Set up via pillars                    0.02%  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)        4  Initialize 3D grid graph              0.02%  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)        4  Route legalization                    0.01%  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)        5  Read PG blockages                     7.35%  0.00 sec  0.01 sec 
[12/13 18:57:25     57s] (I)        5  Initialize 3D capacity                0.17%  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)        5  Two Level Routing (Strong)            0.10%  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)        5  Read instance blockages               0.10%  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)        5  Read clock blockages                  0.09%  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)        5  Read other blockages                  0.04%  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)        5  Two Level Routing (Regular)           0.01%  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)        5  Read routing blockages                0.01%  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)        5  Read boundary cut boxes               0.01%  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] (I)        6  Allocate memory for PG via list       0.06%  0.00 sec  0.00 sec 
[12/13 18:57:25     57s] Running post-eGR process
[12/13 18:57:25     57s] OPERPROF: Starting HotSpotCal at level 1, MEM:3616.9M, EPOCH TIME: 1734112645.366091
[12/13 18:57:25     57s] [hotspot] +------------+---------------+---------------+
[12/13 18:57:25     57s] [hotspot] |            |   max hotspot | total hotspot |
[12/13 18:57:25     57s] [hotspot] +------------+---------------+---------------+
[12/13 18:57:25     57s] [hotspot] | normalized |          1.00 |          1.00 |
[12/13 18:57:25     57s] [hotspot] +------------+---------------+---------------+
[12/13 18:57:25     57s] Local HotSpot Analysis: normalized max congestion hotspot area = 1.00, normalized total congestion hotspot area = 1.00 (area is in unit of 4 std-cell row bins)
[12/13 18:57:25     57s] [hotspot] max/total 1.00/1.00, big hotspot (>10) total 0.00
[12/13 18:57:25     57s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[12/13 18:57:25     57s] [hotspot] +-----+-------------------------------------+---------------+
[12/13 18:57:25     57s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/13 18:57:25     57s] [hotspot] +-----+-------------------------------------+---------------+
[12/13 18:57:25     57s] [hotspot] |  1  |    16.56    16.56    33.12    33.12 |        1.00   |
[12/13 18:57:25     57s] [hotspot] +-----+-------------------------------------+---------------+
[12/13 18:57:25     57s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.003, MEM:3616.9M, EPOCH TIME: 1734112645.369327
[12/13 18:57:25     57s] [hotspot] Hotspot report including placement blocked areas
[12/13 18:57:25     57s] OPERPROF: Starting HotSpotCal at level 1, MEM:3616.9M, EPOCH TIME: 1734112645.369607
[12/13 18:57:25     57s] [hotspot] +------------+---------------+---------------+
[12/13 18:57:25     57s] [hotspot] |            |   max hotspot | total hotspot |
[12/13 18:57:25     57s] [hotspot] +------------+---------------+---------------+
[12/13 18:57:25     57s] [hotspot] | normalized |          1.00 |          1.00 |
[12/13 18:57:25     57s] [hotspot] +------------+---------------+---------------+
[12/13 18:57:25     57s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 1.00, normalized total congestion hotspot area = 1.00 (area is in unit of 4 std-cell row bins)
[12/13 18:57:25     57s] [hotspot] max/total 1.00/1.00, big hotspot (>10) total 0.00
[12/13 18:57:25     57s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[12/13 18:57:25     57s] [hotspot] +-----+-------------------------------------+---------------+
[12/13 18:57:25     57s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/13 18:57:25     57s] [hotspot] +-----+-------------------------------------+---------------+
[12/13 18:57:25     57s] [hotspot] |  1  |    16.56    16.56    33.12    33.12 |        1.00   |
[12/13 18:57:25     57s] [hotspot] +-----+-------------------------------------+---------------+
[12/13 18:57:25     57s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.003, REAL:0.002, MEM:3616.9M, EPOCH TIME: 1734112645.371976
[12/13 18:57:25     57s] Reported timing to dir ./timingReports
[12/13 18:57:25     57s] **optDesign ... cpu = 0:00:04, real = 0:00:13, mem = 2524.6M, totSessionCpu=0:00:58 **
[12/13 18:57:25     57s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3616.9M, EPOCH TIME: 1734112645.373570
[12/13 18:57:25     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:25     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:25     57s] 
[12/13 18:57:25     57s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:57:25     57s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.001, REAL:0.001, MEM:3616.9M, EPOCH TIME: 1734112645.374693
[12/13 18:57:25     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:25     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:31     57s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.012  |   N/A   |  0.012  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   12    |   N/A   |   12    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.924%
Routing Overflow: 8.27% H and 2.26% V
------------------------------------------------------------------

[12/13 18:57:31     57s] **optDesign ... cpu = 0:00:04, real = 0:00:19, mem = 2528.5M, totSessionCpu=0:00:58 **
[12/13 18:57:31     57s] *** Finished optDesign ***
[12/13 18:57:34     58s] Info: final physical memory for 9 CRR processes is 801.69MB.
[12/13 18:57:35     58s] Info: Summary of CRR changes:
[12/13 18:57:35     58s]       - Timing transform commits:       0
[12/13 18:57:35     58s] 
[12/13 18:57:35     58s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:05.2 real=0:00:33.1)
[12/13 18:57:35     58s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.3 real=0:00:00.3)
[12/13 18:57:35     58s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:00.3 real=0:00:00.3)
[12/13 18:57:35     58s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.6 real=0:00:00.5)
[12/13 18:57:35     58s] Deleting Lib Analyzer.
[12/13 18:57:35     58s] Info: Destroy the CCOpt slew target map.
[12/13 18:57:35     58s] clean pInstBBox. size 0
[12/13 18:57:35     58s] 
[12/13 18:57:35     58s] TimeStamp Deleting Cell Server Begin ...
[12/13 18:57:35     58s] 
[12/13 18:57:35     58s] TimeStamp Deleting Cell Server End ...
[12/13 18:57:35     58s] Set place::cacheFPlanSiteMark to 0
[12/13 18:57:35     58s] Cell adc LLGs are deleted
[12/13 18:57:35     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:35     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:57:35     58s] Info: pop threads available for lower-level modules during optimization.
[12/13 18:57:35     58s] 
[12/13 18:57:35     58s] *** Summary of all messages that are not suppressed in this session:
[12/13 18:57:35     58s] Severity  ID               Count  Summary                                  
[12/13 18:57:35     58s] WARNING   IMPSP-105           20  'setPlaceMode -maxRouteLayer' will becom...
[12/13 18:57:35     58s] WARNING   IMPSP-12502          1  Slack driven placement is disabled becau...
[12/13 18:57:35     58s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/13 18:57:35     58s] WARNING   IMPCCOPT-1182        1  The clock_gating_cells property has no u...
[12/13 18:57:35     58s] WARNING   IMPCCOPT-1184        1  The library has no usable balanced %ss f...
[12/13 18:57:35     58s] WARNING   IMPCCOPT-2441        2  The target_max_trans %s is too low for d...
[12/13 18:57:35     58s] WARNING   TCLCMD-513           9  The software could not find a matching o...
[12/13 18:57:35     58s] *** Message Summary: 35 warning(s), 0 error(s)
[12/13 18:57:35     58s] 
[12/13 18:57:35     58s] *** ccopt_design #1 [finish] : cpu/real = 0:00:06.9/0:00:25.2 (0.3), totSession cpu/real = 0:00:58.2/0:05:00.1 (0.2), mem = 3619.1M
[12/13 18:57:35     58s] 
[12/13 18:57:35     58s] =============================================================================================
[12/13 18:57:35     58s]  Final TAT Report : ccopt_design #1                                             22.33-s094_1
[12/13 18:57:35     58s] =============================================================================================
[12/13 18:57:35     58s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/13 18:57:35     58s] ---------------------------------------------------------------------------------------------
[12/13 18:57:35     58s] [ InitOpt                ]      1   0:00:09.8  (  38.8 % )     0:00:10.0 /  0:00:00.9    0.1
[12/13 18:57:35     58s] [ TnsOpt                 ]      1   0:00:00.1  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.3
[12/13 18:57:35     58s] [ GlobalOpt              ]      1   0:00:00.3  (   1.1 % )     0:00:00.3 /  0:00:00.3    1.2
[12/13 18:57:35     58s] [ DrvOpt                 ]      2   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.1
[12/13 18:57:35     58s] [ SimplifyNetlist        ]      1   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.0
[12/13 18:57:35     58s] [ AreaOpt                ]      2   0:00:00.2  (   1.0 % )     0:00:00.3 /  0:00:00.3    1.0
[12/13 18:57:35     58s] [ ViewPruning            ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:35     58s] [ OptSummaryReport       ]      2   0:00:00.0  (   0.1 % )     0:00:06.0 /  0:00:00.4    0.1
[12/13 18:57:35     58s] [ DrvReport              ]      2   0:00:05.7  (  22.5 % )     0:00:05.7 /  0:00:00.0    0.0
[12/13 18:57:35     58s] [ CongRefineRouteType    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.9
[12/13 18:57:35     58s] [ LocalWireReclaim       ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.3    1.3
[12/13 18:57:35     58s] [ SlackTraversorInit     ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:35     58s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:35     58s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[12/13 18:57:35     58s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:35     58s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:35     58s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:35     58s] [ IncrReplace            ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.2    2.3
[12/13 18:57:35     58s] [ RefinePlace            ]      6   0:00:00.3  (   1.2 % )     0:00:00.3 /  0:00:00.4    1.3
[12/13 18:57:35     58s] [ DetailPlaceInit        ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:57:35     58s] [ CTS                    ]      1   0:00:01.5  (   6.0 % )     0:00:02.0 /  0:00:02.6    1.3
[12/13 18:57:35     58s] [ EarlyGlobalRoute       ]      7   0:00:00.4  (   1.5 % )     0:00:00.4 /  0:00:00.7    1.7
[12/13 18:57:35     58s] [ ExtractRC              ]      5   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.5
[12/13 18:57:35     58s] [ FullDelayCalc          ]      5   0:00:00.4  (   1.6 % )     0:00:00.4 /  0:00:00.5    1.2
[12/13 18:57:35     58s] [ TimingUpdate           ]     28   0:00:00.4  (   1.5 % )     0:00:00.5 /  0:00:00.6    1.2
[12/13 18:57:35     58s] [ TimingReport           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.4
[12/13 18:57:35     58s] [ GenerateReports        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[12/13 18:57:35     58s] [ MISC                   ]          0:00:05.5  (  22.0 % )     0:00:05.5 /  0:00:01.0    0.2
[12/13 18:57:35     58s] ---------------------------------------------------------------------------------------------
[12/13 18:57:35     58s]  ccopt_design #1 TOTAL              0:00:25.2  ( 100.0 % )     0:00:25.2 /  0:00:06.9    0.3
[12/13 18:57:35     58s] ---------------------------------------------------------------------------------------------
[12/13 18:57:35     58s] 
[12/13 18:57:36     58s] #% End ccopt_design (date=12/13 18:57:35, total cpu=0:00:07.0, real=0:00:26.0, peak res=2628.1M, current mem=2474.0M)
[12/13 18:57:42     58s] <CMD> zoomBox -0.62300 -3.59400 55.33600 46.50100
[12/13 18:57:42     59s] <CMD> zoomBox 2.83000 -1.67200 50.39500 40.90900
[12/13 18:57:43     59s] <CMD> zoomBox 8.29400 1.65800 42.66000 32.42300
[12/13 18:57:43     59s] <CMD> zoomBox 10.42700 2.95800 39.63900 29.10900
[12/13 18:57:44     59s] <CMD> zoomBox 15.09300 5.80200 33.03300 21.86200
[12/13 18:57:45     59s] <CMD> zoomBox 16.20700 6.48100 31.45600 20.13200
[12/13 18:57:46     59s] <CMD> zoomBox 17.95800 7.54700 28.97700 17.41100
[12/13 18:57:46     59s] <CMD> zoomBox 18.64200 7.96300 28.00800 16.34800
[12/13 18:57:48     59s] <CMD> zoomBox 19.22300 8.31700 27.18500 15.44500
[12/13 18:57:48     59s] <CMD> zoomBox 19.71700 8.61800 26.48500 14.67700
[12/13 18:57:49     59s] <CMD> zoomBox 20.13700 8.87400 25.89000 14.02400
[12/13 18:57:50     59s] <CMD> zoomBox 18.64000 7.96200 28.00800 16.34800
[12/13 18:57:51     60s] <CMD> zoomBox 16.20400 6.47600 31.45800 20.13200
[12/13 18:57:51     60s] <CMD> zoomBox 13.77800 4.99700 34.89200 23.89900
[12/13 18:57:52     60s] <CMD> zoomBox 12.23400 4.05600 37.07600 26.29500
[12/13 18:58:05     61s] <CMD> timeDesign -postCTS
[12/13 18:58:05     61s] *** timeDesign #2 [begin] : totSession cpu/real = 0:01:01.6/0:05:30.1 (0.2), mem = 3576.2M
[12/13 18:58:05     61s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3572.2M, EPOCH TIME: 1734112685.934597
[12/13 18:58:05     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:05     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:05     61s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3572.2M, EPOCH TIME: 1734112685.934730
[12/13 18:58:05     61s] Start to check current routing status for nets...
[12/13 18:58:05     61s] All nets are already routed correctly.
[12/13 18:58:05     61s] End to check current routing status for nets (mem=3572.2M)
[12/13 18:58:05     61s] Effort level <high> specified for reg2reg path_group
[12/13 18:58:05     61s] Cell adc LLGs are deleted
[12/13 18:58:05     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:05     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:05     61s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3574.2M, EPOCH TIME: 1734112685.975001
[12/13 18:58:05     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:05     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:05     61s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3574.2M, EPOCH TIME: 1734112685.975124
[12/13 18:58:05     61s] Max number of tech site patterns supported in site array is 256.
[12/13 18:58:05     61s] Core basic site is CoreSite
[12/13 18:58:05     61s] After signature check, allow fast init is true, keep pre-filter is true.
[12/13 18:58:05     61s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/13 18:58:05     61s] Fast DP-INIT is on for default
[12/13 18:58:05     61s] Atter site array init, number of instance map data is 0.
[12/13 18:58:05     61s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.007, REAL:0.006, MEM:3574.2M, EPOCH TIME: 1734112685.981345
[12/13 18:58:05     61s] 
[12/13 18:58:05     61s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:58:05     61s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.008, REAL:0.007, MEM:3574.2M, EPOCH TIME: 1734112685.981725
[12/13 18:58:05     61s] Cell adc LLGs are deleted
[12/13 18:58:05     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:05     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:11     61s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.012  |   N/A   |  0.012  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   12    |   N/A   |   12    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.924%
Routing Overflow: 8.27% H and 2.26% V
------------------------------------------------------------------

[12/13 18:58:11     61s] Reported timing to dir ./timingReports
[12/13 18:58:11     61s] Total CPU time: 0.14 sec
[12/13 18:58:11     61s] Total Real time: 6.0 sec
[12/13 18:58:11     61s] Total Memory Usage: 3573.316406 Mbytes
[12/13 18:58:11     61s] Info: pop threads available for lower-level modules during optimization.
[12/13 18:58:11     61s] *** timeDesign #2 [finish] : cpu/real = 0:00:00.1/0:00:05.7 (0.0), totSession cpu/real = 0:01:01.7/0:05:35.8 (0.2), mem = 3573.3M
[12/13 18:58:11     61s] 
[12/13 18:58:11     61s] =============================================================================================
[12/13 18:58:11     61s]  Final TAT Report : timeDesign #2                                               22.33-s094_1
[12/13 18:58:11     61s] =============================================================================================
[12/13 18:58:11     61s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/13 18:58:11     61s] ---------------------------------------------------------------------------------------------
[12/13 18:58:11     61s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:11     61s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.2 % )     0:00:05.6 /  0:00:00.1    0.0
[12/13 18:58:11     61s] [ DrvReport              ]      1   0:00:05.6  (  97.6 % )     0:00:05.6 /  0:00:00.0    0.0
[12/13 18:58:11     61s] [ TimingUpdate           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:11     61s] [ TimingReport           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[12/13 18:58:11     61s] [ GenerateReports        ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.3
[12/13 18:58:11     61s] [ MISC                   ]          0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    0.8
[12/13 18:58:11     61s] ---------------------------------------------------------------------------------------------
[12/13 18:58:11     61s]  timeDesign #2 TOTAL                0:00:05.7  ( 100.0 % )     0:00:05.7 /  0:00:00.1    0.0
[12/13 18:58:11     61s] ---------------------------------------------------------------------------------------------
[12/13 18:58:11     61s] 
[12/13 18:58:11     61s] <CMD> optDesign -postCTS
[12/13 18:58:11     61s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2475.4M, totSessionCpu=0:01:02 **
[12/13 18:58:11     61s] 
[12/13 18:58:11     61s] Active Setup views: VIEW_SETUP 
[12/13 18:58:11     61s] *** optDesign #1 [begin] : totSession cpu/real = 0:01:01.7/0:05:35.8 (0.2), mem = 3573.3M
[12/13 18:58:11     61s] Info: 8 threads available for lower-level modules during optimization.
[12/13 18:58:11     61s] GigaOpt running with 8 threads.
[12/13 18:58:11     61s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:01.7/0:05:35.8 (0.2), mem = 3573.3M
[12/13 18:58:11     61s] **INFO: User settings:
[12/13 18:58:11     61s] setDesignMode -process                                         130
[12/13 18:58:11     61s] setExtractRCMode -coupling_c_th                                0.4
[12/13 18:58:11     61s] setExtractRCMode -engine                                       preRoute
[12/13 18:58:11     61s] setExtractRCMode -relative_c_th                                1
[12/13 18:58:11     61s] setExtractRCMode -total_c_th                                   0
[12/13 18:58:11     61s] setUsefulSkewMode -opt_skew_eco_route                          false
[12/13 18:58:11     61s] setUsefulSkewMode -opt_skew_max_allowed_delay                  1
[12/13 18:58:11     61s] setUsefulSkewMode -opt_skew_no_boundary                        false
[12/13 18:58:11     61s] setDelayCalMode -enable_high_fanout                            true
[12/13 18:58:11     61s] setDelayCalMode -eng_enablePrePlacedFlow                       false
[12/13 18:58:11     61s] setDelayCalMode -engine                                        aae
[12/13 18:58:11     61s] setDelayCalMode -ignoreNetLoad                                 false
[12/13 18:58:11     61s] setDelayCalMode -socv_accuracy_mode                            low
[12/13 18:58:11     61s] setOptMode -opt_view_pruning_setup_views_active_list           { VIEW_SETUP }
[12/13 18:58:11     61s] setOptMode -opt_view_pruning_setup_views_persistent_list       { VIEW_SETUP}
[12/13 18:58:11     61s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { VIEW_SETUP}
[12/13 18:58:11     61s] setOptMode -opt_drv_margin                                     0
[12/13 18:58:11     61s] setOptMode -opt_drv                                            true
[12/13 18:58:11     61s] setOptMode -opt_resize_flip_flops                              true
[12/13 18:58:11     61s] setOptMode -opt_preserve_all_sequential                        false
[12/13 18:58:11     61s] setOptMode -opt_setup_target_slack                             0
[12/13 18:58:11     61s] setPlaceMode -maxRouteLayer                                    5
[12/13 18:58:11     61s] setPlaceMode -place_design_floorplan_mode                      false
[12/13 18:58:11     61s] setPlaceMode -place_detail_check_route                         false
[12/13 18:58:11     61s] setPlaceMode -place_detail_preserve_routing                    true
[12/13 18:58:11     61s] setPlaceMode -place_detail_remove_affected_routing             false
[12/13 18:58:11     61s] setPlaceMode -place_detail_swap_eeq_cells                      false
[12/13 18:58:11     61s] setPlaceMode -place_global_clock_gate_aware                    true
[12/13 18:58:11     61s] setPlaceMode -place_global_cong_effort                         auto
[12/13 18:58:11     61s] setPlaceMode -place_global_ignore_scan                         true
[12/13 18:58:11     61s] setPlaceMode -place_global_ignore_spare                        false
[12/13 18:58:11     61s] setPlaceMode -place_global_module_aware_spare                  false
[12/13 18:58:11     61s] setPlaceMode -place_global_place_io_pins                       true
[12/13 18:58:11     61s] setPlaceMode -place_global_reorder_scan                        true
[12/13 18:58:11     61s] setPlaceMode -powerDriven                                      false
[12/13 18:58:11     61s] setPlaceMode -timingDriven                                     true
[12/13 18:58:11     61s] setAnalysisMode -checkType                                     setup
[12/13 18:58:11     61s] setAnalysisMode -clkSrcPath                                    true
[12/13 18:58:11     61s] setAnalysisMode -clockPropagation                              sdcControl
[12/13 18:58:11     61s] setAnalysisMode -skew                                          true
[12/13 18:58:11     61s] setAnalysisMode -usefulSkew                                    true
[12/13 18:58:11     61s] setAnalysisMode -virtualIPO                                    false
[12/13 18:58:11     61s] setRouteMode -earlyGlobalHonorMsvRouteConstraint               false
[12/13 18:58:11     61s] setRouteMode -earlyGlobalRoutePartitionPinGuide                true
[12/13 18:58:11     61s] 
[12/13 18:58:11     61s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/13 18:58:11     61s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/13 18:58:11     61s] 
[12/13 18:58:11     61s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/13 18:58:11     61s] Summary for sequential cells identification: 
[12/13 18:58:11     61s]   Identified SBFF number: 16
[12/13 18:58:11     61s]   Identified MBFF number: 0
[12/13 18:58:11     61s]   Identified SB Latch number: 0
[12/13 18:58:11     61s]   Identified MB Latch number: 0
[12/13 18:58:11     61s]   Not identified SBFF number: 0
[12/13 18:58:11     61s]   Not identified MBFF number: 0
[12/13 18:58:11     61s]   Not identified SB Latch number: 0
[12/13 18:58:11     61s]   Not identified MB Latch number: 0
[12/13 18:58:11     61s]   Number of sequential cells which are not FFs: 3
[12/13 18:58:11     61s]  Visiting view : VIEW_SETUP
[12/13 18:58:11     61s]    : PowerDomain = none : Weighted F : unweighted  = 58.50 (1.000) with rcCorner = 0
[12/13 18:58:11     61s]    : PowerDomain = none : Weighted F : unweighted  = 48.00 (1.000) with rcCorner = -1
[12/13 18:58:11     61s]  Visiting view : VIEW_HOLD
[12/13 18:58:11     61s]    : PowerDomain = none : Weighted F : unweighted  = 26.40 (1.000) with rcCorner = 0
[12/13 18:58:11     61s]    : PowerDomain = none : Weighted F : unweighted  = 20.00 (1.000) with rcCorner = -1
[12/13 18:58:11     61s] TLC MultiMap info (StdDelay):
[12/13 18:58:11     61s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 20ps
[12/13 18:58:11     61s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 26.4ps
[12/13 18:58:11     61s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 48ps
[12/13 18:58:11     61s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 58.5ps
[12/13 18:58:11     61s]  Setting StdDelay to: 58.5ps
[12/13 18:58:11     61s] 
[12/13 18:58:11     61s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/13 18:58:11     61s] Need call spDPlaceInit before registerPrioInstLoc.
[12/13 18:58:11     61s] OPERPROF: Starting DPlace-Init at level 1, MEM:3575.3M, EPOCH TIME: 1734112691.676578
[12/13 18:58:11     61s] Processing tracks to init pin-track alignment.
[12/13 18:58:11     61s] z: 2, totalTracks: 1
[12/13 18:58:11     61s] z: 4, totalTracks: 1
[12/13 18:58:11     61s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 18:58:11     61s] Cell adc LLGs are deleted
[12/13 18:58:11     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:11     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:11     61s] # Building adc llgBox search-tree.
[12/13 18:58:11     61s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3575.3M, EPOCH TIME: 1734112691.677651
[12/13 18:58:11     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:11     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:11     61s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3575.3M, EPOCH TIME: 1734112691.677841
[12/13 18:58:11     61s] Max number of tech site patterns supported in site array is 256.
[12/13 18:58:11     61s] Core basic site is CoreSite
[12/13 18:58:11     61s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[12/13 18:58:11     61s] After signature check, allow fast init is true, keep pre-filter is true.
[12/13 18:58:11     61s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/13 18:58:11     61s] Fast DP-INIT is on for default
[12/13 18:58:11     61s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/13 18:58:11     61s] Atter site array init, number of instance map data is 0.
[12/13 18:58:11     61s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.010, REAL:0.009, MEM:3575.3M, EPOCH TIME: 1734112691.687221
[12/13 18:58:11     61s] 
[12/13 18:58:11     61s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:58:11     61s] OPERPROF:     Starting CMU at level 3, MEM:3575.3M, EPOCH TIME: 1734112691.688359
[12/13 18:58:11     61s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.001, MEM:3575.3M, EPOCH TIME: 1734112691.689057
[12/13 18:58:11     61s] 
[12/13 18:58:11     61s] Bad Lib Cell Checking (CMU) is done! (0)
[12/13 18:58:11     61s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.013, REAL:0.012, MEM:3575.3M, EPOCH TIME: 1734112691.689200
[12/13 18:58:11     61s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3575.3M, EPOCH TIME: 1734112691.689273
[12/13 18:58:11     61s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3575.3M, EPOCH TIME: 1734112691.689766
[12/13 18:58:11     61s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3575.3MB).
[12/13 18:58:11     61s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.013, MEM:3575.3M, EPOCH TIME: 1734112691.690014
[12/13 18:58:11     61s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3575.3M, EPOCH TIME: 1734112691.690090
[12/13 18:58:11     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:11     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:11     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:11     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:11     61s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:3573.3M, EPOCH TIME: 1734112691.691168
[12/13 18:58:11     61s] 
[12/13 18:58:11     61s] Creating Lib Analyzer ...
[12/13 18:58:11     61s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[12/13 18:58:11     61s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[12/13 18:58:11     61s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[12/13 18:58:11     61s] 
[12/13 18:58:11     61s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/13 18:58:11     61s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:02 mem=3579.3M
[12/13 18:58:11     61s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:02 mem=3579.3M
[12/13 18:58:11     61s] Creating Lib Analyzer, finished. 
[12/13 18:58:11     61s] Effort level <high> specified for reg2reg path_group
[12/13 18:58:11     62s] Info: IPO magic value 0x803FBEEF.
[12/13 18:58:12     62s] Info: Using Genus executable '/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus'.
[12/13 18:58:12     62s]       (normalized executable '/mnt/cae_storage_sw/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus')
[12/13 18:58:12     62s]       Genus workers will not check out additional licenses.
[12/13 18:58:12     62s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'pre_therm'
[12/13 18:58:12     62s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'ANTENNA'
[12/13 18:58:12     62s] Message <TCLCMD-513> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[12/13 18:58:12     62s] -lefTechFileMap {}                         # string, default=""
[12/13 18:58:21     62s] **optDesign ... cpu = 0:00:00, real = 0:00:10, mem = 2483.4M, totSessionCpu=0:01:02 **
[12/13 18:58:21     62s] #optDebug: { P: 130 W: 2195 FE: standard PE: none LDR: 1}
[12/13 18:58:21     62s] *** optDesign -postCTS ***
[12/13 18:58:21     62s] DRC Margin: user margin 0.0; extra margin 0.2
[12/13 18:58:21     62s] Hold Target Slack: user slack 0
[12/13 18:58:21     62s] Setup Target Slack: user slack 0; extra slack 0.0
[12/13 18:58:21     62s] setUsefulSkewMode -opt_skew_eco_route false
[12/13 18:58:21     62s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3549.3M, EPOCH TIME: 1734112701.171279
[12/13 18:58:21     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:21     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:21     62s] 
[12/13 18:58:21     62s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:58:21     62s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.003, REAL:0.003, MEM:3549.3M, EPOCH TIME: 1734112701.173905
[12/13 18:58:21     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:21     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:21     62s] 
[12/13 18:58:21     62s] TimeStamp Deleting Cell Server Begin ...
[12/13 18:58:21     62s] Deleting Lib Analyzer.
[12/13 18:58:21     62s] 
[12/13 18:58:21     62s] TimeStamp Deleting Cell Server End ...
[12/13 18:58:21     62s] Multi-VT timing optimization disabled based on library information.
[12/13 18:58:21     62s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/13 18:58:21     62s] 
[12/13 18:58:21     62s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/13 18:58:21     62s] Summary for sequential cells identification: 
[12/13 18:58:21     62s]   Identified SBFF number: 16
[12/13 18:58:21     62s]   Identified MBFF number: 0
[12/13 18:58:21     62s]   Identified SB Latch number: 0
[12/13 18:58:21     62s]   Identified MB Latch number: 0
[12/13 18:58:21     62s]   Not identified SBFF number: 0
[12/13 18:58:21     62s]   Not identified MBFF number: 0
[12/13 18:58:21     62s]   Not identified SB Latch number: 0
[12/13 18:58:21     62s]   Not identified MB Latch number: 0
[12/13 18:58:21     62s]   Number of sequential cells which are not FFs: 3
[12/13 18:58:21     62s]  Visiting view : VIEW_SETUP
[12/13 18:58:21     62s]    : PowerDomain = none : Weighted F : unweighted  = 58.50 (1.000) with rcCorner = 0
[12/13 18:58:21     62s]    : PowerDomain = none : Weighted F : unweighted  = 48.00 (1.000) with rcCorner = -1
[12/13 18:58:21     62s]  Visiting view : VIEW_HOLD
[12/13 18:58:21     62s]    : PowerDomain = none : Weighted F : unweighted  = 26.40 (1.000) with rcCorner = 0
[12/13 18:58:21     62s]    : PowerDomain = none : Weighted F : unweighted  = 20.00 (1.000) with rcCorner = -1
[12/13 18:58:21     62s] TLC MultiMap info (StdDelay):
[12/13 18:58:21     62s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 20ps
[12/13 18:58:21     62s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 26.4ps
[12/13 18:58:21     62s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 48ps
[12/13 18:58:21     62s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 58.5ps
[12/13 18:58:21     62s]  Setting StdDelay to: 58.5ps
[12/13 18:58:21     62s] 
[12/13 18:58:21     62s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/13 18:58:21     62s] 
[12/13 18:58:21     62s] TimeStamp Deleting Cell Server Begin ...
[12/13 18:58:21     62s] 
[12/13 18:58:21     62s] TimeStamp Deleting Cell Server End ...
[12/13 18:58:21     62s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3549.3M, EPOCH TIME: 1734112701.212969
[12/13 18:58:21     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:21     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:21     62s] Cell adc LLGs are deleted
[12/13 18:58:21     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:21     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:21     62s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:3543.3M, EPOCH TIME: 1734112701.213644
[12/13 18:58:21     62s] Start to check current routing status for nets...
[12/13 18:58:21     62s] All nets are already routed correctly.
[12/13 18:58:21     62s] End to check current routing status for nets (mem=3543.3M)
[12/13 18:58:21     62s] 
[12/13 18:58:21     62s] Creating Lib Analyzer ...
[12/13 18:58:21     62s] 
[12/13 18:58:21     62s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/13 18:58:21     62s] Summary for sequential cells identification: 
[12/13 18:58:21     62s]   Identified SBFF number: 16
[12/13 18:58:21     62s]   Identified MBFF number: 0
[12/13 18:58:21     62s]   Identified SB Latch number: 0
[12/13 18:58:21     62s]   Identified MB Latch number: 0
[12/13 18:58:21     62s]   Not identified SBFF number: 0
[12/13 18:58:21     62s]   Not identified MBFF number: 0
[12/13 18:58:21     62s]   Not identified SB Latch number: 0
[12/13 18:58:21     62s]   Not identified MB Latch number: 0
[12/13 18:58:21     62s]   Number of sequential cells which are not FFs: 3
[12/13 18:58:21     62s]  Visiting view : VIEW_SETUP
[12/13 18:58:21     62s]    : PowerDomain = none : Weighted F : unweighted  = 58.50 (1.000) with rcCorner = 0
[12/13 18:58:21     62s]    : PowerDomain = none : Weighted F : unweighted  = 48.00 (1.000) with rcCorner = -1
[12/13 18:58:21     62s]  Visiting view : VIEW_HOLD
[12/13 18:58:21     62s]    : PowerDomain = none : Weighted F : unweighted  = 26.40 (1.000) with rcCorner = 0
[12/13 18:58:21     62s]    : PowerDomain = none : Weighted F : unweighted  = 20.00 (1.000) with rcCorner = -1
[12/13 18:58:21     62s] TLC MultiMap info (StdDelay):
[12/13 18:58:21     62s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 20ps
[12/13 18:58:21     62s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 26.4ps
[12/13 18:58:21     62s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 48ps
[12/13 18:58:21     62s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 58.5ps
[12/13 18:58:21     62s]  Setting StdDelay to: 58.5ps
[12/13 18:58:21     62s] 
[12/13 18:58:21     62s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/13 18:58:21     62s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[12/13 18:58:21     62s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[12/13 18:58:21     62s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[12/13 18:58:21     62s] 
[12/13 18:58:21     62s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/13 18:58:21     62s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:02 mem=3581.3M
[12/13 18:58:21     62s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:02 mem=3581.3M
[12/13 18:58:21     62s] Creating Lib Analyzer, finished. 
[12/13 18:58:21     62s] #optDebug: Start CG creation (mem=3610.4M)
[12/13 18:58:21     62s]  ...initializing CG ToF 929.2000um
[12/13 18:58:21     62s] (cpu=0:00:00.1, mem=3702.6M)
[12/13 18:58:21     62s]  ...processing cgPrt (cpu=0:00:00.1, mem=3702.6M)
[12/13 18:58:21     62s]  ...processing cgEgp (cpu=0:00:00.1, mem=3702.6M)
[12/13 18:58:21     62s]  ...processing cgPbk (cpu=0:00:00.1, mem=3702.6M)
[12/13 18:58:21     62s]  ...processing cgNrb(cpu=0:00:00.1, mem=3702.6M)
[12/13 18:58:21     62s]  ...processing cgObs (cpu=0:00:00.1, mem=3702.6M)
[12/13 18:58:21     62s]  ...processing cgCon (cpu=0:00:00.1, mem=3702.6M)
[12/13 18:58:21     62s]  ...processing cgPdm (cpu=0:00:00.1, mem=3702.6M)
[12/13 18:58:21     62s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3702.6M)
[12/13 18:58:21     62s] Compute RC Scale Done ...
[12/13 18:58:21     62s] Cell adc LLGs are deleted
[12/13 18:58:21     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:21     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:21     62s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3702.6M, EPOCH TIME: 1734112701.443154
[12/13 18:58:21     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:21     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:21     62s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3702.6M, EPOCH TIME: 1734112701.443238
[12/13 18:58:21     62s] Max number of tech site patterns supported in site array is 256.
[12/13 18:58:21     62s] Core basic site is CoreSite
[12/13 18:58:21     62s] After signature check, allow fast init is true, keep pre-filter is true.
[12/13 18:58:21     62s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/13 18:58:21     62s] Fast DP-INIT is on for default
[12/13 18:58:21     62s] Atter site array init, number of instance map data is 0.
[12/13 18:58:21     62s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.006, REAL:0.005, MEM:3702.6M, EPOCH TIME: 1734112701.447951
[12/13 18:58:21     62s] 
[12/13 18:58:21     62s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:58:21     62s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.005, MEM:3702.6M, EPOCH TIME: 1734112701.448176
[12/13 18:58:21     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:21     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:21     62s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.012  |   N/A   |  0.012  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   12    |   N/A   |   12    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.924%
Routing Overflow: 8.27% H and 2.26% V
------------------------------------------------------------------

[12/13 18:58:21     62s] **optDesign ... cpu = 0:00:01, real = 0:00:10, mem = 2532.3M, totSessionCpu=0:01:02 **
[12/13 18:58:21     62s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.7/0:00:09.9 (0.1), totSession cpu/real = 0:01:02.4/0:05:45.6 (0.2), mem = 3625.2M
[12/13 18:58:21     62s] 
[12/13 18:58:21     62s] =============================================================================================
[12/13 18:58:21     62s]  Step TAT Report : InitOpt #1 / optDesign #1                                    22.33-s094_1
[12/13 18:58:21     62s] =============================================================================================
[12/13 18:58:21     62s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/13 18:58:21     62s] ---------------------------------------------------------------------------------------------
[12/13 18:58:21     62s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:21     62s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[12/13 18:58:21     62s] [ DrvReport              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:21     62s] [ CellServerInit         ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:21     62s] [ LibAnalyzerInit        ]      2   0:00:00.3  (   3.4 % )     0:00:00.3 /  0:00:00.4    1.0
[12/13 18:58:21     62s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:21     62s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.1
[12/13 18:58:21     62s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:21     62s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[12/13 18:58:21     62s] [ TimingUpdate           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:21     62s] [ TimingReport           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[12/13 18:58:21     62s] [ MISC                   ]          0:00:09.4  (  95.2 % )     0:00:09.4 /  0:00:00.2    0.0
[12/13 18:58:21     62s] ---------------------------------------------------------------------------------------------
[12/13 18:58:21     62s]  InitOpt #1 TOTAL                   0:00:09.9  ( 100.0 % )     0:00:09.9 /  0:00:00.7    0.1
[12/13 18:58:21     62s] ---------------------------------------------------------------------------------------------
[12/13 18:58:21     62s] 
[12/13 18:58:21     62s] ** INFO : this run is activating low effort ccoptDesign flow
[12/13 18:58:21     62s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[12/13 18:58:21     62s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:02 mem=3625.2M
[12/13 18:58:21     62s] OPERPROF: Starting DPlace-Init at level 1, MEM:3625.2M, EPOCH TIME: 1734112701.479880
[12/13 18:58:21     62s] Processing tracks to init pin-track alignment.
[12/13 18:58:21     62s] z: 2, totalTracks: 1
[12/13 18:58:21     62s] z: 4, totalTracks: 1
[12/13 18:58:21     62s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 18:58:21     62s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3625.2M, EPOCH TIME: 1734112701.480505
[12/13 18:58:21     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:21     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:21     62s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[12/13 18:58:21     62s] 
[12/13 18:58:21     62s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:58:21     62s] 
[12/13 18:58:21     62s]  Skipping Bad Lib Cell Checking (CMU) !
[12/13 18:58:21     62s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.001, REAL:0.001, MEM:3625.2M, EPOCH TIME: 1734112701.481625
[12/13 18:58:21     62s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3625.2M, EPOCH TIME: 1734112701.481666
[12/13 18:58:21     62s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3625.2M, EPOCH TIME: 1734112701.481825
[12/13 18:58:21     62s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3625.2MB).
[12/13 18:58:21     62s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.002, REAL:0.002, MEM:3625.2M, EPOCH TIME: 1734112701.481940
[12/13 18:58:21     62s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:02 mem=3625.2M
[12/13 18:58:21     62s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3625.2M, EPOCH TIME: 1734112701.482200
[12/13 18:58:21     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:21     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:21     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:21     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:21     62s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.000, REAL:0.000, MEM:3625.2M, EPOCH TIME: 1734112701.482565
[12/13 18:58:21     62s] OPTC: m4 20.0 50.0
[12/13 18:58:21     62s] OPTC: view 50.0
[12/13 18:58:21     62s] #optDebug: fT-E <X 2 0 0 1>
[12/13 18:58:21     62s] -opt_post_cts_congestion_repair false      # bool, default=false, private
[12/13 18:58:21     62s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 8 -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 117.0
[12/13 18:58:21     62s] Begin: GigaOpt Route Type Constraints Refinement
[12/13 18:58:21     62s] *** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:02.5/0:05:45.7 (0.2), mem = 3593.2M
[12/13 18:58:21     62s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2428672.17
[12/13 18:58:21     62s] ### Creating RouteCongInterface, started
[12/13 18:58:21     62s] {MMLU 0 1 47}
[12/13 18:58:21     62s] ### Creating LA Mngr. totSessionCpu=0:01:02 mem=3593.2M
[12/13 18:58:21     62s] ### Creating LA Mngr, finished. totSessionCpu=0:01:02 mem=3593.2M
[12/13 18:58:21     62s] 
[12/13 18:58:21     62s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[12/13 18:58:21     62s] 
[12/13 18:58:21     62s] #optDebug: {0, 1.000}
[12/13 18:58:21     62s] ### Creating RouteCongInterface, finished
[12/13 18:58:21     62s] Updated routing constraints on 0 nets.
[12/13 18:58:21     62s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2428672.17
[12/13 18:58:21     62s] Bottom Preferred Layer:
[12/13 18:58:21     62s] +-------------+------------+----------+
[12/13 18:58:21     62s] |    Layer    |    CLK     |   Rule   |
[12/13 18:58:21     62s] +-------------+------------+----------+
[12/13 18:58:21     62s] | met3 (z=3)  |          1 | default  |
[12/13 18:58:21     62s] +-------------+------------+----------+
[12/13 18:58:21     62s] Via Pillar Rule:
[12/13 18:58:21     62s]     None
[12/13 18:58:21     62s] *** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.2), totSession cpu/real = 0:01:02.5/0:05:45.7 (0.2), mem = 3625.2M
[12/13 18:58:21     62s] 
[12/13 18:58:21     62s] =============================================================================================
[12/13 18:58:21     62s]  Step TAT Report : CongRefineRouteType #1 / optDesign #1                        22.33-s094_1
[12/13 18:58:21     62s] =============================================================================================
[12/13 18:58:21     62s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/13 18:58:21     62s] ---------------------------------------------------------------------------------------------
[12/13 18:58:21     62s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  33.8 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:21     62s] [ MISC                   ]          0:00:00.0  (  66.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:21     62s] ---------------------------------------------------------------------------------------------
[12/13 18:58:21     62s]  CongRefineRouteType #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:21     62s] ---------------------------------------------------------------------------------------------
[12/13 18:58:21     62s] 
[12/13 18:58:21     62s] End: GigaOpt Route Type Constraints Refinement
[12/13 18:58:21     62s] Deleting Lib Analyzer.
[12/13 18:58:21     62s] *** SimplifyNetlist #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:02.5/0:05:45.7 (0.2), mem = 3625.2M
[12/13 18:58:21     62s] Info: 1 net with fixed/cover wires excluded.
[12/13 18:58:21     62s] Info: 1 clock net  excluded from IPO operation.
[12/13 18:58:21     62s] ### Creating LA Mngr. totSessionCpu=0:01:03 mem=3625.2M
[12/13 18:58:21     62s] ### Creating LA Mngr, finished. totSessionCpu=0:01:03 mem=3625.2M
[12/13 18:58:21     62s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/13 18:58:21     62s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2428672.18
[12/13 18:58:21     62s] 
[12/13 18:58:21     62s] Creating Lib Analyzer ...
[12/13 18:58:21     62s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[12/13 18:58:21     62s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[12/13 18:58:21     62s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[12/13 18:58:21     62s] 
[12/13 18:58:21     62s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/13 18:58:21     62s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:03 mem=3625.2M
[12/13 18:58:21     62s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:03 mem=3625.2M
[12/13 18:58:21     62s] Creating Lib Analyzer, finished. 
[12/13 18:58:21     62s] 
[12/13 18:58:21     62s] Active Setup views: VIEW_SETUP 
[12/13 18:58:21     62s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3625.2M, EPOCH TIME: 1734112701.769667
[12/13 18:58:21     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:21     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:21     62s] 
[12/13 18:58:21     62s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:58:21     62s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.001, REAL:0.001, MEM:3625.2M, EPOCH TIME: 1734112701.770731
[12/13 18:58:21     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:21     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:21     62s] [oiPhyDebug] optDemand 613112550.00, spDemand 624534350.00.
[12/13 18:58:21     62s] [LDM::Info] TotalInstCnt at InitDesignMc1: 26
[12/13 18:58:21     62s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[12/13 18:58:21     62s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:03 mem=3625.2M
[12/13 18:58:21     62s] OPERPROF: Starting DPlace-Init at level 1, MEM:3625.2M, EPOCH TIME: 1734112701.771088
[12/13 18:58:21     62s] Processing tracks to init pin-track alignment.
[12/13 18:58:21     62s] z: 2, totalTracks: 1
[12/13 18:58:21     62s] z: 4, totalTracks: 1
[12/13 18:58:21     62s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 18:58:21     62s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3625.2M, EPOCH TIME: 1734112701.771425
[12/13 18:58:21     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:21     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:21     62s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[12/13 18:58:21     62s] 
[12/13 18:58:21     62s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:58:21     62s] 
[12/13 18:58:21     62s]  Skipping Bad Lib Cell Checking (CMU) !
[12/13 18:58:21     62s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.001, REAL:0.001, MEM:3625.2M, EPOCH TIME: 1734112701.772325
[12/13 18:58:21     62s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3625.2M, EPOCH TIME: 1734112701.772365
[12/13 18:58:21     62s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3625.2M, EPOCH TIME: 1734112701.772560
[12/13 18:58:21     62s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3625.2MB).
[12/13 18:58:21     62s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.002, REAL:0.002, MEM:3625.2M, EPOCH TIME: 1734112701.772666
[12/13 18:58:21     62s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/13 18:58:21     62s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 26
[12/13 18:58:21     62s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:03 mem=3625.2M
[12/13 18:58:21     62s] ### Creating RouteCongInterface, started
[12/13 18:58:21     62s] 
[12/13 18:58:21     62s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[12/13 18:58:21     62s] 
[12/13 18:58:21     62s] #optDebug: {0, 1.000}
[12/13 18:58:21     62s] ### Creating RouteCongInterface, finished
[12/13 18:58:21     62s] {MG  {4 0 28.1 0.481536} }
[12/13 18:58:21     62s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4014.9M, EPOCH TIME: 1734112701.784219
[12/13 18:58:21     62s] Found 0 hard placement blockage before merging.
[12/13 18:58:21     62s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4014.9M, EPOCH TIME: 1734112701.784325
[12/13 18:58:21     62s] 
[12/13 18:58:21     62s] Netlist preparation processing... 
[12/13 18:58:21     62s] Removed 0 instance
[12/13 18:58:21     62s] *info: Marking 0 isolation instances dont touch
[12/13 18:58:21     62s] *info: Marking 0 level shifter instances dont touch
[12/13 18:58:21     62s] Deleting 0 temporary hard placement blockage(s).
[12/13 18:58:21     62s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 26
[12/13 18:58:21     62s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4197.9M, EPOCH TIME: 1734112701.797585
[12/13 18:58:21     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:28).
[12/13 18:58:21     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:21     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:21     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:21     62s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:3626.9M, EPOCH TIME: 1734112701.798918
[12/13 18:58:21     62s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2428672.18
[12/13 18:58:21     62s] *** SimplifyNetlist #1 [finish] (optDesign #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:01:02.7/0:05:45.9 (0.2), mem = 3626.9M
[12/13 18:58:21     62s] 
[12/13 18:58:21     62s] =============================================================================================
[12/13 18:58:21     62s]  Step TAT Report : SimplifyNetlist #1 / optDesign #1                            22.33-s094_1
[12/13 18:58:21     62s] =============================================================================================
[12/13 18:58:21     62s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/13 18:58:21     62s] ---------------------------------------------------------------------------------------------
[12/13 18:58:21     62s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  76.9 % )     0:00:00.2 /  0:00:00.2    1.1
[12/13 18:58:21     62s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:21     62s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:21     62s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:21     62s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:21     62s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:21     62s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:21     62s] [ IncrDelayCalc          ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:21     62s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:21     62s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:21     62s] [ MISC                   ]          0:00:00.0  (  17.5 % )     0:00:00.0 /  0:00:00.0    0.5
[12/13 18:58:21     62s] ---------------------------------------------------------------------------------------------
[12/13 18:58:21     62s]  SimplifyNetlist #1 TOTAL           0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/13 18:58:21     62s] ---------------------------------------------------------------------------------------------
[12/13 18:58:21     62s] 
[12/13 18:58:21     62s] *** Starting optimizing excluded clock nets MEM= 3626.9M) ***
[12/13 18:58:21     62s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3626.9M) ***
[12/13 18:58:21     62s] *** Starting optimizing excluded clock nets MEM= 3626.9M) ***
[12/13 18:58:21     62s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3626.9M) ***
[12/13 18:58:21     62s] Info: Done creating the CCOpt slew target map.
[12/13 18:58:21     62s] Begin: GigaOpt high fanout net optimization
[12/13 18:58:21     62s] GigaOpt HFN: use maxLocalDensity 1.2
[12/13 18:58:21     62s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 8 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/13 18:58:21     62s] *** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:02.7/0:05:45.9 (0.2), mem = 3626.9M
[12/13 18:58:21     62s] Info: 1 net with fixed/cover wires excluded.
[12/13 18:58:21     62s] Info: 1 clock net  excluded from IPO operation.
[12/13 18:58:21     62s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2428672.19
[12/13 18:58:21     62s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/13 18:58:21     62s] 
[12/13 18:58:21     62s] Active Setup views: VIEW_SETUP 
[12/13 18:58:21     62s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3626.9M, EPOCH TIME: 1734112701.810474
[12/13 18:58:21     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:21     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:21     62s] 
[12/13 18:58:21     62s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:58:21     62s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.001, REAL:0.001, MEM:3626.9M, EPOCH TIME: 1734112701.811527
[12/13 18:58:21     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:21     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:21     62s] [oiPhyDebug] optDemand 613112550.00, spDemand 624534350.00.
[12/13 18:58:21     62s] [LDM::Info] TotalInstCnt at InitDesignMc1: 26
[12/13 18:58:21     62s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[12/13 18:58:21     62s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:03 mem=3626.9M
[12/13 18:58:21     62s] OPERPROF: Starting DPlace-Init at level 1, MEM:3626.9M, EPOCH TIME: 1734112701.811854
[12/13 18:58:21     62s] Processing tracks to init pin-track alignment.
[12/13 18:58:21     62s] z: 2, totalTracks: 1
[12/13 18:58:21     62s] z: 4, totalTracks: 1
[12/13 18:58:21     62s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 18:58:21     62s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3626.9M, EPOCH TIME: 1734112701.812170
[12/13 18:58:21     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:21     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:21     62s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[12/13 18:58:21     62s] 
[12/13 18:58:21     62s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:58:21     62s] 
[12/13 18:58:21     62s]  Skipping Bad Lib Cell Checking (CMU) !
[12/13 18:58:21     62s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.001, REAL:0.001, MEM:3626.9M, EPOCH TIME: 1734112701.813052
[12/13 18:58:21     62s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3626.9M, EPOCH TIME: 1734112701.813093
[12/13 18:58:21     62s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3626.9M, EPOCH TIME: 1734112701.813243
[12/13 18:58:21     62s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3626.9MB).
[12/13 18:58:21     62s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.002, REAL:0.001, MEM:3626.9M, EPOCH TIME: 1734112701.813345
[12/13 18:58:21     62s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/13 18:58:21     62s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 26
[12/13 18:58:21     62s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:03 mem=3626.9M
[12/13 18:58:21     62s] ### Creating RouteCongInterface, started
[12/13 18:58:21     62s] 
[12/13 18:58:21     62s] #optDebug:  {2, 0.505, 0.8458} {3, 0.505, 0.8458} {4, 0.043, 0.3554} {5, 0.043, 0.3554} 
[12/13 18:58:21     62s] 
[12/13 18:58:21     62s] #optDebug: {0, 1.000}
[12/13 18:58:21     62s] ### Creating RouteCongInterface, finished
[12/13 18:58:21     62s] {MG  {4 0 28.1 0.481536} }
[12/13 18:58:21     62s] AoF 929.2000um
[12/13 18:58:21     62s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/13 18:58:21     62s] Total-nets :: 43, Stn-nets :: 0, ratio :: 0 %, Total-len 619.525, Stn-len 0
[12/13 18:58:21     62s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 26
[12/13 18:58:21     62s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3888.6M, EPOCH TIME: 1734112701.849795
[12/13 18:58:21     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:21     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:21     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:21     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:21     62s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:3627.6M, EPOCH TIME: 1734112701.850967
[12/13 18:58:21     62s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2428672.19
[12/13 18:58:21     62s] *** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.0 (1.2), totSession cpu/real = 0:01:02.8/0:05:46.0 (0.2), mem = 3627.6M
[12/13 18:58:21     62s] 
[12/13 18:58:21     62s] =============================================================================================
[12/13 18:58:21     62s]  Step TAT Report : DrvOpt #1 / optDesign #1                                     22.33-s094_1
[12/13 18:58:21     62s] =============================================================================================
[12/13 18:58:21     62s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/13 18:58:21     62s] ---------------------------------------------------------------------------------------------
[12/13 18:58:21     62s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:21     62s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  10.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:21     62s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:21     62s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:21     62s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:21     62s] [ DetailPlaceInit        ]      1   0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:21     62s] [ MISC                   ]          0:00:00.0  (  82.9 % )     0:00:00.0 /  0:00:00.1    1.2
[12/13 18:58:21     62s] ---------------------------------------------------------------------------------------------
[12/13 18:58:21     62s]  DrvOpt #1 TOTAL                    0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.1    1.2
[12/13 18:58:21     62s] ---------------------------------------------------------------------------------------------
[12/13 18:58:21     62s] 
[12/13 18:58:21     62s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/13 18:58:21     62s] End: GigaOpt high fanout net optimization
[12/13 18:58:21     62s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/13 18:58:21     62s] Deleting Lib Analyzer.
[12/13 18:58:21     62s] Begin: GigaOpt Global Optimization
[12/13 18:58:21     62s] *info: use new DP (enabled)
[12/13 18:58:21     62s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 8 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/13 18:58:21     62s] Info: 1 net with fixed/cover wires excluded.
[12/13 18:58:21     62s] Info: 1 clock net  excluded from IPO operation.
[12/13 18:58:21     62s] *** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:02.8/0:05:46.0 (0.2), mem = 3627.6M
[12/13 18:58:21     62s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2428672.20
[12/13 18:58:21     62s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/13 18:58:21     62s] 
[12/13 18:58:21     62s] Creating Lib Analyzer ...
[12/13 18:58:21     62s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[12/13 18:58:21     62s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[12/13 18:58:21     62s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[12/13 18:58:21     62s] 
[12/13 18:58:21     62s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/13 18:58:22     62s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:03 mem=3627.6M
[12/13 18:58:22     62s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:03 mem=3627.6M
[12/13 18:58:22     62s] Creating Lib Analyzer, finished. 
[12/13 18:58:22     62s] 
[12/13 18:58:22     62s] Active Setup views: VIEW_SETUP 
[12/13 18:58:22     62s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3627.6M, EPOCH TIME: 1734112702.047339
[12/13 18:58:22     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:22     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:22     62s] 
[12/13 18:58:22     62s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:58:22     62s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.001, REAL:0.001, MEM:3627.6M, EPOCH TIME: 1734112702.048560
[12/13 18:58:22     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:22     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:22     62s] [oiPhyDebug] optDemand 613112550.00, spDemand 624534350.00.
[12/13 18:58:22     62s] [LDM::Info] TotalInstCnt at InitDesignMc1: 26
[12/13 18:58:22     62s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[12/13 18:58:22     62s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:03 mem=3627.6M
[12/13 18:58:22     62s] OPERPROF: Starting DPlace-Init at level 1, MEM:3627.6M, EPOCH TIME: 1734112702.049016
[12/13 18:58:22     62s] Processing tracks to init pin-track alignment.
[12/13 18:58:22     62s] z: 2, totalTracks: 1
[12/13 18:58:22     62s] z: 4, totalTracks: 1
[12/13 18:58:22     62s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 18:58:22     62s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3627.6M, EPOCH TIME: 1734112702.049465
[12/13 18:58:22     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:22     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:22     62s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[12/13 18:58:22     62s] 
[12/13 18:58:22     62s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:58:22     62s] 
[12/13 18:58:22     62s]  Skipping Bad Lib Cell Checking (CMU) !
[12/13 18:58:22     62s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.001, REAL:0.001, MEM:3627.6M, EPOCH TIME: 1734112702.050521
[12/13 18:58:22     62s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3627.6M, EPOCH TIME: 1734112702.050562
[12/13 18:58:22     62s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3627.6M, EPOCH TIME: 1734112702.050758
[12/13 18:58:22     62s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3627.6MB).
[12/13 18:58:22     62s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.002, REAL:0.002, MEM:3627.6M, EPOCH TIME: 1734112702.050886
[12/13 18:58:22     62s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/13 18:58:22     62s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 26
[12/13 18:58:22     62s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:03 mem=3627.6M
[12/13 18:58:22     62s] ### Creating RouteCongInterface, started
[12/13 18:58:22     62s] 
[12/13 18:58:22     62s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[12/13 18:58:22     62s] 
[12/13 18:58:22     62s] #optDebug: {0, 1.000}
[12/13 18:58:22     62s] ### Creating RouteCongInterface, finished
[12/13 18:58:22     62s] {MG  {4 0 28.1 0.481536} }
[12/13 18:58:22     63s] *info: 1 clock net excluded
[12/13 18:58:22     63s] *info: 1 net with fixed/cover wires excluded.
[12/13 18:58:22     63s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4047.3M, EPOCH TIME: 1734112702.115387
[12/13 18:58:22     63s] Found 0 hard placement blockage before merging.
[12/13 18:58:22     63s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4047.3M, EPOCH TIME: 1734112702.115499
[12/13 18:58:22     63s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[12/13 18:58:22     63s] +--------+--------+---------+------------+--------+----------+---------+----------------------+
[12/13 18:58:22     63s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
[12/13 18:58:22     63s] +--------+--------+---------+------------+--------+----------+---------+----------------------+
[12/13 18:58:22     63s] |   0.000|   0.000|   69.92%|   0:00:00.0| 4048.3M|VIEW_SETUP|       NA| NA                   |
[12/13 18:58:22     63s] +--------+--------+---------+------------+--------+----------+---------+----------------------+
[12/13 18:58:22     63s] 
[12/13 18:58:22     63s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4048.3M) ***
[12/13 18:58:22     63s] 
[12/13 18:58:22     63s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4048.3M) ***
[12/13 18:58:22     63s] Deleting 0 temporary hard placement blockage(s).
[12/13 18:58:22     63s] Bottom Preferred Layer:
[12/13 18:58:22     63s] +-------------+------------+----------+
[12/13 18:58:22     63s] |    Layer    |    CLK     |   Rule   |
[12/13 18:58:22     63s] +-------------+------------+----------+
[12/13 18:58:22     63s] | met3 (z=3)  |          1 | default  |
[12/13 18:58:22     63s] +-------------+------------+----------+
[12/13 18:58:22     63s] Via Pillar Rule:
[12/13 18:58:22     63s]     None
[12/13 18:58:22     63s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[12/13 18:58:22     63s] Total-nets :: 43, Stn-nets :: 0, ratio :: 0 %, Total-len 619.525, Stn-len 0
[12/13 18:58:22     63s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 26
[12/13 18:58:22     63s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3920.3M, EPOCH TIME: 1734112702.145243
[12/13 18:58:22     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:28).
[12/13 18:58:22     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:22     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:22     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:22     63s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:3655.3M, EPOCH TIME: 1734112702.148900
[12/13 18:58:22     63s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2428672.20
[12/13 18:58:22     63s] *** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.2), totSession cpu/real = 0:01:03.1/0:05:46.3 (0.2), mem = 3655.3M
[12/13 18:58:22     63s] 
[12/13 18:58:22     63s] =============================================================================================
[12/13 18:58:22     63s]  Step TAT Report : GlobalOpt #1 / optDesign #1                                  22.33-s094_1
[12/13 18:58:22     63s] =============================================================================================
[12/13 18:58:22     63s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/13 18:58:22     63s] ---------------------------------------------------------------------------------------------
[12/13 18:58:22     63s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:22     63s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  60.9 % )     0:00:00.2 /  0:00:00.2    1.0
[12/13 18:58:22     63s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:22     63s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:22     63s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:22     63s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:22     63s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:22     63s] [ TransformInit          ]      1   0:00:00.1  (  19.1 % )     0:00:00.1 /  0:00:00.1    1.1
[12/13 18:58:22     63s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:22     63s] [ MISC                   ]          0:00:00.0  (  16.3 % )     0:00:00.0 /  0:00:00.1    2.2
[12/13 18:58:22     63s] ---------------------------------------------------------------------------------------------
[12/13 18:58:22     63s]  GlobalOpt #1 TOTAL                 0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.2
[12/13 18:58:22     63s] ---------------------------------------------------------------------------------------------
[12/13 18:58:22     63s] 
[12/13 18:58:22     63s] End: GigaOpt Global Optimization
[12/13 18:58:22     63s] *** Timing Is met
[12/13 18:58:22     63s] *** Check timing (0:00:00.0)
[12/13 18:58:22     63s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/13 18:58:22     63s] Deleting Lib Analyzer.
[12/13 18:58:22     63s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn
[12/13 18:58:22     63s] Info: 1 net with fixed/cover wires excluded.
[12/13 18:58:22     63s] Info: 1 clock net  excluded from IPO operation.
[12/13 18:58:22     63s] ### Creating LA Mngr. totSessionCpu=0:01:03 mem=3655.3M
[12/13 18:58:22     63s] ### Creating LA Mngr, finished. totSessionCpu=0:01:03 mem=3655.3M
[12/13 18:58:22     63s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/13 18:58:22     63s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3655.3M, EPOCH TIME: 1734112702.154836
[12/13 18:58:22     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:22     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:22     63s] 
[12/13 18:58:22     63s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:58:22     63s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.001, REAL:0.001, MEM:3655.3M, EPOCH TIME: 1734112702.155969
[12/13 18:58:22     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:22     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:22     63s] **INFO: Flow update: Design timing is met.
[12/13 18:58:22     63s] **INFO: Flow update: Design timing is met.
[12/13 18:58:22     63s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow -SimpCCIn
[12/13 18:58:22     63s] Info: 1 net with fixed/cover wires excluded.
[12/13 18:58:22     63s] Info: 1 clock net  excluded from IPO operation.
[12/13 18:58:22     63s] ### Creating LA Mngr. totSessionCpu=0:01:03 mem=3648.3M
[12/13 18:58:22     63s] ### Creating LA Mngr, finished. totSessionCpu=0:01:03 mem=3648.3M
[12/13 18:58:22     63s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4006.0M, EPOCH TIME: 1734112702.196183
[12/13 18:58:22     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:22     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:22     63s] 
[12/13 18:58:22     63s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:58:22     63s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.001, REAL:0.001, MEM:4006.0M, EPOCH TIME: 1734112702.197246
[12/13 18:58:22     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:22     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:22     63s] [oiPhyDebug] optDemand 613112550.00, spDemand 624534350.00.
[12/13 18:58:22     63s] [LDM::Info] TotalInstCnt at InitDesignMc1: 26
[12/13 18:58:22     63s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[12/13 18:58:22     63s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:03 mem=4006.0M
[12/13 18:58:22     63s] OPERPROF: Starting DPlace-Init at level 1, MEM:4006.0M, EPOCH TIME: 1734112702.197599
[12/13 18:58:22     63s] Processing tracks to init pin-track alignment.
[12/13 18:58:22     63s] z: 2, totalTracks: 1
[12/13 18:58:22     63s] z: 4, totalTracks: 1
[12/13 18:58:22     63s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 18:58:22     63s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4006.0M, EPOCH TIME: 1734112702.197921
[12/13 18:58:22     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:22     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:22     63s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[12/13 18:58:22     63s] 
[12/13 18:58:22     63s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:58:22     63s] 
[12/13 18:58:22     63s]  Skipping Bad Lib Cell Checking (CMU) !
[12/13 18:58:22     63s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.001, REAL:0.001, MEM:4006.0M, EPOCH TIME: 1734112702.198863
[12/13 18:58:22     63s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4006.0M, EPOCH TIME: 1734112702.198904
[12/13 18:58:22     63s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4006.0M, EPOCH TIME: 1734112702.199093
[12/13 18:58:22     63s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4006.0MB).
[12/13 18:58:22     63s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.002, REAL:0.002, MEM:4006.0M, EPOCH TIME: 1734112702.199185
[12/13 18:58:22     63s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/13 18:58:22     63s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 26
[12/13 18:58:22     63s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:03 mem=4038.0M
[12/13 18:58:22     63s] Begin: Area Reclaim Optimization
[12/13 18:58:22     63s] *** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:03.2/0:05:46.4 (0.2), mem = 4038.0M
[12/13 18:58:22     63s] 
[12/13 18:58:22     63s] Creating Lib Analyzer ...
[12/13 18:58:22     63s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[12/13 18:58:22     63s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[12/13 18:58:22     63s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[12/13 18:58:22     63s] 
[12/13 18:58:22     63s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/13 18:58:22     63s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:03 mem=4042.0M
[12/13 18:58:22     63s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:03 mem=4042.0M
[12/13 18:58:22     63s] Creating Lib Analyzer, finished. 
[12/13 18:58:22     63s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2428672.21
[12/13 18:58:22     63s] 
[12/13 18:58:22     63s] Active Setup views: VIEW_SETUP 
[12/13 18:58:22     63s] [LDM::Info] TotalInstCnt at InitDesignMc2: 26
[12/13 18:58:22     63s] ### Creating RouteCongInterface, started
[12/13 18:58:22     63s] 
[12/13 18:58:22     63s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[12/13 18:58:22     63s] 
[12/13 18:58:22     63s] #optDebug: {0, 1.000}
[12/13 18:58:22     63s] ### Creating RouteCongInterface, finished
[12/13 18:58:22     63s] {MG  {4 0 28.1 0.481536} }
[12/13 18:58:22     63s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4042.0M, EPOCH TIME: 1734112702.412068
[12/13 18:58:22     63s] Found 0 hard placement blockage before merging.
[12/13 18:58:22     63s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4042.0M, EPOCH TIME: 1734112702.412143
[12/13 18:58:22     63s] Reclaim Optimization WNS Slack 0.012  TNS Slack 0.000 Density 69.92
[12/13 18:58:22     63s] +---------+---------+--------+--------+------------+--------+
[12/13 18:58:22     63s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/13 18:58:22     63s] +---------+---------+--------+--------+------------+--------+
[12/13 18:58:22     63s] |   69.92%|        -|   0.012|   0.000|   0:00:00.0| 4042.0M|
[12/13 18:58:22     63s] |   69.92%|        0|   0.012|   0.000|   0:00:00.0| 4042.0M|
[12/13 18:58:22     63s] #optDebug: <stH: 4.1400 MiSeL: 95.5070>
[12/13 18:58:22     63s] |   69.92%|        0|   0.012|   0.000|   0:00:00.0| 4042.0M|
[12/13 18:58:22     63s] |   69.92%|        0|   0.012|   0.000|   0:00:00.0| 4042.0M|
[12/13 18:58:22     63s] |   69.92%|        0|   0.012|   0.000|   0:00:00.0| 4042.0M|
[12/13 18:58:22     63s] #optDebug: <stH: 4.1400 MiSeL: 95.5070>
[12/13 18:58:22     63s] #optDebug: RTR_SNLTF <10.0000 4.1400> <41.4000> 
[12/13 18:58:22     63s] |   69.92%|        0|   0.012|   0.000|   0:00:00.0| 4042.0M|
[12/13 18:58:22     63s] +---------+---------+--------+--------+------------+--------+
[12/13 18:58:22     63s] Reclaim Optimization End WNS Slack 0.012  TNS Slack 0.000 Density 69.92
[12/13 18:58:22     63s] 
[12/13 18:58:22     63s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[12/13 18:58:22     63s] --------------------------------------------------------------
[12/13 18:58:22     63s] |                                   | Total     | Sequential |
[12/13 18:58:22     63s] --------------------------------------------------------------
[12/13 18:58:22     63s] | Num insts resized                 |       0  |       0    |
[12/13 18:58:22     63s] | Num insts undone                  |       0  |       0    |
[12/13 18:58:22     63s] | Num insts Downsized               |       0  |       0    |
[12/13 18:58:22     63s] | Num insts Samesized               |       0  |       0    |
[12/13 18:58:22     63s] | Num insts Upsized                 |       0  |       0    |
[12/13 18:58:22     63s] | Num multiple commits+uncommits    |       0  |       -    |
[12/13 18:58:22     63s] --------------------------------------------------------------
[12/13 18:58:22     63s] Bottom Preferred Layer:
[12/13 18:58:22     63s] +-------------+------------+----------+
[12/13 18:58:22     63s] |    Layer    |    CLK     |   Rule   |
[12/13 18:58:22     63s] +-------------+------------+----------+
[12/13 18:58:22     63s] | met3 (z=3)  |          1 | default  |
[12/13 18:58:22     63s] +-------------+------------+----------+
[12/13 18:58:22     63s] Via Pillar Rule:
[12/13 18:58:22     63s]     None
[12/13 18:58:22     63s] 
[12/13 18:58:22     63s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[12/13 18:58:22     63s] End: Core Area Reclaim Optimization (cpu = 0:00:00.2) (real = 0:00:00.0) **
[12/13 18:58:22     63s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4042.0M, EPOCH TIME: 1734112702.429532
[12/13 18:58:22     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:28).
[12/13 18:58:22     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:22     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:22     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:22     63s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:4042.0M, EPOCH TIME: 1734112702.430176
[12/13 18:58:22     63s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:4042.0M, EPOCH TIME: 1734112702.430683
[12/13 18:58:22     63s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4042.0M, EPOCH TIME: 1734112702.430753
[12/13 18:58:22     63s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:4042.0M, EPOCH TIME: 1734112702.431195
[12/13 18:58:22     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:22     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:22     63s] 
[12/13 18:58:22     63s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:58:22     63s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.001, REAL:0.001, MEM:4042.0M, EPOCH TIME: 1734112702.432213
[12/13 18:58:22     63s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:4042.0M, EPOCH TIME: 1734112702.432254
[12/13 18:58:22     63s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:4042.0M, EPOCH TIME: 1734112702.432392
[12/13 18:58:22     63s] OPERPROF:     Starting Init-Far-Eye at level 3, MEM:4042.0M, EPOCH TIME: 1734112702.432446
[12/13 18:58:22     63s] OPERPROF:     Finished Init-Far-Eye at level 3, CPU:0.000, REAL:0.000, MEM:4042.0M, EPOCH TIME: 1734112702.432502
[12/13 18:58:22     63s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.002, REAL:0.002, MEM:4042.0M, EPOCH TIME: 1734112702.432574
[12/13 18:58:22     63s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.002, REAL:0.002, MEM:4042.0M, EPOCH TIME: 1734112702.432600
[12/13 18:58:22     63s] TDRefine: refinePlace mode is spiral
[12/13 18:58:22     63s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2428672.11
[12/13 18:58:22     63s] OPERPROF: Starting Refine-Place at level 1, MEM:4042.0M, EPOCH TIME: 1734112702.432660
[12/13 18:58:22     63s] *** Starting refinePlace (0:01:03 mem=4042.0M) ***
[12/13 18:58:22     63s] Total net bbox length = 5.494e+02 (2.548e+02 2.946e+02) (ext = 1.150e+02)
[12/13 18:58:22     63s] 
[12/13 18:58:22     63s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:58:22     63s] Move report: placeLevelShifters moves 1 insts, mean move: 0.46 um, max move: 0.46 um 
[12/13 18:58:22     63s] 	Max move on inst (pretherm): (10.12, 16.57) --> (10.58, 16.57)
[12/13 18:58:22     63s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:4042.0M, EPOCH TIME: 1734112702.432924
[12/13 18:58:22     63s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:4042.0M, EPOCH TIME: 1734112702.432969
[12/13 18:58:22     63s] (I)      Default pattern map key = adc_default.
[12/13 18:58:22     63s] Set min layer with default ( 2 )
[12/13 18:58:22     63s] Set max layer with default ( 127 )
[12/13 18:58:22     63s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:58:22     63s] Min route layer (adjusted) = 2
[12/13 18:58:22     63s] Max route layer (adjusted) = 5
[12/13 18:58:22     63s] (I)      Default pattern map key = adc_default.
[12/13 18:58:22     63s] Set min layer with default ( 2 )
[12/13 18:58:22     63s] Set max layer with default ( 127 )
[12/13 18:58:22     63s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:58:22     63s] Min route layer (adjusted) = 2
[12/13 18:58:22     63s] Max route layer (adjusted) = 5
[12/13 18:58:22     63s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:4042.0M, EPOCH TIME: 1734112702.435803
[12/13 18:58:22     63s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:4042.0M, EPOCH TIME: 1734112702.435860
[12/13 18:58:22     63s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:4042.0M, EPOCH TIME: 1734112702.435892
[12/13 18:58:22     63s] Starting refinePlace ...
[12/13 18:58:22     63s] (I)      Default pattern map key = adc_default.
[12/13 18:58:22     63s] Set min layer with default ( 2 )
[12/13 18:58:22     63s] Set max layer with default ( 127 )
[12/13 18:58:22     63s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:58:22     63s] Min route layer (adjusted) = 2
[12/13 18:58:22     63s] Max route layer (adjusted) = 5
[12/13 18:58:22     63s] One DDP V2 for no tweak run.
[12/13 18:58:22     63s] 
[12/13 18:58:22     63s] Running Spiral MT with 8 threads  fetchWidth=8 
[12/13 18:58:22     63s] Move report: legalization moves 1 insts, mean move: 0.46 um, max move: 0.46 um spiral
[12/13 18:58:22     63s] 	Max move on inst (pretherm): (10.58, 16.57) --> (10.12, 16.57)
[12/13 18:58:22     63s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[12/13 18:58:22     63s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/13 18:58:22     63s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=4010.0MB) @(0:01:03 - 0:01:03).
[12/13 18:58:22     63s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/13 18:58:22     63s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 4010.0MB
[12/13 18:58:22     63s] Statistics of distance of Instance movement in refine placement:
[12/13 18:58:22     63s]   maximum (X+Y) =         0.00 um
[12/13 18:58:22     63s]   mean    (X+Y) =         0.00 um
[12/13 18:58:22     63s] Summary Report:
[12/13 18:58:22     63s] Instances move: 0 (out of 26 movable)
[12/13 18:58:22     63s] Instances flipped: 0
[12/13 18:58:22     63s] Mean displacement: 0.00 um
[12/13 18:58:22     63s] Max displacement: 0.00 um 
[12/13 18:58:22     63s] Total instances moved : 0
[12/13 18:58:22     63s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.010, REAL:0.009, MEM:4010.0M, EPOCH TIME: 1734112702.444571
[12/13 18:58:22     63s] Total net bbox length = 5.494e+02 (2.548e+02 2.946e+02) (ext = 1.150e+02)
[12/13 18:58:22     63s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 4010.0MB
[12/13 18:58:22     63s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=4010.0MB) @(0:01:03 - 0:01:03).
[12/13 18:58:22     63s] *** Finished refinePlace (0:01:03 mem=4010.0M) ***
[12/13 18:58:22     63s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2428672.11
[12/13 18:58:22     63s] OPERPROF: Finished Refine-Place at level 1, CPU:0.014, REAL:0.012, MEM:4010.0M, EPOCH TIME: 1734112702.444858
[12/13 18:58:22     63s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4010.0M, EPOCH TIME: 1734112702.445047
[12/13 18:58:22     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:28).
[12/13 18:58:22     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:22     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:22     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:22     63s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:4010.0M, EPOCH TIME: 1734112702.445549
[12/13 18:58:22     63s] *** maximum move = 0.00 um ***
[12/13 18:58:22     63s] *** Finished re-routing un-routed nets (4010.0M) ***
[12/13 18:58:22     63s] OPERPROF: Starting DPlace-Init at level 1, MEM:4010.0M, EPOCH TIME: 1734112702.446370
[12/13 18:58:22     63s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4010.0M, EPOCH TIME: 1734112702.446767
[12/13 18:58:22     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:22     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:22     63s] 
[12/13 18:58:22     63s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:58:22     63s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.001, REAL:0.001, MEM:4010.0M, EPOCH TIME: 1734112702.447725
[12/13 18:58:22     63s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4010.0M, EPOCH TIME: 1734112702.447771
[12/13 18:58:22     63s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4010.0M, EPOCH TIME: 1734112702.447947
[12/13 18:58:22     63s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:4010.0M, EPOCH TIME: 1734112702.448005
[12/13 18:58:22     63s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.000, REAL:0.000, MEM:4010.0M, EPOCH TIME: 1734112702.448076
[12/13 18:58:22     63s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.002, REAL:0.002, MEM:4010.0M, EPOCH TIME: 1734112702.448154
[12/13 18:58:22     63s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/13 18:58:22     63s] 
[12/13 18:58:22     63s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=4042.0M) ***
[12/13 18:58:22     63s] Deleting 0 temporary hard placement blockage(s).
[12/13 18:58:22     63s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 26
[12/13 18:58:22     63s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2428672.21
[12/13 18:58:22     63s] *** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:01:03.5/0:05:46.6 (0.2), mem = 4042.0M
[12/13 18:58:22     63s] 
[12/13 18:58:22     63s] =============================================================================================
[12/13 18:58:22     63s]  Step TAT Report : AreaOpt #1 / optDesign #1                                    22.33-s094_1
[12/13 18:58:22     63s] =============================================================================================
[12/13 18:58:22     63s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/13 18:58:22     63s] ---------------------------------------------------------------------------------------------
[12/13 18:58:22     63s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:22     63s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  77.8 % )     0:00:00.2 /  0:00:00.2    1.0
[12/13 18:58:22     63s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:22     63s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:22     63s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:22     63s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:22     63s] [ OptimizationStep       ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    2.2
[12/13 18:58:22     63s] [ OptSingleIteration     ]      5   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    2.7
[12/13 18:58:22     63s] [ OptGetWeight           ]     15   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:22     63s] [ OptEval                ]     15   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:22     63s] [ OptCommit              ]     15   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:22     63s] [ PostCommitDelayUpdate  ]     15   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:22     63s] [ RefinePlace            ]      1   0:00:00.0  (  10.2 % )     0:00:00.0 /  0:00:00.0    0.8
[12/13 18:58:22     63s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:22     63s] [ MISC                   ]          0:00:00.0  (   5.1 % )     0:00:00.0 /  0:00:00.0    0.8
[12/13 18:58:22     63s] ---------------------------------------------------------------------------------------------
[12/13 18:58:22     63s]  AreaOpt #1 TOTAL                   0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[12/13 18:58:22     63s] ---------------------------------------------------------------------------------------------
[12/13 18:58:22     63s] 
[12/13 18:58:22     63s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 26
[12/13 18:58:22     63s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3914.0M, EPOCH TIME: 1734112702.456855
[12/13 18:58:22     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:22     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:22     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:22     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:22     63s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:3652.0M, EPOCH TIME: 1734112702.457986
[12/13 18:58:22     63s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=3652.00M, totSessionCpu=0:01:03).
[12/13 18:58:22     63s] *** LocalWireReclaim #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:03.5/0:05:46.6 (0.2), mem = 3652.0M
[12/13 18:58:22     63s] Starting local wire reclaim
[12/13 18:58:22     63s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3652.0M, EPOCH TIME: 1734112702.481244
[12/13 18:58:22     63s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3652.0M, EPOCH TIME: 1734112702.481292
[12/13 18:58:22     63s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3652.0M, EPOCH TIME: 1734112702.481340
[12/13 18:58:22     63s] Processing tracks to init pin-track alignment.
[12/13 18:58:22     63s] z: 2, totalTracks: 1
[12/13 18:58:22     63s] z: 4, totalTracks: 1
[12/13 18:58:22     63s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 18:58:22     63s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3652.0M, EPOCH TIME: 1734112702.481799
[12/13 18:58:22     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:22     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:22     63s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[12/13 18:58:22     63s] 
[12/13 18:58:22     63s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:58:22     63s] 
[12/13 18:58:22     63s]  Skipping Bad Lib Cell Checking (CMU) !
[12/13 18:58:22     63s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.001, REAL:0.001, MEM:3652.0M, EPOCH TIME: 1734112702.482947
[12/13 18:58:22     63s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3652.0M, EPOCH TIME: 1734112702.482988
[12/13 18:58:22     63s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3652.0M, EPOCH TIME: 1734112702.483168
[12/13 18:58:22     63s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3652.0MB).
[12/13 18:58:22     63s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.002, REAL:0.002, MEM:3652.0M, EPOCH TIME: 1734112702.483272
[12/13 18:58:22     63s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.002, REAL:0.002, MEM:3652.0M, EPOCH TIME: 1734112702.483298
[12/13 18:58:22     63s] TDRefine: refinePlace mode is spiral
[12/13 18:58:22     63s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2428672.12
[12/13 18:58:22     63s] OPERPROF:   Starting Refine-Place at level 2, MEM:3652.0M, EPOCH TIME: 1734112702.483367
[12/13 18:58:22     63s] *** Starting refinePlace (0:01:03 mem=3652.0M) ***
[12/13 18:58:22     63s] Total net bbox length = 5.494e+02 (2.548e+02 2.946e+02) (ext = 1.150e+02)
[12/13 18:58:22     63s] 
[12/13 18:58:22     63s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:58:22     63s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3652.0M, EPOCH TIME: 1734112702.483593
[12/13 18:58:22     63s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3652.0M, EPOCH TIME: 1734112702.483656
[12/13 18:58:22     63s] (I)      Default pattern map key = adc_default.
[12/13 18:58:22     63s] Set min layer with default ( 2 )
[12/13 18:58:22     63s] Set max layer with default ( 127 )
[12/13 18:58:22     63s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:58:22     63s] Min route layer (adjusted) = 2
[12/13 18:58:22     63s] Max route layer (adjusted) = 5
[12/13 18:58:22     63s] (I)      Default pattern map key = adc_default.
[12/13 18:58:22     63s] Set min layer with default ( 2 )
[12/13 18:58:22     63s] Set max layer with default ( 127 )
[12/13 18:58:22     63s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:58:22     63s] Min route layer (adjusted) = 2
[12/13 18:58:22     63s] Max route layer (adjusted) = 5
[12/13 18:58:22     63s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3652.0M, EPOCH TIME: 1734112702.486530
[12/13 18:58:22     63s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3652.0M, EPOCH TIME: 1734112702.486582
[12/13 18:58:22     63s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:3652.0M, EPOCH TIME: 1734112702.486619
[12/13 18:58:22     63s] Starting refinePlace ...
[12/13 18:58:22     63s] (I)      Default pattern map key = adc_default.
[12/13 18:58:22     63s] Set min layer with default ( 2 )
[12/13 18:58:22     63s] Set max layer with default ( 127 )
[12/13 18:58:22     63s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:58:22     63s] Min route layer (adjusted) = 2
[12/13 18:58:22     63s] Max route layer (adjusted) = 5
[12/13 18:58:22     63s] One DDP V2 for no tweak run.
[12/13 18:58:22     63s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:3652.0M, EPOCH TIME: 1734112702.487789
[12/13 18:58:22     63s] OPERPROF:         Starting Compute-Min-Padding at level 5, MEM:3652.0M, EPOCH TIME: 1734112702.487938
[12/13 18:58:22     63s] OPERPROF:           Starting Get-Context-Min-Padding at level 6, MEM:3652.0M, EPOCH TIME: 1734112702.487978
[12/13 18:58:22     63s] OPERPROF:           Finished Get-Context-Min-Padding at level 6, CPU:0.000, REAL:0.000, MEM:3652.0M, EPOCH TIME: 1734112702.488006
[12/13 18:58:22     63s] MP Top (26): mp=1.050. U=0.699.
[12/13 18:58:22     63s] OPERPROF:         Finished Compute-Min-Padding at level 5, CPU:0.000, REAL:0.000, MEM:3652.0M, EPOCH TIME: 1734112702.488072
[12/13 18:58:22     63s] [Pin padding] pin density ratio 0.45
[12/13 18:58:22     63s] OPERPROF:         Starting Tweak-Cong-DB/Build-Timing-Info at level 5, MEM:3652.0M, EPOCH TIME: 1734112702.488119
[12/13 18:58:22     63s] OPERPROF:           Starting Tweak-Cong-DB/Init-AAE-Timing-Info at level 6, MEM:3652.0M, EPOCH TIME: 1734112702.488162
[12/13 18:58:22     63s] OPERPROF:             Starting InitSKP at level 7, MEM:3652.0M, EPOCH TIME: 1734112702.488338
[12/13 18:58:22     63s] no activity file in design. spp won't run.
[12/13 18:58:22     63s] no activity file in design. spp won't run.
[12/13 18:58:22     63s] **WARN: (IMPSP-12502):	Slack driven placement is disabled because either timing libraries or timing constraint files are not provided.
[12/13 18:58:22     63s] SKP cleared!
[12/13 18:58:22     63s] OPERPROF:             Finished InitSKP at level 7, CPU:0.066, REAL:0.050, MEM:3652.0M, EPOCH TIME: 1734112702.538070
[12/13 18:58:22     63s] **WARN: AAE based timing driven is off.
[12/13 18:58:22     63s] Init TDGP AAE failed.
[12/13 18:58:22     63s] OPERPROF:           Finished Tweak-Cong-DB/Init-AAE-Timing-Info at level 6, CPU:0.066, REAL:0.050, MEM:3652.0M, EPOCH TIME: 1734112702.538176
[12/13 18:58:22     63s] OPERPROF:         Finished Tweak-Cong-DB/Build-Timing-Info at level 5, CPU:0.066, REAL:0.050, MEM:3652.0M, EPOCH TIME: 1734112702.538221
[12/13 18:58:22     63s] Build timing info failed.
[12/13 18:58:22     63s] AAE Timing clean up.
[12/13 18:58:22     63s] Tweakage: fix icg 1, fix clk 0.
[12/13 18:58:22     63s] Tweakage: density cost 1, scale 0.4.
[12/13 18:58:22     63s] Tweakage: activity cost 0, scale 1.0.
[12/13 18:58:22     63s] Tweakage: congestion cost on, scale 1.0.
[12/13 18:58:22     63s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:3780.0M, EPOCH TIME: 1734112702.540930
[12/13 18:58:22     63s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, MEM:3780.0M, EPOCH TIME: 1734112702.541215
[12/13 18:58:22     63s] Tweakage swap 0 pairs.
[12/13 18:58:22     63s] Tweakage swap 0 pairs.
[12/13 18:58:22     63s] Tweakage swap 0 pairs.
[12/13 18:58:22     63s] Tweakage swap 1 pairs.
[12/13 18:58:22     63s] Tweakage swap 0 pairs.
[12/13 18:58:22     63s] Tweakage swap 0 pairs.
[12/13 18:58:22     63s] Tweakage swap 0 pairs.
[12/13 18:58:22     63s] Tweakage swap 0 pairs.
[12/13 18:58:22     63s] Tweakage swap 0 pairs.
[12/13 18:58:22     63s] Tweakage swap 0 pairs.
[12/13 18:58:22     63s] Tweakage swap 0 pairs.
[12/13 18:58:22     63s] Tweakage swap 0 pairs.
[12/13 18:58:22     63s] Bin number illegal: 1.
[12/13 18:58:22     63s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, CPU:0.096, REAL:0.094, MEM:4729.0M, EPOCH TIME: 1734112702.635433
[12/13 18:58:22     63s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:0.097, REAL:0.095, MEM:4729.0M, EPOCH TIME: 1734112702.635545
[12/13 18:58:22     63s] Call icdpEval cleanup ...
[12/13 18:58:22     63s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.329, REAL:0.182, MEM:3675.0M, EPOCH TIME: 1734112702.669997
[12/13 18:58:22     63s] Move report: Congestion aware Tweak moves 3 insts, mean move: 7.21 um, max move: 16.10 um 
[12/13 18:58:22     63s] 	Max move on inst (therm1/g310): (26.22, 24.84) --> (18.40, 33.12)
[12/13 18:58:22     63s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.3, real=0:00:00.0, mem=3675.0mb) @(0:01:03 - 0:01:04).
[12/13 18:58:22     63s] 
[12/13 18:58:22     63s] Running Spiral MT with 8 threads  fetchWidth=8 
[12/13 18:58:22     63s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/13 18:58:22     63s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[12/13 18:58:22     63s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/13 18:58:22     63s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3643.0MB) @(0:01:04 - 0:01:04).
[12/13 18:58:22     63s] Move report: Detail placement moves 3 insts, mean move: 7.21 um, max move: 16.10 um 
[12/13 18:58:22     63s] 	Max move on inst (therm1/g310): (26.22, 24.84) --> (18.40, 33.12)
[12/13 18:58:22     63s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 3643.0MB
[12/13 18:58:22     63s] Statistics of distance of Instance movement in refine placement:
[12/13 18:58:22     63s]   maximum (X+Y) =        16.10 um
[12/13 18:58:22     63s]   inst (therm1/g310) with max move: (26.22, 24.84) -> (18.4, 33.12)
[12/13 18:58:22     63s]   mean    (X+Y) =         7.21 um
[12/13 18:58:22     63s] Summary Report:
[12/13 18:58:22     63s] Instances move: 3 (out of 26 movable)
[12/13 18:58:22     63s] Instances flipped: 0
[12/13 18:58:22     63s] Mean displacement: 7.21 um
[12/13 18:58:22     63s] Max displacement: 16.10 um (Instance: therm1/g310) (26.22, 24.84) -> (18.4, 33.12)
[12/13 18:58:22     63s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: CLKINVX2
[12/13 18:58:22     63s] Total instances moved : 3
[12/13 18:58:22     63s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.338, REAL:0.190, MEM:3643.0M, EPOCH TIME: 1734112702.676450
[12/13 18:58:22     63s] Total net bbox length = 5.479e+02 (2.447e+02 3.032e+02) (ext = 1.150e+02)
[12/13 18:58:22     63s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 3643.0MB
[12/13 18:58:22     63s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=3643.0MB) @(0:01:03 - 0:01:04).
[12/13 18:58:22     63s] *** Finished refinePlace (0:01:04 mem=3643.0M) ***
[12/13 18:58:22     63s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2428672.12
[12/13 18:58:22     63s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.342, REAL:0.193, MEM:3643.0M, EPOCH TIME: 1734112702.676696
[12/13 18:58:22     63s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:3643.0M, EPOCH TIME: 1734112702.676757
[12/13 18:58:22     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:28).
[12/13 18:58:22     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:22     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:22     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:22     63s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.001, REAL:0.001, MEM:3643.0M, EPOCH TIME: 1734112702.677392
[12/13 18:58:22     63s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.345, REAL:0.196, MEM:3643.0M, EPOCH TIME: 1734112702.677457
[12/13 18:58:22     63s] *** LocalWireReclaim #1 [finish] (optDesign #1) : cpu/real = 0:00:00.4/0:00:00.2 (1.7), totSession cpu/real = 0:01:03.8/0:05:46.8 (0.2), mem = 3643.0M
[12/13 18:58:22     63s] 
[12/13 18:58:22     63s] =============================================================================================
[12/13 18:58:22     63s]  Step TAT Report : LocalWireReclaim #1 / optDesign #1                           22.33-s094_1
[12/13 18:58:22     63s] =============================================================================================
[12/13 18:58:22     63s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/13 18:58:22     63s] ---------------------------------------------------------------------------------------------
[12/13 18:58:22     63s] [ RefinePlace            ]      1   0:00:00.2  (  95.7 % )     0:00:00.2 /  0:00:00.3    1.8
[12/13 18:58:22     63s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:22     63s] [ TimingUpdate           ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:22     63s] [ MISC                   ]          0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:22     63s] ---------------------------------------------------------------------------------------------
[12/13 18:58:22     63s]  LocalWireReclaim #1 TOTAL          0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.4    1.7
[12/13 18:58:22     63s] ---------------------------------------------------------------------------------------------
[12/13 18:58:22     63s] 
[12/13 18:58:22     63s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/13 18:58:22     63s] #################################################################################
[12/13 18:58:22     63s] # Design Stage: PreRoute
[12/13 18:58:22     63s] # Design Name: adc
[12/13 18:58:22     63s] # Design Mode: 130nm
[12/13 18:58:22     63s] # Analysis Mode: MMMC Non-OCV 
[12/13 18:58:22     63s] # Parasitics Mode: No SPEF/RCDB 
[12/13 18:58:22     63s] # Signoff Settings: SI Off 
[12/13 18:58:22     63s] #################################################################################
[12/13 18:58:22     64s] Topological Sorting (REAL = 0:00:00.0, MEM = 3639.5M, InitMEM = 3639.5M)
[12/13 18:58:22     64s] Calculate delays in BcWc mode...
[12/13 18:58:22     64s] Start delay calculation (fullDC) (8 T). (MEM=3644.5)
[12/13 18:58:22     64s] End AAE Lib Interpolated Model. (MEM=3656.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 18:58:22     64s] Total number of fetched objects 47
[12/13 18:58:22     64s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 18:58:22     64s] End delay calculation. (MEM=4147.74 CPU=0:00:00.0 REAL=0:00:00.0)
[12/13 18:58:22     64s] End delay calculation (fullDC). (MEM=4147.74 CPU=0:00:00.1 REAL=0:00:00.0)
[12/13 18:58:22     64s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4147.7M) ***
[12/13 18:58:22     64s] eGR doReRoute: optGuide
[12/13 18:58:22     64s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4147.7M, EPOCH TIME: 1734112702.966147
[12/13 18:58:22     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:22     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:22     64s] Cell adc LLGs are deleted
[12/13 18:58:22     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:22     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:22     64s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.002, REAL:0.002, MEM:3639.7M, EPOCH TIME: 1734112702.968051
[12/13 18:58:22     64s] {MMLU 0 1 47}
[12/13 18:58:22     64s] ### Creating LA Mngr. totSessionCpu=0:01:04 mem=3639.7M
[12/13 18:58:22     64s] ### Creating LA Mngr, finished. totSessionCpu=0:01:04 mem=3639.7M
[12/13 18:58:22     64s] Running pre-eGR process
[12/13 18:58:22     64s] (I)      Initializing eGR engine (regular)
[12/13 18:58:22     64s] Set min layer with default ( 2 )
[12/13 18:58:22     64s] Set max layer with default ( 127 )
[12/13 18:58:22     64s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:58:22     64s] Min route layer (adjusted) = 2
[12/13 18:58:22     64s] Max route layer (adjusted) = 5
[12/13 18:58:22     64s] (I)      Initializing eGR engine (regular)
[12/13 18:58:22     64s] Set min layer with default ( 2 )
[12/13 18:58:22     64s] Set max layer with default ( 127 )
[12/13 18:58:22     64s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:58:22     64s] Min route layer (adjusted) = 2
[12/13 18:58:22     64s] Max route layer (adjusted) = 5
[12/13 18:58:22     64s] (I)      Started Early Global Route kernel ( Curr Mem: 3.46 MB )
[12/13 18:58:22     64s] (I)      Running eGR Regular flow
[12/13 18:58:22     64s] (I)      # wire layers (front) : 6
[12/13 18:58:22     64s] (I)      # wire layers (back)  : 0
[12/13 18:58:22     64s] (I)      min wire layer : 1
[12/13 18:58:22     64s] (I)      max wire layer : 5
[12/13 18:58:22     64s] (I)      # cut layers (front) : 5
[12/13 18:58:22     64s] (I)      # cut layers (back)  : 0
[12/13 18:58:22     64s] (I)      min cut layer : 1
[12/13 18:58:22     64s] (I)      max cut layer : 4
[12/13 18:58:22     64s] (I)      ================================ Layers ================================
[12/13 18:58:22     64s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/13 18:58:22     64s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[12/13 18:58:22     64s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/13 18:58:22     64s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[12/13 18:58:22     64s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[12/13 18:58:22     64s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[12/13 18:58:22     64s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[12/13 18:58:22     64s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[12/13 18:58:22     64s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[12/13 18:58:22     64s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[12/13 18:58:22     64s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[12/13 18:58:22     64s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[12/13 18:58:22     64s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[12/13 18:58:22     64s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[12/13 18:58:22     64s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/13 18:58:22     64s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[12/13 18:58:22     64s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[12/13 18:58:22     64s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/13 18:58:22     64s] (I)      Started Import and model ( Curr Mem: 3.46 MB )
[12/13 18:58:22     64s] (I)      Default pattern map key = adc_default.
[12/13 18:58:22     64s] (I)      == Non-default Options ==
[12/13 18:58:22     64s] (I)      Maximum routing layer                              : 5
[12/13 18:58:22     64s] (I)      Top routing layer                                  : 5
[12/13 18:58:22     64s] (I)      Number of threads                                  : 8
[12/13 18:58:22     64s] (I)      Route tie net to shape                             : auto
[12/13 18:58:22     64s] (I)      Method to set GCell size                           : row
[12/13 18:58:22     64s] (I)      Tie hi/lo max distance                             : 41.400000
[12/13 18:58:22     64s] (I)      Counted 88 PG shapes. eGR will not process PG shapes layer by layer.
[12/13 18:58:22     64s] (I)      ============== Pin Summary ==============
[12/13 18:58:22     64s] (I)      +-------+--------+---------+------------+
[12/13 18:58:22     64s] (I)      | Layer | # pins | % total |      Group |
[12/13 18:58:22     64s] (I)      +-------+--------+---------+------------+
[12/13 18:58:22     64s] (I)      |     1 |     85 |   85.00 |        Pin |
[12/13 18:58:22     64s] (I)      |     2 |     15 |   15.00 |        Pin |
[12/13 18:58:22     64s] (I)      |     3 |      0 |    0.00 | Pin access |
[12/13 18:58:22     64s] (I)      |     4 |      0 |    0.00 | Pin access |
[12/13 18:58:22     64s] (I)      |     5 |      0 |    0.00 |      Other |
[12/13 18:58:22     64s] (I)      +-------+--------+---------+------------+
[12/13 18:58:22     64s] (I)      Use row-based GCell size
[12/13 18:58:22     64s] (I)      Use row-based GCell align
[12/13 18:58:22     64s] (I)      layer 0 area = 83000
[12/13 18:58:22     64s] (I)      layer 1 area = 67600
[12/13 18:58:22     64s] (I)      layer 2 area = 240000
[12/13 18:58:22     64s] (I)      layer 3 area = 240000
[12/13 18:58:22     64s] (I)      layer 4 area = 4000000
[12/13 18:58:22     64s] (I)      GCell unit size   : 4140
[12/13 18:58:22     64s] (I)      GCell multiplier  : 1
[12/13 18:58:22     64s] (I)      GCell row height  : 4140
[12/13 18:58:22     64s] (I)      Actual row height : 4140
[12/13 18:58:22     64s] (I)      GCell align ref   : 8280 8280
[12/13 18:58:22     64s] [NR-eGR] Track table information for default rule: 
[12/13 18:58:22     64s] [NR-eGR] met1 has single uniform track structure
[12/13 18:58:22     64s] [NR-eGR] met2 has single uniform track structure
[12/13 18:58:22     64s] [NR-eGR] met3 has single uniform track structure
[12/13 18:58:22     64s] [NR-eGR] met4 has single uniform track structure
[12/13 18:58:22     64s] [NR-eGR] met5 has single uniform track structure
[12/13 18:58:22     64s] (I)      ============== Default via ===============
[12/13 18:58:22     64s] (I)      +---+------------------+-----------------+
[12/13 18:58:22     64s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[12/13 18:58:22     64s] (I)      +---+------------------+-----------------+
[12/13 18:58:22     64s] (I)      | 1 |    2  M1M2_PR_R  |    1  M1M2_PR   |
[12/13 18:58:22     64s] (I)      | 2 |    7  M2M3_PR_R  |    6  M2M3_PR   |
[12/13 18:58:22     64s] (I)      | 3 |   11  M3M4_PR    |   11  M3M4_PR   |
[12/13 18:58:22     64s] (I)      | 4 |   16  M4M5_PR    |   16  M4M5_PR   |
[12/13 18:58:22     64s] (I)      +---+------------------+-----------------+
[12/13 18:58:22     64s] [NR-eGR] Read 104 PG shapes
[12/13 18:58:22     64s] [NR-eGR] Read 0 clock shapes
[12/13 18:58:22     64s] [NR-eGR] Read 0 other shapes
[12/13 18:58:22     64s] [NR-eGR] #Routing Blockages  : 0
[12/13 18:58:22     64s] [NR-eGR] #Instance Blockages : 68
[12/13 18:58:22     64s] [NR-eGR] #PG Blockages       : 104
[12/13 18:58:22     64s] [NR-eGR] #Halo Blockages     : 0
[12/13 18:58:22     64s] [NR-eGR] #Boundary Blockages : 0
[12/13 18:58:22     64s] [NR-eGR] #Clock Blockages    : 0
[12/13 18:58:22     64s] [NR-eGR] #Other Blockages    : 0
[12/13 18:58:22     64s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/13 18:58:22     64s] (I)      Custom ignore net properties:
[12/13 18:58:22     64s] (I)      1 : NotLegal
[12/13 18:58:22     64s] (I)      Default ignore net properties:
[12/13 18:58:22     64s] (I)      1 : Special
[12/13 18:58:22     64s] (I)      2 : Analog
[12/13 18:58:22     64s] (I)      3 : Fixed
[12/13 18:58:22     64s] (I)      4 : Skipped
[12/13 18:58:22     64s] (I)      5 : MixedSignal
[12/13 18:58:22     64s] (I)      Prerouted net properties:
[12/13 18:58:22     64s] (I)      1 : NotLegal
[12/13 18:58:22     64s] (I)      2 : Special
[12/13 18:58:22     64s] (I)      3 : Analog
[12/13 18:58:22     64s] (I)      4 : Fixed
[12/13 18:58:22     64s] (I)      5 : Skipped
[12/13 18:58:22     64s] (I)      6 : MixedSignal
[12/13 18:58:22     64s] [NR-eGR] Early global route reroute all routable nets
[12/13 18:58:22     64s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 19
[12/13 18:58:22     64s] [NR-eGR] Read 43 nets ( ignored 1 )
[12/13 18:58:22     64s] (I)        Front-side 43 ( ignored 1 )
[12/13 18:58:22     64s] (I)        Back-side  0 ( ignored 0 )
[12/13 18:58:22     64s] (I)        Both-side  0 ( ignored 0 )
[12/13 18:58:22     64s] (I)      early_global_route_priority property id does not exist.
[12/13 18:58:22     64s] (I)      Read Num Blocks=172  Num Prerouted Wires=19  Num CS=0
[12/13 18:58:22     64s] (I)      Layer 1 (V) : #blockages 90 : #preroutes 10
[12/13 18:58:22     64s] (I)      Layer 2 (H) : #blockages 39 : #preroutes 8
[12/13 18:58:22     64s] (I)      Layer 3 (V) : #blockages 31 : #preroutes 1
[12/13 18:58:22     64s] (I)      Layer 4 (H) : #blockages 12 : #preroutes 0
[12/13 18:58:22     64s] (I)      Number of ignored nets                =      1
[12/13 18:58:22     64s] (I)      Number of connected nets              =      0
[12/13 18:58:22     64s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[12/13 18:58:22     64s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/13 18:58:22     64s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/13 18:58:22     64s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/13 18:58:22     64s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/13 18:58:22     64s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/13 18:58:22     64s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/13 18:58:22     64s] (I)      Ndr track 0 does not exist
[12/13 18:58:22     64s] (I)      ---------------------Grid Graph Info--------------------
[12/13 18:58:22     64s] (I)      Routing area        : (0, 0) - (47380, 45540)
[12/13 18:58:22     64s] (I)      Core area           : (8280, 8280) - (39100, 37260)
[12/13 18:58:22     64s] (I)      Site width          :   460  (dbu)
[12/13 18:58:22     64s] (I)      Row height          :  4140  (dbu)
[12/13 18:58:22     64s] (I)      GCell row height    :  4140  (dbu)
[12/13 18:58:22     64s] (I)      GCell width         :  4140  (dbu)
[12/13 18:58:22     64s] (I)      GCell height        :  4140  (dbu)
[12/13 18:58:22     64s] (I)      Grid                :    12    11     5
[12/13 18:58:22     64s] (I)      Layer numbers       :     1     2     3     4     5
[12/13 18:58:22     64s] (I)      Vertical capacity   :     0  4140     0  4140     0
[12/13 18:58:22     64s] (I)      Horizontal capacity :     0     0  4140     0  4140
[12/13 18:58:22     64s] (I)      Default wire width  :   140   140   300   300  1600
[12/13 18:58:22     64s] (I)      Default wire space  :   140   140   300   300  1600
[12/13 18:58:22     64s] (I)      Default wire pitch  :   280   280   600   600  3200
[12/13 18:58:22     64s] (I)      Default pitch size  :   280   460   610   615  3660
[12/13 18:58:22     64s] (I)      First track coord   :   460   460   350   900  4620
[12/13 18:58:22     64s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[12/13 18:58:22     64s] (I)      Total num of tracks :    98   102    74    76    11
[12/13 18:58:22     64s] (I)      Num of masks        :     1     1     1     1     1
[12/13 18:58:22     64s] (I)      Num of trim masks   :     0     0     0     0     0
[12/13 18:58:22     64s] (I)      --------------------------------------------------------
[12/13 18:58:22     64s] 
[12/13 18:58:22     64s] [NR-eGR] ============ Routing rule table ============
[12/13 18:58:22     64s] [NR-eGR] Rule id: 0  Nets: 42
[12/13 18:58:22     64s] [NR-eGR] ========================================
[12/13 18:58:22     64s] [NR-eGR] 
[12/13 18:58:22     64s] (I)      ======== NDR :  =========
[12/13 18:58:22     64s] (I)      +--------------+--------+
[12/13 18:58:22     64s] (I)      |           ID |      0 |
[12/13 18:58:22     64s] (I)      |         Name |        |
[12/13 18:58:22     64s] (I)      |      Default |    yes |
[12/13 18:58:22     64s] (I)      |  Clk Special |     no |
[12/13 18:58:22     64s] (I)      | Hard spacing |     no |
[12/13 18:58:22     64s] (I)      |    NDR track | (none) |
[12/13 18:58:22     64s] (I)      |      NDR via | (none) |
[12/13 18:58:22     64s] (I)      |  Extra space |      0 |
[12/13 18:58:22     64s] (I)      |      Shields |      0 |
[12/13 18:58:22     64s] (I)      |   Demand (H) |      1 |
[12/13 18:58:22     64s] (I)      |   Demand (V) |      1 |
[12/13 18:58:22     64s] (I)      |        #Nets |     42 |
[12/13 18:58:22     64s] (I)      +--------------+--------+
[12/13 18:58:22     64s] (I)      +-------------------------------------------------------------------------------------+
[12/13 18:58:22     64s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/13 18:58:22     64s] (I)      +-------------------------------------------------------------------------------------+
[12/13 18:58:22     64s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[12/13 18:58:22     64s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[12/13 18:58:22     64s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[12/13 18:58:22     64s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[12/13 18:58:22     64s] (I)      +-------------------------------------------------------------------------------------+
[12/13 18:58:22     64s] (I)      ======== NDR :  =========
[12/13 18:58:22     64s] (I)      +--------------+--------+
[12/13 18:58:22     64s] (I)      |           ID |      1 |
[12/13 18:58:22     64s] (I)      |         Name |        |
[12/13 18:58:22     64s] (I)      |      Default |     no |
[12/13 18:58:22     64s] (I)      |  Clk Special |     no |
[12/13 18:58:22     64s] (I)      | Hard spacing |     no |
[12/13 18:58:22     64s] (I)      |    NDR track | (none) |
[12/13 18:58:22     64s] (I)      |      NDR via | (none) |
[12/13 18:58:22     64s] (I)      |  Extra space |      1 |
[12/13 18:58:22     64s] (I)      |      Shields |      0 |
[12/13 18:58:22     64s] (I)      |   Demand (H) |      2 |
[12/13 18:58:22     64s] (I)      |   Demand (V) |      2 |
[12/13 18:58:22     64s] (I)      |        #Nets |      0 |
[12/13 18:58:22     64s] (I)      +--------------+--------+
[12/13 18:58:22     64s] (I)      +-------------------------------------------------------------------------------------+
[12/13 18:58:22     64s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/13 18:58:22     64s] (I)      +-------------------------------------------------------------------------------------+
[12/13 18:58:22     64s] (I)      |  met2    140      140    920      460      2      1      1    200    100        yes |
[12/13 18:58:22     64s] (I)      |  met3    300      300   1200      600      2      1      1    200    100        yes |
[12/13 18:58:22     64s] (I)      |  met4    300      300   1200      600      2      1      1    200    100        yes |
[12/13 18:58:22     64s] (I)      |  met5   1600     1600   6400     3200      2      1      1    200    100        yes |
[12/13 18:58:22     64s] (I)      +-------------------------------------------------------------------------------------+
[12/13 18:58:22     64s] (I)      =============== Blocked Tracks ===============
[12/13 18:58:22     64s] (I)      +-------+---------+----------+---------------+
[12/13 18:58:22     64s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/13 18:58:22     64s] (I)      +-------+---------+----------+---------------+
[12/13 18:58:22     64s] (I)      |     1 |       0 |        0 |         0.00% |
[12/13 18:58:22     64s] (I)      |     2 |    1122 |      283 |        25.22% |
[12/13 18:58:22     64s] (I)      |     3 |     888 |       89 |        10.02% |
[12/13 18:58:22     64s] (I)      |     4 |     836 |      168 |        20.10% |
[12/13 18:58:22     64s] (I)      |     5 |     132 |       46 |        34.85% |
[12/13 18:58:22     64s] (I)      +-------+---------+----------+---------------+
[12/13 18:58:22     64s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 3.50 MB )
[12/13 18:58:22     64s] (I)      Delete wires for 42 nets (async)
[12/13 18:58:22     64s] (I)      Reset routing kernel
[12/13 18:58:22     64s] (I)      Started Global Routing ( Curr Mem: 3.50 MB )
[12/13 18:58:22     64s] (I)      totalPins=98  totalGlobalPin=93 (94.90%)
[12/13 18:58:22     64s] (I)      ================= Net Group Info =================
[12/13 18:58:22     64s] (I)      +----+----------------+--------------+-----------+
[12/13 18:58:22     64s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[12/13 18:58:22     64s] (I)      +----+----------------+--------------+-----------+
[12/13 18:58:22     64s] (I)      |  1 |             42 |      met2(2) |   met5(5) |
[12/13 18:58:22     64s] (I)      +----+----------------+--------------+-----------+
[12/13 18:58:22     64s] (I)      total 2D Cap : 2513 = (892 H, 1621 V)
[12/13 18:58:22     64s] (I)      total 2D Demand : 48 = (8 H, 40 V)
[12/13 18:58:22     64s] [NR-eGR] Layer group 1: route 42 net(s) in layer range [2, 5]
[12/13 18:58:22     64s] (I)      
[12/13 18:58:22     64s] (I)      ============  Phase 1a Route ============
[12/13 18:58:22     64s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/13 18:58:22     64s] (I)      Usage: 124 = (60 H, 64 V) = (6.73% H, 3.95% V) = (2.484e+02um H, 2.650e+02um V)
[12/13 18:58:22     64s] (I)      
[12/13 18:58:22     64s] (I)      ============  Phase 1b Route ============
[12/13 18:58:22     64s] (I)      Usage: 124 = (60 H, 64 V) = (6.73% H, 3.95% V) = (2.484e+02um H, 2.650e+02um V)
[12/13 18:58:22     64s] (I)      Overflow of layer group 1: 6.13% H + 0.75% V. EstWL: 5.133600e+02um
[12/13 18:58:22     64s] (I)      Congestion metric : 15.97%H 2.56%V, 18.54%HV
[12/13 18:58:22     64s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/13 18:58:22     64s] (I)      
[12/13 18:58:22     64s] (I)      ============  Phase 1c Route ============
[12/13 18:58:22     64s] (I)      Level2 Grid: 3 x 3
[12/13 18:58:22     64s] (I)      Usage: 124 = (60 H, 64 V) = (6.73% H, 3.95% V) = (2.484e+02um H, 2.650e+02um V)
[12/13 18:58:22     64s] (I)      
[12/13 18:58:22     64s] (I)      ============  Phase 1d Route ============
[12/13 18:58:22     64s] (I)      Usage: 124 = (60 H, 64 V) = (6.73% H, 3.95% V) = (2.484e+02um H, 2.650e+02um V)
[12/13 18:58:22     64s] (I)      
[12/13 18:58:22     64s] (I)      ============  Phase 1e Route ============
[12/13 18:58:22     64s] (I)      Usage: 124 = (60 H, 64 V) = (6.73% H, 3.95% V) = (2.484e+02um H, 2.650e+02um V)
[12/13 18:58:22     64s] [NR-eGR] Early Global Route overflow of layer group 1: 6.23% H + 0.00% V. EstWL: 5.133600e+02um
[12/13 18:58:22     64s] (I)      
[12/13 18:58:22     64s] (I)      ============  Phase 1l Route ============
[12/13 18:58:23     64s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/13 18:58:23     64s] (I)      Layer  2:        888        66         0          36        1044    ( 3.33%) 
[12/13 18:58:23     64s] (I)      Layer  3:        753       217        47           0         821    ( 0.00%) 
[12/13 18:58:23     64s] (I)      Layer  4:        600       102        12           0         808    ( 0.00%) 
[12/13 18:58:23     64s] (I)      Layer  5:         78        14         2          49          88    (35.54%) 
[12/13 18:58:23     64s] (I)      Total:          2319       399        61          84        2760    ( 2.95%) 
[12/13 18:58:23     64s] (I)      
[12/13 18:58:23     64s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/13 18:58:23     64s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[12/13 18:58:23     64s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[12/13 18:58:23     64s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-12)              (13)    OverCon
[12/13 18:58:23     64s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/13 18:58:23     64s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/13 18:58:23     64s] [NR-eGR]    met2 ( 2)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/13 18:58:23     64s] [NR-eGR]    met3 ( 3)         9( 7.38%)         2( 1.64%)         0( 0.00%)         1( 0.82%)   ( 9.84%) 
[12/13 18:58:23     64s] [NR-eGR]    met4 ( 4)         5( 4.13%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 4.13%) 
[12/13 18:58:23     64s] [NR-eGR]    met5 ( 5)         2( 2.53%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 2.53%) 
[12/13 18:58:23     64s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/13 18:58:23     64s] [NR-eGR]        Total        16( 3.67%)         2( 0.46%)         0( 0.00%)         1( 0.23%)   ( 4.36%) 
[12/13 18:58:23     64s] [NR-eGR] 
[12/13 18:58:23     64s] (I)      Finished Global Routing ( CPU: 0.13 sec, Real: 0.03 sec, Curr Mem: 3.50 MB )
[12/13 18:58:23     64s] (I)      Updating congestion map
[12/13 18:58:23     64s] (I)      total 2D Cap : 2572 = (912 H, 1660 V)
[12/13 18:58:23     64s] [NR-eGR] Overflow after Early Global Route 8.27% H + 2.26% V
[12/13 18:58:23     64s] (I)      Running track assignment and export wires
[12/13 18:58:23     64s] (I)      ============= Track Assignment ============
[12/13 18:58:23     64s] (I)      Started Track Assignment (8T) ( Curr Mem: 3.50 MB )
[12/13 18:58:23     64s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[12/13 18:58:23     64s] (I)      Run Multi-thread track assignment
[12/13 18:58:23     64s] (I)      Finished Track Assignment (8T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3.50 MB )
[12/13 18:58:23     64s] (I)      Started Export ( Curr Mem: 3.50 MB )
[12/13 18:58:23     64s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[12/13 18:58:23     64s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[12/13 18:58:23     64s] [NR-eGR] --------------------------------------------------------------------------
[12/13 18:58:23     64s] [NR-eGR]               Length (um)  Vias 
[12/13 18:58:23     64s] [NR-eGR] --------------------------------
[12/13 18:58:23     64s] [NR-eGR]  met1  (1H)             0    81 
[12/13 18:58:23     64s] [NR-eGR]  met2  (2V)           197   120 
[12/13 18:58:23     64s] [NR-eGR]  met3  (3H)           234    37 
[12/13 18:58:23     64s] [NR-eGR]  met4  (4V)           132    21 
[12/13 18:58:23     64s] [NR-eGR]  met5  (5H)            48     0 
[12/13 18:58:23     64s] [NR-eGR] --------------------------------
[12/13 18:58:23     64s] [NR-eGR]        Total          612   259 
[12/13 18:58:23     64s] [NR-eGR] --------------------------------------------------------------------------
[12/13 18:58:23     64s] [NR-eGR] Total half perimeter of net bounding box: 548um
[12/13 18:58:23     64s] [NR-eGR] Total length: 612um, number of vias: 259
[12/13 18:58:23     64s] [NR-eGR] --------------------------------------------------------------------------
[12/13 18:58:23     64s] (I)      == Layer wire length by net rule ==
[12/13 18:58:23     64s] (I)                    Default 
[12/13 18:58:23     64s] (I)      ----------------------
[12/13 18:58:23     64s] (I)       met1  (1H)       0um 
[12/13 18:58:23     64s] (I)       met2  (2V)     197um 
[12/13 18:58:23     64s] (I)       met3  (3H)     234um 
[12/13 18:58:23     64s] (I)       met4  (4V)     132um 
[12/13 18:58:23     64s] (I)       met5  (5H)      48um 
[12/13 18:58:23     64s] (I)      ----------------------
[12/13 18:58:23     64s] (I)             Total    612um 
[12/13 18:58:23     64s] (I)      == Layer via count by net rule ==
[12/13 18:58:23     64s] (I)                    Default 
[12/13 18:58:23     64s] (I)      ----------------------
[12/13 18:58:23     64s] (I)       met1  (1H)        81 
[12/13 18:58:23     64s] (I)       met2  (2V)       120 
[12/13 18:58:23     64s] (I)       met3  (3H)        37 
[12/13 18:58:23     64s] (I)       met4  (4V)        21 
[12/13 18:58:23     64s] (I)       met5  (5H)         0 
[12/13 18:58:23     64s] (I)      ----------------------
[12/13 18:58:23     64s] (I)             Total      259 
[12/13 18:58:23     64s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3.42 MB )
[12/13 18:58:23     64s] eee: Design is not marked Stenier-routed. Cleaning up the RC Grid.
[12/13 18:58:23     64s] eee: RC Grid Memory freed=540
[12/13 18:58:23     64s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.19 sec, Real: 0.08 sec, Curr Mem: 3.42 MB )
[12/13 18:58:23     64s] (I)      ======================================== Runtime Summary =========================================
[12/13 18:58:23     64s] (I)       Step                                               %       Start      Finish      Real       CPU 
[12/13 18:58:23     64s] (I)      --------------------------------------------------------------------------------------------------
[12/13 18:58:23     64s] (I)       Early Global Route kernel                    100.00%  148.43 sec  148.51 sec  0.08 sec  0.19 sec 
[12/13 18:58:23     64s] (I)       +-Import and model                            13.36%  148.43 sec  148.45 sec  0.01 sec  0.02 sec 
[12/13 18:58:23     64s] (I)       | +-Create place DB                            0.57%  148.43 sec  148.43 sec  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)       | | +-Import place data                        0.44%  148.43 sec  148.43 sec  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)       | | | +-Read instances and placement           0.09%  148.43 sec  148.43 sec  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)       | | | +-Read nets                              0.06%  148.43 sec  148.43 sec  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)       | +-Create route DB                            8.50%  148.44 sec  148.44 sec  0.01 sec  0.02 sec 
[12/13 18:58:23     64s] (I)       | | +-Import route data (8T)                   8.17%  148.44 sec  148.44 sec  0.01 sec  0.02 sec 
[12/13 18:58:23     64s] (I)       | | | +-Read blockages ( Layer 2-5 )           5.28%  148.44 sec  148.44 sec  0.00 sec  0.01 sec 
[12/13 18:58:23     64s] (I)       | | | | +-Read routing blockages               0.00%  148.44 sec  148.44 sec  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)       | | | | +-Read instance blockages              0.06%  148.44 sec  148.44 sec  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)       | | | | +-Read PG blockages                    4.06%  148.44 sec  148.44 sec  0.00 sec  0.01 sec 
[12/13 18:58:23     64s] (I)       | | | | | +-Allocate memory for PG via list    0.03%  148.44 sec  148.44 sec  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)       | | | | +-Read clock blockages                 0.03%  148.44 sec  148.44 sec  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)       | | | | +-Read other blockages                 0.04%  148.44 sec  148.44 sec  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)       | | | | +-Read halo blockages                  0.01%  148.44 sec  148.44 sec  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)       | | | | +-Read boundary cut boxes              0.00%  148.44 sec  148.44 sec  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)       | | | +-Read blackboxes                        0.01%  148.44 sec  148.44 sec  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)       | | | +-Read prerouted                         0.16%  148.44 sec  148.44 sec  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)       | | | +-Read nets                              0.06%  148.44 sec  148.44 sec  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)       | | | +-Set up via pillars                     0.01%  148.44 sec  148.44 sec  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)       | | | +-Initialize 3D grid graph               0.02%  148.44 sec  148.44 sec  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)       | | | +-Model blockage capacity                0.27%  148.44 sec  148.44 sec  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)       | | | | +-Initialize 3D capacity               0.10%  148.44 sec  148.44 sec  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)       | +-Read aux data                              0.00%  148.44 sec  148.44 sec  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)       | +-Others data preparation                    0.00%  148.44 sec  148.44 sec  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)       | +-Create route kernel                        3.52%  148.44 sec  148.45 sec  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)       +-Global Routing                              40.37%  148.45 sec  148.48 sec  0.03 sec  0.13 sec 
[12/13 18:58:23     64s] (I)       | +-Initialization                             0.03%  148.45 sec  148.45 sec  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)       | +-Net group 1                               39.13%  148.45 sec  148.48 sec  0.03 sec  0.13 sec 
[12/13 18:58:23     64s] (I)       | | +-Generate topology (8T)                   2.04%  148.45 sec  148.45 sec  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)       | | +-Phase 1a                                 2.47%  148.45 sec  148.45 sec  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)       | | | +-Pattern routing (8T)                   1.93%  148.45 sec  148.45 sec  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)       | | | +-Pattern Routing Avoiding Blockages     0.04%  148.45 sec  148.45 sec  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)       | | | +-Add via demand to 2D                   0.02%  148.45 sec  148.45 sec  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)       | | +-Phase 1b                                 2.05%  148.45 sec  148.45 sec  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)       | | | +-Monotonic routing (8T)                 1.83%  148.45 sec  148.45 sec  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)       | | +-Phase 1c                                 0.48%  148.45 sec  148.45 sec  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)       | | | +-Two level Routing                      0.33%  148.45 sec  148.45 sec  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)       | | | | +-Two Level Routing (Regular)          0.01%  148.45 sec  148.45 sec  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)       | | | | +-Two Level Routing (Strong)           0.06%  148.45 sec  148.45 sec  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)       | | +-Phase 1d                                 4.99%  148.45 sec  148.46 sec  0.00 sec  0.01 sec 
[12/13 18:58:23     64s] (I)       | | | +-Detoured routing (8T)                  4.81%  148.45 sec  148.46 sec  0.00 sec  0.01 sec 
[12/13 18:58:23     64s] (I)       | | +-Phase 1e                                 0.18%  148.46 sec  148.46 sec  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)       | | | +-Route legalization                     0.00%  148.46 sec  148.46 sec  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)       | | +-Phase 1l                                25.67%  148.46 sec  148.48 sec  0.02 sec  0.11 sec 
[12/13 18:58:23     64s] (I)       | | | +-Layer assignment (8T)                 25.50%  148.46 sec  148.48 sec  0.02 sec  0.11 sec 
[12/13 18:58:23     64s] (I)       +-Export cong map                              0.32%  148.48 sec  148.48 sec  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)       | +-Export 2D cong map                         0.05%  148.48 sec  148.48 sec  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)       +-Extract Global 3D Wires                      0.02%  148.48 sec  148.48 sec  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)       +-Track Assignment (8T)                        3.26%  148.48 sec  148.48 sec  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)       | +-Initialization                             0.03%  148.48 sec  148.48 sec  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)       | +-Track Assignment Kernel                    2.77%  148.48 sec  148.48 sec  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)       | +-Free Memory                                0.00%  148.48 sec  148.48 sec  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)       +-Export                                      38.65%  148.48 sec  148.51 sec  0.03 sec  0.03 sec 
[12/13 18:58:23     64s] (I)       | +-Export DB wires                            3.64%  148.48 sec  148.49 sec  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)       | | +-Export all nets (8T)                     1.68%  148.48 sec  148.48 sec  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)       | | +-Set wire vias (8T)                       1.56%  148.48 sec  148.49 sec  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)       | +-Report wirelength                          1.90%  148.49 sec  148.49 sec  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)       | +-Update net boxes                           0.08%  148.49 sec  148.49 sec  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)       | +-Update timing                             24.29%  148.49 sec  148.51 sec  0.02 sec  0.02 sec 
[12/13 18:58:23     64s] (I)       +-Postprocess design                           0.24%  148.51 sec  148.51 sec  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)      ======================= Summary by functions ========================
[12/13 18:58:23     64s] (I)       Lv  Step                                      %      Real       CPU 
[12/13 18:58:23     64s] (I)      ---------------------------------------------------------------------
[12/13 18:58:23     64s] (I)        0  Early Global Route kernel           100.00%  0.08 sec  0.19 sec 
[12/13 18:58:23     64s] (I)        1  Global Routing                       40.37%  0.03 sec  0.13 sec 
[12/13 18:58:23     64s] (I)        1  Export                               38.65%  0.03 sec  0.03 sec 
[12/13 18:58:23     64s] (I)        1  Import and model                     13.36%  0.01 sec  0.02 sec 
[12/13 18:58:23     64s] (I)        1  Track Assignment (8T)                 3.26%  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)        1  Export cong map                       0.32%  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)        1  Postprocess design                    0.24%  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)        1  Extract Global 3D Wires               0.02%  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)        2  Net group 1                          39.13%  0.03 sec  0.13 sec 
[12/13 18:58:23     64s] (I)        2  Update timing                        24.29%  0.02 sec  0.02 sec 
[12/13 18:58:23     64s] (I)        2  Create route DB                       8.50%  0.01 sec  0.02 sec 
[12/13 18:58:23     64s] (I)        2  Export DB wires                       3.64%  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)        2  Create route kernel                   3.52%  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)        2  Track Assignment Kernel               2.77%  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)        2  Report wirelength                     1.90%  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)        2  Create place DB                       0.57%  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)        2  Update net boxes                      0.08%  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)        2  Initialization                        0.07%  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)        2  Export 2D cong map                    0.05%  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)        2  Others data preparation               0.00%  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)        3  Phase 1l                             25.67%  0.02 sec  0.11 sec 
[12/13 18:58:23     64s] (I)        3  Import route data (8T)                8.17%  0.01 sec  0.02 sec 
[12/13 18:58:23     64s] (I)        3  Phase 1d                              4.99%  0.00 sec  0.01 sec 
[12/13 18:58:23     64s] (I)        3  Phase 1a                              2.47%  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)        3  Phase 1b                              2.05%  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)        3  Generate topology (8T)                2.04%  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)        3  Export all nets (8T)                  1.68%  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)        3  Set wire vias (8T)                    1.56%  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)        3  Phase 1c                              0.48%  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)        3  Import place data                     0.44%  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)        3  Phase 1e                              0.18%  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)        4  Layer assignment (8T)                25.50%  0.02 sec  0.11 sec 
[12/13 18:58:23     64s] (I)        4  Read blockages ( Layer 2-5 )          5.28%  0.00 sec  0.01 sec 
[12/13 18:58:23     64s] (I)        4  Detoured routing (8T)                 4.81%  0.00 sec  0.01 sec 
[12/13 18:58:23     64s] (I)        4  Pattern routing (8T)                  1.93%  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)        4  Monotonic routing (8T)                1.83%  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)        4  Two level Routing                     0.33%  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)        4  Model blockage capacity               0.27%  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)        4  Read prerouted                        0.16%  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)        4  Read nets                             0.12%  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)        4  Read instances and placement          0.09%  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)        4  Pattern Routing Avoiding Blockages    0.04%  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)        4  Initialize 3D grid graph              0.02%  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)        4  Add via demand to 2D                  0.02%  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)        4  Read blackboxes                       0.01%  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)        5  Read PG blockages                     4.06%  0.00 sec  0.01 sec 
[12/13 18:58:23     64s] (I)        5  Initialize 3D capacity                0.10%  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)        5  Two Level Routing (Strong)            0.06%  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)        5  Read instance blockages               0.06%  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)        5  Read other blockages                  0.04%  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)        5  Read clock blockages                  0.03%  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)        5  Two Level Routing (Regular)           0.01%  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] (I)        6  Allocate memory for PG via list       0.03%  0.00 sec  0.00 sec 
[12/13 18:58:23     64s] Running post-eGR process
[12/13 18:58:23     64s] Extraction called for design 'adc' of instances=26 and nets=49 using extraction engine 'preRoute' .
[12/13 18:58:23     64s] PreRoute RC Extraction called for design adc.
[12/13 18:58:23     64s] RC Extraction called in multi-corner(1) mode.
[12/13 18:58:23     64s] RCMode: PreRoute
[12/13 18:58:23     64s]       RC Corner Indexes            0   
[12/13 18:58:23     64s] Capacitance Scaling Factor   : 1.00000 
[12/13 18:58:23     64s] Resistance Scaling Factor    : 1.00000 
[12/13 18:58:23     64s] Clock Cap. Scaling Factor    : 1.00000 
[12/13 18:58:23     64s] Clock Res. Scaling Factor    : 1.00000 
[12/13 18:58:23     64s] Shrink Factor                : 1.00000
[12/13 18:58:23     64s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/13 18:58:23     64s] Using Quantus QRC technology file ...
[12/13 18:58:23     64s] eee: Trim Metal Layers: { }
[12/13 18:58:23     64s] eee: RC Grid Memory allocated=540
[12/13 18:58:23     64s] eee: LayerId=1 widthSet size=1
[12/13 18:58:23     64s] eee: LayerId=2 widthSet size=1
[12/13 18:58:23     64s] eee: LayerId=3 widthSet size=1
[12/13 18:58:23     64s] eee: LayerId=4 widthSet size=1
[12/13 18:58:23     64s] eee: LayerId=5 widthSet size=1
[12/13 18:58:23     64s] eee: Total RC Grid memory=540
[12/13 18:58:23     64s] Updating RC grid for preRoute extraction ...
[12/13 18:58:23     64s] eee: Metal Layers Info:
[12/13 18:58:23     64s] eee: L: met1 met2 met3 met4 met5
[12/13 18:58:23     64s] eee: W: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/13 18:58:23     64s] eee: S: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/13 18:58:23     64s] eee: pegSigSF=1.070000
[12/13 18:58:23     64s] Initializing multi-corner resistance tables ...
[12/13 18:58:23     64s] eee: l=1 avDens=0.044681 usedTrk=8.042512 availTrk=180.000000 sigTrk=8.042512
[12/13 18:58:23     64s] eee: l=2 avDens=0.017643 usedTrk=4.763527 availTrk=270.000000 sigTrk=4.763527
[12/13 18:58:23     64s] eee: l=3 avDens=0.027779 usedTrk=5.655918 availTrk=203.606557 sigTrk=5.655918
[12/13 18:58:23     64s] eee: l=4 avDens=0.029393 usedTrk=7.914735 availTrk=269.268293 sigTrk=7.914735
[12/13 18:58:23     64s] eee: l=5 avDens=0.114484 usedTrk=5.179952 availTrk=45.245902 sigTrk=5.179952
[12/13 18:58:23     64s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/13 18:58:23     64s] eee: LAM-FP: thresh=1 ; dimX=103.000000 ; dimY=99.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[12/13 18:58:23     64s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.345359 uaWl=1.000000 uaWlH=0.256400 aWlH=0.000000 lMod=0 pMax=0.869500 pMod=80 pModAss=50 wcR=0.332500 newSi=0.001600 wHLS=1.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[12/13 18:58:23     64s] eee: NetCapCache creation started. (Current Mem: 3638.223M) 
[12/13 18:58:23     64s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3638.223M) 
[12/13 18:58:23     64s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3638.223M)
[12/13 18:58:23     64s] Compute RC Scale Done ...
[12/13 18:58:23     64s] OPERPROF: Starting HotSpotCal at level 1, MEM:3667.3M, EPOCH TIME: 1734112703.074131
[12/13 18:58:23     64s] [hotspot] +------------+---------------+---------------+
[12/13 18:58:23     64s] [hotspot] |            |   max hotspot | total hotspot |
[12/13 18:58:23     64s] [hotspot] +------------+---------------+---------------+
[12/13 18:58:23     64s] [hotspot] | normalized |          1.00 |          1.00 |
[12/13 18:58:23     64s] [hotspot] +------------+---------------+---------------+
[12/13 18:58:23     64s] Local HotSpot Analysis: normalized max congestion hotspot area = 1.00, normalized total congestion hotspot area = 1.00 (area is in unit of 4 std-cell row bins)
[12/13 18:58:23     64s] [hotspot] max/total 1.00/1.00, big hotspot (>10) total 0.00
[12/13 18:58:23     64s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[12/13 18:58:23     64s] [hotspot] +-----+-------------------------------------+---------------+
[12/13 18:58:23     64s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/13 18:58:23     64s] [hotspot] +-----+-------------------------------------+---------------+
[12/13 18:58:23     64s] [hotspot] |  1  |    16.56    16.56    33.12    33.12 |        1.00   |
[12/13 18:58:23     64s] [hotspot] +-----+-------------------------------------+---------------+
[12/13 18:58:23     64s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.004, MEM:3667.3M, EPOCH TIME: 1734112703.077765
[12/13 18:58:23     64s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -numThreads 8 -resetVeryShortNets -rescheduleForAdherence  
[12/13 18:58:23     64s] Begin: GigaOpt Route Type Constraints Refinement
[12/13 18:58:23     64s] *** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 0:01:04.4/0:05:47.2 (0.2), mem = 3667.3M
[12/13 18:58:23     64s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2428672.22
[12/13 18:58:23     64s] ### Creating RouteCongInterface, started
[12/13 18:58:23     64s] 
[12/13 18:58:23     64s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[12/13 18:58:23     64s] 
[12/13 18:58:23     64s] #optDebug: {0, 1.000}
[12/13 18:58:23     64s] ### Creating RouteCongInterface, finished
[12/13 18:58:23     64s] Updated routing constraints on 0 nets.
[12/13 18:58:23     64s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2428672.22
[12/13 18:58:23     64s] Bottom Preferred Layer:
[12/13 18:58:23     64s] +-------------+------------+----------+
[12/13 18:58:23     64s] |    Layer    |    CLK     |   Rule   |
[12/13 18:58:23     64s] +-------------+------------+----------+
[12/13 18:58:23     64s] | met3 (z=3)  |          1 | default  |
[12/13 18:58:23     64s] +-------------+------------+----------+
[12/13 18:58:23     64s] Via Pillar Rule:
[12/13 18:58:23     64s]     None
[12/13 18:58:23     64s] *** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.2), totSession cpu/real = 0:01:04.4/0:05:47.2 (0.2), mem = 3667.3M
[12/13 18:58:23     64s] 
[12/13 18:58:23     64s] =============================================================================================
[12/13 18:58:23     64s]  Step TAT Report : CongRefineRouteType #2 / optDesign #1                        22.33-s094_1
[12/13 18:58:23     64s] =============================================================================================
[12/13 18:58:23     64s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/13 18:58:23     64s] ---------------------------------------------------------------------------------------------
[12/13 18:58:23     64s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  28.9 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:23     64s] [ MISC                   ]          0:00:00.0  (  71.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:23     64s] ---------------------------------------------------------------------------------------------
[12/13 18:58:23     64s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:23     64s] ---------------------------------------------------------------------------------------------
[12/13 18:58:23     64s] 
[12/13 18:58:23     64s] End: GigaOpt Route Type Constraints Refinement
[12/13 18:58:23     64s] skip EGR on cluster skew clock nets.
[12/13 18:58:23     64s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/13 18:58:23     64s] #################################################################################
[12/13 18:58:23     64s] # Design Stage: PreRoute
[12/13 18:58:23     64s] # Design Name: adc
[12/13 18:58:23     64s] # Design Mode: 130nm
[12/13 18:58:23     64s] # Analysis Mode: MMMC Non-OCV 
[12/13 18:58:23     64s] # Parasitics Mode: No SPEF/RCDB 
[12/13 18:58:23     64s] # Signoff Settings: SI Off 
[12/13 18:58:23     64s] #################################################################################
[12/13 18:58:23     64s] Topological Sorting (REAL = 0:00:00.0, MEM = 3665.3M, InitMEM = 3665.3M)
[12/13 18:58:23     64s] Calculate delays in BcWc mode...
[12/13 18:58:23     64s] Start delay calculation (fullDC) (8 T). (MEM=3665.3)
[12/13 18:58:23     64s] End AAE Lib Interpolated Model. (MEM=3676.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 18:58:23     64s] Total number of fetched objects 47
[12/13 18:58:23     64s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 18:58:23     64s] End delay calculation. (MEM=4125.46 CPU=0:00:00.0 REAL=0:00:00.0)
[12/13 18:58:23     64s] End delay calculation (fullDC). (MEM=4125.46 CPU=0:00:00.1 REAL=0:00:00.0)
[12/13 18:58:23     64s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4125.5M) ***
[12/13 18:58:23     64s] Begin: GigaOpt postEco DRV Optimization
[12/13 18:58:23     64s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 8 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -postCTS
[12/13 18:58:23     64s] *** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:01:04.7/0:05:47.5 (0.2), mem = 4125.5M
[12/13 18:58:23     64s] Info: 1 net with fixed/cover wires excluded.
[12/13 18:58:23     64s] Info: 1 clock net  excluded from IPO operation.
[12/13 18:58:23     64s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2428672.23
[12/13 18:58:23     64s] 
[12/13 18:58:23     64s] Active Setup views: VIEW_SETUP 
[12/13 18:58:23     64s] Cell adc LLGs are deleted
[12/13 18:58:23     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:23     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:23     64s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4125.5M, EPOCH TIME: 1734112703.334631
[12/13 18:58:23     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:23     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:23     64s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4125.5M, EPOCH TIME: 1734112703.334731
[12/13 18:58:23     64s] Max number of tech site patterns supported in site array is 256.
[12/13 18:58:23     64s] Core basic site is CoreSite
[12/13 18:58:23     64s] After signature check, allow fast init is true, keep pre-filter is true.
[12/13 18:58:23     64s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/13 18:58:23     64s] Fast DP-INIT is on for default
[12/13 18:58:23     64s] Atter site array init, number of instance map data is 0.
[12/13 18:58:23     64s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.007, REAL:0.006, MEM:4157.5M, EPOCH TIME: 1734112703.340454
[12/13 18:58:23     64s] 
[12/13 18:58:23     64s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:58:23     64s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.007, REAL:0.006, MEM:4157.5M, EPOCH TIME: 1734112703.340647
[12/13 18:58:23     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:23     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:23     64s] [oiPhyDebug] optDemand 613112550.00, spDemand 624534350.00.
[12/13 18:58:23     64s] [LDM::Info] TotalInstCnt at InitDesignMc1: 26
[12/13 18:58:23     64s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[12/13 18:58:23     64s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:05 mem=4157.5M
[12/13 18:58:23     64s] OPERPROF: Starting DPlace-Init at level 1, MEM:4157.5M, EPOCH TIME: 1734112703.341130
[12/13 18:58:23     64s] Processing tracks to init pin-track alignment.
[12/13 18:58:23     64s] z: 2, totalTracks: 1
[12/13 18:58:23     64s] z: 4, totalTracks: 1
[12/13 18:58:23     64s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 18:58:23     64s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4157.5M, EPOCH TIME: 1734112703.341538
[12/13 18:58:23     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:23     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:23     64s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[12/13 18:58:23     64s] 
[12/13 18:58:23     64s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:58:23     64s] 
[12/13 18:58:23     64s]  Skipping Bad Lib Cell Checking (CMU) !
[12/13 18:58:23     64s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.001, REAL:0.001, MEM:4157.5M, EPOCH TIME: 1734112703.342519
[12/13 18:58:23     64s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4157.5M, EPOCH TIME: 1734112703.342561
[12/13 18:58:23     64s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4157.5M, EPOCH TIME: 1734112703.342682
[12/13 18:58:23     64s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4157.5MB).
[12/13 18:58:23     64s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.002, REAL:0.002, MEM:4157.5M, EPOCH TIME: 1734112703.342770
[12/13 18:58:23     64s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/13 18:58:23     64s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 26
[12/13 18:58:23     64s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:05 mem=4157.5M
[12/13 18:58:23     64s] ### Creating RouteCongInterface, started
[12/13 18:58:23     64s] 
[12/13 18:58:23     64s] #optDebug:  {2, 0.505, 0.8458} {3, 0.505, 0.8458} {4, 0.043, 0.3554} {5, 0.043, 0.3554} 
[12/13 18:58:23     64s] 
[12/13 18:58:23     64s] #optDebug: {0, 1.000}
[12/13 18:58:23     64s] ### Creating RouteCongInterface, finished
[12/13 18:58:23     64s] {MG  {4 0 28.1 0.481536} }
[12/13 18:58:23     64s] AoF 929.2000um
[12/13 18:58:23     64s] [GPS-DRV] Optimizer inputs ============================= 
[12/13 18:58:23     64s] [GPS-DRV] drvFixingStage: Small Scale
[12/13 18:58:23     64s] [GPS-DRV] costLowerBound: 0.1
[12/13 18:58:23     64s] [GPS-DRV] setupTNSCost  : 1
[12/13 18:58:23     64s] [GPS-DRV] maxIter       : 3
[12/13 18:58:23     64s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[12/13 18:58:23     64s] [GPS-DRV] Optimizer parameters ============================= 
[12/13 18:58:23     64s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[12/13 18:58:23     64s] [GPS-DRV] maxDensity (design): 0.95
[12/13 18:58:23     64s] [GPS-DRV] maxLocalDensity: 0.98
[12/13 18:58:23     64s] [GPS-DRV] MaxBufDistForPlaceBlk: 441um
[12/13 18:58:23     64s] [GPS-DRV] Dflt RT Characteristic Length 462.37um AoF 929.2um x 1
[12/13 18:58:23     64s] [GPS-DRV] All active and enabled setup views
[12/13 18:58:23     64s] [GPS-DRV]     VIEW_SETUP
[12/13 18:58:23     64s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/13 18:58:23     64s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/13 18:58:23     64s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[12/13 18:58:23     64s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[12/13 18:58:23     64s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[12/13 18:58:23     64s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4285.5M, EPOCH TIME: 1734112703.375867
[12/13 18:58:23     64s] Found 0 hard placement blockage before merging.
[12/13 18:58:23     64s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4285.5M, EPOCH TIME: 1734112703.375931
[12/13 18:58:23     64s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:1)
[12/13 18:58:23     64s] [GPS-DRV] ROI - unit(Area: 5.7132e+06; LeakageP: 2.43109e-10; DynamicP: 5.7132e+06)DBU
[12/13 18:58:23     64s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/13 18:58:23     64s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/13 18:58:23     64s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/13 18:58:23     64s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/13 18:58:23     64s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/13 18:58:23     64s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/13 18:58:23     64s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0| 69.92%|          |         |
[12/13 18:58:23     64s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/13 18:58:23     64s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0| 69.92%| 0:00:00.0|  4285.5M|
[12/13 18:58:23     64s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/13 18:58:23     64s] Bottom Preferred Layer:
[12/13 18:58:23     64s] +-------------+------------+----------+
[12/13 18:58:23     64s] |    Layer    |    CLK     |   Rule   |
[12/13 18:58:23     64s] +-------------+------------+----------+
[12/13 18:58:23     64s] | met3 (z=3)  |          1 | default  |
[12/13 18:58:23     64s] +-------------+------------+----------+
[12/13 18:58:23     64s] Via Pillar Rule:
[12/13 18:58:23     64s]     None
[12/13 18:58:23     64s] 
[12/13 18:58:23     64s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4285.5M) ***
[12/13 18:58:23     64s] 
[12/13 18:58:23     64s] Deleting 0 temporary hard placement blockage(s).
[12/13 18:58:23     64s] Total-nets :: 43, Stn-nets :: 0, ratio :: 0 %, Total-len 611.705, Stn-len 0
[12/13 18:58:23     64s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 26
[12/13 18:58:23     64s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4157.5M, EPOCH TIME: 1734112703.384312
[12/13 18:58:23     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:28).
[12/13 18:58:23     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:23     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:23     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:23     64s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:3670.5M, EPOCH TIME: 1734112703.386255
[12/13 18:58:23     64s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2428672.23
[12/13 18:58:23     64s] *** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:01:04.7/0:05:47.5 (0.2), mem = 3670.5M
[12/13 18:58:23     64s] 
[12/13 18:58:23     64s] =============================================================================================
[12/13 18:58:23     64s]  Step TAT Report : DrvOpt #2 / optDesign #1                                     22.33-s094_1
[12/13 18:58:23     64s] =============================================================================================
[12/13 18:58:23     64s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/13 18:58:23     64s] ---------------------------------------------------------------------------------------------
[12/13 18:58:23     64s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:23     64s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:23     64s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   7.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:23     64s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:23     64s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:23     64s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:23     64s] [ OptimizationStep       ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:23     64s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:23     64s] [ DrvComputeSummary      ]      2   0:00:00.0  (   5.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:23     64s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:23     64s] [ MISC                   ]          0:00:00.0  (  77.6 % )     0:00:00.0 /  0:00:00.0    1.1
[12/13 18:58:23     64s] ---------------------------------------------------------------------------------------------
[12/13 18:58:23     64s]  DrvOpt #2 TOTAL                    0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/13 18:58:23     64s] ---------------------------------------------------------------------------------------------
[12/13 18:58:23     64s] 
[12/13 18:58:23     64s] End: GigaOpt postEco DRV Optimization
[12/13 18:58:23     64s] **INFO: Flow update: Design timing is met.
[12/13 18:58:23     64s] Running refinePlace -preserveRouting true -hardFence false
[12/13 18:58:23     64s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3670.5M, EPOCH TIME: 1734112703.388455
[12/13 18:58:23     64s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3670.5M, EPOCH TIME: 1734112703.388503
[12/13 18:58:23     64s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3670.5M, EPOCH TIME: 1734112703.388552
[12/13 18:58:23     64s] Processing tracks to init pin-track alignment.
[12/13 18:58:23     64s] z: 2, totalTracks: 1
[12/13 18:58:23     64s] z: 4, totalTracks: 1
[12/13 18:58:23     64s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 18:58:23     64s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3670.5M, EPOCH TIME: 1734112703.389010
[12/13 18:58:23     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:23     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:23     64s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[12/13 18:58:23     64s] 
[12/13 18:58:23     64s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:58:23     64s] 
[12/13 18:58:23     64s]  Skipping Bad Lib Cell Checking (CMU) !
[12/13 18:58:23     64s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.001, REAL:0.001, MEM:3670.5M, EPOCH TIME: 1734112703.390085
[12/13 18:58:23     64s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3670.5M, EPOCH TIME: 1734112703.390126
[12/13 18:58:23     64s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3670.5M, EPOCH TIME: 1734112703.390260
[12/13 18:58:23     64s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3670.5MB).
[12/13 18:58:23     64s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.002, REAL:0.002, MEM:3670.5M, EPOCH TIME: 1734112703.390350
[12/13 18:58:23     64s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.002, REAL:0.002, MEM:3670.5M, EPOCH TIME: 1734112703.390377
[12/13 18:58:23     64s] TDRefine: refinePlace mode is spiral
[12/13 18:58:23     64s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2428672.13
[12/13 18:58:23     64s] OPERPROF:   Starting Refine-Place at level 2, MEM:3670.5M, EPOCH TIME: 1734112703.390451
[12/13 18:58:23     64s] *** Starting refinePlace (0:01:05 mem=3670.5M) ***
[12/13 18:58:23     64s] Total net bbox length = 5.479e+02 (2.447e+02 3.032e+02) (ext = 1.150e+02)
[12/13 18:58:23     64s] 
[12/13 18:58:23     64s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:58:23     64s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3670.5M, EPOCH TIME: 1734112703.390649
[12/13 18:58:23     64s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3670.5M, EPOCH TIME: 1734112703.390697
[12/13 18:58:23     64s] (I)      Default pattern map key = adc_default.
[12/13 18:58:23     64s] Set min layer with default ( 2 )
[12/13 18:58:23     64s] Set max layer with default ( 127 )
[12/13 18:58:23     64s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:58:23     64s] Min route layer (adjusted) = 2
[12/13 18:58:23     64s] Max route layer (adjusted) = 5
[12/13 18:58:23     64s] (I)      Default pattern map key = adc_default.
[12/13 18:58:23     64s] Set min layer with default ( 2 )
[12/13 18:58:23     64s] Set max layer with default ( 127 )
[12/13 18:58:23     64s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:58:23     64s] Min route layer (adjusted) = 2
[12/13 18:58:23     64s] Max route layer (adjusted) = 5
[12/13 18:58:23     64s] 
[12/13 18:58:23     64s] Starting Small incrNP...
[12/13 18:58:23     64s] User Input Parameters:
[12/13 18:58:23     64s] - Congestion Driven    : Off
[12/13 18:58:23     64s] - Timing Driven        : Off
[12/13 18:58:23     64s] - Area-Violation Based : Off
[12/13 18:58:23     64s] - Start Rollback Level : -5
[12/13 18:58:23     64s] - Legalized            : On
[12/13 18:58:23     64s] - Window Based         : Off
[12/13 18:58:23     64s] - eDen incr mode       : Off
[12/13 18:58:23     64s] - Small incr mode      : On
[12/13 18:58:23     64s] 
[12/13 18:58:23     64s] OPERPROF:     Starting Report-Density-Map (exclude fixed instaces) at level 3, MEM:3670.5M, EPOCH TIME: 1734112703.393632
[12/13 18:58:23     64s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:3670.5M, EPOCH TIME: 1734112703.393700
[12/13 18:58:23     64s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.000, MEM:3670.5M, EPOCH TIME: 1734112703.393877
[12/13 18:58:23     64s] default core: bins with density > 0.750 =  0.00 % ( 0 / 1 )
[12/13 18:58:23     64s] Density distribution unevenness ratio = 0.623%
[12/13 18:58:23     64s] Density distribution unevenness ratio (U70) = 0.515%
[12/13 18:58:23     64s] Density distribution unevenness ratio (U80) = 0.000%
[12/13 18:58:23     64s] Density distribution unevenness ratio (U90) = 0.000%
[12/13 18:58:23     64s] OPERPROF:     Finished Report-Density-Map (exclude fixed instaces) at level 3, CPU:0.000, REAL:0.000, MEM:3670.5M, EPOCH TIME: 1734112703.393951
[12/13 18:58:23     64s] cost 0.703625, thresh 1.000000
[12/13 18:58:23     64s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3670.5M)
[12/13 18:58:23     64s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[12/13 18:58:23     64s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3670.5M, EPOCH TIME: 1734112703.394076
[12/13 18:58:23     64s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3670.5M, EPOCH TIME: 1734112703.394120
[12/13 18:58:23     64s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:3670.5M, EPOCH TIME: 1734112703.394149
[12/13 18:58:23     64s] Starting refinePlace ...
[12/13 18:58:23     64s] (I)      Default pattern map key = adc_default.
[12/13 18:58:23     64s] Set min layer with default ( 2 )
[12/13 18:58:23     64s] Set max layer with default ( 127 )
[12/13 18:58:23     64s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:58:23     64s] Min route layer (adjusted) = 2
[12/13 18:58:23     64s] Max route layer (adjusted) = 5
[12/13 18:58:23     64s] One DDP V2 for no tweak run.
[12/13 18:58:23     64s] (I)      Default pattern map key = adc_default.
[12/13 18:58:23     64s] Set min layer with default ( 2 )
[12/13 18:58:23     64s] Set max layer with default ( 127 )
[12/13 18:58:23     64s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/13 18:58:23     64s] Min route layer (adjusted) = 2
[12/13 18:58:23     64s] Max route layer (adjusted) = 5
[12/13 18:58:23     64s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3766.5M, EPOCH TIME: 1734112703.398632
[12/13 18:58:23     64s] DDP initSite1 nrRow 7 nrJob 7
[12/13 18:58:23     64s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3766.5M, EPOCH TIME: 1734112703.398686
[12/13 18:58:23     64s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:3766.5M, EPOCH TIME: 1734112703.398788
[12/13 18:58:23     64s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3766.5M, EPOCH TIME: 1734112703.398832
[12/13 18:58:23     64s] DDP markSite nrRow 7 nrJob 7
[12/13 18:58:23     64s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:3766.5M, EPOCH TIME: 1734112703.398930
[12/13 18:58:23     64s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:3766.5M, EPOCH TIME: 1734112703.398969
[12/13 18:58:23     64s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/13 18:58:23     64s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:3766.5M, EPOCH TIME: 1734112703.399156
[12/13 18:58:23     64s] OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.000, MEM:3766.5M, EPOCH TIME: 1734112703.399181
[12/13 18:58:23     64s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/13 18:58:23     64s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:3766.5M, EPOCH TIME: 1734112703.399234
[12/13 18:58:23     64s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:3766.5M, EPOCH TIME: 1734112703.399260
[12/13 18:58:23     64s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.000, REAL:0.000, MEM:3766.5M, EPOCH TIME: 1734112703.399351
[12/13 18:58:23     64s] ** Cut row section cpu time 0:00:00.0.
[12/13 18:58:23     64s]  ** Cut row section real time 0:00:00.0.
[12/13 18:58:23     64s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.000, MEM:3766.5M, EPOCH TIME: 1734112703.399415
[12/13 18:58:23     64s]   Spread Effort: high, pre-route mode, useDDP on.
[12/13 18:58:23     64s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3638.5MB) @(0:01:05 - 0:01:05).
[12/13 18:58:23     64s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/13 18:58:23     64s] wireLenOptFixPriorityInst 4 inst fixed
[12/13 18:58:23     64s] 
[12/13 18:58:23     64s] Running Spiral MT with 8 threads  fetchWidth=8 
[12/13 18:58:23     64s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/13 18:58:23     64s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[12/13 18:58:23     64s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/13 18:58:23     64s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3638.5MB) @(0:01:05 - 0:01:05).
[12/13 18:58:23     64s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/13 18:58:23     64s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3638.5MB
[12/13 18:58:23     64s] Statistics of distance of Instance movement in refine placement:
[12/13 18:58:23     64s]   maximum (X+Y) =         0.00 um
[12/13 18:58:23     64s]   mean    (X+Y) =         0.00 um
[12/13 18:58:23     64s] Summary Report:
[12/13 18:58:23     64s] Instances move: 0 (out of 26 movable)
[12/13 18:58:23     64s] Instances flipped: 0
[12/13 18:58:23     64s] Mean displacement: 0.00 um
[12/13 18:58:23     64s] Max displacement: 0.00 um 
[12/13 18:58:23     64s] Total instances moved : 0
[12/13 18:58:23     64s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.017, REAL:0.015, MEM:3638.5M, EPOCH TIME: 1734112703.409285
[12/13 18:58:23     64s] Total net bbox length = 5.479e+02 (2.447e+02 3.032e+02) (ext = 1.150e+02)
[12/13 18:58:23     64s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3638.5MB
[12/13 18:58:23     64s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3638.5MB) @(0:01:05 - 0:01:05).
[12/13 18:58:23     64s] *** Finished refinePlace (0:01:05 mem=3638.5M) ***
[12/13 18:58:23     64s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2428672.13
[12/13 18:58:23     64s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.021, REAL:0.019, MEM:3638.5M, EPOCH TIME: 1734112703.409512
[12/13 18:58:23     64s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:3638.5M, EPOCH TIME: 1734112703.409547
[12/13 18:58:23     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:28).
[12/13 18:58:23     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:23     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:23     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:23     64s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.001, REAL:0.001, MEM:3638.5M, EPOCH TIME: 1734112703.410074
[12/13 18:58:23     64s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.024, REAL:0.022, MEM:3638.5M, EPOCH TIME: 1734112703.410119
[12/13 18:58:23     64s] **INFO: Flow update: Design timing is met.
[12/13 18:58:23     64s] **INFO: Flow update: Design timing is met.
[12/13 18:58:23     64s] **INFO: Flow update: Design timing is met.
[12/13 18:58:23     64s] #optDebug: fT-D <X 1 0 0 0>
[12/13 18:58:23     64s] Register exp ratio and priority group on 0 nets on 47 nets : 
[12/13 18:58:23     64s] 
[12/13 18:58:23     64s] Active setup views:
[12/13 18:58:23     64s]  VIEW_SETUP
[12/13 18:58:23     64s]   Dominating endpoints: 0
[12/13 18:58:23     64s]   Dominating TNS: -0.000
[12/13 18:58:23     64s] 
[12/13 18:58:23     64s] Extraction called for design 'adc' of instances=26 and nets=49 using extraction engine 'preRoute' .
[12/13 18:58:23     64s] PreRoute RC Extraction called for design adc.
[12/13 18:58:23     64s] RC Extraction called in multi-corner(1) mode.
[12/13 18:58:23     64s] RCMode: PreRoute
[12/13 18:58:23     64s]       RC Corner Indexes            0   
[12/13 18:58:23     64s] Capacitance Scaling Factor   : 1.00000 
[12/13 18:58:23     64s] Resistance Scaling Factor    : 1.00000 
[12/13 18:58:23     64s] Clock Cap. Scaling Factor    : 1.00000 
[12/13 18:58:23     64s] Clock Res. Scaling Factor    : 1.00000 
[12/13 18:58:23     64s] Shrink Factor                : 1.00000
[12/13 18:58:23     64s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/13 18:58:23     64s] Using Quantus QRC technology file ...
[12/13 18:58:23     64s] eee: RC Grid Memory freed=540
[12/13 18:58:23     64s] eee: Trim Metal Layers: { }
[12/13 18:58:23     64s] eee: RC Grid Memory allocated=540
[12/13 18:58:23     64s] eee: LayerId=1 widthSet size=1
[12/13 18:58:23     64s] eee: LayerId=2 widthSet size=1
[12/13 18:58:23     64s] eee: LayerId=3 widthSet size=1
[12/13 18:58:23     64s] eee: LayerId=4 widthSet size=1
[12/13 18:58:23     64s] eee: LayerId=5 widthSet size=1
[12/13 18:58:23     64s] eee: Total RC Grid memory=540
[12/13 18:58:23     64s] Updating RC grid for preRoute extraction ...
[12/13 18:58:23     64s] eee: Metal Layers Info:
[12/13 18:58:23     64s] eee: L: met1 met2 met3 met4 met5
[12/13 18:58:23     64s] eee: W: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/13 18:58:23     64s] eee: S: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/13 18:58:23     64s] eee: pegSigSF=1.070000
[12/13 18:58:23     64s] Initializing multi-corner resistance tables ...
[12/13 18:58:23     64s] eee: l=1 avDens=0.044681 usedTrk=8.042512 availTrk=180.000000 sigTrk=8.042512
[12/13 18:58:23     64s] eee: l=2 avDens=0.017643 usedTrk=4.763527 availTrk=270.000000 sigTrk=4.763527
[12/13 18:58:23     64s] eee: l=3 avDens=0.027779 usedTrk=5.655918 availTrk=203.606557 sigTrk=5.655918
[12/13 18:58:23     64s] eee: l=4 avDens=0.029393 usedTrk=7.914735 availTrk=269.268293 sigTrk=7.914735
[12/13 18:58:23     64s] eee: l=5 avDens=0.114484 usedTrk=5.179952 availTrk=45.245902 sigTrk=5.179952
[12/13 18:58:23     64s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/13 18:58:23     64s] eee: LAM-FP: thresh=1 ; dimX=103.000000 ; dimY=99.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[12/13 18:58:23     64s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.345359 uaWl=1.000000 uaWlH=0.256400 aWlH=0.000000 lMod=0 pMax=0.869500 pMod=80 pModAss=50 wcR=0.332500 newSi=0.001600 wHLS=1.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[12/13 18:58:23     64s] eee: NetCapCache creation started. (Current Mem: 3632.645M) 
[12/13 18:58:23     64s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3640.645M) 
[12/13 18:58:23     64s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3640.645M)
[12/13 18:58:23     64s] Starting delay calculation for Setup views
[12/13 18:58:23     64s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/13 18:58:23     64s] #################################################################################
[12/13 18:58:23     64s] # Design Stage: PreRoute
[12/13 18:58:23     64s] # Design Name: adc
[12/13 18:58:23     64s] # Design Mode: 130nm
[12/13 18:58:23     64s] # Analysis Mode: MMMC Non-OCV 
[12/13 18:58:23     64s] # Parasitics Mode: No SPEF/RCDB 
[12/13 18:58:23     64s] # Signoff Settings: SI Off 
[12/13 18:58:23     64s] #################################################################################
[12/13 18:58:23     64s] Topological Sorting (REAL = 0:00:00.0, MEM = 3662.7M, InitMEM = 3662.7M)
[12/13 18:58:23     64s] Calculate delays in BcWc mode...
[12/13 18:58:23     64s] Start delay calculation (fullDC) (8 T). (MEM=3667.75)
[12/13 18:58:23     64s] End AAE Lib Interpolated Model. (MEM=3679.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 18:58:23     65s] Total number of fetched objects 47
[12/13 18:58:23     65s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 18:58:23     65s] End delay calculation. (MEM=4117.91 CPU=0:00:00.0 REAL=0:00:00.0)
[12/13 18:58:23     65s] End delay calculation (fullDC). (MEM=4117.91 CPU=0:00:00.1 REAL=0:00:00.0)
[12/13 18:58:23     65s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4117.9M) ***
[12/13 18:58:23     65s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:05 mem=4117.9M)
[12/13 18:58:23     65s] OPTC: user 20.0
[12/13 18:58:23     65s] Reported timing to dir ./timingReports
[12/13 18:58:23     65s] **optDesign ... cpu = 0:00:03, real = 0:00:12, mem = 2568.7M, totSessionCpu=0:01:05 **
[12/13 18:58:23     65s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3651.9M, EPOCH TIME: 1734112703.725840
[12/13 18:58:23     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:23     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:23     65s] 
[12/13 18:58:23     65s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:58:23     65s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.001, REAL:0.001, MEM:3651.9M, EPOCH TIME: 1734112703.727101
[12/13 18:58:23     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:23     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:29     65s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.012  |   N/A   |  0.012  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   12    |   N/A   |   12    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.924%
Routing Overflow: 8.27% H and 2.26% V
------------------------------------------------------------------

[12/13 18:58:29     65s] **optDesign ... cpu = 0:00:03, real = 0:00:18, mem = 2573.5M, totSessionCpu=0:01:05 **
[12/13 18:58:29     65s] *** Finished optDesign ***
[12/13 18:58:33     65s] Info: final physical memory for 9 CRR processes is 799.91MB.
[12/13 18:58:34     65s] Info: Summary of CRR changes:
[12/13 18:58:34     65s]       - Timing transform commits:       0
[12/13 18:58:34     65s] Deleting Lib Analyzer.
[12/13 18:58:34     65s] Info: Destroy the CCOpt slew target map.
[12/13 18:58:34     65s] clean pInstBBox. size 0
[12/13 18:58:34     65s] Cell adc LLGs are deleted
[12/13 18:58:34     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:34     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:34     65s] Info: pop threads available for lower-level modules during optimization.
[12/13 18:58:34     65s] *** optDesign #1 [finish] : cpu/real = 0:00:03.8/0:00:23.1 (0.2), totSession cpu/real = 0:01:05.5/0:05:58.8 (0.2), mem = 3686.0M
[12/13 18:58:34     65s] 
[12/13 18:58:34     65s] =============================================================================================
[12/13 18:58:34     65s]  Final TAT Report : optDesign #1                                                22.33-s094_1
[12/13 18:58:34     65s] =============================================================================================
[12/13 18:58:34     65s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/13 18:58:34     65s] ---------------------------------------------------------------------------------------------
[12/13 18:58:34     65s] [ InitOpt                ]      1   0:00:09.8  (  42.5 % )     0:00:09.9 /  0:00:00.7    0.1
[12/13 18:58:34     65s] [ GlobalOpt              ]      1   0:00:00.3  (   1.2 % )     0:00:00.3 /  0:00:00.3    1.2
[12/13 18:58:34     65s] [ DrvOpt                 ]      2   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.1
[12/13 18:58:34     65s] [ SimplifyNetlist        ]      1   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/13 18:58:34     65s] [ AreaOpt                ]      1   0:00:00.2  (   1.0 % )     0:00:00.3 /  0:00:00.3    1.0
[12/13 18:58:34     65s] [ ViewPruning            ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:34     65s] [ OptSummaryReport       ]      2   0:00:00.0  (   0.1 % )     0:00:05.9 /  0:00:00.1    0.0
[12/13 18:58:34     65s] [ DrvReport              ]      2   0:00:05.7  (  24.9 % )     0:00:05.7 /  0:00:00.0    0.0
[12/13 18:58:34     65s] [ CongRefineRouteType    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[12/13 18:58:34     65s] [ LocalWireReclaim       ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.4    1.7
[12/13 18:58:34     65s] [ SlackTraversorInit     ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:34     65s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:34     65s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:34     65s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:34     65s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:34     65s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:34     65s] [ RefinePlace            ]      3   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.4    1.6
[12/13 18:58:34     65s] [ DetailPlaceInit        ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:34     65s] [ EarlyGlobalRoute       ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.2    2.3
[12/13 18:58:34     65s] [ ExtractRC              ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[12/13 18:58:34     65s] [ FullDelayCalc          ]      3   0:00:00.3  (   1.3 % )     0:00:00.3 /  0:00:00.4    1.4
[12/13 18:58:34     65s] [ TimingUpdate           ]     25   0:00:00.2  (   0.9 % )     0:00:00.3 /  0:00:00.4    1.2
[12/13 18:58:34     65s] [ TimingReport           ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[12/13 18:58:34     65s] [ GenerateReports        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[12/13 18:58:34     65s] [ MISC                   ]          0:00:05.7  (  24.7 % )     0:00:05.7 /  0:00:00.8    0.1
[12/13 18:58:34     65s] ---------------------------------------------------------------------------------------------
[12/13 18:58:34     65s]  optDesign #1 TOTAL                 0:00:23.1  ( 100.0 % )     0:00:23.1 /  0:00:03.8    0.2
[12/13 18:58:34     65s] ---------------------------------------------------------------------------------------------
[12/13 18:58:34     65s] 
[12/13 18:58:34     65s] 
[12/13 18:58:34     65s] TimeStamp Deleting Cell Server Begin ...
[12/13 18:58:34     65s] 
[12/13 18:58:34     65s] TimeStamp Deleting Cell Server End ...
[12/13 18:58:34     65s] <CMD> timeDesign -postCTS
[12/13 18:58:34     65s] *** timeDesign #3 [begin] : totSession cpu/real = 0:01:05.5/0:05:58.9 (0.2), mem = 3686.0M
[12/13 18:58:34     65s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3643.0M, EPOCH TIME: 1734112714.719102
[12/13 18:58:34     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:34     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:34     65s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3643.0M, EPOCH TIME: 1734112714.719200
[12/13 18:58:34     65s] Start to check current routing status for nets...
[12/13 18:58:34     65s] All nets are already routed correctly.
[12/13 18:58:34     65s] End to check current routing status for nets (mem=3643.0M)
[12/13 18:58:34     65s] Effort level <high> specified for reg2reg path_group
[12/13 18:58:34     65s] Cell adc LLGs are deleted
[12/13 18:58:34     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:34     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:34     65s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3645.0M, EPOCH TIME: 1734112714.761422
[12/13 18:58:34     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:34     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:34     65s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3645.0M, EPOCH TIME: 1734112714.761582
[12/13 18:58:34     65s] Max number of tech site patterns supported in site array is 256.
[12/13 18:58:34     65s] Core basic site is CoreSite
[12/13 18:58:34     65s] After signature check, allow fast init is true, keep pre-filter is true.
[12/13 18:58:34     65s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/13 18:58:34     65s] Fast DP-INIT is on for default
[12/13 18:58:34     65s] Atter site array init, number of instance map data is 0.
[12/13 18:58:34     65s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.008, REAL:0.007, MEM:3645.0M, EPOCH TIME: 1734112714.768430
[12/13 18:58:34     65s] 
[12/13 18:58:34     65s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:58:34     65s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.009, REAL:0.007, MEM:3645.0M, EPOCH TIME: 1734112714.768720
[12/13 18:58:34     65s] Cell adc LLGs are deleted
[12/13 18:58:34     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:34     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:58:40     65s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.012  |   N/A   |  0.012  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   12    |   N/A   |   12    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.924%
Routing Overflow: 8.27% H and 2.26% V
------------------------------------------------------------------

[12/13 18:58:40     65s] Reported timing to dir ./timingReports
[12/13 18:58:40     65s] Total CPU time: 0.16 sec
[12/13 18:58:40     65s] Total Real time: 6.0 sec
[12/13 18:58:40     65s] Total Memory Usage: 3643.175781 Mbytes
[12/13 18:58:40     65s] Info: pop threads available for lower-level modules during optimization.
[12/13 18:58:40     65s] *** timeDesign #3 [finish] : cpu/real = 0:00:00.2/0:00:05.8 (0.0), totSession cpu/real = 0:01:05.7/0:06:04.7 (0.2), mem = 3643.2M
[12/13 18:58:40     65s] 
[12/13 18:58:40     65s] =============================================================================================
[12/13 18:58:40     65s]  Final TAT Report : timeDesign #3                                               22.33-s094_1
[12/13 18:58:40     65s] =============================================================================================
[12/13 18:58:40     65s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/13 18:58:40     65s] ---------------------------------------------------------------------------------------------
[12/13 18:58:40     65s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:40     65s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.3 % )     0:00:05.8 /  0:00:00.1    0.0
[12/13 18:58:40     65s] [ DrvReport              ]      1   0:00:05.7  (  97.7 % )     0:00:05.7 /  0:00:00.0    0.0
[12/13 18:58:40     65s] [ TimingUpdate           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:58:40     65s] [ TimingReport           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[12/13 18:58:40     65s] [ GenerateReports        ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.7
[12/13 18:58:40     65s] [ MISC                   ]          0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    0.9
[12/13 18:58:40     65s] ---------------------------------------------------------------------------------------------
[12/13 18:58:40     65s]  timeDesign #3 TOTAL                0:00:05.8  ( 100.0 % )     0:00:05.8 /  0:00:00.2    0.0
[12/13 18:58:40     65s] ---------------------------------------------------------------------------------------------
[12/13 18:58:40     65s] 
[12/13 18:59:02     68s] <CMD> zoomBox 14.13800 5.96000 35.25400 24.86300
[12/13 18:59:03     68s] <CMD> zoomBox 15.75600 7.57800 33.70500 23.64600
[12/13 18:59:03     68s] <CMD> zoomBox 14.13700 5.95900 35.25400 24.86300
[12/13 18:59:04     68s] <CMD> zoomBox 12.23300 4.05500 37.07600 26.29500
[12/13 18:59:04     68s] <CMD> zoomBox 9.99300 1.81500 39.22000 27.97900
[12/13 18:59:05     68s] <CMD> zoomBox 4.25600 -3.92200 44.70900 32.29200
[12/13 18:59:07     68s] <CMD> zoomBox 0.60800 -7.57000 48.20000 35.03500
[12/13 18:59:07     68s] <CMD> zoomBox -3.68400 -11.86200 52.30700 38.26200
[12/13 18:59:09     69s] <CMD> fit
[12/13 18:59:22     70s] <CMD> setNanoRouteMode -quiet -drouteFixAntenna 1
[12/13 18:59:22     70s] <CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 0
[12/13 18:59:22     70s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 0
[12/13 18:59:22     70s] <CMD> setNanoRouteMode -quiet -routeWithEco 0
[12/13 18:59:22     70s] <CMD> setNanoRouteMode -quiet -routeWithLithoDriven 0
[12/13 18:59:22     70s] <CMD> setNanoRouteMode -quiet -droutePostRouteLithoRepair 0
[12/13 18:59:22     70s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 0
[12/13 18:59:22     70s] <CMD> setNanoRouteMode -quiet -drouteAutoStop 1
[12/13 18:59:22     70s] <CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 0
[12/13 18:59:22     70s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 5
[12/13 18:59:22     70s] #WARNING (NRIF-91) Option setNanoRouteMode -route_top_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[12/13 18:59:22     70s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
[12/13 18:59:22     70s] #WARNING (NRIF-90) Option setNanoRouteMode -route_bottom_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[12/13 18:59:22     70s] <CMD> setNanoRouteMode -quiet -drouteEndIteration 1
[12/13 18:59:22     70s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[12/13 18:59:22     70s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[12/13 18:59:22     70s] <CMD> routeDesign -globalDetail
[12/13 18:59:22     70s] #% Begin routeDesign (date=12/13 18:59:22, mem=2519.8M)
[12/13 18:59:22     70s] ### Time Record (routeDesign) is installed.
[12/13 18:59:22     70s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2519.77 (MB), peak = 2684.96 (MB)
[12/13 18:59:22     70s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[12/13 18:59:22     70s] #**INFO: setDesignMode -flowEffort standard
[12/13 18:59:22     70s] #**INFO: setDesignMode -powerEffort none
[12/13 18:59:22     70s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[12/13 18:59:22     70s] **INFO: User settings:
[12/13 18:59:22     70s] setNanoRouteMode -route_detail_auto_stop                    true
[12/13 18:59:22     70s] setNanoRouteMode -route_detail_end_iteration                1
[12/13 18:59:22     70s] setNanoRouteMode -route_detail_fix_antenna                  true
[12/13 18:59:22     70s] setNanoRouteMode -route_detail_post_route_litho_repair      false
[12/13 18:59:22     70s] setNanoRouteMode -route_route_side                          front
[12/13 18:59:22     70s] setNanoRouteMode -route_extract_third_party_compatible      false
[12/13 18:59:22     70s] setNanoRouteMode -route_global_exp_timing_driven_std_delay  58.5
[12/13 18:59:22     70s] setNanoRouteMode -route_bottom_routing_layer                1
[12/13 18:59:22     70s] setNanoRouteMode -route_antenna_diode_insertion             false
[12/13 18:59:22     70s] setNanoRouteMode -route_selected_net_only                   false
[12/13 18:59:22     70s] setNanoRouteMode -route_top_routing_layer                   5
[12/13 18:59:22     70s] setNanoRouteMode -route_with_eco                            false
[12/13 18:59:22     70s] setNanoRouteMode -route_with_litho_driven                   false
[12/13 18:59:22     70s] setNanoRouteMode -route_with_si_driven                      false
[12/13 18:59:22     70s] setNanoRouteMode -route_with_timing_driven                  false
[12/13 18:59:22     70s] setDesignMode -process                                      130
[12/13 18:59:22     70s] setExtractRCMode -coupling_c_th                             0.4
[12/13 18:59:22     70s] setExtractRCMode -engine                                    preRoute
[12/13 18:59:22     70s] setExtractRCMode -relative_c_th                             1
[12/13 18:59:22     70s] setExtractRCMode -total_c_th                                0
[12/13 18:59:22     70s] setDelayCalMode -enable_high_fanout                         true
[12/13 18:59:22     70s] setDelayCalMode -eng_enablePrePlacedFlow                    false
[12/13 18:59:22     70s] setDelayCalMode -engine                                     aae
[12/13 18:59:22     70s] setDelayCalMode -ignoreNetLoad                              false
[12/13 18:59:22     70s] setDelayCalMode -socv_accuracy_mode                         low
[12/13 18:59:22     70s] setSIMode -separate_delta_delay_on_data                     true
[12/13 18:59:22     70s] 
[12/13 18:59:22     70s] #**INFO: multi-cut via swapping will not be performed after routing.
[12/13 18:59:22     70s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[12/13 18:59:22     70s] OPERPROF: Starting checkPlace at level 1, MEM:3643.3M, EPOCH TIME: 1734112762.386973
[12/13 18:59:22     70s] Processing tracks to init pin-track alignment.
[12/13 18:59:22     70s] z: 2, totalTracks: 1
[12/13 18:59:22     70s] z: 4, totalTracks: 1
[12/13 18:59:22     70s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 18:59:22     70s] Cell adc LLGs are deleted
[12/13 18:59:22     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:59:22     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:59:22     70s] # Building adc llgBox search-tree.
[12/13 18:59:22     70s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3643.3M, EPOCH TIME: 1734112762.387620
[12/13 18:59:22     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:59:22     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:59:22     70s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3643.3M, EPOCH TIME: 1734112762.387701
[12/13 18:59:22     70s] Max number of tech site patterns supported in site array is 256.
[12/13 18:59:22     70s] Core basic site is CoreSite
[12/13 18:59:22     70s] After signature check, allow fast init is false, keep pre-filter is true.
[12/13 18:59:22     70s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/13 18:59:22     70s] SiteArray: non-trimmed site array dimensions = 7 x 67
[12/13 18:59:22     70s] SiteArray: use 12,288 bytes
[12/13 18:59:22     70s] SiteArray: current memory after site array memory allocation 3643.3M
[12/13 18:59:22     70s] SiteArray: FP blocked sites are writable
[12/13 18:59:22     70s] SiteArray: number of non floorplan blocked sites for llg default is 469
[12/13 18:59:22     70s] Atter site array init, number of instance map data is 0.
[12/13 18:59:22     70s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.006, REAL:0.004, MEM:3643.3M, EPOCH TIME: 1734112762.392106
[12/13 18:59:22     70s] 
[12/13 18:59:22     70s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:59:22     70s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.005, MEM:3643.3M, EPOCH TIME: 1734112762.392285
[12/13 18:59:22     70s] Begin checking placement ... (start mem=3643.3M, init mem=3643.3M)
[12/13 18:59:22     70s] Begin checking exclusive groups violation ...
[12/13 18:59:22     70s] There are 0 groups to check, max #box is 0, total #box is 0
[12/13 18:59:22     70s] Finished checking exclusive groups violations. Found 0 Vio.
[12/13 18:59:22     70s] 
[12/13 18:59:22     70s] Running CheckPlace using 8 threads!...
[12/13 18:59:22     70s] 
[12/13 18:59:22     70s] ...checkPlace MT is done!
[12/13 18:59:22     70s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3611.3M, EPOCH TIME: 1734112762.398583
[12/13 18:59:22     70s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:3611.3M, EPOCH TIME: 1734112762.398648
[12/13 18:59:22     70s] *info: Placed = 26            
[12/13 18:59:22     70s] *info: Unplaced = 0           
[12/13 18:59:22     70s] Placement Density:68.64%(613/893)
[12/13 18:59:22     70s] Placement Density (including fixed std cells):68.64%(613/893)
[12/13 18:59:22     70s] Cell adc LLGs are deleted
[12/13 18:59:22     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:28).
[12/13 18:59:22     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:59:22     70s] # Resetting pin-track-align track data.
[12/13 18:59:22     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:59:22     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:59:22     70s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3611.3M)
[12/13 18:59:22     70s] OPERPROF: Finished checkPlace at level 1, CPU:0.019, REAL:0.012, MEM:3611.3M, EPOCH TIME: 1734112762.399160
[12/13 18:59:22     70s] 
[12/13 18:59:22     70s] changeUseClockNetStatus Option :  -noFixedNetWires 
[12/13 18:59:22     70s] *** Changed status on (1) nets in Clock.
[12/13 18:59:22     70s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3611.3M) ***
[12/13 18:59:22     70s] % Begin globalDetailRoute (date=12/13 18:59:22, mem=2519.1M)
[12/13 18:59:22     70s] 
[12/13 18:59:22     70s] globalDetailRoute
[12/13 18:59:22     70s] 
[12/13 18:59:22     70s] #Start globalDetailRoute on Fri Dec 13 18:59:22 2024
[12/13 18:59:22     70s] #
[12/13 18:59:22     70s] ### Time Record (globalDetailRoute) is installed.
[12/13 18:59:22     70s] ### Time Record (Pre Callback) is installed.
[12/13 18:59:22     70s] eee: RC Grid Memory freed=540
[12/13 18:59:22     70s] ### Time Record (Pre Callback) is uninstalled.
[12/13 18:59:22     70s] ### Time Record (DB Import) is installed.
[12/13 18:59:22     70s] ### Time Record (Timing Data Generation) is installed.
[12/13 18:59:22     70s] ### Time Record (Timing Data Generation) is uninstalled.
[12/13 18:59:22     70s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the congestion map.
[12/13 18:59:22     70s] ### Net info: total nets: 49
[12/13 18:59:22     70s] ### Net info: dirty nets: 0
[12/13 18:59:22     70s] ### Net info: marked as disconnected nets: 0
[12/13 18:59:22     70s] #num needed restored net=0
[12/13 18:59:22     70s] #need_extraction net=0 (total=49)
[12/13 18:59:22     70s] ### Net info: fully routed nets: 1
[12/13 18:59:22     70s] ### Net info: trivial (< 2 pins) nets: 6
[12/13 18:59:22     70s] ### Net info: unrouted nets: 42
[12/13 18:59:22     70s] ### Net info: re-extraction nets: 0
[12/13 18:59:22     70s] ### Net info: ignored nets: 0
[12/13 18:59:22     70s] ### Net info: skip routing nets: 0
[12/13 18:59:22     70s] ### import design signature (13): route=411820575 fixed_route=1694428796 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1866205395 dirty_area=0 del_dirty_area=0 cell=1840280961 placement=703475222 pin_access=1567533162 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675
[12/13 18:59:22     70s] ### Time Record (DB Import) is uninstalled.
[12/13 18:59:22     70s] #NanoRoute Version 22.33-s094_1 NR230808-0153/22_13-UB
[12/13 18:59:22     70s] #RTESIG:78da95934f4fc3300cc539f329ac6e8722b1113b7f9a5e91b80242c0752a34dd2a75a9d4
[12/13 18:59:22     70s] #       a607be3d9e84d04055b3e49a5ffcfce2e7d5fafde10532a2ad949b51946a87f0f8425258
[12/13 18:59:22     70s] #       613702b5bc23daa1dcbcdd67d7abf5d3f3ab2468aa6e74907ff47d770bf597af8eed27d4
[12/13 18:59:22     70s] #       aea9a62ec0e84268fdfee68796297451a6d0a8348461faa5a7d10dff10520210f2d607b7
[12/13 18:59:22     70s] #       77c33ca23564a73219e46318f822a64bda24be9002538ca9428358eeda9822e6bd20fd57
[12/13 18:59:22     70s] #       7486b1c642d60cbd0fecc5f9e9384b95266d2e827f3da68cc8d2e70e2235d1ca34bc48c1
[12/13 18:59:22     70s] #       0d2ad076abc5e940de747d15e6db360ae3de0a2ce3909518cb26333c9f43bb3f9c456d8e
[12/13 18:59:22     70s] #       2b79cfb23154beae867a69944c72787defdd1245c8118f1920e4758ded1f5a8a1722ee49
[12/13 18:59:22     70s] #       47b69494bda090be44edb4becbffc9cc256a66310a57dffd15aba8
[12/13 18:59:22     70s] #
[12/13 18:59:22     70s] ### Time Record (Data Preparation) is installed.
[12/13 18:59:22     70s] #RTESIG:78da9593cd4ec330108439f3142bb78720d1e25dffc4b92271055401d72a10278d943a52
[12/13 18:59:22     70s] #       e21c787b5c845041515cfbeacf3b3bde9dd5faed61078c682bc466e485dc233cee4870c3
[12/13 18:59:22     70s] #       cd86a31277447b149bd77b76bd5a3f3dbf0882baec460bd97bdf77b7507dbaf2d87e4065
[12/13 18:59:22     70s] #       eb72ea3c8cd6fbd635373fb448a1f3228546a9c00fd32f3d8d76f88790e48090b5cedbc6
[12/13 18:59:22     70s] #       0ef38852c04e651864a31fc2454c97944e7c2138a61893b902bedcb5d679cc7b4eeaafe8
[12/13 18:59:22     70s] #       0c63b401560fbdf3c18b75d371962a74da5c78f8f5983262903e7710a98946a4e1790aae
[12/13 18:59:22     70s] #       5182325bc54f07b2baeb4b3fdfb69618f7966311878cc0d86e0626cce7d03687b3559be3
[12/13 18:59:22     70s] #       8a903336fad255e5502d8d329061795defec32157e9b7d3b5816260c598839250cb98e05
[12/13 18:59:22     70s] #       150dc50b51685e45e24cd25c50485da276ca79c43fa94bd4f4e2ce5c7d019686b861
[12/13 18:59:22     70s] #
[12/13 18:59:22     70s] ### Time Record (Data Preparation) is uninstalled.
[12/13 18:59:22     70s] ### Time Record (Global Routing) is installed.
[12/13 18:59:22     70s] ### Time Record (Global Routing) is uninstalled.
[12/13 18:59:22     70s] #Total number of trivial nets (e.g. < 2 pins) = 6 (skipped).
[12/13 18:59:22     70s] #Total number of routable nets = 43.
[12/13 18:59:22     70s] #Total number of nets in the design = 49.
[12/13 18:59:22     70s] #43 routable nets do not have any wires.
[12/13 18:59:22     70s] #43 nets will be global routed.
[12/13 18:59:22     70s] #1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/13 18:59:22     70s] #Using multithreading with 8 threads.
[12/13 18:59:22     70s] ### Time Record (Data Preparation) is installed.
[12/13 18:59:22     70s] #Start routing data preparation on Fri Dec 13 18:59:22 2024
[12/13 18:59:22     70s] #
[12/13 18:59:22     70s] #Minimum voltage of a net in the design = 0.000.
[12/13 18:59:22     70s] #Maximum voltage of a net in the design = 1.980.
[12/13 18:59:22     70s] #Voltage range [0.000 - 1.980] has 47 nets.
[12/13 18:59:22     70s] #Voltage range [1.620 - 1.980] has 1 net.
[12/13 18:59:22     70s] #Voltage range [0.000 - 0.000] has 1 net.
[12/13 18:59:22     70s] #Build and mark too close pins for the same net.
[12/13 18:59:22     70s] ### Time Record (Cell Pin Access) is installed.
[12/13 18:59:22     70s] #Rebuild pin access data for design.
[12/13 18:59:22     70s] #Initial pin access analysis.
[12/13 18:59:22     71s] #Detail pin access analysis.
[12/13 18:59:22     71s] ### Time Record (Cell Pin Access) is uninstalled.
[12/13 18:59:22     71s] # met1         H   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[12/13 18:59:22     71s] # met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[12/13 18:59:22     71s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[12/13 18:59:22     71s] # met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
[12/13 18:59:22     71s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[12/13 18:59:22     71s] #Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
[12/13 18:59:22     71s] #shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
[12/13 18:59:22     71s] #pin_access_rlayer=2(met2)
[12/13 18:59:22     71s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[12/13 18:59:22     71s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[12/13 18:59:22     71s] #enable_dpt_layer_shield=F
[12/13 18:59:22     71s] #has_line_end_grid=F
[12/13 18:59:22     71s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2531.68 (MB), peak = 2801.12 (MB)
[12/13 18:59:22     71s] #Regenerating Ggrids automatically.
[12/13 18:59:22     71s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[12/13 18:59:22     71s] #Using automatically generated G-grids.
[12/13 18:59:22     71s] #Done routing data preparation.
[12/13 18:59:22     71s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2533.96 (MB), peak = 2801.12 (MB)
[12/13 18:59:22     71s] #Minimum voltage of a net in the design = 0.000.
[12/13 18:59:22     71s] #Maximum voltage of a net in the design = 1.980.
[12/13 18:59:22     71s] #Voltage range [0.000 - 1.980] has 47 nets.
[12/13 18:59:22     71s] #Voltage range [1.620 - 1.980] has 1 net.
[12/13 18:59:22     71s] #Voltage range [0.000 - 0.000] has 1 net.
[12/13 18:59:22     71s] #
[12/13 18:59:22     71s] #Finished routing data preparation on Fri Dec 13 18:59:22 2024
[12/13 18:59:22     71s] #
[12/13 18:59:22     71s] #Cpu time = 00:00:01
[12/13 18:59:22     71s] #Elapsed time = 00:00:00
[12/13 18:59:22     71s] #Increased memory = 8.50 (MB)
[12/13 18:59:22     71s] #Total memory = 2533.96 (MB)
[12/13 18:59:22     71s] #Peak memory = 2801.12 (MB)
[12/13 18:59:22     71s] #
[12/13 18:59:22     71s] ### Time Record (Data Preparation) is uninstalled.
[12/13 18:59:22     71s] ### Time Record (Global Routing) is installed.
[12/13 18:59:22     71s] #
[12/13 18:59:22     71s] #Start global routing on Fri Dec 13 18:59:22 2024
[12/13 18:59:22     71s] #
[12/13 18:59:22     71s] #
[12/13 18:59:22     71s] #Start global routing initialization on Fri Dec 13 18:59:22 2024
[12/13 18:59:22     71s] #
[12/13 18:59:22     71s] #Number of eco nets is 1
[12/13 18:59:22     71s] #
[12/13 18:59:22     71s] #Start global routing data preparation on Fri Dec 13 18:59:22 2024
[12/13 18:59:22     71s] #
[12/13 18:59:22     71s] ### build_merged_routing_blockage_rect_list starts on Fri Dec 13 18:59:22 2024 with memory = 2533.96 (MB), peak = 2801.12 (MB)
[12/13 18:59:22     71s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.7 GB --0.99 [8]--
[12/13 18:59:22     71s] #Start routing resource analysis on Fri Dec 13 18:59:22 2024
[12/13 18:59:22     71s] #
[12/13 18:59:22     71s] ### init_is_bin_blocked starts on Fri Dec 13 18:59:22 2024 with memory = 2533.96 (MB), peak = 2801.12 (MB)
[12/13 18:59:22     71s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.7 GB --0.98 [8]--
[12/13 18:59:22     71s] ### PDHT_Row_Thread::compute_flow_cap starts on Fri Dec 13 18:59:22 2024 with memory = 2533.96 (MB), peak = 2801.12 (MB)
[12/13 18:59:22     71s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.7 GB --1.32 [8]--
[12/13 18:59:22     71s] ### adjust_flow_cap starts on Fri Dec 13 18:59:22 2024 with memory = 2535.85 (MB), peak = 2801.12 (MB)
[12/13 18:59:22     71s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.7 GB --1.00 [8]--
[12/13 18:59:22     71s] ### adjust_flow_per_partial_route_obs starts on Fri Dec 13 18:59:22 2024 with memory = 2533.40 (MB), peak = 2801.12 (MB)
[12/13 18:59:22     71s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.7 GB --0.98 [8]--
[12/13 18:59:22     71s] ### set_via_blocked starts on Fri Dec 13 18:59:22 2024 with memory = 2533.40 (MB), peak = 2801.12 (MB)
[12/13 18:59:23     71s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.7 GB --1.00 [8]--
[12/13 18:59:23     71s] ### copy_flow starts on Fri Dec 13 18:59:23 2024 with memory = 2724.62 (MB), peak = 2801.12 (MB)
[12/13 18:59:23     71s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.7 GB --1.02 [8]--
[12/13 18:59:23     71s] #Routing resource analysis is done on Fri Dec 13 18:59:23 2024
[12/13 18:59:23     71s] #
[12/13 18:59:23     71s] ### report_flow_cap starts on Fri Dec 13 18:59:23 2024 with memory = 2534.32 (MB), peak = 2801.12 (MB)
[12/13 18:59:23     71s] #  Resource Analysis:
[12/13 18:59:23     71s] #
[12/13 18:59:23     71s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/13 18:59:23     71s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/13 18:59:23     71s] #  --------------------------------------------------------------
[12/13 18:59:23     71s] #  met1           H          50          48          25    12.00%
[12/13 18:59:23     71s] #  met2           V          73          29          25     0.00%
[12/13 18:59:23     71s] #  met3           H          63          11          25     0.00%
[12/13 18:59:23     71s] #  met4           V          59          17          25     0.00%
[12/13 18:59:23     71s] #  met5           H           7           5          25    40.00%
[12/13 18:59:23     71s] #  --------------------------------------------------------------
[12/13 18:59:23     71s] #  Total                    253      31.03%         125    10.40%
[12/13 18:59:23     71s] #
[12/13 18:59:23     71s] #  1 nets (2.04%) with 1 preferred extra spacing.
[12/13 18:59:23     71s] #
[12/13 18:59:23     71s] #
[12/13 18:59:23     71s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.7 GB --1.00 [8]--
[12/13 18:59:23     71s] ### analyze_m2_tracks starts on Fri Dec 13 18:59:23 2024 with memory = 2534.32 (MB), peak = 2801.12 (MB)
[12/13 18:59:23     71s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.7 GB --0.98 [8]--
[12/13 18:59:23     71s] ### report_initial_resource starts on Fri Dec 13 18:59:23 2024 with memory = 2534.32 (MB), peak = 2801.12 (MB)
[12/13 18:59:23     71s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.7 GB --0.98 [8]--
[12/13 18:59:23     71s] ### mark_pg_pins_accessibility starts on Fri Dec 13 18:59:23 2024 with memory = 2534.32 (MB), peak = 2801.12 (MB)
[12/13 18:59:23     71s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.7 GB --0.98 [8]--
[12/13 18:59:23     71s] ### set_net_region starts on Fri Dec 13 18:59:23 2024 with memory = 2534.32 (MB), peak = 2801.12 (MB)
[12/13 18:59:23     71s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.7 GB --0.99 [8]--
[12/13 18:59:23     71s] #
[12/13 18:59:23     71s] #Global routing data preparation is done on Fri Dec 13 18:59:23 2024
[12/13 18:59:23     71s] #
[12/13 18:59:23     71s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2534.32 (MB), peak = 2801.12 (MB)
[12/13 18:59:23     71s] #
[12/13 18:59:23     71s] ### prepare_level starts on Fri Dec 13 18:59:23 2024 with memory = 2534.32 (MB), peak = 2801.12 (MB)
[12/13 18:59:23     71s] ### init level 1 starts on Fri Dec 13 18:59:23 2024 with memory = 2534.32 (MB), peak = 2801.12 (MB)
[12/13 18:59:23     71s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.7 GB --0.97 [8]--
[12/13 18:59:23     71s] ### Level 1 hgrid = 5 X 5
[12/13 18:59:23     71s] ### prepare_level_flow starts on Fri Dec 13 18:59:23 2024 with memory = 2534.32 (MB), peak = 2801.12 (MB)
[12/13 18:59:23     71s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.7 GB --0.98 [8]--
[12/13 18:59:23     71s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.7 GB --1.00 [8]--
[12/13 18:59:23     71s] #
[12/13 18:59:23     71s] #Global routing initialization is done on Fri Dec 13 18:59:23 2024
[12/13 18:59:23     71s] #
[12/13 18:59:23     71s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2534.32 (MB), peak = 2801.12 (MB)
[12/13 18:59:23     71s] #
[12/13 18:59:23     71s] #start global routing iteration 1...
[12/13 18:59:23     71s] ### init_flow_edge starts on Fri Dec 13 18:59:23 2024 with memory = 2534.32 (MB), peak = 2801.12 (MB)
[12/13 18:59:23     71s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.7 GB --1.00 [8]--
[12/13 18:59:23     71s] ### routing at level 1 (topmost level) iter 0
[12/13 18:59:23     71s] ### measure_qor starts on Fri Dec 13 18:59:23 2024 with memory = 2535.17 (MB), peak = 2801.12 (MB)
[12/13 18:59:23     71s] ### measure_congestion starts on Fri Dec 13 18:59:23 2024 with memory = 2535.17 (MB), peak = 2801.12 (MB)
[12/13 18:59:23     71s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.7 GB --0.98 [8]--
[12/13 18:59:23     71s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.7 GB --0.95 [8]--
[12/13 18:59:23     71s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2535.17 (MB), peak = 2801.12 (MB)
[12/13 18:59:23     71s] #
[12/13 18:59:23     71s] #start global routing iteration 2...
[12/13 18:59:23     71s] ### routing at level 1 (topmost level) iter 1
[12/13 18:59:23     71s] ### measure_qor starts on Fri Dec 13 18:59:23 2024 with memory = 2535.17 (MB), peak = 2801.12 (MB)
[12/13 18:59:23     71s] ### measure_congestion starts on Fri Dec 13 18:59:23 2024 with memory = 2535.17 (MB), peak = 2801.12 (MB)
[12/13 18:59:23     71s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.7 GB --0.97 [8]--
[12/13 18:59:23     71s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.7 GB --0.93 [8]--
[12/13 18:59:23     71s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2535.17 (MB), peak = 2801.12 (MB)
[12/13 18:59:23     71s] #
[12/13 18:59:23     71s] ### route_end starts on Fri Dec 13 18:59:23 2024 with memory = 2535.17 (MB), peak = 2801.12 (MB)
[12/13 18:59:23     71s] #
[12/13 18:59:23     71s] #Total number of trivial nets (e.g. < 2 pins) = 6 (skipped).
[12/13 18:59:23     71s] #Total number of routable nets = 43.
[12/13 18:59:23     71s] #Total number of nets in the design = 49.
[12/13 18:59:23     71s] #
[12/13 18:59:23     71s] #43 routable nets have routed wires.
[12/13 18:59:23     71s] #1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/13 18:59:23     71s] #
[12/13 18:59:23     71s] #Routed nets constraints summary:
[12/13 18:59:23     71s] #------------------------------------------------
[12/13 18:59:23     71s] #        Rules   Pref Extra Space   Unconstrained  
[12/13 18:59:23     71s] #------------------------------------------------
[12/13 18:59:23     71s] #      Default                  1              42  
[12/13 18:59:23     71s] #------------------------------------------------
[12/13 18:59:23     71s] #        Total                  1              42  
[12/13 18:59:23     71s] #------------------------------------------------
[12/13 18:59:23     71s] #
[12/13 18:59:23     71s] #Routing constraints summary of the whole design:
[12/13 18:59:23     71s] #------------------------------------------------
[12/13 18:59:23     71s] #        Rules   Pref Extra Space   Unconstrained  
[12/13 18:59:23     71s] #------------------------------------------------
[12/13 18:59:23     71s] #      Default                  1              42  
[12/13 18:59:23     71s] #------------------------------------------------
[12/13 18:59:23     71s] #        Total                  1              42  
[12/13 18:59:23     71s] #------------------------------------------------
[12/13 18:59:23     71s] #
[12/13 18:59:23     71s] ### adjust_flow_per_partial_route_obs starts on Fri Dec 13 18:59:23 2024 with memory = 2535.17 (MB), peak = 2801.12 (MB)
[12/13 18:59:23     71s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.7 GB --0.97 [8]--
[12/13 18:59:23     71s] ### cal_base_flow starts on Fri Dec 13 18:59:23 2024 with memory = 2535.17 (MB), peak = 2801.12 (MB)
[12/13 18:59:23     71s] ### init_flow_edge starts on Fri Dec 13 18:59:23 2024 with memory = 2535.17 (MB), peak = 2801.12 (MB)
[12/13 18:59:23     71s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.7 GB --1.00 [8]--
[12/13 18:59:23     71s] ### cal_flow starts on Fri Dec 13 18:59:23 2024 with memory = 2534.71 (MB), peak = 2801.12 (MB)
[12/13 18:59:23     71s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.7 GB --0.98 [8]--
[12/13 18:59:23     71s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.7 GB --1.00 [8]--
[12/13 18:59:23     71s] ### report_overcon starts on Fri Dec 13 18:59:23 2024 with memory = 2534.71 (MB), peak = 2801.12 (MB)
[12/13 18:59:23     71s] #
[12/13 18:59:23     71s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/13 18:59:23     71s] #
[12/13 18:59:23     71s] #                 OverCon          
[12/13 18:59:23     71s] #                  #Gcell    %Gcell
[12/13 18:59:23     71s] #     Layer           (1)   OverCon  Flow/Cap
[12/13 18:59:23     71s] #  ----------------------------------------------
[12/13 18:59:23     71s] #  met1          0(0.00%)   (0.00%)     0.49  
[12/13 18:59:23     71s] #  met2          0(0.00%)   (0.00%)     0.39  
[12/13 18:59:23     71s] #  met3          1(4.00%)   (4.00%)     0.28  
[12/13 18:59:23     71s] #  met4          0(0.00%)   (0.00%)     0.06  
[12/13 18:59:23     71s] #  met5          0(0.00%)   (0.00%)     0.00  
[12/13 18:59:23     71s] #  ----------------------------------------------
[12/13 18:59:23     71s] #     Total      1(0.87%)   (0.87%)
[12/13 18:59:23     71s] #
[12/13 18:59:23     71s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[12/13 18:59:23     71s] #  Overflow after GR: 0.87% H + 0.00% V
[12/13 18:59:23     71s] #
[12/13 18:59:23     71s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.7 GB --0.99 [8]--
[12/13 18:59:23     71s] ### cal_base_flow starts on Fri Dec 13 18:59:23 2024 with memory = 2534.71 (MB), peak = 2801.12 (MB)
[12/13 18:59:23     71s] ### init_flow_edge starts on Fri Dec 13 18:59:23 2024 with memory = 2534.71 (MB), peak = 2801.12 (MB)
[12/13 18:59:23     71s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.7 GB --1.00 [8]--
[12/13 18:59:23     71s] ### cal_flow starts on Fri Dec 13 18:59:23 2024 with memory = 2534.57 (MB), peak = 2801.12 (MB)
[12/13 18:59:23     71s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.7 GB --0.98 [8]--
[12/13 18:59:23     71s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.7 GB --1.00 [8]--
[12/13 18:59:23     71s] ### generate_cong_map_content starts on Fri Dec 13 18:59:23 2024 with memory = 2534.57 (MB), peak = 2801.12 (MB)
[12/13 18:59:23     72s] ### Sync with Inovus CongMap starts on Fri Dec 13 18:59:23 2024 with memory = 2723.70 (MB), peak = 2801.12 (MB)
[12/13 18:59:23     72s] #Hotspot report including placement blocked areas
[12/13 18:59:23     72s] OPERPROF: Starting HotSpotCal at level 1, MEM:5171.5M, EPOCH TIME: 1734112763.669362
[12/13 18:59:23     72s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/13 18:59:23     72s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[12/13 18:59:23     72s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/13 18:59:23     72s] [hotspot] |     met1(H)    |              1.00 |              1.00 |    16.55    16.55    33.12    33.12 |
[12/13 18:59:23     72s] [hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[12/13 18:59:23     72s] [hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[12/13 18:59:23     72s] [hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[12/13 18:59:23     72s] [hotspot] |     met5(H)    |              0.00 |              0.00 |   (none)                            |
[12/13 18:59:23     72s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/13 18:59:23     72s] [hotspot] |      worst     |   (met1)     1.00 |   (met1)     1.00 |                                     |
[12/13 18:59:23     72s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/13 18:59:23     72s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[12/13 18:59:23     72s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/13 18:59:23     72s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/13 18:59:23     72s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[12/13 18:59:23     72s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/13 18:59:23     72s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.042, REAL:0.058, MEM:3744.5M, EPOCH TIME: 1734112763.727015
[12/13 18:59:23     72s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.7 GB --0.74 [8]--
[12/13 18:59:23     72s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.7 GB --0.89 [8]--
[12/13 18:59:23     72s] ### update starts on Fri Dec 13 18:59:23 2024 with memory = 2533.21 (MB), peak = 2801.12 (MB)
[12/13 18:59:23     72s] #Complete Global Routing.
[12/13 18:59:23     72s] #Total number of nets with non-default rule or having extra spacing = 1
[12/13 18:59:23     72s] #Total wire length = 450 um.
[12/13 18:59:23     72s] #Total half perimeter of net bounding box = 681 um.
[12/13 18:59:23     72s] #Total wire length on LAYER met1 = 9 um.
[12/13 18:59:23     72s] #Total wire length on LAYER met2 = 160 um.
[12/13 18:59:23     72s] #Total wire length on LAYER met3 = 172 um.
[12/13 18:59:23     72s] #Total wire length on LAYER met4 = 109 um.
[12/13 18:59:23     72s] #Total wire length on LAYER met5 = 0 um.
[12/13 18:59:23     72s] #Total number of vias = 132
[12/13 18:59:23     72s] #Up-Via Summary (total 132):
[12/13 18:59:23     72s] #           
[12/13 18:59:23     72s] #-----------------------
[12/13 18:59:23     72s] # met1               76
[12/13 18:59:23     72s] # met2               42
[12/13 18:59:23     72s] # met3               14
[12/13 18:59:23     72s] #-----------------------
[12/13 18:59:23     72s] #                   132 
[12/13 18:59:23     72s] #
[12/13 18:59:23     72s] ### update cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.7 GB --0.99 [8]--
[12/13 18:59:23     72s] ### report_overcon starts on Fri Dec 13 18:59:23 2024 with memory = 2533.21 (MB), peak = 2801.12 (MB)
[12/13 18:59:23     72s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.7 GB --0.98 [8]--
[12/13 18:59:23     72s] ### report_overcon starts on Fri Dec 13 18:59:23 2024 with memory = 2533.21 (MB), peak = 2801.12 (MB)
[12/13 18:59:23     72s] #Max overcon = 1 tracks.
[12/13 18:59:23     72s] #Total overcon = 0.87%.
[12/13 18:59:23     72s] #Worst layer Gcell overcon rate = 4.00%.
[12/13 18:59:23     72s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.7 GB --0.99 [8]--
[12/13 18:59:23     72s] ### route_end cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.7 GB --0.96 [8]--
[12/13 18:59:23     72s] ### global_route design signature (16): route=21919583 net_attr=1857572412
[12/13 18:59:23     72s] #
[12/13 18:59:23     72s] #Global routing statistics:
[12/13 18:59:23     72s] #Cpu time = 00:00:01
[12/13 18:59:23     72s] #Elapsed time = 00:00:01
[12/13 18:59:23     72s] #Increased memory = -0.75 (MB)
[12/13 18:59:23     72s] #Total memory = 2533.21 (MB)
[12/13 18:59:23     72s] #Peak memory = 2801.12 (MB)
[12/13 18:59:23     72s] #
[12/13 18:59:23     72s] #Finished global routing on Fri Dec 13 18:59:23 2024
[12/13 18:59:23     72s] #
[12/13 18:59:23     72s] #
[12/13 18:59:23     72s] ### Time Record (Global Routing) is uninstalled.
[12/13 18:59:23     72s] ### Time Record (Data Preparation) is installed.
[12/13 18:59:23     72s] ### Time Record (Data Preparation) is uninstalled.
[12/13 18:59:23     72s] ### track-assign external-init starts on Fri Dec 13 18:59:23 2024 with memory = 2533.21 (MB), peak = 2801.12 (MB)
[12/13 18:59:23     72s] ### Time Record (Track Assignment) is installed.
[12/13 18:59:23     72s] #Minimum voltage of a net in the design = 0.000.
[12/13 18:59:23     72s] #Maximum voltage of a net in the design = 1.980.
[12/13 18:59:23     72s] #Voltage range [0.000 - 1.980] has 47 nets.
[12/13 18:59:23     72s] #Voltage range [1.620 - 1.980] has 1 net.
[12/13 18:59:23     72s] #Voltage range [0.000 - 0.000] has 1 net.
[12/13 18:59:23     72s] ### Time Record (Data Preparation) is installed.
[12/13 18:59:23     72s] #Minimum voltage of a net in the design = 0.000.
[12/13 18:59:23     72s] #Maximum voltage of a net in the design = 1.980.
[12/13 18:59:23     72s] #Voltage range [0.000 - 1.980] has 47 nets.
[12/13 18:59:23     72s] #Voltage range [1.620 - 1.980] has 1 net.
[12/13 18:59:23     72s] #Voltage range [0.000 - 0.000] has 1 net.
[12/13 18:59:23     72s] ### Time Record (Data Preparation) is uninstalled.
[12/13 18:59:23     72s] ### Time Record (Track Assignment) is uninstalled.
[12/13 18:59:23     72s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.7 GB --0.91 [8]--
[12/13 18:59:23     72s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2533.21 (MB), peak = 2801.12 (MB)
[12/13 18:59:23     72s] ### track-assign engine-init starts on Fri Dec 13 18:59:23 2024 with memory = 2533.21 (MB), peak = 2801.12 (MB)
[12/13 18:59:23     72s] ### Time Record (Track Assignment) is installed.
[12/13 18:59:23     72s] #Minimum voltage of a net in the design = 0.000.
[12/13 18:59:23     72s] #Maximum voltage of a net in the design = 1.980.
[12/13 18:59:23     72s] #Voltage range [0.000 - 1.980] has 47 nets.
[12/13 18:59:23     72s] #Voltage range [1.620 - 1.980] has 1 net.
[12/13 18:59:23     72s] #Voltage range [0.000 - 0.000] has 1 net.
[12/13 18:59:23     72s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.7 GB --0.69 [8]--
[12/13 18:59:23     72s] ### track-assign core-engine starts on Fri Dec 13 18:59:23 2024 with memory = 2533.21 (MB), peak = 2801.12 (MB)
[12/13 18:59:23     72s] #Start Track Assignment.
[12/13 18:59:23     72s] #Done with 20 horizontal wires in 1 hboxes and 23 vertical wires in 1 hboxes.
[12/13 18:59:23     72s] #Done with 10 horizontal wires in 1 hboxes and 5 vertical wires in 1 hboxes.
[12/13 18:59:23     72s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[12/13 18:59:23     72s] #
[12/13 18:59:23     72s] #Track assignment summary:
[12/13 18:59:23     72s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[12/13 18:59:23     72s] #------------------------------------------------------------------------
[12/13 18:59:23     72s] # met1           5.45 	  0.00%  	  0.00% 	  0.00%
[12/13 18:59:23     72s] # met2         140.74 	  0.20%  	  0.00% 	  0.00%
[12/13 18:59:23     72s] # met3         157.78 	  0.64%  	  0.00% 	  0.00%
[12/13 18:59:23     72s] # met4          62.44 	  0.00%  	  0.00% 	  0.00%
[12/13 18:59:23     72s] # met5           0.00 	  0.00%  	  0.00% 	  0.00%
[12/13 18:59:23     72s] #------------------------------------------------------------------------
[12/13 18:59:23     72s] # All         366.41  	  0.35% 	  0.00% 	  0.00%
[12/13 18:59:23     72s] #Complete Track Assignment.
[12/13 18:59:23     72s] #Total number of nets with non-default rule or having extra spacing = 1
[12/13 18:59:23     72s] #Total wire length = 401 um.
[12/13 18:59:23     72s] #Total half perimeter of net bounding box = 681 um.
[12/13 18:59:23     72s] #Total wire length on LAYER met1 = 5 um.
[12/13 18:59:23     72s] #Total wire length on LAYER met2 = 142 um.
[12/13 18:59:23     72s] #Total wire length on LAYER met3 = 158 um.
[12/13 18:59:23     72s] #Total wire length on LAYER met4 = 96 um.
[12/13 18:59:23     72s] #Total wire length on LAYER met5 = 0 um.
[12/13 18:59:23     72s] #Total number of vias = 132
[12/13 18:59:23     72s] #Up-Via Summary (total 132):
[12/13 18:59:23     72s] #           
[12/13 18:59:23     72s] #-----------------------
[12/13 18:59:23     72s] # met1               76
[12/13 18:59:23     72s] # met2               42
[12/13 18:59:23     72s] # met3               14
[12/13 18:59:23     72s] #-----------------------
[12/13 18:59:23     72s] #                   132 
[12/13 18:59:23     72s] #
[12/13 18:59:23     72s] ### track_assign design signature (19): route=1305282952
[12/13 18:59:23     72s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.7 GB --0.96 [8]--
[12/13 18:59:23     72s] ### Time Record (Track Assignment) is uninstalled.
[12/13 18:59:23     72s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2533.37 (MB), peak = 2801.12 (MB)
[12/13 18:59:23     72s] #
[12/13 18:59:23     72s] #number of short segments in preferred routing layers
[12/13 18:59:23     72s] #	
[12/13 18:59:23     72s] #	
[12/13 18:59:23     72s] #
[12/13 18:59:23     72s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/13 18:59:23     72s] #Cpu time = 00:00:02
[12/13 18:59:23     72s] #Elapsed time = 00:00:01
[12/13 18:59:23     72s] #Increased memory = 7.96 (MB)
[12/13 18:59:23     72s] #Total memory = 2533.37 (MB)
[12/13 18:59:23     72s] #Peak memory = 2801.12 (MB)
[12/13 18:59:23     72s] #Using multithreading with 8 threads.
[12/13 18:59:23     72s] #Minimum voltage of a net in the design = 0.000.
[12/13 18:59:23     72s] #Maximum voltage of a net in the design = 1.980.
[12/13 18:59:23     72s] #Voltage range [0.000 - 1.980] has 47 nets.
[12/13 18:59:23     72s] #Voltage range [1.620 - 1.980] has 1 net.
[12/13 18:59:23     72s] #Voltage range [0.000 - 0.000] has 1 net.
[12/13 18:59:23     72s] ### Time Record (Detail Routing) is installed.
[12/13 18:59:23     72s] #Minimum voltage of a net in the design = 0.000.
[12/13 18:59:23     72s] #Maximum voltage of a net in the design = 1.980.
[12/13 18:59:23     72s] #Voltage range [0.000 - 1.980] has 47 nets.
[12/13 18:59:23     72s] #Voltage range [1.620 - 1.980] has 1 net.
[12/13 18:59:23     72s] #Voltage range [0.000 - 0.000] has 1 net.
[12/13 18:59:23     72s] #Minimum voltage of a net in the design = 0.000.
[12/13 18:59:23     72s] #Maximum voltage of a net in the design = 1.980.
[12/13 18:59:23     72s] #Voltage range [0.000 - 1.980] has 47 nets.
[12/13 18:59:23     72s] #Voltage range [1.620 - 1.980] has 1 net.
[12/13 18:59:23     72s] #Voltage range [0.000 - 0.000] has 1 net.
[12/13 18:59:23     72s] ### Time Record (Data Preparation) is installed.
[12/13 18:59:23     72s] #Minimum voltage of a net in the design = 0.000.
[12/13 18:59:23     72s] #Maximum voltage of a net in the design = 1.980.
[12/13 18:59:23     72s] #Voltage range [0.000 - 1.980] has 47 nets.
[12/13 18:59:23     72s] #Voltage range [1.620 - 1.980] has 1 net.
[12/13 18:59:23     72s] #Voltage range [0.000 - 0.000] has 1 net.
[12/13 18:59:23     72s] ### Time Record (Data Preparation) is uninstalled.
[12/13 18:59:23     72s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 8960 (  8.9600 um) top_route_layer = 5 top_pin_layer = 5
[12/13 18:59:23     72s] #
[12/13 18:59:23     72s] #Start Detail Routing..
[12/13 18:59:23     72s] #start initial detail routing ...
[12/13 18:59:23     72s] ### Design has 0 dirty nets, 17 dirty-areas)
[12/13 18:59:23     72s] #   number of violations = 0
[12/13 18:59:23     72s] #12 out of 26 instances (46.2%) need to be verified(marked ipoed), dirty area = 7.4%.
[12/13 18:59:23     72s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 64.00%
[12/13 18:59:23     72s] #   number of violations = 0
[12/13 18:59:23     72s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2533.43 (MB), peak = 2801.12 (MB)
[12/13 18:59:23     72s] #Complete Detail Routing.
[12/13 18:59:23     72s] #Total number of nets with non-default rule or having extra spacing = 1
[12/13 18:59:23     72s] #Total wire length = 536 um.
[12/13 18:59:23     72s] #Total half perimeter of net bounding box = 681 um.
[12/13 18:59:23     72s] #Total wire length on LAYER met1 = 89 um.
[12/13 18:59:23     72s] #Total wire length on LAYER met2 = 247 um.
[12/13 18:59:23     72s] #Total wire length on LAYER met3 = 114 um.
[12/13 18:59:23     72s] #Total wire length on LAYER met4 = 87 um.
[12/13 18:59:23     72s] #Total wire length on LAYER met5 = 0 um.
[12/13 18:59:23     72s] #Total number of vias = 144
[12/13 18:59:23     72s] #Up-Via Summary (total 144):
[12/13 18:59:23     72s] #           
[12/13 18:59:23     72s] #-----------------------
[12/13 18:59:23     72s] # met1               84
[12/13 18:59:23     72s] # met2               46
[12/13 18:59:23     72s] # met3               14
[12/13 18:59:23     72s] #-----------------------
[12/13 18:59:23     72s] #                   144 
[12/13 18:59:23     72s] #
[12/13 18:59:23     72s] #Total number of DRC violations = 0
[12/13 18:59:23     72s] ### Time Record (Detail Routing) is uninstalled.
[12/13 18:59:23     72s] #Cpu time = 00:00:00
[12/13 18:59:23     72s] #Elapsed time = 00:00:00
[12/13 18:59:23     72s] #Increased memory = 0.06 (MB)
[12/13 18:59:23     72s] #Total memory = 2533.43 (MB)
[12/13 18:59:23     72s] #Peak memory = 2801.12 (MB)
[12/13 18:59:23     72s] ### Time Record (Antenna Fixing) is installed.
[12/13 18:59:23     72s] #
[12/13 18:59:23     72s] #start routing for process antenna violation fix ...
[12/13 18:59:23     72s] #Minimum voltage of a net in the design = 0.000.
[12/13 18:59:23     72s] #Maximum voltage of a net in the design = 1.980.
[12/13 18:59:23     72s] #Voltage range [0.000 - 1.980] has 47 nets.
[12/13 18:59:23     72s] #Voltage range [1.620 - 1.980] has 1 net.
[12/13 18:59:23     72s] #Voltage range [0.000 - 0.000] has 1 net.
[12/13 18:59:23     72s] ### Time Record (Data Preparation) is installed.
[12/13 18:59:23     72s] #Minimum voltage of a net in the design = 0.000.
[12/13 18:59:23     72s] #Maximum voltage of a net in the design = 1.980.
[12/13 18:59:23     72s] #Voltage range [0.000 - 1.980] has 47 nets.
[12/13 18:59:23     72s] #Voltage range [1.620 - 1.980] has 1 net.
[12/13 18:59:23     72s] #Voltage range [0.000 - 0.000] has 1 net.
[12/13 18:59:23     72s] ### Time Record (Data Preparation) is uninstalled.
[12/13 18:59:23     72s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 8960 (  8.9600 um) top_route_layer = 5 top_pin_layer = 5
[12/13 18:59:23     72s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2533.23 (MB), peak = 2801.12 (MB)
[12/13 18:59:23     72s] #
[12/13 18:59:23     72s] #Total number of nets with non-default rule or having extra spacing = 1
[12/13 18:59:23     72s] #Total wire length = 536 um.
[12/13 18:59:23     72s] #Total half perimeter of net bounding box = 681 um.
[12/13 18:59:23     72s] #Total wire length on LAYER met1 = 89 um.
[12/13 18:59:23     72s] #Total wire length on LAYER met2 = 247 um.
[12/13 18:59:23     72s] #Total wire length on LAYER met3 = 114 um.
[12/13 18:59:23     72s] #Total wire length on LAYER met4 = 87 um.
[12/13 18:59:23     72s] #Total wire length on LAYER met5 = 0 um.
[12/13 18:59:23     72s] #Total number of vias = 144
[12/13 18:59:23     72s] #Up-Via Summary (total 144):
[12/13 18:59:23     72s] #           
[12/13 18:59:23     72s] #-----------------------
[12/13 18:59:23     72s] # met1               84
[12/13 18:59:23     72s] # met2               46
[12/13 18:59:23     72s] # met3               14
[12/13 18:59:23     72s] #-----------------------
[12/13 18:59:23     72s] #                   144 
[12/13 18:59:23     72s] #
[12/13 18:59:23     72s] #Total number of DRC violations = 0
[12/13 18:59:23     72s] #Total number of process antenna violations = 0
[12/13 18:59:23     72s] #Total number of net violated process antenna rule = 0
[12/13 18:59:23     72s] #
[12/13 18:59:23     72s] #
[12/13 18:59:23     72s] #Total number of nets with non-default rule or having extra spacing = 1
[12/13 18:59:23     72s] #Total wire length = 536 um.
[12/13 18:59:23     72s] #Total half perimeter of net bounding box = 681 um.
[12/13 18:59:23     72s] #Total wire length on LAYER met1 = 89 um.
[12/13 18:59:23     72s] #Total wire length on LAYER met2 = 247 um.
[12/13 18:59:23     72s] #Total wire length on LAYER met3 = 114 um.
[12/13 18:59:23     72s] #Total wire length on LAYER met4 = 87 um.
[12/13 18:59:23     72s] #Total wire length on LAYER met5 = 0 um.
[12/13 18:59:23     72s] #Total number of vias = 144
[12/13 18:59:23     72s] #Up-Via Summary (total 144):
[12/13 18:59:23     72s] #           
[12/13 18:59:23     72s] #-----------------------
[12/13 18:59:23     72s] # met1               84
[12/13 18:59:23     72s] # met2               46
[12/13 18:59:23     72s] # met3               14
[12/13 18:59:23     72s] #-----------------------
[12/13 18:59:23     72s] #                   144 
[12/13 18:59:23     72s] #
[12/13 18:59:23     72s] #Total number of DRC violations = 0
[12/13 18:59:23     72s] #Total number of process antenna violations = 0
[12/13 18:59:23     72s] #Total number of net violated process antenna rule = 0
[12/13 18:59:23     72s] #
[12/13 18:59:23     72s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 64.00%
[12/13 18:59:23     72s] ### Time Record (Antenna Fixing) is uninstalled.
[12/13 18:59:23     72s] #Minimum voltage of a net in the design = 0.000.
[12/13 18:59:23     72s] #Maximum voltage of a net in the design = 1.980.
[12/13 18:59:23     72s] #Voltage range [0.000 - 1.980] has 47 nets.
[12/13 18:59:23     72s] #Voltage range [1.620 - 1.980] has 1 net.
[12/13 18:59:23     72s] #Voltage range [0.000 - 0.000] has 1 net.
[12/13 18:59:23     72s] ### Time Record (Data Preparation) is installed.
[12/13 18:59:23     72s] #Minimum voltage of a net in the design = 0.000.
[12/13 18:59:23     72s] #Maximum voltage of a net in the design = 1.980.
[12/13 18:59:23     72s] #Voltage range [0.000 - 1.980] has 47 nets.
[12/13 18:59:23     72s] #Voltage range [1.620 - 1.980] has 1 net.
[12/13 18:59:23     72s] #Voltage range [0.000 - 0.000] has 1 net.
[12/13 18:59:23     72s] ### Time Record (Data Preparation) is uninstalled.
[12/13 18:59:23     72s] ### Time Record (Post Route Wire Spreading) is installed.
[12/13 18:59:23     72s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 8960 (  8.9600 um) top_route_layer = 5 top_pin_layer = 5
[12/13 18:59:23     72s] #
[12/13 18:59:23     72s] #Start Post Route wire spreading..
[12/13 18:59:23     72s] #Minimum voltage of a net in the design = 0.000.
[12/13 18:59:23     72s] #Maximum voltage of a net in the design = 1.980.
[12/13 18:59:23     72s] #Voltage range [0.000 - 1.980] has 47 nets.
[12/13 18:59:23     72s] #Voltage range [1.620 - 1.980] has 1 net.
[12/13 18:59:23     72s] #Voltage range [0.000 - 0.000] has 1 net.
[12/13 18:59:23     72s] ### Time Record (Data Preparation) is installed.
[12/13 18:59:23     72s] #Minimum voltage of a net in the design = 0.000.
[12/13 18:59:23     72s] #Maximum voltage of a net in the design = 1.980.
[12/13 18:59:23     72s] #Voltage range [0.000 - 1.980] has 47 nets.
[12/13 18:59:23     72s] #Voltage range [1.620 - 1.980] has 1 net.
[12/13 18:59:23     72s] #Voltage range [0.000 - 0.000] has 1 net.
[12/13 18:59:23     72s] ### Time Record (Data Preparation) is uninstalled.
[12/13 18:59:23     72s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 8960 (  8.9600 um) top_route_layer = 5 top_pin_layer = 5
[12/13 18:59:23     72s] #
[12/13 18:59:23     72s] #Start DRC checking..
[12/13 18:59:23     72s] #   number of violations = 0
[12/13 18:59:23     72s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2533.38 (MB), peak = 2801.12 (MB)
[12/13 18:59:23     72s] #CELL_VIEW adc,init has no DRC violation.
[12/13 18:59:23     72s] #Total number of DRC violations = 0
[12/13 18:59:23     72s] #Total number of process antenna violations = 0
[12/13 18:59:23     72s] #Total number of net violated process antenna rule = 0
[12/13 18:59:23     72s] #Minimum voltage of a net in the design = 0.000.
[12/13 18:59:23     72s] #Maximum voltage of a net in the design = 1.980.
[12/13 18:59:23     72s] #Voltage range [0.000 - 1.980] has 47 nets.
[12/13 18:59:23     72s] #Voltage range [1.620 - 1.980] has 1 net.
[12/13 18:59:23     72s] #Voltage range [0.000 - 0.000] has 1 net.
[12/13 18:59:23     72s] ### Time Record (Data Preparation) is installed.
[12/13 18:59:23     72s] #Minimum voltage of a net in the design = 0.000.
[12/13 18:59:23     72s] #Maximum voltage of a net in the design = 1.980.
[12/13 18:59:23     72s] #Voltage range [0.000 - 1.980] has 47 nets.
[12/13 18:59:23     72s] #Voltage range [1.620 - 1.980] has 1 net.
[12/13 18:59:23     72s] #Voltage range [0.000 - 0.000] has 1 net.
[12/13 18:59:23     72s] ### Time Record (Data Preparation) is uninstalled.
[12/13 18:59:23     72s] #
[12/13 18:59:23     72s] #Start data preparation for wire spreading...
[12/13 18:59:23     72s] #
[12/13 18:59:23     72s] #Data preparation is done on Fri Dec 13 18:59:23 2024
[12/13 18:59:23     72s] #
[12/13 18:59:23     72s] ### track-assign engine-init starts on Fri Dec 13 18:59:23 2024 with memory = 2533.38 (MB), peak = 2801.12 (MB)
[12/13 18:59:23     72s] #Minimum voltage of a net in the design = 0.000.
[12/13 18:59:23     72s] #Maximum voltage of a net in the design = 1.980.
[12/13 18:59:23     72s] #Voltage range [0.000 - 1.980] has 47 nets.
[12/13 18:59:23     72s] #Voltage range [1.620 - 1.980] has 1 net.
[12/13 18:59:23     72s] #Voltage range [0.000 - 0.000] has 1 net.
[12/13 18:59:23     72s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.7 GB --0.71 [8]--
[12/13 18:59:23     72s] #
[12/13 18:59:23     72s] #Start Post Route Wire Spread.
[12/13 18:59:24     72s] #Done with 3 horizontal wires in 1 hboxes and 11 vertical wires in 1 hboxes.
[12/13 18:59:24     72s] #Complete Post Route Wire Spread.
[12/13 18:59:24     72s] #
[12/13 18:59:24     72s] #Total number of nets with non-default rule or having extra spacing = 1
[12/13 18:59:24     72s] #Total wire length = 544 um.
[12/13 18:59:24     72s] #Total half perimeter of net bounding box = 681 um.
[12/13 18:59:24     72s] #Total wire length on LAYER met1 = 92 um.
[12/13 18:59:24     72s] #Total wire length on LAYER met2 = 249 um.
[12/13 18:59:24     72s] #Total wire length on LAYER met3 = 114 um.
[12/13 18:59:24     72s] #Total wire length on LAYER met4 = 89 um.
[12/13 18:59:24     72s] #Total wire length on LAYER met5 = 0 um.
[12/13 18:59:24     72s] #Total number of vias = 144
[12/13 18:59:24     72s] #Up-Via Summary (total 144):
[12/13 18:59:24     72s] #           
[12/13 18:59:24     72s] #-----------------------
[12/13 18:59:24     72s] # met1               84
[12/13 18:59:24     72s] # met2               46
[12/13 18:59:24     72s] # met3               14
[12/13 18:59:24     72s] #-----------------------
[12/13 18:59:24     72s] #                   144 
[12/13 18:59:24     72s] #
[12/13 18:59:24     72s] #Minimum voltage of a net in the design = 0.000.
[12/13 18:59:24     72s] #Maximum voltage of a net in the design = 1.980.
[12/13 18:59:24     72s] #Voltage range [0.000 - 1.980] has 47 nets.
[12/13 18:59:24     72s] #Voltage range [1.620 - 1.980] has 1 net.
[12/13 18:59:24     72s] #Voltage range [0.000 - 0.000] has 1 net.
[12/13 18:59:24     72s] ### Time Record (Data Preparation) is installed.
[12/13 18:59:24     72s] #Minimum voltage of a net in the design = 0.000.
[12/13 18:59:24     72s] #Maximum voltage of a net in the design = 1.980.
[12/13 18:59:24     72s] #Voltage range [0.000 - 1.980] has 47 nets.
[12/13 18:59:24     72s] #Voltage range [1.620 - 1.980] has 1 net.
[12/13 18:59:24     72s] #Voltage range [0.000 - 0.000] has 1 net.
[12/13 18:59:24     72s] ### Time Record (Data Preparation) is uninstalled.
[12/13 18:59:24     72s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 8960 (  8.9600 um) top_route_layer = 5 top_pin_layer = 5
[12/13 18:59:24     72s] #
[12/13 18:59:24     72s] #Start DRC checking..
[12/13 18:59:24     72s] #   number of violations = 0
[12/13 18:59:24     72s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2534.24 (MB), peak = 2801.12 (MB)
[12/13 18:59:24     72s] #CELL_VIEW adc,init has no DRC violation.
[12/13 18:59:24     72s] #Total number of DRC violations = 0
[12/13 18:59:24     72s] #Total number of process antenna violations = 0
[12/13 18:59:24     72s] #Total number of net violated process antenna rule = 0
[12/13 18:59:24     72s] #   number of violations = 0
[12/13 18:59:24     72s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2534.16 (MB), peak = 2801.12 (MB)
[12/13 18:59:24     72s] #CELL_VIEW adc,init has no DRC violation.
[12/13 18:59:24     72s] #Total number of DRC violations = 0
[12/13 18:59:24     72s] #Total number of process antenna violations = 0
[12/13 18:59:24     72s] #Total number of net violated process antenna rule = 0
[12/13 18:59:24     72s] #Post Route wire spread is done.
[12/13 18:59:24     72s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[12/13 18:59:24     72s] #Total number of nets with non-default rule or having extra spacing = 1
[12/13 18:59:24     72s] #Total wire length = 544 um.
[12/13 18:59:24     72s] #Total half perimeter of net bounding box = 681 um.
[12/13 18:59:24     72s] #Total wire length on LAYER met1 = 92 um.
[12/13 18:59:24     72s] #Total wire length on LAYER met2 = 249 um.
[12/13 18:59:24     72s] #Total wire length on LAYER met3 = 114 um.
[12/13 18:59:24     72s] #Total wire length on LAYER met4 = 89 um.
[12/13 18:59:24     72s] #Total wire length on LAYER met5 = 0 um.
[12/13 18:59:24     72s] #Total number of vias = 144
[12/13 18:59:24     72s] #Up-Via Summary (total 144):
[12/13 18:59:24     72s] #           
[12/13 18:59:24     72s] #-----------------------
[12/13 18:59:24     72s] # met1               84
[12/13 18:59:24     72s] # met2               46
[12/13 18:59:24     72s] # met3               14
[12/13 18:59:24     72s] #-----------------------
[12/13 18:59:24     72s] #                   144 
[12/13 18:59:24     72s] #
[12/13 18:59:24     72s] #detailRoute Statistics:
[12/13 18:59:24     72s] #Cpu time = 00:00:00
[12/13 18:59:24     72s] #Elapsed time = 00:00:00
[12/13 18:59:24     72s] #Increased memory = 0.79 (MB)
[12/13 18:59:24     72s] #Total memory = 2534.16 (MB)
[12/13 18:59:24     72s] #Peak memory = 2801.12 (MB)
[12/13 18:59:24     72s] ### global_detail_route design signature (42): route=1286769822 flt_obj=0 vio=1905142130 shield_wire=1
[12/13 18:59:24     72s] ### Time Record (DB Export) is installed.
[12/13 18:59:24     72s] ### export design design signature (43): route=1286769822 fixed_route=1694428796 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=876170432 dirty_area=0 del_dirty_area=0 cell=1840280961 placement=703478294 pin_access=1458241054 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675
[12/13 18:59:24     72s] ### Time Record (DB Export) is uninstalled.
[12/13 18:59:24     72s] ### Time Record (Post Callback) is installed.
[12/13 18:59:24     72s] ### Time Record (Post Callback) is uninstalled.
[12/13 18:59:24     72s] #
[12/13 18:59:24     72s] #globalDetailRoute statistics:
[12/13 18:59:24     72s] #Cpu time = 00:00:02
[12/13 18:59:24     72s] #Elapsed time = 00:00:02
[12/13 18:59:24     72s] #Increased memory = -65.73 (MB)
[12/13 18:59:24     72s] #Total memory = 2453.38 (MB)
[12/13 18:59:24     72s] #Peak memory = 2801.12 (MB)
[12/13 18:59:24     72s] #Number of warnings = 1
[12/13 18:59:24     72s] #Total number of warnings = 5
[12/13 18:59:24     72s] #Number of fails = 0
[12/13 18:59:24     72s] #Total number of fails = 0
[12/13 18:59:24     72s] #Complete globalDetailRoute on Fri Dec 13 18:59:24 2024
[12/13 18:59:24     72s] #
[12/13 18:59:24     72s] ### import design signature (44): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1458241054 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675
[12/13 18:59:24     72s] ### Time Record (globalDetailRoute) is uninstalled.
[12/13 18:59:24     72s] % End globalDetailRoute (date=12/13 18:59:24, total cpu=0:00:01.9, real=0:00:02.0, peak res=2801.1M, current mem=2448.3M)
[12/13 18:59:24     72s] #Default setup view is reset to VIEW_SETUP.
[12/13 18:59:24     72s] #Default setup view is reset to VIEW_SETUP.
[12/13 18:59:24     72s] AAE_INFO: Post Route call back at the end of routeDesign
[12/13 18:59:24     72s] #routeDesign: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2442.71 (MB), peak = 2801.12 (MB)
[12/13 18:59:24     72s] 
[12/13 18:59:24     72s] *** Summary of all messages that are not suppressed in this session:
[12/13 18:59:24     72s] Severity  ID               Count  Summary                                  
[12/13 18:59:24     72s] WARNING   NRIG-1303            2  The congestion map does not match the GC...
[12/13 18:59:24     72s] WARNING   NRIF-90              1  Option setNanoRouteMode -route_bottom_ro...
[12/13 18:59:24     72s] WARNING   NRIF-91              1  Option setNanoRouteMode -route_top_routi...
[12/13 18:59:24     72s] *** Message Summary: 3 warning(s), 0 error(s)
[12/13 18:59:24     72s] 
[12/13 18:59:24     72s] ### Time Record (routeDesign) is uninstalled.
[12/13 18:59:24     72s] ### 
[12/13 18:59:24     72s] ###   Scalability Statistics
[12/13 18:59:24     72s] ### 
[12/13 18:59:24     72s] ### --------------------------------+----------------+----------------+----------------+
[12/13 18:59:24     72s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[12/13 18:59:24     72s] ### --------------------------------+----------------+----------------+----------------+
[12/13 18:59:24     72s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/13 18:59:24     72s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/13 18:59:24     72s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/13 18:59:24     72s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[12/13 18:59:24     72s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/13 18:59:24     72s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[12/13 18:59:24     72s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[12/13 18:59:24     72s] ###   Global Routing                |        00:00:01|        00:00:01|             1.0|
[12/13 18:59:24     72s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[12/13 18:59:24     72s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[12/13 18:59:24     72s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[12/13 18:59:24     72s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[12/13 18:59:24     72s] ###   Entire Command                |        00:00:02|        00:00:02|             1.1|
[12/13 18:59:24     72s] ### --------------------------------+----------------+----------------+----------------+
[12/13 18:59:24     72s] ### 
[12/13 18:59:24     72s] #% End routeDesign (date=12/13 18:59:24, total cpu=0:00:02.1, real=0:00:02.0, peak res=2801.1M, current mem=2442.7M)
[12/13 18:59:27     72s] <CMD> zoomBox -1.47700 0.77300 46.08800 43.35400
[12/13 18:59:27     72s] <CMD> zoomBox 0.91300 3.36700 41.34400 39.56100
[12/13 18:59:28     73s] <CMD> selectInst pretherm
[12/13 18:59:31     73s] <CMD> deselectAll
[12/13 18:59:31     73s] <CMD> selectInst therm1/g305__6783
[12/13 18:59:32     73s] <CMD> deselectAll
[12/13 18:59:32     73s] <CMD> selectInst therm1/g316
[12/13 18:59:34     73s] <CMD> deselectAll
[12/13 18:59:34     73s] <CMD> selectVia 27.8950 22.1250 28.2250 22.4950 3 {int[13]}
[12/13 18:59:35     73s] <CMD> deselectAll
[12/13 18:59:35     73s] <CMD> selectInst therm1/g300__5107
[12/13 18:59:36     74s] <CMD> deselectAll
[12/13 18:59:36     74s] <CMD> selectInst {therm1/out_reg[1]}
[12/13 18:59:39     74s] <CMD> deselectAll
[12/13 18:59:39     74s] <CMD> selectInst therm1/g309
[12/13 18:59:49     75s] <CMD> setDelayCalMode -SIAware false
[12/13 18:59:49     75s] <CMD> setAnalysisMode -analysisType onChipVariation
[12/13 18:59:49     75s] <CMD> timeDesign -postRoute
[12/13 18:59:49     75s] *** timeDesign #4 [begin] : totSession cpu/real = 0:01:15.3/0:07:13.4 (0.2), mem = 3534.7M
[12/13 18:59:49     75s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[12/13 18:59:49     75s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[12/13 18:59:49     75s] ### Net info: total nets: 49
[12/13 18:59:49     75s] ### Net info: dirty nets: 0
[12/13 18:59:49     75s] ### Net info: marked as disconnected nets: 0
[12/13 18:59:49     75s] #num needed restored net=0
[12/13 18:59:49     75s] #need_extraction net=0 (total=49)
[12/13 18:59:49     75s] ### Net info: fully routed nets: 43
[12/13 18:59:49     75s] ### Net info: trivial (< 2 pins) nets: 6
[12/13 18:59:49     75s] ### Net info: unrouted nets: 0
[12/13 18:59:49     75s] ### Net info: re-extraction nets: 0
[12/13 18:59:49     75s] ### Net info: ignored nets: 0
[12/13 18:59:49     75s] ### Net info: skip routing nets: 0
[12/13 18:59:49     75s] ### import design signature (45): route=2117233539 fixed_route=2117233539 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1481558845 dirty_area=0 del_dirty_area=0 cell=1840280961 placement=703478294 pin_access=1458241054 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675
[12/13 18:59:49     75s] #Extract in post route mode
[12/13 18:59:49     75s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[12/13 18:59:49     75s] #Fast data preparation for tQuantus.
[12/13 18:59:49     75s] #Start routing data preparation on Fri Dec 13 18:59:49 2024
[12/13 18:59:49     75s] #
[12/13 18:59:49     75s] # met1         H   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[12/13 18:59:49     75s] # met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[12/13 18:59:49     75s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[12/13 18:59:49     75s] # met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
[12/13 18:59:49     75s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[12/13 18:59:49     75s] #Regenerating Ggrids automatically.
[12/13 18:59:49     75s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[12/13 18:59:49     75s] #Using automatically generated G-grids.
[12/13 18:59:49     75s] #Done routing data preparation.
[12/13 18:59:49     75s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2446.16 (MB), peak = 2801.12 (MB)
[12/13 18:59:49     75s] #Start routing data preparation on Fri Dec 13 18:59:49 2024
[12/13 18:59:49     75s] #
[12/13 18:59:49     75s] #Minimum voltage of a net in the design = 0.000.
[12/13 18:59:49     75s] #Maximum voltage of a net in the design = 1.980.
[12/13 18:59:49     75s] #Voltage range [0.000 - 1.980] has 47 nets.
[12/13 18:59:49     75s] #Voltage range [1.620 - 1.980] has 1 net.
[12/13 18:59:49     75s] #Voltage range [0.000 - 0.000] has 1 net.
[12/13 18:59:49     75s] #Build and mark too close pins for the same net.
[12/13 18:59:49     75s] #Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
[12/13 18:59:49     75s] #shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
[12/13 18:59:49     75s] #pin_access_rlayer=2(met2)
[12/13 18:59:49     75s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[12/13 18:59:49     75s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[12/13 18:59:49     75s] #enable_dpt_layer_shield=F
[12/13 18:59:49     75s] #has_line_end_grid=F
[12/13 18:59:49     75s] #Regenerating Ggrids automatically.
[12/13 18:59:49     75s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[12/13 18:59:49     75s] #Using automatically generated G-grids.
[12/13 18:59:49     75s] #Done routing data preparation.
[12/13 18:59:49     75s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2452.46 (MB), peak = 2801.12 (MB)
[12/13 18:59:49     75s] #
[12/13 18:59:49     75s] #Start tQuantus RC extraction...
[12/13 18:59:49     75s] #Start building rc corner(s)...
[12/13 18:59:49     75s] #Number of RC Corner = 1
[12/13 18:59:49     75s] #Corner RC_CORNER /home/cae3/Desktop/ADC/ASIC_ADC/PNR/lef/qrcTechFile_RCgen 25.000000 (real) 
[12/13 18:59:49     75s] #(i=5, n=5 1000)
[12/13 18:59:49     75s] #metal1 -> met1 (1)
[12/13 18:59:49     75s] #metal2 -> met2 (2)
[12/13 18:59:49     75s] #metal3 -> met3 (3)
[12/13 18:59:49     75s] #metal4 -> met4 (4)
[12/13 18:59:49     75s] #metal5 -> met5 (5)
[12/13 18:59:49     75s] #SADV-On
[12/13 18:59:49     75s] # Corner(s) : 
[12/13 18:59:49     75s] #RC_CORNER [25.00]
[12/13 18:59:49     75s] # Corner id: 0
[12/13 18:59:49     75s] # Layout Scale: 1.000000
[12/13 18:59:49     75s] # Has Metal Fill model: yes
[12/13 18:59:49     75s] # Temperature was set
[12/13 18:59:49     75s] # Temperature : 25.000000
[12/13 18:59:49     75s] # Ref. Temp   : 25.000000
[12/13 18:59:49     75s] #SADV-Off
[12/13 18:59:49     75s] #
[12/13 18:59:49     75s] #layer[5] tech width 1600 != ict width 800.0
[12/13 18:59:49     75s] #
[12/13 18:59:49     75s] #layer[5] tech spc 1600 != ict spc 800.0
[12/13 18:59:49     75s] #total pattern=35 [5, 90]
[12/13 18:59:49     75s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[12/13 18:59:49     75s] #found CAPMODEL /home/cae3/Desktop/ADC/ASIC_ADC/PNR/lef/qrcTechFile_RCgen
[12/13 18:59:49     75s] #found RESMODEL /home/cae3/Desktop/ADC/ASIC_ADC/PNR/lef/qrcTechFile_RCgen 25.000000 
[12/13 18:59:49     75s] #number model r/c [1,1] [5,90] read
[12/13 18:59:49     75s] #0 rcmodel(s) requires rebuild
[12/13 18:59:49     75s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2454.32 (MB), peak = 2801.12 (MB)
[12/13 18:59:49     75s] #Finish check_net_pin_list step Enter extract
[12/13 18:59:49     75s] #Start init net ripin tree building
[12/13 18:59:49     75s] #Finish init net ripin tree building
[12/13 18:59:49     75s] #Cpu time = 00:00:00
[12/13 18:59:49     75s] #Elapsed time = 00:00:00
[12/13 18:59:49     75s] #Increased memory = 0.00 (MB)
[12/13 18:59:49     75s] #Total memory = 2454.32 (MB)
[12/13 18:59:49     75s] #Peak memory = 2801.12 (MB)
[12/13 18:59:49     75s] #Using multithreading with 8 threads.
[12/13 18:59:49     75s] #begin processing metal fill model file
[12/13 18:59:49     75s] #end processing metal fill model file
[12/13 18:59:49     75s] #Length limit = 200 pitches
[12/13 18:59:49     75s] #opt mode = 2
[12/13 18:59:49     75s] #Finish check_net_pin_list step Fix net pin list
[12/13 18:59:49     75s] #Start generate extraction boxes.
[12/13 18:59:49     75s] #
[12/13 18:59:49     75s] #Extract using 30 x 30 Hboxes
[12/13 18:59:49     75s] #2x2 initial hboxes
[12/13 18:59:49     75s] #Use area based hbox pruning.
[12/13 18:59:49     75s] #0/0 hboxes pruned.
[12/13 18:59:49     75s] #Complete generating extraction boxes.
[12/13 18:59:49     75s] #Extract 1 hboxes with 8 threads on machine with  3.59GHz 512KB Cache 16CPU...
[12/13 18:59:49     75s] #Process 0 special clock nets for rc extraction
[12/13 18:59:49     75s] #Total 43 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
[12/13 18:59:49     75s] #Run Statistics for Extraction:
[12/13 18:59:49     75s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/13 18:59:49     75s] #   Increased memory =     3.11 (MB), total memory =  2460.17 (MB), peak memory =  2801.12 (MB)
[12/13 18:59:49     75s] #Register nets and terms for rcdb /tmp/innovus_temp_2428672_cae-europractice1.othr.de_cae3_jwhMbe/nr2428672_mZtlE1.rcdb.d
[12/13 18:59:49     75s] #Finish registering nets and terms for rcdb.
[12/13 18:59:49     75s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2464.30 (MB), peak = 2801.12 (MB)
[12/13 18:59:49     75s] #RC Statistics: 102 Res, 43 Ground Cap, 0 XCap (Edge to Edge)
[12/13 18:59:49     75s] #RC V/H edge ratio: 0.10, Avg V/H Edge Length: 1282.42 (33), Avg L-Edge Length: 8277.75 (44)
[12/13 18:59:49     75s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_2428672_cae-europractice1.othr.de_cae3_jwhMbe/nr2428672_mZtlE1.rcdb.d.
[12/13 18:59:49     75s] #Start writing RC data.
[12/13 18:59:49     75s] #Finish writing RC data
[12/13 18:59:50     75s] #Finish writing rcdb with 146 nodes, 103 edges, and 0 xcaps
[12/13 18:59:50     75s] #cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2461.34 (MB), peak = 2801.12 (MB)
[12/13 18:59:50     75s] Restoring parasitic data from file '/tmp/innovus_temp_2428672_cae-europractice1.othr.de_cae3_jwhMbe/nr2428672_mZtlE1.rcdb.d' ...
[12/13 18:59:50     75s] Opening parasitic data file '/tmp/innovus_temp_2428672_cae-europractice1.othr.de_cae3_jwhMbe/nr2428672_mZtlE1.rcdb.d' for reading (mem: 3595.777M)
[12/13 18:59:50     75s] Reading RCDB with compressed RC data.
[12/13 18:59:50     75s] Opening parasitic data file '/tmp/innovus_temp_2428672_cae-europractice1.othr.de_cae3_jwhMbe/nr2428672_mZtlE1.rcdb.d' for content verification (mem: 3595.777M)
[12/13 18:59:50     75s] Reading RCDB with compressed RC data.
[12/13 18:59:50     75s] Closing parasitic data file '/tmp/innovus_temp_2428672_cae-europractice1.othr.de_cae3_jwhMbe/nr2428672_mZtlE1.rcdb.d': 0 access done (mem: 3595.777M)
[12/13 18:59:50     75s] Closing parasitic data file '/tmp/innovus_temp_2428672_cae-europractice1.othr.de_cae3_jwhMbe/nr2428672_mZtlE1.rcdb.d': 0 access done (mem: 3595.777M)
[12/13 18:59:50     75s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3595.777M)
[12/13 18:59:50     75s] Following multi-corner parasitics specified:
[12/13 18:59:50     75s] 	/tmp/innovus_temp_2428672_cae-europractice1.othr.de_cae3_jwhMbe/nr2428672_mZtlE1.rcdb.d (rcdb)
[12/13 18:59:50     75s] Opening parasitic data file '/tmp/innovus_temp_2428672_cae-europractice1.othr.de_cae3_jwhMbe/nr2428672_mZtlE1.rcdb.d' for reading (mem: 3595.777M)
[12/13 18:59:50     75s] Reading RCDB with compressed RC data.
[12/13 18:59:50     75s] 		Cell adc has rcdb /tmp/innovus_temp_2428672_cae-europractice1.othr.de_cae3_jwhMbe/nr2428672_mZtlE1.rcdb.d specified
[12/13 18:59:50     75s] Cell adc, hinst 
[12/13 18:59:50     75s] processing rcdb (/tmp/innovus_temp_2428672_cae-europractice1.othr.de_cae3_jwhMbe/nr2428672_mZtlE1.rcdb.d) for hinst (top) of cell (adc);
[12/13 18:59:50     75s] Closing parasitic data file '/tmp/innovus_temp_2428672_cae-europractice1.othr.de_cae3_jwhMbe/nr2428672_mZtlE1.rcdb.d': 0 access done (mem: 3595.777M)
[12/13 18:59:50     75s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3595.777M)
[12/13 18:59:50     75s] Opening parasitic data file '/tmp/innovus_temp_2428672_cae-europractice1.othr.de_cae3_jwhMbe/adc_2428672_X4zTf9.rcdb.d/adc.rcdb.d' for reading (mem: 3595.777M)
[12/13 18:59:50     75s] Reading RCDB with compressed RC data.
[12/13 18:59:51     76s] Closing parasitic data file '/tmp/innovus_temp_2428672_cae-europractice1.othr.de_cae3_jwhMbe/adc_2428672_X4zTf9.rcdb.d/adc.rcdb.d': 0 access done (mem: 3595.777M)
[12/13 18:59:51     76s] Lumped Parasitic Loading Completed (total cpu=0:00:01.3, real=0:00:01.0, current mem=3595.777M)
[12/13 18:59:51     76s] Done read_parasitics... (cpu: 0:00:01.3 real: 0:00:01.0 mem: 3595.777M)
[12/13 18:59:51     76s] #
[12/13 18:59:51     76s] #Restore RCDB.
[12/13 18:59:51     76s] #
[12/13 18:59:51     76s] #Complete tQuantus RC extraction.
[12/13 18:59:51     76s] #Cpu time = 00:00:01
[12/13 18:59:51     76s] #Elapsed time = 00:00:02
[12/13 18:59:51     76s] #Increased memory = 9.32 (MB)
[12/13 18:59:51     76s] #Total memory = 2461.79 (MB)
[12/13 18:59:51     76s] #Peak memory = 2801.12 (MB)
[12/13 18:59:51     76s] #
[12/13 18:59:51     76s] #0 inserted nodes are removed
[12/13 18:59:51     76s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[12/13 18:59:51     76s] ### export design design signature (47): route=1169717852 fixed_route=1169717852 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1338745796 dirty_area=0 del_dirty_area=0 cell=1840280961 placement=703478294 pin_access=1458241054 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675
[12/13 18:59:51     76s] ### import design signature (48): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1458241054 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675
[12/13 18:59:51     76s] #Start Inst Signature in MT(0)
[12/13 18:59:51     76s] #Start Net Signature in MT(62353952)
[12/13 18:59:51     76s] #Calculate SNet Signature in MT (109965132)
[12/13 18:59:51     76s] #Run time and memory report for RC extraction:
[12/13 18:59:51     76s] #RC extraction running on  3.59GHz 512KB Cache 16CPU.
[12/13 18:59:51     76s] #Run Statistics for snet signature:
[12/13 18:59:51     76s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.02/8, scale score = 0.13.
[12/13 18:59:51     76s] #    Increased memory =     0.00 (MB), total memory =  2451.89 (MB), peak memory =  2801.12 (MB)
[12/13 18:59:51     76s] #Run Statistics for Net Final Signature:
[12/13 18:59:51     76s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/13 18:59:51     76s] #   Increased memory =     0.00 (MB), total memory =  2451.89 (MB), peak memory =  2801.12 (MB)
[12/13 18:59:51     76s] #Run Statistics for Net launch:
[12/13 18:59:51     76s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.03/8, scale score = 0.13.
[12/13 18:59:51     76s] #    Increased memory =     0.00 (MB), total memory =  2451.89 (MB), peak memory =  2801.12 (MB)
[12/13 18:59:51     76s] #Run Statistics for Net init_dbsNet_slist:
[12/13 18:59:51     76s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/13 18:59:51     76s] #   Increased memory =     0.00 (MB), total memory =  2451.89 (MB), peak memory =  2801.12 (MB)
[12/13 18:59:51     76s] #Run Statistics for net signature:
[12/13 18:59:51     76s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.03/8, scale score = 0.13.
[12/13 18:59:51     76s] #    Increased memory =     0.00 (MB), total memory =  2451.89 (MB), peak memory =  2801.12 (MB)
[12/13 18:59:51     76s] #Run Statistics for inst signature:
[12/13 18:59:51     76s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.05/8, scale score = 0.13.
[12/13 18:59:51     76s] #    Increased memory =    -0.06 (MB), total memory =  2451.89 (MB), peak memory =  2801.12 (MB)
[12/13 18:59:51     76s] Effort level <high> specified for reg2reg path_group
[12/13 18:59:51     76s] Cell adc LLGs are deleted
[12/13 18:59:51     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:59:51     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:59:51     76s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3557.4M, EPOCH TIME: 1734112791.726967
[12/13 18:59:51     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:59:51     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:59:51     76s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3557.4M, EPOCH TIME: 1734112791.727053
[12/13 18:59:51     76s] Max number of tech site patterns supported in site array is 256.
[12/13 18:59:51     76s] Core basic site is CoreSite
[12/13 18:59:51     76s] After signature check, allow fast init is false, keep pre-filter is true.
[12/13 18:59:51     76s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/13 18:59:51     76s] SiteArray: non-trimmed site array dimensions = 7 x 67
[12/13 18:59:51     76s] SiteArray: use 12,288 bytes
[12/13 18:59:51     76s] SiteArray: current memory after site array memory allocation 3557.4M
[12/13 18:59:51     76s] SiteArray: FP blocked sites are writable
[12/13 18:59:51     76s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3557.4M, EPOCH TIME: 1734112791.731615
[12/13 18:59:51     76s] Process 24 wires and vias for routing blockage analysis
[12/13 18:59:51     76s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.003, REAL:0.003, MEM:3557.4M, EPOCH TIME: 1734112791.734346
[12/13 18:59:51     76s] SiteArray: number of non floorplan blocked sites for llg default is 469
[12/13 18:59:51     76s] Atter site array init, number of instance map data is 0.
[12/13 18:59:51     76s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.008, REAL:0.007, MEM:3557.4M, EPOCH TIME: 1734112791.734435
[12/13 18:59:51     76s] 
[12/13 18:59:51     76s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:59:51     76s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.009, REAL:0.008, MEM:3557.4M, EPOCH TIME: 1734112791.734682
[12/13 18:59:51     76s] Cell adc LLGs are deleted
[12/13 18:59:51     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:59:51     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:59:51     76s] Starting delay calculation for Setup views
[12/13 18:59:51     77s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/13 18:59:51     77s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[12/13 18:59:51     77s] AAE DB initialization (MEM=3566.91 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/13 18:59:51     77s] #################################################################################
[12/13 18:59:51     77s] # Design Stage: PostRoute
[12/13 18:59:51     77s] # Design Name: adc
[12/13 18:59:51     77s] # Design Mode: 130nm
[12/13 18:59:51     77s] # Analysis Mode: MMMC OCV 
[12/13 18:59:51     77s] # Parasitics Mode: SPEF/RCDB 
[12/13 18:59:51     77s] # Signoff Settings: SI Off 
[12/13 18:59:51     77s] #################################################################################
[12/13 18:59:51     77s] Topological Sorting (REAL = 0:00:00.0, MEM = 3566.9M, InitMEM = 3566.9M)
[12/13 18:59:51     77s] Calculate early delays in OCV mode...
[12/13 18:59:51     77s] Calculate late delays in OCV mode...
[12/13 18:59:51     77s] Start delay calculation (fullDC) (8 T). (MEM=3571.93)
[12/13 18:59:51     77s] eee: Trim Metal Layers: { }
[12/13 18:59:51     77s] eee: RC Grid Memory allocated=540
[12/13 18:59:51     77s] eee: LayerId=1 widthSet size=1
[12/13 18:59:51     77s] eee: LayerId=2 widthSet size=1
[12/13 18:59:51     77s] eee: LayerId=3 widthSet size=1
[12/13 18:59:51     77s] eee: LayerId=4 widthSet size=1
[12/13 18:59:51     77s] eee: LayerId=5 widthSet size=1
[12/13 18:59:51     77s] eee: Total RC Grid memory=540
[12/13 18:59:51     77s] eee: Metal Layers Info:
[12/13 18:59:51     77s] eee: L: met1 met2 met3 met4 met5
[12/13 18:59:51     77s] eee: W: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/13 18:59:51     77s] eee: S: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/13 18:59:51     77s] eee: pegSigSF=1.070000
[12/13 18:59:51     77s] Initializing multi-corner resistance tables ...
[12/13 18:59:51     77s] eee: l=1 avDens=0.056965 usedTrk=10.253623 availTrk=180.000000 sigTrk=10.253623
[12/13 18:59:51     77s] eee: l=2 avDens=0.022318 usedTrk=6.025966 availTrk=270.000000 sigTrk=6.025966
[12/13 18:59:51     77s] eee: l=3 avDens=0.020211 usedTrk=2.743358 availTrk=135.737705 sigTrk=2.743358
[12/13 18:59:51     77s] eee: l=4 avDens=0.025511 usedTrk=6.869203 availTrk=269.268293 sigTrk=6.869203
[12/13 18:59:51     77s] eee: l=5 avDens=0.088876 usedTrk=4.021256 availTrk=45.245902 sigTrk=4.021256
[12/13 18:59:51     77s] eee: LAM-FP: thresh=1 ; dimX=103.000000 ; dimY=99.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[12/13 18:59:51     77s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.242924 uaWl=1.000000 uaWlH=0.107300 aWlH=0.000000 lMod=0 pMax=0.835100 pMod=82 pModAss=50 wcR=0.332500 newSi=0.001600 wHLS=1.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[12/13 18:59:51     77s] eee: NetCapCache creation started. (Current Mem: 3571.926M) 
[12/13 18:59:51     77s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3571.926M) 
[12/13 18:59:51     77s] Start AAE Lib Loading. (MEM=3591.65)
[12/13 18:59:51     77s] End AAE Lib Loading. (MEM=3629.81 CPU=0:00:00.0 Real=0:00:00.0)
[12/13 18:59:51     77s] End AAE Lib Interpolated Model. (MEM=3629.81 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 18:59:51     77s] Opening parasitic data file '/tmp/innovus_temp_2428672_cae-europractice1.othr.de_cae3_jwhMbe/adc_2428672_X4zTf9.rcdb.d/adc.rcdb.d' for reading (mem: 3629.809M)
[12/13 18:59:51     77s] Reading RCDB with compressed RC data.
[12/13 18:59:51     77s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3629.8M)
[12/13 18:59:51     77s] AAE_INFO: 8 threads acquired from CTE.
[12/13 18:59:51     77s] Total number of fetched objects 47
[12/13 18:59:51     77s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 18:59:51     77s] End delay calculation. (MEM=4220.3 CPU=0:00:00.0 REAL=0:00:00.0)
[12/13 18:59:51     77s] End delay calculation (fullDC). (MEM=4220.3 CPU=0:00:00.2 REAL=0:00:00.0)
[12/13 18:59:51     77s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 4220.3M) ***
[12/13 18:59:51     77s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:17 mem=4164.3M)
[12/13 18:59:57     77s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  |   N/A   | -0.000  |
|           TNS (ns):| -0.000  |   N/A   |  0.000  |
|    Violating Paths:|    1    |   N/A   |    1    |
|          All Paths:|   12    |   N/A   |   12    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.924%
------------------------------------------------------------------

[12/13 18:59:57     77s] Reported timing to dir ./timingReports
[12/13 18:59:57     77s] Total CPU time: 2.01 sec
[12/13 18:59:57     77s] Total Real time: 8.0 sec
[12/13 18:59:57     77s] Total Memory Usage: 3702.003906 Mbytes
[12/13 18:59:57     77s] Info: pop threads available for lower-level modules during optimization.
[12/13 18:59:57     77s] *** timeDesign #4 [finish] : cpu/real = 0:00:02.0/0:00:08.5 (0.2), totSession cpu/real = 0:01:17.3/0:07:21.9 (0.2), mem = 3702.0M
[12/13 18:59:57     77s] 
[12/13 18:59:57     77s] =============================================================================================
[12/13 18:59:57     77s]  Final TAT Report : timeDesign #4                                               22.33-s094_1
[12/13 18:59:57     77s] =============================================================================================
[12/13 18:59:57     77s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/13 18:59:57     77s] ---------------------------------------------------------------------------------------------
[12/13 18:59:57     77s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 18:59:57     77s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.2 % )     0:00:06.0 /  0:00:00.4    0.1
[12/13 18:59:57     77s] [ DrvReport              ]      1   0:00:05.7  (  66.9 % )     0:00:05.7 /  0:00:00.0    0.0
[12/13 18:59:57     77s] [ ExtractRC              ]      1   0:00:02.4  (  28.5 % )     0:00:02.4 /  0:00:01.6    0.6
[12/13 18:59:57     77s] [ FullDelayCalc          ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.2    1.2
[12/13 18:59:57     77s] [ TimingUpdate           ]      1   0:00:00.1  (   1.2 % )     0:00:00.2 /  0:00:00.3    1.1
[12/13 18:59:57     77s] [ TimingReport           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[12/13 18:59:57     77s] [ GenerateReports        ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.7
[12/13 18:59:57     77s] [ MISC                   ]          0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[12/13 18:59:57     77s] ---------------------------------------------------------------------------------------------
[12/13 18:59:57     77s]  timeDesign #4 TOTAL                0:00:08.5  ( 100.0 % )     0:00:08.5 /  0:00:02.0    0.2
[12/13 18:59:57     77s] ---------------------------------------------------------------------------------------------
[12/13 18:59:57     77s] 
[12/13 18:59:57     77s] <CMD> optDesign -postRoute
[12/13 18:59:57     77s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2562.9M, totSessionCpu=0:01:17 **
[12/13 18:59:57     77s] 
[12/13 18:59:57     77s] Active Setup views: VIEW_SETUP 
[12/13 18:59:57     77s] *** optDesign #2 [begin] : totSession cpu/real = 0:01:17.3/0:07:21.9 (0.2), mem = 3702.0M
[12/13 18:59:57     77s] Info: 8 threads available for lower-level modules during optimization.
[12/13 18:59:57     77s] GigaOpt running with 8 threads.
[12/13 18:59:57     77s] *** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:01:17.3/0:07:21.9 (0.2), mem = 3702.0M
[12/13 18:59:57     77s] **INFO: User settings:
[12/13 18:59:57     77s] setNanoRouteMode -route_detail_auto_stop                                                  true
[12/13 18:59:57     77s] setNanoRouteMode -route_detail_end_iteration                                              1
[12/13 18:59:57     77s] setNanoRouteMode -route_detail_fix_antenna                                                true
[12/13 18:59:57     77s] setNanoRouteMode -route_detail_post_route_litho_repair                                    false
[12/13 18:59:57     77s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[12/13 18:59:57     77s] setNanoRouteMode -extract_design_signature                                                174437695
[12/13 18:59:57     77s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[12/13 18:59:57     77s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[12/13 18:59:57     77s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                58.5
[12/13 18:59:57     77s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[12/13 18:59:57     77s] setNanoRouteMode -route_bottom_routing_layer                                              1
[12/13 18:59:57     77s] setNanoRouteMode -route_antenna_diode_insertion                                           false
[12/13 18:59:57     77s] setNanoRouteMode -route_selected_net_only                                                 false
[12/13 18:59:57     77s] setNanoRouteMode -route_top_routing_layer                                                 5
[12/13 18:59:57     77s] setNanoRouteMode -route_with_eco                                                          false
[12/13 18:59:57     77s] setNanoRouteMode -route_with_litho_driven                                                 false
[12/13 18:59:57     77s] setNanoRouteMode -route_with_si_driven                                                    false
[12/13 18:59:57     77s] setNanoRouteMode -route_with_timing_driven                                                false
[12/13 18:59:57     77s] setDesignMode -process                                                                    130
[12/13 18:59:57     77s] setExtractRCMode -coupled                                                                 false
[12/13 18:59:57     77s] setExtractRCMode -coupling_c_th                                                           0.4
[12/13 18:59:57     77s] setExtractRCMode -engine                                                                  postRoute
[12/13 18:59:57     77s] setExtractRCMode -relative_c_th                                                           1
[12/13 18:59:57     77s] setExtractRCMode -total_c_th                                                              0
[12/13 18:59:57     77s] setUsefulSkewMode -opt_skew_eco_route                                                     false
[12/13 18:59:57     77s] setUsefulSkewMode -opt_skew_max_allowed_delay                                             1
[12/13 18:59:57     77s] setUsefulSkewMode -opt_skew_no_boundary                                                   false
[12/13 18:59:57     77s] setDelayCalMode -enable_high_fanout                                                       true
[12/13 18:59:57     77s] setDelayCalMode -eng_enablePrePlacedFlow                                                  false
[12/13 18:59:57     77s] setDelayCalMode -engine                                                                   aae
[12/13 18:59:57     77s] setDelayCalMode -ignoreNetLoad                                                            false
[12/13 18:59:57     77s] setDelayCalMode -SIAware                                                                  false
[12/13 18:59:57     77s] setDelayCalMode -socv_accuracy_mode                                                       low
[12/13 18:59:57     77s] setOptMode -opt_view_pruning_setup_views_active_list                                      { VIEW_SETUP }
[12/13 18:59:57     77s] setOptMode -opt_view_pruning_setup_views_persistent_list                                  { VIEW_SETUP}
[12/13 18:59:57     77s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { VIEW_SETUP}
[12/13 18:59:57     77s] setOptMode -opt_drv_margin                                                                0
[12/13 18:59:57     77s] setOptMode -opt_drv                                                                       true
[12/13 18:59:57     77s] setOptMode -opt_resize_flip_flops                                                         true
[12/13 18:59:57     77s] setOptMode -opt_preserve_all_sequential                                                   false
[12/13 18:59:57     77s] setOptMode -opt_setup_target_slack                                                        0
[12/13 18:59:57     77s] setSIMode -separate_delta_delay_on_data                                                   true
[12/13 18:59:57     77s] setPlaceMode -maxRouteLayer                                                               5
[12/13 18:59:57     77s] setPlaceMode -place_design_floorplan_mode                                                 false
[12/13 18:59:57     77s] setPlaceMode -place_detail_check_route                                                    false
[12/13 18:59:57     77s] setPlaceMode -place_detail_preserve_routing                                               true
[12/13 18:59:57     77s] setPlaceMode -place_detail_remove_affected_routing                                        false
[12/13 18:59:57     77s] setPlaceMode -place_detail_swap_eeq_cells                                                 false
[12/13 18:59:57     77s] setPlaceMode -place_global_clock_gate_aware                                               true
[12/13 18:59:57     77s] setPlaceMode -place_global_cong_effort                                                    auto
[12/13 18:59:57     77s] setPlaceMode -place_global_ignore_scan                                                    true
[12/13 18:59:57     77s] setPlaceMode -place_global_ignore_spare                                                   false
[12/13 18:59:57     77s] setPlaceMode -place_global_module_aware_spare                                             false
[12/13 18:59:57     77s] setPlaceMode -place_global_place_io_pins                                                  true
[12/13 18:59:57     77s] setPlaceMode -place_global_reorder_scan                                                   true
[12/13 18:59:57     77s] setPlaceMode -powerDriven                                                                 false
[12/13 18:59:57     77s] setPlaceMode -timingDriven                                                                true
[12/13 18:59:57     77s] setAnalysisMode -analysisType                                                             onChipVariation
[12/13 18:59:57     77s] setAnalysisMode -checkType                                                                setup
[12/13 18:59:57     77s] setAnalysisMode -clkSrcPath                                                               true
[12/13 18:59:57     77s] setAnalysisMode -clockPropagation                                                         sdcControl
[12/13 18:59:57     77s] setAnalysisMode -skew                                                                     true
[12/13 18:59:57     77s] setAnalysisMode -usefulSkew                                                               true
[12/13 18:59:57     77s] setAnalysisMode -virtualIPO                                                               false
[12/13 18:59:57     77s] 
[12/13 18:59:57     77s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/13 18:59:57     77s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[12/13 18:59:57     77s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/13 18:59:57     77s] 
[12/13 18:59:57     77s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/13 18:59:57     77s] Summary for sequential cells identification: 
[12/13 18:59:57     77s]   Identified SBFF number: 16
[12/13 18:59:57     77s]   Identified MBFF number: 0
[12/13 18:59:57     77s]   Identified SB Latch number: 0
[12/13 18:59:57     77s]   Identified MB Latch number: 0
[12/13 18:59:57     77s]   Not identified SBFF number: 0
[12/13 18:59:57     77s]   Not identified MBFF number: 0
[12/13 18:59:57     77s]   Not identified SB Latch number: 0
[12/13 18:59:57     77s]   Not identified MB Latch number: 0
[12/13 18:59:57     77s]   Number of sequential cells which are not FFs: 3
[12/13 18:59:57     77s]  Visiting view : VIEW_SETUP
[12/13 18:59:57     77s]    : PowerDomain = none : Weighted F : unweighted  = 58.50 (1.000) with rcCorner = 0
[12/13 18:59:57     77s]    : PowerDomain = none : Weighted F : unweighted  = 48.00 (1.000) with rcCorner = -1
[12/13 18:59:57     77s]  Visiting view : VIEW_HOLD
[12/13 18:59:57     77s]    : PowerDomain = none : Weighted F : unweighted  = 26.40 (1.000) with rcCorner = 0
[12/13 18:59:57     77s]    : PowerDomain = none : Weighted F : unweighted  = 20.00 (1.000) with rcCorner = -1
[12/13 18:59:57     77s] TLC MultiMap info (StdDelay):
[12/13 18:59:57     77s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 20ps
[12/13 18:59:57     77s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 26.4ps
[12/13 18:59:57     77s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 48ps
[12/13 18:59:57     77s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 58.5ps
[12/13 18:59:57     77s]  Setting StdDelay to: 58.5ps
[12/13 18:59:57     77s] 
[12/13 18:59:57     77s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/13 18:59:57     77s] Need call spDPlaceInit before registerPrioInstLoc.
[12/13 18:59:57     77s] OPERPROF: Starting DPlace-Init at level 1, MEM:3704.0M, EPOCH TIME: 1734112797.779136
[12/13 18:59:57     77s] Processing tracks to init pin-track alignment.
[12/13 18:59:57     77s] z: 2, totalTracks: 1
[12/13 18:59:57     77s] z: 4, totalTracks: 1
[12/13 18:59:57     77s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 18:59:57     77s] Cell adc LLGs are deleted
[12/13 18:59:57     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:59:57     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:59:57     77s] # Building adc llgBox search-tree.
[12/13 18:59:57     77s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3704.0M, EPOCH TIME: 1734112797.780261
[12/13 18:59:57     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:59:57     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:59:57     77s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3704.0M, EPOCH TIME: 1734112797.780540
[12/13 18:59:57     77s] Max number of tech site patterns supported in site array is 256.
[12/13 18:59:57     77s] Core basic site is CoreSite
[12/13 18:59:57     77s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[12/13 18:59:57     77s] After signature check, allow fast init is true, keep pre-filter is true.
[12/13 18:59:57     77s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/13 18:59:57     77s] Fast DP-INIT is on for default
[12/13 18:59:57     77s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/13 18:59:57     77s] Atter site array init, number of instance map data is 0.
[12/13 18:59:57     77s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.009, REAL:0.009, MEM:3704.0M, EPOCH TIME: 1734112797.789621
[12/13 18:59:57     77s] 
[12/13 18:59:57     77s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 18:59:57     77s] OPERPROF:     Starting CMU at level 3, MEM:3704.0M, EPOCH TIME: 1734112797.789880
[12/13 18:59:57     77s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.001, MEM:3704.0M, EPOCH TIME: 1734112797.790695
[12/13 18:59:57     77s] 
[12/13 18:59:57     77s] Bad Lib Cell Checking (CMU) is done! (0)
[12/13 18:59:57     77s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.013, REAL:0.011, MEM:3704.0M, EPOCH TIME: 1734112797.790815
[12/13 18:59:57     77s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3704.0M, EPOCH TIME: 1734112797.790868
[12/13 18:59:57     77s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3704.0M, EPOCH TIME: 1734112797.791050
[12/13 18:59:57     77s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3704.0MB).
[12/13 18:59:57     77s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.014, REAL:0.012, MEM:3704.0M, EPOCH TIME: 1734112797.791210
[12/13 18:59:57     77s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3704.0M, EPOCH TIME: 1734112797.791269
[12/13 18:59:57     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:59:57     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:59:57     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:59:57     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 18:59:57     77s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:3702.0M, EPOCH TIME: 1734112797.792064
[12/13 18:59:57     77s] 
[12/13 18:59:57     77s] Creating Lib Analyzer ...
[12/13 18:59:57     77s] **Info: Nano Route Mode has illegal Min Route Layer 1/[2,5].
[12/13 18:59:57     77s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[12/13 18:59:57     77s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[12/13 18:59:57     77s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[12/13 18:59:57     77s] 
[12/13 18:59:57     77s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/13 18:59:57     77s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:18 mem=3708.0M
[12/13 18:59:57     77s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:18 mem=3708.0M
[12/13 18:59:57     77s] Creating Lib Analyzer, finished. 
[12/13 18:59:57     77s] Effort level <high> specified for reg2reg path_group
[12/13 18:59:58     77s] Info: IPO magic value 0x804DBEEF.
[12/13 18:59:58     77s] Info: Using Genus executable '/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus'.
[12/13 18:59:58     77s]       (normalized executable '/mnt/cae_storage_sw/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus')
[12/13 18:59:58     77s]       Genus workers will not check out additional licenses.
[12/13 18:59:58     77s] -lefTechFileMap {}                         # string, default=""
[12/13 19:00:07     77s] **optDesign ... cpu = 0:00:00, real = 0:00:10, mem = 2573.3M, totSessionCpu=0:01:18 **
[12/13 19:00:07     77s] Existing Dirty Nets : 0
[12/13 19:00:07     77s] New Signature Flow (optDesignCheckOptions) ....
[12/13 19:00:07     77s] #Taking db snapshot
[12/13 19:00:07     77s] #Taking db snapshot ... done
[12/13 19:00:07     77s] OPERPROF: Starting checkPlace at level 1, MEM:3678.0M, EPOCH TIME: 1734112807.298947
[12/13 19:00:07     77s] Processing tracks to init pin-track alignment.
[12/13 19:00:07     77s] z: 2, totalTracks: 1
[12/13 19:00:07     77s] z: 4, totalTracks: 1
[12/13 19:00:07     77s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 19:00:07     77s] Cell adc LLGs are deleted
[12/13 19:00:07     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:07     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:07     77s] # Building adc llgBox search-tree.
[12/13 19:00:07     77s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3678.0M, EPOCH TIME: 1734112807.301542
[12/13 19:00:07     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:07     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:07     77s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3678.0M, EPOCH TIME: 1734112807.301735
[12/13 19:00:07     77s] Max number of tech site patterns supported in site array is 256.
[12/13 19:00:07     77s] Core basic site is CoreSite
[12/13 19:00:07     77s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[12/13 19:00:07     77s] After signature check, allow fast init is false, keep pre-filter is true.
[12/13 19:00:07     77s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/13 19:00:07     77s] SiteArray: non-trimmed site array dimensions = 7 x 67
[12/13 19:00:07     77s] SiteArray: use 12,288 bytes
[12/13 19:00:07     77s] SiteArray: current memory after site array memory allocation 3710.0M
[12/13 19:00:07     77s] SiteArray: FP blocked sites are writable
[12/13 19:00:07     77s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/13 19:00:07     77s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3710.0M, EPOCH TIME: 1734112807.313083
[12/13 19:00:07     77s] Process 24 wires and vias for routing blockage analysis
[12/13 19:00:07     77s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.004, REAL:0.004, MEM:3710.0M, EPOCH TIME: 1734112807.317108
[12/13 19:00:07     77s] SiteArray: number of non floorplan blocked sites for llg default is 469
[12/13 19:00:07     77s] Atter site array init, number of instance map data is 0.
[12/13 19:00:07     77s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.015, REAL:0.015, MEM:3710.0M, EPOCH TIME: 1734112807.317195
[12/13 19:00:07     77s] 
[12/13 19:00:07     77s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 19:00:07     77s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.015, REAL:0.016, MEM:3710.0M, EPOCH TIME: 1734112807.317431
[12/13 19:00:07     77s] Begin checking placement ... (start mem=3678.0M, init mem=3710.0M)
[12/13 19:00:07     77s] Begin checking exclusive groups violation ...
[12/13 19:00:07     77s] There are 0 groups to check, max #box is 0, total #box is 0
[12/13 19:00:07     77s] Finished checking exclusive groups violations. Found 0 Vio.
[12/13 19:00:07     77s] 
[12/13 19:00:07     77s] Running CheckPlace using 8 threads!...
[12/13 19:00:07     77s] 
[12/13 19:00:07     77s] ...checkPlace MT is done!
[12/13 19:00:07     77s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3678.0M, EPOCH TIME: 1734112807.327435
[12/13 19:00:07     77s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:3678.0M, EPOCH TIME: 1734112807.327548
[12/13 19:00:07     77s] *info: Placed = 26            
[12/13 19:00:07     77s] *info: Unplaced = 0           
[12/13 19:00:07     77s] Placement Density:68.64%(613/893)
[12/13 19:00:07     77s] Placement Density (including fixed std cells):68.64%(613/893)
[12/13 19:00:07     77s] Cell adc LLGs are deleted
[12/13 19:00:07     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:28).
[12/13 19:00:07     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:07     77s] # Resetting pin-track-align track data.
[12/13 19:00:07     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:07     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:07     77s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3678.0M)
[12/13 19:00:07     77s] OPERPROF: Finished checkPlace at level 1, CPU:0.032, REAL:0.029, MEM:3678.0M, EPOCH TIME: 1734112807.328342
[12/13 19:00:07     77s] #optDebug: { P: 130 W: 8195 FE: standard PE: none LDR: 1}
[12/13 19:00:07     77s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[12/13 19:00:07     77s] *** optDesign -postRoute ***
[12/13 19:00:07     77s] DRC Margin: user margin 0.0; extra margin 0
[12/13 19:00:07     77s] Setup Target Slack: user slack 0
[12/13 19:00:07     77s] Hold Target Slack: user slack 0
[12/13 19:00:07     77s] Cell adc LLGs are deleted
[12/13 19:00:07     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:07     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:07     77s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3678.0M, EPOCH TIME: 1734112807.344146
[12/13 19:00:07     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:07     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:07     77s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3678.0M, EPOCH TIME: 1734112807.344223
[12/13 19:00:07     77s] Max number of tech site patterns supported in site array is 256.
[12/13 19:00:07     77s] Core basic site is CoreSite
[12/13 19:00:07     77s] After signature check, allow fast init is false, keep pre-filter is true.
[12/13 19:00:07     77s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/13 19:00:07     77s] SiteArray: non-trimmed site array dimensions = 7 x 67
[12/13 19:00:07     77s] SiteArray: use 12,288 bytes
[12/13 19:00:07     77s] SiteArray: current memory after site array memory allocation 3710.0M
[12/13 19:00:07     77s] SiteArray: FP blocked sites are writable
[12/13 19:00:07     77s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3710.0M, EPOCH TIME: 1734112807.352847
[12/13 19:00:07     77s] Process 24 wires and vias for routing blockage analysis
[12/13 19:00:07     77s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.003, REAL:0.003, MEM:3710.0M, EPOCH TIME: 1734112807.355508
[12/13 19:00:07     77s] SiteArray: number of non floorplan blocked sites for llg default is 469
[12/13 19:00:07     77s] Atter site array init, number of instance map data is 0.
[12/13 19:00:07     77s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.009, REAL:0.011, MEM:3710.0M, EPOCH TIME: 1734112807.355577
[12/13 19:00:07     77s] 
[12/13 19:00:07     77s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 19:00:07     77s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.009, REAL:0.012, MEM:3710.0M, EPOCH TIME: 1734112807.355785
[12/13 19:00:07     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:07     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:07     77s] 
[12/13 19:00:07     77s] TimeStamp Deleting Cell Server Begin ...
[12/13 19:00:07     77s] Deleting Lib Analyzer.
[12/13 19:00:07     77s] 
[12/13 19:00:07     77s] TimeStamp Deleting Cell Server End ...
[12/13 19:00:07     77s] Multi-VT timing optimization disabled based on library information.
[12/13 19:00:07     77s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/13 19:00:07     77s] 
[12/13 19:00:07     77s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/13 19:00:07     77s] Summary for sequential cells identification: 
[12/13 19:00:07     77s]   Identified SBFF number: 16
[12/13 19:00:07     77s]   Identified MBFF number: 0
[12/13 19:00:07     77s]   Identified SB Latch number: 0
[12/13 19:00:07     77s]   Identified MB Latch number: 0
[12/13 19:00:07     77s]   Not identified SBFF number: 0
[12/13 19:00:07     77s]   Not identified MBFF number: 0
[12/13 19:00:07     77s]   Not identified SB Latch number: 0
[12/13 19:00:07     77s]   Not identified MB Latch number: 0
[12/13 19:00:07     77s]   Number of sequential cells which are not FFs: 3
[12/13 19:00:07     77s]  Visiting view : VIEW_SETUP
[12/13 19:00:07     77s]    : PowerDomain = none : Weighted F : unweighted  = 58.50 (1.000) with rcCorner = 0
[12/13 19:00:07     77s]    : PowerDomain = none : Weighted F : unweighted  = 48.00 (1.000) with rcCorner = -1
[12/13 19:00:07     77s]  Visiting view : VIEW_HOLD
[12/13 19:00:07     77s]    : PowerDomain = none : Weighted F : unweighted  = 26.40 (1.000) with rcCorner = 0
[12/13 19:00:07     77s]    : PowerDomain = none : Weighted F : unweighted  = 20.00 (1.000) with rcCorner = -1
[12/13 19:00:07     77s] TLC MultiMap info (StdDelay):
[12/13 19:00:07     77s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 20ps
[12/13 19:00:07     77s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 26.4ps
[12/13 19:00:07     77s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 48ps
[12/13 19:00:07     77s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 58.5ps
[12/13 19:00:07     77s]  Setting StdDelay to: 58.5ps
[12/13 19:00:07     77s] 
[12/13 19:00:07     77s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/13 19:00:07     77s] 
[12/13 19:00:07     77s] TimeStamp Deleting Cell Server Begin ...
[12/13 19:00:07     77s] 
[12/13 19:00:07     77s] TimeStamp Deleting Cell Server End ...
[12/13 19:00:07     77s] *** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.5/0:00:09.7 (0.1), totSession cpu/real = 0:01:17.9/0:07:31.5 (0.2), mem = 3710.0M
[12/13 19:00:07     77s] 
[12/13 19:00:07     77s] =============================================================================================
[12/13 19:00:07     77s]  Step TAT Report : InitOpt #1 / optDesign #2                                    22.33-s094_1
[12/13 19:00:07     77s] =============================================================================================
[12/13 19:00:07     77s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/13 19:00:07     77s] ---------------------------------------------------------------------------------------------
[12/13 19:00:07     77s] [ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:07     77s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   1.9 % )     0:00:00.2 /  0:00:00.2    1.0
[12/13 19:00:07     77s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:07     77s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:07     77s] [ CheckPlace             ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[12/13 19:00:07     77s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.7
[12/13 19:00:07     77s] [ TimingUpdate           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:07     77s] [ MISC                   ]          0:00:09.4  (  97.5 % )     0:00:09.4 /  0:00:00.3    0.0
[12/13 19:00:07     77s] ---------------------------------------------------------------------------------------------
[12/13 19:00:07     77s]  InitOpt #1 TOTAL                   0:00:09.7  ( 100.0 % )     0:00:09.7 /  0:00:00.5    0.1
[12/13 19:00:07     77s] ---------------------------------------------------------------------------------------------
[12/13 19:00:07     77s] 
[12/13 19:00:07     77s] ** INFO : this run is activating 'postRoute' automaton
[12/13 19:00:07     77s] **INFO: flowCheckPoint #1 InitialSummary
[12/13 19:00:07     77s] Closing parasitic data file '/tmp/innovus_temp_2428672_cae-europractice1.othr.de_cae3_jwhMbe/adc_2428672_X4zTf9.rcdb.d/adc.rcdb.d': 43 access done (mem: 3710.020M)
[12/13 19:00:07     77s] tQuantus: Use design signature to decide re-extraction is ON
[12/13 19:00:07     77s] #Start Inst Signature in MT(0)
[12/13 19:00:07     77s] #Start Net Signature in MT(62353952)
[12/13 19:00:07     77s] #Calculate SNet Signature in MT (109965132)
[12/13 19:00:07     77s] #Run time and memory report for RC extraction:
[12/13 19:00:07     77s] #RC extraction running on  3.59GHz 512KB Cache 16CPU.
[12/13 19:00:07     77s] #Run Statistics for snet signature:
[12/13 19:00:07     77s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.00/8, scale score = 0.12.
[12/13 19:00:07     77s] #    Increased memory =     0.00 (MB), total memory =  2570.38 (MB), peak memory =  2801.12 (MB)
[12/13 19:00:07     77s] #Run Statistics for Net Final Signature:
[12/13 19:00:07     77s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/13 19:00:07     77s] #   Increased memory =     0.00 (MB), total memory =  2570.38 (MB), peak memory =  2801.12 (MB)
[12/13 19:00:07     77s] #Run Statistics for Net launch:
[12/13 19:00:07     77s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.24/8, scale score = 0.16.
[12/13 19:00:07     77s] #    Increased memory =     0.00 (MB), total memory =  2570.38 (MB), peak memory =  2801.12 (MB)
[12/13 19:00:07     77s] #Run Statistics for Net init_dbsNet_slist:
[12/13 19:00:07     77s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/13 19:00:07     77s] #   Increased memory =     0.00 (MB), total memory =  2570.38 (MB), peak memory =  2801.12 (MB)
[12/13 19:00:07     77s] #Run Statistics for net signature:
[12/13 19:00:07     77s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.21/8, scale score = 0.15.
[12/13 19:00:07     77s] #    Increased memory =     0.00 (MB), total memory =  2570.38 (MB), peak memory =  2801.12 (MB)
[12/13 19:00:07     77s] #Run Statistics for inst signature:
[12/13 19:00:07     77s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.00/8, scale score = 0.13.
[12/13 19:00:07     77s] #    Increased memory =    -8.04 (MB), total memory =  2570.38 (MB), peak memory =  2801.12 (MB)
[12/13 19:00:07     77s] tQuantus: Original signature = 174437695, new signature = 174437695
[12/13 19:00:07     77s] tQuantus: Design is clean by design signature
[12/13 19:00:07     77s] Opening parasitic data file '/tmp/innovus_temp_2428672_cae-europractice1.othr.de_cae3_jwhMbe/adc_2428672_X4zTf9.rcdb.d/adc.rcdb.d' for reading (mem: 3702.020M)
[12/13 19:00:07     77s] Closing parasitic data file '/tmp/innovus_temp_2428672_cae-europractice1.othr.de_cae3_jwhMbe/adc_2428672_X4zTf9.rcdb.d/adc.rcdb.d': 0 access done (mem: 3702.020M)
[12/13 19:00:07     77s] The design is extracted. Skipping TQuantus.
[12/13 19:00:07     77s] *** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:01:17.9/0:07:31.6 (0.2), mem = 3702.0M
[12/13 19:00:07     77s] Saving timing graph ...
[12/13 19:00:07     77s] TG backup dir: /home/cae3/Desktop/ADC/ASIC_ADC/PNR/innovus_temp_2428672_cae-europractice1.othr.de_cae3_jwhMbe/opt_timing_graph_xVhM7C
[12/13 19:00:07     77s] Disk Usage:
[12/13 19:00:07     77s] Filesystem      1K-blocks      Used Available Use% Mounted on
[12/13 19:00:07     77s] /dev/vda3      1021861380 371707724 650153656  37% /home
[12/13 19:00:07     78s] Done save timing graph
[12/13 19:00:07     78s] Disk Usage:
[12/13 19:00:07     78s] Filesystem      1K-blocks      Used Available Use% Mounted on
[12/13 19:00:07     78s] /dev/vda3      1021861380 371710752 650150628  37% /home
[12/13 19:00:07     78s] OPTC: user 20.0
[12/13 19:00:07     78s] Starting delay calculation for Hold views
[12/13 19:00:07     78s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/13 19:00:07     78s] #################################################################################
[12/13 19:00:07     78s] # Design Stage: PostRoute
[12/13 19:00:07     78s] # Design Name: adc
[12/13 19:00:07     78s] # Design Mode: 130nm
[12/13 19:00:07     78s] # Analysis Mode: MMMC OCV 
[12/13 19:00:07     78s] # Parasitics Mode: SPEF/RCDB 
[12/13 19:00:07     78s] # Signoff Settings: SI Off 
[12/13 19:00:07     78s] #################################################################################
[12/13 19:00:07     78s] Topological Sorting (REAL = 0:00:00.0, MEM = 3957.0M, InitMEM = 3957.0M)
[12/13 19:00:07     78s] Calculate late delays in OCV mode...
[12/13 19:00:07     78s] Calculate early delays in OCV mode...
[12/13 19:00:07     78s] Start delay calculation (fullDC) (8 T). (MEM=3957)
[12/13 19:00:07     78s] *** Calculating scaling factor for MIN_LIB libraries using the default operating condition of each library.
[12/13 19:00:08     78s] End AAE Lib Interpolated Model. (MEM=3976.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 19:00:08     78s] Opening parasitic data file '/tmp/innovus_temp_2428672_cae-europractice1.othr.de_cae3_jwhMbe/adc_2428672_X4zTf9.rcdb.d/adc.rcdb.d' for reading (mem: 3976.730M)
[12/13 19:00:08     78s] Reading RCDB with compressed RC data.
[12/13 19:00:08     78s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3976.7M)
[12/13 19:00:08     78s] AAE_INFO: 8 threads acquired from CTE.
[12/13 19:00:08     78s] Total number of fetched objects 47
[12/13 19:00:08     78s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 19:00:08     78s] End delay calculation. (MEM=4120.43 CPU=0:00:00.0 REAL=0:00:00.0)
[12/13 19:00:08     78s] End delay calculation (fullDC). (MEM=4120.43 CPU=0:00:00.1 REAL=0:00:01.0)
[12/13 19:00:08     78s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 4120.4M) ***
[12/13 19:00:08     78s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:01:18 mem=4120.4M)
[12/13 19:00:08     78s] 
[12/13 19:00:08     78s] Active hold views:
[12/13 19:00:08     78s]  VIEW_HOLD
[12/13 19:00:08     78s]   Dominating endpoints: 0
[12/13 19:00:08     78s]   Dominating TNS: -0.000
[12/13 19:00:08     78s] 
[12/13 19:00:08     78s] Done building cte hold timing graph (HoldAware) cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:01:19 mem=4152.4M ***
[12/13 19:00:08     78s] Warning: No proper clock gate cell delay was found for clock standard delay computation.
[12/13 19:00:08     78s] Restoring timing graph ...
[12/13 19:00:08     79s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[12/13 19:00:08     79s] Done restore timing graph
[12/13 19:00:08     79s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4152.4M, EPOCH TIME: 1734112808.674226
[12/13 19:00:08     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:08     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:08     79s] 
[12/13 19:00:08     79s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 19:00:08     79s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.001, REAL:0.008, MEM:4152.4M, EPOCH TIME: 1734112808.681947
[12/13 19:00:08     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:08     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:08     79s] 
------------------------------------------------------------------
     Initial Non-SI Timing Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  |   N/A   | -0.000  |
|           TNS (ns):| -0.000  |   N/A   |  0.000  |
|    Violating Paths:|    1    |   N/A   |    1    |
|          All Paths:|   12    |   N/A   |   12    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.924%
------------------------------------------------------------------

[12/13 19:00:08     79s] *** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:01.2/0:00:01.3 (0.9), totSession cpu/real = 0:01:19.1/0:07:32.8 (0.2), mem = 4152.4M
[12/13 19:00:08     79s] 
[12/13 19:00:08     79s] =============================================================================================
[12/13 19:00:08     79s]  Step TAT Report : BuildHoldData #1 / optDesign #2                              22.33-s094_1
[12/13 19:00:08     79s] =============================================================================================
[12/13 19:00:08     79s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/13 19:00:08     79s] ---------------------------------------------------------------------------------------------
[12/13 19:00:08     79s] [ ViewPruning            ]     10   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:08     79s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.4
[12/13 19:00:08     79s] [ DrvReport              ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:08     79s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:08     79s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:08     79s] [ FullDelayCalc          ]      2   0:00:00.0  (   3.7 % )     0:00:00.0 /  0:00:00.1    1.5
[12/13 19:00:08     79s] [ TimingUpdate           ]      6   0:00:00.1  (   7.6 % )     0:00:00.1 /  0:00:00.2    1.2
[12/13 19:00:08     79s] [ TimingReport           ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.0
[12/13 19:00:08     79s] [ SaveTimingGraph        ]      1   0:00:00.3  (  19.6 % )     0:00:00.3 /  0:00:00.3    1.1
[12/13 19:00:08     79s] [ RestoreTimingGraph     ]      1   0:00:00.3  (  22.8 % )     0:00:00.3 /  0:00:00.3    1.0
[12/13 19:00:08     79s] [ MISC                   ]          0:00:00.6  (  43.4 % )     0:00:00.6 /  0:00:00.4    0.8
[12/13 19:00:08     79s] ---------------------------------------------------------------------------------------------
[12/13 19:00:08     79s]  BuildHoldData #1 TOTAL             0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.2    0.9
[12/13 19:00:08     79s] ---------------------------------------------------------------------------------------------
[12/13 19:00:08     79s] 
[12/13 19:00:08     79s] **optDesign ... cpu = 0:00:02, real = 0:00:11, mem = 2558.2M, totSessionCpu=0:01:19 **
[12/13 19:00:08     79s] OPTC: m4 20.0 50.0
[12/13 19:00:08     79s] OPTC: view 50.0
[12/13 19:00:08     79s] Info: Done creating the CCOpt slew target map.
[12/13 19:00:08     79s] **INFO: flowCheckPoint #2 OptimizationPass1
[12/13 19:00:08     79s] *** ClockDrv #1 [begin] (optDesign #2) : totSession cpu/real = 0:01:19.2/0:07:33.0 (0.2), mem = 3610.4M
[12/13 19:00:08     79s] Running CCOpt-PRO on entire clock network
[12/13 19:00:08     79s] Net route status summary:
[12/13 19:00:08     79s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/13 19:00:08     79s]   Non-clock:    48 (unrouted=6, trialRouted=0, noStatus=0, routed=42, fixed=0, [crossesIlmBoundary=0, tooFewTerms=6, (crossesIlmBoundary AND tooFewTerms=0)])
[12/13 19:00:08     79s] -effortLevel medium                        # enums={low medium high signoff}, default=undefined
[12/13 19:00:08     79s] Clock tree cells fixed by user: 0 out of 0
[12/13 19:00:08     79s] PRO...
[12/13 19:00:08     79s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[12/13 19:00:08     79s] Initializing clock structures...
[12/13 19:00:08     79s]   Creating own balancer
[12/13 19:00:08     79s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[12/13 19:00:08     79s]   Removing CTS place status from clock tree and sinks.
[12/13 19:00:08     79s]   Removed CTS place status from 0 clock cells (out of 2 ) and 0 clock sinks (out of 0 ).
[12/13 19:00:08     79s]   Initializing legalizer
[12/13 19:00:08     79s]   Using cell based legalization.
[12/13 19:00:08     79s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[12/13 19:00:08     79s]   Leaving CCOpt scope - Initializing placement interface...
[12/13 19:00:08     79s] OPERPROF: Starting DPlace-Init at level 1, MEM:3610.4M, EPOCH TIME: 1734112808.836472
[12/13 19:00:08     79s] Processing tracks to init pin-track alignment.
[12/13 19:00:08     79s] z: 2, totalTracks: 1
[12/13 19:00:08     79s] z: 4, totalTracks: 1
[12/13 19:00:08     79s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 19:00:08     79s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3610.4M, EPOCH TIME: 1734112808.837063
[12/13 19:00:08     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:08     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:08     79s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[12/13 19:00:08     79s] 
[12/13 19:00:08     79s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 19:00:08     79s] 
[12/13 19:00:08     79s]  Skipping Bad Lib Cell Checking (CMU) !
[12/13 19:00:08     79s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.001, REAL:0.001, MEM:3610.4M, EPOCH TIME: 1734112808.838362
[12/13 19:00:08     79s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3610.4M, EPOCH TIME: 1734112808.838415
[12/13 19:00:08     79s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3610.4M, EPOCH TIME: 1734112808.838560
[12/13 19:00:08     79s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3610.4MB).
[12/13 19:00:08     79s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.002, REAL:0.002, MEM:3610.4M, EPOCH TIME: 1734112808.838654
[12/13 19:00:08     79s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 19:00:08     79s] (I)      Default pattern map key = adc_default.
[12/13 19:00:08     79s] Set min layer with nano route mode ( 1 )
[12/13 19:00:08     79s] Set max layer with nano route mode ( 5 )
[12/13 19:00:08     79s] (I)      Load db... (mem=3528.8M)
[12/13 19:00:08     79s] (I)      Read data from FE... (mem=3528.8M)
[12/13 19:00:08     79s] (I)      Number of ignored instance 0
[12/13 19:00:08     79s] (I)      Number of inbound cells 0
[12/13 19:00:08     79s] (I)      Number of opened ILM blockages 0
[12/13 19:00:08     79s] (I)      Number of instances temporarily fixed by detailed placement 4
[12/13 19:00:08     79s] (I)      numMoveCells=21, numMacros=0  numPads=7  numMultiRowHeightInsts=1
[12/13 19:00:08     79s] (I)      cell height: 4140, count: 25
[12/13 19:00:08     79s] (I)      Read rows... (mem=3528.8M)
[12/13 19:00:08     79s] (I)      Done Read rows (cpu=0.000s, mem=3528.8M)
[12/13 19:00:08     79s] (I)      Done Read data from FE (cpu=0.000s, mem=3528.8M)
[12/13 19:00:08     79s] (I)      Done Load db (cpu=0.001s, mem=3528.8M)
[12/13 19:00:08     79s] (I)      Constructing placeable region... (mem=3528.8M)
[12/13 19:00:08     79s] (I)      Constructing bin map
[12/13 19:00:08     79s] (I)      Initialize bin information with width=41400 height=41400
[12/13 19:00:08     79s] (I)      Done constructing bin map
[12/13 19:00:08     79s] (I)      Compute region effective width... (mem=3528.9M)
[12/13 19:00:08     79s] (I)      Done Compute region effective width (cpu=0.000s, mem=3528.9M)
[12/13 19:00:08     79s] (I)      Done Constructing placeable region (cpu=0.000s, mem=3528.9M)
[12/13 19:00:08     79s]   Legalizer reserving space for clock trees
[12/13 19:00:08     79s]   Reconstructing clock tree datastructures, skew aware...
[12/13 19:00:08     79s]     Validating CTS configuration...
[12/13 19:00:08     79s]     Checking module port directions...
[12/13 19:00:08     79s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 19:00:08     79s]     Non-default CCOpt properties:
[12/13 19:00:08     79s]       Public non-default CCOpt properties:
[12/13 19:00:08     79s]         adjacent_rows_legal: true (default: false)
[12/13 19:00:08     79s]         buffer_cells is set for at least one object
[12/13 19:00:08     79s]         cell_density is set for at least one object
[12/13 19:00:08     79s]         cell_halo_rows: 0 (default: 1)
[12/13 19:00:08     79s]         cell_halo_sites: 0 (default: 4)
[12/13 19:00:08     79s]         route_type is set for at least one object
[12/13 19:00:08     79s]         target_insertion_delay is set for at least one object
[12/13 19:00:08     79s]         target_max_trans_sdc is set for at least one object
[12/13 19:00:08     79s]         target_skew is set for at least one object
[12/13 19:00:08     79s]       Private non-default CCOpt properties:
[12/13 19:00:08     79s]         allow_non_fterm_identical_swaps: 0 (default: true)
[12/13 19:00:08     79s]         clock_nets_detailed_routed: 1 (default: false)
[12/13 19:00:08     79s]         force_design_routing_status: 1 (default: auto)
[12/13 19:00:08     79s]         pro_enable_post_commit_delay_update: 1 (default: false)
[12/13 19:00:08     79s]     Route type trimming info:
[12/13 19:00:08     79s]       No route type modifications were made.
[12/13 19:00:08     79s] End AAE Lib Interpolated Model. (MEM=3610.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 19:00:08     79s]     Accumulated time to calculate placeable region: 0.000231
[12/13 19:00:08     79s]     Accumulated time to calculate placeable region: 0.000241
[12/13 19:00:08     79s]     Accumulated time to calculate placeable region: 0.000247
[12/13 19:00:08     79s]     Library trimming buffers in power domain auto-default and half-corner MAX_DELAY:setup.late removed 0 of 3 cells
[12/13 19:00:08     79s]     Original list had 3 cells:
[12/13 19:00:08     79s]     CLKBUFX8 CLKBUFX4 CLKBUFX2 
[12/13 19:00:08     79s]     Library trimming was not able to trim any cells:
[12/13 19:00:08     79s]     CLKBUFX8 CLKBUFX4 CLKBUFX2 
[12/13 19:00:08     79s] **WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree clk. If this is not intended behavior, you can specify a list of lib_cells to use with the inverter_cells property.
[12/13 19:00:08     79s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[12/13 19:00:08     79s] **WARN: (IMPCCOPT-2441):	The target_max_trans 0.010ns is too low for delay_corner MAX_DELAY and delay_type late for clock_tree clk and net_type leaf. CTS will proceed using 0.142ns.
[12/13 19:00:08     79s] **WARN: (IMPCCOPT-2441):	The target_max_trans 0.010ns is too low for delay_corner MAX_DELAY and delay_type late for clock_tree clk and net_type trunk. CTS will proceed using 0.142ns.
[12/13 19:00:08     79s]     Clock tree balancer configuration for clock_tree clk:
[12/13 19:00:08     79s]     Non-default CCOpt properties:
[12/13 19:00:08     79s]       Public non-default CCOpt properties:
[12/13 19:00:08     79s]         cell_density: 1 (default: 0.75)
[12/13 19:00:08     79s]         route_type (leaf): default_route_type_leaf (default: default)
[12/13 19:00:08     79s]         route_type (top): default_route_type_nonleaf (default: default)
[12/13 19:00:08     79s]         route_type (trunk): default_route_type_nonleaf (default: default)
[12/13 19:00:08     79s]       No private non-default CCOpt properties
[12/13 19:00:08     79s]     For power domain auto-default:
[12/13 19:00:08     79s]       Buffers:     CLKBUFX8 CLKBUFX4 CLKBUFX2 
[12/13 19:00:08     79s]       Inverters:   
[12/13 19:00:08     79s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 893.164um^2
[12/13 19:00:08     79s]     Top Routing info:
[12/13 19:00:08     79s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[12/13 19:00:08     79s]       Unshielded; Mask Constraint: 0; Source: route_type.
[12/13 19:00:08     79s]     Trunk Routing info:
[12/13 19:00:08     79s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[12/13 19:00:08     79s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/13 19:00:08     79s]     Leaf Routing info:
[12/13 19:00:08     79s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met4/met3; 
[12/13 19:00:08     79s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/13 19:00:08     79s]     For timing_corner MAX_DELAY:setup, late and power domain auto-default:
[12/13 19:00:08     79s]       Slew time target (leaf):    0.141ns
[12/13 19:00:08     79s]       Slew time target (trunk):   0.141ns
[12/13 19:00:08     79s]       Slew time target (top):     0.010ns (Note: no nets are considered top nets in this clock tree)
[12/13 19:00:08     79s]       Buffer unit delay: 0.127ns
[12/13 19:00:08     79s]       Buffer max distance: 323.056um
[12/13 19:00:08     79s]     Fastest wire driving cells and distances:
[12/13 19:00:08     79s]       Buffer    : {lib_cell:CLKBUFX8, fastest_considered_half_corner=MAX_DELAY:setup.late, optimalDrivingDistance=323.056um, saturatedSlew=0.107ns, speed=1321.833um per ns, cellArea=64.844um^2 per 1000um}
[12/13 19:00:08     79s]     
[12/13 19:00:08     79s]     
[12/13 19:00:08     79s]     Logic Sizing Table:
[12/13 19:00:08     79s]     
[12/13 19:00:08     79s]     ----------------------------------------------------------
[12/13 19:00:08     79s]     Cell    Instance count    Source    Eligible library cells
[12/13 19:00:08     79s]     ----------------------------------------------------------
[12/13 19:00:08     79s]       (empty table)
[12/13 19:00:08     79s]     ----------------------------------------------------------
[12/13 19:00:08     79s]     
[12/13 19:00:08     79s]     
[12/13 19:00:08     79s]     Clock tree balancer configuration for skew_group clk/CONSTRAINTS:
[12/13 19:00:08     79s]      Created from constraint modes: {[CONSTRAINTS]}
[12/13 19:00:08     79s]       Sources:                     pin clk
[12/13 19:00:08     79s]       Total number of sinks:       4
[12/13 19:00:08     79s]       Delay constrained sinks:     4
[12/13 19:00:08     79s]       Constrains:                  default
[12/13 19:00:08     79s]       Non-leaf sinks:              0
[12/13 19:00:08     79s]       Ignore pins:                 0
[12/13 19:00:08     79s]      Timing corner MAX_DELAY:setup.late:
[12/13 19:00:08     79s]       Skew target:                 0.127ns
[12/13 19:00:08     79s]     Primary reporting skew groups are:
[12/13 19:00:08     79s]     skew_group clk/CONSTRAINTS with 4 clock sinks
[12/13 19:00:08     79s]     
[12/13 19:00:08     79s]     
[12/13 19:00:08     79s]     Constraint summary
[12/13 19:00:08     79s]     ==================
[12/13 19:00:08     79s]     
[12/13 19:00:08     79s]     Transition constraints are active in the following delay corners:
[12/13 19:00:08     79s]     
[12/13 19:00:08     79s]     MAX_DELAY:setup.late
[12/13 19:00:08     79s]     
[12/13 19:00:08     79s]     Cap constraints are active in the following delay corners:
[12/13 19:00:08     79s]     
[12/13 19:00:08     79s]     MAX_DELAY:setup.late
[12/13 19:00:08     79s]     
[12/13 19:00:08     79s]     Transition constraint summary:
[12/13 19:00:08     79s]     
[12/13 19:00:08     79s]     -------------------------------------------------------------------------------------------
[12/13 19:00:08     79s]     Delay corner                      Target (ns)    Num pins    Target source    Clock tree(s)
[12/13 19:00:08     79s]     -------------------------------------------------------------------------------------------
[12/13 19:00:08     79s]     MAX_DELAY:setup.late (primary)         -            -              -                -
[12/13 19:00:08     79s]                   -                      0.141          6        tool modified    all
[12/13 19:00:08     79s]     -------------------------------------------------------------------------------------------
[12/13 19:00:08     79s]     
[12/13 19:00:08     79s]     Capacitance constraint summary:
[12/13 19:00:08     79s]     
[12/13 19:00:08     79s]     ------------------------------------------------------------------------------------------------------
[12/13 19:00:08     79s]     Delay corner                      Limit (pF)    Num nets    Target source                Clock tree(s)
[12/13 19:00:08     79s]     ------------------------------------------------------------------------------------------------------
[12/13 19:00:08     79s]     MAX_DELAY:setup.late (primary)        -            -                    -                      -
[12/13 19:00:08     79s]                   -                     0.106          1        library_or_sdc_constraint    all
[12/13 19:00:08     79s]     ------------------------------------------------------------------------------------------------------
[12/13 19:00:08     79s]     
[12/13 19:00:08     79s]     
[12/13 19:00:08     79s]     Clock DAG hash initial state: 3510396399442975500 13729467550001611221
[12/13 19:00:08     79s]     CTS services accumulated run-time stats initial state:
[12/13 19:00:08     79s]       delay calculator: calls=856, total_wall_time=0.014s, mean_wall_time=0.016ms
[12/13 19:00:08     79s]       legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 19:00:08     79s]       steiner router: calls=857, total_wall_time=0.007s, mean_wall_time=0.009ms
[12/13 19:00:08     79s]     Clock DAG stats initial state:
[12/13 19:00:08     79s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/13 19:00:08     79s]       sink counts      : regular=4, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4
[12/13 19:00:08     79s]       misc counts      : r=1, pp=0, mci=0
[12/13 19:00:08     79s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/13 19:00:08     79s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/13 19:00:08     79s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met4/met3; 
[12/13 19:00:08     79s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/13 19:00:08     79s]     
[12/13 19:00:08     79s]     Layer information for route type default_route_type_leaf:
[12/13 19:00:08     79s]     
[12/13 19:00:08     79s]     --------------------------------------------------------------------
[12/13 19:00:08     79s]     Layer    Preferred    Route    Res.          Cap.          RC
[12/13 19:00:08     79s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/13 19:00:08     79s]     --------------------------------------------------------------------
[12/13 19:00:08     79s]     met1     N            H          0.893         0.177         0.158
[12/13 19:00:08     79s]     met2     N            V          0.893         0.182         0.163
[12/13 19:00:08     79s]     met3     Y            H          0.157         0.297         0.047
[12/13 19:00:08     79s]     met4     Y            V          0.157         0.264         0.041
[12/13 19:00:08     79s]     met5     N            H          0.018         0.294         0.005
[12/13 19:00:08     79s]     --------------------------------------------------------------------
[12/13 19:00:08     79s]     
[12/13 19:00:08     79s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[12/13 19:00:08     79s]     Unshielded; Mask Constraint: 0; Source: route_type.
[12/13 19:00:08     79s]     
[12/13 19:00:08     79s]     Layer information for route type default_route_type_nonleaf:
[12/13 19:00:08     79s]     
[12/13 19:00:08     79s]     --------------------------------------------------------------------
[12/13 19:00:08     79s]     Layer    Preferred    Route    Res.          Cap.          RC
[12/13 19:00:08     79s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/13 19:00:08     79s]     --------------------------------------------------------------------
[12/13 19:00:08     79s]     met1     N            H          0.893         0.244         0.218
[12/13 19:00:08     79s]     met2     N            V          0.893         0.245         0.219
[12/13 19:00:08     79s]     met3     Y            H          0.157         0.356         0.056
[12/13 19:00:08     79s]     met4     Y            V          0.157         0.327         0.051
[12/13 19:00:08     79s]     met5     N            H          0.018         0.309         0.006
[12/13 19:00:08     79s]     --------------------------------------------------------------------
[12/13 19:00:08     79s]     
[12/13 19:00:08     79s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[12/13 19:00:08     79s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/13 19:00:08     79s]     
[12/13 19:00:08     79s]     Layer information for route type default_route_type_nonleaf:
[12/13 19:00:08     79s]     
[12/13 19:00:08     79s]     --------------------------------------------------------------------
[12/13 19:00:08     79s]     Layer    Preferred    Route    Res.          Cap.          RC
[12/13 19:00:08     79s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/13 19:00:08     79s]     --------------------------------------------------------------------
[12/13 19:00:08     79s]     met1     N            H          0.893         0.177         0.158
[12/13 19:00:08     79s]     met2     N            V          0.893         0.182         0.163
[12/13 19:00:08     79s]     met3     Y            H          0.157         0.297         0.047
[12/13 19:00:08     79s]     met4     Y            V          0.157         0.264         0.041
[12/13 19:00:08     79s]     met5     N            H          0.018         0.294         0.005
[12/13 19:00:08     79s]     --------------------------------------------------------------------
[12/13 19:00:08     79s]     
[12/13 19:00:08     79s]     
[12/13 19:00:08     79s]     Via selection for estimated routes (rule default):
[12/13 19:00:08     79s]     
[12/13 19:00:08     79s]     ----------------------------------------------------------------
[12/13 19:00:08     79s]     Layer        Via Cell    Res.     Cap.     RC       Top of Stack
[12/13 19:00:08     79s]     Range                    (Ohm)    (fF)     (fs)     Only
[12/13 19:00:08     79s]     ----------------------------------------------------------------
[12/13 19:00:08     79s]     met1-met2    M1M2_PR     4.500    0.051    0.230    false
[12/13 19:00:08     79s]     met2-met3    M2M3_PR     3.410    0.054    0.183    false
[12/13 19:00:08     79s]     met3-met4    M3M4_PR     3.410    0.046    0.156    false
[12/13 19:00:08     79s]     met4-met5    M4M5_PR     0.380    0.230    0.087    false
[12/13 19:00:08     79s]     ----------------------------------------------------------------
[12/13 19:00:08     79s]     
[12/13 19:00:08     79s]     Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
[12/13 19:00:08     79s]     No ideal or dont_touch nets found in the clock tree
[12/13 19:00:08     79s]     No dont_touch hnets found in the clock tree
[12/13 19:00:08     79s]     No dont_touch hpins found in the clock network.
[12/13 19:00:08     79s]     Checking for illegal sizes of clock logic instances...
[12/13 19:00:08     79s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 19:00:08     79s]     
[12/13 19:00:08     79s]     Filtering reasons for cell type: inverter
[12/13 19:00:08     79s]     =========================================
[12/13 19:00:08     79s]     
[12/13 19:00:08     79s]     ------------------------------------------------------------------------------------------------------------------------------------
[12/13 19:00:08     79s]     Clock trees    Power domain    Reason                         Library cells
[12/13 19:00:08     79s]     ------------------------------------------------------------------------------------------------------------------------------------
[12/13 19:00:08     79s]     all            auto-default    Unbalanced rise/fall delays    { CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8 INVX1 INVX16 INVX2 INVX4 INVX8 }
[12/13 19:00:08     79s]     ------------------------------------------------------------------------------------------------------------------------------------
[12/13 19:00:08     79s]     
[12/13 19:00:08     79s]     
[12/13 19:00:08     79s]     Validating CTS configuration done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/13 19:00:08     79s]     CCOpt configuration status: all checks passed.
[12/13 19:00:08     79s]   Reconstructing clock tree datastructures, skew aware done.
[12/13 19:00:08     79s] Initializing clock structures done.
[12/13 19:00:08     79s] PRO...
[12/13 19:00:08     79s]   PRO active optimizations:
[12/13 19:00:08     79s]    - DRV fixing with sizing
[12/13 19:00:08     79s]   
[12/13 19:00:08     79s]   Detected clock skew data from CTS
[12/13 19:00:08     79s]   ProEngine running partially connected to DB
[12/13 19:00:08     79s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
[12/13 19:00:08     79s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 19:00:08     79s]   Clock DAG hash PRO initial state: 3510396399442975500 13729467550001611221
[12/13 19:00:08     79s]   CTS services accumulated run-time stats PRO initial state:
[12/13 19:00:08     79s]     delay calculator: calls=857, total_wall_time=0.014s, mean_wall_time=0.016ms
[12/13 19:00:08     79s]     legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 19:00:08     79s]     steiner router: calls=857, total_wall_time=0.007s, mean_wall_time=0.009ms
[12/13 19:00:08     79s]   Clock DAG stats PRO initial state:
[12/13 19:00:08     79s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/13 19:00:08     79s]     sink counts      : regular=4, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4
[12/13 19:00:08     79s]     misc counts      : r=1, pp=0, mci=0
[12/13 19:00:08     79s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/13 19:00:08     79s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/13 19:00:08     79s]     sink capacitance : total=0.007pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/13 19:00:08     79s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.008pF, total=0.008pF
[12/13 19:00:08     79s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=42.200um, total=42.200um
[12/13 19:00:08     79s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/13 19:00:08     79s]   Clock DAG net violations PRO initial state: none
[12/13 19:00:08     79s]   Clock DAG primary half-corner transition distribution PRO initial state:
[12/13 19:00:08     79s]     Leaf : target=0.141ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.085ns, 0 <= 0.113ns, 0 <= 0.127ns, 0 <= 0.134ns, 0 <= 0.141ns}
[12/13 19:00:08     79s]   Primary reporting skew groups PRO initial state:
[12/13 19:00:08     79s]         min path sink: therm1/out_reg[3]/CK
[12/13 19:00:08     79s]         max path sink: therm1/out_reg[3]/CK
[12/13 19:00:08     79s]   Skew group summary PRO initial state:
[12/13 19:00:08     79s]     skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.127], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/13 19:00:08     79s]   Recomputing CTS skew targets...
[12/13 19:00:08     79s]   Resolving skew group constraints...
[12/13 19:00:08     79s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 12 variables and 27 constraints; tolerance 1
[12/13 19:00:08     79s]   Resolving skew group constraints done.
[12/13 19:00:08     79s]   Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 19:00:08     79s]   PRO Fixing DRVs...
[12/13 19:00:08     79s]     Clock DAG hash before 'PRO Fixing DRVs': 3510396399442975500 13729467550001611221
[12/13 19:00:08     79s]     CTS services accumulated run-time stats before 'PRO Fixing DRVs':
[12/13 19:00:08     79s]       delay calculator: calls=857, total_wall_time=0.014s, mean_wall_time=0.016ms
[12/13 19:00:08     79s]       legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 19:00:08     79s]       steiner router: calls=857, total_wall_time=0.007s, mean_wall_time=0.009ms
[12/13 19:00:08     79s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/13 19:00:08     79s]     CCOpt-PRO: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/13 19:00:08     79s]     
[12/13 19:00:08     79s]     Statistics: Fix DRVs (cell sizing):
[12/13 19:00:08     79s]     ===================================
[12/13 19:00:08     79s]     
[12/13 19:00:08     79s]     Cell changes by Net Type:
[12/13 19:00:08     79s]     
[12/13 19:00:08     79s]     -------------------------------------------------------------------------------------------------
[12/13 19:00:08     79s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/13 19:00:08     79s]     -------------------------------------------------------------------------------------------------
[12/13 19:00:08     79s]     top                0            0           0            0                    0                0
[12/13 19:00:08     79s]     trunk              0            0           0            0                    0                0
[12/13 19:00:08     79s]     leaf               0            0           0            0                    0                0
[12/13 19:00:08     79s]     -------------------------------------------------------------------------------------------------
[12/13 19:00:08     79s]     Total              0            0           0            0                    0                0
[12/13 19:00:08     79s]     -------------------------------------------------------------------------------------------------
[12/13 19:00:08     79s]     
[12/13 19:00:08     79s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[12/13 19:00:08     79s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/13 19:00:08     79s]     
[12/13 19:00:08     79s]     Clock DAG hash after 'PRO Fixing DRVs': 3510396399442975500 13729467550001611221
[12/13 19:00:08     79s]     CTS services accumulated run-time stats after 'PRO Fixing DRVs':
[12/13 19:00:08     79s]       delay calculator: calls=857, total_wall_time=0.014s, mean_wall_time=0.016ms
[12/13 19:00:08     79s]       legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 19:00:08     79s]       steiner router: calls=857, total_wall_time=0.007s, mean_wall_time=0.009ms
[12/13 19:00:08     79s]     Clock DAG stats after 'PRO Fixing DRVs':
[12/13 19:00:08     79s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/13 19:00:08     79s]       sink counts      : regular=4, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4
[12/13 19:00:08     79s]       misc counts      : r=1, pp=0, mci=0
[12/13 19:00:08     79s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/13 19:00:08     79s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/13 19:00:08     79s]       sink capacitance : total=0.007pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/13 19:00:08     79s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.008pF, total=0.008pF
[12/13 19:00:08     79s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=42.200um, total=42.200um
[12/13 19:00:08     79s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/13 19:00:08     79s]     Clock DAG net violations after 'PRO Fixing DRVs': none
[12/13 19:00:08     79s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[12/13 19:00:08     79s]       Leaf : target=0.141ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.085ns, 0 <= 0.113ns, 0 <= 0.127ns, 0 <= 0.134ns, 0 <= 0.141ns}
[12/13 19:00:08     79s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[12/13 19:00:08     79s]           min path sink: therm1/out_reg[3]/CK
[12/13 19:00:08     79s]           max path sink: therm1/out_reg[3]/CK
[12/13 19:00:08     79s]     Skew group summary after 'PRO Fixing DRVs':
[12/13 19:00:08     79s]       skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.127]
[12/13 19:00:08     79s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/13 19:00:08     79s]   PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 19:00:08     79s]   
[12/13 19:00:08     79s]   Slew Diagnostics: After DRV fixing
[12/13 19:00:08     79s]   ==================================
[12/13 19:00:08     79s]   
[12/13 19:00:08     79s]   Global Causes:
[12/13 19:00:08     79s]   
[12/13 19:00:08     79s]   -------------------------------------
[12/13 19:00:08     79s]   Cause
[12/13 19:00:08     79s]   -------------------------------------
[12/13 19:00:08     79s]   DRV fixing with buffering is disabled
[12/13 19:00:08     79s]   -------------------------------------
[12/13 19:00:08     79s]   
[12/13 19:00:08     79s]   Top 5 overslews:
[12/13 19:00:08     79s]   
[12/13 19:00:08     79s]   ---------------------------------
[12/13 19:00:08     79s]   Overslew    Causes    Driving Pin
[12/13 19:00:08     79s]   ---------------------------------
[12/13 19:00:08     79s]     (empty table)
[12/13 19:00:08     79s]   ---------------------------------
[12/13 19:00:08     79s]   
[12/13 19:00:08     79s]   Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/13 19:00:08     79s]   
[12/13 19:00:08     79s]   -------------------
[12/13 19:00:08     79s]   Cause    Occurences
[12/13 19:00:08     79s]   -------------------
[12/13 19:00:08     79s]     (empty table)
[12/13 19:00:08     79s]   -------------------
[12/13 19:00:08     79s]   
[12/13 19:00:08     79s]   Violation diagnostics counts from the 0 nodes that have violations:
[12/13 19:00:08     79s]   
[12/13 19:00:08     79s]   -------------------
[12/13 19:00:08     79s]   Cause    Occurences
[12/13 19:00:08     79s]   -------------------
[12/13 19:00:08     79s]     (empty table)
[12/13 19:00:08     79s]   -------------------
[12/13 19:00:08     79s]   
[12/13 19:00:08     79s]   Reconnecting optimized routes...
[12/13 19:00:08     79s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 19:00:08     79s]   Set dirty flag on 0 instances, 0 nets
[12/13 19:00:08     79s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
[12/13 19:00:08     79s] End AAE Lib Interpolated Model. (MEM=4115.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 19:00:08     79s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 19:00:08     79s]   Clock DAG hash PRO final: 3510396399442975500 13729467550001611221
[12/13 19:00:08     79s]   CTS services accumulated run-time stats PRO final:
[12/13 19:00:08     79s]     delay calculator: calls=858, total_wall_time=0.014s, mean_wall_time=0.016ms
[12/13 19:00:08     79s]     legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 19:00:08     79s]     steiner router: calls=857, total_wall_time=0.007s, mean_wall_time=0.009ms
[12/13 19:00:08     79s]   Clock DAG stats PRO final:
[12/13 19:00:08     79s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/13 19:00:08     79s]     sink counts      : regular=4, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4
[12/13 19:00:08     79s]     misc counts      : r=1, pp=0, mci=0
[12/13 19:00:08     79s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/13 19:00:08     79s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/13 19:00:08     79s]     sink capacitance : total=0.007pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/13 19:00:08     79s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.008pF, total=0.008pF
[12/13 19:00:08     79s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=42.200um, total=42.200um
[12/13 19:00:08     79s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/13 19:00:08     79s]   Clock DAG net violations PRO final: none
[12/13 19:00:08     79s]   Clock DAG primary half-corner transition distribution PRO final:
[12/13 19:00:08     79s]     Leaf : target=0.141ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.085ns, 0 <= 0.113ns, 0 <= 0.127ns, 0 <= 0.134ns, 0 <= 0.141ns}
[12/13 19:00:08     79s]   Primary reporting skew groups PRO final:
[12/13 19:00:08     79s]         min path sink: therm1/out_reg[3]/CK
[12/13 19:00:08     79s]         max path sink: therm1/out_reg[3]/CK
[12/13 19:00:08     79s]   Skew group summary PRO final:
[12/13 19:00:08     79s]     skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.127], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/13 19:00:08     79s] PRO done.
[12/13 19:00:08     79s] Restoring CTS place status for unmodified clock tree cells and sinks.
[12/13 19:00:08     79s] numClockCells = 2, numClockCellsFixed = 0, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[12/13 19:00:08     79s] Net route status summary:
[12/13 19:00:08     79s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/13 19:00:08     79s]   Non-clock:    48 (unrouted=6, trialRouted=0, noStatus=0, routed=42, fixed=0, [crossesIlmBoundary=0, tooFewTerms=6, (crossesIlmBoundary AND tooFewTerms=0)])
[12/13 19:00:08     79s] Updating delays...
[12/13 19:00:08     79s] Updating delays done.
[12/13 19:00:08     79s] PRO done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/13 19:00:08     79s] Leaving CCOpt scope - Cleaning up placement interface...
[12/13 19:00:08     79s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:4413.4M, EPOCH TIME: 1734112808.937097
[12/13 19:00:08     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[12/13 19:00:08     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:08     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:08     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:08     79s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:4085.4M, EPOCH TIME: 1734112808.938658
[12/13 19:00:08     79s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 19:00:08     79s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[12/13 19:00:08     79s] *** ClockDrv #1 [finish] (optDesign #2) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:01:19.3/0:07:33.1 (0.2), mem = 4069.4M
[12/13 19:00:08     79s] 
[12/13 19:00:08     79s] =============================================================================================
[12/13 19:00:08     79s]  Step TAT Report : ClockDrv #1 / optDesign #2                                   22.33-s094_1
[12/13 19:00:08     79s] =============================================================================================
[12/13 19:00:08     79s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/13 19:00:08     79s] ---------------------------------------------------------------------------------------------
[12/13 19:00:08     79s] [ OptimizationStep       ]      1   0:00:00.1  (  94.3 % )     0:00:00.1 /  0:00:00.1    1.0
[12/13 19:00:08     79s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:08     79s] [ IncrDelayCalc          ]      1   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:08     79s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:08     79s] [ MISC                   ]          0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:08     79s] ---------------------------------------------------------------------------------------------
[12/13 19:00:08     79s]  ClockDrv #1 TOTAL                  0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/13 19:00:08     79s] ---------------------------------------------------------------------------------------------
[12/13 19:00:08     79s] 
[12/13 19:00:08     79s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/13 19:00:08     79s] **INFO: Start fixing DRV (Mem = 3675.37M) ...
[12/13 19:00:08     79s] Begin: GigaOpt DRV Optimization
[12/13 19:00:08     79s] GigaOpt Checkpoint: Internal optDRV -postRoute -maintainWNS -setupTNSCostFactor 0.3 -max_tran -max_cap -maxLocalDensity 0.96 -numThreads 8 
[12/13 19:00:08     79s] *** DrvOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:01:19.3/0:07:33.1 (0.2), mem = 3675.4M
[12/13 19:00:08     79s] Info: 1 clock net  excluded from IPO operation.
[12/13 19:00:08     79s] End AAE Lib Interpolated Model. (MEM=3675.37 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 19:00:08     79s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2428672.24
[12/13 19:00:08     79s] 
[12/13 19:00:08     79s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/13 19:00:08     79s] Summary for sequential cells identification: 
[12/13 19:00:08     79s]   Identified SBFF number: 16
[12/13 19:00:08     79s]   Identified MBFF number: 0
[12/13 19:00:08     79s]   Identified SB Latch number: 0
[12/13 19:00:08     79s]   Identified MB Latch number: 0
[12/13 19:00:08     79s]   Not identified SBFF number: 0
[12/13 19:00:08     79s]   Not identified MBFF number: 0
[12/13 19:00:08     79s]   Not identified SB Latch number: 0
[12/13 19:00:08     79s]   Not identified MB Latch number: 0
[12/13 19:00:08     79s]   Number of sequential cells which are not FFs: 3
[12/13 19:00:08     79s]  Visiting view : VIEW_SETUP
[12/13 19:00:08     79s]    : PowerDomain = none : Weighted F : unweighted  = 58.50 (1.000) with rcCorner = 0
[12/13 19:00:08     79s]    : PowerDomain = none : Weighted F : unweighted  = 48.00 (1.000) with rcCorner = -1
[12/13 19:00:08     79s]  Visiting view : VIEW_HOLD
[12/13 19:00:08     79s]    : PowerDomain = none : Weighted F : unweighted  = 26.40 (1.000) with rcCorner = 0
[12/13 19:00:08     79s]    : PowerDomain = none : Weighted F : unweighted  = 20.00 (1.000) with rcCorner = -1
[12/13 19:00:08     79s] TLC MultiMap info (StdDelay):
[12/13 19:00:08     79s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 20ps
[12/13 19:00:08     79s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 26.4ps
[12/13 19:00:08     79s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 48ps
[12/13 19:00:08     79s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 58.5ps
[12/13 19:00:08     79s]  Setting StdDelay to: 58.5ps
[12/13 19:00:08     79s] 
[12/13 19:00:08     79s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/13 19:00:08     79s] 
[12/13 19:00:08     79s] Creating Lib Analyzer ...
[12/13 19:00:08     79s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[12/13 19:00:08     79s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[12/13 19:00:08     79s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[12/13 19:00:08     79s] 
[12/13 19:00:08     79s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/13 19:00:09     79s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:20 mem=3634.4M
[12/13 19:00:09     79s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:20 mem=3634.4M
[12/13 19:00:09     79s] Creating Lib Analyzer, finished. 
[12/13 19:00:09     79s] #optDebug: Start CG creation (mem=3634.4M)
[12/13 19:00:09     79s]  ...initializing CG ToF 929.2000um
[12/13 19:00:09     79s] (cpu=0:00:00.1, mem=3728.1M)
[12/13 19:00:09     79s]  ...processing cgPrt (cpu=0:00:00.1, mem=3728.1M)
[12/13 19:00:09     79s]  ...processing cgEgp (cpu=0:00:00.1, mem=3728.1M)
[12/13 19:00:09     79s]  ...processing cgPbk (cpu=0:00:00.1, mem=3728.1M)
[12/13 19:00:09     79s]  ...processing cgNrb(cpu=0:00:00.1, mem=3728.1M)
[12/13 19:00:09     79s]  ...processing cgObs (cpu=0:00:00.1, mem=3728.1M)
[12/13 19:00:09     79s]  ...processing cgCon (cpu=0:00:00.1, mem=3728.1M)
[12/13 19:00:09     79s]  ...processing cgPdm (cpu=0:00:00.1, mem=3728.1M)
[12/13 19:00:09     79s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3728.1M)
[12/13 19:00:09     79s] 
[12/13 19:00:09     79s] Active Setup views: VIEW_SETUP 
[12/13 19:00:09     79s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3728.1M, EPOCH TIME: 1734112809.208607
[12/13 19:00:09     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:09     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:09     79s] 
[12/13 19:00:09     79s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 19:00:09     79s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.001, REAL:0.001, MEM:3728.1M, EPOCH TIME: 1734112809.209783
[12/13 19:00:09     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:09     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:09     79s] [oiPhyDebug] optDemand 613112550.00, spDemand 624534350.00.
[12/13 19:00:09     79s] [LDM::Info] TotalInstCnt at InitDesignMc1: 26
[12/13 19:00:09     79s] [LDM::Info] maxLocalDensity 0.96, TinyGridDensity 1000.00 
[12/13 19:00:09     79s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:20 mem=3728.1M
[12/13 19:00:09     79s] OPERPROF: Starting DPlace-Init at level 1, MEM:3728.1M, EPOCH TIME: 1734112809.210134
[12/13 19:00:09     79s] Processing tracks to init pin-track alignment.
[12/13 19:00:09     79s] z: 2, totalTracks: 1
[12/13 19:00:09     79s] z: 4, totalTracks: 1
[12/13 19:00:09     79s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 19:00:09     79s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3728.1M, EPOCH TIME: 1734112809.210463
[12/13 19:00:09     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:09     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:09     79s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[12/13 19:00:09     79s] 
[12/13 19:00:09     79s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 19:00:09     79s] 
[12/13 19:00:09     79s]  Skipping Bad Lib Cell Checking (CMU) !
[12/13 19:00:09     79s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.001, REAL:0.001, MEM:3728.1M, EPOCH TIME: 1734112809.211394
[12/13 19:00:09     79s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3728.1M, EPOCH TIME: 1734112809.211460
[12/13 19:00:09     79s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3728.1M, EPOCH TIME: 1734112809.211768
[12/13 19:00:09     79s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3728.1MB).
[12/13 19:00:09     79s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.002, REAL:0.002, MEM:3728.1M, EPOCH TIME: 1734112809.211876
[12/13 19:00:09     79s] [LDM::Info] SmallGridBinSize=20 TinyGridBinSize=10
[12/13 19:00:09     79s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 26
[12/13 19:00:09     79s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:20 mem=3744.1M
[12/13 19:00:09     79s] ### Creating RouteCongInterface, started
[12/13 19:00:09     79s] {MMLU 0 1 47}
[12/13 19:00:09     79s] ### Creating LA Mngr. totSessionCpu=0:01:20 mem=3744.1M
[12/13 19:00:09     79s] ### Creating LA Mngr, finished. totSessionCpu=0:01:20 mem=3744.1M
[12/13 19:00:09     79s] ### Creating RouteCongInterface, finished
[12/13 19:00:09     79s] AoF 929.2000um
[12/13 19:00:09     79s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[12/13 19:00:09     79s] [GPS-DRV] Optimizer inputs ============================= 
[12/13 19:00:09     79s] [GPS-DRV] drvFixingStage: Small Scale
[12/13 19:00:09     79s] [GPS-DRV] costLowerBound: 0.1
[12/13 19:00:09     79s] [GPS-DRV] setupTNSCost  : 0.3
[12/13 19:00:09     79s] [GPS-DRV] maxIter       : 10
[12/13 19:00:09     79s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[12/13 19:00:09     79s] [GPS-DRV] Optimizer parameters ============================= 
[12/13 19:00:09     79s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[12/13 19:00:09     79s] [GPS-DRV] maxDensity (design): 0.95
[12/13 19:00:09     79s] [GPS-DRV] maxLocalDensity: 0.96
[12/13 19:00:09     79s] [GPS-DRV] MaxBufDistForPlaceBlk: 441um
[12/13 19:00:09     79s] [GPS-DRV] Dflt RT Characteristic Length 462.37um AoF 929.2um x 1
[12/13 19:00:09     79s] [GPS-DRV] MaintainWNS: 1
[12/13 19:00:09     79s] [GPS-DRV] All active and enabled setup views
[12/13 19:00:09     79s] [GPS-DRV]     VIEW_SETUP
[12/13 19:00:09     79s] [GPS-DRV] MarginForMaxTran: 0 (in which tool's ExtraDrcMargin: 0.2)
[12/13 19:00:09     79s] [GPS-DRV] MarginForMaxCap : 0 (in which tool's ExtraDrcMargin: 0.2)
[12/13 19:00:09     79s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[12/13 19:00:09     79s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[12/13 19:00:09     79s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4104.8M, EPOCH TIME: 1734112809.257721
[12/13 19:00:09     79s] Found 0 hard placement blockage before merging.
[12/13 19:00:09     79s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4104.8M, EPOCH TIME: 1734112809.257804
[12/13 19:00:09     79s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0.3)
[12/13 19:00:09     79s] [GPS-DRV] ROI - unit(Area: 5.7132e+06; LeakageP: 2.43109e-10; DynamicP: 5.7132e+06)DBU
[12/13 19:00:09     79s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/13 19:00:09     79s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/13 19:00:09     79s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/13 19:00:09     79s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/13 19:00:09     79s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/13 19:00:09     79s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/13 19:00:09     79s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.00|    -0.00|       0|       0|       0| 69.92%|          |         |
[12/13 19:00:09     79s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/13 19:00:09     79s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.00|    -0.00|       0|       0|       0| 69.92%| 0:00:00.0|  4104.8M|
[12/13 19:00:09     79s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/13 19:00:09     79s] Bottom Preferred Layer:
[12/13 19:00:09     79s] +-------------+------------+----------+
[12/13 19:00:09     79s] |    Layer    |    CLK     |   Rule   |
[12/13 19:00:09     79s] +-------------+------------+----------+
[12/13 19:00:09     79s] | met3 (z=3)  |          1 | default  |
[12/13 19:00:09     79s] +-------------+------------+----------+
[12/13 19:00:09     79s] Via Pillar Rule:
[12/13 19:00:09     79s]     None
[12/13 19:00:09     79s] 
[12/13 19:00:09     79s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4104.8M) ***
[12/13 19:00:09     79s] 
[12/13 19:00:09     79s] Deleting 0 temporary hard placement blockage(s).
[12/13 19:00:09     79s] Total-nets :: 43, Stn-nets :: 0, ratio :: 0 %, Total-len 543.675, Stn-len 0
[12/13 19:00:09     79s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 26
[12/13 19:00:09     79s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3976.8M, EPOCH TIME: 1734112809.266537
[12/13 19:00:09     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:28).
[12/13 19:00:09     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:09     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:09     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:09     79s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:3702.8M, EPOCH TIME: 1734112809.267377
[12/13 19:00:09     79s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2428672.24
[12/13 19:00:09     79s] *** DrvOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:01:19.7/0:07:33.4 (0.2), mem = 3702.8M
[12/13 19:00:09     79s] 
[12/13 19:00:09     79s] =============================================================================================
[12/13 19:00:09     79s]  Step TAT Report : DrvOpt #1 / optDesign #2                                     22.33-s094_1
[12/13 19:00:09     79s] =============================================================================================
[12/13 19:00:09     79s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/13 19:00:09     79s] ---------------------------------------------------------------------------------------------
[12/13 19:00:09     79s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:09     79s] [ CellServerInit         ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:09     79s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  56.1 % )     0:00:00.2 /  0:00:00.2    1.0
[12/13 19:00:09     79s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:09     79s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:09     79s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:09     79s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:09     79s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:09     79s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:09     79s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:09     79s] [ DrvComputeSummary      ]      2   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:09     79s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:09     79s] [ MISC                   ]          0:00:00.1  (  38.5 % )     0:00:00.1 /  0:00:00.1    1.0
[12/13 19:00:09     79s] ---------------------------------------------------------------------------------------------
[12/13 19:00:09     79s]  DrvOpt #1 TOTAL                    0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[12/13 19:00:09     79s] ---------------------------------------------------------------------------------------------
[12/13 19:00:09     79s] 
[12/13 19:00:09     79s] drv optimizer changes nothing and skips refinePlace
[12/13 19:00:09     79s] End: GigaOpt DRV Optimization
[12/13 19:00:09     79s] *info:
[12/13 19:00:09     79s] **INFO: Completed fixing DRV (CPU Time = 0:00:00, Mem = 3702.76M).
[12/13 19:00:09     79s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3702.8M, EPOCH TIME: 1734112809.269038
[12/13 19:00:09     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:09     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:09     79s] 
[12/13 19:00:09     79s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 19:00:09     79s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.001, REAL:0.001, MEM:3702.8M, EPOCH TIME: 1734112809.270103
[12/13 19:00:09     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:09     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:09     79s] 
------------------------------------------------------------------
     Non-SI Timing Summary (cpu=0.01min real=0.02min mem=3702.8M)
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  |   N/A   | -0.000  |
|           TNS (ns):| -0.000  |   N/A   |  0.000  |
|    Violating Paths:|    1    |   N/A   |    1    |
|          All Paths:|   12    |   N/A   |   12    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.924%
------------------------------------------------------------------

[12/13 19:00:09     79s] **optDesign ... cpu = 0:00:02, real = 0:00:12, mem = 2588.1M, totSessionCpu=0:01:20 **
[12/13 19:00:09     79s]   DRV Snapshot: (REF)
[12/13 19:00:09     79s]          Tran DRV: 0 (0)
[12/13 19:00:09     79s]           Cap DRV: 0 (0)
[12/13 19:00:09     79s]        Fanout DRV: 0 (0)
[12/13 19:00:09     79s]            Glitch: 0 (0)
[12/13 19:00:09     79s] *** Timing Is met
[12/13 19:00:09     79s] *** Check timing (0:00:00.0)
[12/13 19:00:09     79s] *** Setup timing is met (target slack 0ns)
[12/13 19:00:09     79s]   Timing Snapshot: (REF)
[12/13 19:00:09     79s]      Weighted WNS: 0.000
[12/13 19:00:09     79s]       All  PG WNS: -0.000
[12/13 19:00:09     79s]       High PG WNS: 0.000
[12/13 19:00:09     79s]       All  PG TNS: -0.000
[12/13 19:00:09     79s]       High PG TNS: 0.000
[12/13 19:00:09     79s]       Low  PG TNS: -0.000
[12/13 19:00:09     79s]    Category Slack: { [L, -0.000] }
[12/13 19:00:09     79s] 
[12/13 19:00:09     79s] **INFO: flowCheckPoint #3 OptimizationPreEco
[12/13 19:00:09     79s] Running postRoute recovery in preEcoRoute mode
[12/13 19:00:09     79s] **optDesign ... cpu = 0:00:02, real = 0:00:12, mem = 2589.9M, totSessionCpu=0:01:20 **
[12/13 19:00:09     79s]   DRV Snapshot: (TGT)
[12/13 19:00:09     79s]          Tran DRV: 0 (0)
[12/13 19:00:09     79s]           Cap DRV: 0 (0)
[12/13 19:00:09     79s]        Fanout DRV: 0 (0)
[12/13 19:00:09     79s]            Glitch: 0 (0)
[12/13 19:00:09     79s] Checking DRV degradation...
[12/13 19:00:09     79s] 
[12/13 19:00:09     79s] Recovery Manager:
[12/13 19:00:09     79s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/13 19:00:09     79s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/13 19:00:09     79s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/13 19:00:09     79s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[12/13 19:00:09     79s] 
[12/13 19:00:09     79s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[12/13 19:00:09     79s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3707.14M, totSessionCpu=0:01:20).
[12/13 19:00:09     79s] **optDesign ... cpu = 0:00:02, real = 0:00:12, mem = 2589.9M, totSessionCpu=0:01:20 **
[12/13 19:00:09     79s] 
[12/13 19:00:09     79s]   DRV Snapshot: (REF)
[12/13 19:00:09     79s]          Tran DRV: 0 (0)
[12/13 19:00:09     79s]           Cap DRV: 0 (0)
[12/13 19:00:09     79s]        Fanout DRV: 0 (0)
[12/13 19:00:09     79s]            Glitch: 0 (0)
[12/13 19:00:09     79s] Skipping pre eco harden opt
[12/13 19:00:09     79s] Running refinePlace -preserveRouting true -hardFence false
[12/13 19:00:09     79s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3968.8M, EPOCH TIME: 1734112809.333496
[12/13 19:00:09     79s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3968.8M, EPOCH TIME: 1734112809.333543
[12/13 19:00:09     79s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3968.8M, EPOCH TIME: 1734112809.333592
[12/13 19:00:09     79s] Processing tracks to init pin-track alignment.
[12/13 19:00:09     79s] z: 2, totalTracks: 1
[12/13 19:00:09     79s] z: 4, totalTracks: 1
[12/13 19:00:09     79s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 19:00:09     79s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3968.8M, EPOCH TIME: 1734112809.334189
[12/13 19:00:09     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:09     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:09     79s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[12/13 19:00:09     79s] 
[12/13 19:00:09     79s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 19:00:09     79s] 
[12/13 19:00:09     79s]  Skipping Bad Lib Cell Checking (CMU) !
[12/13 19:00:09     79s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.001, REAL:0.001, MEM:3968.8M, EPOCH TIME: 1734112809.335305
[12/13 19:00:09     79s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3968.8M, EPOCH TIME: 1734112809.335350
[12/13 19:00:09     79s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3968.8M, EPOCH TIME: 1734112809.335518
[12/13 19:00:09     79s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3968.8MB).
[12/13 19:00:09     79s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.002, REAL:0.002, MEM:3968.8M, EPOCH TIME: 1734112809.335615
[12/13 19:00:09     79s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.002, REAL:0.002, MEM:3968.8M, EPOCH TIME: 1734112809.335641
[12/13 19:00:09     79s] TDRefine: refinePlace mode is spiral
[12/13 19:00:09     79s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2428672.14
[12/13 19:00:09     79s] OPERPROF:   Starting Refine-Place at level 2, MEM:3968.8M, EPOCH TIME: 1734112809.335691
[12/13 19:00:09     79s] *** Starting refinePlace (0:01:20 mem=3968.8M) ***
[12/13 19:00:09     79s] Total net bbox length = 5.479e+02 (2.447e+02 3.032e+02) (ext = 1.150e+02)
[12/13 19:00:09     79s] 
[12/13 19:00:09     79s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 19:00:09     79s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3968.8M, EPOCH TIME: 1734112809.335918
[12/13 19:00:09     79s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3968.8M, EPOCH TIME: 1734112809.335967
[12/13 19:00:09     79s] (I)      Default pattern map key = adc_default.
[12/13 19:00:09     79s] Set min layer with nano route mode ( 1 )
[12/13 19:00:09     79s] Set max layer with nano route mode ( 5 )
[12/13 19:00:09     79s] (I)      Default pattern map key = adc_default.
[12/13 19:00:09     79s] Set min layer with nano route mode ( 1 )
[12/13 19:00:09     79s] Set max layer with nano route mode ( 5 )
[12/13 19:00:09     79s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3968.8M, EPOCH TIME: 1734112809.339131
[12/13 19:00:09     79s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3968.8M, EPOCH TIME: 1734112809.339181
[12/13 19:00:09     79s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:3968.8M, EPOCH TIME: 1734112809.339211
[12/13 19:00:09     79s] Starting refinePlace ...
[12/13 19:00:09     79s] (I)      Default pattern map key = adc_default.
[12/13 19:00:09     79s] Set min layer with nano route mode ( 1 )
[12/13 19:00:09     79s] Set max layer with nano route mode ( 5 )
[12/13 19:00:09     79s] One DDP V2 for no tweak run.
[12/13 19:00:09     79s] (I)      Default pattern map key = adc_default.
[12/13 19:00:09     79s] Set min layer with nano route mode ( 1 )
[12/13 19:00:09     79s] Set max layer with nano route mode ( 5 )
[12/13 19:00:09     79s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:4064.8M, EPOCH TIME: 1734112809.343704
[12/13 19:00:09     79s] DDP initSite1 nrRow 7 nrJob 7
[12/13 19:00:09     79s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:4064.8M, EPOCH TIME: 1734112809.343757
[12/13 19:00:09     79s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:4064.8M, EPOCH TIME: 1734112809.343840
[12/13 19:00:09     79s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:4064.8M, EPOCH TIME: 1734112809.343872
[12/13 19:00:09     79s] DDP markSite nrRow 7 nrJob 7
[12/13 19:00:09     79s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:4064.8M, EPOCH TIME: 1734112809.343961
[12/13 19:00:09     79s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:4064.8M, EPOCH TIME: 1734112809.343993
[12/13 19:00:09     79s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:4064.8M, EPOCH TIME: 1734112809.344102
[12/13 19:00:09     79s] OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.000, MEM:4064.8M, EPOCH TIME: 1734112809.344127
[12/13 19:00:09     79s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:4064.8M, EPOCH TIME: 1734112809.344180
[12/13 19:00:09     79s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:4064.8M, EPOCH TIME: 1734112809.344206
[12/13 19:00:09     79s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.000, REAL:0.000, MEM:4064.8M, EPOCH TIME: 1734112809.344297
[12/13 19:00:09     79s] ** Cut row section cpu time 0:00:00.0.
[12/13 19:00:09     79s]  ** Cut row section real time 0:00:00.0.
[12/13 19:00:09     79s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.000, MEM:4064.8M, EPOCH TIME: 1734112809.344340
[12/13 19:00:09     79s]   Spread Effort: high, post-route mode, useDDP on.
[12/13 19:00:09     79s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3936.8MB) @(0:01:20 - 0:01:20).
[12/13 19:00:09     79s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/13 19:00:09     79s] wireLenOptFixPriorityInst 4 inst fixed
[12/13 19:00:09     79s] 
[12/13 19:00:09     79s] Running Spiral MT with 8 threads  fetchWidth=8 
[12/13 19:00:09     79s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/13 19:00:09     79s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[12/13 19:00:09     79s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/13 19:00:09     79s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3936.8MB) @(0:01:20 - 0:01:20).
[12/13 19:00:09     79s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/13 19:00:09     79s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3936.8MB
[12/13 19:00:09     79s] Statistics of distance of Instance movement in refine placement:
[12/13 19:00:09     79s]   maximum (X+Y) =         0.00 um
[12/13 19:00:09     79s]   mean    (X+Y) =         0.00 um
[12/13 19:00:09     79s] Summary Report:
[12/13 19:00:09     79s] Instances move: 0 (out of 26 movable)
[12/13 19:00:09     79s] Instances flipped: 0
[12/13 19:00:09     79s] Mean displacement: 0.00 um
[12/13 19:00:09     79s] Max displacement: 0.00 um 
[12/13 19:00:09     79s] Total instances moved : 0
[12/13 19:00:09     79s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.015, REAL:0.014, MEM:3936.8M, EPOCH TIME: 1734112809.352789
[12/13 19:00:09     79s] Total net bbox length = 5.479e+02 (2.447e+02 3.032e+02) (ext = 1.150e+02)
[12/13 19:00:09     79s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3936.8MB
[12/13 19:00:09     79s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3936.8MB) @(0:01:20 - 0:01:20).
[12/13 19:00:09     79s] *** Finished refinePlace (0:01:20 mem=3936.8M) ***
[12/13 19:00:09     79s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2428672.14
[12/13 19:00:09     79s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.019, REAL:0.017, MEM:3936.8M, EPOCH TIME: 1734112809.352989
[12/13 19:00:09     79s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:3936.8M, EPOCH TIME: 1734112809.353023
[12/13 19:00:09     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:28).
[12/13 19:00:09     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:09     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:09     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:09     79s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.001, REAL:0.001, MEM:3675.8M, EPOCH TIME: 1734112809.353886
[12/13 19:00:09     79s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.023, REAL:0.020, MEM:3675.8M, EPOCH TIME: 1734112809.353941
[12/13 19:00:09     79s] {MMLU 0 1 47}
[12/13 19:00:09     79s] ### Creating LA Mngr. totSessionCpu=0:01:20 mem=3675.8M
[12/13 19:00:09     79s] ### Creating LA Mngr, finished. totSessionCpu=0:01:20 mem=3675.8M
[12/13 19:00:09     79s] Default Rule : ""
[12/13 19:00:09     79s] Non Default Rules :
[12/13 19:00:09     79s] Worst Slack : 214748.365 ns
[12/13 19:00:09     79s] 
[12/13 19:00:09     79s] Start Layer Assignment ...
[12/13 19:00:09     79s] WNS(214748.365ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[12/13 19:00:09     79s] 
[12/13 19:00:09     79s] Select 0 cadidates out of 49.
[12/13 19:00:09     79s] No critical nets selected. Skipped !
[12/13 19:00:09     79s] 
[12/13 19:00:09     79s] Start Assign Priority Nets ...
[12/13 19:00:09     79s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[12/13 19:00:09     79s] Existing Priority Nets 0 (0.0%)
[12/13 19:00:09     79s] Assigned Priority Nets 0 (0.0%)
[12/13 19:00:09     79s] 
[12/13 19:00:09     79s] Set Prefer Layer Routing Effort ...
[12/13 19:00:09     79s] Total Net(47) IPOed(0) PreferLayer(0) -> MediumEffort(0)
[12/13 19:00:09     79s] 
[12/13 19:00:09     79s] {MMLU 0 1 47}
[12/13 19:00:09     79s] #optDebug: Start CG creation (mem=3704.9M)
[12/13 19:00:09     79s]  ...initializing CG (cpu=0:00:00.0, mem=3742.4M)
[12/13 19:00:09     79s]  ...processing cgPrt (cpu=0:00:00.0, mem=3742.4M)
[12/13 19:00:09     79s]  ...processing cgEgp (cpu=0:00:00.0, mem=3742.4M)
[12/13 19:00:09     79s]  ...processing cgPbk (cpu=0:00:00.0, mem=3742.4M)
[12/13 19:00:09     79s]  ...processing cgNrb(cpu=0:00:00.0, mem=3742.4M)
[12/13 19:00:09     79s]  ...processing cgObs (cpu=0:00:00.0, mem=3742.4M)
[12/13 19:00:09     79s]  ...processing cgCon (cpu=0:00:00.0, mem=3742.4M)
[12/13 19:00:09     79s]  ...processing cgPdm (cpu=0:00:00.0, mem=3742.4M)
[12/13 19:00:09     79s] #optDebug: Finish CG creation (cpu=0:00:00.0, mem=3742.4M)
[12/13 19:00:09     79s] ### Creating LA Mngr. totSessionCpu=0:01:20 mem=3742.4M
[12/13 19:00:09     79s] ### Creating LA Mngr, finished. totSessionCpu=0:01:20 mem=3742.4M
[12/13 19:00:09     79s] Default Rule : ""
[12/13 19:00:09     79s] Non Default Rules :
[12/13 19:00:09     79s] Worst Slack : -0.000 ns
[12/13 19:00:09     79s] 
[12/13 19:00:09     79s] Start Layer Assignment ...
[12/13 19:00:09     79s] WNS(-0.000ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[12/13 19:00:09     79s] 
[12/13 19:00:09     79s] Select 0 cadidates out of 49.
[12/13 19:00:09     79s] No critical nets selected. Skipped !
[12/13 19:00:09     79s] 
[12/13 19:00:09     79s] Start Assign Priority Nets ...
[12/13 19:00:09     79s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[12/13 19:00:09     79s] Existing Priority Nets 0 (0.0%)
[12/13 19:00:09     79s] Assigned Priority Nets 0 (0.0%)
[12/13 19:00:09     79s] {MMLU 0 1 47}
[12/13 19:00:09     79s] ### Creating LA Mngr. totSessionCpu=0:01:20 mem=3742.4M
[12/13 19:00:09     79s] ### Creating LA Mngr, finished. totSessionCpu=0:01:20 mem=3742.4M
[12/13 19:00:09     79s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3742.4M, EPOCH TIME: 1734112809.410111
[12/13 19:00:09     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:09     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:09     79s] 
[12/13 19:00:09     79s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 19:00:09     79s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.001, REAL:0.001, MEM:3742.4M, EPOCH TIME: 1734112809.411314
[12/13 19:00:09     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:09     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:09     79s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  |   N/A   | -0.000  |
|           TNS (ns):| -0.000  |   N/A   |  0.000  |
|    Violating Paths:|    1    |   N/A   |    1    |
|          All Paths:|   12    |   N/A   |   12    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.924%
------------------------------------------------------------------

[12/13 19:00:09     79s] **optDesign ... cpu = 0:00:03, real = 0:00:12, mem = 2543.9M, totSessionCpu=0:01:20 **
[12/13 19:00:09     79s] **INFO: flowCheckPoint #4 GlobalDetailRoute
[12/13 19:00:09     79s] -route_with_eco false                     # bool, default=false, user setting
[12/13 19:00:09     79s] -route_selected_net_only false            # bool, default=false, user setting
[12/13 19:00:09     79s] -route_with_timing_driven false           # bool, default=false, user setting
[12/13 19:00:09     79s] -route_with_si_driven false               # bool, default=false, user setting
[12/13 19:00:09     79s] Existing Dirty Nets : 0
[12/13 19:00:09     79s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[12/13 19:00:09     79s] Reset Dirty Nets : 0
[12/13 19:00:09     79s] *** EcoRoute #1 [begin] (optDesign #2) : totSession cpu/real = 0:01:19.8/0:07:33.6 (0.2), mem = 3663.0M
[12/13 19:00:09     79s] 
[12/13 19:00:09     79s] globalDetailRoute
[12/13 19:00:09     79s] 
[12/13 19:00:09     79s] #Start globalDetailRoute on Fri Dec 13 19:00:09 2024
[12/13 19:00:09     79s] #
[12/13 19:00:09     79s] ### Time Record (globalDetailRoute) is installed.
[12/13 19:00:09     79s] ### Time Record (Pre Callback) is installed.
[12/13 19:00:09     79s] Closing parasitic data file '/tmp/innovus_temp_2428672_cae-europractice1.othr.de_cae3_jwhMbe/adc_2428672_X4zTf9.rcdb.d/adc.rcdb.d': 43 access done (mem: 3710.973M)
[12/13 19:00:09     79s] eee: RC Grid Memory freed=540
[12/13 19:00:09     79s] ### Time Record (Pre Callback) is uninstalled.
[12/13 19:00:09     79s] ### Time Record (DB Import) is installed.
[12/13 19:00:09     79s] ### Time Record (Timing Data Generation) is installed.
[12/13 19:00:09     79s] ### Time Record (Timing Data Generation) is uninstalled.
[12/13 19:00:09     79s] ### Net info: total nets: 49
[12/13 19:00:09     79s] ### Net info: dirty nets: 0
[12/13 19:00:09     79s] ### Net info: marked as disconnected nets: 0
[12/13 19:00:09     79s] #num needed restored net=0
[12/13 19:00:09     79s] #need_extraction net=0 (total=49)
[12/13 19:00:09     79s] ### Net info: fully routed nets: 43
[12/13 19:00:09     79s] ### Net info: trivial (< 2 pins) nets: 6
[12/13 19:00:09     79s] ### Net info: unrouted nets: 0
[12/13 19:00:09     79s] ### Net info: re-extraction nets: 0
[12/13 19:00:09     79s] ### Net info: ignored nets: 0
[12/13 19:00:09     79s] ### Net info: skip routing nets: 0
[12/13 19:00:09     79s] ### import design signature (49): route=678543819 fixed_route=1694428796 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1481558845 dirty_area=0 del_dirty_area=0 cell=1840280961 placement=703478294 pin_access=1458241054 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675
[12/13 19:00:09     79s] ### Time Record (DB Import) is uninstalled.
[12/13 19:00:09     79s] #NanoRoute Version 22.33-s094_1 NR230808-0153/22_13-UB
[12/13 19:00:09     79s] #RTESIG:78da95934f4fc3300cc539f329ac6e8722b1113bffaf485c014dc075ead66caad4a5529b
[12/13 19:00:09     79s] #       1df8f66412420c9579cd35bfbcf8d9cfb3f9c7d30a0aa2a5948b4178b546785e91144eb8
[12/13 19:00:09     79s] #       85402d1f88d62817ef8fc5ed6cfef2fa260976553b0428375dd7de43fd19ab43b3853aec
[12/13 19:00:09     79s] #       aa639b60082935717ff74dcb29b4f55368541a527ffca18f43e8ff20a40420944d4c611f
[12/13 19:00:09     79s] #       fa71446b284e32059443eaf305f72f6933f1851438c59831963366499f2b8e314672321e
[12/13 19:00:09     79s] #       25a0554a5ae3f5e53e79336d38021514fd767de8ead02e374dfcd5ad11791479549c2344
[12/13 19:00:09     79s] #       e3ce2c3135a093d3703b0537d9a1764b2d4e07ca5ddb5569bc6ca390f766b4e5218b9e87
[12/13 19:00:09     79s] #       9c442ef5e8f3661643aa625df5751e4d88c7c37f648e7bec626028cf2ea320c733960d2d
[12/13 19:00:09     79s] #       615e40ae09848e7888b23726f7448aaf9af4359f697705642e46e5e60b50bfc699
[12/13 19:00:09     79s] #
[12/13 19:00:09     79s] #Skip comparing routing design signature in db-snapshot flow
[12/13 19:00:09     79s] ### Time Record (Data Preparation) is installed.
[12/13 19:00:09     79s] #RTESIG:78da95934f4fc3300cc539f329ac6e8721b1113bffaf485c014dc075ead66caad4a5529b
[12/13 19:00:09     79s] #       1ef8f664082186ca4c73cd2f8edff3f36cfef6b086826825e5b2175e6d101ed72485136e
[12/13 19:00:09     79s] #       2950cb3ba20dcae5eb7d713d9b3f3dbf48827dd9f40116dbb66d6ea17a8fe5b1de4115f6
[12/13 19:00:09     79s] #       e5d024e8434a753cdc7cd1720a6dfd141a9586d40ddff4d087ee17424a00c2a28e291c42
[12/13 19:00:09     79s] #       378e680dc5a94c018b3e75f982fb97b499f8420a9c22cc18cb09b3a4cf2b8e314672653c
[12/13 19:00:09     79s] #       4a40ab94b4c6ebcb3e79336d38021514dd6e736cabd0acb675fce1d648791479549c2244
[12/13 19:00:09     79s] #       e3ce24313da093d3703b053759a1762b2d4e0716fba62dd378db4621afcd68cb43163d0f
[12/13 19:00:09     79s] #       39895cead1e7cd2cfa54c6aaecaa3c9a1087e35f648e7b6c636028cf850d7d1e47f1d9fd
[12/13 19:00:09     79s] #       e52c9020c76eb6b06cba09f3a6726e113ae221ca26300b42a4f8ae49ffe733edfe01998b
[12/13 19:00:09     79s] #       99bafa0024b0d352
[12/13 19:00:09     79s] #
[12/13 19:00:09     79s] ### Time Record (Data Preparation) is uninstalled.
[12/13 19:00:09     79s] ### Time Record (Global Routing) is installed.
[12/13 19:00:09     79s] ### Time Record (Global Routing) is uninstalled.
[12/13 19:00:09     79s] #Total number of trivial nets (e.g. < 2 pins) = 6 (skipped).
[12/13 19:00:09     79s] #Total number of routable nets = 43.
[12/13 19:00:09     79s] #Total number of nets in the design = 49.
[12/13 19:00:09     79s] #43 routable nets have routed wires.
[12/13 19:00:09     79s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/13 19:00:09     79s] #No nets have been global routed.
[12/13 19:00:09     79s] #Using multithreading with 8 threads.
[12/13 19:00:09     79s] ### Time Record (Data Preparation) is installed.
[12/13 19:00:09     79s] #Start routing data preparation on Fri Dec 13 19:00:09 2024
[12/13 19:00:09     79s] #
[12/13 19:00:09     79s] #Minimum voltage of a net in the design = 0.000.
[12/13 19:00:09     79s] #Maximum voltage of a net in the design = 1.980.
[12/13 19:00:09     79s] #Voltage range [0.000 - 1.980] has 47 nets.
[12/13 19:00:09     79s] #Voltage range [1.620 - 1.980] has 1 net.
[12/13 19:00:09     79s] #Voltage range [0.000 - 0.000] has 1 net.
[12/13 19:00:09     79s] #Build and mark too close pins for the same net.
[12/13 19:00:09     79s] ### Time Record (Cell Pin Access) is installed.
[12/13 19:00:09     79s] #Initial pin access analysis.
[12/13 19:00:09     79s] #Detail pin access analysis.
[12/13 19:00:09     79s] ### Time Record (Cell Pin Access) is uninstalled.
[12/13 19:00:09     79s] # met1         H   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[12/13 19:00:09     79s] # met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[12/13 19:00:09     79s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[12/13 19:00:09     79s] # met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
[12/13 19:00:09     79s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[12/13 19:00:09     79s] #Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
[12/13 19:00:09     79s] #shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
[12/13 19:00:09     79s] #pin_access_rlayer=2(met2)
[12/13 19:00:09     79s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[12/13 19:00:09     79s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[12/13 19:00:09     79s] #enable_dpt_layer_shield=F
[12/13 19:00:09     79s] #has_line_end_grid=F
[12/13 19:00:09     79s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[12/13 19:00:09     79s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2553.12 (MB), peak = 3065.49 (MB)
[12/13 19:00:09     79s] #Regenerating Ggrids automatically.
[12/13 19:00:09     79s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[12/13 19:00:09     79s] #Using automatically generated G-grids.
[12/13 19:00:09     79s] #Done routing data preparation.
[12/13 19:00:09     79s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2555.41 (MB), peak = 3065.49 (MB)
[12/13 19:00:09     79s] #Minimum voltage of a net in the design = 0.000.
[12/13 19:00:09     79s] #Maximum voltage of a net in the design = 1.980.
[12/13 19:00:09     79s] #Voltage range [0.000 - 1.980] has 47 nets.
[12/13 19:00:09     79s] #Voltage range [1.620 - 1.980] has 1 net.
[12/13 19:00:09     79s] #Voltage range [0.000 - 0.000] has 1 net.
[12/13 19:00:09     79s] #
[12/13 19:00:09     79s] #Finished routing data preparation on Fri Dec 13 19:00:09 2024
[12/13 19:00:09     79s] #
[12/13 19:00:09     79s] #Cpu time = 00:00:00
[12/13 19:00:09     79s] #Elapsed time = 00:00:00
[12/13 19:00:09     79s] #Increased memory = 6.33 (MB)
[12/13 19:00:09     79s] #Total memory = 2555.41 (MB)
[12/13 19:00:09     79s] #Peak memory = 3065.49 (MB)
[12/13 19:00:09     79s] #
[12/13 19:00:09     79s] ### Time Record (Data Preparation) is uninstalled.
[12/13 19:00:09     79s] ### Time Record (Global Routing) is installed.
[12/13 19:00:09     79s] #
[12/13 19:00:09     79s] #Start global routing on Fri Dec 13 19:00:09 2024
[12/13 19:00:09     79s] #
[12/13 19:00:09     79s] #
[12/13 19:00:09     79s] #Start global routing initialization on Fri Dec 13 19:00:09 2024
[12/13 19:00:09     79s] #
[12/13 19:00:09     79s] #WARNING (NRGR-22) Design is already detail routed.
[12/13 19:00:09     79s] ### Time Record (Global Routing) is uninstalled.
[12/13 19:00:09     79s] ### Time Record (Data Preparation) is installed.
[12/13 19:00:09     79s] ### Time Record (Data Preparation) is uninstalled.
[12/13 19:00:09     79s] ### track-assign external-init starts on Fri Dec 13 19:00:09 2024 with memory = 2555.41 (MB), peak = 3065.49 (MB)
[12/13 19:00:09     79s] ### Time Record (Track Assignment) is installed.
[12/13 19:00:09     79s] #Minimum voltage of a net in the design = 0.000.
[12/13 19:00:09     79s] #Maximum voltage of a net in the design = 1.980.
[12/13 19:00:09     79s] #Voltage range [0.000 - 1.980] has 47 nets.
[12/13 19:00:09     79s] #Voltage range [1.620 - 1.980] has 1 net.
[12/13 19:00:09     79s] #Voltage range [0.000 - 0.000] has 1 net.
[12/13 19:00:09     79s] ### Time Record (Data Preparation) is installed.
[12/13 19:00:09     79s] #Minimum voltage of a net in the design = 0.000.
[12/13 19:00:09     79s] #Maximum voltage of a net in the design = 1.980.
[12/13 19:00:09     79s] #Voltage range [0.000 - 1.980] has 47 nets.
[12/13 19:00:09     79s] #Voltage range [1.620 - 1.980] has 1 net.
[12/13 19:00:09     79s] #Voltage range [0.000 - 0.000] has 1 net.
[12/13 19:00:09     79s] ### Time Record (Data Preparation) is uninstalled.
[12/13 19:00:09     79s] ### Time Record (Track Assignment) is uninstalled.
[12/13 19:00:09     79s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:3.0 GB --0.85 [8]--
[12/13 19:00:09     79s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/13 19:00:09     79s] #Cpu time = 00:00:00
[12/13 19:00:09     79s] #Elapsed time = 00:00:00
[12/13 19:00:09     79s] #Increased memory = 6.33 (MB)
[12/13 19:00:09     79s] #Total memory = 2555.41 (MB)
[12/13 19:00:09     79s] #Peak memory = 3065.49 (MB)
[12/13 19:00:09     79s] #Using multithreading with 8 threads.
[12/13 19:00:09     79s] #Minimum voltage of a net in the design = 0.000.
[12/13 19:00:09     79s] #Maximum voltage of a net in the design = 1.980.
[12/13 19:00:09     79s] #Voltage range [0.000 - 1.980] has 47 nets.
[12/13 19:00:09     79s] #Voltage range [1.620 - 1.980] has 1 net.
[12/13 19:00:09     79s] #Voltage range [0.000 - 0.000] has 1 net.
[12/13 19:00:09     79s] ### Time Record (Detail Routing) is installed.
[12/13 19:00:09     79s] #Minimum voltage of a net in the design = 0.000.
[12/13 19:00:09     79s] #Maximum voltage of a net in the design = 1.980.
[12/13 19:00:09     79s] #Voltage range [0.000 - 1.980] has 47 nets.
[12/13 19:00:09     79s] #Voltage range [1.620 - 1.980] has 1 net.
[12/13 19:00:09     79s] #Voltage range [0.000 - 0.000] has 1 net.
[12/13 19:00:09     79s] #Minimum voltage of a net in the design = 0.000.
[12/13 19:00:09     79s] #Maximum voltage of a net in the design = 1.980.
[12/13 19:00:09     79s] #Voltage range [0.000 - 1.980] has 47 nets.
[12/13 19:00:09     79s] #Voltage range [1.620 - 1.980] has 1 net.
[12/13 19:00:09     79s] #Voltage range [0.000 - 0.000] has 1 net.
[12/13 19:00:09     79s] ### Time Record (Data Preparation) is installed.
[12/13 19:00:09     79s] #Minimum voltage of a net in the design = 0.000.
[12/13 19:00:09     79s] #Maximum voltage of a net in the design = 1.980.
[12/13 19:00:09     79s] #Voltage range [0.000 - 1.980] has 47 nets.
[12/13 19:00:09     79s] #Voltage range [1.620 - 1.980] has 1 net.
[12/13 19:00:09     79s] #Voltage range [0.000 - 0.000] has 1 net.
[12/13 19:00:09     79s] ### Time Record (Data Preparation) is uninstalled.
[12/13 19:00:09     79s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 8960 (  8.9600 um) top_route_layer = 5 top_pin_layer = 5
[12/13 19:00:09     79s] #
[12/13 19:00:09     79s] #Start Detail Routing..
[12/13 19:00:09     79s] #start initial detail routing ...
[12/13 19:00:09     79s] ### Design has 0 dirty nets, has valid drcs
[12/13 19:00:09     79s] ### Gcell dirty-map stats: routing = 0.00%
[12/13 19:00:09     79s] #   number of violations = 0
[12/13 19:00:09     79s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2555.41 (MB), peak = 3065.49 (MB)
[12/13 19:00:09     79s] #Complete Detail Routing.
[12/13 19:00:09     79s] #Total number of nets with non-default rule or having extra spacing = 1
[12/13 19:00:09     79s] #Total wire length = 544 um.
[12/13 19:00:09     79s] #Total half perimeter of net bounding box = 681 um.
[12/13 19:00:09     79s] #Total wire length on LAYER met1 = 92 um.
[12/13 19:00:09     79s] #Total wire length on LAYER met2 = 249 um.
[12/13 19:00:09     79s] #Total wire length on LAYER met3 = 114 um.
[12/13 19:00:09     79s] #Total wire length on LAYER met4 = 89 um.
[12/13 19:00:09     79s] #Total wire length on LAYER met5 = 0 um.
[12/13 19:00:09     79s] #Total number of vias = 144
[12/13 19:00:09     79s] #Up-Via Summary (total 144):
[12/13 19:00:09     79s] #           
[12/13 19:00:09     79s] #-----------------------
[12/13 19:00:09     79s] # met1               84
[12/13 19:00:09     79s] # met2               46
[12/13 19:00:09     79s] # met3               14
[12/13 19:00:09     79s] #-----------------------
[12/13 19:00:09     79s] #                   144 
[12/13 19:00:09     79s] #
[12/13 19:00:09     79s] #Total number of DRC violations = 0
[12/13 19:00:09     79s] ### Time Record (Detail Routing) is uninstalled.
[12/13 19:00:09     79s] #Cpu time = 00:00:00
[12/13 19:00:09     79s] #Elapsed time = 00:00:00
[12/13 19:00:09     79s] #Increased memory = 0.02 (MB)
[12/13 19:00:09     79s] #Total memory = 2555.43 (MB)
[12/13 19:00:09     79s] #Peak memory = 3065.49 (MB)
[12/13 19:00:09     79s] ### Time Record (Antenna Fixing) is installed.
[12/13 19:00:09     79s] #
[12/13 19:00:09     79s] #start routing for process antenna violation fix ...
[12/13 19:00:09     79s] #Minimum voltage of a net in the design = 0.000.
[12/13 19:00:09     79s] #Maximum voltage of a net in the design = 1.980.
[12/13 19:00:09     79s] #Voltage range [0.000 - 1.980] has 47 nets.
[12/13 19:00:09     79s] #Voltage range [1.620 - 1.980] has 1 net.
[12/13 19:00:09     79s] #Voltage range [0.000 - 0.000] has 1 net.
[12/13 19:00:09     79s] ### Time Record (Data Preparation) is installed.
[12/13 19:00:09     79s] #Minimum voltage of a net in the design = 0.000.
[12/13 19:00:09     79s] #Maximum voltage of a net in the design = 1.980.
[12/13 19:00:09     79s] #Voltage range [0.000 - 1.980] has 47 nets.
[12/13 19:00:09     79s] #Voltage range [1.620 - 1.980] has 1 net.
[12/13 19:00:09     79s] #Voltage range [0.000 - 0.000] has 1 net.
[12/13 19:00:09     79s] ### Time Record (Data Preparation) is uninstalled.
[12/13 19:00:09     79s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 8960 (  8.9600 um) top_route_layer = 5 top_pin_layer = 5
[12/13 19:00:09     80s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2556.08 (MB), peak = 3065.49 (MB)
[12/13 19:00:09     80s] #
[12/13 19:00:09     80s] #Total number of nets with non-default rule or having extra spacing = 1
[12/13 19:00:09     80s] #Total wire length = 544 um.
[12/13 19:00:09     80s] #Total half perimeter of net bounding box = 681 um.
[12/13 19:00:09     80s] #Total wire length on LAYER met1 = 92 um.
[12/13 19:00:09     80s] #Total wire length on LAYER met2 = 249 um.
[12/13 19:00:09     80s] #Total wire length on LAYER met3 = 114 um.
[12/13 19:00:09     80s] #Total wire length on LAYER met4 = 89 um.
[12/13 19:00:09     80s] #Total wire length on LAYER met5 = 0 um.
[12/13 19:00:09     80s] #Total number of vias = 144
[12/13 19:00:09     80s] #Up-Via Summary (total 144):
[12/13 19:00:09     80s] #           
[12/13 19:00:09     80s] #-----------------------
[12/13 19:00:09     80s] # met1               84
[12/13 19:00:09     80s] # met2               46
[12/13 19:00:09     80s] # met3               14
[12/13 19:00:09     80s] #-----------------------
[12/13 19:00:09     80s] #                   144 
[12/13 19:00:09     80s] #
[12/13 19:00:09     80s] #Total number of DRC violations = 0
[12/13 19:00:09     80s] #Total number of process antenna violations = 0
[12/13 19:00:09     80s] #Total number of net violated process antenna rule = 0
[12/13 19:00:09     80s] #
[12/13 19:00:09     80s] #
[12/13 19:00:09     80s] #Total number of nets with non-default rule or having extra spacing = 1
[12/13 19:00:09     80s] #Total wire length = 544 um.
[12/13 19:00:09     80s] #Total half perimeter of net bounding box = 681 um.
[12/13 19:00:09     80s] #Total wire length on LAYER met1 = 92 um.
[12/13 19:00:09     80s] #Total wire length on LAYER met2 = 249 um.
[12/13 19:00:09     80s] #Total wire length on LAYER met3 = 114 um.
[12/13 19:00:09     80s] #Total wire length on LAYER met4 = 89 um.
[12/13 19:00:09     80s] #Total wire length on LAYER met5 = 0 um.
[12/13 19:00:09     80s] #Total number of vias = 144
[12/13 19:00:09     80s] #Up-Via Summary (total 144):
[12/13 19:00:09     80s] #           
[12/13 19:00:09     80s] #-----------------------
[12/13 19:00:09     80s] # met1               84
[12/13 19:00:09     80s] # met2               46
[12/13 19:00:09     80s] # met3               14
[12/13 19:00:09     80s] #-----------------------
[12/13 19:00:09     80s] #                   144 
[12/13 19:00:09     80s] #
[12/13 19:00:09     80s] #Total number of DRC violations = 0
[12/13 19:00:09     80s] #Total number of process antenna violations = 0
[12/13 19:00:09     80s] #Total number of net violated process antenna rule = 0
[12/13 19:00:09     80s] #
[12/13 19:00:09     80s] ### Gcell dirty-map stats: routing = 0.00%
[12/13 19:00:09     80s] ### Time Record (Antenna Fixing) is uninstalled.
[12/13 19:00:09     80s] #Minimum voltage of a net in the design = 0.000.
[12/13 19:00:09     80s] #Maximum voltage of a net in the design = 1.980.
[12/13 19:00:09     80s] #Voltage range [0.000 - 1.980] has 47 nets.
[12/13 19:00:09     80s] #Voltage range [1.620 - 1.980] has 1 net.
[12/13 19:00:09     80s] #Voltage range [0.000 - 0.000] has 1 net.
[12/13 19:00:09     80s] ### Time Record (Data Preparation) is installed.
[12/13 19:00:09     80s] #Minimum voltage of a net in the design = 0.000.
[12/13 19:00:09     80s] #Maximum voltage of a net in the design = 1.980.
[12/13 19:00:09     80s] #Voltage range [0.000 - 1.980] has 47 nets.
[12/13 19:00:09     80s] #Voltage range [1.620 - 1.980] has 1 net.
[12/13 19:00:09     80s] #Voltage range [0.000 - 0.000] has 1 net.
[12/13 19:00:09     80s] ### Time Record (Data Preparation) is uninstalled.
[12/13 19:00:09     80s] ### Time Record (Post Route Wire Spreading) is installed.
[12/13 19:00:09     80s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 8960 (  8.9600 um) top_route_layer = 5 top_pin_layer = 5
[12/13 19:00:09     80s] #
[12/13 19:00:09     80s] #Start Post Route wire spreading..
[12/13 19:00:09     80s] #Minimum voltage of a net in the design = 0.000.
[12/13 19:00:09     80s] #Maximum voltage of a net in the design = 1.980.
[12/13 19:00:09     80s] #Voltage range [0.000 - 1.980] has 47 nets.
[12/13 19:00:09     80s] #Voltage range [1.620 - 1.980] has 1 net.
[12/13 19:00:09     80s] #Voltage range [0.000 - 0.000] has 1 net.
[12/13 19:00:09     80s] ### Time Record (Data Preparation) is installed.
[12/13 19:00:09     80s] #Minimum voltage of a net in the design = 0.000.
[12/13 19:00:09     80s] #Maximum voltage of a net in the design = 1.980.
[12/13 19:00:09     80s] #Voltage range [0.000 - 1.980] has 47 nets.
[12/13 19:00:09     80s] #Voltage range [1.620 - 1.980] has 1 net.
[12/13 19:00:09     80s] #Voltage range [0.000 - 0.000] has 1 net.
[12/13 19:00:09     80s] ### Time Record (Data Preparation) is uninstalled.
[12/13 19:00:09     80s] #
[12/13 19:00:09     80s] #Start data preparation for wire spreading...
[12/13 19:00:09     80s] #
[12/13 19:00:09     80s] #Data preparation is done on Fri Dec 13 19:00:09 2024
[12/13 19:00:09     80s] #
[12/13 19:00:09     80s] ### track-assign engine-init starts on Fri Dec 13 19:00:09 2024 with memory = 2559.68 (MB), peak = 3065.49 (MB)
[12/13 19:00:09     80s] #Minimum voltage of a net in the design = 0.000.
[12/13 19:00:09     80s] #Maximum voltage of a net in the design = 1.980.
[12/13 19:00:09     80s] #Voltage range [0.000 - 1.980] has 47 nets.
[12/13 19:00:09     80s] #Voltage range [1.620 - 1.980] has 1 net.
[12/13 19:00:09     80s] #Voltage range [0.000 - 0.000] has 1 net.
[12/13 19:00:09     80s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:3.0 GB --0.84 [8]--
[12/13 19:00:09     80s] #
[12/13 19:00:09     80s] #Start Post Route Wire Spread.
[12/13 19:00:09     80s] #Done with 0 horizontal wires in 1 hboxes and 6 vertical wires in 1 hboxes.
[12/13 19:00:09     80s] #Complete Post Route Wire Spread.
[12/13 19:00:09     80s] #
[12/13 19:00:09     80s] #Total number of nets with non-default rule or having extra spacing = 1
[12/13 19:00:09     80s] #Total wire length = 547 um.
[12/13 19:00:09     80s] #Total half perimeter of net bounding box = 681 um.
[12/13 19:00:09     80s] #Total wire length on LAYER met1 = 92 um.
[12/13 19:00:09     80s] #Total wire length on LAYER met2 = 251 um.
[12/13 19:00:09     80s] #Total wire length on LAYER met3 = 114 um.
[12/13 19:00:09     80s] #Total wire length on LAYER met4 = 90 um.
[12/13 19:00:09     80s] #Total wire length on LAYER met5 = 0 um.
[12/13 19:00:09     80s] #Total number of vias = 144
[12/13 19:00:09     80s] #Up-Via Summary (total 144):
[12/13 19:00:09     80s] #           
[12/13 19:00:09     80s] #-----------------------
[12/13 19:00:09     80s] # met1               84
[12/13 19:00:09     80s] # met2               46
[12/13 19:00:09     80s] # met3               14
[12/13 19:00:09     80s] #-----------------------
[12/13 19:00:09     80s] #                   144 
[12/13 19:00:09     80s] #
[12/13 19:00:09     80s] #   number of violations = 0
[12/13 19:00:09     80s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2558.97 (MB), peak = 3065.49 (MB)
[12/13 19:00:09     80s] #CELL_VIEW adc,init has no DRC violation.
[12/13 19:00:09     80s] #Total number of DRC violations = 0
[12/13 19:00:09     80s] #Total number of process antenna violations = 0
[12/13 19:00:09     80s] #Total number of net violated process antenna rule = 0
[12/13 19:00:09     80s] #Post Route wire spread is done.
[12/13 19:00:09     80s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[12/13 19:00:09     80s] #Total number of nets with non-default rule or having extra spacing = 1
[12/13 19:00:09     80s] #Total wire length = 547 um.
[12/13 19:00:09     80s] #Total half perimeter of net bounding box = 681 um.
[12/13 19:00:09     80s] #Total wire length on LAYER met1 = 92 um.
[12/13 19:00:09     80s] #Total wire length on LAYER met2 = 251 um.
[12/13 19:00:09     80s] #Total wire length on LAYER met3 = 114 um.
[12/13 19:00:09     80s] #Total wire length on LAYER met4 = 90 um.
[12/13 19:00:09     80s] #Total wire length on LAYER met5 = 0 um.
[12/13 19:00:09     80s] #Total number of vias = 144
[12/13 19:00:09     80s] #Up-Via Summary (total 144):
[12/13 19:00:09     80s] #           
[12/13 19:00:09     80s] #-----------------------
[12/13 19:00:09     80s] # met1               84
[12/13 19:00:09     80s] # met2               46
[12/13 19:00:09     80s] # met3               14
[12/13 19:00:09     80s] #-----------------------
[12/13 19:00:09     80s] #                   144 
[12/13 19:00:09     80s] #
[12/13 19:00:09     80s] #detailRoute Statistics:
[12/13 19:00:09     80s] #Cpu time = 00:00:00
[12/13 19:00:09     80s] #Elapsed time = 00:00:00
[12/13 19:00:09     80s] #Increased memory = 3.55 (MB)
[12/13 19:00:09     80s] #Total memory = 2558.97 (MB)
[12/13 19:00:09     80s] #Peak memory = 3065.49 (MB)
[12/13 19:00:09     80s] #Skip updating routing design signature in db-snapshot flow
[12/13 19:00:09     80s] ### global_detail_route design signature (65): route=1236854570 flt_obj=0 vio=1905142130 shield_wire=1
[12/13 19:00:09     80s] ### Time Record (DB Export) is installed.
[12/13 19:00:09     80s] ### export design design signature (66): route=1236854570 fixed_route=1694428796 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2132293485 dirty_area=0 del_dirty_area=0 cell=1840280961 placement=703478294 pin_access=1458241054 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675
[12/13 19:00:09     80s] ### Time Record (DB Export) is uninstalled.
[12/13 19:00:09     80s] ### Time Record (Post Callback) is installed.
[12/13 19:00:09     80s] ### Time Record (Post Callback) is uninstalled.
[12/13 19:00:09     80s] #
[12/13 19:00:09     80s] #globalDetailRoute statistics:
[12/13 19:00:09     80s] #Cpu time = 00:00:00
[12/13 19:00:09     80s] #Elapsed time = 00:00:00
[12/13 19:00:09     80s] #Increased memory = 12.56 (MB)
[12/13 19:00:09     80s] #Total memory = 2556.44 (MB)
[12/13 19:00:09     80s] #Peak memory = 3065.49 (MB)
[12/13 19:00:09     80s] #Number of warnings = 1
[12/13 19:00:09     80s] #Total number of warnings = 6
[12/13 19:00:09     80s] #Number of fails = 0
[12/13 19:00:09     80s] #Total number of fails = 0
[12/13 19:00:09     80s] #Complete globalDetailRoute on Fri Dec 13 19:00:09 2024
[12/13 19:00:09     80s] #
[12/13 19:00:09     80s] ### import design signature (67): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1458241054 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675
[12/13 19:00:09     80s] ### Time Record (globalDetailRoute) is uninstalled.
[12/13 19:00:09     80s] ### 
[12/13 19:00:09     80s] ###   Scalability Statistics
[12/13 19:00:09     80s] ### 
[12/13 19:00:09     80s] ### --------------------------------+----------------+----------------+----------------+
[12/13 19:00:09     80s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[12/13 19:00:09     80s] ### --------------------------------+----------------+----------------+----------------+
[12/13 19:00:09     80s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/13 19:00:09     80s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/13 19:00:09     80s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/13 19:00:09     80s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[12/13 19:00:09     80s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/13 19:00:09     80s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[12/13 19:00:09     80s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[12/13 19:00:09     80s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[12/13 19:00:09     80s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[12/13 19:00:09     80s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[12/13 19:00:09     80s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[12/13 19:00:09     80s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[12/13 19:00:09     80s] ###   Entire Command                |        00:00:00|        00:00:00|             1.0|
[12/13 19:00:09     80s] ### --------------------------------+----------------+----------------+----------------+
[12/13 19:00:09     80s] ### 
[12/13 19:00:09     80s] *** EcoRoute #1 [finish] (optDesign #2) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:01:20.1/0:07:33.8 (0.2), mem = 3665.0M
[12/13 19:00:09     80s] 
[12/13 19:00:09     80s] =============================================================================================
[12/13 19:00:09     80s]  Step TAT Report : EcoRoute #1 / optDesign #2                                   22.33-s094_1
[12/13 19:00:09     80s] =============================================================================================
[12/13 19:00:09     80s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/13 19:00:09     80s] ---------------------------------------------------------------------------------------------
[12/13 19:00:09     80s] [ GlobalRoute            ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:09     80s] [ DetailRoute            ]      1   0:00:00.0  (  10.0 % )     0:00:00.0 /  0:00:00.0    1.3
[12/13 19:00:09     80s] [ MISC                   ]          0:00:00.2  (  89.9 % )     0:00:00.2 /  0:00:00.2    1.0
[12/13 19:00:09     80s] ---------------------------------------------------------------------------------------------
[12/13 19:00:09     80s]  EcoRoute #1 TOTAL                  0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/13 19:00:09     80s] ---------------------------------------------------------------------------------------------
[12/13 19:00:09     80s] 
[12/13 19:00:09     80s] **optDesign ... cpu = 0:00:03, real = 0:00:12, mem = 2550.5M, totSessionCpu=0:01:20 **
[12/13 19:00:09     80s] New Signature Flow (restoreNanoRouteOptions) ....
[12/13 19:00:09     80s] **INFO: flowCheckPoint #5 PostEcoSummary
[12/13 19:00:09     80s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[12/13 19:00:09     80s] ### Net info: total nets: 49
[12/13 19:00:09     80s] ### Net info: dirty nets: 0
[12/13 19:00:09     80s] ### Net info: marked as disconnected nets: 0
[12/13 19:00:09     80s] #num needed restored net=0
[12/13 19:00:09     80s] #need_extraction net=0 (total=49)
[12/13 19:00:09     80s] ### Net info: fully routed nets: 43
[12/13 19:00:09     80s] ### Net info: trivial (< 2 pins) nets: 6
[12/13 19:00:09     80s] ### Net info: unrouted nets: 0
[12/13 19:00:09     80s] ### Net info: re-extraction nets: 0
[12/13 19:00:09     80s] ### Net info: ignored nets: 0
[12/13 19:00:09     80s] ### Net info: skip routing nets: 0
[12/13 19:00:09     80s] ### import design signature (68): route=1520877639 fixed_route=1520877639 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1481558845 dirty_area=0 del_dirty_area=0 cell=1840280961 placement=703478294 pin_access=1458241054 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675
[12/13 19:00:09     80s] #Extract in post route mode
[12/13 19:00:09     80s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[12/13 19:00:09     80s] #Fast data preparation for tQuantus.
[12/13 19:00:09     80s] #Start routing data preparation on Fri Dec 13 19:00:09 2024
[12/13 19:00:09     80s] #
[12/13 19:00:09     80s] # met1         H   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[12/13 19:00:09     80s] # met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[12/13 19:00:09     80s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[12/13 19:00:09     80s] # met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
[12/13 19:00:09     80s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[12/13 19:00:09     80s] #Regenerating Ggrids automatically.
[12/13 19:00:09     80s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[12/13 19:00:09     80s] #Using automatically generated G-grids.
[12/13 19:00:09     80s] #Done routing data preparation.
[12/13 19:00:09     80s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2555.12 (MB), peak = 3065.49 (MB)
[12/13 19:00:09     80s] #Start routing data preparation on Fri Dec 13 19:00:09 2024
[12/13 19:00:09     80s] #
[12/13 19:00:09     80s] #Minimum voltage of a net in the design = 0.000.
[12/13 19:00:09     80s] #Maximum voltage of a net in the design = 1.980.
[12/13 19:00:09     80s] #Voltage range [0.000 - 1.980] has 47 nets.
[12/13 19:00:09     80s] #Voltage range [1.620 - 1.980] has 1 net.
[12/13 19:00:09     80s] #Voltage range [0.000 - 0.000] has 1 net.
[12/13 19:00:09     80s] #Build and mark too close pins for the same net.
[12/13 19:00:09     80s] #Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
[12/13 19:00:09     80s] #shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
[12/13 19:00:09     80s] #pin_access_rlayer=2(met2)
[12/13 19:00:09     80s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[12/13 19:00:09     80s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[12/13 19:00:09     80s] #enable_dpt_layer_shield=F
[12/13 19:00:09     80s] #has_line_end_grid=F
[12/13 19:00:09     80s] #Regenerating Ggrids automatically.
[12/13 19:00:09     80s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[12/13 19:00:09     80s] #Using automatically generated G-grids.
[12/13 19:00:09     80s] #Done routing data preparation.
[12/13 19:00:09     80s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2560.95 (MB), peak = 3065.49 (MB)
[12/13 19:00:09     80s] #
[12/13 19:00:09     80s] #Start tQuantus RC extraction...
[12/13 19:00:09     80s] #Start building rc corner(s)...
[12/13 19:00:09     80s] #Number of RC Corner = 1
[12/13 19:00:09     80s] #Corner RC_CORNER /home/cae3/Desktop/ADC/ASIC_ADC/PNR/lef/qrcTechFile_RCgen 25.000000 (real) 
[12/13 19:00:09     80s] #(i=5, n=5 1000)
[12/13 19:00:09     80s] #metal1 -> met1 (1)
[12/13 19:00:09     80s] #metal2 -> met2 (2)
[12/13 19:00:09     80s] #metal3 -> met3 (3)
[12/13 19:00:09     80s] #metal4 -> met4 (4)
[12/13 19:00:09     80s] #metal5 -> met5 (5)
[12/13 19:00:09     80s] #SADV-On
[12/13 19:00:09     80s] # Corner(s) : 
[12/13 19:00:09     80s] #RC_CORNER [25.00]
[12/13 19:00:09     80s] # Corner id: 0
[12/13 19:00:09     80s] # Layout Scale: 1.000000
[12/13 19:00:09     80s] # Has Metal Fill model: yes
[12/13 19:00:09     80s] # Temperature was set
[12/13 19:00:09     80s] # Temperature : 25.000000
[12/13 19:00:09     80s] # Ref. Temp   : 25.000000
[12/13 19:00:09     80s] #SADV-Off
[12/13 19:00:09     80s] #
[12/13 19:00:09     80s] #layer[5] tech width 1600 != ict width 800.0
[12/13 19:00:09     80s] #
[12/13 19:00:09     80s] #layer[5] tech spc 1600 != ict spc 800.0
[12/13 19:00:09     80s] #total pattern=35 [5, 90]
[12/13 19:00:09     80s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[12/13 19:00:09     80s] #found CAPMODEL /home/cae3/Desktop/ADC/ASIC_ADC/PNR/lef/qrcTechFile_RCgen
[12/13 19:00:09     80s] #found RESMODEL /home/cae3/Desktop/ADC/ASIC_ADC/PNR/lef/qrcTechFile_RCgen 25.000000 
[12/13 19:00:09     80s] #number model r/c [1,1] [5,90] read
[12/13 19:00:09     80s] #0 rcmodel(s) requires rebuild
[12/13 19:00:09     80s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2562.22 (MB), peak = 3065.49 (MB)
[12/13 19:00:09     80s] #Finish check_net_pin_list step Enter extract
[12/13 19:00:09     80s] #Start init net ripin tree building
[12/13 19:00:09     80s] #Finish init net ripin tree building
[12/13 19:00:09     80s] #Cpu time = 00:00:00
[12/13 19:00:09     80s] #Elapsed time = 00:00:00
[12/13 19:00:09     80s] #Increased memory = 0.00 (MB)
[12/13 19:00:09     80s] #Total memory = 2562.22 (MB)
[12/13 19:00:09     80s] #Peak memory = 3065.49 (MB)
[12/13 19:00:09     80s] #Using multithreading with 8 threads.
[12/13 19:00:09     80s] #begin processing metal fill model file
[12/13 19:00:09     80s] #end processing metal fill model file
[12/13 19:00:09     80s] #Length limit = 200 pitches
[12/13 19:00:09     80s] #opt mode = 2
[12/13 19:00:09     80s] #Finish check_net_pin_list step Fix net pin list
[12/13 19:00:09     80s] #Start generate extraction boxes.
[12/13 19:00:09     80s] #
[12/13 19:00:09     80s] #Extract using 30 x 30 Hboxes
[12/13 19:00:09     80s] #2x2 initial hboxes
[12/13 19:00:09     80s] #Use area based hbox pruning.
[12/13 19:00:09     80s] #0/0 hboxes pruned.
[12/13 19:00:09     80s] #Complete generating extraction boxes.
[12/13 19:00:09     80s] #Extract 1 hboxes with 8 threads on machine with  3.59GHz 512KB Cache 16CPU...
[12/13 19:00:09     80s] #Process 0 special clock nets for rc extraction
[12/13 19:00:09     80s] #Total 43 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
[12/13 19:00:09     80s] #Run Statistics for Extraction:
[12/13 19:00:09     80s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/13 19:00:09     80s] #   Increased memory =     2.95 (MB), total memory =  2567.92 (MB), peak memory =  3065.49 (MB)
[12/13 19:00:09     80s] #Register nets and terms for rcdb /tmp/innovus_temp_2428672_cae-europractice1.othr.de_cae3_jwhMbe/nr2428672_htigTj.rcdb.d
[12/13 19:00:10     80s] #Finish registering nets and terms for rcdb.
[12/13 19:00:10     80s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2571.39 (MB), peak = 3065.49 (MB)
[12/13 19:00:10     80s] #RC Statistics: 102 Res, 43 Ground Cap, 0 XCap (Edge to Edge)
[12/13 19:00:10     80s] #RC V/H edge ratio: 0.10, Avg V/H Edge Length: 1282.42 (33), Avg L-Edge Length: 8549.57 (44)
[12/13 19:00:10     80s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_2428672_cae-europractice1.othr.de_cae3_jwhMbe/nr2428672_htigTj.rcdb.d.
[12/13 19:00:10     80s] #Start writing RC data.
[12/13 19:00:10     80s] #Finish writing RC data
[12/13 19:00:10     80s] #Finish writing rcdb with 146 nodes, 103 edges, and 0 xcaps
[12/13 19:00:10     80s] #cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2568.05 (MB), peak = 3065.49 (MB)
[12/13 19:00:10     80s] Restoring parasitic data from file '/tmp/innovus_temp_2428672_cae-europractice1.othr.de_cae3_jwhMbe/nr2428672_htigTj.rcdb.d' ...
[12/13 19:00:10     80s] Opening parasitic data file '/tmp/innovus_temp_2428672_cae-europractice1.othr.de_cae3_jwhMbe/nr2428672_htigTj.rcdb.d' for reading (mem: 3752.066M)
[12/13 19:00:10     80s] Reading RCDB with compressed RC data.
[12/13 19:00:10     80s] Opening parasitic data file '/tmp/innovus_temp_2428672_cae-europractice1.othr.de_cae3_jwhMbe/nr2428672_htigTj.rcdb.d' for content verification (mem: 3752.066M)
[12/13 19:00:10     80s] Reading RCDB with compressed RC data.
[12/13 19:00:10     80s] Closing parasitic data file '/tmp/innovus_temp_2428672_cae-europractice1.othr.de_cae3_jwhMbe/nr2428672_htigTj.rcdb.d': 0 access done (mem: 3752.066M)
[12/13 19:00:10     80s] Closing parasitic data file '/tmp/innovus_temp_2428672_cae-europractice1.othr.de_cae3_jwhMbe/nr2428672_htigTj.rcdb.d': 0 access done (mem: 3752.066M)
[12/13 19:00:10     80s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3752.066M)
[12/13 19:00:10     80s] Following multi-corner parasitics specified:
[12/13 19:00:10     80s] 	/tmp/innovus_temp_2428672_cae-europractice1.othr.de_cae3_jwhMbe/nr2428672_htigTj.rcdb.d (rcdb)
[12/13 19:00:10     80s] Opening parasitic data file '/tmp/innovus_temp_2428672_cae-europractice1.othr.de_cae3_jwhMbe/nr2428672_htigTj.rcdb.d' for reading (mem: 3752.066M)
[12/13 19:00:10     80s] Reading RCDB with compressed RC data.
[12/13 19:00:10     80s] 		Cell adc has rcdb /tmp/innovus_temp_2428672_cae-europractice1.othr.de_cae3_jwhMbe/nr2428672_htigTj.rcdb.d specified
[12/13 19:00:10     80s] Cell adc, hinst 
[12/13 19:00:10     80s] processing rcdb (/tmp/innovus_temp_2428672_cae-europractice1.othr.de_cae3_jwhMbe/nr2428672_htigTj.rcdb.d) for hinst (top) of cell (adc);
[12/13 19:00:10     80s] Closing parasitic data file '/tmp/innovus_temp_2428672_cae-europractice1.othr.de_cae3_jwhMbe/nr2428672_htigTj.rcdb.d': 0 access done (mem: 3752.066M)
[12/13 19:00:10     80s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3752.066M)
[12/13 19:00:10     80s] Opening parasitic data file '/tmp/innovus_temp_2428672_cae-europractice1.othr.de_cae3_jwhMbe/adc_2428672_8yvURL.rcdb.d/adc.rcdb.d' for reading (mem: 3752.066M)
[12/13 19:00:10     80s] Reading RCDB with compressed RC data.
[12/13 19:00:12     81s] Closing parasitic data file '/tmp/innovus_temp_2428672_cae-europractice1.othr.de_cae3_jwhMbe/adc_2428672_8yvURL.rcdb.d/adc.rcdb.d': 0 access done (mem: 3752.066M)
[12/13 19:00:12     81s] Lumped Parasitic Loading Completed (total cpu=0:00:01.3, real=0:00:02.0, current mem=3752.066M)
[12/13 19:00:12     81s] Done read_parasitics... (cpu: 0:00:01.3 real: 0:00:02.0 mem: 3752.066M)
[12/13 19:00:12     81s] #
[12/13 19:00:12     81s] #Restore RCDB.
[12/13 19:00:12     81s] #
[12/13 19:00:12     81s] #Complete tQuantus RC extraction.
[12/13 19:00:12     81s] #Cpu time = 00:00:02
[12/13 19:00:12     81s] #Elapsed time = 00:00:02
[12/13 19:00:12     81s] #Increased memory = 7.09 (MB)
[12/13 19:00:12     81s] #Total memory = 2568.04 (MB)
[12/13 19:00:12     81s] #Peak memory = 3065.49 (MB)
[12/13 19:00:12     81s] #
[12/13 19:00:12     81s] #0 inserted nodes are removed
[12/13 19:00:12     81s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[12/13 19:00:12     81s] ### export design design signature (70): route=2064839236 fixed_route=2064839236 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1338745796 dirty_area=0 del_dirty_area=0 cell=1840280961 placement=703478294 pin_access=1458241054 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675
[12/13 19:00:12     81s] ### import design signature (71): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1458241054 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675
[12/13 19:00:12     81s] #Start Inst Signature in MT(0)
[12/13 19:00:12     81s] #Start Net Signature in MT(62353952)
[12/13 19:00:12     81s] #Calculate SNet Signature in MT (83637663)
[12/13 19:00:12     81s] #Run time and memory report for RC extraction:
[12/13 19:00:12     81s] #RC extraction running on  3.59GHz 512KB Cache 16CPU.
[12/13 19:00:12     81s] #Run Statistics for snet signature:
[12/13 19:00:12     81s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.01/8, scale score = 0.13.
[12/13 19:00:12     81s] #    Increased memory =     0.00 (MB), total memory =  2461.49 (MB), peak memory =  3065.49 (MB)
[12/13 19:00:12     81s] #Run Statistics for Net Final Signature:
[12/13 19:00:12     81s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/13 19:00:12     81s] #   Increased memory =     0.00 (MB), total memory =  2461.49 (MB), peak memory =  3065.49 (MB)
[12/13 19:00:12     81s] #Run Statistics for Net launch:
[12/13 19:00:12     81s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.09/8, scale score = 0.14.
[12/13 19:00:12     81s] #    Increased memory =     0.00 (MB), total memory =  2461.49 (MB), peak memory =  3065.49 (MB)
[12/13 19:00:12     81s] #Run Statistics for Net init_dbsNet_slist:
[12/13 19:00:12     81s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/13 19:00:12     81s] #   Increased memory =     0.00 (MB), total memory =  2461.49 (MB), peak memory =  3065.49 (MB)
[12/13 19:00:12     81s] #Run Statistics for net signature:
[12/13 19:00:12     81s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.08/8, scale score = 0.13.
[12/13 19:00:12     81s] #    Increased memory =     0.00 (MB), total memory =  2461.49 (MB), peak memory =  3065.49 (MB)
[12/13 19:00:12     81s] #Run Statistics for inst signature:
[12/13 19:00:12     81s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.08/8, scale score = 0.13.
[12/13 19:00:12     81s] #    Increased memory =    -0.03 (MB), total memory =  2461.49 (MB), peak memory =  3065.49 (MB)
[12/13 19:00:12     81s] Starting delay calculation for Setup views
[12/13 19:00:12     81s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/13 19:00:12     81s] #################################################################################
[12/13 19:00:12     81s] # Design Stage: PostRoute
[12/13 19:00:12     81s] # Design Name: adc
[12/13 19:00:12     81s] # Design Mode: 130nm
[12/13 19:00:12     81s] # Analysis Mode: MMMC OCV 
[12/13 19:00:12     81s] # Parasitics Mode: SPEF/RCDB 
[12/13 19:00:12     81s] # Signoff Settings: SI Off 
[12/13 19:00:12     81s] #################################################################################
[12/13 19:00:12     81s] Topological Sorting (REAL = 0:00:00.0, MEM = 3646.0M, InitMEM = 3646.0M)
[12/13 19:00:12     81s] Calculate early delays in OCV mode...
[12/13 19:00:12     81s] Calculate late delays in OCV mode...
[12/13 19:00:12     81s] Start delay calculation (fullDC) (8 T). (MEM=3653.32)
[12/13 19:00:12     81s] *** Calculating scaling factor for MAX_LIB libraries using the default operating condition of each library.
[12/13 19:00:12     81s] eee: Trim Metal Layers: { }
[12/13 19:00:12     81s] eee: RC Grid Memory allocated=540
[12/13 19:00:12     81s] eee: LayerId=1 widthSet size=1
[12/13 19:00:12     81s] eee: LayerId=2 widthSet size=1
[12/13 19:00:12     81s] eee: LayerId=3 widthSet size=1
[12/13 19:00:12     81s] eee: LayerId=4 widthSet size=1
[12/13 19:00:12     81s] eee: LayerId=5 widthSet size=1
[12/13 19:00:12     81s] eee: Total RC Grid memory=540
[12/13 19:00:12     81s] eee: Metal Layers Info:
[12/13 19:00:12     81s] eee: L: met1 met2 met3 met4 met5
[12/13 19:00:12     81s] eee: W: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/13 19:00:12     81s] eee: S: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/13 19:00:12     81s] eee: pegSigSF=1.070000
[12/13 19:00:12     81s] Initializing multi-corner resistance tables ...
[12/13 19:00:12     81s] eee: l=1 avDens=0.056965 usedTrk=10.253623 availTrk=180.000000 sigTrk=10.253623
[12/13 19:00:12     81s] eee: l=2 avDens=0.022483 usedTrk=6.070410 availTrk=270.000000 sigTrk=6.070410
[12/13 19:00:12     81s] eee: l=3 avDens=0.020211 usedTrk=2.743358 availTrk=135.737705 sigTrk=2.743358
[12/13 19:00:12     81s] eee: l=4 avDens=0.025621 usedTrk=6.898913 availTrk=269.268293 sigTrk=6.898913
[12/13 19:00:12     81s] eee: l=5 avDens=0.088876 usedTrk=4.021256 availTrk=45.245902 sigTrk=4.021256
[12/13 19:00:12     81s] eee: LAM-FP: thresh=1 ; dimX=103.000000 ; dimY=99.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[12/13 19:00:12     81s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.242924 uaWl=1.000000 uaWlH=0.109100 aWlH=0.000000 lMod=0 pMax=0.835400 pMod=82 pModAss=50 wcR=0.332500 newSi=0.001600 wHLS=1.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[12/13 19:00:12     81s] eee: NetCapCache creation started. (Current Mem: 3653.316M) 
[12/13 19:00:12     81s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3653.316M) 
[12/13 19:00:12     81s] End AAE Lib Interpolated Model. (MEM=3673.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 19:00:12     81s] Opening parasitic data file '/tmp/innovus_temp_2428672_cae-europractice1.othr.de_cae3_jwhMbe/adc_2428672_8yvURL.rcdb.d/adc.rcdb.d' for reading (mem: 3673.043M)
[12/13 19:00:12     81s] Reading RCDB with compressed RC data.
[12/13 19:00:12     81s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3673.0M)
[12/13 19:00:12     81s] AAE_INFO: 8 threads acquired from CTE.
[12/13 19:00:12     81s] Total number of fetched objects 47
[12/13 19:00:12     81s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 19:00:12     81s] End delay calculation. (MEM=4082.61 CPU=0:00:00.0 REAL=0:00:00.0)
[12/13 19:00:12     81s] End delay calculation (fullDC). (MEM=4082.61 CPU=0:00:00.1 REAL=0:00:00.0)
[12/13 19:00:12     81s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 4082.6M) ***
[12/13 19:00:12     82s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:22 mem=4082.6M)
[12/13 19:00:12     82s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4082.6M, EPOCH TIME: 1734112812.461791
[12/13 19:00:12     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:12     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:12     82s] 
[12/13 19:00:12     82s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 19:00:12     82s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.001, REAL:0.001, MEM:4082.6M, EPOCH TIME: 1734112812.462964
[12/13 19:00:12     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:12     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:12     82s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.003  |   N/A   | -0.003  |
|           TNS (ns):| -0.003  |   N/A   | -0.003  |
|    Violating Paths:|    1    |   N/A   |    1    |
|          All Paths:|   12    |   N/A   |   12    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.924%
------------------------------------------------------------------

[12/13 19:00:12     82s] **optDesign ... cpu = 0:00:05, real = 0:00:15, mem = 2573.6M, totSessionCpu=0:01:22 **
[12/13 19:00:12     82s] Executing marking Critical Nets1
[12/13 19:00:12     82s] **INFO: flowCheckPoint #6 OptimizationRecovery
[12/13 19:00:12     82s] *** Timing NOT met, worst failing slack is -0.003
[12/13 19:00:12     82s] *** Check timing (0:00:00.0)
[12/13 19:00:12     82s] Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
[12/13 19:00:12     82s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 8  -allEndPoints -nativePathGroupFlow
[12/13 19:00:12     82s] Info: 1 clock net  excluded from IPO operation.
[12/13 19:00:12     82s] End AAE Lib Interpolated Model. (MEM=3694.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 19:00:12     82s] *** TnsOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:01:22.1/0:07:36.7 (0.2), mem = 3694.6M
[12/13 19:00:12     82s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2428672.25
[12/13 19:00:12     82s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/13 19:00:12     82s] #optDebug: Start CG creation (mem=3694.6M)
[12/13 19:00:12     82s]  ...initializing CG (cpu=0:00:00.1, mem=3788.4M)
[12/13 19:00:12     82s]  ...processing cgPrt (cpu=0:00:00.1, mem=3788.4M)
[12/13 19:00:12     82s]  ...processing cgEgp (cpu=0:00:00.1, mem=3788.4M)
[12/13 19:00:12     82s]  ...processing cgPbk (cpu=0:00:00.1, mem=3788.4M)
[12/13 19:00:12     82s]  ...processing cgNrb(cpu=0:00:00.1, mem=3788.4M)
[12/13 19:00:12     82s]  ...processing cgObs (cpu=0:00:00.1, mem=3788.4M)
[12/13 19:00:12     82s]  ...processing cgCon (cpu=0:00:00.1, mem=3788.4M)
[12/13 19:00:12     82s]  ...processing cgPdm (cpu=0:00:00.1, mem=3788.4M)
[12/13 19:00:12     82s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3788.4M)
[12/13 19:00:12     82s] 
[12/13 19:00:12     82s] Active Setup views: VIEW_SETUP 
[12/13 19:00:12     82s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3788.4M, EPOCH TIME: 1734112812.568875
[12/13 19:00:12     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:12     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:12     82s] 
[12/13 19:00:12     82s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 19:00:12     82s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.001, REAL:0.001, MEM:3788.4M, EPOCH TIME: 1734112812.570052
[12/13 19:00:12     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:12     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:12     82s] [oiPhyDebug] optDemand 613112550.00, spDemand 624534350.00.
[12/13 19:00:12     82s] [LDM::Info] TotalInstCnt at InitDesignMc1: 26
[12/13 19:00:12     82s] [LDM::Info] maxLocalDensity 1.00, TinyGridDensity 1000.00 
[12/13 19:00:12     82s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:22 mem=3788.4M
[12/13 19:00:12     82s] OPERPROF: Starting DPlace-Init at level 1, MEM:3788.4M, EPOCH TIME: 1734112812.570425
[12/13 19:00:12     82s] Processing tracks to init pin-track alignment.
[12/13 19:00:12     82s] z: 2, totalTracks: 1
[12/13 19:00:12     82s] z: 4, totalTracks: 1
[12/13 19:00:12     82s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 19:00:12     82s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3788.4M, EPOCH TIME: 1734112812.570746
[12/13 19:00:12     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:12     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:12     82s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[12/13 19:00:12     82s] 
[12/13 19:00:12     82s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 19:00:12     82s] 
[12/13 19:00:12     82s]  Skipping Bad Lib Cell Checking (CMU) !
[12/13 19:00:12     82s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.001, REAL:0.001, MEM:3788.4M, EPOCH TIME: 1734112812.571653
[12/13 19:00:12     82s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3788.4M, EPOCH TIME: 1734112812.571704
[12/13 19:00:12     82s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3788.4M, EPOCH TIME: 1734112812.571886
[12/13 19:00:12     82s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3788.4MB).
[12/13 19:00:12     82s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.002, REAL:0.002, MEM:3788.4M, EPOCH TIME: 1734112812.571999
[12/13 19:00:12     82s] [LDM::Info] SmallGridBinSize=20 TinyGridBinSize=10
[12/13 19:00:12     82s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 26
[12/13 19:00:12     82s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:22 mem=3788.4M
[12/13 19:00:12     82s] ### Creating RouteCongInterface, started
[12/13 19:00:12     82s] ### Creating RouteCongInterface, finished
[12/13 19:00:12     82s] *info: 1 clock net excluded
[12/13 19:00:12     82s] Info: total 4 nets with RC integrity issues will be excluded from IPO operation.
[12/13 19:00:12     82s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.2428672.2
[12/13 19:00:12     82s] PathGroup :  reg2reg  TargetSlack : 0 
[12/13 19:00:12     82s] ** GigaOpt Optimizer WNS Slack -0.003 TNS Slack -0.003 Density 69.92
[12/13 19:00:12     82s] Optimizer TNS Opt
[12/13 19:00:12     82s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.003|-0.003|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.003|-0.003|
+----------+------+------+

[12/13 19:00:12     82s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4178.1M, EPOCH TIME: 1734112812.649309
[12/13 19:00:12     82s] Found 0 hard placement blockage before merging.
[12/13 19:00:12     82s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4178.1M, EPOCH TIME: 1734112812.649383
[12/13 19:00:12     82s]   Timing Snapshot: (TGT)
[12/13 19:00:12     82s]      Weighted WNS: -0.003
[12/13 19:00:12     82s]       All  PG WNS: -0.003
[12/13 19:00:12     82s]       High PG WNS: 0.000
[12/13 19:00:12     82s]       All  PG TNS: -0.003
[12/13 19:00:12     82s]       High PG TNS: 0.000
[12/13 19:00:12     82s]       Low  PG TNS: -0.003
[12/13 19:00:12     82s]    Category Slack: { [L, -0.003] }
[12/13 19:00:12     82s] 
[12/13 19:00:12     82s] Checking setup slack degradation ...
[12/13 19:00:12     82s] 
[12/13 19:00:12     82s] Recovery Manager:
[12/13 19:00:12     82s]   Low  Effort WNS Jump: 0.003 (REF: -0.000, TGT: -0.003, Threshold: 0.150) - Skip
[12/13 19:00:12     82s]   High Effort WNS Jump: 0.000 (REF: N/A, TGT: N/A, Threshold: 0.075) - Skip
[12/13 19:00:12     82s]   Low  Effort TNS Jump: 0.003 (REF: -0.000, TGT: -0.003, Threshold: 50.000) - Skip
[12/13 19:00:12     82s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[12/13 19:00:12     82s] 
[12/13 19:00:12     82s] 
[12/13 19:00:12     82s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=4178.1M) ***
[12/13 19:00:12     82s] Deleting 0 temporary hard placement blockage(s).
[12/13 19:00:12     82s] OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.003|-0.003|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.003|-0.003|
+----------+------+------+

[12/13 19:00:12     82s] OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.003|-0.003|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.003|-0.003|
+----------+------+------+

[12/13 19:00:12     82s] Bottom Preferred Layer:
[12/13 19:00:12     82s] +-------------+------------+----------+
[12/13 19:00:12     82s] |    Layer    |    CLK     |   Rule   |
[12/13 19:00:12     82s] +-------------+------------+----------+
[12/13 19:00:12     82s] | met3 (z=3)  |          1 | default  |
[12/13 19:00:12     82s] +-------------+------------+----------+
[12/13 19:00:12     82s] Via Pillar Rule:
[12/13 19:00:12     82s]     None
[12/13 19:00:12     82s] 
[12/13 19:00:12     82s] *** Finish Post Route Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=4178.1M) ***
[12/13 19:00:12     82s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.2428672.2
[12/13 19:00:12     82s] Total-nets :: 43, Stn-nets :: 0, ratio :: 0 %, Total-len 546.745, Stn-len 0
[12/13 19:00:12     82s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 26
[12/13 19:00:12     82s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4050.1M, EPOCH TIME: 1734112812.680933
[12/13 19:00:12     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:28).
[12/13 19:00:12     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:12     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:12     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:12     82s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:3771.1M, EPOCH TIME: 1734112812.684416
[12/13 19:00:12     82s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2428672.25
[12/13 19:00:12     82s] *** TnsOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.3/0:00:00.2 (1.4), totSession cpu/real = 0:01:22.3/0:07:36.8 (0.2), mem = 3771.1M
[12/13 19:00:12     82s] 
[12/13 19:00:12     82s] =============================================================================================
[12/13 19:00:12     82s]  Step TAT Report : TnsOpt #1 / optDesign #2                                     22.33-s094_1
[12/13 19:00:12     82s] =============================================================================================
[12/13 19:00:12     82s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/13 19:00:12     82s] ---------------------------------------------------------------------------------------------
[12/13 19:00:12     82s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:12     82s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:12     82s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:12     82s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:12     82s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:12     82s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:12     82s] [ TransformInit          ]      1   0:00:00.0  (  28.2 % )     0:00:00.0 /  0:00:00.0    1.0
[12/13 19:00:12     82s] [ SpefRCNetCheck         ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:12     82s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:12     82s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:12     82s] [ MISC                   ]          0:00:00.1  (  64.8 % )     0:00:00.1 /  0:00:00.2    1.7
[12/13 19:00:12     82s] ---------------------------------------------------------------------------------------------
[12/13 19:00:12     82s]  TnsOpt #1 TOTAL                    0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.3    1.4
[12/13 19:00:12     82s] ---------------------------------------------------------------------------------------------
[12/13 19:00:12     82s] 
[12/13 19:00:12     82s] End: GigaOpt Optimization in post-eco TNS mode
[12/13 19:00:12     82s] **INFO: flowCheckPoint #7 FinalSummary
[12/13 19:00:12     82s] OPTC: user 20.0
[12/13 19:00:12     82s] Reported timing to dir ./timingReports
[12/13 19:00:12     82s] **optDesign ... cpu = 0:00:05, real = 0:00:15, mem = 2634.3M, totSessionCpu=0:01:22 **
[12/13 19:00:12     82s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3771.1M, EPOCH TIME: 1734112812.704668
[12/13 19:00:12     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:12     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:12     82s] 
[12/13 19:00:12     82s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 19:00:12     82s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.001, REAL:0.001, MEM:3771.1M, EPOCH TIME: 1734112812.705774
[12/13 19:00:12     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:12     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:18     82s] 
------------------------------------------------------------------
     optDesign Final Non-SI Timing Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.003  |   N/A   | -0.003  |
|           TNS (ns):| -0.003  |   N/A   | -0.003  |
|    Violating Paths:|    1    |   N/A   |    1    |
|          All Paths:|   12    |   N/A   |   12    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.924%
------------------------------------------------------------------

[12/13 19:00:18     82s] **optDesign ... cpu = 0:00:05, real = 0:00:21, mem = 2639.4M, totSessionCpu=0:01:22 **
[12/13 19:00:18     82s] *** Finished optDesign ***
[12/13 19:00:24     82s] Info: final physical memory for 9 CRR processes is 802.31MB.
[12/13 19:00:25     82s] Info: Summary of CRR changes:
[12/13 19:00:25     82s]       - Timing transform commits:       0
[12/13 19:00:25     82s] Deleting Lib Analyzer.
[12/13 19:00:25     82s] Info: Destroy the CCOpt slew target map.
[12/13 19:00:25     82s] clean pInstBBox. size 0
[12/13 19:00:25     82s] Cell adc LLGs are deleted
[12/13 19:00:25     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:25     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:25     82s] Info: pop threads available for lower-level modules during optimization.
[12/13 19:00:25     82s] *** optDesign #2 [finish] : cpu/real = 0:00:05.4/0:00:28.2 (0.2), totSession cpu/real = 0:01:22.8/0:07:50.1 (0.2), mem = 3771.7M
[12/13 19:00:25     82s] 
[12/13 19:00:25     82s] =============================================================================================
[12/13 19:00:25     82s]  Final TAT Report : optDesign #2                                                22.33-s094_1
[12/13 19:00:25     82s] =============================================================================================
[12/13 19:00:25     82s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/13 19:00:25     82s] ---------------------------------------------------------------------------------------------
[12/13 19:00:25     82s] [ InitOpt                ]      1   0:00:09.6  (  34.0 % )     0:00:09.7 /  0:00:00.5    0.1
[12/13 19:00:25     82s] [ TnsOpt                 ]      1   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.3    1.4
[12/13 19:00:25     82s] [ DrvOpt                 ]      1   0:00:00.3  (   1.1 % )     0:00:00.3 /  0:00:00.3    1.0
[12/13 19:00:25     82s] [ ViewPruning            ]     14   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:25     82s] [ LayerAssignment        ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[12/13 19:00:25     82s] [ BuildHoldData          ]      1   0:00:01.1  (   4.0 % )     0:00:01.3 /  0:00:01.2    0.9
[12/13 19:00:25     82s] [ OptSummaryReport       ]      5   0:00:00.0  (   0.1 % )     0:00:05.8 /  0:00:00.2    0.0
[12/13 19:00:25     82s] [ DrvReport              ]      8   0:00:05.7  (  20.0 % )     0:00:05.7 /  0:00:00.1    0.0
[12/13 19:00:25     82s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:25     82s] [ CheckPlace             ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[12/13 19:00:25     82s] [ RefinePlace            ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[12/13 19:00:25     82s] [ ClockDrv               ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[12/13 19:00:25     82s] [ EcoRoute               ]      1   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.0
[12/13 19:00:25     82s] [ ExtractRC              ]      2   0:00:02.5  (   9.0 % )     0:00:02.5 /  0:00:01.7    0.6
[12/13 19:00:25     82s] [ FullDelayCalc          ]      3   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.4
[12/13 19:00:25     82s] [ TimingUpdate           ]     20   0:00:00.3  (   1.1 % )     0:00:00.5 /  0:00:00.5    1.2
[12/13 19:00:25     82s] [ TimingReport           ]      5   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.1
[12/13 19:00:25     82s] [ GenerateReports        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.6
[12/13 19:00:25     82s] [ MISC                   ]          0:00:07.8  (  27.5 % )     0:00:07.8 /  0:00:00.5    0.1
[12/13 19:00:25     82s] ---------------------------------------------------------------------------------------------
[12/13 19:00:25     82s]  optDesign #2 TOTAL                 0:00:28.2  ( 100.0 % )     0:00:28.2 /  0:00:05.4    0.2
[12/13 19:00:25     82s] ---------------------------------------------------------------------------------------------
[12/13 19:00:25     82s] 
[12/13 19:00:25     82s] 
[12/13 19:00:25     82s] TimeStamp Deleting Cell Server Begin ...
[12/13 19:00:25     82s] 
[12/13 19:00:25     82s] TimeStamp Deleting Cell Server End ...
[12/13 19:00:46     85s] <CMD> optDesign -postRoute
[12/13 19:00:46     85s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2581.8M, totSessionCpu=0:01:25 **
[12/13 19:00:46     85s] 
[12/13 19:00:46     85s] Active Setup views: VIEW_SETUP 
[12/13 19:00:46     85s] *** optDesign #3 [begin] : totSession cpu/real = 0:01:25.1/0:08:10.8 (0.2), mem = 3720.7M
[12/13 19:00:46     85s] Info: 8 threads available for lower-level modules during optimization.
[12/13 19:00:46     85s] GigaOpt running with 8 threads.
[12/13 19:00:46     85s] *** InitOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:01:25.1/0:08:10.8 (0.2), mem = 3720.7M
[12/13 19:00:46     85s] **INFO: User settings:
[12/13 19:00:46     85s] setNanoRouteMode -route_detail_antenna_factor                                             1
[12/13 19:00:46     85s] setNanoRouteMode -route_detail_auto_stop                                                  true
[12/13 19:00:46     85s] setNanoRouteMode -route_detail_end_iteration                                              1
[12/13 19:00:46     85s] setNanoRouteMode -route_detail_fix_antenna                                                true
[12/13 19:00:46     85s] setNanoRouteMode -route_detail_post_route_litho_repair                                    false
[12/13 19:00:46     85s] setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
[12/13 19:00:46     85s] setNanoRouteMode -drouteStartIteration                                                    0
[12/13 19:00:46     85s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[12/13 19:00:46     85s] setNanoRouteMode -extract_design_signature                                                148110226
[12/13 19:00:46     85s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[12/13 19:00:46     85s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[12/13 19:00:46     85s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                58.5
[12/13 19:00:46     85s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[12/13 19:00:46     85s] setNanoRouteMode -route_bottom_routing_layer                                              1
[12/13 19:00:46     85s] setNanoRouteMode -route_antenna_diode_insertion                                           false
[12/13 19:00:46     85s] setNanoRouteMode -route_selected_net_only                                                 false
[12/13 19:00:46     85s] setNanoRouteMode -route_top_routing_layer                                                 5
[12/13 19:00:46     85s] setNanoRouteMode -route_with_eco                                                          false
[12/13 19:00:46     85s] setNanoRouteMode -route_with_litho_driven                                                 false
[12/13 19:00:46     85s] setNanoRouteMode -route_with_si_driven                                                    false
[12/13 19:00:46     85s] setNanoRouteMode -route_with_timing_driven                                                false
[12/13 19:00:46     85s] setDesignMode -process                                                                    130
[12/13 19:00:46     85s] setExtractRCMode -coupled                                                                 false
[12/13 19:00:46     85s] setExtractRCMode -coupling_c_th                                                           0.4
[12/13 19:00:46     85s] setExtractRCMode -engine                                                                  postRoute
[12/13 19:00:46     85s] setExtractRCMode -relative_c_th                                                           1
[12/13 19:00:46     85s] setExtractRCMode -total_c_th                                                              0
[12/13 19:00:46     85s] setUsefulSkewMode -opt_skew_eco_route                                                     false
[12/13 19:00:46     85s] setUsefulSkewMode -opt_skew_max_allowed_delay                                             1
[12/13 19:00:46     85s] setUsefulSkewMode -opt_skew_no_boundary                                                   false
[12/13 19:00:46     85s] setDelayCalMode -enable_high_fanout                                                       true
[12/13 19:00:46     85s] setDelayCalMode -eng_enablePrePlacedFlow                                                  false
[12/13 19:00:46     85s] setDelayCalMode -engine                                                                   aae
[12/13 19:00:46     85s] setDelayCalMode -ignoreNetLoad                                                            false
[12/13 19:00:46     85s] setDelayCalMode -SIAware                                                                  false
[12/13 19:00:46     85s] setDelayCalMode -socv_accuracy_mode                                                       low
[12/13 19:00:46     85s] setOptMode -opt_view_pruning_hold_views_active_list                                       { VIEW_HOLD }
[12/13 19:00:46     85s] setOptMode -opt_view_pruning_setup_views_active_list                                      { VIEW_SETUP }
[12/13 19:00:46     85s] setOptMode -opt_view_pruning_hold_views_persistent_list                                   { VIEW_HOLD}
[12/13 19:00:46     85s] setOptMode -opt_view_pruning_setup_views_persistent_list                                  { VIEW_SETUP}
[12/13 19:00:46     85s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { VIEW_SETUP}
[12/13 19:00:46     85s] setOptMode -opt_view_pruning_hold_target_slack_auto_flow                                  0
[12/13 19:00:46     85s] setOptMode -opt_drv_margin                                                                0
[12/13 19:00:46     85s] setOptMode -opt_drv                                                                       true
[12/13 19:00:46     85s] setOptMode -opt_resize_flip_flops                                                         true
[12/13 19:00:46     85s] setOptMode -opt_preserve_all_sequential                                                   false
[12/13 19:00:46     85s] setOptMode -opt_setup_target_slack                                                        0
[12/13 19:00:46     85s] setSIMode -separate_delta_delay_on_data                                                   true
[12/13 19:00:46     85s] setPlaceMode -maxRouteLayer                                                               5
[12/13 19:00:46     85s] setPlaceMode -place_design_floorplan_mode                                                 false
[12/13 19:00:46     85s] setPlaceMode -place_detail_check_route                                                    false
[12/13 19:00:46     85s] setPlaceMode -place_detail_preserve_routing                                               true
[12/13 19:00:46     85s] setPlaceMode -place_detail_remove_affected_routing                                        false
[12/13 19:00:46     85s] setPlaceMode -place_detail_swap_eeq_cells                                                 false
[12/13 19:00:46     85s] setPlaceMode -place_global_clock_gate_aware                                               true
[12/13 19:00:46     85s] setPlaceMode -place_global_cong_effort                                                    auto
[12/13 19:00:46     85s] setPlaceMode -place_global_ignore_scan                                                    true
[12/13 19:00:46     85s] setPlaceMode -place_global_ignore_spare                                                   false
[12/13 19:00:46     85s] setPlaceMode -place_global_module_aware_spare                                             false
[12/13 19:00:46     85s] setPlaceMode -place_global_place_io_pins                                                  true
[12/13 19:00:46     85s] setPlaceMode -place_global_reorder_scan                                                   true
[12/13 19:00:46     85s] setPlaceMode -powerDriven                                                                 false
[12/13 19:00:46     85s] setPlaceMode -timingDriven                                                                true
[12/13 19:00:46     85s] setAnalysisMode -analysisType                                                             onChipVariation
[12/13 19:00:46     85s] setAnalysisMode -checkType                                                                setup
[12/13 19:00:46     85s] setAnalysisMode -clkSrcPath                                                               true
[12/13 19:00:46     85s] setAnalysisMode -clockPropagation                                                         sdcControl
[12/13 19:00:46     85s] setAnalysisMode -skew                                                                     true
[12/13 19:00:46     85s] setAnalysisMode -usefulSkew                                                               true
[12/13 19:00:46     85s] setAnalysisMode -virtualIPO                                                               false
[12/13 19:00:46     85s] 
[12/13 19:00:46     85s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/13 19:00:46     85s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[12/13 19:00:46     85s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/13 19:00:46     85s] 
[12/13 19:00:46     85s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/13 19:00:46     85s] Summary for sequential cells identification: 
[12/13 19:00:46     85s]   Identified SBFF number: 16
[12/13 19:00:46     85s]   Identified MBFF number: 0
[12/13 19:00:46     85s]   Identified SB Latch number: 0
[12/13 19:00:46     85s]   Identified MB Latch number: 0
[12/13 19:00:46     85s]   Not identified SBFF number: 0
[12/13 19:00:46     85s]   Not identified MBFF number: 0
[12/13 19:00:46     85s]   Not identified SB Latch number: 0
[12/13 19:00:46     85s]   Not identified MB Latch number: 0
[12/13 19:00:46     85s]   Number of sequential cells which are not FFs: 3
[12/13 19:00:46     85s]  Visiting view : VIEW_SETUP
[12/13 19:00:46     85s]    : PowerDomain = none : Weighted F : unweighted  = 58.50 (1.000) with rcCorner = 0
[12/13 19:00:46     85s]    : PowerDomain = none : Weighted F : unweighted  = 48.00 (1.000) with rcCorner = -1
[12/13 19:00:46     85s]  Visiting view : VIEW_HOLD
[12/13 19:00:46     85s]    : PowerDomain = none : Weighted F : unweighted  = 26.40 (1.000) with rcCorner = 0
[12/13 19:00:46     85s]    : PowerDomain = none : Weighted F : unweighted  = 20.00 (1.000) with rcCorner = -1
[12/13 19:00:46     85s] TLC MultiMap info (StdDelay):
[12/13 19:00:46     85s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 20ps
[12/13 19:00:46     85s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 26.4ps
[12/13 19:00:46     85s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 48ps
[12/13 19:00:46     85s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 58.5ps
[12/13 19:00:46     85s]  Setting StdDelay to: 58.5ps
[12/13 19:00:46     85s] 
[12/13 19:00:46     85s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/13 19:00:46     85s] Need call spDPlaceInit before registerPrioInstLoc.
[12/13 19:00:46     85s] OPERPROF: Starting DPlace-Init at level 1, MEM:3722.7M, EPOCH TIME: 1734112846.700472
[12/13 19:00:46     85s] Processing tracks to init pin-track alignment.
[12/13 19:00:46     85s] z: 2, totalTracks: 1
[12/13 19:00:46     85s] z: 4, totalTracks: 1
[12/13 19:00:46     85s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 19:00:46     85s] Cell adc LLGs are deleted
[12/13 19:00:46     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:46     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:46     85s] # Building adc llgBox search-tree.
[12/13 19:00:46     85s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3722.7M, EPOCH TIME: 1734112846.701655
[12/13 19:00:46     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:46     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:46     85s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3722.7M, EPOCH TIME: 1734112846.701848
[12/13 19:00:46     85s] Max number of tech site patterns supported in site array is 256.
[12/13 19:00:46     85s] Core basic site is CoreSite
[12/13 19:00:46     85s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[12/13 19:00:46     85s] After signature check, allow fast init is true, keep pre-filter is true.
[12/13 19:00:46     85s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/13 19:00:46     85s] Fast DP-INIT is on for default
[12/13 19:00:46     85s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/13 19:00:46     85s] Atter site array init, number of instance map data is 0.
[12/13 19:00:46     85s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.011, REAL:0.010, MEM:3722.7M, EPOCH TIME: 1734112846.712248
[12/13 19:00:46     85s] 
[12/13 19:00:46     85s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 19:00:46     85s] OPERPROF:     Starting CMU at level 3, MEM:3722.7M, EPOCH TIME: 1734112846.712623
[12/13 19:00:46     85s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.001, MEM:3722.7M, EPOCH TIME: 1734112846.713326
[12/13 19:00:46     85s] 
[12/13 19:00:46     85s] Bad Lib Cell Checking (CMU) is done! (0)
[12/13 19:00:46     85s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.014, REAL:0.012, MEM:3722.7M, EPOCH TIME: 1734112846.713518
[12/13 19:00:46     85s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3722.7M, EPOCH TIME: 1734112846.713598
[12/13 19:00:46     85s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3722.7M, EPOCH TIME: 1734112846.713840
[12/13 19:00:46     85s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3722.7MB).
[12/13 19:00:46     85s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.016, REAL:0.014, MEM:3722.7M, EPOCH TIME: 1734112846.714097
[12/13 19:00:46     85s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3722.7M, EPOCH TIME: 1734112846.714186
[12/13 19:00:46     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:46     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:46     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:46     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:46     85s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:3720.7M, EPOCH TIME: 1734112846.715368
[12/13 19:00:46     85s] 
[12/13 19:00:46     85s] Creating Lib Analyzer ...
[12/13 19:00:46     85s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[12/13 19:00:46     85s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[12/13 19:00:46     85s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[12/13 19:00:46     85s] 
[12/13 19:00:46     85s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/13 19:00:46     85s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:25 mem=3726.7M
[12/13 19:00:46     85s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:25 mem=3726.7M
[12/13 19:00:46     85s] Creating Lib Analyzer, finished. 
[12/13 19:00:46     85s] Effort level <high> specified for reg2reg path_group
[12/13 19:00:46     85s] Info: IPO magic value 0x8055BEEF.
[12/13 19:00:47     85s] Info: Using Genus executable '/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus'.
[12/13 19:00:47     85s]       (normalized executable '/mnt/cae_storage_sw/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus')
[12/13 19:00:47     85s]       Genus workers will not check out additional licenses.
[12/13 19:00:47     85s] -lefTechFileMap {}                         # string, default=""
[12/13 19:00:57     85s] **optDesign ... cpu = 0:00:00, real = 0:00:11, mem = 2661.5M, totSessionCpu=0:01:26 **
[12/13 19:00:57     85s] Existing Dirty Nets : 0
[12/13 19:00:57     85s] New Signature Flow (optDesignCheckOptions) ....
[12/13 19:00:57     85s] #Taking db snapshot
[12/13 19:00:57     85s] #Taking db snapshot ... done
[12/13 19:00:57     85s] OPERPROF: Starting checkPlace at level 1, MEM:3764.8M, EPOCH TIME: 1734112857.223711
[12/13 19:00:57     85s] Processing tracks to init pin-track alignment.
[12/13 19:00:57     85s] z: 2, totalTracks: 1
[12/13 19:00:57     85s] z: 4, totalTracks: 1
[12/13 19:00:57     85s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 19:00:57     85s] Cell adc LLGs are deleted
[12/13 19:00:57     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:57     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:57     85s] # Building adc llgBox search-tree.
[12/13 19:00:57     85s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3764.8M, EPOCH TIME: 1734112857.225033
[12/13 19:00:57     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:57     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:57     85s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3764.8M, EPOCH TIME: 1734112857.225116
[12/13 19:00:57     85s] Max number of tech site patterns supported in site array is 256.
[12/13 19:00:57     85s] Core basic site is CoreSite
[12/13 19:00:57     85s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[12/13 19:00:57     85s] After signature check, allow fast init is false, keep pre-filter is true.
[12/13 19:00:57     85s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/13 19:00:57     85s] SiteArray: non-trimmed site array dimensions = 7 x 67
[12/13 19:00:57     85s] SiteArray: use 12,288 bytes
[12/13 19:00:57     85s] SiteArray: current memory after site array memory allocation 3796.8M
[12/13 19:00:57     85s] SiteArray: FP blocked sites are writable
[12/13 19:00:57     85s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/13 19:00:57     85s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3796.8M, EPOCH TIME: 1734112857.231816
[12/13 19:00:57     85s] Process 24 wires and vias for routing blockage analysis
[12/13 19:00:57     85s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.003, REAL:0.003, MEM:3796.8M, EPOCH TIME: 1734112857.234586
[12/13 19:00:57     85s] SiteArray: number of non floorplan blocked sites for llg default is 469
[12/13 19:00:57     85s] Atter site array init, number of instance map data is 0.
[12/13 19:00:57     85s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.010, REAL:0.010, MEM:3796.8M, EPOCH TIME: 1734112857.234646
[12/13 19:00:57     85s] 
[12/13 19:00:57     85s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 19:00:57     85s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.010, MEM:3796.8M, EPOCH TIME: 1734112857.234832
[12/13 19:00:57     85s] Begin checking placement ... (start mem=3764.8M, init mem=3796.8M)
[12/13 19:00:57     85s] Begin checking exclusive groups violation ...
[12/13 19:00:57     85s] There are 0 groups to check, max #box is 0, total #box is 0
[12/13 19:00:57     85s] Finished checking exclusive groups violations. Found 0 Vio.
[12/13 19:00:57     85s] 
[12/13 19:00:57     85s] Running CheckPlace using 8 threads!...
[12/13 19:00:57     85s] 
[12/13 19:00:57     85s] ...checkPlace MT is done!
[12/13 19:00:57     85s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3764.8M, EPOCH TIME: 1734112857.241765
[12/13 19:00:57     85s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:3764.8M, EPOCH TIME: 1734112857.241832
[12/13 19:00:57     85s] *info: Placed = 26            
[12/13 19:00:57     85s] *info: Unplaced = 0           
[12/13 19:00:57     85s] Placement Density:68.64%(613/893)
[12/13 19:00:57     85s] Placement Density (including fixed std cells):68.64%(613/893)
[12/13 19:00:57     85s] Cell adc LLGs are deleted
[12/13 19:00:57     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:28).
[12/13 19:00:57     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:57     85s] # Resetting pin-track-align track data.
[12/13 19:00:57     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:57     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:57     85s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3764.8M)
[12/13 19:00:57     85s] OPERPROF: Finished checkPlace at level 1, CPU:0.024, REAL:0.019, MEM:3764.8M, EPOCH TIME: 1734112857.242516
[12/13 19:00:57     85s] #optDebug: { P: 130 W: 6195 FE: standard PE: none LDR: 1}
[12/13 19:00:57     85s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[12/13 19:00:57     85s] *** optDesign -postRoute ***
[12/13 19:00:57     85s] DRC Margin: user margin 0.0; extra margin 0
[12/13 19:00:57     85s] Setup Target Slack: user slack 0
[12/13 19:00:57     85s] Hold Target Slack: user slack 0
[12/13 19:00:57     85s] Cell adc LLGs are deleted
[12/13 19:00:57     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:57     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:57     85s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3764.8M, EPOCH TIME: 1734112857.254683
[12/13 19:00:57     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:57     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:57     85s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3764.8M, EPOCH TIME: 1734112857.254774
[12/13 19:00:57     85s] Max number of tech site patterns supported in site array is 256.
[12/13 19:00:57     85s] Core basic site is CoreSite
[12/13 19:00:57     85s] After signature check, allow fast init is false, keep pre-filter is true.
[12/13 19:00:57     85s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/13 19:00:57     85s] SiteArray: non-trimmed site array dimensions = 7 x 67
[12/13 19:00:57     85s] SiteArray: use 12,288 bytes
[12/13 19:00:57     85s] SiteArray: current memory after site array memory allocation 3796.8M
[12/13 19:00:57     85s] SiteArray: FP blocked sites are writable
[12/13 19:00:57     85s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3796.8M, EPOCH TIME: 1734112857.260042
[12/13 19:00:57     85s] Process 24 wires and vias for routing blockage analysis
[12/13 19:00:57     85s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.003, REAL:0.003, MEM:3796.8M, EPOCH TIME: 1734112857.262740
[12/13 19:00:57     85s] SiteArray: number of non floorplan blocked sites for llg default is 469
[12/13 19:00:57     85s] Atter site array init, number of instance map data is 0.
[12/13 19:00:57     85s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.009, REAL:0.008, MEM:3796.8M, EPOCH TIME: 1734112857.262821
[12/13 19:00:57     85s] 
[12/13 19:00:57     85s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 19:00:57     85s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.009, REAL:0.009, MEM:3796.8M, EPOCH TIME: 1734112857.263874
[12/13 19:00:57     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:57     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:57     85s] 
[12/13 19:00:57     85s] TimeStamp Deleting Cell Server Begin ...
[12/13 19:00:57     85s] Deleting Lib Analyzer.
[12/13 19:00:57     85s] 
[12/13 19:00:57     85s] TimeStamp Deleting Cell Server End ...
[12/13 19:00:57     85s] Multi-VT timing optimization disabled based on library information.
[12/13 19:00:57     85s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/13 19:00:57     85s] 
[12/13 19:00:57     85s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/13 19:00:57     85s] Summary for sequential cells identification: 
[12/13 19:00:57     85s]   Identified SBFF number: 16
[12/13 19:00:57     85s]   Identified MBFF number: 0
[12/13 19:00:57     85s]   Identified SB Latch number: 0
[12/13 19:00:57     85s]   Identified MB Latch number: 0
[12/13 19:00:57     85s]   Not identified SBFF number: 0
[12/13 19:00:57     85s]   Not identified MBFF number: 0
[12/13 19:00:57     85s]   Not identified SB Latch number: 0
[12/13 19:00:57     85s]   Not identified MB Latch number: 0
[12/13 19:00:57     85s]   Number of sequential cells which are not FFs: 3
[12/13 19:00:57     85s]  Visiting view : VIEW_SETUP
[12/13 19:00:57     85s]    : PowerDomain = none : Weighted F : unweighted  = 58.50 (1.000) with rcCorner = 0
[12/13 19:00:57     85s]    : PowerDomain = none : Weighted F : unweighted  = 48.00 (1.000) with rcCorner = -1
[12/13 19:00:57     85s]  Visiting view : VIEW_HOLD
[12/13 19:00:57     85s]    : PowerDomain = none : Weighted F : unweighted  = 26.40 (1.000) with rcCorner = 0
[12/13 19:00:57     85s]    : PowerDomain = none : Weighted F : unweighted  = 20.00 (1.000) with rcCorner = -1
[12/13 19:00:57     85s] TLC MultiMap info (StdDelay):
[12/13 19:00:57     85s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 20ps
[12/13 19:00:57     85s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 26.4ps
[12/13 19:00:57     85s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 48ps
[12/13 19:00:57     85s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 58.5ps
[12/13 19:00:57     85s]  Setting StdDelay to: 58.5ps
[12/13 19:00:57     85s] 
[12/13 19:00:57     85s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/13 19:00:57     85s] 
[12/13 19:00:57     85s] TimeStamp Deleting Cell Server Begin ...
[12/13 19:00:57     85s] 
[12/13 19:00:57     85s] TimeStamp Deleting Cell Server End ...
[12/13 19:00:57     85s] *** InitOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:00.5/0:00:10.6 (0.0), totSession cpu/real = 0:01:25.6/0:08:21.4 (0.2), mem = 3796.8M
[12/13 19:00:57     85s] 
[12/13 19:00:57     85s] =============================================================================================
[12/13 19:00:57     85s]  Step TAT Report : InitOpt #1 / optDesign #3                                    22.33-s094_1
[12/13 19:00:57     85s] =============================================================================================
[12/13 19:00:57     85s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/13 19:00:57     85s] ---------------------------------------------------------------------------------------------
[12/13 19:00:57     85s] [ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:57     85s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   1.8 % )     0:00:00.2 /  0:00:00.2    1.0
[12/13 19:00:57     85s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:57     85s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:57     85s] [ CheckPlace             ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[12/13 19:00:57     85s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.5
[12/13 19:00:57     85s] [ TimingUpdate           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    5.2
[12/13 19:00:57     85s] [ MISC                   ]          0:00:10.4  (  97.6 % )     0:00:10.4 /  0:00:00.2    0.0
[12/13 19:00:57     85s] ---------------------------------------------------------------------------------------------
[12/13 19:00:57     85s]  InitOpt #1 TOTAL                   0:00:10.6  ( 100.0 % )     0:00:10.6 /  0:00:00.5    0.0
[12/13 19:00:57     85s] ---------------------------------------------------------------------------------------------
[12/13 19:00:57     85s] 
[12/13 19:00:57     85s] ** INFO : this run is activating 'postRoute' automaton
[12/13 19:00:57     85s] **INFO: flowCheckPoint #8 InitialSummary
[12/13 19:00:57     85s] Closing parasitic data file '/tmp/innovus_temp_2428672_cae-europractice1.othr.de_cae3_jwhMbe/adc_2428672_8yvURL.rcdb.d/adc.rcdb.d': 85 access done (mem: 3796.793M)
[12/13 19:00:57     85s] tQuantus: Use design signature to decide re-extraction is ON
[12/13 19:00:57     85s] #Start Inst Signature in MT(0)
[12/13 19:00:57     85s] #Start Net Signature in MT(62353952)
[12/13 19:00:57     85s] #Calculate SNet Signature in MT (83637663)
[12/13 19:00:57     85s] #Run time and memory report for RC extraction:
[12/13 19:00:57     85s] #RC extraction running on  3.59GHz 512KB Cache 16CPU.
[12/13 19:00:57     85s] #Run Statistics for snet signature:
[12/13 19:00:57     85s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.00/8, scale score = 0.12.
[12/13 19:00:57     85s] #    Increased memory =     0.00 (MB), total memory =  2658.76 (MB), peak memory =  3065.49 (MB)
[12/13 19:00:57     85s] #Run Statistics for Net Final Signature:
[12/13 19:00:57     85s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/13 19:00:57     85s] #   Increased memory =     0.00 (MB), total memory =  2658.76 (MB), peak memory =  3065.49 (MB)
[12/13 19:00:57     85s] #Run Statistics for Net launch:
[12/13 19:00:57     85s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.00/8, scale score = 0.12.
[12/13 19:00:57     85s] #    Increased memory =     0.00 (MB), total memory =  2658.76 (MB), peak memory =  3065.49 (MB)
[12/13 19:00:57     85s] #Run Statistics for Net init_dbsNet_slist:
[12/13 19:00:57     85s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/13 19:00:57     85s] #   Increased memory =     0.00 (MB), total memory =  2658.76 (MB), peak memory =  3065.49 (MB)
[12/13 19:00:57     85s] #Run Statistics for net signature:
[12/13 19:00:57     85s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.00/8, scale score = 0.12.
[12/13 19:00:57     85s] #    Increased memory =     0.00 (MB), total memory =  2658.76 (MB), peak memory =  3065.49 (MB)
[12/13 19:00:57     85s] #Run Statistics for inst signature:
[12/13 19:00:57     85s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.02/8, scale score = 0.13.
[12/13 19:00:57     85s] #    Increased memory =    -6.05 (MB), total memory =  2658.76 (MB), peak memory =  3065.49 (MB)
[12/13 19:00:57     85s] tQuantus: Original signature = 148110226, new signature = 148110226
[12/13 19:00:57     85s] tQuantus: Design is clean by design signature
[12/13 19:00:57     85s] Opening parasitic data file '/tmp/innovus_temp_2428672_cae-europractice1.othr.de_cae3_jwhMbe/adc_2428672_8yvURL.rcdb.d/adc.rcdb.d' for reading (mem: 3787.793M)
[12/13 19:00:57     85s] Closing parasitic data file '/tmp/innovus_temp_2428672_cae-europractice1.othr.de_cae3_jwhMbe/adc_2428672_8yvURL.rcdb.d/adc.rcdb.d': 0 access done (mem: 3787.793M)
[12/13 19:00:57     85s] The design is extracted. Skipping TQuantus.
[12/13 19:00:57     85s] *** BuildHoldData #1 [begin] (optDesign #3) : totSession cpu/real = 0:01:25.6/0:08:21.4 (0.2), mem = 3787.8M
[12/13 19:00:57     85s] Saving timing graph ...
[12/13 19:00:57     85s] TG backup dir: /home/cae3/Desktop/ADC/ASIC_ADC/PNR/innovus_temp_2428672_cae-europractice1.othr.de_cae3_jwhMbe/opt_timing_graph_tG9Ozo
[12/13 19:00:57     85s] Disk Usage:
[12/13 19:00:57     85s] Filesystem      1K-blocks      Used Available Use% Mounted on
[12/13 19:00:57     85s] /dev/vda3      1021861380 371709592 650151788  37% /home
[12/13 19:00:57     85s] Done save timing graph
[12/13 19:00:57     85s] Disk Usage:
[12/13 19:00:57     85s] Filesystem      1K-blocks      Used Available Use% Mounted on
[12/13 19:00:57     85s] /dev/vda3      1021861380 371712552 650148828  37% /home
[12/13 19:00:57     85s] OPTC: user 20.0
[12/13 19:00:57     86s] Starting delay calculation for Hold views
[12/13 19:00:57     86s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/13 19:00:57     86s] #################################################################################
[12/13 19:00:57     86s] # Design Stage: PostRoute
[12/13 19:00:57     86s] # Design Name: adc
[12/13 19:00:57     86s] # Design Mode: 130nm
[12/13 19:00:57     86s] # Analysis Mode: MMMC OCV 
[12/13 19:00:57     86s] # Parasitics Mode: SPEF/RCDB 
[12/13 19:00:57     86s] # Signoff Settings: SI Off 
[12/13 19:00:57     86s] #################################################################################
[12/13 19:00:57     86s] Topological Sorting (REAL = 0:00:00.0, MEM = 4042.8M, InitMEM = 4042.8M)
[12/13 19:00:57     86s] Calculate late delays in OCV mode...
[12/13 19:00:57     86s] Calculate early delays in OCV mode...
[12/13 19:00:57     86s] Start delay calculation (fullDC) (8 T). (MEM=4042.78)
[12/13 19:00:57     86s] *** Calculating scaling factor for MIN_LIB libraries using the default operating condition of each library.
[12/13 19:00:57     86s] End AAE Lib Interpolated Model. (MEM=4062.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 19:00:57     86s] Opening parasitic data file '/tmp/innovus_temp_2428672_cae-europractice1.othr.de_cae3_jwhMbe/adc_2428672_8yvURL.rcdb.d/adc.rcdb.d' for reading (mem: 4062.504M)
[12/13 19:00:57     86s] Reading RCDB with compressed RC data.
[12/13 19:00:57     86s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4062.5M)
[12/13 19:00:57     86s] AAE_INFO: 8 threads acquired from CTE.
[12/13 19:00:57     86s] Total number of fetched objects 47
[12/13 19:00:57     86s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 19:00:57     86s] End delay calculation. (MEM=4174.05 CPU=0:00:00.0 REAL=0:00:00.0)
[12/13 19:00:57     86s] End delay calculation (fullDC). (MEM=4174.05 CPU=0:00:00.0 REAL=0:00:00.0)
[12/13 19:00:57     86s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4174.1M) ***
[12/13 19:00:57     86s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:01:26 mem=4174.1M)
[12/13 19:00:57     86s] Done building cte hold timing graph (HoldAware) cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:01:26 mem=4174.1M ***
[12/13 19:00:57     86s] Warning: No proper clock gate cell delay was found for clock standard delay computation.
[12/13 19:00:57     86s] Restoring timing graph ...
[12/13 19:00:58     86s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[12/13 19:00:58     86s] Done restore timing graph
[12/13 19:00:58     86s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4267.1M, EPOCH TIME: 1734112858.403865
[12/13 19:00:58     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:58     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:58     86s] 
[12/13 19:00:58     86s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 19:00:58     86s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.001, REAL:0.001, MEM:4267.1M, EPOCH TIME: 1734112858.405228
[12/13 19:00:58     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:58     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:58     86s] 
------------------------------------------------------------------
     Initial Non-SI Timing Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.003  |   N/A   | -0.003  |
|           TNS (ns):| -0.003  |   N/A   | -0.003  |
|    Violating Paths:|    1    |   N/A   |    1    |
|          All Paths:|   12    |   N/A   |   12    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.924%
------------------------------------------------------------------

[12/13 19:00:58     86s] *** BuildHoldData #1 [finish] (optDesign #3) : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:01:26.7/0:08:22.6 (0.2), mem = 4267.1M
[12/13 19:00:58     86s] 
[12/13 19:00:58     86s] =============================================================================================
[12/13 19:00:58     86s]  Step TAT Report : BuildHoldData #1 / optDesign #3                              22.33-s094_1
[12/13 19:00:58     86s] =============================================================================================
[12/13 19:00:58     86s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/13 19:00:58     86s] ---------------------------------------------------------------------------------------------
[12/13 19:00:58     86s] [ ViewPruning            ]     10   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:58     86s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.1
[12/13 19:00:58     86s] [ DrvReport              ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:58     86s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:58     86s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:58     86s] [ FullDelayCalc          ]      2   0:00:00.0  (   3.6 % )     0:00:00.0 /  0:00:00.1    1.7
[12/13 19:00:58     86s] [ TimingUpdate           ]      5   0:00:00.0  (   4.3 % )     0:00:00.1 /  0:00:00.1    1.3
[12/13 19:00:58     86s] [ TimingReport           ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.2
[12/13 19:00:58     86s] [ SaveTimingGraph        ]      1   0:00:00.2  (  19.5 % )     0:00:00.2 /  0:00:00.2    1.1
[12/13 19:00:58     86s] [ RestoreTimingGraph     ]      1   0:00:00.2  (  21.6 % )     0:00:00.2 /  0:00:00.3    1.1
[12/13 19:00:58     86s] [ MISC                   ]          0:00:00.5  (  48.2 % )     0:00:00.5 /  0:00:00.5    0.8
[12/13 19:00:58     86s] ---------------------------------------------------------------------------------------------
[12/13 19:00:58     86s]  BuildHoldData #1 TOTAL             0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.1    1.0
[12/13 19:00:58     86s] ---------------------------------------------------------------------------------------------
[12/13 19:00:58     86s] 
[12/13 19:00:58     86s] **optDesign ... cpu = 0:00:02, real = 0:00:12, mem = 2609.1M, totSessionCpu=0:01:27 **
[12/13 19:00:58     86s] OPTC: m4 20.0 50.0
[12/13 19:00:58     86s] OPTC: view 50.0
[12/13 19:00:58     86s] Info: Done creating the CCOpt slew target map.
[12/13 19:00:58     86s] **INFO: flowCheckPoint #9 OptimizationPass1
[12/13 19:00:58     86s] *** ClockDrv #1 [begin] (optDesign #3) : totSession cpu/real = 0:01:26.8/0:08:22.7 (0.2), mem = 3667.1M
[12/13 19:00:58     86s] Running CCOpt-PRO on entire clock network
[12/13 19:00:58     86s] Net route status summary:
[12/13 19:00:58     86s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/13 19:00:58     86s]   Non-clock:    48 (unrouted=6, trialRouted=0, noStatus=0, routed=42, fixed=0, [crossesIlmBoundary=0, tooFewTerms=6, (crossesIlmBoundary AND tooFewTerms=0)])
[12/13 19:00:58     86s] -effortLevel medium                        # enums={low medium high signoff}, default=undefined
[12/13 19:00:58     86s] Clock tree cells fixed by user: 0 out of 0
[12/13 19:00:58     86s] PRO...
[12/13 19:00:58     86s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[12/13 19:00:58     86s] Initializing clock structures...
[12/13 19:00:58     86s]   Creating own balancer
[12/13 19:00:58     86s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[12/13 19:00:58     86s]   Removing CTS place status from clock tree and sinks.
[12/13 19:00:58     86s]   Removed CTS place status from 0 clock cells (out of 2 ) and 0 clock sinks (out of 0 ).
[12/13 19:00:58     86s]   Initializing legalizer
[12/13 19:00:58     86s]   Using cell based legalization.
[12/13 19:00:58     86s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[12/13 19:00:58     86s]   Leaving CCOpt scope - Initializing placement interface...
[12/13 19:00:58     86s] OPERPROF: Starting DPlace-Init at level 1, MEM:3667.1M, EPOCH TIME: 1734112858.544445
[12/13 19:00:58     86s] Processing tracks to init pin-track alignment.
[12/13 19:00:58     86s] z: 2, totalTracks: 1
[12/13 19:00:58     86s] z: 4, totalTracks: 1
[12/13 19:00:58     86s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 19:00:58     86s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3667.1M, EPOCH TIME: 1734112858.545043
[12/13 19:00:58     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:58     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:58     86s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[12/13 19:00:58     86s] 
[12/13 19:00:58     86s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 19:00:58     86s] 
[12/13 19:00:58     86s]  Skipping Bad Lib Cell Checking (CMU) !
[12/13 19:00:58     86s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.001, REAL:0.001, MEM:3667.1M, EPOCH TIME: 1734112858.546337
[12/13 19:00:58     86s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3667.1M, EPOCH TIME: 1734112858.546378
[12/13 19:00:58     86s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3667.1M, EPOCH TIME: 1734112858.546597
[12/13 19:00:58     86s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3667.1MB).
[12/13 19:00:58     86s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.003, REAL:0.002, MEM:3667.1M, EPOCH TIME: 1734112858.546696
[12/13 19:00:58     86s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 19:00:58     86s] (I)      Default pattern map key = adc_default.
[12/13 19:00:58     86s] Set min layer with nano route mode ( 1 )
[12/13 19:00:58     86s] Set max layer with nano route mode ( 5 )
[12/13 19:00:58     86s] (I)      Load db... (mem=3587.3M)
[12/13 19:00:58     86s] (I)      Read data from FE... (mem=3587.3M)
[12/13 19:00:58     86s] (I)      Number of ignored instance 0
[12/13 19:00:58     86s] (I)      Number of inbound cells 0
[12/13 19:00:58     86s] (I)      Number of opened ILM blockages 0
[12/13 19:00:58     86s] (I)      Number of instances temporarily fixed by detailed placement 4
[12/13 19:00:58     86s] (I)      numMoveCells=21, numMacros=0  numPads=7  numMultiRowHeightInsts=1
[12/13 19:00:58     86s] (I)      cell height: 4140, count: 25
[12/13 19:00:58     86s] (I)      Read rows... (mem=3587.3M)
[12/13 19:00:58     86s] (I)      Done Read rows (cpu=0.000s, mem=3587.3M)
[12/13 19:00:58     86s] (I)      Done Read data from FE (cpu=0.000s, mem=3587.3M)
[12/13 19:00:58     86s] (I)      Done Load db (cpu=0.001s, mem=3587.3M)
[12/13 19:00:58     86s] (I)      Constructing placeable region... (mem=3587.3M)
[12/13 19:00:58     86s] (I)      Constructing bin map
[12/13 19:00:58     86s] (I)      Initialize bin information with width=41400 height=41400
[12/13 19:00:58     86s] (I)      Done constructing bin map
[12/13 19:00:58     86s] (I)      Compute region effective width... (mem=3587.3M)
[12/13 19:00:58     86s] (I)      Done Compute region effective width (cpu=0.000s, mem=3587.3M)
[12/13 19:00:58     86s] (I)      Done Constructing placeable region (cpu=0.000s, mem=3587.3M)
[12/13 19:00:58     86s]   Legalizer reserving space for clock trees
[12/13 19:00:58     86s]   Reconstructing clock tree datastructures, skew aware...
[12/13 19:00:58     86s]     Validating CTS configuration...
[12/13 19:00:58     86s]     Checking module port directions...
[12/13 19:00:58     86s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 19:00:58     86s]     Non-default CCOpt properties:
[12/13 19:00:58     86s]       Public non-default CCOpt properties:
[12/13 19:00:58     86s]         adjacent_rows_legal: true (default: false)
[12/13 19:00:58     86s]         buffer_cells is set for at least one object
[12/13 19:00:58     86s]         cell_density is set for at least one object
[12/13 19:00:58     86s]         cell_halo_rows: 0 (default: 1)
[12/13 19:00:58     86s]         cell_halo_sites: 0 (default: 4)
[12/13 19:00:58     86s]         route_type is set for at least one object
[12/13 19:00:58     86s]         target_insertion_delay is set for at least one object
[12/13 19:00:58     86s]         target_max_trans_sdc is set for at least one object
[12/13 19:00:58     86s]         target_skew is set for at least one object
[12/13 19:00:58     86s]       Private non-default CCOpt properties:
[12/13 19:00:58     86s]         allow_non_fterm_identical_swaps: 0 (default: true)
[12/13 19:00:58     86s]         clock_nets_detailed_routed: 1 (default: false)
[12/13 19:00:58     86s]         force_design_routing_status: 1 (default: auto)
[12/13 19:00:58     86s]         pro_enable_post_commit_delay_update: 1 (default: false)
[12/13 19:00:58     86s]     Route type trimming info:
[12/13 19:00:58     86s]       No route type modifications were made.
[12/13 19:00:58     86s] End AAE Lib Interpolated Model. (MEM=3667.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 19:00:58     86s]     Accumulated time to calculate placeable region: 0.000296
[12/13 19:00:58     86s]     Accumulated time to calculate placeable region: 0.000305
[12/13 19:00:58     86s]     Accumulated time to calculate placeable region: 0.000311
[12/13 19:00:58     86s]     Library trimming buffers in power domain auto-default and half-corner MAX_DELAY:setup.late removed 0 of 3 cells
[12/13 19:00:58     86s]     Original list had 3 cells:
[12/13 19:00:58     86s]     CLKBUFX8 CLKBUFX4 CLKBUFX2 
[12/13 19:00:58     86s]     Library trimming was not able to trim any cells:
[12/13 19:00:58     86s]     CLKBUFX8 CLKBUFX4 CLKBUFX2 
[12/13 19:00:58     86s] **WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree clk. If this is not intended behavior, you can specify a list of lib_cells to use with the inverter_cells property.
[12/13 19:00:58     86s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[12/13 19:00:58     86s] **WARN: (IMPCCOPT-2441):	The target_max_trans 0.010ns is too low for delay_corner MAX_DELAY and delay_type late for clock_tree clk and net_type leaf. CTS will proceed using 0.142ns.
[12/13 19:00:58     86s] **WARN: (IMPCCOPT-2441):	The target_max_trans 0.010ns is too low for delay_corner MAX_DELAY and delay_type late for clock_tree clk and net_type trunk. CTS will proceed using 0.142ns.
[12/13 19:00:58     86s]     Clock tree balancer configuration for clock_tree clk:
[12/13 19:00:58     86s]     Non-default CCOpt properties:
[12/13 19:00:58     86s]       Public non-default CCOpt properties:
[12/13 19:00:58     86s]         cell_density: 1 (default: 0.75)
[12/13 19:00:58     86s]         route_type (leaf): default_route_type_leaf (default: default)
[12/13 19:00:58     86s]         route_type (top): default_route_type_nonleaf (default: default)
[12/13 19:00:58     86s]         route_type (trunk): default_route_type_nonleaf (default: default)
[12/13 19:00:58     86s]       No private non-default CCOpt properties
[12/13 19:00:58     86s]     For power domain auto-default:
[12/13 19:00:58     86s]       Buffers:     CLKBUFX8 CLKBUFX4 CLKBUFX2 
[12/13 19:00:58     86s]       Inverters:   
[12/13 19:00:58     86s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 893.164um^2
[12/13 19:00:58     86s]     Top Routing info:
[12/13 19:00:58     86s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[12/13 19:00:58     86s]       Unshielded; Mask Constraint: 0; Source: route_type.
[12/13 19:00:58     86s]     Trunk Routing info:
[12/13 19:00:58     86s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[12/13 19:00:58     86s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/13 19:00:58     86s]     Leaf Routing info:
[12/13 19:00:58     86s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met4/met3; 
[12/13 19:00:58     86s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/13 19:00:58     86s]     For timing_corner MAX_DELAY:setup, late and power domain auto-default:
[12/13 19:00:58     86s]       Slew time target (leaf):    0.141ns
[12/13 19:00:58     86s]       Slew time target (trunk):   0.141ns
[12/13 19:00:58     86s]       Slew time target (top):     0.010ns (Note: no nets are considered top nets in this clock tree)
[12/13 19:00:58     86s]       Buffer unit delay: 0.127ns
[12/13 19:00:58     86s]       Buffer max distance: 323.056um
[12/13 19:00:58     86s]     Fastest wire driving cells and distances:
[12/13 19:00:58     86s]       Buffer    : {lib_cell:CLKBUFX8, fastest_considered_half_corner=MAX_DELAY:setup.late, optimalDrivingDistance=323.056um, saturatedSlew=0.107ns, speed=1321.833um per ns, cellArea=64.844um^2 per 1000um}
[12/13 19:00:58     86s]     
[12/13 19:00:58     86s]     
[12/13 19:00:58     86s]     Logic Sizing Table:
[12/13 19:00:58     86s]     
[12/13 19:00:58     86s]     ----------------------------------------------------------
[12/13 19:00:58     86s]     Cell    Instance count    Source    Eligible library cells
[12/13 19:00:58     86s]     ----------------------------------------------------------
[12/13 19:00:58     86s]       (empty table)
[12/13 19:00:58     86s]     ----------------------------------------------------------
[12/13 19:00:58     86s]     
[12/13 19:00:58     86s]     
[12/13 19:00:58     86s]     Clock tree balancer configuration for skew_group clk/CONSTRAINTS:
[12/13 19:00:58     86s]      Created from constraint modes: {[CONSTRAINTS]}
[12/13 19:00:58     86s]       Sources:                     pin clk
[12/13 19:00:58     86s]       Total number of sinks:       4
[12/13 19:00:58     86s]       Delay constrained sinks:     4
[12/13 19:00:58     86s]       Constrains:                  default
[12/13 19:00:58     86s]       Non-leaf sinks:              0
[12/13 19:00:58     86s]       Ignore pins:                 0
[12/13 19:00:58     86s]      Timing corner MAX_DELAY:setup.late:
[12/13 19:00:58     86s]       Skew target:                 0.127ns
[12/13 19:00:58     86s]     Primary reporting skew groups are:
[12/13 19:00:58     86s]     skew_group clk/CONSTRAINTS with 4 clock sinks
[12/13 19:00:58     86s]     
[12/13 19:00:58     86s]     
[12/13 19:00:58     86s]     Constraint summary
[12/13 19:00:58     86s]     ==================
[12/13 19:00:58     86s]     
[12/13 19:00:58     86s]     Transition constraints are active in the following delay corners:
[12/13 19:00:58     86s]     
[12/13 19:00:58     86s]     MAX_DELAY:setup.late
[12/13 19:00:58     86s]     
[12/13 19:00:58     86s]     Cap constraints are active in the following delay corners:
[12/13 19:00:58     86s]     
[12/13 19:00:58     86s]     MAX_DELAY:setup.late
[12/13 19:00:58     86s]     
[12/13 19:00:58     86s]     Transition constraint summary:
[12/13 19:00:58     86s]     
[12/13 19:00:58     86s]     -------------------------------------------------------------------------------------------
[12/13 19:00:58     86s]     Delay corner                      Target (ns)    Num pins    Target source    Clock tree(s)
[12/13 19:00:58     86s]     -------------------------------------------------------------------------------------------
[12/13 19:00:58     86s]     MAX_DELAY:setup.late (primary)         -            -              -                -
[12/13 19:00:58     86s]                   -                      0.141          6        tool modified    all
[12/13 19:00:58     86s]     -------------------------------------------------------------------------------------------
[12/13 19:00:58     86s]     
[12/13 19:00:58     86s]     Capacitance constraint summary:
[12/13 19:00:58     86s]     
[12/13 19:00:58     86s]     ------------------------------------------------------------------------------------------------------
[12/13 19:00:58     86s]     Delay corner                      Limit (pF)    Num nets    Target source                Clock tree(s)
[12/13 19:00:58     86s]     ------------------------------------------------------------------------------------------------------
[12/13 19:00:58     86s]     MAX_DELAY:setup.late (primary)        -            -                    -                      -
[12/13 19:00:58     86s]                   -                     0.106          1        library_or_sdc_constraint    all
[12/13 19:00:58     86s]     ------------------------------------------------------------------------------------------------------
[12/13 19:00:58     86s]     
[12/13 19:00:58     86s]     
[12/13 19:00:58     86s]     Clock DAG hash initial state: 3510396399442975500 13729467550001611221
[12/13 19:00:58     86s]     CTS services accumulated run-time stats initial state:
[12/13 19:00:58     86s]       delay calculator: calls=1274, total_wall_time=0.021s, mean_wall_time=0.016ms
[12/13 19:00:58     86s]       legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 19:00:58     86s]       steiner router: calls=1274, total_wall_time=0.011s, mean_wall_time=0.008ms
[12/13 19:00:58     86s]     Clock DAG stats initial state:
[12/13 19:00:58     86s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/13 19:00:58     86s]       sink counts      : regular=4, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4
[12/13 19:00:58     86s]       misc counts      : r=1, pp=0, mci=0
[12/13 19:00:58     86s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/13 19:00:58     86s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/13 19:00:58     86s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met4/met3; 
[12/13 19:00:58     86s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/13 19:00:58     86s]     
[12/13 19:00:58     86s]     Layer information for route type default_route_type_leaf:
[12/13 19:00:58     86s]     
[12/13 19:00:58     86s]     --------------------------------------------------------------------
[12/13 19:00:58     86s]     Layer    Preferred    Route    Res.          Cap.          RC
[12/13 19:00:58     86s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/13 19:00:58     86s]     --------------------------------------------------------------------
[12/13 19:00:58     86s]     met1     N            H          0.893         0.177         0.158
[12/13 19:00:58     86s]     met2     N            V          0.893         0.182         0.163
[12/13 19:00:58     86s]     met3     Y            H          0.157         0.297         0.047
[12/13 19:00:58     86s]     met4     Y            V          0.157         0.264         0.041
[12/13 19:00:58     86s]     met5     N            H          0.018         0.294         0.005
[12/13 19:00:58     86s]     --------------------------------------------------------------------
[12/13 19:00:58     86s]     
[12/13 19:00:58     86s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[12/13 19:00:58     86s]     Unshielded; Mask Constraint: 0; Source: route_type.
[12/13 19:00:58     86s]     
[12/13 19:00:58     86s]     Layer information for route type default_route_type_nonleaf:
[12/13 19:00:58     86s]     
[12/13 19:00:58     86s]     --------------------------------------------------------------------
[12/13 19:00:58     86s]     Layer    Preferred    Route    Res.          Cap.          RC
[12/13 19:00:58     86s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/13 19:00:58     86s]     --------------------------------------------------------------------
[12/13 19:00:58     86s]     met1     N            H          0.893         0.244         0.218
[12/13 19:00:58     86s]     met2     N            V          0.893         0.245         0.219
[12/13 19:00:58     86s]     met3     Y            H          0.157         0.356         0.056
[12/13 19:00:58     86s]     met4     Y            V          0.157         0.327         0.051
[12/13 19:00:58     86s]     met5     N            H          0.018         0.309         0.006
[12/13 19:00:58     86s]     --------------------------------------------------------------------
[12/13 19:00:58     86s]     
[12/13 19:00:58     86s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[12/13 19:00:58     86s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/13 19:00:58     86s]     
[12/13 19:00:58     86s]     Layer information for route type default_route_type_nonleaf:
[12/13 19:00:58     86s]     
[12/13 19:00:58     86s]     --------------------------------------------------------------------
[12/13 19:00:58     86s]     Layer    Preferred    Route    Res.          Cap.          RC
[12/13 19:00:58     86s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/13 19:00:58     86s]     --------------------------------------------------------------------
[12/13 19:00:58     86s]     met1     N            H          0.893         0.177         0.158
[12/13 19:00:58     86s]     met2     N            V          0.893         0.182         0.163
[12/13 19:00:58     86s]     met3     Y            H          0.157         0.297         0.047
[12/13 19:00:58     86s]     met4     Y            V          0.157         0.264         0.041
[12/13 19:00:58     86s]     met5     N            H          0.018         0.294         0.005
[12/13 19:00:58     86s]     --------------------------------------------------------------------
[12/13 19:00:58     86s]     
[12/13 19:00:58     86s]     
[12/13 19:00:58     86s]     Via selection for estimated routes (rule default):
[12/13 19:00:58     86s]     
[12/13 19:00:58     86s]     ----------------------------------------------------------------
[12/13 19:00:58     86s]     Layer        Via Cell    Res.     Cap.     RC       Top of Stack
[12/13 19:00:58     86s]     Range                    (Ohm)    (fF)     (fs)     Only
[12/13 19:00:58     86s]     ----------------------------------------------------------------
[12/13 19:00:58     86s]     met1-met2    M1M2_PR     4.500    0.051    0.230    false
[12/13 19:00:58     86s]     met2-met3    M2M3_PR     3.410    0.054    0.183    false
[12/13 19:00:58     86s]     met3-met4    M3M4_PR     3.410    0.046    0.156    false
[12/13 19:00:58     86s]     met4-met5    M4M5_PR     0.380    0.230    0.087    false
[12/13 19:00:58     86s]     ----------------------------------------------------------------
[12/13 19:00:58     86s]     
[12/13 19:00:58     86s]     Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
[12/13 19:00:58     86s]     No ideal or dont_touch nets found in the clock tree
[12/13 19:00:58     86s]     No dont_touch hnets found in the clock tree
[12/13 19:00:58     86s]     No dont_touch hpins found in the clock network.
[12/13 19:00:58     86s]     Checking for illegal sizes of clock logic instances...
[12/13 19:00:58     86s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 19:00:58     86s]     
[12/13 19:00:58     86s]     Filtering reasons for cell type: inverter
[12/13 19:00:58     86s]     =========================================
[12/13 19:00:58     86s]     
[12/13 19:00:58     86s]     ------------------------------------------------------------------------------------------------------------------------------------
[12/13 19:00:58     86s]     Clock trees    Power domain    Reason                         Library cells
[12/13 19:00:58     86s]     ------------------------------------------------------------------------------------------------------------------------------------
[12/13 19:00:58     86s]     all            auto-default    Unbalanced rise/fall delays    { CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8 INVX1 INVX16 INVX2 INVX4 INVX8 }
[12/13 19:00:58     86s]     ------------------------------------------------------------------------------------------------------------------------------------
[12/13 19:00:58     86s]     
[12/13 19:00:58     86s]     
[12/13 19:00:58     86s]     Validating CTS configuration done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/13 19:00:58     86s]     CCOpt configuration status: all checks passed.
[12/13 19:00:58     86s]   Reconstructing clock tree datastructures, skew aware done.
[12/13 19:00:58     86s] Initializing clock structures done.
[12/13 19:00:58     86s] PRO...
[12/13 19:00:58     86s]   PRO active optimizations:
[12/13 19:00:58     86s]    - DRV fixing with sizing
[12/13 19:00:58     86s]   
[12/13 19:00:58     86s]   Detected clock skew data from CTS
[12/13 19:00:58     86s]   ProEngine running partially connected to DB
[12/13 19:00:58     86s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
[12/13 19:00:58     86s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 19:00:58     86s]   Clock DAG hash PRO initial state: 3510396399442975500 13729467550001611221
[12/13 19:00:58     86s]   CTS services accumulated run-time stats PRO initial state:
[12/13 19:00:58     86s]     delay calculator: calls=1275, total_wall_time=0.021s, mean_wall_time=0.016ms
[12/13 19:00:58     86s]     legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 19:00:58     86s]     steiner router: calls=1274, total_wall_time=0.011s, mean_wall_time=0.008ms
[12/13 19:00:58     86s]   Clock DAG stats PRO initial state:
[12/13 19:00:58     86s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/13 19:00:58     86s]     sink counts      : regular=4, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4
[12/13 19:00:58     86s]     misc counts      : r=1, pp=0, mci=0
[12/13 19:00:58     86s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/13 19:00:58     86s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/13 19:00:58     86s]     sink capacitance : total=0.007pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/13 19:00:58     86s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.008pF, total=0.008pF
[12/13 19:00:58     86s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=42.200um, total=42.200um
[12/13 19:00:58     86s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/13 19:00:58     86s]   Clock DAG net violations PRO initial state: none
[12/13 19:00:58     86s]   Clock DAG primary half-corner transition distribution PRO initial state:
[12/13 19:00:58     86s]     Leaf : target=0.141ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.085ns, 0 <= 0.113ns, 0 <= 0.127ns, 0 <= 0.134ns, 0 <= 0.141ns}
[12/13 19:00:58     86s]   Primary reporting skew groups PRO initial state:
[12/13 19:00:58     86s]         min path sink: therm1/out_reg[3]/CK
[12/13 19:00:58     86s]         max path sink: therm1/out_reg[3]/CK
[12/13 19:00:58     86s]   Skew group summary PRO initial state:
[12/13 19:00:58     86s]     skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.127], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/13 19:00:58     86s]   Recomputing CTS skew targets...
[12/13 19:00:58     86s]   Resolving skew group constraints...
[12/13 19:00:58     86s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 12 variables and 27 constraints; tolerance 1
[12/13 19:00:58     86s]   Resolving skew group constraints done.
[12/13 19:00:58     86s]   Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 19:00:58     86s]   PRO Fixing DRVs...
[12/13 19:00:58     86s]     Clock DAG hash before 'PRO Fixing DRVs': 3510396399442975500 13729467550001611221
[12/13 19:00:58     86s]     CTS services accumulated run-time stats before 'PRO Fixing DRVs':
[12/13 19:00:58     86s]       delay calculator: calls=1275, total_wall_time=0.021s, mean_wall_time=0.016ms
[12/13 19:00:58     86s]       legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 19:00:58     86s]       steiner router: calls=1274, total_wall_time=0.011s, mean_wall_time=0.008ms
[12/13 19:00:58     86s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/13 19:00:58     86s]     CCOpt-PRO: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/13 19:00:58     86s]     
[12/13 19:00:58     86s]     Statistics: Fix DRVs (cell sizing):
[12/13 19:00:58     86s]     ===================================
[12/13 19:00:58     86s]     
[12/13 19:00:58     86s]     Cell changes by Net Type:
[12/13 19:00:58     86s]     
[12/13 19:00:58     86s]     -------------------------------------------------------------------------------------------------
[12/13 19:00:58     86s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/13 19:00:58     86s]     -------------------------------------------------------------------------------------------------
[12/13 19:00:58     86s]     top                0            0           0            0                    0                0
[12/13 19:00:58     86s]     trunk              0            0           0            0                    0                0
[12/13 19:00:58     86s]     leaf               0            0           0            0                    0                0
[12/13 19:00:58     86s]     -------------------------------------------------------------------------------------------------
[12/13 19:00:58     86s]     Total              0            0           0            0                    0                0
[12/13 19:00:58     86s]     -------------------------------------------------------------------------------------------------
[12/13 19:00:58     86s]     
[12/13 19:00:58     86s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[12/13 19:00:58     86s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/13 19:00:58     86s]     
[12/13 19:00:58     86s]     Clock DAG hash after 'PRO Fixing DRVs': 3510396399442975500 13729467550001611221
[12/13 19:00:58     86s]     CTS services accumulated run-time stats after 'PRO Fixing DRVs':
[12/13 19:00:58     86s]       delay calculator: calls=1275, total_wall_time=0.021s, mean_wall_time=0.016ms
[12/13 19:00:58     86s]       legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 19:00:58     86s]       steiner router: calls=1274, total_wall_time=0.011s, mean_wall_time=0.008ms
[12/13 19:00:58     86s]     Clock DAG stats after 'PRO Fixing DRVs':
[12/13 19:00:58     86s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/13 19:00:58     86s]       sink counts      : regular=4, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4
[12/13 19:00:58     86s]       misc counts      : r=1, pp=0, mci=0
[12/13 19:00:58     86s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/13 19:00:58     86s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/13 19:00:58     86s]       sink capacitance : total=0.007pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/13 19:00:58     86s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.008pF, total=0.008pF
[12/13 19:00:58     86s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=42.200um, total=42.200um
[12/13 19:00:58     86s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/13 19:00:58     86s]     Clock DAG net violations after 'PRO Fixing DRVs': none
[12/13 19:00:58     86s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[12/13 19:00:58     86s]       Leaf : target=0.141ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.085ns, 0 <= 0.113ns, 0 <= 0.127ns, 0 <= 0.134ns, 0 <= 0.141ns}
[12/13 19:00:58     86s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[12/13 19:00:58     86s]           min path sink: therm1/out_reg[3]/CK
[12/13 19:00:58     86s]           max path sink: therm1/out_reg[3]/CK
[12/13 19:00:58     86s]     Skew group summary after 'PRO Fixing DRVs':
[12/13 19:00:58     86s]       skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.127]
[12/13 19:00:58     86s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/13 19:00:58     86s]   PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 19:00:58     86s]   
[12/13 19:00:58     86s]   Slew Diagnostics: After DRV fixing
[12/13 19:00:58     86s]   ==================================
[12/13 19:00:58     86s]   
[12/13 19:00:58     86s]   Global Causes:
[12/13 19:00:58     86s]   
[12/13 19:00:58     86s]   -------------------------------------
[12/13 19:00:58     86s]   Cause
[12/13 19:00:58     86s]   -------------------------------------
[12/13 19:00:58     86s]   DRV fixing with buffering is disabled
[12/13 19:00:58     86s]   -------------------------------------
[12/13 19:00:58     86s]   
[12/13 19:00:58     86s]   Top 5 overslews:
[12/13 19:00:58     86s]   
[12/13 19:00:58     86s]   ---------------------------------
[12/13 19:00:58     86s]   Overslew    Causes    Driving Pin
[12/13 19:00:58     86s]   ---------------------------------
[12/13 19:00:58     86s]     (empty table)
[12/13 19:00:58     86s]   ---------------------------------
[12/13 19:00:58     86s]   
[12/13 19:00:58     86s]   Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/13 19:00:58     86s]   
[12/13 19:00:58     86s]   -------------------
[12/13 19:00:58     86s]   Cause    Occurences
[12/13 19:00:58     86s]   -------------------
[12/13 19:00:58     86s]     (empty table)
[12/13 19:00:58     86s]   -------------------
[12/13 19:00:58     86s]   
[12/13 19:00:58     86s]   Violation diagnostics counts from the 0 nodes that have violations:
[12/13 19:00:58     86s]   
[12/13 19:00:58     86s]   -------------------
[12/13 19:00:58     86s]   Cause    Occurences
[12/13 19:00:58     86s]   -------------------
[12/13 19:00:58     86s]     (empty table)
[12/13 19:00:58     86s]   -------------------
[12/13 19:00:58     86s]   
[12/13 19:00:58     86s]   Reconnecting optimized routes...
[12/13 19:00:58     86s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 19:00:58     86s]   Set dirty flag on 0 instances, 0 nets
[12/13 19:00:58     86s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
[12/13 19:00:58     86s] End AAE Lib Interpolated Model. (MEM=4172.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 19:00:58     86s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 19:00:58     86s]   Clock DAG hash PRO final: 3510396399442975500 13729467550001611221
[12/13 19:00:58     86s]   CTS services accumulated run-time stats PRO final:
[12/13 19:00:58     86s]     delay calculator: calls=1276, total_wall_time=0.021s, mean_wall_time=0.016ms
[12/13 19:00:58     86s]     legalizer: calls=3, total_wall_time=0.002s, mean_wall_time=0.650ms
[12/13 19:00:58     86s]     steiner router: calls=1274, total_wall_time=0.011s, mean_wall_time=0.008ms
[12/13 19:00:58     86s]   Clock DAG stats PRO final:
[12/13 19:00:58     86s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/13 19:00:58     86s]     sink counts      : regular=4, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4
[12/13 19:00:58     86s]     misc counts      : r=1, pp=0, mci=0
[12/13 19:00:58     86s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/13 19:00:58     86s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/13 19:00:58     86s]     sink capacitance : total=0.007pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/13 19:00:58     86s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.008pF, total=0.008pF
[12/13 19:00:58     86s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=42.200um, total=42.200um
[12/13 19:00:58     86s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/13 19:00:58     86s]   Clock DAG net violations PRO final: none
[12/13 19:00:58     86s]   Clock DAG primary half-corner transition distribution PRO final:
[12/13 19:00:58     86s]     Leaf : target=0.141ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.085ns, 0 <= 0.113ns, 0 <= 0.127ns, 0 <= 0.134ns, 0 <= 0.141ns}
[12/13 19:00:58     86s]   Primary reporting skew groups PRO final:
[12/13 19:00:58     86s]         min path sink: therm1/out_reg[3]/CK
[12/13 19:00:58     86s]         max path sink: therm1/out_reg[3]/CK
[12/13 19:00:58     86s]   Skew group summary PRO final:
[12/13 19:00:58     86s]     skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.127], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/13 19:00:58     86s] PRO done.
[12/13 19:00:58     86s] Restoring CTS place status for unmodified clock tree cells and sinks.
[12/13 19:00:58     86s] numClockCells = 2, numClockCellsFixed = 0, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[12/13 19:00:58     86s] Net route status summary:
[12/13 19:00:58     86s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/13 19:00:58     86s]   Non-clock:    48 (unrouted=6, trialRouted=0, noStatus=0, routed=42, fixed=0, [crossesIlmBoundary=0, tooFewTerms=6, (crossesIlmBoundary AND tooFewTerms=0)])
[12/13 19:00:58     86s] Updating delays...
[12/13 19:00:58     86s] Updating delays done.
[12/13 19:00:58     86s] PRO done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/13 19:00:58     86s] Leaving CCOpt scope - Cleaning up placement interface...
[12/13 19:00:58     86s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:4477.0M, EPOCH TIME: 1734112858.640247
[12/13 19:00:58     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[12/13 19:00:58     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:58     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:58     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:58     86s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:4142.0M, EPOCH TIME: 1734112858.641752
[12/13 19:00:58     86s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 19:00:58     86s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[12/13 19:00:58     86s] *** ClockDrv #1 [finish] (optDesign #3) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:01:27.0/0:08:22.8 (0.2), mem = 4126.0M
[12/13 19:00:58     86s] 
[12/13 19:00:58     86s] =============================================================================================
[12/13 19:00:58     86s]  Step TAT Report : ClockDrv #1 / optDesign #3                                   22.33-s094_1
[12/13 19:00:58     86s] =============================================================================================
[12/13 19:00:58     86s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/13 19:00:58     86s] ---------------------------------------------------------------------------------------------
[12/13 19:00:58     86s] [ OptimizationStep       ]      1   0:00:00.1  (  94.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/13 19:00:58     86s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:58     86s] [ IncrDelayCalc          ]      1   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:58     86s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:58     86s] [ MISC                   ]          0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:58     86s] ---------------------------------------------------------------------------------------------
[12/13 19:00:58     86s]  ClockDrv #1 TOTAL                  0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/13 19:00:58     86s] ---------------------------------------------------------------------------------------------
[12/13 19:00:58     86s] 
[12/13 19:00:58     86s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/13 19:00:58     86s] **INFO: Start fixing DRV (Mem = 3732.04M) ...
[12/13 19:00:58     86s] Begin: GigaOpt DRV Optimization
[12/13 19:00:58     86s] GigaOpt Checkpoint: Internal optDRV -postRoute -maintainWNS -setupTNSCostFactor 0.3 -max_tran -max_cap -maxLocalDensity 0.96 -numThreads 8 
[12/13 19:00:58     86s] *** DrvOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:01:27.0/0:08:22.8 (0.2), mem = 3732.0M
[12/13 19:00:58     86s] Info: 1 clock net  excluded from IPO operation.
[12/13 19:00:58     86s] End AAE Lib Interpolated Model. (MEM=3732.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 19:00:58     86s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2428672.26
[12/13 19:00:58     86s] 
[12/13 19:00:58     86s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/13 19:00:58     86s] Summary for sequential cells identification: 
[12/13 19:00:58     86s]   Identified SBFF number: 16
[12/13 19:00:58     86s]   Identified MBFF number: 0
[12/13 19:00:58     86s]   Identified SB Latch number: 0
[12/13 19:00:58     86s]   Identified MB Latch number: 0
[12/13 19:00:58     86s]   Not identified SBFF number: 0
[12/13 19:00:58     86s]   Not identified MBFF number: 0
[12/13 19:00:58     86s]   Not identified SB Latch number: 0
[12/13 19:00:58     86s]   Not identified MB Latch number: 0
[12/13 19:00:58     86s]   Number of sequential cells which are not FFs: 3
[12/13 19:00:58     86s]  Visiting view : VIEW_SETUP
[12/13 19:00:58     86s]    : PowerDomain = none : Weighted F : unweighted  = 58.50 (1.000) with rcCorner = 0
[12/13 19:00:58     86s]    : PowerDomain = none : Weighted F : unweighted  = 48.00 (1.000) with rcCorner = -1
[12/13 19:00:58     86s]  Visiting view : VIEW_HOLD
[12/13 19:00:58     86s]    : PowerDomain = none : Weighted F : unweighted  = 26.40 (1.000) with rcCorner = 0
[12/13 19:00:58     86s]    : PowerDomain = none : Weighted F : unweighted  = 20.00 (1.000) with rcCorner = -1
[12/13 19:00:58     86s] TLC MultiMap info (StdDelay):
[12/13 19:00:58     86s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 20ps
[12/13 19:00:58     86s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 26.4ps
[12/13 19:00:58     86s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 48ps
[12/13 19:00:58     86s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 58.5ps
[12/13 19:00:58     86s]  Setting StdDelay to: 58.5ps
[12/13 19:00:58     86s] 
[12/13 19:00:58     86s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/13 19:00:58     86s] 
[12/13 19:00:58     86s] Creating Lib Analyzer ...
[12/13 19:00:58     87s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[12/13 19:00:58     87s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[12/13 19:00:58     87s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[12/13 19:00:58     87s] 
[12/13 19:00:58     87s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/13 19:00:58     87s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:27 mem=3691.1M
[12/13 19:00:58     87s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:27 mem=3691.1M
[12/13 19:00:58     87s] Creating Lib Analyzer, finished. 
[12/13 19:00:58     87s] #optDebug: Start CG creation (mem=3691.1M)
[12/13 19:00:58     87s]  ...initializing CG ToF 929.2000um
[12/13 19:00:58     87s] (cpu=0:00:00.1, mem=3784.8M)
[12/13 19:00:58     87s]  ...processing cgPrt (cpu=0:00:00.1, mem=3784.8M)
[12/13 19:00:58     87s]  ...processing cgEgp (cpu=0:00:00.1, mem=3784.8M)
[12/13 19:00:58     87s]  ...processing cgPbk (cpu=0:00:00.1, mem=3784.8M)
[12/13 19:00:58     87s]  ...processing cgNrb(cpu=0:00:00.1, mem=3784.8M)
[12/13 19:00:58     87s]  ...processing cgObs (cpu=0:00:00.1, mem=3784.8M)
[12/13 19:00:58     87s]  ...processing cgCon (cpu=0:00:00.1, mem=3784.8M)
[12/13 19:00:58     87s]  ...processing cgPdm (cpu=0:00:00.1, mem=3784.8M)
[12/13 19:00:58     87s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3784.8M)
[12/13 19:00:58     87s] 
[12/13 19:00:58     87s] Active Setup views: VIEW_SETUP 
[12/13 19:00:58     87s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3784.8M, EPOCH TIME: 1734112858.901588
[12/13 19:00:58     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:58     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:58     87s] 
[12/13 19:00:58     87s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 19:00:58     87s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.001, REAL:0.001, MEM:3784.8M, EPOCH TIME: 1734112858.902818
[12/13 19:00:58     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:58     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:58     87s] [oiPhyDebug] optDemand 613112550.00, spDemand 624534350.00.
[12/13 19:00:58     87s] [LDM::Info] TotalInstCnt at InitDesignMc1: 26
[12/13 19:00:58     87s] [LDM::Info] maxLocalDensity 0.96, TinyGridDensity 1000.00 
[12/13 19:00:58     87s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:27 mem=3784.8M
[12/13 19:00:58     87s] OPERPROF: Starting DPlace-Init at level 1, MEM:3784.8M, EPOCH TIME: 1734112858.903179
[12/13 19:00:58     87s] Processing tracks to init pin-track alignment.
[12/13 19:00:58     87s] z: 2, totalTracks: 1
[12/13 19:00:58     87s] z: 4, totalTracks: 1
[12/13 19:00:58     87s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 19:00:58     87s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3784.8M, EPOCH TIME: 1734112858.903501
[12/13 19:00:58     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:58     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:58     87s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[12/13 19:00:58     87s] 
[12/13 19:00:58     87s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 19:00:58     87s] 
[12/13 19:00:58     87s]  Skipping Bad Lib Cell Checking (CMU) !
[12/13 19:00:58     87s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.001, REAL:0.001, MEM:3784.8M, EPOCH TIME: 1734112858.904449
[12/13 19:00:58     87s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3784.8M, EPOCH TIME: 1734112858.904499
[12/13 19:00:58     87s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3784.8M, EPOCH TIME: 1734112858.904717
[12/13 19:00:58     87s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3784.8MB).
[12/13 19:00:58     87s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.002, REAL:0.002, MEM:3784.8M, EPOCH TIME: 1734112858.904815
[12/13 19:00:58     87s] [LDM::Info] SmallGridBinSize=20 TinyGridBinSize=10
[12/13 19:00:58     87s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 26
[12/13 19:00:58     87s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:27 mem=3800.8M
[12/13 19:00:58     87s] ### Creating RouteCongInterface, started
[12/13 19:00:58     87s] {MMLU 0 1 47}
[12/13 19:00:58     87s] ### Creating LA Mngr. totSessionCpu=0:01:27 mem=3800.8M
[12/13 19:00:58     87s] ### Creating LA Mngr, finished. totSessionCpu=0:01:27 mem=3800.8M
[12/13 19:00:58     87s] ### Creating RouteCongInterface, finished
[12/13 19:00:58     87s] AoF 929.2000um
[12/13 19:00:58     87s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[12/13 19:00:58     87s] [GPS-DRV] Optimizer inputs ============================= 
[12/13 19:00:58     87s] [GPS-DRV] drvFixingStage: Small Scale
[12/13 19:00:58     87s] [GPS-DRV] costLowerBound: 0.1
[12/13 19:00:58     87s] [GPS-DRV] setupTNSCost  : 0.3
[12/13 19:00:58     87s] [GPS-DRV] maxIter       : 10
[12/13 19:00:58     87s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[12/13 19:00:58     87s] [GPS-DRV] Optimizer parameters ============================= 
[12/13 19:00:58     87s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[12/13 19:00:58     87s] [GPS-DRV] maxDensity (design): 0.95
[12/13 19:00:58     87s] [GPS-DRV] maxLocalDensity: 0.96
[12/13 19:00:58     87s] [GPS-DRV] MaxBufDistForPlaceBlk: 441um
[12/13 19:00:58     87s] [GPS-DRV] Dflt RT Characteristic Length 462.37um AoF 929.2um x 1
[12/13 19:00:58     87s] [GPS-DRV] MaintainWNS: 1
[12/13 19:00:58     87s] [GPS-DRV] All active and enabled setup views
[12/13 19:00:58     87s] [GPS-DRV]     VIEW_SETUP
[12/13 19:00:58     87s] [GPS-DRV] MarginForMaxTran: 0 (in which tool's ExtraDrcMargin: 0.2)
[12/13 19:00:58     87s] [GPS-DRV] MarginForMaxCap : 0 (in which tool's ExtraDrcMargin: 0.2)
[12/13 19:00:58     87s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[12/13 19:00:58     87s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[12/13 19:00:58     87s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4161.4M, EPOCH TIME: 1734112858.960079
[12/13 19:00:58     87s] Found 0 hard placement blockage before merging.
[12/13 19:00:58     87s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4161.4M, EPOCH TIME: 1734112858.960411
[12/13 19:00:58     87s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0.3)
[12/13 19:00:58     87s] [GPS-DRV] ROI - unit(Area: 5.7132e+06; LeakageP: 2.43109e-10; DynamicP: 5.7132e+06)DBU
[12/13 19:00:58     87s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/13 19:00:58     87s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/13 19:00:58     87s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/13 19:00:58     87s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/13 19:00:58     87s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/13 19:00:58     87s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/13 19:00:58     87s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.00|    -0.00|       0|       0|       0| 69.92%|          |         |
[12/13 19:00:58     87s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/13 19:00:58     87s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.00|    -0.00|       0|       0|       0| 69.92%| 0:00:00.0|  4161.4M|
[12/13 19:00:58     87s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/13 19:00:58     87s] Bottom Preferred Layer:
[12/13 19:00:58     87s] +-------------+------------+----------+
[12/13 19:00:58     87s] |    Layer    |    CLK     |   Rule   |
[12/13 19:00:58     87s] +-------------+------------+----------+
[12/13 19:00:58     87s] | met3 (z=3)  |          1 | default  |
[12/13 19:00:58     87s] +-------------+------------+----------+
[12/13 19:00:58     87s] Via Pillar Rule:
[12/13 19:00:58     87s]     None
[12/13 19:00:58     87s] 
[12/13 19:00:58     87s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4161.4M) ***
[12/13 19:00:58     87s] 
[12/13 19:00:58     87s] Deleting 0 temporary hard placement blockage(s).
[12/13 19:00:58     87s] Total-nets :: 43, Stn-nets :: 0, ratio :: 0 %, Total-len 546.745, Stn-len 0
[12/13 19:00:58     87s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 26
[12/13 19:00:58     87s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4033.4M, EPOCH TIME: 1734112858.973245
[12/13 19:00:58     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:28).
[12/13 19:00:58     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:58     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:58     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:58     87s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:3761.4M, EPOCH TIME: 1734112858.974220
[12/13 19:00:58     87s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2428672.26
[12/13 19:00:58     87s] *** DrvOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:01:27.3/0:08:23.1 (0.2), mem = 3761.4M
[12/13 19:00:58     87s] 
[12/13 19:00:58     87s] =============================================================================================
[12/13 19:00:58     87s]  Step TAT Report : DrvOpt #1 / optDesign #3                                     22.33-s094_1
[12/13 19:00:58     87s] =============================================================================================
[12/13 19:00:58     87s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/13 19:00:58     87s] ---------------------------------------------------------------------------------------------
[12/13 19:00:58     87s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:58     87s] [ CellServerInit         ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:58     87s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  51.9 % )     0:00:00.2 /  0:00:00.2    1.0
[12/13 19:00:58     87s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:58     87s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:58     87s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:58     87s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:58     87s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:58     87s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:58     87s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:58     87s] [ DrvComputeSummary      ]      2   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:58     87s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:58     87s] [ MISC                   ]          0:00:00.1  (  41.5 % )     0:00:00.1 /  0:00:00.1    1.1
[12/13 19:00:58     87s] ---------------------------------------------------------------------------------------------
[12/13 19:00:58     87s]  DrvOpt #1 TOTAL                    0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[12/13 19:00:58     87s] ---------------------------------------------------------------------------------------------
[12/13 19:00:58     87s] 
[12/13 19:00:58     87s] drv optimizer changes nothing and skips refinePlace
[12/13 19:00:58     87s] End: GigaOpt DRV Optimization
[12/13 19:00:58     87s] *info:
[12/13 19:00:58     87s] **INFO: Completed fixing DRV (CPU Time = 0:00:00, Mem = 3761.43M).
[12/13 19:00:58     87s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3761.4M, EPOCH TIME: 1734112858.976486
[12/13 19:00:58     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:58     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:58     87s] 
[12/13 19:00:58     87s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 19:00:58     87s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.002, REAL:0.004, MEM:3761.4M, EPOCH TIME: 1734112858.979994
[12/13 19:00:58     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:58     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:59     87s] 
------------------------------------------------------------------
     Non-SI Timing Summary (cpu=0.01min real=0.00min mem=3761.4M)
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.003  |   N/A   | -0.003  |
|           TNS (ns):| -0.003  |   N/A   | -0.003  |
|    Violating Paths:|    1    |   N/A   |    1    |
|          All Paths:|   12    |   N/A   |   12    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.924%
------------------------------------------------------------------

[12/13 19:00:59     87s] **optDesign ... cpu = 0:00:02, real = 0:00:13, mem = 2638.3M, totSessionCpu=0:01:27 **
[12/13 19:00:59     87s]   DRV Snapshot: (REF)
[12/13 19:00:59     87s]          Tran DRV: 0 (0)
[12/13 19:00:59     87s]           Cap DRV: 0 (0)
[12/13 19:00:59     87s]        Fanout DRV: 0 (0)
[12/13 19:00:59     87s]            Glitch: 0 (0)
[12/13 19:00:59     87s] *** Timing NOT met, worst failing slack is -0.003
[12/13 19:00:59     87s] *** Check timing (0:00:00.0)
[12/13 19:00:59     87s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/13 19:00:59     87s] Deleting Lib Analyzer.
[12/13 19:00:59     87s] Begin: GigaOpt Optimization in WNS mode
[12/13 19:00:59     87s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 8 -postRoute -usefulSkew -nativePathGroupFlow
[12/13 19:00:59     87s] Info: 1 clock net  excluded from IPO operation.
[12/13 19:00:59     87s] End AAE Lib Interpolated Model. (MEM=4025.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 19:00:59     87s] *** WnsOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:01:27.4/0:08:23.2 (0.2), mem = 4025.2M
[12/13 19:00:59     87s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2428672.27
[12/13 19:00:59     87s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/13 19:00:59     87s] 
[12/13 19:00:59     87s] Creating Lib Analyzer ...
[12/13 19:00:59     87s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[12/13 19:00:59     87s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[12/13 19:00:59     87s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[12/13 19:00:59     87s] 
[12/13 19:00:59     87s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/13 19:00:59     87s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:28 mem=4025.2M
[12/13 19:00:59     87s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:28 mem=4025.2M
[12/13 19:00:59     87s] Creating Lib Analyzer, finished. 
[12/13 19:00:59     87s] 
[12/13 19:00:59     87s] Active Setup views: VIEW_SETUP 
[12/13 19:00:59     87s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4025.2M, EPOCH TIME: 1734112859.200041
[12/13 19:00:59     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:59     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:59     87s] 
[12/13 19:00:59     87s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 19:00:59     87s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.001, REAL:0.001, MEM:4025.2M, EPOCH TIME: 1734112859.201159
[12/13 19:00:59     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:59     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:59     87s] [oiPhyDebug] optDemand 613112550.00, spDemand 624534350.00.
[12/13 19:00:59     87s] [LDM::Info] TotalInstCnt at InitDesignMc1: 26
[12/13 19:00:59     87s] [LDM::Info] maxLocalDensity 0.96, TinyGridDensity 1000.00 
[12/13 19:00:59     87s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:28 mem=4025.2M
[12/13 19:00:59     87s] OPERPROF: Starting DPlace-Init at level 1, MEM:4025.2M, EPOCH TIME: 1734112859.201512
[12/13 19:00:59     87s] Processing tracks to init pin-track alignment.
[12/13 19:00:59     87s] z: 2, totalTracks: 1
[12/13 19:00:59     87s] z: 4, totalTracks: 1
[12/13 19:00:59     87s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 19:00:59     87s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4025.2M, EPOCH TIME: 1734112859.201815
[12/13 19:00:59     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:59     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:59     87s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[12/13 19:00:59     87s] 
[12/13 19:00:59     87s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 19:00:59     87s] 
[12/13 19:00:59     87s]  Skipping Bad Lib Cell Checking (CMU) !
[12/13 19:00:59     87s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.001, REAL:0.001, MEM:4025.2M, EPOCH TIME: 1734112859.202756
[12/13 19:00:59     87s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4025.2M, EPOCH TIME: 1734112859.202797
[12/13 19:00:59     87s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4025.2M, EPOCH TIME: 1734112859.203020
[12/13 19:00:59     87s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4025.2MB).
[12/13 19:00:59     87s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.002, REAL:0.002, MEM:4025.2M, EPOCH TIME: 1734112859.203117
[12/13 19:00:59     87s] [LDM::Info] SmallGridBinSize=20 TinyGridBinSize=10
[12/13 19:00:59     87s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 26
[12/13 19:00:59     87s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:28 mem=4025.2M
[12/13 19:00:59     87s] ### Creating RouteCongInterface, started
[12/13 19:00:59     87s] ### Creating RouteCongInterface, finished
[12/13 19:00:59     87s] *info: 1 clock net excluded
[12/13 19:00:59     87s] Info: total 4 nets with RC integrity issues will be excluded from IPO operation.
[12/13 19:00:59     87s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.2428672.3
[12/13 19:00:59     87s] PathGroup :  reg2reg  TargetSlack : 0 
[12/13 19:00:59     87s] ** GigaOpt Optimizer WNS Slack -0.003 TNS Slack -0.003 Density 69.92
[12/13 19:00:59     87s] Optimizer WNS Pass 0
[12/13 19:00:59     87s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.003|-0.003|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.003|-0.003|
+----------+------+------+

[12/13 19:00:59     87s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4220.4M, EPOCH TIME: 1734112859.279066
[12/13 19:00:59     87s] Found 0 hard placement blockage before merging.
[12/13 19:00:59     87s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4220.4M, EPOCH TIME: 1734112859.279137
[12/13 19:00:59     87s] Active Path Group: default 
[12/13 19:00:59     87s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
[12/13 19:00:59     87s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
[12/13 19:00:59     87s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
[12/13 19:00:59     87s] |  -0.003|   -0.003|  -0.003|   -0.003|   69.92%|   0:00:00.0| 4220.4M|VIEW_SETUP|  default| therm1/out_reg[0]/D  |
[12/13 19:00:59     87s] |   0.000|    0.015|   0.000|    0.000|   70.78%|   0:00:00.0| 4397.5M|VIEW_SETUP|       NA| NA                   |
[12/13 19:00:59     87s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
[12/13 19:00:59     87s] 
[12/13 19:00:59     87s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=4397.5M) ***
[12/13 19:00:59     87s] 
[12/13 19:00:59     87s] *** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=4397.5M) ***
[12/13 19:00:59     87s] Deleting 0 temporary hard placement blockage(s).
[12/13 19:00:59     87s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.015|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.015|0.000|
+----------+-----+-----+

[12/13 19:00:59     87s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 70.78
[12/13 19:00:59     87s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.015|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.015|0.000|
+----------+-----+-----+

[12/13 19:00:59     87s] Bottom Preferred Layer:
[12/13 19:00:59     87s] +-------------+------------+----------+
[12/13 19:00:59     87s] |    Layer    |    CLK     |   Rule   |
[12/13 19:00:59     87s] +-------------+------------+----------+
[12/13 19:00:59     87s] | met3 (z=3)  |          1 | default  |
[12/13 19:00:59     87s] +-------------+------------+----------+
[12/13 19:00:59     87s] Via Pillar Rule:
[12/13 19:00:59     87s]     None
[12/13 19:00:59     87s] 
[12/13 19:00:59     87s] *** Finish Post Route Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=4397.5M) ***
[12/13 19:00:59     87s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.2428672.3
[12/13 19:00:59     87s] Total-nets :: 43, Stn-nets :: 0, ratio :: 0 %, Total-len 546.745, Stn-len 0
[12/13 19:00:59     87s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 26
[12/13 19:00:59     87s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4269.5M, EPOCH TIME: 1734112859.340289
[12/13 19:00:59     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:28).
[12/13 19:00:59     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:59     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:59     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:59     87s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:3850.5M, EPOCH TIME: 1734112859.344630
[12/13 19:00:59     87s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2428672.27
[12/13 19:00:59     87s] *** WnsOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:00.4/0:00:00.3 (1.3), totSession cpu/real = 0:01:27.8/0:08:23.5 (0.2), mem = 3850.5M
[12/13 19:00:59     87s] 
[12/13 19:00:59     87s] =============================================================================================
[12/13 19:00:59     87s]  Step TAT Report : WnsOpt #1 / optDesign #3                                     22.33-s094_1
[12/13 19:00:59     87s] =============================================================================================
[12/13 19:00:59     87s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/13 19:00:59     87s] ---------------------------------------------------------------------------------------------
[12/13 19:00:59     87s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:59     87s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  51.5 % )     0:00:00.2 /  0:00:00.2    1.0
[12/13 19:00:59     87s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:59     87s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:59     87s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:59     87s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:59     87s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:59     87s] [ TransformInit          ]      1   0:00:00.1  (  16.4 % )     0:00:00.1 /  0:00:00.0    1.0
[12/13 19:00:59     87s] [ SpefRCNetCheck         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:59     87s] [ OptimizationStep       ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.1    1.8
[12/13 19:00:59     87s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.1    2.2
[12/13 19:00:59     87s] [ OptGetWeight           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:59     87s] [ OptEval                ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:59     87s] [ OptCommit              ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:59     87s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.7
[12/13 19:00:59     87s] [ IncrDelayCalc          ]      3   0:00:00.0  (   3.7 % )     0:00:00.0 /  0:00:00.0    1.7
[12/13 19:00:59     87s] [ SetupOptGetWorkingSet  ]      3   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:59     87s] [ SetupOptGetActiveNode  ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:59     87s] [ SetupOptSlackGraph     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:59     87s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:59     87s] [ IncrTimingUpdate       ]      5   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:00:59     87s] [ MISC                   ]          0:00:00.1  (  18.8 % )     0:00:00.1 /  0:00:00.1    2.0
[12/13 19:00:59     87s] ---------------------------------------------------------------------------------------------
[12/13 19:00:59     87s]  WnsOpt #1 TOTAL                    0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.4    1.3
[12/13 19:00:59     87s] ---------------------------------------------------------------------------------------------
[12/13 19:00:59     87s] 
[12/13 19:00:59     87s] Running refinePlace -preserveRouting true -hardFence false
[12/13 19:00:59     87s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3850.5M, EPOCH TIME: 1734112859.346343
[12/13 19:00:59     87s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3850.5M, EPOCH TIME: 1734112859.346388
[12/13 19:00:59     87s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3850.5M, EPOCH TIME: 1734112859.346489
[12/13 19:00:59     87s] Processing tracks to init pin-track alignment.
[12/13 19:00:59     87s] z: 2, totalTracks: 1
[12/13 19:00:59     87s] z: 4, totalTracks: 1
[12/13 19:00:59     87s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 19:00:59     87s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3850.5M, EPOCH TIME: 1734112859.347007
[12/13 19:00:59     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:59     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:59     87s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[12/13 19:00:59     87s] 
[12/13 19:00:59     87s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 19:00:59     87s] 
[12/13 19:00:59     87s]  Skipping Bad Lib Cell Checking (CMU) !
[12/13 19:00:59     87s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.001, REAL:0.001, MEM:3850.5M, EPOCH TIME: 1734112859.348148
[12/13 19:00:59     87s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3850.5M, EPOCH TIME: 1734112859.348188
[12/13 19:00:59     87s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3850.5M, EPOCH TIME: 1734112859.348360
[12/13 19:00:59     87s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3850.5MB).
[12/13 19:00:59     87s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.002, REAL:0.002, MEM:3850.5M, EPOCH TIME: 1734112859.348472
[12/13 19:00:59     87s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.003, REAL:0.002, MEM:3850.5M, EPOCH TIME: 1734112859.348498
[12/13 19:00:59     87s] TDRefine: refinePlace mode is spiral
[12/13 19:00:59     87s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2428672.15
[12/13 19:00:59     87s] OPERPROF:   Starting Refine-Place at level 2, MEM:3850.5M, EPOCH TIME: 1734112859.348552
[12/13 19:00:59     87s] *** Starting refinePlace (0:01:28 mem=3850.5M) ***
[12/13 19:00:59     87s] Total net bbox length = 5.529e+02 (2.479e+02 3.050e+02) (ext = 1.150e+02)
[12/13 19:00:59     87s] 
[12/13 19:00:59     87s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 19:00:59     87s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3850.5M, EPOCH TIME: 1734112859.348772
[12/13 19:00:59     87s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3850.5M, EPOCH TIME: 1734112859.348820
[12/13 19:00:59     87s] (I)      Default pattern map key = adc_default.
[12/13 19:00:59     87s] Set min layer with nano route mode ( 1 )
[12/13 19:00:59     87s] Set max layer with nano route mode ( 5 )
[12/13 19:00:59     87s] (I)      Default pattern map key = adc_default.
[12/13 19:00:59     87s] Set min layer with nano route mode ( 1 )
[12/13 19:00:59     87s] Set max layer with nano route mode ( 5 )
[12/13 19:00:59     87s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3850.5M, EPOCH TIME: 1734112859.351991
[12/13 19:00:59     87s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3850.5M, EPOCH TIME: 1734112859.352041
[12/13 19:00:59     87s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:3850.5M, EPOCH TIME: 1734112859.352073
[12/13 19:00:59     87s] Starting refinePlace ...
[12/13 19:00:59     87s] (I)      Default pattern map key = adc_default.
[12/13 19:00:59     87s] Set min layer with nano route mode ( 1 )
[12/13 19:00:59     87s] Set max layer with nano route mode ( 5 )
[12/13 19:00:59     87s] One DDP V2 for no tweak run.
[12/13 19:00:59     87s] (I)      Default pattern map key = adc_default.
[12/13 19:00:59     87s] Set min layer with nano route mode ( 1 )
[12/13 19:00:59     87s] Set max layer with nano route mode ( 5 )
[12/13 19:00:59     87s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3946.5M, EPOCH TIME: 1734112859.356729
[12/13 19:00:59     87s] DDP initSite1 nrRow 7 nrJob 7
[12/13 19:00:59     87s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3946.5M, EPOCH TIME: 1734112859.356784
[12/13 19:00:59     87s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:3946.5M, EPOCH TIME: 1734112859.356880
[12/13 19:00:59     87s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3946.5M, EPOCH TIME: 1734112859.356912
[12/13 19:00:59     87s] DDP markSite nrRow 7 nrJob 7
[12/13 19:00:59     87s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:3946.5M, EPOCH TIME: 1734112859.357014
[12/13 19:00:59     87s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:3946.5M, EPOCH TIME: 1734112859.357047
[12/13 19:00:59     87s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:3946.5M, EPOCH TIME: 1734112859.357152
[12/13 19:00:59     87s] OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.000, MEM:3946.5M, EPOCH TIME: 1734112859.357178
[12/13 19:00:59     87s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:3946.5M, EPOCH TIME: 1734112859.357225
[12/13 19:00:59     87s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:3946.5M, EPOCH TIME: 1734112859.357251
[12/13 19:00:59     87s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.000, REAL:0.000, MEM:3946.5M, EPOCH TIME: 1734112859.357354
[12/13 19:00:59     87s] ** Cut row section cpu time 0:00:00.0.
[12/13 19:00:59     87s]  ** Cut row section real time 0:00:00.0.
[12/13 19:00:59     87s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.000, MEM:3946.5M, EPOCH TIME: 1734112859.357395
[12/13 19:00:59     87s]   Spread Effort: high, post-route mode, useDDP on.
[12/13 19:00:59     87s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3818.5MB) @(0:01:28 - 0:01:28).
[12/13 19:00:59     87s] Move report: preRPlace moves 3 insts, mean move: 1.07 um, max move: 1.38 um 
[12/13 19:00:59     87s] 	Max move on inst (therm1/g305__6783): (25.30, 16.56) --> (23.92, 16.56)
[12/13 19:00:59     87s] 	Length: 10 sites, height: 1 rows, site name: CoreSite, cell type: OAI22X2
[12/13 19:00:59     87s] wireLenOptFixPriorityInst 4 inst fixed
[12/13 19:00:59     87s] 
[12/13 19:00:59     87s] Running Spiral MT with 8 threads  fetchWidth=8 
[12/13 19:00:59     87s] Move report: legalization moves 1 insts, mean move: 13.34 um, max move: 13.34 um spiral
[12/13 19:00:59     87s] 	Max move on inst (therm1/g312): (22.54, 16.56) --> (13.34, 12.42)
[12/13 19:00:59     87s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[12/13 19:00:59     87s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/13 19:00:59     87s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3821.5MB) @(0:01:28 - 0:01:28).
[12/13 19:00:59     87s] Move report: Detail placement moves 3 insts, mean move: 5.52 um, max move: 14.72 um 
[12/13 19:00:59     87s] 	Max move on inst (therm1/g312): (23.92, 16.56) --> (13.34, 12.42)
[12/13 19:00:59     87s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3821.5MB
[12/13 19:00:59     87s] Statistics of distance of Instance movement in refine placement:
[12/13 19:00:59     87s]   maximum (X+Y) =        14.72 um
[12/13 19:00:59     87s]   inst (therm1/g312) with max move: (23.92, 16.56) -> (13.34, 12.42)
[12/13 19:00:59     87s]   mean    (X+Y) =         5.52 um
[12/13 19:00:59     87s] Summary Report:
[12/13 19:00:59     87s] Instances move: 3 (out of 26 movable)
[12/13 19:00:59     87s] Instances flipped: 0
[12/13 19:00:59     87s] Mean displacement: 5.52 um
[12/13 19:00:59     87s] Max displacement: 14.72 um (Instance: therm1/g312) (23.92, 16.56) -> (13.34, 12.42)
[12/13 19:00:59     87s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: INVX2
[12/13 19:00:59     87s] 	Violation at original loc: Overlapping with other instance
[12/13 19:00:59     87s] Total instances moved : 3
[12/13 19:00:59     87s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.018, REAL:0.017, MEM:3821.5M, EPOCH TIME: 1734112859.368745
[12/13 19:00:59     87s] Total net bbox length = 5.681e+02 (2.585e+02 3.096e+02) (ext = 1.155e+02)
[12/13 19:00:59     87s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3821.5MB
[12/13 19:00:59     87s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3821.5MB) @(0:01:28 - 0:01:28).
[12/13 19:00:59     87s] *** Finished refinePlace (0:01:28 mem=3821.5M) ***
[12/13 19:00:59     87s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2428672.15
[12/13 19:00:59     87s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.022, REAL:0.020, MEM:3821.5M, EPOCH TIME: 1734112859.368942
[12/13 19:00:59     87s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:3821.5M, EPOCH TIME: 1734112859.368987
[12/13 19:00:59     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:28).
[12/13 19:00:59     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:59     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:59     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:59     87s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.001, REAL:0.001, MEM:3814.5M, EPOCH TIME: 1734112859.370129
[12/13 19:00:59     87s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.026, REAL:0.024, MEM:3814.5M, EPOCH TIME: 1734112859.370176
[12/13 19:00:59     87s] End: GigaOpt Optimization in WNS mode
[12/13 19:00:59     87s] Skipping post route harden opt
[12/13 19:00:59     87s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/13 19:00:59     87s] Deleting Lib Analyzer.
[12/13 19:00:59     87s] GigaOpt: target slack met, skip TNS optimization
[12/13 19:00:59     87s]   Timing Snapshot: (REF)
[12/13 19:00:59     87s]      Weighted WNS: 0.000
[12/13 19:00:59     87s]       All  PG WNS: 0.000
[12/13 19:00:59     87s]       High PG WNS: 0.000
[12/13 19:00:59     87s]       All  PG TNS: 0.000
[12/13 19:00:59     87s]       High PG TNS: 0.000
[12/13 19:00:59     87s]       Low  PG TNS: 0.000
[12/13 19:00:59     87s]    Category Slack: { [L, 0.015] }
[12/13 19:00:59     87s] 
[12/13 19:00:59     87s] 
[12/13 19:00:59     87s] Creating Lib Analyzer ...
[12/13 19:00:59     87s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[12/13 19:00:59     87s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[12/13 19:00:59     87s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[12/13 19:00:59     87s] 
[12/13 19:00:59     87s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/13 19:00:59     87s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:28 mem=3848.5M
[12/13 19:00:59     87s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:28 mem=3848.5M
[12/13 19:00:59     87s] Creating Lib Analyzer, finished. 
[12/13 19:00:59     87s] **INFO: flowCheckPoint #10 OptimizationPreEco
[12/13 19:00:59     87s] Running postRoute recovery in preEcoRoute mode
[12/13 19:00:59     87s] **optDesign ... cpu = 0:00:03, real = 0:00:13, mem = 2672.4M, totSessionCpu=0:01:28 **
[12/13 19:00:59     87s]   DRV Snapshot: (TGT)
[12/13 19:00:59     87s]          Tran DRV: 0 (0)
[12/13 19:00:59     87s]           Cap DRV: 0 (0)
[12/13 19:00:59     87s]        Fanout DRV: 0 (0)
[12/13 19:00:59     87s]            Glitch: 0 (0)
[12/13 19:00:59     87s] Checking DRV degradation...
[12/13 19:00:59     87s] 
[12/13 19:00:59     87s] Recovery Manager:
[12/13 19:00:59     87s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/13 19:00:59     87s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/13 19:00:59     87s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/13 19:00:59     87s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[12/13 19:00:59     87s] 
[12/13 19:00:59     87s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[12/13 19:00:59     87s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3847.25M, totSessionCpu=0:01:28).
[12/13 19:00:59     87s] **optDesign ... cpu = 0:00:03, real = 0:00:13, mem = 2672.4M, totSessionCpu=0:01:28 **
[12/13 19:00:59     87s] 
[12/13 19:00:59     88s]   DRV Snapshot: (REF)
[12/13 19:00:59     88s]          Tran DRV: 0 (0)
[12/13 19:00:59     88s]           Cap DRV: 0 (0)
[12/13 19:00:59     88s]        Fanout DRV: 0 (0)
[12/13 19:00:59     88s]            Glitch: 0 (0)
[12/13 19:00:59     88s] Skipping pre eco harden opt
[12/13 19:00:59     88s] **INFO: Skipping refine place as design is in placed state
[12/13 19:00:59     88s] {MMLU 0 1 47}
[12/13 19:00:59     88s] ### Creating LA Mngr. totSessionCpu=0:01:28 mem=4108.9M
[12/13 19:00:59     88s] ### Creating LA Mngr, finished. totSessionCpu=0:01:28 mem=4108.9M
[12/13 19:00:59     88s] Default Rule : ""
[12/13 19:00:59     88s] Non Default Rules :
[12/13 19:00:59     88s] Worst Slack : 214748.365 ns
[12/13 19:00:59     88s] 
[12/13 19:00:59     88s] Start Layer Assignment ...
[12/13 19:00:59     88s] WNS(214748.365ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[12/13 19:00:59     88s] 
[12/13 19:00:59     88s] Select 0 cadidates out of 49.
[12/13 19:00:59     88s] No critical nets selected. Skipped !
[12/13 19:00:59     88s] 
[12/13 19:00:59     88s] Start Assign Priority Nets ...
[12/13 19:00:59     88s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[12/13 19:00:59     88s] Existing Priority Nets 0 (0.0%)
[12/13 19:00:59     88s] Assigned Priority Nets 0 (0.0%)
[12/13 19:00:59     88s] 
[12/13 19:00:59     88s] Set Prefer Layer Routing Effort ...
[12/13 19:00:59     88s] Total Net(47) IPOed(0) PreferLayer(0) -> MediumEffort(0)
[12/13 19:00:59     88s] 
[12/13 19:00:59     88s] {MMLU 0 1 47}
[12/13 19:00:59     88s] #optDebug: Start CG creation (mem=4108.9M)
[12/13 19:00:59     88s]  ...initializing CG ToF 929.2000um
[12/13 19:00:59     88s] (cpu=0:00:00.0, mem=4108.9M)
[12/13 19:00:59     88s]  ...processing cgPrt (cpu=0:00:00.0, mem=4108.9M)
[12/13 19:00:59     88s]  ...processing cgEgp (cpu=0:00:00.0, mem=4108.9M)
[12/13 19:00:59     88s]  ...processing cgPbk (cpu=0:00:00.0, mem=4108.9M)
[12/13 19:00:59     88s]  ...processing cgNrb(cpu=0:00:00.0, mem=4108.9M)
[12/13 19:00:59     88s]  ...processing cgObs (cpu=0:00:00.0, mem=4108.9M)
[12/13 19:00:59     88s]  ...processing cgCon (cpu=0:00:00.0, mem=4108.9M)
[12/13 19:00:59     88s]  ...processing cgPdm (cpu=0:00:00.0, mem=4108.9M)
[12/13 19:00:59     88s] #optDebug: Finish CG creation (cpu=0:00:00.0, mem=4108.9M)
[12/13 19:00:59     88s] ### Creating LA Mngr. totSessionCpu=0:01:28 mem=4108.9M
[12/13 19:00:59     88s] ### Creating LA Mngr, finished. totSessionCpu=0:01:28 mem=4108.9M
[12/13 19:00:59     88s] Default Rule : ""
[12/13 19:00:59     88s] Non Default Rules :
[12/13 19:00:59     88s] Worst Slack : 0.015 ns
[12/13 19:00:59     88s] 
[12/13 19:00:59     88s] Start Layer Assignment ...
[12/13 19:00:59     88s] WNS(0.015ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[12/13 19:00:59     88s] 
[12/13 19:00:59     88s] Select 0 cadidates out of 49.
[12/13 19:00:59     88s] No critical nets selected. Skipped !
[12/13 19:00:59     88s] 
[12/13 19:00:59     88s] Start Assign Priority Nets ...
[12/13 19:00:59     88s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[12/13 19:00:59     88s] Existing Priority Nets 0 (0.0%)
[12/13 19:00:59     88s] Assigned Priority Nets 0 (0.0%)
[12/13 19:00:59     88s] {MMLU 0 1 47}
[12/13 19:00:59     88s] ### Creating LA Mngr. totSessionCpu=0:01:28 mem=4108.9M
[12/13 19:00:59     88s] ### Creating LA Mngr, finished. totSessionCpu=0:01:28 mem=4108.9M
[12/13 19:00:59     88s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4108.9M, EPOCH TIME: 1734112859.630237
[12/13 19:00:59     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:59     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:59     88s] 
[12/13 19:00:59     88s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 19:00:59     88s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.002, REAL:0.001, MEM:4108.9M, EPOCH TIME: 1734112859.631496
[12/13 19:00:59     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:59     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:00:59     88s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.015  |   N/A   |  0.015  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   12    |   N/A   |   12    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.777%
------------------------------------------------------------------

[12/13 19:00:59     88s] **optDesign ... cpu = 0:00:03, real = 0:00:13, mem = 2625.6M, totSessionCpu=0:01:28 **
[12/13 19:00:59     88s] **INFO: flowCheckPoint #11 GlobalDetailRoute
[12/13 19:00:59     88s] -route_with_eco false                     # bool, default=false, user setting
[12/13 19:00:59     88s] -route_selected_net_only false            # bool, default=false, user setting
[12/13 19:00:59     88s] -route_with_timing_driven false           # bool, default=false, user setting
[12/13 19:00:59     88s] -route_with_si_driven false               # bool, default=false, user setting
[12/13 19:00:59     88s] Existing Dirty Nets : 0
[12/13 19:00:59     88s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[12/13 19:00:59     88s] Reset Dirty Nets : 0
[12/13 19:00:59     88s] *** EcoRoute #1 [begin] (optDesign #3) : totSession cpu/real = 0:01:28.1/0:08:23.8 (0.2), mem = 3802.9M
[12/13 19:00:59     88s] 
[12/13 19:00:59     88s] globalDetailRoute
[12/13 19:00:59     88s] 
[12/13 19:00:59     88s] #Start globalDetailRoute on Fri Dec 13 19:00:59 2024
[12/13 19:00:59     88s] #
[12/13 19:00:59     88s] ### Time Record (globalDetailRoute) is installed.
[12/13 19:00:59     88s] ### Time Record (Pre Callback) is installed.
[12/13 19:00:59     88s] Closing parasitic data file '/tmp/innovus_temp_2428672_cae-europractice1.othr.de_cae3_jwhMbe/adc_2428672_8yvURL.rcdb.d/adc.rcdb.d': 85 access done (mem: 3850.949M)
[12/13 19:00:59     88s] eee: RC Grid Memory freed=540
[12/13 19:00:59     88s] ### Time Record (Pre Callback) is uninstalled.
[12/13 19:00:59     88s] ### Time Record (DB Import) is installed.
[12/13 19:00:59     88s] ### Time Record (Timing Data Generation) is installed.
[12/13 19:00:59     88s] ### Time Record (Timing Data Generation) is uninstalled.
[12/13 19:00:59     88s] ### Net info: total nets: 49
[12/13 19:00:59     88s] ### Net info: dirty nets: 0
[12/13 19:00:59     88s] ### Net info: marked as disconnected nets: 0
[12/13 19:00:59     88s] #num needed restored net=0
[12/13 19:00:59     88s] #need_extraction net=0 (total=49)
[12/13 19:00:59     88s] ### Net info: fully routed nets: 43
[12/13 19:00:59     88s] ### Net info: trivial (< 2 pins) nets: 6
[12/13 19:00:59     88s] ### Net info: unrouted nets: 0
[12/13 19:00:59     88s] ### Net info: re-extraction nets: 0
[12/13 19:00:59     88s] ### Net info: ignored nets: 0
[12/13 19:00:59     88s] ### Net info: skip routing nets: 0
[12/13 19:00:59     88s] ### import design signature (72): route=1222604960 fixed_route=1694428796 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1362183552 dirty_area=0 del_dirty_area=0 cell=1008924937 placement=168205267 pin_access=1458241054 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675
[12/13 19:00:59     88s] ### Time Record (DB Import) is uninstalled.
[12/13 19:00:59     88s] #NanoRoute Version 22.33-s094_1 NR230808-0153/22_13-UB
[12/13 19:00:59     88s] #RTESIG:78da95944f4fc3300cc539f329ac6e87226d25769a7f5724ae8026e03a756b3655ea52a9
[12/13 19:00:59     88s] #       4d0f7c7b024288a132d35cfbabf39eed97c5f2f57e03195121e57a10aedc223c6c480a2b
[12/13 19:00:59     88s] #       ec5aa092b7445b94eb97bbec7ab17c7c7a960487aa1d3ce4bbae6b5750bf85ead4eca1f6
[12/13 19:00:59     88s] #       876a6c230c3ec6261c6fbe683987366e0e8dd20216e2f3407e68bb2aae601c7cff9b2b15
[12/13 19:00:59     88s] #       c47efcae3a81502900216f42f447df4f234a41f65126837c887dfac0e923a567fe2105ce
[12/13 19:00:59     88s] #       6980d6863366489d579c62a480ac1a63f743e714a625779b4309585a4441a42fb7d3e979
[12/13 19:00:59     88s] #       b3165842d6efb7a7aef66db16bc265b128d24439e388da9e596234a095f3703307d7c9a1
[12/13 19:00:59     88s] #       b285e2f75997c87bd3caf09041c7435622170e7429e8d910ab50577d9d46e3c378fa8b4c
[12/13 19:00:59     88s] #       a9085df00ce5d8cc0ab23c63d8a5254c39e59a40688987287953cc334225af9ad47f2e53
[12/13 19:00:59     88s] #       f61f90beb82a57ef16d0dddf
[12/13 19:00:59     88s] #
[12/13 19:00:59     88s] #Skip comparing routing design signature in db-snapshot flow
[12/13 19:00:59     88s] ### Time Record (Data Preparation) is installed.
[12/13 19:00:59     88s] #RTESIG:78da9594414fc3300c8539f32bac6c87226d25769a34b92271053401d7a95bb3a952d74a
[12/13 19:00:59     88s] #       6d7ae0df132684182af5da6bbf38efd9cf592cdf1f37208852a5d6bd74d916e169434a5a
[12/13 19:00:59     88s] #       69d712b5ba27daa25abf3d88dbc5f2f9e555111c8abaf790ecdab65e41f9d114a76a0fa5
[12/13 19:00:59     88s] #       3f14431da0f72154cdf1ee9b5673e8dccda15159c0549e3f480e755b84150cbdeffe7299
[12/13 19:00:59     88s] #       86d00d3f554710ca2420245513fcd177e388d620beca0848fad0c51f9c3ed266e6092571
[12/13 19:00:59     88s] #       4e038cc9396339e9cb8a638c92208a21b4bf748e614671b73954809945944466ba9dcecc
[12/13 19:00:59     88s] #       9bb5c40c44b7df9edad2d7e9ae6aa6c5a28c13e58c231a7b6189d18056cdc3f339b8890e
[12/13 19:00:59     88s] #       b54d359f679321efcde89c8772743c641572cb812e2ebae843d1944557c6d1f86638fd47
[12/13 19:00:59     88s] #       c6ad68dac63394e3c2862e8e439cd54f67812459f60190399b6ec2b8d05cb7082df110c5
[12/13 19:00:59     88s] #       2668e6bda18c574dfa9acbb4bd02329399baf904a524ea98
[12/13 19:00:59     88s] #
[12/13 19:00:59     88s] ### Time Record (Data Preparation) is uninstalled.
[12/13 19:00:59     88s] ### Time Record (Global Routing) is installed.
[12/13 19:00:59     88s] ### Time Record (Global Routing) is uninstalled.
[12/13 19:00:59     88s] #Total number of trivial nets (e.g. < 2 pins) = 6 (skipped).
[12/13 19:00:59     88s] #Total number of routable nets = 43.
[12/13 19:00:59     88s] #Total number of nets in the design = 49.
[12/13 19:00:59     88s] #8 routable nets do not have any wires.
[12/13 19:00:59     88s] #35 routable nets have routed wires.
[12/13 19:00:59     88s] #8 nets will be global routed.
[12/13 19:00:59     88s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/13 19:00:59     88s] #Using multithreading with 8 threads.
[12/13 19:00:59     88s] ### Time Record (Data Preparation) is installed.
[12/13 19:00:59     88s] #Start routing data preparation on Fri Dec 13 19:00:59 2024
[12/13 19:00:59     88s] #
[12/13 19:00:59     88s] #Minimum voltage of a net in the design = 0.000.
[12/13 19:00:59     88s] #Maximum voltage of a net in the design = 1.980.
[12/13 19:00:59     88s] #Voltage range [0.000 - 1.980] has 47 nets.
[12/13 19:00:59     88s] #Voltage range [1.620 - 1.980] has 1 net.
[12/13 19:00:59     88s] #Voltage range [0.000 - 0.000] has 1 net.
[12/13 19:00:59     88s] #Build and mark too close pins for the same net.
[12/13 19:00:59     88s] ### Time Record (Cell Pin Access) is installed.
[12/13 19:00:59     88s] #Initial pin access analysis.
[12/13 19:00:59     88s] #Detail pin access analysis.
[12/13 19:00:59     88s] ### Time Record (Cell Pin Access) is uninstalled.
[12/13 19:00:59     88s] # met1         H   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[12/13 19:00:59     88s] # met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[12/13 19:00:59     88s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[12/13 19:00:59     88s] # met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
[12/13 19:00:59     88s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[12/13 19:00:59     88s] #Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
[12/13 19:00:59     88s] #shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
[12/13 19:00:59     88s] #pin_access_rlayer=2(met2)
[12/13 19:00:59     88s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[12/13 19:00:59     88s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[12/13 19:00:59     88s] #enable_dpt_layer_shield=F
[12/13 19:00:59     88s] #has_line_end_grid=F
[12/13 19:00:59     88s] #Processed 6/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(3 insts marked dirty, reset pre-exisiting dirty flag on 3 insts, 0 nets marked need extraction)
[12/13 19:00:59     88s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2632.15 (MB), peak = 3118.22 (MB)
[12/13 19:00:59     88s] #Regenerating Ggrids automatically.
[12/13 19:00:59     88s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[12/13 19:00:59     88s] #Using automatically generated G-grids.
[12/13 19:00:59     88s] #Done routing data preparation.
[12/13 19:00:59     88s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2634.41 (MB), peak = 3118.22 (MB)
[12/13 19:00:59     88s] #Minimum voltage of a net in the design = 0.000.
[12/13 19:00:59     88s] #Maximum voltage of a net in the design = 1.980.
[12/13 19:00:59     88s] #Voltage range [0.000 - 1.980] has 47 nets.
[12/13 19:00:59     88s] #Voltage range [1.620 - 1.980] has 1 net.
[12/13 19:00:59     88s] #Voltage range [0.000 - 0.000] has 1 net.
[12/13 19:00:59     88s] #
[12/13 19:00:59     88s] #Finished routing data preparation on Fri Dec 13 19:00:59 2024
[12/13 19:00:59     88s] #
[12/13 19:00:59     88s] #Cpu time = 00:00:00
[12/13 19:00:59     88s] #Elapsed time = 00:00:00
[12/13 19:00:59     88s] #Increased memory = 6.17 (MB)
[12/13 19:00:59     88s] #Total memory = 2634.41 (MB)
[12/13 19:00:59     88s] #Peak memory = 3118.22 (MB)
[12/13 19:00:59     88s] #
[12/13 19:00:59     88s] ### Time Record (Data Preparation) is uninstalled.
[12/13 19:00:59     88s] ### Time Record (Global Routing) is installed.
[12/13 19:00:59     88s] #
[12/13 19:00:59     88s] #Start global routing on Fri Dec 13 19:00:59 2024
[12/13 19:00:59     88s] #
[12/13 19:00:59     88s] #
[12/13 19:00:59     88s] #Start global routing initialization on Fri Dec 13 19:00:59 2024
[12/13 19:00:59     88s] #
[12/13 19:00:59     88s] #Number of eco nets is 8
[12/13 19:00:59     88s] #
[12/13 19:00:59     88s] #Start global routing data preparation on Fri Dec 13 19:00:59 2024
[12/13 19:00:59     88s] #
[12/13 19:00:59     88s] ### build_merged_routing_blockage_rect_list starts on Fri Dec 13 19:00:59 2024 with memory = 2634.41 (MB), peak = 3118.22 (MB)
[12/13 19:00:59     88s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:3.0 GB --0.98 [8]--
[12/13 19:00:59     88s] #Start routing resource analysis on Fri Dec 13 19:00:59 2024
[12/13 19:00:59     88s] #
[12/13 19:00:59     88s] ### init_is_bin_blocked starts on Fri Dec 13 19:00:59 2024 with memory = 2634.41 (MB), peak = 3118.22 (MB)
[12/13 19:00:59     88s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:3.0 GB --0.98 [8]--
[12/13 19:00:59     88s] ### PDHT_Row_Thread::compute_flow_cap starts on Fri Dec 13 19:00:59 2024 with memory = 2634.41 (MB), peak = 3118.22 (MB)
[12/13 19:00:59     88s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:3.0 GB --1.21 [8]--
[12/13 19:00:59     88s] ### adjust_flow_cap starts on Fri Dec 13 19:00:59 2024 with memory = 2635.80 (MB), peak = 3118.22 (MB)
[12/13 19:00:59     88s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:3.0 GB --1.00 [8]--
[12/13 19:00:59     88s] ### adjust_flow_per_partial_route_obs starts on Fri Dec 13 19:00:59 2024 with memory = 2628.86 (MB), peak = 3118.22 (MB)
[12/13 19:00:59     88s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:3.0 GB --0.98 [8]--
[12/13 19:00:59     88s] ### set_via_blocked starts on Fri Dec 13 19:00:59 2024 with memory = 2628.86 (MB), peak = 3118.22 (MB)
[12/13 19:01:00     88s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:3.0 GB --0.98 [8]--
[12/13 19:01:00     88s] ### copy_flow starts on Fri Dec 13 19:01:00 2024 with memory = 2819.64 (MB), peak = 3118.22 (MB)
[12/13 19:01:00     88s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.0 GB --0.95 [8]--
[12/13 19:01:00     88s] #Routing resource analysis is done on Fri Dec 13 19:01:00 2024
[12/13 19:01:00     88s] #
[12/13 19:01:00     88s] ### report_flow_cap starts on Fri Dec 13 19:01:00 2024 with memory = 2629.64 (MB), peak = 3118.22 (MB)
[12/13 19:01:00     88s] #  Resource Analysis:
[12/13 19:01:00     88s] #
[12/13 19:01:00     88s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/13 19:01:00     88s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/13 19:01:00     88s] #  --------------------------------------------------------------
[12/13 19:01:00     88s] #  met1           H          50          48          25    12.00%
[12/13 19:01:00     88s] #  met2           V          63          39          25     0.00%
[12/13 19:01:00     88s] #  met3           H          53          21          25     0.00%
[12/13 19:01:00     88s] #  met4           V          55          21          25     0.00%
[12/13 19:01:00     88s] #  met5           H           7           5          25    40.00%
[12/13 19:01:00     88s] #  --------------------------------------------------------------
[12/13 19:01:00     88s] #  Total                    229      36.65%         125    10.40%
[12/13 19:01:00     88s] #
[12/13 19:01:00     88s] #  1 nets (2.04%) with 1 preferred extra spacing.
[12/13 19:01:00     88s] #
[12/13 19:01:00     88s] #
[12/13 19:01:00     88s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:3.0 GB --1.00 [8]--
[12/13 19:01:00     88s] ### analyze_m2_tracks starts on Fri Dec 13 19:01:00 2024 with memory = 2629.64 (MB), peak = 3118.22 (MB)
[12/13 19:01:00     88s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:3.0 GB --0.98 [8]--
[12/13 19:01:00     88s] ### report_initial_resource starts on Fri Dec 13 19:01:00 2024 with memory = 2629.64 (MB), peak = 3118.22 (MB)
[12/13 19:01:00     88s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:3.0 GB --0.97 [8]--
[12/13 19:01:00     88s] ### mark_pg_pins_accessibility starts on Fri Dec 13 19:01:00 2024 with memory = 2629.64 (MB), peak = 3118.22 (MB)
[12/13 19:01:00     88s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:3.0 GB --0.98 [8]--
[12/13 19:01:00     88s] ### set_net_region starts on Fri Dec 13 19:01:00 2024 with memory = 2629.64 (MB), peak = 3118.22 (MB)
[12/13 19:01:00     88s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:3.0 GB --0.97 [8]--
[12/13 19:01:00     88s] #
[12/13 19:01:00     88s] #Global routing data preparation is done on Fri Dec 13 19:01:00 2024
[12/13 19:01:00     88s] #
[12/13 19:01:00     88s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2629.64 (MB), peak = 3118.22 (MB)
[12/13 19:01:00     88s] #
[12/13 19:01:00     88s] ### prepare_level starts on Fri Dec 13 19:01:00 2024 with memory = 2629.64 (MB), peak = 3118.22 (MB)
[12/13 19:01:00     88s] ### init level 1 starts on Fri Dec 13 19:01:00 2024 with memory = 2629.64 (MB), peak = 3118.22 (MB)
[12/13 19:01:00     88s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:3.0 GB --0.97 [8]--
[12/13 19:01:00     88s] ### Level 1 hgrid = 5 X 5
[12/13 19:01:00     88s] ### prepare_level_flow starts on Fri Dec 13 19:01:00 2024 with memory = 2629.64 (MB), peak = 3118.22 (MB)
[12/13 19:01:00     88s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:3.0 GB --0.98 [8]--
[12/13 19:01:00     88s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:3.0 GB --1.00 [8]--
[12/13 19:01:00     88s] #
[12/13 19:01:00     88s] #Global routing initialization is done on Fri Dec 13 19:01:00 2024
[12/13 19:01:00     88s] #
[12/13 19:01:00     88s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2629.64 (MB), peak = 3118.22 (MB)
[12/13 19:01:00     88s] #
[12/13 19:01:00     88s] #start global routing iteration 1...
[12/13 19:01:00     88s] ### init_flow_edge starts on Fri Dec 13 19:01:00 2024 with memory = 2629.64 (MB), peak = 3118.22 (MB)
[12/13 19:01:00     88s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:3.0 GB --1.00 [8]--
[12/13 19:01:00     88s] ### routing at level 1 (topmost level) iter 0
[12/13 19:01:00     88s] ### measure_qor starts on Fri Dec 13 19:01:00 2024 with memory = 2629.46 (MB), peak = 3118.22 (MB)
[12/13 19:01:00     88s] ### measure_congestion starts on Fri Dec 13 19:01:00 2024 with memory = 2629.46 (MB), peak = 3118.22 (MB)
[12/13 19:01:00     88s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:3.0 GB --0.98 [8]--
[12/13 19:01:00     88s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:3.0 GB --0.95 [8]--
[12/13 19:01:00     88s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2629.46 (MB), peak = 3118.22 (MB)
[12/13 19:01:00     88s] #
[12/13 19:01:00     88s] #start global routing iteration 2...
[12/13 19:01:00     88s] ### routing at level 1 (topmost level) iter 1
[12/13 19:01:00     88s] ### measure_qor starts on Fri Dec 13 19:01:00 2024 with memory = 2629.46 (MB), peak = 3118.22 (MB)
[12/13 19:01:00     88s] ### measure_congestion starts on Fri Dec 13 19:01:00 2024 with memory = 2629.46 (MB), peak = 3118.22 (MB)
[12/13 19:01:00     88s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:3.0 GB --0.97 [8]--
[12/13 19:01:00     88s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:3.0 GB --0.93 [8]--
[12/13 19:01:00     88s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2629.46 (MB), peak = 3118.22 (MB)
[12/13 19:01:00     88s] #
[12/13 19:01:00     88s] ### route_end starts on Fri Dec 13 19:01:00 2024 with memory = 2629.46 (MB), peak = 3118.22 (MB)
[12/13 19:01:00     88s] #
[12/13 19:01:00     88s] #Total number of trivial nets (e.g. < 2 pins) = 6 (skipped).
[12/13 19:01:00     88s] #Total number of routable nets = 43.
[12/13 19:01:00     88s] #Total number of nets in the design = 49.
[12/13 19:01:00     88s] #
[12/13 19:01:00     88s] #43 routable nets have routed wires.
[12/13 19:01:00     88s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/13 19:01:00     88s] #
[12/13 19:01:00     88s] #Routed nets constraints summary:
[12/13 19:01:00     88s] #-----------------------------
[12/13 19:01:00     88s] #        Rules   Unconstrained  
[12/13 19:01:00     88s] #-----------------------------
[12/13 19:01:00     88s] #      Default               8  
[12/13 19:01:00     88s] #-----------------------------
[12/13 19:01:00     88s] #        Total               8  
[12/13 19:01:00     88s] #-----------------------------
[12/13 19:01:00     88s] #
[12/13 19:01:00     88s] #Routing constraints summary of the whole design:
[12/13 19:01:00     88s] #------------------------------------------------
[12/13 19:01:00     88s] #        Rules   Pref Extra Space   Unconstrained  
[12/13 19:01:00     88s] #------------------------------------------------
[12/13 19:01:00     88s] #      Default                  1              42  
[12/13 19:01:00     88s] #------------------------------------------------
[12/13 19:01:00     88s] #        Total                  1              42  
[12/13 19:01:00     88s] #------------------------------------------------
[12/13 19:01:00     88s] #
[12/13 19:01:00     88s] ### adjust_flow_per_partial_route_obs starts on Fri Dec 13 19:01:00 2024 with memory = 2629.46 (MB), peak = 3118.22 (MB)
[12/13 19:01:00     88s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:3.0 GB --0.98 [8]--
[12/13 19:01:00     88s] ### cal_base_flow starts on Fri Dec 13 19:01:00 2024 with memory = 2629.46 (MB), peak = 3118.22 (MB)
[12/13 19:01:00     88s] ### init_flow_edge starts on Fri Dec 13 19:01:00 2024 with memory = 2629.46 (MB), peak = 3118.22 (MB)
[12/13 19:01:00     88s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:3.0 GB --1.00 [8]--
[12/13 19:01:00     88s] ### cal_flow starts on Fri Dec 13 19:01:00 2024 with memory = 2628.95 (MB), peak = 3118.22 (MB)
[12/13 19:01:00     88s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:3.0 GB --0.98 [8]--
[12/13 19:01:00     88s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:3.0 GB --1.00 [8]--
[12/13 19:01:00     88s] ### report_overcon starts on Fri Dec 13 19:01:00 2024 with memory = 2628.95 (MB), peak = 3118.22 (MB)
[12/13 19:01:00     88s] #
[12/13 19:01:00     88s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/13 19:01:00     88s] #
[12/13 19:01:00     88s] #                 OverCon          
[12/13 19:01:00     88s] #                  #Gcell    %Gcell
[12/13 19:01:00     88s] #     Layer           (1)   OverCon  Flow/Cap
[12/13 19:01:00     88s] #  ----------------------------------------------
[12/13 19:01:00     88s] #  met1          0(0.00%)   (0.00%)     0.49  
[12/13 19:01:00     88s] #  met2          0(0.00%)   (0.00%)     0.39  
[12/13 19:01:00     88s] #  met3          0(0.00%)   (0.00%)     0.28  
[12/13 19:01:00     88s] #  met4          0(0.00%)   (0.00%)     0.07  
[12/13 19:01:00     88s] #  met5          0(0.00%)   (0.00%)     0.00  
[12/13 19:01:00     88s] #  ----------------------------------------------
[12/13 19:01:00     88s] #     Total      0(0.00%)   (0.00%)
[12/13 19:01:00     88s] #
[12/13 19:01:00     88s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[12/13 19:01:00     88s] #  Overflow after GR: 0.00% H + 0.00% V
[12/13 19:01:00     88s] #
[12/13 19:01:00     88s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:3.0 GB --1.00 [8]--
[12/13 19:01:00     88s] ### cal_base_flow starts on Fri Dec 13 19:01:00 2024 with memory = 2628.95 (MB), peak = 3118.22 (MB)
[12/13 19:01:00     88s] ### init_flow_edge starts on Fri Dec 13 19:01:00 2024 with memory = 2628.95 (MB), peak = 3118.22 (MB)
[12/13 19:01:00     89s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:3.0 GB --1.00 [8]--
[12/13 19:01:00     89s] ### cal_flow starts on Fri Dec 13 19:01:00 2024 with memory = 2628.80 (MB), peak = 3118.22 (MB)
[12/13 19:01:00     89s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:3.0 GB --0.98 [8]--
[12/13 19:01:00     89s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:3.0 GB --1.00 [8]--
[12/13 19:01:00     89s] ### generate_cong_map_content starts on Fri Dec 13 19:01:00 2024 with memory = 2628.80 (MB), peak = 3118.22 (MB)
[12/13 19:01:00     89s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:3.0 GB --1.00 [8]--
[12/13 19:01:00     89s] ### update starts on Fri Dec 13 19:01:00 2024 with memory = 2628.80 (MB), peak = 3118.22 (MB)
[12/13 19:01:00     89s] #Complete Global Routing.
[12/13 19:01:00     89s] #Total number of nets with non-default rule or having extra spacing = 1
[12/13 19:01:00     89s] #Total wire length = 599 um.
[12/13 19:01:00     89s] #Total half perimeter of net bounding box = 700 um.
[12/13 19:01:00     89s] #Total wire length on LAYER met1 = 108 um.
[12/13 19:01:00     89s] #Total wire length on LAYER met2 = 287 um.
[12/13 19:01:00     89s] #Total wire length on LAYER met3 = 114 um.
[12/13 19:01:00     89s] #Total wire length on LAYER met4 = 90 um.
[12/13 19:01:00     89s] #Total wire length on LAYER met5 = 0 um.
[12/13 19:01:00     89s] #Total number of vias = 148
[12/13 19:01:00     89s] #Up-Via Summary (total 148):
[12/13 19:01:00     89s] #           
[12/13 19:01:00     89s] #-----------------------
[12/13 19:01:00     89s] # met1               88
[12/13 19:01:00     89s] # met2               46
[12/13 19:01:00     89s] # met3               14
[12/13 19:01:00     89s] #-----------------------
[12/13 19:01:00     89s] #                   148 
[12/13 19:01:00     89s] #
[12/13 19:01:00     89s] ### update cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:3.0 GB --0.99 [8]--
[12/13 19:01:00     89s] ### report_overcon starts on Fri Dec 13 19:01:00 2024 with memory = 2628.80 (MB), peak = 3118.22 (MB)
[12/13 19:01:00     89s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:3.0 GB --0.98 [8]--
[12/13 19:01:00     89s] ### report_overcon starts on Fri Dec 13 19:01:00 2024 with memory = 2628.80 (MB), peak = 3118.22 (MB)
[12/13 19:01:00     89s] #Max overcon = 0 track.
[12/13 19:01:00     89s] #Total overcon = 0.00%.
[12/13 19:01:00     89s] #Worst layer Gcell overcon rate = 0.00%.
[12/13 19:01:00     89s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:3.0 GB --0.98 [8]--
[12/13 19:01:00     89s] ### route_end cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:3.0 GB --1.00 [8]--
[12/13 19:01:00     89s] ### global_route design signature (75): route=1984532733 net_attr=1736568956
[12/13 19:01:00     89s] #
[12/13 19:01:00     89s] #Global routing statistics:
[12/13 19:01:00     89s] #Cpu time = 00:00:01
[12/13 19:01:00     89s] #Elapsed time = 00:00:01
[12/13 19:01:00     89s] #Increased memory = -5.61 (MB)
[12/13 19:01:00     89s] #Total memory = 2628.80 (MB)
[12/13 19:01:00     89s] #Peak memory = 3118.22 (MB)
[12/13 19:01:00     89s] #
[12/13 19:01:00     89s] #Finished global routing on Fri Dec 13 19:01:00 2024
[12/13 19:01:00     89s] #
[12/13 19:01:00     89s] #
[12/13 19:01:00     89s] ### Time Record (Global Routing) is uninstalled.
[12/13 19:01:00     89s] ### Time Record (Data Preparation) is installed.
[12/13 19:01:00     89s] ### Time Record (Data Preparation) is uninstalled.
[12/13 19:01:00     89s] ### track-assign external-init starts on Fri Dec 13 19:01:00 2024 with memory = 2628.80 (MB), peak = 3118.22 (MB)
[12/13 19:01:00     89s] ### Time Record (Track Assignment) is installed.
[12/13 19:01:00     89s] #Minimum voltage of a net in the design = 0.000.
[12/13 19:01:00     89s] #Maximum voltage of a net in the design = 1.980.
[12/13 19:01:00     89s] #Voltage range [0.000 - 1.980] has 47 nets.
[12/13 19:01:00     89s] #Voltage range [1.620 - 1.980] has 1 net.
[12/13 19:01:00     89s] #Voltage range [0.000 - 0.000] has 1 net.
[12/13 19:01:00     89s] ### Time Record (Data Preparation) is installed.
[12/13 19:01:00     89s] #Minimum voltage of a net in the design = 0.000.
[12/13 19:01:00     89s] #Maximum voltage of a net in the design = 1.980.
[12/13 19:01:00     89s] #Voltage range [0.000 - 1.980] has 47 nets.
[12/13 19:01:00     89s] #Voltage range [1.620 - 1.980] has 1 net.
[12/13 19:01:00     89s] #Voltage range [0.000 - 0.000] has 1 net.
[12/13 19:01:00     89s] ### Time Record (Data Preparation) is uninstalled.
[12/13 19:01:00     89s] ### Time Record (Track Assignment) is uninstalled.
[12/13 19:01:00     89s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:3.0 GB --0.91 [8]--
[12/13 19:01:00     89s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2628.80 (MB), peak = 3118.22 (MB)
[12/13 19:01:00     89s] ### track-assign engine-init starts on Fri Dec 13 19:01:00 2024 with memory = 2628.80 (MB), peak = 3118.22 (MB)
[12/13 19:01:00     89s] ### Time Record (Track Assignment) is installed.
[12/13 19:01:00     89s] #Minimum voltage of a net in the design = 0.000.
[12/13 19:01:00     89s] #Maximum voltage of a net in the design = 1.980.
[12/13 19:01:00     89s] #Voltage range [0.000 - 1.980] has 47 nets.
[12/13 19:01:00     89s] #Voltage range [1.620 - 1.980] has 1 net.
[12/13 19:01:00     89s] #Voltage range [0.000 - 0.000] has 1 net.
[12/13 19:01:00     89s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:3.0 GB --0.86 [8]--
[12/13 19:01:00     89s] ### track-assign core-engine starts on Fri Dec 13 19:01:00 2024 with memory = 2628.80 (MB), peak = 3118.22 (MB)
[12/13 19:01:00     89s] #Start Track Assignment.
[12/13 19:01:00     89s] #Done with 2 horizontal wires in 1 hboxes and 4 vertical wires in 1 hboxes.
[12/13 19:01:00     89s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[12/13 19:01:00     89s] #Complete Track Assignment.
[12/13 19:01:00     89s] #Total number of nets with non-default rule or having extra spacing = 1
[12/13 19:01:00     89s] #Total wire length = 594 um.
[12/13 19:01:00     89s] #Total half perimeter of net bounding box = 700 um.
[12/13 19:01:00     89s] #Total wire length on LAYER met1 = 102 um.
[12/13 19:01:00     89s] #Total wire length on LAYER met2 = 288 um.
[12/13 19:01:00     89s] #Total wire length on LAYER met3 = 114 um.
[12/13 19:01:00     89s] #Total wire length on LAYER met4 = 90 um.
[12/13 19:01:00     89s] #Total wire length on LAYER met5 = 0 um.
[12/13 19:01:00     89s] #Total number of vias = 148
[12/13 19:01:00     89s] #Up-Via Summary (total 148):
[12/13 19:01:00     89s] #           
[12/13 19:01:00     89s] #-----------------------
[12/13 19:01:00     89s] # met1               88
[12/13 19:01:00     89s] # met2               46
[12/13 19:01:00     89s] # met3               14
[12/13 19:01:00     89s] #-----------------------
[12/13 19:01:00     89s] #                   148 
[12/13 19:01:00     89s] #
[12/13 19:01:00     89s] ### track_assign design signature (78): route=723887133
[12/13 19:01:00     89s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:3.0 GB --0.86 [8]--
[12/13 19:01:00     89s] ### Time Record (Track Assignment) is uninstalled.
[12/13 19:01:00     89s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2627.50 (MB), peak = 3118.22 (MB)
[12/13 19:01:00     89s] #
[12/13 19:01:00     89s] #number of short segments in preferred routing layers
[12/13 19:01:00     89s] #	
[12/13 19:01:00     89s] #	
[12/13 19:01:00     89s] #
[12/13 19:01:00     89s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/13 19:01:00     89s] #Cpu time = 00:00:01
[12/13 19:01:00     89s] #Elapsed time = 00:00:01
[12/13 19:01:00     89s] #Increased memory = -0.75 (MB)
[12/13 19:01:00     89s] #Total memory = 2627.50 (MB)
[12/13 19:01:00     89s] #Peak memory = 3118.22 (MB)
[12/13 19:01:00     89s] #Using multithreading with 8 threads.
[12/13 19:01:00     89s] #Minimum voltage of a net in the design = 0.000.
[12/13 19:01:00     89s] #Maximum voltage of a net in the design = 1.980.
[12/13 19:01:00     89s] #Voltage range [0.000 - 1.980] has 47 nets.
[12/13 19:01:00     89s] #Voltage range [1.620 - 1.980] has 1 net.
[12/13 19:01:00     89s] #Voltage range [0.000 - 0.000] has 1 net.
[12/13 19:01:00     89s] ### Time Record (Detail Routing) is installed.
[12/13 19:01:00     89s] #Minimum voltage of a net in the design = 0.000.
[12/13 19:01:00     89s] #Maximum voltage of a net in the design = 1.980.
[12/13 19:01:00     89s] #Voltage range [0.000 - 1.980] has 47 nets.
[12/13 19:01:00     89s] #Voltage range [1.620 - 1.980] has 1 net.
[12/13 19:01:00     89s] #Voltage range [0.000 - 0.000] has 1 net.
[12/13 19:01:00     89s] #Minimum voltage of a net in the design = 0.000.
[12/13 19:01:00     89s] #Maximum voltage of a net in the design = 1.980.
[12/13 19:01:00     89s] #Voltage range [0.000 - 1.980] has 47 nets.
[12/13 19:01:00     89s] #Voltage range [1.620 - 1.980] has 1 net.
[12/13 19:01:00     89s] #Voltage range [0.000 - 0.000] has 1 net.
[12/13 19:01:00     89s] ### Time Record (Data Preparation) is installed.
[12/13 19:01:00     89s] #Minimum voltage of a net in the design = 0.000.
[12/13 19:01:00     89s] #Maximum voltage of a net in the design = 1.980.
[12/13 19:01:00     89s] #Voltage range [0.000 - 1.980] has 47 nets.
[12/13 19:01:00     89s] #Voltage range [1.620 - 1.980] has 1 net.
[12/13 19:01:00     89s] #Voltage range [0.000 - 0.000] has 1 net.
[12/13 19:01:00     89s] ### Time Record (Data Preparation) is uninstalled.
[12/13 19:01:00     89s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 8960 (  8.9600 um) top_route_layer = 5 top_pin_layer = 5
[12/13 19:01:00     89s] #
[12/13 19:01:00     89s] #Start Detail Routing..
[12/13 19:01:00     89s] #start initial detail routing ...
[12/13 19:01:00     89s] ### Design has 0 dirty nets, 15 dirty-areas)
[12/13 19:01:00     89s] # ECO: 0.00% of the total area was rechecked for DRC, and 100.00% required routing.
[12/13 19:01:00     89s] #   number of violations = 0
[12/13 19:01:00     89s] #3 out of 26 instances (11.5%) need to be verified(marked ipoed), dirty area = 1.5%.
[12/13 19:01:00     89s] #0.00% of the total area is being checked for drcs
[12/13 19:01:00     89s] #0.0% of the total area was checked
[12/13 19:01:00     89s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 20.00%
[12/13 19:01:00     89s] #   number of violations = 0
[12/13 19:01:00     89s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2627.34 (MB), peak = 3118.22 (MB)
[12/13 19:01:00     89s] #Complete Detail Routing.
[12/13 19:01:00     89s] #Total number of nets with non-default rule or having extra spacing = 1
[12/13 19:01:00     89s] #Total wire length = 568 um.
[12/13 19:01:00     89s] #Total half perimeter of net bounding box = 700 um.
[12/13 19:01:00     89s] #Total wire length on LAYER met1 = 101 um.
[12/13 19:01:00     89s] #Total wire length on LAYER met2 = 243 um.
[12/13 19:01:00     89s] #Total wire length on LAYER met3 = 119 um.
[12/13 19:01:00     89s] #Total wire length on LAYER met4 = 106 um.
[12/13 19:01:00     89s] #Total wire length on LAYER met5 = 0 um.
[12/13 19:01:00     89s] #Total number of vias = 154
[12/13 19:01:00     89s] #Up-Via Summary (total 154):
[12/13 19:01:00     89s] #           
[12/13 19:01:00     89s] #-----------------------
[12/13 19:01:00     89s] # met1               87
[12/13 19:01:00     89s] # met2               49
[12/13 19:01:00     89s] # met3               18
[12/13 19:01:00     89s] #-----------------------
[12/13 19:01:00     89s] #                   154 
[12/13 19:01:00     89s] #
[12/13 19:01:00     89s] #Total number of DRC violations = 0
[12/13 19:01:00     89s] ### Time Record (Detail Routing) is uninstalled.
[12/13 19:01:00     89s] #Cpu time = 00:00:00
[12/13 19:01:00     89s] #Elapsed time = 00:00:00
[12/13 19:01:00     89s] #Increased memory = -0.16 (MB)
[12/13 19:01:00     89s] #Total memory = 2627.34 (MB)
[12/13 19:01:00     89s] #Peak memory = 3118.22 (MB)
[12/13 19:01:00     89s] ### Time Record (Antenna Fixing) is installed.
[12/13 19:01:00     89s] #
[12/13 19:01:00     89s] #start routing for process antenna violation fix ...
[12/13 19:01:00     89s] #Minimum voltage of a net in the design = 0.000.
[12/13 19:01:00     89s] #Maximum voltage of a net in the design = 1.980.
[12/13 19:01:00     89s] #Voltage range [0.000 - 1.980] has 47 nets.
[12/13 19:01:00     89s] #Voltage range [1.620 - 1.980] has 1 net.
[12/13 19:01:00     89s] #Voltage range [0.000 - 0.000] has 1 net.
[12/13 19:01:00     89s] ### Time Record (Data Preparation) is installed.
[12/13 19:01:00     89s] #Minimum voltage of a net in the design = 0.000.
[12/13 19:01:00     89s] #Maximum voltage of a net in the design = 1.980.
[12/13 19:01:00     89s] #Voltage range [0.000 - 1.980] has 47 nets.
[12/13 19:01:00     89s] #Voltage range [1.620 - 1.980] has 1 net.
[12/13 19:01:00     89s] #Voltage range [0.000 - 0.000] has 1 net.
[12/13 19:01:00     89s] ### Time Record (Data Preparation) is uninstalled.
[12/13 19:01:00     89s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 8960 (  8.9600 um) top_route_layer = 5 top_pin_layer = 5
[12/13 19:01:00     89s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2627.34 (MB), peak = 3118.22 (MB)
[12/13 19:01:00     89s] #
[12/13 19:01:00     89s] #Total number of nets with non-default rule or having extra spacing = 1
[12/13 19:01:00     89s] #Total wire length = 568 um.
[12/13 19:01:00     89s] #Total half perimeter of net bounding box = 700 um.
[12/13 19:01:00     89s] #Total wire length on LAYER met1 = 101 um.
[12/13 19:01:00     89s] #Total wire length on LAYER met2 = 243 um.
[12/13 19:01:00     89s] #Total wire length on LAYER met3 = 119 um.
[12/13 19:01:00     89s] #Total wire length on LAYER met4 = 106 um.
[12/13 19:01:00     89s] #Total wire length on LAYER met5 = 0 um.
[12/13 19:01:00     89s] #Total number of vias = 154
[12/13 19:01:00     89s] #Up-Via Summary (total 154):
[12/13 19:01:00     89s] #           
[12/13 19:01:00     89s] #-----------------------
[12/13 19:01:00     89s] # met1               87
[12/13 19:01:00     89s] # met2               49
[12/13 19:01:00     89s] # met3               18
[12/13 19:01:00     89s] #-----------------------
[12/13 19:01:00     89s] #                   154 
[12/13 19:01:00     89s] #
[12/13 19:01:00     89s] #Total number of DRC violations = 0
[12/13 19:01:00     89s] #Total number of process antenna violations = 0
[12/13 19:01:00     89s] #Total number of net violated process antenna rule = 0
[12/13 19:01:00     89s] #
[12/13 19:01:00     89s] #
[12/13 19:01:00     89s] #Total number of nets with non-default rule or having extra spacing = 1
[12/13 19:01:00     89s] #Total wire length = 568 um.
[12/13 19:01:00     89s] #Total half perimeter of net bounding box = 700 um.
[12/13 19:01:00     89s] #Total wire length on LAYER met1 = 101 um.
[12/13 19:01:00     89s] #Total wire length on LAYER met2 = 243 um.
[12/13 19:01:00     89s] #Total wire length on LAYER met3 = 119 um.
[12/13 19:01:00     89s] #Total wire length on LAYER met4 = 106 um.
[12/13 19:01:00     89s] #Total wire length on LAYER met5 = 0 um.
[12/13 19:01:00     89s] #Total number of vias = 154
[12/13 19:01:00     89s] #Up-Via Summary (total 154):
[12/13 19:01:00     89s] #           
[12/13 19:01:00     89s] #-----------------------
[12/13 19:01:00     89s] # met1               87
[12/13 19:01:00     89s] # met2               49
[12/13 19:01:00     89s] # met3               18
[12/13 19:01:00     89s] #-----------------------
[12/13 19:01:00     89s] #                   154 
[12/13 19:01:00     89s] #
[12/13 19:01:00     89s] #Total number of DRC violations = 0
[12/13 19:01:00     89s] #Total number of process antenna violations = 0
[12/13 19:01:00     89s] #Total number of net violated process antenna rule = 0
[12/13 19:01:00     89s] #
[12/13 19:01:00     89s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 20.00%
[12/13 19:01:00     89s] ### Time Record (Antenna Fixing) is uninstalled.
[12/13 19:01:00     89s] #detailRoute Statistics:
[12/13 19:01:00     89s] #Cpu time = 00:00:00
[12/13 19:01:00     89s] #Elapsed time = 00:00:00
[12/13 19:01:00     89s] #Increased memory = -0.16 (MB)
[12/13 19:01:00     89s] #Total memory = 2627.34 (MB)
[12/13 19:01:00     89s] #Peak memory = 3118.22 (MB)
[12/13 19:01:00     89s] #Skip updating routing design signature in db-snapshot flow
[12/13 19:01:00     89s] ### global_detail_route design signature (87): route=465614374 flt_obj=0 vio=1905142130 shield_wire=1
[12/13 19:01:00     89s] ### Time Record (DB Export) is installed.
[12/13 19:01:00     89s] ### export design design signature (88): route=465614374 fixed_route=1694428796 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=725285898 dirty_area=0 del_dirty_area=0 cell=1008924937 placement=168204499 pin_access=1761404374 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675
[12/13 19:01:00     89s] ### Time Record (DB Export) is uninstalled.
[12/13 19:01:00     89s] ### Time Record (Post Callback) is installed.
[12/13 19:01:00     89s] ### Time Record (Post Callback) is uninstalled.
[12/13 19:01:00     89s] #
[12/13 19:01:00     89s] #globalDetailRoute statistics:
[12/13 19:01:00     89s] #Cpu time = 00:00:01
[12/13 19:01:00     89s] #Elapsed time = 00:00:01
[12/13 19:01:00     89s] #Increased memory = -104.16 (MB)
[12/13 19:01:00     89s] #Total memory = 2521.44 (MB)
[12/13 19:01:00     89s] #Peak memory = 3118.22 (MB)
[12/13 19:01:00     89s] #Number of warnings = 0
[12/13 19:01:00     89s] #Total number of warnings = 6
[12/13 19:01:00     89s] #Number of fails = 0
[12/13 19:01:00     89s] #Total number of fails = 0
[12/13 19:01:00     89s] #Complete globalDetailRoute on Fri Dec 13 19:01:00 2024
[12/13 19:01:00     89s] #
[12/13 19:01:00     89s] ### import design signature (89): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1761404374 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675
[12/13 19:01:00     89s] ### Time Record (globalDetailRoute) is uninstalled.
[12/13 19:01:00     89s] ### 
[12/13 19:01:00     89s] ###   Scalability Statistics
[12/13 19:01:00     89s] ### 
[12/13 19:01:00     89s] ### --------------------------------+----------------+----------------+----------------+
[12/13 19:01:00     89s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[12/13 19:01:00     89s] ### --------------------------------+----------------+----------------+----------------+
[12/13 19:01:00     89s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/13 19:01:00     89s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/13 19:01:00     89s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/13 19:01:00     89s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[12/13 19:01:00     89s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/13 19:01:00     89s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[12/13 19:01:00     89s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[12/13 19:01:00     89s] ###   Global Routing                |        00:00:01|        00:00:01|             1.0|
[12/13 19:01:00     89s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[12/13 19:01:00     89s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[12/13 19:01:00     89s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[12/13 19:01:00     89s] ###   Entire Command                |        00:00:01|        00:00:01|             1.0|
[12/13 19:01:00     89s] ### --------------------------------+----------------+----------------+----------------+
[12/13 19:01:00     89s] ### 
[12/13 19:01:00     89s] *** EcoRoute #1 [finish] (optDesign #3) : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:01:29.3/0:08:25.0 (0.2), mem = 3765.4M
[12/13 19:01:00     89s] 
[12/13 19:01:00     89s] =============================================================================================
[12/13 19:01:00     89s]  Step TAT Report : EcoRoute #1 / optDesign #3                                   22.33-s094_1
[12/13 19:01:00     89s] =============================================================================================
[12/13 19:01:00     89s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/13 19:01:00     89s] ---------------------------------------------------------------------------------------------
[12/13 19:01:00     89s] [ GlobalRoute            ]      1   0:00:00.9  (  74.9 % )     0:00:00.9 /  0:00:00.9    1.0
[12/13 19:01:00     89s] [ DetailRoute            ]      1   0:00:00.1  (   5.2 % )     0:00:00.1 /  0:00:00.0    0.8
[12/13 19:01:00     89s] [ MISC                   ]          0:00:00.2  (  19.9 % )     0:00:00.2 /  0:00:00.3    1.1
[12/13 19:01:00     89s] ---------------------------------------------------------------------------------------------
[12/13 19:01:00     89s]  EcoRoute #1 TOTAL                  0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.2    1.0
[12/13 19:01:00     89s] ---------------------------------------------------------------------------------------------
[12/13 19:01:00     89s] 
[12/13 19:01:00     89s] **optDesign ... cpu = 0:00:04, real = 0:00:14, mem = 2517.7M, totSessionCpu=0:01:29 **
[12/13 19:01:00     89s] New Signature Flow (restoreNanoRouteOptions) ....
[12/13 19:01:00     89s] **INFO: flowCheckPoint #12 PostEcoSummary
[12/13 19:01:00     89s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[12/13 19:01:00     89s] ### Net info: total nets: 49
[12/13 19:01:00     89s] ### Net info: dirty nets: 0
[12/13 19:01:00     89s] ### Net info: marked as disconnected nets: 0
[12/13 19:01:00     89s] #num needed restored net=0
[12/13 19:01:00     89s] #need_extraction net=0 (total=49)
[12/13 19:01:00     89s] ### Net info: fully routed nets: 43
[12/13 19:01:00     89s] ### Net info: trivial (< 2 pins) nets: 6
[12/13 19:01:00     89s] ### Net info: unrouted nets: 0
[12/13 19:01:00     89s] ### Net info: re-extraction nets: 0
[12/13 19:01:00     89s] ### Net info: ignored nets: 0
[12/13 19:01:00     89s] ### Net info: skip routing nets: 0
[12/13 19:01:00     89s] ### import design signature (90): route=432065358 fixed_route=432065358 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1376052858 dirty_area=0 del_dirty_area=0 cell=1008924937 placement=168204499 pin_access=1761404374 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675
[12/13 19:01:00     89s] #Extract in post route mode
[12/13 19:01:00     89s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[12/13 19:01:00     89s] #Fast data preparation for tQuantus.
[12/13 19:01:00     89s] #Start routing data preparation on Fri Dec 13 19:01:00 2024
[12/13 19:01:00     89s] #
[12/13 19:01:00     89s] # met1         H   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[12/13 19:01:00     89s] # met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[12/13 19:01:00     89s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[12/13 19:01:00     89s] # met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
[12/13 19:01:00     89s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[12/13 19:01:00     89s] #Regenerating Ggrids automatically.
[12/13 19:01:00     89s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[12/13 19:01:00     89s] #Using automatically generated G-grids.
[12/13 19:01:00     89s] #Done routing data preparation.
[12/13 19:01:00     89s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2520.91 (MB), peak = 3118.22 (MB)
[12/13 19:01:00     89s] #Start routing data preparation on Fri Dec 13 19:01:00 2024
[12/13 19:01:00     89s] #
[12/13 19:01:00     89s] #Minimum voltage of a net in the design = 0.000.
[12/13 19:01:00     89s] #Maximum voltage of a net in the design = 1.980.
[12/13 19:01:00     89s] #Voltage range [0.000 - 1.980] has 47 nets.
[12/13 19:01:00     89s] #Voltage range [1.620 - 1.980] has 1 net.
[12/13 19:01:00     89s] #Voltage range [0.000 - 0.000] has 1 net.
[12/13 19:01:00     89s] #Build and mark too close pins for the same net.
[12/13 19:01:00     89s] #Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
[12/13 19:01:00     89s] #shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
[12/13 19:01:00     89s] #pin_access_rlayer=2(met2)
[12/13 19:01:00     89s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[12/13 19:01:00     89s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[12/13 19:01:00     89s] #enable_dpt_layer_shield=F
[12/13 19:01:00     89s] #has_line_end_grid=F
[12/13 19:01:00     89s] #Regenerating Ggrids automatically.
[12/13 19:01:00     89s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[12/13 19:01:00     89s] #Using automatically generated G-grids.
[12/13 19:01:00     89s] #Done routing data preparation.
[12/13 19:01:00     89s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2527.08 (MB), peak = 3118.22 (MB)
[12/13 19:01:00     89s] #
[12/13 19:01:00     89s] #Start tQuantus RC extraction...
[12/13 19:01:00     89s] #Start building rc corner(s)...
[12/13 19:01:00     89s] #Number of RC Corner = 1
[12/13 19:01:00     89s] #Corner RC_CORNER /home/cae3/Desktop/ADC/ASIC_ADC/PNR/lef/qrcTechFile_RCgen 25.000000 (real) 
[12/13 19:01:00     89s] #(i=5, n=5 1000)
[12/13 19:01:00     89s] #metal1 -> met1 (1)
[12/13 19:01:00     89s] #metal2 -> met2 (2)
[12/13 19:01:00     89s] #metal3 -> met3 (3)
[12/13 19:01:00     89s] #metal4 -> met4 (4)
[12/13 19:01:00     89s] #metal5 -> met5 (5)
[12/13 19:01:00     89s] #SADV-On
[12/13 19:01:00     89s] # Corner(s) : 
[12/13 19:01:00     89s] #RC_CORNER [25.00]
[12/13 19:01:01     89s] # Corner id: 0
[12/13 19:01:01     89s] # Layout Scale: 1.000000
[12/13 19:01:01     89s] # Has Metal Fill model: yes
[12/13 19:01:01     89s] # Temperature was set
[12/13 19:01:01     89s] # Temperature : 25.000000
[12/13 19:01:01     89s] # Ref. Temp   : 25.000000
[12/13 19:01:01     89s] #SADV-Off
[12/13 19:01:01     89s] #
[12/13 19:01:01     89s] #layer[5] tech width 1600 != ict width 800.0
[12/13 19:01:01     89s] #
[12/13 19:01:01     89s] #layer[5] tech spc 1600 != ict spc 800.0
[12/13 19:01:01     89s] #total pattern=35 [5, 90]
[12/13 19:01:01     89s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[12/13 19:01:01     89s] #found CAPMODEL /home/cae3/Desktop/ADC/ASIC_ADC/PNR/lef/qrcTechFile_RCgen
[12/13 19:01:01     89s] #found RESMODEL /home/cae3/Desktop/ADC/ASIC_ADC/PNR/lef/qrcTechFile_RCgen 25.000000 
[12/13 19:01:01     89s] #number model r/c [1,1] [5,90] read
[12/13 19:01:01     89s] #0 rcmodel(s) requires rebuild
[12/13 19:01:01     89s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2527.39 (MB), peak = 3118.22 (MB)
[12/13 19:01:01     89s] #Finish check_net_pin_list step Enter extract
[12/13 19:01:01     89s] #Start init net ripin tree building
[12/13 19:01:01     89s] #Finish init net ripin tree building
[12/13 19:01:01     89s] #Cpu time = 00:00:00
[12/13 19:01:01     89s] #Elapsed time = 00:00:00
[12/13 19:01:01     89s] #Increased memory = 0.00 (MB)
[12/13 19:01:01     89s] #Total memory = 2527.39 (MB)
[12/13 19:01:01     89s] #Peak memory = 3118.22 (MB)
[12/13 19:01:01     89s] #Using multithreading with 8 threads.
[12/13 19:01:01     89s] #begin processing metal fill model file
[12/13 19:01:01     89s] #end processing metal fill model file
[12/13 19:01:01     89s] #Length limit = 200 pitches
[12/13 19:01:01     89s] #opt mode = 2
[12/13 19:01:01     89s] #Finish check_net_pin_list step Fix net pin list
[12/13 19:01:01     89s] #Start generate extraction boxes.
[12/13 19:01:01     89s] #
[12/13 19:01:01     89s] #Extract using 30 x 30 Hboxes
[12/13 19:01:01     89s] #2x2 initial hboxes
[12/13 19:01:01     89s] #Use area based hbox pruning.
[12/13 19:01:01     89s] #0/0 hboxes pruned.
[12/13 19:01:01     89s] #Complete generating extraction boxes.
[12/13 19:01:01     89s] #Extract 1 hboxes with 8 threads on machine with  3.59GHz 512KB Cache 16CPU...
[12/13 19:01:01     89s] #Process 0 special clock nets for rc extraction
[12/13 19:01:01     89s] #Total 43 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
[12/13 19:01:01     89s] #Run Statistics for Extraction:
[12/13 19:01:01     89s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/13 19:01:01     89s] #   Increased memory =     0.77 (MB), total memory =  2530.89 (MB), peak memory =  3118.22 (MB)
[12/13 19:01:01     89s] #Register nets and terms for rcdb /tmp/innovus_temp_2428672_cae-europractice1.othr.de_cae3_jwhMbe/nr2428672_hKZNh7.rcdb.d
[12/13 19:01:01     89s] #Finish registering nets and terms for rcdb.
[12/13 19:01:01     89s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2534.62 (MB), peak = 3118.22 (MB)
[12/13 19:01:01     89s] #RC Statistics: 101 Res, 42 Ground Cap, 0 XCap (Edge to Edge)
[12/13 19:01:01     89s] #RC V/H edge ratio: 0.09, Avg V/H Edge Length: 1318.67 (30), Avg L-Edge Length: 8717.07 (46)
[12/13 19:01:01     89s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_2428672_cae-europractice1.othr.de_cae3_jwhMbe/nr2428672_hKZNh7.rcdb.d.
[12/13 19:01:01     89s] #Start writing RC data.
[12/13 19:01:01     89s] #Finish writing RC data
[12/13 19:01:01     89s] #Finish writing rcdb with 145 nodes, 102 edges, and 0 xcaps
[12/13 19:01:01     89s] #cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2530.96 (MB), peak = 3118.22 (MB)
[12/13 19:01:01     89s] Restoring parasitic data from file '/tmp/innovus_temp_2428672_cae-europractice1.othr.de_cae3_jwhMbe/nr2428672_hKZNh7.rcdb.d' ...
[12/13 19:01:01     89s] Opening parasitic data file '/tmp/innovus_temp_2428672_cae-europractice1.othr.de_cae3_jwhMbe/nr2428672_hKZNh7.rcdb.d' for reading (mem: 3832.449M)
[12/13 19:01:01     89s] Reading RCDB with compressed RC data.
[12/13 19:01:01     89s] Opening parasitic data file '/tmp/innovus_temp_2428672_cae-europractice1.othr.de_cae3_jwhMbe/nr2428672_hKZNh7.rcdb.d' for content verification (mem: 3832.449M)
[12/13 19:01:01     89s] Reading RCDB with compressed RC data.
[12/13 19:01:01     89s] Closing parasitic data file '/tmp/innovus_temp_2428672_cae-europractice1.othr.de_cae3_jwhMbe/nr2428672_hKZNh7.rcdb.d': 0 access done (mem: 3832.449M)
[12/13 19:01:01     89s] Closing parasitic data file '/tmp/innovus_temp_2428672_cae-europractice1.othr.de_cae3_jwhMbe/nr2428672_hKZNh7.rcdb.d': 0 access done (mem: 3832.449M)
[12/13 19:01:01     89s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3832.449M)
[12/13 19:01:01     89s] Following multi-corner parasitics specified:
[12/13 19:01:01     89s] 	/tmp/innovus_temp_2428672_cae-europractice1.othr.de_cae3_jwhMbe/nr2428672_hKZNh7.rcdb.d (rcdb)
[12/13 19:01:01     89s] Opening parasitic data file '/tmp/innovus_temp_2428672_cae-europractice1.othr.de_cae3_jwhMbe/nr2428672_hKZNh7.rcdb.d' for reading (mem: 3832.449M)
[12/13 19:01:01     89s] Reading RCDB with compressed RC data.
[12/13 19:01:01     89s] 		Cell adc has rcdb /tmp/innovus_temp_2428672_cae-europractice1.othr.de_cae3_jwhMbe/nr2428672_hKZNh7.rcdb.d specified
[12/13 19:01:01     89s] Cell adc, hinst 
[12/13 19:01:01     89s] processing rcdb (/tmp/innovus_temp_2428672_cae-europractice1.othr.de_cae3_jwhMbe/nr2428672_hKZNh7.rcdb.d) for hinst (top) of cell (adc);
[12/13 19:01:01     89s] Closing parasitic data file '/tmp/innovus_temp_2428672_cae-europractice1.othr.de_cae3_jwhMbe/nr2428672_hKZNh7.rcdb.d': 0 access done (mem: 3832.449M)
[12/13 19:01:01     89s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3832.449M)
[12/13 19:01:01     89s] Opening parasitic data file '/tmp/innovus_temp_2428672_cae-europractice1.othr.de_cae3_jwhMbe/adc_2428672_6pzdzh.rcdb.d/adc.rcdb.d' for reading (mem: 3832.449M)
[12/13 19:01:01     89s] Reading RCDB with compressed RC data.
[12/13 19:01:03     90s] Closing parasitic data file '/tmp/innovus_temp_2428672_cae-europractice1.othr.de_cae3_jwhMbe/adc_2428672_6pzdzh.rcdb.d/adc.rcdb.d': 0 access done (mem: 3832.449M)
[12/13 19:01:03     90s] Lumped Parasitic Loading Completed (total cpu=0:00:01.3, real=0:00:02.0, current mem=3832.449M)
[12/13 19:01:03     90s] Done read_parasitics... (cpu: 0:00:01.3 real: 0:00:02.0 mem: 3832.449M)
[12/13 19:01:03     90s] #
[12/13 19:01:03     90s] #Restore RCDB.
[12/13 19:01:03     90s] #
[12/13 19:01:03     90s] #Complete tQuantus RC extraction.
[12/13 19:01:03     90s] #Cpu time = 00:00:02
[12/13 19:01:03     90s] #Elapsed time = 00:00:02
[12/13 19:01:03     90s] #Increased memory = 3.88 (MB)
[12/13 19:01:03     90s] #Total memory = 2530.95 (MB)
[12/13 19:01:03     90s] #Peak memory = 3118.22 (MB)
[12/13 19:01:03     90s] #
[12/13 19:01:03     90s] #0 inserted nodes are removed
[12/13 19:01:03     90s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[12/13 19:01:03     90s] ### export design design signature (92): route=79109471 fixed_route=79109471 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=870543850 dirty_area=0 del_dirty_area=0 cell=1008924937 placement=168204499 pin_access=1761404374 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675
[12/13 19:01:03     90s] ### import design signature (93): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1761404374 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675
[12/13 19:01:03     90s] #Start Inst Signature in MT(0)
[12/13 19:01:03     90s] #Start Net Signature in MT(41991160)
[12/13 19:01:03     90s] #Calculate SNet Signature in MT (68304678)
[12/13 19:01:03     90s] #Run time and memory report for RC extraction:
[12/13 19:01:03     90s] #RC extraction running on  3.59GHz 512KB Cache 16CPU.
[12/13 19:01:03     90s] #Run Statistics for snet signature:
[12/13 19:01:03     90s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.07/8, scale score = 0.13.
[12/13 19:01:03     90s] #    Increased memory =     0.00 (MB), total memory =  2521.08 (MB), peak memory =  3118.22 (MB)
[12/13 19:01:03     90s] #Run Statistics for Net Final Signature:
[12/13 19:01:03     90s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/13 19:01:03     90s] #   Increased memory =     0.00 (MB), total memory =  2521.08 (MB), peak memory =  3118.22 (MB)
[12/13 19:01:03     90s] #Run Statistics for Net launch:
[12/13 19:01:03     90s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.06/8, scale score = 0.13.
[12/13 19:01:03     90s] #    Increased memory =     0.00 (MB), total memory =  2521.08 (MB), peak memory =  3118.22 (MB)
[12/13 19:01:03     90s] #Run Statistics for Net init_dbsNet_slist:
[12/13 19:01:03     90s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/13 19:01:03     90s] #   Increased memory =     0.00 (MB), total memory =  2521.08 (MB), peak memory =  3118.22 (MB)
[12/13 19:01:03     90s] #Run Statistics for net signature:
[12/13 19:01:03     90s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.05/8, scale score = 0.13.
[12/13 19:01:03     90s] #    Increased memory =     0.00 (MB), total memory =  2521.08 (MB), peak memory =  3118.22 (MB)
[12/13 19:01:03     90s] #Run Statistics for inst signature:
[12/13 19:01:03     90s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.00/8, scale score = 0.12.
[12/13 19:01:03     90s] #    Increased memory =    -0.04 (MB), total memory =  2521.08 (MB), peak memory =  3118.22 (MB)
[12/13 19:01:03     90s] Starting delay calculation for Setup views
[12/13 19:01:03     90s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/13 19:01:03     90s] #################################################################################
[12/13 19:01:03     90s] # Design Stage: PostRoute
[12/13 19:01:03     90s] # Design Name: adc
[12/13 19:01:03     90s] # Design Mode: 130nm
[12/13 19:01:03     90s] # Analysis Mode: MMMC OCV 
[12/13 19:01:03     90s] # Parasitics Mode: SPEF/RCDB 
[12/13 19:01:03     90s] # Signoff Settings: SI Off 
[12/13 19:01:03     90s] #################################################################################
[12/13 19:01:03     91s] Topological Sorting (REAL = 0:00:00.0, MEM = 3752.5M, InitMEM = 3752.5M)
[12/13 19:01:03     91s] Calculate early delays in OCV mode...
[12/13 19:01:03     91s] Calculate late delays in OCV mode...
[12/13 19:01:03     91s] Start delay calculation (fullDC) (8 T). (MEM=3761.07)
[12/13 19:01:03     91s] *** Calculating scaling factor for MAX_LIB libraries using the default operating condition of each library.
[12/13 19:01:03     91s] eee: Trim Metal Layers: { }
[12/13 19:01:03     91s] eee: RC Grid Memory allocated=540
[12/13 19:01:03     91s] eee: LayerId=1 widthSet size=1
[12/13 19:01:03     91s] eee: LayerId=2 widthSet size=1
[12/13 19:01:03     91s] eee: LayerId=3 widthSet size=1
[12/13 19:01:03     91s] eee: LayerId=4 widthSet size=1
[12/13 19:01:03     91s] eee: LayerId=5 widthSet size=1
[12/13 19:01:03     91s] eee: Total RC Grid memory=540
[12/13 19:01:03     91s] eee: Metal Layers Info:
[12/13 19:01:03     91s] eee: L: met1 met2 met3 met4 met5
[12/13 19:01:03     91s] eee: W: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/13 19:01:03     91s] eee: S: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/13 19:01:03     91s] eee: pegSigSF=1.070000
[12/13 19:01:03     91s] Initializing multi-corner resistance tables ...
[12/13 19:01:03     91s] eee: l=1 avDens=0.058261 usedTrk=10.486956 availTrk=180.000000 sigTrk=10.486956
[12/13 19:01:03     91s] eee: l=2 avDens=0.021721 usedTrk=5.864614 availTrk=270.000000 sigTrk=5.864614
[12/13 19:01:03     91s] eee: l=3 avDens=0.021094 usedTrk=2.863285 availTrk=135.737705 sigTrk=2.863285
[12/13 19:01:03     91s] eee: l=4 avDens=0.026989 usedTrk=7.267391 availTrk=269.268293 sigTrk=7.267391
[12/13 19:01:03     91s] eee: l=5 avDens=0.088876 usedTrk=4.021256 availTrk=45.245902 sigTrk=4.021256
[12/13 19:01:03     91s] eee: LAM-FP: thresh=1 ; dimX=103.000000 ; dimY=99.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[12/13 19:01:03     91s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.242924 uaWl=1.000000 uaWlH=0.132100 aWlH=0.000000 lMod=0 pMax=0.839900 pMod=82 pModAss=50 wcR=0.332500 newSi=0.001600 wHLS=1.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[12/13 19:01:03     91s] eee: NetCapCache creation started. (Current Mem: 3761.074M) 
[12/13 19:01:03     91s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3761.074M) 
[12/13 19:01:03     91s] End AAE Lib Interpolated Model. (MEM=3780.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 19:01:03     91s] Opening parasitic data file '/tmp/innovus_temp_2428672_cae-europractice1.othr.de_cae3_jwhMbe/adc_2428672_6pzdzh.rcdb.d/adc.rcdb.d' for reading (mem: 3780.801M)
[12/13 19:01:03     91s] Reading RCDB with compressed RC data.
[12/13 19:01:03     91s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3780.8M)
[12/13 19:01:03     91s] AAE_INFO: 8 threads acquired from CTE.
[12/13 19:01:03     91s] Total number of fetched objects 47
[12/13 19:01:03     91s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 19:01:03     91s] End delay calculation. (MEM=4209.44 CPU=0:00:00.0 REAL=0:00:00.0)
[12/13 19:01:03     91s] End delay calculation (fullDC). (MEM=4209.44 CPU=0:00:00.1 REAL=0:00:00.0)
[12/13 19:01:03     91s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 4209.4M) ***
[12/13 19:01:03     91s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:01:31 mem=4209.4M)
[12/13 19:01:03     91s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4209.4M, EPOCH TIME: 1734112863.466739
[12/13 19:01:03     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:01:03     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:01:03     91s] 
[12/13 19:01:03     91s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 19:01:03     91s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.001, REAL:0.001, MEM:4209.4M, EPOCH TIME: 1734112863.468000
[12/13 19:01:03     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:01:03     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:01:03     91s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.015  |   N/A   |  0.015  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   12    |   N/A   |   12    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.777%
------------------------------------------------------------------

[12/13 19:01:03     91s] **optDesign ... cpu = 0:00:06, real = 0:00:17, mem = 2623.4M, totSessionCpu=0:01:31 **
[12/13 19:01:03     91s] Executing marking Critical Nets1
[12/13 19:01:03     91s] **INFO: flowCheckPoint #13 OptimizationRecovery
[12/13 19:01:03     91s] *** Timing Is met
[12/13 19:01:03     91s] *** Check timing (0:00:00.0)
[12/13 19:01:03     91s] **INFO: flowCheckPoint #14 FinalSummary
[12/13 19:01:03     91s] OPTC: user 20.0
[12/13 19:01:03     91s] Reported timing to dir ./timingReports
[12/13 19:01:03     91s] **optDesign ... cpu = 0:00:06, real = 0:00:17, mem = 2620.1M, totSessionCpu=0:01:31 **
[12/13 19:01:03     91s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3786.4M, EPOCH TIME: 1734112863.518268
[12/13 19:01:03     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:01:03     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:01:03     91s] 
[12/13 19:01:03     91s]  Pre_CCE_Colorizing is not ON! (0:0:118:0)
[12/13 19:01:03     91s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.001, REAL:0.001, MEM:3786.4M, EPOCH TIME: 1734112863.519513
[12/13 19:01:03     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:01:03     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:01:09     91s] 
------------------------------------------------------------------
     optDesign Final Non-SI Timing Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.015  |   N/A   |  0.015  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   12    |   N/A   |   12    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.777%
------------------------------------------------------------------

[12/13 19:01:09     91s] **optDesign ... cpu = 0:00:06, real = 0:00:23, mem = 2624.1M, totSessionCpu=0:01:31 **
[12/13 19:01:09     91s] *** Finished optDesign ***
[12/13 19:01:15     91s] Info: final physical memory for 9 CRR processes is 801.68MB.
[12/13 19:01:16     91s] Info: Summary of CRR changes:
[12/13 19:01:16     91s]       - Timing transform commits:       0
[12/13 19:01:16     91s] Deleting Lib Analyzer.
[12/13 19:01:16     91s] Info: Destroy the CCOpt slew target map.
[12/13 19:01:16     91s] clean pInstBBox. size 0
[12/13 19:01:16     91s] Cell adc LLGs are deleted
[12/13 19:01:16     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:01:16     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 19:01:16     91s] Info: pop threads available for lower-level modules during optimization.
[12/13 19:01:16     91s] *** optDesign #3 [finish] : cpu/real = 0:00:06.6/0:00:29.5 (0.2), totSession cpu/real = 0:01:31.7/0:08:40.3 (0.2), mem = 3787.6M
[12/13 19:01:16     91s] 
[12/13 19:01:16     91s] =============================================================================================
[12/13 19:01:16     91s]  Final TAT Report : optDesign #3                                                22.33-s094_1
[12/13 19:01:16     91s] =============================================================================================
[12/13 19:01:16     91s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/13 19:01:16     91s] ---------------------------------------------------------------------------------------------
[12/13 19:01:16     91s] [ InitOpt                ]      1   0:00:10.6  (  35.9 % )     0:00:10.6 /  0:00:00.5    0.0
[12/13 19:01:16     91s] [ WnsOpt                 ]      1   0:00:00.3  (   1.1 % )     0:00:00.3 /  0:00:00.4    1.3
[12/13 19:01:16     91s] [ DrvOpt                 ]      1   0:00:00.3  (   1.1 % )     0:00:00.3 /  0:00:00.3    1.0
[12/13 19:01:16     91s] [ ViewPruning            ]     14   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:01:16     91s] [ LayerAssignment        ]      2   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.0    0.8
[12/13 19:01:16     91s] [ BuildHoldData          ]      1   0:00:01.0  (   3.4 % )     0:00:01.1 /  0:00:01.1    1.0
[12/13 19:01:16     91s] [ OptSummaryReport       ]      5   0:00:00.0  (   0.1 % )     0:00:05.8 /  0:00:00.3    0.1
[12/13 19:01:16     91s] [ DrvReport              ]      8   0:00:05.7  (  19.2 % )     0:00:05.7 /  0:00:00.1    0.0
[12/13 19:01:16     91s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 19:01:16     91s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[12/13 19:01:16     91s] [ CheckPlace             ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[12/13 19:01:16     91s] [ RefinePlace            ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[12/13 19:01:16     91s] [ ClockDrv               ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[12/13 19:01:16     91s] [ EcoRoute               ]      1   0:00:01.2  (   4.1 % )     0:00:01.2 /  0:00:01.2    1.0
[12/13 19:01:16     91s] [ ExtractRC              ]      2   0:00:02.4  (   8.2 % )     0:00:02.4 /  0:00:01.6    0.7
[12/13 19:01:16     91s] [ FullDelayCalc          ]      3   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.4
[12/13 19:01:16     91s] [ TimingUpdate           ]     19   0:00:00.2  (   0.6 % )     0:00:00.3 /  0:00:00.5    1.5
[12/13 19:01:16     91s] [ TimingReport           ]      5   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.1
[12/13 19:01:16     91s] [ GenerateReports        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[12/13 19:01:16     91s] [ MISC                   ]          0:00:07.1  (  24.0 % )     0:00:07.1 /  0:00:00.4    0.1
[12/13 19:01:16     91s] ---------------------------------------------------------------------------------------------
[12/13 19:01:16     91s]  optDesign #3 TOTAL                 0:00:29.5  ( 100.0 % )     0:00:29.5 /  0:00:06.6    0.2
[12/13 19:01:16     91s] ---------------------------------------------------------------------------------------------
[12/13 19:01:16     91s] 
[12/13 19:01:16     91s] 
[12/13 19:01:16     91s] TimeStamp Deleting Cell Server Begin ...
[12/13 19:01:16     91s] 
[12/13 19:01:16     91s] TimeStamp Deleting Cell Server End ...
[12/13 19:01:19     92s] <CMD> selectInst pretherm
[12/13 19:01:37     94s] <CMD> deselectAll
[12/13 19:01:38     94s] <CMD> fit
[12/13 19:03:45    107s] <CMD> saveDesign adc
[12/13 19:03:45    107s] The in-memory database contained RC information but was not saved. To save 
[12/13 19:03:45    107s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[12/13 19:03:45    107s] so it should only be saved when it is really desired.
[12/13 19:03:45    107s] #% Begin save design ... (date=12/13 19:03:45, mem=2620.2M)
[12/13 19:03:45    107s] % Begin Save ccopt configuration ... (date=12/13 19:03:45, mem=2620.2M)
[12/13 19:03:45    107s] % End Save ccopt configuration ... (date=12/13 19:03:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=2620.4M, current mem=2620.4M)
[12/13 19:03:45    107s] % Begin Save netlist data ... (date=12/13 19:03:45, mem=2620.4M)
[12/13 19:03:45    107s] Writing Binary DB to adc.dat.tmp/vbin/adc.v.bin in multi-threaded mode...
[12/13 19:03:45    107s] % End Save netlist data ... (date=12/13 19:03:45, total cpu=0:00:00.1, real=0:00:00.0, peak res=2622.3M, current mem=2622.3M)
[12/13 19:03:45    107s] Saving symbol-table file in separate thread ...
[12/13 19:03:45    107s] Saving congestion map file in separate thread ...
[12/13 19:03:45    107s] % Begin Save AAE data ... (date=12/13 19:03:45, mem=2623.0M)
[12/13 19:03:45    107s] Saving AAE Data ...
[12/13 19:03:45    107s] % End Save AAE data ... (date=12/13 19:03:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=2623.3M, current mem=2623.3M)
[12/13 19:03:46    107s] Saving congestion map file adc.dat.tmp/adc.route.congmap.gz ...
[12/13 19:03:46    107s] Saving preference file adc.dat.tmp/gui.pref.tcl ...
[12/13 19:03:46    107s] Saving mode setting ...
[12/13 19:03:46    107s] Saving global file ...
[12/13 19:03:47    107s] Saving Drc markers ...
[12/13 19:03:47    107s] ... No Drc file written since there is no markers found.
[12/13 19:03:47    107s] Saving special route data file in separate thread ...
[12/13 19:03:47    107s] Saving PG file in separate thread ...
[12/13 19:03:47    107s] Saving placement file in separate thread ...
[12/13 19:03:47    107s] Saving route file in separate thread ...
[12/13 19:03:47    107s] Saving property file in separate thread ...
[12/13 19:03:47    107s] Saving PG file adc.dat.tmp/adc.pg.gz, version#2, (Created by Innovus v22.33-s094_1 on Fri Dec 13 19:03:47 2024)
[12/13 19:03:47    107s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/13 19:03:47    107s] Save Adaptive View Pruning View Names to Binary file
[12/13 19:03:47    107s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[12/13 19:03:47    107s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3839.2M) ***
[12/13 19:03:47    107s] Saving property file adc.dat.tmp/adc.prop
[12/13 19:03:47    107s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3839.2M) ***
[12/13 19:03:48    107s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=3839.2M) ***
[12/13 19:03:48    107s] TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
[12/13 19:03:48    107s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[12/13 19:03:49    107s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:02.0 mem=3839.2M) ***
[12/13 19:03:49    107s] TAT_INFO: ::saveRoute REAL = 2 : CPU = 0 : MEM = 0.
[12/13 19:03:49    107s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[12/13 19:03:50    107s] #Saving pin access data to file adc.dat.tmp/adc.apa ...
[12/13 19:03:50    107s] #
[12/13 19:03:50    107s] Saving preRoute extracted patterns in file 'adc.dat.tmp/adc.techData.gz' ...
[12/13 19:03:50    107s] Saving preRoute extraction data in directory 'adc.dat.tmp/extraction/' ...
[12/13 19:03:50    107s] eee: Checksum of RC Grid density data=60
[12/13 19:03:50    107s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[12/13 19:03:50    107s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[12/13 19:03:50    107s] % Begin Save power constraints data ... (date=12/13 19:03:50, mem=2628.2M)
[12/13 19:03:50    107s] % End Save power constraints data ... (date=12/13 19:03:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=2628.2M, current mem=2628.2M)
[12/13 19:03:51    107s] Generated self-contained design adc.dat.tmp
[12/13 19:03:52    108s] #% End save design ... (date=12/13 19:03:52, total cpu=0:00:00.9, real=0:00:07.0, peak res=2629.9M, current mem=2629.9M)
[12/13 19:03:52    108s] *** Message Summary: 0 warning(s), 0 error(s)
[12/13 19:03:52    108s] 
[12/13 19:04:12    110s] <CMD> saveDesign adc.enc
[12/13 19:04:12    110s] The in-memory database contained RC information but was not saved. To save 
[12/13 19:04:12    110s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[12/13 19:04:12    110s] so it should only be saved when it is really desired.
[12/13 19:04:12    110s] #% Begin save design ... (date=12/13 19:04:12, mem=2630.2M)
[12/13 19:04:12    110s] % Begin Save ccopt configuration ... (date=12/13 19:04:12, mem=2630.2M)
[12/13 19:04:12    110s] % End Save ccopt configuration ... (date=12/13 19:04:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=2630.2M, current mem=2630.2M)
[12/13 19:04:12    110s] % Begin Save netlist data ... (date=12/13 19:04:12, mem=2630.2M)
[12/13 19:04:12    110s] Writing Binary DB to adc.enc.dat/vbin/adc.v.bin in multi-threaded mode...
[12/13 19:04:12    110s] % End Save netlist data ... (date=12/13 19:04:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=2630.2M, current mem=2630.2M)
[12/13 19:04:12    110s] Saving symbol-table file in separate thread ...
[12/13 19:04:12    110s] Saving congestion map file in separate thread ...
[12/13 19:04:12    110s] Saving congestion map file adc.enc.dat/adc.route.congmap.gz ...
[12/13 19:04:12    110s] % Begin Save AAE data ... (date=12/13 19:04:12, mem=2630.2M)
[12/13 19:04:12    110s] Saving AAE Data ...
[12/13 19:04:12    111s] % End Save AAE data ... (date=12/13 19:04:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=2630.2M, current mem=2630.2M)
[12/13 19:04:13    111s] Saving preference file adc.enc.dat/gui.pref.tcl ...
[12/13 19:04:13    111s] Saving mode setting ...
[12/13 19:04:13    111s] Saving global file ...
[12/13 19:04:13    111s] Saving Drc markers ...
[12/13 19:04:13    111s] ... No Drc file written since there is no markers found.
[12/13 19:04:13    111s] Saving special route data file in separate thread ...
[12/13 19:04:13    111s] Saving PG file in separate thread ...
[12/13 19:04:13    111s] Saving placement file in separate thread ...
[12/13 19:04:13    111s] Saving route file in separate thread ...
[12/13 19:04:13    111s] Saving property file in separate thread ...
[12/13 19:04:13    111s] Saving PG file adc.enc.dat/adc.pg.gz, version#2, (Created by Innovus v22.33-s094_1 on Fri Dec 13 19:04:13 2024)
[12/13 19:04:13    111s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/13 19:04:13    111s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[12/13 19:04:13    111s] Save Adaptive View Pruning View Names to Binary file
[12/13 19:04:13    111s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3883.2M) ***
[12/13 19:04:13    111s] Saving property file adc.enc.dat/adc.prop
[12/13 19:04:13    111s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3883.2M) ***
[12/13 19:04:14    111s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=3883.2M) ***
[12/13 19:04:14    111s] TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
[12/13 19:04:14    111s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[12/13 19:04:15    111s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:02.0 mem=3883.2M) ***
[12/13 19:04:15    111s] TAT_INFO: ::saveRoute REAL = 2 : CPU = 0 : MEM = 0.
[12/13 19:04:15    111s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[12/13 19:04:16    111s] #Saving pin access data to file adc.enc.dat/adc.apa ...
[12/13 19:04:16    111s] #
[12/13 19:04:16    111s] Saving preRoute extracted patterns in file 'adc.enc.dat/adc.techData.gz' ...
[12/13 19:04:16    111s] Saving preRoute extraction data in directory 'adc.enc.dat/extraction/' ...
[12/13 19:04:16    111s] eee: Checksum of RC Grid density data=60
[12/13 19:04:16    111s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[12/13 19:04:16    111s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[12/13 19:04:16    111s] % Begin Save power constraints data ... (date=12/13 19:04:16, mem=2630.8M)
[12/13 19:04:16    111s] % End Save power constraints data ... (date=12/13 19:04:16, total cpu=0:00:00.1, real=0:00:00.0, peak res=2630.8M, current mem=2630.8M)
[12/13 19:04:17    111s] Generated self-contained design adc.enc.dat
[12/13 19:04:17    111s] #% End save design ... (date=12/13 19:04:17, total cpu=0:00:00.9, real=0:00:05.0, peak res=2631.0M, current mem=2631.0M)
[12/13 19:04:17    111s] *** Message Summary: 0 warning(s), 0 error(s)
[12/13 19:04:17    111s] 
[12/13 19:10:22    147s]  *** Starting Verify Geometry (MEM: 3844.4) ***
[12/13 19:10:22    147s] 
[12/13 19:10:22    147s] **WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
[12/13 19:10:22    147s]   VERIFY GEOMETRY ...... Starting Verification
[12/13 19:10:22    147s]   VERIFY GEOMETRY ...... Initializing
[12/13 19:10:22    147s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[12/13 19:10:22    147s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[12/13 19:10:22    147s]                   ...... bin size: 2240
[12/13 19:10:22    147s] **WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use setMultiCpuUsage command to adjust the number of CPUs. 
[12/13 19:10:22    147s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[12/13 19:10:22    147s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/13 19:10:22    147s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/13 19:10:22    147s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/13 19:10:22    147s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/13 19:10:22    147s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[12/13 19:10:22    147s] VG: elapsed time: 0.00
[12/13 19:10:22    147s] Begin Summary ...
[12/13 19:10:22    147s]   Cells       : 0
[12/13 19:10:22    147s]   SameNet     : 0
[12/13 19:10:22    147s]   Wiring      : 0
[12/13 19:10:22    147s]   Antenna     : 0
[12/13 19:10:22    147s]   Short       : 0
[12/13 19:10:22    147s]   Overlap     : 0
[12/13 19:10:22    147s] End Summary
[12/13 19:10:22    147s] 
[12/13 19:10:22    147s]   Verification Complete : 0 Viols.  0 Wrngs.
[12/13 19:10:22    147s] 
[12/13 19:10:22    147s] **********End: VERIFY GEOMETRY**********
[12/13 19:10:22    147s]  *** verify geometry (CPU: 0:00:00.1  MEM: 321.1M)
[12/13 19:10:22    147s] 
[12/13 19:10:33    148s] <CMD> verifyConnectivity -type all -geomConnect -error 1000 -warning 50
[12/13 19:10:33    148s] VERIFY_CONNECTIVITY use new engine.
[12/13 19:10:33    148s] 
[12/13 19:10:33    148s] ******** Start: VERIFY CONNECTIVITY ********
[12/13 19:10:33    148s] Start Time: Fri Dec 13 19:10:33 2024
[12/13 19:10:33    148s] 
[12/13 19:10:33    148s] Design Name: adc
[12/13 19:10:33    148s] Database Units: 1000
[12/13 19:10:33    148s] Design Boundary: (0.0000, 0.0000) (47.3800, 45.5400)
[12/13 19:10:33    148s] Error Limit = 1000; Warning Limit = 50
[12/13 19:10:33    148s] Check all nets
[12/13 19:10:33    148s] Use 8 pthreads
[12/13 19:10:33    148s] 
[12/13 19:10:33    148s] Begin Summary 
[12/13 19:10:33    148s]   Found no problems or warnings.
[12/13 19:10:33    148s] End Summary
[12/13 19:10:33    148s] 
[12/13 19:10:33    148s] End Time: Fri Dec 13 19:10:33 2024
[12/13 19:10:33    148s] Time Elapsed: 0:00:00.0
[12/13 19:10:33    148s] 
[12/13 19:10:33    148s] ******** End: VERIFY CONNECTIVITY ********
[12/13 19:10:33    148s]   Verification Complete : 0 Viols.  0 Wrngs.
[12/13 19:10:33    148s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[12/13 19:10:33    148s] 
