Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jun 13 18:09:23 2024
| Host         : LAPTOP-RKHD1SMH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Booth_top_control_sets_placed.rpt
| Design       : Booth_top
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              27 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              13 |            6 |
| Yes          | No                    | No                     |               8 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------+--------------------------------+------------------+----------------+
|  Clock Signal  |         Enable Signal        |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+----------------+------------------------------+--------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                              | smg_drive_0/seg_sel[0]_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG |                              | Booth_multiply0/a_1[4]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG |                              | smg_drive_0/HEX[4]_i_1_n_0     |                2 |              4 |
|  clk_IBUF_BUFG |                              | smg_drive_0/cnt_reg[17]        |                2 |              4 |
|  clk_IBUF_BUFG | Booth_multiply0/a[3]_i_1_n_0 |                                |                1 |              4 |
|  clk_IBUF_BUFG | Booth_multiply0/b[3]_i_1_n_0 |                                |                1 |              4 |
|  clk_IBUF_BUFG | sw_IBUF[9]                   | Booth_multiply0/a_1[4]_i_1_n_0 |                5 |             16 |
|  clk_IBUF_BUFG |                              |                                |                7 |             27 |
+----------------+------------------------------+--------------------------------+------------------+----------------+


