#! /home/verba/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-25-g99580cd05)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home/verba/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/home/verba/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/verba/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/verba/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/home/verba/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x555557a216e0 .scope module, "uart_tx_tb" "uart_tx_tb" 2 3;
 .timescale -9 -12;
P_0x555557a08480 .param/l "BAUD_RATE" 0 2 8, +C4<00000000000000011100001000000000>;
P_0x555557a084c0 .param/l "BIT_PERIOD" 0 2 9, +C4<00000000000000000010000111101000>;
P_0x555557a08500 .param/l "BYTE_MAX" 0 2 6, +C4<00000000000000000000000000001101>;
P_0x555557a08540 .param/l "CLK_PERIOD" 0 2 7, +C4<00000000000000000000000000101000>;
L_0x555557a3ada0 .functor AND 1, v0x555557a3d250_0, L_0x555557a6f6b0, C4<1>, C4<1>;
L_0x7fdd2f6d00a8 .functor BUFT 1, C4<00000000000000000000000000001101>, C4<0>, C4<0>, C4<0>;
v0x555557a5e020_0 .net/2s *"_ivl_0", 31 0, L_0x7fdd2f6d00a8;  1 drivers
v0x555557a5e120_0 .net *"_ivl_2", 0 0, L_0x555557a6f6b0;  1 drivers
v0x555557a5e1e0_0 .var "baudrate", 31 0;
v0x555557a5e2e0_0 .var/i "byte_index", 31 0;
v0x555557a5e3a0_0 .var "byte_ready", 0 0;
v0x555557a5e490_0 .var "clk", 0 0;
v0x555557a5e580_0 .net "data", 7 0, v0x555557a12be0_0;  1 drivers
v0x555557a5e670_0 .var/i "errors", 31 0;
v0x555557a5e750_0 .var/i "i", 31 0;
v0x555557a5e830_0 .var "parity_en", 0 0;
v0x555557a5e8d0_0 .var "parity_type", 0 0;
v0x555557a5e970_0 .net "ready", 0 0, v0x555557a3d250_0;  1 drivers
v0x555557a5ea40_0 .var "received_data", 7 0;
v0x555557a5eae0_0 .var "rst", 0 0;
v0x555557a5eb80_0 .var "stop_bits", 1 0;
v0x555557a5ec20_0 .var/i "test_case", 31 0;
v0x555557a5ece0_0 .net "tx", 0 0, v0x555557a5d960_0;  1 drivers
v0x555557a5eec0_0 .net "uart_ready", 0 0, v0x555557a5d550_0;  1 drivers
v0x555557a5ef90_0 .var "valid", 0 0;
E_0x555557a334d0 .event anyedge, v0x555557a5d550_0;
E_0x555557a339a0 .event posedge, v0x555557a3aef0_0;
L_0x555557a6f6b0 .cmp/gt.s 32, L_0x7fdd2f6d00a8, v0x555557a5e2e0_0;
S_0x555557a219b0 .scope module, "u_buffer" "buffer_uart_tx" 2 37, 3 1 0, S_0x555557a216e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "byte_ready";
    .port_info 3 /INPUT 1 "valid";
    .port_info 4 /OUTPUT 1 "ready";
    .port_info 5 /OUTPUT 8 "data";
P_0x5555579dcf90 .param/l "BYTE_MAX" 0 3 2, +C4<00000000000000000000000000001101>;
v0x555557a3a210_0 .var "byte_cnt", 4 0;
v0x555557a3ac20_0 .net "byte_ready", 0 0, v0x555557a5e3a0_0;  1 drivers
v0x555557a3aef0_0 .net "clk", 0 0, v0x555557a5e490_0;  1 drivers
v0x555557a12b40_0 .net "data", 7 0, v0x555557a12be0_0;  alias, 1 drivers
v0x555557a12be0_0 .var "data_reg", 7 0;
v0x555557a3d1b0 .array "message", 12 0, 7 0;
v0x555557a3d250_0 .var "ready", 0 0;
v0x555557a5bf80_0 .net "rst", 0 0, v0x555557a5eae0_0;  1 drivers
v0x555557a5c040_0 .net "valid", 0 0, v0x555557a5ef90_0;  1 drivers
E_0x555557a3d430 .event posedge, v0x555557a5bf80_0, v0x555557a3aef0_0;
S_0x555557a5c200 .scope module, "u_uart" "uart_tx" 2 46, 4 1 0, S_0x555557a216e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "data";
    .port_info 3 /INPUT 32 "baudrate";
    .port_info 4 /INPUT 1 "valid";
    .port_info 5 /INPUT 2 "stop_bits";
    .port_info 6 /INPUT 1 "parity_en";
    .port_info 7 /INPUT 1 "parity_type";
    .port_info 8 /OUTPUT 1 "ready";
    .port_info 9 /OUTPUT 1 "tx";
P_0x555557a5c3b0 .param/l "DATA_BITS" 1 4 21, C4<010>;
P_0x555557a5c3f0 .param/l "IDLE" 1 4 19, C4<000>;
P_0x555557a5c430 .param/l "PARITY_BIT" 1 4 22, C4<011>;
P_0x555557a5c470 .param/l "START_BIT" 1 4 20, C4<001>;
P_0x555557a5c4b0 .param/l "STOP_BIT" 1 4 23, C4<100>;
L_0x555557a3aab0 .functor NOT 1, L_0x555557a5f090, C4<0>, C4<0>, C4<0>;
v0x555557a5c880_0 .net *"_ivl_1", 0 0, L_0x555557a5f090;  1 drivers
v0x555557a5c940_0 .net/2u *"_ivl_10", 31 0, L_0x555557a6f400;  1 drivers
L_0x7fdd2f6d0060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x555557a5ca20_0 .net/2u *"_ivl_12", 31 0, L_0x7fdd2f6d0060;  1 drivers
v0x555557a5cae0_0 .net *"_ivl_2", 0 0, L_0x555557a3aab0;  1 drivers
v0x555557a5cbc0_0 .net *"_ivl_5", 0 0, L_0x555557a5f190;  1 drivers
L_0x7fdd2f6d0018 .functor BUFT 1, C4<00000001011111010111100001000000>, C4<0>, C4<0>, C4<0>;
v0x555557a5ccd0_0 .net/2u *"_ivl_8", 31 0, L_0x7fdd2f6d0018;  1 drivers
v0x555557a5cdb0_0 .var "baud_counter", 31 0;
v0x555557a5ce90_0 .net "baud_limit", 31 0, L_0x555557a6f570;  1 drivers
v0x555557a5cf70_0 .net "baudrate", 31 0, v0x555557a5e1e0_0;  1 drivers
v0x555557a5d050_0 .var "bit_count", 2 0;
v0x555557a5d130_0 .net "clk", 0 0, v0x555557a5e490_0;  alias, 1 drivers
v0x555557a5d1d0_0 .net "data", 7 0, v0x555557a12be0_0;  alias, 1 drivers
v0x555557a5d270_0 .net "final_parity", 0 0, L_0x555557a5f230;  1 drivers
v0x555557a5d310_0 .var "parity_bit", 0 0;
v0x555557a5d3d0_0 .net "parity_en", 0 0, v0x555557a5e830_0;  1 drivers
v0x555557a5d490_0 .net "parity_type", 0 0, v0x555557a5e8d0_0;  1 drivers
v0x555557a5d550_0 .var "ready", 0 0;
v0x555557a5d610_0 .net "rst", 0 0, v0x555557a5eae0_0;  alias, 1 drivers
v0x555557a5d6e0_0 .var "shift_reg", 7 0;
v0x555557a5d7a0_0 .var "state", 2 0;
v0x555557a5d880_0 .net "stop_bits", 1 0, v0x555557a5eb80_0;  1 drivers
v0x555557a5d960_0 .var "tx", 0 0;
v0x555557a5da20_0 .net "valid", 0 0, L_0x555557a3ada0;  1 drivers
v0x555557a5dae0_0 .var "valid_prev", 0 0;
L_0x555557a5f090 .reduce/xor v0x555557a12be0_0;
L_0x555557a5f190 .reduce/xor v0x555557a12be0_0;
L_0x555557a5f230 .functor MUXZ 1, L_0x555557a5f190, L_0x555557a3aab0, v0x555557a5e8d0_0, C4<>;
L_0x555557a6f400 .arith/div 32, L_0x7fdd2f6d0018, v0x555557a5e1e0_0;
L_0x555557a6f570 .arith/sub 32, L_0x555557a6f400, L_0x7fdd2f6d0060;
S_0x555557a5dd40 .scope task, "uart_receive" "uart_receive" 2 68, 2 68 0, S_0x555557a216e0;
 .timescale -9 -12;
v0x555557a5df20_0 .var "rx_byte", 7 0;
E_0x5555579ffb80 .event negedge, v0x555557a5d960_0;
TD_uart_tx_tb.uart_receive ;
    %wait E_0x5555579ffb80;
    %delay 13020000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557a5e750_0, 0, 32;
T_0.0 ; Top of for-loop
    %load/vec4 v0x555557a5e750_0;
    %cmpi/s 8, 0, 32;
	  %jmp/0xz T_0.1, 5;
    %load/vec4 v0x555557a5ece0_0;
    %ix/getv/s 4, v0x555557a5e750_0;
    %store/vec4 v0x555557a5df20_0, 4, 1;
    %delay 8680000, 0;
T_0.2 ; for-loop step statement
    %load/vec4 v0x555557a5e750_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555557a5e750_0, 0, 32;
    %jmp T_0.0;
T_0.1 ; for-loop exit label
    %load/vec4 v0x555557a5e830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.3, 8;
    %delay 8680000, 0;
T_0.3 ;
    %load/vec4 v0x555557a5eb80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.5, 4;
    %delay 8680000, 0;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v0x555557a5eb80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.7, 4;
    %delay 17360000, 0;
    %jmp T_0.8;
T_0.7 ;
    %delay 13020000, 0;
T_0.8 ;
T_0.6 ;
    %end;
    .scope S_0x555557a219b0;
T_1 ;
    %vpi_call 3 16 "$readmemb", "hello_world.txt", v0x555557a3d1b0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x555557a219b0;
T_2 ;
    %wait E_0x555557a3d430;
    %load/vec4 v0x555557a5bf80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555557a3a210_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555557a12be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555557a3d250_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x555557a5c040_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0x555557a3d250_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x555557a3a210_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555557a3d1b0, 4;
    %assign/vec4 v0x555557a12be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555557a3d250_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x555557a3ac20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.7, 9;
    %load/vec4 v0x555557a3d250_0;
    %nor/r;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x555557a3a210_0;
    %pad/u 32;
    %cmpi/u 12, 0, 32;
    %jmp/0xz  T_2.8, 5;
    %ix/getv 4, v0x555557a3a210_0;
    %load/vec4a v0x555557a3d1b0, 4;
    %assign/vec4 v0x555557a12be0_0, 0;
    %load/vec4 v0x555557a3a210_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x555557a3a210_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %ix/getv 4, v0x555557a3a210_0;
    %load/vec4a v0x555557a3d1b0, 4;
    %assign/vec4 v0x555557a12be0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555557a3a210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555557a3d250_0, 0;
T_2.9 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x555557a5c200;
T_3 ;
    %wait E_0x555557a3d430;
    %load/vec4 v0x555557a5d610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555557a5d7a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555557a5d960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555557a5d550_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555557a5d6e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555557a5d050_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555557a5cdb0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x555557a5da20_0;
    %assign/vec4 v0x555557a5dae0_0, 0;
    %load/vec4 v0x555557a5d7a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %jmp T_3.7;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555557a5d960_0, 0;
    %load/vec4 v0x555557a5d550_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.11, 10;
    %load/vec4 v0x555557a5da20_0;
    %and;
T_3.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.10, 9;
    %load/vec4 v0x555557a5dae0_0;
    %nor/r;
    %and;
T_3.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x555557a5d7a0_0, 0;
    %load/vec4 v0x555557a5d1d0_0;
    %assign/vec4 v0x555557a5d6e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555557a5cdb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555557a5d550_0, 0;
    %load/vec4 v0x555557a5d270_0;
    %assign/vec4 v0x555557a5d310_0, 0;
T_3.8 ;
    %jmp T_3.7;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555557a5d960_0, 0;
    %load/vec4 v0x555557a5cdb0_0;
    %load/vec4 v0x555557a5ce90_0;
    %cmp/e;
    %jmp/0xz  T_3.12, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x555557a5d7a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555557a5cdb0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555557a5d050_0, 0;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v0x555557a5cdb0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x555557a5cdb0_0, 0;
T_3.13 ;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x555557a5d6e0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x555557a5d960_0, 0;
    %load/vec4 v0x555557a5cdb0_0;
    %load/vec4 v0x555557a5ce90_0;
    %cmp/e;
    %jmp/0xz  T_3.14, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x555557a5d6e0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555557a5d6e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555557a5cdb0_0, 0;
    %load/vec4 v0x555557a5d050_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x555557a5d050_0, 0;
    %load/vec4 v0x555557a5d050_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_3.16, 4;
    %load/vec4 v0x555557a5d3d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.18, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_3.19, 8;
T_3.18 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_3.19, 8;
 ; End of false expr.
    %blend;
T_3.19;
    %assign/vec4 v0x555557a5d7a0_0, 0;
T_3.16 ;
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v0x555557a5cdb0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x555557a5cdb0_0, 0;
T_3.15 ;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x555557a5d310_0;
    %assign/vec4 v0x555557a5d960_0, 0;
    %load/vec4 v0x555557a5cdb0_0;
    %load/vec4 v0x555557a5ce90_0;
    %cmp/e;
    %jmp/0xz  T_3.20, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x555557a5d7a0_0, 0;
    %jmp T_3.21;
T_3.20 ;
    %load/vec4 v0x555557a5cdb0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x555557a5cdb0_0, 0;
T_3.21 ;
    %jmp T_3.7;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555557a5d960_0, 0;
    %load/vec4 v0x555557a5d880_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_3.22, 4;
    %load/vec4 v0x555557a5cdb0_0;
    %load/vec4 v0x555557a5ce90_0;
    %muli 2, 0, 32;
    %cmp/e;
    %jmp/0xz  T_3.24, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555557a5cdb0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555557a5d7a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555557a5d550_0, 0;
    %jmp T_3.25;
T_3.24 ;
    %load/vec4 v0x555557a5cdb0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x555557a5cdb0_0, 0;
T_3.25 ;
    %jmp T_3.23;
T_3.22 ;
    %load/vec4 v0x555557a5d880_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_3.26, 4;
    %load/vec4 v0x555557a5cdb0_0;
    %load/vec4 v0x555557a5ce90_0;
    %muli 3, 0, 32;
    %cmp/e;
    %jmp/0xz  T_3.28, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555557a5cdb0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555557a5d7a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555557a5d550_0, 0;
    %jmp T_3.29;
T_3.28 ;
    %load/vec4 v0x555557a5cdb0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x555557a5cdb0_0, 0;
T_3.29 ;
    %jmp T_3.27;
T_3.26 ;
    %load/vec4 v0x555557a5d880_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_3.30, 4;
    %load/vec4 v0x555557a5cdb0_0;
    %load/vec4 v0x555557a5ce90_0;
    %muli 5, 0, 32;
    %pushi/vec4 2, 0, 32;
    %div;
    %cmp/e;
    %jmp/0xz  T_3.32, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555557a5cdb0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555557a5d7a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555557a5d550_0, 0;
    %jmp T_3.33;
T_3.32 ;
    %load/vec4 v0x555557a5cdb0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x555557a5cdb0_0, 0;
T_3.33 ;
T_3.30 ;
T_3.27 ;
T_3.23 ;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x555557a216e0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557a5e490_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555557a5e490_0, 0, 1;
    %delay 20000, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x555557a216e0;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555557a5eae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557a5ef90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557a5e3a0_0, 0, 1;
    %pushi/vec4 115200, 0, 32;
    %store/vec4 v0x555557a5e1e0_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555557a5eb80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557a5e830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557a5e8d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557a5e670_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557a5ec20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557a5e2e0_0, 0, 32;
    %vpi_call 2 112 "$dumpfile", "uart_tx.vcd" {0 0 0};
    %vpi_call 2 113 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x555557a216e0 {0 0 0};
    %delay 400000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557a5eae0_0, 0, 1;
    %delay 400000, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x555557a5ec20_0, 0, 32;
    %vpi_call 2 122 "$display", "Test Case %0d: Basic transmission", v0x555557a5ec20_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555557a5ef90_0, 0, 1;
    %wait E_0x555557a339a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557a5ef90_0, 0, 1;
T_5.0 ;
    %load/vec4 v0x555557a5e2e0_0;
    %cmpi/s 13, 0, 32;
    %jmp/0xz T_5.1, 5;
T_5.2 ;
    %load/vec4 v0x555557a5eec0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.3, 6;
    %wait E_0x555557a334d0;
    %jmp T_5.2;
T_5.3 ;
    %wait E_0x555557a339a0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555557a5e3a0_0, 0, 1;
    %wait E_0x555557a339a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557a5e3a0_0, 0, 1;
T_5.4 ;
    %load/vec4 v0x555557a5eec0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.5, 6;
    %wait E_0x555557a334d0;
    %jmp T_5.4;
T_5.5 ;
    %fork TD_uart_tx_tb.uart_receive, S_0x555557a5dd40;
    %join;
    %load/vec4 v0x555557a5df20_0;
    %store/vec4 v0x555557a5ea40_0, 0, 8;
    %load/vec4 v0x555557a5e2e0_0;
    %addi 1, 0, 32;
    %vpi_call 2 145 "$display", "[%0t] Received byte %0d: %h ('%c')", $time, S<0,vec4,s32>, v0x555557a5ea40_0, v0x555557a5ea40_0 {1 0 0};
    %load/vec4 v0x555557a5e2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555557a5e2e0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %delay 4000000, 0;
    %vpi_call 2 153 "$display", "\012Testbench completed with %0d errors", v0x555557a5e670_0 {0 0 0};
    %vpi_call 2 154 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x555557a216e0;
T_6 ;
T_6.0 ;
    %vpi_call 2 160 "$display", "Time %0t: State=%d, TX=%b, Data=%h, BufReady=%b, UartReady=%b, ByteIndex=%0d", $time, v0x555557a5d7a0_0, v0x555557a5ece0_0, v0x555557a5e580_0, v0x555557a5e970_0, v0x555557a5eec0_0, v0x555557a5e2e0_0 {0 0 0};
    %delay 40000, 0;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tb.v";
    "buffer_uart_tx.v";
    "uart_tx.v";
