

================================================================
== Vitis HLS Report for 'cordiccart2pol'
================================================================
* Date:           Mon Nov  6 18:31:33 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        cordiccart2pol
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        3|      263|  30.000 ns|  2.630 us|    4|  264|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_122_1  |      256|      256|        16|          -|          -|    16|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    483|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   10|     884|   1718|    -|
|Memory           |        0|    -|      64|     16|    -|
|Multiplexer      |        -|    -|       -|    324|    -|
|Register         |        -|    -|     546|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   10|    1494|   2541|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    4|       1|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                Instance               |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                        |control_s_axi                       |        0|   0|  188|  296|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U2      |fadd_32ns_32ns_32_5_full_dsp_1      |        0|   2|  205|  390|    0|
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U1  |faddfsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U5         |fcmp_32ns_32ns_1_2_no_dsp_1         |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U6         |fcmp_32ns_32ns_1_2_no_dsp_1         |        0|   0|    0|    0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U3       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U4       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|  321|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                  |                                    |        0|  10|  884| 1718|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory  |        Module       | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |Kvalues_U  |Kvalues_ROM_AUTO_1R  |        0|  32|   8|    0|    16|   32|     1|          512|
    |angles_U   |angles_ROM_AUTO_1R   |        0|  32|   8|    0|    16|   32|     1|          512|
    +-----------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total      |                     |        0|  64|  16|    0|    32|   64|     2|         1024|
    +-----------+---------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln122_fu_473_p2     |         +|   0|  0|  13|           5|           1|
    |and_ln105_fu_393_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln125_fu_521_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln80_1_fu_267_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln80_2_fu_308_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln80_fu_314_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln93_1_fu_374_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln93_fu_362_p2      |       and|   0|  0|   2|           1|           1|
    |icmp_ln122_fu_467_p2    |      icmp|   0|  0|  14|           5|           6|
    |icmp_ln125_1_fu_511_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln125_fu_505_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln80_1_fu_255_p2   |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln80_2_fu_290_p2   |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln80_3_fu_296_p2   |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln80_fu_249_p2     |      icmp|   0|  0|  15|           8|           2|
    |or_ln105_1_fu_427_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln105_fu_368_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln125_fu_517_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln80_1_fu_302_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln80_fu_261_p2       |        or|   0|  0|   2|           1|           1|
    |cur_x_1_fu_380_p3       |    select|   0|  0|  32|           1|          32|
    |cur_x_2_fu_399_p3       |    select|   0|  0|  32|           1|          32|
    |cur_y_1_fu_407_p3       |    select|   0|  0|  32|           1|          32|
    |cur_y_2_fu_414_p3       |    select|   0|  0|  32|           1|          32|
    |select_ln105_fu_432_p3  |    select|   0|  0|  32|           1|          32|
    |sigma_fu_526_p3         |    select|   0|  0|  32|           1|          32|
    |xor_ln101_fu_352_p2     |       xor|   0|  0|  33|          32|          33|
    |xor_ln105_fu_422_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln137_fu_559_p2     |       xor|   0|  0|  33|          32|          33|
    |xor_ln93_1_fu_387_p2    |       xor|   0|  0|   2|           1|           2|
    |xor_ln93_fu_336_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln96_fu_342_p2      |       xor|   0|  0|  33|          32|          33|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 483|         220|         325|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm           |  113|         25|    1|         25|
    |empty_fu_102        |    9|          2|   32|         64|
    |grp_fu_175_opcode   |   14|          3|    2|          6|
    |grp_fu_175_p0       |   14|          3|   32|         96|
    |grp_fu_175_p1       |   14|          3|   32|         96|
    |grp_fu_183_p0       |   20|          4|   32|        128|
    |grp_fu_183_p1       |   20|          4|   32|        128|
    |grp_fu_188_p0       |   14|          3|   32|         96|
    |grp_fu_188_p1       |   14|          3|   32|         96|
    |grp_fu_192_opcode   |   14|          3|    5|         15|
    |grp_fu_192_p0       |   14|          3|   32|         96|
    |grp_fu_192_p1       |   14|          3|   32|         96|
    |i_fu_106            |    9|          2|    5|         10|
    |r                   |   14|          3|   32|         96|
    |storemerge_reg_163  |    9|          2|   32|         64|
    |tempx_fu_98         |    9|          2|   32|         64|
    |tempy_fu_94         |    9|          2|   32|         64|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |  324|         70|  429|       1240|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |Kvalues_load_reg_661  |  32|   0|   32|          0|
    |and_ln93_reg_610      |   1|   0|    1|          0|
    |angles_load_reg_666   |  32|   0|   32|          0|
    |ap_CS_fsm             |  24|   0|   24|          0|
    |cur_x_2_reg_620       |  32|   0|   32|          0|
    |cur_y_2_reg_625       |  32|   0|   32|          0|
    |cur_y_3_reg_692       |  32|   0|   32|          0|
    |empty_fu_102          |  32|   0|   32|          0|
    |i_fu_106              |   5|   0|    5|          0|
    |icmp_ln125_1_reg_651  |   1|   0|    1|          0|
    |icmp_ln125_reg_646    |   1|   0|    1|          0|
    |mul4_reg_687          |  32|   0|   32|          0|
    |mul5_reg_677          |  32|   0|   32|          0|
    |or_ln105_reg_615      |   1|   0|    1|          0|
    |reg_214               |  32|   0|   32|          0|
    |reg_221               |  32|   0|   32|          0|
    |reg_228               |  32|   0|   32|          0|
    |storemerge_reg_163    |  32|   0|   32|          0|
    |tempx_fu_98           |  32|   0|   32|          0|
    |tempy_fu_94           |  32|   0|   32|          0|
    |tmp_5_reg_656         |   1|   0|    1|          0|
    |x_read_reg_572        |  32|   0|   32|          0|
    |y_read_reg_565        |  32|   0|   32|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 546|   0|  546|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_AWREADY  |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_AWADDR   |   in|    6|       s_axi|         control|       pointer|
|s_axi_control_WVALID   |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_WREADY   |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_WDATA    |   in|   32|       s_axi|         control|       pointer|
|s_axi_control_WSTRB    |   in|    4|       s_axi|         control|       pointer|
|s_axi_control_ARVALID  |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_ARREADY  |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_ARADDR   |   in|    6|       s_axi|         control|       pointer|
|s_axi_control_RVALID   |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_RREADY   |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_RDATA    |  out|   32|       s_axi|         control|       pointer|
|s_axi_control_RRESP    |  out|    2|       s_axi|         control|       pointer|
|s_axi_control_BVALID   |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_BREADY   |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_BRESP    |  out|    2|       s_axi|         control|       pointer|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
+-----------------------+-----+-----+------------+----------------+--------------+

