Classic Timing Analyzer report for Display
Wed Apr 18 20:11:04 2018
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CK'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                            ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                             ; To                                                                                               ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; -0.126 ns                                      ; Downup                                                                                           ; lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[2] ; --         ; CK       ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.576 ns                                       ; lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[2] ; Pis_actual[2]                                                                                    ; CK         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.847 ns                                       ; Downup                                                                                           ; lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[1] ; --         ; CK       ; 0            ;
; Clock Setup: 'CK'            ; N/A   ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|safe_q[0]      ; lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[1] ; CK         ; CK       ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                                  ;                                                                                                  ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CK              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CK'                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                             ; To                                                                                               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|safe_q[0]      ; lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[0] ; CK         ; CK       ; None                        ; None                      ; 2.058 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|safe_q[0]      ; lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[2] ; CK         ; CK       ; None                        ; None                      ; 2.058 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|safe_q[0]      ; lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[1] ; CK         ; CK       ; None                        ; None                      ; 2.058 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|safe_q[1]      ; lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[0] ; CK         ; CK       ; None                        ; None                      ; 2.021 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|safe_q[1]      ; lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[2] ; CK         ; CK       ; None                        ; None                      ; 2.021 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|safe_q[1]      ; lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[1] ; CK         ; CK       ; None                        ; None                      ; 2.021 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[0] ; lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[2] ; CK         ; CK       ; None                        ; None                      ; 1.317 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[1] ; lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[2] ; CK         ; CK       ; None                        ; None                      ; 1.281 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[0] ; lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[1] ; CK         ; CK       ; None                        ; None                      ; 1.246 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|safe_q[0]      ; lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|safe_q[1]      ; CK         ; CK       ; None                        ; None                      ; 1.187 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[1] ; lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[1] ; CK         ; CK       ; None                        ; None                      ; 0.895 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[0] ; lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[0] ; CK         ; CK       ; None                        ; None                      ; 0.863 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|safe_q[1]      ; lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|safe_q[1]      ; CK         ; CK       ; None                        ; None                      ; 0.838 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|safe_q[0]      ; lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|safe_q[0]      ; CK         ; CK       ; None                        ; None                      ; 0.804 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[2] ; lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[2] ; CK         ; CK       ; None                        ; None                      ; 0.591 ns                ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                      ;
+-------+--------------+------------+--------+--------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                                                                                               ; To Clock ;
+-------+--------------+------------+--------+--------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; -0.126 ns  ; Downup ; lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[2] ; CK       ;
; N/A   ; None         ; -0.197 ns  ; Downup ; lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[1] ; CK       ;
; N/A   ; None         ; -0.478 ns  ; Enable ; lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|safe_q[1]      ; CK       ;
; N/A   ; None         ; -0.478 ns  ; Enable ; lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|safe_q[0]      ; CK       ;
; N/A   ; None         ; -0.584 ns  ; Downup ; lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[0] ; CK       ;
+-------+--------------+------------+--------+--------------------------------------------------------------------------------------------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                               ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------+---------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                             ; To            ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------+---------------+------------+
; N/A   ; None         ; 9.576 ns   ; lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[2] ; Pis_actual[2] ; CK         ;
; N/A   ; None         ; 9.516 ns   ; lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[2] ; Pis_actual[4] ; CK         ;
; N/A   ; None         ; 9.473 ns   ; lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[1] ; Pis_actual[2] ; CK         ;
; N/A   ; None         ; 9.377 ns   ; lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[1] ; Pis_actual[4] ; CK         ;
; N/A   ; None         ; 9.341 ns   ; lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[0] ; Pis_actual[2] ; CK         ;
; N/A   ; None         ; 9.245 ns   ; lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[0] ; Pis_actual[4] ; CK         ;
; N/A   ; None         ; 8.869 ns   ; lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[2] ; Pis_actual[3] ; CK         ;
; N/A   ; None         ; 8.777 ns   ; lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[1] ; Pis_actual[3] ; CK         ;
; N/A   ; None         ; 8.646 ns   ; lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[0] ; Pis_actual[3] ; CK         ;
; N/A   ; None         ; 7.531 ns   ; lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[2] ; Pis_actual[1] ; CK         ;
; N/A   ; None         ; 7.434 ns   ; lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[1] ; Pis_actual[1] ; CK         ;
; N/A   ; None         ; 7.324 ns   ; lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[2] ; Pis_actual[7] ; CK         ;
; N/A   ; None         ; 7.316 ns   ; lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[2] ; Pis_actual[0] ; CK         ;
; N/A   ; None         ; 7.303 ns   ; lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[0] ; Pis_actual[1] ; CK         ;
; N/A   ; None         ; 7.279 ns   ; lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[2] ; Pis_actual[6] ; CK         ;
; N/A   ; None         ; 7.209 ns   ; lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[1] ; Pis_actual[7] ; CK         ;
; N/A   ; None         ; 7.139 ns   ; lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[1] ; Pis_actual[6] ; CK         ;
; N/A   ; None         ; 7.137 ns   ; lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[1] ; Pis_actual[0] ; CK         ;
; N/A   ; None         ; 7.079 ns   ; lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[0] ; Pis_actual[7] ; CK         ;
; N/A   ; None         ; 7.062 ns   ; lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[2] ; Pis_actual[5] ; CK         ;
; N/A   ; None         ; 7.038 ns   ; lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[0] ; Pis_actual[0] ; CK         ;
; N/A   ; None         ; 7.008 ns   ; lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[0] ; Pis_actual[6] ; CK         ;
; N/A   ; None         ; 6.953 ns   ; lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[1] ; Pis_actual[5] ; CK         ;
; N/A   ; None         ; 6.822 ns   ; lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[0] ; Pis_actual[5] ; CK         ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------+---------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                             ;
+---------------+-------------+-----------+--------+--------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                                                                                               ; To Clock ;
+---------------+-------------+-----------+--------+--------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; 0.847 ns  ; Downup ; lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[1] ; CK       ;
; N/A           ; None        ; 0.814 ns  ; Downup ; lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[0] ; CK       ;
; N/A           ; None        ; 0.708 ns  ; Enable ; lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|safe_q[1]      ; CK       ;
; N/A           ; None        ; 0.708 ns  ; Enable ; lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|safe_q[0]      ; CK       ;
; N/A           ; None        ; 0.464 ns  ; Downup ; lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[2] ; CK       ;
+---------------+-------------+-----------+--------+--------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Apr 18 20:11:03 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ControlAscensor -c Display --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CK" is an undefined clock
Info: Clock "CK" Internal fmax is restricted to 420.17 MHz between source register "lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|safe_q[0]" and destination register "lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[0]"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 2.058 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y35_N1; Fanout = 2; REG Node = 'lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|safe_q[0]'
            Info: 2: + IC(0.300 ns) + CELL(0.393 ns) = 0.693 ns; Loc. = LCCOMB_X31_Y35_N0; Fanout = 2; COMB Node = 'lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|counter_comb_bita0~COUT'
            Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.764 ns; Loc. = LCCOMB_X31_Y35_N2; Fanout = 1; COMB Node = 'lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|counter_comb_bita1~COUT'
            Info: 4: + IC(0.000 ns) + CELL(0.410 ns) = 1.174 ns; Loc. = LCCOMB_X31_Y35_N4; Fanout = 3; COMB Node = 'lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|counter_comb_bita1~0'
            Info: 5: + IC(0.224 ns) + CELL(0.660 ns) = 2.058 ns; Loc. = LCFF_X31_Y35_N23; Fanout = 10; REG Node = 'lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[0]'
            Info: Total cell delay = 1.534 ns ( 74.54 % )
            Info: Total interconnect delay = 0.524 ns ( 25.46 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CK" to destination register is 2.698 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CK'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'CK~clkctrl'
                Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 2.698 ns; Loc. = LCFF_X31_Y35_N23; Fanout = 10; REG Node = 'lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[0]'
                Info: Total cell delay = 1.536 ns ( 56.93 % )
                Info: Total interconnect delay = 1.162 ns ( 43.07 % )
            Info: - Longest clock path from clock "CK" to source register is 2.698 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CK'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'CK~clkctrl'
                Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 2.698 ns; Loc. = LCFF_X31_Y35_N1; Fanout = 2; REG Node = 'lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|safe_q[0]'
                Info: Total cell delay = 1.536 ns ( 56.93 % )
                Info: Total interconnect delay = 1.162 ns ( 43.07 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[2]" (data pin = "Downup", clock pin = "CK") is -0.126 ns
    Info: + Longest pin to register delay is 2.608 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 4; PIN Node = 'Downup'
        Info: 2: + IC(0.650 ns) + CELL(0.414 ns) = 2.043 ns; Loc. = LCCOMB_X31_Y35_N22; Fanout = 2; COMB Node = 'lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|counter_comb_bita0~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 2.114 ns; Loc. = LCCOMB_X31_Y35_N24; Fanout = 1; COMB Node = 'lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|counter_comb_bita1~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.410 ns) = 2.524 ns; Loc. = LCCOMB_X31_Y35_N26; Fanout = 1; COMB Node = 'lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|counter_comb_bita2'
        Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 2.608 ns; Loc. = LCFF_X31_Y35_N27; Fanout = 9; REG Node = 'lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[2]'
        Info: Total cell delay = 1.958 ns ( 75.08 % )
        Info: Total interconnect delay = 0.650 ns ( 24.92 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CK" to destination register is 2.698 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CK'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'CK~clkctrl'
        Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 2.698 ns; Loc. = LCFF_X31_Y35_N27; Fanout = 9; REG Node = 'lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[2]'
        Info: Total cell delay = 1.536 ns ( 56.93 % )
        Info: Total interconnect delay = 1.162 ns ( 43.07 % )
Info: tco from clock "CK" to destination pin "Pis_actual[2]" through register "lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[2]" is 9.576 ns
    Info: + Longest clock path from clock "CK" to source register is 2.698 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CK'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'CK~clkctrl'
        Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 2.698 ns; Loc. = LCFF_X31_Y35_N27; Fanout = 9; REG Node = 'lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[2]'
        Info: Total cell delay = 1.536 ns ( 56.93 % )
        Info: Total interconnect delay = 1.162 ns ( 43.07 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 6.628 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y35_N27; Fanout = 9; REG Node = 'lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[2]'
        Info: 2: + IC(0.364 ns) + CELL(0.378 ns) = 0.742 ns; Loc. = LCCOMB_X31_Y35_N16; Fanout = 1; COMB Node = 'lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode30w[3]~2'
        Info: 3: + IC(3.118 ns) + CELL(2.768 ns) = 6.628 ns; Loc. = PIN_AA12; Fanout = 0; PIN Node = 'Pis_actual[2]'
        Info: Total cell delay = 3.146 ns ( 47.47 % )
        Info: Total interconnect delay = 3.482 ns ( 52.53 % )
Info: th for register "lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[1]" (data pin = "Downup", clock pin = "CK") is 0.847 ns
    Info: + Longest clock path from clock "CK" to destination register is 2.698 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CK'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'CK~clkctrl'
        Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 2.698 ns; Loc. = LCFF_X31_Y35_N25; Fanout = 10; REG Node = 'lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[1]'
        Info: Total cell delay = 1.536 ns ( 56.93 % )
        Info: Total interconnect delay = 1.162 ns ( 43.07 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.117 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 4; PIN Node = 'Downup'
        Info: 2: + IC(0.634 ns) + CELL(0.420 ns) = 2.033 ns; Loc. = LCCOMB_X31_Y35_N24; Fanout = 1; COMB Node = 'lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|counter_comb_bita1'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.117 ns; Loc. = LCFF_X31_Y35_N25; Fanout = 10; REG Node = 'lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[1]'
        Info: Total cell delay = 1.483 ns ( 70.05 % )
        Info: Total interconnect delay = 0.634 ns ( 29.95 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 248 megabytes
    Info: Processing ended: Wed Apr 18 20:11:04 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


