{"result": {"query": ":facetid:toc:\"db/conf/date/date1999.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "178.26"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "145", "@dc": "145", "@oc": "145", "@id": "40541233", "text": ":facetid:toc:db/conf/date/date1999.bht"}}, "hits": {"@total": "145", "@computed": "145", "@sent": "145", "@first": "0", "hit": [{"@score": "1", "@id": "6138360", "info": {"authors": {"author": [{"@pid": "19/620", "text": "Jean-Fran\u00e7ois Aga\u00ebsse"}, {"@pid": "20/2347", "text": "Bernard Laurent"}]}, "title": "Virtual Components Application and Customization.", "venue": "DATE", "pages": "726-727", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/AgaesseL99", "doi": "10.1109/DATE.1999.761210", "ee": "https://doi.org/10.1109/DATE.1999.761210", "url": "https://dblp.org/rec/conf/date/AgaesseL99"}, "url": "URL#6138360"}, {"@score": "1", "@id": "6138361", "info": {"authors": {"author": [{"@pid": "84/6337", "text": "Cesare Alippi"}, {"@pid": "16/4949", "text": "William Fornaciari"}, {"@pid": "p/LauraPozzi", "text": "Laura Pozzi"}, {"@pid": "06/1101", "text": "Mariagiovanna Sami"}]}, "title": "A DAG-Based Design Approach for Reconfigurable VLIW Processors.", "venue": "DATE", "pages": "778-779", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/AlippiFPS99", "doi": "10.1109/DATE.1999.761227", "ee": "https://doi.org/10.1109/DATE.1999.761227", "url": "https://dblp.org/rec/conf/date/AlippiFPS99"}, "url": "URL#6138361"}, {"@score": "1", "@id": "6138362", "info": {"authors": {"author": [{"@pid": "13/5588", "text": "Bernard Antaki"}, {"@pid": "s/YvonSavaria", "text": "Yvon Savaria"}, {"@pid": "39/6020", "text": "Nanhan Xiong"}, {"@pid": "41/265", "text": "Saman Adham"}]}, "title": "Design For Testability Method for CML Digital Circuits.", "venue": "DATE", "pages": "360-367", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/AntakiSXA99", "doi": "10.1109/DATE.1999.761146", "ee": "https://doi.org/10.1109/DATE.1999.761146", "url": "https://dblp.org/rec/conf/date/AntakiSXA99"}, "url": "URL#6138362"}, {"@score": "1", "@id": "6138363", "info": {"authors": {"author": {"@pid": "40/6390", "text": "Guido Arnout"}}, "title": "C for System Level Design.", "venue": "DATE", "pages": "384-386", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Arnout99", "doi": "10.1109/DATE.1999.761151", "ee": "https://doi.org/10.1109/DATE.1999.761151", "url": "https://dblp.org/rec/conf/date/Arnout99"}, "url": "URL#6138363"}, {"@score": "1", "@id": "6138364", "info": {"authors": {"author": [{"@pid": "60/2055", "text": "Cristina Barna"}, {"@pid": "r/WRosenstiel", "text": "Wolfgang Rosenstiel"}]}, "title": "Object-Oriented Reuse Methodology for VHDL.", "venue": "DATE", "pages": "689-", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BarnaR99", "doi": "10.1109/DATE.1999.761204", "ee": "https://doi.org/10.1109/DATE.1999.761204", "url": "https://dblp.org/rec/conf/date/BarnaR99"}, "url": "URL#6138364"}, {"@score": "1", "@id": "6138365", "info": {"authors": {"author": [{"@pid": "b/LucaBenini", "text": "Luca Benini"}, {"@pid": "d/GDeMicheli", "text": "Giovanni De Micheli"}, {"@pid": "96/886", "text": "Alberto Macii"}, {"@pid": "97/6648", "text": "Enrico Macii"}, {"@pid": "20/691", "text": "Massimo Poncino"}, {"@pid": "27/4173", "text": "Riccardo Scarsi"}]}, "title": "Glitch Power Minimization by Gate Freezing.", "venue": "DATE", "pages": "163-167", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BeniniMMMPS99", "doi": "10.1109/DATE.1999.761113", "ee": "https://doi.org/10.1109/DATE.1999.761113", "url": "https://dblp.org/rec/conf/date/BeniniMMMPS99"}, "url": "URL#6138365"}, {"@score": "1", "@id": "6138366", "info": {"authors": {"author": [{"@pid": "32/880", "text": "Ivo Bolsens"}, {"@pid": "60/6488", "text": "Wojtek Maly"}, {"@pid": "13/2764", "text": "Ludo Deferm"}, {"@pid": "98/3092", "text": "Jo Borel"}, {"@pid": "96/2582", "text": "Harry J. M. Veendrick"}]}, "title": "Single Chip or Hybrid System Integration.", "venue": "DATE", "pages": "616-", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BolsensMDBV99", "doi": "10.1109/DATE.1999.10017", "ee": "https://doi.ieeecomputersociety.org/10.1109/DATE.1999.10017", "url": "https://dblp.org/rec/conf/date/BolsensMDBV99"}, "url": "URL#6138366"}, {"@score": "1", "@id": "6138367", "info": {"authors": {"author": [{"@pid": "14/3633", "text": "Peter T. Breuer"}, {"@pid": "64/3977", "text": "Natividad Mart\u00ednez Madrid"}, {"@pid": "b/JonathanPBowen", "text": "Jonathan P. Bowen"}, {"@pid": "f/RBFrance", "text": "Robert B. France"}, {"@pid": "l/MariaMLarrondoPetrie", "text": "Maria M. Larrondo-Petrie"}, {"@pid": "k/CarlosDelgadoKloos", "text": "Carlos Delgado Kloos"}]}, "title": "Reasoning about VHDL and VHDL-AMS using Denotational Semantics.", "venue": "DATE", "pages": "346-352", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BreuerMBFLK99", "doi": "10.1109/DATE.1999.761144", "ee": "https://doi.org/10.1109/DATE.1999.761144", "url": "https://dblp.org/rec/conf/date/BreuerMBFLK99"}, "url": "URL#6138367"}, {"@score": "1", "@id": "6138368", "info": {"authors": {"author": [{"@pid": "40/6029", "text": "Markus B\u00fchler"}, {"@pid": "00/475", "text": "Matthias Papesch"}, {"@pid": "93/5113", "text": "K. Kapp"}, {"@pid": "62/2264", "text": "Utz G. Baitinger"}]}, "title": "Efficient Switching Activity Simulation under a Real Delay Model Using a Bitparallel Approach.", "venue": "DATE", "pages": "459-", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BuhlerPKB99", "doi": "10.1109/DATE.1999.761166", "ee": "https://doi.org/10.1109/DATE.1999.761166", "url": "https://dblp.org/rec/conf/date/BuhlerPKB99"}, "url": "URL#6138368"}, {"@score": "1", "@id": "6138369", "info": {"authors": {"author": [{"@pid": "70/2971", "text": "Gianpiero Cabodi"}, {"@pid": "12/149", "text": "Paolo Camurati"}, {"@pid": "31/6677", "text": "Claudio Passerone"}, {"@pid": "58/6767", "text": "Stefano Quer"}]}, "title": "Computing Timed Transition Relations for Sequential Cycle-Based Simulation.", "venue": "DATE", "pages": "8-12", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/CabodiCPQ99", "doi": "10.1109/DATE.1999.761090", "ee": "https://doi.org/10.1109/DATE.1999.761090", "url": "https://dblp.org/rec/conf/date/CabodiCPQ99"}, "url": "URL#6138369"}, {"@score": "1", "@id": "6138370", "info": {"authors": {"author": [{"@pid": "c/JoanCarletta", "text": "Joan Carletta"}, {"@pid": "n/MehrdadNourani", "text": "Mehrdad Nourani"}, {"@pid": "80/4532", "text": "Christos A. Papachristou"}]}, "title": "Synthesis of Controllers for Full Testability of Integrated Datapath-Controller Pairs.", "venue": "DATE", "pages": "278-282", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/CarlettaNP99", "doi": "10.1109/DATE.1999.761134", "ee": "https://doi.org/10.1109/DATE.1999.761134", "url": "https://dblp.org/rec/conf/date/CarlettaNP99"}, "url": "URL#6138370"}, {"@score": "1", "@id": "6138371", "info": {"authors": {"author": [{"@pid": "96/3591", "text": "Kanad Chakraborty"}, {"@pid": "89/912", "text": "Anurag Gupta"}, {"@pid": "45/1767", "text": "Mayukh Bhattacharya"}, {"@pid": "84/506", "text": "Shriram Kulkarni"}, {"@pid": "m/PinakiMazumder", "text": "Pinaki Mazumder"}]}, "title": "A Physical Design Tool for Built-in Self-Repairable Static RAMs.", "venue": "DATE", "pages": "714-", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ChakrabortyGBKM99", "doi": "10.1109/DATE.1999.761208", "ee": "https://doi.org/10.1109/DATE.1999.761208", "url": "https://dblp.org/rec/conf/date/ChakrabortyGBKM99"}, "url": "URL#6138371"}, {"@score": "1", "@id": "6138372", "info": {"authors": {"author": [{"@pid": "94/3913", "text": "Jui-Ming Chang"}, {"@pid": "p/MassoudPedram", "text": "Massoud Pedram"}]}, "title": "Codex-dp: Co-design of Communicating Systems Using Dynamic Programming.", "venue": "DATE", "pages": "568-", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ChangP99", "doi": "10.1109/DATE.1999.761184", "ee": "https://doi.org/10.1109/DATE.1999.761184", "url": "https://dblp.org/rec/conf/date/ChangP99"}, "url": "URL#6138372"}, {"@score": "1", "@id": "6138373", "info": {"authors": {"author": [{"@pid": "04/2770", "text": "Sasikumar Cherubal"}, {"@pid": "31/928", "text": "Abhijit Chatterjee"}]}, "title": "Parametric Fault Diagnosis for Analog Systems Using Functional Mapping.", "venue": "DATE", "pages": "195-", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/CherubalC99", "doi": "10.1109/DATE.1999.761121", "ee": "https://doi.org/10.1109/DATE.1999.761121", "url": "https://dblp.org/rec/conf/date/CherubalC99"}, "url": "URL#6138373"}, {"@score": "1", "@id": "6138374", "info": {"authors": {"author": [{"@pid": "72/1860", "text": "Jung Hyun Choi"}, {"@pid": "84/5693", "text": "Sergio Bampi"}]}, "title": "OTA Amplifiers Design on Digital Sea-of-Transistors Array.", "venue": "DATE", "pages": "776-777", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ChoiB99", "doi": "10.1109/DATE.1999.761226", "ee": "https://doi.org/10.1109/DATE.1999.761226", "url": "https://dblp.org/rec/conf/date/ChoiB99"}, "url": "URL#6138374"}, {"@score": "1", "@id": "6138375", "info": {"authors": {"author": [{"@pid": "36/3050", "text": "Eui-Young Chung"}, {"@pid": "b/LucaBenini", "text": "Luca Benini"}, {"@pid": "40/1377", "text": "Alessandro Bogliolo"}, {"@pid": "d/GDeMicheli", "text": "Giovanni De Micheli"}]}, "title": "Dynamic Power Management for non-stationary service requests.", "venue": "DATE", "pages": "77-81", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ChungBBM99", "doi": "10.1109/DATE.1999.761100", "ee": "https://doi.org/10.1109/DATE.1999.761100", "url": "https://dblp.org/rec/conf/date/ChungBBM99"}, "url": "URL#6138375"}, {"@score": "1", "@id": "6138376", "info": {"authors": {"author": [{"@pid": "87/2992", "text": "Radim Cmar"}, {"@pid": "78/4253", "text": "Luc Rijnders"}, {"@pid": "39/1269", "text": "Patrick Schaumont"}, {"@pid": "23/2415", "text": "Serge Vernalde"}, {"@pid": "32/880", "text": "Ivo Bolsens"}]}, "title": "A Methodology and Design Environment for DSP ASIC Fixed-Point Refinement.", "venue": "DATE", "pages": "271-", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/CmarRSVB99", "doi": "10.1109/DATE.1999.761133", "ee": "https://doi.org/10.1109/DATE.1999.761133", "url": "https://dblp.org/rec/conf/date/CmarRSVB99"}, "url": "URL#6138376"}, {"@score": "1", "@id": "6138377", "info": {"authors": {"author": [{"@pid": "59/2777", "text": "Fulvio Corno"}, {"@pid": "r/MatteoSonzaReorda", "text": "Matteo Sonza Reorda"}, {"@pid": "80/276", "text": "Giovanni Squillero"}]}, "title": "Approximate Equivalence Verification of Sequential Circuits via Genetic Algorithms.", "venue": "DATE", "pages": "754-755", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/CornoRS99", "doi": "10.1109/DATE.1999.761215", "ee": "https://doi.org/10.1109/DATE.1999.761215", "url": "https://dblp.org/rec/conf/date/CornoRS99"}, "url": "URL#6138377"}, {"@score": "1", "@id": "6138378", "info": {"authors": {"author": [{"@pid": "76/5610", "text": "Jo\u00e3o Paulo Costa"}, {"@pid": "s/LuisMiguelSilveira", "text": "L. Miguel Silveira"}, {"@pid": "84/6705", "text": "Mike Chou"}]}, "title": "Efficient Techniques for Accurate Extraction and Modeling of Substrate Coupling in Mixed-Signal IC&apos;s.", "venue": "DATE", "pages": "396-400", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/CostaSC99", "doi": "10.1109/DATE.1999.761154", "ee": "https://doi.org/10.1109/DATE.1999.761154", "url": "https://dblp.org/rec/conf/date/CostaSC99"}, "url": "URL#6138378"}, {"@score": "1", "@id": "6138379", "info": {"authors": {"author": [{"@pid": "c/ErikaFCota", "text": "\u00c9rika F. Cota"}, {"@pid": "25/5214", "text": "Luigi Carro"}, {"@pid": "22/680", "text": "Marcelo Lubaszewski"}]}, "title": "A Method to Diagnose Faults in Linear Analog Circuits using an Adaptive Tester.", "venue": "DATE", "pages": "184-188", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/CotaCL99", "doi": "10.1109/DATE.1999.761119", "ee": "https://doi.org/10.1109/DATE.1999.761119", "url": "https://dblp.org/rec/conf/date/CotaCL99"}, "url": "URL#6138379"}, {"@score": "1", "@id": "6138380", "info": {"authors": {"author": [{"@pid": "58/6955", "text": "Jerzy J. Dabrowski"}, {"@pid": "03/2510", "text": "Andrzej Pulka"}]}, "title": "Experiences with Modeling of Analog and Mixed A/D Systems Based on PWL Technique.", "venue": "DATE", "pages": "790-791", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/DabrowskiP99", "doi": "10.1109/DATE.1999.10007", "ee": "https://doi.ieeecomputersociety.org/10.1109/DATE.1999.10007", "url": "https://dblp.org/rec/conf/date/DabrowskiP99"}, "url": "URL#6138380"}, {"@score": "1", "@id": "6138381", "info": {"authors": {"author": [{"@pid": "88/5276", "text": "Marcello Dalpasso"}, {"@pid": "40/1377", "text": "Alessandro Bogliolo"}, {"@pid": "b/LucaBenini", "text": "Luca Benini"}]}, "title": "Specification and Validation of Distributed IP-Based Designs with JavaCAD.", "venue": "DATE", "pages": "684-688", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/DalpassoBB99", "doi": "10.1109/DATE.1999.761203", "ee": "https://doi.org/10.1109/DATE.1999.761203", "url": "https://dblp.org/rec/conf/date/DalpassoBB99"}, "url": "URL#6138381"}, {"@score": "1", "@id": "6138382", "info": {"authors": {"author": {"@pid": "62/1965", "text": "Bharat P. Dav"}}, "title": "CRUSADE: Hardware/Software Co-Synthesis of Dynamically Reconfigurable Heterogeneous Real-Time Distributed Embedded Systems.", "venue": "DATE", "pages": "97-104", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Dav99", "doi": "10.1109/DATE.1999.761103", "ee": "https://doi.org/10.1109/DATE.1999.761103", "url": "https://dblp.org/rec/conf/date/Dav99"}, "url": "URL#6138382"}, {"@score": "1", "@id": "6138383", "info": {"authors": {"author": {"@pid": "d/PDewilde", "text": "Patrick M. Dewilde"}}, "title": "Large European Programs in Microelectronic System and Circuit Design.", "venue": "DATE", "pages": "734-", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Dewilde99", "doi": "10.1109/DATE.1999.10001", "ee": "https://doi.ieeecomputersociety.org/10.1109/DATE.1999.10001", "url": "https://dblp.org/rec/conf/date/Dewilde99"}, "url": "URL#6138383"}, {"@score": "1", "@id": "6138384", "info": {"authors": {"author": [{"@pid": "44/5466", "text": "Nagu R. Dhanwada"}, {"@pid": "42/38", "text": "Adri\u00e1n N\u00fa\u00f1ez-Aldana"}, {"@pid": "81/2940", "text": "Ranga Vemuri"}]}, "title": "Hierarchical Constraint Transformation Using Directed Interval Search for Analog System Synthesis.", "venue": "DATE", "pages": "328-", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/DhanwadaNV99", "doi": "10.1109/DATE.1999.761142", "ee": "https://doi.org/10.1109/DATE.1999.761142", "url": "https://dblp.org/rec/conf/date/DhanwadaNV99"}, "url": "URL#6138384"}, {"@score": "1", "@id": "6138385", "info": {"authors": {"author": [{"@pid": "84/523", "text": "Robert P. Dick"}, {"@pid": "j/NirajKJha", "text": "Niraj K. Jha"}]}, "title": "MOCSYN: Multiobjective Core-Based Single-Chip System Synthesis.", "venue": "DATE", "pages": "263-270", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/DickJ99", "doi": "10.1109/DATE.1999.761132", "ee": "https://doi.org/10.1109/DATE.1999.761132", "url": "https://dblp.org/rec/conf/date/DickJ99"}, "url": "URL#6138385"}, {"@score": "1", "@id": "6138386", "info": {"authors": {"author": [{"@pid": "d/AlexDoboli", "text": "Alex Doboli"}, {"@pid": "81/2940", "text": "Ranga Vemuri"}]}, "title": "A VHDL-AMS Compiler and Architecture Generator for Behavioral Synthesis of Analog Systems.", "venue": "DATE", "pages": "338-345", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/DoboliV99", "doi": "10.1109/DATE.1999.761143", "ee": "https://doi.org/10.1109/DATE.1999.761143", "url": "https://dblp.org/rec/conf/date/DoboliV99"}, "url": "URL#6138386"}, {"@score": "1", "@id": "6138387", "info": {"authors": {"author": [{"@pid": "03/3061", "text": "Klaus Eckl"}, {"@pid": "54/2763", "text": "Christian Legl"}]}, "title": "Retiming Sequential Circuits with Multiple Register Classes.", "venue": "DATE", "pages": "650-", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/EcklL99", "doi": "10.1109/DATE.1999.761198", "ee": "https://doi.org/10.1109/DATE.1999.761198", "url": "https://dblp.org/rec/conf/date/EcklL99"}, "url": "URL#6138387"}, {"@score": "1", "@id": "6138388", "info": {"authors": {"author": [{"@pid": "51/6630", "text": "C. A. J. van Eijk"}, {"@pid": "83/6433", "text": "E. T. A. F. Jacobs"}, {"@pid": "74/5612", "text": "Bart Mesman"}, {"@pid": "18/119", "text": "Adwin H. Timmer"}]}, "title": "Identification and Exploitation of Symmetries in DSP Algorithms.", "venue": "DATE", "pages": "602-608", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/EijkJMT99", "doi": "10.1109/DATE.1999.761190", "ee": "https://doi.org/10.1109/DATE.1999.761190", "url": "https://dblp.org/rec/conf/date/EijkJMT99"}, "url": "URL#6138388"}, {"@score": "1", "@id": "6138389", "info": {"authors": {"author": [{"@pid": "50/5325", "text": "Hans Eveking"}, {"@pid": "70/5853", "text": "Holger Hinrichsen"}, {"@pid": "11/1043", "text": "Gerd Ritter"}]}, "title": "Automatic Verification of Scheduling Results in High-Level Synthesis.", "venue": "DATE", "pages": "59-64", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/EvekingHR99", "doi": "10.1109/DATE.1999.761097", "ee": "https://doi.org/10.1109/DATE.1999.761097", "url": "https://dblp.org/rec/conf/date/EvekingHR99"}, "url": "URL#6138389"}, {"@score": "1", "@id": "6138390", "info": {"authors": {"author": [{"@pid": "74/357", "text": "Michele Favalli"}, {"@pid": "87/6317", "text": "Cecilia Metra"}]}, "title": "On the Design of Self-Checking Functional Units Based on Shannon Circuits.", "venue": "DATE", "pages": "368-375", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/FavalliM99", "doi": "10.1109/DATE.1999.761148", "ee": "https://doi.org/10.1109/DATE.1999.761148", "url": "https://dblp.org/rec/conf/date/FavalliM99"}, "url": "URL#6138390"}, {"@score": "1", "@id": "6138391", "info": {"authors": {"author": [{"@pid": "77/1553", "text": "Peter Feldmann"}, {"@pid": "33/93", "text": "Sharad Kapur"}, {"@pid": "25/1925", "text": "David E. Long"}]}, "title": "Efficient Techniques for Modeling Chip-Level Interconnect, Substrate and Package Parasitics.", "venue": "DATE", "pages": "418-417", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/FeldmanKL99", "doi": "10.1109/DATE.1999.761158", "ee": "https://doi.org/10.1109/DATE.1999.761158", "url": "https://dblp.org/rec/conf/date/FeldmanKL99"}, "url": "URL#6138391"}, {"@score": "1", "@id": "6138392", "info": {"authors": {"author": [{"@pid": "93/6703", "text": "Fabrizio Ferrandi"}, {"@pid": "50/2089", "text": "Franco Fummi"}, {"@pid": "45/2628", "text": "Luca Gerli"}, {"@pid": "31/1913", "text": "Donatella Sciuto"}]}, "title": "Symbolic Functional Vector Generation for VHDL Specifications.", "venue": "DATE", "pages": "442-", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/FerrandiFGS99", "doi": "10.1109/DATE.1999.761163", "ee": "https://doi.org/10.1109/DATE.1999.761163", "url": "https://dblp.org/rec/conf/date/FerrandiFGS99"}, "url": "URL#6138392"}, {"@score": "1", "@id": "6138393", "info": {"authors": {"author": [{"@pid": "67/6701", "text": "Josef Fleischmann"}, {"@pid": "34/2480", "text": "Klaus Buchenrieder"}, {"@pid": "87/6340-2", "text": "Rainer Kress 0002"}]}, "title": "Codesign of Embedded Systems Based on Java and Reconfigurable Hardware Components.", "venue": "DATE", "pages": "768-769", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/FleischmannBK99", "doi": "10.1109/DATE.1999.761222", "ee": "https://doi.org/10.1109/DATE.1999.761222", "url": "https://dblp.org/rec/conf/date/FleischmannBK99"}, "url": "URL#6138393"}, {"@score": "1", "@id": "6138394", "info": {"authors": {"author": [{"@pid": "16/4949", "text": "William Fornaciari"}, {"@pid": "31/1913", "text": "Donatella Sciuto"}, {"@pid": "86/903", "text": "Cristina Silvano"}]}, "title": "Influence of Caching and Encoding on Power Dissipation of System-Level Buses for Embedded Systems.", "venue": "DATE", "pages": "762-763", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/FornaciariSS99", "doi": "10.1109/DATE.1999.761219", "ee": "https://doi.org/10.1109/DATE.1999.761219", "url": "https://dblp.org/rec/conf/date/FornaciariSS99"}, "url": "URL#6138394"}, {"@score": "1", "@id": "6138395", "info": {"authors": {"author": [{"@pid": "57/5333", "text": "Laurent Fournier"}, {"@pid": "69/4211", "text": "Yaron Arbetman"}, {"@pid": "38/393", "text": "Moshe Levinger"}]}, "title": "Functional Verification Methodology for Microprocessors Using the Genesys Test-Program Generator-Application to the x86 Microprocessors Family.", "venue": "DATE", "pages": "434-441", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/FournierAL99", "doi": "10.1109/DATE.1999.761162", "ee": "https://doi.org/10.1109/DATE.1999.761162", "url": "https://dblp.org/rec/conf/date/FournierAL99"}, "url": "URL#6138395"}, {"@score": "1", "@id": "6138396", "info": {"authors": {"author": [{"@pid": "17/3925", "text": "Abhijit Ghosh"}, {"@pid": "92/368", "text": "Joachim Kunkel"}, {"@pid": "91/4638", "text": "Stan Y. Liao"}]}, "title": "Hardware Synthesis from C/C++.", "venue": "DATE", "pages": "387-389", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/GhoshKL99", "doi": "10.1109/DATE.1999.761152", "ee": "https://doi.org/10.1109/DATE.1999.761152", "url": "https://dblp.org/rec/conf/date/GhoshKL99"}, "url": "URL#6138396"}, {"@score": "1", "@id": "6138397", "info": {"authors": {"author": [{"@pid": "29/1404", "text": "Alfred V. Gomes"}, {"@pid": "31/928", "text": "Abhijit Chatterjee"}]}, "title": "Minimal Length Diagnostic Tests for Analog Circuits using Test History.", "venue": "DATE", "pages": "189-194", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/GomesC99", "doi": "10.1109/DATE.1999.761120", "ee": "https://doi.org/10.1109/DATE.1999.761120", "url": "https://dblp.org/rec/conf/date/GomesC99"}, "url": "URL#6138397"}, {"@score": "1", "@id": "6138398", "info": {"authors": {"author": [{"@pid": "06/6388", "text": "Ad J. van de Goor"}, {"@pid": "26/1068", "text": "J. de Neef"}]}, "title": "Industrial Evaluation of DRAM Tests.", "venue": "DATE", "pages": "623-630", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/GoorN99", "doi": "10.1109/DATE.1999.761194", "ee": "https://doi.org/10.1109/DATE.1999.761194", "url": "https://dblp.org/rec/conf/date/GoorN99"}, "url": "URL#6138398"}, {"@score": "1", "@id": "6138399", "info": {"authors": {"author": [{"@pid": "22/4774", "text": "Oscar Guerra"}, {"@pid": "282/8990", "text": "Juan D. Rodr\u00edguez-Garc\u00eda"}, {"@pid": "65/100", "text": "Elisenda Roca"}, {"@pid": "f/FVFFernandez", "text": "Francisco V. Fern\u00e1ndez 0001"}, {"@pid": "42/3988", "text": "\u00c1ngel Rodr\u00edguez-V\u00e1zquez"}]}, "title": "An Accurate Error Control Mechanism for Simplification Before Generation Algorihms.", "venue": "DATE", "pages": "412-", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/GuerraRRFR99", "doi": "10.1109/DATE.1999.761157", "ee": "https://doi.org/10.1109/DATE.1999.761157", "url": "https://dblp.org/rec/conf/date/GuerraRRFR99"}, "url": "URL#6138399"}, {"@score": "1", "@id": "6138400", "info": {"authors": {"author": {"@pid": "89/4467", "text": "J\u00fcrgen Haase"}}, "title": "Design Methodology for IP Providers.", "venue": "DATE", "pages": "728-732", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Haase99", "doi": "10.1109/DATE.1999.761211", "ee": "https://doi.org/10.1109/DATE.1999.761211", "url": "https://dblp.org/rec/conf/date/Haase99"}, "url": "URL#6138400"}, {"@score": "1", "@id": "6138401", "info": {"authors": {"author": [{"@pid": "96/847", "text": "Ashok Halambi"}, {"@pid": "30/4739", "text": "Peter Grun"}, {"@pid": "g/VijayGanesh", "text": "Vijay Ganesh"}, {"@pid": "63/266", "text": "Asheesh Khare"}, {"@pid": "d/NikilDDutt", "text": "Nikil D. Dutt"}, {"@pid": "n/AlexandruNicolau", "text": "Alexandru Nicolau"}]}, "title": "EXPRESSION: A Language for Architecture Exploration through Compiler/Simulator Retargetability.", "venue": "DATE", "pages": "485-490", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/HalambiGGKDN99", "doi": "10.1109/DATE.1999.761170", "ee": "https://doi.org/10.1109/DATE.1999.761170", "url": "https://dblp.org/rec/conf/date/HalambiGGKDN99"}, "url": "URL#6138401"}, {"@score": "1", "@id": "6138402", "info": {"authors": {"author": [{"@pid": "45/5149", "text": "Samuel Norman Hamilton"}, {"@pid": "o/AlexOrailoglu", "text": "Alex Orailoglu"}, {"@pid": "13/6148", "text": "Andre Hertwig"}]}, "title": "Self Recovering Controller and Datapath Codesign.", "venue": "DATE", "pages": "596-601", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/HamiltonOH99", "doi": "10.1109/DATE.1999.761188", "ee": "https://doi.org/10.1109/DATE.1999.761188", "url": "https://dblp.org/rec/conf/date/HamiltonOH99"}, "url": "URL#6138402"}, {"@score": "1", "@id": "6138403", "info": {"authors": {"author": [{"@pid": "93/5799", "text": "Sybille Hellebrand"}, {"@pid": "02/1297", "text": "Hans-Joachim Wunderlich"}, {"@pid": "51/4990", "text": "Vyacheslav N. Yarmolik"}]}, "title": "Symmetric Transparent BIST for RAMs.", "venue": "DATE", "pages": "702-707", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/HellebrandWY99", "doi": "10.1109/DATE.1999.761206", "ee": "https://doi.org/10.1109/DATE.1999.761206", "url": "https://dblp.org/rec/conf/date/HellebrandWY99"}, "url": "URL#6138403"}, {"@score": "1", "@id": "6138404", "info": {"authors": {"author": [{"@pid": "75/792", "text": "Stefan Hendricx"}, {"@pid": "67/5048", "text": "Luc J. M. Claesen"}]}, "title": "Formally Verified Redundancy Removal.", "venue": "DATE", "pages": "150-", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/HendricxC99", "doi": "10.1109/DATE.1999.761111", "ee": "https://doi.org/10.1109/DATE.1999.761111", "url": "https://dblp.org/rec/conf/date/HendricxC99"}, "url": "URL#6138404"}, {"@score": "1", "@id": "6138405", "info": {"authors": {"author": {"@pid": "60/1584", "text": "Heiko Holzheuer"}}, "title": "How to use Knowledge in an Analysis Process.", "venue": "DATE", "pages": "498-502", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Holzheuer99", "doi": "10.1109/DATE.1999.761172", "ee": "https://doi.org/10.1109/DATE.1999.761172", "url": "https://dblp.org/rec/conf/date/Holzheuer99"}, "url": "URL#6138405"}, {"@score": "1", "@id": "6138406", "info": {"authors": {"author": [{"@pid": "03/1573", "text": "Youpyo Hong"}, {"@pid": "29/6330", "text": "Peter A. Beerel"}]}, "title": "Symbolic Reachability Analysis of Large Finite State Machines Using Don&apos;t Cares.", "venue": "DATE", "pages": "13-", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/HongB99", "doi": "10.1109/DATE.1999.761091", "ee": "https://doi.org/10.1109/DATE.1999.761091", "url": "https://dblp.org/rec/conf/date/HongB99"}, "url": "URL#6138406"}, {"@score": "1", "@id": "6138407", "info": {"authors": {"author": [{"@pid": "91/4936", "text": "Stefan H\u00f6reth"}, {"@pid": "d/RolfDrechsler", "text": "Rolf Drechsler"}]}, "title": "Formal Verification of Word-Level Specifications.", "venue": "DATE", "pages": "52-57", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/HorethD99", "doi": "10.1109/DATE.1999.761096", "ee": "https://doi.org/10.1109/DATE.1999.761096", "url": "https://dblp.org/rec/conf/date/HorethD99"}, "url": "URL#6138407"}, {"@score": "1", "@id": "6138408", "info": {"authors": {"author": {"@pid": "56/3227", "text": "Michael S. Hsiao"}}, "title": "Peak Power Estimation Using Genetic Spot Optimization for Large VLSI Circuits.", "venue": "DATE", "pages": "175-", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Hsiao99", "doi": "10.1109/DATE.1999.761115", "ee": "https://doi.org/10.1109/DATE.1999.761115", "url": "https://dblp.org/rec/conf/date/Hsiao99"}, "url": "URL#6138408"}, {"@score": "1", "@id": "6138409", "info": {"authors": {"author": [{"@pid": "95/6849", "text": "Michaela Huhn"}, {"@pid": "180/3233-1", "text": "Klaus Schneider 0001"}, {"@pid": "89/6634", "text": "Thomas Kropf"}, {"@pid": "25/5390", "text": "George Logothetis"}]}, "title": "Verifying Imprecisely Working Arithmetic Circuits.", "venue": "DATE", "pages": "65-", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/HuhnSKL99", "doi": "10.1109/DATE.1999.761098", "ee": "https://doi.org/10.1109/DATE.1999.761098", "url": "https://dblp.org/rec/conf/date/HuhnSKL99"}, "url": "URL#6138409"}, {"@score": "1", "@id": "6138410", "info": {"authors": {"author": [{"@pid": "01/2145", "text": "Enoch Hwang"}, {"@pid": "v/FrankVahid", "text": "Frank Vahid"}, {"@pid": "97/2909", "text": "Yu-Chin Hsu"}]}, "title": "FSMD Functional Partitioning for Low Power.", "venue": "DATE", "pages": "22-27", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/HwangVH99", "doi": "10.1109/DATE.1999.761092", "ee": "https://doi.org/10.1109/DATE.1999.761092", "url": "https://dblp.org/rec/conf/date/HwangVH99"}, "url": "URL#6138410"}, {"@score": "1", "@id": "6138411", "info": {"authors": {"author": [{"@pid": "62/626", "text": "Mitsuo Ikeda"}, {"@pid": "48/1344", "text": "Toshio Kondo"}, {"@pid": "87/3548", "text": "Koyo Nitta"}, {"@pid": "12/4086", "text": "Kazuhito Suguri"}, {"@pid": "09/2556", "text": "Takeshi Yoshitome"}, {"@pid": "21/5424", "text": "Toshihiro Minami"}, {"@pid": "15/1708", "text": "Jiro Naganuma"}, {"@pid": "29/1852", "text": "Takeshi Ogura"}]}, "title": "An MPEG-2 Video Encoder LSI with Scalability for HDTV based on Three-layer Cooperative Architecture.", "venue": "DATE", "pages": "44-", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/IkedaKNSYMNO99", "doi": "10.1109/DATE.1999.761095", "ee": "https://doi.org/10.1109/DATE.1999.761095", "url": "https://dblp.org/rec/conf/date/IkedaKNSYMNO99"}, "url": "URL#6138411"}, {"@score": "1", "@id": "6138412", "info": {"authors": {"author": [{"@pid": "75/1137", "text": "Margarida F. Jacome"}, {"@pid": "68/5016", "text": "Helvio P. Peixoto"}, {"@pid": "40/6007", "text": "Ander Royo"}, {"@pid": "l/JuanCarlosLopez", "text": "Juan Carlos L\u00f3pez 0001"}]}, "title": "The Design Space Layer: Supporting Early Design Space Exploration for Core-Based Designs.", "venue": "DATE", "pages": "676-683", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/JacomePRL99", "doi": "10.1109/DATE.1999.761202", "ee": "https://doi.org/10.1109/DATE.1999.761202", "url": "https://dblp.org/rec/conf/date/JacomePRL99"}, "url": "URL#6138412"}, {"@score": "1", "@id": "6138413", "info": {"authors": {"author": [{"@pid": "38/5744", "text": "Axel Jantsch"}, {"@pid": "68/5519", "text": "Shashi Kumar"}, {"@pid": "42/5132", "text": "Ahmed Hemani"}]}, "title": "The Rugby Model: A Conceptual Frame for the Study of Modelling, Analysis and Synthesis Concepts of Electronic Systems.", "venue": "DATE", "pages": "256-262", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/JantschKH99", "doi": "10.1109/DATE.1999.761131", "ee": "https://doi.org/10.1109/DATE.1999.761131", "url": "https://dblp.org/rec/conf/date/JantschKH99"}, "url": "URL#6138413"}, {"@score": "1", "@id": "6138414", "info": {"authors": {"author": [{"@pid": "81/3686", "text": "Christoph J\u00e4schke"}, {"@pid": "94/6617", "text": "Rainer Laur"}, {"@pid": "52/4081", "text": "Friedrich Beckmann"}]}, "title": "Time Constrained Modulo Scheduling with Global Resource Sharing.", "venue": "DATE", "pages": "210-216", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/JaschkeLB99", "doi": "10.1109/DATE.1999.761124", "ee": "https://doi.org/10.1109/DATE.1999.761124", "url": "https://dblp.org/rec/conf/date/JaschkeLB99"}, "url": "URL#6138414"}, {"@score": "1", "@id": "6138415", "info": {"authors": {"author": [{"@pid": "26/323", "text": "Ahmed Amine Jerraya"}, {"@pid": "e/RolfErnst", "text": "Rolf Ernst"}]}, "title": "Multi-Language System Design.", "venue": "DATE", "pages": "696-", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/JerrayaE99", "doi": "10.1109/DATE.1999.761205", "ee": "https://doi.org/10.1109/DATE.1999.761205", "url": "https://dblp.org/rec/conf/date/JerrayaE99"}, "url": "URL#6138415"}, {"@score": "1", "@id": "6138416", "info": {"authors": {"author": [{"@pid": "v/GerdvonColln", "text": "Gerd Jochens"}, {"@pid": "99/919", "text": "Lars Kruse"}, {"@pid": "93/5151", "text": "Eike Schmidt"}, {"@pid": "n/WolfgangNebel", "text": "Wolfgang Nebel"}]}, "title": "A New Parameterizable Power Macro-Model for Datapath Components.", "venue": "DATE", "pages": "29-", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/JochensKSN99", "doi": "10.1109/DATE.1999.761093", "ee": "https://doi.org/10.1109/DATE.1999.761093", "url": "https://dblp.org/rec/conf/date/JochensKSN99"}, "url": "URL#6138416"}, {"@score": "1", "@id": "6138417", "info": {"authors": {"author": {"@pid": "71/813", "text": "Jouko Junkkari"}}, "title": "Higher Product Complexity and Shorter Development Time - Continuous Challenge to Design and Test Environment.", "venue": "DATE", "pages": "2-3", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Junkkari99", "doi": "10.1109/DATE.1999.761087", "ee": "https://doi.org/10.1109/DATE.1999.761087", "url": "https://dblp.org/rec/conf/date/Junkkari99"}, "url": "URL#6138417"}, {"@score": "1", "@id": "6138418", "info": {"authors": {"author": [{"@pid": "20/4759", "text": "Priyank Kalla"}, {"@pid": "c/MJCiesielski", "text": "Maciej J. Ciesielski"}]}, "title": "Performance Driven Resynthesis by Exploiting Retiming-Induced State Register Equivalence.", "venue": "DATE", "pages": "638-642", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/KallaC99", "doi": "10.1109/DATE.1999.761196", "ee": "https://doi.org/10.1109/DATE.1999.761196", "url": "https://dblp.org/rec/conf/date/KallaC99"}, "url": "URL#6138418"}, {"@score": "1", "@id": "6138419", "info": {"authors": {"author": [{"@pid": "64/5130", "text": "Meenakshi Kaul"}, {"@pid": "81/2940", "text": "Ranga Vemuri"}]}, "title": "Temporal Partitioning combined with Design Space Exploration for Latency Minimization of Run-Time Reconfigured Designs.", "venue": "DATE", "pages": "202-209", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/KaulV99", "doi": "10.1109/DATE.1999.761123", "ee": "https://doi.org/10.1109/DATE.1999.761123", "url": "https://dblp.org/rec/conf/date/KaulV99"}, "url": "URL#6138419"}, {"@score": "1", "@id": "6138420", "info": {"authors": {"author": [{"@pid": "98/2787", "text": "Ki-Wook Kim"}, {"@pid": "57/2381", "text": "Sung-Mo Kang"}, {"@pid": "56/4092", "text": "TingTing Hwang"}, {"@pid": "l/CLLiu", "text": "C. L. Liu 0001"}]}, "title": "Logic Transformation for Low Power Synthesis.", "venue": "DATE", "pages": "158-162", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/KimKHL99", "doi": "10.1109/DATE.1999.761112", "ee": "https://doi.org/10.1109/DATE.1999.761112", "url": "https://dblp.org/rec/conf/date/KimKHL99"}, "url": "URL#6138420"}, {"@score": "1", "@id": "6138421", "info": {"authors": {"author": [{"@pid": "k/MHKonijnenburg", "text": "M. H. Konijnenburg"}, {"@pid": "21/293", "text": "J. Th. van der Linden"}, {"@pid": "06/6388", "text": "Ad J. van de Goor"}]}, "title": "Illegal State Space Identification for Sequential Circuit Test Generation.", "venue": "DATE", "pages": "741-746", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/KonijnenburgLG99", "doi": "10.1109/DATE.1999.761213", "ee": "https://doi.org/10.1109/DATE.1999.761213", "url": "https://dblp.org/rec/conf/date/KonijnenburgLG99"}, "url": "URL#6138421"}, {"@score": "1", "@id": "6138422", "info": {"authors": {"author": [{"@pid": "02/6894", "text": "Helena Krupnova"}, {"@pid": "70/5901", "text": "Gabriele Saucier"}]}, "title": "Iterative Improvement Based Multi-Way Netlist Partitioning for FPGAs.", "venue": "DATE", "pages": "587-", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/KrupnovaS99", "doi": "10.1109/DATE.1999.761187", "ee": "https://doi.org/10.1109/DATE.1999.761187", "url": "https://dblp.org/rec/conf/date/KrupnovaS99"}, "url": "URL#6138422"}, {"@score": "1", "@id": "6138423", "info": {"authors": {"author": {"@pid": "78/1283", "text": "Krzysztof Kuchcinski"}}, "title": "Integrated Resource Assignment and Scheduling of Task Graphs Using Finite Domain Constraints.", "venue": "DATE", "pages": "772-773", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Kuchcinski99", "doi": "10.1109/DATE.1999.761224", "ee": "https://doi.org/10.1109/DATE.1999.761224", "url": "https://dblp.org/rec/conf/date/Kuchcinski99"}, "url": "URL#6138423"}, {"@score": "1", "@id": "6138424", "info": {"authors": {"author": [{"@pid": "77/668", "text": "Laurent Latorre"}, {"@pid": "22/4520", "text": "Yves Bertrand"}, {"@pid": "96/6366", "text": "P. Hazard"}, {"@pid": "29/5337", "text": "Francis Pressecq"}, {"@pid": "02/455", "text": "Pascal Nouet"}]}, "title": "Design, Characterization &amp; Modelling of a CMOS Magnetic Field Sensor.", "venue": "DATE", "pages": "239-243", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LatorreBHPN99", "doi": "10.1109/DATE.1999.761128", "ee": "https://doi.org/10.1109/DATE.1999.761128", "url": "https://dblp.org/rec/conf/date/LatorreBHPN99"}, "url": "URL#6138424"}, {"@score": "1", "@id": "6138425", "info": {"authors": {"author": [{"@pid": "29/4937", "text": "Erik Lauwers"}, {"@pid": "71/3189", "text": "Georges G. E. Gielen"}]}, "title": "A Power Estimation Model for High-Speed CMOS A/D Converters.", "venue": "DATE", "pages": "401-405", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LauwersG99", "doi": "10.1109/DATE.1999.761155", "ee": "https://doi.org/10.1109/DATE.1999.761155", "url": "https://dblp.org/rec/conf/date/LauwersG99"}, "url": "URL#6138425"}, {"@score": "1", "@id": "6138426", "info": {"authors": {"author": [{"@pid": "127/4178", "text": "Andreas Lechner"}, {"@pid": "83/2254", "text": "J. Ferguson"}, {"@pid": "35/5031", "text": "Andrew Richardson 0001"}, {"@pid": "77/2445", "text": "B. Hermes"}]}, "title": "A Digital Partial Built-In Self-Test for a High Performance Automatic Gain Control Circuit .", "venue": "DATE", "pages": "232-238", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LechnerFRH99", "doi": "10.1109/DATE.1999.761127", "ee": "https://doi.org/10.1109/DATE.1999.761127", "url": "https://dblp.org/rec/conf/date/LechnerFRH99"}, "url": "URL#6138426"}, {"@score": "1", "@id": "6138427", "info": {"authors": {"author": {"@pid": "14/6306", "text": "Rainer Leupers"}}, "title": "Exploiting Conditional Instructions in Code Generation for Embedded VLIW Processors.", "venue": "DATE", "pages": "105-", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Leupers99", "doi": "10.1109/DATE.1999.761104", "ee": "https://doi.org/10.1109/DATE.1999.761104", "url": "https://dblp.org/rec/conf/date/Leupers99"}, "url": "URL#6138427"}, {"@score": "1", "@id": "6138428", "info": {"authors": {"author": [{"@pid": "77/2945", "text": "Xijiang Lin"}, {"@pid": "p/IrithPomeranz", "text": "Irith Pomeranz"}, {"@pid": "r/SudhakarMReddy", "text": "Sudhakar M. Reddy"}]}, "title": "Full Scan Fault Coverage With Partial Scan.", "venue": "DATE", "pages": "468-472", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LinPR99", "doi": "10.1109/DATE.1999.761167", "ee": "https://doi.org/10.1109/DATE.1999.761167", "url": "https://dblp.org/rec/conf/date/LinPR99"}, "url": "URL#6138428"}, {"@score": "1", "@id": "6138429", "info": {"authors": {"author": [{"@pid": "94/2460", "text": "Xun Liu"}, {"@pid": "73/197", "text": "Marios C. Papaefthymiou"}, {"@pid": "65/1497", "text": "Eby G. Friedman"}]}, "title": "Minimizing Sensitivity to Delay Variations in High-Performance Synchronous Circuits.", "venue": "DATE", "pages": "643-649", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LiuPF99", "doi": "10.1109/DATE.1999.761197", "ee": "https://doi.org/10.1109/DATE.1999.761197", "url": "https://dblp.org/rec/conf/date/LiuPF99"}, "url": "URL#6138429"}, {"@score": "1", "@id": "6138430", "info": {"authors": {"author": [{"@pid": "93/2089", "text": "Ali Maamar"}, {"@pid": "85/1958", "text": "G. Russell"}]}, "title": "ADOLT - An ADaptable On - Line Testing Scheme for VLSI Circuits.", "venue": "DATE", "pages": "770-771", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MaamarR99", "doi": "10.1109/DATE.1999.761223", "ee": "https://doi.org/10.1109/DATE.1999.761223", "url": "https://dblp.org/rec/conf/date/MaamarR99"}, "url": "URL#6138430"}, {"@score": "1", "@id": "6138431", "info": {"authors": {"author": [{"@pid": "08/210", "text": "Rafael Maestre"}, {"@pid": "19/5115", "text": "Fadi J. Kurdahi"}, {"@pid": "27/6919", "text": "Nader Bagherzadeh"}, {"@pid": "35/3770", "text": "Hartej Singh"}, {"@pid": "17/3310", "text": "Rom\u00e1n Hermida"}, {"@pid": "97/3623", "text": "Milagros Fern\u00e1ndez"}]}, "title": "Kernel Scheduling in Reconfigurable Computing.", "venue": "DATE", "pages": "90-96", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MaestreKBSHF99", "doi": "10.1109/DATE.1999.761102", "ee": "https://doi.org/10.1109/DATE.1999.761102", "url": "https://dblp.org/rec/conf/date/MaestreKBSHF99"}, "url": "URL#6138431"}, {"@score": "1", "@id": "6138432", "info": {"authors": {"author": [{"@pid": "77/164", "text": "Juan Antonio Maestro"}, {"@pid": "67/3998", "text": "Daniel Mozos"}, {"@pid": "17/3310", "text": "Rom\u00e1n Hermida"}]}, "title": "The Heterogeneous Structure Problem in Hardware/Software Codesign: A Macroscopic Approach.", "venue": "DATE", "pages": "766-767", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MaestroMH99", "doi": "10.1109/DATE.1999.761221", "ee": "https://doi.org/10.1109/DATE.1999.761221", "url": "https://dblp.org/rec/conf/date/MaestroMH99"}, "url": "URL#6138432"}, {"@score": "1", "@id": "6138433", "info": {"authors": {"author": [{"@pid": "17/5884", "text": "Yiorgos Makris"}, {"@pid": "o/AlexOrailoglu", "text": "Alex Orailoglu"}]}, "title": "Channel-Based Behavioral Test Synthesis for Improved Module Reachability.", "venue": "DATE", "pages": "283-288", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MakrisO99", "doi": "10.1109/DATE.1999.761135", "ee": "https://doi.org/10.1109/DATE.1999.761135", "url": "https://dblp.org/rec/conf/date/MakrisO99"}, "url": "URL#6138433"}, {"@score": "1", "@id": "6138434", "info": {"authors": {"author": [{"@pid": "68/1366", "text": "Nazanin Mansouri"}, {"@pid": "81/2940", "text": "Ranga Vemuri"}]}, "title": "Accounting for Various Register Allocation Schemes During Post-Synthesis Verification of RTL Designs.", "venue": "DATE", "pages": "223-", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MansouriV99", "doi": "10.1109/DATE.1999.761126", "ee": "https://doi.org/10.1109/DATE.1999.761126", "url": "https://dblp.org/rec/conf/date/MansouriV99"}, "url": "URL#6138434"}, {"@score": "1", "@id": "6138435", "info": {"authors": {"author": [{"@pid": "340/6684-1", "text": "Jo\u00e3o Marques-Silva 0001"}, {"@pid": "84/1500", "text": "Thomas Glass"}]}, "title": "Combinational Equivalence Checking Using Satisfiability and Recursive Learning.", "venue": "DATE", "pages": "145-149", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Marques-SilvaG99", "doi": "10.1109/DATE.1999.761110", "ee": "https://doi.org/10.1109/DATE.1999.761110", "url": "https://dblp.org/rec/conf/date/Marques-SilvaG99"}, "url": "URL#6138435"}, {"@score": "1", "@id": "6138436", "info": {"authors": {"author": [{"@pid": "73/424", "text": "Manuel Mart\u00ednez"}, {"@pid": "27/1853", "text": "Maria J. Avedillo"}, {"@pid": "14/279", "text": "Jos\u00e9 M. Quintana"}, {"@pid": "h/JoseLuisHuertas", "text": "Jos\u00e9 L. Huertas"}]}, "title": "An Algorithm for Face-Constrained Encoding of Symbols Using Minimum Code Length.", "venue": "DATE", "pages": "521-525", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MartinezAQH99", "doi": "10.1109/DATE.1999.761176", "ee": "https://doi.org/10.1109/DATE.1999.761176", "url": "https://dblp.org/rec/conf/date/MartinezAQH99"}, "url": "URL#6138436"}, {"@score": "1", "@id": "6138437", "info": {"authors": {"author": [{"@pid": "46/3727", "text": "Fran\u00e7oise Martinolle"}, {"@pid": "39/1246-2", "text": "Charles Dawson 0002"}, {"@pid": "62/2523", "text": "Debra Corlette"}, {"@pid": "99/437", "text": "Mike Floyd"}]}, "title": "Interoperability of Verilog/VHDL Procedural Language Interfaces to Build a Mixed Language GUI.", "venue": "DATE", "pages": "788-789", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MartinolleDCF99", "doi": "10.1109/DATE.1999.10005", "ee": "https://doi.ieeecomputersociety.org/10.1109/DATE.1999.10005", "url": "https://dblp.org/rec/conf/date/MartinolleDCF99"}, "url": "URL#6138437"}, {"@score": "1", "@id": "6138438", "info": {"authors": {"author": [{"@pid": "17/6305", "text": "Peter M. Maurer"}, {"@pid": "07/4144", "text": "William J. Schilp"}]}, "title": "Software Bit-Slicing: A Technique for Improving Simulation Performance.", "venue": "DATE", "pages": "786-787", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MaurerS99", "doi": "10.1109/DATE.1999.761231", "ee": "https://doi.org/10.1109/DATE.1999.761231", "url": "https://dblp.org/rec/conf/date/MaurerS99"}, "url": "URL#6138438"}, {"@score": "1", "@id": "6138439", "info": {"authors": {"author": [{"@pid": "m/CMeinel", "text": "Christoph Meinel"}, {"@pid": "13/4349", "text": "Christian Stangier"}]}, "title": "Increasing Efficiency of Symbolic Model Checking by Accelerating Dynamic Variable Reordering.", "venue": "DATE", "pages": "760-761", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MeinelS99", "doi": "10.1109/DATE.1999.761218", "ee": "https://doi.org/10.1109/DATE.1999.761218", "url": "https://dblp.org/rec/conf/date/MeinelS99"}, "url": "URL#6138439"}, {"@score": "1", "@id": "6138440", "info": {"authors": {"author": {"@pid": "d/GDeMicheli", "text": "Giovanni De Micheli"}}, "title": "Hardware Synthesis from C/C++ Models.", "venue": "DATE", "pages": "382-383", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Micheli99", "doi": "10.1109/DATE.1999.761150", "ee": "https://doi.org/10.1109/DATE.1999.761150", "url": "https://dblp.org/rec/conf/date/Micheli99"}, "url": "URL#6138440"}, {"@score": "1", "@id": "6138441", "info": {"authors": {"author": [{"@pid": "41/1596", "text": "Enrique San Mill\u00e1n"}, {"@pid": "e/LuisEntrena", "text": "Luis Entrena"}, {"@pid": "62/6148", "text": "Jos\u00e9 Alberto Espejo"}, {"@pid": "00/2669", "text": "Silvia Chiusano"}, {"@pid": "59/2777", "text": "Fulvio Corno"}]}, "title": "Integrating Symbolic Techniques in ATPG-Based Sequential Logic Optimization.", "venue": "DATE", "pages": "516-520", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MillanEECC99", "doi": "10.1109/DATE.1999.761175", "ee": "https://doi.org/10.1109/DATE.1999.761175", "url": "https://dblp.org/rec/conf/date/MillanEECC99"}, "url": "URL#6138441"}, {"@score": "1", "@id": "6138442", "info": {"authors": {"author": [{"@pid": "80/5837", "text": "Juan A. Montiel-Nelson"}, {"@pid": "71/581", "text": "Saeid Nooshabadi"}, {"@pid": "12/3504", "text": "V. de Armas"}, {"@pid": "69/6524", "text": "Roberto Sarmiento"}, {"@pid": "13/3960", "text": "Antonio N\u00fa\u00f1ez"}]}, "title": "High Speed GaAs Subsystem Design using Feed Through Logic.", "venue": "DATE", "pages": "509-", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Montiel-NelsonNASN99", "doi": "10.1109/DATE.1999.761174", "ee": "https://doi.org/10.1109/DATE.1999.761174", "url": "https://dblp.org/rec/conf/date/Montiel-NelsonNASN99"}, "url": "URL#6138442"}, {"@score": "1", "@id": "6138443", "info": {"authors": {"author": [{"@pid": "02/6077", "text": "Eduard Moser"}, {"@pid": "n/WolfgangNebel", "text": "Wolfgang Nebel"}]}, "title": "Case Study: System Model of Crane and Embedded Control.", "venue": "DATE", "pages": "721", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MoserN99", "doi": "10.1109/DATE.1999.10000", "ee": "https://doi.ieeecomputersociety.org/10.1109/DATE.1999.10000", "url": "https://dblp.org/rec/conf/date/MoserN99"}, "url": "URL#6138443"}, {"@score": "1", "@id": "6138444", "info": {"authors": {"author": [{"@pid": "52/1824", "text": "Rajarshi Mukherjee"}, {"@pid": "91/2397", "text": "Jawahar Jain"}, {"@pid": "42/332", "text": "Koichiro Takayama"}, {"@pid": "56/1768", "text": "Masahiro Fujita"}, {"@pid": "a/JacobAAbraham", "text": "Jacob A. Abraham"}, {"@pid": "f/DonaldSFussell", "text": "Donald S. Fussell"}]}, "title": "An Efficient Filter-Based Approach for Combinational Verification.", "venue": "DATE", "pages": "132-137", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MukherjeeJTFAF99", "doi": "10.1109/DATE.1999.761108", "ee": "https://doi.org/10.1109/DATE.1999.761108", "url": "https://dblp.org/rec/conf/date/MukherjeeJTFAF99"}, "url": "URL#6138444"}, {"@score": "1", "@id": "6138445", "info": {"authors": {"author": [{"@pid": "25/3230", "text": "Rajeev Murgai"}, {"@pid": "56/1768", "text": "Masahiro Fujita"}]}, "title": "On Reducing Transitions Through Data Modifications.", "venue": "DATE", "pages": "82-", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MurgaiF99", "doi": "10.1109/DATE.1999.761101", "ee": "https://doi.org/10.1109/DATE.1999.761101", "url": "https://dblp.org/rec/conf/date/MurgaiF99"}, "url": "URL#6138445"}, {"@score": "1", "@id": "6138446", "info": {"authors": {"author": [{"@pid": "08/1685", "text": "Sudip Nag"}, {"@pid": "25/3784", "text": "Kamal Chaudhary"}]}, "title": "Post-Placement Residual-Overlap Removal with Minimal Movement.", "venue": "DATE", "pages": "581-586", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/NagC99", "doi": "10.1109/DATE.1999.761186", "ee": "https://doi.org/10.1109/DATE.1999.761186", "url": "https://dblp.org/rec/conf/date/NagC99"}, "url": "URL#6138446"}, {"@score": "1", "@id": "6138447", "info": {"authors": {"author": [{"@pid": "70/5855", "text": "Michael Nicolaidis"}, {"@pid": "08/3972", "text": "Yervant Zorian"}]}, "title": "Scaling Deeper to Submicron: On-Line Testing to the Rescue.", "venue": "DATE", "pages": "432-", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/NicolaidisZ99", "doi": "10.1109/DATE.1999.761161", "ee": "https://doi.org/10.1109/DATE.1999.761161", "url": "https://dblp.org/rec/conf/date/NicolaidisZ99"}, "url": "URL#6138447"}, {"@score": "1", "@id": "6138448", "info": {"authors": {"author": [{"@pid": "20/5950", "text": "Nicola Nicolici"}, {"@pid": "48/5139", "text": "Bashir M. Al-Hashimi"}]}, "title": "Efficient BIST Hardware Insertion with Low Test Application Time for Synthesized Data Paths.", "venue": "DATE", "pages": "289-", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/NicoliciA99", "doi": "10.1109/DATE.1999.761136", "ee": "https://doi.org/10.1109/DATE.1999.761136", "url": "https://dblp.org/rec/conf/date/NicoliciA99"}, "url": "URL#6138448"}, {"@score": "1", "@id": "6138449", "info": {"authors": {"author": [{"@pid": "n/DirkNiggemeyer", "text": "Dirk Niggemeyer"}, {"@pid": "31/2783", "text": "M. R\u00fcffer"}]}, "title": "Parametric Built-In Self-Test of VLSI Systems.", "venue": "DATE", "pages": "376-", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/NiggemeyerR99", "doi": "10.1109/DATE.1999.761149", "ee": "https://doi.org/10.1109/DATE.1999.761149", "url": "https://dblp.org/rec/conf/date/NiggemeyerR99"}, "url": "URL#6138449"}, {"@score": "1", "@id": "6138450", "info": {"authors": {"author": [{"@pid": "04/3321", "text": "Dimitris Nikolos"}, {"@pid": "40/1531", "text": "Haridimos T. Vergos"}, {"@pid": "h/ThHaniotakis", "text": "Th. Haniotakis"}, {"@pid": "t/YiorgosTsiatouhas", "text": "Y. Tsiatouhas"}]}, "title": "Path Delay Fault Testing of ICs with Embedded Intellectual Property Blocks.", "venue": "DATE", "pages": "112-116", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/NikolosVHT99", "doi": "10.1109/DATE.1999.761105", "ee": "https://doi.org/10.1109/DATE.1999.761105", "url": "https://dblp.org/rec/conf/date/NikolosVHT99"}, "url": "URL#6138450"}, {"@score": "1", "@id": "6138451", "info": {"authors": {"author": [{"@pid": "14/4613", "text": "Winfried N\u00f6th"}, {"@pid": "41/4118", "text": "Reiner Kolla"}]}, "title": "Spanning Tree-based State Encoding for Low Power Dissipation.", "venue": "DATE", "pages": "168-174", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/NoethK99", "doi": "10.1109/DATE.1999.761114", "ee": "https://doi.org/10.1109/DATE.1999.761114", "url": "https://dblp.org/rec/conf/date/NoethK99"}, "url": "URL#6138451"}, {"@score": "1", "@id": "6138452", "info": {"authors": {"author": [{"@pid": "11/3550", "text": "Issam Alzaher-Noufal"}, {"@pid": "70/5855", "text": "Michael Nicolaidis"}]}, "title": "A CAD Framework for Generating Self-Checking 1 Multipliers Based on Residue Codes.", "venue": "DATE", "pages": "122-", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/NoufalN99", "doi": "10.1109/DATE.1999.761107", "ee": "https://doi.org/10.1109/DATE.1999.761107", "url": "https://dblp.org/rec/conf/date/NoufalN99"}, "url": "URL#6138452"}, {"@score": "1", "@id": "6138453", "info": {"authors": {"author": [{"@pid": "20/1194", "text": "Franc Novak"}, {"@pid": "88/3968", "text": "Bojan Hvala"}, {"@pid": "25/6468", "text": "Sandi Klavzar"}]}, "title": "On Analog Signature Analysis.", "venue": "DATE", "pages": "249-", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/NovakHK99", "doi": "10.1109/DATE.1999.761130", "ee": "https://doi.org/10.1109/DATE.1999.761130", "url": "https://dblp.org/rec/conf/date/NovakHK99"}, "url": "URL#6138453"}, {"@score": "1", "@id": "6138454", "info": {"authors": {"author": [{"@pid": "42/38", "text": "Adri\u00e1n N\u00fa\u00f1ez-Aldana"}, {"@pid": "81/2940", "text": "Ranga Vemuri"}]}, "title": "An Analog Performance Estimator for Improving the Effectiveness of CMOS Analog Systems Circuit Synthesis.", "venue": "DATE", "pages": "406-411", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Nunez-AldanaV99", "doi": "10.1109/DATE.1999.761156", "ee": "https://doi.org/10.1109/DATE.1999.761156", "url": "https://dblp.org/rec/conf/date/Nunez-AldanaV99"}, "url": "URL#6138454"}, {"@score": "1", "@id": "6138455", "info": {"authors": {"author": [{"@pid": "56/6113", "text": "Mattias O&apos;Nils"}, {"@pid": "38/5744", "text": "Axel Jantsch"}]}, "title": "Operating System Sensitive Device Driver Synthesis from Implementation Independent Protocol Specification.", "venue": "DATE", "pages": "562-567", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ONilsJ99", "doi": "10.1109/DATE.1999.761183", "ee": "https://doi.org/10.1109/DATE.1999.761183", "url": "https://dblp.org/rec/conf/date/ONilsJ99"}, "url": "URL#6138455"}, {"@score": "1", "@id": "6138456", "info": {"authors": {"author": [{"@pid": "84/4560", "text": "Katsuyuki Ochiai"}, {"@pid": "04/3100", "text": "Hiroe Iwasaki"}, {"@pid": "15/1708", "text": "Jiro Naganuma"}, {"@pid": "52/4833", "text": "Makoto Endo"}, {"@pid": "29/1852", "text": "Takeshi Ogura"}]}, "title": "High-speed Software-based Platform for Embedded Software of a Single-chip MPEG-2 Video Encoder LSI with HDTV Scalabilit.", "venue": "DATE", "pages": "303-308", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/OchiaiINEO99", "doi": "10.1109/DATE.1999.761138", "ee": "https://doi.org/10.1109/DATE.1999.761138", "url": "https://dblp.org/rec/conf/date/OchiaiINEO99"}, "url": "URL#6138456"}, {"@score": "1", "@id": "6138457", "info": {"authors": {"author": [{"@pid": "80/4532", "text": "Christos A. Papachristou"}, {"@pid": "08/562", "text": "Yusuf Alzazeri"}]}, "title": "A Method of Distributed Controller Design for RTL Circuits.", "venue": "DATE", "pages": "774-775", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/PapachristouA99", "doi": "10.1109/DATE.1999.761225", "ee": "https://doi.org/10.1109/DATE.1999.761225", "url": "https://dblp.org/rec/conf/date/PapachristouA99"}, "url": "URL#6138457"}, {"@score": "1", "@id": "6138458", "info": {"authors": {"author": [{"@pid": "16/6466", "text": "Antonis M. Paschalis"}, {"@pid": "60/6118", "text": "Nektarios Kranitis"}, {"@pid": "80/1382", "text": "Mihalis Psarakis"}, {"@pid": "79/1691", "text": "Dimitris Gizopoulos"}, {"@pid": "08/3972", "text": "Yervant Zorian"}]}, "title": "An Effective BIST Architecture for Fast Multiplier Cores.", "venue": "DATE", "pages": "117-121", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/PaschalisKPGZ99", "doi": "10.1109/DATE.1999.761106", "ee": "https://doi.org/10.1109/DATE.1999.761106", "url": "https://dblp.org/rec/conf/date/PaschalisKPGZ99"}, "url": "URL#6138458"}, {"@score": "1", "@id": "6138459", "info": {"authors": {"author": [{"@pid": "56/694", "text": "Olivier Pasquier"}, {"@pid": "58/2218", "text": "Jean Paul Calvez"}]}, "title": "An Object-Based Executable Model for Simulation of Real-Time Hw/Sw Systems.", "venue": "DATE", "pages": "782-783", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/PasquierC99", "doi": "10.1109/DATE.1999.761229", "ee": "https://doi.org/10.1109/DATE.1999.761229", "url": "https://dblp.org/rec/conf/date/PasquierC99"}, "url": "URL#6138459"}, {"@score": "1", "@id": "6138460", "info": {"authors": {"author": [{"@pid": "p/MassoudPedram", "text": "Massoud Pedram"}, {"@pid": "62/66", "text": "Qing Wu"}]}, "title": "Battery-Powered Digital CMOS Design.", "venue": "DATE", "pages": "72-76", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/PedramW99", "doi": "10.1109/DATE.1999.761099", "ee": "https://doi.org/10.1109/DATE.1999.761099", "url": "https://dblp.org/rec/conf/date/PedramW99"}, "url": "URL#6138460"}, {"@score": "1", "@id": "6138461", "info": {"authors": {"author": [{"@pid": "94/517", "text": "Martin Radetzki"}, {"@pid": "91/3435", "text": "Ansgar Stammermann"}, {"@pid": "24/1922", "text": "Wolfram Putzke-R\u00f6ming"}, {"@pid": "n/WolfgangNebel", "text": "Wolfgang Nebel"}]}, "title": "Data Type Analysis for Hardware Synthesis from Object-Oriented Models.", "venue": "DATE", "pages": "491-", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/RadetzkiSPN99", "doi": "10.1109/DATE.1999.761171", "ee": "https://doi.org/10.1109/DATE.1999.761171", "url": "https://dblp.org/rec/conf/date/RadetzkiSPN99"}, "url": "URL#6138461"}, {"@score": "1", "@id": "6138462", "info": {"authors": {"author": [{"@pid": "55/6283", "text": "Jaan Raik"}, {"@pid": "33/530", "text": "Raimund Ubar"}]}, "title": "Sequential Circuit Test Generation Using Decision Diagram Models.", "venue": "DATE", "pages": "736-740", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/RaikU99", "doi": "10.1109/DATE.1999.761212", "ee": "https://doi.org/10.1109/DATE.1999.761212", "url": "https://dblp.org/rec/conf/date/RaikU99"}, "url": "URL#6138462"}, {"@score": "1", "@id": "6138463", "info": {"authors": {"author": [{"@pid": "71/4328", "text": "Rajeev K. Ranjan 0001"}, {"@pid": "91/6939", "text": "Vigyan Singhal"}, {"@pid": "62/5300", "text": "Fabio Somenzi"}, {"@pid": "b/RobertKBrayton", "text": "Robert K. Brayton"}]}, "title": "Using Combinational Verification for Sequential Circuits.", "venue": "DATE", "pages": "138-144", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/RanjanSSB99", "doi": "10.1109/DATE.1999.761109", "ee": "https://doi.org/10.1109/DATE.1999.761109", "url": "https://dblp.org/rec/conf/date/RanjanSSB99"}, "url": "URL#6138463"}, {"@score": "1", "@id": "6138464", "info": {"authors": {"author": [{"@pid": "52/4324", "text": "Iyad Rayane"}, {"@pid": "48/583", "text": "Jaime Velasco-Medina"}, {"@pid": "70/5855", "text": "Michael Nicolaidis"}]}, "title": "A One-Bit-Signature BIST for Embedded Operational Amplifiers in Mixed-Signal Circuits Based on the Slew-Rate Detection.", "venue": "DATE", "pages": "792-", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/RayaneVN99", "doi": "10.1109/DATE.1999.10016", "ee": "https://doi.ieeecomputersociety.org/10.1109/DATE.1999.10016", "url": "https://dblp.org/rec/conf/date/RayaneVN99"}, "url": "URL#6138464"}, {"@score": "1", "@id": "6138465", "info": {"authors": {"author": [{"@pid": "08/6904", "text": "Michel Renovell"}, {"@pid": "08/4890", "text": "Jean-Michel Portal"}, {"@pid": "04/128", "text": "Joan Figueras"}, {"@pid": "08/3972", "text": "Yervant Zorian"}]}, "title": "Testing the Configurable Interconnect/Logic Interface of SRAM-Based FPGA&apos;s.", "venue": "DATE", "pages": "618-622", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/RenovellPFZ99", "doi": "10.1109/DATE.1999.761193", "ee": "https://doi.org/10.1109/DATE.1999.761193", "url": "https://dblp.org/rec/conf/date/RenovellPFZ99"}, "url": "URL#6138465"}, {"@score": "1", "@id": "6138466", "info": {"authors": {"author": [{"@pid": "84/1212", "text": "Annette Reutter"}, {"@pid": "r/WRosenstiel", "text": "Wolfgang Rosenstiel"}]}, "title": "An Efficient Reuse System for Digital Circuit Design.", "venue": "DATE", "pages": "38-43", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ReutterR99", "doi": "10.1109/DATE.1999.761094", "ee": "https://doi.org/10.1109/DATE.1999.761094", "url": "https://dblp.org/rec/conf/date/ReutterR99"}, "url": "URL#6138466"}, {"@score": "1", "@id": "6138467", "info": {"authors": {"author": [{"@pid": "53/4897", "text": "Llu\u00eds Ribas"}, {"@pid": "c/JordiCarrabina", "text": "Jordi Carrabina"}]}, "title": "Digital MOS Circuit Partitioning with Symbolic Modeling.", "venue": "DATE", "pages": "503-508", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/RibasC99", "doi": "10.1109/DATE.1999.761173", "ee": "https://doi.org/10.1109/DATE.1999.761173", "url": "https://dblp.org/rec/conf/date/RibasC99"}, "url": "URL#6138467"}, {"@score": "1", "@id": "6138468", "info": {"authors": {"author": [{"@pid": "46/485", "text": "Josep Rius 0001"}, {"@pid": "04/128", "text": "Joan Figueras"}]}, "title": "Exploring the Combination of IDDQ and iDDt Testing: Energy Testing.", "venue": "DATE", "pages": "543-548", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/RiusF99", "doi": "10.1109/DATE.1999.761180", "ee": "https://doi.org/10.1109/DATE.1999.761180", "url": "https://dblp.org/rec/conf/date/RiusF99"}, "url": "URL#6138468"}, {"@score": "1", "@id": "6138469", "info": {"authors": {"author": [{"@pid": "121/4418", "text": "Luiz C. V. dos Santos"}, {"@pid": "28/6124", "text": "Jochen A. G. Jess"}]}, "title": "Exploiting State Equivalence on the Fly while Applying Code Motion and Speculation.", "venue": "DATE", "pages": "609-", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SantosJ99", "doi": "10.1109/DATE.1999.761191", "ee": "https://doi.org/10.1109/DATE.1999.761191", "url": "https://dblp.org/rec/conf/date/SantosJ99"}, "url": "URL#6138469"}, {"@score": "1", "@id": "6138470", "info": {"authors": {"author": [{"@pid": "70/2359", "text": "Marcelino B. Santos"}, {"@pid": "17/6940", "text": "Jo\u00e3o Paulo Teixeira 0001"}]}, "title": "Defect-Oriented Mixed-Level Fault Simulation of Digital Systems-on-a-Chip Using HDL.", "venue": "DATE", "pages": "549-", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SantosT99", "doi": "10.1109/DATE.1999.761181", "ee": "https://doi.org/10.1109/DATE.1999.761181", "url": "https://dblp.org/rec/conf/date/SantosT99"}, "url": "URL#6138470"}, {"@score": "1", "@id": "6138471", "info": {"authors": {"author": [{"@pid": "23/5166", "text": "Yanti Santoso"}, {"@pid": "24/1918", "text": "Matthew C. Merten"}, {"@pid": "13/6983", "text": "Elizabeth M. Rudnick"}, {"@pid": "76/5323", "text": "Miron Abramovici"}]}, "title": "FreezeFrame: Compact Test Generation Using a Frozen Clock Strategy.", "venue": "DATE", "pages": "747-", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SantosoMRA99", "doi": "10.1109/DATE.1999.761214", "ee": "https://doi.org/10.1109/DATE.1999.761214", "url": "https://dblp.org/rec/conf/date/SantosoMRA99"}, "url": "URL#6138471"}, {"@score": "1", "@id": "6138472", "info": {"authors": {"author": {"@pid": "99/1548", "text": "Hisashi Sasaki"}}, "title": "A Formal Semantics for Verilog-VHDL Simulation Interoperability by Abstact State Machine.", "venue": "DATE", "pages": "353-", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Sasaki99", "doi": "10.1109/DATE.1999.761145", "ee": "https://doi.org/10.1109/DATE.1999.761145", "url": "https://dblp.org/rec/conf/date/Sasaki99"}, "url": "URL#6138472"}, {"@score": "1", "@id": "6138473", "info": {"authors": {"author": [{"@pid": "65/6844", "text": "Stefan Scherber"}, {"@pid": "35/873", "text": "Christian M\u00fcller-Schloer"}]}, "title": "An Efficient and Flexible Methodology for Modelling and Simulation of Heterogeneous Mechatronic Systems.", "venue": "DATE", "pages": "784-785", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ScherberM99", "doi": "10.1109/DATE.1999.761230", "ee": "https://doi.org/10.1109/DATE.1999.761230", "url": "https://dblp.org/rec/conf/date/ScherberM99"}, "url": "URL#6138473"}, {"@score": "1", "@id": "6138474", "info": {"authors": {"author": [{"@pid": "11/2930", "text": "Robert Schwencker"}, {"@pid": "82/1802", "text": "Josef Eckm\u00fcller"}, {"@pid": "44/608", "text": "Helmut E. Graeb"}, {"@pid": "a/KurtAntreich", "text": "Kurt Antreich"}]}, "title": "Automating the Sizing of Analog CMOS Circuits by Consideration of Structural Constraints.", "venue": "DATE", "pages": "323-327", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SchwenckerEGA99", "doi": "10.1109/DATE.1999.761141", "ee": "https://doi.org/10.1109/DATE.1999.761141", "url": "https://dblp.org/rec/conf/date/SchwenckerEGA99"}, "url": "URL#6138474"}, {"@score": "1", "@id": "6138475", "info": {"authors": {"author": {"@pid": "s/RalfSeepold", "text": "Ralf Seepold"}}, "title": "Reuse of IP and virtual components.", "venue": "DATE", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Seepold99", "doi": "10.1145/307418.307598", "ee": "https://doi.org/10.1145/307418.307598", "url": "https://dblp.org/rec/conf/date/Seepold99"}, "url": "URL#6138475"}, {"@score": "1", "@id": "6138476", "info": {"authors": {"author": {"@pid": "28/5146", "text": "Bernard N. Sheehan"}}, "title": "Projective Convolution: RLC Model-Order Reduction Using the Impulse Response.", "venue": "DATE", "pages": "669-", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Sheehan99", "doi": "10.1109/DATE.1999.761201", "ee": "https://doi.org/10.1109/DATE.1999.761201", "url": "https://dblp.org/rec/conf/date/Sheehan99"}, "url": "URL#6138476"}, {"@score": "1", "@id": "6138477", "info": {"authors": {"author": [{"@pid": "18/2550", "text": "Jongchul Shin"}, {"@pid": "03/2180", "text": "Hyunjin Kim"}, {"@pid": "95/3570", "text": "Sungho Kang"}]}, "title": "At-Speed Boundary-Scan Interconnect Testing in a Board with Multiple System Clocks.", "venue": "DATE", "pages": "473-", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ShinKK99", "doi": "10.1109/DATE.1999.761168", "ee": "https://doi.org/10.1109/DATE.1999.761168", "url": "https://dblp.org/rec/conf/date/ShinKK99"}, "url": "URL#6138477"}, {"@score": "1", "@id": "6138478", "info": {"authors": {"author": [{"@pid": "75/106", "text": "Lu\u00eds Guerra e Silva"}, {"@pid": "s/LuisMiguelSilveira", "text": "Lu\u00eds Miguel Silveira"}, {"@pid": "340/6684-1", "text": "Jo\u00e3o Marques-Silva 0001"}]}, "title": "Algorithms for Solving Boolean Satisfiability in Combinational Circuits.", "venue": "DATE", "pages": "526-530", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SilvaSM99", "doi": "10.1109/DATE.1999.761177", "ee": "https://doi.org/10.1109/DATE.1999.761177", "url": "https://dblp.org/rec/conf/date/SilvaSM99"}, "url": "URL#6138478"}, {"@score": "1", "@id": "6138479", "info": {"authors": {"author": [{"@pid": "97/5909-1", "text": "James Smith 0001"}, {"@pid": "d/GDeMicheli", "text": "Giovanni De Micheli"}]}, "title": "Polynomial Methods for Allocating Complex Components.", "venue": "DATE", "pages": "217-222", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SmithM99", "doi": "10.1109/DATE.1999.761125", "ee": "https://doi.org/10.1109/DATE.1999.761125", "url": "https://dblp.org/rec/conf/date/SmithM99"}, "url": "URL#6138479"}, {"@score": "1", "@id": "6138480", "info": {"authors": {"author": [{"@pid": "08/4571", "text": "Leon Stok"}, {"@pid": "74/2634", "text": "Andrew J. Sullivan"}, {"@pid": "71/2489", "text": "Mahesh A. Iyer"}]}, "title": "Wavefront Technology Mapping.", "venue": "DATE", "pages": "531-", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/StokSI99", "doi": "10.1109/DATE.1999.761178", "ee": "https://doi.org/10.1109/DATE.1999.761178", "url": "https://dblp.org/rec/conf/date/StokSI99"}, "url": "URL#6138480"}, {"@score": "1", "@id": "6138481", "info": {"authors": {"author": [{"@pid": "15/6088", "text": "Viera Stopjakov\u00e1"}, {"@pid": "36/6150", "text": "Hans A. R. Manhaeve"}, {"@pid": "28/2778", "text": "M. Sidiropulos"}]}, "title": "On-Chip Transient Current Monitor for Testing of Low Voltage CMOS IC.", "venue": "DATE", "pages": "538-542", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/StopjakovaMS99", "doi": "10.1109/DATE.1999.761179", "ee": "https://doi.org/10.1109/DATE.1999.761179", "url": "https://dblp.org/rec/conf/date/StopjakovaMS99"}, "url": "URL#6138481"}, {"@score": "1", "@id": "6138482", "info": {"authors": {"author": [{"@pid": "37/1706", "text": "Karsten Strehl"}, {"@pid": "t/LotharThiele", "text": "Lothar Thiele"}]}, "title": "Interval Diagram Techniques for Symbolic Model Checking of Petri Nets.", "venue": "DATE", "pages": "756-757", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/StrehlT99", "doi": "10.1109/DATE.1999.761216", "ee": "https://doi.org/10.1109/DATE.1999.761216", "url": "https://dblp.org/rec/conf/date/StrehlT99"}, "url": "URL#6138482"}, {"@score": "1", "@id": "6138483", "info": {"authors": {"author": [{"@pid": "68/1139", "text": "Bassam Tabbara"}, {"@pid": "86/4095", "text": "Marco Sgroi"}, {"@pid": "s/ALSangiovanniV", "text": "Alberto L. Sangiovanni-Vincentelli"}, {"@pid": "43/980", "text": "Enrica Filippi"}, {"@pid": "36/1134", "text": "Luciano Lavagno"}]}, "title": "Fast Hardware-Software Co-simulation Using VHDL Models.", "venue": "DATE", "pages": "309-", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/TabbaraSSFL99", "doi": "10.1109/DATE.1999.761139", "ee": "https://doi.org/10.1109/DATE.1999.761139", "url": "https://dblp.org/rec/conf/date/TabbaraSSFL99"}, "url": "URL#6138483"}, {"@score": "1", "@id": "6138484", "info": {"authors": {"author": [{"@pid": "t/SXDTan", "text": "Xiang-Dong Tan"}, {"@pid": "30/2759", "text": "C.-J. Richard Shi"}]}, "title": "Interpretable Symbolic Small-Signal Characterization of Large Analog Circuits using Determinant Decision Diagrams.", "venue": "DATE", "pages": "448-453", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/TanS99", "doi": "10.1109/DATE.1999.761164", "ee": "https://doi.org/10.1109/DATE.1999.761164", "url": "https://dblp.org/rec/conf/date/TanS99"}, "url": "URL#6138484"}, {"@score": "1", "@id": "6138485", "info": {"authors": {"author": {"@pid": "53/3763", "text": "Peter Thoma"}}, "title": "Automotive Electronics - A Challenge For Systems Engineering.", "venue": "DATE", "pages": "4", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Thoma99", "doi": "10.1109/DATE.1999.761088", "ee": "https://doi.org/10.1109/DATE.1999.761088", "url": "https://dblp.org/rec/conf/date/Thoma99"}, "url": "URL#6138485"}, {"@score": "1", "@id": "6138486", "info": {"authors": {"author": [{"@pid": "t/MitchellAThornton", "text": "Mitchell A. Thornton"}, {"@pid": "69/5611", "text": "J. P. Williams"}, {"@pid": "d/RolfDrechsler", "text": "Rolf Drechsler"}, {"@pid": "d/NicoleDrechsler", "text": "Nicole Drechsler"}]}, "title": "Variable Reordering for Shared Binary Decision Diagrams Using Output Probabilities.", "venue": "DATE", "pages": "758-759", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ThorntonWDD99", "doi": "10.1109/DATE.1999.761217", "ee": "https://doi.org/10.1109/DATE.1999.761217", "url": "https://dblp.org/rec/conf/date/ThorntonWDD99"}, "url": "URL#6138486"}, {"@score": "1", "@id": "6138487", "info": {"authors": {"author": [{"@pid": "23/1825", "text": "A. Toulouse"}, {"@pid": "30/5985", "text": "David Bernard"}, {"@pid": "92/4377", "text": "Christian Landrault"}, {"@pid": "02/455", "text": "Pascal Nouet"}]}, "title": "Efficient 3D Modelling for Extraction of Interconnect Capacitances in Deep Submicron Dense Layouts.", "venue": "DATE", "pages": "576-580", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ToulouseBLN99", "doi": "10.1109/DATE.1999.761185", "ee": "https://doi.org/10.1109/DATE.1999.761185", "url": "https://dblp.org/rec/conf/date/ToulouseBLN99"}, "url": "URL#6138487"}, {"@score": "1", "@id": "6138488", "info": {"authors": {"author": [{"@pid": "70/5489", "text": "Spyros Tragoudas"}, {"@pid": "10/2633", "text": "Maria K. Michael"}]}, "title": "ATPG Tools for Delay Faults at the Functional Level.", "venue": "DATE", "pages": "631-", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/TragoudasM99", "doi": "10.1109/DATE.1999.761195", "ee": "https://doi.org/10.1109/DATE.1999.761195", "url": "https://dblp.org/rec/conf/date/TragoudasM99"}, "url": "URL#6138488"}, {"@score": "1", "@id": "6138489", "info": {"authors": {"author": {"@pid": "50/1065", "text": "Gerhard Tr\u00f6ster"}}, "title": "Potentials of Chip-Package Co-Design for High-Speed Digital Applications.", "venue": "DATE", "pages": "423-422", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Troster99", "doi": "10.1109/DATE.1999.761159", "ee": "https://doi.org/10.1109/DATE.1999.761159", "url": "https://dblp.org/rec/conf/date/Troster99"}, "url": "URL#6138489"}, {"@score": "1", "@id": "6138490", "info": {"authors": {"author": [{"@pid": "33/530", "text": "Raimund Ubar"}, {"@pid": "55/6283", "text": "Jaan Raik"}, {"@pid": "54/301", "text": "Adam Morawiec"}]}, "title": "Cycle-based Simulation with Decision Diagrams.", "venue": "DATE", "pages": "454-458", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/UbarRM99", "doi": "10.1109/DATE.1999.761165", "ee": "https://doi.org/10.1109/DATE.1999.761165", "url": "https://dblp.org/rec/conf/date/UbarRM99"}, "url": "URL#6138490"}, {"@score": "1", "@id": "6138491", "info": {"authors": {"author": [{"@pid": "86/4839", "text": "Steven Vercauteren"}, {"@pid": "06/5203", "text": "Jan van der Steen"}, {"@pid": "93/763", "text": "Diederik Verkest"}]}, "title": "Combining Software Synthesis and Hardware/Software Interface Generation to Meet Hard Real-Time Constraints.", "venue": "DATE", "pages": "556-561", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/VercauterenSV99", "doi": "10.1109/DATE.1999.761182", "ee": "https://doi.org/10.1109/DATE.1999.761182", "url": "https://dblp.org/rec/conf/date/VercauterenSV99"}, "url": "URL#6138491"}, {"@score": "1", "@id": "6138492", "info": {"authors": {"author": [{"@pid": "51/2878", "text": "Chris J. M. Verhoeven"}, {"@pid": "85/5715", "text": "Arie van Staveren"}]}, "title": "Systematic Biasing of Negative Feedback Amplifiers.", "venue": "DATE", "pages": "318-322", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/VerhoevenS99", "doi": "10.1109/DATE.1999.761140", "ee": "https://doi.org/10.1109/DATE.1999.761140", "url": "https://dblp.org/rec/conf/date/VerhoevenS99"}, "url": "URL#6138492"}, {"@score": "1", "@id": "6138493", "info": {"authors": {"author": {"@pid": "98/1909", "text": "Kazutoshi Wakabayashi"}}, "title": "C-based Synthesis Experiences with a Behavior Synthesizer, &quot;Cyber&quot;.", "venue": "DATE", "pages": "390-", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Wakabayashi99", "doi": "10.1109/DATE.1999.761153", "ee": "https://doi.org/10.1109/DATE.1999.761153", "url": "https://dblp.org/rec/conf/date/Wakabayashi99"}, "url": "URL#6138493"}, {"@score": "1", "@id": "6138494", "info": {"authors": {"author": [{"@pid": "70/2239", "text": "Piet Wambacq"}, {"@pid": "82/2126", "text": "St\u00e9phane Donnay"}, {"@pid": "95/770", "text": "Hocine Ziad"}, {"@pid": "87/510", "text": "Marc Engels"}, {"@pid": "04/2377", "text": "Hugo De Man"}, {"@pid": "32/880", "text": "Ivo Bolsens"}]}, "title": "A Single-Package Solution for Wireless Transceivers.", "venue": "DATE", "pages": "425-", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/WambacqDZEMB99", "doi": "10.1109/DATE.1999.761160", "ee": "https://doi.org/10.1109/DATE.1999.761160", "url": "https://dblp.org/rec/conf/date/WambacqDZEMB99"}, "url": "URL#6138494"}, {"@score": "1", "@id": "6138495", "info": {"authors": {"author": [{"@pid": "w/JanetMeilingWang", "text": "Janet Meiling Wang"}, {"@pid": "11/3918", "text": "Qingjian Yu"}, {"@pid": "51/5907", "text": "Ernest S. Kuh"}]}, "title": "Coupled Noise Estimation for Distributed RC Interconnect Model.", "venue": "DATE", "pages": "664-668", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/WangYK99", "doi": "10.1109/DATE.1999.761200", "ee": "https://doi.org/10.1109/DATE.1999.761200", "url": "https://dblp.org/rec/conf/date/WangYK99"}, "url": "URL#6138495"}, {"@score": "1", "@id": "6138496", "info": {"authors": {"author": [{"@pid": "58/6380", "text": "Karlheinz Wei\u00df"}, {"@pid": "26/4935", "text": "Thorsten Steckstor"}, {"@pid": "r/WRosenstiel", "text": "Wolfgang Rosenstiel"}]}, "title": "Emulation of a Fast Reactive Embedded System using a Real Time Operating System.", "venue": "DATE", "pages": "764-765", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/WeissSR99", "doi": "10.1109/DATE.1999.761220", "ee": "https://doi.org/10.1109/DATE.1999.761220", "url": "https://dblp.org/rec/conf/date/WeissSR99"}, "url": "URL#6138496"}, {"@score": "1", "@id": "6138497", "info": {"authors": {"author": {"@pid": "11/4264", "text": "Thomas W. Williams"}}, "title": "Testing in Nanometer Technologies.", "venue": "DATE", "pages": "5-", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Williams99", "doi": "10.1109/DATE.1999.761089", "ee": "https://doi.org/10.1109/DATE.1999.761089", "url": "https://dblp.org/rec/conf/date/Williams99"}, "url": "URL#6138497"}, {"@score": "1", "@id": "6138498", "info": {"authors": {"author": [{"@pid": "89/2125", "text": "Jue Wu"}, {"@pid": "55/3209", "text": "Gary S. Greenstein"}, {"@pid": "13/6983", "text": "Elizabeth M. Rudnick"}]}, "title": "A Fault List Reduction Approach for Efficient Bridge Fault Diagnosis.", "venue": "DATE", "pages": "780-781", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/WuGR99", "doi": "10.1109/DATE.1999.761228", "ee": "https://doi.org/10.1109/DATE.1999.761228", "url": "https://dblp.org/rec/conf/date/WuGR99"}, "url": "URL#6138498"}, {"@score": "1", "@id": "6138499", "info": {"title": "Java, VHDL-AMS, ADA or C for System Level Specifications?", "venue": "DATE", "pages": "720", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/X99", "doi": "10.1109/DATE.1999.761209", "ee": "https://doi.org/10.1109/DATE.1999.761209", "url": "https://dblp.org/rec/conf/date/X99"}, "url": "URL#6138499"}, {"@score": "1", "@id": "6138500", "info": {"authors": {"author": [{"@pid": "77/4082", "text": "Zheng Rong Yang"}, {"@pid": "99/2370", "text": "Mark Zwolinski"}]}, "title": "Fast, Robust DC and Transient Fault Simulation for Nonlinear Analog Circuits.", "venue": "DATE", "pages": "244-248", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/YangZ99", "doi": "10.1109/DATE.1999.761129", "ee": "https://doi.org/10.1109/DATE.1999.761129", "url": "https://dblp.org/rec/conf/date/YangZ99"}, "url": "URL#6138500"}, {"@score": "1", "@id": "6138501", "info": {"authors": {"author": [{"@pid": "60/3565", "text": "Lun Ye"}, {"@pid": "57/6306", "text": "Foong-Charn Chang"}, {"@pid": "77/1553", "text": "Peter Feldmann"}, {"@pid": "65/3875", "text": "Rakesh Chadha"}, {"@pid": "94/180", "text": "Nagaraj Ns"}, {"@pid": "09/1459", "text": "Frank Cano"}]}, "title": "Chip-Level Verification for Parasitic Coupling Effects in Deep-Submicron Digital Designs.", "venue": "DATE", "pages": "658-663", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/YeCFCNC99", "doi": "10.1109/DATE.1999.761199", "ee": "https://doi.org/10.1109/DATE.1999.761199", "url": "https://dblp.org/rec/conf/date/YeCFCNC99"}, "url": "URL#6138501"}, {"@score": "1", "@id": "6138502", "info": {"authors": {"author": [{"@pid": "49/2668", "text": "Kamran Zarrineh"}, {"@pid": "u/ShambhuJUpadhyaya", "text": "Shambhu J. Upadhyaya"}]}, "title": "On Programmable Memory Built-In Self Test Architectures.", "venue": "DATE", "pages": "708-713", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ZarrinehU99", "doi": "10.1109/DATE.1999.761207", "ee": "https://doi.org/10.1109/DATE.1999.761207", "url": "https://dblp.org/rec/conf/date/ZarrinehU99"}, "url": "URL#6138502"}, {"@score": "1", "@id": "6138503", "info": {"authors": {"author": [{"@pid": "z/JianwenZhu", "text": "Jianwen Zhu"}, {"@pid": "g/DanielDGajski", "text": "Daniel Gajski"}]}, "title": "OpenJ: An Extensible System Level Design Language.", "venue": "DATE", "pages": "480-484", "year": "1999", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ZhuG99", "doi": "10.1109/DATE.1999.761169", "ee": "https://doi.org/10.1109/DATE.1999.761169", "url": "https://dblp.org/rec/conf/date/ZhuG99"}, "url": "URL#6138503"}, {"@score": "1", "@id": "6170702", "info": {"title": "1999 Design, Automation and Test in Europe (DATE &apos;99), 9-12 March 1999, Munich, Germany", "venue": "DATE", "publisher": "IEEE Computer Society / ACM", "year": "1999", "type": "Editorship", "key": "conf/date/1999", "doi": "10.1145/307418", "ee": "https://ieeexplore.ieee.org/xpl/conhome/6133/proceeding", "url": "https://dblp.org/rec/conf/date/1999"}, "url": "URL#6170702"}]}}}