
HUPV-Bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  080e0000  080e0000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004ed4  080e02cc  080e02cc  000102cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  080e51a0  080e51a0  000151a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080e520c  080e520c  0001520c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080e5210  080e5210  00015210  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000010  24000000  080e5214  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000188  24000010  080e5224  00020010  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  24000198  080e5224  00020198  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
  9 .debug_info   00014cff  00000000  00000000  0002003e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00002800  00000000  00000000  00034d3d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00001288  00000000  00000000  00037540  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_ranges 00001160  00000000  00000000  000387c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  000335c0  00000000  00000000  00039928  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   00014c75  00000000  00000000  0006cee8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0014ebd9  00000000  00000000  00081b5d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000050  00000000  00000000  001d0736  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00004f20  00000000  00000000  001d0788  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080e02cc <__do_global_dtors_aux>:
 80e02cc:	b510      	push	{r4, lr}
 80e02ce:	4c05      	ldr	r4, [pc, #20]	; (80e02e4 <__do_global_dtors_aux+0x18>)
 80e02d0:	7823      	ldrb	r3, [r4, #0]
 80e02d2:	b933      	cbnz	r3, 80e02e2 <__do_global_dtors_aux+0x16>
 80e02d4:	4b04      	ldr	r3, [pc, #16]	; (80e02e8 <__do_global_dtors_aux+0x1c>)
 80e02d6:	b113      	cbz	r3, 80e02de <__do_global_dtors_aux+0x12>
 80e02d8:	4804      	ldr	r0, [pc, #16]	; (80e02ec <__do_global_dtors_aux+0x20>)
 80e02da:	f3af 8000 	nop.w
 80e02de:	2301      	movs	r3, #1
 80e02e0:	7023      	strb	r3, [r4, #0]
 80e02e2:	bd10      	pop	{r4, pc}
 80e02e4:	24000010 	.word	0x24000010
 80e02e8:	00000000 	.word	0x00000000
 80e02ec:	080e5188 	.word	0x080e5188

080e02f0 <frame_dummy>:
 80e02f0:	b508      	push	{r3, lr}
 80e02f2:	4b03      	ldr	r3, [pc, #12]	; (80e0300 <frame_dummy+0x10>)
 80e02f4:	b11b      	cbz	r3, 80e02fe <frame_dummy+0xe>
 80e02f6:	4903      	ldr	r1, [pc, #12]	; (80e0304 <frame_dummy+0x14>)
 80e02f8:	4803      	ldr	r0, [pc, #12]	; (80e0308 <frame_dummy+0x18>)
 80e02fa:	f3af 8000 	nop.w
 80e02fe:	bd08      	pop	{r3, pc}
 80e0300:	00000000 	.word	0x00000000
 80e0304:	24000014 	.word	0x24000014
 80e0308:	080e5188 	.word	0x080e5188

080e030c <bootloader_start>:
void const __b_write_memory(fdcan_packet_t* packet);
void const __b_erase_memory(fdcan_packet_t* packet);
void const __b_go(fdcan_packet_t* packet);


void bootloader_start(){
 80e030c:	b580      	push	{r7, lr}
 80e030e:	b092      	sub	sp, #72	; 0x48
 80e0310:	af00      	add	r7, sp, #0
	fdcan_packet_t packet;
	__b_clean_fdcan_packet_all(&packet);
 80e0312:	1d3b      	adds	r3, r7, #4
 80e0314:	4618      	mov	r0, r3
 80e0316:	f000 fad7 	bl	80e08c8 <__b_clean_fdcan_packet_all>

	while(1){
		if (__b_wait_until_fdcan_message_received() != BOOTLOADER_OK) {
 80e031a:	f000 faf1 	bl	80e0900 <__b_wait_until_fdcan_message_received>
 80e031e:	4603      	mov	r3, r0
 80e0320:	2b00      	cmp	r3, #0
 80e0322:	d138      	bne.n	80e0396 <bootloader_start+0x8a>
			continue;
		}

		fdcan_read(&packet);
 80e0324:	1d3b      	adds	r3, r7, #4
 80e0326:	4618      	mov	r0, r3
 80e0328:	f000 fb3e 	bl	80e09a8 <fdcan_read>

		switch (packet.identifier) {
 80e032c:	88bb      	ldrh	r3, [r7, #4]
 80e032e:	2b50      	cmp	r3, #80	; 0x50
 80e0330:	d00e      	beq.n	80e0350 <bootloader_start+0x44>
 80e0332:	2b50      	cmp	r3, #80	; 0x50
 80e0334:	dc25      	bgt.n	80e0382 <bootloader_start+0x76>
 80e0336:	2b40      	cmp	r3, #64	; 0x40
 80e0338:	d00f      	beq.n	80e035a <bootloader_start+0x4e>
 80e033a:	2b40      	cmp	r3, #64	; 0x40
 80e033c:	dc21      	bgt.n	80e0382 <bootloader_start+0x76>
 80e033e:	2b30      	cmp	r3, #48	; 0x30
 80e0340:	d010      	beq.n	80e0364 <bootloader_start+0x58>
 80e0342:	2b30      	cmp	r3, #48	; 0x30
 80e0344:	dc1d      	bgt.n	80e0382 <bootloader_start+0x76>
 80e0346:	2b10      	cmp	r3, #16
 80e0348:	d016      	beq.n	80e0378 <bootloader_start+0x6c>
 80e034a:	2b20      	cmp	r3, #32
 80e034c:	d00f      	beq.n	80e036e <bootloader_start+0x62>
 80e034e:	e018      	b.n	80e0382 <bootloader_start+0x76>
			case GET_VERSION_ORDER:
				__b_get_version(&packet);
 80e0350:	1d3b      	adds	r3, r7, #4
 80e0352:	4618      	mov	r0, r3
 80e0354:	f000 f821 	bl	80e039a <__b_get_version>
				break;
 80e0358:	e018      	b.n	80e038c <bootloader_start+0x80>
			case READ_MEMORY_ORDER:
				__b_read_memory(&packet);
 80e035a:	1d3b      	adds	r3, r7, #4
 80e035c:	4618      	mov	r0, r3
 80e035e:	f000 f837 	bl	80e03d0 <__b_read_memory>
				break;
 80e0362:	e013      	b.n	80e038c <bootloader_start+0x80>
			case WRITE_MEMORY_ORDER:
				__b_write_memory(&packet);
 80e0364:	1d3b      	adds	r3, r7, #4
 80e0366:	4618      	mov	r0, r3
 80e0368:	f000 f904 	bl	80e0574 <__b_write_memory>
				break;
 80e036c:	e00e      	b.n	80e038c <bootloader_start+0x80>
			case ERASE_MEMORY_ORDER:
				__b_erase_memory(&packet);
 80e036e:	1d3b      	adds	r3, r7, #4
 80e0370:	4618      	mov	r0, r3
 80e0372:	f000 f9df 	bl	80e0734 <__b_erase_memory>
				break;
 80e0376:	e009      	b.n	80e038c <bootloader_start+0x80>
			case GO_ORDER:
				__b_go(&packet);
 80e0378:	1d3b      	adds	r3, r7, #4
 80e037a:	4618      	mov	r0, r3
 80e037c:	f000 fa01 	bl	80e0782 <__b_go>
				break;
 80e0380:	e004      	b.n	80e038c <bootloader_start+0x80>
			default:
				__b_send_nack(&packet);
 80e0382:	1d3b      	adds	r3, r7, #4
 80e0384:	4618      	mov	r0, r3
 80e0386:	f000 fa75 	bl	80e0874 <__b_send_nack>
				break;
 80e038a:	bf00      	nop
		}

		__b_clean_fdcan_packet_all(&packet);
 80e038c:	1d3b      	adds	r3, r7, #4
 80e038e:	4618      	mov	r0, r3
 80e0390:	f000 fa9a 	bl	80e08c8 <__b_clean_fdcan_packet_all>
 80e0394:	e7c1      	b.n	80e031a <bootloader_start+0xe>
			continue;
 80e0396:	bf00      	nop
		if (__b_wait_until_fdcan_message_received() != BOOTLOADER_OK) {
 80e0398:	e7bf      	b.n	80e031a <bootloader_start+0xe>

080e039a <__b_get_version>:
	}
}

void const __b_get_version(fdcan_packet_t* packet){
 80e039a:	b580      	push	{r7, lr}
 80e039c:	b082      	sub	sp, #8
 80e039e:	af00      	add	r7, sp, #0
 80e03a0:	6078      	str	r0, [r7, #4]
	__b_send_ack(packet);
 80e03a2:	6878      	ldr	r0, [r7, #4]
 80e03a4:	f000 fa55 	bl	80e0852 <__b_send_ack>

	packet->data[0] = BOOTLOADER_VERSION;
 80e03a8:	687b      	ldr	r3, [r7, #4]
 80e03aa:	2203      	movs	r2, #3
 80e03ac:	709a      	strb	r2, [r3, #2]
	if (fdcan_transmit(packet) != FDCAN_OK) {
 80e03ae:	6878      	ldr	r0, [r7, #4]
 80e03b0:	f000 fac0 	bl	80e0934 <fdcan_transmit>
 80e03b4:	4603      	mov	r3, r0
 80e03b6:	2b00      	cmp	r3, #0
 80e03b8:	d003      	beq.n	80e03c2 <__b_get_version+0x28>
		__b_send_nack(packet);
 80e03ba:	6878      	ldr	r0, [r7, #4]
 80e03bc:	f000 fa5a 	bl	80e0874 <__b_send_nack>
		return;
 80e03c0:	e002      	b.n	80e03c8 <__b_get_version+0x2e>
	}

	__b_send_ack(packet);
 80e03c2:	6878      	ldr	r0, [r7, #4]
 80e03c4:	f000 fa45 	bl	80e0852 <__b_send_ack>
}
 80e03c8:	3708      	adds	r7, #8
 80e03ca:	46bd      	mov	sp, r7
 80e03cc:	bd80      	pop	{r7, pc}
	...

080e03d0 <__b_read_memory>:

void const __b_read_memory(fdcan_packet_t* packet){
 80e03d0:	b580      	push	{r7, lr}
 80e03d2:	f5ad 3d00 	sub.w	sp, sp, #131072	; 0x20000
 80e03d6:	b086      	sub	sp, #24
 80e03d8:	af00      	add	r7, sp, #0
 80e03da:	f107 0318 	add.w	r3, r7, #24
 80e03de:	f843 0c14 	str.w	r0, [r3, #-20]
	uint32_t buffer[SECTOR_SIZE_IN_32BITS_WORDS];
	sector_t sector;
	uint32_t address;
	uint16_t i, counter = 0;
 80e03e2:	2300      	movs	r3, #0
 80e03e4:	4a5e      	ldr	r2, [pc, #376]	; (80e0560 <__b_read_memory+0x190>)
 80e03e6:	443a      	add	r2, r7
 80e03e8:	8013      	strh	r3, [r2, #0]

	sector = packet->data[0];
 80e03ea:	f107 0318 	add.w	r3, r7, #24
 80e03ee:	f853 3c14 	ldr.w	r3, [r3, #-20]
 80e03f2:	789b      	ldrb	r3, [r3, #2]
 80e03f4:	4a5b      	ldr	r2, [pc, #364]	; (80e0564 <__b_read_memory+0x194>)
 80e03f6:	443a      	add	r2, r7
 80e03f8:	6013      	str	r3, [r2, #0]
	address = flash_get_sector_starting_address(sector);
 80e03fa:	4b5a      	ldr	r3, [pc, #360]	; (80e0564 <__b_read_memory+0x194>)
 80e03fc:	443b      	add	r3, r7
 80e03fe:	6818      	ldr	r0, [r3, #0]
 80e0400:	f000 fc36 	bl	80e0c70 <flash_get_sector_starting_address>
 80e0404:	4b58      	ldr	r3, [pc, #352]	; (80e0568 <__b_read_memory+0x198>)
 80e0406:	443b      	add	r3, r7
 80e0408:	6018      	str	r0, [r3, #0]

	if (address == FLASH_SECTOR_ERROR || address == FLASH_PROTECTED_SECTOR) {
 80e040a:	4b57      	ldr	r3, [pc, #348]	; (80e0568 <__b_read_memory+0x198>)
 80e040c:	443b      	add	r3, r7
 80e040e:	681b      	ldr	r3, [r3, #0]
 80e0410:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80e0414:	d004      	beq.n	80e0420 <__b_read_memory+0x50>
 80e0416:	4b54      	ldr	r3, [pc, #336]	; (80e0568 <__b_read_memory+0x198>)
 80e0418:	443b      	add	r3, r7
 80e041a:	681b      	ldr	r3, [r3, #0]
 80e041c:	2b07      	cmp	r3, #7
 80e041e:	d106      	bne.n	80e042e <__b_read_memory+0x5e>
		__b_send_nack(packet);
 80e0420:	f107 0318 	add.w	r3, r7, #24
 80e0424:	f853 0c14 	ldr.w	r0, [r3, #-20]
 80e0428:	f000 fa24 	bl	80e0874 <__b_send_nack>
		return;
 80e042c:	e093      	b.n	80e0556 <__b_read_memory+0x186>
	}

	if (flash_read(address, buffer, SECTOR_SIZE_IN_32BITS_WORDS) != FLASH_OK) {
 80e042e:	4b4f      	ldr	r3, [pc, #316]	; (80e056c <__b_read_memory+0x19c>)
 80e0430:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 80e0434:	f103 0318 	add.w	r3, r3, #24
 80e0438:	443b      	add	r3, r7
 80e043a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80e043e:	4619      	mov	r1, r3
 80e0440:	4b49      	ldr	r3, [pc, #292]	; (80e0568 <__b_read_memory+0x198>)
 80e0442:	443b      	add	r3, r7
 80e0444:	6818      	ldr	r0, [r3, #0]
 80e0446:	f000 fadd 	bl	80e0a04 <flash_read>
 80e044a:	4603      	mov	r3, r0
 80e044c:	2b00      	cmp	r3, #0
 80e044e:	d006      	beq.n	80e045e <__b_read_memory+0x8e>
		__b_send_nack(packet);
 80e0450:	f107 0318 	add.w	r3, r7, #24
 80e0454:	f853 0c14 	ldr.w	r0, [r3, #-20]
 80e0458:	f000 fa0c 	bl	80e0874 <__b_send_nack>
		return;
 80e045c:	e07b      	b.n	80e0556 <__b_read_memory+0x186>
	}

	__b_send_ack(packet);
 80e045e:	f107 0318 	add.w	r3, r7, #24
 80e0462:	f853 0c14 	ldr.w	r0, [r3, #-20]
 80e0466:	f000 f9f4 	bl	80e0852 <__b_send_ack>

	if (__b_wait_for_ack(packet->identifier) != BOOTLOADER_OK) {
 80e046a:	f107 0318 	add.w	r3, r7, #24
 80e046e:	f853 3c14 	ldr.w	r3, [r3, #-20]
 80e0472:	881b      	ldrh	r3, [r3, #0]
 80e0474:	b2db      	uxtb	r3, r3
 80e0476:	4618      	mov	r0, r3
 80e0478:	f000 f9c9 	bl	80e080e <__b_wait_for_ack>
 80e047c:	4603      	mov	r3, r0
 80e047e:	2b00      	cmp	r3, #0
 80e0480:	d006      	beq.n	80e0490 <__b_read_memory+0xc0>
		__b_send_nack(packet);
 80e0482:	f107 0318 	add.w	r3, r7, #24
 80e0486:	f853 0c14 	ldr.w	r0, [r3, #-20]
 80e048a:	f000 f9f3 	bl	80e0874 <__b_send_nack>
		return;
 80e048e:	e062      	b.n	80e0556 <__b_read_memory+0x186>
	}

	for (i = 0; i < SECTOR_SIZE_IN_32BITS_WORDS; i +=16) {
 80e0490:	2300      	movs	r3, #0
 80e0492:	4a37      	ldr	r2, [pc, #220]	; (80e0570 <__b_read_memory+0x1a0>)
 80e0494:	443a      	add	r2, r7
 80e0496:	8013      	strh	r3, [r2, #0]
 80e0498:	e051      	b.n	80e053e <__b_read_memory+0x16e>
		__b_data_copy_to_packet(packet, ((uint8_t*)&(buffer[i])));
 80e049a:	4b35      	ldr	r3, [pc, #212]	; (80e0570 <__b_read_memory+0x1a0>)
 80e049c:	443b      	add	r3, r7
 80e049e:	881a      	ldrh	r2, [r3, #0]
 80e04a0:	4b32      	ldr	r3, [pc, #200]	; (80e056c <__b_read_memory+0x19c>)
 80e04a2:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 80e04a6:	f103 0318 	add.w	r3, r3, #24
 80e04aa:	443b      	add	r3, r7
 80e04ac:	0092      	lsls	r2, r2, #2
 80e04ae:	4413      	add	r3, r2
 80e04b0:	f107 0218 	add.w	r2, r7, #24
 80e04b4:	4619      	mov	r1, r3
 80e04b6:	f852 0c14 	ldr.w	r0, [r2, #-20]
 80e04ba:	f000 f96d 	bl	80e0798 <__b_data_copy_to_packet>
		if (fdcan_transmit(packet) != FDCAN_OK) {
 80e04be:	f107 0318 	add.w	r3, r7, #24
 80e04c2:	f853 0c14 	ldr.w	r0, [r3, #-20]
 80e04c6:	f000 fa35 	bl	80e0934 <fdcan_transmit>
 80e04ca:	4603      	mov	r3, r0
 80e04cc:	2b00      	cmp	r3, #0
 80e04ce:	d006      	beq.n	80e04de <__b_read_memory+0x10e>
			__b_send_nack(packet);
 80e04d0:	f107 0318 	add.w	r3, r7, #24
 80e04d4:	f853 0c14 	ldr.w	r0, [r3, #-20]
 80e04d8:	f000 f9cc 	bl	80e0874 <__b_send_nack>
			return;
 80e04dc:	e03b      	b.n	80e0556 <__b_read_memory+0x186>
		}
		if (counter >= BOOTLOADER_BLOCK_SIZE) {
 80e04de:	4b20      	ldr	r3, [pc, #128]	; (80e0560 <__b_read_memory+0x190>)
 80e04e0:	443b      	add	r3, r7
 80e04e2:	881b      	ldrh	r3, [r3, #0]
 80e04e4:	2b07      	cmp	r3, #7
 80e04e6:	d91c      	bls.n	80e0522 <__b_read_memory+0x152>
			__b_send_ack(packet);
 80e04e8:	f107 0318 	add.w	r3, r7, #24
 80e04ec:	f853 0c14 	ldr.w	r0, [r3, #-20]
 80e04f0:	f000 f9af 	bl	80e0852 <__b_send_ack>
			if (__b_wait_for_ack(packet->identifier) != BOOTLOADER_OK) {
 80e04f4:	f107 0318 	add.w	r3, r7, #24
 80e04f8:	f853 3c14 	ldr.w	r3, [r3, #-20]
 80e04fc:	881b      	ldrh	r3, [r3, #0]
 80e04fe:	b2db      	uxtb	r3, r3
 80e0500:	4618      	mov	r0, r3
 80e0502:	f000 f984 	bl	80e080e <__b_wait_for_ack>
 80e0506:	4603      	mov	r3, r0
 80e0508:	2b00      	cmp	r3, #0
 80e050a:	d006      	beq.n	80e051a <__b_read_memory+0x14a>
				__b_send_nack(packet);
 80e050c:	f107 0318 	add.w	r3, r7, #24
 80e0510:	f853 0c14 	ldr.w	r0, [r3, #-20]
 80e0514:	f000 f9ae 	bl	80e0874 <__b_send_nack>
				return;
 80e0518:	e01d      	b.n	80e0556 <__b_read_memory+0x186>
			}
			counter = 0;
 80e051a:	2300      	movs	r3, #0
 80e051c:	4a10      	ldr	r2, [pc, #64]	; (80e0560 <__b_read_memory+0x190>)
 80e051e:	443a      	add	r2, r7
 80e0520:	8013      	strh	r3, [r2, #0]
		}
		counter++;
 80e0522:	4b0f      	ldr	r3, [pc, #60]	; (80e0560 <__b_read_memory+0x190>)
 80e0524:	443b      	add	r3, r7
 80e0526:	881b      	ldrh	r3, [r3, #0]
 80e0528:	3301      	adds	r3, #1
 80e052a:	4a0d      	ldr	r2, [pc, #52]	; (80e0560 <__b_read_memory+0x190>)
 80e052c:	443a      	add	r2, r7
 80e052e:	8013      	strh	r3, [r2, #0]
	for (i = 0; i < SECTOR_SIZE_IN_32BITS_WORDS; i +=16) {
 80e0530:	4b0f      	ldr	r3, [pc, #60]	; (80e0570 <__b_read_memory+0x1a0>)
 80e0532:	443b      	add	r3, r7
 80e0534:	881b      	ldrh	r3, [r3, #0]
 80e0536:	3310      	adds	r3, #16
 80e0538:	4a0d      	ldr	r2, [pc, #52]	; (80e0570 <__b_read_memory+0x1a0>)
 80e053a:	443a      	add	r2, r7
 80e053c:	8013      	strh	r3, [r2, #0]
 80e053e:	4b0c      	ldr	r3, [pc, #48]	; (80e0570 <__b_read_memory+0x1a0>)
 80e0540:	443b      	add	r3, r7
 80e0542:	f9b3 3000 	ldrsh.w	r3, [r3]
 80e0546:	2b00      	cmp	r3, #0
 80e0548:	daa7      	bge.n	80e049a <__b_read_memory+0xca>
		//HAL_Delay(1);
	}

	__b_send_ack(packet);
 80e054a:	f107 0318 	add.w	r3, r7, #24
 80e054e:	f853 0c14 	ldr.w	r0, [r3, #-20]
 80e0552:	f000 f97e 	bl	80e0852 <__b_send_ack>
}
 80e0556:	f507 3700 	add.w	r7, r7, #131072	; 0x20000
 80e055a:	3718      	adds	r7, #24
 80e055c:	46bd      	mov	sp, r7
 80e055e:	bd80      	pop	{r7, pc}
 80e0560:	00020014 	.word	0x00020014
 80e0564:	00020010 	.word	0x00020010
 80e0568:	0002000c 	.word	0x0002000c
 80e056c:	fffdfff4 	.word	0xfffdfff4
 80e0570:	00020016 	.word	0x00020016

080e0574 <__b_write_memory>:

void const __b_write_memory(fdcan_packet_t* packet){
 80e0574:	b580      	push	{r7, lr}
 80e0576:	f5ad 3d00 	sub.w	sp, sp, #131072	; 0x20000
 80e057a:	b086      	sub	sp, #24
 80e057c:	af00      	add	r7, sp, #0
 80e057e:	f107 0318 	add.w	r3, r7, #24
 80e0582:	f843 0c14 	str.w	r0, [r3, #-20]
	uint32_t buffer[SECTOR_SIZE_IN_32BITS_WORDS];
	sector_t sector;
	uint32_t address;
	uint16_t i, counter = 1;
 80e0586:	2301      	movs	r3, #1
 80e0588:	4a65      	ldr	r2, [pc, #404]	; (80e0720 <__b_write_memory+0x1ac>)
 80e058a:	443a      	add	r2, r7
 80e058c:	8013      	strh	r3, [r2, #0]

	sector = packet->data[0];
 80e058e:	f107 0318 	add.w	r3, r7, #24
 80e0592:	f853 3c14 	ldr.w	r3, [r3, #-20]
 80e0596:	789b      	ldrb	r3, [r3, #2]
 80e0598:	4a62      	ldr	r2, [pc, #392]	; (80e0724 <__b_write_memory+0x1b0>)
 80e059a:	443a      	add	r2, r7
 80e059c:	6013      	str	r3, [r2, #0]
	address = flash_get_sector_starting_address(sector);
 80e059e:	4b61      	ldr	r3, [pc, #388]	; (80e0724 <__b_write_memory+0x1b0>)
 80e05a0:	443b      	add	r3, r7
 80e05a2:	6818      	ldr	r0, [r3, #0]
 80e05a4:	f000 fb64 	bl	80e0c70 <flash_get_sector_starting_address>
 80e05a8:	4b5f      	ldr	r3, [pc, #380]	; (80e0728 <__b_write_memory+0x1b4>)
 80e05aa:	443b      	add	r3, r7
 80e05ac:	6018      	str	r0, [r3, #0]

	if (address == FLASH_SECTOR_ERROR || address == FLASH_PROTECTED_SECTOR) {
 80e05ae:	4b5e      	ldr	r3, [pc, #376]	; (80e0728 <__b_write_memory+0x1b4>)
 80e05b0:	443b      	add	r3, r7
 80e05b2:	681b      	ldr	r3, [r3, #0]
 80e05b4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80e05b8:	d004      	beq.n	80e05c4 <__b_write_memory+0x50>
 80e05ba:	4b5b      	ldr	r3, [pc, #364]	; (80e0728 <__b_write_memory+0x1b4>)
 80e05bc:	443b      	add	r3, r7
 80e05be:	681b      	ldr	r3, [r3, #0]
 80e05c0:	2b07      	cmp	r3, #7
 80e05c2:	d106      	bne.n	80e05d2 <__b_write_memory+0x5e>
		__b_send_nack(packet);
 80e05c4:	f107 0318 	add.w	r3, r7, #24
 80e05c8:	f853 0c14 	ldr.w	r0, [r3, #-20]
 80e05cc:	f000 f952 	bl	80e0874 <__b_send_nack>
		return;
 80e05d0:	e0a0      	b.n	80e0714 <__b_write_memory+0x1a0>
	}

	__b_send_ack(packet);
 80e05d2:	f107 0318 	add.w	r3, r7, #24
 80e05d6:	f853 0c14 	ldr.w	r0, [r3, #-20]
 80e05da:	f000 f93a 	bl	80e0852 <__b_send_ack>

	if (__b_wait_for_ack(packet->identifier) != BOOTLOADER_OK) {
 80e05de:	f107 0318 	add.w	r3, r7, #24
 80e05e2:	f853 3c14 	ldr.w	r3, [r3, #-20]
 80e05e6:	881b      	ldrh	r3, [r3, #0]
 80e05e8:	b2db      	uxtb	r3, r3
 80e05ea:	4618      	mov	r0, r3
 80e05ec:	f000 f90f 	bl	80e080e <__b_wait_for_ack>
 80e05f0:	4603      	mov	r3, r0
 80e05f2:	2b00      	cmp	r3, #0
 80e05f4:	d006      	beq.n	80e0604 <__b_write_memory+0x90>
		__b_send_nack(packet);
 80e05f6:	f107 0318 	add.w	r3, r7, #24
 80e05fa:	f853 0c14 	ldr.w	r0, [r3, #-20]
 80e05fe:	f000 f939 	bl	80e0874 <__b_send_nack>
		return;
 80e0602:	e087      	b.n	80e0714 <__b_write_memory+0x1a0>
	}

	for (i = 0; i < SECTOR_SIZE_IN_32BITS_WORDS; i +=16) {
 80e0604:	2300      	movs	r3, #0
 80e0606:	4a49      	ldr	r2, [pc, #292]	; (80e072c <__b_write_memory+0x1b8>)
 80e0608:	443a      	add	r2, r7
 80e060a:	8013      	strh	r3, [r2, #0]
 80e060c:	e068      	b.n	80e06e0 <__b_write_memory+0x16c>
		__b_wait_until_fdcan_message_received();
 80e060e:	f000 f977 	bl	80e0900 <__b_wait_until_fdcan_message_received>
		if (fdcan_read(packet) != FDCAN_OK) {
 80e0612:	f107 0318 	add.w	r3, r7, #24
 80e0616:	f853 0c14 	ldr.w	r0, [r3, #-20]
 80e061a:	f000 f9c5 	bl	80e09a8 <fdcan_read>
 80e061e:	4603      	mov	r3, r0
 80e0620:	2b00      	cmp	r3, #0
 80e0622:	d006      	beq.n	80e0632 <__b_write_memory+0xbe>
			__b_send_nack(packet);
 80e0624:	f107 0318 	add.w	r3, r7, #24
 80e0628:	f853 0c14 	ldr.w	r0, [r3, #-20]
 80e062c:	f000 f922 	bl	80e0874 <__b_send_nack>
			return;
 80e0630:	e070      	b.n	80e0714 <__b_write_memory+0x1a0>
		}

		if (packet->identifier != WRITE_MEMORY_ORDER) {
 80e0632:	f107 0318 	add.w	r3, r7, #24
 80e0636:	f853 3c14 	ldr.w	r3, [r3, #-20]
 80e063a:	881b      	ldrh	r3, [r3, #0]
 80e063c:	2b30      	cmp	r3, #48	; 0x30
 80e063e:	d00c      	beq.n	80e065a <__b_write_memory+0xe6>
			packet->identifier = WRITE_MEMORY_ORDER;
 80e0640:	f107 0318 	add.w	r3, r7, #24
 80e0644:	f853 3c14 	ldr.w	r3, [r3, #-20]
 80e0648:	2230      	movs	r2, #48	; 0x30
 80e064a:	801a      	strh	r2, [r3, #0]
			__b_send_nack(packet);
 80e064c:	f107 0318 	add.w	r3, r7, #24
 80e0650:	f853 0c14 	ldr.w	r0, [r3, #-20]
 80e0654:	f000 f90e 	bl	80e0874 <__b_send_nack>
			return;
 80e0658:	e05c      	b.n	80e0714 <__b_write_memory+0x1a0>
		}

		__b_data_copy_from_packet(packet, ((uint8_t*)&(buffer[i])));
 80e065a:	4b34      	ldr	r3, [pc, #208]	; (80e072c <__b_write_memory+0x1b8>)
 80e065c:	443b      	add	r3, r7
 80e065e:	881a      	ldrh	r2, [r3, #0]
 80e0660:	4b33      	ldr	r3, [pc, #204]	; (80e0730 <__b_write_memory+0x1bc>)
 80e0662:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 80e0666:	f103 0318 	add.w	r3, r3, #24
 80e066a:	443b      	add	r3, r7
 80e066c:	0092      	lsls	r2, r2, #2
 80e066e:	4413      	add	r3, r2
 80e0670:	f107 0218 	add.w	r2, r7, #24
 80e0674:	4619      	mov	r1, r3
 80e0676:	f852 0c14 	ldr.w	r0, [r2, #-20]
 80e067a:	f000 f8ab 	bl	80e07d4 <__b_data_copy_from_packet>

		if (counter >= BOOTLOADER_BLOCK_SIZE) {
 80e067e:	4b28      	ldr	r3, [pc, #160]	; (80e0720 <__b_write_memory+0x1ac>)
 80e0680:	443b      	add	r3, r7
 80e0682:	881b      	ldrh	r3, [r3, #0]
 80e0684:	2b07      	cmp	r3, #7
 80e0686:	d91d      	bls.n	80e06c4 <__b_write_memory+0x150>
			__b_send_ack(packet);
 80e0688:	f107 0318 	add.w	r3, r7, #24
 80e068c:	f853 0c14 	ldr.w	r0, [r3, #-20]
 80e0690:	f000 f8df 	bl	80e0852 <__b_send_ack>
			if (__b_wait_for_ack(packet->identifier) != BOOTLOADER_OK) {
 80e0694:	f107 0318 	add.w	r3, r7, #24
 80e0698:	f853 3c14 	ldr.w	r3, [r3, #-20]
 80e069c:	881b      	ldrh	r3, [r3, #0]
 80e069e:	b2db      	uxtb	r3, r3
 80e06a0:	4618      	mov	r0, r3
 80e06a2:	f000 f8b4 	bl	80e080e <__b_wait_for_ack>
 80e06a6:	4603      	mov	r3, r0
 80e06a8:	2b00      	cmp	r3, #0
 80e06aa:	d006      	beq.n	80e06ba <__b_write_memory+0x146>
				__b_send_nack(packet);
 80e06ac:	f107 0318 	add.w	r3, r7, #24
 80e06b0:	f853 0c14 	ldr.w	r0, [r3, #-20]
 80e06b4:	f000 f8de 	bl	80e0874 <__b_send_nack>
				return;
 80e06b8:	e02c      	b.n	80e0714 <__b_write_memory+0x1a0>
			}
			counter = 1;
 80e06ba:	2301      	movs	r3, #1
 80e06bc:	4a18      	ldr	r2, [pc, #96]	; (80e0720 <__b_write_memory+0x1ac>)
 80e06be:	443a      	add	r2, r7
 80e06c0:	8013      	strh	r3, [r2, #0]
 80e06c2:	e006      	b.n	80e06d2 <__b_write_memory+0x15e>
		}else{
			counter++;
 80e06c4:	4b16      	ldr	r3, [pc, #88]	; (80e0720 <__b_write_memory+0x1ac>)
 80e06c6:	443b      	add	r3, r7
 80e06c8:	881b      	ldrh	r3, [r3, #0]
 80e06ca:	3301      	adds	r3, #1
 80e06cc:	4a14      	ldr	r2, [pc, #80]	; (80e0720 <__b_write_memory+0x1ac>)
 80e06ce:	443a      	add	r2, r7
 80e06d0:	8013      	strh	r3, [r2, #0]
	for (i = 0; i < SECTOR_SIZE_IN_32BITS_WORDS; i +=16) {
 80e06d2:	4b16      	ldr	r3, [pc, #88]	; (80e072c <__b_write_memory+0x1b8>)
 80e06d4:	443b      	add	r3, r7
 80e06d6:	881b      	ldrh	r3, [r3, #0]
 80e06d8:	3310      	adds	r3, #16
 80e06da:	4a14      	ldr	r2, [pc, #80]	; (80e072c <__b_write_memory+0x1b8>)
 80e06dc:	443a      	add	r2, r7
 80e06de:	8013      	strh	r3, [r2, #0]
 80e06e0:	4b12      	ldr	r3, [pc, #72]	; (80e072c <__b_write_memory+0x1b8>)
 80e06e2:	443b      	add	r3, r7
 80e06e4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80e06e8:	2b00      	cmp	r3, #0
 80e06ea:	da90      	bge.n	80e060e <__b_write_memory+0x9a>
		}

	}

	flash_write(address, buffer, SECTOR_SIZE_IN_32BITS_WORDS);
 80e06ec:	4b10      	ldr	r3, [pc, #64]	; (80e0730 <__b_write_memory+0x1bc>)
 80e06ee:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 80e06f2:	f103 0318 	add.w	r3, r3, #24
 80e06f6:	443b      	add	r3, r7
 80e06f8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80e06fc:	4619      	mov	r1, r3
 80e06fe:	4b0a      	ldr	r3, [pc, #40]	; (80e0728 <__b_write_memory+0x1b4>)
 80e0700:	443b      	add	r3, r7
 80e0702:	6818      	ldr	r0, [r3, #0]
 80e0704:	f000 f9ae 	bl	80e0a64 <flash_write>

	__b_send_ack(packet);
 80e0708:	f107 0318 	add.w	r3, r7, #24
 80e070c:	f853 0c14 	ldr.w	r0, [r3, #-20]
 80e0710:	f000 f89f 	bl	80e0852 <__b_send_ack>
}
 80e0714:	f507 3700 	add.w	r7, r7, #131072	; 0x20000
 80e0718:	3718      	adds	r7, #24
 80e071a:	46bd      	mov	sp, r7
 80e071c:	bd80      	pop	{r7, pc}
 80e071e:	bf00      	nop
 80e0720:	00020014 	.word	0x00020014
 80e0724:	00020010 	.word	0x00020010
 80e0728:	0002000c 	.word	0x0002000c
 80e072c:	00020016 	.word	0x00020016
 80e0730:	fffdfff4 	.word	0xfffdfff4

080e0734 <__b_erase_memory>:

void const __b_erase_memory(fdcan_packet_t* packet){
 80e0734:	b580      	push	{r7, lr}
 80e0736:	b084      	sub	sp, #16
 80e0738:	af00      	add	r7, sp, #0
 80e073a:	6078      	str	r0, [r7, #4]
	sector_t sector1, sector2;

	sector1 = packet->data[0];
 80e073c:	687b      	ldr	r3, [r7, #4]
 80e073e:	789b      	ldrb	r3, [r3, #2]
 80e0740:	60fb      	str	r3, [r7, #12]
	sector2 = packet->data[1];
 80e0742:	687b      	ldr	r3, [r7, #4]
 80e0744:	78db      	ldrb	r3, [r3, #3]
 80e0746:	60bb      	str	r3, [r7, #8]

	if (sector1 > FLASH_MAX_SECTOR || sector2 > FLASH_MAX_SECTOR) {
 80e0748:	68fb      	ldr	r3, [r7, #12]
 80e074a:	2b07      	cmp	r3, #7
 80e074c:	d802      	bhi.n	80e0754 <__b_erase_memory+0x20>
 80e074e:	68bb      	ldr	r3, [r7, #8]
 80e0750:	2b07      	cmp	r3, #7
 80e0752:	d902      	bls.n	80e075a <__b_erase_memory+0x26>
		__b_send_nack(packet);
 80e0754:	6878      	ldr	r0, [r7, #4]
 80e0756:	f000 f88d 	bl	80e0874 <__b_send_nack>
	}

	__b_send_ack(packet);
 80e075a:	6878      	ldr	r0, [r7, #4]
 80e075c:	f000 f879 	bl	80e0852 <__b_send_ack>


	if(flash_erase(sector1, sector2) != FLASH_OK){
 80e0760:	68b9      	ldr	r1, [r7, #8]
 80e0762:	68f8      	ldr	r0, [r7, #12]
 80e0764:	f000 f9da 	bl	80e0b1c <flash_erase>
 80e0768:	4603      	mov	r3, r0
 80e076a:	2b00      	cmp	r3, #0
 80e076c:	d002      	beq.n	80e0774 <__b_erase_memory+0x40>
		__b_send_nack(packet);
 80e076e:	6878      	ldr	r0, [r7, #4]
 80e0770:	f000 f880 	bl	80e0874 <__b_send_nack>
	}

	__b_send_ack(packet);
 80e0774:	6878      	ldr	r0, [r7, #4]
 80e0776:	f000 f86c 	bl	80e0852 <__b_send_ack>
}
 80e077a:	bf00      	nop
 80e077c:	3710      	adds	r7, #16
 80e077e:	46bd      	mov	sp, r7
 80e0780:	bd80      	pop	{r7, pc}

080e0782 <__b_go>:

void const __b_go(fdcan_packet_t* packet){
 80e0782:	b580      	push	{r7, lr}
 80e0784:	b082      	sub	sp, #8
 80e0786:	af00      	add	r7, sp, #0
 80e0788:	6078      	str	r0, [r7, #4]
	__b_send_nack(packet);
 80e078a:	6878      	ldr	r0, [r7, #4]
 80e078c:	f000 f872 	bl	80e0874 <__b_send_nack>
}
 80e0790:	bf00      	nop
 80e0792:	3708      	adds	r7, #8
 80e0794:	46bd      	mov	sp, r7
 80e0796:	bd80      	pop	{r7, pc}

080e0798 <__b_data_copy_to_packet>:

void const __b_data_copy_to_packet(fdcan_packet_t* packet, uint8_t* data){
 80e0798:	b480      	push	{r7}
 80e079a:	b085      	sub	sp, #20
 80e079c:	af00      	add	r7, sp, #0
 80e079e:	6078      	str	r0, [r7, #4]
 80e07a0:	6039      	str	r1, [r7, #0]
	uint8_t i;

	for (i = 0; i < 64; ++i) {
 80e07a2:	2300      	movs	r3, #0
 80e07a4:	73fb      	strb	r3, [r7, #15]
 80e07a6:	e00b      	b.n	80e07c0 <__b_data_copy_to_packet+0x28>
		packet->data[i] = data[i];
 80e07a8:	7bfb      	ldrb	r3, [r7, #15]
 80e07aa:	683a      	ldr	r2, [r7, #0]
 80e07ac:	441a      	add	r2, r3
 80e07ae:	7bfb      	ldrb	r3, [r7, #15]
 80e07b0:	7811      	ldrb	r1, [r2, #0]
 80e07b2:	687a      	ldr	r2, [r7, #4]
 80e07b4:	4413      	add	r3, r2
 80e07b6:	460a      	mov	r2, r1
 80e07b8:	709a      	strb	r2, [r3, #2]
	for (i = 0; i < 64; ++i) {
 80e07ba:	7bfb      	ldrb	r3, [r7, #15]
 80e07bc:	3301      	adds	r3, #1
 80e07be:	73fb      	strb	r3, [r7, #15]
 80e07c0:	7bfb      	ldrb	r3, [r7, #15]
 80e07c2:	2b3f      	cmp	r3, #63	; 0x3f
 80e07c4:	d9f0      	bls.n	80e07a8 <__b_data_copy_to_packet+0x10>
	}
}
 80e07c6:	bf00      	nop
 80e07c8:	bf00      	nop
 80e07ca:	3714      	adds	r7, #20
 80e07cc:	46bd      	mov	sp, r7
 80e07ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e07d2:	4770      	bx	lr

080e07d4 <__b_data_copy_from_packet>:

void const __b_data_copy_from_packet(fdcan_packet_t* packet, uint8_t* data){
 80e07d4:	b480      	push	{r7}
 80e07d6:	b085      	sub	sp, #20
 80e07d8:	af00      	add	r7, sp, #0
 80e07da:	6078      	str	r0, [r7, #4]
 80e07dc:	6039      	str	r1, [r7, #0]
	uint8_t i;

	for (i = 0; i < 64; ++i) {
 80e07de:	2300      	movs	r3, #0
 80e07e0:	73fb      	strb	r3, [r7, #15]
 80e07e2:	e00a      	b.n	80e07fa <__b_data_copy_from_packet+0x26>
		data[i] = packet->data[i];
 80e07e4:	7bfa      	ldrb	r2, [r7, #15]
 80e07e6:	7bfb      	ldrb	r3, [r7, #15]
 80e07e8:	6839      	ldr	r1, [r7, #0]
 80e07ea:	440b      	add	r3, r1
 80e07ec:	6879      	ldr	r1, [r7, #4]
 80e07ee:	440a      	add	r2, r1
 80e07f0:	7892      	ldrb	r2, [r2, #2]
 80e07f2:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < 64; ++i) {
 80e07f4:	7bfb      	ldrb	r3, [r7, #15]
 80e07f6:	3301      	adds	r3, #1
 80e07f8:	73fb      	strb	r3, [r7, #15]
 80e07fa:	7bfb      	ldrb	r3, [r7, #15]
 80e07fc:	2b3f      	cmp	r3, #63	; 0x3f
 80e07fe:	d9f1      	bls.n	80e07e4 <__b_data_copy_from_packet+0x10>
	}
}
 80e0800:	bf00      	nop
 80e0802:	bf00      	nop
 80e0804:	3714      	adds	r7, #20
 80e0806:	46bd      	mov	sp, r7
 80e0808:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e080c:	4770      	bx	lr

080e080e <__b_wait_for_ack>:

bootloader_error_t const __b_wait_for_ack(bootloader_order_t order){
 80e080e:	b580      	push	{r7, lr}
 80e0810:	b094      	sub	sp, #80	; 0x50
 80e0812:	af00      	add	r7, sp, #0
 80e0814:	4603      	mov	r3, r0
 80e0816:	71fb      	strb	r3, [r7, #7]
	if (__b_wait_until_fdcan_message_received() != BOOTLOADER_OK) {
 80e0818:	f000 f872 	bl	80e0900 <__b_wait_until_fdcan_message_received>
 80e081c:	4603      	mov	r3, r0
 80e081e:	2b00      	cmp	r3, #0
 80e0820:	d001      	beq.n	80e0826 <__b_wait_for_ack+0x18>
		return BOOTLOADER_ERROR;
 80e0822:	2301      	movs	r3, #1
 80e0824:	e011      	b.n	80e084a <__b_wait_for_ack+0x3c>
	}

	fdcan_packet_t packet;
	fdcan_read(&packet);
 80e0826:	f107 030c 	add.w	r3, r7, #12
 80e082a:	4618      	mov	r0, r3
 80e082c:	f000 f8bc 	bl	80e09a8 <fdcan_read>
	if (packet.identifier != order) {
 80e0830:	89ba      	ldrh	r2, [r7, #12]
 80e0832:	79fb      	ldrb	r3, [r7, #7]
 80e0834:	b29b      	uxth	r3, r3
 80e0836:	429a      	cmp	r2, r3
 80e0838:	d001      	beq.n	80e083e <__b_wait_for_ack+0x30>
		return BOOTLOADER_ERROR;
 80e083a:	2301      	movs	r3, #1
 80e083c:	e005      	b.n	80e084a <__b_wait_for_ack+0x3c>
	}

	if (packet.data[0] != BOOTLOADER_ACK) {
 80e083e:	7bbb      	ldrb	r3, [r7, #14]
 80e0840:	2b79      	cmp	r3, #121	; 0x79
 80e0842:	d001      	beq.n	80e0848 <__b_wait_for_ack+0x3a>
		return BOOTLOADER_ERROR;
 80e0844:	2301      	movs	r3, #1
 80e0846:	e000      	b.n	80e084a <__b_wait_for_ack+0x3c>
	}

	return BOOTLOADER_OK;
 80e0848:	2300      	movs	r3, #0
}
 80e084a:	4618      	mov	r0, r3
 80e084c:	3750      	adds	r7, #80	; 0x50
 80e084e:	46bd      	mov	sp, r7
 80e0850:	bd80      	pop	{r7, pc}

080e0852 <__b_send_ack>:

void const __b_send_ack(fdcan_packet_t* packet){
 80e0852:	b580      	push	{r7, lr}
 80e0854:	b082      	sub	sp, #8
 80e0856:	af00      	add	r7, sp, #0
 80e0858:	6078      	str	r0, [r7, #4]
	__b_clean_fdcan_packet_data(packet);
 80e085a:	6878      	ldr	r0, [r7, #4]
 80e085c:	f000 f81b 	bl	80e0896 <__b_clean_fdcan_packet_data>
	packet->data[0] = BOOTLOADER_ACK;
 80e0860:	687b      	ldr	r3, [r7, #4]
 80e0862:	2279      	movs	r2, #121	; 0x79
 80e0864:	709a      	strb	r2, [r3, #2]
	fdcan_transmit(packet);
 80e0866:	6878      	ldr	r0, [r7, #4]
 80e0868:	f000 f864 	bl	80e0934 <fdcan_transmit>
}
 80e086c:	bf00      	nop
 80e086e:	3708      	adds	r7, #8
 80e0870:	46bd      	mov	sp, r7
 80e0872:	bd80      	pop	{r7, pc}

080e0874 <__b_send_nack>:

void const __b_send_nack(fdcan_packet_t* packet){
 80e0874:	b580      	push	{r7, lr}
 80e0876:	b082      	sub	sp, #8
 80e0878:	af00      	add	r7, sp, #0
 80e087a:	6078      	str	r0, [r7, #4]
	__b_clean_fdcan_packet_data(packet);
 80e087c:	6878      	ldr	r0, [r7, #4]
 80e087e:	f000 f80a 	bl	80e0896 <__b_clean_fdcan_packet_data>
	packet->data[0] = BOOTLOADER_NACK;
 80e0882:	687b      	ldr	r3, [r7, #4]
 80e0884:	221f      	movs	r2, #31
 80e0886:	709a      	strb	r2, [r3, #2]
	fdcan_transmit(packet);
 80e0888:	6878      	ldr	r0, [r7, #4]
 80e088a:	f000 f853 	bl	80e0934 <fdcan_transmit>
}
 80e088e:	bf00      	nop
 80e0890:	3708      	adds	r7, #8
 80e0892:	46bd      	mov	sp, r7
 80e0894:	bd80      	pop	{r7, pc}

080e0896 <__b_clean_fdcan_packet_data>:
	uint32_t address = data[0] << 24 | data[1] << 16 | data[2] << 8 | data[3];

	return address;
}

void const __b_clean_fdcan_packet_data(fdcan_packet_t* packet){
 80e0896:	b480      	push	{r7}
 80e0898:	b085      	sub	sp, #20
 80e089a:	af00      	add	r7, sp, #0
 80e089c:	6078      	str	r0, [r7, #4]
	uint16_t i;

	for (i = 0; i < 64; ++i) {
 80e089e:	2300      	movs	r3, #0
 80e08a0:	81fb      	strh	r3, [r7, #14]
 80e08a2:	e007      	b.n	80e08b4 <__b_clean_fdcan_packet_data+0x1e>
		packet->data[i] = 0;
 80e08a4:	89fb      	ldrh	r3, [r7, #14]
 80e08a6:	687a      	ldr	r2, [r7, #4]
 80e08a8:	4413      	add	r3, r2
 80e08aa:	2200      	movs	r2, #0
 80e08ac:	709a      	strb	r2, [r3, #2]
	for (i = 0; i < 64; ++i) {
 80e08ae:	89fb      	ldrh	r3, [r7, #14]
 80e08b0:	3301      	adds	r3, #1
 80e08b2:	81fb      	strh	r3, [r7, #14]
 80e08b4:	89fb      	ldrh	r3, [r7, #14]
 80e08b6:	2b3f      	cmp	r3, #63	; 0x3f
 80e08b8:	d9f4      	bls.n	80e08a4 <__b_clean_fdcan_packet_data+0xe>
	}
}
 80e08ba:	bf00      	nop
 80e08bc:	bf00      	nop
 80e08be:	3714      	adds	r7, #20
 80e08c0:	46bd      	mov	sp, r7
 80e08c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e08c6:	4770      	bx	lr

080e08c8 <__b_clean_fdcan_packet_all>:

void const __b_clean_fdcan_packet_all(fdcan_packet_t* packet){
 80e08c8:	b480      	push	{r7}
 80e08ca:	b085      	sub	sp, #20
 80e08cc:	af00      	add	r7, sp, #0
 80e08ce:	6078      	str	r0, [r7, #4]
	uint16_t i;

	for (i = 0; i < 64; ++i) {
 80e08d0:	2300      	movs	r3, #0
 80e08d2:	81fb      	strh	r3, [r7, #14]
 80e08d4:	e007      	b.n	80e08e6 <__b_clean_fdcan_packet_all+0x1e>
		packet->data[i] = 0;
 80e08d6:	89fb      	ldrh	r3, [r7, #14]
 80e08d8:	687a      	ldr	r2, [r7, #4]
 80e08da:	4413      	add	r3, r2
 80e08dc:	2200      	movs	r2, #0
 80e08de:	709a      	strb	r2, [r3, #2]
	for (i = 0; i < 64; ++i) {
 80e08e0:	89fb      	ldrh	r3, [r7, #14]
 80e08e2:	3301      	adds	r3, #1
 80e08e4:	81fb      	strh	r3, [r7, #14]
 80e08e6:	89fb      	ldrh	r3, [r7, #14]
 80e08e8:	2b3f      	cmp	r3, #63	; 0x3f
 80e08ea:	d9f4      	bls.n	80e08d6 <__b_clean_fdcan_packet_all+0xe>
	}

	packet->identifier = 0;
 80e08ec:	687b      	ldr	r3, [r7, #4]
 80e08ee:	2200      	movs	r2, #0
 80e08f0:	801a      	strh	r2, [r3, #0]
}
 80e08f2:	bf00      	nop
 80e08f4:	3714      	adds	r7, #20
 80e08f6:	46bd      	mov	sp, r7
 80e08f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e08fc:	4770      	bx	lr
	...

080e0900 <__b_wait_until_fdcan_message_received>:


bootloader_error_t const __b_wait_until_fdcan_message_received(void){
 80e0900:	b580      	push	{r7, lr}
 80e0902:	af00      	add	r7, sp, #0
	htim23.Instance->CNT = 0;
 80e0904:	4b0a      	ldr	r3, [pc, #40]	; (80e0930 <__b_wait_until_fdcan_message_received+0x30>)
 80e0906:	681b      	ldr	r3, [r3, #0]
 80e0908:	2200      	movs	r2, #0
 80e090a:	625a      	str	r2, [r3, #36]	; 0x24
	while(!fdcan_test()){
 80e090c:	e008      	b.n	80e0920 <__b_wait_until_fdcan_message_received+0x20>
		if (htim23.Instance->CNT > BOOTLOADER_MAX_TIMEOUT * 10) {
 80e090e:	4b08      	ldr	r3, [pc, #32]	; (80e0930 <__b_wait_until_fdcan_message_received+0x30>)
 80e0910:	681b      	ldr	r3, [r3, #0]
 80e0912:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80e0914:	f644 6220 	movw	r2, #20000	; 0x4e20
 80e0918:	4293      	cmp	r3, r2
 80e091a:	d901      	bls.n	80e0920 <__b_wait_until_fdcan_message_received+0x20>
			return BOOTLOADER_ERROR;
 80e091c:	2301      	movs	r3, #1
 80e091e:	e005      	b.n	80e092c <__b_wait_until_fdcan_message_received+0x2c>
	while(!fdcan_test()){
 80e0920:	f000 f85c 	bl	80e09dc <fdcan_test>
 80e0924:	4603      	mov	r3, r0
 80e0926:	2b00      	cmp	r3, #0
 80e0928:	d0f1      	beq.n	80e090e <__b_wait_until_fdcan_message_received+0xe>
		}
	}

	return BOOTLOADER_OK;
 80e092a:	2300      	movs	r3, #0
}
 80e092c:	4618      	mov	r0, r3
 80e092e:	bd80      	pop	{r7, pc}
 80e0930:	2400012c 	.word	0x2400012c

080e0934 <fdcan_transmit>:

extern FDCAN_HandleTypeDef hfdcan1;
FDCAN_TxHeaderTypeDef tx_header;
FDCAN_RxHeaderTypeDef rx_header_buffer;

fdcan_error_t const fdcan_transmit(fdcan_packet_t* packet){
 80e0934:	b580      	push	{r7, lr}
 80e0936:	b082      	sub	sp, #8
 80e0938:	af00      	add	r7, sp, #0
 80e093a:	6078      	str	r0, [r7, #4]

	tx_header.Identifier = (uint32_t)packet->identifier;
 80e093c:	687b      	ldr	r3, [r7, #4]
 80e093e:	881b      	ldrh	r3, [r3, #0]
 80e0940:	461a      	mov	r2, r3
 80e0942:	4b17      	ldr	r3, [pc, #92]	; (80e09a0 <fdcan_transmit+0x6c>)
 80e0944:	601a      	str	r2, [r3, #0]
	tx_header.IdType = FDCAN_STANDARD_ID;
 80e0946:	4b16      	ldr	r3, [pc, #88]	; (80e09a0 <fdcan_transmit+0x6c>)
 80e0948:	2200      	movs	r2, #0
 80e094a:	605a      	str	r2, [r3, #4]
	tx_header.TxFrameType = FDCAN_DATA_FRAME;
 80e094c:	4b14      	ldr	r3, [pc, #80]	; (80e09a0 <fdcan_transmit+0x6c>)
 80e094e:	2200      	movs	r2, #0
 80e0950:	609a      	str	r2, [r3, #8]
	tx_header.DataLength = FDCAN_DLC_BYTES_64;
 80e0952:	4b13      	ldr	r3, [pc, #76]	; (80e09a0 <fdcan_transmit+0x6c>)
 80e0954:	f44f 2270 	mov.w	r2, #983040	; 0xf0000
 80e0958:	60da      	str	r2, [r3, #12]
	tx_header.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 80e095a:	4b11      	ldr	r3, [pc, #68]	; (80e09a0 <fdcan_transmit+0x6c>)
 80e095c:	2200      	movs	r2, #0
 80e095e:	611a      	str	r2, [r3, #16]
	tx_header.BitRateSwitch = FDCAN_BRS_ON;
 80e0960:	4b0f      	ldr	r3, [pc, #60]	; (80e09a0 <fdcan_transmit+0x6c>)
 80e0962:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80e0966:	615a      	str	r2, [r3, #20]
	tx_header.FDFormat = FDCAN_FD_CAN;
 80e0968:	4b0d      	ldr	r3, [pc, #52]	; (80e09a0 <fdcan_transmit+0x6c>)
 80e096a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80e096e:	619a      	str	r2, [r3, #24]
	tx_header.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 80e0970:	4b0b      	ldr	r3, [pc, #44]	; (80e09a0 <fdcan_transmit+0x6c>)
 80e0972:	2200      	movs	r2, #0
 80e0974:	61da      	str	r2, [r3, #28]
	tx_header.MessageMarker = 0;
 80e0976:	4b0a      	ldr	r3, [pc, #40]	; (80e09a0 <fdcan_transmit+0x6c>)
 80e0978:	2200      	movs	r2, #0
 80e097a:	621a      	str	r2, [r3, #32]

	if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &tx_header, packet->data) != HAL_OK) {
 80e097c:	687b      	ldr	r3, [r7, #4]
 80e097e:	3302      	adds	r3, #2
 80e0980:	461a      	mov	r2, r3
 80e0982:	4907      	ldr	r1, [pc, #28]	; (80e09a0 <fdcan_transmit+0x6c>)
 80e0984:	4807      	ldr	r0, [pc, #28]	; (80e09a4 <fdcan_transmit+0x70>)
 80e0986:	f001 f8ac 	bl	80e1ae2 <HAL_FDCAN_AddMessageToTxFifoQ>
 80e098a:	4603      	mov	r3, r0
 80e098c:	2b00      	cmp	r3, #0
 80e098e:	d001      	beq.n	80e0994 <fdcan_transmit+0x60>
		return FDCAN_ERROR;
 80e0990:	23ff      	movs	r3, #255	; 0xff
 80e0992:	e000      	b.n	80e0996 <fdcan_transmit+0x62>
	}

	return FDCAN_OK;
 80e0994:	2300      	movs	r3, #0
}
 80e0996:	4618      	mov	r0, r3
 80e0998:	3708      	adds	r7, #8
 80e099a:	46bd      	mov	sp, r7
 80e099c:	bd80      	pop	{r7, pc}
 80e099e:	bf00      	nop
 80e09a0:	2400002c 	.word	0x2400002c
 80e09a4:	2400008c 	.word	0x2400008c

080e09a8 <fdcan_read>:

fdcan_error_t const fdcan_read(fdcan_packet_t* packet){
 80e09a8:	b580      	push	{r7, lr}
 80e09aa:	b082      	sub	sp, #8
 80e09ac:	af00      	add	r7, sp, #0
 80e09ae:	6078      	str	r0, [r7, #4]
	if(!fdcan_test) {
		return FDCAN_EMPTY;
	}

	HAL_FDCAN_GetRxMessage(&hfdcan1, FDCAN_RX_FIFO0, &rx_header_buffer, packet->data);
 80e09b0:	687b      	ldr	r3, [r7, #4]
 80e09b2:	3302      	adds	r3, #2
 80e09b4:	4a07      	ldr	r2, [pc, #28]	; (80e09d4 <fdcan_read+0x2c>)
 80e09b6:	2140      	movs	r1, #64	; 0x40
 80e09b8:	4807      	ldr	r0, [pc, #28]	; (80e09d8 <fdcan_read+0x30>)
 80e09ba:	f001 f8ed 	bl	80e1b98 <HAL_FDCAN_GetRxMessage>

	packet->identifier = rx_header_buffer.Identifier;
 80e09be:	4b05      	ldr	r3, [pc, #20]	; (80e09d4 <fdcan_read+0x2c>)
 80e09c0:	681b      	ldr	r3, [r3, #0]
 80e09c2:	b29a      	uxth	r2, r3
 80e09c4:	687b      	ldr	r3, [r7, #4]
 80e09c6:	801a      	strh	r2, [r3, #0]
	return FDCAN_OK;
 80e09c8:	2300      	movs	r3, #0
}
 80e09ca:	4618      	mov	r0, r3
 80e09cc:	3708      	adds	r7, #8
 80e09ce:	46bd      	mov	sp, r7
 80e09d0:	bd80      	pop	{r7, pc}
 80e09d2:	bf00      	nop
 80e09d4:	24000050 	.word	0x24000050
 80e09d8:	2400008c 	.word	0x2400008c

080e09dc <fdcan_test>:

int const fdcan_test(void){
 80e09dc:	b480      	push	{r7}
 80e09de:	af00      	add	r7, sp, #0
	return !((hfdcan1.Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U);
 80e09e0:	4b07      	ldr	r3, [pc, #28]	; (80e0a00 <fdcan_test+0x24>)
 80e09e2:	681b      	ldr	r3, [r3, #0]
 80e09e4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80e09e8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80e09ec:	2b00      	cmp	r3, #0
 80e09ee:	bf14      	ite	ne
 80e09f0:	2301      	movne	r3, #1
 80e09f2:	2300      	moveq	r3, #0
 80e09f4:	b2db      	uxtb	r3, r3
}
 80e09f6:	4618      	mov	r0, r3
 80e09f8:	46bd      	mov	sp, r7
 80e09fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e09fe:	4770      	bx	lr
 80e0a00:	2400008c 	.word	0x2400008c

080e0a04 <flash_read>:
* Function prototypes
****************************************************************************************/
sector_t const __flash_get_sector(const uint32_t address);
uint32_t const flash_get_sector_starting_address(const sector_t sector);

flash_error const flash_read(uint32_t source_addr, uint32_t* result, uint32_t number_of_words){
 80e0a04:	b580      	push	{r7, lr}
 80e0a06:	b086      	sub	sp, #24
 80e0a08:	af00      	add	r7, sp, #0
 80e0a0a:	60f8      	str	r0, [r7, #12]
 80e0a0c:	60b9      	str	r1, [r7, #8]
 80e0a0e:	607a      	str	r2, [r7, #4]
	if (source_addr < FLASH_START_ADDRESS || source_addr > FLASH_CODE_END_ADDRESS) {
 80e0a10:	68fb      	ldr	r3, [r7, #12]
 80e0a12:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80e0a16:	d303      	bcc.n	80e0a20 <flash_read+0x1c>
 80e0a18:	68fb      	ldr	r3, [r7, #12]
 80e0a1a:	4a11      	ldr	r2, [pc, #68]	; (80e0a60 <flash_read+0x5c>)
 80e0a1c:	4293      	cmp	r3, r2
 80e0a1e:	d901      	bls.n	80e0a24 <flash_read+0x20>
		return FLASH_PROTECTED_MEM;
 80e0a20:	2301      	movs	r3, #1
 80e0a22:	e018      	b.n	80e0a56 <flash_read+0x52>
	}

	HAL_FLASH_Unlock();
 80e0a24:	f001 fd12 	bl	80e244c <HAL_FLASH_Unlock>
	uint32_t i;
	for (i = 0; i < number_of_words; i++) {
 80e0a28:	2300      	movs	r3, #0
 80e0a2a:	617b      	str	r3, [r7, #20]
 80e0a2c:	e00c      	b.n	80e0a48 <flash_read+0x44>
		*result = *(__IO uint32_t *)(source_addr);
 80e0a2e:	68fb      	ldr	r3, [r7, #12]
 80e0a30:	681a      	ldr	r2, [r3, #0]
 80e0a32:	68bb      	ldr	r3, [r7, #8]
 80e0a34:	601a      	str	r2, [r3, #0]
		source_addr += 4;
 80e0a36:	68fb      	ldr	r3, [r7, #12]
 80e0a38:	3304      	adds	r3, #4
 80e0a3a:	60fb      	str	r3, [r7, #12]
		result++;
 80e0a3c:	68bb      	ldr	r3, [r7, #8]
 80e0a3e:	3304      	adds	r3, #4
 80e0a40:	60bb      	str	r3, [r7, #8]
	for (i = 0; i < number_of_words; i++) {
 80e0a42:	697b      	ldr	r3, [r7, #20]
 80e0a44:	3301      	adds	r3, #1
 80e0a46:	617b      	str	r3, [r7, #20]
 80e0a48:	697a      	ldr	r2, [r7, #20]
 80e0a4a:	687b      	ldr	r3, [r7, #4]
 80e0a4c:	429a      	cmp	r2, r3
 80e0a4e:	d3ee      	bcc.n	80e0a2e <flash_read+0x2a>
	}
	HAL_FLASH_Lock();
 80e0a50:	f001 fd1e 	bl	80e2490 <HAL_FLASH_Lock>

	return FLASH_OK;
 80e0a54:	2300      	movs	r3, #0
}
 80e0a56:	4618      	mov	r0, r3
 80e0a58:	3718      	adds	r7, #24
 80e0a5a:	46bd      	mov	sp, r7
 80e0a5c:	bd80      	pop	{r7, pc}
 80e0a5e:	bf00      	nop
 80e0a60:	080dffff 	.word	0x080dffff

080e0a64 <flash_write>:

flash_error const flash_write(uint32_t dest_addr, uint32_t* data, uint32_t number_of_words){
 80e0a64:	b580      	push	{r7, lr}
 80e0a66:	b08a      	sub	sp, #40	; 0x28
 80e0a68:	af00      	add	r7, sp, #0
 80e0a6a:	60f8      	str	r0, [r7, #12]
 80e0a6c:	60b9      	str	r1, [r7, #8]
 80e0a6e:	607a      	str	r2, [r7, #4]
	if (dest_addr < FLASH_SECTOR0_START_ADDRESS || dest_addr > FLASH_CODE_END_ADDRESS) {
 80e0a70:	68fb      	ldr	r3, [r7, #12]
 80e0a72:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80e0a76:	d303      	bcc.n	80e0a80 <flash_write+0x1c>
 80e0a78:	68fb      	ldr	r3, [r7, #12]
 80e0a7a:	4a27      	ldr	r2, [pc, #156]	; (80e0b18 <flash_write+0xb4>)
 80e0a7c:	4293      	cmp	r3, r2
 80e0a7e:	d901      	bls.n	80e0a84 <flash_write+0x20>
		return FLASH_PROTECTED_MEM;
 80e0a80:	2301      	movs	r3, #1
 80e0a82:	e045      	b.n	80e0b10 <flash_write+0xac>
	}

	uint32_t index = 0;
 80e0a84:	2300      	movs	r3, #0
 80e0a86:	627b      	str	r3, [r7, #36]	; 0x24

	sector_t start_sector =__flash_get_sector(dest_addr);;
 80e0a88:	68f8      	ldr	r0, [r7, #12]
 80e0a8a:	f000 f87f 	bl	80e0b8c <__flash_get_sector>
 80e0a8e:	61f8      	str	r0, [r7, #28]
	uint32_t start_sector_addr = flash_get_sector_starting_address(start_sector);
 80e0a90:	69f8      	ldr	r0, [r7, #28]
 80e0a92:	f000 f8ed 	bl	80e0c70 <flash_get_sector_starting_address>
 80e0a96:	6238      	str	r0, [r7, #32]

	uint32_t end_address = dest_addr + ((number_of_words * FLASH_32BITS_WORLD) - FLASH_32BITS_WORLD);
 80e0a98:	687a      	ldr	r2, [r7, #4]
 80e0a9a:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 80e0a9e:	4413      	add	r3, r2
 80e0aa0:	009b      	lsls	r3, r3, #2
 80e0aa2:	68fa      	ldr	r2, [r7, #12]
 80e0aa4:	4413      	add	r3, r2
 80e0aa6:	61bb      	str	r3, [r7, #24]
	uint32_t end_sector = __flash_get_sector(end_address);
 80e0aa8:	69b8      	ldr	r0, [r7, #24]
 80e0aaa:	f000 f86f 	bl	80e0b8c <__flash_get_sector>
 80e0aae:	6178      	str	r0, [r7, #20]

	if (flash_erase(start_sector, end_sector) != FLASH_OK) {
 80e0ab0:	6979      	ldr	r1, [r7, #20]
 80e0ab2:	69f8      	ldr	r0, [r7, #28]
 80e0ab4:	f000 f832 	bl	80e0b1c <flash_erase>
 80e0ab8:	4603      	mov	r3, r0
 80e0aba:	2b00      	cmp	r3, #0
 80e0abc:	d001      	beq.n	80e0ac2 <flash_write+0x5e>
		return FLASH_ERROR;
 80e0abe:	23ff      	movs	r3, #255	; 0xff
 80e0ac0:	e026      	b.n	80e0b10 <flash_write+0xac>
	}

	HAL_FLASH_Unlock();
 80e0ac2:	f001 fcc3 	bl	80e244c <HAL_FLASH_Unlock>
	while(index < (uint32_t)SECTOR_SIZE_IN_32BITS_WORDS){
 80e0ac6:	e01c      	b.n	80e0b02 <flash_write+0x9e>
		if (start_sector_addr > FLASH_CODE_END_ADDRESS) {
 80e0ac8:	6a3b      	ldr	r3, [r7, #32]
 80e0aca:	4a13      	ldr	r2, [pc, #76]	; (80e0b18 <flash_write+0xb4>)
 80e0acc:	4293      	cmp	r3, r2
 80e0ace:	d901      	bls.n	80e0ad4 <flash_write+0x70>
			return FLASH_PROTECTED_MEM;
 80e0ad0:	2301      	movs	r3, #1
 80e0ad2:	e01d      	b.n	80e0b10 <flash_write+0xac>
		}

		if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_FLASHWORD, start_sector_addr, (uint32_t)&data[index]) == HAL_OK) {
 80e0ad4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80e0ad6:	009b      	lsls	r3, r3, #2
 80e0ad8:	68ba      	ldr	r2, [r7, #8]
 80e0ada:	4413      	add	r3, r2
 80e0adc:	461a      	mov	r2, r3
 80e0ade:	6a39      	ldr	r1, [r7, #32]
 80e0ae0:	2001      	movs	r0, #1
 80e0ae2:	f001 fc45 	bl	80e2370 <HAL_FLASH_Program>
 80e0ae6:	4603      	mov	r3, r0
 80e0ae8:	2b00      	cmp	r3, #0
 80e0aea:	d106      	bne.n	80e0afa <flash_write+0x96>
			start_sector_addr += FLASH_WORD_SIZE;
 80e0aec:	6a3b      	ldr	r3, [r7, #32]
 80e0aee:	3320      	adds	r3, #32
 80e0af0:	623b      	str	r3, [r7, #32]
			index += FLASH_WORD_SIZE / FLASH_32BITS_WORLD;
 80e0af2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80e0af4:	3308      	adds	r3, #8
 80e0af6:	627b      	str	r3, [r7, #36]	; 0x24
 80e0af8:	e003      	b.n	80e0b02 <flash_write+0x9e>
		}else{
			HAL_FLASH_Lock();
 80e0afa:	f001 fcc9 	bl	80e2490 <HAL_FLASH_Lock>
			return FLASH_ERROR;;
 80e0afe:	23ff      	movs	r3, #255	; 0xff
 80e0b00:	e006      	b.n	80e0b10 <flash_write+0xac>
	while(index < (uint32_t)SECTOR_SIZE_IN_32BITS_WORDS){
 80e0b02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80e0b04:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80e0b08:	d3de      	bcc.n	80e0ac8 <flash_write+0x64>
		}
	}
	HAL_FLASH_Lock();
 80e0b0a:	f001 fcc1 	bl	80e2490 <HAL_FLASH_Lock>

	return FLASH_OK;
 80e0b0e:	2300      	movs	r3, #0
}
 80e0b10:	4618      	mov	r0, r3
 80e0b12:	3728      	adds	r7, #40	; 0x28
 80e0b14:	46bd      	mov	sp, r7
 80e0b16:	bd80      	pop	{r7, pc}
 80e0b18:	080dffff 	.word	0x080dffff

080e0b1c <flash_erase>:

flash_error const flash_erase(const sector_t start_sector, const sector_t end_sector){
 80e0b1c:	b580      	push	{r7, lr}
 80e0b1e:	b084      	sub	sp, #16
 80e0b20:	af00      	add	r7, sp, #0
 80e0b22:	6078      	str	r0, [r7, #4]
 80e0b24:	6039      	str	r1, [r7, #0]
	if (start_sector == FLASH_PROTECTED_SECTOR || end_sector == FLASH_PROTECTED_SECTOR) {
 80e0b26:	687b      	ldr	r3, [r7, #4]
 80e0b28:	2b07      	cmp	r3, #7
 80e0b2a:	d002      	beq.n	80e0b32 <flash_erase+0x16>
 80e0b2c:	683b      	ldr	r3, [r7, #0]
 80e0b2e:	2b07      	cmp	r3, #7
 80e0b30:	d101      	bne.n	80e0b36 <flash_erase+0x1a>
		return FLASH_PROTECTED_MEM;
 80e0b32:	2301      	movs	r3, #1
 80e0b34:	e023      	b.n	80e0b7e <flash_erase+0x62>
	}

	static FLASH_EraseInitTypeDef EraseInitStruct;
	uint32_t sectorError;

	EraseInitStruct.TypeErase     = FLASH_TYPEERASE_SECTORS;
 80e0b36:	4b14      	ldr	r3, [pc, #80]	; (80e0b88 <flash_erase+0x6c>)
 80e0b38:	2200      	movs	r2, #0
 80e0b3a:	601a      	str	r2, [r3, #0]
	EraseInitStruct.VoltageRange  = FLASH_VOLTAGE_RANGE_3;
 80e0b3c:	4b12      	ldr	r3, [pc, #72]	; (80e0b88 <flash_erase+0x6c>)
 80e0b3e:	2220      	movs	r2, #32
 80e0b40:	611a      	str	r2, [r3, #16]
	EraseInitStruct.Sector        = start_sector;
 80e0b42:	4a11      	ldr	r2, [pc, #68]	; (80e0b88 <flash_erase+0x6c>)
 80e0b44:	687b      	ldr	r3, [r7, #4]
 80e0b46:	6093      	str	r3, [r2, #8]
	EraseInitStruct.Banks    	  = FLASH_BANK_1;
 80e0b48:	4b0f      	ldr	r3, [pc, #60]	; (80e0b88 <flash_erase+0x6c>)
 80e0b4a:	2201      	movs	r2, #1
 80e0b4c:	605a      	str	r2, [r3, #4]
	EraseInitStruct.NbSectors     = (end_sector - start_sector) + 1;
 80e0b4e:	683a      	ldr	r2, [r7, #0]
 80e0b50:	687b      	ldr	r3, [r7, #4]
 80e0b52:	1ad3      	subs	r3, r2, r3
 80e0b54:	3301      	adds	r3, #1
 80e0b56:	4a0c      	ldr	r2, [pc, #48]	; (80e0b88 <flash_erase+0x6c>)
 80e0b58:	60d3      	str	r3, [r2, #12]

	HAL_FLASH_Unlock();
 80e0b5a:	f001 fc77 	bl	80e244c <HAL_FLASH_Unlock>

	if (HAL_FLASHEx_Erase(&EraseInitStruct, &sectorError) != HAL_OK)
 80e0b5e:	f107 030c 	add.w	r3, r7, #12
 80e0b62:	4619      	mov	r1, r3
 80e0b64:	4808      	ldr	r0, [pc, #32]	; (80e0b88 <flash_erase+0x6c>)
 80e0b66:	f001 fd01 	bl	80e256c <HAL_FLASHEx_Erase>
 80e0b6a:	4603      	mov	r3, r0
 80e0b6c:	2b00      	cmp	r3, #0
 80e0b6e:	d003      	beq.n	80e0b78 <flash_erase+0x5c>
	{
		HAL_FLASH_Lock();
 80e0b70:	f001 fc8e 	bl	80e2490 <HAL_FLASH_Lock>
		return FLASH_ERROR;
 80e0b74:	23ff      	movs	r3, #255	; 0xff
 80e0b76:	e002      	b.n	80e0b7e <flash_erase+0x62>
	}

	HAL_FLASH_Lock();
 80e0b78:	f001 fc8a 	bl	80e2490 <HAL_FLASH_Lock>

	return FLASH_OK;
 80e0b7c:	2300      	movs	r3, #0
}
 80e0b7e:	4618      	mov	r0, r3
 80e0b80:	3710      	adds	r7, #16
 80e0b82:	46bd      	mov	sp, r7
 80e0b84:	bd80      	pop	{r7, pc}
 80e0b86:	bf00      	nop
 80e0b88:	24000078 	.word	0x24000078

080e0b8c <__flash_get_sector>:


sector_t const __flash_get_sector(const uint32_t address){
 80e0b8c:	b480      	push	{r7}
 80e0b8e:	b085      	sub	sp, #20
 80e0b90:	af00      	add	r7, sp, #0
 80e0b92:	6078      	str	r0, [r7, #4]
	sector_t sector = (sector_t)FLASH_SECTOR_0;
 80e0b94:	2300      	movs	r3, #0
 80e0b96:	60fb      	str	r3, [r7, #12]

	/* BANK 1 */
	if((address >= 0x08000000) && (address < 0x08020000))
 80e0b98:	687b      	ldr	r3, [r7, #4]
 80e0b9a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80e0b9e:	d306      	bcc.n	80e0bae <__flash_get_sector+0x22>
 80e0ba0:	687b      	ldr	r3, [r7, #4]
 80e0ba2:	4a2c      	ldr	r2, [pc, #176]	; (80e0c54 <__flash_get_sector+0xc8>)
 80e0ba4:	4293      	cmp	r3, r2
 80e0ba6:	d802      	bhi.n	80e0bae <__flash_get_sector+0x22>
	{
		sector = FLASH_SECTOR_0;
 80e0ba8:	2300      	movs	r3, #0
 80e0baa:	60fb      	str	r3, [r7, #12]
 80e0bac:	e04b      	b.n	80e0c46 <__flash_get_sector+0xba>
	}
	else if((address >= 0x08020000) && (address < 0x08040000))
 80e0bae:	687b      	ldr	r3, [r7, #4]
 80e0bb0:	4a28      	ldr	r2, [pc, #160]	; (80e0c54 <__flash_get_sector+0xc8>)
 80e0bb2:	4293      	cmp	r3, r2
 80e0bb4:	d906      	bls.n	80e0bc4 <__flash_get_sector+0x38>
 80e0bb6:	687b      	ldr	r3, [r7, #4]
 80e0bb8:	4a27      	ldr	r2, [pc, #156]	; (80e0c58 <__flash_get_sector+0xcc>)
 80e0bba:	4293      	cmp	r3, r2
 80e0bbc:	d802      	bhi.n	80e0bc4 <__flash_get_sector+0x38>
	{
		sector = FLASH_SECTOR_1;
 80e0bbe:	2301      	movs	r3, #1
 80e0bc0:	60fb      	str	r3, [r7, #12]
 80e0bc2:	e040      	b.n	80e0c46 <__flash_get_sector+0xba>
	}
	else if((address >= 0x08040000) && (address < 0x08060000))
 80e0bc4:	687b      	ldr	r3, [r7, #4]
 80e0bc6:	4a24      	ldr	r2, [pc, #144]	; (80e0c58 <__flash_get_sector+0xcc>)
 80e0bc8:	4293      	cmp	r3, r2
 80e0bca:	d906      	bls.n	80e0bda <__flash_get_sector+0x4e>
 80e0bcc:	687b      	ldr	r3, [r7, #4]
 80e0bce:	4a23      	ldr	r2, [pc, #140]	; (80e0c5c <__flash_get_sector+0xd0>)
 80e0bd0:	4293      	cmp	r3, r2
 80e0bd2:	d802      	bhi.n	80e0bda <__flash_get_sector+0x4e>
	{
		sector = FLASH_SECTOR_2;
 80e0bd4:	2302      	movs	r3, #2
 80e0bd6:	60fb      	str	r3, [r7, #12]
 80e0bd8:	e035      	b.n	80e0c46 <__flash_get_sector+0xba>
	}
	else if((address >= 0x08060000) && (address < 0x08080000))
 80e0bda:	687b      	ldr	r3, [r7, #4]
 80e0bdc:	4a1f      	ldr	r2, [pc, #124]	; (80e0c5c <__flash_get_sector+0xd0>)
 80e0bde:	4293      	cmp	r3, r2
 80e0be0:	d906      	bls.n	80e0bf0 <__flash_get_sector+0x64>
 80e0be2:	687b      	ldr	r3, [r7, #4]
 80e0be4:	4a1e      	ldr	r2, [pc, #120]	; (80e0c60 <__flash_get_sector+0xd4>)
 80e0be6:	4293      	cmp	r3, r2
 80e0be8:	d802      	bhi.n	80e0bf0 <__flash_get_sector+0x64>
	{
		sector = FLASH_SECTOR_3;
 80e0bea:	2303      	movs	r3, #3
 80e0bec:	60fb      	str	r3, [r7, #12]
 80e0bee:	e02a      	b.n	80e0c46 <__flash_get_sector+0xba>
	}
	else if((address >= 0x08080000) && (address < 0x080A0000))
 80e0bf0:	687b      	ldr	r3, [r7, #4]
 80e0bf2:	4a1b      	ldr	r2, [pc, #108]	; (80e0c60 <__flash_get_sector+0xd4>)
 80e0bf4:	4293      	cmp	r3, r2
 80e0bf6:	d906      	bls.n	80e0c06 <__flash_get_sector+0x7a>
 80e0bf8:	687b      	ldr	r3, [r7, #4]
 80e0bfa:	4a1a      	ldr	r2, [pc, #104]	; (80e0c64 <__flash_get_sector+0xd8>)
 80e0bfc:	4293      	cmp	r3, r2
 80e0bfe:	d802      	bhi.n	80e0c06 <__flash_get_sector+0x7a>
	{
		sector = FLASH_SECTOR_4;
 80e0c00:	2304      	movs	r3, #4
 80e0c02:	60fb      	str	r3, [r7, #12]
 80e0c04:	e01f      	b.n	80e0c46 <__flash_get_sector+0xba>
	}
	else if((address >= 0x080A0000) && (address < 0x080C0000))
 80e0c06:	687b      	ldr	r3, [r7, #4]
 80e0c08:	4a16      	ldr	r2, [pc, #88]	; (80e0c64 <__flash_get_sector+0xd8>)
 80e0c0a:	4293      	cmp	r3, r2
 80e0c0c:	d906      	bls.n	80e0c1c <__flash_get_sector+0x90>
 80e0c0e:	687b      	ldr	r3, [r7, #4]
 80e0c10:	4a15      	ldr	r2, [pc, #84]	; (80e0c68 <__flash_get_sector+0xdc>)
 80e0c12:	4293      	cmp	r3, r2
 80e0c14:	d802      	bhi.n	80e0c1c <__flash_get_sector+0x90>
	{
		sector = FLASH_SECTOR_5;
 80e0c16:	2305      	movs	r3, #5
 80e0c18:	60fb      	str	r3, [r7, #12]
 80e0c1a:	e014      	b.n	80e0c46 <__flash_get_sector+0xba>
	}
	else if((address >= 0x080C0000) && (address < 0x080E0000))
 80e0c1c:	687b      	ldr	r3, [r7, #4]
 80e0c1e:	4a12      	ldr	r2, [pc, #72]	; (80e0c68 <__flash_get_sector+0xdc>)
 80e0c20:	4293      	cmp	r3, r2
 80e0c22:	d906      	bls.n	80e0c32 <__flash_get_sector+0xa6>
 80e0c24:	687b      	ldr	r3, [r7, #4]
 80e0c26:	4a11      	ldr	r2, [pc, #68]	; (80e0c6c <__flash_get_sector+0xe0>)
 80e0c28:	4293      	cmp	r3, r2
 80e0c2a:	d802      	bhi.n	80e0c32 <__flash_get_sector+0xa6>
	{
		sector = FLASH_SECTOR_6;
 80e0c2c:	2306      	movs	r3, #6
 80e0c2e:	60fb      	str	r3, [r7, #12]
 80e0c30:	e009      	b.n	80e0c46 <__flash_get_sector+0xba>
	}
	else if((address >= 0x080E0000) && (address < 0x08100000))
 80e0c32:	687b      	ldr	r3, [r7, #4]
 80e0c34:	4a0d      	ldr	r2, [pc, #52]	; (80e0c6c <__flash_get_sector+0xe0>)
 80e0c36:	4293      	cmp	r3, r2
 80e0c38:	d905      	bls.n	80e0c46 <__flash_get_sector+0xba>
 80e0c3a:	687b      	ldr	r3, [r7, #4]
 80e0c3c:	f1b3 6f01 	cmp.w	r3, #135266304	; 0x8100000
 80e0c40:	d201      	bcs.n	80e0c46 <__flash_get_sector+0xba>
	{
		sector = FLASH_SECTOR_7;
 80e0c42:	2307      	movs	r3, #7
 80e0c44:	60fb      	str	r3, [r7, #12]
	}

	return sector;
 80e0c46:	68fb      	ldr	r3, [r7, #12]
}
 80e0c48:	4618      	mov	r0, r3
 80e0c4a:	3714      	adds	r7, #20
 80e0c4c:	46bd      	mov	sp, r7
 80e0c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e0c52:	4770      	bx	lr
 80e0c54:	0801ffff 	.word	0x0801ffff
 80e0c58:	0803ffff 	.word	0x0803ffff
 80e0c5c:	0805ffff 	.word	0x0805ffff
 80e0c60:	0807ffff 	.word	0x0807ffff
 80e0c64:	0809ffff 	.word	0x0809ffff
 80e0c68:	080bffff 	.word	0x080bffff
 80e0c6c:	080dffff 	.word	0x080dffff

080e0c70 <flash_get_sector_starting_address>:

uint32_t const flash_get_sector_starting_address(const sector_t sector){
 80e0c70:	b480      	push	{r7}
 80e0c72:	b085      	sub	sp, #20
 80e0c74:	af00      	add	r7, sp, #0
 80e0c76:	6078      	str	r0, [r7, #4]
	uint32_t address;
	switch ((uint32_t)sector) {
 80e0c78:	687b      	ldr	r3, [r7, #4]
 80e0c7a:	2b07      	cmp	r3, #7
 80e0c7c:	d82b      	bhi.n	80e0cd6 <flash_get_sector_starting_address+0x66>
 80e0c7e:	a201      	add	r2, pc, #4	; (adr r2, 80e0c84 <flash_get_sector_starting_address+0x14>)
 80e0c80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80e0c84:	080e0ca5 	.word	0x080e0ca5
 80e0c88:	080e0cad 	.word	0x080e0cad
 80e0c8c:	080e0cb3 	.word	0x080e0cb3
 80e0c90:	080e0cb9 	.word	0x080e0cb9
 80e0c94:	080e0cbf 	.word	0x080e0cbf
 80e0c98:	080e0cc5 	.word	0x080e0cc5
 80e0c9c:	080e0ccb 	.word	0x080e0ccb
 80e0ca0:	080e0cd1 	.word	0x080e0cd1
		case FLASH_SECTOR_0:
			address = FLASH_SECTOR0_START_ADDRESS;
 80e0ca4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80e0ca8:	60fb      	str	r3, [r7, #12]
			break;
 80e0caa:	e018      	b.n	80e0cde <flash_get_sector_starting_address+0x6e>
		case FLASH_SECTOR_1:
			address = FLASH_SECTOR1_START_ADDRESS;
 80e0cac:	4b0f      	ldr	r3, [pc, #60]	; (80e0cec <flash_get_sector_starting_address+0x7c>)
 80e0cae:	60fb      	str	r3, [r7, #12]
			break;
 80e0cb0:	e015      	b.n	80e0cde <flash_get_sector_starting_address+0x6e>
		case FLASH_SECTOR_2:
			address = FLASH_SECTOR2_START_ADDRESS;
 80e0cb2:	4b0f      	ldr	r3, [pc, #60]	; (80e0cf0 <flash_get_sector_starting_address+0x80>)
 80e0cb4:	60fb      	str	r3, [r7, #12]
			break;
 80e0cb6:	e012      	b.n	80e0cde <flash_get_sector_starting_address+0x6e>
		case FLASH_SECTOR_3:
			address = FLASH_SECTOR3_START_ADDRESS;
 80e0cb8:	4b0e      	ldr	r3, [pc, #56]	; (80e0cf4 <flash_get_sector_starting_address+0x84>)
 80e0cba:	60fb      	str	r3, [r7, #12]
			break;
 80e0cbc:	e00f      	b.n	80e0cde <flash_get_sector_starting_address+0x6e>
		case FLASH_SECTOR_4:
			address = FLASH_SECTOR4_START_ADDRESS;
 80e0cbe:	4b0e      	ldr	r3, [pc, #56]	; (80e0cf8 <flash_get_sector_starting_address+0x88>)
 80e0cc0:	60fb      	str	r3, [r7, #12]
			break;
 80e0cc2:	e00c      	b.n	80e0cde <flash_get_sector_starting_address+0x6e>
		case FLASH_SECTOR_5:
			address = FLASH_SECTOR5_START_ADDRESS;
 80e0cc4:	4b0d      	ldr	r3, [pc, #52]	; (80e0cfc <flash_get_sector_starting_address+0x8c>)
 80e0cc6:	60fb      	str	r3, [r7, #12]
			break;
 80e0cc8:	e009      	b.n	80e0cde <flash_get_sector_starting_address+0x6e>
		case FLASH_SECTOR_6:
			address = FLASH_SECTOR6_START_ADDRESS;
 80e0cca:	4b0d      	ldr	r3, [pc, #52]	; (80e0d00 <flash_get_sector_starting_address+0x90>)
 80e0ccc:	60fb      	str	r3, [r7, #12]
			break;
 80e0cce:	e006      	b.n	80e0cde <flash_get_sector_starting_address+0x6e>
		case FLASH_SECTOR_7:
			address = FLASH_SECTOR7_START_ADDRESS;
 80e0cd0:	4b0c      	ldr	r3, [pc, #48]	; (80e0d04 <flash_get_sector_starting_address+0x94>)
 80e0cd2:	60fb      	str	r3, [r7, #12]
			break;
 80e0cd4:	e003      	b.n	80e0cde <flash_get_sector_starting_address+0x6e>
		default:
			address = FLASH_SECTOR_ERROR;
 80e0cd6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80e0cda:	60fb      	str	r3, [r7, #12]
			break;
 80e0cdc:	bf00      	nop
	}

	return address;
 80e0cde:	68fb      	ldr	r3, [r7, #12]
}
 80e0ce0:	4618      	mov	r0, r3
 80e0ce2:	3714      	adds	r7, #20
 80e0ce4:	46bd      	mov	sp, r7
 80e0ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e0cea:	4770      	bx	lr
 80e0cec:	08020000 	.word	0x08020000
 80e0cf0:	08040000 	.word	0x08040000
 80e0cf4:	08060000 	.word	0x08060000
 80e0cf8:	08080000 	.word	0x08080000
 80e0cfc:	080a0000 	.word	0x080a0000
 80e0d00:	080c0000 	.word	0x080c0000
 80e0d04:	080e0000 	.word	0x080e0000

080e0d08 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80e0d08:	b580      	push	{r7, lr}
 80e0d0a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80e0d0c:	f000 fb6a 	bl	80e13e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80e0d10:	f000 f818 	bl	80e0d44 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80e0d14:	f000 f944 	bl	80e0fa0 <MX_GPIO_Init>
  MX_FDCAN1_Init();
 80e0d18:	f000 f88c 	bl	80e0e34 <MX_FDCAN1_Init>
  MX_TIM23_Init();
 80e0d1c:	f000 f8f0 	bl	80e0f00 <MX_TIM23_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim23);
 80e0d20:	4806      	ldr	r0, [pc, #24]	; (80e0d3c <main+0x34>)
 80e0d22:	f003 fea1 	bl	80e4a68 <HAL_TIM_Base_Start>
  HAL_FDCAN_Start(&hfdcan1);
 80e0d26:	4806      	ldr	r0, [pc, #24]	; (80e0d40 <main+0x38>)
 80e0d28:	f000 feb0 	bl	80e1a8c <HAL_FDCAN_Start>
  HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
 80e0d2c:	2200      	movs	r2, #0
 80e0d2e:	2101      	movs	r1, #1
 80e0d30:	4803      	ldr	r0, [pc, #12]	; (80e0d40 <main+0x38>)
 80e0d32:	f001 f89f 	bl	80e1e74 <HAL_FDCAN_ActivateNotification>

  bootloader_start();
 80e0d36:	f7ff fae9 	bl	80e030c <bootloader_start>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80e0d3a:	e7fe      	b.n	80e0d3a <main+0x32>
 80e0d3c:	2400012c 	.word	0x2400012c
 80e0d40:	2400008c 	.word	0x2400008c

080e0d44 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80e0d44:	b580      	push	{r7, lr}
 80e0d46:	b09c      	sub	sp, #112	; 0x70
 80e0d48:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80e0d4a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80e0d4e:	224c      	movs	r2, #76	; 0x4c
 80e0d50:	2100      	movs	r1, #0
 80e0d52:	4618      	mov	r0, r3
 80e0d54:	f004 fa10 	bl	80e5178 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80e0d58:	1d3b      	adds	r3, r7, #4
 80e0d5a:	2220      	movs	r2, #32
 80e0d5c:	2100      	movs	r1, #0
 80e0d5e:	4618      	mov	r0, r3
 80e0d60:	f004 fa0a 	bl	80e5178 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80e0d64:	2002      	movs	r0, #2
 80e0d66:	f001 feb1 	bl	80e2acc <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80e0d6a:	2300      	movs	r3, #0
 80e0d6c:	603b      	str	r3, [r7, #0]
 80e0d6e:	4b2f      	ldr	r3, [pc, #188]	; (80e0e2c <SystemClock_Config+0xe8>)
 80e0d70:	699b      	ldr	r3, [r3, #24]
 80e0d72:	4a2e      	ldr	r2, [pc, #184]	; (80e0e2c <SystemClock_Config+0xe8>)
 80e0d74:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80e0d78:	6193      	str	r3, [r2, #24]
 80e0d7a:	4b2c      	ldr	r3, [pc, #176]	; (80e0e2c <SystemClock_Config+0xe8>)
 80e0d7c:	699b      	ldr	r3, [r3, #24]
 80e0d7e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80e0d82:	603b      	str	r3, [r7, #0]
 80e0d84:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80e0d86:	bf00      	nop
 80e0d88:	4b28      	ldr	r3, [pc, #160]	; (80e0e2c <SystemClock_Config+0xe8>)
 80e0d8a:	699b      	ldr	r3, [r3, #24]
 80e0d8c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80e0d90:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80e0d94:	d1f8      	bne.n	80e0d88 <SystemClock_Config+0x44>

  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 80e0d96:	4b26      	ldr	r3, [pc, #152]	; (80e0e30 <SystemClock_Config+0xec>)
 80e0d98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80e0d9a:	f023 0303 	bic.w	r3, r3, #3
 80e0d9e:	4a24      	ldr	r2, [pc, #144]	; (80e0e30 <SystemClock_Config+0xec>)
 80e0da0:	f043 0302 	orr.w	r3, r3, #2
 80e0da4:	6293      	str	r3, [r2, #40]	; 0x28

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80e0da6:	2301      	movs	r3, #1
 80e0da8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80e0daa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80e0dae:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80e0db0:	2302      	movs	r3, #2
 80e0db2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80e0db4:	2302      	movs	r3, #2
 80e0db6:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 80e0db8:	2302      	movs	r3, #2
 80e0dba:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 44;
 80e0dbc:	232c      	movs	r3, #44	; 0x2c
 80e0dbe:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 80e0dc0:	2301      	movs	r3, #1
 80e0dc2:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80e0dc4:	2304      	movs	r3, #4
 80e0dc6:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80e0dc8:	2302      	movs	r3, #2
 80e0dca:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80e0dcc:	230c      	movs	r3, #12
 80e0dce:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80e0dd0:	2300      	movs	r3, #0
 80e0dd2:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80e0dd4:	2300      	movs	r3, #0
 80e0dd6:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80e0dd8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80e0ddc:	4618      	mov	r0, r3
 80e0dde:	f001 feaf 	bl	80e2b40 <HAL_RCC_OscConfig>
 80e0de2:	4603      	mov	r3, r0
 80e0de4:	2b00      	cmp	r3, #0
 80e0de6:	d001      	beq.n	80e0dec <SystemClock_Config+0xa8>
  {
    Error_Handler();
 80e0de8:	f000 f95c 	bl	80e10a4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80e0dec:	233f      	movs	r3, #63	; 0x3f
 80e0dee:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80e0df0:	2303      	movs	r3, #3
 80e0df2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80e0df4:	2300      	movs	r3, #0
 80e0df6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80e0df8:	2308      	movs	r3, #8
 80e0dfa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80e0dfc:	2340      	movs	r3, #64	; 0x40
 80e0dfe:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80e0e00:	2340      	movs	r3, #64	; 0x40
 80e0e02:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80e0e04:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80e0e08:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80e0e0a:	2340      	movs	r3, #64	; 0x40
 80e0e0c:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80e0e0e:	1d3b      	adds	r3, r7, #4
 80e0e10:	2103      	movs	r1, #3
 80e0e12:	4618      	mov	r0, r3
 80e0e14:	f002 fa42 	bl	80e329c <HAL_RCC_ClockConfig>
 80e0e18:	4603      	mov	r3, r0
 80e0e1a:	2b00      	cmp	r3, #0
 80e0e1c:	d001      	beq.n	80e0e22 <SystemClock_Config+0xde>
  {
    Error_Handler();
 80e0e1e:	f000 f941 	bl	80e10a4 <Error_Handler>
  }
}
 80e0e22:	bf00      	nop
 80e0e24:	3770      	adds	r7, #112	; 0x70
 80e0e26:	46bd      	mov	sp, r7
 80e0e28:	bd80      	pop	{r7, pc}
 80e0e2a:	bf00      	nop
 80e0e2c:	58024800 	.word	0x58024800
 80e0e30:	58024400 	.word	0x58024400

080e0e34 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 80e0e34:	b580      	push	{r7, lr}
 80e0e36:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 80e0e38:	4b2f      	ldr	r3, [pc, #188]	; (80e0ef8 <MX_FDCAN1_Init+0xc4>)
 80e0e3a:	4a30      	ldr	r2, [pc, #192]	; (80e0efc <MX_FDCAN1_Init+0xc8>)
 80e0e3c:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_FD_BRS;
 80e0e3e:	4b2e      	ldr	r3, [pc, #184]	; (80e0ef8 <MX_FDCAN1_Init+0xc4>)
 80e0e40:	f44f 7240 	mov.w	r2, #768	; 0x300
 80e0e44:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 80e0e46:	4b2c      	ldr	r3, [pc, #176]	; (80e0ef8 <MX_FDCAN1_Init+0xc4>)
 80e0e48:	2200      	movs	r2, #0
 80e0e4a:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 80e0e4c:	4b2a      	ldr	r3, [pc, #168]	; (80e0ef8 <MX_FDCAN1_Init+0xc4>)
 80e0e4e:	2201      	movs	r2, #1
 80e0e50:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 80e0e52:	4b29      	ldr	r3, [pc, #164]	; (80e0ef8 <MX_FDCAN1_Init+0xc4>)
 80e0e54:	2200      	movs	r2, #0
 80e0e56:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 80e0e58:	4b27      	ldr	r3, [pc, #156]	; (80e0ef8 <MX_FDCAN1_Init+0xc4>)
 80e0e5a:	2200      	movs	r2, #0
 80e0e5c:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 1;
 80e0e5e:	4b26      	ldr	r3, [pc, #152]	; (80e0ef8 <MX_FDCAN1_Init+0xc4>)
 80e0e60:	2201      	movs	r2, #1
 80e0e62:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 16;
 80e0e64:	4b24      	ldr	r3, [pc, #144]	; (80e0ef8 <MX_FDCAN1_Init+0xc4>)
 80e0e66:	2210      	movs	r2, #16
 80e0e68:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 59;
 80e0e6a:	4b23      	ldr	r3, [pc, #140]	; (80e0ef8 <MX_FDCAN1_Init+0xc4>)
 80e0e6c:	223b      	movs	r2, #59	; 0x3b
 80e0e6e:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 20;
 80e0e70:	4b21      	ldr	r3, [pc, #132]	; (80e0ef8 <MX_FDCAN1_Init+0xc4>)
 80e0e72:	2214      	movs	r2, #20
 80e0e74:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 80e0e76:	4b20      	ldr	r3, [pc, #128]	; (80e0ef8 <MX_FDCAN1_Init+0xc4>)
 80e0e78:	2201      	movs	r2, #1
 80e0e7a:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan1.Init.DataSyncJumpWidth = 4;
 80e0e7c:	4b1e      	ldr	r3, [pc, #120]	; (80e0ef8 <MX_FDCAN1_Init+0xc4>)
 80e0e7e:	2204      	movs	r2, #4
 80e0e80:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan1.Init.DataTimeSeg1 = 14;
 80e0e82:	4b1d      	ldr	r3, [pc, #116]	; (80e0ef8 <MX_FDCAN1_Init+0xc4>)
 80e0e84:	220e      	movs	r2, #14
 80e0e86:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan1.Init.DataTimeSeg2 = 5;
 80e0e88:	4b1b      	ldr	r3, [pc, #108]	; (80e0ef8 <MX_FDCAN1_Init+0xc4>)
 80e0e8a:	2205      	movs	r2, #5
 80e0e8c:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 80e0e8e:	4b1a      	ldr	r3, [pc, #104]	; (80e0ef8 <MX_FDCAN1_Init+0xc4>)
 80e0e90:	2200      	movs	r2, #0
 80e0e92:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan1.Init.StdFiltersNbr = 1;
 80e0e94:	4b18      	ldr	r3, [pc, #96]	; (80e0ef8 <MX_FDCAN1_Init+0xc4>)
 80e0e96:	2201      	movs	r2, #1
 80e0e98:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 80e0e9a:	4b17      	ldr	r3, [pc, #92]	; (80e0ef8 <MX_FDCAN1_Init+0xc4>)
 80e0e9c:	2200      	movs	r2, #0
 80e0e9e:	63da      	str	r2, [r3, #60]	; 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 16;
 80e0ea0:	4b15      	ldr	r3, [pc, #84]	; (80e0ef8 <MX_FDCAN1_Init+0xc4>)
 80e0ea2:	2210      	movs	r2, #16
 80e0ea4:	641a      	str	r2, [r3, #64]	; 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_64;
 80e0ea6:	4b14      	ldr	r3, [pc, #80]	; (80e0ef8 <MX_FDCAN1_Init+0xc4>)
 80e0ea8:	2212      	movs	r2, #18
 80e0eaa:	645a      	str	r2, [r3, #68]	; 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 80e0eac:	4b12      	ldr	r3, [pc, #72]	; (80e0ef8 <MX_FDCAN1_Init+0xc4>)
 80e0eae:	2200      	movs	r2, #0
 80e0eb0:	649a      	str	r2, [r3, #72]	; 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_64;
 80e0eb2:	4b11      	ldr	r3, [pc, #68]	; (80e0ef8 <MX_FDCAN1_Init+0xc4>)
 80e0eb4:	2212      	movs	r2, #18
 80e0eb6:	64da      	str	r2, [r3, #76]	; 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 80e0eb8:	4b0f      	ldr	r3, [pc, #60]	; (80e0ef8 <MX_FDCAN1_Init+0xc4>)
 80e0eba:	2200      	movs	r2, #0
 80e0ebc:	651a      	str	r2, [r3, #80]	; 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_64;
 80e0ebe:	4b0e      	ldr	r3, [pc, #56]	; (80e0ef8 <MX_FDCAN1_Init+0xc4>)
 80e0ec0:	2212      	movs	r2, #18
 80e0ec2:	655a      	str	r2, [r3, #84]	; 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 80e0ec4:	4b0c      	ldr	r3, [pc, #48]	; (80e0ef8 <MX_FDCAN1_Init+0xc4>)
 80e0ec6:	2200      	movs	r2, #0
 80e0ec8:	659a      	str	r2, [r3, #88]	; 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 80e0eca:	4b0b      	ldr	r3, [pc, #44]	; (80e0ef8 <MX_FDCAN1_Init+0xc4>)
 80e0ecc:	2200      	movs	r2, #0
 80e0ece:	65da      	str	r2, [r3, #92]	; 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 16;
 80e0ed0:	4b09      	ldr	r3, [pc, #36]	; (80e0ef8 <MX_FDCAN1_Init+0xc4>)
 80e0ed2:	2210      	movs	r2, #16
 80e0ed4:	661a      	str	r2, [r3, #96]	; 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80e0ed6:	4b08      	ldr	r3, [pc, #32]	; (80e0ef8 <MX_FDCAN1_Init+0xc4>)
 80e0ed8:	2200      	movs	r2, #0
 80e0eda:	665a      	str	r2, [r3, #100]	; 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_64;
 80e0edc:	4b06      	ldr	r3, [pc, #24]	; (80e0ef8 <MX_FDCAN1_Init+0xc4>)
 80e0ede:	2212      	movs	r2, #18
 80e0ee0:	669a      	str	r2, [r3, #104]	; 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80e0ee2:	4805      	ldr	r0, [pc, #20]	; (80e0ef8 <MX_FDCAN1_Init+0xc4>)
 80e0ee4:	f000 fbf4 	bl	80e16d0 <HAL_FDCAN_Init>
 80e0ee8:	4603      	mov	r3, r0
 80e0eea:	2b00      	cmp	r3, #0
 80e0eec:	d001      	beq.n	80e0ef2 <MX_FDCAN1_Init+0xbe>
  {
    Error_Handler();
 80e0eee:	f000 f8d9 	bl	80e10a4 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 80e0ef2:	bf00      	nop
 80e0ef4:	bd80      	pop	{r7, pc}
 80e0ef6:	bf00      	nop
 80e0ef8:	2400008c 	.word	0x2400008c
 80e0efc:	4000a000 	.word	0x4000a000

080e0f00 <MX_TIM23_Init>:
  * @brief TIM23 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM23_Init(void)
{
 80e0f00:	b580      	push	{r7, lr}
 80e0f02:	b088      	sub	sp, #32
 80e0f04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM23_Init 0 */

  /* USER CODE END TIM23_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80e0f06:	f107 0310 	add.w	r3, r7, #16
 80e0f0a:	2200      	movs	r2, #0
 80e0f0c:	601a      	str	r2, [r3, #0]
 80e0f0e:	605a      	str	r2, [r3, #4]
 80e0f10:	609a      	str	r2, [r3, #8]
 80e0f12:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80e0f14:	1d3b      	adds	r3, r7, #4
 80e0f16:	2200      	movs	r2, #0
 80e0f18:	601a      	str	r2, [r3, #0]
 80e0f1a:	605a      	str	r2, [r3, #4]
 80e0f1c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM23_Init 1 */

  /* USER CODE END TIM23_Init 1 */
  htim23.Instance = TIM23;
 80e0f1e:	4b1e      	ldr	r3, [pc, #120]	; (80e0f98 <MX_TIM23_Init+0x98>)
 80e0f20:	4a1e      	ldr	r2, [pc, #120]	; (80e0f9c <MX_TIM23_Init+0x9c>)
 80e0f22:	601a      	str	r2, [r3, #0]
  htim23.Init.Prescaler = 55000;
 80e0f24:	4b1c      	ldr	r3, [pc, #112]	; (80e0f98 <MX_TIM23_Init+0x98>)
 80e0f26:	f24d 62d8 	movw	r2, #55000	; 0xd6d8
 80e0f2a:	605a      	str	r2, [r3, #4]
  htim23.Init.CounterMode = TIM_COUNTERMODE_UP;
 80e0f2c:	4b1a      	ldr	r3, [pc, #104]	; (80e0f98 <MX_TIM23_Init+0x98>)
 80e0f2e:	2200      	movs	r2, #0
 80e0f30:	609a      	str	r2, [r3, #8]
  htim23.Init.Period = 4294967295;
 80e0f32:	4b19      	ldr	r3, [pc, #100]	; (80e0f98 <MX_TIM23_Init+0x98>)
 80e0f34:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80e0f38:	60da      	str	r2, [r3, #12]
  htim23.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 80e0f3a:	4b17      	ldr	r3, [pc, #92]	; (80e0f98 <MX_TIM23_Init+0x98>)
 80e0f3c:	f44f 7280 	mov.w	r2, #256	; 0x100
 80e0f40:	611a      	str	r2, [r3, #16]
  htim23.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80e0f42:	4b15      	ldr	r3, [pc, #84]	; (80e0f98 <MX_TIM23_Init+0x98>)
 80e0f44:	2200      	movs	r2, #0
 80e0f46:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim23) != HAL_OK)
 80e0f48:	4813      	ldr	r0, [pc, #76]	; (80e0f98 <MX_TIM23_Init+0x98>)
 80e0f4a:	f003 fd35 	bl	80e49b8 <HAL_TIM_Base_Init>
 80e0f4e:	4603      	mov	r3, r0
 80e0f50:	2b00      	cmp	r3, #0
 80e0f52:	d001      	beq.n	80e0f58 <MX_TIM23_Init+0x58>
  {
    Error_Handler();
 80e0f54:	f000 f8a6 	bl	80e10a4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80e0f58:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80e0f5c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim23, &sClockSourceConfig) != HAL_OK)
 80e0f5e:	f107 0310 	add.w	r3, r7, #16
 80e0f62:	4619      	mov	r1, r3
 80e0f64:	480c      	ldr	r0, [pc, #48]	; (80e0f98 <MX_TIM23_Init+0x98>)
 80e0f66:	f003 fdfd 	bl	80e4b64 <HAL_TIM_ConfigClockSource>
 80e0f6a:	4603      	mov	r3, r0
 80e0f6c:	2b00      	cmp	r3, #0
 80e0f6e:	d001      	beq.n	80e0f74 <MX_TIM23_Init+0x74>
  {
    Error_Handler();
 80e0f70:	f000 f898 	bl	80e10a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80e0f74:	2300      	movs	r3, #0
 80e0f76:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80e0f78:	2300      	movs	r3, #0
 80e0f7a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim23, &sMasterConfig) != HAL_OK)
 80e0f7c:	1d3b      	adds	r3, r7, #4
 80e0f7e:	4619      	mov	r1, r3
 80e0f80:	4805      	ldr	r0, [pc, #20]	; (80e0f98 <MX_TIM23_Init+0x98>)
 80e0f82:	f004 f82b 	bl	80e4fdc <HAL_TIMEx_MasterConfigSynchronization>
 80e0f86:	4603      	mov	r3, r0
 80e0f88:	2b00      	cmp	r3, #0
 80e0f8a:	d001      	beq.n	80e0f90 <MX_TIM23_Init+0x90>
  {
    Error_Handler();
 80e0f8c:	f000 f88a 	bl	80e10a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM23_Init 2 */

  /* USER CODE END TIM23_Init 2 */

}
 80e0f90:	bf00      	nop
 80e0f92:	3720      	adds	r7, #32
 80e0f94:	46bd      	mov	sp, r7
 80e0f96:	bd80      	pop	{r7, pc}
 80e0f98:	2400012c 	.word	0x2400012c
 80e0f9c:	4000e000 	.word	0x4000e000

080e0fa0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80e0fa0:	b580      	push	{r7, lr}
 80e0fa2:	b08c      	sub	sp, #48	; 0x30
 80e0fa4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80e0fa6:	f107 031c 	add.w	r3, r7, #28
 80e0faa:	2200      	movs	r2, #0
 80e0fac:	601a      	str	r2, [r3, #0]
 80e0fae:	605a      	str	r2, [r3, #4]
 80e0fb0:	609a      	str	r2, [r3, #8]
 80e0fb2:	60da      	str	r2, [r3, #12]
 80e0fb4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80e0fb6:	4b39      	ldr	r3, [pc, #228]	; (80e109c <MX_GPIO_Init+0xfc>)
 80e0fb8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80e0fbc:	4a37      	ldr	r2, [pc, #220]	; (80e109c <MX_GPIO_Init+0xfc>)
 80e0fbe:	f043 0304 	orr.w	r3, r3, #4
 80e0fc2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80e0fc6:	4b35      	ldr	r3, [pc, #212]	; (80e109c <MX_GPIO_Init+0xfc>)
 80e0fc8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80e0fcc:	f003 0304 	and.w	r3, r3, #4
 80e0fd0:	61bb      	str	r3, [r7, #24]
 80e0fd2:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80e0fd4:	4b31      	ldr	r3, [pc, #196]	; (80e109c <MX_GPIO_Init+0xfc>)
 80e0fd6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80e0fda:	4a30      	ldr	r2, [pc, #192]	; (80e109c <MX_GPIO_Init+0xfc>)
 80e0fdc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80e0fe0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80e0fe4:	4b2d      	ldr	r3, [pc, #180]	; (80e109c <MX_GPIO_Init+0xfc>)
 80e0fe6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80e0fea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80e0fee:	617b      	str	r3, [r7, #20]
 80e0ff0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80e0ff2:	4b2a      	ldr	r3, [pc, #168]	; (80e109c <MX_GPIO_Init+0xfc>)
 80e0ff4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80e0ff8:	4a28      	ldr	r2, [pc, #160]	; (80e109c <MX_GPIO_Init+0xfc>)
 80e0ffa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80e0ffe:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80e1002:	4b26      	ldr	r3, [pc, #152]	; (80e109c <MX_GPIO_Init+0xfc>)
 80e1004:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80e1008:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80e100c:	613b      	str	r3, [r7, #16]
 80e100e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80e1010:	4b22      	ldr	r3, [pc, #136]	; (80e109c <MX_GPIO_Init+0xfc>)
 80e1012:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80e1016:	4a21      	ldr	r2, [pc, #132]	; (80e109c <MX_GPIO_Init+0xfc>)
 80e1018:	f043 0301 	orr.w	r3, r3, #1
 80e101c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80e1020:	4b1e      	ldr	r3, [pc, #120]	; (80e109c <MX_GPIO_Init+0xfc>)
 80e1022:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80e1026:	f003 0301 	and.w	r3, r3, #1
 80e102a:	60fb      	str	r3, [r7, #12]
 80e102c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80e102e:	4b1b      	ldr	r3, [pc, #108]	; (80e109c <MX_GPIO_Init+0xfc>)
 80e1030:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80e1034:	4a19      	ldr	r2, [pc, #100]	; (80e109c <MX_GPIO_Init+0xfc>)
 80e1036:	f043 0308 	orr.w	r3, r3, #8
 80e103a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80e103e:	4b17      	ldr	r3, [pc, #92]	; (80e109c <MX_GPIO_Init+0xfc>)
 80e1040:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80e1044:	f003 0308 	and.w	r3, r3, #8
 80e1048:	60bb      	str	r3, [r7, #8]
 80e104a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80e104c:	4b13      	ldr	r3, [pc, #76]	; (80e109c <MX_GPIO_Init+0xfc>)
 80e104e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80e1052:	4a12      	ldr	r2, [pc, #72]	; (80e109c <MX_GPIO_Init+0xfc>)
 80e1054:	f043 0302 	orr.w	r3, r3, #2
 80e1058:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80e105c:	4b0f      	ldr	r3, [pc, #60]	; (80e109c <MX_GPIO_Init+0xfc>)
 80e105e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80e1062:	f003 0302 	and.w	r3, r3, #2
 80e1066:	607b      	str	r3, [r7, #4]
 80e1068:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LED_SLEEP_Pin|LED_FLASH_Pin|LED_CAN_Pin|LED_FAULT_Pin
 80e106a:	2200      	movs	r2, #0
 80e106c:	f44f 71f8 	mov.w	r1, #496	; 0x1f0
 80e1070:	480b      	ldr	r0, [pc, #44]	; (80e10a0 <MX_GPIO_Init+0x100>)
 80e1072:	f001 fcf7 	bl	80e2a64 <HAL_GPIO_WritePin>
                          |LED_OPERATIONAL_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : LED_SLEEP_Pin LED_FLASH_Pin LED_CAN_Pin LED_FAULT_Pin
                           LED_OPERATIONAL_Pin */
  GPIO_InitStruct.Pin = LED_SLEEP_Pin|LED_FLASH_Pin|LED_CAN_Pin|LED_FAULT_Pin
 80e1076:	f44f 73f8 	mov.w	r3, #496	; 0x1f0
 80e107a:	61fb      	str	r3, [r7, #28]
                          |LED_OPERATIONAL_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80e107c:	2301      	movs	r3, #1
 80e107e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80e1080:	2300      	movs	r3, #0
 80e1082:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80e1084:	2300      	movs	r3, #0
 80e1086:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80e1088:	f107 031c 	add.w	r3, r7, #28
 80e108c:	4619      	mov	r1, r3
 80e108e:	4804      	ldr	r0, [pc, #16]	; (80e10a0 <MX_GPIO_Init+0x100>)
 80e1090:	f001 fb40 	bl	80e2714 <HAL_GPIO_Init>

}
 80e1094:	bf00      	nop
 80e1096:	3730      	adds	r7, #48	; 0x30
 80e1098:	46bd      	mov	sp, r7
 80e109a:	bd80      	pop	{r7, pc}
 80e109c:	58024400 	.word	0x58024400
 80e10a0:	58021800 	.word	0x58021800

080e10a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80e10a4:	b580      	push	{r7, lr}
 80e10a6:	b082      	sub	sp, #8
 80e10a8:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80e10aa:	b672      	cpsid	i
}
 80e10ac:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  HAL_GPIO_TogglePin(LED_FAULT_GPIO_Port, LED_FAULT_Pin);
 80e10ae:	2180      	movs	r1, #128	; 0x80
 80e10b0:	4807      	ldr	r0, [pc, #28]	; (80e10d0 <Error_Handler+0x2c>)
 80e10b2:	f001 fcf0 	bl	80e2a96 <HAL_GPIO_TogglePin>
	  uint32_t i;
	  for (i = 0; i < 10000000; ++i) {
 80e10b6:	2300      	movs	r3, #0
 80e10b8:	607b      	str	r3, [r7, #4]
 80e10ba:	e003      	b.n	80e10c4 <Error_Handler+0x20>
		  __NOP();
 80e10bc:	bf00      	nop
	  for (i = 0; i < 10000000; ++i) {
 80e10be:	687b      	ldr	r3, [r7, #4]
 80e10c0:	3301      	adds	r3, #1
 80e10c2:	607b      	str	r3, [r7, #4]
 80e10c4:	687b      	ldr	r3, [r7, #4]
 80e10c6:	4a03      	ldr	r2, [pc, #12]	; (80e10d4 <Error_Handler+0x30>)
 80e10c8:	4293      	cmp	r3, r2
 80e10ca:	d3f7      	bcc.n	80e10bc <Error_Handler+0x18>
  {
 80e10cc:	e7ef      	b.n	80e10ae <Error_Handler+0xa>
 80e10ce:	bf00      	nop
 80e10d0:	58021800 	.word	0x58021800
 80e10d4:	00989680 	.word	0x00989680

080e10d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80e10d8:	b480      	push	{r7}
 80e10da:	b083      	sub	sp, #12
 80e10dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80e10de:	4b0a      	ldr	r3, [pc, #40]	; (80e1108 <HAL_MspInit+0x30>)
 80e10e0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80e10e4:	4a08      	ldr	r2, [pc, #32]	; (80e1108 <HAL_MspInit+0x30>)
 80e10e6:	f043 0302 	orr.w	r3, r3, #2
 80e10ea:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80e10ee:	4b06      	ldr	r3, [pc, #24]	; (80e1108 <HAL_MspInit+0x30>)
 80e10f0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80e10f4:	f003 0302 	and.w	r3, r3, #2
 80e10f8:	607b      	str	r3, [r7, #4]
 80e10fa:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80e10fc:	bf00      	nop
 80e10fe:	370c      	adds	r7, #12
 80e1100:	46bd      	mov	sp, r7
 80e1102:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e1106:	4770      	bx	lr
 80e1108:	58024400 	.word	0x58024400

080e110c <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 80e110c:	b580      	push	{r7, lr}
 80e110e:	b0b6      	sub	sp, #216	; 0xd8
 80e1110:	af00      	add	r7, sp, #0
 80e1112:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80e1114:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80e1118:	2200      	movs	r2, #0
 80e111a:	601a      	str	r2, [r3, #0]
 80e111c:	605a      	str	r2, [r3, #4]
 80e111e:	609a      	str	r2, [r3, #8]
 80e1120:	60da      	str	r2, [r3, #12]
 80e1122:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80e1124:	f107 0310 	add.w	r3, r7, #16
 80e1128:	22b4      	movs	r2, #180	; 0xb4
 80e112a:	2100      	movs	r1, #0
 80e112c:	4618      	mov	r0, r3
 80e112e:	f004 f823 	bl	80e5178 <memset>
  if(hfdcan->Instance==FDCAN1)
 80e1132:	687b      	ldr	r3, [r7, #4]
 80e1134:	681b      	ldr	r3, [r3, #0]
 80e1136:	4a2d      	ldr	r2, [pc, #180]	; (80e11ec <HAL_FDCAN_MspInit+0xe0>)
 80e1138:	4293      	cmp	r3, r2
 80e113a:	d152      	bne.n	80e11e2 <HAL_FDCAN_MspInit+0xd6>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80e113c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80e1140:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2M = 25;
 80e1142:	2319      	movs	r3, #25
 80e1144:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLL2.PLL2N = 200;
 80e1146:	23c8      	movs	r3, #200	; 0xc8
 80e1148:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 80e114a:	2302      	movs	r3, #2
 80e114c:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2Q = 10;
 80e114e:	230a      	movs	r3, #10
 80e1150:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 80e1152:	2302      	movs	r3, #2
 80e1154:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_0;
 80e1156:	2300      	movs	r3, #0
 80e1158:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 80e115a:	2320      	movs	r3, #32
 80e115c:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 80e115e:	2300      	movs	r3, #0
 80e1160:	633b      	str	r3, [r7, #48]	; 0x30
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL2;
 80e1162:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80e1166:	67bb      	str	r3, [r7, #120]	; 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80e1168:	f107 0310 	add.w	r3, r7, #16
 80e116c:	4618      	mov	r0, r3
 80e116e:	f002 fbc5 	bl	80e38fc <HAL_RCCEx_PeriphCLKConfig>
 80e1172:	4603      	mov	r3, r0
 80e1174:	2b00      	cmp	r3, #0
 80e1176:	d001      	beq.n	80e117c <HAL_FDCAN_MspInit+0x70>
    {
      Error_Handler();
 80e1178:	f7ff ff94 	bl	80e10a4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 80e117c:	4b1c      	ldr	r3, [pc, #112]	; (80e11f0 <HAL_FDCAN_MspInit+0xe4>)
 80e117e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 80e1182:	4a1b      	ldr	r2, [pc, #108]	; (80e11f0 <HAL_FDCAN_MspInit+0xe4>)
 80e1184:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80e1188:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 80e118c:	4b18      	ldr	r3, [pc, #96]	; (80e11f0 <HAL_FDCAN_MspInit+0xe4>)
 80e118e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 80e1192:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80e1196:	60fb      	str	r3, [r7, #12]
 80e1198:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80e119a:	4b15      	ldr	r3, [pc, #84]	; (80e11f0 <HAL_FDCAN_MspInit+0xe4>)
 80e119c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80e11a0:	4a13      	ldr	r2, [pc, #76]	; (80e11f0 <HAL_FDCAN_MspInit+0xe4>)
 80e11a2:	f043 0308 	orr.w	r3, r3, #8
 80e11a6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80e11aa:	4b11      	ldr	r3, [pc, #68]	; (80e11f0 <HAL_FDCAN_MspInit+0xe4>)
 80e11ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80e11b0:	f003 0308 	and.w	r3, r3, #8
 80e11b4:	60bb      	str	r3, [r7, #8]
 80e11b6:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80e11b8:	2303      	movs	r3, #3
 80e11ba:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80e11be:	2302      	movs	r3, #2
 80e11c0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80e11c4:	2300      	movs	r3, #0
 80e11c6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80e11ca:	2300      	movs	r3, #0
 80e11cc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80e11d0:	2309      	movs	r3, #9
 80e11d2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80e11d6:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80e11da:	4619      	mov	r1, r3
 80e11dc:	4805      	ldr	r0, [pc, #20]	; (80e11f4 <HAL_FDCAN_MspInit+0xe8>)
 80e11de:	f001 fa99 	bl	80e2714 <HAL_GPIO_Init>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }

}
 80e11e2:	bf00      	nop
 80e11e4:	37d8      	adds	r7, #216	; 0xd8
 80e11e6:	46bd      	mov	sp, r7
 80e11e8:	bd80      	pop	{r7, pc}
 80e11ea:	bf00      	nop
 80e11ec:	4000a000 	.word	0x4000a000
 80e11f0:	58024400 	.word	0x58024400
 80e11f4:	58020c00 	.word	0x58020c00

080e11f8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80e11f8:	b480      	push	{r7}
 80e11fa:	b085      	sub	sp, #20
 80e11fc:	af00      	add	r7, sp, #0
 80e11fe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM23)
 80e1200:	687b      	ldr	r3, [r7, #4]
 80e1202:	681b      	ldr	r3, [r3, #0]
 80e1204:	4a0b      	ldr	r2, [pc, #44]	; (80e1234 <HAL_TIM_Base_MspInit+0x3c>)
 80e1206:	4293      	cmp	r3, r2
 80e1208:	d10e      	bne.n	80e1228 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM23_MspInit 0 */

  /* USER CODE END TIM23_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM23_CLK_ENABLE();
 80e120a:	4b0b      	ldr	r3, [pc, #44]	; (80e1238 <HAL_TIM_Base_MspInit+0x40>)
 80e120c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 80e1210:	4a09      	ldr	r2, [pc, #36]	; (80e1238 <HAL_TIM_Base_MspInit+0x40>)
 80e1212:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80e1216:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 80e121a:	4b07      	ldr	r3, [pc, #28]	; (80e1238 <HAL_TIM_Base_MspInit+0x40>)
 80e121c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 80e1220:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80e1224:	60fb      	str	r3, [r7, #12]
 80e1226:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM23_MspInit 1 */

  /* USER CODE END TIM23_MspInit 1 */
  }

}
 80e1228:	bf00      	nop
 80e122a:	3714      	adds	r7, #20
 80e122c:	46bd      	mov	sp, r7
 80e122e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e1232:	4770      	bx	lr
 80e1234:	4000e000 	.word	0x4000e000
 80e1238:	58024400 	.word	0x58024400

080e123c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80e123c:	b480      	push	{r7}
 80e123e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80e1240:	e7fe      	b.n	80e1240 <NMI_Handler+0x4>
	...

080e1244 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80e1244:	b580      	push	{r7, lr}
 80e1246:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	HAL_GPIO_WritePin(LED_FAULT_GPIO_Port, LED_FAULT_Pin, GPIO_PIN_SET);
 80e1248:	2201      	movs	r2, #1
 80e124a:	2180      	movs	r1, #128	; 0x80
 80e124c:	4801      	ldr	r0, [pc, #4]	; (80e1254 <HardFault_Handler+0x10>)
 80e124e:	f001 fc09 	bl	80e2a64 <HAL_GPIO_WritePin>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80e1252:	e7fe      	b.n	80e1252 <HardFault_Handler+0xe>
 80e1254:	58021800 	.word	0x58021800

080e1258 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80e1258:	b480      	push	{r7}
 80e125a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80e125c:	e7fe      	b.n	80e125c <MemManage_Handler+0x4>

080e125e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80e125e:	b480      	push	{r7}
 80e1260:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80e1262:	e7fe      	b.n	80e1262 <BusFault_Handler+0x4>

080e1264 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80e1264:	b480      	push	{r7}
 80e1266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80e1268:	e7fe      	b.n	80e1268 <UsageFault_Handler+0x4>

080e126a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80e126a:	b480      	push	{r7}
 80e126c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80e126e:	bf00      	nop
 80e1270:	46bd      	mov	sp, r7
 80e1272:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e1276:	4770      	bx	lr

080e1278 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80e1278:	b480      	push	{r7}
 80e127a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80e127c:	bf00      	nop
 80e127e:	46bd      	mov	sp, r7
 80e1280:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e1284:	4770      	bx	lr

080e1286 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80e1286:	b480      	push	{r7}
 80e1288:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80e128a:	bf00      	nop
 80e128c:	46bd      	mov	sp, r7
 80e128e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e1292:	4770      	bx	lr

080e1294 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80e1294:	b580      	push	{r7, lr}
 80e1296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80e1298:	f000 f916 	bl	80e14c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80e129c:	bf00      	nop
 80e129e:	bd80      	pop	{r7, pc}

080e12a0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80e12a0:	b480      	push	{r7}
 80e12a2:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80e12a4:	4b32      	ldr	r3, [pc, #200]	; (80e1370 <SystemInit+0xd0>)
 80e12a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80e12aa:	4a31      	ldr	r2, [pc, #196]	; (80e1370 <SystemInit+0xd0>)
 80e12ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80e12b0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80e12b4:	4b2f      	ldr	r3, [pc, #188]	; (80e1374 <SystemInit+0xd4>)
 80e12b6:	681b      	ldr	r3, [r3, #0]
 80e12b8:	f003 030f 	and.w	r3, r3, #15
 80e12bc:	2b06      	cmp	r3, #6
 80e12be:	d807      	bhi.n	80e12d0 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80e12c0:	4b2c      	ldr	r3, [pc, #176]	; (80e1374 <SystemInit+0xd4>)
 80e12c2:	681b      	ldr	r3, [r3, #0]
 80e12c4:	f023 030f 	bic.w	r3, r3, #15
 80e12c8:	4a2a      	ldr	r2, [pc, #168]	; (80e1374 <SystemInit+0xd4>)
 80e12ca:	f043 0307 	orr.w	r3, r3, #7
 80e12ce:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80e12d0:	4b29      	ldr	r3, [pc, #164]	; (80e1378 <SystemInit+0xd8>)
 80e12d2:	681b      	ldr	r3, [r3, #0]
 80e12d4:	4a28      	ldr	r2, [pc, #160]	; (80e1378 <SystemInit+0xd8>)
 80e12d6:	f043 0301 	orr.w	r3, r3, #1
 80e12da:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80e12dc:	4b26      	ldr	r3, [pc, #152]	; (80e1378 <SystemInit+0xd8>)
 80e12de:	2200      	movs	r2, #0
 80e12e0:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80e12e2:	4b25      	ldr	r3, [pc, #148]	; (80e1378 <SystemInit+0xd8>)
 80e12e4:	681a      	ldr	r2, [r3, #0]
 80e12e6:	4924      	ldr	r1, [pc, #144]	; (80e1378 <SystemInit+0xd8>)
 80e12e8:	4b24      	ldr	r3, [pc, #144]	; (80e137c <SystemInit+0xdc>)
 80e12ea:	4013      	ands	r3, r2
 80e12ec:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80e12ee:	4b21      	ldr	r3, [pc, #132]	; (80e1374 <SystemInit+0xd4>)
 80e12f0:	681b      	ldr	r3, [r3, #0]
 80e12f2:	f003 0308 	and.w	r3, r3, #8
 80e12f6:	2b00      	cmp	r3, #0
 80e12f8:	d007      	beq.n	80e130a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80e12fa:	4b1e      	ldr	r3, [pc, #120]	; (80e1374 <SystemInit+0xd4>)
 80e12fc:	681b      	ldr	r3, [r3, #0]
 80e12fe:	f023 030f 	bic.w	r3, r3, #15
 80e1302:	4a1c      	ldr	r2, [pc, #112]	; (80e1374 <SystemInit+0xd4>)
 80e1304:	f043 0307 	orr.w	r3, r3, #7
 80e1308:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80e130a:	4b1b      	ldr	r3, [pc, #108]	; (80e1378 <SystemInit+0xd8>)
 80e130c:	2200      	movs	r2, #0
 80e130e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80e1310:	4b19      	ldr	r3, [pc, #100]	; (80e1378 <SystemInit+0xd8>)
 80e1312:	2200      	movs	r2, #0
 80e1314:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80e1316:	4b18      	ldr	r3, [pc, #96]	; (80e1378 <SystemInit+0xd8>)
 80e1318:	2200      	movs	r2, #0
 80e131a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80e131c:	4b16      	ldr	r3, [pc, #88]	; (80e1378 <SystemInit+0xd8>)
 80e131e:	4a18      	ldr	r2, [pc, #96]	; (80e1380 <SystemInit+0xe0>)
 80e1320:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80e1322:	4b15      	ldr	r3, [pc, #84]	; (80e1378 <SystemInit+0xd8>)
 80e1324:	4a17      	ldr	r2, [pc, #92]	; (80e1384 <SystemInit+0xe4>)
 80e1326:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80e1328:	4b13      	ldr	r3, [pc, #76]	; (80e1378 <SystemInit+0xd8>)
 80e132a:	4a17      	ldr	r2, [pc, #92]	; (80e1388 <SystemInit+0xe8>)
 80e132c:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80e132e:	4b12      	ldr	r3, [pc, #72]	; (80e1378 <SystemInit+0xd8>)
 80e1330:	2200      	movs	r2, #0
 80e1332:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80e1334:	4b10      	ldr	r3, [pc, #64]	; (80e1378 <SystemInit+0xd8>)
 80e1336:	4a14      	ldr	r2, [pc, #80]	; (80e1388 <SystemInit+0xe8>)
 80e1338:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80e133a:	4b0f      	ldr	r3, [pc, #60]	; (80e1378 <SystemInit+0xd8>)
 80e133c:	2200      	movs	r2, #0
 80e133e:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80e1340:	4b0d      	ldr	r3, [pc, #52]	; (80e1378 <SystemInit+0xd8>)
 80e1342:	4a11      	ldr	r2, [pc, #68]	; (80e1388 <SystemInit+0xe8>)
 80e1344:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80e1346:	4b0c      	ldr	r3, [pc, #48]	; (80e1378 <SystemInit+0xd8>)
 80e1348:	2200      	movs	r2, #0
 80e134a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80e134c:	4b0a      	ldr	r3, [pc, #40]	; (80e1378 <SystemInit+0xd8>)
 80e134e:	681b      	ldr	r3, [r3, #0]
 80e1350:	4a09      	ldr	r2, [pc, #36]	; (80e1378 <SystemInit+0xd8>)
 80e1352:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80e1356:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80e1358:	4b07      	ldr	r3, [pc, #28]	; (80e1378 <SystemInit+0xd8>)
 80e135a:	2200      	movs	r2, #0
 80e135c:	661a      	str	r2, [r3, #96]	; 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80e135e:	4b0b      	ldr	r3, [pc, #44]	; (80e138c <SystemInit+0xec>)
 80e1360:	f243 02d2 	movw	r2, #12498	; 0x30d2
 80e1364:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80e1366:	bf00      	nop
 80e1368:	46bd      	mov	sp, r7
 80e136a:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e136e:	4770      	bx	lr
 80e1370:	e000ed00 	.word	0xe000ed00
 80e1374:	52002000 	.word	0x52002000
 80e1378:	58024400 	.word	0x58024400
 80e137c:	eaf6ed7f 	.word	0xeaf6ed7f
 80e1380:	02020200 	.word	0x02020200
 80e1384:	01ff0000 	.word	0x01ff0000
 80e1388:	01010280 	.word	0x01010280
 80e138c:	52004000 	.word	0x52004000

080e1390 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80e1390:	f8df d034 	ldr.w	sp, [pc, #52]	; 80e13c8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80e1394:	f7ff ff84 	bl	80e12a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80e1398:	480c      	ldr	r0, [pc, #48]	; (80e13cc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80e139a:	490d      	ldr	r1, [pc, #52]	; (80e13d0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80e139c:	4a0d      	ldr	r2, [pc, #52]	; (80e13d4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80e139e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80e13a0:	e002      	b.n	80e13a8 <LoopCopyDataInit>

080e13a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80e13a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80e13a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80e13a6:	3304      	adds	r3, #4

080e13a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80e13a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80e13aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80e13ac:	d3f9      	bcc.n	80e13a2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80e13ae:	4a0a      	ldr	r2, [pc, #40]	; (80e13d8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80e13b0:	4c0a      	ldr	r4, [pc, #40]	; (80e13dc <LoopFillZerobss+0x22>)
  movs r3, #0
 80e13b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80e13b4:	e001      	b.n	80e13ba <LoopFillZerobss>

080e13b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80e13b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80e13b8:	3204      	adds	r2, #4

080e13ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80e13ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80e13bc:	d3fb      	bcc.n	80e13b6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80e13be:	f003 fea9 	bl	80e5114 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80e13c2:	f7ff fca1 	bl	80e0d08 <main>
  bx  lr
 80e13c6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80e13c8:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 80e13cc:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80e13d0:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 80e13d4:	080e5214 	.word	0x080e5214
  ldr r2, =_sbss
 80e13d8:	24000010 	.word	0x24000010
  ldr r4, =_ebss
 80e13dc:	24000198 	.word	0x24000198

080e13e0 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80e13e0:	e7fe      	b.n	80e13e0 <ADC3_IRQHandler>
	...

080e13e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80e13e4:	b580      	push	{r7, lr}
 80e13e6:	b082      	sub	sp, #8
 80e13e8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80e13ea:	2003      	movs	r0, #3
 80e13ec:	f000 f93e 	bl	80e166c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80e13f0:	f002 f90a 	bl	80e3608 <HAL_RCC_GetSysClockFreq>
 80e13f4:	4602      	mov	r2, r0
 80e13f6:	4b15      	ldr	r3, [pc, #84]	; (80e144c <HAL_Init+0x68>)
 80e13f8:	699b      	ldr	r3, [r3, #24]
 80e13fa:	0a1b      	lsrs	r3, r3, #8
 80e13fc:	f003 030f 	and.w	r3, r3, #15
 80e1400:	4913      	ldr	r1, [pc, #76]	; (80e1450 <HAL_Init+0x6c>)
 80e1402:	5ccb      	ldrb	r3, [r1, r3]
 80e1404:	f003 031f 	and.w	r3, r3, #31
 80e1408:	fa22 f303 	lsr.w	r3, r2, r3
 80e140c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80e140e:	4b0f      	ldr	r3, [pc, #60]	; (80e144c <HAL_Init+0x68>)
 80e1410:	699b      	ldr	r3, [r3, #24]
 80e1412:	f003 030f 	and.w	r3, r3, #15
 80e1416:	4a0e      	ldr	r2, [pc, #56]	; (80e1450 <HAL_Init+0x6c>)
 80e1418:	5cd3      	ldrb	r3, [r2, r3]
 80e141a:	f003 031f 	and.w	r3, r3, #31
 80e141e:	687a      	ldr	r2, [r7, #4]
 80e1420:	fa22 f303 	lsr.w	r3, r2, r3
 80e1424:	4a0b      	ldr	r2, [pc, #44]	; (80e1454 <HAL_Init+0x70>)
 80e1426:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80e1428:	4a0b      	ldr	r2, [pc, #44]	; (80e1458 <HAL_Init+0x74>)
 80e142a:	687b      	ldr	r3, [r7, #4]
 80e142c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80e142e:	2000      	movs	r0, #0
 80e1430:	f000 f814 	bl	80e145c <HAL_InitTick>
 80e1434:	4603      	mov	r3, r0
 80e1436:	2b00      	cmp	r3, #0
 80e1438:	d001      	beq.n	80e143e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80e143a:	2301      	movs	r3, #1
 80e143c:	e002      	b.n	80e1444 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80e143e:	f7ff fe4b 	bl	80e10d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80e1442:	2300      	movs	r3, #0
}
 80e1444:	4618      	mov	r0, r3
 80e1446:	3708      	adds	r7, #8
 80e1448:	46bd      	mov	sp, r7
 80e144a:	bd80      	pop	{r7, pc}
 80e144c:	58024400 	.word	0x58024400
 80e1450:	080e51ec 	.word	0x080e51ec
 80e1454:	24000004 	.word	0x24000004
 80e1458:	24000000 	.word	0x24000000

080e145c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80e145c:	b580      	push	{r7, lr}
 80e145e:	b082      	sub	sp, #8
 80e1460:	af00      	add	r7, sp, #0
 80e1462:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80e1464:	4b15      	ldr	r3, [pc, #84]	; (80e14bc <HAL_InitTick+0x60>)
 80e1466:	781b      	ldrb	r3, [r3, #0]
 80e1468:	2b00      	cmp	r3, #0
 80e146a:	d101      	bne.n	80e1470 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80e146c:	2301      	movs	r3, #1
 80e146e:	e021      	b.n	80e14b4 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80e1470:	4b13      	ldr	r3, [pc, #76]	; (80e14c0 <HAL_InitTick+0x64>)
 80e1472:	681a      	ldr	r2, [r3, #0]
 80e1474:	4b11      	ldr	r3, [pc, #68]	; (80e14bc <HAL_InitTick+0x60>)
 80e1476:	781b      	ldrb	r3, [r3, #0]
 80e1478:	4619      	mov	r1, r3
 80e147a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80e147e:	fbb3 f3f1 	udiv	r3, r3, r1
 80e1482:	fbb2 f3f3 	udiv	r3, r2, r3
 80e1486:	4618      	mov	r0, r3
 80e1488:	f000 f915 	bl	80e16b6 <HAL_SYSTICK_Config>
 80e148c:	4603      	mov	r3, r0
 80e148e:	2b00      	cmp	r3, #0
 80e1490:	d001      	beq.n	80e1496 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80e1492:	2301      	movs	r3, #1
 80e1494:	e00e      	b.n	80e14b4 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80e1496:	687b      	ldr	r3, [r7, #4]
 80e1498:	2b0f      	cmp	r3, #15
 80e149a:	d80a      	bhi.n	80e14b2 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80e149c:	2200      	movs	r2, #0
 80e149e:	6879      	ldr	r1, [r7, #4]
 80e14a0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80e14a4:	f000 f8ed 	bl	80e1682 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80e14a8:	4a06      	ldr	r2, [pc, #24]	; (80e14c4 <HAL_InitTick+0x68>)
 80e14aa:	687b      	ldr	r3, [r7, #4]
 80e14ac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80e14ae:	2300      	movs	r3, #0
 80e14b0:	e000      	b.n	80e14b4 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80e14b2:	2301      	movs	r3, #1
}
 80e14b4:	4618      	mov	r0, r3
 80e14b6:	3708      	adds	r7, #8
 80e14b8:	46bd      	mov	sp, r7
 80e14ba:	bd80      	pop	{r7, pc}
 80e14bc:	2400000c 	.word	0x2400000c
 80e14c0:	24000000 	.word	0x24000000
 80e14c4:	24000008 	.word	0x24000008

080e14c8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80e14c8:	b480      	push	{r7}
 80e14ca:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80e14cc:	4b06      	ldr	r3, [pc, #24]	; (80e14e8 <HAL_IncTick+0x20>)
 80e14ce:	781b      	ldrb	r3, [r3, #0]
 80e14d0:	461a      	mov	r2, r3
 80e14d2:	4b06      	ldr	r3, [pc, #24]	; (80e14ec <HAL_IncTick+0x24>)
 80e14d4:	681b      	ldr	r3, [r3, #0]
 80e14d6:	4413      	add	r3, r2
 80e14d8:	4a04      	ldr	r2, [pc, #16]	; (80e14ec <HAL_IncTick+0x24>)
 80e14da:	6013      	str	r3, [r2, #0]
}
 80e14dc:	bf00      	nop
 80e14de:	46bd      	mov	sp, r7
 80e14e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e14e4:	4770      	bx	lr
 80e14e6:	bf00      	nop
 80e14e8:	2400000c 	.word	0x2400000c
 80e14ec:	24000178 	.word	0x24000178

080e14f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80e14f0:	b480      	push	{r7}
 80e14f2:	af00      	add	r7, sp, #0
  return uwTick;
 80e14f4:	4b03      	ldr	r3, [pc, #12]	; (80e1504 <HAL_GetTick+0x14>)
 80e14f6:	681b      	ldr	r3, [r3, #0]
}
 80e14f8:	4618      	mov	r0, r3
 80e14fa:	46bd      	mov	sp, r7
 80e14fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e1500:	4770      	bx	lr
 80e1502:	bf00      	nop
 80e1504:	24000178 	.word	0x24000178

080e1508 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80e1508:	b480      	push	{r7}
 80e150a:	b085      	sub	sp, #20
 80e150c:	af00      	add	r7, sp, #0
 80e150e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80e1510:	687b      	ldr	r3, [r7, #4]
 80e1512:	f003 0307 	and.w	r3, r3, #7
 80e1516:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80e1518:	4b0b      	ldr	r3, [pc, #44]	; (80e1548 <__NVIC_SetPriorityGrouping+0x40>)
 80e151a:	68db      	ldr	r3, [r3, #12]
 80e151c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80e151e:	68ba      	ldr	r2, [r7, #8]
 80e1520:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80e1524:	4013      	ands	r3, r2
 80e1526:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80e1528:	68fb      	ldr	r3, [r7, #12]
 80e152a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80e152c:	68bb      	ldr	r3, [r7, #8]
 80e152e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80e1530:	4b06      	ldr	r3, [pc, #24]	; (80e154c <__NVIC_SetPriorityGrouping+0x44>)
 80e1532:	4313      	orrs	r3, r2
 80e1534:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80e1536:	4a04      	ldr	r2, [pc, #16]	; (80e1548 <__NVIC_SetPriorityGrouping+0x40>)
 80e1538:	68bb      	ldr	r3, [r7, #8]
 80e153a:	60d3      	str	r3, [r2, #12]
}
 80e153c:	bf00      	nop
 80e153e:	3714      	adds	r7, #20
 80e1540:	46bd      	mov	sp, r7
 80e1542:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e1546:	4770      	bx	lr
 80e1548:	e000ed00 	.word	0xe000ed00
 80e154c:	05fa0000 	.word	0x05fa0000

080e1550 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80e1550:	b480      	push	{r7}
 80e1552:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80e1554:	4b04      	ldr	r3, [pc, #16]	; (80e1568 <__NVIC_GetPriorityGrouping+0x18>)
 80e1556:	68db      	ldr	r3, [r3, #12]
 80e1558:	0a1b      	lsrs	r3, r3, #8
 80e155a:	f003 0307 	and.w	r3, r3, #7
}
 80e155e:	4618      	mov	r0, r3
 80e1560:	46bd      	mov	sp, r7
 80e1562:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e1566:	4770      	bx	lr
 80e1568:	e000ed00 	.word	0xe000ed00

080e156c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80e156c:	b480      	push	{r7}
 80e156e:	b083      	sub	sp, #12
 80e1570:	af00      	add	r7, sp, #0
 80e1572:	4603      	mov	r3, r0
 80e1574:	6039      	str	r1, [r7, #0]
 80e1576:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80e1578:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80e157c:	2b00      	cmp	r3, #0
 80e157e:	db0a      	blt.n	80e1596 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80e1580:	683b      	ldr	r3, [r7, #0]
 80e1582:	b2da      	uxtb	r2, r3
 80e1584:	490c      	ldr	r1, [pc, #48]	; (80e15b8 <__NVIC_SetPriority+0x4c>)
 80e1586:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80e158a:	0112      	lsls	r2, r2, #4
 80e158c:	b2d2      	uxtb	r2, r2
 80e158e:	440b      	add	r3, r1
 80e1590:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80e1594:	e00a      	b.n	80e15ac <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80e1596:	683b      	ldr	r3, [r7, #0]
 80e1598:	b2da      	uxtb	r2, r3
 80e159a:	4908      	ldr	r1, [pc, #32]	; (80e15bc <__NVIC_SetPriority+0x50>)
 80e159c:	88fb      	ldrh	r3, [r7, #6]
 80e159e:	f003 030f 	and.w	r3, r3, #15
 80e15a2:	3b04      	subs	r3, #4
 80e15a4:	0112      	lsls	r2, r2, #4
 80e15a6:	b2d2      	uxtb	r2, r2
 80e15a8:	440b      	add	r3, r1
 80e15aa:	761a      	strb	r2, [r3, #24]
}
 80e15ac:	bf00      	nop
 80e15ae:	370c      	adds	r7, #12
 80e15b0:	46bd      	mov	sp, r7
 80e15b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e15b6:	4770      	bx	lr
 80e15b8:	e000e100 	.word	0xe000e100
 80e15bc:	e000ed00 	.word	0xe000ed00

080e15c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80e15c0:	b480      	push	{r7}
 80e15c2:	b089      	sub	sp, #36	; 0x24
 80e15c4:	af00      	add	r7, sp, #0
 80e15c6:	60f8      	str	r0, [r7, #12]
 80e15c8:	60b9      	str	r1, [r7, #8]
 80e15ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80e15cc:	68fb      	ldr	r3, [r7, #12]
 80e15ce:	f003 0307 	and.w	r3, r3, #7
 80e15d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80e15d4:	69fb      	ldr	r3, [r7, #28]
 80e15d6:	f1c3 0307 	rsb	r3, r3, #7
 80e15da:	2b04      	cmp	r3, #4
 80e15dc:	bf28      	it	cs
 80e15de:	2304      	movcs	r3, #4
 80e15e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80e15e2:	69fb      	ldr	r3, [r7, #28]
 80e15e4:	3304      	adds	r3, #4
 80e15e6:	2b06      	cmp	r3, #6
 80e15e8:	d902      	bls.n	80e15f0 <NVIC_EncodePriority+0x30>
 80e15ea:	69fb      	ldr	r3, [r7, #28]
 80e15ec:	3b03      	subs	r3, #3
 80e15ee:	e000      	b.n	80e15f2 <NVIC_EncodePriority+0x32>
 80e15f0:	2300      	movs	r3, #0
 80e15f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80e15f4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80e15f8:	69bb      	ldr	r3, [r7, #24]
 80e15fa:	fa02 f303 	lsl.w	r3, r2, r3
 80e15fe:	43da      	mvns	r2, r3
 80e1600:	68bb      	ldr	r3, [r7, #8]
 80e1602:	401a      	ands	r2, r3
 80e1604:	697b      	ldr	r3, [r7, #20]
 80e1606:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80e1608:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80e160c:	697b      	ldr	r3, [r7, #20]
 80e160e:	fa01 f303 	lsl.w	r3, r1, r3
 80e1612:	43d9      	mvns	r1, r3
 80e1614:	687b      	ldr	r3, [r7, #4]
 80e1616:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80e1618:	4313      	orrs	r3, r2
         );
}
 80e161a:	4618      	mov	r0, r3
 80e161c:	3724      	adds	r7, #36	; 0x24
 80e161e:	46bd      	mov	sp, r7
 80e1620:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e1624:	4770      	bx	lr
	...

080e1628 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80e1628:	b580      	push	{r7, lr}
 80e162a:	b082      	sub	sp, #8
 80e162c:	af00      	add	r7, sp, #0
 80e162e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80e1630:	687b      	ldr	r3, [r7, #4]
 80e1632:	3b01      	subs	r3, #1
 80e1634:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80e1638:	d301      	bcc.n	80e163e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80e163a:	2301      	movs	r3, #1
 80e163c:	e00f      	b.n	80e165e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80e163e:	4a0a      	ldr	r2, [pc, #40]	; (80e1668 <SysTick_Config+0x40>)
 80e1640:	687b      	ldr	r3, [r7, #4]
 80e1642:	3b01      	subs	r3, #1
 80e1644:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80e1646:	210f      	movs	r1, #15
 80e1648:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80e164c:	f7ff ff8e 	bl	80e156c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80e1650:	4b05      	ldr	r3, [pc, #20]	; (80e1668 <SysTick_Config+0x40>)
 80e1652:	2200      	movs	r2, #0
 80e1654:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80e1656:	4b04      	ldr	r3, [pc, #16]	; (80e1668 <SysTick_Config+0x40>)
 80e1658:	2207      	movs	r2, #7
 80e165a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80e165c:	2300      	movs	r3, #0
}
 80e165e:	4618      	mov	r0, r3
 80e1660:	3708      	adds	r7, #8
 80e1662:	46bd      	mov	sp, r7
 80e1664:	bd80      	pop	{r7, pc}
 80e1666:	bf00      	nop
 80e1668:	e000e010 	.word	0xe000e010

080e166c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80e166c:	b580      	push	{r7, lr}
 80e166e:	b082      	sub	sp, #8
 80e1670:	af00      	add	r7, sp, #0
 80e1672:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80e1674:	6878      	ldr	r0, [r7, #4]
 80e1676:	f7ff ff47 	bl	80e1508 <__NVIC_SetPriorityGrouping>
}
 80e167a:	bf00      	nop
 80e167c:	3708      	adds	r7, #8
 80e167e:	46bd      	mov	sp, r7
 80e1680:	bd80      	pop	{r7, pc}

080e1682 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80e1682:	b580      	push	{r7, lr}
 80e1684:	b086      	sub	sp, #24
 80e1686:	af00      	add	r7, sp, #0
 80e1688:	4603      	mov	r3, r0
 80e168a:	60b9      	str	r1, [r7, #8]
 80e168c:	607a      	str	r2, [r7, #4]
 80e168e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80e1690:	f7ff ff5e 	bl	80e1550 <__NVIC_GetPriorityGrouping>
 80e1694:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80e1696:	687a      	ldr	r2, [r7, #4]
 80e1698:	68b9      	ldr	r1, [r7, #8]
 80e169a:	6978      	ldr	r0, [r7, #20]
 80e169c:	f7ff ff90 	bl	80e15c0 <NVIC_EncodePriority>
 80e16a0:	4602      	mov	r2, r0
 80e16a2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80e16a6:	4611      	mov	r1, r2
 80e16a8:	4618      	mov	r0, r3
 80e16aa:	f7ff ff5f 	bl	80e156c <__NVIC_SetPriority>
}
 80e16ae:	bf00      	nop
 80e16b0:	3718      	adds	r7, #24
 80e16b2:	46bd      	mov	sp, r7
 80e16b4:	bd80      	pop	{r7, pc}

080e16b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80e16b6:	b580      	push	{r7, lr}
 80e16b8:	b082      	sub	sp, #8
 80e16ba:	af00      	add	r7, sp, #0
 80e16bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80e16be:	6878      	ldr	r0, [r7, #4]
 80e16c0:	f7ff ffb2 	bl	80e1628 <SysTick_Config>
 80e16c4:	4603      	mov	r3, r0
}
 80e16c6:	4618      	mov	r0, r3
 80e16c8:	3708      	adds	r7, #8
 80e16ca:	46bd      	mov	sp, r7
 80e16cc:	bd80      	pop	{r7, pc}
	...

080e16d0 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80e16d0:	b580      	push	{r7, lr}
 80e16d2:	b098      	sub	sp, #96	; 0x60
 80e16d4:	af00      	add	r7, sp, #0
 80e16d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 80e16d8:	4a84      	ldr	r2, [pc, #528]	; (80e18ec <HAL_FDCAN_Init+0x21c>)
 80e16da:	f107 030c 	add.w	r3, r7, #12
 80e16de:	4611      	mov	r1, r2
 80e16e0:	224c      	movs	r2, #76	; 0x4c
 80e16e2:	4618      	mov	r0, r3
 80e16e4:	f003 fd3a 	bl	80e515c <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 80e16e8:	687b      	ldr	r3, [r7, #4]
 80e16ea:	2b00      	cmp	r3, #0
 80e16ec:	d101      	bne.n	80e16f2 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 80e16ee:	2301      	movs	r3, #1
 80e16f0:	e1c6      	b.n	80e1a80 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80e16f2:	687b      	ldr	r3, [r7, #4]
 80e16f4:	681b      	ldr	r3, [r3, #0]
 80e16f6:	4a7e      	ldr	r2, [pc, #504]	; (80e18f0 <HAL_FDCAN_Init+0x220>)
 80e16f8:	4293      	cmp	r3, r2
 80e16fa:	d106      	bne.n	80e170a <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 80e16fc:	687b      	ldr	r3, [r7, #4]
 80e16fe:	681b      	ldr	r3, [r3, #0]
 80e1700:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80e1704:	461a      	mov	r2, r3
 80e1706:	687b      	ldr	r3, [r7, #4]
 80e1708:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80e170a:	687b      	ldr	r3, [r7, #4]
 80e170c:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 80e1710:	b2db      	uxtb	r3, r3
 80e1712:	2b00      	cmp	r3, #0
 80e1714:	d106      	bne.n	80e1724 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 80e1716:	687b      	ldr	r3, [r7, #4]
 80e1718:	2200      	movs	r2, #0
 80e171a:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 80e171e:	6878      	ldr	r0, [r7, #4]
 80e1720:	f7ff fcf4 	bl	80e110c <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 80e1724:	687b      	ldr	r3, [r7, #4]
 80e1726:	681b      	ldr	r3, [r3, #0]
 80e1728:	699a      	ldr	r2, [r3, #24]
 80e172a:	687b      	ldr	r3, [r7, #4]
 80e172c:	681b      	ldr	r3, [r3, #0]
 80e172e:	f022 0210 	bic.w	r2, r2, #16
 80e1732:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80e1734:	f7ff fedc 	bl	80e14f0 <HAL_GetTick>
 80e1738:	65f8      	str	r0, [r7, #92]	; 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80e173a:	e014      	b.n	80e1766 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80e173c:	f7ff fed8 	bl	80e14f0 <HAL_GetTick>
 80e1740:	4602      	mov	r2, r0
 80e1742:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80e1744:	1ad3      	subs	r3, r2, r3
 80e1746:	2b0a      	cmp	r3, #10
 80e1748:	d90d      	bls.n	80e1766 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80e174a:	687b      	ldr	r3, [r7, #4]
 80e174c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80e1750:	f043 0201 	orr.w	r2, r3, #1
 80e1754:	687b      	ldr	r3, [r7, #4]
 80e1756:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80e175a:	687b      	ldr	r3, [r7, #4]
 80e175c:	2203      	movs	r2, #3
 80e175e:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

      return HAL_ERROR;
 80e1762:	2301      	movs	r3, #1
 80e1764:	e18c      	b.n	80e1a80 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80e1766:	687b      	ldr	r3, [r7, #4]
 80e1768:	681b      	ldr	r3, [r3, #0]
 80e176a:	699b      	ldr	r3, [r3, #24]
 80e176c:	f003 0308 	and.w	r3, r3, #8
 80e1770:	2b08      	cmp	r3, #8
 80e1772:	d0e3      	beq.n	80e173c <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80e1774:	687b      	ldr	r3, [r7, #4]
 80e1776:	681b      	ldr	r3, [r3, #0]
 80e1778:	699a      	ldr	r2, [r3, #24]
 80e177a:	687b      	ldr	r3, [r7, #4]
 80e177c:	681b      	ldr	r3, [r3, #0]
 80e177e:	f042 0201 	orr.w	r2, r2, #1
 80e1782:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80e1784:	f7ff feb4 	bl	80e14f0 <HAL_GetTick>
 80e1788:	65f8      	str	r0, [r7, #92]	; 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80e178a:	e014      	b.n	80e17b6 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80e178c:	f7ff feb0 	bl	80e14f0 <HAL_GetTick>
 80e1790:	4602      	mov	r2, r0
 80e1792:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80e1794:	1ad3      	subs	r3, r2, r3
 80e1796:	2b0a      	cmp	r3, #10
 80e1798:	d90d      	bls.n	80e17b6 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80e179a:	687b      	ldr	r3, [r7, #4]
 80e179c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80e17a0:	f043 0201 	orr.w	r2, r3, #1
 80e17a4:	687b      	ldr	r3, [r7, #4]
 80e17a6:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80e17aa:	687b      	ldr	r3, [r7, #4]
 80e17ac:	2203      	movs	r2, #3
 80e17ae:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

      return HAL_ERROR;
 80e17b2:	2301      	movs	r3, #1
 80e17b4:	e164      	b.n	80e1a80 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80e17b6:	687b      	ldr	r3, [r7, #4]
 80e17b8:	681b      	ldr	r3, [r3, #0]
 80e17ba:	699b      	ldr	r3, [r3, #24]
 80e17bc:	f003 0301 	and.w	r3, r3, #1
 80e17c0:	2b00      	cmp	r3, #0
 80e17c2:	d0e3      	beq.n	80e178c <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80e17c4:	687b      	ldr	r3, [r7, #4]
 80e17c6:	681b      	ldr	r3, [r3, #0]
 80e17c8:	699a      	ldr	r2, [r3, #24]
 80e17ca:	687b      	ldr	r3, [r7, #4]
 80e17cc:	681b      	ldr	r3, [r3, #0]
 80e17ce:	f042 0202 	orr.w	r2, r2, #2
 80e17d2:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80e17d4:	687b      	ldr	r3, [r7, #4]
 80e17d6:	7c1b      	ldrb	r3, [r3, #16]
 80e17d8:	2b01      	cmp	r3, #1
 80e17da:	d108      	bne.n	80e17ee <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80e17dc:	687b      	ldr	r3, [r7, #4]
 80e17de:	681b      	ldr	r3, [r3, #0]
 80e17e0:	699a      	ldr	r2, [r3, #24]
 80e17e2:	687b      	ldr	r3, [r7, #4]
 80e17e4:	681b      	ldr	r3, [r3, #0]
 80e17e6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80e17ea:	619a      	str	r2, [r3, #24]
 80e17ec:	e007      	b.n	80e17fe <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80e17ee:	687b      	ldr	r3, [r7, #4]
 80e17f0:	681b      	ldr	r3, [r3, #0]
 80e17f2:	699a      	ldr	r2, [r3, #24]
 80e17f4:	687b      	ldr	r3, [r7, #4]
 80e17f6:	681b      	ldr	r3, [r3, #0]
 80e17f8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80e17fc:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80e17fe:	687b      	ldr	r3, [r7, #4]
 80e1800:	7c5b      	ldrb	r3, [r3, #17]
 80e1802:	2b01      	cmp	r3, #1
 80e1804:	d108      	bne.n	80e1818 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80e1806:	687b      	ldr	r3, [r7, #4]
 80e1808:	681b      	ldr	r3, [r3, #0]
 80e180a:	699a      	ldr	r2, [r3, #24]
 80e180c:	687b      	ldr	r3, [r7, #4]
 80e180e:	681b      	ldr	r3, [r3, #0]
 80e1810:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80e1814:	619a      	str	r2, [r3, #24]
 80e1816:	e007      	b.n	80e1828 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80e1818:	687b      	ldr	r3, [r7, #4]
 80e181a:	681b      	ldr	r3, [r3, #0]
 80e181c:	699a      	ldr	r2, [r3, #24]
 80e181e:	687b      	ldr	r3, [r7, #4]
 80e1820:	681b      	ldr	r3, [r3, #0]
 80e1822:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80e1826:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 80e1828:	687b      	ldr	r3, [r7, #4]
 80e182a:	7c9b      	ldrb	r3, [r3, #18]
 80e182c:	2b01      	cmp	r3, #1
 80e182e:	d108      	bne.n	80e1842 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80e1830:	687b      	ldr	r3, [r7, #4]
 80e1832:	681b      	ldr	r3, [r3, #0]
 80e1834:	699a      	ldr	r2, [r3, #24]
 80e1836:	687b      	ldr	r3, [r7, #4]
 80e1838:	681b      	ldr	r3, [r3, #0]
 80e183a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80e183e:	619a      	str	r2, [r3, #24]
 80e1840:	e007      	b.n	80e1852 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80e1842:	687b      	ldr	r3, [r7, #4]
 80e1844:	681b      	ldr	r3, [r3, #0]
 80e1846:	699a      	ldr	r2, [r3, #24]
 80e1848:	687b      	ldr	r3, [r7, #4]
 80e184a:	681b      	ldr	r3, [r3, #0]
 80e184c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80e1850:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80e1852:	687b      	ldr	r3, [r7, #4]
 80e1854:	681b      	ldr	r3, [r3, #0]
 80e1856:	699b      	ldr	r3, [r3, #24]
 80e1858:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80e185c:	687b      	ldr	r3, [r7, #4]
 80e185e:	689a      	ldr	r2, [r3, #8]
 80e1860:	687b      	ldr	r3, [r7, #4]
 80e1862:	681b      	ldr	r3, [r3, #0]
 80e1864:	430a      	orrs	r2, r1
 80e1866:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80e1868:	687b      	ldr	r3, [r7, #4]
 80e186a:	681b      	ldr	r3, [r3, #0]
 80e186c:	699a      	ldr	r2, [r3, #24]
 80e186e:	687b      	ldr	r3, [r7, #4]
 80e1870:	681b      	ldr	r3, [r3, #0]
 80e1872:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 80e1876:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80e1878:	687b      	ldr	r3, [r7, #4]
 80e187a:	681b      	ldr	r3, [r3, #0]
 80e187c:	691a      	ldr	r2, [r3, #16]
 80e187e:	687b      	ldr	r3, [r7, #4]
 80e1880:	681b      	ldr	r3, [r3, #0]
 80e1882:	f022 0210 	bic.w	r2, r2, #16
 80e1886:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80e1888:	687b      	ldr	r3, [r7, #4]
 80e188a:	68db      	ldr	r3, [r3, #12]
 80e188c:	2b01      	cmp	r3, #1
 80e188e:	d108      	bne.n	80e18a2 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80e1890:	687b      	ldr	r3, [r7, #4]
 80e1892:	681b      	ldr	r3, [r3, #0]
 80e1894:	699a      	ldr	r2, [r3, #24]
 80e1896:	687b      	ldr	r3, [r7, #4]
 80e1898:	681b      	ldr	r3, [r3, #0]
 80e189a:	f042 0204 	orr.w	r2, r2, #4
 80e189e:	619a      	str	r2, [r3, #24]
 80e18a0:	e030      	b.n	80e1904 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80e18a2:	687b      	ldr	r3, [r7, #4]
 80e18a4:	68db      	ldr	r3, [r3, #12]
 80e18a6:	2b00      	cmp	r3, #0
 80e18a8:	d02c      	beq.n	80e1904 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80e18aa:	687b      	ldr	r3, [r7, #4]
 80e18ac:	68db      	ldr	r3, [r3, #12]
 80e18ae:	2b02      	cmp	r3, #2
 80e18b0:	d020      	beq.n	80e18f4 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80e18b2:	687b      	ldr	r3, [r7, #4]
 80e18b4:	681b      	ldr	r3, [r3, #0]
 80e18b6:	699a      	ldr	r2, [r3, #24]
 80e18b8:	687b      	ldr	r3, [r7, #4]
 80e18ba:	681b      	ldr	r3, [r3, #0]
 80e18bc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80e18c0:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80e18c2:	687b      	ldr	r3, [r7, #4]
 80e18c4:	681b      	ldr	r3, [r3, #0]
 80e18c6:	691a      	ldr	r2, [r3, #16]
 80e18c8:	687b      	ldr	r3, [r7, #4]
 80e18ca:	681b      	ldr	r3, [r3, #0]
 80e18cc:	f042 0210 	orr.w	r2, r2, #16
 80e18d0:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80e18d2:	687b      	ldr	r3, [r7, #4]
 80e18d4:	68db      	ldr	r3, [r3, #12]
 80e18d6:	2b03      	cmp	r3, #3
 80e18d8:	d114      	bne.n	80e1904 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80e18da:	687b      	ldr	r3, [r7, #4]
 80e18dc:	681b      	ldr	r3, [r3, #0]
 80e18de:	699a      	ldr	r2, [r3, #24]
 80e18e0:	687b      	ldr	r3, [r7, #4]
 80e18e2:	681b      	ldr	r3, [r3, #0]
 80e18e4:	f042 0220 	orr.w	r2, r2, #32
 80e18e8:	619a      	str	r2, [r3, #24]
 80e18ea:	e00b      	b.n	80e1904 <HAL_FDCAN_Init+0x234>
 80e18ec:	080e51a0 	.word	0x080e51a0
 80e18f0:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80e18f4:	687b      	ldr	r3, [r7, #4]
 80e18f6:	681b      	ldr	r3, [r3, #0]
 80e18f8:	699a      	ldr	r2, [r3, #24]
 80e18fa:	687b      	ldr	r3, [r7, #4]
 80e18fc:	681b      	ldr	r3, [r3, #0]
 80e18fe:	f042 0220 	orr.w	r2, r2, #32
 80e1902:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80e1904:	687b      	ldr	r3, [r7, #4]
 80e1906:	699b      	ldr	r3, [r3, #24]
 80e1908:	3b01      	subs	r3, #1
 80e190a:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80e190c:	687b      	ldr	r3, [r7, #4]
 80e190e:	69db      	ldr	r3, [r3, #28]
 80e1910:	3b01      	subs	r3, #1
 80e1912:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80e1914:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80e1916:	687b      	ldr	r3, [r7, #4]
 80e1918:	6a1b      	ldr	r3, [r3, #32]
 80e191a:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80e191c:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 80e1920:	687b      	ldr	r3, [r7, #4]
 80e1922:	695b      	ldr	r3, [r3, #20]
 80e1924:	3b01      	subs	r3, #1
 80e1926:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80e1928:	687b      	ldr	r3, [r7, #4]
 80e192a:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80e192c:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80e192e:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 80e1930:	687b      	ldr	r3, [r7, #4]
 80e1932:	689b      	ldr	r3, [r3, #8]
 80e1934:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80e1938:	d115      	bne.n	80e1966 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 80e193a:	687b      	ldr	r3, [r7, #4]
 80e193c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80e193e:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)    | \
 80e1940:	687b      	ldr	r3, [r7, #4]
 80e1942:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e1944:	3b01      	subs	r3, #1
 80e1946:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 80e1948:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)    | \
 80e194a:	687b      	ldr	r3, [r7, #4]
 80e194c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80e194e:	3b01      	subs	r3, #1
 80e1950:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)    | \
 80e1952:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80e1956:	687b      	ldr	r3, [r7, #4]
 80e1958:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80e195a:	3b01      	subs	r3, #1
 80e195c:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 80e195e:	687b      	ldr	r3, [r7, #4]
 80e1960:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)    | \
 80e1962:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 80e1964:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 80e1966:	687b      	ldr	r3, [r7, #4]
 80e1968:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80e196a:	2b00      	cmp	r3, #0
 80e196c:	d00a      	beq.n	80e1984 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80e196e:	687b      	ldr	r3, [r7, #4]
 80e1970:	681b      	ldr	r3, [r3, #0]
 80e1972:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 80e1976:	687b      	ldr	r3, [r7, #4]
 80e1978:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80e197a:	687b      	ldr	r3, [r7, #4]
 80e197c:	681b      	ldr	r3, [r3, #0]
 80e197e:	430a      	orrs	r2, r1
 80e1980:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 80e1984:	687b      	ldr	r3, [r7, #4]
 80e1986:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80e1988:	687b      	ldr	r3, [r7, #4]
 80e198a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80e198c:	4413      	add	r3, r2
 80e198e:	2b00      	cmp	r3, #0
 80e1990:	d011      	beq.n	80e19b6 <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 80e1992:	687b      	ldr	r3, [r7, #4]
 80e1994:	681b      	ldr	r3, [r3, #0]
 80e1996:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 80e199a:	f023 0107 	bic.w	r1, r3, #7
 80e199e:	687b      	ldr	r3, [r7, #4]
 80e19a0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80e19a2:	009b      	lsls	r3, r3, #2
 80e19a4:	3360      	adds	r3, #96	; 0x60
 80e19a6:	443b      	add	r3, r7
 80e19a8:	f853 2c54 	ldr.w	r2, [r3, #-84]
 80e19ac:	687b      	ldr	r3, [r7, #4]
 80e19ae:	681b      	ldr	r3, [r3, #0]
 80e19b0:	430a      	orrs	r2, r1
 80e19b2:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 80e19b6:	687b      	ldr	r3, [r7, #4]
 80e19b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80e19ba:	2b00      	cmp	r3, #0
 80e19bc:	d011      	beq.n	80e19e2 <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS, (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
 80e19be:	687b      	ldr	r3, [r7, #4]
 80e19c0:	681b      	ldr	r3, [r3, #0]
 80e19c2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 80e19c6:	f023 0107 	bic.w	r1, r3, #7
 80e19ca:	687b      	ldr	r3, [r7, #4]
 80e19cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80e19ce:	009b      	lsls	r3, r3, #2
 80e19d0:	3360      	adds	r3, #96	; 0x60
 80e19d2:	443b      	add	r3, r7
 80e19d4:	f853 2c54 	ldr.w	r2, [r3, #-84]
 80e19d8:	687b      	ldr	r3, [r7, #4]
 80e19da:	681b      	ldr	r3, [r3, #0]
 80e19dc:	430a      	orrs	r2, r1
 80e19de:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 80e19e2:	687b      	ldr	r3, [r7, #4]
 80e19e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80e19e6:	2b00      	cmp	r3, #0
 80e19e8:	d012      	beq.n	80e1a10 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS, (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
 80e19ea:	687b      	ldr	r3, [r7, #4]
 80e19ec:	681b      	ldr	r3, [r3, #0]
 80e19ee:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 80e19f2:	f023 0170 	bic.w	r1, r3, #112	; 0x70
 80e19f6:	687b      	ldr	r3, [r7, #4]
 80e19f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80e19fa:	009b      	lsls	r3, r3, #2
 80e19fc:	3360      	adds	r3, #96	; 0x60
 80e19fe:	443b      	add	r3, r7
 80e1a00:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80e1a04:	011a      	lsls	r2, r3, #4
 80e1a06:	687b      	ldr	r3, [r7, #4]
 80e1a08:	681b      	ldr	r3, [r3, #0]
 80e1a0a:	430a      	orrs	r2, r1
 80e1a0c:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 80e1a10:	687b      	ldr	r3, [r7, #4]
 80e1a12:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80e1a14:	2b00      	cmp	r3, #0
 80e1a16:	d012      	beq.n	80e1a3e <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS, (CvtEltSize[hfdcan->Init.RxBufferSize] << FDCAN_RXESC_RBDS_Pos));
 80e1a18:	687b      	ldr	r3, [r7, #4]
 80e1a1a:	681b      	ldr	r3, [r3, #0]
 80e1a1c:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 80e1a20:	f423 61e0 	bic.w	r1, r3, #1792	; 0x700
 80e1a24:	687b      	ldr	r3, [r7, #4]
 80e1a26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80e1a28:	009b      	lsls	r3, r3, #2
 80e1a2a:	3360      	adds	r3, #96	; 0x60
 80e1a2c:	443b      	add	r3, r7
 80e1a2e:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80e1a32:	021a      	lsls	r2, r3, #8
 80e1a34:	687b      	ldr	r3, [r7, #4]
 80e1a36:	681b      	ldr	r3, [r3, #0]
 80e1a38:	430a      	orrs	r2, r1
 80e1a3a:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 80e1a3e:	687b      	ldr	r3, [r7, #4]
 80e1a40:	681b      	ldr	r3, [r3, #0]
 80e1a42:	4a11      	ldr	r2, [pc, #68]	; (80e1a88 <HAL_FDCAN_Init+0x3b8>)
 80e1a44:	4293      	cmp	r3, r2
 80e1a46:	d107      	bne.n	80e1a58 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 80e1a48:	687b      	ldr	r3, [r7, #4]
 80e1a4a:	685b      	ldr	r3, [r3, #4]
 80e1a4c:	689a      	ldr	r2, [r3, #8]
 80e1a4e:	687b      	ldr	r3, [r7, #4]
 80e1a50:	685b      	ldr	r3, [r3, #4]
 80e1a52:	f022 0203 	bic.w	r2, r2, #3
 80e1a56:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 80e1a58:	687b      	ldr	r3, [r7, #4]
 80e1a5a:	2200      	movs	r2, #0
 80e1a5c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80e1a60:	687b      	ldr	r3, [r7, #4]
 80e1a62:	2200      	movs	r2, #0
 80e1a64:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80e1a68:	687b      	ldr	r3, [r7, #4]
 80e1a6a:	2201      	movs	r2, #1
 80e1a6c:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80e1a70:	6878      	ldr	r0, [r7, #4]
 80e1a72:	f000 fa79 	bl	80e1f68 <FDCAN_CalcultateRamBlockAddresses>
 80e1a76:	4603      	mov	r3, r0
 80e1a78:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b

  /* Return function status */
  return status;
 80e1a7c:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
}
 80e1a80:	4618      	mov	r0, r3
 80e1a82:	3760      	adds	r7, #96	; 0x60
 80e1a84:	46bd      	mov	sp, r7
 80e1a86:	bd80      	pop	{r7, pc}
 80e1a88:	4000a000 	.word	0x4000a000

080e1a8c <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 80e1a8c:	b480      	push	{r7}
 80e1a8e:	b083      	sub	sp, #12
 80e1a90:	af00      	add	r7, sp, #0
 80e1a92:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80e1a94:	687b      	ldr	r3, [r7, #4]
 80e1a96:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 80e1a9a:	b2db      	uxtb	r3, r3
 80e1a9c:	2b01      	cmp	r3, #1
 80e1a9e:	d111      	bne.n	80e1ac4 <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 80e1aa0:	687b      	ldr	r3, [r7, #4]
 80e1aa2:	2202      	movs	r2, #2
 80e1aa4:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80e1aa8:	687b      	ldr	r3, [r7, #4]
 80e1aaa:	681b      	ldr	r3, [r3, #0]
 80e1aac:	699a      	ldr	r2, [r3, #24]
 80e1aae:	687b      	ldr	r3, [r7, #4]
 80e1ab0:	681b      	ldr	r3, [r3, #0]
 80e1ab2:	f022 0201 	bic.w	r2, r2, #1
 80e1ab6:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80e1ab8:	687b      	ldr	r3, [r7, #4]
 80e1aba:	2200      	movs	r2, #0
 80e1abc:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    /* Return function status */
    return HAL_OK;
 80e1ac0:	2300      	movs	r3, #0
 80e1ac2:	e008      	b.n	80e1ad6 <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80e1ac4:	687b      	ldr	r3, [r7, #4]
 80e1ac6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80e1aca:	f043 0204 	orr.w	r2, r3, #4
 80e1ace:	687b      	ldr	r3, [r7, #4]
 80e1ad0:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    return HAL_ERROR;
 80e1ad4:	2301      	movs	r3, #1
  }
}
 80e1ad6:	4618      	mov	r0, r3
 80e1ad8:	370c      	adds	r7, #12
 80e1ada:	46bd      	mov	sp, r7
 80e1adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e1ae0:	4770      	bx	lr

080e1ae2 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxHeader pointer to a FDCAN_TxHeaderTypeDef structure.
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader, uint8_t *pTxData)
{
 80e1ae2:	b580      	push	{r7, lr}
 80e1ae4:	b086      	sub	sp, #24
 80e1ae6:	af00      	add	r7, sp, #0
 80e1ae8:	60f8      	str	r0, [r7, #12]
 80e1aea:	60b9      	str	r1, [r7, #8]
 80e1aec:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 80e1aee:	68fb      	ldr	r3, [r7, #12]
 80e1af0:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 80e1af4:	b2db      	uxtb	r3, r3
 80e1af6:	2b02      	cmp	r3, #2
 80e1af8:	d141      	bne.n	80e1b7e <HAL_FDCAN_AddMessageToTxFifoQ+0x9c>
  {
    /* Check that the Tx FIFO/Queue has an allocated area into the RAM */
    if ((hfdcan->Instance->TXBC & FDCAN_TXBC_TFQS) == 0U)
 80e1afa:	68fb      	ldr	r3, [r7, #12]
 80e1afc:	681b      	ldr	r3, [r3, #0]
 80e1afe:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80e1b02:	f003 537c 	and.w	r3, r3, #1056964608	; 0x3f000000
 80e1b06:	2b00      	cmp	r3, #0
 80e1b08:	d109      	bne.n	80e1b1e <HAL_FDCAN_AddMessageToTxFifoQ+0x3c>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80e1b0a:	68fb      	ldr	r3, [r7, #12]
 80e1b0c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80e1b10:	f043 0220 	orr.w	r2, r3, #32
 80e1b14:	68fb      	ldr	r3, [r7, #12]
 80e1b16:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      return HAL_ERROR;
 80e1b1a:	2301      	movs	r3, #1
 80e1b1c:	e038      	b.n	80e1b90 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }

    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 80e1b1e:	68fb      	ldr	r3, [r7, #12]
 80e1b20:	681b      	ldr	r3, [r3, #0]
 80e1b22:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80e1b26:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80e1b2a:	2b00      	cmp	r3, #0
 80e1b2c:	d009      	beq.n	80e1b42 <HAL_FDCAN_AddMessageToTxFifoQ+0x60>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 80e1b2e:	68fb      	ldr	r3, [r7, #12]
 80e1b30:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80e1b34:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80e1b38:	68fb      	ldr	r3, [r7, #12]
 80e1b3a:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      return HAL_ERROR;
 80e1b3e:	2301      	movs	r3, #1
 80e1b40:	e026      	b.n	80e1b90 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 80e1b42:	68fb      	ldr	r3, [r7, #12]
 80e1b44:	681b      	ldr	r3, [r3, #0]
 80e1b46:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80e1b4a:	0c1b      	lsrs	r3, r3, #16
 80e1b4c:	f003 031f 	and.w	r3, r3, #31
 80e1b50:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 80e1b52:	697b      	ldr	r3, [r7, #20]
 80e1b54:	687a      	ldr	r2, [r7, #4]
 80e1b56:	68b9      	ldr	r1, [r7, #8]
 80e1b58:	68f8      	ldr	r0, [r7, #12]
 80e1b5a:	f000 fb8b 	bl	80e2274 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 80e1b5e:	68fb      	ldr	r3, [r7, #12]
 80e1b60:	681b      	ldr	r3, [r3, #0]
 80e1b62:	2101      	movs	r1, #1
 80e1b64:	697a      	ldr	r2, [r7, #20]
 80e1b66:	fa01 f202 	lsl.w	r2, r1, r2
 80e1b6a:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 80e1b6e:	2201      	movs	r2, #1
 80e1b70:	697b      	ldr	r3, [r7, #20]
 80e1b72:	409a      	lsls	r2, r3
 80e1b74:	68fb      	ldr	r3, [r7, #12]
 80e1b76:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    }

    /* Return function status */
    return HAL_OK;
 80e1b7a:	2300      	movs	r3, #0
 80e1b7c:	e008      	b.n	80e1b90 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80e1b7e:	68fb      	ldr	r3, [r7, #12]
 80e1b80:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80e1b84:	f043 0208 	orr.w	r2, r3, #8
 80e1b88:	68fb      	ldr	r3, [r7, #12]
 80e1b8a:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    return HAL_ERROR;
 80e1b8e:	2301      	movs	r3, #1
  }
}
 80e1b90:	4618      	mov	r0, r3
 80e1b92:	3718      	adds	r7, #24
 80e1b94:	46bd      	mov	sp, r7
 80e1b96:	bd80      	pop	{r7, pc}

080e1b98 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxHeader pointer to a FDCAN_RxHeaderTypeDef structure.
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation, FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 80e1b98:	b480      	push	{r7}
 80e1b9a:	b08b      	sub	sp, #44	; 0x2c
 80e1b9c:	af00      	add	r7, sp, #0
 80e1b9e:	60f8      	str	r0, [r7, #12]
 80e1ba0:	60b9      	str	r1, [r7, #8]
 80e1ba2:	607a      	str	r2, [r7, #4]
 80e1ba4:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 80e1ba6:	2300      	movs	r3, #0
 80e1ba8:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80e1baa:	68fb      	ldr	r3, [r7, #12]
 80e1bac:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 80e1bb0:	76fb      	strb	r3, [r7, #27]

  if (state == HAL_FDCAN_STATE_BUSY)
 80e1bb2:	7efb      	ldrb	r3, [r7, #27]
 80e1bb4:	2b02      	cmp	r3, #2
 80e1bb6:	f040 814b 	bne.w	80e1e50 <HAL_FDCAN_GetRxMessage+0x2b8>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80e1bba:	68bb      	ldr	r3, [r7, #8]
 80e1bbc:	2b40      	cmp	r3, #64	; 0x40
 80e1bbe:	d14d      	bne.n	80e1c5c <HAL_FDCAN_GetRxMessage+0xc4>
    {
      /* Check that the Rx FIFO 0 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 80e1bc0:	68fb      	ldr	r3, [r7, #12]
 80e1bc2:	681b      	ldr	r3, [r3, #0]
 80e1bc4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80e1bc8:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80e1bcc:	2b00      	cmp	r3, #0
 80e1bce:	d109      	bne.n	80e1be4 <HAL_FDCAN_GetRxMessage+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80e1bd0:	68fb      	ldr	r3, [r7, #12]
 80e1bd2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80e1bd6:	f043 0220 	orr.w	r2, r3, #32
 80e1bda:	68fb      	ldr	r3, [r7, #12]
 80e1bdc:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

        return HAL_ERROR;
 80e1be0:	2301      	movs	r3, #1
 80e1be2:	e13e      	b.n	80e1e62 <HAL_FDCAN_GetRxMessage+0x2ca>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 80e1be4:	68fb      	ldr	r3, [r7, #12]
 80e1be6:	681b      	ldr	r3, [r3, #0]
 80e1be8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80e1bec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80e1bf0:	2b00      	cmp	r3, #0
 80e1bf2:	d109      	bne.n	80e1c08 <HAL_FDCAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80e1bf4:	68fb      	ldr	r3, [r7, #12]
 80e1bf6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80e1bfa:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80e1bfe:	68fb      	ldr	r3, [r7, #12]
 80e1c00:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

        return HAL_ERROR;
 80e1c04:	2301      	movs	r3, #1
 80e1c06:	e12c      	b.n	80e1e62 <HAL_FDCAN_GetRxMessage+0x2ca>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on*/
        if(((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 80e1c08:	68fb      	ldr	r3, [r7, #12]
 80e1c0a:	681b      	ldr	r3, [r3, #0]
 80e1c0c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80e1c10:	0e1b      	lsrs	r3, r3, #24
 80e1c12:	f003 0301 	and.w	r3, r3, #1
 80e1c16:	2b01      	cmp	r3, #1
 80e1c18:	d10b      	bne.n	80e1c32 <HAL_FDCAN_GetRxMessage+0x9a>
        {
          if(((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80e1c1a:	68fb      	ldr	r3, [r7, #12]
 80e1c1c:	681b      	ldr	r3, [r3, #0]
 80e1c1e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80e1c22:	0fdb      	lsrs	r3, r3, #31
 80e1c24:	f003 0301 	and.w	r3, r3, #1
 80e1c28:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80e1c2c:	d101      	bne.n	80e1c32 <HAL_FDCAN_GetRxMessage+0x9a>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 80e1c2e:	2301      	movs	r3, #1
 80e1c30:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index*/
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 80e1c32:	68fb      	ldr	r3, [r7, #12]
 80e1c34:	681b      	ldr	r3, [r3, #0]
 80e1c36:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80e1c3a:	0a1b      	lsrs	r3, r3, #8
 80e1c3c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80e1c40:	69fa      	ldr	r2, [r7, #28]
 80e1c42:	4413      	add	r3, r2
 80e1c44:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 80e1c46:	68fb      	ldr	r3, [r7, #12]
 80e1c48:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 80e1c4a:	68fb      	ldr	r3, [r7, #12]
 80e1c4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80e1c4e:	69f9      	ldr	r1, [r7, #28]
 80e1c50:	fb01 f303 	mul.w	r3, r1, r3
 80e1c54:	009b      	lsls	r3, r3, #2
 80e1c56:	4413      	add	r3, r2
 80e1c58:	627b      	str	r3, [r7, #36]	; 0x24
 80e1c5a:	e069      	b.n	80e1d30 <HAL_FDCAN_GetRxMessage+0x198>
      }
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 80e1c5c:	68bb      	ldr	r3, [r7, #8]
 80e1c5e:	2b41      	cmp	r3, #65	; 0x41
 80e1c60:	d14d      	bne.n	80e1cfe <HAL_FDCAN_GetRxMessage+0x166>
    {
      /* Check that the Rx FIFO 1 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 80e1c62:	68fb      	ldr	r3, [r7, #12]
 80e1c64:	681b      	ldr	r3, [r3, #0]
 80e1c66:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80e1c6a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80e1c6e:	2b00      	cmp	r3, #0
 80e1c70:	d109      	bne.n	80e1c86 <HAL_FDCAN_GetRxMessage+0xee>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80e1c72:	68fb      	ldr	r3, [r7, #12]
 80e1c74:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80e1c78:	f043 0220 	orr.w	r2, r3, #32
 80e1c7c:	68fb      	ldr	r3, [r7, #12]
 80e1c7e:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

        return HAL_ERROR;
 80e1c82:	2301      	movs	r3, #1
 80e1c84:	e0ed      	b.n	80e1e62 <HAL_FDCAN_GetRxMessage+0x2ca>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 80e1c86:	68fb      	ldr	r3, [r7, #12]
 80e1c88:	681b      	ldr	r3, [r3, #0]
 80e1c8a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80e1c8e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80e1c92:	2b00      	cmp	r3, #0
 80e1c94:	d109      	bne.n	80e1caa <HAL_FDCAN_GetRxMessage+0x112>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80e1c96:	68fb      	ldr	r3, [r7, #12]
 80e1c98:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80e1c9c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80e1ca0:	68fb      	ldr	r3, [r7, #12]
 80e1ca2:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

        return HAL_ERROR;
 80e1ca6:	2301      	movs	r3, #1
 80e1ca8:	e0db      	b.n	80e1e62 <HAL_FDCAN_GetRxMessage+0x2ca>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on*/
        if(((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 80e1caa:	68fb      	ldr	r3, [r7, #12]
 80e1cac:	681b      	ldr	r3, [r3, #0]
 80e1cae:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80e1cb2:	0e1b      	lsrs	r3, r3, #24
 80e1cb4:	f003 0301 	and.w	r3, r3, #1
 80e1cb8:	2b01      	cmp	r3, #1
 80e1cba:	d10b      	bne.n	80e1cd4 <HAL_FDCAN_GetRxMessage+0x13c>
        {
          if(((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80e1cbc:	68fb      	ldr	r3, [r7, #12]
 80e1cbe:	681b      	ldr	r3, [r3, #0]
 80e1cc0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80e1cc4:	0fdb      	lsrs	r3, r3, #31
 80e1cc6:	f003 0301 	and.w	r3, r3, #1
 80e1cca:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80e1cce:	d101      	bne.n	80e1cd4 <HAL_FDCAN_GetRxMessage+0x13c>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 80e1cd0:	2301      	movs	r3, #1
 80e1cd2:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index*/
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 80e1cd4:	68fb      	ldr	r3, [r7, #12]
 80e1cd6:	681b      	ldr	r3, [r3, #0]
 80e1cd8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80e1cdc:	0a1b      	lsrs	r3, r3, #8
 80e1cde:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80e1ce2:	69fa      	ldr	r2, [r7, #28]
 80e1ce4:	4413      	add	r3, r2
 80e1ce6:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 80e1ce8:	68fb      	ldr	r3, [r7, #12]
 80e1cea:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 80e1cec:	68fb      	ldr	r3, [r7, #12]
 80e1cee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80e1cf0:	69f9      	ldr	r1, [r7, #28]
 80e1cf2:	fb01 f303 	mul.w	r3, r1, r3
 80e1cf6:	009b      	lsls	r3, r3, #2
 80e1cf8:	4413      	add	r3, r2
 80e1cfa:	627b      	str	r3, [r7, #36]	; 0x24
 80e1cfc:	e018      	b.n	80e1d30 <HAL_FDCAN_GetRxMessage+0x198>
      }
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Check that the selected buffer has an allocated area into the RAM */
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 80e1cfe:	68fb      	ldr	r3, [r7, #12]
 80e1d00:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80e1d02:	68ba      	ldr	r2, [r7, #8]
 80e1d04:	429a      	cmp	r2, r3
 80e1d06:	d309      	bcc.n	80e1d1c <HAL_FDCAN_GetRxMessage+0x184>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80e1d08:	68fb      	ldr	r3, [r7, #12]
 80e1d0a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80e1d0e:	f043 0220 	orr.w	r2, r3, #32
 80e1d12:	68fb      	ldr	r3, [r7, #12]
 80e1d14:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

        return HAL_ERROR;
 80e1d18:	2301      	movs	r3, #1
 80e1d1a:	e0a2      	b.n	80e1e62 <HAL_FDCAN_GetRxMessage+0x2ca>
      }
      else
      {
        /* Calculate Rx buffer address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 80e1d1c:	68fb      	ldr	r3, [r7, #12]
 80e1d1e:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 80e1d20:	68fb      	ldr	r3, [r7, #12]
 80e1d22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80e1d24:	68b9      	ldr	r1, [r7, #8]
 80e1d26:	fb01 f303 	mul.w	r3, r1, r3
 80e1d2a:	009b      	lsls	r3, r3, #2
 80e1d2c:	4413      	add	r3, r2
 80e1d2e:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 80e1d30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80e1d32:	681b      	ldr	r3, [r3, #0]
 80e1d34:	f003 4280 	and.w	r2, r3, #1073741824	; 0x40000000
 80e1d38:	687b      	ldr	r3, [r7, #4]
 80e1d3a:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 80e1d3c:	687b      	ldr	r3, [r7, #4]
 80e1d3e:	685b      	ldr	r3, [r3, #4]
 80e1d40:	2b00      	cmp	r3, #0
 80e1d42:	d107      	bne.n	80e1d54 <HAL_FDCAN_GetRxMessage+0x1bc>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18);
 80e1d44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80e1d46:	681b      	ldr	r3, [r3, #0]
 80e1d48:	0c9b      	lsrs	r3, r3, #18
 80e1d4a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80e1d4e:	687b      	ldr	r3, [r7, #4]
 80e1d50:	601a      	str	r2, [r3, #0]
 80e1d52:	e005      	b.n	80e1d60 <HAL_FDCAN_GetRxMessage+0x1c8>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 80e1d54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80e1d56:	681b      	ldr	r3, [r3, #0]
 80e1d58:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80e1d5c:	687b      	ldr	r3, [r7, #4]
 80e1d5e:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 80e1d60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80e1d62:	681b      	ldr	r3, [r3, #0]
 80e1d64:	f003 5200 	and.w	r2, r3, #536870912	; 0x20000000
 80e1d68:	687b      	ldr	r3, [r7, #4]
 80e1d6a:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 80e1d6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80e1d6e:	681b      	ldr	r3, [r3, #0]
 80e1d70:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 80e1d74:	687b      	ldr	r3, [r7, #4]
 80e1d76:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 80e1d78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80e1d7a:	3304      	adds	r3, #4
 80e1d7c:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 80e1d7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80e1d80:	681b      	ldr	r3, [r3, #0]
 80e1d82:	b29a      	uxth	r2, r3
 80e1d84:	687b      	ldr	r3, [r7, #4]
 80e1d86:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = (*RxAddress & FDCAN_ELEMENT_MASK_DLC);
 80e1d88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80e1d8a:	681b      	ldr	r3, [r3, #0]
 80e1d8c:	f403 2270 	and.w	r2, r3, #983040	; 0xf0000
 80e1d90:	687b      	ldr	r3, [r7, #4]
 80e1d92:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 80e1d94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80e1d96:	681b      	ldr	r3, [r3, #0]
 80e1d98:	f403 1280 	and.w	r2, r3, #1048576	; 0x100000
 80e1d9c:	687b      	ldr	r3, [r7, #4]
 80e1d9e:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 80e1da0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80e1da2:	681b      	ldr	r3, [r3, #0]
 80e1da4:	f403 1200 	and.w	r2, r3, #2097152	; 0x200000
 80e1da8:	687b      	ldr	r3, [r7, #4]
 80e1daa:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24);
 80e1dac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80e1dae:	681b      	ldr	r3, [r3, #0]
 80e1db0:	0e1b      	lsrs	r3, r3, #24
 80e1db2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80e1db6:	687b      	ldr	r3, [r7, #4]
 80e1db8:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31);
 80e1dba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80e1dbc:	681b      	ldr	r3, [r3, #0]
 80e1dbe:	0fda      	lsrs	r2, r3, #31
 80e1dc0:	687b      	ldr	r3, [r7, #4]
 80e1dc2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 80e1dc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80e1dc6:	3304      	adds	r3, #4
 80e1dc8:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 80e1dca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80e1dcc:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16]; ByteCounter++)
 80e1dce:	2300      	movs	r3, #0
 80e1dd0:	623b      	str	r3, [r7, #32]
 80e1dd2:	e00a      	b.n	80e1dea <HAL_FDCAN_GetRxMessage+0x252>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 80e1dd4:	697a      	ldr	r2, [r7, #20]
 80e1dd6:	6a3b      	ldr	r3, [r7, #32]
 80e1dd8:	441a      	add	r2, r3
 80e1dda:	6839      	ldr	r1, [r7, #0]
 80e1ddc:	6a3b      	ldr	r3, [r7, #32]
 80e1dde:	440b      	add	r3, r1
 80e1de0:	7812      	ldrb	r2, [r2, #0]
 80e1de2:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16]; ByteCounter++)
 80e1de4:	6a3b      	ldr	r3, [r7, #32]
 80e1de6:	3301      	adds	r3, #1
 80e1de8:	623b      	str	r3, [r7, #32]
 80e1dea:	687b      	ldr	r3, [r7, #4]
 80e1dec:	68db      	ldr	r3, [r3, #12]
 80e1dee:	0c1b      	lsrs	r3, r3, #16
 80e1df0:	4a1f      	ldr	r2, [pc, #124]	; (80e1e70 <HAL_FDCAN_GetRxMessage+0x2d8>)
 80e1df2:	5cd3      	ldrb	r3, [r2, r3]
 80e1df4:	461a      	mov	r2, r3
 80e1df6:	6a3b      	ldr	r3, [r7, #32]
 80e1df8:	4293      	cmp	r3, r2
 80e1dfa:	d3eb      	bcc.n	80e1dd4 <HAL_FDCAN_GetRxMessage+0x23c>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80e1dfc:	68bb      	ldr	r3, [r7, #8]
 80e1dfe:	2b40      	cmp	r3, #64	; 0x40
 80e1e00:	d105      	bne.n	80e1e0e <HAL_FDCAN_GetRxMessage+0x276>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 80e1e02:	68fb      	ldr	r3, [r7, #12]
 80e1e04:	681b      	ldr	r3, [r3, #0]
 80e1e06:	69fa      	ldr	r2, [r7, #28]
 80e1e08:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
 80e1e0c:	e01e      	b.n	80e1e4c <HAL_FDCAN_GetRxMessage+0x2b4>
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 80e1e0e:	68bb      	ldr	r3, [r7, #8]
 80e1e10:	2b41      	cmp	r3, #65	; 0x41
 80e1e12:	d105      	bne.n	80e1e20 <HAL_FDCAN_GetRxMessage+0x288>
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 80e1e14:	68fb      	ldr	r3, [r7, #12]
 80e1e16:	681b      	ldr	r3, [r3, #0]
 80e1e18:	69fa      	ldr	r2, [r7, #28]
 80e1e1a:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
 80e1e1e:	e015      	b.n	80e1e4c <HAL_FDCAN_GetRxMessage+0x2b4>
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Clear the New Data flag of the current Rx buffer */
      if (RxLocation < FDCAN_RX_BUFFER32)
 80e1e20:	68bb      	ldr	r3, [r7, #8]
 80e1e22:	2b1f      	cmp	r3, #31
 80e1e24:	d808      	bhi.n	80e1e38 <HAL_FDCAN_GetRxMessage+0x2a0>
      {
        hfdcan->Instance->NDAT1 = ((uint32_t)1 << RxLocation);
 80e1e26:	68fb      	ldr	r3, [r7, #12]
 80e1e28:	681b      	ldr	r3, [r3, #0]
 80e1e2a:	2101      	movs	r1, #1
 80e1e2c:	68ba      	ldr	r2, [r7, #8]
 80e1e2e:	fa01 f202 	lsl.w	r2, r1, r2
 80e1e32:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
 80e1e36:	e009      	b.n	80e1e4c <HAL_FDCAN_GetRxMessage+0x2b4>
      }
      else /* FDCAN_RX_BUFFER32 <= RxLocation <= FDCAN_RX_BUFFER63 */
      {
        hfdcan->Instance->NDAT2 = ((uint32_t)1 << (RxLocation & 0x1FU));
 80e1e38:	68bb      	ldr	r3, [r7, #8]
 80e1e3a:	f003 021f 	and.w	r2, r3, #31
 80e1e3e:	68fb      	ldr	r3, [r7, #12]
 80e1e40:	681b      	ldr	r3, [r3, #0]
 80e1e42:	2101      	movs	r1, #1
 80e1e44:	fa01 f202 	lsl.w	r2, r1, r2
 80e1e48:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
      }
    }

    /* Return function status */
    return HAL_OK;
 80e1e4c:	2300      	movs	r3, #0
 80e1e4e:	e008      	b.n	80e1e62 <HAL_FDCAN_GetRxMessage+0x2ca>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80e1e50:	68fb      	ldr	r3, [r7, #12]
 80e1e52:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80e1e56:	f043 0208 	orr.w	r2, r3, #8
 80e1e5a:	68fb      	ldr	r3, [r7, #12]
 80e1e5c:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    return HAL_ERROR;
 80e1e60:	2301      	movs	r3, #1
  }
}
 80e1e62:	4618      	mov	r0, r3
 80e1e64:	372c      	adds	r7, #44	; 0x2c
 80e1e66:	46bd      	mov	sp, r7
 80e1e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e1e6c:	4770      	bx	lr
 80e1e6e:	bf00      	nop
 80e1e70:	080e51fc 	.word	0x080e51fc

080e1e74 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_COMPLETE
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs, uint32_t BufferIndexes)
{
 80e1e74:	b480      	push	{r7}
 80e1e76:	b087      	sub	sp, #28
 80e1e78:	af00      	add	r7, sp, #0
 80e1e7a:	60f8      	str	r0, [r7, #12]
 80e1e7c:	60b9      	str	r1, [r7, #8]
 80e1e7e:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80e1e80:	68fb      	ldr	r3, [r7, #12]
 80e1e82:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 80e1e86:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80e1e88:	7dfb      	ldrb	r3, [r7, #23]
 80e1e8a:	2b01      	cmp	r3, #1
 80e1e8c:	d002      	beq.n	80e1e94 <HAL_FDCAN_ActivateNotification+0x20>
 80e1e8e:	7dfb      	ldrb	r3, [r7, #23]
 80e1e90:	2b02      	cmp	r3, #2
 80e1e92:	d155      	bne.n	80e1f40 <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 80e1e94:	68fb      	ldr	r3, [r7, #12]
 80e1e96:	681b      	ldr	r3, [r3, #0]
 80e1e98:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80e1e9a:	68bb      	ldr	r3, [r7, #8]
 80e1e9c:	4013      	ands	r3, r2
 80e1e9e:	2b00      	cmp	r3, #0
 80e1ea0:	d108      	bne.n	80e1eb4 <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 80e1ea2:	68fb      	ldr	r3, [r7, #12]
 80e1ea4:	681b      	ldr	r3, [r3, #0]
 80e1ea6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80e1ea8:	68fb      	ldr	r3, [r7, #12]
 80e1eaa:	681b      	ldr	r3, [r3, #0]
 80e1eac:	f042 0201 	orr.w	r2, r2, #1
 80e1eb0:	65da      	str	r2, [r3, #92]	; 0x5c
 80e1eb2:	e014      	b.n	80e1ede <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 80e1eb4:	68fb      	ldr	r3, [r7, #12]
 80e1eb6:	681b      	ldr	r3, [r3, #0]
 80e1eb8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80e1eba:	68bb      	ldr	r3, [r7, #8]
 80e1ebc:	4013      	ands	r3, r2
 80e1ebe:	68ba      	ldr	r2, [r7, #8]
 80e1ec0:	429a      	cmp	r2, r3
 80e1ec2:	d108      	bne.n	80e1ed6 <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 80e1ec4:	68fb      	ldr	r3, [r7, #12]
 80e1ec6:	681b      	ldr	r3, [r3, #0]
 80e1ec8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80e1eca:	68fb      	ldr	r3, [r7, #12]
 80e1ecc:	681b      	ldr	r3, [r3, #0]
 80e1ece:	f042 0202 	orr.w	r2, r2, #2
 80e1ed2:	65da      	str	r2, [r3, #92]	; 0x5c
 80e1ed4:	e003      	b.n	80e1ede <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 80e1ed6:	68fb      	ldr	r3, [r7, #12]
 80e1ed8:	681b      	ldr	r3, [r3, #0]
 80e1eda:	2203      	movs	r2, #3
 80e1edc:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 80e1ede:	68bb      	ldr	r3, [r7, #8]
 80e1ee0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80e1ee4:	2b00      	cmp	r3, #0
 80e1ee6:	d009      	beq.n	80e1efc <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 80e1ee8:	68fb      	ldr	r3, [r7, #12]
 80e1eea:	681b      	ldr	r3, [r3, #0]
 80e1eec:	f8d3 10e0 	ldr.w	r1, [r3, #224]	; 0xe0
 80e1ef0:	68fb      	ldr	r3, [r7, #12]
 80e1ef2:	681b      	ldr	r3, [r3, #0]
 80e1ef4:	687a      	ldr	r2, [r7, #4]
 80e1ef6:	430a      	orrs	r2, r1
 80e1ef8:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 80e1efc:	68bb      	ldr	r3, [r7, #8]
 80e1efe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80e1f02:	2b00      	cmp	r3, #0
 80e1f04:	d009      	beq.n	80e1f1a <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 80e1f06:	68fb      	ldr	r3, [r7, #12]
 80e1f08:	681b      	ldr	r3, [r3, #0]
 80e1f0a:	f8d3 10e4 	ldr.w	r1, [r3, #228]	; 0xe4
 80e1f0e:	68fb      	ldr	r3, [r7, #12]
 80e1f10:	681b      	ldr	r3, [r3, #0]
 80e1f12:	687a      	ldr	r2, [r7, #4]
 80e1f14:	430a      	orrs	r2, r1
 80e1f16:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 80e1f1a:	68fb      	ldr	r3, [r7, #12]
 80e1f1c:	681b      	ldr	r3, [r3, #0]
 80e1f1e:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80e1f20:	68ba      	ldr	r2, [r7, #8]
 80e1f22:	4b0f      	ldr	r3, [pc, #60]	; (80e1f60 <HAL_FDCAN_ActivateNotification+0xec>)
 80e1f24:	4013      	ands	r3, r2
 80e1f26:	68fa      	ldr	r2, [r7, #12]
 80e1f28:	6812      	ldr	r2, [r2, #0]
 80e1f2a:	430b      	orrs	r3, r1
 80e1f2c:	6553      	str	r3, [r2, #84]	; 0x54
 80e1f2e:	4b0d      	ldr	r3, [pc, #52]	; (80e1f64 <HAL_FDCAN_ActivateNotification+0xf0>)
 80e1f30:	695a      	ldr	r2, [r3, #20]
 80e1f32:	68bb      	ldr	r3, [r7, #8]
 80e1f34:	0f9b      	lsrs	r3, r3, #30
 80e1f36:	490b      	ldr	r1, [pc, #44]	; (80e1f64 <HAL_FDCAN_ActivateNotification+0xf0>)
 80e1f38:	4313      	orrs	r3, r2
 80e1f3a:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 80e1f3c:	2300      	movs	r3, #0
 80e1f3e:	e008      	b.n	80e1f52 <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80e1f40:	68fb      	ldr	r3, [r7, #12]
 80e1f42:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80e1f46:	f043 0202 	orr.w	r2, r3, #2
 80e1f4a:	68fb      	ldr	r3, [r7, #12]
 80e1f4c:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    return HAL_ERROR;
 80e1f50:	2301      	movs	r3, #1
  }
}
 80e1f52:	4618      	mov	r0, r3
 80e1f54:	371c      	adds	r7, #28
 80e1f56:	46bd      	mov	sp, r7
 80e1f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e1f5c:	4770      	bx	lr
 80e1f5e:	bf00      	nop
 80e1f60:	3fcfffff 	.word	0x3fcfffff
 80e1f64:	4000a800 	.word	0x4000a800

080e1f68 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80e1f68:	b480      	push	{r7}
 80e1f6a:	b085      	sub	sp, #20
 80e1f6c:	af00      	add	r7, sp, #0
 80e1f6e:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 80e1f70:	687b      	ldr	r3, [r7, #4]
 80e1f72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80e1f74:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 80e1f76:	687b      	ldr	r3, [r7, #4]
 80e1f78:	681b      	ldr	r3, [r3, #0]
 80e1f7a:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 80e1f7e:	4ba7      	ldr	r3, [pc, #668]	; (80e221c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80e1f80:	4013      	ands	r3, r2
 80e1f82:	68ba      	ldr	r2, [r7, #8]
 80e1f84:	0091      	lsls	r1, r2, #2
 80e1f86:	687a      	ldr	r2, [r7, #4]
 80e1f88:	6812      	ldr	r2, [r2, #0]
 80e1f8a:	430b      	orrs	r3, r1
 80e1f8c:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 80e1f90:	687b      	ldr	r3, [r7, #4]
 80e1f92:	681b      	ldr	r3, [r3, #0]
 80e1f94:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80e1f98:	f423 017f 	bic.w	r1, r3, #16711680	; 0xff0000
 80e1f9c:	687b      	ldr	r3, [r7, #4]
 80e1f9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80e1fa0:	041a      	lsls	r2, r3, #16
 80e1fa2:	687b      	ldr	r3, [r7, #4]
 80e1fa4:	681b      	ldr	r3, [r3, #0]
 80e1fa6:	430a      	orrs	r2, r1
 80e1fa8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 80e1fac:	687b      	ldr	r3, [r7, #4]
 80e1fae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80e1fb0:	68ba      	ldr	r2, [r7, #8]
 80e1fb2:	4413      	add	r3, r2
 80e1fb4:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 80e1fb6:	687b      	ldr	r3, [r7, #4]
 80e1fb8:	681b      	ldr	r3, [r3, #0]
 80e1fba:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80e1fbe:	4b97      	ldr	r3, [pc, #604]	; (80e221c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80e1fc0:	4013      	ands	r3, r2
 80e1fc2:	68ba      	ldr	r2, [r7, #8]
 80e1fc4:	0091      	lsls	r1, r2, #2
 80e1fc6:	687a      	ldr	r2, [r7, #4]
 80e1fc8:	6812      	ldr	r2, [r2, #0]
 80e1fca:	430b      	orrs	r3, r1
 80e1fcc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 80e1fd0:	687b      	ldr	r3, [r7, #4]
 80e1fd2:	681b      	ldr	r3, [r3, #0]
 80e1fd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80e1fd8:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 80e1fdc:	687b      	ldr	r3, [r7, #4]
 80e1fde:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80e1fe0:	041a      	lsls	r2, r3, #16
 80e1fe2:	687b      	ldr	r3, [r7, #4]
 80e1fe4:	681b      	ldr	r3, [r3, #0]
 80e1fe6:	430a      	orrs	r2, r1
 80e1fe8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 80e1fec:	687b      	ldr	r3, [r7, #4]
 80e1fee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80e1ff0:	005b      	lsls	r3, r3, #1
 80e1ff2:	68ba      	ldr	r2, [r7, #8]
 80e1ff4:	4413      	add	r3, r2
 80e1ff6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 80e1ff8:	687b      	ldr	r3, [r7, #4]
 80e1ffa:	681b      	ldr	r3, [r3, #0]
 80e1ffc:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 80e2000:	4b86      	ldr	r3, [pc, #536]	; (80e221c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80e2002:	4013      	ands	r3, r2
 80e2004:	68ba      	ldr	r2, [r7, #8]
 80e2006:	0091      	lsls	r1, r2, #2
 80e2008:	687a      	ldr	r2, [r7, #4]
 80e200a:	6812      	ldr	r2, [r2, #0]
 80e200c:	430b      	orrs	r3, r1
 80e200e:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 80e2012:	687b      	ldr	r3, [r7, #4]
 80e2014:	681b      	ldr	r3, [r3, #0]
 80e2016:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80e201a:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 80e201e:	687b      	ldr	r3, [r7, #4]
 80e2020:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80e2022:	041a      	lsls	r2, r3, #16
 80e2024:	687b      	ldr	r3, [r7, #4]
 80e2026:	681b      	ldr	r3, [r3, #0]
 80e2028:	430a      	orrs	r2, r1
 80e202a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 80e202e:	687b      	ldr	r3, [r7, #4]
 80e2030:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80e2032:	687a      	ldr	r2, [r7, #4]
 80e2034:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80e2036:	fb02 f303 	mul.w	r3, r2, r3
 80e203a:	68ba      	ldr	r2, [r7, #8]
 80e203c:	4413      	add	r3, r2
 80e203e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 80e2040:	687b      	ldr	r3, [r7, #4]
 80e2042:	681b      	ldr	r3, [r3, #0]
 80e2044:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80e2048:	4b74      	ldr	r3, [pc, #464]	; (80e221c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80e204a:	4013      	ands	r3, r2
 80e204c:	68ba      	ldr	r2, [r7, #8]
 80e204e:	0091      	lsls	r1, r2, #2
 80e2050:	687a      	ldr	r2, [r7, #4]
 80e2052:	6812      	ldr	r2, [r2, #0]
 80e2054:	430b      	orrs	r3, r1
 80e2056:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 80e205a:	687b      	ldr	r3, [r7, #4]
 80e205c:	681b      	ldr	r3, [r3, #0]
 80e205e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80e2062:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 80e2066:	687b      	ldr	r3, [r7, #4]
 80e2068:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80e206a:	041a      	lsls	r2, r3, #16
 80e206c:	687b      	ldr	r3, [r7, #4]
 80e206e:	681b      	ldr	r3, [r3, #0]
 80e2070:	430a      	orrs	r2, r1
 80e2072:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 80e2076:	687b      	ldr	r3, [r7, #4]
 80e2078:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80e207a:	687a      	ldr	r2, [r7, #4]
 80e207c:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80e207e:	fb02 f303 	mul.w	r3, r2, r3
 80e2082:	68ba      	ldr	r2, [r7, #8]
 80e2084:	4413      	add	r3, r2
 80e2086:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 80e2088:	687b      	ldr	r3, [r7, #4]
 80e208a:	681b      	ldr	r3, [r3, #0]
 80e208c:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 80e2090:	4b62      	ldr	r3, [pc, #392]	; (80e221c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80e2092:	4013      	ands	r3, r2
 80e2094:	68ba      	ldr	r2, [r7, #8]
 80e2096:	0091      	lsls	r1, r2, #2
 80e2098:	687a      	ldr	r2, [r7, #4]
 80e209a:	6812      	ldr	r2, [r2, #0]
 80e209c:	430b      	orrs	r3, r1
 80e209e:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 80e20a2:	687b      	ldr	r3, [r7, #4]
 80e20a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80e20a6:	687a      	ldr	r2, [r7, #4]
 80e20a8:	6d52      	ldr	r2, [r2, #84]	; 0x54
 80e20aa:	fb02 f303 	mul.w	r3, r2, r3
 80e20ae:	68ba      	ldr	r2, [r7, #8]
 80e20b0:	4413      	add	r3, r2
 80e20b2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 80e20b4:	687b      	ldr	r3, [r7, #4]
 80e20b6:	681b      	ldr	r3, [r3, #0]
 80e20b8:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 80e20bc:	4b57      	ldr	r3, [pc, #348]	; (80e221c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80e20be:	4013      	ands	r3, r2
 80e20c0:	68ba      	ldr	r2, [r7, #8]
 80e20c2:	0091      	lsls	r1, r2, #2
 80e20c4:	687a      	ldr	r2, [r7, #4]
 80e20c6:	6812      	ldr	r2, [r2, #0]
 80e20c8:	430b      	orrs	r3, r1
 80e20ca:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 80e20ce:	687b      	ldr	r3, [r7, #4]
 80e20d0:	681b      	ldr	r3, [r3, #0]
 80e20d2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80e20d6:	f423 117c 	bic.w	r1, r3, #4128768	; 0x3f0000
 80e20da:	687b      	ldr	r3, [r7, #4]
 80e20dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80e20de:	041a      	lsls	r2, r3, #16
 80e20e0:	687b      	ldr	r3, [r7, #4]
 80e20e2:	681b      	ldr	r3, [r3, #0]
 80e20e4:	430a      	orrs	r2, r1
 80e20e6:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 80e20ea:	687b      	ldr	r3, [r7, #4]
 80e20ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80e20ee:	005b      	lsls	r3, r3, #1
 80e20f0:	68ba      	ldr	r2, [r7, #8]
 80e20f2:	4413      	add	r3, r2
 80e20f4:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 80e20f6:	687b      	ldr	r3, [r7, #4]
 80e20f8:	681b      	ldr	r3, [r3, #0]
 80e20fa:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 80e20fe:	4b47      	ldr	r3, [pc, #284]	; (80e221c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80e2100:	4013      	ands	r3, r2
 80e2102:	68ba      	ldr	r2, [r7, #8]
 80e2104:	0091      	lsls	r1, r2, #2
 80e2106:	687a      	ldr	r2, [r7, #4]
 80e2108:	6812      	ldr	r2, [r2, #0]
 80e210a:	430b      	orrs	r3, r1
 80e210c:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 80e2110:	687b      	ldr	r3, [r7, #4]
 80e2112:	681b      	ldr	r3, [r3, #0]
 80e2114:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80e2118:	f423 117c 	bic.w	r1, r3, #4128768	; 0x3f0000
 80e211c:	687b      	ldr	r3, [r7, #4]
 80e211e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80e2120:	041a      	lsls	r2, r3, #16
 80e2122:	687b      	ldr	r3, [r7, #4]
 80e2124:	681b      	ldr	r3, [r3, #0]
 80e2126:	430a      	orrs	r2, r1
 80e2128:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 80e212c:	687b      	ldr	r3, [r7, #4]
 80e212e:	681b      	ldr	r3, [r3, #0]
 80e2130:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80e2134:	f023 517c 	bic.w	r1, r3, #1056964608	; 0x3f000000
 80e2138:	687b      	ldr	r3, [r7, #4]
 80e213a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80e213c:	061a      	lsls	r2, r3, #24
 80e213e:	687b      	ldr	r3, [r7, #4]
 80e2140:	681b      	ldr	r3, [r3, #0]
 80e2142:	430a      	orrs	r2, r1
 80e2144:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 80e2148:	687b      	ldr	r3, [r7, #4]
 80e214a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80e214c:	4b34      	ldr	r3, [pc, #208]	; (80e2220 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 80e214e:	4413      	add	r3, r2
 80e2150:	009a      	lsls	r2, r3, #2
 80e2152:	687b      	ldr	r3, [r7, #4]
 80e2154:	66da      	str	r2, [r3, #108]	; 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 80e2156:	687b      	ldr	r3, [r7, #4]
 80e2158:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80e215a:	687b      	ldr	r3, [r7, #4]
 80e215c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80e215e:	009b      	lsls	r3, r3, #2
 80e2160:	441a      	add	r2, r3
 80e2162:	687b      	ldr	r3, [r7, #4]
 80e2164:	671a      	str	r2, [r3, #112]	; 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 80e2166:	687b      	ldr	r3, [r7, #4]
 80e2168:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80e216a:	687b      	ldr	r3, [r7, #4]
 80e216c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80e216e:	00db      	lsls	r3, r3, #3
 80e2170:	441a      	add	r2, r3
 80e2172:	687b      	ldr	r3, [r7, #4]
 80e2174:	675a      	str	r2, [r3, #116]	; 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA + (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 80e2176:	687b      	ldr	r3, [r7, #4]
 80e2178:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 80e217a:	687b      	ldr	r3, [r7, #4]
 80e217c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80e217e:	6879      	ldr	r1, [r7, #4]
 80e2180:	6c49      	ldr	r1, [r1, #68]	; 0x44
 80e2182:	fb01 f303 	mul.w	r3, r1, r3
 80e2186:	009b      	lsls	r3, r3, #2
 80e2188:	441a      	add	r2, r3
 80e218a:	687b      	ldr	r3, [r7, #4]
 80e218c:	679a      	str	r2, [r3, #120]	; 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA + (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 80e218e:	687b      	ldr	r3, [r7, #4]
 80e2190:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 80e2192:	687b      	ldr	r3, [r7, #4]
 80e2194:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80e2196:	6879      	ldr	r1, [r7, #4]
 80e2198:	6cc9      	ldr	r1, [r1, #76]	; 0x4c
 80e219a:	fb01 f303 	mul.w	r3, r1, r3
 80e219e:	009b      	lsls	r3, r3, #2
 80e21a0:	441a      	add	r2, r3
 80e21a2:	687b      	ldr	r3, [r7, #4]
 80e21a4:	67da      	str	r2, [r3, #124]	; 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA + (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 80e21a6:	687b      	ldr	r3, [r7, #4]
 80e21a8:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 80e21aa:	687b      	ldr	r3, [r7, #4]
 80e21ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80e21ae:	6879      	ldr	r1, [r7, #4]
 80e21b0:	6d49      	ldr	r1, [r1, #84]	; 0x54
 80e21b2:	fb01 f303 	mul.w	r3, r1, r3
 80e21b6:	009b      	lsls	r3, r3, #2
 80e21b8:	441a      	add	r2, r3
 80e21ba:	687b      	ldr	r3, [r7, #4]
 80e21bc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 80e21c0:	687b      	ldr	r3, [r7, #4]
 80e21c2:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 80e21c6:	687b      	ldr	r3, [r7, #4]
 80e21c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80e21ca:	00db      	lsls	r3, r3, #3
 80e21cc:	441a      	add	r2, r3
 80e21ce:	687b      	ldr	r3, [r7, #4]
 80e21d0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 80e21d4:	687b      	ldr	r3, [r7, #4]
 80e21d6:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 80e21da:	687b      	ldr	r3, [r7, #4]
 80e21dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80e21de:	6879      	ldr	r1, [r7, #4]
 80e21e0:	6e89      	ldr	r1, [r1, #104]	; 0x68
 80e21e2:	fb01 f303 	mul.w	r3, r1, r3
 80e21e6:	009b      	lsls	r3, r3, #2
 80e21e8:	441a      	add	r2, r3
 80e21ea:	687b      	ldr	r3, [r7, #4]
 80e21ec:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA + (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 80e21f0:	687b      	ldr	r3, [r7, #4]
 80e21f2:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80e21f6:	687b      	ldr	r3, [r7, #4]
 80e21f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80e21fa:	6879      	ldr	r1, [r7, #4]
 80e21fc:	6e89      	ldr	r1, [r1, #104]	; 0x68
 80e21fe:	fb01 f303 	mul.w	r3, r1, r3
 80e2202:	009b      	lsls	r3, r3, #2
 80e2204:	441a      	add	r2, r3
 80e2206:	687b      	ldr	r3, [r7, #4]
 80e2208:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 80e220c:	687b      	ldr	r3, [r7, #4]
 80e220e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80e2212:	4a04      	ldr	r2, [pc, #16]	; (80e2224 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 80e2214:	4293      	cmp	r3, r2
 80e2216:	d915      	bls.n	80e2244 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 80e2218:	e006      	b.n	80e2228 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 80e221a:	bf00      	nop
 80e221c:	ffff0003 	.word	0xffff0003
 80e2220:	10002b00 	.word	0x10002b00
 80e2224:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80e2228:	687b      	ldr	r3, [r7, #4]
 80e222a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80e222e:	f043 0220 	orr.w	r2, r3, #32
 80e2232:	687b      	ldr	r3, [r7, #4]
 80e2234:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80e2238:	687b      	ldr	r3, [r7, #4]
 80e223a:	2203      	movs	r2, #3
 80e223c:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

    return HAL_ERROR;
 80e2240:	2301      	movs	r3, #1
 80e2242:	e010      	b.n	80e2266 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 80e2244:	687b      	ldr	r3, [r7, #4]
 80e2246:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80e2248:	60fb      	str	r3, [r7, #12]
 80e224a:	e005      	b.n	80e2258 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 80e224c:	68fb      	ldr	r3, [r7, #12]
 80e224e:	2200      	movs	r2, #0
 80e2250:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 80e2252:	68fb      	ldr	r3, [r7, #12]
 80e2254:	3304      	adds	r3, #4
 80e2256:	60fb      	str	r3, [r7, #12]
 80e2258:	687b      	ldr	r3, [r7, #4]
 80e225a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80e225e:	68fa      	ldr	r2, [r7, #12]
 80e2260:	429a      	cmp	r2, r3
 80e2262:	d3f3      	bcc.n	80e224c <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 80e2264:	2300      	movs	r3, #0
}
 80e2266:	4618      	mov	r0, r3
 80e2268:	3714      	adds	r7, #20
 80e226a:	46bd      	mov	sp, r7
 80e226c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e2270:	4770      	bx	lr
 80e2272:	bf00      	nop

080e2274 <FDCAN_CopyMessageToRAM>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @param  BufferIndex index of the buffer to be configured.
  * @retval HAL status
 */
static void FDCAN_CopyMessageToRAM(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader, uint8_t *pTxData, uint32_t BufferIndex)
{
 80e2274:	b480      	push	{r7}
 80e2276:	b089      	sub	sp, #36	; 0x24
 80e2278:	af00      	add	r7, sp, #0
 80e227a:	60f8      	str	r0, [r7, #12]
 80e227c:	60b9      	str	r1, [r7, #8]
 80e227e:	607a      	str	r2, [r7, #4]
 80e2280:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 80e2282:	68bb      	ldr	r3, [r7, #8]
 80e2284:	685b      	ldr	r3, [r3, #4]
 80e2286:	2b00      	cmp	r3, #0
 80e2288:	d10a      	bne.n	80e22a0 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80e228a:	68bb      	ldr	r3, [r7, #8]
 80e228c:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 80e228e:	68bb      	ldr	r3, [r7, #8]
 80e2290:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 80e2292:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18));
 80e2294:	68bb      	ldr	r3, [r7, #8]
 80e2296:	681b      	ldr	r3, [r3, #0]
 80e2298:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80e229a:	4313      	orrs	r3, r2
 80e229c:	61fb      	str	r3, [r7, #28]
 80e229e:	e00a      	b.n	80e22b6 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80e22a0:	68bb      	ldr	r3, [r7, #8]
 80e22a2:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 80e22a4:	68bb      	ldr	r3, [r7, #8]
 80e22a6:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 80e22a8:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 80e22aa:	68bb      	ldr	r3, [r7, #8]
 80e22ac:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 80e22ae:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80e22b0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80e22b4:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24) |
 80e22b6:	68bb      	ldr	r3, [r7, #8]
 80e22b8:	6a1b      	ldr	r3, [r3, #32]
 80e22ba:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 80e22bc:	68bb      	ldr	r3, [r7, #8]
 80e22be:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24) |
 80e22c0:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 80e22c2:	68bb      	ldr	r3, [r7, #8]
 80e22c4:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 80e22c6:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 80e22c8:	68bb      	ldr	r3, [r7, #8]
 80e22ca:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 80e22cc:	431a      	orrs	r2, r3
                 pTxHeader->DataLength);
 80e22ce:	68bb      	ldr	r3, [r7, #8]
 80e22d0:	68db      	ldr	r3, [r3, #12]
  TxElementW2 = ((pTxHeader->MessageMarker << 24) |
 80e22d2:	4313      	orrs	r3, r2
 80e22d4:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxBufferSA + (BufferIndex * hfdcan->Init.TxElmtSize * 4U));
 80e22d6:	68fb      	ldr	r3, [r7, #12]
 80e22d8:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 80e22dc:	68fb      	ldr	r3, [r7, #12]
 80e22de:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80e22e0:	6839      	ldr	r1, [r7, #0]
 80e22e2:	fb01 f303 	mul.w	r3, r1, r3
 80e22e6:	009b      	lsls	r3, r3, #2
 80e22e8:	4413      	add	r3, r2
 80e22ea:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 80e22ec:	69bb      	ldr	r3, [r7, #24]
 80e22ee:	69fa      	ldr	r2, [r7, #28]
 80e22f0:	601a      	str	r2, [r3, #0]
  TxAddress++;
 80e22f2:	69bb      	ldr	r3, [r7, #24]
 80e22f4:	3304      	adds	r3, #4
 80e22f6:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 80e22f8:	69bb      	ldr	r3, [r7, #24]
 80e22fa:	693a      	ldr	r2, [r7, #16]
 80e22fc:	601a      	str	r2, [r3, #0]
  TxAddress++;
 80e22fe:	69bb      	ldr	r3, [r7, #24]
 80e2300:	3304      	adds	r3, #4
 80e2302:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16]; ByteCounter += 4U)
 80e2304:	2300      	movs	r3, #0
 80e2306:	617b      	str	r3, [r7, #20]
 80e2308:	e020      	b.n	80e234c <FDCAN_CopyMessageToRAM+0xd8>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24) |
 80e230a:	697b      	ldr	r3, [r7, #20]
 80e230c:	3303      	adds	r3, #3
 80e230e:	687a      	ldr	r2, [r7, #4]
 80e2310:	4413      	add	r3, r2
 80e2312:	781b      	ldrb	r3, [r3, #0]
 80e2314:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16) |
 80e2316:	697b      	ldr	r3, [r7, #20]
 80e2318:	3302      	adds	r3, #2
 80e231a:	6879      	ldr	r1, [r7, #4]
 80e231c:	440b      	add	r3, r1
 80e231e:	781b      	ldrb	r3, [r3, #0]
 80e2320:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24) |
 80e2322:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8) |
 80e2324:	697b      	ldr	r3, [r7, #20]
 80e2326:	3301      	adds	r3, #1
 80e2328:	6879      	ldr	r1, [r7, #4]
 80e232a:	440b      	add	r3, r1
 80e232c:	781b      	ldrb	r3, [r3, #0]
 80e232e:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16) |
 80e2330:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 80e2332:	6879      	ldr	r1, [r7, #4]
 80e2334:	697a      	ldr	r2, [r7, #20]
 80e2336:	440a      	add	r2, r1
 80e2338:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8) |
 80e233a:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24) |
 80e233c:	69bb      	ldr	r3, [r7, #24]
 80e233e:	601a      	str	r2, [r3, #0]
    TxAddress++;
 80e2340:	69bb      	ldr	r3, [r7, #24]
 80e2342:	3304      	adds	r3, #4
 80e2344:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16]; ByteCounter += 4U)
 80e2346:	697b      	ldr	r3, [r7, #20]
 80e2348:	3304      	adds	r3, #4
 80e234a:	617b      	str	r3, [r7, #20]
 80e234c:	68bb      	ldr	r3, [r7, #8]
 80e234e:	68db      	ldr	r3, [r3, #12]
 80e2350:	0c1b      	lsrs	r3, r3, #16
 80e2352:	4a06      	ldr	r2, [pc, #24]	; (80e236c <FDCAN_CopyMessageToRAM+0xf8>)
 80e2354:	5cd3      	ldrb	r3, [r2, r3]
 80e2356:	461a      	mov	r2, r3
 80e2358:	697b      	ldr	r3, [r7, #20]
 80e235a:	4293      	cmp	r3, r2
 80e235c:	d3d5      	bcc.n	80e230a <FDCAN_CopyMessageToRAM+0x96>
  }
}
 80e235e:	bf00      	nop
 80e2360:	bf00      	nop
 80e2362:	3724      	adds	r7, #36	; 0x24
 80e2364:	46bd      	mov	sp, r7
 80e2366:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e236a:	4770      	bx	lr
 80e236c:	080e51fc 	.word	0x080e51fc

080e2370 <HAL_FLASH_Program>:
  *         This parameter shall be 32-bit aligned
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t FlashAddress, uint32_t DataAddress)
{
 80e2370:	b580      	push	{r7, lr}
 80e2372:	b08a      	sub	sp, #40	; 0x28
 80e2374:	af00      	add	r7, sp, #0
 80e2376:	60f8      	str	r0, [r7, #12]
 80e2378:	60b9      	str	r1, [r7, #8]
 80e237a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t *dest_addr = (__IO uint32_t *)FlashAddress;
 80e237c:	68bb      	ldr	r3, [r7, #8]
 80e237e:	623b      	str	r3, [r7, #32]
  __IO uint32_t *src_addr = (__IO uint32_t*)DataAddress;
 80e2380:	687b      	ldr	r3, [r7, #4]
 80e2382:	61fb      	str	r3, [r7, #28]
  uint32_t bank;
  uint8_t row_index = FLASH_NB_32BITWORD_IN_FLASHWORD;
 80e2384:	2308      	movs	r3, #8
 80e2386:	76fb      	strb	r3, [r7, #27]
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  assert_param(IS_FLASH_PROGRAM_ADDRESS(FlashAddress));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80e2388:	4b2e      	ldr	r3, [pc, #184]	; (80e2444 <HAL_FLASH_Program+0xd4>)
 80e238a:	7d1b      	ldrb	r3, [r3, #20]
 80e238c:	2b01      	cmp	r3, #1
 80e238e:	d101      	bne.n	80e2394 <HAL_FLASH_Program+0x24>
 80e2390:	2302      	movs	r3, #2
 80e2392:	e053      	b.n	80e243c <HAL_FLASH_Program+0xcc>
 80e2394:	4b2b      	ldr	r3, [pc, #172]	; (80e2444 <HAL_FLASH_Program+0xd4>)
 80e2396:	2201      	movs	r2, #1
 80e2398:	751a      	strb	r2, [r3, #20]

#if defined (FLASH_OPTCR_PG_OTP)
  if((IS_FLASH_PROGRAM_ADDRESS_BANK1(FlashAddress)) || (IS_FLASH_PROGRAM_ADDRESS_OTP(FlashAddress)))
#else
  if(IS_FLASH_PROGRAM_ADDRESS_BANK1(FlashAddress))
 80e239a:	68bb      	ldr	r3, [r7, #8]
 80e239c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80e23a0:	d315      	bcc.n	80e23ce <HAL_FLASH_Program+0x5e>
 80e23a2:	68bb      	ldr	r3, [r7, #8]
 80e23a4:	f1b3 6f01 	cmp.w	r3, #135266304	; 0x8100000
 80e23a8:	d211      	bcs.n	80e23ce <HAL_FLASH_Program+0x5e>
#endif /* FLASH_OPTCR_PG_OTP */
  {
    bank = FLASH_BANK_1;
 80e23aa:	2301      	movs	r3, #1
 80e23ac:	617b      	str	r3, [r7, #20]
  {
    return HAL_ERROR;
  }

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80e23ae:	4b25      	ldr	r3, [pc, #148]	; (80e2444 <HAL_FLASH_Program+0xd4>)
 80e23b0:	2200      	movs	r2, #0
 80e23b2:	619a      	str	r2, [r3, #24]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, bank);
 80e23b4:	6979      	ldr	r1, [r7, #20]
 80e23b6:	f24c 3050 	movw	r0, #50000	; 0xc350
 80e23ba:	f000 f881 	bl	80e24c0 <FLASH_WaitForLastOperation>
 80e23be:	4603      	mov	r3, r0
 80e23c0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  if(status == HAL_OK)
 80e23c4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80e23c8:	2b00      	cmp	r3, #0
 80e23ca:	d002      	beq.n	80e23d2 <HAL_FLASH_Program+0x62>
 80e23cc:	e031      	b.n	80e2432 <HAL_FLASH_Program+0xc2>
    return HAL_ERROR;
 80e23ce:	2301      	movs	r3, #1
 80e23d0:	e034      	b.n	80e243c <HAL_FLASH_Program+0xcc>
      }
      else
#endif /* FLASH_OPTCR_PG_OTP */
      {
        /* Set PG bit */
        SET_BIT(FLASH->CR1, FLASH_CR_PG);
 80e23d2:	4b1d      	ldr	r3, [pc, #116]	; (80e2448 <HAL_FLASH_Program+0xd8>)
 80e23d4:	68db      	ldr	r3, [r3, #12]
 80e23d6:	4a1c      	ldr	r2, [pc, #112]	; (80e2448 <HAL_FLASH_Program+0xd8>)
 80e23d8:	f043 0302 	orr.w	r3, r3, #2
 80e23dc:	60d3      	str	r3, [r2, #12]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 80e23de:	f3bf 8f6f 	isb	sy
}
 80e23e2:	bf00      	nop
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80e23e4:	f3bf 8f4f 	dsb	sy
}
 80e23e8:	bf00      	nop
#endif /* FLASH_OPTCR_PG_OTP */
    {
      /* Program the flash word */
      do
      {
        *dest_addr = *src_addr;
 80e23ea:	69fb      	ldr	r3, [r7, #28]
 80e23ec:	681a      	ldr	r2, [r3, #0]
 80e23ee:	6a3b      	ldr	r3, [r7, #32]
 80e23f0:	601a      	str	r2, [r3, #0]
        dest_addr++;
 80e23f2:	6a3b      	ldr	r3, [r7, #32]
 80e23f4:	3304      	adds	r3, #4
 80e23f6:	623b      	str	r3, [r7, #32]
        src_addr++;
 80e23f8:	69fb      	ldr	r3, [r7, #28]
 80e23fa:	3304      	adds	r3, #4
 80e23fc:	61fb      	str	r3, [r7, #28]
        row_index--;
 80e23fe:	7efb      	ldrb	r3, [r7, #27]
 80e2400:	3b01      	subs	r3, #1
 80e2402:	76fb      	strb	r3, [r7, #27]
     } while (row_index != 0U);
 80e2404:	7efb      	ldrb	r3, [r7, #27]
 80e2406:	2b00      	cmp	r3, #0
 80e2408:	d1ef      	bne.n	80e23ea <HAL_FLASH_Program+0x7a>
  __ASM volatile ("isb 0xF":::"memory");
 80e240a:	f3bf 8f6f 	isb	sy
}
 80e240e:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
 80e2410:	f3bf 8f4f 	dsb	sy
}
 80e2414:	bf00      	nop

    __ISB();
    __DSB();

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, bank);
 80e2416:	6979      	ldr	r1, [r7, #20]
 80e2418:	f24c 3050 	movw	r0, #50000	; 0xc350
 80e241c:	f000 f850 	bl	80e24c0 <FLASH_WaitForLastOperation>
 80e2420:	4603      	mov	r3, r0
 80e2422:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
    else
#endif /* FLASH_OPTCR_PG_OTP */
    {
      /* If the program operation is completed, disable the PG */
      CLEAR_BIT(FLASH->CR1, FLASH_CR_PG);
 80e2426:	4b08      	ldr	r3, [pc, #32]	; (80e2448 <HAL_FLASH_Program+0xd8>)
 80e2428:	68db      	ldr	r3, [r3, #12]
 80e242a:	4a07      	ldr	r2, [pc, #28]	; (80e2448 <HAL_FLASH_Program+0xd8>)
 80e242c:	f023 0302 	bic.w	r3, r3, #2
 80e2430:	60d3      	str	r3, [r2, #12]
    }
#endif /* DUAL_BANK */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80e2432:	4b04      	ldr	r3, [pc, #16]	; (80e2444 <HAL_FLASH_Program+0xd4>)
 80e2434:	2200      	movs	r2, #0
 80e2436:	751a      	strb	r2, [r3, #20]

  return status;
 80e2438:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80e243c:	4618      	mov	r0, r3
 80e243e:	3728      	adds	r7, #40	; 0x28
 80e2440:	46bd      	mov	sp, r7
 80e2442:	bd80      	pop	{r7, pc}
 80e2444:	2400017c 	.word	0x2400017c
 80e2448:	52002000 	.word	0x52002000

080e244c <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control registers access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80e244c:	b480      	push	{r7}
 80e244e:	af00      	add	r7, sp, #0
  if(READ_BIT(FLASH->CR1, FLASH_CR_LOCK) != 0U)
 80e2450:	4b0c      	ldr	r3, [pc, #48]	; (80e2484 <HAL_FLASH_Unlock+0x38>)
 80e2452:	68db      	ldr	r3, [r3, #12]
 80e2454:	f003 0301 	and.w	r3, r3, #1
 80e2458:	2b00      	cmp	r3, #0
 80e245a:	d00d      	beq.n	80e2478 <HAL_FLASH_Unlock+0x2c>
  {
    /* Authorize the FLASH Bank1 Registers access */
    WRITE_REG(FLASH->KEYR1, FLASH_KEY1);
 80e245c:	4b09      	ldr	r3, [pc, #36]	; (80e2484 <HAL_FLASH_Unlock+0x38>)
 80e245e:	4a0a      	ldr	r2, [pc, #40]	; (80e2488 <HAL_FLASH_Unlock+0x3c>)
 80e2460:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR1, FLASH_KEY2);
 80e2462:	4b08      	ldr	r3, [pc, #32]	; (80e2484 <HAL_FLASH_Unlock+0x38>)
 80e2464:	4a09      	ldr	r2, [pc, #36]	; (80e248c <HAL_FLASH_Unlock+0x40>)
 80e2466:	605a      	str	r2, [r3, #4]

    /* Verify Flash Bank1 is unlocked */
    if (READ_BIT(FLASH->CR1, FLASH_CR_LOCK) != 0U)
 80e2468:	4b06      	ldr	r3, [pc, #24]	; (80e2484 <HAL_FLASH_Unlock+0x38>)
 80e246a:	68db      	ldr	r3, [r3, #12]
 80e246c:	f003 0301 	and.w	r3, r3, #1
 80e2470:	2b00      	cmp	r3, #0
 80e2472:	d001      	beq.n	80e2478 <HAL_FLASH_Unlock+0x2c>
    {
      return HAL_ERROR;
 80e2474:	2301      	movs	r3, #1
 80e2476:	e000      	b.n	80e247a <HAL_FLASH_Unlock+0x2e>
      return HAL_ERROR;
    }
  }
#endif /* DUAL_BANK */

  return HAL_OK;
 80e2478:	2300      	movs	r3, #0
}
 80e247a:	4618      	mov	r0, r3
 80e247c:	46bd      	mov	sp, r7
 80e247e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e2482:	4770      	bx	lr
 80e2484:	52002000 	.word	0x52002000
 80e2488:	45670123 	.word	0x45670123
 80e248c:	cdef89ab 	.word	0xcdef89ab

080e2490 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control registers access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80e2490:	b480      	push	{r7}
 80e2492:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Bank1 Control Register access */
  SET_BIT(FLASH->CR1, FLASH_CR_LOCK);
 80e2494:	4b09      	ldr	r3, [pc, #36]	; (80e24bc <HAL_FLASH_Lock+0x2c>)
 80e2496:	68db      	ldr	r3, [r3, #12]
 80e2498:	4a08      	ldr	r2, [pc, #32]	; (80e24bc <HAL_FLASH_Lock+0x2c>)
 80e249a:	f043 0301 	orr.w	r3, r3, #1
 80e249e:	60d3      	str	r3, [r2, #12]

  /* Verify Flash Bank1 is locked */
  if (READ_BIT(FLASH->CR1, FLASH_CR_LOCK) == 0U)
 80e24a0:	4b06      	ldr	r3, [pc, #24]	; (80e24bc <HAL_FLASH_Lock+0x2c>)
 80e24a2:	68db      	ldr	r3, [r3, #12]
 80e24a4:	f003 0301 	and.w	r3, r3, #1
 80e24a8:	2b00      	cmp	r3, #0
 80e24aa:	d101      	bne.n	80e24b0 <HAL_FLASH_Lock+0x20>
  {
    return HAL_ERROR;
 80e24ac:	2301      	movs	r3, #1
 80e24ae:	e000      	b.n	80e24b2 <HAL_FLASH_Lock+0x22>
  {
    return HAL_ERROR;
  }
#endif /* DUAL_BANK */

  return HAL_OK;
 80e24b0:	2300      	movs	r3, #0
}
 80e24b2:	4618      	mov	r0, r3
 80e24b4:	46bd      	mov	sp, r7
 80e24b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e24ba:	4770      	bx	lr
 80e24bc:	52002000 	.word	0x52002000

080e24c0 <FLASH_WaitForLastOperation>:
  * @param  Timeout maximum flash operation timeout
  * @param  Bank flash FLASH_BANK_1 or FLASH_BANK_2
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout, uint32_t Bank)
{
 80e24c0:	b580      	push	{r7, lr}
 80e24c2:	b086      	sub	sp, #24
 80e24c4:	af00      	add	r7, sp, #0
 80e24c6:	6078      	str	r0, [r7, #4]
 80e24c8:	6039      	str	r1, [r7, #0]
  /* Wait for the FLASH operation to complete by polling on QW flag to be reset.
     Even if the FLASH operation fails, the QW flag will be reset and an error
     flag will be set */

  uint32_t bsyflag = FLASH_FLAG_QW_BANK1;
 80e24ca:	2304      	movs	r3, #4
 80e24cc:	613b      	str	r3, [r7, #16]
  uint32_t errorflag = 0;
 80e24ce:	2300      	movs	r3, #0
 80e24d0:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80e24d2:	f7ff f80d 	bl	80e14f0 <HAL_GetTick>
 80e24d6:	60f8      	str	r0, [r7, #12]
    /* Select bsyflag depending on Bank */
    bsyflag = FLASH_FLAG_QW_BANK2;
  }
#endif /* DUAL_BANK */

  while(__HAL_FLASH_GET_FLAG(bsyflag))
 80e24d8:	e010      	b.n	80e24fc <FLASH_WaitForLastOperation+0x3c>
  {
    if(Timeout != HAL_MAX_DELAY)
 80e24da:	687b      	ldr	r3, [r7, #4]
 80e24dc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80e24e0:	d00c      	beq.n	80e24fc <FLASH_WaitForLastOperation+0x3c>
    {
      if(((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80e24e2:	f7ff f805 	bl	80e14f0 <HAL_GetTick>
 80e24e6:	4602      	mov	r2, r0
 80e24e8:	68fb      	ldr	r3, [r7, #12]
 80e24ea:	1ad3      	subs	r3, r2, r3
 80e24ec:	687a      	ldr	r2, [r7, #4]
 80e24ee:	429a      	cmp	r2, r3
 80e24f0:	d302      	bcc.n	80e24f8 <FLASH_WaitForLastOperation+0x38>
 80e24f2:	687b      	ldr	r3, [r7, #4]
 80e24f4:	2b00      	cmp	r3, #0
 80e24f6:	d101      	bne.n	80e24fc <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 80e24f8:	2303      	movs	r3, #3
 80e24fa:	e02d      	b.n	80e2558 <FLASH_WaitForLastOperation+0x98>
  while(__HAL_FLASH_GET_FLAG(bsyflag))
 80e24fc:	4b18      	ldr	r3, [pc, #96]	; (80e2560 <FLASH_WaitForLastOperation+0xa0>)
 80e24fe:	691a      	ldr	r2, [r3, #16]
 80e2500:	693b      	ldr	r3, [r7, #16]
 80e2502:	4013      	ands	r3, r2
 80e2504:	693a      	ldr	r2, [r7, #16]
 80e2506:	429a      	cmp	r2, r3
 80e2508:	d0e7      	beq.n	80e24da <FLASH_WaitForLastOperation+0x1a>
      }
    }
  }

  /* Get Error Flags */
  if (Bank == FLASH_BANK_1)
 80e250a:	683b      	ldr	r3, [r7, #0]
 80e250c:	2b01      	cmp	r3, #1
 80e250e:	d104      	bne.n	80e251a <FLASH_WaitForLastOperation+0x5a>
  {
    errorflag = FLASH->SR1 & FLASH_FLAG_ALL_ERRORS_BANK1;
 80e2510:	4b13      	ldr	r3, [pc, #76]	; (80e2560 <FLASH_WaitForLastOperation+0xa0>)
 80e2512:	691a      	ldr	r2, [r3, #16]
 80e2514:	4b13      	ldr	r3, [pc, #76]	; (80e2564 <FLASH_WaitForLastOperation+0xa4>)
 80e2516:	4013      	ands	r3, r2
 80e2518:	617b      	str	r3, [r7, #20]
    errorflag = (FLASH->SR2 & FLASH_FLAG_ALL_ERRORS_BANK2) | 0x80000000U;
  }
#endif /* DUAL_BANK */

  /* In case of error reported in Flash SR1 or SR2 register */
  if((errorflag & 0x7FFFFFFFU) != 0U)
 80e251a:	697b      	ldr	r3, [r7, #20]
 80e251c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80e2520:	2b00      	cmp	r3, #0
 80e2522:	d00a      	beq.n	80e253a <FLASH_WaitForLastOperation+0x7a>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= errorflag;
 80e2524:	4b10      	ldr	r3, [pc, #64]	; (80e2568 <FLASH_WaitForLastOperation+0xa8>)
 80e2526:	699a      	ldr	r2, [r3, #24]
 80e2528:	697b      	ldr	r3, [r7, #20]
 80e252a:	4313      	orrs	r3, r2
 80e252c:	4a0e      	ldr	r2, [pc, #56]	; (80e2568 <FLASH_WaitForLastOperation+0xa8>)
 80e252e:	6193      	str	r3, [r2, #24]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(errorflag);
 80e2530:	4a0b      	ldr	r2, [pc, #44]	; (80e2560 <FLASH_WaitForLastOperation+0xa0>)
 80e2532:	697b      	ldr	r3, [r7, #20]
 80e2534:	6153      	str	r3, [r2, #20]

    return HAL_ERROR;
 80e2536:	2301      	movs	r3, #1
 80e2538:	e00e      	b.n	80e2558 <FLASH_WaitForLastOperation+0x98>
  }

  /* Check FLASH End of Operation flag  */
  if(Bank == FLASH_BANK_1)
 80e253a:	683b      	ldr	r3, [r7, #0]
 80e253c:	2b01      	cmp	r3, #1
 80e253e:	d10a      	bne.n	80e2556 <FLASH_WaitForLastOperation+0x96>
  {
    if (__HAL_FLASH_GET_FLAG_BANK1(FLASH_FLAG_EOP_BANK1))
 80e2540:	4b07      	ldr	r3, [pc, #28]	; (80e2560 <FLASH_WaitForLastOperation+0xa0>)
 80e2542:	691b      	ldr	r3, [r3, #16]
 80e2544:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80e2548:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80e254c:	d103      	bne.n	80e2556 <FLASH_WaitForLastOperation+0x96>
    {
      /* Clear FLASH End of Operation pending bit */
      __HAL_FLASH_CLEAR_FLAG_BANK1(FLASH_FLAG_EOP_BANK1);
 80e254e:	4b04      	ldr	r3, [pc, #16]	; (80e2560 <FLASH_WaitForLastOperation+0xa0>)
 80e2550:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80e2554:	615a      	str	r2, [r3, #20]
      __HAL_FLASH_CLEAR_FLAG_BANK2(FLASH_FLAG_EOP_BANK2);
    }
  }
#endif /* DUAL_BANK */

  return HAL_OK;
 80e2556:	2300      	movs	r3, #0
}
 80e2558:	4618      	mov	r0, r3
 80e255a:	3718      	adds	r7, #24
 80e255c:	46bd      	mov	sp, r7
 80e255e:	bd80      	pop	{r7, pc}
 80e2560:	52002000 	.word	0x52002000
 80e2564:	17ee0000 	.word	0x17ee0000
 80e2568:	2400017c 	.word	0x2400017c

080e256c <HAL_FLASHEx_Erase>:
  *          the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 80e256c:	b580      	push	{r7, lr}
 80e256e:	b084      	sub	sp, #16
 80e2570:	af00      	add	r7, sp, #0
 80e2572:	6078      	str	r0, [r7, #4]
 80e2574:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80e2576:	2300      	movs	r3, #0
 80e2578:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));
  assert_param(IS_FLASH_BANK(pEraseInit->Banks));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80e257a:	4b3f      	ldr	r3, [pc, #252]	; (80e2678 <HAL_FLASHEx_Erase+0x10c>)
 80e257c:	7d1b      	ldrb	r3, [r3, #20]
 80e257e:	2b01      	cmp	r3, #1
 80e2580:	d101      	bne.n	80e2586 <HAL_FLASHEx_Erase+0x1a>
 80e2582:	2302      	movs	r3, #2
 80e2584:	e074      	b.n	80e2670 <HAL_FLASHEx_Erase+0x104>
 80e2586:	4b3c      	ldr	r3, [pc, #240]	; (80e2678 <HAL_FLASHEx_Erase+0x10c>)
 80e2588:	2201      	movs	r2, #1
 80e258a:	751a      	strb	r2, [r3, #20]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80e258c:	4b3a      	ldr	r3, [pc, #232]	; (80e2678 <HAL_FLASHEx_Erase+0x10c>)
 80e258e:	2200      	movs	r2, #0
 80e2590:	619a      	str	r2, [r3, #24]

  /* Wait for last operation to be completed on Bank1 */
  if((pEraseInit->Banks & FLASH_BANK_1) == FLASH_BANK_1)
 80e2592:	687b      	ldr	r3, [r7, #4]
 80e2594:	685b      	ldr	r3, [r3, #4]
 80e2596:	f003 0301 	and.w	r3, r3, #1
 80e259a:	2b00      	cmp	r3, #0
 80e259c:	d009      	beq.n	80e25b2 <HAL_FLASHEx_Erase+0x46>
  {
    if(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_1) != HAL_OK)
 80e259e:	2101      	movs	r1, #1
 80e25a0:	f24c 3050 	movw	r0, #50000	; 0xc350
 80e25a4:	f7ff ff8c 	bl	80e24c0 <FLASH_WaitForLastOperation>
 80e25a8:	4603      	mov	r3, r0
 80e25aa:	2b00      	cmp	r3, #0
 80e25ac:	d001      	beq.n	80e25b2 <HAL_FLASHEx_Erase+0x46>
    {
      status = HAL_ERROR;
 80e25ae:	2301      	movs	r3, #1
 80e25b0:	73fb      	strb	r3, [r7, #15]
      status = HAL_ERROR;
    }
  }
#endif /* DUAL_BANK */

  if(status == HAL_OK)
 80e25b2:	7bfb      	ldrb	r3, [r7, #15]
 80e25b4:	2b00      	cmp	r3, #0
 80e25b6:	d157      	bne.n	80e2668 <HAL_FLASHEx_Erase+0xfc>
  {
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80e25b8:	687b      	ldr	r3, [r7, #4]
 80e25ba:	681b      	ldr	r3, [r3, #0]
 80e25bc:	2b01      	cmp	r3, #1
 80e25be:	d11e      	bne.n	80e25fe <HAL_FLASHEx_Erase+0x92>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->VoltageRange, pEraseInit->Banks);
 80e25c0:	687b      	ldr	r3, [r7, #4]
 80e25c2:	691a      	ldr	r2, [r3, #16]
 80e25c4:	687b      	ldr	r3, [r7, #4]
 80e25c6:	685b      	ldr	r3, [r3, #4]
 80e25c8:	4619      	mov	r1, r3
 80e25ca:	4610      	mov	r0, r2
 80e25cc:	f000 f85a 	bl	80e2684 <FLASH_MassErase>

      /* Wait for last operation to be completed on Bank 1 */
      if((pEraseInit->Banks & FLASH_BANK_1) == FLASH_BANK_1)
 80e25d0:	687b      	ldr	r3, [r7, #4]
 80e25d2:	685b      	ldr	r3, [r3, #4]
 80e25d4:	f003 0301 	and.w	r3, r3, #1
 80e25d8:	2b00      	cmp	r3, #0
 80e25da:	d045      	beq.n	80e2668 <HAL_FLASHEx_Erase+0xfc>
      {
        if(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_1) != HAL_OK)
 80e25dc:	2101      	movs	r1, #1
 80e25de:	f24c 3050 	movw	r0, #50000	; 0xc350
 80e25e2:	f7ff ff6d 	bl	80e24c0 <FLASH_WaitForLastOperation>
 80e25e6:	4603      	mov	r3, r0
 80e25e8:	2b00      	cmp	r3, #0
 80e25ea:	d001      	beq.n	80e25f0 <HAL_FLASHEx_Erase+0x84>
        {
          status = HAL_ERROR;
 80e25ec:	2301      	movs	r3, #1
 80e25ee:	73fb      	strb	r3, [r7, #15]
        }
        /* if the erase operation is completed, disable the Bank1 BER Bit */
        FLASH->CR1 &= (~FLASH_CR_BER);
 80e25f0:	4b22      	ldr	r3, [pc, #136]	; (80e267c <HAL_FLASHEx_Erase+0x110>)
 80e25f2:	68db      	ldr	r3, [r3, #12]
 80e25f4:	4a21      	ldr	r2, [pc, #132]	; (80e267c <HAL_FLASHEx_Erase+0x110>)
 80e25f6:	f023 0308 	bic.w	r3, r3, #8
 80e25fa:	60d3      	str	r3, [r2, #12]
 80e25fc:	e034      	b.n	80e2668 <HAL_FLASHEx_Erase+0xfc>
#endif /* DUAL_BANK */
    }
    else
    {
      /*Initialization of SectorError variable*/
      *SectorError = 0xFFFFFFFFU;
 80e25fe:	683b      	ldr	r3, [r7, #0]
 80e2600:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80e2604:	601a      	str	r2, [r3, #0]

      /* Erase by sector by sector to be done*/
      for(sector_index = pEraseInit->Sector; sector_index < (pEraseInit->NbSectors + pEraseInit->Sector); sector_index++)
 80e2606:	687b      	ldr	r3, [r7, #4]
 80e2608:	689b      	ldr	r3, [r3, #8]
 80e260a:	60bb      	str	r3, [r7, #8]
 80e260c:	e024      	b.n	80e2658 <HAL_FLASHEx_Erase+0xec>
      {
        FLASH_Erase_Sector(sector_index, pEraseInit->Banks, pEraseInit->VoltageRange);
 80e260e:	687b      	ldr	r3, [r7, #4]
 80e2610:	6859      	ldr	r1, [r3, #4]
 80e2612:	687b      	ldr	r3, [r7, #4]
 80e2614:	691b      	ldr	r3, [r3, #16]
 80e2616:	461a      	mov	r2, r3
 80e2618:	68b8      	ldr	r0, [r7, #8]
 80e261a:	f000 f857 	bl	80e26cc <FLASH_Erase_Sector>

        if((pEraseInit->Banks & FLASH_BANK_1) == FLASH_BANK_1)
 80e261e:	687b      	ldr	r3, [r7, #4]
 80e2620:	685b      	ldr	r3, [r3, #4]
 80e2622:	f003 0301 	and.w	r3, r3, #1
 80e2626:	2b00      	cmp	r3, #0
 80e2628:	d00c      	beq.n	80e2644 <HAL_FLASHEx_Erase+0xd8>
        {
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_1);
 80e262a:	2101      	movs	r1, #1
 80e262c:	f24c 3050 	movw	r0, #50000	; 0xc350
 80e2630:	f7ff ff46 	bl	80e24c0 <FLASH_WaitForLastOperation>
 80e2634:	4603      	mov	r3, r0
 80e2636:	73fb      	strb	r3, [r7, #15]

          /* If the erase operation is completed, disable the SER Bit */
          FLASH->CR1 &= (~(FLASH_CR_SER | FLASH_CR_SNB));
 80e2638:	4b10      	ldr	r3, [pc, #64]	; (80e267c <HAL_FLASHEx_Erase+0x110>)
 80e263a:	68da      	ldr	r2, [r3, #12]
 80e263c:	490f      	ldr	r1, [pc, #60]	; (80e267c <HAL_FLASHEx_Erase+0x110>)
 80e263e:	4b10      	ldr	r3, [pc, #64]	; (80e2680 <HAL_FLASHEx_Erase+0x114>)
 80e2640:	4013      	ands	r3, r2
 80e2642:	60cb      	str	r3, [r1, #12]
          /* If the erase operation is completed, disable the SER Bit */
          FLASH->CR2 &= (~(FLASH_CR_SER | FLASH_CR_SNB));
        }
#endif /* DUAL_BANK */

        if(status != HAL_OK)
 80e2644:	7bfb      	ldrb	r3, [r7, #15]
 80e2646:	2b00      	cmp	r3, #0
 80e2648:	d003      	beq.n	80e2652 <HAL_FLASHEx_Erase+0xe6>
        {
          /* In case of error, stop erase procedure and return the faulty sector */
          *SectorError = sector_index;
 80e264a:	683b      	ldr	r3, [r7, #0]
 80e264c:	68ba      	ldr	r2, [r7, #8]
 80e264e:	601a      	str	r2, [r3, #0]
          break;
 80e2650:	e00a      	b.n	80e2668 <HAL_FLASHEx_Erase+0xfc>
      for(sector_index = pEraseInit->Sector; sector_index < (pEraseInit->NbSectors + pEraseInit->Sector); sector_index++)
 80e2652:	68bb      	ldr	r3, [r7, #8]
 80e2654:	3301      	adds	r3, #1
 80e2656:	60bb      	str	r3, [r7, #8]
 80e2658:	687b      	ldr	r3, [r7, #4]
 80e265a:	68da      	ldr	r2, [r3, #12]
 80e265c:	687b      	ldr	r3, [r7, #4]
 80e265e:	689b      	ldr	r3, [r3, #8]
 80e2660:	4413      	add	r3, r2
 80e2662:	68ba      	ldr	r2, [r7, #8]
 80e2664:	429a      	cmp	r2, r3
 80e2666:	d3d2      	bcc.n	80e260e <HAL_FLASHEx_Erase+0xa2>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80e2668:	4b03      	ldr	r3, [pc, #12]	; (80e2678 <HAL_FLASHEx_Erase+0x10c>)
 80e266a:	2200      	movs	r2, #0
 80e266c:	751a      	strb	r2, [r3, #20]

  return status;
 80e266e:	7bfb      	ldrb	r3, [r7, #15]
}
 80e2670:	4618      	mov	r0, r3
 80e2672:	3710      	adds	r7, #16
 80e2674:	46bd      	mov	sp, r7
 80e2676:	bd80      	pop	{r7, pc}
 80e2678:	2400017c 	.word	0x2400017c
 80e267c:	52002000 	.word	0x52002000
 80e2680:	fffff8fb 	.word	0xfffff8fb

080e2684 <FLASH_MassErase>:
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  *
  * @retval HAL Status
  */
static void FLASH_MassErase(uint32_t VoltageRange, uint32_t Banks)
{
 80e2684:	b480      	push	{r7}
 80e2686:	b083      	sub	sp, #12
 80e2688:	af00      	add	r7, sp, #0
 80e268a:	6078      	str	r0, [r7, #4]
 80e268c:	6039      	str	r1, [r7, #0]
  }
  else
#endif /* DUAL_BANK */
  {
    /* Proceed to erase Flash Bank  */
    if((Banks & FLASH_BANK_1) == FLASH_BANK_1)
 80e268e:	683b      	ldr	r3, [r7, #0]
 80e2690:	f003 0301 	and.w	r3, r3, #1
 80e2694:	2b00      	cmp	r3, #0
 80e2696:	d011      	beq.n	80e26bc <FLASH_MassErase+0x38>
    {
#if defined (FLASH_CR_PSIZE)
      /* Set Program/erase VoltageRange for Bank1 */
      FLASH->CR1 &= (~FLASH_CR_PSIZE);
 80e2698:	4b0b      	ldr	r3, [pc, #44]	; (80e26c8 <FLASH_MassErase+0x44>)
 80e269a:	68db      	ldr	r3, [r3, #12]
 80e269c:	4a0a      	ldr	r2, [pc, #40]	; (80e26c8 <FLASH_MassErase+0x44>)
 80e269e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80e26a2:	60d3      	str	r3, [r2, #12]
      FLASH->CR1 |=  VoltageRange;
 80e26a4:	4b08      	ldr	r3, [pc, #32]	; (80e26c8 <FLASH_MassErase+0x44>)
 80e26a6:	68da      	ldr	r2, [r3, #12]
 80e26a8:	4907      	ldr	r1, [pc, #28]	; (80e26c8 <FLASH_MassErase+0x44>)
 80e26aa:	687b      	ldr	r3, [r7, #4]
 80e26ac:	4313      	orrs	r3, r2
 80e26ae:	60cb      	str	r3, [r1, #12]
#endif /* FLASH_CR_PSIZE */

      /* Erase Bank1 */
      FLASH->CR1 |= (FLASH_CR_BER | FLASH_CR_START);
 80e26b0:	4b05      	ldr	r3, [pc, #20]	; (80e26c8 <FLASH_MassErase+0x44>)
 80e26b2:	68db      	ldr	r3, [r3, #12]
 80e26b4:	4a04      	ldr	r2, [pc, #16]	; (80e26c8 <FLASH_MassErase+0x44>)
 80e26b6:	f043 0388 	orr.w	r3, r3, #136	; 0x88
 80e26ba:	60d3      	str	r3, [r2, #12]
      /* Erase Bank2 */
      FLASH->CR2 |= (FLASH_CR_BER | FLASH_CR_START);
    }
#endif /* DUAL_BANK */
  }
}
 80e26bc:	bf00      	nop
 80e26be:	370c      	adds	r7, #12
 80e26c0:	46bd      	mov	sp, r7
 80e26c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e26c6:	4770      	bx	lr
 80e26c8:	52002000 	.word	0x52002000

080e26cc <FLASH_Erase_Sector>:
  *            @arg FLASH_VOLTAGE_RANGE_4 : Flash program/erase by 64 bits
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint32_t Banks, uint32_t VoltageRange)
{
 80e26cc:	b480      	push	{r7}
 80e26ce:	b085      	sub	sp, #20
 80e26d0:	af00      	add	r7, sp, #0
 80e26d2:	60f8      	str	r0, [r7, #12]
 80e26d4:	60b9      	str	r1, [r7, #8]
 80e26d6:	607a      	str	r2, [r7, #4]
  assert_param(IS_VOLTAGERANGE(VoltageRange));
#else
  UNUSED(VoltageRange);
#endif /* FLASH_CR_PSIZE */

  if((Banks & FLASH_BANK_1) == FLASH_BANK_1)
 80e26d8:	68bb      	ldr	r3, [r7, #8]
 80e26da:	f003 0301 	and.w	r3, r3, #1
 80e26de:	2b00      	cmp	r3, #0
 80e26e0:	d010      	beq.n	80e2704 <FLASH_Erase_Sector+0x38>
  {
#if defined (FLASH_CR_PSIZE)
    /* Reset Program/erase VoltageRange and Sector Number for Bank1 */
    FLASH->CR1 &= ~(FLASH_CR_PSIZE | FLASH_CR_SNB);
 80e26e2:	4b0b      	ldr	r3, [pc, #44]	; (80e2710 <FLASH_Erase_Sector+0x44>)
 80e26e4:	68db      	ldr	r3, [r3, #12]
 80e26e6:	4a0a      	ldr	r2, [pc, #40]	; (80e2710 <FLASH_Erase_Sector+0x44>)
 80e26e8:	f423 63e6 	bic.w	r3, r3, #1840	; 0x730
 80e26ec:	60d3      	str	r3, [r2, #12]

    FLASH->CR1 |= (FLASH_CR_SER | VoltageRange | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
 80e26ee:	4b08      	ldr	r3, [pc, #32]	; (80e2710 <FLASH_Erase_Sector+0x44>)
 80e26f0:	68da      	ldr	r2, [r3, #12]
 80e26f2:	68fb      	ldr	r3, [r7, #12]
 80e26f4:	0219      	lsls	r1, r3, #8
 80e26f6:	687b      	ldr	r3, [r7, #4]
 80e26f8:	430b      	orrs	r3, r1
 80e26fa:	4313      	orrs	r3, r2
 80e26fc:	4a04      	ldr	r2, [pc, #16]	; (80e2710 <FLASH_Erase_Sector+0x44>)
 80e26fe:	f043 0384 	orr.w	r3, r3, #132	; 0x84
 80e2702:	60d3      	str	r3, [r2, #12]

    FLASH->CR2 |= (FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
#endif /* FLASH_CR_PSIZE */
  }
#endif /* DUAL_BANK */
}
 80e2704:	bf00      	nop
 80e2706:	3714      	adds	r7, #20
 80e2708:	46bd      	mov	sp, r7
 80e270a:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e270e:	4770      	bx	lr
 80e2710:	52002000 	.word	0x52002000

080e2714 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80e2714:	b480      	push	{r7}
 80e2716:	b089      	sub	sp, #36	; 0x24
 80e2718:	af00      	add	r7, sp, #0
 80e271a:	6078      	str	r0, [r7, #4]
 80e271c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80e271e:	2300      	movs	r3, #0
 80e2720:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80e2722:	4b86      	ldr	r3, [pc, #536]	; (80e293c <HAL_GPIO_Init+0x228>)
 80e2724:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80e2726:	e18c      	b.n	80e2a42 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80e2728:	683b      	ldr	r3, [r7, #0]
 80e272a:	681a      	ldr	r2, [r3, #0]
 80e272c:	2101      	movs	r1, #1
 80e272e:	69fb      	ldr	r3, [r7, #28]
 80e2730:	fa01 f303 	lsl.w	r3, r1, r3
 80e2734:	4013      	ands	r3, r2
 80e2736:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80e2738:	693b      	ldr	r3, [r7, #16]
 80e273a:	2b00      	cmp	r3, #0
 80e273c:	f000 817e 	beq.w	80e2a3c <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80e2740:	683b      	ldr	r3, [r7, #0]
 80e2742:	685b      	ldr	r3, [r3, #4]
 80e2744:	f003 0303 	and.w	r3, r3, #3
 80e2748:	2b01      	cmp	r3, #1
 80e274a:	d005      	beq.n	80e2758 <HAL_GPIO_Init+0x44>
 80e274c:	683b      	ldr	r3, [r7, #0]
 80e274e:	685b      	ldr	r3, [r3, #4]
 80e2750:	f003 0303 	and.w	r3, r3, #3
 80e2754:	2b02      	cmp	r3, #2
 80e2756:	d130      	bne.n	80e27ba <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80e2758:	687b      	ldr	r3, [r7, #4]
 80e275a:	689b      	ldr	r3, [r3, #8]
 80e275c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80e275e:	69fb      	ldr	r3, [r7, #28]
 80e2760:	005b      	lsls	r3, r3, #1
 80e2762:	2203      	movs	r2, #3
 80e2764:	fa02 f303 	lsl.w	r3, r2, r3
 80e2768:	43db      	mvns	r3, r3
 80e276a:	69ba      	ldr	r2, [r7, #24]
 80e276c:	4013      	ands	r3, r2
 80e276e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80e2770:	683b      	ldr	r3, [r7, #0]
 80e2772:	68da      	ldr	r2, [r3, #12]
 80e2774:	69fb      	ldr	r3, [r7, #28]
 80e2776:	005b      	lsls	r3, r3, #1
 80e2778:	fa02 f303 	lsl.w	r3, r2, r3
 80e277c:	69ba      	ldr	r2, [r7, #24]
 80e277e:	4313      	orrs	r3, r2
 80e2780:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80e2782:	687b      	ldr	r3, [r7, #4]
 80e2784:	69ba      	ldr	r2, [r7, #24]
 80e2786:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80e2788:	687b      	ldr	r3, [r7, #4]
 80e278a:	685b      	ldr	r3, [r3, #4]
 80e278c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80e278e:	2201      	movs	r2, #1
 80e2790:	69fb      	ldr	r3, [r7, #28]
 80e2792:	fa02 f303 	lsl.w	r3, r2, r3
 80e2796:	43db      	mvns	r3, r3
 80e2798:	69ba      	ldr	r2, [r7, #24]
 80e279a:	4013      	ands	r3, r2
 80e279c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80e279e:	683b      	ldr	r3, [r7, #0]
 80e27a0:	685b      	ldr	r3, [r3, #4]
 80e27a2:	091b      	lsrs	r3, r3, #4
 80e27a4:	f003 0201 	and.w	r2, r3, #1
 80e27a8:	69fb      	ldr	r3, [r7, #28]
 80e27aa:	fa02 f303 	lsl.w	r3, r2, r3
 80e27ae:	69ba      	ldr	r2, [r7, #24]
 80e27b0:	4313      	orrs	r3, r2
 80e27b2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80e27b4:	687b      	ldr	r3, [r7, #4]
 80e27b6:	69ba      	ldr	r2, [r7, #24]
 80e27b8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80e27ba:	683b      	ldr	r3, [r7, #0]
 80e27bc:	685b      	ldr	r3, [r3, #4]
 80e27be:	f003 0303 	and.w	r3, r3, #3
 80e27c2:	2b03      	cmp	r3, #3
 80e27c4:	d017      	beq.n	80e27f6 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80e27c6:	687b      	ldr	r3, [r7, #4]
 80e27c8:	68db      	ldr	r3, [r3, #12]
 80e27ca:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80e27cc:	69fb      	ldr	r3, [r7, #28]
 80e27ce:	005b      	lsls	r3, r3, #1
 80e27d0:	2203      	movs	r2, #3
 80e27d2:	fa02 f303 	lsl.w	r3, r2, r3
 80e27d6:	43db      	mvns	r3, r3
 80e27d8:	69ba      	ldr	r2, [r7, #24]
 80e27da:	4013      	ands	r3, r2
 80e27dc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80e27de:	683b      	ldr	r3, [r7, #0]
 80e27e0:	689a      	ldr	r2, [r3, #8]
 80e27e2:	69fb      	ldr	r3, [r7, #28]
 80e27e4:	005b      	lsls	r3, r3, #1
 80e27e6:	fa02 f303 	lsl.w	r3, r2, r3
 80e27ea:	69ba      	ldr	r2, [r7, #24]
 80e27ec:	4313      	orrs	r3, r2
 80e27ee:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80e27f0:	687b      	ldr	r3, [r7, #4]
 80e27f2:	69ba      	ldr	r2, [r7, #24]
 80e27f4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80e27f6:	683b      	ldr	r3, [r7, #0]
 80e27f8:	685b      	ldr	r3, [r3, #4]
 80e27fa:	f003 0303 	and.w	r3, r3, #3
 80e27fe:	2b02      	cmp	r3, #2
 80e2800:	d123      	bne.n	80e284a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80e2802:	69fb      	ldr	r3, [r7, #28]
 80e2804:	08da      	lsrs	r2, r3, #3
 80e2806:	687b      	ldr	r3, [r7, #4]
 80e2808:	3208      	adds	r2, #8
 80e280a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80e280e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80e2810:	69fb      	ldr	r3, [r7, #28]
 80e2812:	f003 0307 	and.w	r3, r3, #7
 80e2816:	009b      	lsls	r3, r3, #2
 80e2818:	220f      	movs	r2, #15
 80e281a:	fa02 f303 	lsl.w	r3, r2, r3
 80e281e:	43db      	mvns	r3, r3
 80e2820:	69ba      	ldr	r2, [r7, #24]
 80e2822:	4013      	ands	r3, r2
 80e2824:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80e2826:	683b      	ldr	r3, [r7, #0]
 80e2828:	691a      	ldr	r2, [r3, #16]
 80e282a:	69fb      	ldr	r3, [r7, #28]
 80e282c:	f003 0307 	and.w	r3, r3, #7
 80e2830:	009b      	lsls	r3, r3, #2
 80e2832:	fa02 f303 	lsl.w	r3, r2, r3
 80e2836:	69ba      	ldr	r2, [r7, #24]
 80e2838:	4313      	orrs	r3, r2
 80e283a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80e283c:	69fb      	ldr	r3, [r7, #28]
 80e283e:	08da      	lsrs	r2, r3, #3
 80e2840:	687b      	ldr	r3, [r7, #4]
 80e2842:	3208      	adds	r2, #8
 80e2844:	69b9      	ldr	r1, [r7, #24]
 80e2846:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80e284a:	687b      	ldr	r3, [r7, #4]
 80e284c:	681b      	ldr	r3, [r3, #0]
 80e284e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80e2850:	69fb      	ldr	r3, [r7, #28]
 80e2852:	005b      	lsls	r3, r3, #1
 80e2854:	2203      	movs	r2, #3
 80e2856:	fa02 f303 	lsl.w	r3, r2, r3
 80e285a:	43db      	mvns	r3, r3
 80e285c:	69ba      	ldr	r2, [r7, #24]
 80e285e:	4013      	ands	r3, r2
 80e2860:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80e2862:	683b      	ldr	r3, [r7, #0]
 80e2864:	685b      	ldr	r3, [r3, #4]
 80e2866:	f003 0203 	and.w	r2, r3, #3
 80e286a:	69fb      	ldr	r3, [r7, #28]
 80e286c:	005b      	lsls	r3, r3, #1
 80e286e:	fa02 f303 	lsl.w	r3, r2, r3
 80e2872:	69ba      	ldr	r2, [r7, #24]
 80e2874:	4313      	orrs	r3, r2
 80e2876:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80e2878:	687b      	ldr	r3, [r7, #4]
 80e287a:	69ba      	ldr	r2, [r7, #24]
 80e287c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80e287e:	683b      	ldr	r3, [r7, #0]
 80e2880:	685b      	ldr	r3, [r3, #4]
 80e2882:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80e2886:	2b00      	cmp	r3, #0
 80e2888:	f000 80d8 	beq.w	80e2a3c <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80e288c:	4b2c      	ldr	r3, [pc, #176]	; (80e2940 <HAL_GPIO_Init+0x22c>)
 80e288e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80e2892:	4a2b      	ldr	r2, [pc, #172]	; (80e2940 <HAL_GPIO_Init+0x22c>)
 80e2894:	f043 0302 	orr.w	r3, r3, #2
 80e2898:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80e289c:	4b28      	ldr	r3, [pc, #160]	; (80e2940 <HAL_GPIO_Init+0x22c>)
 80e289e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80e28a2:	f003 0302 	and.w	r3, r3, #2
 80e28a6:	60fb      	str	r3, [r7, #12]
 80e28a8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80e28aa:	4a26      	ldr	r2, [pc, #152]	; (80e2944 <HAL_GPIO_Init+0x230>)
 80e28ac:	69fb      	ldr	r3, [r7, #28]
 80e28ae:	089b      	lsrs	r3, r3, #2
 80e28b0:	3302      	adds	r3, #2
 80e28b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80e28b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80e28b8:	69fb      	ldr	r3, [r7, #28]
 80e28ba:	f003 0303 	and.w	r3, r3, #3
 80e28be:	009b      	lsls	r3, r3, #2
 80e28c0:	220f      	movs	r2, #15
 80e28c2:	fa02 f303 	lsl.w	r3, r2, r3
 80e28c6:	43db      	mvns	r3, r3
 80e28c8:	69ba      	ldr	r2, [r7, #24]
 80e28ca:	4013      	ands	r3, r2
 80e28cc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80e28ce:	687b      	ldr	r3, [r7, #4]
 80e28d0:	4a1d      	ldr	r2, [pc, #116]	; (80e2948 <HAL_GPIO_Init+0x234>)
 80e28d2:	4293      	cmp	r3, r2
 80e28d4:	d04a      	beq.n	80e296c <HAL_GPIO_Init+0x258>
 80e28d6:	687b      	ldr	r3, [r7, #4]
 80e28d8:	4a1c      	ldr	r2, [pc, #112]	; (80e294c <HAL_GPIO_Init+0x238>)
 80e28da:	4293      	cmp	r3, r2
 80e28dc:	d02b      	beq.n	80e2936 <HAL_GPIO_Init+0x222>
 80e28de:	687b      	ldr	r3, [r7, #4]
 80e28e0:	4a1b      	ldr	r2, [pc, #108]	; (80e2950 <HAL_GPIO_Init+0x23c>)
 80e28e2:	4293      	cmp	r3, r2
 80e28e4:	d025      	beq.n	80e2932 <HAL_GPIO_Init+0x21e>
 80e28e6:	687b      	ldr	r3, [r7, #4]
 80e28e8:	4a1a      	ldr	r2, [pc, #104]	; (80e2954 <HAL_GPIO_Init+0x240>)
 80e28ea:	4293      	cmp	r3, r2
 80e28ec:	d01f      	beq.n	80e292e <HAL_GPIO_Init+0x21a>
 80e28ee:	687b      	ldr	r3, [r7, #4]
 80e28f0:	4a19      	ldr	r2, [pc, #100]	; (80e2958 <HAL_GPIO_Init+0x244>)
 80e28f2:	4293      	cmp	r3, r2
 80e28f4:	d019      	beq.n	80e292a <HAL_GPIO_Init+0x216>
 80e28f6:	687b      	ldr	r3, [r7, #4]
 80e28f8:	4a18      	ldr	r2, [pc, #96]	; (80e295c <HAL_GPIO_Init+0x248>)
 80e28fa:	4293      	cmp	r3, r2
 80e28fc:	d013      	beq.n	80e2926 <HAL_GPIO_Init+0x212>
 80e28fe:	687b      	ldr	r3, [r7, #4]
 80e2900:	4a17      	ldr	r2, [pc, #92]	; (80e2960 <HAL_GPIO_Init+0x24c>)
 80e2902:	4293      	cmp	r3, r2
 80e2904:	d00d      	beq.n	80e2922 <HAL_GPIO_Init+0x20e>
 80e2906:	687b      	ldr	r3, [r7, #4]
 80e2908:	4a16      	ldr	r2, [pc, #88]	; (80e2964 <HAL_GPIO_Init+0x250>)
 80e290a:	4293      	cmp	r3, r2
 80e290c:	d007      	beq.n	80e291e <HAL_GPIO_Init+0x20a>
 80e290e:	687b      	ldr	r3, [r7, #4]
 80e2910:	4a15      	ldr	r2, [pc, #84]	; (80e2968 <HAL_GPIO_Init+0x254>)
 80e2912:	4293      	cmp	r3, r2
 80e2914:	d101      	bne.n	80e291a <HAL_GPIO_Init+0x206>
 80e2916:	2309      	movs	r3, #9
 80e2918:	e029      	b.n	80e296e <HAL_GPIO_Init+0x25a>
 80e291a:	230a      	movs	r3, #10
 80e291c:	e027      	b.n	80e296e <HAL_GPIO_Init+0x25a>
 80e291e:	2307      	movs	r3, #7
 80e2920:	e025      	b.n	80e296e <HAL_GPIO_Init+0x25a>
 80e2922:	2306      	movs	r3, #6
 80e2924:	e023      	b.n	80e296e <HAL_GPIO_Init+0x25a>
 80e2926:	2305      	movs	r3, #5
 80e2928:	e021      	b.n	80e296e <HAL_GPIO_Init+0x25a>
 80e292a:	2304      	movs	r3, #4
 80e292c:	e01f      	b.n	80e296e <HAL_GPIO_Init+0x25a>
 80e292e:	2303      	movs	r3, #3
 80e2930:	e01d      	b.n	80e296e <HAL_GPIO_Init+0x25a>
 80e2932:	2302      	movs	r3, #2
 80e2934:	e01b      	b.n	80e296e <HAL_GPIO_Init+0x25a>
 80e2936:	2301      	movs	r3, #1
 80e2938:	e019      	b.n	80e296e <HAL_GPIO_Init+0x25a>
 80e293a:	bf00      	nop
 80e293c:	58000080 	.word	0x58000080
 80e2940:	58024400 	.word	0x58024400
 80e2944:	58000400 	.word	0x58000400
 80e2948:	58020000 	.word	0x58020000
 80e294c:	58020400 	.word	0x58020400
 80e2950:	58020800 	.word	0x58020800
 80e2954:	58020c00 	.word	0x58020c00
 80e2958:	58021000 	.word	0x58021000
 80e295c:	58021400 	.word	0x58021400
 80e2960:	58021800 	.word	0x58021800
 80e2964:	58021c00 	.word	0x58021c00
 80e2968:	58022400 	.word	0x58022400
 80e296c:	2300      	movs	r3, #0
 80e296e:	69fa      	ldr	r2, [r7, #28]
 80e2970:	f002 0203 	and.w	r2, r2, #3
 80e2974:	0092      	lsls	r2, r2, #2
 80e2976:	4093      	lsls	r3, r2
 80e2978:	69ba      	ldr	r2, [r7, #24]
 80e297a:	4313      	orrs	r3, r2
 80e297c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80e297e:	4938      	ldr	r1, [pc, #224]	; (80e2a60 <HAL_GPIO_Init+0x34c>)
 80e2980:	69fb      	ldr	r3, [r7, #28]
 80e2982:	089b      	lsrs	r3, r3, #2
 80e2984:	3302      	adds	r3, #2
 80e2986:	69ba      	ldr	r2, [r7, #24]
 80e2988:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80e298c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80e2990:	681b      	ldr	r3, [r3, #0]
 80e2992:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80e2994:	693b      	ldr	r3, [r7, #16]
 80e2996:	43db      	mvns	r3, r3
 80e2998:	69ba      	ldr	r2, [r7, #24]
 80e299a:	4013      	ands	r3, r2
 80e299c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80e299e:	683b      	ldr	r3, [r7, #0]
 80e29a0:	685b      	ldr	r3, [r3, #4]
 80e29a2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80e29a6:	2b00      	cmp	r3, #0
 80e29a8:	d003      	beq.n	80e29b2 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 80e29aa:	69ba      	ldr	r2, [r7, #24]
 80e29ac:	693b      	ldr	r3, [r7, #16]
 80e29ae:	4313      	orrs	r3, r2
 80e29b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80e29b2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80e29b6:	69bb      	ldr	r3, [r7, #24]
 80e29b8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80e29ba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80e29be:	685b      	ldr	r3, [r3, #4]
 80e29c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80e29c2:	693b      	ldr	r3, [r7, #16]
 80e29c4:	43db      	mvns	r3, r3
 80e29c6:	69ba      	ldr	r2, [r7, #24]
 80e29c8:	4013      	ands	r3, r2
 80e29ca:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80e29cc:	683b      	ldr	r3, [r7, #0]
 80e29ce:	685b      	ldr	r3, [r3, #4]
 80e29d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80e29d4:	2b00      	cmp	r3, #0
 80e29d6:	d003      	beq.n	80e29e0 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 80e29d8:	69ba      	ldr	r2, [r7, #24]
 80e29da:	693b      	ldr	r3, [r7, #16]
 80e29dc:	4313      	orrs	r3, r2
 80e29de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80e29e0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80e29e4:	69bb      	ldr	r3, [r7, #24]
 80e29e6:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80e29e8:	697b      	ldr	r3, [r7, #20]
 80e29ea:	685b      	ldr	r3, [r3, #4]
 80e29ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80e29ee:	693b      	ldr	r3, [r7, #16]
 80e29f0:	43db      	mvns	r3, r3
 80e29f2:	69ba      	ldr	r2, [r7, #24]
 80e29f4:	4013      	ands	r3, r2
 80e29f6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80e29f8:	683b      	ldr	r3, [r7, #0]
 80e29fa:	685b      	ldr	r3, [r3, #4]
 80e29fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80e2a00:	2b00      	cmp	r3, #0
 80e2a02:	d003      	beq.n	80e2a0c <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 80e2a04:	69ba      	ldr	r2, [r7, #24]
 80e2a06:	693b      	ldr	r3, [r7, #16]
 80e2a08:	4313      	orrs	r3, r2
 80e2a0a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80e2a0c:	697b      	ldr	r3, [r7, #20]
 80e2a0e:	69ba      	ldr	r2, [r7, #24]
 80e2a10:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80e2a12:	697b      	ldr	r3, [r7, #20]
 80e2a14:	681b      	ldr	r3, [r3, #0]
 80e2a16:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80e2a18:	693b      	ldr	r3, [r7, #16]
 80e2a1a:	43db      	mvns	r3, r3
 80e2a1c:	69ba      	ldr	r2, [r7, #24]
 80e2a1e:	4013      	ands	r3, r2
 80e2a20:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80e2a22:	683b      	ldr	r3, [r7, #0]
 80e2a24:	685b      	ldr	r3, [r3, #4]
 80e2a26:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80e2a2a:	2b00      	cmp	r3, #0
 80e2a2c:	d003      	beq.n	80e2a36 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 80e2a2e:	69ba      	ldr	r2, [r7, #24]
 80e2a30:	693b      	ldr	r3, [r7, #16]
 80e2a32:	4313      	orrs	r3, r2
 80e2a34:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80e2a36:	697b      	ldr	r3, [r7, #20]
 80e2a38:	69ba      	ldr	r2, [r7, #24]
 80e2a3a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80e2a3c:	69fb      	ldr	r3, [r7, #28]
 80e2a3e:	3301      	adds	r3, #1
 80e2a40:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80e2a42:	683b      	ldr	r3, [r7, #0]
 80e2a44:	681a      	ldr	r2, [r3, #0]
 80e2a46:	69fb      	ldr	r3, [r7, #28]
 80e2a48:	fa22 f303 	lsr.w	r3, r2, r3
 80e2a4c:	2b00      	cmp	r3, #0
 80e2a4e:	f47f ae6b 	bne.w	80e2728 <HAL_GPIO_Init+0x14>
  }
}
 80e2a52:	bf00      	nop
 80e2a54:	bf00      	nop
 80e2a56:	3724      	adds	r7, #36	; 0x24
 80e2a58:	46bd      	mov	sp, r7
 80e2a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e2a5e:	4770      	bx	lr
 80e2a60:	58000400 	.word	0x58000400

080e2a64 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80e2a64:	b480      	push	{r7}
 80e2a66:	b083      	sub	sp, #12
 80e2a68:	af00      	add	r7, sp, #0
 80e2a6a:	6078      	str	r0, [r7, #4]
 80e2a6c:	460b      	mov	r3, r1
 80e2a6e:	807b      	strh	r3, [r7, #2]
 80e2a70:	4613      	mov	r3, r2
 80e2a72:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80e2a74:	787b      	ldrb	r3, [r7, #1]
 80e2a76:	2b00      	cmp	r3, #0
 80e2a78:	d003      	beq.n	80e2a82 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80e2a7a:	887a      	ldrh	r2, [r7, #2]
 80e2a7c:	687b      	ldr	r3, [r7, #4]
 80e2a7e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80e2a80:	e003      	b.n	80e2a8a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80e2a82:	887b      	ldrh	r3, [r7, #2]
 80e2a84:	041a      	lsls	r2, r3, #16
 80e2a86:	687b      	ldr	r3, [r7, #4]
 80e2a88:	619a      	str	r2, [r3, #24]
}
 80e2a8a:	bf00      	nop
 80e2a8c:	370c      	adds	r7, #12
 80e2a8e:	46bd      	mov	sp, r7
 80e2a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e2a94:	4770      	bx	lr

080e2a96 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80e2a96:	b480      	push	{r7}
 80e2a98:	b085      	sub	sp, #20
 80e2a9a:	af00      	add	r7, sp, #0
 80e2a9c:	6078      	str	r0, [r7, #4]
 80e2a9e:	460b      	mov	r3, r1
 80e2aa0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80e2aa2:	687b      	ldr	r3, [r7, #4]
 80e2aa4:	695b      	ldr	r3, [r3, #20]
 80e2aa6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80e2aa8:	887a      	ldrh	r2, [r7, #2]
 80e2aaa:	68fb      	ldr	r3, [r7, #12]
 80e2aac:	4013      	ands	r3, r2
 80e2aae:	041a      	lsls	r2, r3, #16
 80e2ab0:	68fb      	ldr	r3, [r7, #12]
 80e2ab2:	43d9      	mvns	r1, r3
 80e2ab4:	887b      	ldrh	r3, [r7, #2]
 80e2ab6:	400b      	ands	r3, r1
 80e2ab8:	431a      	orrs	r2, r3
 80e2aba:	687b      	ldr	r3, [r7, #4]
 80e2abc:	619a      	str	r2, [r3, #24]
}
 80e2abe:	bf00      	nop
 80e2ac0:	3714      	adds	r7, #20
 80e2ac2:	46bd      	mov	sp, r7
 80e2ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e2ac8:	4770      	bx	lr
	...

080e2acc <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80e2acc:	b580      	push	{r7, lr}
 80e2ace:	b084      	sub	sp, #16
 80e2ad0:	af00      	add	r7, sp, #0
 80e2ad2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80e2ad4:	4b19      	ldr	r3, [pc, #100]	; (80e2b3c <HAL_PWREx_ConfigSupply+0x70>)
 80e2ad6:	68db      	ldr	r3, [r3, #12]
 80e2ad8:	f003 0304 	and.w	r3, r3, #4
 80e2adc:	2b04      	cmp	r3, #4
 80e2ade:	d00a      	beq.n	80e2af6 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80e2ae0:	4b16      	ldr	r3, [pc, #88]	; (80e2b3c <HAL_PWREx_ConfigSupply+0x70>)
 80e2ae2:	68db      	ldr	r3, [r3, #12]
 80e2ae4:	f003 0307 	and.w	r3, r3, #7
 80e2ae8:	687a      	ldr	r2, [r7, #4]
 80e2aea:	429a      	cmp	r2, r3
 80e2aec:	d001      	beq.n	80e2af2 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80e2aee:	2301      	movs	r3, #1
 80e2af0:	e01f      	b.n	80e2b32 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80e2af2:	2300      	movs	r3, #0
 80e2af4:	e01d      	b.n	80e2b32 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80e2af6:	4b11      	ldr	r3, [pc, #68]	; (80e2b3c <HAL_PWREx_ConfigSupply+0x70>)
 80e2af8:	68db      	ldr	r3, [r3, #12]
 80e2afa:	f023 0207 	bic.w	r2, r3, #7
 80e2afe:	490f      	ldr	r1, [pc, #60]	; (80e2b3c <HAL_PWREx_ConfigSupply+0x70>)
 80e2b00:	687b      	ldr	r3, [r7, #4]
 80e2b02:	4313      	orrs	r3, r2
 80e2b04:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80e2b06:	f7fe fcf3 	bl	80e14f0 <HAL_GetTick>
 80e2b0a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80e2b0c:	e009      	b.n	80e2b22 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80e2b0e:	f7fe fcef 	bl	80e14f0 <HAL_GetTick>
 80e2b12:	4602      	mov	r2, r0
 80e2b14:	68fb      	ldr	r3, [r7, #12]
 80e2b16:	1ad3      	subs	r3, r2, r3
 80e2b18:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80e2b1c:	d901      	bls.n	80e2b22 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80e2b1e:	2301      	movs	r3, #1
 80e2b20:	e007      	b.n	80e2b32 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80e2b22:	4b06      	ldr	r3, [pc, #24]	; (80e2b3c <HAL_PWREx_ConfigSupply+0x70>)
 80e2b24:	685b      	ldr	r3, [r3, #4]
 80e2b26:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80e2b2a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80e2b2e:	d1ee      	bne.n	80e2b0e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80e2b30:	2300      	movs	r3, #0
}
 80e2b32:	4618      	mov	r0, r3
 80e2b34:	3710      	adds	r7, #16
 80e2b36:	46bd      	mov	sp, r7
 80e2b38:	bd80      	pop	{r7, pc}
 80e2b3a:	bf00      	nop
 80e2b3c:	58024800 	.word	0x58024800

080e2b40 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80e2b40:	b580      	push	{r7, lr}
 80e2b42:	b08c      	sub	sp, #48	; 0x30
 80e2b44:	af00      	add	r7, sp, #0
 80e2b46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80e2b48:	687b      	ldr	r3, [r7, #4]
 80e2b4a:	2b00      	cmp	r3, #0
 80e2b4c:	d101      	bne.n	80e2b52 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80e2b4e:	2301      	movs	r3, #1
 80e2b50:	e39d      	b.n	80e328e <HAL_RCC_OscConfig+0x74e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80e2b52:	687b      	ldr	r3, [r7, #4]
 80e2b54:	681b      	ldr	r3, [r3, #0]
 80e2b56:	f003 0301 	and.w	r3, r3, #1
 80e2b5a:	2b00      	cmp	r3, #0
 80e2b5c:	f000 8087 	beq.w	80e2c6e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80e2b60:	4b88      	ldr	r3, [pc, #544]	; (80e2d84 <HAL_RCC_OscConfig+0x244>)
 80e2b62:	691b      	ldr	r3, [r3, #16]
 80e2b64:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80e2b68:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80e2b6a:	4b86      	ldr	r3, [pc, #536]	; (80e2d84 <HAL_RCC_OscConfig+0x244>)
 80e2b6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80e2b6e:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80e2b70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80e2b72:	2b10      	cmp	r3, #16
 80e2b74:	d007      	beq.n	80e2b86 <HAL_RCC_OscConfig+0x46>
 80e2b76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80e2b78:	2b18      	cmp	r3, #24
 80e2b7a:	d110      	bne.n	80e2b9e <HAL_RCC_OscConfig+0x5e>
 80e2b7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80e2b7e:	f003 0303 	and.w	r3, r3, #3
 80e2b82:	2b02      	cmp	r3, #2
 80e2b84:	d10b      	bne.n	80e2b9e <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80e2b86:	4b7f      	ldr	r3, [pc, #508]	; (80e2d84 <HAL_RCC_OscConfig+0x244>)
 80e2b88:	681b      	ldr	r3, [r3, #0]
 80e2b8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80e2b8e:	2b00      	cmp	r3, #0
 80e2b90:	d06c      	beq.n	80e2c6c <HAL_RCC_OscConfig+0x12c>
 80e2b92:	687b      	ldr	r3, [r7, #4]
 80e2b94:	685b      	ldr	r3, [r3, #4]
 80e2b96:	2b00      	cmp	r3, #0
 80e2b98:	d168      	bne.n	80e2c6c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80e2b9a:	2301      	movs	r3, #1
 80e2b9c:	e377      	b.n	80e328e <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80e2b9e:	687b      	ldr	r3, [r7, #4]
 80e2ba0:	685b      	ldr	r3, [r3, #4]
 80e2ba2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80e2ba6:	d106      	bne.n	80e2bb6 <HAL_RCC_OscConfig+0x76>
 80e2ba8:	4b76      	ldr	r3, [pc, #472]	; (80e2d84 <HAL_RCC_OscConfig+0x244>)
 80e2baa:	681b      	ldr	r3, [r3, #0]
 80e2bac:	4a75      	ldr	r2, [pc, #468]	; (80e2d84 <HAL_RCC_OscConfig+0x244>)
 80e2bae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80e2bb2:	6013      	str	r3, [r2, #0]
 80e2bb4:	e02e      	b.n	80e2c14 <HAL_RCC_OscConfig+0xd4>
 80e2bb6:	687b      	ldr	r3, [r7, #4]
 80e2bb8:	685b      	ldr	r3, [r3, #4]
 80e2bba:	2b00      	cmp	r3, #0
 80e2bbc:	d10c      	bne.n	80e2bd8 <HAL_RCC_OscConfig+0x98>
 80e2bbe:	4b71      	ldr	r3, [pc, #452]	; (80e2d84 <HAL_RCC_OscConfig+0x244>)
 80e2bc0:	681b      	ldr	r3, [r3, #0]
 80e2bc2:	4a70      	ldr	r2, [pc, #448]	; (80e2d84 <HAL_RCC_OscConfig+0x244>)
 80e2bc4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80e2bc8:	6013      	str	r3, [r2, #0]
 80e2bca:	4b6e      	ldr	r3, [pc, #440]	; (80e2d84 <HAL_RCC_OscConfig+0x244>)
 80e2bcc:	681b      	ldr	r3, [r3, #0]
 80e2bce:	4a6d      	ldr	r2, [pc, #436]	; (80e2d84 <HAL_RCC_OscConfig+0x244>)
 80e2bd0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80e2bd4:	6013      	str	r3, [r2, #0]
 80e2bd6:	e01d      	b.n	80e2c14 <HAL_RCC_OscConfig+0xd4>
 80e2bd8:	687b      	ldr	r3, [r7, #4]
 80e2bda:	685b      	ldr	r3, [r3, #4]
 80e2bdc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80e2be0:	d10c      	bne.n	80e2bfc <HAL_RCC_OscConfig+0xbc>
 80e2be2:	4b68      	ldr	r3, [pc, #416]	; (80e2d84 <HAL_RCC_OscConfig+0x244>)
 80e2be4:	681b      	ldr	r3, [r3, #0]
 80e2be6:	4a67      	ldr	r2, [pc, #412]	; (80e2d84 <HAL_RCC_OscConfig+0x244>)
 80e2be8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80e2bec:	6013      	str	r3, [r2, #0]
 80e2bee:	4b65      	ldr	r3, [pc, #404]	; (80e2d84 <HAL_RCC_OscConfig+0x244>)
 80e2bf0:	681b      	ldr	r3, [r3, #0]
 80e2bf2:	4a64      	ldr	r2, [pc, #400]	; (80e2d84 <HAL_RCC_OscConfig+0x244>)
 80e2bf4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80e2bf8:	6013      	str	r3, [r2, #0]
 80e2bfa:	e00b      	b.n	80e2c14 <HAL_RCC_OscConfig+0xd4>
 80e2bfc:	4b61      	ldr	r3, [pc, #388]	; (80e2d84 <HAL_RCC_OscConfig+0x244>)
 80e2bfe:	681b      	ldr	r3, [r3, #0]
 80e2c00:	4a60      	ldr	r2, [pc, #384]	; (80e2d84 <HAL_RCC_OscConfig+0x244>)
 80e2c02:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80e2c06:	6013      	str	r3, [r2, #0]
 80e2c08:	4b5e      	ldr	r3, [pc, #376]	; (80e2d84 <HAL_RCC_OscConfig+0x244>)
 80e2c0a:	681b      	ldr	r3, [r3, #0]
 80e2c0c:	4a5d      	ldr	r2, [pc, #372]	; (80e2d84 <HAL_RCC_OscConfig+0x244>)
 80e2c0e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80e2c12:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80e2c14:	687b      	ldr	r3, [r7, #4]
 80e2c16:	685b      	ldr	r3, [r3, #4]
 80e2c18:	2b00      	cmp	r3, #0
 80e2c1a:	d013      	beq.n	80e2c44 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80e2c1c:	f7fe fc68 	bl	80e14f0 <HAL_GetTick>
 80e2c20:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80e2c22:	e008      	b.n	80e2c36 <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80e2c24:	f7fe fc64 	bl	80e14f0 <HAL_GetTick>
 80e2c28:	4602      	mov	r2, r0
 80e2c2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80e2c2c:	1ad3      	subs	r3, r2, r3
 80e2c2e:	2b64      	cmp	r3, #100	; 0x64
 80e2c30:	d901      	bls.n	80e2c36 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80e2c32:	2303      	movs	r3, #3
 80e2c34:	e32b      	b.n	80e328e <HAL_RCC_OscConfig+0x74e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80e2c36:	4b53      	ldr	r3, [pc, #332]	; (80e2d84 <HAL_RCC_OscConfig+0x244>)
 80e2c38:	681b      	ldr	r3, [r3, #0]
 80e2c3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80e2c3e:	2b00      	cmp	r3, #0
 80e2c40:	d0f0      	beq.n	80e2c24 <HAL_RCC_OscConfig+0xe4>
 80e2c42:	e014      	b.n	80e2c6e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80e2c44:	f7fe fc54 	bl	80e14f0 <HAL_GetTick>
 80e2c48:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80e2c4a:	e008      	b.n	80e2c5e <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80e2c4c:	f7fe fc50 	bl	80e14f0 <HAL_GetTick>
 80e2c50:	4602      	mov	r2, r0
 80e2c52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80e2c54:	1ad3      	subs	r3, r2, r3
 80e2c56:	2b64      	cmp	r3, #100	; 0x64
 80e2c58:	d901      	bls.n	80e2c5e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80e2c5a:	2303      	movs	r3, #3
 80e2c5c:	e317      	b.n	80e328e <HAL_RCC_OscConfig+0x74e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80e2c5e:	4b49      	ldr	r3, [pc, #292]	; (80e2d84 <HAL_RCC_OscConfig+0x244>)
 80e2c60:	681b      	ldr	r3, [r3, #0]
 80e2c62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80e2c66:	2b00      	cmp	r3, #0
 80e2c68:	d1f0      	bne.n	80e2c4c <HAL_RCC_OscConfig+0x10c>
 80e2c6a:	e000      	b.n	80e2c6e <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80e2c6c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80e2c6e:	687b      	ldr	r3, [r7, #4]
 80e2c70:	681b      	ldr	r3, [r3, #0]
 80e2c72:	f003 0302 	and.w	r3, r3, #2
 80e2c76:	2b00      	cmp	r3, #0
 80e2c78:	f000 808c 	beq.w	80e2d94 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80e2c7c:	4b41      	ldr	r3, [pc, #260]	; (80e2d84 <HAL_RCC_OscConfig+0x244>)
 80e2c7e:	691b      	ldr	r3, [r3, #16]
 80e2c80:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80e2c84:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80e2c86:	4b3f      	ldr	r3, [pc, #252]	; (80e2d84 <HAL_RCC_OscConfig+0x244>)
 80e2c88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80e2c8a:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80e2c8c:	6a3b      	ldr	r3, [r7, #32]
 80e2c8e:	2b00      	cmp	r3, #0
 80e2c90:	d007      	beq.n	80e2ca2 <HAL_RCC_OscConfig+0x162>
 80e2c92:	6a3b      	ldr	r3, [r7, #32]
 80e2c94:	2b18      	cmp	r3, #24
 80e2c96:	d137      	bne.n	80e2d08 <HAL_RCC_OscConfig+0x1c8>
 80e2c98:	69fb      	ldr	r3, [r7, #28]
 80e2c9a:	f003 0303 	and.w	r3, r3, #3
 80e2c9e:	2b00      	cmp	r3, #0
 80e2ca0:	d132      	bne.n	80e2d08 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80e2ca2:	4b38      	ldr	r3, [pc, #224]	; (80e2d84 <HAL_RCC_OscConfig+0x244>)
 80e2ca4:	681b      	ldr	r3, [r3, #0]
 80e2ca6:	f003 0304 	and.w	r3, r3, #4
 80e2caa:	2b00      	cmp	r3, #0
 80e2cac:	d005      	beq.n	80e2cba <HAL_RCC_OscConfig+0x17a>
 80e2cae:	687b      	ldr	r3, [r7, #4]
 80e2cb0:	68db      	ldr	r3, [r3, #12]
 80e2cb2:	2b00      	cmp	r3, #0
 80e2cb4:	d101      	bne.n	80e2cba <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80e2cb6:	2301      	movs	r3, #1
 80e2cb8:	e2e9      	b.n	80e328e <HAL_RCC_OscConfig+0x74e>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80e2cba:	4b32      	ldr	r3, [pc, #200]	; (80e2d84 <HAL_RCC_OscConfig+0x244>)
 80e2cbc:	681b      	ldr	r3, [r3, #0]
 80e2cbe:	f023 0219 	bic.w	r2, r3, #25
 80e2cc2:	687b      	ldr	r3, [r7, #4]
 80e2cc4:	68db      	ldr	r3, [r3, #12]
 80e2cc6:	492f      	ldr	r1, [pc, #188]	; (80e2d84 <HAL_RCC_OscConfig+0x244>)
 80e2cc8:	4313      	orrs	r3, r2
 80e2cca:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80e2ccc:	f7fe fc10 	bl	80e14f0 <HAL_GetTick>
 80e2cd0:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80e2cd2:	e008      	b.n	80e2ce6 <HAL_RCC_OscConfig+0x1a6>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80e2cd4:	f7fe fc0c 	bl	80e14f0 <HAL_GetTick>
 80e2cd8:	4602      	mov	r2, r0
 80e2cda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80e2cdc:	1ad3      	subs	r3, r2, r3
 80e2cde:	2b02      	cmp	r3, #2
 80e2ce0:	d901      	bls.n	80e2ce6 <HAL_RCC_OscConfig+0x1a6>
            {
              return HAL_TIMEOUT;
 80e2ce2:	2303      	movs	r3, #3
 80e2ce4:	e2d3      	b.n	80e328e <HAL_RCC_OscConfig+0x74e>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80e2ce6:	4b27      	ldr	r3, [pc, #156]	; (80e2d84 <HAL_RCC_OscConfig+0x244>)
 80e2ce8:	681b      	ldr	r3, [r3, #0]
 80e2cea:	f003 0304 	and.w	r3, r3, #4
 80e2cee:	2b00      	cmp	r3, #0
 80e2cf0:	d0f0      	beq.n	80e2cd4 <HAL_RCC_OscConfig+0x194>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80e2cf2:	4b24      	ldr	r3, [pc, #144]	; (80e2d84 <HAL_RCC_OscConfig+0x244>)
 80e2cf4:	685b      	ldr	r3, [r3, #4]
 80e2cf6:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80e2cfa:	687b      	ldr	r3, [r7, #4]
 80e2cfc:	691b      	ldr	r3, [r3, #16]
 80e2cfe:	061b      	lsls	r3, r3, #24
 80e2d00:	4920      	ldr	r1, [pc, #128]	; (80e2d84 <HAL_RCC_OscConfig+0x244>)
 80e2d02:	4313      	orrs	r3, r2
 80e2d04:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80e2d06:	e045      	b.n	80e2d94 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80e2d08:	687b      	ldr	r3, [r7, #4]
 80e2d0a:	68db      	ldr	r3, [r3, #12]
 80e2d0c:	2b00      	cmp	r3, #0
 80e2d0e:	d026      	beq.n	80e2d5e <HAL_RCC_OscConfig+0x21e>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80e2d10:	4b1c      	ldr	r3, [pc, #112]	; (80e2d84 <HAL_RCC_OscConfig+0x244>)
 80e2d12:	681b      	ldr	r3, [r3, #0]
 80e2d14:	f023 0219 	bic.w	r2, r3, #25
 80e2d18:	687b      	ldr	r3, [r7, #4]
 80e2d1a:	68db      	ldr	r3, [r3, #12]
 80e2d1c:	4919      	ldr	r1, [pc, #100]	; (80e2d84 <HAL_RCC_OscConfig+0x244>)
 80e2d1e:	4313      	orrs	r3, r2
 80e2d20:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80e2d22:	f7fe fbe5 	bl	80e14f0 <HAL_GetTick>
 80e2d26:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80e2d28:	e008      	b.n	80e2d3c <HAL_RCC_OscConfig+0x1fc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80e2d2a:	f7fe fbe1 	bl	80e14f0 <HAL_GetTick>
 80e2d2e:	4602      	mov	r2, r0
 80e2d30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80e2d32:	1ad3      	subs	r3, r2, r3
 80e2d34:	2b02      	cmp	r3, #2
 80e2d36:	d901      	bls.n	80e2d3c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80e2d38:	2303      	movs	r3, #3
 80e2d3a:	e2a8      	b.n	80e328e <HAL_RCC_OscConfig+0x74e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80e2d3c:	4b11      	ldr	r3, [pc, #68]	; (80e2d84 <HAL_RCC_OscConfig+0x244>)
 80e2d3e:	681b      	ldr	r3, [r3, #0]
 80e2d40:	f003 0304 	and.w	r3, r3, #4
 80e2d44:	2b00      	cmp	r3, #0
 80e2d46:	d0f0      	beq.n	80e2d2a <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80e2d48:	4b0e      	ldr	r3, [pc, #56]	; (80e2d84 <HAL_RCC_OscConfig+0x244>)
 80e2d4a:	685b      	ldr	r3, [r3, #4]
 80e2d4c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80e2d50:	687b      	ldr	r3, [r7, #4]
 80e2d52:	691b      	ldr	r3, [r3, #16]
 80e2d54:	061b      	lsls	r3, r3, #24
 80e2d56:	490b      	ldr	r1, [pc, #44]	; (80e2d84 <HAL_RCC_OscConfig+0x244>)
 80e2d58:	4313      	orrs	r3, r2
 80e2d5a:	604b      	str	r3, [r1, #4]
 80e2d5c:	e01a      	b.n	80e2d94 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80e2d5e:	4b09      	ldr	r3, [pc, #36]	; (80e2d84 <HAL_RCC_OscConfig+0x244>)
 80e2d60:	681b      	ldr	r3, [r3, #0]
 80e2d62:	4a08      	ldr	r2, [pc, #32]	; (80e2d84 <HAL_RCC_OscConfig+0x244>)
 80e2d64:	f023 0301 	bic.w	r3, r3, #1
 80e2d68:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80e2d6a:	f7fe fbc1 	bl	80e14f0 <HAL_GetTick>
 80e2d6e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80e2d70:	e00a      	b.n	80e2d88 <HAL_RCC_OscConfig+0x248>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80e2d72:	f7fe fbbd 	bl	80e14f0 <HAL_GetTick>
 80e2d76:	4602      	mov	r2, r0
 80e2d78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80e2d7a:	1ad3      	subs	r3, r2, r3
 80e2d7c:	2b02      	cmp	r3, #2
 80e2d7e:	d903      	bls.n	80e2d88 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80e2d80:	2303      	movs	r3, #3
 80e2d82:	e284      	b.n	80e328e <HAL_RCC_OscConfig+0x74e>
 80e2d84:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80e2d88:	4b96      	ldr	r3, [pc, #600]	; (80e2fe4 <HAL_RCC_OscConfig+0x4a4>)
 80e2d8a:	681b      	ldr	r3, [r3, #0]
 80e2d8c:	f003 0304 	and.w	r3, r3, #4
 80e2d90:	2b00      	cmp	r3, #0
 80e2d92:	d1ee      	bne.n	80e2d72 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80e2d94:	687b      	ldr	r3, [r7, #4]
 80e2d96:	681b      	ldr	r3, [r3, #0]
 80e2d98:	f003 0310 	and.w	r3, r3, #16
 80e2d9c:	2b00      	cmp	r3, #0
 80e2d9e:	d06a      	beq.n	80e2e76 <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80e2da0:	4b90      	ldr	r3, [pc, #576]	; (80e2fe4 <HAL_RCC_OscConfig+0x4a4>)
 80e2da2:	691b      	ldr	r3, [r3, #16]
 80e2da4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80e2da8:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80e2daa:	4b8e      	ldr	r3, [pc, #568]	; (80e2fe4 <HAL_RCC_OscConfig+0x4a4>)
 80e2dac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80e2dae:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80e2db0:	69bb      	ldr	r3, [r7, #24]
 80e2db2:	2b08      	cmp	r3, #8
 80e2db4:	d007      	beq.n	80e2dc6 <HAL_RCC_OscConfig+0x286>
 80e2db6:	69bb      	ldr	r3, [r7, #24]
 80e2db8:	2b18      	cmp	r3, #24
 80e2dba:	d11b      	bne.n	80e2df4 <HAL_RCC_OscConfig+0x2b4>
 80e2dbc:	697b      	ldr	r3, [r7, #20]
 80e2dbe:	f003 0303 	and.w	r3, r3, #3
 80e2dc2:	2b01      	cmp	r3, #1
 80e2dc4:	d116      	bne.n	80e2df4 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80e2dc6:	4b87      	ldr	r3, [pc, #540]	; (80e2fe4 <HAL_RCC_OscConfig+0x4a4>)
 80e2dc8:	681b      	ldr	r3, [r3, #0]
 80e2dca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80e2dce:	2b00      	cmp	r3, #0
 80e2dd0:	d005      	beq.n	80e2dde <HAL_RCC_OscConfig+0x29e>
 80e2dd2:	687b      	ldr	r3, [r7, #4]
 80e2dd4:	69db      	ldr	r3, [r3, #28]
 80e2dd6:	2b80      	cmp	r3, #128	; 0x80
 80e2dd8:	d001      	beq.n	80e2dde <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 80e2dda:	2301      	movs	r3, #1
 80e2ddc:	e257      	b.n	80e328e <HAL_RCC_OscConfig+0x74e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80e2dde:	4b81      	ldr	r3, [pc, #516]	; (80e2fe4 <HAL_RCC_OscConfig+0x4a4>)
 80e2de0:	68db      	ldr	r3, [r3, #12]
 80e2de2:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80e2de6:	687b      	ldr	r3, [r7, #4]
 80e2de8:	6a1b      	ldr	r3, [r3, #32]
 80e2dea:	061b      	lsls	r3, r3, #24
 80e2dec:	497d      	ldr	r1, [pc, #500]	; (80e2fe4 <HAL_RCC_OscConfig+0x4a4>)
 80e2dee:	4313      	orrs	r3, r2
 80e2df0:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80e2df2:	e040      	b.n	80e2e76 <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 80e2df4:	687b      	ldr	r3, [r7, #4]
 80e2df6:	69db      	ldr	r3, [r3, #28]
 80e2df8:	2b00      	cmp	r3, #0
 80e2dfa:	d023      	beq.n	80e2e44 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80e2dfc:	4b79      	ldr	r3, [pc, #484]	; (80e2fe4 <HAL_RCC_OscConfig+0x4a4>)
 80e2dfe:	681b      	ldr	r3, [r3, #0]
 80e2e00:	4a78      	ldr	r2, [pc, #480]	; (80e2fe4 <HAL_RCC_OscConfig+0x4a4>)
 80e2e02:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80e2e06:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80e2e08:	f7fe fb72 	bl	80e14f0 <HAL_GetTick>
 80e2e0c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80e2e0e:	e008      	b.n	80e2e22 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80e2e10:	f7fe fb6e 	bl	80e14f0 <HAL_GetTick>
 80e2e14:	4602      	mov	r2, r0
 80e2e16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80e2e18:	1ad3      	subs	r3, r2, r3
 80e2e1a:	2b02      	cmp	r3, #2
 80e2e1c:	d901      	bls.n	80e2e22 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80e2e1e:	2303      	movs	r3, #3
 80e2e20:	e235      	b.n	80e328e <HAL_RCC_OscConfig+0x74e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80e2e22:	4b70      	ldr	r3, [pc, #448]	; (80e2fe4 <HAL_RCC_OscConfig+0x4a4>)
 80e2e24:	681b      	ldr	r3, [r3, #0]
 80e2e26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80e2e2a:	2b00      	cmp	r3, #0
 80e2e2c:	d0f0      	beq.n	80e2e10 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80e2e2e:	4b6d      	ldr	r3, [pc, #436]	; (80e2fe4 <HAL_RCC_OscConfig+0x4a4>)
 80e2e30:	68db      	ldr	r3, [r3, #12]
 80e2e32:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80e2e36:	687b      	ldr	r3, [r7, #4]
 80e2e38:	6a1b      	ldr	r3, [r3, #32]
 80e2e3a:	061b      	lsls	r3, r3, #24
 80e2e3c:	4969      	ldr	r1, [pc, #420]	; (80e2fe4 <HAL_RCC_OscConfig+0x4a4>)
 80e2e3e:	4313      	orrs	r3, r2
 80e2e40:	60cb      	str	r3, [r1, #12]
 80e2e42:	e018      	b.n	80e2e76 <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80e2e44:	4b67      	ldr	r3, [pc, #412]	; (80e2fe4 <HAL_RCC_OscConfig+0x4a4>)
 80e2e46:	681b      	ldr	r3, [r3, #0]
 80e2e48:	4a66      	ldr	r2, [pc, #408]	; (80e2fe4 <HAL_RCC_OscConfig+0x4a4>)
 80e2e4a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80e2e4e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80e2e50:	f7fe fb4e 	bl	80e14f0 <HAL_GetTick>
 80e2e54:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80e2e56:	e008      	b.n	80e2e6a <HAL_RCC_OscConfig+0x32a>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80e2e58:	f7fe fb4a 	bl	80e14f0 <HAL_GetTick>
 80e2e5c:	4602      	mov	r2, r0
 80e2e5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80e2e60:	1ad3      	subs	r3, r2, r3
 80e2e62:	2b02      	cmp	r3, #2
 80e2e64:	d901      	bls.n	80e2e6a <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 80e2e66:	2303      	movs	r3, #3
 80e2e68:	e211      	b.n	80e328e <HAL_RCC_OscConfig+0x74e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80e2e6a:	4b5e      	ldr	r3, [pc, #376]	; (80e2fe4 <HAL_RCC_OscConfig+0x4a4>)
 80e2e6c:	681b      	ldr	r3, [r3, #0]
 80e2e6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80e2e72:	2b00      	cmp	r3, #0
 80e2e74:	d1f0      	bne.n	80e2e58 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80e2e76:	687b      	ldr	r3, [r7, #4]
 80e2e78:	681b      	ldr	r3, [r3, #0]
 80e2e7a:	f003 0308 	and.w	r3, r3, #8
 80e2e7e:	2b00      	cmp	r3, #0
 80e2e80:	d036      	beq.n	80e2ef0 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80e2e82:	687b      	ldr	r3, [r7, #4]
 80e2e84:	695b      	ldr	r3, [r3, #20]
 80e2e86:	2b00      	cmp	r3, #0
 80e2e88:	d019      	beq.n	80e2ebe <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80e2e8a:	4b56      	ldr	r3, [pc, #344]	; (80e2fe4 <HAL_RCC_OscConfig+0x4a4>)
 80e2e8c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80e2e8e:	4a55      	ldr	r2, [pc, #340]	; (80e2fe4 <HAL_RCC_OscConfig+0x4a4>)
 80e2e90:	f043 0301 	orr.w	r3, r3, #1
 80e2e94:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80e2e96:	f7fe fb2b 	bl	80e14f0 <HAL_GetTick>
 80e2e9a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80e2e9c:	e008      	b.n	80e2eb0 <HAL_RCC_OscConfig+0x370>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80e2e9e:	f7fe fb27 	bl	80e14f0 <HAL_GetTick>
 80e2ea2:	4602      	mov	r2, r0
 80e2ea4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80e2ea6:	1ad3      	subs	r3, r2, r3
 80e2ea8:	2b02      	cmp	r3, #2
 80e2eaa:	d901      	bls.n	80e2eb0 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 80e2eac:	2303      	movs	r3, #3
 80e2eae:	e1ee      	b.n	80e328e <HAL_RCC_OscConfig+0x74e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80e2eb0:	4b4c      	ldr	r3, [pc, #304]	; (80e2fe4 <HAL_RCC_OscConfig+0x4a4>)
 80e2eb2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80e2eb4:	f003 0302 	and.w	r3, r3, #2
 80e2eb8:	2b00      	cmp	r3, #0
 80e2eba:	d0f0      	beq.n	80e2e9e <HAL_RCC_OscConfig+0x35e>
 80e2ebc:	e018      	b.n	80e2ef0 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80e2ebe:	4b49      	ldr	r3, [pc, #292]	; (80e2fe4 <HAL_RCC_OscConfig+0x4a4>)
 80e2ec0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80e2ec2:	4a48      	ldr	r2, [pc, #288]	; (80e2fe4 <HAL_RCC_OscConfig+0x4a4>)
 80e2ec4:	f023 0301 	bic.w	r3, r3, #1
 80e2ec8:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80e2eca:	f7fe fb11 	bl	80e14f0 <HAL_GetTick>
 80e2ece:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80e2ed0:	e008      	b.n	80e2ee4 <HAL_RCC_OscConfig+0x3a4>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80e2ed2:	f7fe fb0d 	bl	80e14f0 <HAL_GetTick>
 80e2ed6:	4602      	mov	r2, r0
 80e2ed8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80e2eda:	1ad3      	subs	r3, r2, r3
 80e2edc:	2b02      	cmp	r3, #2
 80e2ede:	d901      	bls.n	80e2ee4 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 80e2ee0:	2303      	movs	r3, #3
 80e2ee2:	e1d4      	b.n	80e328e <HAL_RCC_OscConfig+0x74e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80e2ee4:	4b3f      	ldr	r3, [pc, #252]	; (80e2fe4 <HAL_RCC_OscConfig+0x4a4>)
 80e2ee6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80e2ee8:	f003 0302 	and.w	r3, r3, #2
 80e2eec:	2b00      	cmp	r3, #0
 80e2eee:	d1f0      	bne.n	80e2ed2 <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80e2ef0:	687b      	ldr	r3, [r7, #4]
 80e2ef2:	681b      	ldr	r3, [r3, #0]
 80e2ef4:	f003 0320 	and.w	r3, r3, #32
 80e2ef8:	2b00      	cmp	r3, #0
 80e2efa:	d036      	beq.n	80e2f6a <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 80e2efc:	687b      	ldr	r3, [r7, #4]
 80e2efe:	699b      	ldr	r3, [r3, #24]
 80e2f00:	2b00      	cmp	r3, #0
 80e2f02:	d019      	beq.n	80e2f38 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80e2f04:	4b37      	ldr	r3, [pc, #220]	; (80e2fe4 <HAL_RCC_OscConfig+0x4a4>)
 80e2f06:	681b      	ldr	r3, [r3, #0]
 80e2f08:	4a36      	ldr	r2, [pc, #216]	; (80e2fe4 <HAL_RCC_OscConfig+0x4a4>)
 80e2f0a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80e2f0e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80e2f10:	f7fe faee 	bl	80e14f0 <HAL_GetTick>
 80e2f14:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80e2f16:	e008      	b.n	80e2f2a <HAL_RCC_OscConfig+0x3ea>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80e2f18:	f7fe faea 	bl	80e14f0 <HAL_GetTick>
 80e2f1c:	4602      	mov	r2, r0
 80e2f1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80e2f20:	1ad3      	subs	r3, r2, r3
 80e2f22:	2b02      	cmp	r3, #2
 80e2f24:	d901      	bls.n	80e2f2a <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 80e2f26:	2303      	movs	r3, #3
 80e2f28:	e1b1      	b.n	80e328e <HAL_RCC_OscConfig+0x74e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80e2f2a:	4b2e      	ldr	r3, [pc, #184]	; (80e2fe4 <HAL_RCC_OscConfig+0x4a4>)
 80e2f2c:	681b      	ldr	r3, [r3, #0]
 80e2f2e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80e2f32:	2b00      	cmp	r3, #0
 80e2f34:	d0f0      	beq.n	80e2f18 <HAL_RCC_OscConfig+0x3d8>
 80e2f36:	e018      	b.n	80e2f6a <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80e2f38:	4b2a      	ldr	r3, [pc, #168]	; (80e2fe4 <HAL_RCC_OscConfig+0x4a4>)
 80e2f3a:	681b      	ldr	r3, [r3, #0]
 80e2f3c:	4a29      	ldr	r2, [pc, #164]	; (80e2fe4 <HAL_RCC_OscConfig+0x4a4>)
 80e2f3e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80e2f42:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80e2f44:	f7fe fad4 	bl	80e14f0 <HAL_GetTick>
 80e2f48:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80e2f4a:	e008      	b.n	80e2f5e <HAL_RCC_OscConfig+0x41e>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80e2f4c:	f7fe fad0 	bl	80e14f0 <HAL_GetTick>
 80e2f50:	4602      	mov	r2, r0
 80e2f52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80e2f54:	1ad3      	subs	r3, r2, r3
 80e2f56:	2b02      	cmp	r3, #2
 80e2f58:	d901      	bls.n	80e2f5e <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 80e2f5a:	2303      	movs	r3, #3
 80e2f5c:	e197      	b.n	80e328e <HAL_RCC_OscConfig+0x74e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80e2f5e:	4b21      	ldr	r3, [pc, #132]	; (80e2fe4 <HAL_RCC_OscConfig+0x4a4>)
 80e2f60:	681b      	ldr	r3, [r3, #0]
 80e2f62:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80e2f66:	2b00      	cmp	r3, #0
 80e2f68:	d1f0      	bne.n	80e2f4c <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80e2f6a:	687b      	ldr	r3, [r7, #4]
 80e2f6c:	681b      	ldr	r3, [r3, #0]
 80e2f6e:	f003 0304 	and.w	r3, r3, #4
 80e2f72:	2b00      	cmp	r3, #0
 80e2f74:	f000 8086 	beq.w	80e3084 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80e2f78:	4b1b      	ldr	r3, [pc, #108]	; (80e2fe8 <HAL_RCC_OscConfig+0x4a8>)
 80e2f7a:	681b      	ldr	r3, [r3, #0]
 80e2f7c:	4a1a      	ldr	r2, [pc, #104]	; (80e2fe8 <HAL_RCC_OscConfig+0x4a8>)
 80e2f7e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80e2f82:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80e2f84:	f7fe fab4 	bl	80e14f0 <HAL_GetTick>
 80e2f88:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80e2f8a:	e008      	b.n	80e2f9e <HAL_RCC_OscConfig+0x45e>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80e2f8c:	f7fe fab0 	bl	80e14f0 <HAL_GetTick>
 80e2f90:	4602      	mov	r2, r0
 80e2f92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80e2f94:	1ad3      	subs	r3, r2, r3
 80e2f96:	2b64      	cmp	r3, #100	; 0x64
 80e2f98:	d901      	bls.n	80e2f9e <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 80e2f9a:	2303      	movs	r3, #3
 80e2f9c:	e177      	b.n	80e328e <HAL_RCC_OscConfig+0x74e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80e2f9e:	4b12      	ldr	r3, [pc, #72]	; (80e2fe8 <HAL_RCC_OscConfig+0x4a8>)
 80e2fa0:	681b      	ldr	r3, [r3, #0]
 80e2fa2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80e2fa6:	2b00      	cmp	r3, #0
 80e2fa8:	d0f0      	beq.n	80e2f8c <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80e2faa:	687b      	ldr	r3, [r7, #4]
 80e2fac:	689b      	ldr	r3, [r3, #8]
 80e2fae:	2b01      	cmp	r3, #1
 80e2fb0:	d106      	bne.n	80e2fc0 <HAL_RCC_OscConfig+0x480>
 80e2fb2:	4b0c      	ldr	r3, [pc, #48]	; (80e2fe4 <HAL_RCC_OscConfig+0x4a4>)
 80e2fb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80e2fb6:	4a0b      	ldr	r2, [pc, #44]	; (80e2fe4 <HAL_RCC_OscConfig+0x4a4>)
 80e2fb8:	f043 0301 	orr.w	r3, r3, #1
 80e2fbc:	6713      	str	r3, [r2, #112]	; 0x70
 80e2fbe:	e032      	b.n	80e3026 <HAL_RCC_OscConfig+0x4e6>
 80e2fc0:	687b      	ldr	r3, [r7, #4]
 80e2fc2:	689b      	ldr	r3, [r3, #8]
 80e2fc4:	2b00      	cmp	r3, #0
 80e2fc6:	d111      	bne.n	80e2fec <HAL_RCC_OscConfig+0x4ac>
 80e2fc8:	4b06      	ldr	r3, [pc, #24]	; (80e2fe4 <HAL_RCC_OscConfig+0x4a4>)
 80e2fca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80e2fcc:	4a05      	ldr	r2, [pc, #20]	; (80e2fe4 <HAL_RCC_OscConfig+0x4a4>)
 80e2fce:	f023 0301 	bic.w	r3, r3, #1
 80e2fd2:	6713      	str	r3, [r2, #112]	; 0x70
 80e2fd4:	4b03      	ldr	r3, [pc, #12]	; (80e2fe4 <HAL_RCC_OscConfig+0x4a4>)
 80e2fd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80e2fd8:	4a02      	ldr	r2, [pc, #8]	; (80e2fe4 <HAL_RCC_OscConfig+0x4a4>)
 80e2fda:	f023 0304 	bic.w	r3, r3, #4
 80e2fde:	6713      	str	r3, [r2, #112]	; 0x70
 80e2fe0:	e021      	b.n	80e3026 <HAL_RCC_OscConfig+0x4e6>
 80e2fe2:	bf00      	nop
 80e2fe4:	58024400 	.word	0x58024400
 80e2fe8:	58024800 	.word	0x58024800
 80e2fec:	687b      	ldr	r3, [r7, #4]
 80e2fee:	689b      	ldr	r3, [r3, #8]
 80e2ff0:	2b05      	cmp	r3, #5
 80e2ff2:	d10c      	bne.n	80e300e <HAL_RCC_OscConfig+0x4ce>
 80e2ff4:	4b83      	ldr	r3, [pc, #524]	; (80e3204 <HAL_RCC_OscConfig+0x6c4>)
 80e2ff6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80e2ff8:	4a82      	ldr	r2, [pc, #520]	; (80e3204 <HAL_RCC_OscConfig+0x6c4>)
 80e2ffa:	f043 0304 	orr.w	r3, r3, #4
 80e2ffe:	6713      	str	r3, [r2, #112]	; 0x70
 80e3000:	4b80      	ldr	r3, [pc, #512]	; (80e3204 <HAL_RCC_OscConfig+0x6c4>)
 80e3002:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80e3004:	4a7f      	ldr	r2, [pc, #508]	; (80e3204 <HAL_RCC_OscConfig+0x6c4>)
 80e3006:	f043 0301 	orr.w	r3, r3, #1
 80e300a:	6713      	str	r3, [r2, #112]	; 0x70
 80e300c:	e00b      	b.n	80e3026 <HAL_RCC_OscConfig+0x4e6>
 80e300e:	4b7d      	ldr	r3, [pc, #500]	; (80e3204 <HAL_RCC_OscConfig+0x6c4>)
 80e3010:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80e3012:	4a7c      	ldr	r2, [pc, #496]	; (80e3204 <HAL_RCC_OscConfig+0x6c4>)
 80e3014:	f023 0301 	bic.w	r3, r3, #1
 80e3018:	6713      	str	r3, [r2, #112]	; 0x70
 80e301a:	4b7a      	ldr	r3, [pc, #488]	; (80e3204 <HAL_RCC_OscConfig+0x6c4>)
 80e301c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80e301e:	4a79      	ldr	r2, [pc, #484]	; (80e3204 <HAL_RCC_OscConfig+0x6c4>)
 80e3020:	f023 0304 	bic.w	r3, r3, #4
 80e3024:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80e3026:	687b      	ldr	r3, [r7, #4]
 80e3028:	689b      	ldr	r3, [r3, #8]
 80e302a:	2b00      	cmp	r3, #0
 80e302c:	d015      	beq.n	80e305a <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80e302e:	f7fe fa5f 	bl	80e14f0 <HAL_GetTick>
 80e3032:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80e3034:	e00a      	b.n	80e304c <HAL_RCC_OscConfig+0x50c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80e3036:	f7fe fa5b 	bl	80e14f0 <HAL_GetTick>
 80e303a:	4602      	mov	r2, r0
 80e303c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80e303e:	1ad3      	subs	r3, r2, r3
 80e3040:	f241 3288 	movw	r2, #5000	; 0x1388
 80e3044:	4293      	cmp	r3, r2
 80e3046:	d901      	bls.n	80e304c <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 80e3048:	2303      	movs	r3, #3
 80e304a:	e120      	b.n	80e328e <HAL_RCC_OscConfig+0x74e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80e304c:	4b6d      	ldr	r3, [pc, #436]	; (80e3204 <HAL_RCC_OscConfig+0x6c4>)
 80e304e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80e3050:	f003 0302 	and.w	r3, r3, #2
 80e3054:	2b00      	cmp	r3, #0
 80e3056:	d0ee      	beq.n	80e3036 <HAL_RCC_OscConfig+0x4f6>
 80e3058:	e014      	b.n	80e3084 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80e305a:	f7fe fa49 	bl	80e14f0 <HAL_GetTick>
 80e305e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80e3060:	e00a      	b.n	80e3078 <HAL_RCC_OscConfig+0x538>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80e3062:	f7fe fa45 	bl	80e14f0 <HAL_GetTick>
 80e3066:	4602      	mov	r2, r0
 80e3068:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80e306a:	1ad3      	subs	r3, r2, r3
 80e306c:	f241 3288 	movw	r2, #5000	; 0x1388
 80e3070:	4293      	cmp	r3, r2
 80e3072:	d901      	bls.n	80e3078 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 80e3074:	2303      	movs	r3, #3
 80e3076:	e10a      	b.n	80e328e <HAL_RCC_OscConfig+0x74e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80e3078:	4b62      	ldr	r3, [pc, #392]	; (80e3204 <HAL_RCC_OscConfig+0x6c4>)
 80e307a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80e307c:	f003 0302 	and.w	r3, r3, #2
 80e3080:	2b00      	cmp	r3, #0
 80e3082:	d1ee      	bne.n	80e3062 <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80e3084:	687b      	ldr	r3, [r7, #4]
 80e3086:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80e3088:	2b00      	cmp	r3, #0
 80e308a:	f000 80ff 	beq.w	80e328c <HAL_RCC_OscConfig+0x74c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80e308e:	4b5d      	ldr	r3, [pc, #372]	; (80e3204 <HAL_RCC_OscConfig+0x6c4>)
 80e3090:	691b      	ldr	r3, [r3, #16]
 80e3092:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80e3096:	2b18      	cmp	r3, #24
 80e3098:	f000 80ba 	beq.w	80e3210 <HAL_RCC_OscConfig+0x6d0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80e309c:	687b      	ldr	r3, [r7, #4]
 80e309e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80e30a0:	2b02      	cmp	r3, #2
 80e30a2:	f040 8095 	bne.w	80e31d0 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80e30a6:	4b57      	ldr	r3, [pc, #348]	; (80e3204 <HAL_RCC_OscConfig+0x6c4>)
 80e30a8:	681b      	ldr	r3, [r3, #0]
 80e30aa:	4a56      	ldr	r2, [pc, #344]	; (80e3204 <HAL_RCC_OscConfig+0x6c4>)
 80e30ac:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80e30b0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80e30b2:	f7fe fa1d 	bl	80e14f0 <HAL_GetTick>
 80e30b6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80e30b8:	e008      	b.n	80e30cc <HAL_RCC_OscConfig+0x58c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80e30ba:	f7fe fa19 	bl	80e14f0 <HAL_GetTick>
 80e30be:	4602      	mov	r2, r0
 80e30c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80e30c2:	1ad3      	subs	r3, r2, r3
 80e30c4:	2b02      	cmp	r3, #2
 80e30c6:	d901      	bls.n	80e30cc <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 80e30c8:	2303      	movs	r3, #3
 80e30ca:	e0e0      	b.n	80e328e <HAL_RCC_OscConfig+0x74e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80e30cc:	4b4d      	ldr	r3, [pc, #308]	; (80e3204 <HAL_RCC_OscConfig+0x6c4>)
 80e30ce:	681b      	ldr	r3, [r3, #0]
 80e30d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80e30d4:	2b00      	cmp	r3, #0
 80e30d6:	d1f0      	bne.n	80e30ba <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80e30d8:	4b4a      	ldr	r3, [pc, #296]	; (80e3204 <HAL_RCC_OscConfig+0x6c4>)
 80e30da:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80e30dc:	4b4a      	ldr	r3, [pc, #296]	; (80e3208 <HAL_RCC_OscConfig+0x6c8>)
 80e30de:	4013      	ands	r3, r2
 80e30e0:	687a      	ldr	r2, [r7, #4]
 80e30e2:	6a91      	ldr	r1, [r2, #40]	; 0x28
 80e30e4:	687a      	ldr	r2, [r7, #4]
 80e30e6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80e30e8:	0112      	lsls	r2, r2, #4
 80e30ea:	430a      	orrs	r2, r1
 80e30ec:	4945      	ldr	r1, [pc, #276]	; (80e3204 <HAL_RCC_OscConfig+0x6c4>)
 80e30ee:	4313      	orrs	r3, r2
 80e30f0:	628b      	str	r3, [r1, #40]	; 0x28
 80e30f2:	687b      	ldr	r3, [r7, #4]
 80e30f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80e30f6:	3b01      	subs	r3, #1
 80e30f8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80e30fc:	687b      	ldr	r3, [r7, #4]
 80e30fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80e3100:	3b01      	subs	r3, #1
 80e3102:	025b      	lsls	r3, r3, #9
 80e3104:	b29b      	uxth	r3, r3
 80e3106:	431a      	orrs	r2, r3
 80e3108:	687b      	ldr	r3, [r7, #4]
 80e310a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80e310c:	3b01      	subs	r3, #1
 80e310e:	041b      	lsls	r3, r3, #16
 80e3110:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80e3114:	431a      	orrs	r2, r3
 80e3116:	687b      	ldr	r3, [r7, #4]
 80e3118:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80e311a:	3b01      	subs	r3, #1
 80e311c:	061b      	lsls	r3, r3, #24
 80e311e:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80e3122:	4938      	ldr	r1, [pc, #224]	; (80e3204 <HAL_RCC_OscConfig+0x6c4>)
 80e3124:	4313      	orrs	r3, r2
 80e3126:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 80e3128:	4b36      	ldr	r3, [pc, #216]	; (80e3204 <HAL_RCC_OscConfig+0x6c4>)
 80e312a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e312c:	4a35      	ldr	r2, [pc, #212]	; (80e3204 <HAL_RCC_OscConfig+0x6c4>)
 80e312e:	f023 0301 	bic.w	r3, r3, #1
 80e3132:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80e3134:	4b33      	ldr	r3, [pc, #204]	; (80e3204 <HAL_RCC_OscConfig+0x6c4>)
 80e3136:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80e3138:	4b34      	ldr	r3, [pc, #208]	; (80e320c <HAL_RCC_OscConfig+0x6cc>)
 80e313a:	4013      	ands	r3, r2
 80e313c:	687a      	ldr	r2, [r7, #4]
 80e313e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80e3140:	00d2      	lsls	r2, r2, #3
 80e3142:	4930      	ldr	r1, [pc, #192]	; (80e3204 <HAL_RCC_OscConfig+0x6c4>)
 80e3144:	4313      	orrs	r3, r2
 80e3146:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80e3148:	4b2e      	ldr	r3, [pc, #184]	; (80e3204 <HAL_RCC_OscConfig+0x6c4>)
 80e314a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e314c:	f023 020c 	bic.w	r2, r3, #12
 80e3150:	687b      	ldr	r3, [r7, #4]
 80e3152:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80e3154:	492b      	ldr	r1, [pc, #172]	; (80e3204 <HAL_RCC_OscConfig+0x6c4>)
 80e3156:	4313      	orrs	r3, r2
 80e3158:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80e315a:	4b2a      	ldr	r3, [pc, #168]	; (80e3204 <HAL_RCC_OscConfig+0x6c4>)
 80e315c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e315e:	f023 0202 	bic.w	r2, r3, #2
 80e3162:	687b      	ldr	r3, [r7, #4]
 80e3164:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80e3166:	4927      	ldr	r1, [pc, #156]	; (80e3204 <HAL_RCC_OscConfig+0x6c4>)
 80e3168:	4313      	orrs	r3, r2
 80e316a:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80e316c:	4b25      	ldr	r3, [pc, #148]	; (80e3204 <HAL_RCC_OscConfig+0x6c4>)
 80e316e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e3170:	4a24      	ldr	r2, [pc, #144]	; (80e3204 <HAL_RCC_OscConfig+0x6c4>)
 80e3172:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80e3176:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80e3178:	4b22      	ldr	r3, [pc, #136]	; (80e3204 <HAL_RCC_OscConfig+0x6c4>)
 80e317a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e317c:	4a21      	ldr	r2, [pc, #132]	; (80e3204 <HAL_RCC_OscConfig+0x6c4>)
 80e317e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80e3182:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80e3184:	4b1f      	ldr	r3, [pc, #124]	; (80e3204 <HAL_RCC_OscConfig+0x6c4>)
 80e3186:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e3188:	4a1e      	ldr	r2, [pc, #120]	; (80e3204 <HAL_RCC_OscConfig+0x6c4>)
 80e318a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80e318e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 80e3190:	4b1c      	ldr	r3, [pc, #112]	; (80e3204 <HAL_RCC_OscConfig+0x6c4>)
 80e3192:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e3194:	4a1b      	ldr	r2, [pc, #108]	; (80e3204 <HAL_RCC_OscConfig+0x6c4>)
 80e3196:	f043 0301 	orr.w	r3, r3, #1
 80e319a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80e319c:	4b19      	ldr	r3, [pc, #100]	; (80e3204 <HAL_RCC_OscConfig+0x6c4>)
 80e319e:	681b      	ldr	r3, [r3, #0]
 80e31a0:	4a18      	ldr	r2, [pc, #96]	; (80e3204 <HAL_RCC_OscConfig+0x6c4>)
 80e31a2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80e31a6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80e31a8:	f7fe f9a2 	bl	80e14f0 <HAL_GetTick>
 80e31ac:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80e31ae:	e008      	b.n	80e31c2 <HAL_RCC_OscConfig+0x682>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80e31b0:	f7fe f99e 	bl	80e14f0 <HAL_GetTick>
 80e31b4:	4602      	mov	r2, r0
 80e31b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80e31b8:	1ad3      	subs	r3, r2, r3
 80e31ba:	2b02      	cmp	r3, #2
 80e31bc:	d901      	bls.n	80e31c2 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 80e31be:	2303      	movs	r3, #3
 80e31c0:	e065      	b.n	80e328e <HAL_RCC_OscConfig+0x74e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80e31c2:	4b10      	ldr	r3, [pc, #64]	; (80e3204 <HAL_RCC_OscConfig+0x6c4>)
 80e31c4:	681b      	ldr	r3, [r3, #0]
 80e31c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80e31ca:	2b00      	cmp	r3, #0
 80e31cc:	d0f0      	beq.n	80e31b0 <HAL_RCC_OscConfig+0x670>
 80e31ce:	e05d      	b.n	80e328c <HAL_RCC_OscConfig+0x74c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80e31d0:	4b0c      	ldr	r3, [pc, #48]	; (80e3204 <HAL_RCC_OscConfig+0x6c4>)
 80e31d2:	681b      	ldr	r3, [r3, #0]
 80e31d4:	4a0b      	ldr	r2, [pc, #44]	; (80e3204 <HAL_RCC_OscConfig+0x6c4>)
 80e31d6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80e31da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80e31dc:	f7fe f988 	bl	80e14f0 <HAL_GetTick>
 80e31e0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80e31e2:	e008      	b.n	80e31f6 <HAL_RCC_OscConfig+0x6b6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80e31e4:	f7fe f984 	bl	80e14f0 <HAL_GetTick>
 80e31e8:	4602      	mov	r2, r0
 80e31ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80e31ec:	1ad3      	subs	r3, r2, r3
 80e31ee:	2b02      	cmp	r3, #2
 80e31f0:	d901      	bls.n	80e31f6 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 80e31f2:	2303      	movs	r3, #3
 80e31f4:	e04b      	b.n	80e328e <HAL_RCC_OscConfig+0x74e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80e31f6:	4b03      	ldr	r3, [pc, #12]	; (80e3204 <HAL_RCC_OscConfig+0x6c4>)
 80e31f8:	681b      	ldr	r3, [r3, #0]
 80e31fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80e31fe:	2b00      	cmp	r3, #0
 80e3200:	d1f0      	bne.n	80e31e4 <HAL_RCC_OscConfig+0x6a4>
 80e3202:	e043      	b.n	80e328c <HAL_RCC_OscConfig+0x74c>
 80e3204:	58024400 	.word	0x58024400
 80e3208:	fffffc0c 	.word	0xfffffc0c
 80e320c:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80e3210:	4b21      	ldr	r3, [pc, #132]	; (80e3298 <HAL_RCC_OscConfig+0x758>)
 80e3212:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80e3214:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80e3216:	4b20      	ldr	r3, [pc, #128]	; (80e3298 <HAL_RCC_OscConfig+0x758>)
 80e3218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80e321a:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80e321c:	687b      	ldr	r3, [r7, #4]
 80e321e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80e3220:	2b01      	cmp	r3, #1
 80e3222:	d031      	beq.n	80e3288 <HAL_RCC_OscConfig+0x748>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80e3224:	693b      	ldr	r3, [r7, #16]
 80e3226:	f003 0203 	and.w	r2, r3, #3
 80e322a:	687b      	ldr	r3, [r7, #4]
 80e322c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80e322e:	429a      	cmp	r2, r3
 80e3230:	d12a      	bne.n	80e3288 <HAL_RCC_OscConfig+0x748>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80e3232:	693b      	ldr	r3, [r7, #16]
 80e3234:	091b      	lsrs	r3, r3, #4
 80e3236:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80e323a:	687b      	ldr	r3, [r7, #4]
 80e323c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80e323e:	429a      	cmp	r2, r3
 80e3240:	d122      	bne.n	80e3288 <HAL_RCC_OscConfig+0x748>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80e3242:	68fb      	ldr	r3, [r7, #12]
 80e3244:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80e3248:	687b      	ldr	r3, [r7, #4]
 80e324a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80e324c:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80e324e:	429a      	cmp	r2, r3
 80e3250:	d11a      	bne.n	80e3288 <HAL_RCC_OscConfig+0x748>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80e3252:	68fb      	ldr	r3, [r7, #12]
 80e3254:	0a5b      	lsrs	r3, r3, #9
 80e3256:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80e325a:	687b      	ldr	r3, [r7, #4]
 80e325c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80e325e:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80e3260:	429a      	cmp	r2, r3
 80e3262:	d111      	bne.n	80e3288 <HAL_RCC_OscConfig+0x748>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80e3264:	68fb      	ldr	r3, [r7, #12]
 80e3266:	0c1b      	lsrs	r3, r3, #16
 80e3268:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80e326c:	687b      	ldr	r3, [r7, #4]
 80e326e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80e3270:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80e3272:	429a      	cmp	r2, r3
 80e3274:	d108      	bne.n	80e3288 <HAL_RCC_OscConfig+0x748>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80e3276:	68fb      	ldr	r3, [r7, #12]
 80e3278:	0e1b      	lsrs	r3, r3, #24
 80e327a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80e327e:	687b      	ldr	r3, [r7, #4]
 80e3280:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80e3282:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80e3284:	429a      	cmp	r2, r3
 80e3286:	d001      	beq.n	80e328c <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 80e3288:	2301      	movs	r3, #1
 80e328a:	e000      	b.n	80e328e <HAL_RCC_OscConfig+0x74e>
      }
    }
  }
  return HAL_OK;
 80e328c:	2300      	movs	r3, #0
}
 80e328e:	4618      	mov	r0, r3
 80e3290:	3730      	adds	r7, #48	; 0x30
 80e3292:	46bd      	mov	sp, r7
 80e3294:	bd80      	pop	{r7, pc}
 80e3296:	bf00      	nop
 80e3298:	58024400 	.word	0x58024400

080e329c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80e329c:	b580      	push	{r7, lr}
 80e329e:	b086      	sub	sp, #24
 80e32a0:	af00      	add	r7, sp, #0
 80e32a2:	6078      	str	r0, [r7, #4]
 80e32a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80e32a6:	687b      	ldr	r3, [r7, #4]
 80e32a8:	2b00      	cmp	r3, #0
 80e32aa:	d101      	bne.n	80e32b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80e32ac:	2301      	movs	r3, #1
 80e32ae:	e19c      	b.n	80e35ea <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80e32b0:	4b8a      	ldr	r3, [pc, #552]	; (80e34dc <HAL_RCC_ClockConfig+0x240>)
 80e32b2:	681b      	ldr	r3, [r3, #0]
 80e32b4:	f003 030f 	and.w	r3, r3, #15
 80e32b8:	683a      	ldr	r2, [r7, #0]
 80e32ba:	429a      	cmp	r2, r3
 80e32bc:	d910      	bls.n	80e32e0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80e32be:	4b87      	ldr	r3, [pc, #540]	; (80e34dc <HAL_RCC_ClockConfig+0x240>)
 80e32c0:	681b      	ldr	r3, [r3, #0]
 80e32c2:	f023 020f 	bic.w	r2, r3, #15
 80e32c6:	4985      	ldr	r1, [pc, #532]	; (80e34dc <HAL_RCC_ClockConfig+0x240>)
 80e32c8:	683b      	ldr	r3, [r7, #0]
 80e32ca:	4313      	orrs	r3, r2
 80e32cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80e32ce:	4b83      	ldr	r3, [pc, #524]	; (80e34dc <HAL_RCC_ClockConfig+0x240>)
 80e32d0:	681b      	ldr	r3, [r3, #0]
 80e32d2:	f003 030f 	and.w	r3, r3, #15
 80e32d6:	683a      	ldr	r2, [r7, #0]
 80e32d8:	429a      	cmp	r2, r3
 80e32da:	d001      	beq.n	80e32e0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80e32dc:	2301      	movs	r3, #1
 80e32de:	e184      	b.n	80e35ea <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80e32e0:	687b      	ldr	r3, [r7, #4]
 80e32e2:	681b      	ldr	r3, [r3, #0]
 80e32e4:	f003 0304 	and.w	r3, r3, #4
 80e32e8:	2b00      	cmp	r3, #0
 80e32ea:	d010      	beq.n	80e330e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80e32ec:	687b      	ldr	r3, [r7, #4]
 80e32ee:	691a      	ldr	r2, [r3, #16]
 80e32f0:	4b7b      	ldr	r3, [pc, #492]	; (80e34e0 <HAL_RCC_ClockConfig+0x244>)
 80e32f2:	699b      	ldr	r3, [r3, #24]
 80e32f4:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80e32f8:	429a      	cmp	r2, r3
 80e32fa:	d908      	bls.n	80e330e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80e32fc:	4b78      	ldr	r3, [pc, #480]	; (80e34e0 <HAL_RCC_ClockConfig+0x244>)
 80e32fe:	699b      	ldr	r3, [r3, #24]
 80e3300:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80e3304:	687b      	ldr	r3, [r7, #4]
 80e3306:	691b      	ldr	r3, [r3, #16]
 80e3308:	4975      	ldr	r1, [pc, #468]	; (80e34e0 <HAL_RCC_ClockConfig+0x244>)
 80e330a:	4313      	orrs	r3, r2
 80e330c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80e330e:	687b      	ldr	r3, [r7, #4]
 80e3310:	681b      	ldr	r3, [r3, #0]
 80e3312:	f003 0308 	and.w	r3, r3, #8
 80e3316:	2b00      	cmp	r3, #0
 80e3318:	d010      	beq.n	80e333c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80e331a:	687b      	ldr	r3, [r7, #4]
 80e331c:	695a      	ldr	r2, [r3, #20]
 80e331e:	4b70      	ldr	r3, [pc, #448]	; (80e34e0 <HAL_RCC_ClockConfig+0x244>)
 80e3320:	69db      	ldr	r3, [r3, #28]
 80e3322:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80e3326:	429a      	cmp	r2, r3
 80e3328:	d908      	bls.n	80e333c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80e332a:	4b6d      	ldr	r3, [pc, #436]	; (80e34e0 <HAL_RCC_ClockConfig+0x244>)
 80e332c:	69db      	ldr	r3, [r3, #28]
 80e332e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80e3332:	687b      	ldr	r3, [r7, #4]
 80e3334:	695b      	ldr	r3, [r3, #20]
 80e3336:	496a      	ldr	r1, [pc, #424]	; (80e34e0 <HAL_RCC_ClockConfig+0x244>)
 80e3338:	4313      	orrs	r3, r2
 80e333a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80e333c:	687b      	ldr	r3, [r7, #4]
 80e333e:	681b      	ldr	r3, [r3, #0]
 80e3340:	f003 0310 	and.w	r3, r3, #16
 80e3344:	2b00      	cmp	r3, #0
 80e3346:	d010      	beq.n	80e336a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80e3348:	687b      	ldr	r3, [r7, #4]
 80e334a:	699a      	ldr	r2, [r3, #24]
 80e334c:	4b64      	ldr	r3, [pc, #400]	; (80e34e0 <HAL_RCC_ClockConfig+0x244>)
 80e334e:	69db      	ldr	r3, [r3, #28]
 80e3350:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80e3354:	429a      	cmp	r2, r3
 80e3356:	d908      	bls.n	80e336a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80e3358:	4b61      	ldr	r3, [pc, #388]	; (80e34e0 <HAL_RCC_ClockConfig+0x244>)
 80e335a:	69db      	ldr	r3, [r3, #28]
 80e335c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80e3360:	687b      	ldr	r3, [r7, #4]
 80e3362:	699b      	ldr	r3, [r3, #24]
 80e3364:	495e      	ldr	r1, [pc, #376]	; (80e34e0 <HAL_RCC_ClockConfig+0x244>)
 80e3366:	4313      	orrs	r3, r2
 80e3368:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80e336a:	687b      	ldr	r3, [r7, #4]
 80e336c:	681b      	ldr	r3, [r3, #0]
 80e336e:	f003 0320 	and.w	r3, r3, #32
 80e3372:	2b00      	cmp	r3, #0
 80e3374:	d010      	beq.n	80e3398 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80e3376:	687b      	ldr	r3, [r7, #4]
 80e3378:	69da      	ldr	r2, [r3, #28]
 80e337a:	4b59      	ldr	r3, [pc, #356]	; (80e34e0 <HAL_RCC_ClockConfig+0x244>)
 80e337c:	6a1b      	ldr	r3, [r3, #32]
 80e337e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80e3382:	429a      	cmp	r2, r3
 80e3384:	d908      	bls.n	80e3398 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80e3386:	4b56      	ldr	r3, [pc, #344]	; (80e34e0 <HAL_RCC_ClockConfig+0x244>)
 80e3388:	6a1b      	ldr	r3, [r3, #32]
 80e338a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80e338e:	687b      	ldr	r3, [r7, #4]
 80e3390:	69db      	ldr	r3, [r3, #28]
 80e3392:	4953      	ldr	r1, [pc, #332]	; (80e34e0 <HAL_RCC_ClockConfig+0x244>)
 80e3394:	4313      	orrs	r3, r2
 80e3396:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80e3398:	687b      	ldr	r3, [r7, #4]
 80e339a:	681b      	ldr	r3, [r3, #0]
 80e339c:	f003 0302 	and.w	r3, r3, #2
 80e33a0:	2b00      	cmp	r3, #0
 80e33a2:	d010      	beq.n	80e33c6 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80e33a4:	687b      	ldr	r3, [r7, #4]
 80e33a6:	68da      	ldr	r2, [r3, #12]
 80e33a8:	4b4d      	ldr	r3, [pc, #308]	; (80e34e0 <HAL_RCC_ClockConfig+0x244>)
 80e33aa:	699b      	ldr	r3, [r3, #24]
 80e33ac:	f003 030f 	and.w	r3, r3, #15
 80e33b0:	429a      	cmp	r2, r3
 80e33b2:	d908      	bls.n	80e33c6 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80e33b4:	4b4a      	ldr	r3, [pc, #296]	; (80e34e0 <HAL_RCC_ClockConfig+0x244>)
 80e33b6:	699b      	ldr	r3, [r3, #24]
 80e33b8:	f023 020f 	bic.w	r2, r3, #15
 80e33bc:	687b      	ldr	r3, [r7, #4]
 80e33be:	68db      	ldr	r3, [r3, #12]
 80e33c0:	4947      	ldr	r1, [pc, #284]	; (80e34e0 <HAL_RCC_ClockConfig+0x244>)
 80e33c2:	4313      	orrs	r3, r2
 80e33c4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80e33c6:	687b      	ldr	r3, [r7, #4]
 80e33c8:	681b      	ldr	r3, [r3, #0]
 80e33ca:	f003 0301 	and.w	r3, r3, #1
 80e33ce:	2b00      	cmp	r3, #0
 80e33d0:	d055      	beq.n	80e347e <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80e33d2:	4b43      	ldr	r3, [pc, #268]	; (80e34e0 <HAL_RCC_ClockConfig+0x244>)
 80e33d4:	699b      	ldr	r3, [r3, #24]
 80e33d6:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 80e33da:	687b      	ldr	r3, [r7, #4]
 80e33dc:	689b      	ldr	r3, [r3, #8]
 80e33de:	4940      	ldr	r1, [pc, #256]	; (80e34e0 <HAL_RCC_ClockConfig+0x244>)
 80e33e0:	4313      	orrs	r3, r2
 80e33e2:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80e33e4:	687b      	ldr	r3, [r7, #4]
 80e33e6:	685b      	ldr	r3, [r3, #4]
 80e33e8:	2b02      	cmp	r3, #2
 80e33ea:	d107      	bne.n	80e33fc <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80e33ec:	4b3c      	ldr	r3, [pc, #240]	; (80e34e0 <HAL_RCC_ClockConfig+0x244>)
 80e33ee:	681b      	ldr	r3, [r3, #0]
 80e33f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80e33f4:	2b00      	cmp	r3, #0
 80e33f6:	d121      	bne.n	80e343c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80e33f8:	2301      	movs	r3, #1
 80e33fa:	e0f6      	b.n	80e35ea <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80e33fc:	687b      	ldr	r3, [r7, #4]
 80e33fe:	685b      	ldr	r3, [r3, #4]
 80e3400:	2b03      	cmp	r3, #3
 80e3402:	d107      	bne.n	80e3414 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80e3404:	4b36      	ldr	r3, [pc, #216]	; (80e34e0 <HAL_RCC_ClockConfig+0x244>)
 80e3406:	681b      	ldr	r3, [r3, #0]
 80e3408:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80e340c:	2b00      	cmp	r3, #0
 80e340e:	d115      	bne.n	80e343c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80e3410:	2301      	movs	r3, #1
 80e3412:	e0ea      	b.n	80e35ea <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80e3414:	687b      	ldr	r3, [r7, #4]
 80e3416:	685b      	ldr	r3, [r3, #4]
 80e3418:	2b01      	cmp	r3, #1
 80e341a:	d107      	bne.n	80e342c <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80e341c:	4b30      	ldr	r3, [pc, #192]	; (80e34e0 <HAL_RCC_ClockConfig+0x244>)
 80e341e:	681b      	ldr	r3, [r3, #0]
 80e3420:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80e3424:	2b00      	cmp	r3, #0
 80e3426:	d109      	bne.n	80e343c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80e3428:	2301      	movs	r3, #1
 80e342a:	e0de      	b.n	80e35ea <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80e342c:	4b2c      	ldr	r3, [pc, #176]	; (80e34e0 <HAL_RCC_ClockConfig+0x244>)
 80e342e:	681b      	ldr	r3, [r3, #0]
 80e3430:	f003 0304 	and.w	r3, r3, #4
 80e3434:	2b00      	cmp	r3, #0
 80e3436:	d101      	bne.n	80e343c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80e3438:	2301      	movs	r3, #1
 80e343a:	e0d6      	b.n	80e35ea <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80e343c:	4b28      	ldr	r3, [pc, #160]	; (80e34e0 <HAL_RCC_ClockConfig+0x244>)
 80e343e:	691b      	ldr	r3, [r3, #16]
 80e3440:	f023 0207 	bic.w	r2, r3, #7
 80e3444:	687b      	ldr	r3, [r7, #4]
 80e3446:	685b      	ldr	r3, [r3, #4]
 80e3448:	4925      	ldr	r1, [pc, #148]	; (80e34e0 <HAL_RCC_ClockConfig+0x244>)
 80e344a:	4313      	orrs	r3, r2
 80e344c:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80e344e:	f7fe f84f 	bl	80e14f0 <HAL_GetTick>
 80e3452:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80e3454:	e00a      	b.n	80e346c <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80e3456:	f7fe f84b 	bl	80e14f0 <HAL_GetTick>
 80e345a:	4602      	mov	r2, r0
 80e345c:	697b      	ldr	r3, [r7, #20]
 80e345e:	1ad3      	subs	r3, r2, r3
 80e3460:	f241 3288 	movw	r2, #5000	; 0x1388
 80e3464:	4293      	cmp	r3, r2
 80e3466:	d901      	bls.n	80e346c <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80e3468:	2303      	movs	r3, #3
 80e346a:	e0be      	b.n	80e35ea <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80e346c:	4b1c      	ldr	r3, [pc, #112]	; (80e34e0 <HAL_RCC_ClockConfig+0x244>)
 80e346e:	691b      	ldr	r3, [r3, #16]
 80e3470:	f003 0238 	and.w	r2, r3, #56	; 0x38
 80e3474:	687b      	ldr	r3, [r7, #4]
 80e3476:	685b      	ldr	r3, [r3, #4]
 80e3478:	00db      	lsls	r3, r3, #3
 80e347a:	429a      	cmp	r2, r3
 80e347c:	d1eb      	bne.n	80e3456 <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80e347e:	687b      	ldr	r3, [r7, #4]
 80e3480:	681b      	ldr	r3, [r3, #0]
 80e3482:	f003 0302 	and.w	r3, r3, #2
 80e3486:	2b00      	cmp	r3, #0
 80e3488:	d010      	beq.n	80e34ac <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80e348a:	687b      	ldr	r3, [r7, #4]
 80e348c:	68da      	ldr	r2, [r3, #12]
 80e348e:	4b14      	ldr	r3, [pc, #80]	; (80e34e0 <HAL_RCC_ClockConfig+0x244>)
 80e3490:	699b      	ldr	r3, [r3, #24]
 80e3492:	f003 030f 	and.w	r3, r3, #15
 80e3496:	429a      	cmp	r2, r3
 80e3498:	d208      	bcs.n	80e34ac <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80e349a:	4b11      	ldr	r3, [pc, #68]	; (80e34e0 <HAL_RCC_ClockConfig+0x244>)
 80e349c:	699b      	ldr	r3, [r3, #24]
 80e349e:	f023 020f 	bic.w	r2, r3, #15
 80e34a2:	687b      	ldr	r3, [r7, #4]
 80e34a4:	68db      	ldr	r3, [r3, #12]
 80e34a6:	490e      	ldr	r1, [pc, #56]	; (80e34e0 <HAL_RCC_ClockConfig+0x244>)
 80e34a8:	4313      	orrs	r3, r2
 80e34aa:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80e34ac:	4b0b      	ldr	r3, [pc, #44]	; (80e34dc <HAL_RCC_ClockConfig+0x240>)
 80e34ae:	681b      	ldr	r3, [r3, #0]
 80e34b0:	f003 030f 	and.w	r3, r3, #15
 80e34b4:	683a      	ldr	r2, [r7, #0]
 80e34b6:	429a      	cmp	r2, r3
 80e34b8:	d214      	bcs.n	80e34e4 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80e34ba:	4b08      	ldr	r3, [pc, #32]	; (80e34dc <HAL_RCC_ClockConfig+0x240>)
 80e34bc:	681b      	ldr	r3, [r3, #0]
 80e34be:	f023 020f 	bic.w	r2, r3, #15
 80e34c2:	4906      	ldr	r1, [pc, #24]	; (80e34dc <HAL_RCC_ClockConfig+0x240>)
 80e34c4:	683b      	ldr	r3, [r7, #0]
 80e34c6:	4313      	orrs	r3, r2
 80e34c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80e34ca:	4b04      	ldr	r3, [pc, #16]	; (80e34dc <HAL_RCC_ClockConfig+0x240>)
 80e34cc:	681b      	ldr	r3, [r3, #0]
 80e34ce:	f003 030f 	and.w	r3, r3, #15
 80e34d2:	683a      	ldr	r2, [r7, #0]
 80e34d4:	429a      	cmp	r2, r3
 80e34d6:	d005      	beq.n	80e34e4 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80e34d8:	2301      	movs	r3, #1
 80e34da:	e086      	b.n	80e35ea <HAL_RCC_ClockConfig+0x34e>
 80e34dc:	52002000 	.word	0x52002000
 80e34e0:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80e34e4:	687b      	ldr	r3, [r7, #4]
 80e34e6:	681b      	ldr	r3, [r3, #0]
 80e34e8:	f003 0304 	and.w	r3, r3, #4
 80e34ec:	2b00      	cmp	r3, #0
 80e34ee:	d010      	beq.n	80e3512 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80e34f0:	687b      	ldr	r3, [r7, #4]
 80e34f2:	691a      	ldr	r2, [r3, #16]
 80e34f4:	4b3f      	ldr	r3, [pc, #252]	; (80e35f4 <HAL_RCC_ClockConfig+0x358>)
 80e34f6:	699b      	ldr	r3, [r3, #24]
 80e34f8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80e34fc:	429a      	cmp	r2, r3
 80e34fe:	d208      	bcs.n	80e3512 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80e3500:	4b3c      	ldr	r3, [pc, #240]	; (80e35f4 <HAL_RCC_ClockConfig+0x358>)
 80e3502:	699b      	ldr	r3, [r3, #24]
 80e3504:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80e3508:	687b      	ldr	r3, [r7, #4]
 80e350a:	691b      	ldr	r3, [r3, #16]
 80e350c:	4939      	ldr	r1, [pc, #228]	; (80e35f4 <HAL_RCC_ClockConfig+0x358>)
 80e350e:	4313      	orrs	r3, r2
 80e3510:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80e3512:	687b      	ldr	r3, [r7, #4]
 80e3514:	681b      	ldr	r3, [r3, #0]
 80e3516:	f003 0308 	and.w	r3, r3, #8
 80e351a:	2b00      	cmp	r3, #0
 80e351c:	d010      	beq.n	80e3540 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80e351e:	687b      	ldr	r3, [r7, #4]
 80e3520:	695a      	ldr	r2, [r3, #20]
 80e3522:	4b34      	ldr	r3, [pc, #208]	; (80e35f4 <HAL_RCC_ClockConfig+0x358>)
 80e3524:	69db      	ldr	r3, [r3, #28]
 80e3526:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80e352a:	429a      	cmp	r2, r3
 80e352c:	d208      	bcs.n	80e3540 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80e352e:	4b31      	ldr	r3, [pc, #196]	; (80e35f4 <HAL_RCC_ClockConfig+0x358>)
 80e3530:	69db      	ldr	r3, [r3, #28]
 80e3532:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80e3536:	687b      	ldr	r3, [r7, #4]
 80e3538:	695b      	ldr	r3, [r3, #20]
 80e353a:	492e      	ldr	r1, [pc, #184]	; (80e35f4 <HAL_RCC_ClockConfig+0x358>)
 80e353c:	4313      	orrs	r3, r2
 80e353e:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80e3540:	687b      	ldr	r3, [r7, #4]
 80e3542:	681b      	ldr	r3, [r3, #0]
 80e3544:	f003 0310 	and.w	r3, r3, #16
 80e3548:	2b00      	cmp	r3, #0
 80e354a:	d010      	beq.n	80e356e <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80e354c:	687b      	ldr	r3, [r7, #4]
 80e354e:	699a      	ldr	r2, [r3, #24]
 80e3550:	4b28      	ldr	r3, [pc, #160]	; (80e35f4 <HAL_RCC_ClockConfig+0x358>)
 80e3552:	69db      	ldr	r3, [r3, #28]
 80e3554:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80e3558:	429a      	cmp	r2, r3
 80e355a:	d208      	bcs.n	80e356e <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80e355c:	4b25      	ldr	r3, [pc, #148]	; (80e35f4 <HAL_RCC_ClockConfig+0x358>)
 80e355e:	69db      	ldr	r3, [r3, #28]
 80e3560:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80e3564:	687b      	ldr	r3, [r7, #4]
 80e3566:	699b      	ldr	r3, [r3, #24]
 80e3568:	4922      	ldr	r1, [pc, #136]	; (80e35f4 <HAL_RCC_ClockConfig+0x358>)
 80e356a:	4313      	orrs	r3, r2
 80e356c:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80e356e:	687b      	ldr	r3, [r7, #4]
 80e3570:	681b      	ldr	r3, [r3, #0]
 80e3572:	f003 0320 	and.w	r3, r3, #32
 80e3576:	2b00      	cmp	r3, #0
 80e3578:	d010      	beq.n	80e359c <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80e357a:	687b      	ldr	r3, [r7, #4]
 80e357c:	69da      	ldr	r2, [r3, #28]
 80e357e:	4b1d      	ldr	r3, [pc, #116]	; (80e35f4 <HAL_RCC_ClockConfig+0x358>)
 80e3580:	6a1b      	ldr	r3, [r3, #32]
 80e3582:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80e3586:	429a      	cmp	r2, r3
 80e3588:	d208      	bcs.n	80e359c <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80e358a:	4b1a      	ldr	r3, [pc, #104]	; (80e35f4 <HAL_RCC_ClockConfig+0x358>)
 80e358c:	6a1b      	ldr	r3, [r3, #32]
 80e358e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80e3592:	687b      	ldr	r3, [r7, #4]
 80e3594:	69db      	ldr	r3, [r3, #28]
 80e3596:	4917      	ldr	r1, [pc, #92]	; (80e35f4 <HAL_RCC_ClockConfig+0x358>)
 80e3598:	4313      	orrs	r3, r2
 80e359a:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80e359c:	f000 f834 	bl	80e3608 <HAL_RCC_GetSysClockFreq>
 80e35a0:	4602      	mov	r2, r0
 80e35a2:	4b14      	ldr	r3, [pc, #80]	; (80e35f4 <HAL_RCC_ClockConfig+0x358>)
 80e35a4:	699b      	ldr	r3, [r3, #24]
 80e35a6:	0a1b      	lsrs	r3, r3, #8
 80e35a8:	f003 030f 	and.w	r3, r3, #15
 80e35ac:	4912      	ldr	r1, [pc, #72]	; (80e35f8 <HAL_RCC_ClockConfig+0x35c>)
 80e35ae:	5ccb      	ldrb	r3, [r1, r3]
 80e35b0:	f003 031f 	and.w	r3, r3, #31
 80e35b4:	fa22 f303 	lsr.w	r3, r2, r3
 80e35b8:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80e35ba:	4b0e      	ldr	r3, [pc, #56]	; (80e35f4 <HAL_RCC_ClockConfig+0x358>)
 80e35bc:	699b      	ldr	r3, [r3, #24]
 80e35be:	f003 030f 	and.w	r3, r3, #15
 80e35c2:	4a0d      	ldr	r2, [pc, #52]	; (80e35f8 <HAL_RCC_ClockConfig+0x35c>)
 80e35c4:	5cd3      	ldrb	r3, [r2, r3]
 80e35c6:	f003 031f 	and.w	r3, r3, #31
 80e35ca:	693a      	ldr	r2, [r7, #16]
 80e35cc:	fa22 f303 	lsr.w	r3, r2, r3
 80e35d0:	4a0a      	ldr	r2, [pc, #40]	; (80e35fc <HAL_RCC_ClockConfig+0x360>)
 80e35d2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80e35d4:	4a0a      	ldr	r2, [pc, #40]	; (80e3600 <HAL_RCC_ClockConfig+0x364>)
 80e35d6:	693b      	ldr	r3, [r7, #16]
 80e35d8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 80e35da:	4b0a      	ldr	r3, [pc, #40]	; (80e3604 <HAL_RCC_ClockConfig+0x368>)
 80e35dc:	681b      	ldr	r3, [r3, #0]
 80e35de:	4618      	mov	r0, r3
 80e35e0:	f7fd ff3c 	bl	80e145c <HAL_InitTick>
 80e35e4:	4603      	mov	r3, r0
 80e35e6:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80e35e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80e35ea:	4618      	mov	r0, r3
 80e35ec:	3718      	adds	r7, #24
 80e35ee:	46bd      	mov	sp, r7
 80e35f0:	bd80      	pop	{r7, pc}
 80e35f2:	bf00      	nop
 80e35f4:	58024400 	.word	0x58024400
 80e35f8:	080e51ec 	.word	0x080e51ec
 80e35fc:	24000004 	.word	0x24000004
 80e3600:	24000000 	.word	0x24000000
 80e3604:	24000008 	.word	0x24000008

080e3608 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80e3608:	b480      	push	{r7}
 80e360a:	b089      	sub	sp, #36	; 0x24
 80e360c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80e360e:	4bb3      	ldr	r3, [pc, #716]	; (80e38dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80e3610:	691b      	ldr	r3, [r3, #16]
 80e3612:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80e3616:	2b18      	cmp	r3, #24
 80e3618:	f200 8155 	bhi.w	80e38c6 <HAL_RCC_GetSysClockFreq+0x2be>
 80e361c:	a201      	add	r2, pc, #4	; (adr r2, 80e3624 <HAL_RCC_GetSysClockFreq+0x1c>)
 80e361e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80e3622:	bf00      	nop
 80e3624:	080e3689 	.word	0x080e3689
 80e3628:	080e38c7 	.word	0x080e38c7
 80e362c:	080e38c7 	.word	0x080e38c7
 80e3630:	080e38c7 	.word	0x080e38c7
 80e3634:	080e38c7 	.word	0x080e38c7
 80e3638:	080e38c7 	.word	0x080e38c7
 80e363c:	080e38c7 	.word	0x080e38c7
 80e3640:	080e38c7 	.word	0x080e38c7
 80e3644:	080e36af 	.word	0x080e36af
 80e3648:	080e38c7 	.word	0x080e38c7
 80e364c:	080e38c7 	.word	0x080e38c7
 80e3650:	080e38c7 	.word	0x080e38c7
 80e3654:	080e38c7 	.word	0x080e38c7
 80e3658:	080e38c7 	.word	0x080e38c7
 80e365c:	080e38c7 	.word	0x080e38c7
 80e3660:	080e38c7 	.word	0x080e38c7
 80e3664:	080e36b5 	.word	0x080e36b5
 80e3668:	080e38c7 	.word	0x080e38c7
 80e366c:	080e38c7 	.word	0x080e38c7
 80e3670:	080e38c7 	.word	0x080e38c7
 80e3674:	080e38c7 	.word	0x080e38c7
 80e3678:	080e38c7 	.word	0x080e38c7
 80e367c:	080e38c7 	.word	0x080e38c7
 80e3680:	080e38c7 	.word	0x080e38c7
 80e3684:	080e36bb 	.word	0x080e36bb
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80e3688:	4b94      	ldr	r3, [pc, #592]	; (80e38dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80e368a:	681b      	ldr	r3, [r3, #0]
 80e368c:	f003 0320 	and.w	r3, r3, #32
 80e3690:	2b00      	cmp	r3, #0
 80e3692:	d009      	beq.n	80e36a8 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80e3694:	4b91      	ldr	r3, [pc, #580]	; (80e38dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80e3696:	681b      	ldr	r3, [r3, #0]
 80e3698:	08db      	lsrs	r3, r3, #3
 80e369a:	f003 0303 	and.w	r3, r3, #3
 80e369e:	4a90      	ldr	r2, [pc, #576]	; (80e38e0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80e36a0:	fa22 f303 	lsr.w	r3, r2, r3
 80e36a4:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 80e36a6:	e111      	b.n	80e38cc <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80e36a8:	4b8d      	ldr	r3, [pc, #564]	; (80e38e0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80e36aa:	61bb      	str	r3, [r7, #24]
    break;
 80e36ac:	e10e      	b.n	80e38cc <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 80e36ae:	4b8d      	ldr	r3, [pc, #564]	; (80e38e4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80e36b0:	61bb      	str	r3, [r7, #24]
    break;
 80e36b2:	e10b      	b.n	80e38cc <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 80e36b4:	4b8c      	ldr	r3, [pc, #560]	; (80e38e8 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80e36b6:	61bb      	str	r3, [r7, #24]
    break;
 80e36b8:	e108      	b.n	80e38cc <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80e36ba:	4b88      	ldr	r3, [pc, #544]	; (80e38dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80e36bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80e36be:	f003 0303 	and.w	r3, r3, #3
 80e36c2:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 80e36c4:	4b85      	ldr	r3, [pc, #532]	; (80e38dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80e36c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80e36c8:	091b      	lsrs	r3, r3, #4
 80e36ca:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80e36ce:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 80e36d0:	4b82      	ldr	r3, [pc, #520]	; (80e38dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80e36d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e36d4:	f003 0301 	and.w	r3, r3, #1
 80e36d8:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80e36da:	4b80      	ldr	r3, [pc, #512]	; (80e38dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80e36dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80e36de:	08db      	lsrs	r3, r3, #3
 80e36e0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80e36e4:	68fa      	ldr	r2, [r7, #12]
 80e36e6:	fb02 f303 	mul.w	r3, r2, r3
 80e36ea:	ee07 3a90 	vmov	s15, r3
 80e36ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80e36f2:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 80e36f6:	693b      	ldr	r3, [r7, #16]
 80e36f8:	2b00      	cmp	r3, #0
 80e36fa:	f000 80e1 	beq.w	80e38c0 <HAL_RCC_GetSysClockFreq+0x2b8>
 80e36fe:	697b      	ldr	r3, [r7, #20]
 80e3700:	2b02      	cmp	r3, #2
 80e3702:	f000 8083 	beq.w	80e380c <HAL_RCC_GetSysClockFreq+0x204>
 80e3706:	697b      	ldr	r3, [r7, #20]
 80e3708:	2b02      	cmp	r3, #2
 80e370a:	f200 80a1 	bhi.w	80e3850 <HAL_RCC_GetSysClockFreq+0x248>
 80e370e:	697b      	ldr	r3, [r7, #20]
 80e3710:	2b00      	cmp	r3, #0
 80e3712:	d003      	beq.n	80e371c <HAL_RCC_GetSysClockFreq+0x114>
 80e3714:	697b      	ldr	r3, [r7, #20]
 80e3716:	2b01      	cmp	r3, #1
 80e3718:	d056      	beq.n	80e37c8 <HAL_RCC_GetSysClockFreq+0x1c0>
 80e371a:	e099      	b.n	80e3850 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80e371c:	4b6f      	ldr	r3, [pc, #444]	; (80e38dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80e371e:	681b      	ldr	r3, [r3, #0]
 80e3720:	f003 0320 	and.w	r3, r3, #32
 80e3724:	2b00      	cmp	r3, #0
 80e3726:	d02d      	beq.n	80e3784 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80e3728:	4b6c      	ldr	r3, [pc, #432]	; (80e38dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80e372a:	681b      	ldr	r3, [r3, #0]
 80e372c:	08db      	lsrs	r3, r3, #3
 80e372e:	f003 0303 	and.w	r3, r3, #3
 80e3732:	4a6b      	ldr	r2, [pc, #428]	; (80e38e0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80e3734:	fa22 f303 	lsr.w	r3, r2, r3
 80e3738:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80e373a:	687b      	ldr	r3, [r7, #4]
 80e373c:	ee07 3a90 	vmov	s15, r3
 80e3740:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80e3744:	693b      	ldr	r3, [r7, #16]
 80e3746:	ee07 3a90 	vmov	s15, r3
 80e374a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80e374e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80e3752:	4b62      	ldr	r3, [pc, #392]	; (80e38dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80e3754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80e3756:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80e375a:	ee07 3a90 	vmov	s15, r3
 80e375e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80e3762:	ed97 6a02 	vldr	s12, [r7, #8]
 80e3766:	eddf 5a61 	vldr	s11, [pc, #388]	; 80e38ec <HAL_RCC_GetSysClockFreq+0x2e4>
 80e376a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80e376e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80e3772:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80e3776:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80e377a:	ee67 7a27 	vmul.f32	s15, s14, s15
 80e377e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 80e3782:	e087      	b.n	80e3894 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80e3784:	693b      	ldr	r3, [r7, #16]
 80e3786:	ee07 3a90 	vmov	s15, r3
 80e378a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80e378e:	eddf 6a58 	vldr	s13, [pc, #352]	; 80e38f0 <HAL_RCC_GetSysClockFreq+0x2e8>
 80e3792:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80e3796:	4b51      	ldr	r3, [pc, #324]	; (80e38dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80e3798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80e379a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80e379e:	ee07 3a90 	vmov	s15, r3
 80e37a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80e37a6:	ed97 6a02 	vldr	s12, [r7, #8]
 80e37aa:	eddf 5a50 	vldr	s11, [pc, #320]	; 80e38ec <HAL_RCC_GetSysClockFreq+0x2e4>
 80e37ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80e37b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80e37b6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80e37ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80e37be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80e37c2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80e37c6:	e065      	b.n	80e3894 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80e37c8:	693b      	ldr	r3, [r7, #16]
 80e37ca:	ee07 3a90 	vmov	s15, r3
 80e37ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80e37d2:	eddf 6a48 	vldr	s13, [pc, #288]	; 80e38f4 <HAL_RCC_GetSysClockFreq+0x2ec>
 80e37d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80e37da:	4b40      	ldr	r3, [pc, #256]	; (80e38dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80e37dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80e37de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80e37e2:	ee07 3a90 	vmov	s15, r3
 80e37e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80e37ea:	ed97 6a02 	vldr	s12, [r7, #8]
 80e37ee:	eddf 5a3f 	vldr	s11, [pc, #252]	; 80e38ec <HAL_RCC_GetSysClockFreq+0x2e4>
 80e37f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80e37f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80e37fa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80e37fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80e3802:	ee67 7a27 	vmul.f32	s15, s14, s15
 80e3806:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80e380a:	e043      	b.n	80e3894 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80e380c:	693b      	ldr	r3, [r7, #16]
 80e380e:	ee07 3a90 	vmov	s15, r3
 80e3812:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80e3816:	eddf 6a38 	vldr	s13, [pc, #224]	; 80e38f8 <HAL_RCC_GetSysClockFreq+0x2f0>
 80e381a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80e381e:	4b2f      	ldr	r3, [pc, #188]	; (80e38dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80e3820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80e3822:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80e3826:	ee07 3a90 	vmov	s15, r3
 80e382a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80e382e:	ed97 6a02 	vldr	s12, [r7, #8]
 80e3832:	eddf 5a2e 	vldr	s11, [pc, #184]	; 80e38ec <HAL_RCC_GetSysClockFreq+0x2e4>
 80e3836:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80e383a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80e383e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80e3842:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80e3846:	ee67 7a27 	vmul.f32	s15, s14, s15
 80e384a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80e384e:	e021      	b.n	80e3894 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80e3850:	693b      	ldr	r3, [r7, #16]
 80e3852:	ee07 3a90 	vmov	s15, r3
 80e3856:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80e385a:	eddf 6a26 	vldr	s13, [pc, #152]	; 80e38f4 <HAL_RCC_GetSysClockFreq+0x2ec>
 80e385e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80e3862:	4b1e      	ldr	r3, [pc, #120]	; (80e38dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80e3864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80e3866:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80e386a:	ee07 3a90 	vmov	s15, r3
 80e386e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80e3872:	ed97 6a02 	vldr	s12, [r7, #8]
 80e3876:	eddf 5a1d 	vldr	s11, [pc, #116]	; 80e38ec <HAL_RCC_GetSysClockFreq+0x2e4>
 80e387a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80e387e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80e3882:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80e3886:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80e388a:	ee67 7a27 	vmul.f32	s15, s14, s15
 80e388e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80e3892:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 80e3894:	4b11      	ldr	r3, [pc, #68]	; (80e38dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80e3896:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80e3898:	0a5b      	lsrs	r3, r3, #9
 80e389a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80e389e:	3301      	adds	r3, #1
 80e38a0:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 80e38a2:	683b      	ldr	r3, [r7, #0]
 80e38a4:	ee07 3a90 	vmov	s15, r3
 80e38a8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80e38ac:	edd7 6a07 	vldr	s13, [r7, #28]
 80e38b0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80e38b4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80e38b8:	ee17 3a90 	vmov	r3, s15
 80e38bc:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 80e38be:	e005      	b.n	80e38cc <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 80e38c0:	2300      	movs	r3, #0
 80e38c2:	61bb      	str	r3, [r7, #24]
    break;
 80e38c4:	e002      	b.n	80e38cc <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 80e38c6:	4b07      	ldr	r3, [pc, #28]	; (80e38e4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80e38c8:	61bb      	str	r3, [r7, #24]
    break;
 80e38ca:	bf00      	nop
  }

  return sysclockfreq;
 80e38cc:	69bb      	ldr	r3, [r7, #24]
}
 80e38ce:	4618      	mov	r0, r3
 80e38d0:	3724      	adds	r7, #36	; 0x24
 80e38d2:	46bd      	mov	sp, r7
 80e38d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e38d8:	4770      	bx	lr
 80e38da:	bf00      	nop
 80e38dc:	58024400 	.word	0x58024400
 80e38e0:	03d09000 	.word	0x03d09000
 80e38e4:	003d0900 	.word	0x003d0900
 80e38e8:	017d7840 	.word	0x017d7840
 80e38ec:	46000000 	.word	0x46000000
 80e38f0:	4c742400 	.word	0x4c742400
 80e38f4:	4a742400 	.word	0x4a742400
 80e38f8:	4bbebc20 	.word	0x4bbebc20

080e38fc <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80e38fc:	b580      	push	{r7, lr}
 80e38fe:	b086      	sub	sp, #24
 80e3900:	af00      	add	r7, sp, #0
 80e3902:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80e3904:	2300      	movs	r3, #0
 80e3906:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80e3908:	2300      	movs	r3, #0
 80e390a:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80e390c:	687b      	ldr	r3, [r7, #4]
 80e390e:	681b      	ldr	r3, [r3, #0]
 80e3910:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80e3914:	2b00      	cmp	r3, #0
 80e3916:	d03f      	beq.n	80e3998 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 80e3918:	687b      	ldr	r3, [r7, #4]
 80e391a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80e391c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80e3920:	d02a      	beq.n	80e3978 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80e3922:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80e3926:	d824      	bhi.n	80e3972 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80e3928:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80e392c:	d018      	beq.n	80e3960 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80e392e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80e3932:	d81e      	bhi.n	80e3972 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80e3934:	2b00      	cmp	r3, #0
 80e3936:	d003      	beq.n	80e3940 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80e3938:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80e393c:	d007      	beq.n	80e394e <HAL_RCCEx_PeriphCLKConfig+0x52>
 80e393e:	e018      	b.n	80e3972 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80e3940:	4ba4      	ldr	r3, [pc, #656]	; (80e3bd4 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 80e3942:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e3944:	4aa3      	ldr	r2, [pc, #652]	; (80e3bd4 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 80e3946:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80e394a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80e394c:	e015      	b.n	80e397a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80e394e:	687b      	ldr	r3, [r7, #4]
 80e3950:	3304      	adds	r3, #4
 80e3952:	2102      	movs	r1, #2
 80e3954:	4618      	mov	r0, r3
 80e3956:	f000 fecb 	bl	80e46f0 <RCCEx_PLL2_Config>
 80e395a:	4603      	mov	r3, r0
 80e395c:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80e395e:	e00c      	b.n	80e397a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80e3960:	687b      	ldr	r3, [r7, #4]
 80e3962:	3324      	adds	r3, #36	; 0x24
 80e3964:	2102      	movs	r1, #2
 80e3966:	4618      	mov	r0, r3
 80e3968:	f000 ff74 	bl	80e4854 <RCCEx_PLL3_Config>
 80e396c:	4603      	mov	r3, r0
 80e396e:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80e3970:	e003      	b.n	80e397a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80e3972:	2301      	movs	r3, #1
 80e3974:	75fb      	strb	r3, [r7, #23]
      break;
 80e3976:	e000      	b.n	80e397a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80e3978:	bf00      	nop
    }

    if(ret == HAL_OK)
 80e397a:	7dfb      	ldrb	r3, [r7, #23]
 80e397c:	2b00      	cmp	r3, #0
 80e397e:	d109      	bne.n	80e3994 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80e3980:	4b94      	ldr	r3, [pc, #592]	; (80e3bd4 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 80e3982:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80e3984:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80e3988:	687b      	ldr	r3, [r7, #4]
 80e398a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80e398c:	4991      	ldr	r1, [pc, #580]	; (80e3bd4 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 80e398e:	4313      	orrs	r3, r2
 80e3990:	650b      	str	r3, [r1, #80]	; 0x50
 80e3992:	e001      	b.n	80e3998 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80e3994:	7dfb      	ldrb	r3, [r7, #23]
 80e3996:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80e3998:	687b      	ldr	r3, [r7, #4]
 80e399a:	681b      	ldr	r3, [r3, #0]
 80e399c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80e39a0:	2b00      	cmp	r3, #0
 80e39a2:	d03d      	beq.n	80e3a20 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 80e39a4:	687b      	ldr	r3, [r7, #4]
 80e39a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80e39a8:	2b04      	cmp	r3, #4
 80e39aa:	d826      	bhi.n	80e39fa <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80e39ac:	a201      	add	r2, pc, #4	; (adr r2, 80e39b4 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 80e39ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80e39b2:	bf00      	nop
 80e39b4:	080e39c9 	.word	0x080e39c9
 80e39b8:	080e39d7 	.word	0x080e39d7
 80e39bc:	080e39e9 	.word	0x080e39e9
 80e39c0:	080e3a01 	.word	0x080e3a01
 80e39c4:	080e3a01 	.word	0x080e3a01
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80e39c8:	4b82      	ldr	r3, [pc, #520]	; (80e3bd4 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 80e39ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e39cc:	4a81      	ldr	r2, [pc, #516]	; (80e3bd4 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 80e39ce:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80e39d2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80e39d4:	e015      	b.n	80e3a02 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80e39d6:	687b      	ldr	r3, [r7, #4]
 80e39d8:	3304      	adds	r3, #4
 80e39da:	2100      	movs	r1, #0
 80e39dc:	4618      	mov	r0, r3
 80e39de:	f000 fe87 	bl	80e46f0 <RCCEx_PLL2_Config>
 80e39e2:	4603      	mov	r3, r0
 80e39e4:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80e39e6:	e00c      	b.n	80e3a02 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80e39e8:	687b      	ldr	r3, [r7, #4]
 80e39ea:	3324      	adds	r3, #36	; 0x24
 80e39ec:	2100      	movs	r1, #0
 80e39ee:	4618      	mov	r0, r3
 80e39f0:	f000 ff30 	bl	80e4854 <RCCEx_PLL3_Config>
 80e39f4:	4603      	mov	r3, r0
 80e39f6:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80e39f8:	e003      	b.n	80e3a02 <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80e39fa:	2301      	movs	r3, #1
 80e39fc:	75fb      	strb	r3, [r7, #23]
      break;
 80e39fe:	e000      	b.n	80e3a02 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 80e3a00:	bf00      	nop
    }

    if(ret == HAL_OK)
 80e3a02:	7dfb      	ldrb	r3, [r7, #23]
 80e3a04:	2b00      	cmp	r3, #0
 80e3a06:	d109      	bne.n	80e3a1c <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80e3a08:	4b72      	ldr	r3, [pc, #456]	; (80e3bd4 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 80e3a0a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80e3a0c:	f023 0207 	bic.w	r2, r3, #7
 80e3a10:	687b      	ldr	r3, [r7, #4]
 80e3a12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80e3a14:	496f      	ldr	r1, [pc, #444]	; (80e3bd4 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 80e3a16:	4313      	orrs	r3, r2
 80e3a18:	650b      	str	r3, [r1, #80]	; 0x50
 80e3a1a:	e001      	b.n	80e3a20 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80e3a1c:	7dfb      	ldrb	r3, [r7, #23]
 80e3a1e:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80e3a20:	687b      	ldr	r3, [r7, #4]
 80e3a22:	681b      	ldr	r3, [r3, #0]
 80e3a24:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80e3a28:	2b00      	cmp	r3, #0
 80e3a2a:	d051      	beq.n	80e3ad0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 80e3a2c:	687b      	ldr	r3, [r7, #4]
 80e3a2e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80e3a32:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 80e3a36:	d036      	beq.n	80e3aa6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80e3a38:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 80e3a3c:	d830      	bhi.n	80e3aa0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 80e3a3e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80e3a42:	d032      	beq.n	80e3aaa <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 80e3a44:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80e3a48:	d82a      	bhi.n	80e3aa0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 80e3a4a:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80e3a4e:	d02e      	beq.n	80e3aae <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 80e3a50:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80e3a54:	d824      	bhi.n	80e3aa0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 80e3a56:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80e3a5a:	d018      	beq.n	80e3a8e <HAL_RCCEx_PeriphCLKConfig+0x192>
 80e3a5c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80e3a60:	d81e      	bhi.n	80e3aa0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 80e3a62:	2b00      	cmp	r3, #0
 80e3a64:	d003      	beq.n	80e3a6e <HAL_RCCEx_PeriphCLKConfig+0x172>
 80e3a66:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80e3a6a:	d007      	beq.n	80e3a7c <HAL_RCCEx_PeriphCLKConfig+0x180>
 80e3a6c:	e018      	b.n	80e3aa0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80e3a6e:	4b59      	ldr	r3, [pc, #356]	; (80e3bd4 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 80e3a70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e3a72:	4a58      	ldr	r2, [pc, #352]	; (80e3bd4 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 80e3a74:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80e3a78:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80e3a7a:	e019      	b.n	80e3ab0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80e3a7c:	687b      	ldr	r3, [r7, #4]
 80e3a7e:	3304      	adds	r3, #4
 80e3a80:	2100      	movs	r1, #0
 80e3a82:	4618      	mov	r0, r3
 80e3a84:	f000 fe34 	bl	80e46f0 <RCCEx_PLL2_Config>
 80e3a88:	4603      	mov	r3, r0
 80e3a8a:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 80e3a8c:	e010      	b.n	80e3ab0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80e3a8e:	687b      	ldr	r3, [r7, #4]
 80e3a90:	3324      	adds	r3, #36	; 0x24
 80e3a92:	2100      	movs	r1, #0
 80e3a94:	4618      	mov	r0, r3
 80e3a96:	f000 fedd 	bl	80e4854 <RCCEx_PLL3_Config>
 80e3a9a:	4603      	mov	r3, r0
 80e3a9c:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80e3a9e:	e007      	b.n	80e3ab0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 80e3aa0:	2301      	movs	r3, #1
 80e3aa2:	75fb      	strb	r3, [r7, #23]
      break;
 80e3aa4:	e004      	b.n	80e3ab0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 80e3aa6:	bf00      	nop
 80e3aa8:	e002      	b.n	80e3ab0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 80e3aaa:	bf00      	nop
 80e3aac:	e000      	b.n	80e3ab0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 80e3aae:	bf00      	nop
    }

    if(ret == HAL_OK)
 80e3ab0:	7dfb      	ldrb	r3, [r7, #23]
 80e3ab2:	2b00      	cmp	r3, #0
 80e3ab4:	d10a      	bne.n	80e3acc <HAL_RCCEx_PeriphCLKConfig+0x1d0>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80e3ab6:	4b47      	ldr	r3, [pc, #284]	; (80e3bd4 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 80e3ab8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80e3aba:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 80e3abe:	687b      	ldr	r3, [r7, #4]
 80e3ac0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80e3ac4:	4943      	ldr	r1, [pc, #268]	; (80e3bd4 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 80e3ac6:	4313      	orrs	r3, r2
 80e3ac8:	658b      	str	r3, [r1, #88]	; 0x58
 80e3aca:	e001      	b.n	80e3ad0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80e3acc:	7dfb      	ldrb	r3, [r7, #23]
 80e3ace:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80e3ad0:	687b      	ldr	r3, [r7, #4]
 80e3ad2:	681b      	ldr	r3, [r3, #0]
 80e3ad4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80e3ad8:	2b00      	cmp	r3, #0
 80e3ada:	d051      	beq.n	80e3b80 <HAL_RCCEx_PeriphCLKConfig+0x284>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 80e3adc:	687b      	ldr	r3, [r7, #4]
 80e3ade:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80e3ae2:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 80e3ae6:	d036      	beq.n	80e3b56 <HAL_RCCEx_PeriphCLKConfig+0x25a>
 80e3ae8:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 80e3aec:	d830      	bhi.n	80e3b50 <HAL_RCCEx_PeriphCLKConfig+0x254>
 80e3aee:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80e3af2:	d032      	beq.n	80e3b5a <HAL_RCCEx_PeriphCLKConfig+0x25e>
 80e3af4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80e3af8:	d82a      	bhi.n	80e3b50 <HAL_RCCEx_PeriphCLKConfig+0x254>
 80e3afa:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80e3afe:	d02e      	beq.n	80e3b5e <HAL_RCCEx_PeriphCLKConfig+0x262>
 80e3b00:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80e3b04:	d824      	bhi.n	80e3b50 <HAL_RCCEx_PeriphCLKConfig+0x254>
 80e3b06:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80e3b0a:	d018      	beq.n	80e3b3e <HAL_RCCEx_PeriphCLKConfig+0x242>
 80e3b0c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80e3b10:	d81e      	bhi.n	80e3b50 <HAL_RCCEx_PeriphCLKConfig+0x254>
 80e3b12:	2b00      	cmp	r3, #0
 80e3b14:	d003      	beq.n	80e3b1e <HAL_RCCEx_PeriphCLKConfig+0x222>
 80e3b16:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80e3b1a:	d007      	beq.n	80e3b2c <HAL_RCCEx_PeriphCLKConfig+0x230>
 80e3b1c:	e018      	b.n	80e3b50 <HAL_RCCEx_PeriphCLKConfig+0x254>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80e3b1e:	4b2d      	ldr	r3, [pc, #180]	; (80e3bd4 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 80e3b20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e3b22:	4a2c      	ldr	r2, [pc, #176]	; (80e3bd4 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 80e3b24:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80e3b28:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80e3b2a:	e019      	b.n	80e3b60 <HAL_RCCEx_PeriphCLKConfig+0x264>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80e3b2c:	687b      	ldr	r3, [r7, #4]
 80e3b2e:	3304      	adds	r3, #4
 80e3b30:	2100      	movs	r1, #0
 80e3b32:	4618      	mov	r0, r3
 80e3b34:	f000 fddc 	bl	80e46f0 <RCCEx_PLL2_Config>
 80e3b38:	4603      	mov	r3, r0
 80e3b3a:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 80e3b3c:	e010      	b.n	80e3b60 <HAL_RCCEx_PeriphCLKConfig+0x264>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80e3b3e:	687b      	ldr	r3, [r7, #4]
 80e3b40:	3324      	adds	r3, #36	; 0x24
 80e3b42:	2100      	movs	r1, #0
 80e3b44:	4618      	mov	r0, r3
 80e3b46:	f000 fe85 	bl	80e4854 <RCCEx_PLL3_Config>
 80e3b4a:	4603      	mov	r3, r0
 80e3b4c:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80e3b4e:	e007      	b.n	80e3b60 <HAL_RCCEx_PeriphCLKConfig+0x264>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 80e3b50:	2301      	movs	r3, #1
 80e3b52:	75fb      	strb	r3, [r7, #23]
      break;
 80e3b54:	e004      	b.n	80e3b60 <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 80e3b56:	bf00      	nop
 80e3b58:	e002      	b.n	80e3b60 <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 80e3b5a:	bf00      	nop
 80e3b5c:	e000      	b.n	80e3b60 <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 80e3b5e:	bf00      	nop
    }

    if(ret == HAL_OK)
 80e3b60:	7dfb      	ldrb	r3, [r7, #23]
 80e3b62:	2b00      	cmp	r3, #0
 80e3b64:	d10a      	bne.n	80e3b7c <HAL_RCCEx_PeriphCLKConfig+0x280>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80e3b66:	4b1b      	ldr	r3, [pc, #108]	; (80e3bd4 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 80e3b68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80e3b6a:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 80e3b6e:	687b      	ldr	r3, [r7, #4]
 80e3b70:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80e3b74:	4917      	ldr	r1, [pc, #92]	; (80e3bd4 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 80e3b76:	4313      	orrs	r3, r2
 80e3b78:	658b      	str	r3, [r1, #88]	; 0x58
 80e3b7a:	e001      	b.n	80e3b80 <HAL_RCCEx_PeriphCLKConfig+0x284>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80e3b7c:	7dfb      	ldrb	r3, [r7, #23]
 80e3b7e:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80e3b80:	687b      	ldr	r3, [r7, #4]
 80e3b82:	681b      	ldr	r3, [r3, #0]
 80e3b84:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80e3b88:	2b00      	cmp	r3, #0
 80e3b8a:	d035      	beq.n	80e3bf8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->OspiClockSelection)
 80e3b8c:	687b      	ldr	r3, [r7, #4]
 80e3b8e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80e3b90:	2b30      	cmp	r3, #48	; 0x30
 80e3b92:	d01c      	beq.n	80e3bce <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80e3b94:	2b30      	cmp	r3, #48	; 0x30
 80e3b96:	d817      	bhi.n	80e3bc8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
 80e3b98:	2b20      	cmp	r3, #32
 80e3b9a:	d00c      	beq.n	80e3bb6 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
 80e3b9c:	2b20      	cmp	r3, #32
 80e3b9e:	d813      	bhi.n	80e3bc8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
 80e3ba0:	2b00      	cmp	r3, #0
 80e3ba2:	d019      	beq.n	80e3bd8 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
 80e3ba4:	2b10      	cmp	r3, #16
 80e3ba6:	d10f      	bne.n	80e3bc8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
    {
    case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
      /* Enable OSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80e3ba8:	4b0a      	ldr	r3, [pc, #40]	; (80e3bd4 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 80e3baa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e3bac:	4a09      	ldr	r2, [pc, #36]	; (80e3bd4 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 80e3bae:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80e3bb2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* OSPI clock source configuration done later after clock selection check */
      break;
 80e3bb4:	e011      	b.n	80e3bda <HAL_RCCEx_PeriphCLKConfig+0x2de>

    case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80e3bb6:	687b      	ldr	r3, [r7, #4]
 80e3bb8:	3304      	adds	r3, #4
 80e3bba:	2102      	movs	r1, #2
 80e3bbc:	4618      	mov	r0, r3
 80e3bbe:	f000 fd97 	bl	80e46f0 <RCCEx_PLL2_Config>
 80e3bc2:	4603      	mov	r3, r0
 80e3bc4:	75fb      	strb	r3, [r7, #23]

      /* OSPI clock source configuration done later after clock selection check */
      break;
 80e3bc6:	e008      	b.n	80e3bda <HAL_RCCEx_PeriphCLKConfig+0x2de>
    case RCC_OSPICLKSOURCE_HCLK:
      /* HCLK clock selected as OSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 80e3bc8:	2301      	movs	r3, #1
 80e3bca:	75fb      	strb	r3, [r7, #23]
      break;
 80e3bcc:	e005      	b.n	80e3bda <HAL_RCCEx_PeriphCLKConfig+0x2de>
      break;
 80e3bce:	bf00      	nop
 80e3bd0:	e003      	b.n	80e3bda <HAL_RCCEx_PeriphCLKConfig+0x2de>
 80e3bd2:	bf00      	nop
 80e3bd4:	58024400 	.word	0x58024400
      break;
 80e3bd8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80e3bda:	7dfb      	ldrb	r3, [r7, #23]
 80e3bdc:	2b00      	cmp	r3, #0
 80e3bde:	d109      	bne.n	80e3bf4 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80e3be0:	4ba3      	ldr	r3, [pc, #652]	; (80e3e70 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 80e3be2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80e3be4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80e3be8:	687b      	ldr	r3, [r7, #4]
 80e3bea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80e3bec:	49a0      	ldr	r1, [pc, #640]	; (80e3e70 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 80e3bee:	4313      	orrs	r3, r2
 80e3bf0:	64cb      	str	r3, [r1, #76]	; 0x4c
 80e3bf2:	e001      	b.n	80e3bf8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80e3bf4:	7dfb      	ldrb	r3, [r7, #23]
 80e3bf6:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80e3bf8:	687b      	ldr	r3, [r7, #4]
 80e3bfa:	681b      	ldr	r3, [r3, #0]
 80e3bfc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80e3c00:	2b00      	cmp	r3, #0
 80e3c02:	d047      	beq.n	80e3c94 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 80e3c04:	687b      	ldr	r3, [r7, #4]
 80e3c06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80e3c08:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80e3c0c:	d030      	beq.n	80e3c70 <HAL_RCCEx_PeriphCLKConfig+0x374>
 80e3c0e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80e3c12:	d82a      	bhi.n	80e3c6a <HAL_RCCEx_PeriphCLKConfig+0x36e>
 80e3c14:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80e3c18:	d02c      	beq.n	80e3c74 <HAL_RCCEx_PeriphCLKConfig+0x378>
 80e3c1a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80e3c1e:	d824      	bhi.n	80e3c6a <HAL_RCCEx_PeriphCLKConfig+0x36e>
 80e3c20:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80e3c24:	d018      	beq.n	80e3c58 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 80e3c26:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80e3c2a:	d81e      	bhi.n	80e3c6a <HAL_RCCEx_PeriphCLKConfig+0x36e>
 80e3c2c:	2b00      	cmp	r3, #0
 80e3c2e:	d003      	beq.n	80e3c38 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 80e3c30:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80e3c34:	d007      	beq.n	80e3c46 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80e3c36:	e018      	b.n	80e3c6a <HAL_RCCEx_PeriphCLKConfig+0x36e>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80e3c38:	4b8d      	ldr	r3, [pc, #564]	; (80e3e70 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 80e3c3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e3c3c:	4a8c      	ldr	r2, [pc, #560]	; (80e3e70 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 80e3c3e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80e3c42:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80e3c44:	e017      	b.n	80e3c76 <HAL_RCCEx_PeriphCLKConfig+0x37a>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80e3c46:	687b      	ldr	r3, [r7, #4]
 80e3c48:	3304      	adds	r3, #4
 80e3c4a:	2100      	movs	r1, #0
 80e3c4c:	4618      	mov	r0, r3
 80e3c4e:	f000 fd4f 	bl	80e46f0 <RCCEx_PLL2_Config>
 80e3c52:	4603      	mov	r3, r0
 80e3c54:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80e3c56:	e00e      	b.n	80e3c76 <HAL_RCCEx_PeriphCLKConfig+0x37a>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80e3c58:	687b      	ldr	r3, [r7, #4]
 80e3c5a:	3324      	adds	r3, #36	; 0x24
 80e3c5c:	2100      	movs	r1, #0
 80e3c5e:	4618      	mov	r0, r3
 80e3c60:	f000 fdf8 	bl	80e4854 <RCCEx_PLL3_Config>
 80e3c64:	4603      	mov	r3, r0
 80e3c66:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80e3c68:	e005      	b.n	80e3c76 <HAL_RCCEx_PeriphCLKConfig+0x37a>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80e3c6a:	2301      	movs	r3, #1
 80e3c6c:	75fb      	strb	r3, [r7, #23]
      break;
 80e3c6e:	e002      	b.n	80e3c76 <HAL_RCCEx_PeriphCLKConfig+0x37a>
      break;
 80e3c70:	bf00      	nop
 80e3c72:	e000      	b.n	80e3c76 <HAL_RCCEx_PeriphCLKConfig+0x37a>
      break;
 80e3c74:	bf00      	nop
    }

    if(ret == HAL_OK)
 80e3c76:	7dfb      	ldrb	r3, [r7, #23]
 80e3c78:	2b00      	cmp	r3, #0
 80e3c7a:	d109      	bne.n	80e3c90 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80e3c7c:	4b7c      	ldr	r3, [pc, #496]	; (80e3e70 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 80e3c7e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80e3c80:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 80e3c84:	687b      	ldr	r3, [r7, #4]
 80e3c86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80e3c88:	4979      	ldr	r1, [pc, #484]	; (80e3e70 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 80e3c8a:	4313      	orrs	r3, r2
 80e3c8c:	650b      	str	r3, [r1, #80]	; 0x50
 80e3c8e:	e001      	b.n	80e3c94 <HAL_RCCEx_PeriphCLKConfig+0x398>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80e3c90:	7dfb      	ldrb	r3, [r7, #23]
 80e3c92:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80e3c94:	687b      	ldr	r3, [r7, #4]
 80e3c96:	681b      	ldr	r3, [r3, #0]
 80e3c98:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80e3c9c:	2b00      	cmp	r3, #0
 80e3c9e:	d049      	beq.n	80e3d34 <HAL_RCCEx_PeriphCLKConfig+0x438>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 80e3ca0:	687b      	ldr	r3, [r7, #4]
 80e3ca2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80e3ca4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80e3ca8:	d02e      	beq.n	80e3d08 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 80e3caa:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80e3cae:	d828      	bhi.n	80e3d02 <HAL_RCCEx_PeriphCLKConfig+0x406>
 80e3cb0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80e3cb4:	d02a      	beq.n	80e3d0c <HAL_RCCEx_PeriphCLKConfig+0x410>
 80e3cb6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80e3cba:	d822      	bhi.n	80e3d02 <HAL_RCCEx_PeriphCLKConfig+0x406>
 80e3cbc:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80e3cc0:	d026      	beq.n	80e3d10 <HAL_RCCEx_PeriphCLKConfig+0x414>
 80e3cc2:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80e3cc6:	d81c      	bhi.n	80e3d02 <HAL_RCCEx_PeriphCLKConfig+0x406>
 80e3cc8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80e3ccc:	d010      	beq.n	80e3cf0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
 80e3cce:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80e3cd2:	d816      	bhi.n	80e3d02 <HAL_RCCEx_PeriphCLKConfig+0x406>
 80e3cd4:	2b00      	cmp	r3, #0
 80e3cd6:	d01d      	beq.n	80e3d14 <HAL_RCCEx_PeriphCLKConfig+0x418>
 80e3cd8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80e3cdc:	d111      	bne.n	80e3d02 <HAL_RCCEx_PeriphCLKConfig+0x406>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80e3cde:	687b      	ldr	r3, [r7, #4]
 80e3ce0:	3304      	adds	r3, #4
 80e3ce2:	2101      	movs	r1, #1
 80e3ce4:	4618      	mov	r0, r3
 80e3ce6:	f000 fd03 	bl	80e46f0 <RCCEx_PLL2_Config>
 80e3cea:	4603      	mov	r3, r0
 80e3cec:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 80e3cee:	e012      	b.n	80e3d16 <HAL_RCCEx_PeriphCLKConfig+0x41a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80e3cf0:	687b      	ldr	r3, [r7, #4]
 80e3cf2:	3324      	adds	r3, #36	; 0x24
 80e3cf4:	2101      	movs	r1, #1
 80e3cf6:	4618      	mov	r0, r3
 80e3cf8:	f000 fdac 	bl	80e4854 <RCCEx_PLL3_Config>
 80e3cfc:	4603      	mov	r3, r0
 80e3cfe:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 80e3d00:	e009      	b.n	80e3d16 <HAL_RCCEx_PeriphCLKConfig+0x41a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80e3d02:	2301      	movs	r3, #1
 80e3d04:	75fb      	strb	r3, [r7, #23]
      break;
 80e3d06:	e006      	b.n	80e3d16 <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 80e3d08:	bf00      	nop
 80e3d0a:	e004      	b.n	80e3d16 <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 80e3d0c:	bf00      	nop
 80e3d0e:	e002      	b.n	80e3d16 <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 80e3d10:	bf00      	nop
 80e3d12:	e000      	b.n	80e3d16 <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 80e3d14:	bf00      	nop
    }

    if(ret == HAL_OK)
 80e3d16:	7dfb      	ldrb	r3, [r7, #23]
 80e3d18:	2b00      	cmp	r3, #0
 80e3d1a:	d109      	bne.n	80e3d30 <HAL_RCCEx_PeriphCLKConfig+0x434>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80e3d1c:	4b54      	ldr	r3, [pc, #336]	; (80e3e70 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 80e3d1e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80e3d20:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 80e3d24:	687b      	ldr	r3, [r7, #4]
 80e3d26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80e3d28:	4951      	ldr	r1, [pc, #324]	; (80e3e70 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 80e3d2a:	4313      	orrs	r3, r2
 80e3d2c:	650b      	str	r3, [r1, #80]	; 0x50
 80e3d2e:	e001      	b.n	80e3d34 <HAL_RCCEx_PeriphCLKConfig+0x438>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80e3d30:	7dfb      	ldrb	r3, [r7, #23]
 80e3d32:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80e3d34:	687b      	ldr	r3, [r7, #4]
 80e3d36:	681b      	ldr	r3, [r3, #0]
 80e3d38:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80e3d3c:	2b00      	cmp	r3, #0
 80e3d3e:	d04b      	beq.n	80e3dd8 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 80e3d40:	687b      	ldr	r3, [r7, #4]
 80e3d42:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80e3d46:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80e3d4a:	d02e      	beq.n	80e3daa <HAL_RCCEx_PeriphCLKConfig+0x4ae>
 80e3d4c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80e3d50:	d828      	bhi.n	80e3da4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 80e3d52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80e3d56:	d02a      	beq.n	80e3dae <HAL_RCCEx_PeriphCLKConfig+0x4b2>
 80e3d58:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80e3d5c:	d822      	bhi.n	80e3da4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 80e3d5e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80e3d62:	d026      	beq.n	80e3db2 <HAL_RCCEx_PeriphCLKConfig+0x4b6>
 80e3d64:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80e3d68:	d81c      	bhi.n	80e3da4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 80e3d6a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80e3d6e:	d010      	beq.n	80e3d92 <HAL_RCCEx_PeriphCLKConfig+0x496>
 80e3d70:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80e3d74:	d816      	bhi.n	80e3da4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 80e3d76:	2b00      	cmp	r3, #0
 80e3d78:	d01d      	beq.n	80e3db6 <HAL_RCCEx_PeriphCLKConfig+0x4ba>
 80e3d7a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80e3d7e:	d111      	bne.n	80e3da4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80e3d80:	687b      	ldr	r3, [r7, #4]
 80e3d82:	3304      	adds	r3, #4
 80e3d84:	2101      	movs	r1, #1
 80e3d86:	4618      	mov	r0, r3
 80e3d88:	f000 fcb2 	bl	80e46f0 <RCCEx_PLL2_Config>
 80e3d8c:	4603      	mov	r3, r0
 80e3d8e:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 80e3d90:	e012      	b.n	80e3db8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80e3d92:	687b      	ldr	r3, [r7, #4]
 80e3d94:	3324      	adds	r3, #36	; 0x24
 80e3d96:	2101      	movs	r1, #1
 80e3d98:	4618      	mov	r0, r3
 80e3d9a:	f000 fd5b 	bl	80e4854 <RCCEx_PLL3_Config>
 80e3d9e:	4603      	mov	r3, r0
 80e3da0:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 80e3da2:	e009      	b.n	80e3db8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 80e3da4:	2301      	movs	r3, #1
 80e3da6:	75fb      	strb	r3, [r7, #23]
      break;
 80e3da8:	e006      	b.n	80e3db8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 80e3daa:	bf00      	nop
 80e3dac:	e004      	b.n	80e3db8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 80e3dae:	bf00      	nop
 80e3db0:	e002      	b.n	80e3db8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 80e3db2:	bf00      	nop
 80e3db4:	e000      	b.n	80e3db8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 80e3db6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80e3db8:	7dfb      	ldrb	r3, [r7, #23]
 80e3dba:	2b00      	cmp	r3, #0
 80e3dbc:	d10a      	bne.n	80e3dd4 <HAL_RCCEx_PeriphCLKConfig+0x4d8>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80e3dbe:	4b2c      	ldr	r3, [pc, #176]	; (80e3e70 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 80e3dc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80e3dc2:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 80e3dc6:	687b      	ldr	r3, [r7, #4]
 80e3dc8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80e3dcc:	4928      	ldr	r1, [pc, #160]	; (80e3e70 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 80e3dce:	4313      	orrs	r3, r2
 80e3dd0:	658b      	str	r3, [r1, #88]	; 0x58
 80e3dd2:	e001      	b.n	80e3dd8 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80e3dd4:	7dfb      	ldrb	r3, [r7, #23]
 80e3dd6:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80e3dd8:	687b      	ldr	r3, [r7, #4]
 80e3dda:	681b      	ldr	r3, [r3, #0]
 80e3ddc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80e3de0:	2b00      	cmp	r3, #0
 80e3de2:	d02f      	beq.n	80e3e44 <HAL_RCCEx_PeriphCLKConfig+0x548>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 80e3de4:	687b      	ldr	r3, [r7, #4]
 80e3de6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80e3de8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80e3dec:	d00e      	beq.n	80e3e0c <HAL_RCCEx_PeriphCLKConfig+0x510>
 80e3dee:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80e3df2:	d814      	bhi.n	80e3e1e <HAL_RCCEx_PeriphCLKConfig+0x522>
 80e3df4:	2b00      	cmp	r3, #0
 80e3df6:	d015      	beq.n	80e3e24 <HAL_RCCEx_PeriphCLKConfig+0x528>
 80e3df8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80e3dfc:	d10f      	bne.n	80e3e1e <HAL_RCCEx_PeriphCLKConfig+0x522>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80e3dfe:	4b1c      	ldr	r3, [pc, #112]	; (80e3e70 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 80e3e00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e3e02:	4a1b      	ldr	r2, [pc, #108]	; (80e3e70 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 80e3e04:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80e3e08:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80e3e0a:	e00c      	b.n	80e3e26 <HAL_RCCEx_PeriphCLKConfig+0x52a>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80e3e0c:	687b      	ldr	r3, [r7, #4]
 80e3e0e:	3304      	adds	r3, #4
 80e3e10:	2101      	movs	r1, #1
 80e3e12:	4618      	mov	r0, r3
 80e3e14:	f000 fc6c 	bl	80e46f0 <RCCEx_PLL2_Config>
 80e3e18:	4603      	mov	r3, r0
 80e3e1a:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80e3e1c:	e003      	b.n	80e3e26 <HAL_RCCEx_PeriphCLKConfig+0x52a>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80e3e1e:	2301      	movs	r3, #1
 80e3e20:	75fb      	strb	r3, [r7, #23]
      break;
 80e3e22:	e000      	b.n	80e3e26 <HAL_RCCEx_PeriphCLKConfig+0x52a>
      break;
 80e3e24:	bf00      	nop
    }

    if(ret == HAL_OK)
 80e3e26:	7dfb      	ldrb	r3, [r7, #23]
 80e3e28:	2b00      	cmp	r3, #0
 80e3e2a:	d109      	bne.n	80e3e40 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80e3e2c:	4b10      	ldr	r3, [pc, #64]	; (80e3e70 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 80e3e2e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80e3e30:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80e3e34:	687b      	ldr	r3, [r7, #4]
 80e3e36:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80e3e38:	490d      	ldr	r1, [pc, #52]	; (80e3e70 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 80e3e3a:	4313      	orrs	r3, r2
 80e3e3c:	650b      	str	r3, [r1, #80]	; 0x50
 80e3e3e:	e001      	b.n	80e3e44 <HAL_RCCEx_PeriphCLKConfig+0x548>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80e3e40:	7dfb      	ldrb	r3, [r7, #23]
 80e3e42:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80e3e44:	687b      	ldr	r3, [r7, #4]
 80e3e46:	681b      	ldr	r3, [r3, #0]
 80e3e48:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80e3e4c:	2b00      	cmp	r3, #0
 80e3e4e:	d034      	beq.n	80e3eba <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    switch(PeriphClkInit->FmcClockSelection)
 80e3e50:	687b      	ldr	r3, [r7, #4]
 80e3e52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80e3e54:	2b03      	cmp	r3, #3
 80e3e56:	d81d      	bhi.n	80e3e94 <HAL_RCCEx_PeriphCLKConfig+0x598>
 80e3e58:	a201      	add	r2, pc, #4	; (adr r2, 80e3e60 <HAL_RCCEx_PeriphCLKConfig+0x564>)
 80e3e5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80e3e5e:	bf00      	nop
 80e3e60:	080e3e9b 	.word	0x080e3e9b
 80e3e64:	080e3e75 	.word	0x080e3e75
 80e3e68:	080e3e83 	.word	0x080e3e83
 80e3e6c:	080e3e9b 	.word	0x080e3e9b
 80e3e70:	58024400 	.word	0x58024400
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80e3e74:	4bb1      	ldr	r3, [pc, #708]	; (80e413c <HAL_RCCEx_PeriphCLKConfig+0x840>)
 80e3e76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e3e78:	4ab0      	ldr	r2, [pc, #704]	; (80e413c <HAL_RCCEx_PeriphCLKConfig+0x840>)
 80e3e7a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80e3e7e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 80e3e80:	e00c      	b.n	80e3e9c <HAL_RCCEx_PeriphCLKConfig+0x5a0>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80e3e82:	687b      	ldr	r3, [r7, #4]
 80e3e84:	3304      	adds	r3, #4
 80e3e86:	2102      	movs	r1, #2
 80e3e88:	4618      	mov	r0, r3
 80e3e8a:	f000 fc31 	bl	80e46f0 <RCCEx_PLL2_Config>
 80e3e8e:	4603      	mov	r3, r0
 80e3e90:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 80e3e92:	e003      	b.n	80e3e9c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 80e3e94:	2301      	movs	r3, #1
 80e3e96:	75fb      	strb	r3, [r7, #23]
      break;
 80e3e98:	e000      	b.n	80e3e9c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      break;
 80e3e9a:	bf00      	nop
    }

    if(ret == HAL_OK)
 80e3e9c:	7dfb      	ldrb	r3, [r7, #23]
 80e3e9e:	2b00      	cmp	r3, #0
 80e3ea0:	d109      	bne.n	80e3eb6 <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80e3ea2:	4ba6      	ldr	r3, [pc, #664]	; (80e413c <HAL_RCCEx_PeriphCLKConfig+0x840>)
 80e3ea4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80e3ea6:	f023 0203 	bic.w	r2, r3, #3
 80e3eaa:	687b      	ldr	r3, [r7, #4]
 80e3eac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80e3eae:	49a3      	ldr	r1, [pc, #652]	; (80e413c <HAL_RCCEx_PeriphCLKConfig+0x840>)
 80e3eb0:	4313      	orrs	r3, r2
 80e3eb2:	64cb      	str	r3, [r1, #76]	; 0x4c
 80e3eb4:	e001      	b.n	80e3eba <HAL_RCCEx_PeriphCLKConfig+0x5be>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80e3eb6:	7dfb      	ldrb	r3, [r7, #23]
 80e3eb8:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80e3eba:	687b      	ldr	r3, [r7, #4]
 80e3ebc:	681b      	ldr	r3, [r3, #0]
 80e3ebe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80e3ec2:	2b00      	cmp	r3, #0
 80e3ec4:	f000 8086 	beq.w	80e3fd4 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80e3ec8:	4b9d      	ldr	r3, [pc, #628]	; (80e4140 <HAL_RCCEx_PeriphCLKConfig+0x844>)
 80e3eca:	681b      	ldr	r3, [r3, #0]
 80e3ecc:	4a9c      	ldr	r2, [pc, #624]	; (80e4140 <HAL_RCCEx_PeriphCLKConfig+0x844>)
 80e3ece:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80e3ed2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80e3ed4:	f7fd fb0c 	bl	80e14f0 <HAL_GetTick>
 80e3ed8:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80e3eda:	e009      	b.n	80e3ef0 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80e3edc:	f7fd fb08 	bl	80e14f0 <HAL_GetTick>
 80e3ee0:	4602      	mov	r2, r0
 80e3ee2:	693b      	ldr	r3, [r7, #16]
 80e3ee4:	1ad3      	subs	r3, r2, r3
 80e3ee6:	2b64      	cmp	r3, #100	; 0x64
 80e3ee8:	d902      	bls.n	80e3ef0 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
      {
        ret = HAL_TIMEOUT;
 80e3eea:	2303      	movs	r3, #3
 80e3eec:	75fb      	strb	r3, [r7, #23]
        break;
 80e3eee:	e005      	b.n	80e3efc <HAL_RCCEx_PeriphCLKConfig+0x600>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80e3ef0:	4b93      	ldr	r3, [pc, #588]	; (80e4140 <HAL_RCCEx_PeriphCLKConfig+0x844>)
 80e3ef2:	681b      	ldr	r3, [r3, #0]
 80e3ef4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80e3ef8:	2b00      	cmp	r3, #0
 80e3efa:	d0ef      	beq.n	80e3edc <HAL_RCCEx_PeriphCLKConfig+0x5e0>
      }
    }

    if(ret == HAL_OK)
 80e3efc:	7dfb      	ldrb	r3, [r7, #23]
 80e3efe:	2b00      	cmp	r3, #0
 80e3f00:	d166      	bne.n	80e3fd0 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80e3f02:	4b8e      	ldr	r3, [pc, #568]	; (80e413c <HAL_RCCEx_PeriphCLKConfig+0x840>)
 80e3f04:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80e3f06:	687b      	ldr	r3, [r7, #4]
 80e3f08:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80e3f0c:	4053      	eors	r3, r2
 80e3f0e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80e3f12:	2b00      	cmp	r3, #0
 80e3f14:	d013      	beq.n	80e3f3e <HAL_RCCEx_PeriphCLKConfig+0x642>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80e3f16:	4b89      	ldr	r3, [pc, #548]	; (80e413c <HAL_RCCEx_PeriphCLKConfig+0x840>)
 80e3f18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80e3f1a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80e3f1e:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80e3f20:	4b86      	ldr	r3, [pc, #536]	; (80e413c <HAL_RCCEx_PeriphCLKConfig+0x840>)
 80e3f22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80e3f24:	4a85      	ldr	r2, [pc, #532]	; (80e413c <HAL_RCCEx_PeriphCLKConfig+0x840>)
 80e3f26:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80e3f2a:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80e3f2c:	4b83      	ldr	r3, [pc, #524]	; (80e413c <HAL_RCCEx_PeriphCLKConfig+0x840>)
 80e3f2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80e3f30:	4a82      	ldr	r2, [pc, #520]	; (80e413c <HAL_RCCEx_PeriphCLKConfig+0x840>)
 80e3f32:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80e3f36:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80e3f38:	4a80      	ldr	r2, [pc, #512]	; (80e413c <HAL_RCCEx_PeriphCLKConfig+0x840>)
 80e3f3a:	68fb      	ldr	r3, [r7, #12]
 80e3f3c:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80e3f3e:	687b      	ldr	r3, [r7, #4]
 80e3f40:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80e3f44:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80e3f48:	d115      	bne.n	80e3f76 <HAL_RCCEx_PeriphCLKConfig+0x67a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80e3f4a:	f7fd fad1 	bl	80e14f0 <HAL_GetTick>
 80e3f4e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80e3f50:	e00b      	b.n	80e3f6a <HAL_RCCEx_PeriphCLKConfig+0x66e>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80e3f52:	f7fd facd 	bl	80e14f0 <HAL_GetTick>
 80e3f56:	4602      	mov	r2, r0
 80e3f58:	693b      	ldr	r3, [r7, #16]
 80e3f5a:	1ad3      	subs	r3, r2, r3
 80e3f5c:	f241 3288 	movw	r2, #5000	; 0x1388
 80e3f60:	4293      	cmp	r3, r2
 80e3f62:	d902      	bls.n	80e3f6a <HAL_RCCEx_PeriphCLKConfig+0x66e>
          {
            ret = HAL_TIMEOUT;
 80e3f64:	2303      	movs	r3, #3
 80e3f66:	75fb      	strb	r3, [r7, #23]
            break;
 80e3f68:	e005      	b.n	80e3f76 <HAL_RCCEx_PeriphCLKConfig+0x67a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80e3f6a:	4b74      	ldr	r3, [pc, #464]	; (80e413c <HAL_RCCEx_PeriphCLKConfig+0x840>)
 80e3f6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80e3f6e:	f003 0302 	and.w	r3, r3, #2
 80e3f72:	2b00      	cmp	r3, #0
 80e3f74:	d0ed      	beq.n	80e3f52 <HAL_RCCEx_PeriphCLKConfig+0x656>
          }
        }
      }

      if(ret == HAL_OK)
 80e3f76:	7dfb      	ldrb	r3, [r7, #23]
 80e3f78:	2b00      	cmp	r3, #0
 80e3f7a:	d126      	bne.n	80e3fca <HAL_RCCEx_PeriphCLKConfig+0x6ce>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80e3f7c:	687b      	ldr	r3, [r7, #4]
 80e3f7e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80e3f82:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80e3f86:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80e3f8a:	d10d      	bne.n	80e3fa8 <HAL_RCCEx_PeriphCLKConfig+0x6ac>
 80e3f8c:	4b6b      	ldr	r3, [pc, #428]	; (80e413c <HAL_RCCEx_PeriphCLKConfig+0x840>)
 80e3f8e:	691b      	ldr	r3, [r3, #16]
 80e3f90:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80e3f94:	687b      	ldr	r3, [r7, #4]
 80e3f96:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80e3f9a:	0919      	lsrs	r1, r3, #4
 80e3f9c:	4b69      	ldr	r3, [pc, #420]	; (80e4144 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80e3f9e:	400b      	ands	r3, r1
 80e3fa0:	4966      	ldr	r1, [pc, #408]	; (80e413c <HAL_RCCEx_PeriphCLKConfig+0x840>)
 80e3fa2:	4313      	orrs	r3, r2
 80e3fa4:	610b      	str	r3, [r1, #16]
 80e3fa6:	e005      	b.n	80e3fb4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
 80e3fa8:	4b64      	ldr	r3, [pc, #400]	; (80e413c <HAL_RCCEx_PeriphCLKConfig+0x840>)
 80e3faa:	691b      	ldr	r3, [r3, #16]
 80e3fac:	4a63      	ldr	r2, [pc, #396]	; (80e413c <HAL_RCCEx_PeriphCLKConfig+0x840>)
 80e3fae:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80e3fb2:	6113      	str	r3, [r2, #16]
 80e3fb4:	4b61      	ldr	r3, [pc, #388]	; (80e413c <HAL_RCCEx_PeriphCLKConfig+0x840>)
 80e3fb6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80e3fb8:	687b      	ldr	r3, [r7, #4]
 80e3fba:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80e3fbe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80e3fc2:	495e      	ldr	r1, [pc, #376]	; (80e413c <HAL_RCCEx_PeriphCLKConfig+0x840>)
 80e3fc4:	4313      	orrs	r3, r2
 80e3fc6:	670b      	str	r3, [r1, #112]	; 0x70
 80e3fc8:	e004      	b.n	80e3fd4 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80e3fca:	7dfb      	ldrb	r3, [r7, #23]
 80e3fcc:	75bb      	strb	r3, [r7, #22]
 80e3fce:	e001      	b.n	80e3fd4 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80e3fd0:	7dfb      	ldrb	r3, [r7, #23]
 80e3fd2:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80e3fd4:	687b      	ldr	r3, [r7, #4]
 80e3fd6:	681b      	ldr	r3, [r3, #0]
 80e3fd8:	f003 0301 	and.w	r3, r3, #1
 80e3fdc:	2b00      	cmp	r3, #0
 80e3fde:	d07e      	beq.n	80e40de <HAL_RCCEx_PeriphCLKConfig+0x7e2>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 80e3fe0:	687b      	ldr	r3, [r7, #4]
 80e3fe2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80e3fe4:	2b28      	cmp	r3, #40	; 0x28
 80e3fe6:	d867      	bhi.n	80e40b8 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
 80e3fe8:	a201      	add	r2, pc, #4	; (adr r2, 80e3ff0 <HAL_RCCEx_PeriphCLKConfig+0x6f4>)
 80e3fea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80e3fee:	bf00      	nop
 80e3ff0:	080e40bf 	.word	0x080e40bf
 80e3ff4:	080e40b9 	.word	0x080e40b9
 80e3ff8:	080e40b9 	.word	0x080e40b9
 80e3ffc:	080e40b9 	.word	0x080e40b9
 80e4000:	080e40b9 	.word	0x080e40b9
 80e4004:	080e40b9 	.word	0x080e40b9
 80e4008:	080e40b9 	.word	0x080e40b9
 80e400c:	080e40b9 	.word	0x080e40b9
 80e4010:	080e4095 	.word	0x080e4095
 80e4014:	080e40b9 	.word	0x080e40b9
 80e4018:	080e40b9 	.word	0x080e40b9
 80e401c:	080e40b9 	.word	0x080e40b9
 80e4020:	080e40b9 	.word	0x080e40b9
 80e4024:	080e40b9 	.word	0x080e40b9
 80e4028:	080e40b9 	.word	0x080e40b9
 80e402c:	080e40b9 	.word	0x080e40b9
 80e4030:	080e40a7 	.word	0x080e40a7
 80e4034:	080e40b9 	.word	0x080e40b9
 80e4038:	080e40b9 	.word	0x080e40b9
 80e403c:	080e40b9 	.word	0x080e40b9
 80e4040:	080e40b9 	.word	0x080e40b9
 80e4044:	080e40b9 	.word	0x080e40b9
 80e4048:	080e40b9 	.word	0x080e40b9
 80e404c:	080e40b9 	.word	0x080e40b9
 80e4050:	080e40bf 	.word	0x080e40bf
 80e4054:	080e40b9 	.word	0x080e40b9
 80e4058:	080e40b9 	.word	0x080e40b9
 80e405c:	080e40b9 	.word	0x080e40b9
 80e4060:	080e40b9 	.word	0x080e40b9
 80e4064:	080e40b9 	.word	0x080e40b9
 80e4068:	080e40b9 	.word	0x080e40b9
 80e406c:	080e40b9 	.word	0x080e40b9
 80e4070:	080e40bf 	.word	0x080e40bf
 80e4074:	080e40b9 	.word	0x080e40b9
 80e4078:	080e40b9 	.word	0x080e40b9
 80e407c:	080e40b9 	.word	0x080e40b9
 80e4080:	080e40b9 	.word	0x080e40b9
 80e4084:	080e40b9 	.word	0x080e40b9
 80e4088:	080e40b9 	.word	0x080e40b9
 80e408c:	080e40b9 	.word	0x080e40b9
 80e4090:	080e40bf 	.word	0x080e40bf
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80e4094:	687b      	ldr	r3, [r7, #4]
 80e4096:	3304      	adds	r3, #4
 80e4098:	2101      	movs	r1, #1
 80e409a:	4618      	mov	r0, r3
 80e409c:	f000 fb28 	bl	80e46f0 <RCCEx_PLL2_Config>
 80e40a0:	4603      	mov	r3, r0
 80e40a2:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 80e40a4:	e00c      	b.n	80e40c0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80e40a6:	687b      	ldr	r3, [r7, #4]
 80e40a8:	3324      	adds	r3, #36	; 0x24
 80e40aa:	2101      	movs	r1, #1
 80e40ac:	4618      	mov	r0, r3
 80e40ae:	f000 fbd1 	bl	80e4854 <RCCEx_PLL3_Config>
 80e40b2:	4603      	mov	r3, r0
 80e40b4:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 80e40b6:	e003      	b.n	80e40c0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80e40b8:	2301      	movs	r3, #1
 80e40ba:	75fb      	strb	r3, [r7, #23]
      break;
 80e40bc:	e000      	b.n	80e40c0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
      break;
 80e40be:	bf00      	nop
    }

    if(ret == HAL_OK)
 80e40c0:	7dfb      	ldrb	r3, [r7, #23]
 80e40c2:	2b00      	cmp	r3, #0
 80e40c4:	d109      	bne.n	80e40da <HAL_RCCEx_PeriphCLKConfig+0x7de>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80e40c6:	4b1d      	ldr	r3, [pc, #116]	; (80e413c <HAL_RCCEx_PeriphCLKConfig+0x840>)
 80e40c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80e40ca:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 80e40ce:	687b      	ldr	r3, [r7, #4]
 80e40d0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80e40d2:	491a      	ldr	r1, [pc, #104]	; (80e413c <HAL_RCCEx_PeriphCLKConfig+0x840>)
 80e40d4:	4313      	orrs	r3, r2
 80e40d6:	654b      	str	r3, [r1, #84]	; 0x54
 80e40d8:	e001      	b.n	80e40de <HAL_RCCEx_PeriphCLKConfig+0x7e2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80e40da:	7dfb      	ldrb	r3, [r7, #23]
 80e40dc:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80e40de:	687b      	ldr	r3, [r7, #4]
 80e40e0:	681b      	ldr	r3, [r3, #0]
 80e40e2:	f003 0302 	and.w	r3, r3, #2
 80e40e6:	2b00      	cmp	r3, #0
 80e40e8:	d03e      	beq.n	80e4168 <HAL_RCCEx_PeriphCLKConfig+0x86c>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 80e40ea:	687b      	ldr	r3, [r7, #4]
 80e40ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80e40ee:	2b05      	cmp	r3, #5
 80e40f0:	d820      	bhi.n	80e4134 <HAL_RCCEx_PeriphCLKConfig+0x838>
 80e40f2:	a201      	add	r2, pc, #4	; (adr r2, 80e40f8 <HAL_RCCEx_PeriphCLKConfig+0x7fc>)
 80e40f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80e40f8:	080e4149 	.word	0x080e4149
 80e40fc:	080e4111 	.word	0x080e4111
 80e4100:	080e4123 	.word	0x080e4123
 80e4104:	080e4149 	.word	0x080e4149
 80e4108:	080e4149 	.word	0x080e4149
 80e410c:	080e4149 	.word	0x080e4149
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80e4110:	687b      	ldr	r3, [r7, #4]
 80e4112:	3304      	adds	r3, #4
 80e4114:	2101      	movs	r1, #1
 80e4116:	4618      	mov	r0, r3
 80e4118:	f000 faea 	bl	80e46f0 <RCCEx_PLL2_Config>
 80e411c:	4603      	mov	r3, r0
 80e411e:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 80e4120:	e013      	b.n	80e414a <HAL_RCCEx_PeriphCLKConfig+0x84e>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80e4122:	687b      	ldr	r3, [r7, #4]
 80e4124:	3324      	adds	r3, #36	; 0x24
 80e4126:	2101      	movs	r1, #1
 80e4128:	4618      	mov	r0, r3
 80e412a:	f000 fb93 	bl	80e4854 <RCCEx_PLL3_Config>
 80e412e:	4603      	mov	r3, r0
 80e4130:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 80e4132:	e00a      	b.n	80e414a <HAL_RCCEx_PeriphCLKConfig+0x84e>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80e4134:	2301      	movs	r3, #1
 80e4136:	75fb      	strb	r3, [r7, #23]
      break;
 80e4138:	e007      	b.n	80e414a <HAL_RCCEx_PeriphCLKConfig+0x84e>
 80e413a:	bf00      	nop
 80e413c:	58024400 	.word	0x58024400
 80e4140:	58024800 	.word	0x58024800
 80e4144:	00ffffcf 	.word	0x00ffffcf
      break;
 80e4148:	bf00      	nop
    }

    if(ret == HAL_OK)
 80e414a:	7dfb      	ldrb	r3, [r7, #23]
 80e414c:	2b00      	cmp	r3, #0
 80e414e:	d109      	bne.n	80e4164 <HAL_RCCEx_PeriphCLKConfig+0x868>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80e4150:	4b9f      	ldr	r3, [pc, #636]	; (80e43d0 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 80e4152:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80e4154:	f023 0207 	bic.w	r2, r3, #7
 80e4158:	687b      	ldr	r3, [r7, #4]
 80e415a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80e415c:	499c      	ldr	r1, [pc, #624]	; (80e43d0 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 80e415e:	4313      	orrs	r3, r2
 80e4160:	654b      	str	r3, [r1, #84]	; 0x54
 80e4162:	e001      	b.n	80e4168 <HAL_RCCEx_PeriphCLKConfig+0x86c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80e4164:	7dfb      	ldrb	r3, [r7, #23]
 80e4166:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80e4168:	687b      	ldr	r3, [r7, #4]
 80e416a:	681b      	ldr	r3, [r3, #0]
 80e416c:	f003 0304 	and.w	r3, r3, #4
 80e4170:	2b00      	cmp	r3, #0
 80e4172:	d039      	beq.n	80e41e8 <HAL_RCCEx_PeriphCLKConfig+0x8ec>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 80e4174:	687b      	ldr	r3, [r7, #4]
 80e4176:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80e417a:	2b05      	cmp	r3, #5
 80e417c:	d820      	bhi.n	80e41c0 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
 80e417e:	a201      	add	r2, pc, #4	; (adr r2, 80e4184 <HAL_RCCEx_PeriphCLKConfig+0x888>)
 80e4180:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80e4184:	080e41c7 	.word	0x080e41c7
 80e4188:	080e419d 	.word	0x080e419d
 80e418c:	080e41af 	.word	0x080e41af
 80e4190:	080e41c7 	.word	0x080e41c7
 80e4194:	080e41c7 	.word	0x080e41c7
 80e4198:	080e41c7 	.word	0x080e41c7
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80e419c:	687b      	ldr	r3, [r7, #4]
 80e419e:	3304      	adds	r3, #4
 80e41a0:	2101      	movs	r1, #1
 80e41a2:	4618      	mov	r0, r3
 80e41a4:	f000 faa4 	bl	80e46f0 <RCCEx_PLL2_Config>
 80e41a8:	4603      	mov	r3, r0
 80e41aa:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 80e41ac:	e00c      	b.n	80e41c8 <HAL_RCCEx_PeriphCLKConfig+0x8cc>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80e41ae:	687b      	ldr	r3, [r7, #4]
 80e41b0:	3324      	adds	r3, #36	; 0x24
 80e41b2:	2101      	movs	r1, #1
 80e41b4:	4618      	mov	r0, r3
 80e41b6:	f000 fb4d 	bl	80e4854 <RCCEx_PLL3_Config>
 80e41ba:	4603      	mov	r3, r0
 80e41bc:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 80e41be:	e003      	b.n	80e41c8 <HAL_RCCEx_PeriphCLKConfig+0x8cc>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80e41c0:	2301      	movs	r3, #1
 80e41c2:	75fb      	strb	r3, [r7, #23]
      break;
 80e41c4:	e000      	b.n	80e41c8 <HAL_RCCEx_PeriphCLKConfig+0x8cc>
      break;
 80e41c6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80e41c8:	7dfb      	ldrb	r3, [r7, #23]
 80e41ca:	2b00      	cmp	r3, #0
 80e41cc:	d10a      	bne.n	80e41e4 <HAL_RCCEx_PeriphCLKConfig+0x8e8>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80e41ce:	4b80      	ldr	r3, [pc, #512]	; (80e43d0 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 80e41d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80e41d2:	f023 0207 	bic.w	r2, r3, #7
 80e41d6:	687b      	ldr	r3, [r7, #4]
 80e41d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80e41dc:	497c      	ldr	r1, [pc, #496]	; (80e43d0 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 80e41de:	4313      	orrs	r3, r2
 80e41e0:	658b      	str	r3, [r1, #88]	; 0x58
 80e41e2:	e001      	b.n	80e41e8 <HAL_RCCEx_PeriphCLKConfig+0x8ec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80e41e4:	7dfb      	ldrb	r3, [r7, #23]
 80e41e6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80e41e8:	687b      	ldr	r3, [r7, #4]
 80e41ea:	681b      	ldr	r3, [r3, #0]
 80e41ec:	f003 0320 	and.w	r3, r3, #32
 80e41f0:	2b00      	cmp	r3, #0
 80e41f2:	d04b      	beq.n	80e428c <HAL_RCCEx_PeriphCLKConfig+0x990>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 80e41f4:	687b      	ldr	r3, [r7, #4]
 80e41f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80e41fa:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80e41fe:	d02e      	beq.n	80e425e <HAL_RCCEx_PeriphCLKConfig+0x962>
 80e4200:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80e4204:	d828      	bhi.n	80e4258 <HAL_RCCEx_PeriphCLKConfig+0x95c>
 80e4206:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80e420a:	d02a      	beq.n	80e4262 <HAL_RCCEx_PeriphCLKConfig+0x966>
 80e420c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80e4210:	d822      	bhi.n	80e4258 <HAL_RCCEx_PeriphCLKConfig+0x95c>
 80e4212:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80e4216:	d026      	beq.n	80e4266 <HAL_RCCEx_PeriphCLKConfig+0x96a>
 80e4218:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80e421c:	d81c      	bhi.n	80e4258 <HAL_RCCEx_PeriphCLKConfig+0x95c>
 80e421e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80e4222:	d010      	beq.n	80e4246 <HAL_RCCEx_PeriphCLKConfig+0x94a>
 80e4224:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80e4228:	d816      	bhi.n	80e4258 <HAL_RCCEx_PeriphCLKConfig+0x95c>
 80e422a:	2b00      	cmp	r3, #0
 80e422c:	d01d      	beq.n	80e426a <HAL_RCCEx_PeriphCLKConfig+0x96e>
 80e422e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80e4232:	d111      	bne.n	80e4258 <HAL_RCCEx_PeriphCLKConfig+0x95c>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80e4234:	687b      	ldr	r3, [r7, #4]
 80e4236:	3304      	adds	r3, #4
 80e4238:	2100      	movs	r1, #0
 80e423a:	4618      	mov	r0, r3
 80e423c:	f000 fa58 	bl	80e46f0 <RCCEx_PLL2_Config>
 80e4240:	4603      	mov	r3, r0
 80e4242:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 80e4244:	e012      	b.n	80e426c <HAL_RCCEx_PeriphCLKConfig+0x970>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80e4246:	687b      	ldr	r3, [r7, #4]
 80e4248:	3324      	adds	r3, #36	; 0x24
 80e424a:	2102      	movs	r1, #2
 80e424c:	4618      	mov	r0, r3
 80e424e:	f000 fb01 	bl	80e4854 <RCCEx_PLL3_Config>
 80e4252:	4603      	mov	r3, r0
 80e4254:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 80e4256:	e009      	b.n	80e426c <HAL_RCCEx_PeriphCLKConfig+0x970>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80e4258:	2301      	movs	r3, #1
 80e425a:	75fb      	strb	r3, [r7, #23]
      break;
 80e425c:	e006      	b.n	80e426c <HAL_RCCEx_PeriphCLKConfig+0x970>
      break;
 80e425e:	bf00      	nop
 80e4260:	e004      	b.n	80e426c <HAL_RCCEx_PeriphCLKConfig+0x970>
      break;
 80e4262:	bf00      	nop
 80e4264:	e002      	b.n	80e426c <HAL_RCCEx_PeriphCLKConfig+0x970>
      break;
 80e4266:	bf00      	nop
 80e4268:	e000      	b.n	80e426c <HAL_RCCEx_PeriphCLKConfig+0x970>
      break;
 80e426a:	bf00      	nop
    }

    if(ret == HAL_OK)
 80e426c:	7dfb      	ldrb	r3, [r7, #23]
 80e426e:	2b00      	cmp	r3, #0
 80e4270:	d10a      	bne.n	80e4288 <HAL_RCCEx_PeriphCLKConfig+0x98c>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80e4272:	4b57      	ldr	r3, [pc, #348]	; (80e43d0 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 80e4274:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80e4276:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 80e427a:	687b      	ldr	r3, [r7, #4]
 80e427c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80e4280:	4953      	ldr	r1, [pc, #332]	; (80e43d0 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 80e4282:	4313      	orrs	r3, r2
 80e4284:	654b      	str	r3, [r1, #84]	; 0x54
 80e4286:	e001      	b.n	80e428c <HAL_RCCEx_PeriphCLKConfig+0x990>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80e4288:	7dfb      	ldrb	r3, [r7, #23]
 80e428a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80e428c:	687b      	ldr	r3, [r7, #4]
 80e428e:	681b      	ldr	r3, [r3, #0]
 80e4290:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80e4294:	2b00      	cmp	r3, #0
 80e4296:	d04b      	beq.n	80e4330 <HAL_RCCEx_PeriphCLKConfig+0xa34>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 80e4298:	687b      	ldr	r3, [r7, #4]
 80e429a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80e429e:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80e42a2:	d02e      	beq.n	80e4302 <HAL_RCCEx_PeriphCLKConfig+0xa06>
 80e42a4:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80e42a8:	d828      	bhi.n	80e42fc <HAL_RCCEx_PeriphCLKConfig+0xa00>
 80e42aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80e42ae:	d02a      	beq.n	80e4306 <HAL_RCCEx_PeriphCLKConfig+0xa0a>
 80e42b0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80e42b4:	d822      	bhi.n	80e42fc <HAL_RCCEx_PeriphCLKConfig+0xa00>
 80e42b6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80e42ba:	d026      	beq.n	80e430a <HAL_RCCEx_PeriphCLKConfig+0xa0e>
 80e42bc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80e42c0:	d81c      	bhi.n	80e42fc <HAL_RCCEx_PeriphCLKConfig+0xa00>
 80e42c2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80e42c6:	d010      	beq.n	80e42ea <HAL_RCCEx_PeriphCLKConfig+0x9ee>
 80e42c8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80e42cc:	d816      	bhi.n	80e42fc <HAL_RCCEx_PeriphCLKConfig+0xa00>
 80e42ce:	2b00      	cmp	r3, #0
 80e42d0:	d01d      	beq.n	80e430e <HAL_RCCEx_PeriphCLKConfig+0xa12>
 80e42d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80e42d6:	d111      	bne.n	80e42fc <HAL_RCCEx_PeriphCLKConfig+0xa00>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80e42d8:	687b      	ldr	r3, [r7, #4]
 80e42da:	3304      	adds	r3, #4
 80e42dc:	2100      	movs	r1, #0
 80e42de:	4618      	mov	r0, r3
 80e42e0:	f000 fa06 	bl	80e46f0 <RCCEx_PLL2_Config>
 80e42e4:	4603      	mov	r3, r0
 80e42e6:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 80e42e8:	e012      	b.n	80e4310 <HAL_RCCEx_PeriphCLKConfig+0xa14>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80e42ea:	687b      	ldr	r3, [r7, #4]
 80e42ec:	3324      	adds	r3, #36	; 0x24
 80e42ee:	2102      	movs	r1, #2
 80e42f0:	4618      	mov	r0, r3
 80e42f2:	f000 faaf 	bl	80e4854 <RCCEx_PLL3_Config>
 80e42f6:	4603      	mov	r3, r0
 80e42f8:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 80e42fa:	e009      	b.n	80e4310 <HAL_RCCEx_PeriphCLKConfig+0xa14>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80e42fc:	2301      	movs	r3, #1
 80e42fe:	75fb      	strb	r3, [r7, #23]
      break;
 80e4300:	e006      	b.n	80e4310 <HAL_RCCEx_PeriphCLKConfig+0xa14>
      break;
 80e4302:	bf00      	nop
 80e4304:	e004      	b.n	80e4310 <HAL_RCCEx_PeriphCLKConfig+0xa14>
      break;
 80e4306:	bf00      	nop
 80e4308:	e002      	b.n	80e4310 <HAL_RCCEx_PeriphCLKConfig+0xa14>
      break;
 80e430a:	bf00      	nop
 80e430c:	e000      	b.n	80e4310 <HAL_RCCEx_PeriphCLKConfig+0xa14>
      break;
 80e430e:	bf00      	nop
    }

    if(ret == HAL_OK)
 80e4310:	7dfb      	ldrb	r3, [r7, #23]
 80e4312:	2b00      	cmp	r3, #0
 80e4314:	d10a      	bne.n	80e432c <HAL_RCCEx_PeriphCLKConfig+0xa30>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80e4316:	4b2e      	ldr	r3, [pc, #184]	; (80e43d0 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 80e4318:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80e431a:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80e431e:	687b      	ldr	r3, [r7, #4]
 80e4320:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80e4324:	492a      	ldr	r1, [pc, #168]	; (80e43d0 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 80e4326:	4313      	orrs	r3, r2
 80e4328:	658b      	str	r3, [r1, #88]	; 0x58
 80e432a:	e001      	b.n	80e4330 <HAL_RCCEx_PeriphCLKConfig+0xa34>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80e432c:	7dfb      	ldrb	r3, [r7, #23]
 80e432e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80e4330:	687b      	ldr	r3, [r7, #4]
 80e4332:	681b      	ldr	r3, [r3, #0]
 80e4334:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80e4338:	2b00      	cmp	r3, #0
 80e433a:	d04d      	beq.n	80e43d8 <HAL_RCCEx_PeriphCLKConfig+0xadc>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 80e433c:	687b      	ldr	r3, [r7, #4]
 80e433e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80e4342:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80e4346:	d02e      	beq.n	80e43a6 <HAL_RCCEx_PeriphCLKConfig+0xaaa>
 80e4348:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80e434c:	d828      	bhi.n	80e43a0 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
 80e434e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80e4352:	d02a      	beq.n	80e43aa <HAL_RCCEx_PeriphCLKConfig+0xaae>
 80e4354:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80e4358:	d822      	bhi.n	80e43a0 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
 80e435a:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80e435e:	d026      	beq.n	80e43ae <HAL_RCCEx_PeriphCLKConfig+0xab2>
 80e4360:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80e4364:	d81c      	bhi.n	80e43a0 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
 80e4366:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80e436a:	d010      	beq.n	80e438e <HAL_RCCEx_PeriphCLKConfig+0xa92>
 80e436c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80e4370:	d816      	bhi.n	80e43a0 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
 80e4372:	2b00      	cmp	r3, #0
 80e4374:	d01d      	beq.n	80e43b2 <HAL_RCCEx_PeriphCLKConfig+0xab6>
 80e4376:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80e437a:	d111      	bne.n	80e43a0 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80e437c:	687b      	ldr	r3, [r7, #4]
 80e437e:	3304      	adds	r3, #4
 80e4380:	2100      	movs	r1, #0
 80e4382:	4618      	mov	r0, r3
 80e4384:	f000 f9b4 	bl	80e46f0 <RCCEx_PLL2_Config>
 80e4388:	4603      	mov	r3, r0
 80e438a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 80e438c:	e012      	b.n	80e43b4 <HAL_RCCEx_PeriphCLKConfig+0xab8>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80e438e:	687b      	ldr	r3, [r7, #4]
 80e4390:	3324      	adds	r3, #36	; 0x24
 80e4392:	2102      	movs	r1, #2
 80e4394:	4618      	mov	r0, r3
 80e4396:	f000 fa5d 	bl	80e4854 <RCCEx_PLL3_Config>
 80e439a:	4603      	mov	r3, r0
 80e439c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 80e439e:	e009      	b.n	80e43b4 <HAL_RCCEx_PeriphCLKConfig+0xab8>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80e43a0:	2301      	movs	r3, #1
 80e43a2:	75fb      	strb	r3, [r7, #23]
      break;
 80e43a4:	e006      	b.n	80e43b4 <HAL_RCCEx_PeriphCLKConfig+0xab8>
      break;
 80e43a6:	bf00      	nop
 80e43a8:	e004      	b.n	80e43b4 <HAL_RCCEx_PeriphCLKConfig+0xab8>
      break;
 80e43aa:	bf00      	nop
 80e43ac:	e002      	b.n	80e43b4 <HAL_RCCEx_PeriphCLKConfig+0xab8>
      break;
 80e43ae:	bf00      	nop
 80e43b0:	e000      	b.n	80e43b4 <HAL_RCCEx_PeriphCLKConfig+0xab8>
      break;
 80e43b2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80e43b4:	7dfb      	ldrb	r3, [r7, #23]
 80e43b6:	2b00      	cmp	r3, #0
 80e43b8:	d10c      	bne.n	80e43d4 <HAL_RCCEx_PeriphCLKConfig+0xad8>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80e43ba:	4b05      	ldr	r3, [pc, #20]	; (80e43d0 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 80e43bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80e43be:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80e43c2:	687b      	ldr	r3, [r7, #4]
 80e43c4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80e43c8:	4901      	ldr	r1, [pc, #4]	; (80e43d0 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 80e43ca:	4313      	orrs	r3, r2
 80e43cc:	658b      	str	r3, [r1, #88]	; 0x58
 80e43ce:	e003      	b.n	80e43d8 <HAL_RCCEx_PeriphCLKConfig+0xadc>
 80e43d0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80e43d4:	7dfb      	ldrb	r3, [r7, #23]
 80e43d6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 80e43d8:	687b      	ldr	r3, [r7, #4]
 80e43da:	681b      	ldr	r3, [r3, #0]
 80e43dc:	f003 0308 	and.w	r3, r3, #8
 80e43e0:	2b00      	cmp	r3, #0
 80e43e2:	d018      	beq.n	80e4416 <HAL_RCCEx_PeriphCLKConfig+0xb1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection )== RCC_I2C1235CLKSOURCE_PLL3 )
 80e43e4:	687b      	ldr	r3, [r7, #4]
 80e43e6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80e43e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80e43ec:	d10a      	bne.n	80e4404 <HAL_RCCEx_PeriphCLKConfig+0xb08>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 80e43ee:	687b      	ldr	r3, [r7, #4]
 80e43f0:	3324      	adds	r3, #36	; 0x24
 80e43f2:	2102      	movs	r1, #2
 80e43f4:	4618      	mov	r0, r3
 80e43f6:	f000 fa2d 	bl	80e4854 <RCCEx_PLL3_Config>
 80e43fa:	4603      	mov	r3, r0
 80e43fc:	2b00      	cmp	r3, #0
 80e43fe:	d001      	beq.n	80e4404 <HAL_RCCEx_PeriphCLKConfig+0xb08>
        {
          status = HAL_ERROR;
 80e4400:	2301      	movs	r3, #1
 80e4402:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 80e4404:	4b8a      	ldr	r3, [pc, #552]	; (80e4630 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 80e4406:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80e4408:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80e440c:	687b      	ldr	r3, [r7, #4]
 80e440e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80e4410:	4987      	ldr	r1, [pc, #540]	; (80e4630 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 80e4412:	4313      	orrs	r3, r2
 80e4414:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80e4416:	687b      	ldr	r3, [r7, #4]
 80e4418:	681b      	ldr	r3, [r3, #0]
 80e441a:	f003 0310 	and.w	r3, r3, #16
 80e441e:	2b00      	cmp	r3, #0
 80e4420:	d01a      	beq.n	80e4458 <HAL_RCCEx_PeriphCLKConfig+0xb5c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 80e4422:	687b      	ldr	r3, [r7, #4]
 80e4424:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80e4428:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80e442c:	d10a      	bne.n	80e4444 <HAL_RCCEx_PeriphCLKConfig+0xb48>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 80e442e:	687b      	ldr	r3, [r7, #4]
 80e4430:	3324      	adds	r3, #36	; 0x24
 80e4432:	2102      	movs	r1, #2
 80e4434:	4618      	mov	r0, r3
 80e4436:	f000 fa0d 	bl	80e4854 <RCCEx_PLL3_Config>
 80e443a:	4603      	mov	r3, r0
 80e443c:	2b00      	cmp	r3, #0
 80e443e:	d001      	beq.n	80e4444 <HAL_RCCEx_PeriphCLKConfig+0xb48>
      {
        status = HAL_ERROR;
 80e4440:	2301      	movs	r3, #1
 80e4442:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80e4444:	4b7a      	ldr	r3, [pc, #488]	; (80e4630 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 80e4446:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80e4448:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80e444c:	687b      	ldr	r3, [r7, #4]
 80e444e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80e4452:	4977      	ldr	r1, [pc, #476]	; (80e4630 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 80e4454:	4313      	orrs	r3, r2
 80e4456:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80e4458:	687b      	ldr	r3, [r7, #4]
 80e445a:	681b      	ldr	r3, [r3, #0]
 80e445c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80e4460:	2b00      	cmp	r3, #0
 80e4462:	d034      	beq.n	80e44ce <HAL_RCCEx_PeriphCLKConfig+0xbd2>
  {
    switch(PeriphClkInit->AdcClockSelection)
 80e4464:	687b      	ldr	r3, [r7, #4]
 80e4466:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80e446a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80e446e:	d01d      	beq.n	80e44ac <HAL_RCCEx_PeriphCLKConfig+0xbb0>
 80e4470:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80e4474:	d817      	bhi.n	80e44a6 <HAL_RCCEx_PeriphCLKConfig+0xbaa>
 80e4476:	2b00      	cmp	r3, #0
 80e4478:	d003      	beq.n	80e4482 <HAL_RCCEx_PeriphCLKConfig+0xb86>
 80e447a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80e447e:	d009      	beq.n	80e4494 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80e4480:	e011      	b.n	80e44a6 <HAL_RCCEx_PeriphCLKConfig+0xbaa>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80e4482:	687b      	ldr	r3, [r7, #4]
 80e4484:	3304      	adds	r3, #4
 80e4486:	2100      	movs	r1, #0
 80e4488:	4618      	mov	r0, r3
 80e448a:	f000 f931 	bl	80e46f0 <RCCEx_PLL2_Config>
 80e448e:	4603      	mov	r3, r0
 80e4490:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 80e4492:	e00c      	b.n	80e44ae <HAL_RCCEx_PeriphCLKConfig+0xbb2>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80e4494:	687b      	ldr	r3, [r7, #4]
 80e4496:	3324      	adds	r3, #36	; 0x24
 80e4498:	2102      	movs	r1, #2
 80e449a:	4618      	mov	r0, r3
 80e449c:	f000 f9da 	bl	80e4854 <RCCEx_PLL3_Config>
 80e44a0:	4603      	mov	r3, r0
 80e44a2:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 80e44a4:	e003      	b.n	80e44ae <HAL_RCCEx_PeriphCLKConfig+0xbb2>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80e44a6:	2301      	movs	r3, #1
 80e44a8:	75fb      	strb	r3, [r7, #23]
      break;
 80e44aa:	e000      	b.n	80e44ae <HAL_RCCEx_PeriphCLKConfig+0xbb2>
      break;
 80e44ac:	bf00      	nop
    }

    if(ret == HAL_OK)
 80e44ae:	7dfb      	ldrb	r3, [r7, #23]
 80e44b0:	2b00      	cmp	r3, #0
 80e44b2:	d10a      	bne.n	80e44ca <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80e44b4:	4b5e      	ldr	r3, [pc, #376]	; (80e4630 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 80e44b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80e44b8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80e44bc:	687b      	ldr	r3, [r7, #4]
 80e44be:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80e44c2:	495b      	ldr	r1, [pc, #364]	; (80e4630 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 80e44c4:	4313      	orrs	r3, r2
 80e44c6:	658b      	str	r3, [r1, #88]	; 0x58
 80e44c8:	e001      	b.n	80e44ce <HAL_RCCEx_PeriphCLKConfig+0xbd2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80e44ca:	7dfb      	ldrb	r3, [r7, #23]
 80e44cc:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80e44ce:	687b      	ldr	r3, [r7, #4]
 80e44d0:	681b      	ldr	r3, [r3, #0]
 80e44d2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80e44d6:	2b00      	cmp	r3, #0
 80e44d8:	d033      	beq.n	80e4542 <HAL_RCCEx_PeriphCLKConfig+0xc46>
  {

    switch(PeriphClkInit->UsbClockSelection)
 80e44da:	687b      	ldr	r3, [r7, #4]
 80e44dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80e44e0:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80e44e4:	d01c      	beq.n	80e4520 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 80e44e6:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80e44ea:	d816      	bhi.n	80e451a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 80e44ec:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80e44f0:	d003      	beq.n	80e44fa <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 80e44f2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80e44f6:	d007      	beq.n	80e4508 <HAL_RCCEx_PeriphCLKConfig+0xc0c>
 80e44f8:	e00f      	b.n	80e451a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80e44fa:	4b4d      	ldr	r3, [pc, #308]	; (80e4630 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 80e44fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e44fe:	4a4c      	ldr	r2, [pc, #304]	; (80e4630 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 80e4500:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80e4504:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 80e4506:	e00c      	b.n	80e4522 <HAL_RCCEx_PeriphCLKConfig+0xc26>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80e4508:	687b      	ldr	r3, [r7, #4]
 80e450a:	3324      	adds	r3, #36	; 0x24
 80e450c:	2101      	movs	r1, #1
 80e450e:	4618      	mov	r0, r3
 80e4510:	f000 f9a0 	bl	80e4854 <RCCEx_PLL3_Config>
 80e4514:	4603      	mov	r3, r0
 80e4516:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 80e4518:	e003      	b.n	80e4522 <HAL_RCCEx_PeriphCLKConfig+0xc26>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80e451a:	2301      	movs	r3, #1
 80e451c:	75fb      	strb	r3, [r7, #23]
      break;
 80e451e:	e000      	b.n	80e4522 <HAL_RCCEx_PeriphCLKConfig+0xc26>
      break;
 80e4520:	bf00      	nop
    }

    if(ret == HAL_OK)
 80e4522:	7dfb      	ldrb	r3, [r7, #23]
 80e4524:	2b00      	cmp	r3, #0
 80e4526:	d10a      	bne.n	80e453e <HAL_RCCEx_PeriphCLKConfig+0xc42>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80e4528:	4b41      	ldr	r3, [pc, #260]	; (80e4630 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 80e452a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80e452c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80e4530:	687b      	ldr	r3, [r7, #4]
 80e4532:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80e4536:	493e      	ldr	r1, [pc, #248]	; (80e4630 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 80e4538:	4313      	orrs	r3, r2
 80e453a:	654b      	str	r3, [r1, #84]	; 0x54
 80e453c:	e001      	b.n	80e4542 <HAL_RCCEx_PeriphCLKConfig+0xc46>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80e453e:	7dfb      	ldrb	r3, [r7, #23]
 80e4540:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80e4542:	687b      	ldr	r3, [r7, #4]
 80e4544:	681b      	ldr	r3, [r3, #0]
 80e4546:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80e454a:	2b00      	cmp	r3, #0
 80e454c:	d029      	beq.n	80e45a2 <HAL_RCCEx_PeriphCLKConfig+0xca6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 80e454e:	687b      	ldr	r3, [r7, #4]
 80e4550:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80e4552:	2b00      	cmp	r3, #0
 80e4554:	d003      	beq.n	80e455e <HAL_RCCEx_PeriphCLKConfig+0xc62>
 80e4556:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80e455a:	d007      	beq.n	80e456c <HAL_RCCEx_PeriphCLKConfig+0xc70>
 80e455c:	e00f      	b.n	80e457e <HAL_RCCEx_PeriphCLKConfig+0xc82>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80e455e:	4b34      	ldr	r3, [pc, #208]	; (80e4630 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 80e4560:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e4562:	4a33      	ldr	r2, [pc, #204]	; (80e4630 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 80e4564:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80e4568:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 80e456a:	e00b      	b.n	80e4584 <HAL_RCCEx_PeriphCLKConfig+0xc88>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80e456c:	687b      	ldr	r3, [r7, #4]
 80e456e:	3304      	adds	r3, #4
 80e4570:	2102      	movs	r1, #2
 80e4572:	4618      	mov	r0, r3
 80e4574:	f000 f8bc 	bl	80e46f0 <RCCEx_PLL2_Config>
 80e4578:	4603      	mov	r3, r0
 80e457a:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 80e457c:	e002      	b.n	80e4584 <HAL_RCCEx_PeriphCLKConfig+0xc88>

    default:
      ret = HAL_ERROR;
 80e457e:	2301      	movs	r3, #1
 80e4580:	75fb      	strb	r3, [r7, #23]
      break;
 80e4582:	bf00      	nop
    }

    if(ret == HAL_OK)
 80e4584:	7dfb      	ldrb	r3, [r7, #23]
 80e4586:	2b00      	cmp	r3, #0
 80e4588:	d109      	bne.n	80e459e <HAL_RCCEx_PeriphCLKConfig+0xca2>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80e458a:	4b29      	ldr	r3, [pc, #164]	; (80e4630 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 80e458c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80e458e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80e4592:	687b      	ldr	r3, [r7, #4]
 80e4594:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80e4596:	4926      	ldr	r1, [pc, #152]	; (80e4630 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 80e4598:	4313      	orrs	r3, r2
 80e459a:	64cb      	str	r3, [r1, #76]	; 0x4c
 80e459c:	e001      	b.n	80e45a2 <HAL_RCCEx_PeriphCLKConfig+0xca6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80e459e:	7dfb      	ldrb	r3, [r7, #23]
 80e45a0:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80e45a2:	687b      	ldr	r3, [r7, #4]
 80e45a4:	681b      	ldr	r3, [r3, #0]
 80e45a6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80e45aa:	2b00      	cmp	r3, #0
 80e45ac:	d00a      	beq.n	80e45c4 <HAL_RCCEx_PeriphCLKConfig+0xcc8>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 80e45ae:	687b      	ldr	r3, [r7, #4]
 80e45b0:	3324      	adds	r3, #36	; 0x24
 80e45b2:	2102      	movs	r1, #2
 80e45b4:	4618      	mov	r0, r3
 80e45b6:	f000 f94d 	bl	80e4854 <RCCEx_PLL3_Config>
 80e45ba:	4603      	mov	r3, r0
 80e45bc:	2b00      	cmp	r3, #0
 80e45be:	d001      	beq.n	80e45c4 <HAL_RCCEx_PeriphCLKConfig+0xcc8>
    {
      status=HAL_ERROR;
 80e45c0:	2301      	movs	r3, #1
 80e45c2:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80e45c4:	687b      	ldr	r3, [r7, #4]
 80e45c6:	681b      	ldr	r3, [r3, #0]
 80e45c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80e45cc:	2b00      	cmp	r3, #0
 80e45ce:	d033      	beq.n	80e4638 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
  {

    switch(PeriphClkInit->RngClockSelection)
 80e45d0:	687b      	ldr	r3, [r7, #4]
 80e45d2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80e45d4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80e45d8:	d017      	beq.n	80e460a <HAL_RCCEx_PeriphCLKConfig+0xd0e>
 80e45da:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80e45de:	d811      	bhi.n	80e4604 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 80e45e0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80e45e4:	d013      	beq.n	80e460e <HAL_RCCEx_PeriphCLKConfig+0xd12>
 80e45e6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80e45ea:	d80b      	bhi.n	80e4604 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 80e45ec:	2b00      	cmp	r3, #0
 80e45ee:	d010      	beq.n	80e4612 <HAL_RCCEx_PeriphCLKConfig+0xd16>
 80e45f0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80e45f4:	d106      	bne.n	80e4604 <HAL_RCCEx_PeriphCLKConfig+0xd08>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80e45f6:	4b0e      	ldr	r3, [pc, #56]	; (80e4630 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 80e45f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e45fa:	4a0d      	ldr	r2, [pc, #52]	; (80e4630 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 80e45fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80e4600:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 80e4602:	e007      	b.n	80e4614 <HAL_RCCEx_PeriphCLKConfig+0xd18>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80e4604:	2301      	movs	r3, #1
 80e4606:	75fb      	strb	r3, [r7, #23]
      break;
 80e4608:	e004      	b.n	80e4614 <HAL_RCCEx_PeriphCLKConfig+0xd18>
      break;
 80e460a:	bf00      	nop
 80e460c:	e002      	b.n	80e4614 <HAL_RCCEx_PeriphCLKConfig+0xd18>
      break;
 80e460e:	bf00      	nop
 80e4610:	e000      	b.n	80e4614 <HAL_RCCEx_PeriphCLKConfig+0xd18>
      break;
 80e4612:	bf00      	nop
    }

    if(ret == HAL_OK)
 80e4614:	7dfb      	ldrb	r3, [r7, #23]
 80e4616:	2b00      	cmp	r3, #0
 80e4618:	d10c      	bne.n	80e4634 <HAL_RCCEx_PeriphCLKConfig+0xd38>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80e461a:	4b05      	ldr	r3, [pc, #20]	; (80e4630 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 80e461c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80e461e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80e4622:	687b      	ldr	r3, [r7, #4]
 80e4624:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80e4626:	4902      	ldr	r1, [pc, #8]	; (80e4630 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 80e4628:	4313      	orrs	r3, r2
 80e462a:	654b      	str	r3, [r1, #84]	; 0x54
 80e462c:	e004      	b.n	80e4638 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
 80e462e:	bf00      	nop
 80e4630:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80e4634:	7dfb      	ldrb	r3, [r7, #23]
 80e4636:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80e4638:	687b      	ldr	r3, [r7, #4]
 80e463a:	681b      	ldr	r3, [r3, #0]
 80e463c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80e4640:	2b00      	cmp	r3, #0
 80e4642:	d008      	beq.n	80e4656 <HAL_RCCEx_PeriphCLKConfig+0xd5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80e4644:	4b29      	ldr	r3, [pc, #164]	; (80e46ec <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80e4646:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80e4648:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80e464c:	687b      	ldr	r3, [r7, #4]
 80e464e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80e4650:	4926      	ldr	r1, [pc, #152]	; (80e46ec <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80e4652:	4313      	orrs	r3, r2
 80e4654:	650b      	str	r3, [r1, #80]	; 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80e4656:	687b      	ldr	r3, [r7, #4]
 80e4658:	681b      	ldr	r3, [r3, #0]
 80e465a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80e465e:	2b00      	cmp	r3, #0
 80e4660:	d008      	beq.n	80e4674 <HAL_RCCEx_PeriphCLKConfig+0xd78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80e4662:	4b22      	ldr	r3, [pc, #136]	; (80e46ec <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80e4664:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80e4666:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80e466a:	687b      	ldr	r3, [r7, #4]
 80e466c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80e466e:	491f      	ldr	r1, [pc, #124]	; (80e46ec <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80e4670:	4313      	orrs	r3, r2
 80e4672:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80e4674:	687b      	ldr	r3, [r7, #4]
 80e4676:	681b      	ldr	r3, [r3, #0]
 80e4678:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80e467c:	2b00      	cmp	r3, #0
 80e467e:	d00d      	beq.n	80e469c <HAL_RCCEx_PeriphCLKConfig+0xda0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80e4680:	4b1a      	ldr	r3, [pc, #104]	; (80e46ec <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80e4682:	691b      	ldr	r3, [r3, #16]
 80e4684:	4a19      	ldr	r2, [pc, #100]	; (80e46ec <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80e4686:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80e468a:	6113      	str	r3, [r2, #16]
 80e468c:	4b17      	ldr	r3, [pc, #92]	; (80e46ec <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80e468e:	691a      	ldr	r2, [r3, #16]
 80e4690:	687b      	ldr	r3, [r7, #4]
 80e4692:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80e4696:	4915      	ldr	r1, [pc, #84]	; (80e46ec <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80e4698:	4313      	orrs	r3, r2
 80e469a:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80e469c:	687b      	ldr	r3, [r7, #4]
 80e469e:	681b      	ldr	r3, [r3, #0]
 80e46a0:	2b00      	cmp	r3, #0
 80e46a2:	da08      	bge.n	80e46b6 <HAL_RCCEx_PeriphCLKConfig+0xdba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80e46a4:	4b11      	ldr	r3, [pc, #68]	; (80e46ec <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80e46a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80e46a8:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80e46ac:	687b      	ldr	r3, [r7, #4]
 80e46ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80e46b0:	490e      	ldr	r1, [pc, #56]	; (80e46ec <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80e46b2:	4313      	orrs	r3, r2
 80e46b4:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80e46b6:	687b      	ldr	r3, [r7, #4]
 80e46b8:	681b      	ldr	r3, [r3, #0]
 80e46ba:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80e46be:	2b00      	cmp	r3, #0
 80e46c0:	d009      	beq.n	80e46d6 <HAL_RCCEx_PeriphCLKConfig+0xdda>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80e46c2:	4b0a      	ldr	r3, [pc, #40]	; (80e46ec <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80e46c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80e46c6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80e46ca:	687b      	ldr	r3, [r7, #4]
 80e46cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80e46d0:	4906      	ldr	r1, [pc, #24]	; (80e46ec <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80e46d2:	4313      	orrs	r3, r2
 80e46d4:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 80e46d6:	7dbb      	ldrb	r3, [r7, #22]
 80e46d8:	2b00      	cmp	r3, #0
 80e46da:	d101      	bne.n	80e46e0 <HAL_RCCEx_PeriphCLKConfig+0xde4>
  {
    return HAL_OK;
 80e46dc:	2300      	movs	r3, #0
 80e46de:	e000      	b.n	80e46e2 <HAL_RCCEx_PeriphCLKConfig+0xde6>
  }
  return HAL_ERROR;
 80e46e0:	2301      	movs	r3, #1
}
 80e46e2:	4618      	mov	r0, r3
 80e46e4:	3718      	adds	r7, #24
 80e46e6:	46bd      	mov	sp, r7
 80e46e8:	bd80      	pop	{r7, pc}
 80e46ea:	bf00      	nop
 80e46ec:	58024400 	.word	0x58024400

080e46f0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80e46f0:	b580      	push	{r7, lr}
 80e46f2:	b084      	sub	sp, #16
 80e46f4:	af00      	add	r7, sp, #0
 80e46f6:	6078      	str	r0, [r7, #4]
 80e46f8:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80e46fa:	2300      	movs	r3, #0
 80e46fc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80e46fe:	4b53      	ldr	r3, [pc, #332]	; (80e484c <RCCEx_PLL2_Config+0x15c>)
 80e4700:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80e4702:	f003 0303 	and.w	r3, r3, #3
 80e4706:	2b03      	cmp	r3, #3
 80e4708:	d101      	bne.n	80e470e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80e470a:	2301      	movs	r3, #1
 80e470c:	e099      	b.n	80e4842 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80e470e:	4b4f      	ldr	r3, [pc, #316]	; (80e484c <RCCEx_PLL2_Config+0x15c>)
 80e4710:	681b      	ldr	r3, [r3, #0]
 80e4712:	4a4e      	ldr	r2, [pc, #312]	; (80e484c <RCCEx_PLL2_Config+0x15c>)
 80e4714:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80e4718:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80e471a:	f7fc fee9 	bl	80e14f0 <HAL_GetTick>
 80e471e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80e4720:	e008      	b.n	80e4734 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80e4722:	f7fc fee5 	bl	80e14f0 <HAL_GetTick>
 80e4726:	4602      	mov	r2, r0
 80e4728:	68bb      	ldr	r3, [r7, #8]
 80e472a:	1ad3      	subs	r3, r2, r3
 80e472c:	2b02      	cmp	r3, #2
 80e472e:	d901      	bls.n	80e4734 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80e4730:	2303      	movs	r3, #3
 80e4732:	e086      	b.n	80e4842 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80e4734:	4b45      	ldr	r3, [pc, #276]	; (80e484c <RCCEx_PLL2_Config+0x15c>)
 80e4736:	681b      	ldr	r3, [r3, #0]
 80e4738:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80e473c:	2b00      	cmp	r3, #0
 80e473e:	d1f0      	bne.n	80e4722 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80e4740:	4b42      	ldr	r3, [pc, #264]	; (80e484c <RCCEx_PLL2_Config+0x15c>)
 80e4742:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80e4744:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80e4748:	687b      	ldr	r3, [r7, #4]
 80e474a:	681b      	ldr	r3, [r3, #0]
 80e474c:	031b      	lsls	r3, r3, #12
 80e474e:	493f      	ldr	r1, [pc, #252]	; (80e484c <RCCEx_PLL2_Config+0x15c>)
 80e4750:	4313      	orrs	r3, r2
 80e4752:	628b      	str	r3, [r1, #40]	; 0x28
 80e4754:	687b      	ldr	r3, [r7, #4]
 80e4756:	685b      	ldr	r3, [r3, #4]
 80e4758:	3b01      	subs	r3, #1
 80e475a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80e475e:	687b      	ldr	r3, [r7, #4]
 80e4760:	689b      	ldr	r3, [r3, #8]
 80e4762:	3b01      	subs	r3, #1
 80e4764:	025b      	lsls	r3, r3, #9
 80e4766:	b29b      	uxth	r3, r3
 80e4768:	431a      	orrs	r2, r3
 80e476a:	687b      	ldr	r3, [r7, #4]
 80e476c:	68db      	ldr	r3, [r3, #12]
 80e476e:	3b01      	subs	r3, #1
 80e4770:	041b      	lsls	r3, r3, #16
 80e4772:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80e4776:	431a      	orrs	r2, r3
 80e4778:	687b      	ldr	r3, [r7, #4]
 80e477a:	691b      	ldr	r3, [r3, #16]
 80e477c:	3b01      	subs	r3, #1
 80e477e:	061b      	lsls	r3, r3, #24
 80e4780:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80e4784:	4931      	ldr	r1, [pc, #196]	; (80e484c <RCCEx_PLL2_Config+0x15c>)
 80e4786:	4313      	orrs	r3, r2
 80e4788:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80e478a:	4b30      	ldr	r3, [pc, #192]	; (80e484c <RCCEx_PLL2_Config+0x15c>)
 80e478c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e478e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80e4792:	687b      	ldr	r3, [r7, #4]
 80e4794:	695b      	ldr	r3, [r3, #20]
 80e4796:	492d      	ldr	r1, [pc, #180]	; (80e484c <RCCEx_PLL2_Config+0x15c>)
 80e4798:	4313      	orrs	r3, r2
 80e479a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80e479c:	4b2b      	ldr	r3, [pc, #172]	; (80e484c <RCCEx_PLL2_Config+0x15c>)
 80e479e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e47a0:	f023 0220 	bic.w	r2, r3, #32
 80e47a4:	687b      	ldr	r3, [r7, #4]
 80e47a6:	699b      	ldr	r3, [r3, #24]
 80e47a8:	4928      	ldr	r1, [pc, #160]	; (80e484c <RCCEx_PLL2_Config+0x15c>)
 80e47aa:	4313      	orrs	r3, r2
 80e47ac:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80e47ae:	4b27      	ldr	r3, [pc, #156]	; (80e484c <RCCEx_PLL2_Config+0x15c>)
 80e47b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e47b2:	4a26      	ldr	r2, [pc, #152]	; (80e484c <RCCEx_PLL2_Config+0x15c>)
 80e47b4:	f023 0310 	bic.w	r3, r3, #16
 80e47b8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80e47ba:	4b24      	ldr	r3, [pc, #144]	; (80e484c <RCCEx_PLL2_Config+0x15c>)
 80e47bc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80e47be:	4b24      	ldr	r3, [pc, #144]	; (80e4850 <RCCEx_PLL2_Config+0x160>)
 80e47c0:	4013      	ands	r3, r2
 80e47c2:	687a      	ldr	r2, [r7, #4]
 80e47c4:	69d2      	ldr	r2, [r2, #28]
 80e47c6:	00d2      	lsls	r2, r2, #3
 80e47c8:	4920      	ldr	r1, [pc, #128]	; (80e484c <RCCEx_PLL2_Config+0x15c>)
 80e47ca:	4313      	orrs	r3, r2
 80e47cc:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80e47ce:	4b1f      	ldr	r3, [pc, #124]	; (80e484c <RCCEx_PLL2_Config+0x15c>)
 80e47d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e47d2:	4a1e      	ldr	r2, [pc, #120]	; (80e484c <RCCEx_PLL2_Config+0x15c>)
 80e47d4:	f043 0310 	orr.w	r3, r3, #16
 80e47d8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 80e47da:	683b      	ldr	r3, [r7, #0]
 80e47dc:	2b00      	cmp	r3, #0
 80e47de:	d106      	bne.n	80e47ee <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80e47e0:	4b1a      	ldr	r3, [pc, #104]	; (80e484c <RCCEx_PLL2_Config+0x15c>)
 80e47e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e47e4:	4a19      	ldr	r2, [pc, #100]	; (80e484c <RCCEx_PLL2_Config+0x15c>)
 80e47e6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80e47ea:	62d3      	str	r3, [r2, #44]	; 0x2c
 80e47ec:	e00f      	b.n	80e480e <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80e47ee:	683b      	ldr	r3, [r7, #0]
 80e47f0:	2b01      	cmp	r3, #1
 80e47f2:	d106      	bne.n	80e4802 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80e47f4:	4b15      	ldr	r3, [pc, #84]	; (80e484c <RCCEx_PLL2_Config+0x15c>)
 80e47f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e47f8:	4a14      	ldr	r2, [pc, #80]	; (80e484c <RCCEx_PLL2_Config+0x15c>)
 80e47fa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80e47fe:	62d3      	str	r3, [r2, #44]	; 0x2c
 80e4800:	e005      	b.n	80e480e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80e4802:	4b12      	ldr	r3, [pc, #72]	; (80e484c <RCCEx_PLL2_Config+0x15c>)
 80e4804:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e4806:	4a11      	ldr	r2, [pc, #68]	; (80e484c <RCCEx_PLL2_Config+0x15c>)
 80e4808:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80e480c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80e480e:	4b0f      	ldr	r3, [pc, #60]	; (80e484c <RCCEx_PLL2_Config+0x15c>)
 80e4810:	681b      	ldr	r3, [r3, #0]
 80e4812:	4a0e      	ldr	r2, [pc, #56]	; (80e484c <RCCEx_PLL2_Config+0x15c>)
 80e4814:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80e4818:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80e481a:	f7fc fe69 	bl	80e14f0 <HAL_GetTick>
 80e481e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80e4820:	e008      	b.n	80e4834 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80e4822:	f7fc fe65 	bl	80e14f0 <HAL_GetTick>
 80e4826:	4602      	mov	r2, r0
 80e4828:	68bb      	ldr	r3, [r7, #8]
 80e482a:	1ad3      	subs	r3, r2, r3
 80e482c:	2b02      	cmp	r3, #2
 80e482e:	d901      	bls.n	80e4834 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80e4830:	2303      	movs	r3, #3
 80e4832:	e006      	b.n	80e4842 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80e4834:	4b05      	ldr	r3, [pc, #20]	; (80e484c <RCCEx_PLL2_Config+0x15c>)
 80e4836:	681b      	ldr	r3, [r3, #0]
 80e4838:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80e483c:	2b00      	cmp	r3, #0
 80e483e:	d0f0      	beq.n	80e4822 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80e4840:	7bfb      	ldrb	r3, [r7, #15]
}
 80e4842:	4618      	mov	r0, r3
 80e4844:	3710      	adds	r7, #16
 80e4846:	46bd      	mov	sp, r7
 80e4848:	bd80      	pop	{r7, pc}
 80e484a:	bf00      	nop
 80e484c:	58024400 	.word	0x58024400
 80e4850:	ffff0007 	.word	0xffff0007

080e4854 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80e4854:	b580      	push	{r7, lr}
 80e4856:	b084      	sub	sp, #16
 80e4858:	af00      	add	r7, sp, #0
 80e485a:	6078      	str	r0, [r7, #4]
 80e485c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80e485e:	2300      	movs	r3, #0
 80e4860:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80e4862:	4b53      	ldr	r3, [pc, #332]	; (80e49b0 <RCCEx_PLL3_Config+0x15c>)
 80e4864:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80e4866:	f003 0303 	and.w	r3, r3, #3
 80e486a:	2b03      	cmp	r3, #3
 80e486c:	d101      	bne.n	80e4872 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80e486e:	2301      	movs	r3, #1
 80e4870:	e099      	b.n	80e49a6 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80e4872:	4b4f      	ldr	r3, [pc, #316]	; (80e49b0 <RCCEx_PLL3_Config+0x15c>)
 80e4874:	681b      	ldr	r3, [r3, #0]
 80e4876:	4a4e      	ldr	r2, [pc, #312]	; (80e49b0 <RCCEx_PLL3_Config+0x15c>)
 80e4878:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80e487c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80e487e:	f7fc fe37 	bl	80e14f0 <HAL_GetTick>
 80e4882:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80e4884:	e008      	b.n	80e4898 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80e4886:	f7fc fe33 	bl	80e14f0 <HAL_GetTick>
 80e488a:	4602      	mov	r2, r0
 80e488c:	68bb      	ldr	r3, [r7, #8]
 80e488e:	1ad3      	subs	r3, r2, r3
 80e4890:	2b02      	cmp	r3, #2
 80e4892:	d901      	bls.n	80e4898 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80e4894:	2303      	movs	r3, #3
 80e4896:	e086      	b.n	80e49a6 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80e4898:	4b45      	ldr	r3, [pc, #276]	; (80e49b0 <RCCEx_PLL3_Config+0x15c>)
 80e489a:	681b      	ldr	r3, [r3, #0]
 80e489c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80e48a0:	2b00      	cmp	r3, #0
 80e48a2:	d1f0      	bne.n	80e4886 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80e48a4:	4b42      	ldr	r3, [pc, #264]	; (80e49b0 <RCCEx_PLL3_Config+0x15c>)
 80e48a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80e48a8:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 80e48ac:	687b      	ldr	r3, [r7, #4]
 80e48ae:	681b      	ldr	r3, [r3, #0]
 80e48b0:	051b      	lsls	r3, r3, #20
 80e48b2:	493f      	ldr	r1, [pc, #252]	; (80e49b0 <RCCEx_PLL3_Config+0x15c>)
 80e48b4:	4313      	orrs	r3, r2
 80e48b6:	628b      	str	r3, [r1, #40]	; 0x28
 80e48b8:	687b      	ldr	r3, [r7, #4]
 80e48ba:	685b      	ldr	r3, [r3, #4]
 80e48bc:	3b01      	subs	r3, #1
 80e48be:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80e48c2:	687b      	ldr	r3, [r7, #4]
 80e48c4:	689b      	ldr	r3, [r3, #8]
 80e48c6:	3b01      	subs	r3, #1
 80e48c8:	025b      	lsls	r3, r3, #9
 80e48ca:	b29b      	uxth	r3, r3
 80e48cc:	431a      	orrs	r2, r3
 80e48ce:	687b      	ldr	r3, [r7, #4]
 80e48d0:	68db      	ldr	r3, [r3, #12]
 80e48d2:	3b01      	subs	r3, #1
 80e48d4:	041b      	lsls	r3, r3, #16
 80e48d6:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80e48da:	431a      	orrs	r2, r3
 80e48dc:	687b      	ldr	r3, [r7, #4]
 80e48de:	691b      	ldr	r3, [r3, #16]
 80e48e0:	3b01      	subs	r3, #1
 80e48e2:	061b      	lsls	r3, r3, #24
 80e48e4:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80e48e8:	4931      	ldr	r1, [pc, #196]	; (80e49b0 <RCCEx_PLL3_Config+0x15c>)
 80e48ea:	4313      	orrs	r3, r2
 80e48ec:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80e48ee:	4b30      	ldr	r3, [pc, #192]	; (80e49b0 <RCCEx_PLL3_Config+0x15c>)
 80e48f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e48f2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80e48f6:	687b      	ldr	r3, [r7, #4]
 80e48f8:	695b      	ldr	r3, [r3, #20]
 80e48fa:	492d      	ldr	r1, [pc, #180]	; (80e49b0 <RCCEx_PLL3_Config+0x15c>)
 80e48fc:	4313      	orrs	r3, r2
 80e48fe:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80e4900:	4b2b      	ldr	r3, [pc, #172]	; (80e49b0 <RCCEx_PLL3_Config+0x15c>)
 80e4902:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e4904:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80e4908:	687b      	ldr	r3, [r7, #4]
 80e490a:	699b      	ldr	r3, [r3, #24]
 80e490c:	4928      	ldr	r1, [pc, #160]	; (80e49b0 <RCCEx_PLL3_Config+0x15c>)
 80e490e:	4313      	orrs	r3, r2
 80e4910:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80e4912:	4b27      	ldr	r3, [pc, #156]	; (80e49b0 <RCCEx_PLL3_Config+0x15c>)
 80e4914:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e4916:	4a26      	ldr	r2, [pc, #152]	; (80e49b0 <RCCEx_PLL3_Config+0x15c>)
 80e4918:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80e491c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80e491e:	4b24      	ldr	r3, [pc, #144]	; (80e49b0 <RCCEx_PLL3_Config+0x15c>)
 80e4920:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80e4922:	4b24      	ldr	r3, [pc, #144]	; (80e49b4 <RCCEx_PLL3_Config+0x160>)
 80e4924:	4013      	ands	r3, r2
 80e4926:	687a      	ldr	r2, [r7, #4]
 80e4928:	69d2      	ldr	r2, [r2, #28]
 80e492a:	00d2      	lsls	r2, r2, #3
 80e492c:	4920      	ldr	r1, [pc, #128]	; (80e49b0 <RCCEx_PLL3_Config+0x15c>)
 80e492e:	4313      	orrs	r3, r2
 80e4930:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80e4932:	4b1f      	ldr	r3, [pc, #124]	; (80e49b0 <RCCEx_PLL3_Config+0x15c>)
 80e4934:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e4936:	4a1e      	ldr	r2, [pc, #120]	; (80e49b0 <RCCEx_PLL3_Config+0x15c>)
 80e4938:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80e493c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 80e493e:	683b      	ldr	r3, [r7, #0]
 80e4940:	2b00      	cmp	r3, #0
 80e4942:	d106      	bne.n	80e4952 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80e4944:	4b1a      	ldr	r3, [pc, #104]	; (80e49b0 <RCCEx_PLL3_Config+0x15c>)
 80e4946:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e4948:	4a19      	ldr	r2, [pc, #100]	; (80e49b0 <RCCEx_PLL3_Config+0x15c>)
 80e494a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80e494e:	62d3      	str	r3, [r2, #44]	; 0x2c
 80e4950:	e00f      	b.n	80e4972 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80e4952:	683b      	ldr	r3, [r7, #0]
 80e4954:	2b01      	cmp	r3, #1
 80e4956:	d106      	bne.n	80e4966 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80e4958:	4b15      	ldr	r3, [pc, #84]	; (80e49b0 <RCCEx_PLL3_Config+0x15c>)
 80e495a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e495c:	4a14      	ldr	r2, [pc, #80]	; (80e49b0 <RCCEx_PLL3_Config+0x15c>)
 80e495e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80e4962:	62d3      	str	r3, [r2, #44]	; 0x2c
 80e4964:	e005      	b.n	80e4972 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80e4966:	4b12      	ldr	r3, [pc, #72]	; (80e49b0 <RCCEx_PLL3_Config+0x15c>)
 80e4968:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e496a:	4a11      	ldr	r2, [pc, #68]	; (80e49b0 <RCCEx_PLL3_Config+0x15c>)
 80e496c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80e4970:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80e4972:	4b0f      	ldr	r3, [pc, #60]	; (80e49b0 <RCCEx_PLL3_Config+0x15c>)
 80e4974:	681b      	ldr	r3, [r3, #0]
 80e4976:	4a0e      	ldr	r2, [pc, #56]	; (80e49b0 <RCCEx_PLL3_Config+0x15c>)
 80e4978:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80e497c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80e497e:	f7fc fdb7 	bl	80e14f0 <HAL_GetTick>
 80e4982:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80e4984:	e008      	b.n	80e4998 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80e4986:	f7fc fdb3 	bl	80e14f0 <HAL_GetTick>
 80e498a:	4602      	mov	r2, r0
 80e498c:	68bb      	ldr	r3, [r7, #8]
 80e498e:	1ad3      	subs	r3, r2, r3
 80e4990:	2b02      	cmp	r3, #2
 80e4992:	d901      	bls.n	80e4998 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80e4994:	2303      	movs	r3, #3
 80e4996:	e006      	b.n	80e49a6 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80e4998:	4b05      	ldr	r3, [pc, #20]	; (80e49b0 <RCCEx_PLL3_Config+0x15c>)
 80e499a:	681b      	ldr	r3, [r3, #0]
 80e499c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80e49a0:	2b00      	cmp	r3, #0
 80e49a2:	d0f0      	beq.n	80e4986 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80e49a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80e49a6:	4618      	mov	r0, r3
 80e49a8:	3710      	adds	r7, #16
 80e49aa:	46bd      	mov	sp, r7
 80e49ac:	bd80      	pop	{r7, pc}
 80e49ae:	bf00      	nop
 80e49b0:	58024400 	.word	0x58024400
 80e49b4:	ffff0007 	.word	0xffff0007

080e49b8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80e49b8:	b580      	push	{r7, lr}
 80e49ba:	b082      	sub	sp, #8
 80e49bc:	af00      	add	r7, sp, #0
 80e49be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80e49c0:	687b      	ldr	r3, [r7, #4]
 80e49c2:	2b00      	cmp	r3, #0
 80e49c4:	d101      	bne.n	80e49ca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80e49c6:	2301      	movs	r3, #1
 80e49c8:	e049      	b.n	80e4a5e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80e49ca:	687b      	ldr	r3, [r7, #4]
 80e49cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80e49d0:	b2db      	uxtb	r3, r3
 80e49d2:	2b00      	cmp	r3, #0
 80e49d4:	d106      	bne.n	80e49e4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80e49d6:	687b      	ldr	r3, [r7, #4]
 80e49d8:	2200      	movs	r2, #0
 80e49da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80e49de:	6878      	ldr	r0, [r7, #4]
 80e49e0:	f7fc fc0a 	bl	80e11f8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80e49e4:	687b      	ldr	r3, [r7, #4]
 80e49e6:	2202      	movs	r2, #2
 80e49e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80e49ec:	687b      	ldr	r3, [r7, #4]
 80e49ee:	681a      	ldr	r2, [r3, #0]
 80e49f0:	687b      	ldr	r3, [r7, #4]
 80e49f2:	3304      	adds	r3, #4
 80e49f4:	4619      	mov	r1, r3
 80e49f6:	4610      	mov	r0, r2
 80e49f8:	f000 f9ac 	bl	80e4d54 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80e49fc:	687b      	ldr	r3, [r7, #4]
 80e49fe:	2201      	movs	r2, #1
 80e4a00:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80e4a04:	687b      	ldr	r3, [r7, #4]
 80e4a06:	2201      	movs	r2, #1
 80e4a08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80e4a0c:	687b      	ldr	r3, [r7, #4]
 80e4a0e:	2201      	movs	r2, #1
 80e4a10:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80e4a14:	687b      	ldr	r3, [r7, #4]
 80e4a16:	2201      	movs	r2, #1
 80e4a18:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80e4a1c:	687b      	ldr	r3, [r7, #4]
 80e4a1e:	2201      	movs	r2, #1
 80e4a20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80e4a24:	687b      	ldr	r3, [r7, #4]
 80e4a26:	2201      	movs	r2, #1
 80e4a28:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80e4a2c:	687b      	ldr	r3, [r7, #4]
 80e4a2e:	2201      	movs	r2, #1
 80e4a30:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80e4a34:	687b      	ldr	r3, [r7, #4]
 80e4a36:	2201      	movs	r2, #1
 80e4a38:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80e4a3c:	687b      	ldr	r3, [r7, #4]
 80e4a3e:	2201      	movs	r2, #1
 80e4a40:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80e4a44:	687b      	ldr	r3, [r7, #4]
 80e4a46:	2201      	movs	r2, #1
 80e4a48:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80e4a4c:	687b      	ldr	r3, [r7, #4]
 80e4a4e:	2201      	movs	r2, #1
 80e4a50:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80e4a54:	687b      	ldr	r3, [r7, #4]
 80e4a56:	2201      	movs	r2, #1
 80e4a58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80e4a5c:	2300      	movs	r3, #0
}
 80e4a5e:	4618      	mov	r0, r3
 80e4a60:	3708      	adds	r7, #8
 80e4a62:	46bd      	mov	sp, r7
 80e4a64:	bd80      	pop	{r7, pc}
	...

080e4a68 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80e4a68:	b480      	push	{r7}
 80e4a6a:	b085      	sub	sp, #20
 80e4a6c:	af00      	add	r7, sp, #0
 80e4a6e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80e4a70:	687b      	ldr	r3, [r7, #4]
 80e4a72:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80e4a76:	b2db      	uxtb	r3, r3
 80e4a78:	2b01      	cmp	r3, #1
 80e4a7a:	d001      	beq.n	80e4a80 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80e4a7c:	2301      	movs	r3, #1
 80e4a7e:	e056      	b.n	80e4b2e <HAL_TIM_Base_Start+0xc6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80e4a80:	687b      	ldr	r3, [r7, #4]
 80e4a82:	2202      	movs	r2, #2
 80e4a84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80e4a88:	687b      	ldr	r3, [r7, #4]
 80e4a8a:	681b      	ldr	r3, [r3, #0]
 80e4a8c:	4a2b      	ldr	r2, [pc, #172]	; (80e4b3c <HAL_TIM_Base_Start+0xd4>)
 80e4a8e:	4293      	cmp	r3, r2
 80e4a90:	d02c      	beq.n	80e4aec <HAL_TIM_Base_Start+0x84>
 80e4a92:	687b      	ldr	r3, [r7, #4]
 80e4a94:	681b      	ldr	r3, [r3, #0]
 80e4a96:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80e4a9a:	d027      	beq.n	80e4aec <HAL_TIM_Base_Start+0x84>
 80e4a9c:	687b      	ldr	r3, [r7, #4]
 80e4a9e:	681b      	ldr	r3, [r3, #0]
 80e4aa0:	4a27      	ldr	r2, [pc, #156]	; (80e4b40 <HAL_TIM_Base_Start+0xd8>)
 80e4aa2:	4293      	cmp	r3, r2
 80e4aa4:	d022      	beq.n	80e4aec <HAL_TIM_Base_Start+0x84>
 80e4aa6:	687b      	ldr	r3, [r7, #4]
 80e4aa8:	681b      	ldr	r3, [r3, #0]
 80e4aaa:	4a26      	ldr	r2, [pc, #152]	; (80e4b44 <HAL_TIM_Base_Start+0xdc>)
 80e4aac:	4293      	cmp	r3, r2
 80e4aae:	d01d      	beq.n	80e4aec <HAL_TIM_Base_Start+0x84>
 80e4ab0:	687b      	ldr	r3, [r7, #4]
 80e4ab2:	681b      	ldr	r3, [r3, #0]
 80e4ab4:	4a24      	ldr	r2, [pc, #144]	; (80e4b48 <HAL_TIM_Base_Start+0xe0>)
 80e4ab6:	4293      	cmp	r3, r2
 80e4ab8:	d018      	beq.n	80e4aec <HAL_TIM_Base_Start+0x84>
 80e4aba:	687b      	ldr	r3, [r7, #4]
 80e4abc:	681b      	ldr	r3, [r3, #0]
 80e4abe:	4a23      	ldr	r2, [pc, #140]	; (80e4b4c <HAL_TIM_Base_Start+0xe4>)
 80e4ac0:	4293      	cmp	r3, r2
 80e4ac2:	d013      	beq.n	80e4aec <HAL_TIM_Base_Start+0x84>
 80e4ac4:	687b      	ldr	r3, [r7, #4]
 80e4ac6:	681b      	ldr	r3, [r3, #0]
 80e4ac8:	4a21      	ldr	r2, [pc, #132]	; (80e4b50 <HAL_TIM_Base_Start+0xe8>)
 80e4aca:	4293      	cmp	r3, r2
 80e4acc:	d00e      	beq.n	80e4aec <HAL_TIM_Base_Start+0x84>
 80e4ace:	687b      	ldr	r3, [r7, #4]
 80e4ad0:	681b      	ldr	r3, [r3, #0]
 80e4ad2:	4a20      	ldr	r2, [pc, #128]	; (80e4b54 <HAL_TIM_Base_Start+0xec>)
 80e4ad4:	4293      	cmp	r3, r2
 80e4ad6:	d009      	beq.n	80e4aec <HAL_TIM_Base_Start+0x84>
 80e4ad8:	687b      	ldr	r3, [r7, #4]
 80e4ada:	681b      	ldr	r3, [r3, #0]
 80e4adc:	4a1e      	ldr	r2, [pc, #120]	; (80e4b58 <HAL_TIM_Base_Start+0xf0>)
 80e4ade:	4293      	cmp	r3, r2
 80e4ae0:	d004      	beq.n	80e4aec <HAL_TIM_Base_Start+0x84>
 80e4ae2:	687b      	ldr	r3, [r7, #4]
 80e4ae4:	681b      	ldr	r3, [r3, #0]
 80e4ae6:	4a1d      	ldr	r2, [pc, #116]	; (80e4b5c <HAL_TIM_Base_Start+0xf4>)
 80e4ae8:	4293      	cmp	r3, r2
 80e4aea:	d115      	bne.n	80e4b18 <HAL_TIM_Base_Start+0xb0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80e4aec:	687b      	ldr	r3, [r7, #4]
 80e4aee:	681b      	ldr	r3, [r3, #0]
 80e4af0:	689a      	ldr	r2, [r3, #8]
 80e4af2:	4b1b      	ldr	r3, [pc, #108]	; (80e4b60 <HAL_TIM_Base_Start+0xf8>)
 80e4af4:	4013      	ands	r3, r2
 80e4af6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80e4af8:	68fb      	ldr	r3, [r7, #12]
 80e4afa:	2b06      	cmp	r3, #6
 80e4afc:	d015      	beq.n	80e4b2a <HAL_TIM_Base_Start+0xc2>
 80e4afe:	68fb      	ldr	r3, [r7, #12]
 80e4b00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80e4b04:	d011      	beq.n	80e4b2a <HAL_TIM_Base_Start+0xc2>
    {
      __HAL_TIM_ENABLE(htim);
 80e4b06:	687b      	ldr	r3, [r7, #4]
 80e4b08:	681b      	ldr	r3, [r3, #0]
 80e4b0a:	681a      	ldr	r2, [r3, #0]
 80e4b0c:	687b      	ldr	r3, [r7, #4]
 80e4b0e:	681b      	ldr	r3, [r3, #0]
 80e4b10:	f042 0201 	orr.w	r2, r2, #1
 80e4b14:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80e4b16:	e008      	b.n	80e4b2a <HAL_TIM_Base_Start+0xc2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80e4b18:	687b      	ldr	r3, [r7, #4]
 80e4b1a:	681b      	ldr	r3, [r3, #0]
 80e4b1c:	681a      	ldr	r2, [r3, #0]
 80e4b1e:	687b      	ldr	r3, [r7, #4]
 80e4b20:	681b      	ldr	r3, [r3, #0]
 80e4b22:	f042 0201 	orr.w	r2, r2, #1
 80e4b26:	601a      	str	r2, [r3, #0]
 80e4b28:	e000      	b.n	80e4b2c <HAL_TIM_Base_Start+0xc4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80e4b2a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80e4b2c:	2300      	movs	r3, #0
}
 80e4b2e:	4618      	mov	r0, r3
 80e4b30:	3714      	adds	r7, #20
 80e4b32:	46bd      	mov	sp, r7
 80e4b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e4b38:	4770      	bx	lr
 80e4b3a:	bf00      	nop
 80e4b3c:	40010000 	.word	0x40010000
 80e4b40:	40000400 	.word	0x40000400
 80e4b44:	40000800 	.word	0x40000800
 80e4b48:	40000c00 	.word	0x40000c00
 80e4b4c:	40010400 	.word	0x40010400
 80e4b50:	40001800 	.word	0x40001800
 80e4b54:	40014000 	.word	0x40014000
 80e4b58:	4000e000 	.word	0x4000e000
 80e4b5c:	4000e400 	.word	0x4000e400
 80e4b60:	00010007 	.word	0x00010007

080e4b64 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80e4b64:	b580      	push	{r7, lr}
 80e4b66:	b084      	sub	sp, #16
 80e4b68:	af00      	add	r7, sp, #0
 80e4b6a:	6078      	str	r0, [r7, #4]
 80e4b6c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80e4b6e:	2300      	movs	r3, #0
 80e4b70:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80e4b72:	687b      	ldr	r3, [r7, #4]
 80e4b74:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80e4b78:	2b01      	cmp	r3, #1
 80e4b7a:	d101      	bne.n	80e4b80 <HAL_TIM_ConfigClockSource+0x1c>
 80e4b7c:	2302      	movs	r3, #2
 80e4b7e:	e0dc      	b.n	80e4d3a <HAL_TIM_ConfigClockSource+0x1d6>
 80e4b80:	687b      	ldr	r3, [r7, #4]
 80e4b82:	2201      	movs	r2, #1
 80e4b84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80e4b88:	687b      	ldr	r3, [r7, #4]
 80e4b8a:	2202      	movs	r2, #2
 80e4b8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80e4b90:	687b      	ldr	r3, [r7, #4]
 80e4b92:	681b      	ldr	r3, [r3, #0]
 80e4b94:	689b      	ldr	r3, [r3, #8]
 80e4b96:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80e4b98:	68ba      	ldr	r2, [r7, #8]
 80e4b9a:	4b6a      	ldr	r3, [pc, #424]	; (80e4d44 <HAL_TIM_ConfigClockSource+0x1e0>)
 80e4b9c:	4013      	ands	r3, r2
 80e4b9e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80e4ba0:	68bb      	ldr	r3, [r7, #8]
 80e4ba2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80e4ba6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80e4ba8:	687b      	ldr	r3, [r7, #4]
 80e4baa:	681b      	ldr	r3, [r3, #0]
 80e4bac:	68ba      	ldr	r2, [r7, #8]
 80e4bae:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80e4bb0:	683b      	ldr	r3, [r7, #0]
 80e4bb2:	681b      	ldr	r3, [r3, #0]
 80e4bb4:	4a64      	ldr	r2, [pc, #400]	; (80e4d48 <HAL_TIM_ConfigClockSource+0x1e4>)
 80e4bb6:	4293      	cmp	r3, r2
 80e4bb8:	f000 80a9 	beq.w	80e4d0e <HAL_TIM_ConfigClockSource+0x1aa>
 80e4bbc:	4a62      	ldr	r2, [pc, #392]	; (80e4d48 <HAL_TIM_ConfigClockSource+0x1e4>)
 80e4bbe:	4293      	cmp	r3, r2
 80e4bc0:	f200 80ae 	bhi.w	80e4d20 <HAL_TIM_ConfigClockSource+0x1bc>
 80e4bc4:	4a61      	ldr	r2, [pc, #388]	; (80e4d4c <HAL_TIM_ConfigClockSource+0x1e8>)
 80e4bc6:	4293      	cmp	r3, r2
 80e4bc8:	f000 80a1 	beq.w	80e4d0e <HAL_TIM_ConfigClockSource+0x1aa>
 80e4bcc:	4a5f      	ldr	r2, [pc, #380]	; (80e4d4c <HAL_TIM_ConfigClockSource+0x1e8>)
 80e4bce:	4293      	cmp	r3, r2
 80e4bd0:	f200 80a6 	bhi.w	80e4d20 <HAL_TIM_ConfigClockSource+0x1bc>
 80e4bd4:	4a5e      	ldr	r2, [pc, #376]	; (80e4d50 <HAL_TIM_ConfigClockSource+0x1ec>)
 80e4bd6:	4293      	cmp	r3, r2
 80e4bd8:	f000 8099 	beq.w	80e4d0e <HAL_TIM_ConfigClockSource+0x1aa>
 80e4bdc:	4a5c      	ldr	r2, [pc, #368]	; (80e4d50 <HAL_TIM_ConfigClockSource+0x1ec>)
 80e4bde:	4293      	cmp	r3, r2
 80e4be0:	f200 809e 	bhi.w	80e4d20 <HAL_TIM_ConfigClockSource+0x1bc>
 80e4be4:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80e4be8:	f000 8091 	beq.w	80e4d0e <HAL_TIM_ConfigClockSource+0x1aa>
 80e4bec:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80e4bf0:	f200 8096 	bhi.w	80e4d20 <HAL_TIM_ConfigClockSource+0x1bc>
 80e4bf4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80e4bf8:	f000 8089 	beq.w	80e4d0e <HAL_TIM_ConfigClockSource+0x1aa>
 80e4bfc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80e4c00:	f200 808e 	bhi.w	80e4d20 <HAL_TIM_ConfigClockSource+0x1bc>
 80e4c04:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80e4c08:	d03e      	beq.n	80e4c88 <HAL_TIM_ConfigClockSource+0x124>
 80e4c0a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80e4c0e:	f200 8087 	bhi.w	80e4d20 <HAL_TIM_ConfigClockSource+0x1bc>
 80e4c12:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80e4c16:	f000 8086 	beq.w	80e4d26 <HAL_TIM_ConfigClockSource+0x1c2>
 80e4c1a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80e4c1e:	d87f      	bhi.n	80e4d20 <HAL_TIM_ConfigClockSource+0x1bc>
 80e4c20:	2b70      	cmp	r3, #112	; 0x70
 80e4c22:	d01a      	beq.n	80e4c5a <HAL_TIM_ConfigClockSource+0xf6>
 80e4c24:	2b70      	cmp	r3, #112	; 0x70
 80e4c26:	d87b      	bhi.n	80e4d20 <HAL_TIM_ConfigClockSource+0x1bc>
 80e4c28:	2b60      	cmp	r3, #96	; 0x60
 80e4c2a:	d050      	beq.n	80e4cce <HAL_TIM_ConfigClockSource+0x16a>
 80e4c2c:	2b60      	cmp	r3, #96	; 0x60
 80e4c2e:	d877      	bhi.n	80e4d20 <HAL_TIM_ConfigClockSource+0x1bc>
 80e4c30:	2b50      	cmp	r3, #80	; 0x50
 80e4c32:	d03c      	beq.n	80e4cae <HAL_TIM_ConfigClockSource+0x14a>
 80e4c34:	2b50      	cmp	r3, #80	; 0x50
 80e4c36:	d873      	bhi.n	80e4d20 <HAL_TIM_ConfigClockSource+0x1bc>
 80e4c38:	2b40      	cmp	r3, #64	; 0x40
 80e4c3a:	d058      	beq.n	80e4cee <HAL_TIM_ConfigClockSource+0x18a>
 80e4c3c:	2b40      	cmp	r3, #64	; 0x40
 80e4c3e:	d86f      	bhi.n	80e4d20 <HAL_TIM_ConfigClockSource+0x1bc>
 80e4c40:	2b30      	cmp	r3, #48	; 0x30
 80e4c42:	d064      	beq.n	80e4d0e <HAL_TIM_ConfigClockSource+0x1aa>
 80e4c44:	2b30      	cmp	r3, #48	; 0x30
 80e4c46:	d86b      	bhi.n	80e4d20 <HAL_TIM_ConfigClockSource+0x1bc>
 80e4c48:	2b20      	cmp	r3, #32
 80e4c4a:	d060      	beq.n	80e4d0e <HAL_TIM_ConfigClockSource+0x1aa>
 80e4c4c:	2b20      	cmp	r3, #32
 80e4c4e:	d867      	bhi.n	80e4d20 <HAL_TIM_ConfigClockSource+0x1bc>
 80e4c50:	2b00      	cmp	r3, #0
 80e4c52:	d05c      	beq.n	80e4d0e <HAL_TIM_ConfigClockSource+0x1aa>
 80e4c54:	2b10      	cmp	r3, #16
 80e4c56:	d05a      	beq.n	80e4d0e <HAL_TIM_ConfigClockSource+0x1aa>
 80e4c58:	e062      	b.n	80e4d20 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80e4c5a:	687b      	ldr	r3, [r7, #4]
 80e4c5c:	6818      	ldr	r0, [r3, #0]
 80e4c5e:	683b      	ldr	r3, [r7, #0]
 80e4c60:	6899      	ldr	r1, [r3, #8]
 80e4c62:	683b      	ldr	r3, [r7, #0]
 80e4c64:	685a      	ldr	r2, [r3, #4]
 80e4c66:	683b      	ldr	r3, [r7, #0]
 80e4c68:	68db      	ldr	r3, [r3, #12]
 80e4c6a:	f000 f997 	bl	80e4f9c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80e4c6e:	687b      	ldr	r3, [r7, #4]
 80e4c70:	681b      	ldr	r3, [r3, #0]
 80e4c72:	689b      	ldr	r3, [r3, #8]
 80e4c74:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80e4c76:	68bb      	ldr	r3, [r7, #8]
 80e4c78:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80e4c7c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80e4c7e:	687b      	ldr	r3, [r7, #4]
 80e4c80:	681b      	ldr	r3, [r3, #0]
 80e4c82:	68ba      	ldr	r2, [r7, #8]
 80e4c84:	609a      	str	r2, [r3, #8]
      break;
 80e4c86:	e04f      	b.n	80e4d28 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80e4c88:	687b      	ldr	r3, [r7, #4]
 80e4c8a:	6818      	ldr	r0, [r3, #0]
 80e4c8c:	683b      	ldr	r3, [r7, #0]
 80e4c8e:	6899      	ldr	r1, [r3, #8]
 80e4c90:	683b      	ldr	r3, [r7, #0]
 80e4c92:	685a      	ldr	r2, [r3, #4]
 80e4c94:	683b      	ldr	r3, [r7, #0]
 80e4c96:	68db      	ldr	r3, [r3, #12]
 80e4c98:	f000 f980 	bl	80e4f9c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80e4c9c:	687b      	ldr	r3, [r7, #4]
 80e4c9e:	681b      	ldr	r3, [r3, #0]
 80e4ca0:	689a      	ldr	r2, [r3, #8]
 80e4ca2:	687b      	ldr	r3, [r7, #4]
 80e4ca4:	681b      	ldr	r3, [r3, #0]
 80e4ca6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80e4caa:	609a      	str	r2, [r3, #8]
      break;
 80e4cac:	e03c      	b.n	80e4d28 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80e4cae:	687b      	ldr	r3, [r7, #4]
 80e4cb0:	6818      	ldr	r0, [r3, #0]
 80e4cb2:	683b      	ldr	r3, [r7, #0]
 80e4cb4:	6859      	ldr	r1, [r3, #4]
 80e4cb6:	683b      	ldr	r3, [r7, #0]
 80e4cb8:	68db      	ldr	r3, [r3, #12]
 80e4cba:	461a      	mov	r2, r3
 80e4cbc:	f000 f8f0 	bl	80e4ea0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80e4cc0:	687b      	ldr	r3, [r7, #4]
 80e4cc2:	681b      	ldr	r3, [r3, #0]
 80e4cc4:	2150      	movs	r1, #80	; 0x50
 80e4cc6:	4618      	mov	r0, r3
 80e4cc8:	f000 f94a 	bl	80e4f60 <TIM_ITRx_SetConfig>
      break;
 80e4ccc:	e02c      	b.n	80e4d28 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80e4cce:	687b      	ldr	r3, [r7, #4]
 80e4cd0:	6818      	ldr	r0, [r3, #0]
 80e4cd2:	683b      	ldr	r3, [r7, #0]
 80e4cd4:	6859      	ldr	r1, [r3, #4]
 80e4cd6:	683b      	ldr	r3, [r7, #0]
 80e4cd8:	68db      	ldr	r3, [r3, #12]
 80e4cda:	461a      	mov	r2, r3
 80e4cdc:	f000 f90f 	bl	80e4efe <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80e4ce0:	687b      	ldr	r3, [r7, #4]
 80e4ce2:	681b      	ldr	r3, [r3, #0]
 80e4ce4:	2160      	movs	r1, #96	; 0x60
 80e4ce6:	4618      	mov	r0, r3
 80e4ce8:	f000 f93a 	bl	80e4f60 <TIM_ITRx_SetConfig>
      break;
 80e4cec:	e01c      	b.n	80e4d28 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80e4cee:	687b      	ldr	r3, [r7, #4]
 80e4cf0:	6818      	ldr	r0, [r3, #0]
 80e4cf2:	683b      	ldr	r3, [r7, #0]
 80e4cf4:	6859      	ldr	r1, [r3, #4]
 80e4cf6:	683b      	ldr	r3, [r7, #0]
 80e4cf8:	68db      	ldr	r3, [r3, #12]
 80e4cfa:	461a      	mov	r2, r3
 80e4cfc:	f000 f8d0 	bl	80e4ea0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80e4d00:	687b      	ldr	r3, [r7, #4]
 80e4d02:	681b      	ldr	r3, [r3, #0]
 80e4d04:	2140      	movs	r1, #64	; 0x40
 80e4d06:	4618      	mov	r0, r3
 80e4d08:	f000 f92a 	bl	80e4f60 <TIM_ITRx_SetConfig>
      break;
 80e4d0c:	e00c      	b.n	80e4d28 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80e4d0e:	687b      	ldr	r3, [r7, #4]
 80e4d10:	681a      	ldr	r2, [r3, #0]
 80e4d12:	683b      	ldr	r3, [r7, #0]
 80e4d14:	681b      	ldr	r3, [r3, #0]
 80e4d16:	4619      	mov	r1, r3
 80e4d18:	4610      	mov	r0, r2
 80e4d1a:	f000 f921 	bl	80e4f60 <TIM_ITRx_SetConfig>
      break;
 80e4d1e:	e003      	b.n	80e4d28 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 80e4d20:	2301      	movs	r3, #1
 80e4d22:	73fb      	strb	r3, [r7, #15]
      break;
 80e4d24:	e000      	b.n	80e4d28 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 80e4d26:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80e4d28:	687b      	ldr	r3, [r7, #4]
 80e4d2a:	2201      	movs	r2, #1
 80e4d2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80e4d30:	687b      	ldr	r3, [r7, #4]
 80e4d32:	2200      	movs	r2, #0
 80e4d34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80e4d38:	7bfb      	ldrb	r3, [r7, #15]
}
 80e4d3a:	4618      	mov	r0, r3
 80e4d3c:	3710      	adds	r7, #16
 80e4d3e:	46bd      	mov	sp, r7
 80e4d40:	bd80      	pop	{r7, pc}
 80e4d42:	bf00      	nop
 80e4d44:	ffceff88 	.word	0xffceff88
 80e4d48:	00100040 	.word	0x00100040
 80e4d4c:	00100030 	.word	0x00100030
 80e4d50:	00100020 	.word	0x00100020

080e4d54 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80e4d54:	b480      	push	{r7}
 80e4d56:	b085      	sub	sp, #20
 80e4d58:	af00      	add	r7, sp, #0
 80e4d5a:	6078      	str	r0, [r7, #4]
 80e4d5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80e4d5e:	687b      	ldr	r3, [r7, #4]
 80e4d60:	681b      	ldr	r3, [r3, #0]
 80e4d62:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80e4d64:	687b      	ldr	r3, [r7, #4]
 80e4d66:	4a44      	ldr	r2, [pc, #272]	; (80e4e78 <TIM_Base_SetConfig+0x124>)
 80e4d68:	4293      	cmp	r3, r2
 80e4d6a:	d013      	beq.n	80e4d94 <TIM_Base_SetConfig+0x40>
 80e4d6c:	687b      	ldr	r3, [r7, #4]
 80e4d6e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80e4d72:	d00f      	beq.n	80e4d94 <TIM_Base_SetConfig+0x40>
 80e4d74:	687b      	ldr	r3, [r7, #4]
 80e4d76:	4a41      	ldr	r2, [pc, #260]	; (80e4e7c <TIM_Base_SetConfig+0x128>)
 80e4d78:	4293      	cmp	r3, r2
 80e4d7a:	d00b      	beq.n	80e4d94 <TIM_Base_SetConfig+0x40>
 80e4d7c:	687b      	ldr	r3, [r7, #4]
 80e4d7e:	4a40      	ldr	r2, [pc, #256]	; (80e4e80 <TIM_Base_SetConfig+0x12c>)
 80e4d80:	4293      	cmp	r3, r2
 80e4d82:	d007      	beq.n	80e4d94 <TIM_Base_SetConfig+0x40>
 80e4d84:	687b      	ldr	r3, [r7, #4]
 80e4d86:	4a3f      	ldr	r2, [pc, #252]	; (80e4e84 <TIM_Base_SetConfig+0x130>)
 80e4d88:	4293      	cmp	r3, r2
 80e4d8a:	d003      	beq.n	80e4d94 <TIM_Base_SetConfig+0x40>
 80e4d8c:	687b      	ldr	r3, [r7, #4]
 80e4d8e:	4a3e      	ldr	r2, [pc, #248]	; (80e4e88 <TIM_Base_SetConfig+0x134>)
 80e4d90:	4293      	cmp	r3, r2
 80e4d92:	d108      	bne.n	80e4da6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80e4d94:	68fb      	ldr	r3, [r7, #12]
 80e4d96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80e4d9a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80e4d9c:	683b      	ldr	r3, [r7, #0]
 80e4d9e:	685b      	ldr	r3, [r3, #4]
 80e4da0:	68fa      	ldr	r2, [r7, #12]
 80e4da2:	4313      	orrs	r3, r2
 80e4da4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80e4da6:	687b      	ldr	r3, [r7, #4]
 80e4da8:	4a33      	ldr	r2, [pc, #204]	; (80e4e78 <TIM_Base_SetConfig+0x124>)
 80e4daa:	4293      	cmp	r3, r2
 80e4dac:	d027      	beq.n	80e4dfe <TIM_Base_SetConfig+0xaa>
 80e4dae:	687b      	ldr	r3, [r7, #4]
 80e4db0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80e4db4:	d023      	beq.n	80e4dfe <TIM_Base_SetConfig+0xaa>
 80e4db6:	687b      	ldr	r3, [r7, #4]
 80e4db8:	4a30      	ldr	r2, [pc, #192]	; (80e4e7c <TIM_Base_SetConfig+0x128>)
 80e4dba:	4293      	cmp	r3, r2
 80e4dbc:	d01f      	beq.n	80e4dfe <TIM_Base_SetConfig+0xaa>
 80e4dbe:	687b      	ldr	r3, [r7, #4]
 80e4dc0:	4a2f      	ldr	r2, [pc, #188]	; (80e4e80 <TIM_Base_SetConfig+0x12c>)
 80e4dc2:	4293      	cmp	r3, r2
 80e4dc4:	d01b      	beq.n	80e4dfe <TIM_Base_SetConfig+0xaa>
 80e4dc6:	687b      	ldr	r3, [r7, #4]
 80e4dc8:	4a2e      	ldr	r2, [pc, #184]	; (80e4e84 <TIM_Base_SetConfig+0x130>)
 80e4dca:	4293      	cmp	r3, r2
 80e4dcc:	d017      	beq.n	80e4dfe <TIM_Base_SetConfig+0xaa>
 80e4dce:	687b      	ldr	r3, [r7, #4]
 80e4dd0:	4a2d      	ldr	r2, [pc, #180]	; (80e4e88 <TIM_Base_SetConfig+0x134>)
 80e4dd2:	4293      	cmp	r3, r2
 80e4dd4:	d013      	beq.n	80e4dfe <TIM_Base_SetConfig+0xaa>
 80e4dd6:	687b      	ldr	r3, [r7, #4]
 80e4dd8:	4a2c      	ldr	r2, [pc, #176]	; (80e4e8c <TIM_Base_SetConfig+0x138>)
 80e4dda:	4293      	cmp	r3, r2
 80e4ddc:	d00f      	beq.n	80e4dfe <TIM_Base_SetConfig+0xaa>
 80e4dde:	687b      	ldr	r3, [r7, #4]
 80e4de0:	4a2b      	ldr	r2, [pc, #172]	; (80e4e90 <TIM_Base_SetConfig+0x13c>)
 80e4de2:	4293      	cmp	r3, r2
 80e4de4:	d00b      	beq.n	80e4dfe <TIM_Base_SetConfig+0xaa>
 80e4de6:	687b      	ldr	r3, [r7, #4]
 80e4de8:	4a2a      	ldr	r2, [pc, #168]	; (80e4e94 <TIM_Base_SetConfig+0x140>)
 80e4dea:	4293      	cmp	r3, r2
 80e4dec:	d007      	beq.n	80e4dfe <TIM_Base_SetConfig+0xaa>
 80e4dee:	687b      	ldr	r3, [r7, #4]
 80e4df0:	4a29      	ldr	r2, [pc, #164]	; (80e4e98 <TIM_Base_SetConfig+0x144>)
 80e4df2:	4293      	cmp	r3, r2
 80e4df4:	d003      	beq.n	80e4dfe <TIM_Base_SetConfig+0xaa>
 80e4df6:	687b      	ldr	r3, [r7, #4]
 80e4df8:	4a28      	ldr	r2, [pc, #160]	; (80e4e9c <TIM_Base_SetConfig+0x148>)
 80e4dfa:	4293      	cmp	r3, r2
 80e4dfc:	d108      	bne.n	80e4e10 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80e4dfe:	68fb      	ldr	r3, [r7, #12]
 80e4e00:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80e4e04:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80e4e06:	683b      	ldr	r3, [r7, #0]
 80e4e08:	68db      	ldr	r3, [r3, #12]
 80e4e0a:	68fa      	ldr	r2, [r7, #12]
 80e4e0c:	4313      	orrs	r3, r2
 80e4e0e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80e4e10:	68fb      	ldr	r3, [r7, #12]
 80e4e12:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80e4e16:	683b      	ldr	r3, [r7, #0]
 80e4e18:	695b      	ldr	r3, [r3, #20]
 80e4e1a:	4313      	orrs	r3, r2
 80e4e1c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80e4e1e:	687b      	ldr	r3, [r7, #4]
 80e4e20:	68fa      	ldr	r2, [r7, #12]
 80e4e22:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80e4e24:	683b      	ldr	r3, [r7, #0]
 80e4e26:	689a      	ldr	r2, [r3, #8]
 80e4e28:	687b      	ldr	r3, [r7, #4]
 80e4e2a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80e4e2c:	683b      	ldr	r3, [r7, #0]
 80e4e2e:	681a      	ldr	r2, [r3, #0]
 80e4e30:	687b      	ldr	r3, [r7, #4]
 80e4e32:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80e4e34:	687b      	ldr	r3, [r7, #4]
 80e4e36:	4a10      	ldr	r2, [pc, #64]	; (80e4e78 <TIM_Base_SetConfig+0x124>)
 80e4e38:	4293      	cmp	r3, r2
 80e4e3a:	d00f      	beq.n	80e4e5c <TIM_Base_SetConfig+0x108>
 80e4e3c:	687b      	ldr	r3, [r7, #4]
 80e4e3e:	4a12      	ldr	r2, [pc, #72]	; (80e4e88 <TIM_Base_SetConfig+0x134>)
 80e4e40:	4293      	cmp	r3, r2
 80e4e42:	d00b      	beq.n	80e4e5c <TIM_Base_SetConfig+0x108>
 80e4e44:	687b      	ldr	r3, [r7, #4]
 80e4e46:	4a11      	ldr	r2, [pc, #68]	; (80e4e8c <TIM_Base_SetConfig+0x138>)
 80e4e48:	4293      	cmp	r3, r2
 80e4e4a:	d007      	beq.n	80e4e5c <TIM_Base_SetConfig+0x108>
 80e4e4c:	687b      	ldr	r3, [r7, #4]
 80e4e4e:	4a10      	ldr	r2, [pc, #64]	; (80e4e90 <TIM_Base_SetConfig+0x13c>)
 80e4e50:	4293      	cmp	r3, r2
 80e4e52:	d003      	beq.n	80e4e5c <TIM_Base_SetConfig+0x108>
 80e4e54:	687b      	ldr	r3, [r7, #4]
 80e4e56:	4a0f      	ldr	r2, [pc, #60]	; (80e4e94 <TIM_Base_SetConfig+0x140>)
 80e4e58:	4293      	cmp	r3, r2
 80e4e5a:	d103      	bne.n	80e4e64 <TIM_Base_SetConfig+0x110>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80e4e5c:	683b      	ldr	r3, [r7, #0]
 80e4e5e:	691a      	ldr	r2, [r3, #16]
 80e4e60:	687b      	ldr	r3, [r7, #4]
 80e4e62:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80e4e64:	687b      	ldr	r3, [r7, #4]
 80e4e66:	2201      	movs	r2, #1
 80e4e68:	615a      	str	r2, [r3, #20]
}
 80e4e6a:	bf00      	nop
 80e4e6c:	3714      	adds	r7, #20
 80e4e6e:	46bd      	mov	sp, r7
 80e4e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e4e74:	4770      	bx	lr
 80e4e76:	bf00      	nop
 80e4e78:	40010000 	.word	0x40010000
 80e4e7c:	40000400 	.word	0x40000400
 80e4e80:	40000800 	.word	0x40000800
 80e4e84:	40000c00 	.word	0x40000c00
 80e4e88:	40010400 	.word	0x40010400
 80e4e8c:	40014000 	.word	0x40014000
 80e4e90:	40014400 	.word	0x40014400
 80e4e94:	40014800 	.word	0x40014800
 80e4e98:	4000e000 	.word	0x4000e000
 80e4e9c:	4000e400 	.word	0x4000e400

080e4ea0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80e4ea0:	b480      	push	{r7}
 80e4ea2:	b087      	sub	sp, #28
 80e4ea4:	af00      	add	r7, sp, #0
 80e4ea6:	60f8      	str	r0, [r7, #12]
 80e4ea8:	60b9      	str	r1, [r7, #8]
 80e4eaa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80e4eac:	68fb      	ldr	r3, [r7, #12]
 80e4eae:	6a1b      	ldr	r3, [r3, #32]
 80e4eb0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80e4eb2:	68fb      	ldr	r3, [r7, #12]
 80e4eb4:	6a1b      	ldr	r3, [r3, #32]
 80e4eb6:	f023 0201 	bic.w	r2, r3, #1
 80e4eba:	68fb      	ldr	r3, [r7, #12]
 80e4ebc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80e4ebe:	68fb      	ldr	r3, [r7, #12]
 80e4ec0:	699b      	ldr	r3, [r3, #24]
 80e4ec2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80e4ec4:	693b      	ldr	r3, [r7, #16]
 80e4ec6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80e4eca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80e4ecc:	687b      	ldr	r3, [r7, #4]
 80e4ece:	011b      	lsls	r3, r3, #4
 80e4ed0:	693a      	ldr	r2, [r7, #16]
 80e4ed2:	4313      	orrs	r3, r2
 80e4ed4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80e4ed6:	697b      	ldr	r3, [r7, #20]
 80e4ed8:	f023 030a 	bic.w	r3, r3, #10
 80e4edc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80e4ede:	697a      	ldr	r2, [r7, #20]
 80e4ee0:	68bb      	ldr	r3, [r7, #8]
 80e4ee2:	4313      	orrs	r3, r2
 80e4ee4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80e4ee6:	68fb      	ldr	r3, [r7, #12]
 80e4ee8:	693a      	ldr	r2, [r7, #16]
 80e4eea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80e4eec:	68fb      	ldr	r3, [r7, #12]
 80e4eee:	697a      	ldr	r2, [r7, #20]
 80e4ef0:	621a      	str	r2, [r3, #32]
}
 80e4ef2:	bf00      	nop
 80e4ef4:	371c      	adds	r7, #28
 80e4ef6:	46bd      	mov	sp, r7
 80e4ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e4efc:	4770      	bx	lr

080e4efe <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80e4efe:	b480      	push	{r7}
 80e4f00:	b087      	sub	sp, #28
 80e4f02:	af00      	add	r7, sp, #0
 80e4f04:	60f8      	str	r0, [r7, #12]
 80e4f06:	60b9      	str	r1, [r7, #8]
 80e4f08:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80e4f0a:	68fb      	ldr	r3, [r7, #12]
 80e4f0c:	6a1b      	ldr	r3, [r3, #32]
 80e4f0e:	f023 0210 	bic.w	r2, r3, #16
 80e4f12:	68fb      	ldr	r3, [r7, #12]
 80e4f14:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80e4f16:	68fb      	ldr	r3, [r7, #12]
 80e4f18:	699b      	ldr	r3, [r3, #24]
 80e4f1a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80e4f1c:	68fb      	ldr	r3, [r7, #12]
 80e4f1e:	6a1b      	ldr	r3, [r3, #32]
 80e4f20:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80e4f22:	697b      	ldr	r3, [r7, #20]
 80e4f24:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80e4f28:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80e4f2a:	687b      	ldr	r3, [r7, #4]
 80e4f2c:	031b      	lsls	r3, r3, #12
 80e4f2e:	697a      	ldr	r2, [r7, #20]
 80e4f30:	4313      	orrs	r3, r2
 80e4f32:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80e4f34:	693b      	ldr	r3, [r7, #16]
 80e4f36:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80e4f3a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80e4f3c:	68bb      	ldr	r3, [r7, #8]
 80e4f3e:	011b      	lsls	r3, r3, #4
 80e4f40:	693a      	ldr	r2, [r7, #16]
 80e4f42:	4313      	orrs	r3, r2
 80e4f44:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80e4f46:	68fb      	ldr	r3, [r7, #12]
 80e4f48:	697a      	ldr	r2, [r7, #20]
 80e4f4a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80e4f4c:	68fb      	ldr	r3, [r7, #12]
 80e4f4e:	693a      	ldr	r2, [r7, #16]
 80e4f50:	621a      	str	r2, [r3, #32]
}
 80e4f52:	bf00      	nop
 80e4f54:	371c      	adds	r7, #28
 80e4f56:	46bd      	mov	sp, r7
 80e4f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e4f5c:	4770      	bx	lr
	...

080e4f60 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80e4f60:	b480      	push	{r7}
 80e4f62:	b085      	sub	sp, #20
 80e4f64:	af00      	add	r7, sp, #0
 80e4f66:	6078      	str	r0, [r7, #4]
 80e4f68:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80e4f6a:	687b      	ldr	r3, [r7, #4]
 80e4f6c:	689b      	ldr	r3, [r3, #8]
 80e4f6e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80e4f70:	68fa      	ldr	r2, [r7, #12]
 80e4f72:	4b09      	ldr	r3, [pc, #36]	; (80e4f98 <TIM_ITRx_SetConfig+0x38>)
 80e4f74:	4013      	ands	r3, r2
 80e4f76:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80e4f78:	683a      	ldr	r2, [r7, #0]
 80e4f7a:	68fb      	ldr	r3, [r7, #12]
 80e4f7c:	4313      	orrs	r3, r2
 80e4f7e:	f043 0307 	orr.w	r3, r3, #7
 80e4f82:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80e4f84:	687b      	ldr	r3, [r7, #4]
 80e4f86:	68fa      	ldr	r2, [r7, #12]
 80e4f88:	609a      	str	r2, [r3, #8]
}
 80e4f8a:	bf00      	nop
 80e4f8c:	3714      	adds	r7, #20
 80e4f8e:	46bd      	mov	sp, r7
 80e4f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e4f94:	4770      	bx	lr
 80e4f96:	bf00      	nop
 80e4f98:	ffcfff8f 	.word	0xffcfff8f

080e4f9c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80e4f9c:	b480      	push	{r7}
 80e4f9e:	b087      	sub	sp, #28
 80e4fa0:	af00      	add	r7, sp, #0
 80e4fa2:	60f8      	str	r0, [r7, #12]
 80e4fa4:	60b9      	str	r1, [r7, #8]
 80e4fa6:	607a      	str	r2, [r7, #4]
 80e4fa8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80e4faa:	68fb      	ldr	r3, [r7, #12]
 80e4fac:	689b      	ldr	r3, [r3, #8]
 80e4fae:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80e4fb0:	697b      	ldr	r3, [r7, #20]
 80e4fb2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80e4fb6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80e4fb8:	683b      	ldr	r3, [r7, #0]
 80e4fba:	021a      	lsls	r2, r3, #8
 80e4fbc:	687b      	ldr	r3, [r7, #4]
 80e4fbe:	431a      	orrs	r2, r3
 80e4fc0:	68bb      	ldr	r3, [r7, #8]
 80e4fc2:	4313      	orrs	r3, r2
 80e4fc4:	697a      	ldr	r2, [r7, #20]
 80e4fc6:	4313      	orrs	r3, r2
 80e4fc8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80e4fca:	68fb      	ldr	r3, [r7, #12]
 80e4fcc:	697a      	ldr	r2, [r7, #20]
 80e4fce:	609a      	str	r2, [r3, #8]
}
 80e4fd0:	bf00      	nop
 80e4fd2:	371c      	adds	r7, #28
 80e4fd4:	46bd      	mov	sp, r7
 80e4fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e4fda:	4770      	bx	lr

080e4fdc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80e4fdc:	b480      	push	{r7}
 80e4fde:	b085      	sub	sp, #20
 80e4fe0:	af00      	add	r7, sp, #0
 80e4fe2:	6078      	str	r0, [r7, #4]
 80e4fe4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80e4fe6:	687b      	ldr	r3, [r7, #4]
 80e4fe8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80e4fec:	2b01      	cmp	r3, #1
 80e4fee:	d101      	bne.n	80e4ff4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80e4ff0:	2302      	movs	r3, #2
 80e4ff2:	e077      	b.n	80e50e4 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 80e4ff4:	687b      	ldr	r3, [r7, #4]
 80e4ff6:	2201      	movs	r2, #1
 80e4ff8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80e4ffc:	687b      	ldr	r3, [r7, #4]
 80e4ffe:	2202      	movs	r2, #2
 80e5000:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80e5004:	687b      	ldr	r3, [r7, #4]
 80e5006:	681b      	ldr	r3, [r3, #0]
 80e5008:	685b      	ldr	r3, [r3, #4]
 80e500a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80e500c:	687b      	ldr	r3, [r7, #4]
 80e500e:	681b      	ldr	r3, [r3, #0]
 80e5010:	689b      	ldr	r3, [r3, #8]
 80e5012:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80e5014:	687b      	ldr	r3, [r7, #4]
 80e5016:	681b      	ldr	r3, [r3, #0]
 80e5018:	4a35      	ldr	r2, [pc, #212]	; (80e50f0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80e501a:	4293      	cmp	r3, r2
 80e501c:	d004      	beq.n	80e5028 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80e501e:	687b      	ldr	r3, [r7, #4]
 80e5020:	681b      	ldr	r3, [r3, #0]
 80e5022:	4a34      	ldr	r2, [pc, #208]	; (80e50f4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80e5024:	4293      	cmp	r3, r2
 80e5026:	d108      	bne.n	80e503a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80e5028:	68fb      	ldr	r3, [r7, #12]
 80e502a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80e502e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80e5030:	683b      	ldr	r3, [r7, #0]
 80e5032:	685b      	ldr	r3, [r3, #4]
 80e5034:	68fa      	ldr	r2, [r7, #12]
 80e5036:	4313      	orrs	r3, r2
 80e5038:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80e503a:	68fb      	ldr	r3, [r7, #12]
 80e503c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80e5040:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80e5042:	683b      	ldr	r3, [r7, #0]
 80e5044:	681b      	ldr	r3, [r3, #0]
 80e5046:	68fa      	ldr	r2, [r7, #12]
 80e5048:	4313      	orrs	r3, r2
 80e504a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80e504c:	687b      	ldr	r3, [r7, #4]
 80e504e:	681b      	ldr	r3, [r3, #0]
 80e5050:	68fa      	ldr	r2, [r7, #12]
 80e5052:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80e5054:	687b      	ldr	r3, [r7, #4]
 80e5056:	681b      	ldr	r3, [r3, #0]
 80e5058:	4a25      	ldr	r2, [pc, #148]	; (80e50f0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80e505a:	4293      	cmp	r3, r2
 80e505c:	d02c      	beq.n	80e50b8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80e505e:	687b      	ldr	r3, [r7, #4]
 80e5060:	681b      	ldr	r3, [r3, #0]
 80e5062:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80e5066:	d027      	beq.n	80e50b8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80e5068:	687b      	ldr	r3, [r7, #4]
 80e506a:	681b      	ldr	r3, [r3, #0]
 80e506c:	4a22      	ldr	r2, [pc, #136]	; (80e50f8 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 80e506e:	4293      	cmp	r3, r2
 80e5070:	d022      	beq.n	80e50b8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80e5072:	687b      	ldr	r3, [r7, #4]
 80e5074:	681b      	ldr	r3, [r3, #0]
 80e5076:	4a21      	ldr	r2, [pc, #132]	; (80e50fc <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 80e5078:	4293      	cmp	r3, r2
 80e507a:	d01d      	beq.n	80e50b8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80e507c:	687b      	ldr	r3, [r7, #4]
 80e507e:	681b      	ldr	r3, [r3, #0]
 80e5080:	4a1f      	ldr	r2, [pc, #124]	; (80e5100 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 80e5082:	4293      	cmp	r3, r2
 80e5084:	d018      	beq.n	80e50b8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80e5086:	687b      	ldr	r3, [r7, #4]
 80e5088:	681b      	ldr	r3, [r3, #0]
 80e508a:	4a1a      	ldr	r2, [pc, #104]	; (80e50f4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80e508c:	4293      	cmp	r3, r2
 80e508e:	d013      	beq.n	80e50b8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80e5090:	687b      	ldr	r3, [r7, #4]
 80e5092:	681b      	ldr	r3, [r3, #0]
 80e5094:	4a1b      	ldr	r2, [pc, #108]	; (80e5104 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 80e5096:	4293      	cmp	r3, r2
 80e5098:	d00e      	beq.n	80e50b8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80e509a:	687b      	ldr	r3, [r7, #4]
 80e509c:	681b      	ldr	r3, [r3, #0]
 80e509e:	4a1a      	ldr	r2, [pc, #104]	; (80e5108 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 80e50a0:	4293      	cmp	r3, r2
 80e50a2:	d009      	beq.n	80e50b8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80e50a4:	687b      	ldr	r3, [r7, #4]
 80e50a6:	681b      	ldr	r3, [r3, #0]
 80e50a8:	4a18      	ldr	r2, [pc, #96]	; (80e510c <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 80e50aa:	4293      	cmp	r3, r2
 80e50ac:	d004      	beq.n	80e50b8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80e50ae:	687b      	ldr	r3, [r7, #4]
 80e50b0:	681b      	ldr	r3, [r3, #0]
 80e50b2:	4a17      	ldr	r2, [pc, #92]	; (80e5110 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 80e50b4:	4293      	cmp	r3, r2
 80e50b6:	d10c      	bne.n	80e50d2 <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80e50b8:	68bb      	ldr	r3, [r7, #8]
 80e50ba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80e50be:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80e50c0:	683b      	ldr	r3, [r7, #0]
 80e50c2:	689b      	ldr	r3, [r3, #8]
 80e50c4:	68ba      	ldr	r2, [r7, #8]
 80e50c6:	4313      	orrs	r3, r2
 80e50c8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80e50ca:	687b      	ldr	r3, [r7, #4]
 80e50cc:	681b      	ldr	r3, [r3, #0]
 80e50ce:	68ba      	ldr	r2, [r7, #8]
 80e50d0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80e50d2:	687b      	ldr	r3, [r7, #4]
 80e50d4:	2201      	movs	r2, #1
 80e50d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80e50da:	687b      	ldr	r3, [r7, #4]
 80e50dc:	2200      	movs	r2, #0
 80e50de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80e50e2:	2300      	movs	r3, #0
}
 80e50e4:	4618      	mov	r0, r3
 80e50e6:	3714      	adds	r7, #20
 80e50e8:	46bd      	mov	sp, r7
 80e50ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e50ee:	4770      	bx	lr
 80e50f0:	40010000 	.word	0x40010000
 80e50f4:	40010400 	.word	0x40010400
 80e50f8:	40000400 	.word	0x40000400
 80e50fc:	40000800 	.word	0x40000800
 80e5100:	40000c00 	.word	0x40000c00
 80e5104:	40001800 	.word	0x40001800
 80e5108:	40014000 	.word	0x40014000
 80e510c:	4000e000 	.word	0x4000e000
 80e5110:	4000e400 	.word	0x4000e400

080e5114 <__libc_init_array>:
 80e5114:	b570      	push	{r4, r5, r6, lr}
 80e5116:	4d0d      	ldr	r5, [pc, #52]	; (80e514c <__libc_init_array+0x38>)
 80e5118:	4c0d      	ldr	r4, [pc, #52]	; (80e5150 <__libc_init_array+0x3c>)
 80e511a:	1b64      	subs	r4, r4, r5
 80e511c:	10a4      	asrs	r4, r4, #2
 80e511e:	2600      	movs	r6, #0
 80e5120:	42a6      	cmp	r6, r4
 80e5122:	d109      	bne.n	80e5138 <__libc_init_array+0x24>
 80e5124:	4d0b      	ldr	r5, [pc, #44]	; (80e5154 <__libc_init_array+0x40>)
 80e5126:	4c0c      	ldr	r4, [pc, #48]	; (80e5158 <__libc_init_array+0x44>)
 80e5128:	f000 f82e 	bl	80e5188 <_init>
 80e512c:	1b64      	subs	r4, r4, r5
 80e512e:	10a4      	asrs	r4, r4, #2
 80e5130:	2600      	movs	r6, #0
 80e5132:	42a6      	cmp	r6, r4
 80e5134:	d105      	bne.n	80e5142 <__libc_init_array+0x2e>
 80e5136:	bd70      	pop	{r4, r5, r6, pc}
 80e5138:	f855 3b04 	ldr.w	r3, [r5], #4
 80e513c:	4798      	blx	r3
 80e513e:	3601      	adds	r6, #1
 80e5140:	e7ee      	b.n	80e5120 <__libc_init_array+0xc>
 80e5142:	f855 3b04 	ldr.w	r3, [r5], #4
 80e5146:	4798      	blx	r3
 80e5148:	3601      	adds	r6, #1
 80e514a:	e7f2      	b.n	80e5132 <__libc_init_array+0x1e>
 80e514c:	080e520c 	.word	0x080e520c
 80e5150:	080e520c 	.word	0x080e520c
 80e5154:	080e520c 	.word	0x080e520c
 80e5158:	080e5210 	.word	0x080e5210

080e515c <memcpy>:
 80e515c:	440a      	add	r2, r1
 80e515e:	4291      	cmp	r1, r2
 80e5160:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80e5164:	d100      	bne.n	80e5168 <memcpy+0xc>
 80e5166:	4770      	bx	lr
 80e5168:	b510      	push	{r4, lr}
 80e516a:	f811 4b01 	ldrb.w	r4, [r1], #1
 80e516e:	f803 4f01 	strb.w	r4, [r3, #1]!
 80e5172:	4291      	cmp	r1, r2
 80e5174:	d1f9      	bne.n	80e516a <memcpy+0xe>
 80e5176:	bd10      	pop	{r4, pc}

080e5178 <memset>:
 80e5178:	4402      	add	r2, r0
 80e517a:	4603      	mov	r3, r0
 80e517c:	4293      	cmp	r3, r2
 80e517e:	d100      	bne.n	80e5182 <memset+0xa>
 80e5180:	4770      	bx	lr
 80e5182:	f803 1b01 	strb.w	r1, [r3], #1
 80e5186:	e7f9      	b.n	80e517c <memset+0x4>

080e5188 <_init>:
 80e5188:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80e518a:	bf00      	nop
 80e518c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80e518e:	bc08      	pop	{r3}
 80e5190:	469e      	mov	lr, r3
 80e5192:	4770      	bx	lr

080e5194 <_fini>:
 80e5194:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80e5196:	bf00      	nop
 80e5198:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80e519a:	bc08      	pop	{r3}
 80e519c:	469e      	mov	lr, r3
 80e519e:	4770      	bx	lr
