
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP6.4 <build 146967>)
| Date         : Sat Aug 16 13:27:37 2025
| Design       : led_diaplay_top
| Device       : PG2L100H
| Speed Grade  : -6
| Package      : FBG676
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                         Clock   Non-clock          
 Clock                    Period       Waveform            Type          Loads       Loads  Sources 
----------------------------------------------------------------------------------------------------
 led_diaplay_top|clk      1000.0000    {0.0000 500.0000}   Declared         61           3  {clk}   
====================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               led_diaplay_top|clk                       
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 led_diaplay_top|clk         1.0000 MHz    381.3883 MHz      1000.0000         2.6220        997.378
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 led_diaplay_top|clk    led_diaplay_top|clk        997.378       0.000              0            203
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 led_diaplay_top|clk    led_diaplay_top|clk          0.282       0.000              0            203
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 led_diaplay_top|clk    led_diaplay_top|clk        997.575       0.000              0             38
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 led_diaplay_top|clk    led_diaplay_top|clk          0.572       0.000              0             38
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 led_diaplay_top|clk                               499.800       0.000              0             61
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 led_diaplay_top|clk    led_diaplay_top|clk        998.468       0.000              0            203
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 led_diaplay_top|clk    led_diaplay_top|clk          0.187       0.000              0            203
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 led_diaplay_top|clk    led_diaplay_top|clk        998.578       0.000              0             38
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 led_diaplay_top|clk    led_diaplay_top|clk          0.407       0.000              0             38
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 led_diaplay_top|clk                               499.800       0.000              0             61
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : hc595_ctrl_inst/data_ce/opit_0_L6Q_LUT6DL5Q_perm/CLK
Endpoint    : hc595_ctrl_inst/ser/opit_0_inv_L6Q_perm/I4
Path Group  : led_diaplay_top|clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.268
  Launch Clock Delay      :  3.815
  Clock Pessimism Removal :  0.476

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_clk           
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.069         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.287       3.356 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.459       3.815         ntR58            
 CLMA_57_475/CLK                                                           r       hc595_ctrl_inst/data_ce/opit_0_L6Q_LUT6DL5Q_perm/CLK

 CLMA_57_475/CR0                   tco                   0.249       4.064 r       hc595_ctrl_inst/data_ce/opit_0_L6Q_LUT6DL5Q_perm/L5Q
                                   net (fanout=1)        0.423       4.487         hc595_ctrl_inst/_N168
 CLMS_51_481/Y1                    td                    0.108       4.595 r       led_display_seg_ctrl_inst/sel[1]/opit_0_inv_L6Q_LUT6DL5Q_perm/L6
                                   net (fanout=1)        0.532       5.127         hc595_ctrl_inst/data [0]
 CLMA_57_469/CR2                   td                    0.291       5.418 r       hc595_ctrl_inst/N58_3_muxf7_perm/L7
                                   net (fanout=1)        0.759       6.177         hc595_ctrl_inst/_N75
 CLMS_45_445/A4                                                            r       hc595_ctrl_inst/ser/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   6.177         Logic Levels: 2  
                                                                                   Logic: 0.648ns(27.434%), Route: 1.714ns(72.566%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.104    1000.104         clk              
 IOBD_0_1080/DIN                   td                    0.730    1000.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.834         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.091    1000.925 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.052    1001.977         nt_clk           
 USCM_215_624/CLKOUT               td                    0.143    1002.120 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515    1002.635         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.245    1002.880 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.388    1003.268         ntR58            
 CLMS_45_445/CLK                                                           r       hc595_ctrl_inst/ser/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.476    1003.744                          
 clock uncertainty                                      -0.050    1003.694                          

 Setup time                                             -0.139    1003.555                          

 Data required time                                               1003.555                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.555                          
 Data arrival time                                                   6.177                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.378                          
====================================================================================================

====================================================================================================

Startpoint  : hc595_ctrl_inst/data_sel_4/opit_0/CLK
Endpoint    : hc595_ctrl_inst/ser/opit_0_inv_L6Q_perm/I3
Path Group  : led_diaplay_top|clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.268
  Launch Clock Delay      :  3.813
  Clock Pessimism Removal :  0.476

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_clk           
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.069         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.287       3.356 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.457       3.813         ntR58            
 CLMA_51_444/CLK                                                           r       hc595_ctrl_inst/data_sel_4/opit_0/CLK

 CLMA_51_444/Q0                    tco                   0.203       4.016 r       hc595_ctrl_inst/data_sel_4/opit_0/Q
                                   net (fanout=1)        0.269       4.285         hc595_ctrl_inst/_N179
 CLMA_51_450/Y1                    td                    0.074       4.359 r       hc595_ctrl_inst/data_mux_4/gateop_perm/L6
                                   net (fanout=1)        0.697       5.056         hc595_ctrl_inst/data [4]
 CLMA_51_432/Y0                    td                    0.108       5.164 r       hc595_ctrl_inst/cnt_bit[0]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=1)        0.404       5.568         hc595_ctrl_inst/_N76
 CLMS_45_445/Y1                    td                    0.074       5.642 r       hc595_ctrl_inst/N58_6/LUT6_inst_perm/L6
                                   net (fanout=1)        0.119       5.761         hc595_ctrl_inst/_N78
 CLMS_45_445/A3                                                            r       hc595_ctrl_inst/ser/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                   5.761         Logic Levels: 3  
                                                                                   Logic: 0.459ns(23.563%), Route: 1.489ns(76.437%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.104    1000.104         clk              
 IOBD_0_1080/DIN                   td                    0.730    1000.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.834         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.091    1000.925 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.052    1001.977         nt_clk           
 USCM_215_624/CLKOUT               td                    0.143    1002.120 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515    1002.635         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.245    1002.880 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.388    1003.268         ntR58            
 CLMS_45_445/CLK                                                           r       hc595_ctrl_inst/ser/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.476    1003.744                          
 clock uncertainty                                      -0.050    1003.694                          

 Setup time                                             -0.150    1003.544                          

 Data required time                                               1003.544                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.544                          
 Data arrival time                                                   5.761                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.783                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/cnt[0]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
Endpoint    : led_display_seg_ctrl_inst/cnt[13]/opit_0_inv_L6Q_perm/I5
Path Group  : led_diaplay_top|clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.272
  Launch Clock Delay      :  3.816
  Clock Pessimism Removal :  0.476

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_clk           
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.069         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.287       3.356 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.460       3.816         ntR58            
 CLMA_63_486/CLK                                                           r       led_display_seg_ctrl_inst/cnt[0]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK

 CLMA_63_486/Q0                    tco                   0.203       4.019 r       led_display_seg_ctrl_inst/cnt[0]/opit_0_inv_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=12)       0.812       4.831         led_display_seg_ctrl_inst/cnt [0]
 CLMA_57_474/COUT                  td                    0.299       5.130 f       led_display_seg_ctrl_inst/N6_1_4/gateop_perm/COUT
                                   net (fanout=1)        0.000       5.130         led_display_seg_ctrl_inst/_N60
 CLMA_57_480/COUT                  td                    0.085       5.215 f       led_display_seg_ctrl_inst/cnt[8]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.215         led_display_seg_ctrl_inst/_N64
 CLMA_57_486/COUT                  td                    0.085       5.300 f       led_display_seg_ctrl_inst/cnt[12]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.300         led_display_seg_ctrl_inst/_N68
 CLMA_57_492/Y0                    td                    0.068       5.368 r       led_display_seg_ctrl_inst/N6_1_13/gateop_perm/Y
                                   net (fanout=1)        0.425       5.793         led_display_seg_ctrl_inst/N6 [13]
 CLMS_51_487/B5                                                            r       led_display_seg_ctrl_inst/cnt[13]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   5.793         Logic Levels: 4  
                                                                                   Logic: 0.740ns(37.430%), Route: 1.237ns(62.570%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.104    1000.104         clk              
 IOBD_0_1080/DIN                   td                    0.730    1000.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.834         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.091    1000.925 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.052    1001.977         nt_clk           
 USCM_215_624/CLKOUT               td                    0.143    1002.120 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515    1002.635         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.245    1002.880 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.392    1003.272         ntR58            
 CLMS_51_487/CLK                                                           r       led_display_seg_ctrl_inst/cnt[13]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.476    1003.748                          
 clock uncertainty                                      -0.050    1003.698                          

 Setup time                                             -0.113    1003.585                          

 Data required time                                               1003.585                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.585                          
 Data arrival time                                                   5.793                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.792                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/sel[3]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : led_display_seg_ctrl_inst/sel[4]/opit_0_inv_L6QL5Q1_perm/I4
Path Group  : led_diaplay_top|clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.817
  Launch Clock Delay      :  3.269
  Clock Pessimism Removal :  -0.476

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.052       1.977         nt_clk           
 USCM_215_624/CLKOUT               td                    0.143       2.120 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.635         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.245       2.880 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.389       3.269         ntR58            
 CLMS_63_481/CLK                                                           r       led_display_seg_ctrl_inst/sel[3]/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_63_481/Q0                    tco                   0.158       3.427 f       led_display_seg_ctrl_inst/sel[3]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=25)       0.166       3.593         sel[2]           
 CLMS_51_481/A4                                                            f       led_display_seg_ctrl_inst/sel[4]/opit_0_inv_L6QL5Q1_perm/I4

 Data arrival time                                                   3.593         Logic Levels: 0  
                                                                                   Logic: 0.158ns(48.765%), Route: 0.166ns(51.235%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_clk           
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.069         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.287       3.356 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.461       3.817         ntR58            
 CLMS_51_481/CLK                                                           r       led_display_seg_ctrl_inst/sel[4]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.476       3.341                          
 clock uncertainty                                       0.000       3.341                          

 Hold time                                              -0.030       3.311                          

 Data required time                                                  3.311                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.311                          
 Data arrival time                                                   3.593                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.282                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/seg_ce_3/opit_0_L6Q_perm/CLK
Endpoint    : hc595_ctrl_inst/data_ce_3/opit_0_L6Q_LUT6DQL5_perm/I3
Path Group  : led_diaplay_top|clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.812
  Launch Clock Delay      :  3.264
  Clock Pessimism Removal :  -0.476

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.052       1.977         nt_clk           
 USCM_215_624/CLKOUT               td                    0.143       2.120 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.635         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.245       2.880 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.384       3.264         ntR58            
 CLMA_63_450/CLK                                                           r       led_display_seg_ctrl_inst/seg_ce_3/opit_0_L6Q_perm/CLK

 CLMA_63_450/Q0                    tco                   0.158       3.422 f       led_display_seg_ctrl_inst/seg_ce_3/opit_0_L6Q_perm/L6Q
                                   net (fanout=2)        0.166       3.588         _N213            
 CLMA_57_445/A3                                                            f       hc595_ctrl_inst/data_ce_3/opit_0_L6Q_LUT6DQL5_perm/I3

 Data arrival time                                                   3.588         Logic Levels: 0  
                                                                                   Logic: 0.158ns(48.765%), Route: 0.166ns(51.235%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_clk           
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.069         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.287       3.356 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.456       3.812         ntR58            
 CLMA_57_445/CLK                                                           r       hc595_ctrl_inst/data_ce_3/opit_0_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                        -0.476       3.336                          
 clock uncertainty                                       0.000       3.336                          

 Hold time                                              -0.047       3.289                          

 Data required time                                                  3.289                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.289                          
 Data arrival time                                                   3.588                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.299                          
====================================================================================================

====================================================================================================

Startpoint  : hc595_ctrl_inst/cnt_4[1]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : hc595_ctrl_inst/rck/opit_0_inv_L6Q_perm/I4
Path Group  : led_diaplay_top|clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.816
  Launch Clock Delay      :  3.270
  Clock Pessimism Removal :  -0.545

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.052       1.977         nt_clk           
 USCM_215_624/CLKOUT               td                    0.143       2.120 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.635         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.245       2.880 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.390       3.270         ntR58            
 CLMS_33_445/CLK                                                           r       hc595_ctrl_inst/cnt_4[1]/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_33_445/CR0                   tco                   0.173       3.443 f       hc595_ctrl_inst/cnt_4[1]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=4)        0.087       3.530         hc595_ctrl_inst/cnt_4 [1]
 CLMS_33_445/C4                                                            f       hc595_ctrl_inst/rck/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   3.530         Logic Levels: 0  
                                                                                   Logic: 0.173ns(66.538%), Route: 0.087ns(33.462%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_clk           
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.069         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.287       3.356 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.460       3.816         ntR58            
 CLMS_33_445/CLK                                                           r       hc595_ctrl_inst/rck/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.545       3.271                          
 clock uncertainty                                       0.000       3.271                          

 Hold time                                              -0.040       3.231                          

 Data required time                                                  3.231                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.231                          
 Data arrival time                                                   3.530                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.299                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/sel[1]/opit_0_inv_L6Q_LUT6DL5Q_perm/CLK
Endpoint    : led_display_seg_ctrl_inst/seg_ce_1/opit_0_L6Q_perm/RS
Path Group  : led_diaplay_top|clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.269
  Launch Clock Delay      :  3.817
  Clock Pessimism Removal :  0.476

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_clk           
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.069         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.287       3.356 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.461       3.817         ntR58            
 CLMS_51_481/CLK                                                           r       led_display_seg_ctrl_inst/sel[1]/opit_0_inv_L6Q_LUT6DL5Q_perm/CLK

 CLMS_51_481/CR1                   tco                   0.251       4.068 r       led_display_seg_ctrl_inst/sel[1]/opit_0_inv_L6Q_LUT6DL5Q_perm/L5Q
                                   net (fanout=25)       0.617       4.685         sel[1]           
 CLMS_51_451/CR1                   td                    0.227       4.912 r       CLKROUTE_1/CR    
                                   net (fanout=2)        0.281       5.193         ntR57            
 CLMS_51_463/Y2                    td                    0.179       5.372 r       led_display_seg_ctrl_inst/N14560_inv/LUT6_inst_perm/L6
                                   net (fanout=2)        0.522       5.894         led_display_seg_ctrl_inst/N14560
 CLMS_45_463/RS                                                            r       led_display_seg_ctrl_inst/seg_ce_1/opit_0_L6Q_perm/RS

 Data arrival time                                                   5.894         Logic Levels: 2  
                                                                                   Logic: 0.657ns(31.632%), Route: 1.420ns(68.368%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.104    1000.104         clk              
 IOBD_0_1080/DIN                   td                    0.730    1000.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.834         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.091    1000.925 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.052    1001.977         nt_clk           
 USCM_215_624/CLKOUT               td                    0.143    1002.120 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515    1002.635         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.245    1002.880 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.389    1003.269         ntR58            
 CLMS_45_463/CLK                                                           r       led_display_seg_ctrl_inst/seg_ce_1/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.476    1003.745                          
 clock uncertainty                                      -0.050    1003.695                          

 Recovery time                                          -0.226    1003.469                          

 Data required time                                               1003.469                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.469                          
 Data arrival time                                                   5.894                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.575                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/sel[1]/opit_0_inv_L6Q_LUT6DL5Q_perm/CLK
Endpoint    : led_display_seg_ctrl_inst/seg_sel_5/opit_0/RS
Path Group  : led_diaplay_top|clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.073  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.268
  Launch Clock Delay      :  3.817
  Clock Pessimism Removal :  0.476

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_clk           
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.069         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.287       3.356 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.461       3.817         ntR58            
 CLMS_51_481/CLK                                                           r       led_display_seg_ctrl_inst/sel[1]/opit_0_inv_L6Q_LUT6DL5Q_perm/CLK

 CLMS_51_481/CR1                   tco                   0.204       4.021 f       led_display_seg_ctrl_inst/sel[1]/opit_0_inv_L6Q_LUT6DL5Q_perm/L5Q
                                   net (fanout=25)       0.565       4.586         sel[1]           
 CLMS_51_451/CR1                   td                    0.213       4.799 f       CLKROUTE_1/CR    
                                   net (fanout=2)        0.230       5.029         ntR57            
 CLMS_51_451/Y3                    td                    0.108       5.137 r       led_display_seg_ctrl_inst/N14555/LUT6_inst_perm/L6
                                   net (fanout=2)        0.404       5.541         led_display_seg_ctrl_inst/N14555
 CLMA_45_444/RS                                                            r       led_display_seg_ctrl_inst/seg_sel_5/opit_0/RS

 Data arrival time                                                   5.541         Logic Levels: 2  
                                                                                   Logic: 0.525ns(30.452%), Route: 1.199ns(69.548%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.104    1000.104         clk              
 IOBD_0_1080/DIN                   td                    0.730    1000.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.834         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.091    1000.925 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.052    1001.977         nt_clk           
 USCM_215_624/CLKOUT               td                    0.143    1002.120 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515    1002.635         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.245    1002.880 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.388    1003.268         ntR58            
 CLMA_45_444/CLK                                                           r       led_display_seg_ctrl_inst/seg_sel_5/opit_0/CLK
 clock pessimism                                         0.476    1003.744                          
 clock uncertainty                                      -0.050    1003.694                          

 Recovery time                                          -0.226    1003.468                          

 Data required time                                               1003.468                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.468                          
 Data arrival time                                                   5.541                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.927                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/sel[1]/opit_0_inv_L6Q_LUT6DL5Q_perm/CLK
Endpoint    : hc595_ctrl_inst/data_sel_8/opit_0/RS
Path Group  : led_diaplay_top|clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.077  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.264
  Launch Clock Delay      :  3.817
  Clock Pessimism Removal :  0.476

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_clk           
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.069         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.287       3.356 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.461       3.817         ntR58            
 CLMS_51_481/CLK                                                           r       led_display_seg_ctrl_inst/sel[1]/opit_0_inv_L6Q_LUT6DL5Q_perm/CLK

 CLMS_51_481/CR1                   tco                   0.251       4.068 r       led_display_seg_ctrl_inst/sel[1]/opit_0_inv_L6Q_LUT6DL5Q_perm/L5Q
                                   net (fanout=25)       0.658       4.726         sel[1]           
 CLMA_63_462/Y1                    td                    0.108       4.834 r       hc595_ctrl_inst/N161/gateop_perm/L6
                                   net (fanout=2)        0.572       5.406         hc595_ctrl_inst/N161
 CLMA_75_462/RS                                                            r       hc595_ctrl_inst/data_sel_8/opit_0/RS

 Data arrival time                                                   5.406         Logic Levels: 1  
                                                                                   Logic: 0.359ns(22.593%), Route: 1.230ns(77.407%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.104    1000.104         clk              
 IOBD_0_1080/DIN                   td                    0.730    1000.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.834         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.091    1000.925 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.052    1001.977         nt_clk           
 USCM_215_624/CLKOUT               td                    0.143    1002.120 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515    1002.635         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.245    1002.880 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.384    1003.264         ntR58            
 CLMA_75_462/CLK                                                           r       hc595_ctrl_inst/data_sel_8/opit_0/CLK
 clock pessimism                                         0.476    1003.740                          
 clock uncertainty                                      -0.050    1003.690                          

 Recovery time                                          -0.226    1003.464                          

 Data required time                                               1003.464                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.464                          
 Data arrival time                                                   5.406                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.058                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/sel[3]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : led_display_seg_ctrl_inst/seg_ce_2/opit_0_L6Q_perm/RS
Path Group  : led_diaplay_top|clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.814
  Launch Clock Delay      :  3.269
  Clock Pessimism Removal :  -0.517

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.052       1.977         nt_clk           
 USCM_215_624/CLKOUT               td                    0.143       2.120 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.635         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.245       2.880 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.389       3.269         ntR58            
 CLMS_63_481/CLK                                                           r       led_display_seg_ctrl_inst/sel[3]/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_63_481/Q0                    tco                   0.158       3.427 f       led_display_seg_ctrl_inst/sel[3]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=25)       0.159       3.586         sel[2]           
 CLMA_63_474/Y1                    td                    0.078       3.664 f       led_display_seg_ctrl_inst/N14542_inv/LUT6_inst_perm/L6
                                   net (fanout=2)        0.141       3.805         led_display_seg_ctrl_inst/N14542
 CLMA_63_474/RS                                                            f       led_display_seg_ctrl_inst/seg_ce_2/opit_0_L6Q_perm/RS

 Data arrival time                                                   3.805         Logic Levels: 1  
                                                                                   Logic: 0.236ns(44.030%), Route: 0.300ns(55.970%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_clk           
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.069         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.287       3.356 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.458       3.814         ntR58            
 CLMA_63_474/CLK                                                           r       led_display_seg_ctrl_inst/seg_ce_2/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.517       3.297                          
 clock uncertainty                                       0.000       3.297                          

 Removal time                                           -0.064       3.233                          

 Data required time                                                  3.233                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.233                          
 Data arrival time                                                   3.805                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.572                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/sel[4]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : led_display_seg_ctrl_inst/seg_ce/opit_0_L6Q_perm/RS
Path Group  : led_diaplay_top|clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.815
  Launch Clock Delay      :  3.271
  Clock Pessimism Removal :  -0.517

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.052       1.977         nt_clk           
 USCM_215_624/CLKOUT               td                    0.143       2.120 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.635         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.245       2.880 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.391       3.271         ntR58            
 CLMS_51_481/CLK                                                           r       led_display_seg_ctrl_inst/sel[4]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMS_51_481/CR0                   tco                   0.173       3.444 f       led_display_seg_ctrl_inst/sel[4]/opit_0_inv_L6QL5Q1_perm/L5Q
                                   net (fanout=24)       0.170       3.614         sel[0]           
 CLMA_51_468/Y1                    td                    0.071       3.685 f       led_display_seg_ctrl_inst/N14548_inv/LUT6_inst_perm/L6
                                   net (fanout=2)        0.142       3.827         led_display_seg_ctrl_inst/N14548
 CLMA_51_468/RS                                                            f       led_display_seg_ctrl_inst/seg_ce/opit_0_L6Q_perm/RS

 Data arrival time                                                   3.827         Logic Levels: 1  
                                                                                   Logic: 0.244ns(43.885%), Route: 0.312ns(56.115%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_clk           
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.069         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.287       3.356 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.459       3.815         ntR58            
 CLMA_51_468/CLK                                                           r       led_display_seg_ctrl_inst/seg_ce/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.517       3.298                          
 clock uncertainty                                       0.000       3.298                          

 Removal time                                           -0.064       3.234                          

 Data required time                                                  3.234                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.234                          
 Data arrival time                                                   3.827                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.593                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/seg_ce_3/opit_0_L6Q_perm/CLK
Endpoint    : hc595_ctrl_inst/data_ce_3/opit_0_L6Q_LUT6DQL5_perm/RS
Path Group  : led_diaplay_top|clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.812
  Launch Clock Delay      :  3.264
  Clock Pessimism Removal :  -0.476

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.052       1.977         nt_clk           
 USCM_215_624/CLKOUT               td                    0.143       2.120 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.635         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.245       2.880 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.384       3.264         ntR58            
 CLMA_63_450/CLK                                                           r       led_display_seg_ctrl_inst/seg_ce_3/opit_0_L6Q_perm/CLK

 CLMA_63_450/Q0                    tco                   0.158       3.422 f       led_display_seg_ctrl_inst/seg_ce_3/opit_0_L6Q_perm/L6Q
                                   net (fanout=2)        0.166       3.588         _N213            
 CLMA_57_445/CR0                   td                    0.165       3.753 f       hc595_ctrl_inst/data_ce_3/opit_0_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=2)        0.142       3.895         hc595_ctrl_inst/N142
 CLMA_57_445/RS                                                            f       hc595_ctrl_inst/data_ce_3/opit_0_L6Q_LUT6DQL5_perm/RS

 Data arrival time                                                   3.895         Logic Levels: 1  
                                                                                   Logic: 0.323ns(51.189%), Route: 0.308ns(48.811%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_clk           
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.069         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.287       3.356 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.456       3.812         ntR58            
 CLMA_57_445/CLK                                                           r       hc595_ctrl_inst/data_ce_3/opit_0_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                        -0.476       3.336                          
 clock uncertainty                                       0.000       3.336                          

 Removal time                                           -0.064       3.272                          

 Data required time                                                  3.272                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.272                          
 Data arrival time                                                   3.895                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.623                          
====================================================================================================

====================================================================================================

Startpoint  : hc595_ctrl_inst/sck/opit_0_inv/CLK
Endpoint    : sck (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_clk           
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.069         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.287       3.356 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.460       3.816         ntR58            
 CLMS_33_445/CLK                                                           r       hc595_ctrl_inst/sck/opit_0_inv/CLK

 CLMS_33_445/Q1                    tco                   0.203       4.019 r       hc595_ctrl_inst/sck/opit_0_inv/Q
                                   net (fanout=1)        2.037       6.056         nt_sck           
 IOLHR_16_24/DO_P                  td                    0.611       6.667 r       sck_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       6.667         sck_obuf/ntO     
 IOBD_0_24/PAD                     td                    1.755       8.422 r       sck_obuf/opit_0/O
                                   net (fanout=1)        0.097       8.519         sck              
 U14                                                                       r       sck (port)       

 Data arrival time                                                   8.519         Logic Levels: 2  
                                                                                   Logic: 2.569ns(54.625%), Route: 2.134ns(45.375%)
====================================================================================================

====================================================================================================

Startpoint  : hc595_ctrl_inst/ser/opit_0_inv_L6Q_perm/CLK
Endpoint    : ser (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_clk           
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.069         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.287       3.356 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.458       3.814         ntR58            
 CLMS_45_445/CLK                                                           r       hc595_ctrl_inst/ser/opit_0_inv_L6Q_perm/CLK

 CLMS_45_445/Q0                    tco                   0.203       4.017 r       hc595_ctrl_inst/ser/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1)        1.948       5.965         nt_ser           
 IOLHR_16_132/DO_P                 td                    0.611       6.576 r       ser_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       6.576         ser_obuf/ntO     
 IOBD_0_132/PAD                    td                    1.755       8.331 r       ser_obuf/opit_0/O
                                   net (fanout=1)        0.073       8.404         ser              
 W21                                                                       r       ser (port)       

 Data arrival time                                                   8.404         Logic Levels: 2  
                                                                                   Logic: 2.569ns(55.969%), Route: 2.021ns(44.031%)
====================================================================================================

====================================================================================================

Startpoint  : hc595_ctrl_inst/rck/opit_0_inv_L6Q_perm/CLK
Endpoint    : rck (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_clk           
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.069         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.287       3.356 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.460       3.816         ntR58            
 CLMS_33_445/CLK                                                           r       hc595_ctrl_inst/rck/opit_0_inv_L6Q_perm/CLK

 CLMS_33_445/Q2                    tco                   0.203       4.019 r       hc595_ctrl_inst/rck/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=16)       1.915       5.934         nt_rck           
 IOLHR_16_18/DO_P                  td                    0.611       6.545 r       rck_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       6.545         rck_obuf/ntO     
 IOBS_0_18/PAD                     td                    1.759       8.304 r       rck_obuf/opit_0/O
                                   net (fanout=1)        0.095       8.399         rck              
 V14                                                                       r       rck (port)       

 Data arrival time                                                   8.399         Logic Levels: 2  
                                                                                   Logic: 2.573ns(56.142%), Route: 2.010ns(43.858%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : led_display_seg_ctrl_inst/sel[1]/opit_0_inv_L6Q_LUT6DL5Q_perm/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C22                                                     0.000       0.000 f       rstn (port)      
                                   net (fanout=1)        0.136       0.136         rstn             
 IOBD_0_990/DIN                    td                    0.646       0.782 f       rstn_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.782         rstn_ibuf/ntD    
 IOLHR_16_990/DI_TO_CLK            td                    0.091       0.873 f       rstn_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=54)       1.912       2.785         nt_rstn          
 CLMS_51_481/RS                                                            f       led_display_seg_ctrl_inst/sel[1]/opit_0_inv_L6Q_LUT6DL5Q_perm/RS

 Data arrival time                                                   2.785         Logic Levels: 2  
                                                                                   Logic: 0.737ns(26.463%), Route: 2.048ns(73.537%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : led_display_seg_ctrl_inst/sel[4]/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C22                                                     0.000       0.000 f       rstn (port)      
                                   net (fanout=1)        0.136       0.136         rstn             
 IOBD_0_990/DIN                    td                    0.646       0.782 f       rstn_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.782         rstn_ibuf/ntD    
 IOLHR_16_990/DI_TO_CLK            td                    0.091       0.873 f       rstn_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=54)       1.912       2.785         nt_rstn          
 CLMS_51_481/RS                                                            f       led_display_seg_ctrl_inst/sel[4]/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   2.785         Logic Levels: 2  
                                                                                   Logic: 0.737ns(26.463%), Route: 2.048ns(73.537%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : hc595_ctrl_inst/cnt_4[1]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C22                                                     0.000       0.000 f       rstn (port)      
                                   net (fanout=1)        0.136       0.136         rstn             
 IOBD_0_990/DIN                    td                    0.646       0.782 f       rstn_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.782         rstn_ibuf/ntD    
 IOLHR_16_990/DI_TO_CLK            td                    0.091       0.873 f       rstn_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=54)       1.967       2.840         nt_rstn          
 CLMS_33_445/RS                                                            f       hc595_ctrl_inst/cnt_4[1]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   2.840         Logic Levels: 2  
                                                                                   Logic: 0.737ns(25.951%), Route: 2.103ns(74.049%)
====================================================================================================

{led_diaplay_top|clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.800     500.000         0.200           High Pulse Width  CLMS_33_445/CLK         hc595_ctrl_inst/cnt_4[1]/opit_0_inv_L6QL5Q_perm/CLK
 499.800     500.000         0.200           Low Pulse Width   CLMS_33_445/CLK         hc595_ctrl_inst/cnt_4[1]/opit_0_inv_L6QL5Q_perm/CLK
 499.800     500.000         0.200           High Pulse Width  CLMA_51_432/CLK         hc595_ctrl_inst/cnt_bit[0]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : hc595_ctrl_inst/data_ce/opit_0_L6Q_LUT6DL5Q_perm/CLK
Endpoint    : hc595_ctrl_inst/ser/opit_0_inv_L6Q_perm/I4
Path Group  : led_diaplay_top|clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.217
  Launch Clock Delay      :  2.607
  Clock Pessimism Removal :  0.340

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_clk           
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.057         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.233       2.290 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.317       2.607         ntR58            
 CLMA_57_475/CLK                                                           r       hc595_ctrl_inst/data_ce/opit_0_L6Q_LUT6DL5Q_perm/CLK

 CLMA_57_475/CR0                   tco                   0.141       2.748 f       hc595_ctrl_inst/data_ce/opit_0_L6Q_LUT6DL5Q_perm/L5Q
                                   net (fanout=1)        0.240       2.988         hc595_ctrl_inst/_N168
 CLMS_51_481/Y1                    td                    0.070       3.058 f       led_display_seg_ctrl_inst/sel[1]/opit_0_inv_L6Q_LUT6DL5Q_perm/L6
                                   net (fanout=1)        0.316       3.374         hc595_ctrl_inst/data [0]
 CLMA_57_469/CR2                   td                    0.172       3.546 f       hc595_ctrl_inst/N58_3_muxf7_perm/L7
                                   net (fanout=1)        0.415       3.961         hc595_ctrl_inst/_N75
 CLMS_45_445/A4                                                            f       hc595_ctrl_inst/ser/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   3.961         Logic Levels: 2  
                                                                                   Logic: 0.383ns(28.287%), Route: 0.971ns(71.713%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.104    1000.104         clk              
 IOBD_0_1080/DIN                   td                    0.445    1000.549 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.549         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.073    1000.622 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.708    1001.330         nt_clk           
 USCM_215_624/CLKOUT               td                    0.097    1001.427 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328    1001.755         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.195    1001.950 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.267    1002.217         ntR58            
 CLMS_45_445/CLK                                                           r       hc595_ctrl_inst/ser/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.340    1002.557                          
 clock uncertainty                                      -0.050    1002.507                          

 Setup time                                             -0.078    1002.429                          

 Data required time                                               1002.429                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.429                          
 Data arrival time                                                   3.961                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.468                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/cnt[0]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
Endpoint    : led_display_seg_ctrl_inst/cnt[13]/opit_0_inv_L6Q_perm/I5
Path Group  : led_diaplay_top|clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.221
  Launch Clock Delay      :  2.608
  Clock Pessimism Removal :  0.340

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_clk           
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.057         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.233       2.290 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.318       2.608         ntR58            
 CLMA_63_486/CLK                                                           r       led_display_seg_ctrl_inst/cnt[0]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK

 CLMA_63_486/Q0                    tco                   0.125       2.733 f       led_display_seg_ctrl_inst/cnt[0]/opit_0_inv_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=12)       0.471       3.204         led_display_seg_ctrl_inst/cnt [0]
 CLMA_57_474/COUT                  td                    0.198       3.402 f       led_display_seg_ctrl_inst/N6_1_4/gateop_perm/COUT
                                   net (fanout=1)        0.000       3.402         led_display_seg_ctrl_inst/_N60
 CLMA_57_480/COUT                  td                    0.056       3.458 f       led_display_seg_ctrl_inst/cnt[8]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       3.458         led_display_seg_ctrl_inst/_N64
 CLMA_57_486/COUT                  td                    0.056       3.514 f       led_display_seg_ctrl_inst/cnt[12]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       3.514         led_display_seg_ctrl_inst/_N68
 CLMA_57_492/Y0                    td                    0.042       3.556 r       led_display_seg_ctrl_inst/N6_1_13/gateop_perm/Y
                                   net (fanout=1)        0.237       3.793         led_display_seg_ctrl_inst/N6 [13]
 CLMS_51_487/B5                                                            r       led_display_seg_ctrl_inst/cnt[13]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   3.793         Logic Levels: 4  
                                                                                   Logic: 0.477ns(40.253%), Route: 0.708ns(59.747%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.104    1000.104         clk              
 IOBD_0_1080/DIN                   td                    0.445    1000.549 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.549         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.073    1000.622 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.708    1001.330         nt_clk           
 USCM_215_624/CLKOUT               td                    0.097    1001.427 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328    1001.755         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.195    1001.950 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.271    1002.221         ntR58            
 CLMS_51_487/CLK                                                           r       led_display_seg_ctrl_inst/cnt[13]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.340    1002.561                          
 clock uncertainty                                      -0.050    1002.511                          

 Setup time                                             -0.054    1002.457                          

 Data required time                                               1002.457                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.457                          
 Data arrival time                                                   3.793                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.664                          
====================================================================================================

====================================================================================================

Startpoint  : hc595_ctrl_inst/data_sel_4/opit_0/CLK
Endpoint    : hc595_ctrl_inst/ser/opit_0_inv_L6Q_perm/I3
Path Group  : led_diaplay_top|clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.217
  Launch Clock Delay      :  2.604
  Clock Pessimism Removal :  0.340

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_clk           
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.057         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.233       2.290 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.314       2.604         ntR58            
 CLMA_51_444/CLK                                                           r       hc595_ctrl_inst/data_sel_4/opit_0/CLK

 CLMA_51_444/Q0                    tco                   0.125       2.729 f       hc595_ctrl_inst/data_sel_4/opit_0/Q
                                   net (fanout=1)        0.160       2.889         hc595_ctrl_inst/_N179
 CLMA_51_450/Y1                    td                    0.040       2.929 r       hc595_ctrl_inst/data_mux_4/gateop_perm/L6
                                   net (fanout=1)        0.386       3.315         hc595_ctrl_inst/data [4]
 CLMA_51_432/Y0                    td                    0.070       3.385 f       hc595_ctrl_inst/cnt_bit[0]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=1)        0.243       3.628         hc595_ctrl_inst/_N76
 CLMS_45_445/Y1                    td                    0.039       3.667 f       hc595_ctrl_inst/N58_6/LUT6_inst_perm/L6
                                   net (fanout=1)        0.075       3.742         hc595_ctrl_inst/_N78
 CLMS_45_445/A3                                                            f       hc595_ctrl_inst/ser/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                   3.742         Logic Levels: 3  
                                                                                   Logic: 0.274ns(24.077%), Route: 0.864ns(75.923%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.104    1000.104         clk              
 IOBD_0_1080/DIN                   td                    0.445    1000.549 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.549         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.073    1000.622 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.708    1001.330         nt_clk           
 USCM_215_624/CLKOUT               td                    0.097    1001.427 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328    1001.755         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.195    1001.950 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.267    1002.217         ntR58            
 CLMS_45_445/CLK                                                           r       hc595_ctrl_inst/ser/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.340    1002.557                          
 clock uncertainty                                      -0.050    1002.507                          

 Setup time                                             -0.082    1002.425                          

 Data required time                                               1002.425                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.425                          
 Data arrival time                                                   3.742                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.683                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/sel[3]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : led_display_seg_ctrl_inst/sel[4]/opit_0_inv_L6QL5Q1_perm/I4
Path Group  : led_diaplay_top|clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.609
  Launch Clock Delay      :  2.218
  Clock Pessimism Removal :  -0.340

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.708       1.330         nt_clk           
 USCM_215_624/CLKOUT               td                    0.097       1.427 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.755         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.195       1.950 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.268       2.218         ntR58            
 CLMS_63_481/CLK                                                           r       led_display_seg_ctrl_inst/sel[3]/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_63_481/Q0                    tco                   0.103       2.321 r       led_display_seg_ctrl_inst/sel[3]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=25)       0.120       2.441         sel[2]           
 CLMS_51_481/A4                                                            r       led_display_seg_ctrl_inst/sel[4]/opit_0_inv_L6QL5Q1_perm/I4

 Data arrival time                                                   2.441         Logic Levels: 0  
                                                                                   Logic: 0.103ns(46.188%), Route: 0.120ns(53.812%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_clk           
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.057         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.233       2.290 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.319       2.609         ntR58            
 CLMS_51_481/CLK                                                           r       led_display_seg_ctrl_inst/sel[4]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.340       2.269                          
 clock uncertainty                                       0.000       2.269                          

 Hold time                                              -0.015       2.254                          

 Data required time                                                  2.254                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.254                          
 Data arrival time                                                   2.441                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.187                          
====================================================================================================

====================================================================================================

Startpoint  : hc595_ctrl_inst/cnt_4[1]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : hc595_ctrl_inst/rck/opit_0_inv_L6Q_perm/I4
Path Group  : led_diaplay_top|clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.608
  Launch Clock Delay      :  2.219
  Clock Pessimism Removal :  -0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.708       1.330         nt_clk           
 USCM_215_624/CLKOUT               td                    0.097       1.427 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.755         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.195       1.950 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.269       2.219         ntR58            
 CLMS_33_445/CLK                                                           r       hc595_ctrl_inst/cnt_4[1]/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_33_445/CR0                   tco                   0.122       2.341 r       hc595_ctrl_inst/cnt_4[1]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=4)        0.057       2.398         hc595_ctrl_inst/cnt_4 [1]
 CLMS_33_445/C4                                                            r       hc595_ctrl_inst/rck/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   2.398         Logic Levels: 0  
                                                                                   Logic: 0.122ns(68.156%), Route: 0.057ns(31.844%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_clk           
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.057         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.233       2.290 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.318       2.608         ntR58            
 CLMS_33_445/CLK                                                           r       hc595_ctrl_inst/rck/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.388       2.220                          
 clock uncertainty                                       0.000       2.220                          

 Hold time                                              -0.024       2.196                          

 Data required time                                                  2.196                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.196                          
 Data arrival time                                                   2.398                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.202                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/seg_ce_3/opit_0_L6Q_perm/CLK
Endpoint    : hc595_ctrl_inst/data_ce_3/opit_0_L6Q_LUT6DQL5_perm/I3
Path Group  : led_diaplay_top|clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.603
  Launch Clock Delay      :  2.213
  Clock Pessimism Removal :  -0.340

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.708       1.330         nt_clk           
 USCM_215_624/CLKOUT               td                    0.097       1.427 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.755         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.195       1.950 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.263       2.213         ntR58            
 CLMA_63_450/CLK                                                           r       led_display_seg_ctrl_inst/seg_ce_3/opit_0_L6Q_perm/CLK

 CLMA_63_450/Q0                    tco                   0.103       2.316 r       led_display_seg_ctrl_inst/seg_ce_3/opit_0_L6Q_perm/L6Q
                                   net (fanout=2)        0.122       2.438         _N213            
 CLMA_57_445/A3                                                            r       hc595_ctrl_inst/data_ce_3/opit_0_L6Q_LUT6DQL5_perm/I3

 Data arrival time                                                   2.438         Logic Levels: 0  
                                                                                   Logic: 0.103ns(45.778%), Route: 0.122ns(54.222%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_clk           
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.057         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.233       2.290 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.313       2.603         ntR58            
 CLMA_57_445/CLK                                                           r       hc595_ctrl_inst/data_ce_3/opit_0_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                        -0.340       2.263                          
 clock uncertainty                                       0.000       2.263                          

 Hold time                                              -0.028       2.235                          

 Data required time                                                  2.235                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.235                          
 Data arrival time                                                   2.438                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.203                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/sel[1]/opit_0_inv_L6Q_LUT6DL5Q_perm/CLK
Endpoint    : led_display_seg_ctrl_inst/seg_ce_1/opit_0_L6Q_perm/RS
Path Group  : led_diaplay_top|clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.218
  Launch Clock Delay      :  2.609
  Clock Pessimism Removal :  0.340

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_clk           
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.057         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.233       2.290 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.319       2.609         ntR58            
 CLMS_51_481/CLK                                                           r       led_display_seg_ctrl_inst/sel[1]/opit_0_inv_L6Q_LUT6DL5Q_perm/CLK

 CLMS_51_481/CR1                   tco                   0.142       2.751 f       led_display_seg_ctrl_inst/sel[1]/opit_0_inv_L6Q_LUT6DL5Q_perm/L5Q
                                   net (fanout=25)       0.356       3.107         sel[1]           
 CLMS_51_451/CR1                   td                    0.142       3.249 f       CLKROUTE_1/CR    
                                   net (fanout=2)        0.168       3.417         ntR57            
 CLMS_51_463/Y2                    td                    0.104       3.521 r       led_display_seg_ctrl_inst/N14560_inv/LUT6_inst_perm/L6
                                   net (fanout=2)        0.293       3.814         led_display_seg_ctrl_inst/N14560
 CLMS_45_463/RS                                                            r       led_display_seg_ctrl_inst/seg_ce_1/opit_0_L6Q_perm/RS

 Data arrival time                                                   3.814         Logic Levels: 2  
                                                                                   Logic: 0.388ns(32.199%), Route: 0.817ns(67.801%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.104    1000.104         clk              
 IOBD_0_1080/DIN                   td                    0.445    1000.549 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.549         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.073    1000.622 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.708    1001.330         nt_clk           
 USCM_215_624/CLKOUT               td                    0.097    1001.427 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328    1001.755         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.195    1001.950 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.268    1002.218         ntR58            
 CLMS_45_463/CLK                                                           r       led_display_seg_ctrl_inst/seg_ce_1/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.340    1002.558                          
 clock uncertainty                                      -0.050    1002.508                          

 Recovery time                                          -0.116    1002.392                          

 Data required time                                               1002.392                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.392                          
 Data arrival time                                                   3.814                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.578                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/sel[1]/opit_0_inv_L6Q_LUT6DL5Q_perm/CLK
Endpoint    : led_display_seg_ctrl_inst/seg_sel_5/opit_0/RS
Path Group  : led_diaplay_top|clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.217
  Launch Clock Delay      :  2.609
  Clock Pessimism Removal :  0.340

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_clk           
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.057         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.233       2.290 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.319       2.609         ntR58            
 CLMS_51_481/CLK                                                           r       led_display_seg_ctrl_inst/sel[1]/opit_0_inv_L6Q_LUT6DL5Q_perm/CLK

 CLMS_51_481/CR1                   tco                   0.142       2.751 f       led_display_seg_ctrl_inst/sel[1]/opit_0_inv_L6Q_LUT6DL5Q_perm/L5Q
                                   net (fanout=25)       0.356       3.107         sel[1]           
 CLMS_51_451/CR1                   td                    0.142       3.249 f       CLKROUTE_1/CR    
                                   net (fanout=2)        0.147       3.396         ntR57            
 CLMS_51_451/Y3                    td                    0.062       3.458 r       led_display_seg_ctrl_inst/N14555/LUT6_inst_perm/L6
                                   net (fanout=2)        0.222       3.680         led_display_seg_ctrl_inst/N14555
 CLMA_45_444/RS                                                            r       led_display_seg_ctrl_inst/seg_sel_5/opit_0/RS

 Data arrival time                                                   3.680         Logic Levels: 2  
                                                                                   Logic: 0.346ns(32.306%), Route: 0.725ns(67.694%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.104    1000.104         clk              
 IOBD_0_1080/DIN                   td                    0.445    1000.549 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.549         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.073    1000.622 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.708    1001.330         nt_clk           
 USCM_215_624/CLKOUT               td                    0.097    1001.427 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328    1001.755         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.195    1001.950 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.267    1002.217         ntR58            
 CLMA_45_444/CLK                                                           r       led_display_seg_ctrl_inst/seg_sel_5/opit_0/CLK
 clock pessimism                                         0.340    1002.557                          
 clock uncertainty                                      -0.050    1002.507                          

 Recovery time                                          -0.116    1002.391                          

 Data required time                                               1002.391                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.391                          
 Data arrival time                                                   3.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.711                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/sel[1]/opit_0_inv_L6Q_LUT6DL5Q_perm/CLK
Endpoint    : hc595_ctrl_inst/data_sel_8/opit_0/RS
Path Group  : led_diaplay_top|clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.213
  Launch Clock Delay      :  2.609
  Clock Pessimism Removal :  0.340

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_clk           
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.057         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.233       2.290 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.319       2.609         ntR58            
 CLMS_51_481/CLK                                                           r       led_display_seg_ctrl_inst/sel[1]/opit_0_inv_L6Q_LUT6DL5Q_perm/CLK

 CLMS_51_481/CR1                   tco                   0.141       2.750 r       led_display_seg_ctrl_inst/sel[1]/opit_0_inv_L6Q_LUT6DL5Q_perm/L5Q
                                   net (fanout=25)       0.392       3.142         sel[1]           
 CLMA_63_462/Y1                    td                    0.062       3.204 r       hc595_ctrl_inst/N161/gateop_perm/L6
                                   net (fanout=2)        0.320       3.524         hc595_ctrl_inst/N161
 CLMA_75_462/RS                                                            r       hc595_ctrl_inst/data_sel_8/opit_0/RS

 Data arrival time                                                   3.524         Logic Levels: 1  
                                                                                   Logic: 0.203ns(22.186%), Route: 0.712ns(77.814%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.104    1000.104         clk              
 IOBD_0_1080/DIN                   td                    0.445    1000.549 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.549         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.073    1000.622 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.708    1001.330         nt_clk           
 USCM_215_624/CLKOUT               td                    0.097    1001.427 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328    1001.755         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.195    1001.950 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.263    1002.213         ntR58            
 CLMA_75_462/CLK                                                           r       hc595_ctrl_inst/data_sel_8/opit_0/CLK
 clock pessimism                                         0.340    1002.553                          
 clock uncertainty                                      -0.050    1002.503                          

 Recovery time                                          -0.116    1002.387                          

 Data required time                                               1002.387                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.387                          
 Data arrival time                                                   3.524                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.863                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/sel[3]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : led_display_seg_ctrl_inst/seg_ce_2/opit_0_L6Q_perm/RS
Path Group  : led_diaplay_top|clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.606
  Launch Clock Delay      :  2.218
  Clock Pessimism Removal :  -0.373

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.708       1.330         nt_clk           
 USCM_215_624/CLKOUT               td                    0.097       1.427 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.755         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.195       1.950 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.268       2.218         ntR58            
 CLMS_63_481/CLK                                                           r       led_display_seg_ctrl_inst/sel[3]/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_63_481/Q0                    tco                   0.109       2.327 f       led_display_seg_ctrl_inst/sel[3]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=25)       0.112       2.439         sel[2]           
 CLMA_63_474/Y1                    td                    0.061       2.500 f       led_display_seg_ctrl_inst/N14542_inv/LUT6_inst_perm/L6
                                   net (fanout=2)        0.102       2.602         led_display_seg_ctrl_inst/N14542
 CLMA_63_474/RS                                                            f       led_display_seg_ctrl_inst/seg_ce_2/opit_0_L6Q_perm/RS

 Data arrival time                                                   2.602         Logic Levels: 1  
                                                                                   Logic: 0.170ns(44.271%), Route: 0.214ns(55.729%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_clk           
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.057         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.233       2.290 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.316       2.606         ntR58            
 CLMA_63_474/CLK                                                           r       led_display_seg_ctrl_inst/seg_ce_2/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.373       2.233                          
 clock uncertainty                                       0.000       2.233                          

 Removal time                                           -0.038       2.195                          

 Data required time                                                  2.195                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.195                          
 Data arrival time                                                   2.602                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.407                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/sel[4]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : led_display_seg_ctrl_inst/seg_ce/opit_0_L6Q_perm/RS
Path Group  : led_diaplay_top|clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.607
  Launch Clock Delay      :  2.220
  Clock Pessimism Removal :  -0.373

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.708       1.330         nt_clk           
 USCM_215_624/CLKOUT               td                    0.097       1.427 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.755         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.195       1.950 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.270       2.220         ntR58            
 CLMS_51_481/CLK                                                           r       led_display_seg_ctrl_inst/sel[4]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMS_51_481/CR0                   tco                   0.123       2.343 f       led_display_seg_ctrl_inst/sel[4]/opit_0_inv_L6QL5Q1_perm/L5Q
                                   net (fanout=24)       0.117       2.460         sel[0]           
 CLMA_51_468/Y1                    td                    0.056       2.516 f       led_display_seg_ctrl_inst/N14548_inv/LUT6_inst_perm/L6
                                   net (fanout=2)        0.102       2.618         led_display_seg_ctrl_inst/N14548
 CLMA_51_468/RS                                                            f       led_display_seg_ctrl_inst/seg_ce/opit_0_L6Q_perm/RS

 Data arrival time                                                   2.618         Logic Levels: 1  
                                                                                   Logic: 0.179ns(44.975%), Route: 0.219ns(55.025%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_clk           
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.057         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.233       2.290 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.317       2.607         ntR58            
 CLMA_51_468/CLK                                                           r       led_display_seg_ctrl_inst/seg_ce/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.373       2.234                          
 clock uncertainty                                       0.000       2.234                          

 Removal time                                           -0.038       2.196                          

 Data required time                                                  2.196                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.196                          
 Data arrival time                                                   2.618                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.422                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/seg_ce_3/opit_0_L6Q_perm/CLK
Endpoint    : hc595_ctrl_inst/data_sel_3/opit_0/RS
Path Group  : led_diaplay_top|clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.603
  Launch Clock Delay      :  2.213
  Clock Pessimism Removal :  -0.373

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.708       1.330         nt_clk           
 USCM_215_624/CLKOUT               td                    0.097       1.427 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.755         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.195       1.950 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.263       2.213         ntR58            
 CLMA_63_450/CLK                                                           r       led_display_seg_ctrl_inst/seg_ce_3/opit_0_L6Q_perm/CLK

 CLMA_63_450/Q0                    tco                   0.103       2.316 r       led_display_seg_ctrl_inst/seg_ce_3/opit_0_L6Q_perm/L6Q
                                   net (fanout=2)        0.111       2.427         _N213            
 CLMA_63_450/Y2                    td                    0.034       2.461 f       hc595_ctrl_inst/N143_inv/gateop_perm/L6
                                   net (fanout=2)        0.160       2.621         hc595_ctrl_inst/N143
 CLMS_63_439/RS                                                            f       hc595_ctrl_inst/data_sel_3/opit_0/RS

 Data arrival time                                                   2.621         Logic Levels: 1  
                                                                                   Logic: 0.137ns(33.578%), Route: 0.271ns(66.422%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_clk           
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.057         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.233       2.290 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.313       2.603         ntR58            
 CLMS_63_439/CLK                                                           r       hc595_ctrl_inst/data_sel_3/opit_0/CLK
 clock pessimism                                        -0.373       2.230                          
 clock uncertainty                                       0.000       2.230                          

 Removal time                                           -0.038       2.192                          

 Data required time                                                  2.192                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.192                          
 Data arrival time                                                   2.621                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.429                          
====================================================================================================

====================================================================================================

Startpoint  : hc595_ctrl_inst/sck/opit_0_inv/CLK
Endpoint    : sck (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_clk           
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.057         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.233       2.290 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.318       2.608         ntR58            
 CLMS_33_445/CLK                                                           r       hc595_ctrl_inst/sck/opit_0_inv/CLK

 CLMS_33_445/Q1                    tco                   0.125       2.733 f       hc595_ctrl_inst/sck/opit_0_inv/Q
                                   net (fanout=1)        1.311       4.044         nt_sck           
 IOLHR_16_24/DO_P                  td                    0.353       4.397 f       sck_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       4.397         sck_obuf/ntO     
 IOBD_0_24/PAD                     td                    1.414       5.811 f       sck_obuf/opit_0/O
                                   net (fanout=1)        0.097       5.908         sck              
 U14                                                                       f       sck (port)       

 Data arrival time                                                   5.908         Logic Levels: 2  
                                                                                   Logic: 1.892ns(57.333%), Route: 1.408ns(42.667%)
====================================================================================================

====================================================================================================

Startpoint  : hc595_ctrl_inst/rck/opit_0_inv_L6Q_perm/CLK
Endpoint    : rck (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_clk           
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.057         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.233       2.290 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.318       2.608         ntR58            
 CLMS_33_445/CLK                                                           r       hc595_ctrl_inst/rck/opit_0_inv_L6Q_perm/CLK

 CLMS_33_445/Q2                    tco                   0.125       2.733 f       hc595_ctrl_inst/rck/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=16)       1.262       3.995         nt_rck           
 IOLHR_16_18/DO_P                  td                    0.353       4.348 f       rck_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       4.348         rck_obuf/ntO     
 IOBS_0_18/PAD                     td                    1.426       5.774 f       rck_obuf/opit_0/O
                                   net (fanout=1)        0.095       5.869         rck              
 V14                                                                       f       rck (port)       

 Data arrival time                                                   5.869         Logic Levels: 2  
                                                                                   Logic: 1.904ns(58.387%), Route: 1.357ns(41.613%)
====================================================================================================

====================================================================================================

Startpoint  : hc595_ctrl_inst/ser/opit_0_inv_L6Q_perm/CLK
Endpoint    : ser (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_clk           
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.057         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.233       2.290 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.316       2.606         ntR58            
 CLMS_45_445/CLK                                                           r       hc595_ctrl_inst/ser/opit_0_inv_L6Q_perm/CLK

 CLMS_45_445/Q0                    tco                   0.125       2.731 f       hc595_ctrl_inst/ser/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1)        1.257       3.988         nt_ser           
 IOLHR_16_132/DO_P                 td                    0.353       4.341 f       ser_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       4.341         ser_obuf/ntO     
 IOBD_0_132/PAD                    td                    1.414       5.755 f       ser_obuf/opit_0/O
                                   net (fanout=1)        0.073       5.828         ser              
 W21                                                                       f       ser (port)       

 Data arrival time                                                   5.828         Logic Levels: 2  
                                                                                   Logic: 1.892ns(58.721%), Route: 1.330ns(41.279%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : led_display_seg_ctrl_inst/sel[1]/opit_0_inv_L6Q_LUT6DL5Q_perm/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C22                                                     0.000       0.000 r       rstn (port)      
                                   net (fanout=1)        0.136       0.136         rstn             
 IOBD_0_990/DIN                    td                    0.445       0.581 r       rstn_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.581         rstn_ibuf/ntD    
 IOLHR_16_990/DI_TO_CLK            td                    0.073       0.654 r       rstn_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=54)       1.164       1.818         nt_rstn          
 CLMS_51_481/RS                                                            r       led_display_seg_ctrl_inst/sel[1]/opit_0_inv_L6Q_LUT6DL5Q_perm/RS

 Data arrival time                                                   1.818         Logic Levels: 2  
                                                                                   Logic: 0.518ns(28.493%), Route: 1.300ns(71.507%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : led_display_seg_ctrl_inst/sel[4]/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C22                                                     0.000       0.000 r       rstn (port)      
                                   net (fanout=1)        0.136       0.136         rstn             
 IOBD_0_990/DIN                    td                    0.445       0.581 r       rstn_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.581         rstn_ibuf/ntD    
 IOLHR_16_990/DI_TO_CLK            td                    0.073       0.654 r       rstn_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=54)       1.164       1.818         nt_rstn          
 CLMS_51_481/RS                                                            r       led_display_seg_ctrl_inst/sel[4]/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   1.818         Logic Levels: 2  
                                                                                   Logic: 0.518ns(28.493%), Route: 1.300ns(71.507%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : hc595_ctrl_inst/cnt_4[1]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C22                                                     0.000       0.000 r       rstn (port)      
                                   net (fanout=1)        0.136       0.136         rstn             
 IOBD_0_990/DIN                    td                    0.445       0.581 r       rstn_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.581         rstn_ibuf/ntD    
 IOLHR_16_990/DI_TO_CLK            td                    0.073       0.654 r       rstn_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=54)       1.206       1.860         nt_rstn          
 CLMS_33_445/RS                                                            r       hc595_ctrl_inst/cnt_4[1]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   1.860         Logic Levels: 2  
                                                                                   Logic: 0.518ns(27.849%), Route: 1.342ns(72.151%)
====================================================================================================

{led_diaplay_top|clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.800     500.000         0.200           High Pulse Width  CLMS_33_445/CLK         hc595_ctrl_inst/cnt_4[1]/opit_0_inv_L6QL5Q_perm/CLK
 499.800     500.000         0.200           Low Pulse Width   CLMS_33_445/CLK         hc595_ctrl_inst/cnt_4[1]/opit_0_inv_L6QL5Q_perm/CLK
 499.800     500.000         0.200           High Pulse Width  CLMA_51_432/CLK         hc595_ctrl_inst/cnt_bit[0]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-----------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                               
+-----------------------------------------------------------------------------------------------------------------------+
| Input      | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/led/for_lab/test_new/place_route/led_diaplay_top_pnr.adf       
| Output     | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/led/for_lab/test_new/report_timing/led_diaplay_top_rtp.adf     
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/led/for_lab/test_new/report_timing/led_diaplay_top.rtr         
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/led/for_lab/test_new/report_timing/rtr.db                      
+-----------------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 1,056 MB
Total CPU time to report_timing completion : 0h:0m:10s
Process Total CPU time to report_timing completion : 0h:0m:10s
Total real time to report_timing completion : 0h:0m:16s
