$date
	Sun Nov 19 12:02:27 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module l8q2_tb $end
$var wire 2 ! a [1:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ x $end
$scope module uut $end
$var wire 2 % a [1:0] $end
$var wire 1 & clk $end
$var wire 1 ' reset $end
$var wire 1 ( x $end
$scope module stg0 $end
$var wire 1 & clk $end
$var wire 1 ' reset $end
$var wire 1 ) t $end
$var reg 1 * q $end
$upscope $end
$scope module stg1 $end
$var wire 1 & clk $end
$var wire 1 ' reset $end
$var wire 1 + t $end
$var reg 1 , q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
0+
0*
0)
1(
1'
0&
b0 %
1$
1#
0"
b0 !
$end
#10
1"
1&
#20
1+
0"
0&
0#
0'
0$
0(
#30
0+
1)
1,
b1 !
b1 %
1"
1&
#40
1+
0"
0&
1$
1(
#50
0+
0)
0,
1*
b10 !
b10 %
1"
1&
#60
1+
0"
0&
0$
0(
#70
1)
1,
b11 !
b11 %
1"
1&
#80
0+
0)
0"
0&
1$
1(
#90
1"
1&
#100
1+
1)
0"
0&
0$
0(
#110
0)
0*
0,
b0 !
b0 %
1"
1&
#120
0+
0"
0&
1$
1(
#130
1"
1&
#140
0"
0&
