<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › alpha › kernel › sys_titan.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>sys_titan.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *	linux/arch/alpha/kernel/sys_titan.c</span>
<span class="cm"> *</span>
<span class="cm"> *	Copyright (C) 1995 David A Rusling</span>
<span class="cm"> *	Copyright (C) 1996, 1999 Jay A Estabrook</span>
<span class="cm"> *	Copyright (C) 1998, 1999 Richard Henderson</span>
<span class="cm"> *      Copyright (C) 1999, 2000 Jeff Wiedemeier</span>
<span class="cm"> *</span>
<span class="cm"> * Code supporting TITAN systems (EV6+TITAN), currently:</span>
<span class="cm"> *      Privateer</span>
<span class="cm"> *	Falcon</span>
<span class="cm"> *	Granite</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/mm.h&gt;</span>
<span class="cp">#include &lt;linux/sched.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/bitops.h&gt;</span>

<span class="cp">#include &lt;asm/ptrace.h&gt;</span>
<span class="cp">#include &lt;asm/dma.h&gt;</span>
<span class="cp">#include &lt;asm/irq.h&gt;</span>
<span class="cp">#include &lt;asm/mmu_context.h&gt;</span>
<span class="cp">#include &lt;asm/io.h&gt;</span>
<span class="cp">#include &lt;asm/pgtable.h&gt;</span>
<span class="cp">#include &lt;asm/core_titan.h&gt;</span>
<span class="cp">#include &lt;asm/hwrpb.h&gt;</span>
<span class="cp">#include &lt;asm/tlbflush.h&gt;</span>

<span class="cp">#include &quot;proto.h&quot;</span>
<span class="cp">#include &quot;irq_impl.h&quot;</span>
<span class="cp">#include &quot;pci_impl.h&quot;</span>
<span class="cp">#include &quot;machvec_impl.h&quot;</span>
<span class="cp">#include &quot;err_impl.h&quot;</span>


<span class="cm">/*</span>
<span class="cm"> * Titan generic</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm"> * Titan supports up to 4 CPUs</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">titan_cpu_irq_affinity</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="o">~</span><span class="mi">0UL</span><span class="p">,</span> <span class="o">~</span><span class="mi">0UL</span><span class="p">,</span> <span class="o">~</span><span class="mi">0UL</span><span class="p">,</span> <span class="o">~</span><span class="mi">0UL</span> <span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Mask is set (1) if enabled</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">titan_cached_irq_mask</span><span class="p">;</span>

<span class="cm">/*</span>
<span class="cm"> * Need SMP-safe access to interrupt CSRs</span>
<span class="cm"> */</span>
<span class="n">DEFINE_SPINLOCK</span><span class="p">(</span><span class="n">titan_irq_lock</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">titan_update_irq_hw</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">register</span> <span class="n">titan_cchip</span> <span class="o">*</span><span class="n">cchip</span> <span class="o">=</span> <span class="n">TITAN_cchip</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">isa_enable</span> <span class="o">=</span> <span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="mi">55</span><span class="p">;</span>
	<span class="k">register</span> <span class="kt">int</span> <span class="n">bcpu</span> <span class="o">=</span> <span class="n">boot_cpuid</span><span class="p">;</span>

<span class="cp">#ifdef CONFIG_SMP</span>
	<span class="n">cpumask_t</span> <span class="n">cpm</span><span class="p">;</span>
	<span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">dim0</span><span class="p">,</span> <span class="o">*</span><span class="n">dim1</span><span class="p">,</span> <span class="o">*</span><span class="n">dim2</span><span class="p">,</span> <span class="o">*</span><span class="n">dim3</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mask0</span><span class="p">,</span> <span class="n">mask1</span><span class="p">,</span> <span class="n">mask2</span><span class="p">,</span> <span class="n">mask3</span><span class="p">,</span> <span class="n">dummy</span><span class="p">;</span>

	<span class="n">cpumask_copy</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cpm</span><span class="p">,</span> <span class="n">cpu_present_mask</span><span class="p">);</span>
	<span class="n">mask</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">isa_enable</span><span class="p">;</span>
	<span class="n">mask0</span> <span class="o">=</span> <span class="n">mask</span> <span class="o">&amp;</span> <span class="n">titan_cpu_irq_affinity</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="n">mask1</span> <span class="o">=</span> <span class="n">mask</span> <span class="o">&amp;</span> <span class="n">titan_cpu_irq_affinity</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span>
	<span class="n">mask2</span> <span class="o">=</span> <span class="n">mask</span> <span class="o">&amp;</span> <span class="n">titan_cpu_irq_affinity</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">mask3</span> <span class="o">=</span> <span class="n">mask</span> <span class="o">&amp;</span> <span class="n">titan_cpu_irq_affinity</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">bcpu</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="n">mask0</span> <span class="o">|=</span> <span class="n">isa_enable</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">bcpu</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="n">mask1</span> <span class="o">|=</span> <span class="n">isa_enable</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">bcpu</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span> <span class="n">mask2</span> <span class="o">|=</span> <span class="n">isa_enable</span><span class="p">;</span>
	<span class="k">else</span> <span class="n">mask3</span> <span class="o">|=</span> <span class="n">isa_enable</span><span class="p">;</span>

	<span class="n">dim0</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cchip</span><span class="o">-&gt;</span><span class="n">dim0</span><span class="p">.</span><span class="n">csr</span><span class="p">;</span>
	<span class="n">dim1</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cchip</span><span class="o">-&gt;</span><span class="n">dim1</span><span class="p">.</span><span class="n">csr</span><span class="p">;</span>
	<span class="n">dim2</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cchip</span><span class="o">-&gt;</span><span class="n">dim2</span><span class="p">.</span><span class="n">csr</span><span class="p">;</span>
	<span class="n">dim3</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cchip</span><span class="o">-&gt;</span><span class="n">dim3</span><span class="p">.</span><span class="n">csr</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cpumask_test_cpu</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cpm</span><span class="p">))</span> <span class="n">dim0</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dummy</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cpumask_test_cpu</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cpm</span><span class="p">))</span> <span class="n">dim1</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dummy</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cpumask_test_cpu</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cpm</span><span class="p">))</span> <span class="n">dim2</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dummy</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cpumask_test_cpu</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cpm</span><span class="p">))</span> <span class="n">dim3</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dummy</span><span class="p">;</span>

	<span class="o">*</span><span class="n">dim0</span> <span class="o">=</span> <span class="n">mask0</span><span class="p">;</span>
	<span class="o">*</span><span class="n">dim1</span> <span class="o">=</span> <span class="n">mask1</span><span class="p">;</span>
	<span class="o">*</span><span class="n">dim2</span> <span class="o">=</span> <span class="n">mask2</span><span class="p">;</span>
	<span class="o">*</span><span class="n">dim3</span> <span class="o">=</span> <span class="n">mask3</span><span class="p">;</span>
	<span class="n">mb</span><span class="p">();</span>
	<span class="o">*</span><span class="n">dim0</span><span class="p">;</span>
	<span class="o">*</span><span class="n">dim1</span><span class="p">;</span>
	<span class="o">*</span><span class="n">dim2</span><span class="p">;</span>
	<span class="o">*</span><span class="n">dim3</span><span class="p">;</span>
<span class="cp">#else</span>
	<span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">dimB</span><span class="p">;</span>
	<span class="n">dimB</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cchip</span><span class="o">-&gt;</span><span class="n">dim0</span><span class="p">.</span><span class="n">csr</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">bcpu</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="n">dimB</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cchip</span><span class="o">-&gt;</span><span class="n">dim1</span><span class="p">.</span><span class="n">csr</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">bcpu</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span> <span class="n">dimB</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cchip</span><span class="o">-&gt;</span><span class="n">dim2</span><span class="p">.</span><span class="n">csr</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">bcpu</span> <span class="o">==</span> <span class="mi">3</span><span class="p">)</span> <span class="n">dimB</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cchip</span><span class="o">-&gt;</span><span class="n">dim3</span><span class="p">.</span><span class="n">csr</span><span class="p">;</span>

	<span class="o">*</span><span class="n">dimB</span> <span class="o">=</span> <span class="n">mask</span> <span class="o">|</span> <span class="n">isa_enable</span><span class="p">;</span>
	<span class="n">mb</span><span class="p">();</span>
	<span class="o">*</span><span class="n">dimB</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span>
<span class="nf">titan_enable_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">;</span>
	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">titan_irq_lock</span><span class="p">);</span>
	<span class="n">titan_cached_irq_mask</span> <span class="o">|=</span> <span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">irq</span> <span class="o">-</span> <span class="mi">16</span><span class="p">);</span>
	<span class="n">titan_update_irq_hw</span><span class="p">(</span><span class="n">titan_cached_irq_mask</span><span class="p">);</span>
	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">titan_irq_lock</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span>
<span class="nf">titan_disable_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">;</span>
	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">titan_irq_lock</span><span class="p">);</span>
	<span class="n">titan_cached_irq_mask</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">irq</span> <span class="o">-</span> <span class="mi">16</span><span class="p">));</span>
	<span class="n">titan_update_irq_hw</span><span class="p">(</span><span class="n">titan_cached_irq_mask</span><span class="p">);</span>
	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">titan_irq_lock</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">titan_cpu_set_irq_affinity</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="n">cpumask_t</span> <span class="n">affinity</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">cpu</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">cpu</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">cpu</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">cpu</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cpumask_test_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">affinity</span><span class="p">))</span>
			<span class="n">titan_cpu_irq_affinity</span><span class="p">[</span><span class="n">cpu</span><span class="p">]</span> <span class="o">|=</span> <span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="n">irq</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">titan_cpu_irq_affinity</span><span class="p">[</span><span class="n">cpu</span><span class="p">]</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="n">irq</span><span class="p">);</span>
	<span class="p">}</span>

<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">titan_set_irq_affinity</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">,</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">cpumask</span> <span class="o">*</span><span class="n">affinity</span><span class="p">,</span>
		       <span class="n">bool</span> <span class="n">force</span><span class="p">)</span>
<span class="p">{</span> 
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">;</span>
	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">titan_irq_lock</span><span class="p">);</span>
	<span class="n">titan_cpu_set_irq_affinity</span><span class="p">(</span><span class="n">irq</span> <span class="o">-</span> <span class="mi">16</span><span class="p">,</span> <span class="o">*</span><span class="n">affinity</span><span class="p">);</span>
	<span class="n">titan_update_irq_hw</span><span class="p">(</span><span class="n">titan_cached_irq_mask</span><span class="p">);</span>
	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">titan_irq_lock</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">titan_device_interrupt</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">vector</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">printk</span><span class="p">(</span><span class="s">&quot;titan_device_interrupt: NOT IMPLEMENTED YET!!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> 
<span class="nf">titan_srm_device_interrupt</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">vector</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>

	<span class="n">irq</span> <span class="o">=</span> <span class="p">(</span><span class="n">vector</span> <span class="o">-</span> <span class="mh">0x800</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">handle_irq</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
<span class="p">}</span>


<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span>
<span class="nf">init_titan_irqs</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_chip</span> <span class="o">*</span> <span class="n">ops</span><span class="p">,</span> <span class="kt">int</span> <span class="n">imin</span><span class="p">,</span> <span class="kt">int</span> <span class="n">imax</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">long</span> <span class="n">i</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">imin</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="n">imax</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">ops</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>
		<span class="n">irq_set_status_flags</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">IRQ_LEVEL</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">titan_irq_type</span> <span class="o">=</span> <span class="p">{</span>
       <span class="p">.</span><span class="n">name</span>			<span class="o">=</span> <span class="s">&quot;TITAN&quot;</span><span class="p">,</span>
       <span class="p">.</span><span class="n">irq_unmask</span>		<span class="o">=</span> <span class="n">titan_enable_irq</span><span class="p">,</span>
       <span class="p">.</span><span class="n">irq_mask</span>		<span class="o">=</span> <span class="n">titan_disable_irq</span><span class="p">,</span>
       <span class="p">.</span><span class="n">irq_mask_ack</span>		<span class="o">=</span> <span class="n">titan_disable_irq</span><span class="p">,</span>
       <span class="p">.</span><span class="n">irq_set_affinity</span>	<span class="o">=</span> <span class="n">titan_set_irq_affinity</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">irqreturn_t</span>
<span class="nf">titan_intr_nop</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">)</span>
<span class="p">{</span>
      <span class="cm">/*</span>
<span class="cm">       * This is a NOP interrupt handler for the purposes of</span>
<span class="cm">       * event counting -- just return.</span>
<span class="cm">       */</span>                                                                     
       <span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span>
<span class="nf">titan_init_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">alpha_using_srm</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">alpha_mv</span><span class="p">.</span><span class="n">device_interrupt</span><span class="p">)</span>
		<span class="n">alpha_mv</span><span class="p">.</span><span class="n">device_interrupt</span> <span class="o">=</span> <span class="n">titan_srm_device_interrupt</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">alpha_mv</span><span class="p">.</span><span class="n">device_interrupt</span><span class="p">)</span>
		<span class="n">alpha_mv</span><span class="p">.</span><span class="n">device_interrupt</span> <span class="o">=</span> <span class="n">titan_device_interrupt</span><span class="p">;</span>

	<span class="n">titan_update_irq_hw</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>

	<span class="n">init_titan_irqs</span><span class="p">(</span><span class="o">&amp;</span><span class="n">titan_irq_type</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">63</span> <span class="o">+</span> <span class="mi">16</span><span class="p">);</span>
<span class="p">}</span>
  
<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span>
<span class="nf">titan_legacy_init_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* init the legacy dma controller */</span>
	<span class="n">outb</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">DMA1_RESET_REG</span><span class="p">);</span>
	<span class="n">outb</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">DMA2_RESET_REG</span><span class="p">);</span>
	<span class="n">outb</span><span class="p">(</span><span class="n">DMA_MODE_CASCADE</span><span class="p">,</span> <span class="n">DMA2_MODE_REG</span><span class="p">);</span>
	<span class="n">outb</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">DMA2_MASK_REG</span><span class="p">);</span>

	<span class="cm">/* init the legacy irq controller */</span>
	<span class="n">init_i8259a_irqs</span><span class="p">();</span>

	<span class="cm">/* init the titan irqs */</span>
	<span class="n">titan_init_irq</span><span class="p">();</span>
<span class="p">}</span>

<span class="kt">void</span>
<span class="nf">titan_dispatch_irqs</span><span class="p">(</span><span class="n">u64</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">vector</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Mask down to those interrupts which are enable on this processor</span>
<span class="cm">	 */</span>
	<span class="n">mask</span> <span class="o">&amp;=</span> <span class="n">titan_cpu_irq_affinity</span><span class="p">[</span><span class="n">smp_processor_id</span><span class="p">()];</span>

	<span class="cm">/*</span>
<span class="cm">	 * Dispatch all requested interrupts </span>
<span class="cm">	 */</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">mask</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* convert to SRM vector... priority is &lt;63&gt; -&gt; &lt;0&gt; */</span>
		<span class="n">vector</span> <span class="o">=</span> <span class="mi">63</span> <span class="o">-</span> <span class="n">__kernel_ctlz</span><span class="p">(</span><span class="n">mask</span><span class="p">);</span>
		<span class="n">mask</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="n">vector</span><span class="p">);</span>	<span class="cm">/* clear it out 	 */</span>
		<span class="n">vector</span> <span class="o">=</span> <span class="mh">0x900</span> <span class="o">+</span> <span class="p">(</span><span class="n">vector</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">);</span>	<span class="cm">/* convert to SRM vector */</span>
		
		<span class="cm">/* dispatch it */</span>
		<span class="n">alpha_mv</span><span class="p">.</span><span class="n">device_interrupt</span><span class="p">(</span><span class="n">vector</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>
  

<span class="cm">/*</span>
<span class="cm"> * Titan Family</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span>
<span class="nf">titan_request_irq</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="n">irq_handler_t</span> <span class="n">handler</span><span class="p">,</span>
		  <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">irqflags</span><span class="p">,</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">devname</span><span class="p">,</span>
		  <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>
	<span class="n">err</span> <span class="o">=</span> <span class="n">request_irq</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">handler</span><span class="p">,</span> <span class="n">irqflags</span><span class="p">,</span> <span class="n">devname</span><span class="p">,</span> <span class="n">dev_id</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="s">&quot;titan_request_irq for IRQ %d returned %d; ignoring</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">irq</span><span class="p">,</span> <span class="n">err</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span>
<span class="nf">titan_late_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * Enable the system error interrupts. These interrupts are </span>
<span class="cm">	 * all reported to the kernel as machine checks, so the handler</span>
<span class="cm">	 * is a nop so it can be called to count the individual events.</span>
<span class="cm">	 */</span>
	<span class="n">titan_request_irq</span><span class="p">(</span><span class="mi">63</span><span class="o">+</span><span class="mi">16</span><span class="p">,</span> <span class="n">titan_intr_nop</span><span class="p">,</span> <span class="n">IRQF_DISABLED</span><span class="p">,</span>
		    <span class="s">&quot;CChip Error&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">titan_request_irq</span><span class="p">(</span><span class="mi">62</span><span class="o">+</span><span class="mi">16</span><span class="p">,</span> <span class="n">titan_intr_nop</span><span class="p">,</span> <span class="n">IRQF_DISABLED</span><span class="p">,</span>
		    <span class="s">&quot;PChip 0 H_Error&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">titan_request_irq</span><span class="p">(</span><span class="mi">61</span><span class="o">+</span><span class="mi">16</span><span class="p">,</span> <span class="n">titan_intr_nop</span><span class="p">,</span> <span class="n">IRQF_DISABLED</span><span class="p">,</span>
		    <span class="s">&quot;PChip 1 H_Error&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">titan_request_irq</span><span class="p">(</span><span class="mi">60</span><span class="o">+</span><span class="mi">16</span><span class="p">,</span> <span class="n">titan_intr_nop</span><span class="p">,</span> <span class="n">IRQF_DISABLED</span><span class="p">,</span>
		    <span class="s">&quot;PChip 0 C_Error&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">titan_request_irq</span><span class="p">(</span><span class="mi">59</span><span class="o">+</span><span class="mi">16</span><span class="p">,</span> <span class="n">titan_intr_nop</span><span class="p">,</span> <span class="n">IRQF_DISABLED</span><span class="p">,</span>
		    <span class="s">&quot;PChip 1 C_Error&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>

	<span class="cm">/* </span>
<span class="cm">	 * Register our error handlers.</span>
<span class="cm">	 */</span>
	<span class="n">titan_register_error_handlers</span><span class="p">();</span>

	<span class="cm">/*</span>
<span class="cm">	 * Check if the console left us any error logs.</span>
<span class="cm">	 */</span>
	<span class="n">cdl_check_console_data_log</span><span class="p">();</span>

<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span>
<span class="nf">titan_map_irq</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u8</span> <span class="n">slot</span><span class="p">,</span> <span class="n">u8</span> <span class="n">pin</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">intline</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>

 	<span class="cm">/* Get the current intline.  */</span>
	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">PCI_INTERRUPT_LINE</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">intline</span><span class="p">);</span>
	<span class="n">irq</span> <span class="o">=</span> <span class="n">intline</span><span class="p">;</span>

 	<span class="cm">/* Is it explicitly routed through ISA?  */</span>
 	<span class="k">if</span> <span class="p">((</span><span class="n">irq</span> <span class="o">&amp;</span> <span class="mh">0xF0</span><span class="p">)</span> <span class="o">==</span> <span class="mh">0xE0</span><span class="p">)</span>
 		<span class="k">return</span> <span class="n">irq</span><span class="p">;</span>
 
 	<span class="cm">/* Offset by 16 to make room for ISA interrupts 0 - 15.  */</span>
 	<span class="k">return</span> <span class="n">irq</span> <span class="o">+</span> <span class="mi">16</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span>
<span class="nf">titan_init_pci</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
 	<span class="cm">/*</span>
<span class="cm"> 	 * This isn&#39;t really the right place, but there&#39;s some init</span>
<span class="cm"> 	 * that needs to be done after everything is basically up.</span>
<span class="cm"> 	 */</span>
 	<span class="n">titan_late_init</span><span class="p">();</span>
 
	<span class="cm">/* Indicate that we trust the console to configure things properly */</span>
	<span class="n">pci_set_flags</span><span class="p">(</span><span class="n">PCI_PROBE_ONLY</span><span class="p">);</span>
	<span class="n">common_init_pci</span><span class="p">();</span>
	<span class="n">SMC669_Init</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="n">locate_and_init_vga</span><span class="p">(</span><span class="nb">NULL</span><span class="p">);</span>
<span class="p">}</span>


<span class="cm">/*</span>
<span class="cm"> * Privateer</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span>
<span class="nf">privateer_init_pci</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * Hook a couple of extra err interrupts that the</span>
<span class="cm">	 * common titan code won&#39;t.</span>
<span class="cm">	 */</span>
	<span class="n">titan_request_irq</span><span class="p">(</span><span class="mi">53</span><span class="o">+</span><span class="mi">16</span><span class="p">,</span> <span class="n">titan_intr_nop</span><span class="p">,</span> <span class="n">IRQF_DISABLED</span><span class="p">,</span>
		    <span class="s">&quot;NMI&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">titan_request_irq</span><span class="p">(</span><span class="mi">50</span><span class="o">+</span><span class="mi">16</span><span class="p">,</span> <span class="n">titan_intr_nop</span><span class="p">,</span> <span class="n">IRQF_DISABLED</span><span class="p">,</span>
		    <span class="s">&quot;Temperature Warning&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Finish with the common version.</span>
<span class="cm">	 */</span>
	<span class="k">return</span> <span class="n">titan_init_pci</span><span class="p">();</span>
<span class="p">}</span>


<span class="cm">/*</span>
<span class="cm"> * The System Vectors.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">alpha_machine_vector</span> <span class="n">titan_mv</span> <span class="n">__initmv</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">vector_name</span>		<span class="o">=</span> <span class="s">&quot;TITAN&quot;</span><span class="p">,</span>
	<span class="n">DO_EV6_MMU</span><span class="p">,</span>
	<span class="n">DO_DEFAULT_RTC</span><span class="p">,</span>
	<span class="n">DO_TITAN_IO</span><span class="p">,</span>
	<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">titan_machine_check</span><span class="p">,</span>
	<span class="p">.</span><span class="n">max_isa_dma_address</span>	<span class="o">=</span> <span class="n">ALPHA_MAX_ISA_DMA_ADDRESS</span><span class="p">,</span>
	<span class="p">.</span><span class="n">min_io_address</span>		<span class="o">=</span> <span class="n">DEFAULT_IO_BASE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">min_mem_address</span>	<span class="o">=</span> <span class="n">DEFAULT_MEM_BASE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pci_dac_offset</span>		<span class="o">=</span> <span class="n">TITAN_DAC_OFFSET</span><span class="p">,</span>

	<span class="p">.</span><span class="n">nr_irqs</span>		<span class="o">=</span> <span class="mi">80</span><span class="p">,</span>	<span class="cm">/* 64 + 16 */</span>
	<span class="cm">/* device_interrupt will be filled in by titan_init_irq */</span>

	<span class="p">.</span><span class="n">agp_info</span>		<span class="o">=</span> <span class="n">titan_agp_info</span><span class="p">,</span>

	<span class="p">.</span><span class="n">init_arch</span>		<span class="o">=</span> <span class="n">titan_init_arch</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_irq</span>		<span class="o">=</span> <span class="n">titan_legacy_init_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_rtc</span>		<span class="o">=</span> <span class="n">common_init_rtc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_pci</span>		<span class="o">=</span> <span class="n">titan_init_pci</span><span class="p">,</span>

	<span class="p">.</span><span class="n">kill_arch</span>		<span class="o">=</span> <span class="n">titan_kill_arch</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pci_map_irq</span>		<span class="o">=</span> <span class="n">titan_map_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pci_swizzle</span>		<span class="o">=</span> <span class="n">common_swizzle</span><span class="p">,</span>
<span class="p">};</span>
<span class="n">ALIAS_MV</span><span class="p">(</span><span class="n">titan</span><span class="p">)</span>

<span class="k">struct</span> <span class="n">alpha_machine_vector</span> <span class="n">privateer_mv</span> <span class="n">__initmv</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">vector_name</span>		<span class="o">=</span> <span class="s">&quot;PRIVATEER&quot;</span><span class="p">,</span>
	<span class="n">DO_EV6_MMU</span><span class="p">,</span>
	<span class="n">DO_DEFAULT_RTC</span><span class="p">,</span>
	<span class="n">DO_TITAN_IO</span><span class="p">,</span>
	<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">privateer_machine_check</span><span class="p">,</span>
	<span class="p">.</span><span class="n">max_isa_dma_address</span>	<span class="o">=</span> <span class="n">ALPHA_MAX_ISA_DMA_ADDRESS</span><span class="p">,</span>
	<span class="p">.</span><span class="n">min_io_address</span>		<span class="o">=</span> <span class="n">DEFAULT_IO_BASE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">min_mem_address</span>	<span class="o">=</span> <span class="n">DEFAULT_MEM_BASE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pci_dac_offset</span>		<span class="o">=</span> <span class="n">TITAN_DAC_OFFSET</span><span class="p">,</span>

	<span class="p">.</span><span class="n">nr_irqs</span>		<span class="o">=</span> <span class="mi">80</span><span class="p">,</span>	<span class="cm">/* 64 + 16 */</span>
	<span class="cm">/* device_interrupt will be filled in by titan_init_irq */</span>

	<span class="p">.</span><span class="n">agp_info</span>		<span class="o">=</span> <span class="n">titan_agp_info</span><span class="p">,</span>

	<span class="p">.</span><span class="n">init_arch</span>		<span class="o">=</span> <span class="n">titan_init_arch</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_irq</span>		<span class="o">=</span> <span class="n">titan_legacy_init_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_rtc</span>		<span class="o">=</span> <span class="n">common_init_rtc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_pci</span>		<span class="o">=</span> <span class="n">privateer_init_pci</span><span class="p">,</span>

	<span class="p">.</span><span class="n">kill_arch</span>		<span class="o">=</span> <span class="n">titan_kill_arch</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pci_map_irq</span>		<span class="o">=</span> <span class="n">titan_map_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pci_swizzle</span>		<span class="o">=</span> <span class="n">common_swizzle</span><span class="p">,</span>
<span class="p">};</span>
<span class="cm">/* No alpha_mv alias for privateer since we compile it </span>
<span class="cm">   in unconditionally with titan; setup_arch knows how to cope. */</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
