// Seed: 1959617539
module module_0 (
    input supply1 id_0,
    output tri id_1,
    output supply1 id_2,
    input supply0 id_3,
    input wor id_4,
    input wire id_5,
    output supply0 id_6,
    input wor id_7,
    output wor id_8
    , id_11,
    input tri id_9
);
  initial begin
    id_1 = 1;
  end
  wire id_12;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    input wor id_2,
    output wire id_3,
    input wand id_4,
    output tri0 id_5,
    input tri0 id_6,
    output uwire id_7,
    input tri id_8,
    input tri0 id_9,
    input tri id_10,
    input wire id_11,
    output tri0 id_12
);
  wire id_14;
  module_0(
      id_8, id_12, id_12, id_9, id_9, id_9, id_7, id_8, id_12, id_2
  );
  assign id_3 = id_4 * "" ? 1 : 1'd0 < 1;
endmodule
