

================================================================
== Vivado HLS Report for 'calcPerceptron'
================================================================
* Date:           Fri Jun 19 16:04:06 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        simple_perceptron
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.677 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |        ?|        ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |        ?|        ?|        11|          5|          1|     ?|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    225|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|     20|     972|   2020|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    282|    -|
|Register         |        -|      -|     583|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     20|    1555|   2527|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      9|       1|      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------+--------------------------------------------------+---------+-------+-----+-----+-----+
    |                       Instance                      |                      Module                      | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-----------------------------------------------------+--------------------------------------------------+---------+-------+-----+-----+-----+
    |calcPerceptron_CTRL_BUS_s_axi_U                      |calcPerceptron_CTRL_BUS_s_axi                     |        0|      0|  112|  168|    0|
    |calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U1     |calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1     |        0|      2|  205|  390|    0|
    |calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U4     |calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1     |        0|      7|  277|  924|    0|
    |calcPerceptron_fmul_32ns_32ns_32_4_max_dsp_1_U2      |calcPerceptron_fmul_32ns_32ns_32_4_max_dsp_1      |        0|      3|  143|  321|    0|
    |calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U3  |calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1  |        0|      8|  235|  217|    0|
    +-----------------------------------------------------+--------------------------------------------------+---------+-------+-----+-----+-----+
    |Total                                                |                                                  |        0|     20|  972| 2020|    0|
    +-----------------------------------------------------+--------------------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |add_ln23_fu_192_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln26_fu_232_p2   |     +    |      0|  0|  39|          32|          32|
    |i_fu_221_p2          |     +    |      0|  0|  38|          31|           1|
    |j_fu_206_p2          |     +    |      0|  0|  38|          31|           1|
    |icmp_ln23_fu_201_p2  |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln25_fu_216_p2  |   icmp   |      0|  0|  18|          32|          32|
    |ap_enable_pp0        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln28_fu_252_p2   |    xor   |      0|  0|  33|          32|          33|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 225|         223|         165|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                     |  177|         40|    1|         40|
    |ap_enable_reg_pp0_iter2       |    9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_160_p4  |    9|          2|   31|         62|
    |grp_fu_167_p0                 |   21|          4|   32|        128|
    |grp_fu_167_p1                 |   21|          4|   32|        128|
    |i_0_reg_156                   |    9|          2|   31|         62|
    |j_0_reg_120                   |    9|          2|   31|         62|
    |phi_mul_reg_132               |    9|          2|   32|         64|
    |res_WEN_A                     |    9|          2|    4|          8|
    |sum_1_reg_144                 |    9|          2|   32|         64|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  282|         62|  227|        620|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln23_reg_274                 |  32|   0|   32|          0|
    |ap_CS_fsm                        |  39|   0|   39|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |b_load_reg_337                   |  32|   0|   32|          0|
    |i_0_reg_156                      |  31|   0|   31|          0|
    |i_reg_292                        |  31|   0|   31|          0|
    |icmp_ln25_reg_288                |   1|   0|    1|          0|
    |icmp_ln25_reg_288_pp0_iter1_reg  |   1|   0|    1|          0|
    |inputs_read_reg_268              |  32|   0|   32|          0|
    |j_0_reg_120                      |  31|   0|   31|          0|
    |j_reg_283                        |  31|   0|   31|          0|
    |neurons_read_reg_263             |  32|   0|   32|          0|
    |phi_mul_reg_132                  |  32|   0|   32|          0|
    |reg_187                          |  32|   0|   32|          0|
    |sum_1_reg_144                    |  32|   0|   32|          0|
    |tmp_1_reg_352                    |  32|   0|   32|          0|
    |tmp_i_i_reg_347                  |  32|   0|   32|          0|
    |tmp_reg_317                      |  32|   0|   32|          0|
    |w_load_reg_312                   |  32|   0|   32|          0|
    |x_load_reg_307                   |  32|   0|   32|          0|
    |zext_ln28_reg_327                |  31|   0|   64|         33|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 583|   0|  616|         33|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------------+-----+-----+------------+----------------+--------------+
|s_axi_CTRL_BUS_AWVALID  |  in |    1|    s_axi   |    CTRL_BUS    |    scalar    |
|s_axi_CTRL_BUS_AWREADY  | out |    1|    s_axi   |    CTRL_BUS    |    scalar    |
|s_axi_CTRL_BUS_AWADDR   |  in |    5|    s_axi   |    CTRL_BUS    |    scalar    |
|s_axi_CTRL_BUS_WVALID   |  in |    1|    s_axi   |    CTRL_BUS    |    scalar    |
|s_axi_CTRL_BUS_WREADY   | out |    1|    s_axi   |    CTRL_BUS    |    scalar    |
|s_axi_CTRL_BUS_WDATA    |  in |   32|    s_axi   |    CTRL_BUS    |    scalar    |
|s_axi_CTRL_BUS_WSTRB    |  in |    4|    s_axi   |    CTRL_BUS    |    scalar    |
|s_axi_CTRL_BUS_ARVALID  |  in |    1|    s_axi   |    CTRL_BUS    |    scalar    |
|s_axi_CTRL_BUS_ARREADY  | out |    1|    s_axi   |    CTRL_BUS    |    scalar    |
|s_axi_CTRL_BUS_ARADDR   |  in |    5|    s_axi   |    CTRL_BUS    |    scalar    |
|s_axi_CTRL_BUS_RVALID   | out |    1|    s_axi   |    CTRL_BUS    |    scalar    |
|s_axi_CTRL_BUS_RREADY   |  in |    1|    s_axi   |    CTRL_BUS    |    scalar    |
|s_axi_CTRL_BUS_RDATA    | out |   32|    s_axi   |    CTRL_BUS    |    scalar    |
|s_axi_CTRL_BUS_RRESP    | out |    2|    s_axi   |    CTRL_BUS    |    scalar    |
|s_axi_CTRL_BUS_BVALID   | out |    1|    s_axi   |    CTRL_BUS    |    scalar    |
|s_axi_CTRL_BUS_BREADY   |  in |    1|    s_axi   |    CTRL_BUS    |    scalar    |
|s_axi_CTRL_BUS_BRESP    | out |    2|    s_axi   |    CTRL_BUS    |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs | calcPerceptron | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | calcPerceptron | return value |
|interrupt               | out |    1| ap_ctrl_hs | calcPerceptron | return value |
|x_Addr_A                | out |   32|    bram    |        x       |     array    |
|x_EN_A                  | out |    1|    bram    |        x       |     array    |
|x_WEN_A                 | out |    4|    bram    |        x       |     array    |
|x_Din_A                 | out |   32|    bram    |        x       |     array    |
|x_Dout_A                |  in |   32|    bram    |        x       |     array    |
|x_Clk_A                 | out |    1|    bram    |        x       |     array    |
|x_Rst_A                 | out |    1|    bram    |        x       |     array    |
|w_Addr_A                | out |   32|    bram    |        w       |     array    |
|w_EN_A                  | out |    1|    bram    |        w       |     array    |
|w_WEN_A                 | out |    4|    bram    |        w       |     array    |
|w_Din_A                 | out |   32|    bram    |        w       |     array    |
|w_Dout_A                |  in |   32|    bram    |        w       |     array    |
|w_Clk_A                 | out |    1|    bram    |        w       |     array    |
|w_Rst_A                 | out |    1|    bram    |        w       |     array    |
|b_Addr_A                | out |   32|    bram    |        b       |     array    |
|b_EN_A                  | out |    1|    bram    |        b       |     array    |
|b_WEN_A                 | out |    4|    bram    |        b       |     array    |
|b_Din_A                 | out |   32|    bram    |        b       |     array    |
|b_Dout_A                |  in |   32|    bram    |        b       |     array    |
|b_Clk_A                 | out |    1|    bram    |        b       |     array    |
|b_Rst_A                 | out |    1|    bram    |        b       |     array    |
|res_Addr_A              | out |   32|    bram    |       res      |     array    |
|res_EN_A                | out |    1|    bram    |       res      |     array    |
|res_WEN_A               | out |    4|    bram    |       res      |     array    |
|res_Din_A               | out |   32|    bram    |       res      |     array    |
|res_Dout_A              |  in |   32|    bram    |       res      |     array    |
|res_Clk_A               | out |    1|    bram    |       res      |     array    |
|res_Rst_A               | out |    1|    bram    |       res      |     array    |
+------------------------+-----+-----+------------+----------------+--------------+

