// ------------------------------------------------------------------------- 
// High Level Design Compiler for Intel(R) FPGAs Version 23.3 (Release Build #f9894c94f4)
// Quartus Prime development tool and MATLAB/Simulink Interface
// 
// Legal Notice: Copyright 2023 Intel Corporation.  All rights reserved.
// Your use of  Intel Corporation's design tools,  logic functions and other
// software and  tools, and its AMPP partner logic functions, and any output
// files any  of the foregoing (including  device programming  or simulation
// files), and  any associated  documentation  or information  are expressly
// subject  to the terms and  conditions of the  Intel FPGA Software License
// Agreement, Intel MegaCore Function License Agreement, or other applicable
// license agreement,  including,  without limitation,  that your use is for
// the  sole  purpose of  programming  logic devices  manufactured by  Intel
// and  sold by Intel  or its authorized  distributors. Please refer  to the
// applicable agreement for further details.
// ---------------------------------------------------------------------------

// SystemVerilog created from streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb
// SystemVerilog created on Thu Jun 12 21:29:54 2025


(* altera_attribute = "-name AUTO_SHIFT_REGISTER_RECOGNITION OFF; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 10037; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 15400; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 12020; -name MESSAGE_DISABLE 12030; -name MESSAGE_DISABLE 12010; -name MESSAGE_DISABLE 12110; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 13410; -name MESSAGE_DISABLE 113007; -name MESSAGE_DISABLE 10958" *)
module streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb (
    input wire [0:0] in_1_v_tpl,
    input wire [7:0] in_2_c_tpl,
    input wire [0:0] in_3_sop_tpl,
    input wire [3:0] in_6_size_tpl,
    input wire [15:0] in_4_real_d_tpl,
    input wire [15:0] in_4_imag_d_tpl,
    input wire [15:0] in_5_nsc_tpl,
    input wire [63:0] in_7_time_in_tpl,
    input wire [1:0] in_8_eAxC_no_tpl,
    input wire [63:0] in_9_sym_metadata_tpl,
    output wire [0:0] out_1_qv_tpl,
    output wire [7:0] out_2_qc_tpl,
    output wire [0:0] out_3_qsop_tpl,
    output wire [0:0] out_4_qeop_tpl,
    output wire [3:0] out_5_qsize_tpl,
    output wire [28:0] out_6_real_q_tpl,
    output wire [28:0] out_6_imag_q_tpl,
    output wire [15:0] out_7_qnsc_tpl,
    output wire [63:0] out_8_time_out_tpl,
    output wire [1:0] out_9_eAxC_tpl,
    output wire [63:0] out_10_metadata_sym_tpl,
    input wire clk,
    input wire areset
    );

    wire [0:0] GND_q;
    wire [0:0] VCC_q;
    wire [20:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_hcmp_x_a;
    wire [20:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_hcmp_x_b;
    logic [20:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_hcmp_x_o;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_hcmp_x_n;
    wire [17:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_hconst_x_q;
    wire [20:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_lcmp_x_a;
    wire [20:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_lcmp_x_b;
    logic [20:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_lcmp_x_o;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_lcmp_x_n;
    wire [17:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_lconst_x_q;
    reg [17:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_mux_x_q;
    wire [20:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_real_hcmp_x_a;
    wire [20:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_real_hcmp_x_b;
    logic [20:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_real_hcmp_x_o;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_real_hcmp_x_n;
    wire [20:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_real_lcmp_x_a;
    wire [20:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_real_lcmp_x_b;
    logic [20:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_real_lcmp_x_o;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_real_lcmp_x_n;
    reg [17:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_real_mux_x_q;
    wire FIFO_reset;
    wire [0:0] FIFO_f;
    wire [0:0] FIFO_e;
    wire [0:0] FIFO_t;
    wire [7:0] FIFO_q;
    wire [0:0] FIFO_empty;
    wire [0:0] FIFO_v;
    wire FIFO1_reset;
    wire [0:0] FIFO1_f;
    wire [0:0] FIFO1_e;
    wire [0:0] FIFO1_t;
    wire [15:0] FIFO1_q;
    wire [0:0] FIFO1_empty;
    wire [0:0] FIFO1_v;
    wire FIFO2_reset;
    wire [0:0] FIFO2_f;
    wire [0:0] FIFO2_e;
    wire [0:0] FIFO2_t;
    wire [63:0] FIFO2_q;
    wire [0:0] FIFO2_empty;
    wire [0:0] FIFO2_v;
    wire FIFO3_reset;
    wire [0:0] FIFO3_f;
    wire [0:0] FIFO3_e;
    wire [0:0] FIFO3_t;
    wire [1:0] FIFO3_q;
    wire [0:0] FIFO3_empty;
    wire [0:0] FIFO3_v;
    wire FIFO4_reset;
    wire [0:0] FIFO4_f;
    wire [0:0] FIFO4_e;
    wire [0:0] FIFO4_t;
    wire [63:0] FIFO4_q;
    wire [0:0] FIFO4_empty;
    wire [0:0] FIFO4_v;
    wire [3:0] Add_PostCast_primWireOut_sel_x_b;
    wire [17:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_a;
    wire [17:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_b;
    logic [17:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_o;
    wire [17:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_q;
    wire [17:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_a;
    wire [17:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_b;
    logic [17:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_o;
    wire [17:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_q;
    wire [16:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_a;
    wire [16:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_b;
    logic [16:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_o;
    wire [16:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_q;
    wire [16:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_a;
    wire [16:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_b;
    logic [16:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_o;
    wire [16:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_q;
    wire [20:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_a;
    wire [20:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_b;
    logic [20:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_o;
    wire [20:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_q;
    wire [20:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_a;
    wire [20:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_b;
    logic [20:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_o;
    wire [20:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_q;
    wire [19:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_a;
    wire [19:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_b;
    logic [19:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_o;
    wire [19:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_q;
    wire [19:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_a;
    wire [19:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_b;
    logic [19:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_o;
    wire [19:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_q;
    wire [22:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_a;
    wire [22:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_b;
    logic [22:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_o;
    wire [22:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_q;
    wire [22:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_a;
    wire [22:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_b;
    logic [22:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_o;
    wire [22:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_q;
    wire [21:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_a;
    wire [21:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_b;
    logic [21:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_o;
    wire [21:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_q;
    wire [21:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_a;
    wire [21:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_b;
    logic [21:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_o;
    wire [21:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_q;
    wire [24:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_a;
    wire [24:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_b;
    logic [24:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_o;
    wire [24:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_q;
    wire [24:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_a;
    wire [24:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_b;
    logic [24:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_o;
    wire [24:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_q;
    wire [23:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_a;
    wire [23:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_b;
    logic [23:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_o;
    wire [23:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_q;
    wire [23:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_a;
    wire [23:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_b;
    logic [23:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_o;
    wire [23:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_q;
    wire [26:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_a;
    wire [26:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_b;
    logic [26:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_o;
    wire [26:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_q;
    wire [26:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_a;
    wire [26:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_b;
    logic [26:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_o;
    wire [26:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_q;
    wire [25:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_a;
    wire [25:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_b;
    logic [25:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_o;
    wire [25:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_q;
    wire [25:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_a;
    wire [25:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_b;
    logic [25:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_o;
    wire [25:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_q;
    wire [27:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_a;
    wire [27:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_b;
    logic [27:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_o;
    wire [27:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_q;
    wire [27:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_a;
    wire [27:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_b;
    logic [27:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_o;
    wire [27:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_q;
    wire [0:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_x_q;
    wire [0:0] dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_real_x_q;
    wire [0:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_x_q;
    wire [0:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_real_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_RISING_EDGE1_And_x_qi;
    reg [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_RISING_EDGE1_And_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_RISING_EDGE1_Not1_x_q;
    reg [3:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_DropLUT_x_q;
    reg [3:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_SizeLUT_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_And_x_q;
    wire [11:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_Counter_x_q;
    (* preserve_syn_only *) reg [11:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_Counter_x_i;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_Mux3_x_s;
    reg [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_Mux3_x_q;
    wire [5:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_StageDrop_CmpLT_x_a;
    wire [5:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_StageDrop_CmpLT_x_b;
    logic [5:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_StageDrop_CmpLT_x_o;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_StageDrop_CmpLT_x_c;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_TrivialTwiddle_Mux3_x_s;
    reg [16:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_TrivialTwiddle_Mux3_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_TrivialTwiddle_Mux4_x_s;
    reg [16:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_TrivialTwiddle_Mux4_x_q;
    wire [17:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_TrivialTwiddle_NegateRe_x_a;
    wire [17:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_TrivialTwiddle_NegateRe_x_b;
    logic [17:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_TrivialTwiddle_NegateRe_x_o;
    wire [17:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_TrivialTwiddle_NegateRe_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_And_x_qi;
    reg [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_And_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BitExtract1_x_b;
    wire [11:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_Counter_x_q;
    (* preserve_syn_only *) reg [11:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_Counter_x_i;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_Mux5_x_s;
    reg [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_Mux5_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_And_x_qi;
    reg [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_And_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BitExtract1_x_b;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_Counter_x_q;
    (* preserve_syn_only *) reg [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_Counter_x_i;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_Mux5_x_s;
    reg [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_Mux5_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_And_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_Not_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L0_Mux_x_s;
    reg [3:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L0_Mux_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L1_Mux_x_s;
    reg [3:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L1_Mux_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L2_Mux_x_s;
    reg [3:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L2_Mux_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PD_BitExtract1_x_b;
    wire [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PD_Counter_x_q;
    (* preserve_syn_only *) reg [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PD_Counter_x_i;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_qi;
    reg [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM_AddSLoad_x_a;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM_AddSLoad_x_b;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM_AddSLoad_x_i;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM_AddSLoad_x_a1;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM_AddSLoad_x_b1;
    logic [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM_AddSLoad_x_o;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM_AddSLoad_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM_BitExtract_x_b;
    wire [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM_Const_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PD_BitExtract1_x_b;
    wire [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PD_Counter_x_q;
    (* preserve_syn_only *) reg [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PD_Counter_x_i;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PD_EdgeDetect_Xor_x_q;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PM_AddSLoad_x_a;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PM_AddSLoad_x_b;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PM_AddSLoad_x_i;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PM_AddSLoad_x_a1;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PM_AddSLoad_x_b1;
    logic [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PM_AddSLoad_x_o;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PM_AddSLoad_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PM_BitExtract_x_b;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PD_BitExtract1_x_b;
    wire [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PD_Counter_x_q;
    (* preserve_syn_only *) reg [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PD_Counter_x_i;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PD_EdgeDetect_Xor_x_qi;
    reg [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PD_EdgeDetect_Xor_x_q;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PM_AddSLoad_x_a;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PM_AddSLoad_x_b;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PM_AddSLoad_x_i;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PM_AddSLoad_x_a1;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PM_AddSLoad_x_b1;
    logic [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PM_AddSLoad_x_o;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PM_AddSLoad_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PM_BitExtract_x_b;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PD_BitExtract1_x_b;
    wire [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PD_Counter_x_q;
    (* preserve_syn_only *) reg [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PD_Counter_x_i;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PD_EdgeDetect_Xor_x_qi;
    reg [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PD_EdgeDetect_Xor_x_q;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PM_AddSLoad_x_a;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PM_AddSLoad_x_b;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PM_AddSLoad_x_i;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PM_AddSLoad_x_a1;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PM_AddSLoad_x_b1;
    logic [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PM_AddSLoad_x_o;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PM_AddSLoad_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PM_BitExtract_x_b;
    wire [5:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_StageDrop_CmpLT_x_a;
    wire [5:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_StageDrop_CmpLT_x_b;
    logic [5:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_StageDrop_CmpLT_x_o;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_StageDrop_CmpLT_x_c;
    wire [5:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_StageDrop1_CmpLT_x_a;
    wire [5:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_StageDrop1_CmpLT_x_b;
    logic [5:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_StageDrop1_CmpLT_x_o;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_StageDrop1_CmpLT_x_c;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_And_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_Not_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L0_Mux_x_s;
    reg [3:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L0_Mux_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L1_Mux_x_s;
    reg [3:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L1_Mux_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L2_Mux_x_s;
    reg [3:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L2_Mux_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L3_Mux_x_s;
    reg [3:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L3_Mux_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L4_Mux_x_s;
    reg [3:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L4_Mux_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PD_BitExtract1_x_b;
    wire [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PD_Counter_x_q;
    (* preserve_syn_only *) reg [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PD_Counter_x_i;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_qi;
    reg [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PM_AddSLoad_x_a;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PM_AddSLoad_x_b;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PM_AddSLoad_x_i;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PM_AddSLoad_x_a1;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PM_AddSLoad_x_b1;
    logic [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PM_AddSLoad_x_o;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PM_AddSLoad_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PM_BitExtract_x_b;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PD_BitExtract1_x_b;
    wire [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PD_Counter_x_q;
    (* preserve_syn_only *) reg [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PD_Counter_x_i;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PD_EdgeDetect_Xor_x_qi;
    reg [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PD_EdgeDetect_Xor_x_q;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PM_AddSLoad_x_a;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PM_AddSLoad_x_b;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PM_AddSLoad_x_i;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PM_AddSLoad_x_a1;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PM_AddSLoad_x_b1;
    logic [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PM_AddSLoad_x_o;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PM_AddSLoad_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PM_BitExtract_x_b;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PD_BitExtract1_x_b;
    wire [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PD_Counter_x_q;
    (* preserve_syn_only *) reg [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PD_Counter_x_i;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PD_EdgeDetect_Xor_x_qi;
    reg [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PD_EdgeDetect_Xor_x_q;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PM_AddSLoad_x_a;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PM_AddSLoad_x_b;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PM_AddSLoad_x_i;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PM_AddSLoad_x_a1;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PM_AddSLoad_x_b1;
    logic [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PM_AddSLoad_x_o;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PM_AddSLoad_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PM_BitExtract_x_b;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PD_BitExtract1_x_b;
    wire [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PD_Counter_x_q;
    (* preserve_syn_only *) reg [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PD_Counter_x_i;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PD_EdgeDetect_Xor_x_q;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PM_AddSLoad_x_a;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PM_AddSLoad_x_b;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PM_AddSLoad_x_i;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PM_AddSLoad_x_a1;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PM_AddSLoad_x_b1;
    logic [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PM_AddSLoad_x_o;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PM_AddSLoad_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PM_BitExtract_x_b;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PD_BitExtract1_x_b;
    wire [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PD_Counter_x_q;
    (* preserve_syn_only *) reg [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PD_Counter_x_i;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PD_EdgeDetect_Xor_x_qi;
    reg [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PD_EdgeDetect_Xor_x_q;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PM_AddSLoad_x_a;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PM_AddSLoad_x_b;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PM_AddSLoad_x_i;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PM_AddSLoad_x_a1;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PM_AddSLoad_x_b1;
    logic [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PM_AddSLoad_x_o;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PM_AddSLoad_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PM_BitExtract_x_b;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PD_BitExtract1_x_b;
    wire [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PD_Counter_x_q;
    (* preserve_syn_only *) reg [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PD_Counter_x_i;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PD_EdgeDetect_Xor_x_qi;
    reg [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PD_EdgeDetect_Xor_x_q;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PM_AddSLoad_x_a;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PM_AddSLoad_x_b;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PM_AddSLoad_x_i;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PM_AddSLoad_x_a1;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PM_AddSLoad_x_b1;
    logic [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PM_AddSLoad_x_o;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PM_AddSLoad_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PM_BitExtract_x_b;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PD_BitExtract1_x_b;
    wire [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PD_Counter_x_q;
    (* preserve_syn_only *) reg [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PD_Counter_x_i;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PD_EdgeDetect_Xor_x_qi;
    reg [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PD_EdgeDetect_Xor_x_q;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PM_AddSLoad_x_a;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PM_AddSLoad_x_b;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PM_AddSLoad_x_i;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PM_AddSLoad_x_a1;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PM_AddSLoad_x_b1;
    logic [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PM_AddSLoad_x_o;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PM_AddSLoad_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PM_BitExtract_x_b;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PD_BitExtract1_x_b;
    wire [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PD_Counter_x_q;
    (* preserve_syn_only *) reg [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PD_Counter_x_i;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PD_EdgeDetect_Xor_x_qi;
    reg [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PD_EdgeDetect_Xor_x_q;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PM_AddSLoad_x_a;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PM_AddSLoad_x_b;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PM_AddSLoad_x_i;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PM_AddSLoad_x_a1;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PM_AddSLoad_x_b1;
    logic [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PM_AddSLoad_x_o;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PM_AddSLoad_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PM_BitExtract_x_b;
    wire [5:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_StageDrop_CmpLT_x_a;
    wire [5:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_StageDrop_CmpLT_x_b;
    logic [5:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_StageDrop_CmpLT_x_o;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_StageDrop_CmpLT_x_c;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_And_x_q;
    wire [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_Counter_x_q;
    (* preserve_syn_only *) reg [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_Counter_x_i;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_Mux3_x_s;
    reg [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_Mux3_x_q;
    wire [5:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_StageDrop_CmpLT_x_a;
    wire [5:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_StageDrop_CmpLT_x_b;
    logic [5:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_StageDrop_CmpLT_x_o;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_StageDrop_CmpLT_x_c;
    wire [1:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_StageDrop_Const_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_TrivialTwiddle_Mux3_x_s;
    reg [19:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_TrivialTwiddle_Mux3_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_TrivialTwiddle_Mux4_x_s;
    reg [19:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_TrivialTwiddle_Mux4_x_q;
    wire [20:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_TrivialTwiddle_NegateRe_x_a;
    wire [20:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_TrivialTwiddle_NegateRe_x_b;
    logic [20:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_TrivialTwiddle_NegateRe_x_o;
    wire [20:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_TrivialTwiddle_NegateRe_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_And_x_qi;
    reg [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_And_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BitExtract1_x_b;
    wire [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_Counter_x_q;
    (* preserve_syn_only *) reg [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_Counter_x_i;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_Mux5_x_s;
    reg [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_Mux5_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_And_x_qi;
    reg [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_And_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BitExtract1_x_b;
    wire [8:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_Counter_x_q;
    (* preserve_syn_only *) reg [8:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_Counter_x_i;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_Mux5_x_s;
    reg [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_Mux5_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_And_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_Not_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_drop_L0_Mux_x_s;
    reg [3:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_drop_L0_Mux_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_drop_L1_Mux_x_s;
    reg [3:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_drop_L1_Mux_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PD_BitExtract1_x_b;
    wire [8:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PD_Counter_x_q;
    (* preserve_syn_only *) reg [8:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PD_Counter_x_i;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q;
    wire [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PM_AddSLoad_x_a;
    wire [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PM_AddSLoad_x_b;
    wire [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PM_AddSLoad_x_i;
    wire [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PM_AddSLoad_x_a1;
    wire [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PM_AddSLoad_x_b1;
    logic [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PM_AddSLoad_x_o;
    wire [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PM_AddSLoad_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PM_BitExtract_x_b;
    wire [8:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PM_Const_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PD_BitExtract1_x_b;
    wire [8:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PD_Counter_x_q;
    (* preserve_syn_only *) reg [8:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PD_Counter_x_i;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PD_EdgeDetect_Xor_x_qi;
    reg [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PD_EdgeDetect_Xor_x_q;
    wire [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM_AddSLoad_x_a;
    wire [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM_AddSLoad_x_b;
    wire [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM_AddSLoad_x_i;
    wire [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM_AddSLoad_x_a1;
    wire [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM_AddSLoad_x_b1;
    logic [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM_AddSLoad_x_o;
    wire [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM_AddSLoad_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM_BitExtract_x_b;
    wire [5:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_StageDrop_CmpLT_x_a;
    wire [5:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_StageDrop_CmpLT_x_b;
    logic [5:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_StageDrop_CmpLT_x_o;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_StageDrop_CmpLT_x_c;
    wire [1:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_StageDrop_Const_x_q;
    wire [5:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_StageDrop1_CmpLT_x_a;
    wire [5:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_StageDrop1_CmpLT_x_b;
    logic [5:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_StageDrop1_CmpLT_x_o;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_StageDrop1_CmpLT_x_c;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_And_x_qi;
    reg [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_And_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_Not_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_drop_L0_Mux_x_s;
    reg [3:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_drop_L0_Mux_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_drop_L1_Mux_x_s;
    reg [3:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_drop_L1_Mux_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PD_BitExtract1_x_b;
    wire [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PD_Counter_x_q;
    (* preserve_syn_only *) reg [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PD_Counter_x_i;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PM_AddSLoad_x_a;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PM_AddSLoad_x_b;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PM_AddSLoad_x_i;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PM_AddSLoad_x_a1;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PM_AddSLoad_x_b1;
    logic [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PM_AddSLoad_x_o;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PM_AddSLoad_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PM_BitExtract_x_b;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PD_BitExtract1_x_b;
    wire [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PD_Counter_x_q;
    (* preserve_syn_only *) reg [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PD_Counter_x_i;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PD_EdgeDetect_Xor_x_qi;
    reg [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PD_EdgeDetect_Xor_x_q;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PM_AddSLoad_x_a;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PM_AddSLoad_x_b;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PM_AddSLoad_x_i;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PM_AddSLoad_x_a1;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PM_AddSLoad_x_b1;
    logic [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PM_AddSLoad_x_o;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PM_AddSLoad_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PM_BitExtract_x_b;
    wire [5:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_StageDrop_CmpLT_x_a;
    wire [5:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_StageDrop_CmpLT_x_b;
    logic [5:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_StageDrop_CmpLT_x_o;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_StageDrop_CmpLT_x_c;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_And_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_And1_x_qi;
    reg [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_And1_x_q;
    wire [7:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_Counter_x_q;
    (* preserve_syn_only *) reg [7:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_Counter_x_i;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_drop_L0_Mux_x_s;
    reg [3:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_drop_L0_Mux_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_drop_L1_Mux_x_s;
    reg [3:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_drop_L1_Mux_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PD_BitExtract1_x_b;
    wire [6:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PD_Counter_x_q;
    (* preserve_syn_only *) reg [6:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PD_Counter_x_i;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_qi;
    reg [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q;
    wire [7:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PM_AddSLoad_x_a;
    wire [7:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PM_AddSLoad_x_b;
    wire [7:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PM_AddSLoad_x_i;
    wire [7:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PM_AddSLoad_x_a1;
    wire [7:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PM_AddSLoad_x_b1;
    logic [7:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PM_AddSLoad_x_o;
    wire [7:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PM_AddSLoad_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PM_BitExtract_x_b;
    wire [6:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PM_Const_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PD_BitExtract1_x_b;
    wire [6:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PD_Counter_x_q;
    (* preserve_syn_only *) reg [6:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PD_Counter_x_i;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PD_EdgeDetect_Xor_x_qi;
    reg [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PD_EdgeDetect_Xor_x_q;
    wire [7:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM_AddSLoad_x_a;
    wire [7:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM_AddSLoad_x_b;
    wire [7:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM_AddSLoad_x_i;
    wire [7:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM_AddSLoad_x_a1;
    wire [7:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM_AddSLoad_x_b1;
    logic [7:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM_AddSLoad_x_o;
    wire [7:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM_AddSLoad_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM_BitExtract_x_b;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_And_x_qi;
    reg [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_And_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BitExtract1_x_b;
    wire [7:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_Counter_x_q;
    (* preserve_syn_only *) reg [7:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_Counter_x_i;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PD_BitExtract1_x_b;
    wire [7:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PD_Counter_x_q;
    (* preserve_syn_only *) reg [7:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PD_Counter_x_i;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PD_EdgeDetect_Xor_x_q;
    wire [8:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PM_AddSLoad_x_a;
    wire [8:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PM_AddSLoad_x_b;
    wire [8:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PM_AddSLoad_x_i;
    wire [8:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PM_AddSLoad_x_a1;
    wire [8:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PM_AddSLoad_x_b1;
    logic [8:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PM_AddSLoad_x_o;
    wire [8:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PM_AddSLoad_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PM_BitExtract_x_b;
    wire [7:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PM_Const_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PD_BitExtract1_x_b;
    wire [7:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PD_Counter_x_q;
    (* preserve_syn_only *) reg [7:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PD_Counter_x_i;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PD_EdgeDetect_Xor_x_qi;
    reg [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PD_EdgeDetect_Xor_x_q;
    wire [8:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM_AddSLoad_x_a;
    wire [8:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM_AddSLoad_x_b;
    wire [8:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM_AddSLoad_x_i;
    wire [8:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM_AddSLoad_x_a1;
    wire [8:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM_AddSLoad_x_b1;
    logic [8:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM_AddSLoad_x_o;
    wire [8:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM_AddSLoad_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM_BitExtract_x_b;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_latch_0L_Mux_x_s;
    reg [3:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_latch_0L_Mux_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_latch_1L_Mux_x_s;
    reg [3:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_latch_1L_Mux_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_TrivialTwiddle_Mux3_x_s;
    reg [21:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_TrivialTwiddle_Mux3_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_TrivialTwiddle_Mux4_x_s;
    reg [21:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_TrivialTwiddle_Mux4_x_q;
    wire [22:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_TrivialTwiddle_NegateRe_x_a;
    wire [22:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_TrivialTwiddle_NegateRe_x_b;
    logic [22:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_TrivialTwiddle_NegateRe_x_o;
    wire [22:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_TrivialTwiddle_NegateRe_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_And_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_And1_x_qi;
    reg [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_And1_x_q;
    wire [5:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_Counter_x_q;
    (* preserve_syn_only *) reg [5:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_Counter_x_i;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L0_Mux_x_s;
    reg [3:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L0_Mux_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L1_Mux_x_s;
    reg [3:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L1_Mux_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_BitExtract1_x_b;
    wire [4:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_Counter_x_q;
    (* preserve_syn_only *) reg [4:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_Counter_x_i;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q;
    wire [5:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PM_AddSLoad_x_a;
    wire [5:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PM_AddSLoad_x_b;
    wire [5:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PM_AddSLoad_x_i;
    wire [5:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PM_AddSLoad_x_a1;
    wire [5:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PM_AddSLoad_x_b1;
    logic [5:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PM_AddSLoad_x_o;
    wire [5:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PM_AddSLoad_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PM_BitExtract_x_b;
    wire [4:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PM_Const_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PD_BitExtract1_x_b;
    wire [4:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PD_Counter_x_q;
    (* preserve_syn_only *) reg [4:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PD_Counter_x_i;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PD_EdgeDetect_Xor_x_qi;
    reg [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PD_EdgeDetect_Xor_x_q;
    wire [5:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_AddSLoad_x_a;
    wire [5:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_AddSLoad_x_b;
    wire [5:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_AddSLoad_x_i;
    wire [5:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_AddSLoad_x_a1;
    wire [5:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_AddSLoad_x_b1;
    logic [5:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_AddSLoad_x_o;
    wire [5:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_AddSLoad_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_And_x_qi;
    reg [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_And_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BitExtract1_x_b;
    wire [5:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_Counter_x_q;
    (* preserve_syn_only *) reg [5:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_Counter_x_i;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PD_BitExtract1_x_b;
    wire [5:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PD_Counter_x_q;
    (* preserve_syn_only *) reg [5:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PD_Counter_x_i;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PD_EdgeDetect_Xor_x_q;
    wire [6:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PM_AddSLoad_x_a;
    wire [6:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PM_AddSLoad_x_b;
    wire [6:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PM_AddSLoad_x_i;
    wire [6:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PM_AddSLoad_x_a1;
    wire [6:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PM_AddSLoad_x_b1;
    logic [6:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PM_AddSLoad_x_o;
    wire [6:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PM_AddSLoad_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PM_BitExtract_x_b;
    wire [5:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PM_Const_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PD_BitExtract1_x_b;
    wire [5:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PD_Counter_x_q;
    (* preserve_syn_only *) reg [5:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PD_Counter_x_i;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PD_EdgeDetect_Xor_x_qi;
    reg [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PD_EdgeDetect_Xor_x_q;
    wire [6:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PM_AddSLoad_x_a;
    wire [6:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PM_AddSLoad_x_b;
    wire [6:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PM_AddSLoad_x_i;
    wire [6:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PM_AddSLoad_x_a1;
    wire [6:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PM_AddSLoad_x_b1;
    logic [6:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PM_AddSLoad_x_o;
    wire [6:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PM_AddSLoad_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PM_BitExtract_x_b;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_latch_0L_Mux_x_s;
    reg [3:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_latch_0L_Mux_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_latch_1L_Mux_x_s;
    reg [3:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_latch_1L_Mux_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_TrivialTwiddle_Mux3_x_s;
    reg [23:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_TrivialTwiddle_Mux3_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_TrivialTwiddle_Mux4_x_s;
    reg [23:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_TrivialTwiddle_Mux4_x_q;
    wire [24:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_TrivialTwiddle_NegateRe_x_a;
    wire [24:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_TrivialTwiddle_NegateRe_x_b;
    logic [24:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_TrivialTwiddle_NegateRe_x_o;
    wire [24:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_TrivialTwiddle_NegateRe_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_And_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_And1_x_qi;
    reg [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_And1_x_q;
    wire [3:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_Counter_x_q;
    (* preserve_syn_only *) reg [3:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_Counter_x_i;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_DelayStage_btb_drop_L0_Mux_x_s;
    reg [3:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_DelayStage_btb_drop_L0_Mux_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_DelayStage_btb_drop_L1_Mux_x_s;
    reg [3:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_DelayStage_btb_drop_L1_Mux_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_And_x_qi;
    reg [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_And_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BitExtract1_x_b;
    wire [3:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_Counter_x_q;
    (* preserve_syn_only *) reg [3:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_Counter_x_i;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_latch_0L_Mux_x_s;
    reg [3:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_latch_0L_Mux_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_latch_1L_Mux_x_s;
    reg [3:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_latch_1L_Mux_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_TrivialTwiddle_Mux3_x_s;
    reg [25:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_TrivialTwiddle_Mux3_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_TrivialTwiddle_Mux4_x_s;
    reg [25:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_TrivialTwiddle_Mux4_x_q;
    wire [26:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_TrivialTwiddle_NegateRe_x_a;
    wire [26:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_TrivialTwiddle_NegateRe_x_b;
    logic [26:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_TrivialTwiddle_NegateRe_x_o;
    wire [26:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_TrivialTwiddle_NegateRe_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_And_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_And1_x_q;
    wire [1:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_Counter_x_q;
    (* preserve_syn_only *) reg [1:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_Counter_x_i;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_DelayStage_btb_drop_L0_Mux_x_s;
    reg [3:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_DelayStage_btb_drop_L0_Mux_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_DelayStage_btb_drop_L1_Mux_x_s;
    reg [3:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_DelayStage_btb_drop_L1_Mux_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_And_x_qi;
    reg [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_And_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BitExtract1_x_b;
    wire [1:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_Counter_x_q;
    (* preserve_syn_only *) reg [1:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_Counter_x_i;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_latch_0L_Mux_x_s;
    reg [3:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_latch_0L_Mux_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_latch_1L_Mux_x_s;
    reg [3:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_latch_1L_Mux_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle_Mux3_x_s;
    reg [27:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle_Mux3_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle_Mux4_x_s;
    reg [27:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle_Mux4_x_q;
    wire [28:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle_NegateRe_x_a;
    wire [28:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle_NegateRe_x_b;
    logic [28:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle_NegateRe_x_o;
    wire [28:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle_NegateRe_x_q;
    wire [5:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ExtractCount_x_b;
    wire [12:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Add_x_a;
    wire [12:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Add_x_b;
    logic [12:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Add_x_o;
    wire [12:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Add_x_q;
    wire [4:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_BitCombine_x_q;
    reg [3:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_ShiftLUT_x_q;
    reg [11:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_StepLUT_x_q;
    wire [3:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_ExtractCount_x_b;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Add_x_a;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Add_x_b;
    logic [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Add_x_o;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Add_x_q;
    wire [4:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_BitCombine_x_q;
    reg [3:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_ShiftLUT_x_q;
    reg [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_StepLUT_x_q;
    wire [12:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_AddSLoad_x_a;
    wire [12:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_AddSLoad_x_b;
    wire [12:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_AddSLoad_x_i;
    wire [12:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_AddSLoad_x_a1;
    wire [12:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_AddSLoad_x_b1;
    logic [12:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_AddSLoad_x_o;
    wire [12:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_AddSLoad_x_q;
    wire [5:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_BitReverse_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_CmpEQ_x_qi;
    reg [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_CmpEQ_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_Mux_x_s;
    reg [11:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_Mux_x_q;
    wire [11:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_ZeroAngle_x_q;
    wire [5:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_ZeroIndex_x_q;
    wire [12:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Add_x_a;
    wire [12:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Add_x_b;
    logic [12:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Add_x_o;
    wire [12:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Add_x_q;
    wire [4:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_BitCombine_x_q;
    reg [3:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_ShiftLUT_x_q;
    reg [11:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_StepLUT_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_Mux1_x_s;
    reg [17:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_Mux1_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_Q12_x_qi;
    reg [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_Q12_x_q;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_Sub_x_a;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_Sub_x_b;
    logic [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_Sub_x_o;
    wire [10:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_Sub_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_Xnor_x_q;
    wire [17:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_ZeroData_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_SwapSinCos_Mux_x_s;
    reg [17:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_SwapSinCos_Mux_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_SwapSinCos_Mux1_x_s;
    reg [17:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_SwapSinCos_Mux1_x_q;
    wire [5:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Counter_x_q;
    (* preserve_syn_only *) reg [5:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Counter_x_i;
    wire [3:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Counter_x_q;
    (* preserve_syn_only *) reg [3:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Counter_x_i;
    wire [13:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_Add_x_a;
    wire [13:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_Add_x_b;
    logic [13:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_Add_x_o;
    wire [13:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_Add_x_q;
    wire [4:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_BitCombine_x_q;
    reg [12:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_StepLUT_x_q;
    wire [13:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_AddSLoad_x_a;
    wire [13:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_AddSLoad_x_b;
    wire [13:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_AddSLoad_x_i;
    wire [13:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_AddSLoad_x_a1;
    wire [13:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_AddSLoad_x_b1;
    logic [13:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_AddSLoad_x_o;
    wire [13:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_AddSLoad_x_q;
    wire [4:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_BitCombine_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_BitExtract_x_b;
    wire [12:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_Const_x_q;
    reg [12:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_StepLUT_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L_Mux_x_s;
    reg [7:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L_Mux_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L1_Mux_x_s;
    reg [15:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L1_Mux_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L2_Mux_x_s;
    reg [63:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L2_Mux_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L3_Mux_x_s;
    reg [1:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L3_Mux_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L4_Mux_x_s;
    reg [63:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L4_Mux_x_q;
    wire [16:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_TrivialTwiddle_NegateRe_PostCast_primWireOut_sel_x_b;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_OutMux_imag_x_s;
    reg [17:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_OutMux_imag_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_OutMux_real_x_s;
    reg [17:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_OutMux_real_x_q;
    wire [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM_AddSLoad_PostCast_primWireOut_sel_x_b;
    wire [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PM_AddSLoad_PostCast_primWireOut_sel_x_b;
    wire [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PM_AddSLoad_PostCast_primWireOut_sel_x_b;
    wire [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PM_AddSLoad_PostCast_primWireOut_sel_x_b;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_OutMux_imag_x_s;
    reg [16:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_OutMux_imag_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_OutMux_real_x_s;
    reg [16:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_OutMux_real_x_q;
    wire [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PM_AddSLoad_PostCast_primWireOut_sel_x_b;
    wire [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PM_AddSLoad_PostCast_primWireOut_sel_x_b;
    wire [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PM_AddSLoad_PostCast_primWireOut_sel_x_b;
    wire [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PM_AddSLoad_PostCast_primWireOut_sel_x_b;
    wire [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PM_AddSLoad_PostCast_primWireOut_sel_x_b;
    wire [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PM_AddSLoad_PostCast_primWireOut_sel_x_b;
    wire [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PM_AddSLoad_PostCast_primWireOut_sel_x_b;
    wire [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PM_AddSLoad_PostCast_primWireOut_sel_x_b;
    wire [19:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_TrivialTwiddle_NegateRe_PostCast_primWireOut_sel_x_b;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_OutMux_imag_x_s;
    reg [20:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_OutMux_imag_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_OutMux_real_x_s;
    reg [20:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_OutMux_real_x_q;
    wire [8:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PM_AddSLoad_PostCast_primWireOut_sel_x_b;
    wire [8:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM_AddSLoad_PostCast_primWireOut_sel_x_b;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_OutMux_imag_x_s;
    reg [19:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_OutMux_imag_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_OutMux_real_x_s;
    reg [19:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_OutMux_real_x_q;
    wire [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PM_AddSLoad_PostCast_primWireOut_sel_x_b;
    wire [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PM_AddSLoad_PostCast_primWireOut_sel_x_b;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_OutMux_imag_x_s;
    reg [22:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_OutMux_imag_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_OutMux_real_x_s;
    reg [22:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_OutMux_real_x_q;
    wire [6:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PM_AddSLoad_PostCast_primWireOut_sel_x_b;
    wire [6:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_OutMux_imag_x_s;
    reg [21:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_OutMux_imag_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_OutMux_real_x_s;
    reg [21:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_OutMux_real_x_q;
    wire [7:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b;
    wire [7:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b;
    wire [21:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_TrivialTwiddle_NegateRe_PostCast_primWireOut_sel_x_b;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_OutMux_imag_x_s;
    reg [24:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_OutMux_imag_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_OutMux_real_x_s;
    reg [24:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_OutMux_real_x_q;
    wire [4:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PM_AddSLoad_PostCast_primWireOut_sel_x_b;
    wire [4:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_OutMux_imag_x_s;
    reg [23:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_OutMux_imag_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_OutMux_real_x_s;
    reg [23:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_OutMux_real_x_q;
    wire [5:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b;
    wire [5:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b;
    wire [23:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_TrivialTwiddle_NegateRe_PostCast_primWireOut_sel_x_b;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_OutMux_imag_x_s;
    reg [26:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_OutMux_imag_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_OutMux_real_x_s;
    reg [26:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_OutMux_real_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_OutMux_imag_x_s;
    reg [25:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_OutMux_imag_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_OutMux_real_x_s;
    reg [25:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_OutMux_real_x_q;
    wire [25:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_TrivialTwiddle_NegateRe_PostCast_primWireOut_sel_x_b;
    wire [29:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation_AddSub_imag_x_a;
    wire [29:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation_AddSub_imag_x_b;
    logic [29:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation_AddSub_imag_x_o;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation_AddSub_imag_x_s;
    wire [28:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation_AddSub_imag_x_q;
    wire [29:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation_AddSub_real_x_a;
    wire [29:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation_AddSub_real_x_b;
    logic [29:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation_AddSub_real_x_o;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation_AddSub_real_x_s;
    wire [28:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation_AddSub_real_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation_MuxA_imag_x_s;
    reg [27:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation_MuxA_imag_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation_MuxA_real_x_s;
    reg [27:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation_MuxA_real_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_OutMux_imag_x_s;
    reg [27:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_OutMux_imag_x_q;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_OutMux_real_x_s;
    reg [27:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_OutMux_real_x_q;
    wire [27:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle_NegateRe_PostCast_primWireOut_sel_x_b;
    wire [11:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Add_PostCast_primWireOut_sel_x_b;
    wire [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Add_PostCast_primWireOut_sel_x_b;
    wire [11:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_AddSLoad_PostCast_primWireOut_sel_x_b;
    wire [11:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Add_PostCast_primWireOut_sel_x_b;
    wire [12:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_Add_PostCast_primWireOut_sel_x_b;
    wire [12:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_AddSLoad_PostCast_primWireOut_sel_x_b;
    wire [16:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_Convert_imag_sel_x_b;
    wire [16:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_Convert_real_sel_x_b;
    wire [15:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_Convert_imag_sel_x_b;
    wire [15:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_Convert_real_sel_x_b;
    wire [19:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_Convert_imag_sel_x_b;
    wire [19:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_Convert_real_sel_x_b;
    wire [18:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_Convert_imag_sel_x_b;
    wire [18:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_Convert_real_sel_x_b;
    wire [21:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_Convert_imag_sel_x_b;
    wire [21:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_Convert_real_sel_x_b;
    wire [20:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_Convert_imag_sel_x_b;
    wire [20:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_Convert_real_sel_x_b;
    wire [23:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_Convert_imag_sel_x_b;
    wire [23:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_Convert_real_sel_x_b;
    wire [22:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_Convert_imag_sel_x_b;
    wire [22:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_Convert_real_sel_x_b;
    wire [25:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b;
    wire [25:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_Convert_real_sel_x_b;
    wire [24:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_Convert_imag_sel_x_b;
    wire [24:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_Convert_real_sel_x_b;
    wire [26:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_Convert_imag_sel_x_b;
    wire [26:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_Convert_real_sel_x_b;
    wire [17:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_sel_x_b;
    wire [17:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_real_sel_x_b;
    wire [18:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertOut_imag_sel_x_b;
    wire [18:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertOut_real_sel_x_b;
    wire [20:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_ConvertOut_imag_sel_x_b;
    wire [20:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_ConvertOut_real_sel_x_b;
    wire [22:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_ConvertOut_imag_sel_x_b;
    wire [22:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_ConvertOut_real_sel_x_b;
    wire [24:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_ConvertOut_imag_sel_x_b;
    wire [24:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_ConvertOut_real_sel_x_b;
    wire [26:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_ConvertOut_imag_sel_x_b;
    wire [26:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_ConvertOut_real_sel_x_b;
    wire [4:0] Add_bit_select_b;
    wire [10:0] rightShiftStage0Idx1Rng1_uid1418_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_b;
    wire [11:0] rightShiftStage0Idx1_uid1420_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_q;
    wire [9:0] rightShiftStage0Idx2Rng2_uid1421_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_b;
    wire [1:0] rightShiftStage0Idx2Pad2_uid1422_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_q;
    wire [11:0] rightShiftStage0Idx2_uid1423_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_q;
    wire [8:0] rightShiftStage0Idx3Rng3_uid1424_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_b;
    wire [2:0] rightShiftStage0Idx3Pad3_uid1425_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_q;
    wire [11:0] rightShiftStage0Idx3_uid1426_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_q;
    wire [1:0] rightShiftStage0_uid1428_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_s;
    reg [11:0] rightShiftStage0_uid1428_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_q;
    wire [7:0] rightShiftStage1Idx1Rng4_uid1429_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_b;
    wire [3:0] rightShiftStage1Idx1Pad4_uid1430_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_q;
    wire [11:0] rightShiftStage1Idx1_uid1431_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_q;
    wire [3:0] rightShiftStage1Idx2Rng8_uid1432_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_b;
    wire [7:0] rightShiftStage1Idx2Pad8_uid1433_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_q;
    wire [11:0] rightShiftStage1Idx2_uid1434_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_q;
    wire [1:0] rightShiftStage1_uid1437_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_s;
    reg [11:0] rightShiftStage1_uid1437_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_q;
    wire [8:0] rightShiftStage0Idx1Rng1_uid1445_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_b;
    wire [9:0] rightShiftStage0Idx1_uid1447_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_q;
    wire [7:0] rightShiftStage0Idx2Rng2_uid1448_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_b;
    wire [9:0] rightShiftStage0Idx2_uid1450_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_q;
    wire [6:0] rightShiftStage0Idx3Rng3_uid1451_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_b;
    wire [9:0] rightShiftStage0Idx3_uid1453_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_q;
    wire [1:0] rightShiftStage0_uid1455_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_s;
    reg [9:0] rightShiftStage0_uid1455_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_q;
    wire [5:0] rightShiftStage1Idx1Rng4_uid1456_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_b;
    wire [9:0] rightShiftStage1Idx1_uid1458_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_q;
    wire [1:0] rightShiftStage1Idx2Rng8_uid1459_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_b;
    wire [9:0] rightShiftStage1Idx2_uid1461_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_q;
    wire [9:0] rightShiftStage1Idx3_uid1462_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_q;
    wire [1:0] rightShiftStage1_uid1464_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_s;
    reg [9:0] rightShiftStage1_uid1464_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_q;
    wire [10:0] rightShiftStage0Idx1Rng1_uid1472_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_b;
    wire [11:0] rightShiftStage0Idx1_uid1474_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_q;
    wire [9:0] rightShiftStage0Idx2Rng2_uid1475_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_b;
    wire [11:0] rightShiftStage0Idx2_uid1477_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_q;
    wire [8:0] rightShiftStage0Idx3Rng3_uid1478_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_b;
    wire [11:0] rightShiftStage0Idx3_uid1480_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_q;
    wire [1:0] rightShiftStage0_uid1482_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_s;
    reg [11:0] rightShiftStage0_uid1482_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_q;
    wire [7:0] rightShiftStage1Idx1Rng4_uid1483_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_b;
    wire [11:0] rightShiftStage1Idx1_uid1485_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_q;
    wire [3:0] rightShiftStage1Idx2Rng8_uid1486_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_b;
    wire [11:0] rightShiftStage1Idx2_uid1488_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_q;
    wire [1:0] rightShiftStage1_uid1491_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_s;
    reg [11:0] rightShiftStage1_uid1491_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_q;
    wire [18:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegateCos_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegCos_x_merged_a;
    wire [18:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegateCos_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegCos_x_merged_b;
    wire [18:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegateCos_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegCos_x_merged_i;
    wire [18:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegateCos_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegCos_x_merged_a1;
    wire [18:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegateCos_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegCos_x_merged_b1;
    logic [18:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegateCos_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegCos_x_merged_o;
    wire [17:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegateCos_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegCos_x_merged_q;
    wire [18:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegateSin_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegSin_x_merged_a;
    wire [18:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegateSin_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegSin_x_merged_b;
    wire [18:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegateSin_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegSin_x_merged_i;
    wire [18:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegateSin_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegSin_x_merged_a1;
    wire [18:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegateSin_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegSin_x_merged_b1;
    logic [18:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegateSin_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegSin_x_merged_o;
    wire [17:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegateSin_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegSin_x_merged_q;
    wire streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_OptimizedDualMem_x_a_reset0;
    wire [17:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_OptimizedDualMem_x_a_ia;
    wire [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_OptimizedDualMem_x_a_aa;
    wire [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_OptimizedDualMem_x_a_ab;
    wire [17:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_OptimizedDualMem_x_a_ir;
    wire [17:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_OptimizedDualMem_x_a_r;
    wire streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_OptimizedDualMem_x_b_reset0;
    wire [17:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_OptimizedDualMem_x_b_ia;
    wire [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_OptimizedDualMem_x_b_aa;
    wire [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_OptimizedDualMem_x_b_ab;
    wire [17:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_OptimizedDualMem_x_b_ir;
    wire [17:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_OptimizedDualMem_x_b_r;
    wire [18:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_a;
    wire [18:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_b;
    wire [18:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_i;
    wire [18:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_a1;
    wire [18:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_b1;
    logic [18:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_o;
    wire [17:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q;
    wire [18:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_a;
    wire [18:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_b;
    wire [18:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_i;
    wire [18:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_a1;
    wire [18:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_b1;
    logic [18:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_o;
    wire [17:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q;
    wire [17:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_a;
    wire [17:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_b;
    wire [17:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_i;
    wire [17:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_a1;
    wire [17:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_b1;
    logic [17:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_o;
    wire [16:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q;
    wire [17:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_a;
    wire [17:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_b;
    wire [17:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_i;
    wire [17:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_a1;
    wire [17:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_b1;
    logic [17:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_o;
    wire [16:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q;
    wire [21:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_a;
    wire [21:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_b;
    wire [21:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_i;
    wire [21:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_a1;
    wire [21:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_b1;
    logic [21:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_o;
    wire [20:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q;
    wire [21:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_a;
    wire [21:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_b;
    wire [21:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_i;
    wire [21:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_a1;
    wire [21:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_b1;
    logic [21:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_o;
    wire [20:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q;
    wire [20:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_a;
    wire [20:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_b;
    wire [20:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_i;
    wire [20:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_a1;
    wire [20:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_b1;
    logic [20:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_o;
    wire [19:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q;
    wire [20:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_a;
    wire [20:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_b;
    wire [20:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_i;
    wire [20:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_a1;
    wire [20:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_b1;
    logic [20:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_o;
    wire [19:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q;
    wire [23:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_a;
    wire [23:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_b;
    wire [23:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_i;
    wire [23:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_a1;
    wire [23:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_b1;
    logic [23:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_o;
    wire [22:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q;
    wire [23:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_a;
    wire [23:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_b;
    wire [23:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_i;
    wire [23:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_a1;
    wire [23:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_b1;
    logic [23:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_o;
    wire [22:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q;
    wire [22:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_a;
    wire [22:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_b;
    wire [22:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_i;
    wire [22:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_a1;
    wire [22:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_b1;
    logic [22:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_o;
    wire [21:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q;
    wire [22:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_a;
    wire [22:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_b;
    wire [22:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_i;
    wire [22:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_a1;
    wire [22:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_b1;
    logic [22:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_o;
    wire [21:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q;
    wire [25:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_a;
    wire [25:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_b;
    wire [25:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_i;
    wire [25:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_a1;
    wire [25:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_b1;
    logic [25:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_o;
    wire [24:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q;
    wire [25:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_a;
    wire [25:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_b;
    wire [25:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_i;
    wire [25:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_a1;
    wire [25:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_b1;
    logic [25:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_o;
    wire [24:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q;
    wire [24:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_a;
    wire [24:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_b;
    wire [24:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_i;
    wire [24:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_a1;
    wire [24:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_b1;
    logic [24:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_o;
    wire [23:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q;
    wire [24:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_a;
    wire [24:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_b;
    wire [24:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_i;
    wire [24:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_a1;
    wire [24:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_b1;
    logic [24:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_o;
    wire [23:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q;
    wire [27:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_imag_x_merged_a;
    wire [27:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_imag_x_merged_b;
    wire [27:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_imag_x_merged_i;
    wire [27:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_imag_x_merged_a1;
    wire [27:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_imag_x_merged_b1;
    logic [27:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_imag_x_merged_o;
    wire [26:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_imag_x_merged_q;
    wire [27:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_real_x_merged_a;
    wire [27:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_real_x_merged_b;
    wire [27:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_real_x_merged_i;
    wire [27:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_real_x_merged_a1;
    wire [27:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_real_x_merged_b1;
    logic [27:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_real_x_merged_o;
    wire [26:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_real_x_merged_q;
    wire [26:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_a;
    wire [26:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_b;
    wire [26:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_i;
    wire [26:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_a1;
    wire [26:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_b1;
    logic [26:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_o;
    wire [25:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q;
    wire [26:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_a;
    wire [26:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_b;
    wire [26:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_i;
    wire [26:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_a1;
    wire [26:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_b1;
    logic [26:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_o;
    wire [25:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q;
    wire [28:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_a;
    wire [28:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_b;
    wire [28:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_i;
    wire [28:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_a1;
    wire [28:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_b1;
    logic [28:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_o;
    wire [27:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q;
    wire [28:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_a;
    wire [28:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_b;
    wire [28:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_i;
    wire [28:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_a1;
    wire [28:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_b1;
    logic [28:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_o;
    wire [27:0] dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q;
    reg [17:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q;
    reg [17:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q;
    reg [17:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_RALUT_ROM_imag_x_repl_q;
    reg [17:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_RALUT_ROM_real_x_repl_q;
    reg [17:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q;
    reg [17:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q;
    reg [17:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_RALUT_ROM_imag_x_repl_q;
    reg [17:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_RALUT_ROM_real_x_repl_q;
    wire streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult2_x_merged_cma_reset;
    wire [17:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult2_x_merged_cma_a0;
    wire [17:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult2_x_merged_cma_c0;
    wire [17:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult2_x_merged_cma_a1;
    wire [17:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult2_x_merged_cma_c1;
    wire [36:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult2_x_merged_cma_s0;
    wire [36:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult2_x_merged_cma_qq0;
    reg [35:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult2_x_merged_cma_q;
    wire streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult2_x_merged_cma_ena0;
    wire streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult2_x_merged_cma_ena1;
    wire streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult2_x_merged_cma_ena2;
    wire streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult2_x_merged_cma_reset;
    wire [20:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult2_x_merged_cma_a0;
    wire [17:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult2_x_merged_cma_c0;
    wire [20:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult2_x_merged_cma_a1;
    wire [17:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult2_x_merged_cma_c1;
    wire [39:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult2_x_merged_cma_s0;
    wire [63:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult2_x_merged_cma_s1;
    wire [39:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult2_x_merged_cma_qq0;
    reg [38:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult2_x_merged_cma_q;
    wire streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult2_x_merged_cma_ena0;
    wire streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult2_x_merged_cma_ena1;
    wire streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult2_x_merged_cma_ena2;
    wire streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult2_x_merged_cma_reset;
    wire [22:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult2_x_merged_cma_a0;
    wire [17:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult2_x_merged_cma_c0;
    wire [22:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult2_x_merged_cma_a1;
    wire [17:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult2_x_merged_cma_c1;
    wire [41:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult2_x_merged_cma_s0;
    wire [63:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult2_x_merged_cma_s1;
    wire [41:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult2_x_merged_cma_qq0;
    reg [40:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult2_x_merged_cma_q;
    wire streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult2_x_merged_cma_ena0;
    wire streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult2_x_merged_cma_ena1;
    wire streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult2_x_merged_cma_ena2;
    wire streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult2_x_merged_cma_reset;
    wire [24:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult2_x_merged_cma_a0;
    wire [17:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult2_x_merged_cma_c0;
    wire [24:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult2_x_merged_cma_a1;
    wire [17:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult2_x_merged_cma_c1;
    wire [43:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult2_x_merged_cma_s0;
    wire [63:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult2_x_merged_cma_s1;
    wire [43:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult2_x_merged_cma_qq0;
    reg [42:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult2_x_merged_cma_q;
    wire streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult2_x_merged_cma_ena0;
    wire streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult2_x_merged_cma_ena1;
    wire streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult2_x_merged_cma_ena2;
    wire streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult2_x_merged_cma_reset;
    wire [26:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult2_x_merged_cma_a0;
    wire [17:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult2_x_merged_cma_c0;
    wire [26:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult2_x_merged_cma_a1;
    wire [17:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult2_x_merged_cma_c1;
    wire [45:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult2_x_merged_cma_s0;
    wire [63:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult2_x_merged_cma_s1;
    wire [45:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult2_x_merged_cma_qq0;
    reg [44:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult2_x_merged_cma_q;
    wire streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult2_x_merged_cma_ena0;
    wire streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult2_x_merged_cma_ena1;
    wire streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult2_x_merged_cma_ena2;
    wire streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult2_x_merged_cma_reset;
    wire [17:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult2_x_merged_cma_a0;
    wire [17:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult2_x_merged_cma_c0;
    wire [17:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult2_x_merged_cma_a1;
    wire [17:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult2_x_merged_cma_c1;
    wire [36:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult2_x_merged_cma_s0;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult2_x_merged_cma_sna;
    wire [36:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult2_x_merged_cma_qq0;
    reg [35:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult2_x_merged_cma_q;
    wire streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult2_x_merged_cma_ena0;
    wire streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult2_x_merged_cma_ena1;
    wire streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult2_x_merged_cma_ena2;
    wire streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult2_x_merged_cma_reset;
    wire [20:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult2_x_merged_cma_a0;
    wire [17:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult2_x_merged_cma_c0;
    wire [20:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult2_x_merged_cma_a1;
    wire [17:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult2_x_merged_cma_c1;
    wire [39:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult2_x_merged_cma_s0;
    wire [63:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult2_x_merged_cma_s1;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult2_x_merged_cma_sna;
    wire [39:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult2_x_merged_cma_qq0;
    reg [38:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult2_x_merged_cma_q;
    wire streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult2_x_merged_cma_ena0;
    wire streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult2_x_merged_cma_ena1;
    wire streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult2_x_merged_cma_ena2;
    wire streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult2_x_merged_cma_reset;
    wire [22:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult2_x_merged_cma_a0;
    wire [17:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult2_x_merged_cma_c0;
    wire [22:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult2_x_merged_cma_a1;
    wire [17:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult2_x_merged_cma_c1;
    wire [41:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult2_x_merged_cma_s0;
    wire [63:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult2_x_merged_cma_s1;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult2_x_merged_cma_sna;
    wire [41:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult2_x_merged_cma_qq0;
    reg [40:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult2_x_merged_cma_q;
    wire streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult2_x_merged_cma_ena0;
    wire streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult2_x_merged_cma_ena1;
    wire streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult2_x_merged_cma_ena2;
    wire streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult2_x_merged_cma_reset;
    wire [24:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult2_x_merged_cma_a0;
    wire [17:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult2_x_merged_cma_c0;
    wire [24:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult2_x_merged_cma_a1;
    wire [17:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult2_x_merged_cma_c1;
    wire [43:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult2_x_merged_cma_s0;
    wire [63:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult2_x_merged_cma_s1;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult2_x_merged_cma_sna;
    wire [43:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult2_x_merged_cma_qq0;
    reg [42:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult2_x_merged_cma_q;
    wire streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult2_x_merged_cma_ena0;
    wire streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult2_x_merged_cma_ena1;
    wire streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult2_x_merged_cma_ena2;
    wire streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult2_x_merged_cma_reset;
    wire [26:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult2_x_merged_cma_a0;
    wire [17:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult2_x_merged_cma_c0;
    wire [26:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult2_x_merged_cma_a1;
    wire [17:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult2_x_merged_cma_c1;
    wire [45:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult2_x_merged_cma_s0;
    wire [63:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult2_x_merged_cma_s1;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult2_x_merged_cma_sna;
    wire [45:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult2_x_merged_cma_qq0;
    reg [44:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult2_x_merged_cma_q;
    wire streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult2_x_merged_cma_ena0;
    wire streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult2_x_merged_cma_ena1;
    wire streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult2_x_merged_cma_ena2;
    wire [18:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_rnd_x_shift_q;
    wire [18:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_rnd_x_shift_qint;
    wire [18:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_real_rnd_x_shift_q;
    wire [18:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_real_rnd_x_shift_qint;
    wire [18:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertOut_imag_rnd_x_shift_q;
    wire [35:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertOut_imag_rnd_x_shift_qint;
    wire [19:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertOut_imag_rnd_x_bs_in;
    wire [19:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertOut_imag_rnd_x_bs_b;
    wire [18:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertOut_real_rnd_x_shift_q;
    wire [35:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertOut_real_rnd_x_shift_qint;
    wire [19:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertOut_real_rnd_x_bs_in;
    wire [19:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertOut_real_rnd_x_bs_b;
    wire [21:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_ConvertOut_imag_rnd_x_shift_q;
    wire [38:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_ConvertOut_imag_rnd_x_shift_qint;
    wire [22:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_ConvertOut_imag_rnd_x_bs_in;
    wire [22:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_ConvertOut_imag_rnd_x_bs_b;
    wire [21:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_ConvertOut_real_rnd_x_shift_q;
    wire [38:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_ConvertOut_real_rnd_x_shift_qint;
    wire [22:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_ConvertOut_real_rnd_x_bs_in;
    wire [22:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_ConvertOut_real_rnd_x_bs_b;
    wire [23:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_ConvertOut_imag_rnd_x_shift_q;
    wire [40:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_ConvertOut_imag_rnd_x_shift_qint;
    wire [24:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_ConvertOut_imag_rnd_x_bs_in;
    wire [24:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_ConvertOut_imag_rnd_x_bs_b;
    wire [23:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_ConvertOut_real_rnd_x_shift_q;
    wire [40:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_ConvertOut_real_rnd_x_shift_qint;
    wire [24:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_ConvertOut_real_rnd_x_bs_in;
    wire [24:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_ConvertOut_real_rnd_x_bs_b;
    wire [25:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_ConvertOut_imag_rnd_x_shift_q;
    wire [42:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_ConvertOut_imag_rnd_x_shift_qint;
    wire [26:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_ConvertOut_imag_rnd_x_bs_in;
    wire [26:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_ConvertOut_imag_rnd_x_bs_b;
    wire [25:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_ConvertOut_real_rnd_x_shift_q;
    wire [42:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_ConvertOut_real_rnd_x_shift_qint;
    wire [26:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_ConvertOut_real_rnd_x_bs_in;
    wire [26:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_ConvertOut_real_rnd_x_bs_b;
    wire [27:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_ConvertOut_imag_rnd_x_shift_q;
    wire [44:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_ConvertOut_imag_rnd_x_shift_qint;
    wire [28:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_ConvertOut_imag_rnd_x_bs_in;
    wire [28:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_ConvertOut_imag_rnd_x_bs_b;
    wire [27:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_ConvertOut_real_rnd_x_shift_q;
    wire [44:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_ConvertOut_real_rnd_x_shift_qint;
    wire [28:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_ConvertOut_real_rnd_x_bs_in;
    wire [28:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_ConvertOut_real_rnd_x_bs_b;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_BitExtract1_x_bit_select_merged_b;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_BitExtract1_x_bit_select_merged_c;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_BitExtract1_x_bit_select_merged_b;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_BitExtract1_x_bit_select_merged_c;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BitExtract1_x_bit_select_merged_b;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BitExtract1_x_bit_select_merged_c;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BitExtract1_x_bit_select_merged_b;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BitExtract1_x_bit_select_merged_c;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BitExtract1_x_bit_select_merged_b;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BitExtract1_x_bit_select_merged_c;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BitExtract1_x_bit_select_merged_b;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BitExtract1_x_bit_select_merged_c;
    wire [1:0] rightShiftStageSel0Dto0_uid1427_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_bit_select_merged_b;
    wire [1:0] rightShiftStageSel0Dto0_uid1427_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_bit_select_merged_c;
    wire [1:0] rightShiftStageSel0Dto0_uid1454_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_bit_select_merged_b;
    wire [1:0] rightShiftStageSel0Dto0_uid1454_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_bit_select_merged_c;
    wire [1:0] rightShiftStageSel0Dto0_uid1481_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_bit_select_merged_b;
    wire [1:0] rightShiftStageSel0Dto0_uid1481_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_bit_select_merged_c;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_Q13_x_bit_select_merged_b;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_Q13_x_bit_select_merged_c;
    wire [1:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_BitExtract5_x_bit_select_merged_b;
    wire [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_BitExtract5_x_bit_select_merged_c;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_BitExtract1_x_bit_select_merged_b;
    wire [11:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_BitExtract1_x_bit_select_merged_c;
    wire [0:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NonZero_x_bit_select_merged_b;
    wire [9:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NonZero_x_bit_select_merged_c;
    wire [5:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_ExtractIndex_x_bit_select_merged_b;
    wire [5:0] streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_ExtractIndex_x_bit_select_merged_c;
    reg [0:0] redist0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NonZero_x_bit_select_merged_b_2_q;
    reg [0:0] redist0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NonZero_x_bit_select_merged_b_2_delay_0;
    reg [1:0] redist1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_BitExtract5_x_bit_select_merged_b_2_q;
    reg [1:0] redist1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_BitExtract5_x_bit_select_merged_b_2_delay_0;
    reg [0:0] redist2_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_Q13_x_bit_select_merged_c_1_q;
    reg [17:0] redist3_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_RALUT_ROM_real_x_repl_q_1_q;
    reg [17:0] redist4_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_RALUT_ROM_imag_x_repl_q_1_q;
    reg [17:0] redist5_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q_1_q;
    reg [17:0] redist6_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q_1_q;
    reg [17:0] redist7_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_RALUT_ROM_real_x_repl_q_1_q;
    reg [17:0] redist8_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_RALUT_ROM_imag_x_repl_q_1_q;
    reg [27:0] redist9_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_2_q;
    reg [27:0] redist10_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_3_q;
    reg [27:0] redist11_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_2_q;
    reg [27:0] redist12_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_3_q;
    reg [25:0] redist14_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_9_q;
    reg [25:0] redist16_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_9_q;
    reg [26:0] redist17_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_real_x_merged_q_4_q;
    reg [26:0] redist17_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_real_x_merged_q_4_delay_0;
    reg [26:0] redist17_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_real_x_merged_q_4_delay_1;
    reg [26:0] redist18_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_real_x_merged_q_5_q;
    reg [26:0] redist19_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_imag_x_merged_q_4_q;
    reg [26:0] redist19_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_imag_x_merged_q_4_delay_0;
    reg [26:0] redist19_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_imag_x_merged_q_4_delay_1;
    reg [26:0] redist20_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_imag_x_merged_q_5_q;
    reg [23:0] redist22_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_33_q;
    reg [23:0] redist24_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_33_q;
    reg [24:0] redist26_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_17_q;
    reg [24:0] redist28_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_17_q;
    reg [21:0] redist30_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_129_q;
    reg [21:0] redist32_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_129_q;
    reg [22:0] redist34_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_65_q;
    reg [22:0] redist36_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_65_q;
    reg [19:0] redist38_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_513_q;
    reg [19:0] redist40_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_513_q;
    reg [20:0] redist42_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_257_q;
    reg [20:0] redist44_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_257_q;
    reg [16:0] redist46_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2049_q;
    reg [16:0] redist48_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2049_q;
    reg [17:0] redist50_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1025_q;
    reg [17:0] redist52_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1025_q;
    reg [17:0] redist53_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegateSin_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegSin_x_merged_q_2_q;
    reg [17:0] redist54_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegateCos_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegCos_x_merged_q_1_q;
    reg [26:0] redist55_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_ConvertOut_real_sel_x_b_1_q;
    reg [26:0] redist56_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_ConvertOut_imag_sel_x_b_2_q;
    reg [26:0] redist56_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_ConvertOut_imag_sel_x_b_2_delay_0;
    reg [24:0] redist57_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_ConvertOut_real_sel_x_b_1_q;
    reg [24:0] redist58_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_ConvertOut_imag_sel_x_b_1_q;
    reg [17:0] redist59_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_real_sel_x_b_1_q;
    reg [17:0] redist60_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_sel_x_b_1_q;
    reg [12:0] redist61_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q;
    reg [12:0] redist62_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_Add_PostCast_primWireOut_sel_x_b_1_q;
    reg [11:0] redist63_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Add_PostCast_primWireOut_sel_x_b_1_q;
    reg [11:0] redist64_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_AddSLoad_PostCast_primWireOut_sel_x_b_1_q;
    reg [9:0] redist65_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Add_PostCast_primWireOut_sel_x_b_1_q;
    reg [11:0] redist66_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Add_PostCast_primWireOut_sel_x_b_1_q;
    reg [27:0] redist67_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle_NegateRe_PostCast_primWireOut_sel_x_b_1_q;
    reg [27:0] redist68_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_OutMux_real_x_q_2_q;
    reg [25:0] redist69_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_TrivialTwiddle_NegateRe_PostCast_primWireOut_sel_x_b_1_q;
    reg [25:0] redist70_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_OutMux_imag_x_q_1_q;
    reg [26:0] redist71_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_OutMux_real_x_q_2_q;
    reg [26:0] redist71_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_OutMux_real_x_q_2_delay_0;
    reg [23:0] redist72_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_TrivialTwiddle_NegateRe_PostCast_primWireOut_sel_x_b_1_q;
    reg [5:0] redist73_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q;
    reg [5:0] redist74_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q;
    reg [23:0] redist75_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_OutMux_imag_x_q_1_q;
    reg [4:0] redist76_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q;
    reg [4:0] redist77_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q;
    reg [24:0] redist78_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_OutMux_real_x_q_2_q;
    reg [24:0] redist78_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_OutMux_real_x_q_2_delay_0;
    reg [21:0] redist79_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_TrivialTwiddle_NegateRe_PostCast_primWireOut_sel_x_b_1_q;
    reg [7:0] redist80_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q;
    reg [7:0] redist81_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q;
    reg [21:0] redist82_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_OutMux_imag_x_q_1_q;
    reg [6:0] redist83_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q;
    reg [6:0] redist84_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q;
    reg [22:0] redist85_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_OutMux_real_x_q_2_q;
    reg [22:0] redist85_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_OutMux_real_x_q_2_delay_0;
    reg [9:0] redist86_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q;
    reg [9:0] redist87_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q;
    reg [19:0] redist88_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_OutMux_imag_x_q_2_q;
    reg [8:0] redist89_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q;
    reg [8:0] redist90_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q;
    reg [20:0] redist91_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_OutMux_real_x_q_2_q;
    reg [20:0] redist91_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_OutMux_real_x_q_2_delay_0;
    reg [19:0] redist92_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_TrivialTwiddle_NegateRe_PostCast_primWireOut_sel_x_b_1_q;
    reg [9:0] redist93_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q;
    reg [9:0] redist94_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q;
    reg [9:0] redist95_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q;
    reg [9:0] redist96_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q;
    reg [9:0] redist97_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q;
    reg [9:0] redist98_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q;
    reg [9:0] redist99_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q;
    reg [9:0] redist100_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q;
    reg [16:0] redist101_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_OutMux_real_x_q_2_q;
    reg [9:0] redist102_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q;
    reg [9:0] redist103_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q;
    reg [9:0] redist104_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q;
    reg [9:0] redist105_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q;
    reg [16:0] redist106_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_TrivialTwiddle_NegateRe_PostCast_primWireOut_sel_x_b_1_q;
    reg [3:0] redist107_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Counter_x_q_1_q;
    reg [5:0] redist108_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Counter_x_q_1_q;
    reg [3:0] redist109_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_ExtractCount_x_b_1_q;
    reg [27:0] redist110_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle_Mux4_x_q_2_q;
    reg [27:0] redist110_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle_Mux4_x_q_2_delay_0;
    reg [27:0] redist111_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle_Mux3_x_q_2_q;
    reg [27:0] redist111_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle_Mux3_x_q_2_delay_0;
    reg [0:0] redist112_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_And_x_q_2_q;
    reg [0:0] redist113_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_And_x_q_3_q;
    reg [0:0] redist114_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_And_x_q_4_q;
    reg [0:0] redist115_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_And1_x_q_1_q;
    reg [0:0] redist116_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_And_x_q_2_q;
    reg [0:0] redist117_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_And_x_q_3_q;
    reg [0:0] redist118_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_And1_x_q_2_q;
    reg [0:0] redist119_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_And1_x_q_3_q;
    reg [0:0] redist120_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_And_x_q_1_q;
    reg [0:0] redist121_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PM_BitExtract_x_b_1_q;
    reg [0:0] redist122_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PD_BitExtract1_x_b_1_q;
    reg [0:0] redist123_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PD_EdgeDetect_Xor_x_q_1_q;
    reg [0:0] redist124_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PD_BitExtract1_x_b_1_q;
    reg [0:0] redist125_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_And_x_q_2_q;
    reg [0:0] redist126_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_And_x_q_3_q;
    reg [0:0] redist127_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_6_q;
    reg [0:0] redist128_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_7_q;
    reg [0:0] redist129_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_17_q;
    reg [0:0] redist130_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_18_q;
    reg [0:0] redist131_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_23_q;
    reg [0:0] redist131_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_23_delay_0;
    reg [0:0] redist131_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_23_delay_1;
    reg [0:0] redist131_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_23_delay_2;
    reg [0:0] redist131_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_23_delay_3;
    reg [0:0] redist132_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_29_q;
    reg [0:0] redist133_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_30_q;
    reg [0:0] redist134_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_35_q;
    reg [0:0] redist134_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_35_delay_0;
    reg [0:0] redist134_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_35_delay_1;
    reg [0:0] redist134_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_35_delay_2;
    reg [0:0] redist134_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_35_delay_3;
    reg [0:0] redist135_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_36_q;
    reg [0:0] redist136_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_39_q;
    reg [0:0] redist136_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_39_delay_0;
    reg [0:0] redist136_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_39_delay_1;
    reg [0:0] redist137_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PD_BitExtract1_x_b_1_q;
    reg [0:0] redist138_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_27_q;
    reg [0:0] redist139_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_28_q;
    reg [0:0] redist140_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_36_q;
    reg [0:0] redist141_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_37_q;
    reg [0:0] redist142_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_41_q;
    reg [0:0] redist142_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_41_delay_0;
    reg [0:0] redist142_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_41_delay_1;
    reg [0:0] redist142_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_41_delay_2;
    reg [0:0] redist143_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_42_q;
    reg [0:0] redist144_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_44_q;
    reg [0:0] redist144_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_44_delay_0;
    reg [0:0] redist145_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_45_q;
    reg [0:0] redist146_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_46_q;
    reg [0:0] redist147_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_48_q;
    reg [0:0] redist147_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_48_delay_0;
    reg [0:0] redist148_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_50_q;
    reg [0:0] redist148_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_50_delay_0;
    reg [0:0] redist149_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_51_q;
    reg [0:0] redist150_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_BitExtract1_x_b_1_q;
    reg [0:0] redist152_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_And1_x_q_2_q;
    reg [0:0] redist153_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_And1_x_q_3_q;
    reg [0:0] redist154_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_And_x_q_1_q;
    reg [3:0] redist155_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_latch_1L_Mux_x_q_1_q;
    reg [0:0] redist156_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM_BitExtract_x_b_5_q;
    reg [0:0] redist156_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM_BitExtract_x_b_5_delay_0;
    reg [0:0] redist156_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM_BitExtract_x_b_5_delay_1;
    reg [0:0] redist156_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM_BitExtract_x_b_5_delay_2;
    reg [0:0] redist156_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM_BitExtract_x_b_5_delay_3;
    reg [0:0] redist157_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM_BitExtract_x_b_6_q;
    reg [0:0] redist158_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PD_BitExtract1_x_b_1_q;
    reg [0:0] redist159_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PD_EdgeDetect_Xor_x_q_1_q;
    reg [0:0] redist160_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PD_BitExtract1_x_b_1_q;
    reg [0:0] redist161_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_And_x_q_2_q;
    reg [0:0] redist162_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_And_x_q_3_q;
    reg [0:0] redist163_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM_BitExtract_x_b_1_q;
    reg [0:0] redist164_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM_BitExtract_x_b_10_q;
    reg [0:0] redist165_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM_BitExtract_x_b_11_q;
    reg [0:0] redist166_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PD_BitExtract1_x_b_1_q;
    reg [0:0] redist167_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_2_q;
    reg [0:0] redist168_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PD_BitExtract1_x_b_1_q;
    reg [3:0] redist169_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_drop_L1_Mux_x_q_1_q;
    reg [3:0] redist170_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_drop_L0_Mux_x_q_2_q;
    reg [3:0] redist170_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_drop_L0_Mux_x_q_2_delay_0;
    reg [0:0] redist171_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_And1_x_q_2_q;
    reg [0:0] redist172_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_And1_x_q_3_q;
    reg [0:0] redist173_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_And_x_q_1_q;
    reg [0:0] redist174_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PD_BitExtract1_x_b_1_q;
    reg [0:0] redist175_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PD_BitExtract1_x_b_2_q;
    reg [0:0] redist176_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_3_q;
    reg [0:0] redist176_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_3_delay_0;
    reg [0:0] redist176_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_3_delay_1;
    reg [0:0] redist177_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PD_BitExtract1_x_b_1_q;
    reg [3:0] redist178_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_drop_L1_Mux_x_q_3_q;
    reg [3:0] redist178_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_drop_L1_Mux_x_q_3_delay_0;
    reg [3:0] redist179_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_drop_L0_Mux_x_q_1_q;
    reg [0:0] redist180_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM_BitExtract_x_b_1_q;
    reg [0:0] redist181_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM_BitExtract_x_b_2_q;
    reg [0:0] redist182_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM_BitExtract_x_b_6_q;
    reg [0:0] redist182_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM_BitExtract_x_b_6_delay_0;
    reg [0:0] redist182_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM_BitExtract_x_b_6_delay_1;
    reg [0:0] redist182_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM_BitExtract_x_b_6_delay_2;
    reg [0:0] redist183_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM_BitExtract_x_b_7_q;
    reg [0:0] redist184_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PD_BitExtract1_x_b_1_q;
    reg [0:0] redist185_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_2_q;
    reg [0:0] redist185_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_2_delay_0;
    reg [0:0] redist186_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PD_BitExtract1_x_b_1_q;
    reg [3:0] redist187_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_drop_L1_Mux_x_q_2_q;
    reg [3:0] redist188_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_drop_L0_Mux_x_q_1_q;
    reg [0:0] redist189_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_And_x_q_1_q;
    reg [0:0] redist190_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_Mux5_x_q_2_q;
    reg [0:0] redist191_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_And_x_q_2_q;
    reg [0:0] redist192_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_Mux5_x_q_2_q;
    reg [0:0] redist193_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_Mux3_x_q_2_q;
    reg [0:0] redist194_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_And_x_q_1_q;
    reg [0:0] redist195_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PM_BitExtract_x_b_1_q;
    reg [0:0] redist196_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PD_BitExtract1_x_b_1_q;
    reg [0:0] redist197_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PD_BitExtract1_x_b_1_q;
    reg [0:0] redist198_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PD_BitExtract1_x_b_1_q;
    reg [0:0] redist199_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PD_BitExtract1_x_b_1_q;
    reg [0:0] redist200_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PD_EdgeDetect_Xor_x_q_1_q;
    reg [0:0] redist201_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PD_BitExtract1_x_b_1_q;
    reg [0:0] redist202_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PD_BitExtract1_x_b_1_q;
    reg [0:0] redist203_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PD_BitExtract1_x_b_1_q;
    reg [0:0] redist204_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PD_BitExtract1_x_b_1_q;
    reg [3:0] redist205_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L3_Mux_x_q_1_q;
    reg [3:0] redist206_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L2_Mux_x_q_2_q;
    reg [3:0] redist206_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L2_Mux_x_q_2_delay_0;
    reg [3:0] redist207_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L1_Mux_x_q_2_q;
    reg [3:0] redist207_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L1_Mux_x_q_2_delay_0;
    reg [0:0] redist208_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_And_x_q_1_q;
    reg [0:0] redist209_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PM_BitExtract_x_b_3_q;
    reg [0:0] redist209_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PM_BitExtract_x_b_3_delay_0;
    reg [0:0] redist209_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PM_BitExtract_x_b_3_delay_1;
    reg [0:0] redist210_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PD_BitExtract1_x_b_1_q;
    reg [0:0] redist211_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PD_BitExtract1_x_b_1_q;
    reg [0:0] redist212_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PD_EdgeDetect_Xor_x_q_6_q;
    reg [0:0] redist213_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PD_BitExtract1_x_b_1_q;
    reg [0:0] redist214_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PD_BitExtract1_x_b_1_q;
    reg [3:0] redist215_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L2_Mux_x_q_3_q;
    reg [3:0] redist215_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L2_Mux_x_q_3_delay_0;
    reg [3:0] redist216_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L2_Mux_x_q_5_q;
    reg [3:0] redist216_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L2_Mux_x_q_5_delay_0;
    reg [3:0] redist217_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L2_Mux_x_q_6_q;
    reg [3:0] redist218_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L1_Mux_x_q_1_q;
    reg [3:0] redist219_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L0_Mux_x_q_2_q;
    reg [3:0] redist219_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L0_Mux_x_q_2_delay_0;
    reg [0:0] redist220_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_Mux5_x_q_2_q;
    reg [0:0] redist221_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_And_x_q_2_q;
    reg [0:0] redist222_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_Mux5_x_q_3_q;
    reg [0:0] redist222_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_Mux5_x_q_3_delay_0;
    reg [0:0] redist223_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_Mux5_x_q_4_q;
    reg [0:0] redist224_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_And_x_q_2_q;
    reg [0:0] redist225_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_Mux3_x_q_2_q;
    reg [3:0] redist226_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_SizeLUT_x_q_4_q;
    reg [3:0] redist226_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_SizeLUT_x_q_4_delay_0;
    reg [3:0] redist226_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_SizeLUT_x_q_4_delay_1;
    reg [0:0] redist227_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_RISING_EDGE1_And_x_q_3_q;
    reg [0:0] redist227_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_RISING_EDGE1_And_x_q_3_delay_0;
    reg [0:0] redist228_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_RISING_EDGE1_And_x_q_17_q;
    reg [0:0] redist229_channel_FFT1_in_cunroll_x_in_1_v_tpl_2_q;
    reg [0:0] redist229_channel_FFT1_in_cunroll_x_in_1_v_tpl_2_delay_0;
    reg [0:0] redist230_channel_FFT1_in_cunroll_x_in_1_v_tpl_4_q;
    reg [0:0] redist230_channel_FFT1_in_cunroll_x_in_1_v_tpl_4_delay_0;
    reg [0:0] redist232_channel_FFT1_in_cunroll_x_in_3_sop_tpl_1_q;
    reg [3:0] redist233_channel_FFT1_in_cunroll_x_in_6_size_tpl_2_q;
    reg [3:0] redist233_channel_FFT1_in_cunroll_x_in_6_size_tpl_2_delay_0;
    reg [1:0] redist238_channel_FFT1_in_cunroll_x_in_8_eAxC_no_tpl_17_q;
    reg [3:0] redist240_Add_PostCast_primWireOut_sel_x_b_1_q;
    reg [1:0] redist242_FIFO3_q_50_q;
    wire redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_mem_reset0;
    wire redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_mem_ena_OrRstB;
    wire [25:0] redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_mem_ia;
    wire [2:0] redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_mem_aa;
    wire [2:0] redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_mem_ab;
    wire [25:0] redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_mem_iq;
    wire [25:0] redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_mem_q;
    wire [2:0] redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_rdcnt_q;
    (* preserve_syn_only *) reg [2:0] redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_rdcnt_i;
    (* preserve_syn_only *) reg redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_rdcnt_eq;
    reg [2:0] redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_wraddr_q;
    wire [3:0] redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_mem_last_q;
    wire [3:0] redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_cmp_b;
    wire [0:0] redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_cmp_q;
    (* preserve_syn_only *) reg [0:0] redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_cmpReg_q;
    wire [0:0] redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_notEnable_q;
    wire [0:0] redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_nor_q;
    (* preserve_syn_only *) reg [0:0] redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_sticky_ena_q;
    wire [0:0] redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_enaAnd_q;
    wire redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_mem_reset0;
    wire redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_mem_ena_OrRstB;
    wire [25:0] redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_mem_ia;
    wire [2:0] redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_mem_aa;
    wire [2:0] redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_mem_ab;
    wire [25:0] redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_mem_iq;
    wire [25:0] redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_mem_q;
    wire [2:0] redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_rdcnt_q;
    (* preserve_syn_only *) reg [2:0] redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_rdcnt_i;
    (* preserve_syn_only *) reg redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_rdcnt_eq;
    reg [2:0] redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_wraddr_q;
    wire [3:0] redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_mem_last_q;
    wire [3:0] redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_cmp_b;
    wire [0:0] redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_cmp_q;
    (* preserve_syn_only *) reg [0:0] redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_cmpReg_q;
    wire [0:0] redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_notEnable_q;
    wire [0:0] redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_nor_q;
    (* preserve_syn_only *) reg [0:0] redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_sticky_ena_q;
    wire [0:0] redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_enaAnd_q;
    wire redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_mem_reset0;
    wire redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_mem_ena_OrRstB;
    wire [23:0] redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_mem_ia;
    wire [4:0] redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_mem_aa;
    wire [4:0] redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_mem_ab;
    wire [23:0] redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_mem_iq;
    wire [23:0] redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_mem_q;
    wire [4:0] redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_rdcnt_q;
    (* preserve_syn_only *) reg [4:0] redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_rdcnt_i;
    (* preserve_syn_only *) reg redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_rdcnt_eq;
    reg [4:0] redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_wraddr_q;
    wire [5:0] redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_mem_last_q;
    wire [5:0] redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_cmp_b;
    wire [0:0] redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_cmp_q;
    (* preserve_syn_only *) reg [0:0] redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_cmpReg_q;
    wire [0:0] redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_notEnable_q;
    wire [0:0] redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_nor_q;
    (* preserve_syn_only *) reg [0:0] redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_sticky_ena_q;
    wire [0:0] redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_enaAnd_q;
    wire redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_mem_reset0;
    wire redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_mem_ena_OrRstB;
    wire [23:0] redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_mem_ia;
    wire [4:0] redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_mem_aa;
    wire [4:0] redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_mem_ab;
    wire [23:0] redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_mem_iq;
    wire [23:0] redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_mem_q;
    wire [4:0] redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_rdcnt_q;
    (* preserve_syn_only *) reg [4:0] redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_rdcnt_i;
    (* preserve_syn_only *) reg redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_rdcnt_eq;
    reg [4:0] redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_wraddr_q;
    wire [5:0] redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_mem_last_q;
    wire [5:0] redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_cmp_b;
    wire [0:0] redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_cmp_q;
    (* preserve_syn_only *) reg [0:0] redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_cmpReg_q;
    wire [0:0] redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_notEnable_q;
    wire [0:0] redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_nor_q;
    (* preserve_syn_only *) reg [0:0] redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_sticky_ena_q;
    wire [0:0] redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_enaAnd_q;
    wire redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_mem_reset0;
    wire redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_mem_ena_OrRstB;
    wire [24:0] redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_mem_ia;
    wire [3:0] redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_mem_aa;
    wire [3:0] redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_mem_ab;
    wire [24:0] redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_mem_iq;
    wire [24:0] redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_mem_q;
    wire [3:0] redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_rdcnt_q;
    (* preserve_syn_only *) reg [3:0] redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_rdcnt_i;
    (* preserve_syn_only *) reg redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_rdcnt_eq;
    reg [3:0] redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_wraddr_q;
    wire [4:0] redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_mem_last_q;
    wire [4:0] redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_cmp_b;
    wire [0:0] redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_cmp_q;
    (* preserve_syn_only *) reg [0:0] redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_cmpReg_q;
    wire [0:0] redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_notEnable_q;
    wire [0:0] redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_nor_q;
    (* preserve_syn_only *) reg [0:0] redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_sticky_ena_q;
    wire [0:0] redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_enaAnd_q;
    wire redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_mem_reset0;
    wire redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_mem_ena_OrRstB;
    wire [24:0] redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_mem_ia;
    wire [3:0] redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_mem_aa;
    wire [3:0] redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_mem_ab;
    wire [24:0] redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_mem_iq;
    wire [24:0] redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_mem_q;
    wire [3:0] redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_rdcnt_q;
    (* preserve_syn_only *) reg [3:0] redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_rdcnt_i;
    (* preserve_syn_only *) reg redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_rdcnt_eq;
    reg [3:0] redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_wraddr_q;
    wire [4:0] redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_mem_last_q;
    wire [4:0] redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_cmp_b;
    wire [0:0] redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_cmp_q;
    (* preserve_syn_only *) reg [0:0] redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_cmpReg_q;
    wire [0:0] redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_notEnable_q;
    wire [0:0] redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_nor_q;
    (* preserve_syn_only *) reg [0:0] redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_sticky_ena_q;
    wire [0:0] redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_enaAnd_q;
    wire redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_mem_reset0;
    wire redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_mem_ena_OrRstB;
    wire [21:0] redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_mem_ia;
    wire [6:0] redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_mem_aa;
    wire [6:0] redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_mem_ab;
    wire [21:0] redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_mem_iq;
    wire [21:0] redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_mem_q;
    wire [6:0] redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_rdcnt_q;
    (* preserve_syn_only *) reg [6:0] redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_rdcnt_i;
    (* preserve_syn_only *) reg redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_rdcnt_eq;
    reg [6:0] redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_wraddr_q;
    wire [7:0] redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_mem_last_q;
    wire [7:0] redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_cmp_b;
    wire [0:0] redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_cmp_q;
    reg [0:0] redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_cmpReg_q;
    wire [0:0] redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_notEnable_q;
    wire [0:0] redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_nor_q;
    reg [0:0] redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_sticky_ena_q;
    wire [0:0] redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_enaAnd_q;
    wire redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_mem_reset0;
    wire redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_mem_ena_OrRstB;
    wire [21:0] redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_mem_ia;
    wire [6:0] redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_mem_aa;
    wire [6:0] redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_mem_ab;
    wire [21:0] redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_mem_iq;
    wire [21:0] redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_mem_q;
    wire [6:0] redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_rdcnt_q;
    (* preserve_syn_only *) reg [6:0] redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_rdcnt_i;
    (* preserve_syn_only *) reg redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_rdcnt_eq;
    reg [6:0] redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_wraddr_q;
    wire [7:0] redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_mem_last_q;
    wire [7:0] redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_cmp_b;
    wire [0:0] redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_cmp_q;
    reg [0:0] redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_cmpReg_q;
    wire [0:0] redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_notEnable_q;
    wire [0:0] redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_nor_q;
    reg [0:0] redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_sticky_ena_q;
    wire [0:0] redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_enaAnd_q;
    wire redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_mem_reset0;
    wire redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_mem_ena_OrRstB;
    wire [22:0] redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_mem_ia;
    wire [5:0] redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_mem_aa;
    wire [5:0] redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_mem_ab;
    wire [22:0] redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_mem_iq;
    wire [22:0] redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_mem_q;
    wire [5:0] redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_rdcnt_q;
    (* preserve_syn_only *) reg [5:0] redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_rdcnt_i;
    (* preserve_syn_only *) reg redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_rdcnt_eq;
    reg [5:0] redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_wraddr_q;
    wire [6:0] redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_mem_last_q;
    wire [6:0] redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_cmp_b;
    wire [0:0] redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_cmp_q;
    reg [0:0] redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_cmpReg_q;
    wire [0:0] redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_notEnable_q;
    wire [0:0] redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_nor_q;
    reg [0:0] redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_sticky_ena_q;
    wire [0:0] redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_enaAnd_q;
    wire redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_mem_reset0;
    wire redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_mem_ena_OrRstB;
    wire [22:0] redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_mem_ia;
    wire [5:0] redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_mem_aa;
    wire [5:0] redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_mem_ab;
    wire [22:0] redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_mem_iq;
    wire [22:0] redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_mem_q;
    wire [5:0] redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_rdcnt_q;
    (* preserve_syn_only *) reg [5:0] redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_rdcnt_i;
    (* preserve_syn_only *) reg redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_rdcnt_eq;
    reg [5:0] redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_wraddr_q;
    wire [6:0] redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_mem_last_q;
    wire [6:0] redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_cmp_b;
    wire [0:0] redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_cmp_q;
    reg [0:0] redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_cmpReg_q;
    wire [0:0] redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_notEnable_q;
    wire [0:0] redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_nor_q;
    reg [0:0] redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_sticky_ena_q;
    wire [0:0] redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_enaAnd_q;
    wire redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_mem_reset0;
    wire redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_mem_ena_OrRstB;
    wire [19:0] redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_mem_ia;
    wire [8:0] redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_mem_aa;
    wire [8:0] redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_mem_ab;
    wire [19:0] redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_mem_iq;
    wire [19:0] redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_mem_q;
    wire [8:0] redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_rdcnt_q;
    (* preserve_syn_only *) reg [8:0] redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_rdcnt_i;
    (* preserve_syn_only *) reg redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_rdcnt_eq;
    reg [8:0] redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_wraddr_q;
    wire [9:0] redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_mem_last_q;
    wire [9:0] redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_cmp_b;
    wire [0:0] redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_cmp_q;
    reg [0:0] redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_cmpReg_q;
    wire [0:0] redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_notEnable_q;
    wire [0:0] redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_nor_q;
    reg [0:0] redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_sticky_ena_q;
    wire [0:0] redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_enaAnd_q;
    wire redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_mem_reset0;
    wire redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_mem_ena_OrRstB;
    wire [19:0] redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_mem_ia;
    wire [8:0] redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_mem_aa;
    wire [8:0] redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_mem_ab;
    wire [19:0] redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_mem_iq;
    wire [19:0] redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_mem_q;
    wire [8:0] redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_rdcnt_q;
    (* preserve_syn_only *) reg [8:0] redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_rdcnt_i;
    (* preserve_syn_only *) reg redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_rdcnt_eq;
    reg [8:0] redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_wraddr_q;
    wire [9:0] redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_mem_last_q;
    wire [9:0] redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_cmp_b;
    wire [0:0] redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_cmp_q;
    reg [0:0] redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_cmpReg_q;
    wire [0:0] redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_notEnable_q;
    wire [0:0] redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_nor_q;
    reg [0:0] redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_sticky_ena_q;
    wire [0:0] redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_enaAnd_q;
    wire redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_mem_reset0;
    wire redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_mem_ena_OrRstB;
    wire [20:0] redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_mem_ia;
    wire [7:0] redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_mem_aa;
    wire [7:0] redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_mem_ab;
    wire [20:0] redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_mem_iq;
    wire [20:0] redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_mem_q;
    wire [7:0] redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_rdcnt_q;
    (* preserve_syn_only *) reg [7:0] redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_rdcnt_i;
    (* preserve_syn_only *) reg redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_rdcnt_eq;
    reg [7:0] redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_wraddr_q;
    wire [8:0] redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_mem_last_q;
    wire [8:0] redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_cmp_b;
    wire [0:0] redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_cmp_q;
    reg [0:0] redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_cmpReg_q;
    wire [0:0] redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_notEnable_q;
    wire [0:0] redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_nor_q;
    reg [0:0] redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_sticky_ena_q;
    wire [0:0] redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_enaAnd_q;
    wire redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_mem_reset0;
    wire redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_mem_ena_OrRstB;
    wire [20:0] redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_mem_ia;
    wire [7:0] redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_mem_aa;
    wire [7:0] redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_mem_ab;
    wire [20:0] redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_mem_iq;
    wire [20:0] redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_mem_q;
    wire [7:0] redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_rdcnt_q;
    (* preserve_syn_only *) reg [7:0] redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_rdcnt_i;
    (* preserve_syn_only *) reg redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_rdcnt_eq;
    reg [7:0] redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_wraddr_q;
    wire [8:0] redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_mem_last_q;
    wire [8:0] redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_cmp_b;
    wire [0:0] redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_cmp_q;
    reg [0:0] redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_cmpReg_q;
    wire [0:0] redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_notEnable_q;
    wire [0:0] redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_nor_q;
    reg [0:0] redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_sticky_ena_q;
    wire [0:0] redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_enaAnd_q;
    wire redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_mem_reset0;
    wire redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_mem_ena_OrRstB;
    wire [16:0] redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_mem_ia;
    wire [10:0] redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_mem_aa;
    wire [10:0] redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_mem_ab;
    wire [16:0] redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_mem_iq;
    wire [16:0] redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_mem_q;
    wire [10:0] redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_rdcnt_q;
    (* preserve_syn_only *) reg [10:0] redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_rdcnt_i;
    (* preserve_syn_only *) reg redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_rdcnt_eq;
    reg [10:0] redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_wraddr_q;
    wire [11:0] redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_mem_last_q;
    wire [11:0] redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_cmp_b;
    wire [0:0] redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_cmp_q;
    reg [0:0] redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_cmpReg_q;
    wire [0:0] redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_notEnable_q;
    wire [0:0] redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_nor_q;
    reg [0:0] redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_sticky_ena_q;
    wire [0:0] redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_enaAnd_q;
    wire redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_mem_reset0;
    wire redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_mem_ena_OrRstB;
    wire [16:0] redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_mem_ia;
    wire [10:0] redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_mem_aa;
    wire [10:0] redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_mem_ab;
    wire [16:0] redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_mem_iq;
    wire [16:0] redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_mem_q;
    wire [10:0] redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_rdcnt_q;
    (* preserve_syn_only *) reg [10:0] redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_rdcnt_i;
    (* preserve_syn_only *) reg redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_rdcnt_eq;
    reg [10:0] redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_wraddr_q;
    wire [11:0] redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_mem_last_q;
    wire [11:0] redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_cmp_b;
    wire [0:0] redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_cmp_q;
    reg [0:0] redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_cmpReg_q;
    wire [0:0] redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_notEnable_q;
    wire [0:0] redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_nor_q;
    reg [0:0] redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_sticky_ena_q;
    wire [0:0] redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_enaAnd_q;
    wire redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_mem_reset0;
    wire redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_mem_ena_OrRstB;
    wire [17:0] redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_mem_ia;
    wire [9:0] redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_mem_aa;
    wire [9:0] redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_mem_ab;
    wire [17:0] redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_mem_iq;
    wire [17:0] redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_mem_q;
    wire [9:0] redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_rdcnt_q;
    (* preserve_syn_only *) reg [9:0] redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_rdcnt_i;
    (* preserve_syn_only *) reg redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_rdcnt_eq;
    reg [9:0] redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_wraddr_q;
    wire [10:0] redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_mem_last_q;
    wire [10:0] redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_cmp_b;
    wire [0:0] redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_cmp_q;
    reg [0:0] redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_cmpReg_q;
    wire [0:0] redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_notEnable_q;
    wire [0:0] redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_nor_q;
    reg [0:0] redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_sticky_ena_q;
    wire [0:0] redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_enaAnd_q;
    wire redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_mem_reset0;
    wire redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_mem_ena_OrRstB;
    wire [17:0] redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_mem_ia;
    wire [9:0] redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_mem_aa;
    wire [9:0] redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_mem_ab;
    wire [17:0] redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_mem_iq;
    wire [17:0] redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_mem_q;
    wire [9:0] redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_rdcnt_q;
    (* preserve_syn_only *) reg [9:0] redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_rdcnt_i;
    (* preserve_syn_only *) reg redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_rdcnt_eq;
    reg [9:0] redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_wraddr_q;
    wire [10:0] redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_mem_last_q;
    wire [10:0] redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_cmp_b;
    wire [0:0] redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_cmp_q;
    reg [0:0] redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_cmpReg_q;
    wire [0:0] redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_notEnable_q;
    wire [0:0] redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_nor_q;
    reg [0:0] redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_sticky_ena_q;
    wire [0:0] redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_enaAnd_q;
    wire redist151_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L0_Mux_x_q_28_mem_reset0;
    wire [3:0] redist151_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L0_Mux_x_q_28_mem_ia;
    wire [4:0] redist151_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L0_Mux_x_q_28_mem_aa;
    wire [4:0] redist151_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L0_Mux_x_q_28_mem_ab;
    wire [3:0] redist151_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L0_Mux_x_q_28_mem_iq;
    wire [3:0] redist151_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L0_Mux_x_q_28_mem_q;
    wire [4:0] redist151_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L0_Mux_x_q_28_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [4:0] redist151_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L0_Mux_x_q_28_wraddr_i = 5'b11111;
    wire [4:0] redist151_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L0_Mux_x_q_28_offset_q;
    wire [5:0] redist151_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L0_Mux_x_q_28_rdcnt_a;
    wire [5:0] redist151_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L0_Mux_x_q_28_rdcnt_b;
    logic [5:0] redist151_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L0_Mux_x_q_28_rdcnt_o;
    wire [5:0] redist151_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L0_Mux_x_q_28_rdcnt_q;
    wire redist231_channel_FFT1_in_cunroll_x_in_2_c_tpl_17_mem_reset0;
    wire [7:0] redist231_channel_FFT1_in_cunroll_x_in_2_c_tpl_17_mem_ia;
    wire [3:0] redist231_channel_FFT1_in_cunroll_x_in_2_c_tpl_17_mem_aa;
    wire [3:0] redist231_channel_FFT1_in_cunroll_x_in_2_c_tpl_17_mem_ab;
    wire [7:0] redist231_channel_FFT1_in_cunroll_x_in_2_c_tpl_17_mem_iq;
    wire [7:0] redist231_channel_FFT1_in_cunroll_x_in_2_c_tpl_17_mem_q;
    wire [3:0] redist231_channel_FFT1_in_cunroll_x_in_2_c_tpl_17_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [3:0] redist231_channel_FFT1_in_cunroll_x_in_2_c_tpl_17_wraddr_i = 4'b1111;
    wire [3:0] redist231_channel_FFT1_in_cunroll_x_in_2_c_tpl_17_offset_q;
    wire [4:0] redist231_channel_FFT1_in_cunroll_x_in_2_c_tpl_17_rdcnt_a;
    wire [4:0] redist231_channel_FFT1_in_cunroll_x_in_2_c_tpl_17_rdcnt_b;
    logic [4:0] redist231_channel_FFT1_in_cunroll_x_in_2_c_tpl_17_rdcnt_o;
    wire [4:0] redist231_channel_FFT1_in_cunroll_x_in_2_c_tpl_17_rdcnt_q;
    wire redist234_channel_FFT1_in_cunroll_x_in_4_real_d_tpl_9_mem_reset0;
    wire [15:0] redist234_channel_FFT1_in_cunroll_x_in_4_real_d_tpl_9_mem_ia;
    wire [2:0] redist234_channel_FFT1_in_cunroll_x_in_4_real_d_tpl_9_mem_aa;
    wire [2:0] redist234_channel_FFT1_in_cunroll_x_in_4_real_d_tpl_9_mem_ab;
    wire [15:0] redist234_channel_FFT1_in_cunroll_x_in_4_real_d_tpl_9_mem_iq;
    wire [15:0] redist234_channel_FFT1_in_cunroll_x_in_4_real_d_tpl_9_mem_q;
    wire [2:0] redist234_channel_FFT1_in_cunroll_x_in_4_real_d_tpl_9_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [2:0] redist234_channel_FFT1_in_cunroll_x_in_4_real_d_tpl_9_wraddr_i = 3'b111;
    wire [2:0] redist234_channel_FFT1_in_cunroll_x_in_4_real_d_tpl_9_offset_q;
    wire [3:0] redist234_channel_FFT1_in_cunroll_x_in_4_real_d_tpl_9_rdcnt_a;
    wire [3:0] redist234_channel_FFT1_in_cunroll_x_in_4_real_d_tpl_9_rdcnt_b;
    logic [3:0] redist234_channel_FFT1_in_cunroll_x_in_4_real_d_tpl_9_rdcnt_o;
    wire [3:0] redist234_channel_FFT1_in_cunroll_x_in_4_real_d_tpl_9_rdcnt_q;
    wire redist235_channel_FFT1_in_cunroll_x_in_4_imag_d_tpl_10_mem_reset0;
    wire [15:0] redist235_channel_FFT1_in_cunroll_x_in_4_imag_d_tpl_10_mem_ia;
    wire [3:0] redist235_channel_FFT1_in_cunroll_x_in_4_imag_d_tpl_10_mem_aa;
    wire [3:0] redist235_channel_FFT1_in_cunroll_x_in_4_imag_d_tpl_10_mem_ab;
    wire [15:0] redist235_channel_FFT1_in_cunroll_x_in_4_imag_d_tpl_10_mem_iq;
    wire [15:0] redist235_channel_FFT1_in_cunroll_x_in_4_imag_d_tpl_10_mem_q;
    wire [3:0] redist235_channel_FFT1_in_cunroll_x_in_4_imag_d_tpl_10_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [3:0] redist235_channel_FFT1_in_cunroll_x_in_4_imag_d_tpl_10_wraddr_i = 4'b1111;
    wire [3:0] redist235_channel_FFT1_in_cunroll_x_in_4_imag_d_tpl_10_offset_q;
    wire [4:0] redist235_channel_FFT1_in_cunroll_x_in_4_imag_d_tpl_10_rdcnt_a;
    wire [4:0] redist235_channel_FFT1_in_cunroll_x_in_4_imag_d_tpl_10_rdcnt_b;
    logic [4:0] redist235_channel_FFT1_in_cunroll_x_in_4_imag_d_tpl_10_rdcnt_o;
    wire [4:0] redist235_channel_FFT1_in_cunroll_x_in_4_imag_d_tpl_10_rdcnt_q;
    wire redist236_channel_FFT1_in_cunroll_x_in_5_nsc_tpl_17_mem_reset0;
    wire [15:0] redist236_channel_FFT1_in_cunroll_x_in_5_nsc_tpl_17_mem_ia;
    wire [3:0] redist236_channel_FFT1_in_cunroll_x_in_5_nsc_tpl_17_mem_aa;
    wire [3:0] redist236_channel_FFT1_in_cunroll_x_in_5_nsc_tpl_17_mem_ab;
    wire [15:0] redist236_channel_FFT1_in_cunroll_x_in_5_nsc_tpl_17_mem_iq;
    wire [15:0] redist236_channel_FFT1_in_cunroll_x_in_5_nsc_tpl_17_mem_q;
    wire [3:0] redist236_channel_FFT1_in_cunroll_x_in_5_nsc_tpl_17_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [3:0] redist236_channel_FFT1_in_cunroll_x_in_5_nsc_tpl_17_wraddr_i = 4'b1111;
    wire [4:0] redist236_channel_FFT1_in_cunroll_x_in_5_nsc_tpl_17_rdcnt_a;
    wire [4:0] redist236_channel_FFT1_in_cunroll_x_in_5_nsc_tpl_17_rdcnt_b;
    logic [4:0] redist236_channel_FFT1_in_cunroll_x_in_5_nsc_tpl_17_rdcnt_o;
    wire [4:0] redist236_channel_FFT1_in_cunroll_x_in_5_nsc_tpl_17_rdcnt_q;
    wire redist237_channel_FFT1_in_cunroll_x_in_7_time_in_tpl_17_mem_reset0;
    wire [63:0] redist237_channel_FFT1_in_cunroll_x_in_7_time_in_tpl_17_mem_ia;
    wire [3:0] redist237_channel_FFT1_in_cunroll_x_in_7_time_in_tpl_17_mem_aa;
    wire [3:0] redist237_channel_FFT1_in_cunroll_x_in_7_time_in_tpl_17_mem_ab;
    wire [63:0] redist237_channel_FFT1_in_cunroll_x_in_7_time_in_tpl_17_mem_iq;
    wire [63:0] redist237_channel_FFT1_in_cunroll_x_in_7_time_in_tpl_17_mem_q;
    wire [3:0] redist237_channel_FFT1_in_cunroll_x_in_7_time_in_tpl_17_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [3:0] redist237_channel_FFT1_in_cunroll_x_in_7_time_in_tpl_17_wraddr_i = 4'b1111;
    wire [4:0] redist237_channel_FFT1_in_cunroll_x_in_7_time_in_tpl_17_rdcnt_a;
    wire [4:0] redist237_channel_FFT1_in_cunroll_x_in_7_time_in_tpl_17_rdcnt_b;
    logic [4:0] redist237_channel_FFT1_in_cunroll_x_in_7_time_in_tpl_17_rdcnt_o;
    wire [4:0] redist237_channel_FFT1_in_cunroll_x_in_7_time_in_tpl_17_rdcnt_q;
    wire redist239_channel_FFT1_in_cunroll_x_in_9_sym_metadata_tpl_17_mem_reset0;
    wire [63:0] redist239_channel_FFT1_in_cunroll_x_in_9_sym_metadata_tpl_17_mem_ia;
    wire [3:0] redist239_channel_FFT1_in_cunroll_x_in_9_sym_metadata_tpl_17_mem_aa;
    wire [3:0] redist239_channel_FFT1_in_cunroll_x_in_9_sym_metadata_tpl_17_mem_ab;
    wire [63:0] redist239_channel_FFT1_in_cunroll_x_in_9_sym_metadata_tpl_17_mem_iq;
    wire [63:0] redist239_channel_FFT1_in_cunroll_x_in_9_sym_metadata_tpl_17_mem_q;
    wire [3:0] redist239_channel_FFT1_in_cunroll_x_in_9_sym_metadata_tpl_17_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [3:0] redist239_channel_FFT1_in_cunroll_x_in_9_sym_metadata_tpl_17_wraddr_i = 4'b1111;
    wire [4:0] redist239_channel_FFT1_in_cunroll_x_in_9_sym_metadata_tpl_17_rdcnt_a;
    wire [4:0] redist239_channel_FFT1_in_cunroll_x_in_9_sym_metadata_tpl_17_rdcnt_b;
    logic [4:0] redist239_channel_FFT1_in_cunroll_x_in_9_sym_metadata_tpl_17_rdcnt_o;
    wire [4:0] redist239_channel_FFT1_in_cunroll_x_in_9_sym_metadata_tpl_17_rdcnt_q;
    wire redist241_FIFO4_q_50_mem_reset0;
    wire [63:0] redist241_FIFO4_q_50_mem_ia;
    wire [5:0] redist241_FIFO4_q_50_mem_aa;
    wire [5:0] redist241_FIFO4_q_50_mem_ab;
    wire [63:0] redist241_FIFO4_q_50_mem_iq;
    wire [63:0] redist241_FIFO4_q_50_mem_q;
    wire [5:0] redist241_FIFO4_q_50_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [5:0] redist241_FIFO4_q_50_wraddr_i = 6'b111111;
    wire [5:0] redist241_FIFO4_q_50_offset_q;
    wire [6:0] redist241_FIFO4_q_50_rdcnt_a;
    wire [6:0] redist241_FIFO4_q_50_rdcnt_b;
    logic [6:0] redist241_FIFO4_q_50_rdcnt_o;
    wire [6:0] redist241_FIFO4_q_50_rdcnt_q;
    wire redist243_FIFO2_q_50_mem_reset0;
    wire [63:0] redist243_FIFO2_q_50_mem_ia;
    wire [5:0] redist243_FIFO2_q_50_mem_aa;
    wire [5:0] redist243_FIFO2_q_50_mem_ab;
    wire [63:0] redist243_FIFO2_q_50_mem_iq;
    wire [63:0] redist243_FIFO2_q_50_mem_q;
    wire [5:0] redist243_FIFO2_q_50_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [5:0] redist243_FIFO2_q_50_wraddr_i = 6'b111111;
    wire [6:0] redist243_FIFO2_q_50_rdcnt_a;
    wire [6:0] redist243_FIFO2_q_50_rdcnt_b;
    logic [6:0] redist243_FIFO2_q_50_rdcnt_o;
    wire [6:0] redist243_FIFO2_q_50_rdcnt_q;
    wire redist244_FIFO1_q_50_mem_reset0;
    wire [15:0] redist244_FIFO1_q_50_mem_ia;
    wire [3:0] redist244_FIFO1_q_50_mem_aa;
    wire [3:0] redist244_FIFO1_q_50_mem_ab;
    wire [15:0] redist244_FIFO1_q_50_mem_iq;
    wire [15:0] redist244_FIFO1_q_50_mem_q;
    wire [3:0] redist244_FIFO1_q_50_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [3:0] redist244_FIFO1_q_50_wraddr_i = 4'b1111;
    wire [4:0] redist244_FIFO1_q_50_rdcnt_a;
    wire [4:0] redist244_FIFO1_q_50_rdcnt_b;
    logic [4:0] redist244_FIFO1_q_50_rdcnt_o;
    wire [4:0] redist244_FIFO1_q_50_rdcnt_q;
    wire redist245_FIFO_q_50_mem_reset0;
    wire [7:0] redist245_FIFO_q_50_mem_ia;
    wire [3:0] redist245_FIFO_q_50_mem_aa;
    wire [3:0] redist245_FIFO_q_50_mem_ab;
    wire [7:0] redist245_FIFO_q_50_mem_iq;
    wire [7:0] redist245_FIFO_q_50_mem_q;
    wire [3:0] redist245_FIFO_q_50_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [3:0] redist245_FIFO_q_50_wraddr_i = 4'b1111;
    wire [4:0] redist245_FIFO_q_50_rdcnt_a;
    wire [4:0] redist245_FIFO_q_50_rdcnt_b;
    logic [4:0] redist245_FIFO_q_50_rdcnt_o;
    wire [4:0] redist245_FIFO_q_50_rdcnt_q;
    wire redist242_FIFO3_q_50_split_0_mem_reset0;
    wire [1:0] redist242_FIFO3_q_50_split_0_mem_ia;
    wire [4:0] redist242_FIFO3_q_50_split_0_mem_aa;
    wire [4:0] redist242_FIFO3_q_50_split_0_mem_ab;
    wire [1:0] redist242_FIFO3_q_50_split_0_mem_iq;
    wire [1:0] redist242_FIFO3_q_50_split_0_mem_q;
    wire [4:0] redist242_FIFO3_q_50_split_0_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [4:0] redist242_FIFO3_q_50_split_0_wraddr_i = 5'b11111;
    wire [4:0] redist242_FIFO3_q_50_split_0_offset_q;
    wire [5:0] redist242_FIFO3_q_50_split_0_rdcnt_a;
    wire [5:0] redist242_FIFO3_q_50_split_0_rdcnt_b;
    logic [5:0] redist242_FIFO3_q_50_split_0_rdcnt_o;
    wire [5:0] redist242_FIFO3_q_50_split_0_rdcnt_q;
    wire redist244_FIFO1_q_50_split_0_mem_reset0;
    wire [15:0] redist244_FIFO1_q_50_split_0_mem_ia;
    wire [4:0] redist244_FIFO1_q_50_split_0_mem_aa;
    wire [4:0] redist244_FIFO1_q_50_split_0_mem_ab;
    wire [15:0] redist244_FIFO1_q_50_split_0_mem_iq;
    wire [15:0] redist244_FIFO1_q_50_split_0_mem_q;
    wire [4:0] redist244_FIFO1_q_50_split_0_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [4:0] redist244_FIFO1_q_50_split_0_wraddr_i = 5'b11111;
    wire [5:0] redist244_FIFO1_q_50_split_0_rdcnt_a;
    wire [5:0] redist244_FIFO1_q_50_split_0_rdcnt_b;
    logic [5:0] redist244_FIFO1_q_50_split_0_rdcnt_o;
    wire [5:0] redist244_FIFO1_q_50_split_0_rdcnt_q;
    wire redist245_FIFO_q_50_split_0_mem_reset0;
    wire [7:0] redist245_FIFO_q_50_split_0_mem_ia;
    wire [4:0] redist245_FIFO_q_50_split_0_mem_aa;
    wire [4:0] redist245_FIFO_q_50_split_0_mem_ab;
    wire [7:0] redist245_FIFO_q_50_split_0_mem_iq;
    wire [7:0] redist245_FIFO_q_50_split_0_mem_q;
    wire [4:0] redist245_FIFO_q_50_split_0_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [4:0] redist245_FIFO_q_50_split_0_wraddr_i = 5'b11111;
    wire [5:0] redist245_FIFO_q_50_split_0_rdcnt_a;
    wire [5:0] redist245_FIFO_q_50_split_0_rdcnt_b;
    logic [5:0] redist245_FIFO_q_50_split_0_rdcnt_o;
    wire [5:0] redist245_FIFO_q_50_split_0_rdcnt_q;

    import streamtoblock_fft_DUT_safe_path_ver::safe_path_ver;

    // redist241_FIFO4_q_50_offset(CONSTANT,2059)
    assign redist241_FIFO4_q_50_offset_q = $unsigned(6'b010001);

    // redist241_FIFO4_q_50_rdcnt(ADD,2060)
    assign redist241_FIFO4_q_50_rdcnt_a = {1'b0, redist241_FIFO4_q_50_wraddr_q};
    assign redist241_FIFO4_q_50_rdcnt_b = {1'b0, redist241_FIFO4_q_50_offset_q};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist241_FIFO4_q_50_rdcnt_o <= $unsigned(redist241_FIFO4_q_50_rdcnt_a) + $unsigned(redist241_FIFO4_q_50_rdcnt_b);
        end
    end
    assign redist241_FIFO4_q_50_rdcnt_q = redist241_FIFO4_q_50_rdcnt_o[6:0];

    // redist150_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_BitExtract1_x_b_1(DELAY,1750)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist150_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_BitExtract1_x_b_1_q <= '0;
        end
        else
        begin
            redist150_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_BitExtract1_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_BitExtract1_x_b);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PM_Const_x(CONSTANT,595)
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PM_Const_x_q = $unsigned(5'b10000);

    // redist124_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PD_BitExtract1_x_b_1(DELAY,1724)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist124_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PD_BitExtract1_x_b_1_q <= '0;
        end
        else
        begin
            redist124_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PD_BitExtract1_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PD_BitExtract1_x_b);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PM_Const_x(CONSTANT,620)
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PM_Const_x_q = $unsigned(6'b100000);

    // redist168_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PD_BitExtract1_x_b_1(DELAY,1768)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist168_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PD_BitExtract1_x_b_1_q <= '0;
        end
        else
        begin
            redist168_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PD_BitExtract1_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PD_BitExtract1_x_b);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PM_Const_x(CONSTANT,524)
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PM_Const_x_q = $unsigned(7'b1000000);

    // redist160_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PD_BitExtract1_x_b_1(DELAY,1760)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist160_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PD_BitExtract1_x_b_1_q <= '0;
        end
        else
        begin
            redist160_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PD_BitExtract1_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PD_BitExtract1_x_b);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PM_Const_x(CONSTANT,549)
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PM_Const_x_q = $unsigned(8'b10000000);

    // redist186_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PD_BitExtract1_x_b_1(DELAY,1786)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist186_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PD_BitExtract1_x_b_1_q <= '0;
        end
        else
        begin
            redist186_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PD_BitExtract1_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PD_BitExtract1_x_b);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PM_Const_x(CONSTANT,452)
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PM_Const_x_q = $unsigned(9'b100000000);

    // redist177_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PD_BitExtract1_x_b_1(DELAY,1777)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist177_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PD_BitExtract1_x_b_1_q <= '0;
        end
        else
        begin
            redist177_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PD_BitExtract1_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PD_BitExtract1_x_b);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM_Const_x(CONSTANT,266)
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM_Const_x_q = $unsigned(10'b1000000000);

    // redist213_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PD_BitExtract1_x_b_1(DELAY,1813)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist213_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PD_BitExtract1_x_b_1_q <= '0;
        end
        else
        begin
            redist213_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PD_BitExtract1_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PD_BitExtract1_x_b);
        end
    end

    // redist214_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PD_BitExtract1_x_b_1(DELAY,1814)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist214_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PD_BitExtract1_x_b_1_q <= '0;
        end
        else
        begin
            redist214_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PD_BitExtract1_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PD_BitExtract1_x_b);
        end
    end

    // redist201_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PD_BitExtract1_x_b_1(DELAY,1801)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist201_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PD_BitExtract1_x_b_1_q <= '0;
        end
        else
        begin
            redist201_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PD_BitExtract1_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PD_BitExtract1_x_b);
        end
    end

    // redist202_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PD_BitExtract1_x_b_1(DELAY,1802)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist202_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PD_BitExtract1_x_b_1_q <= '0;
        end
        else
        begin
            redist202_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PD_BitExtract1_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PD_BitExtract1_x_b);
        end
    end

    // redist203_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PD_BitExtract1_x_b_1(DELAY,1803)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist203_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PD_BitExtract1_x_b_1_q <= '0;
        end
        else
        begin
            redist203_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PD_BitExtract1_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PD_BitExtract1_x_b);
        end
    end

    // redist204_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PD_BitExtract1_x_b_1(DELAY,1804)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist204_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PD_BitExtract1_x_b_1_q <= '0;
        end
        else
        begin
            redist204_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PD_BitExtract1_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PD_BitExtract1_x_b);
        end
    end

    // redist232_channel_FFT1_in_cunroll_x_in_3_sop_tpl_1(DELAY,1832)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist232_channel_FFT1_in_cunroll_x_in_3_sop_tpl_1_q <= '0;
        end
        else
        begin
            redist232_channel_FFT1_in_cunroll_x_in_3_sop_tpl_1_q <= $unsigned(in_3_sop_tpl);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_RISING_EDGE1_Not1_x(LOGICAL,218)@0
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_RISING_EDGE1_Not1_x_q = ~ (redist232_channel_FFT1_in_cunroll_x_in_3_sop_tpl_1_q);

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_RISING_EDGE1_And_x(LOGICAL,217)@0 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_RISING_EDGE1_And_x_qi = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_RISING_EDGE1_Not1_x_q & in_3_sop_tpl;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("SYNC"), .phase(0), .modulus(1) )
    streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_RISING_EDGE1_And_x_delay ( .xin(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_RISING_EDGE1_And_x_qi), .xout(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_RISING_EDGE1_And_x_q), .clk(clk), .aclr(areset), .ena(1'b1) );

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PM_AddSLoad_x(ADD,324)@1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PM_AddSLoad_x_a = {1'b0, redist100_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PM_AddSLoad_x_b = {10'b0000000000, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PM_BitExtract_x_b};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PM_AddSLoad_x_i = {1'b0, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM_Const_x_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PM_AddSLoad_x_a1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_RISING_EDGE1_And_x_q == 1'b1 ? streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PM_AddSLoad_x_i : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PM_AddSLoad_x_a;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PM_AddSLoad_x_b1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_RISING_EDGE1_And_x_q == 1'b1 ? 11'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PM_AddSLoad_x_b;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PM_AddSLoad_x_o = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PM_AddSLoad_x_a1) + $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PM_AddSLoad_x_b1);
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PM_AddSLoad_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PM_AddSLoad_x_o[10:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PM_AddSLoad_PostCast_primWireOut_sel_x(BITSELECT,974)@1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PM_AddSLoad_PostCast_primWireOut_sel_x_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PM_AddSLoad_x_q[9:0];

    // redist100_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1(DELAY,1700)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist100_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist100_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PM_AddSLoad_PostCast_primWireOut_sel_x_b);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PM_BitExtract_x(BITSELECT,326)@2
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PM_BitExtract_x_b = redist100_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q[9:9];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PD_Counter_x(COUNTER,321)@1 + 1
    // low=0, high=1023, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PD_Counter_x_i <= 10'd0;
        end
        else if (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PM_BitExtract_x_b == 1'b1)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PD_Counter_x_i <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PD_Counter_x_i) + $unsigned(10'd1);
        end
    end
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PD_Counter_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PD_Counter_x_i[9:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PD_BitExtract1_x(BITSELECT,320)@2
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PD_BitExtract1_x_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PD_Counter_x_q[9:9];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x(LOGICAL,323)@2 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_qi = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PD_BitExtract1_x_b ^ redist204_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PD_BitExtract1_x_b_1_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("SYNC"), .phase(0), .modulus(1) )
    streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_delay ( .xin(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_qi), .xout(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q), .clk(clk), .aclr(areset), .ena(1'b1) );

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PM_AddSLoad_x(ADD,335)@3
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PM_AddSLoad_x_a = {1'b0, redist99_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PM_AddSLoad_x_b = {10'b0000000000, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PM_BitExtract_x_b};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PM_AddSLoad_x_i = {1'b0, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM_Const_x_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PM_AddSLoad_x_a1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q == 1'b1 ? streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PM_AddSLoad_x_i : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PM_AddSLoad_x_a;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PM_AddSLoad_x_b1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q == 1'b1 ? 11'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PM_AddSLoad_x_b;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PM_AddSLoad_x_o = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PM_AddSLoad_x_a1) + $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PM_AddSLoad_x_b1);
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PM_AddSLoad_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PM_AddSLoad_x_o[10:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PM_AddSLoad_PostCast_primWireOut_sel_x(BITSELECT,977)@3
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PM_AddSLoad_PostCast_primWireOut_sel_x_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PM_AddSLoad_x_q[9:0];

    // redist99_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1(DELAY,1699)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist99_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist99_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PM_AddSLoad_PostCast_primWireOut_sel_x_b);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PM_BitExtract_x(BITSELECT,337)@4
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PM_BitExtract_x_b = redist99_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q[9:9];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PD_Counter_x(COUNTER,332)@3 + 1
    // low=0, high=1023, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PD_Counter_x_i <= 10'd0;
        end
        else if (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PM_BitExtract_x_b == 1'b1)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PD_Counter_x_i <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PD_Counter_x_i) + $unsigned(10'd1);
        end
    end
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PD_Counter_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PD_Counter_x_i[9:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PD_BitExtract1_x(BITSELECT,331)@4
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PD_BitExtract1_x_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PD_Counter_x_q[9:9];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PD_EdgeDetect_Xor_x(LOGICAL,334)@4 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PD_EdgeDetect_Xor_x_qi = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PD_BitExtract1_x_b ^ redist203_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PD_BitExtract1_x_b_1_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("SYNC"), .phase(0), .modulus(1) )
    streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PD_EdgeDetect_Xor_x_delay ( .xin(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PD_EdgeDetect_Xor_x_qi), .xout(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PD_EdgeDetect_Xor_x_q), .clk(clk), .aclr(areset), .ena(1'b1) );

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PM_AddSLoad_x(ADD,346)@5
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PM_AddSLoad_x_a = {1'b0, redist98_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PM_AddSLoad_x_b = {10'b0000000000, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PM_BitExtract_x_b};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PM_AddSLoad_x_i = {1'b0, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM_Const_x_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PM_AddSLoad_x_a1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PD_EdgeDetect_Xor_x_q == 1'b1 ? streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PM_AddSLoad_x_i : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PM_AddSLoad_x_a;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PM_AddSLoad_x_b1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PD_EdgeDetect_Xor_x_q == 1'b1 ? 11'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PM_AddSLoad_x_b;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PM_AddSLoad_x_o = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PM_AddSLoad_x_a1) + $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PM_AddSLoad_x_b1);
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PM_AddSLoad_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PM_AddSLoad_x_o[10:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PM_AddSLoad_PostCast_primWireOut_sel_x(BITSELECT,980)@5
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PM_AddSLoad_PostCast_primWireOut_sel_x_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PM_AddSLoad_x_q[9:0];

    // redist98_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1(DELAY,1698)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist98_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist98_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PM_AddSLoad_PostCast_primWireOut_sel_x_b);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PM_BitExtract_x(BITSELECT,348)@6
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PM_BitExtract_x_b = redist98_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q[9:9];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PD_Counter_x(COUNTER,343)@5 + 1
    // low=0, high=1023, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PD_Counter_x_i <= 10'd0;
        end
        else if (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PM_BitExtract_x_b == 1'b1)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PD_Counter_x_i <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PD_Counter_x_i) + $unsigned(10'd1);
        end
    end
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PD_Counter_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PD_Counter_x_i[9:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PD_BitExtract1_x(BITSELECT,342)@6
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PD_BitExtract1_x_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PD_Counter_x_q[9:9];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PD_EdgeDetect_Xor_x(LOGICAL,345)@6 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PD_EdgeDetect_Xor_x_qi = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PD_BitExtract1_x_b ^ redist202_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PD_BitExtract1_x_b_1_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("SYNC"), .phase(0), .modulus(1) )
    streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PD_EdgeDetect_Xor_x_delay ( .xin(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PD_EdgeDetect_Xor_x_qi), .xout(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PD_EdgeDetect_Xor_x_q), .clk(clk), .aclr(areset), .ena(1'b1) );

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PM_AddSLoad_x(ADD,357)@7
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PM_AddSLoad_x_a = {1'b0, redist97_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PM_AddSLoad_x_b = {10'b0000000000, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PM_BitExtract_x_b};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PM_AddSLoad_x_i = {1'b0, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM_Const_x_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PM_AddSLoad_x_a1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PD_EdgeDetect_Xor_x_q == 1'b1 ? streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PM_AddSLoad_x_i : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PM_AddSLoad_x_a;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PM_AddSLoad_x_b1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PD_EdgeDetect_Xor_x_q == 1'b1 ? 11'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PM_AddSLoad_x_b;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PM_AddSLoad_x_o = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PM_AddSLoad_x_a1) + $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PM_AddSLoad_x_b1);
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PM_AddSLoad_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PM_AddSLoad_x_o[10:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PM_AddSLoad_PostCast_primWireOut_sel_x(BITSELECT,983)@7
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PM_AddSLoad_PostCast_primWireOut_sel_x_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PM_AddSLoad_x_q[9:0];

    // redist97_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1(DELAY,1697)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist97_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist97_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PM_AddSLoad_PostCast_primWireOut_sel_x_b);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PM_BitExtract_x(BITSELECT,359)@8
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PM_BitExtract_x_b = redist97_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q[9:9];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PD_Counter_x(COUNTER,354)@7 + 1
    // low=0, high=1023, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PD_Counter_x_i <= 10'd0;
        end
        else if (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PM_BitExtract_x_b == 1'b1)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PD_Counter_x_i <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PD_Counter_x_i) + $unsigned(10'd1);
        end
    end
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PD_Counter_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PD_Counter_x_i[9:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PD_BitExtract1_x(BITSELECT,353)@8
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PD_BitExtract1_x_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PD_Counter_x_q[9:9];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PD_EdgeDetect_Xor_x(LOGICAL,356)@8
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PD_EdgeDetect_Xor_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PD_BitExtract1_x_b ^ redist201_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PD_BitExtract1_x_b_1_q;

    // redist200_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PD_EdgeDetect_Xor_x_q_1(DELAY,1800)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist200_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PD_EdgeDetect_Xor_x_q_1_q <= '0;
        end
        else
        begin
            redist200_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PD_EdgeDetect_Xor_x_q_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PD_EdgeDetect_Xor_x_q);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM_AddSLoad_x(ADD,263)@9
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM_AddSLoad_x_a = {1'b0, redist105_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM_AddSLoad_x_b = {10'b0000000000, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM_BitExtract_x_b};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM_AddSLoad_x_i = {1'b0, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM_Const_x_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM_AddSLoad_x_a1 = redist200_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PD_EdgeDetect_Xor_x_q_1_q == 1'b1 ? streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM_AddSLoad_x_i : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM_AddSLoad_x_a;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM_AddSLoad_x_b1 = redist200_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PD_EdgeDetect_Xor_x_q_1_q == 1'b1 ? 11'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM_AddSLoad_x_b;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM_AddSLoad_x_o = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM_AddSLoad_x_a1) + $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM_AddSLoad_x_b1);
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM_AddSLoad_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM_AddSLoad_x_o[10:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM_AddSLoad_PostCast_primWireOut_sel_x(BITSELECT,954)@9
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM_AddSLoad_PostCast_primWireOut_sel_x_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM_AddSLoad_x_q[9:0];

    // redist105_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1(DELAY,1705)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist105_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist105_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM_AddSLoad_PostCast_primWireOut_sel_x_b);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM_BitExtract_x(BITSELECT,265)@10
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM_BitExtract_x_b = redist105_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q[9:9];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PD_Counter_x(COUNTER,260)@9 + 1
    // low=0, high=1023, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PD_Counter_x_i <= 10'd0;
        end
        else if (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM_BitExtract_x_b == 1'b1)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PD_Counter_x_i <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PD_Counter_x_i) + $unsigned(10'd1);
        end
    end
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PD_Counter_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PD_Counter_x_i[9:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PD_BitExtract1_x(BITSELECT,259)@10
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PD_BitExtract1_x_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PD_Counter_x_q[9:9];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x(LOGICAL,262)@10 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_qi = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PD_BitExtract1_x_b ^ redist214_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PD_BitExtract1_x_b_1_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("SYNC"), .phase(0), .modulus(1) )
    streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_delay ( .xin(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_qi), .xout(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q), .clk(clk), .aclr(areset), .ena(1'b1) );

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PM_AddSLoad_x(ADD,274)@11
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PM_AddSLoad_x_a = {1'b0, redist104_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PM_AddSLoad_x_b = {10'b0000000000, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PM_BitExtract_x_b};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PM_AddSLoad_x_i = {1'b0, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM_Const_x_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PM_AddSLoad_x_a1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q == 1'b1 ? streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PM_AddSLoad_x_i : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PM_AddSLoad_x_a;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PM_AddSLoad_x_b1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q == 1'b1 ? 11'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PM_AddSLoad_x_b;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PM_AddSLoad_x_o = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PM_AddSLoad_x_a1) + $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PM_AddSLoad_x_b1);
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PM_AddSLoad_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PM_AddSLoad_x_o[10:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PM_AddSLoad_PostCast_primWireOut_sel_x(BITSELECT,957)@11
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PM_AddSLoad_PostCast_primWireOut_sel_x_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PM_AddSLoad_x_q[9:0];

    // redist104_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1(DELAY,1704)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist104_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist104_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PM_AddSLoad_PostCast_primWireOut_sel_x_b);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PM_BitExtract_x(BITSELECT,276)@12
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PM_BitExtract_x_b = redist104_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q[9:9];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PD_Counter_x(COUNTER,271)@11 + 1
    // low=0, high=1023, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PD_Counter_x_i <= 10'd0;
        end
        else if (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PM_BitExtract_x_b == 1'b1)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PD_Counter_x_i <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PD_Counter_x_i) + $unsigned(10'd1);
        end
    end
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PD_Counter_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PD_Counter_x_i[9:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PD_BitExtract1_x(BITSELECT,270)@12
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PD_BitExtract1_x_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PD_Counter_x_q[9:9];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PD_EdgeDetect_Xor_x(LOGICAL,273)@12
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PD_EdgeDetect_Xor_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PD_BitExtract1_x_b ^ redist213_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PD_BitExtract1_x_b_1_q;

    // redist212_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PD_EdgeDetect_Xor_x_q_6(DELAY,1812)
    dspba_delay_ver #( .width(1), .depth(6), .reset_kind("SYNC"), .phase(0), .modulus(1024) )
    redist212_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PD_EdgeDetect_Xor_x_q_6 ( .xin(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PD_EdgeDetect_Xor_x_q), .xout(redist212_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PD_EdgeDetect_Xor_x_q_6_q), .clk(clk), .aclr(areset), .ena(1'b1) );

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PM_AddSLoad_x(ADD,482)@18
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PM_AddSLoad_x_a = {1'b0, redist87_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PM_AddSLoad_x_b = {10'b0000000000, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PM_BitExtract_x_b};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PM_AddSLoad_x_i = {1'b0, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM_Const_x_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PM_AddSLoad_x_a1 = redist212_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PD_EdgeDetect_Xor_x_q_6_q == 1'b1 ? streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PM_AddSLoad_x_i : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PM_AddSLoad_x_a;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PM_AddSLoad_x_b1 = redist212_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PD_EdgeDetect_Xor_x_q_6_q == 1'b1 ? 11'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PM_AddSLoad_x_b;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PM_AddSLoad_x_o = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PM_AddSLoad_x_a1) + $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PM_AddSLoad_x_b1);
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PM_AddSLoad_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PM_AddSLoad_x_o[10:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PM_AddSLoad_PostCast_primWireOut_sel_x(BITSELECT,1023)@18
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PM_AddSLoad_PostCast_primWireOut_sel_x_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PM_AddSLoad_x_q[9:0];

    // redist87_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1(DELAY,1687)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist87_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist87_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PM_AddSLoad_PostCast_primWireOut_sel_x_b);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PM_BitExtract_x(BITSELECT,484)@19
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PM_BitExtract_x_b = redist87_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q[9:9];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PD_Counter_x(COUNTER,479)@18 + 1
    // low=0, high=1023, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PD_Counter_x_i <= 10'd0;
        end
        else if (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PM_BitExtract_x_b == 1'b1)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PD_Counter_x_i <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PD_Counter_x_i) + $unsigned(10'd1);
        end
    end
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PD_Counter_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PD_Counter_x_i[9:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PD_BitExtract1_x(BITSELECT,478)@19
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PD_BitExtract1_x_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PD_Counter_x_q[9:9];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x(LOGICAL,481)@19
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PD_BitExtract1_x_b ^ redist177_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PD_BitExtract1_x_b_1_q;

    // redist176_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_3(DELAY,1776)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist176_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_3_delay_0 <= '0;
        end
        else
        begin
            redist176_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_3_delay_0 <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q);
        end
    end
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist176_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_3_delay_1 <= redist176_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_3_delay_0;
            redist176_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_3_q <= redist176_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_3_delay_1;
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PM_AddSLoad_x(ADD,449)@22
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PM_AddSLoad_x_a = {1'b0, redist90_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PM_AddSLoad_x_b = {9'b000000000, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PM_BitExtract_x_b};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PM_AddSLoad_x_i = {1'b0, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PM_Const_x_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PM_AddSLoad_x_a1 = redist176_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_3_q == 1'b1 ? streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PM_AddSLoad_x_i : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PM_AddSLoad_x_a;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PM_AddSLoad_x_b1 = redist176_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_3_q == 1'b1 ? 10'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PM_AddSLoad_x_b;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PM_AddSLoad_x_o = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PM_AddSLoad_x_a1) + $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PM_AddSLoad_x_b1);
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PM_AddSLoad_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PM_AddSLoad_x_o[9:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PM_AddSLoad_PostCast_primWireOut_sel_x(BITSELECT,1009)@22
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PM_AddSLoad_PostCast_primWireOut_sel_x_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PM_AddSLoad_x_q[8:0];

    // redist90_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1(DELAY,1690)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist90_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist90_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PM_AddSLoad_PostCast_primWireOut_sel_x_b);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PM_BitExtract_x(BITSELECT,451)@23
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PM_BitExtract_x_b = redist90_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q[8:8];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PD_Counter_x(COUNTER,446)@22 + 1
    // low=0, high=511, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PD_Counter_x_i <= 9'd0;
        end
        else if (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PM_BitExtract_x_b == 1'b1)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PD_Counter_x_i <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PD_Counter_x_i) + $unsigned(9'd1);
        end
    end
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PD_Counter_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PD_Counter_x_i[8:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PD_BitExtract1_x(BITSELECT,445)@23
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PD_BitExtract1_x_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PD_Counter_x_q[8:8];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x(LOGICAL,448)@23
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PD_BitExtract1_x_b ^ redist186_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PD_BitExtract1_x_b_1_q;

    // redist185_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_2(DELAY,1785)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist185_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_2_delay_0 <= '0;
        end
        else
        begin
            redist185_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_2_delay_0 <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q);
        end
    end
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist185_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_2_q <= redist185_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_2_delay_0;
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PM_AddSLoad_x(ADD,546)@25
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PM_AddSLoad_x_a = {1'b0, redist81_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PM_AddSLoad_x_b = {8'b00000000, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PM_BitExtract_x_b};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PM_AddSLoad_x_i = {1'b0, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PM_Const_x_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PM_AddSLoad_x_a1 = redist185_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_2_q == 1'b1 ? streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PM_AddSLoad_x_i : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PM_AddSLoad_x_a;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PM_AddSLoad_x_b1 = redist185_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_2_q == 1'b1 ? 9'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PM_AddSLoad_x_b;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PM_AddSLoad_x_o = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PM_AddSLoad_x_a1) + $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PM_AddSLoad_x_b1);
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PM_AddSLoad_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PM_AddSLoad_x_o[8:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PM_AddSLoad_PostCast_primWireOut_sel_x(BITSELECT,1049)@25
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PM_AddSLoad_x_q[7:0];

    // redist81_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1(DELAY,1681)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist81_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist81_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PM_BitExtract_x(BITSELECT,548)@26
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PM_BitExtract_x_b = redist81_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q[7:7];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PD_Counter_x(COUNTER,543)@25 + 1
    // low=0, high=255, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PD_Counter_x_i <= 8'd0;
        end
        else if (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PM_BitExtract_x_b == 1'b1)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PD_Counter_x_i <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PD_Counter_x_i) + $unsigned(8'd1);
        end
    end
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PD_Counter_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PD_Counter_x_i[7:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PD_BitExtract1_x(BITSELECT,542)@26
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PD_BitExtract1_x_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PD_Counter_x_q[7:7];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PD_EdgeDetect_Xor_x(LOGICAL,545)@26
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PD_EdgeDetect_Xor_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PD_BitExtract1_x_b ^ redist160_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PD_BitExtract1_x_b_1_q;

    // redist159_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PD_EdgeDetect_Xor_x_q_1(DELAY,1759)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist159_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PD_EdgeDetect_Xor_x_q_1_q <= '0;
        end
        else
        begin
            redist159_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PD_EdgeDetect_Xor_x_q_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PD_EdgeDetect_Xor_x_q);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PM_AddSLoad_x(ADD,521)@27
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PM_AddSLoad_x_a = {1'b0, redist84_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PM_AddSLoad_x_b = {7'b0000000, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PM_BitExtract_x_b};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PM_AddSLoad_x_i = {1'b0, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PM_Const_x_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PM_AddSLoad_x_a1 = redist159_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PD_EdgeDetect_Xor_x_q_1_q == 1'b1 ? streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PM_AddSLoad_x_i : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PM_AddSLoad_x_a;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PM_AddSLoad_x_b1 = redist159_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PD_EdgeDetect_Xor_x_q_1_q == 1'b1 ? 8'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PM_AddSLoad_x_b;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PM_AddSLoad_x_o = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PM_AddSLoad_x_a1) + $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PM_AddSLoad_x_b1);
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PM_AddSLoad_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PM_AddSLoad_x_o[7:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PM_AddSLoad_PostCast_primWireOut_sel_x(BITSELECT,1037)@27
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PM_AddSLoad_PostCast_primWireOut_sel_x_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PM_AddSLoad_x_q[6:0];

    // redist84_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1(DELAY,1684)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist84_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist84_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PM_AddSLoad_PostCast_primWireOut_sel_x_b);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PM_BitExtract_x(BITSELECT,523)@28
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PM_BitExtract_x_b = redist84_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q[6:6];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PD_Counter_x(COUNTER,518)@27 + 1
    // low=0, high=127, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PD_Counter_x_i <= 7'd0;
        end
        else if (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PM_BitExtract_x_b == 1'b1)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PD_Counter_x_i <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PD_Counter_x_i) + $unsigned(7'd1);
        end
    end
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PD_Counter_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PD_Counter_x_i[6:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PD_BitExtract1_x(BITSELECT,517)@28
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PD_BitExtract1_x_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PD_Counter_x_q[6:6];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x(LOGICAL,520)@28 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_qi = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PD_BitExtract1_x_b ^ redist168_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PD_BitExtract1_x_b_1_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("SYNC"), .phase(0), .modulus(1) )
    streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_delay ( .xin(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_qi), .xout(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q), .clk(clk), .aclr(areset), .ena(1'b1) );

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PM_AddSLoad_x(ADD,617)@29
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PM_AddSLoad_x_a = {1'b0, redist74_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PM_AddSLoad_x_b = {6'b000000, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PM_BitExtract_x_b};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PM_AddSLoad_x_i = {1'b0, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PM_Const_x_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PM_AddSLoad_x_a1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q == 1'b1 ? streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PM_AddSLoad_x_i : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PM_AddSLoad_x_a;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PM_AddSLoad_x_b1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q == 1'b1 ? 7'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PM_AddSLoad_x_b;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PM_AddSLoad_x_o = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PM_AddSLoad_x_a1) + $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PM_AddSLoad_x_b1);
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PM_AddSLoad_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PM_AddSLoad_x_o[6:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PM_AddSLoad_PostCast_primWireOut_sel_x(BITSELECT,1075)@29
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PM_AddSLoad_x_q[5:0];

    // redist74_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1(DELAY,1674)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist74_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist74_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PM_BitExtract_x(BITSELECT,619)@30
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PM_BitExtract_x_b = redist74_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q[5:5];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PD_Counter_x(COUNTER,614)@29 + 1
    // low=0, high=63, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PD_Counter_x_i <= 6'd0;
        end
        else if (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PM_BitExtract_x_b == 1'b1)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PD_Counter_x_i <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PD_Counter_x_i) + $unsigned(6'd1);
        end
    end
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PD_Counter_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PD_Counter_x_i[5:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PD_BitExtract1_x(BITSELECT,613)@30
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PD_BitExtract1_x_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PD_Counter_x_q[5:5];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PD_EdgeDetect_Xor_x(LOGICAL,616)@30
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PD_EdgeDetect_Xor_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PD_BitExtract1_x_b ^ redist124_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PD_BitExtract1_x_b_1_q;

    // redist123_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PD_EdgeDetect_Xor_x_q_1(DELAY,1723)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist123_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PD_EdgeDetect_Xor_x_q_1_q <= '0;
        end
        else
        begin
            redist123_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PD_EdgeDetect_Xor_x_q_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PD_EdgeDetect_Xor_x_q);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PM_AddSLoad_x(ADD,592)@31
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PM_AddSLoad_x_a = {1'b0, redist77_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PM_AddSLoad_x_b = {5'b00000, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PM_BitExtract_x_b};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PM_AddSLoad_x_i = {1'b0, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PM_Const_x_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PM_AddSLoad_x_a1 = redist123_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PD_EdgeDetect_Xor_x_q_1_q == 1'b1 ? streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PM_AddSLoad_x_i : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PM_AddSLoad_x_a;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PM_AddSLoad_x_b1 = redist123_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PD_EdgeDetect_Xor_x_q_1_q == 1'b1 ? 6'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PM_AddSLoad_x_b;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PM_AddSLoad_x_o = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PM_AddSLoad_x_a1) + $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PM_AddSLoad_x_b1);
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PM_AddSLoad_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PM_AddSLoad_x_o[5:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PM_AddSLoad_PostCast_primWireOut_sel_x(BITSELECT,1063)@31
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PM_AddSLoad_PostCast_primWireOut_sel_x_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PM_AddSLoad_x_q[4:0];

    // redist77_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1(DELAY,1677)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist77_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist77_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PM_AddSLoad_PostCast_primWireOut_sel_x_b);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PM_BitExtract_x(BITSELECT,594)@32
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PM_BitExtract_x_b = redist77_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q[4:4];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_Counter_x(COUNTER,589)@31 + 1
    // low=0, high=31, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_Counter_x_i <= 5'd0;
        end
        else if (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PM_BitExtract_x_b == 1'b1)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_Counter_x_i <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_Counter_x_i) + $unsigned(5'd1);
        end
    end
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_Counter_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_Counter_x_i[4:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_BitExtract1_x(BITSELECT,588)@32
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_BitExtract1_x_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_Counter_x_q[4:4];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x(LOGICAL,591)@32
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_BitExtract1_x_b ^ redist150_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_BitExtract1_x_b_1_q;

    // redist231_channel_FFT1_in_cunroll_x_in_2_c_tpl_17_offset(CONSTANT,2035)
    assign redist231_channel_FFT1_in_cunroll_x_in_2_c_tpl_17_offset_q = $unsigned(4'b0010);

    // redist239_channel_FFT1_in_cunroll_x_in_9_sym_metadata_tpl_17_rdcnt(ADD,2056)
    assign redist239_channel_FFT1_in_cunroll_x_in_9_sym_metadata_tpl_17_rdcnt_a = {1'b0, redist239_channel_FFT1_in_cunroll_x_in_9_sym_metadata_tpl_17_wraddr_q};
    assign redist239_channel_FFT1_in_cunroll_x_in_9_sym_metadata_tpl_17_rdcnt_b = {1'b0, redist231_channel_FFT1_in_cunroll_x_in_2_c_tpl_17_offset_q};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist239_channel_FFT1_in_cunroll_x_in_9_sym_metadata_tpl_17_rdcnt_o <= $unsigned(redist239_channel_FFT1_in_cunroll_x_in_9_sym_metadata_tpl_17_rdcnt_a) + $unsigned(redist239_channel_FFT1_in_cunroll_x_in_9_sym_metadata_tpl_17_rdcnt_b);
        end
    end
    assign redist239_channel_FFT1_in_cunroll_x_in_9_sym_metadata_tpl_17_rdcnt_q = redist239_channel_FFT1_in_cunroll_x_in_9_sym_metadata_tpl_17_rdcnt_o[4:0];

    // redist239_channel_FFT1_in_cunroll_x_in_9_sym_metadata_tpl_17_wraddr(COUNTER,2054)
    // low=0, high=15, step=1, init=0
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist239_channel_FFT1_in_cunroll_x_in_9_sym_metadata_tpl_17_wraddr_i <= $unsigned(redist239_channel_FFT1_in_cunroll_x_in_9_sym_metadata_tpl_17_wraddr_i) + $unsigned(4'd1);
        end
    end
    assign redist239_channel_FFT1_in_cunroll_x_in_9_sym_metadata_tpl_17_wraddr_q = redist239_channel_FFT1_in_cunroll_x_in_9_sym_metadata_tpl_17_wraddr_i[3:0];

    // redist239_channel_FFT1_in_cunroll_x_in_9_sym_metadata_tpl_17_mem(DUALMEM,2053)
    assign redist239_channel_FFT1_in_cunroll_x_in_9_sym_metadata_tpl_17_mem_ia = $unsigned(in_9_sym_metadata_tpl);
    assign redist239_channel_FFT1_in_cunroll_x_in_9_sym_metadata_tpl_17_mem_aa = redist239_channel_FFT1_in_cunroll_x_in_9_sym_metadata_tpl_17_wraddr_q;
    assign redist239_channel_FFT1_in_cunroll_x_in_9_sym_metadata_tpl_17_mem_ab = redist239_channel_FFT1_in_cunroll_x_in_9_sym_metadata_tpl_17_rdcnt_q[3:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(16),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(16),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist239_channel_FFT1_in_cunroll_x_in_9_sym_metadata_tpl_17_mem_dmem (
        .clocken0(1'b1),
        .clock0(clk),
        .address_a(redist239_channel_FFT1_in_cunroll_x_in_9_sym_metadata_tpl_17_mem_aa),
        .data_a(redist239_channel_FFT1_in_cunroll_x_in_9_sym_metadata_tpl_17_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist239_channel_FFT1_in_cunroll_x_in_9_sym_metadata_tpl_17_mem_ab),
        .q_b(redist239_channel_FFT1_in_cunroll_x_in_9_sym_metadata_tpl_17_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist239_channel_FFT1_in_cunroll_x_in_9_sym_metadata_tpl_17_mem_q = redist239_channel_FFT1_in_cunroll_x_in_9_sym_metadata_tpl_17_mem_iq[63:0];

    // redist227_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_RISING_EDGE1_And_x_q_3(DELAY,1827)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist227_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_RISING_EDGE1_And_x_q_3_delay_0 <= '0;
        end
        else
        begin
            redist227_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_RISING_EDGE1_And_x_q_3_delay_0 <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_RISING_EDGE1_And_x_q);
        end
    end
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist227_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_RISING_EDGE1_And_x_q_3_q <= redist227_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_RISING_EDGE1_And_x_q_3_delay_0;
        end
    end

    // redist228_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_RISING_EDGE1_And_x_q_17(DELAY,1828)
    dspba_delay_ver #( .width(1), .depth(14), .reset_kind("SYNC"), .phase(2), .modulus(1024) )
    redist228_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_RISING_EDGE1_And_x_q_17 ( .xin(redist227_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_RISING_EDGE1_And_x_q_3_q), .xout(redist228_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_RISING_EDGE1_And_x_q_17_q), .clk(clk), .aclr(areset), .ena(1'b1) );

    // FIFO4(FIFO,165)@17
    assign FIFO4_reset = areset;
    scfifo #(
        .add_ram_output_register("ON"),
        .almost_empty_value(4),
        .almost_full_value(8),
        .intended_device_family("Agilex 7"),
        .lpm_numwords(8),
        .lpm_showahead("ON"),
        .lpm_type("scfifo"),
        .lpm_width(64),
        .lpm_widthu(3),
        .overflow_checking("ON"),
        .underflow_checking("ON"),
        .use_eab("ON")
    ) FIFO4_fifo (
        .aclr(1'b0),
        .sclr(FIFO4_reset),
        .clock(clk),
        .rdreq(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q[0]),
        .wrreq(redist228_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_RISING_EDGE1_And_x_q_17_q[0]),
        .data(redist239_channel_FFT1_in_cunroll_x_in_9_sym_metadata_tpl_17_mem_q),
        .almost_full(FIFO4_f[0]),
        .almost_empty(FIFO4_t[0]),
        .empty(FIFO4_empty[0]),
        .q(FIFO4_q),
        .full(),
        .usedw(),
        .eccstatus()
    );
    assign FIFO4_e = ~ (FIFO4_t);
    assign FIFO4_v = ~ (FIFO4_empty);

    // redist241_FIFO4_q_50_wraddr(COUNTER,2058)
    // low=0, high=63, step=1, init=0
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist241_FIFO4_q_50_wraddr_i <= $unsigned(redist241_FIFO4_q_50_wraddr_i) + $unsigned(6'd1);
        end
    end
    assign redist241_FIFO4_q_50_wraddr_q = redist241_FIFO4_q_50_wraddr_i[5:0];

    // redist241_FIFO4_q_50_mem(DUALMEM,2057)
    assign redist241_FIFO4_q_50_mem_ia = $unsigned(FIFO4_q);
    assign redist241_FIFO4_q_50_mem_aa = redist241_FIFO4_q_50_wraddr_q;
    assign redist241_FIFO4_q_50_mem_ab = redist241_FIFO4_q_50_rdcnt_q[5:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(6),
        .numwords_a(64),
        .width_b(64),
        .widthad_b(6),
        .numwords_b(64),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist241_FIFO4_q_50_mem_dmem (
        .clocken0(1'b1),
        .clock0(clk),
        .address_a(redist241_FIFO4_q_50_mem_aa),
        .data_a(redist241_FIFO4_q_50_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist241_FIFO4_q_50_mem_ab),
        .q_b(redist241_FIFO4_q_50_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist241_FIFO4_q_50_mem_q = redist241_FIFO4_q_50_mem_iq[63:0];

    // redist138_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_27(DELAY,1738)
    dspba_delay_ver #( .width(1), .depth(27), .reset_kind("NONE"), .phase(0), .modulus(1024) )
    redist138_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_27 ( .xin(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q), .xout(redist138_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_27_q), .clk(clk), .aclr(areset), .ena(1'b1) );

    // redist139_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_28(DELAY,1739)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist139_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_28_q <= $unsigned(redist138_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_27_q);
        end
    end

    // redist140_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_36(DELAY,1740)
    dspba_delay_ver #( .width(1), .depth(8), .reset_kind("NONE"), .phase(0), .modulus(1024) )
    redist140_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_36 ( .xin(redist139_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_28_q), .xout(redist140_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_36_q), .clk(clk), .aclr(areset), .ena(1'b1) );

    // redist141_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_37(DELAY,1741)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist141_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_37_q <= $unsigned(redist140_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_36_q);
        end
    end

    // redist142_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_41(DELAY,1742)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist142_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_41_delay_0 <= $unsigned(redist141_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_37_q);
            redist142_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_41_delay_1 <= redist142_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_41_delay_0;
            redist142_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_41_delay_2 <= redist142_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_41_delay_1;
            redist142_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_41_q <= redist142_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_41_delay_2;
        end
    end

    // redist143_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_42(DELAY,1743)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist143_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_42_q <= $unsigned(redist142_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_41_q);
        end
    end

    // redist144_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_44(DELAY,1744)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist144_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_44_delay_0 <= $unsigned(redist143_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_42_q);
            redist144_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_44_q <= redist144_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_44_delay_0;
        end
    end

    // redist145_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_45(DELAY,1745)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist145_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_45_q <= $unsigned(redist144_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_44_q);
        end
    end

    // redist146_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_46(DELAY,1746)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist146_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_46_q <= $unsigned(redist145_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_45_q);
        end
    end

    // redist147_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_48(DELAY,1747)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist147_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_48_delay_0 <= $unsigned(redist146_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_46_q);
            redist147_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_48_q <= redist147_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_48_delay_0;
        end
    end

    // redist148_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_50(DELAY,1748)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist148_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_50_delay_0 <= $unsigned(redist147_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_48_q);
            redist148_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_50_q <= redist148_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_50_delay_0;
        end
    end

    // VCC(CONSTANT,1)
    assign VCC_q = $unsigned(1'b1);

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L4_Mux_x(MUX,934)@67 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L4_Mux_x_s = redist148_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_50_q;
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L4_Mux_x_q <= 64'b0;
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L4_Mux_x_s)
                1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L4_Mux_x_q <= streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L4_Mux_x_q;
                1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L4_Mux_x_q <= redist241_FIFO4_q_50_mem_q;
                default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L4_Mux_x_q <= 64'b0;
            endcase
        end
    end

    // redist242_FIFO3_q_50_split_0_offset(CONSTANT,2075)
    assign redist242_FIFO3_q_50_split_0_offset_q = $unsigned(5'b00010);

    // redist242_FIFO3_q_50_split_0_rdcnt(ADD,2076)
    assign redist242_FIFO3_q_50_split_0_rdcnt_a = {1'b0, redist242_FIFO3_q_50_split_0_wraddr_q};
    assign redist242_FIFO3_q_50_split_0_rdcnt_b = {1'b0, redist242_FIFO3_q_50_split_0_offset_q};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist242_FIFO3_q_50_split_0_rdcnt_o <= $unsigned(redist242_FIFO3_q_50_split_0_rdcnt_a) + $unsigned(redist242_FIFO3_q_50_split_0_rdcnt_b);
        end
    end
    assign redist242_FIFO3_q_50_split_0_rdcnt_q = redist242_FIFO3_q_50_split_0_rdcnt_o[5:0];

    // redist238_channel_FFT1_in_cunroll_x_in_8_eAxC_no_tpl_17(DELAY,1838)
    dspba_delay_ver #( .width(2), .depth(17), .reset_kind("NONE"), .phase(0), .modulus(1024) )
    redist238_channel_FFT1_in_cunroll_x_in_8_eAxC_no_tpl_17 ( .xin(in_8_eAxC_no_tpl), .xout(redist238_channel_FFT1_in_cunroll_x_in_8_eAxC_no_tpl_17_q), .clk(clk), .aclr(areset), .ena(1'b1) );

    // FIFO3(FIFO,164)@17
    assign FIFO3_reset = areset;
    scfifo #(
        .add_ram_output_register("ON"),
        .almost_empty_value(4),
        .almost_full_value(8),
        .intended_device_family("Agilex 7"),
        .lpm_numwords(8),
        .lpm_showahead("ON"),
        .lpm_type("scfifo"),
        .lpm_width(2),
        .lpm_widthu(3),
        .overflow_checking("ON"),
        .underflow_checking("ON"),
        .use_eab("ON")
    ) FIFO3_fifo (
        .aclr(1'b0),
        .sclr(FIFO3_reset),
        .clock(clk),
        .rdreq(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q[0]),
        .wrreq(redist228_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_RISING_EDGE1_And_x_q_17_q[0]),
        .data(redist238_channel_FFT1_in_cunroll_x_in_8_eAxC_no_tpl_17_q),
        .almost_full(FIFO3_f[0]),
        .almost_empty(FIFO3_t[0]),
        .empty(FIFO3_empty[0]),
        .q(FIFO3_q),
        .full(),
        .usedw(),
        .eccstatus()
    );
    assign FIFO3_e = ~ (FIFO3_t);
    assign FIFO3_v = ~ (FIFO3_empty);

    // redist242_FIFO3_q_50_split_0_wraddr(COUNTER,2074)
    // low=0, high=31, step=1, init=0
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist242_FIFO3_q_50_split_0_wraddr_i <= $unsigned(redist242_FIFO3_q_50_split_0_wraddr_i) + $unsigned(5'd1);
        end
    end
    assign redist242_FIFO3_q_50_split_0_wraddr_q = redist242_FIFO3_q_50_split_0_wraddr_i[4:0];

    // redist242_FIFO3_q_50_split_0_mem(DUALMEM,2073)
    assign redist242_FIFO3_q_50_split_0_mem_ia = $unsigned(FIFO3_q);
    assign redist242_FIFO3_q_50_split_0_mem_aa = redist242_FIFO3_q_50_split_0_wraddr_q;
    assign redist242_FIFO3_q_50_split_0_mem_ab = redist242_FIFO3_q_50_split_0_rdcnt_q[4:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(2),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(2),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist242_FIFO3_q_50_split_0_mem_dmem (
        .clocken0(1'b1),
        .clock0(clk),
        .address_a(redist242_FIFO3_q_50_split_0_mem_aa),
        .data_a(redist242_FIFO3_q_50_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist242_FIFO3_q_50_split_0_mem_ab),
        .q_b(redist242_FIFO3_q_50_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist242_FIFO3_q_50_split_0_mem_q = redist242_FIFO3_q_50_split_0_mem_iq[1:0];

    // redist242_FIFO3_q_50(DELAY,1842)
    dspba_delay_ver #( .width(2), .depth(17), .reset_kind("NONE"), .phase(0), .modulus(1024) )
    redist242_FIFO3_q_50 ( .xin(redist242_FIFO3_q_50_split_0_mem_q), .xout(redist242_FIFO3_q_50_q), .clk(clk), .aclr(areset), .ena(1'b1) );

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L3_Mux_x(MUX,932)@67 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L3_Mux_x_s = redist148_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_50_q;
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L3_Mux_x_q <= 2'b0;
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L3_Mux_x_s)
                1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L3_Mux_x_q <= streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L3_Mux_x_q;
                1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L3_Mux_x_q <= redist242_FIFO3_q_50_q;
                default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L3_Mux_x_q <= 2'b0;
            endcase
        end
    end

    // redist243_FIFO2_q_50_rdcnt(ADD,2064)
    assign redist243_FIFO2_q_50_rdcnt_a = {1'b0, redist243_FIFO2_q_50_wraddr_q};
    assign redist243_FIFO2_q_50_rdcnt_b = {1'b0, redist241_FIFO4_q_50_offset_q};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist243_FIFO2_q_50_rdcnt_o <= $unsigned(redist243_FIFO2_q_50_rdcnt_a) + $unsigned(redist243_FIFO2_q_50_rdcnt_b);
        end
    end
    assign redist243_FIFO2_q_50_rdcnt_q = redist243_FIFO2_q_50_rdcnt_o[6:0];

    // redist237_channel_FFT1_in_cunroll_x_in_7_time_in_tpl_17_rdcnt(ADD,2052)
    assign redist237_channel_FFT1_in_cunroll_x_in_7_time_in_tpl_17_rdcnt_a = {1'b0, redist237_channel_FFT1_in_cunroll_x_in_7_time_in_tpl_17_wraddr_q};
    assign redist237_channel_FFT1_in_cunroll_x_in_7_time_in_tpl_17_rdcnt_b = {1'b0, redist231_channel_FFT1_in_cunroll_x_in_2_c_tpl_17_offset_q};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist237_channel_FFT1_in_cunroll_x_in_7_time_in_tpl_17_rdcnt_o <= $unsigned(redist237_channel_FFT1_in_cunroll_x_in_7_time_in_tpl_17_rdcnt_a) + $unsigned(redist237_channel_FFT1_in_cunroll_x_in_7_time_in_tpl_17_rdcnt_b);
        end
    end
    assign redist237_channel_FFT1_in_cunroll_x_in_7_time_in_tpl_17_rdcnt_q = redist237_channel_FFT1_in_cunroll_x_in_7_time_in_tpl_17_rdcnt_o[4:0];

    // redist237_channel_FFT1_in_cunroll_x_in_7_time_in_tpl_17_wraddr(COUNTER,2050)
    // low=0, high=15, step=1, init=0
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist237_channel_FFT1_in_cunroll_x_in_7_time_in_tpl_17_wraddr_i <= $unsigned(redist237_channel_FFT1_in_cunroll_x_in_7_time_in_tpl_17_wraddr_i) + $unsigned(4'd1);
        end
    end
    assign redist237_channel_FFT1_in_cunroll_x_in_7_time_in_tpl_17_wraddr_q = redist237_channel_FFT1_in_cunroll_x_in_7_time_in_tpl_17_wraddr_i[3:0];

    // redist237_channel_FFT1_in_cunroll_x_in_7_time_in_tpl_17_mem(DUALMEM,2049)
    assign redist237_channel_FFT1_in_cunroll_x_in_7_time_in_tpl_17_mem_ia = $unsigned(in_7_time_in_tpl);
    assign redist237_channel_FFT1_in_cunroll_x_in_7_time_in_tpl_17_mem_aa = redist237_channel_FFT1_in_cunroll_x_in_7_time_in_tpl_17_wraddr_q;
    assign redist237_channel_FFT1_in_cunroll_x_in_7_time_in_tpl_17_mem_ab = redist237_channel_FFT1_in_cunroll_x_in_7_time_in_tpl_17_rdcnt_q[3:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(16),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(16),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist237_channel_FFT1_in_cunroll_x_in_7_time_in_tpl_17_mem_dmem (
        .clocken0(1'b1),
        .clock0(clk),
        .address_a(redist237_channel_FFT1_in_cunroll_x_in_7_time_in_tpl_17_mem_aa),
        .data_a(redist237_channel_FFT1_in_cunroll_x_in_7_time_in_tpl_17_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist237_channel_FFT1_in_cunroll_x_in_7_time_in_tpl_17_mem_ab),
        .q_b(redist237_channel_FFT1_in_cunroll_x_in_7_time_in_tpl_17_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist237_channel_FFT1_in_cunroll_x_in_7_time_in_tpl_17_mem_q = redist237_channel_FFT1_in_cunroll_x_in_7_time_in_tpl_17_mem_iq[63:0];

    // FIFO2(FIFO,163)@17
    assign FIFO2_reset = areset;
    scfifo #(
        .add_ram_output_register("ON"),
        .almost_empty_value(4),
        .almost_full_value(8),
        .intended_device_family("Agilex 7"),
        .lpm_numwords(8),
        .lpm_showahead("ON"),
        .lpm_type("scfifo"),
        .lpm_width(64),
        .lpm_widthu(3),
        .overflow_checking("ON"),
        .underflow_checking("ON"),
        .use_eab("ON")
    ) FIFO2_fifo (
        .aclr(1'b0),
        .sclr(FIFO2_reset),
        .clock(clk),
        .rdreq(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q[0]),
        .wrreq(redist228_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_RISING_EDGE1_And_x_q_17_q[0]),
        .data(redist237_channel_FFT1_in_cunroll_x_in_7_time_in_tpl_17_mem_q),
        .almost_full(FIFO2_f[0]),
        .almost_empty(FIFO2_t[0]),
        .empty(FIFO2_empty[0]),
        .q(FIFO2_q),
        .full(),
        .usedw(),
        .eccstatus()
    );
    assign FIFO2_e = ~ (FIFO2_t);
    assign FIFO2_v = ~ (FIFO2_empty);

    // redist243_FIFO2_q_50_wraddr(COUNTER,2062)
    // low=0, high=63, step=1, init=0
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist243_FIFO2_q_50_wraddr_i <= $unsigned(redist243_FIFO2_q_50_wraddr_i) + $unsigned(6'd1);
        end
    end
    assign redist243_FIFO2_q_50_wraddr_q = redist243_FIFO2_q_50_wraddr_i[5:0];

    // redist243_FIFO2_q_50_mem(DUALMEM,2061)
    assign redist243_FIFO2_q_50_mem_ia = $unsigned(FIFO2_q);
    assign redist243_FIFO2_q_50_mem_aa = redist243_FIFO2_q_50_wraddr_q;
    assign redist243_FIFO2_q_50_mem_ab = redist243_FIFO2_q_50_rdcnt_q[5:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(6),
        .numwords_a(64),
        .width_b(64),
        .widthad_b(6),
        .numwords_b(64),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist243_FIFO2_q_50_mem_dmem (
        .clocken0(1'b1),
        .clock0(clk),
        .address_a(redist243_FIFO2_q_50_mem_aa),
        .data_a(redist243_FIFO2_q_50_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist243_FIFO2_q_50_mem_ab),
        .q_b(redist243_FIFO2_q_50_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist243_FIFO2_q_50_mem_q = redist243_FIFO2_q_50_mem_iq[63:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L2_Mux_x(MUX,930)@67 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L2_Mux_x_s = redist148_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_50_q;
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L2_Mux_x_q <= 64'b0;
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L2_Mux_x_s)
                1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L2_Mux_x_q <= streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L2_Mux_x_q;
                1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L2_Mux_x_q <= redist243_FIFO2_q_50_mem_q;
                default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L2_Mux_x_q <= 64'b0;
            endcase
        end
    end

    // redist244_FIFO1_q_50_rdcnt(ADD,2068)
    assign redist244_FIFO1_q_50_rdcnt_a = {1'b0, redist244_FIFO1_q_50_wraddr_q};
    assign redist244_FIFO1_q_50_rdcnt_b = {1'b0, redist231_channel_FFT1_in_cunroll_x_in_2_c_tpl_17_offset_q};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist244_FIFO1_q_50_rdcnt_o <= $unsigned(redist244_FIFO1_q_50_rdcnt_a) + $unsigned(redist244_FIFO1_q_50_rdcnt_b);
        end
    end
    assign redist244_FIFO1_q_50_rdcnt_q = redist244_FIFO1_q_50_rdcnt_o[4:0];

    // redist244_FIFO1_q_50_split_0_rdcnt(ADD,2080)
    assign redist244_FIFO1_q_50_split_0_rdcnt_a = {1'b0, redist244_FIFO1_q_50_split_0_wraddr_q};
    assign redist244_FIFO1_q_50_split_0_rdcnt_b = {1'b0, redist242_FIFO3_q_50_split_0_offset_q};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist244_FIFO1_q_50_split_0_rdcnt_o <= $unsigned(redist244_FIFO1_q_50_split_0_rdcnt_a) + $unsigned(redist244_FIFO1_q_50_split_0_rdcnt_b);
        end
    end
    assign redist244_FIFO1_q_50_split_0_rdcnt_q = redist244_FIFO1_q_50_split_0_rdcnt_o[5:0];

    // redist236_channel_FFT1_in_cunroll_x_in_5_nsc_tpl_17_rdcnt(ADD,2048)
    assign redist236_channel_FFT1_in_cunroll_x_in_5_nsc_tpl_17_rdcnt_a = {1'b0, redist236_channel_FFT1_in_cunroll_x_in_5_nsc_tpl_17_wraddr_q};
    assign redist236_channel_FFT1_in_cunroll_x_in_5_nsc_tpl_17_rdcnt_b = {1'b0, redist231_channel_FFT1_in_cunroll_x_in_2_c_tpl_17_offset_q};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist236_channel_FFT1_in_cunroll_x_in_5_nsc_tpl_17_rdcnt_o <= $unsigned(redist236_channel_FFT1_in_cunroll_x_in_5_nsc_tpl_17_rdcnt_a) + $unsigned(redist236_channel_FFT1_in_cunroll_x_in_5_nsc_tpl_17_rdcnt_b);
        end
    end
    assign redist236_channel_FFT1_in_cunroll_x_in_5_nsc_tpl_17_rdcnt_q = redist236_channel_FFT1_in_cunroll_x_in_5_nsc_tpl_17_rdcnt_o[4:0];

    // redist236_channel_FFT1_in_cunroll_x_in_5_nsc_tpl_17_wraddr(COUNTER,2046)
    // low=0, high=15, step=1, init=0
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist236_channel_FFT1_in_cunroll_x_in_5_nsc_tpl_17_wraddr_i <= $unsigned(redist236_channel_FFT1_in_cunroll_x_in_5_nsc_tpl_17_wraddr_i) + $unsigned(4'd1);
        end
    end
    assign redist236_channel_FFT1_in_cunroll_x_in_5_nsc_tpl_17_wraddr_q = redist236_channel_FFT1_in_cunroll_x_in_5_nsc_tpl_17_wraddr_i[3:0];

    // redist236_channel_FFT1_in_cunroll_x_in_5_nsc_tpl_17_mem(DUALMEM,2045)
    assign redist236_channel_FFT1_in_cunroll_x_in_5_nsc_tpl_17_mem_ia = $unsigned(in_5_nsc_tpl);
    assign redist236_channel_FFT1_in_cunroll_x_in_5_nsc_tpl_17_mem_aa = redist236_channel_FFT1_in_cunroll_x_in_5_nsc_tpl_17_wraddr_q;
    assign redist236_channel_FFT1_in_cunroll_x_in_5_nsc_tpl_17_mem_ab = redist236_channel_FFT1_in_cunroll_x_in_5_nsc_tpl_17_rdcnt_q[3:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(4),
        .numwords_a(16),
        .width_b(16),
        .widthad_b(4),
        .numwords_b(16),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist236_channel_FFT1_in_cunroll_x_in_5_nsc_tpl_17_mem_dmem (
        .clocken0(1'b1),
        .clock0(clk),
        .address_a(redist236_channel_FFT1_in_cunroll_x_in_5_nsc_tpl_17_mem_aa),
        .data_a(redist236_channel_FFT1_in_cunroll_x_in_5_nsc_tpl_17_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist236_channel_FFT1_in_cunroll_x_in_5_nsc_tpl_17_mem_ab),
        .q_b(redist236_channel_FFT1_in_cunroll_x_in_5_nsc_tpl_17_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist236_channel_FFT1_in_cunroll_x_in_5_nsc_tpl_17_mem_q = redist236_channel_FFT1_in_cunroll_x_in_5_nsc_tpl_17_mem_iq[15:0];

    // FIFO1(FIFO,162)@17
    assign FIFO1_reset = areset;
    scfifo #(
        .add_ram_output_register("ON"),
        .almost_empty_value(4),
        .almost_full_value(8),
        .intended_device_family("Agilex 7"),
        .lpm_numwords(8),
        .lpm_showahead("ON"),
        .lpm_type("scfifo"),
        .lpm_width(16),
        .lpm_widthu(3),
        .overflow_checking("ON"),
        .underflow_checking("ON"),
        .use_eab("ON")
    ) FIFO1_fifo (
        .aclr(1'b0),
        .sclr(FIFO1_reset),
        .clock(clk),
        .rdreq(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q[0]),
        .wrreq(redist228_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_RISING_EDGE1_And_x_q_17_q[0]),
        .data(redist236_channel_FFT1_in_cunroll_x_in_5_nsc_tpl_17_mem_q),
        .almost_full(FIFO1_f[0]),
        .almost_empty(FIFO1_t[0]),
        .empty(FIFO1_empty[0]),
        .q(FIFO1_q),
        .full(),
        .usedw(),
        .eccstatus()
    );
    assign FIFO1_e = ~ (FIFO1_t);
    assign FIFO1_v = ~ (FIFO1_empty);

    // redist244_FIFO1_q_50_split_0_wraddr(COUNTER,2078)
    // low=0, high=31, step=1, init=0
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist244_FIFO1_q_50_split_0_wraddr_i <= $unsigned(redist244_FIFO1_q_50_split_0_wraddr_i) + $unsigned(5'd1);
        end
    end
    assign redist244_FIFO1_q_50_split_0_wraddr_q = redist244_FIFO1_q_50_split_0_wraddr_i[4:0];

    // redist244_FIFO1_q_50_split_0_mem(DUALMEM,2077)
    assign redist244_FIFO1_q_50_split_0_mem_ia = $unsigned(FIFO1_q);
    assign redist244_FIFO1_q_50_split_0_mem_aa = redist244_FIFO1_q_50_split_0_wraddr_q;
    assign redist244_FIFO1_q_50_split_0_mem_ab = redist244_FIFO1_q_50_split_0_rdcnt_q[4:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(16),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist244_FIFO1_q_50_split_0_mem_dmem (
        .clocken0(1'b1),
        .clock0(clk),
        .address_a(redist244_FIFO1_q_50_split_0_mem_aa),
        .data_a(redist244_FIFO1_q_50_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist244_FIFO1_q_50_split_0_mem_ab),
        .q_b(redist244_FIFO1_q_50_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist244_FIFO1_q_50_split_0_mem_q = redist244_FIFO1_q_50_split_0_mem_iq[15:0];

    // redist244_FIFO1_q_50_wraddr(COUNTER,2066)
    // low=0, high=15, step=1, init=0
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist244_FIFO1_q_50_wraddr_i <= $unsigned(redist244_FIFO1_q_50_wraddr_i) + $unsigned(4'd1);
        end
    end
    assign redist244_FIFO1_q_50_wraddr_q = redist244_FIFO1_q_50_wraddr_i[3:0];

    // redist244_FIFO1_q_50_mem(DUALMEM,2065)
    assign redist244_FIFO1_q_50_mem_ia = $unsigned(redist244_FIFO1_q_50_split_0_mem_q);
    assign redist244_FIFO1_q_50_mem_aa = redist244_FIFO1_q_50_wraddr_q;
    assign redist244_FIFO1_q_50_mem_ab = redist244_FIFO1_q_50_rdcnt_q[3:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(4),
        .numwords_a(16),
        .width_b(16),
        .widthad_b(4),
        .numwords_b(16),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist244_FIFO1_q_50_mem_dmem (
        .clocken0(1'b1),
        .clock0(clk),
        .address_a(redist244_FIFO1_q_50_mem_aa),
        .data_a(redist244_FIFO1_q_50_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist244_FIFO1_q_50_mem_ab),
        .q_b(redist244_FIFO1_q_50_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist244_FIFO1_q_50_mem_q = redist244_FIFO1_q_50_mem_iq[15:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L1_Mux_x(MUX,928)@67 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L1_Mux_x_s = redist148_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_50_q;
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L1_Mux_x_q <= 16'b0;
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L1_Mux_x_s)
                1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L1_Mux_x_q <= streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L1_Mux_x_q;
                1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L1_Mux_x_q <= redist244_FIFO1_q_50_mem_q;
                default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L1_Mux_x_q <= 16'b0;
            endcase
        end
    end

    // redist137_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PD_BitExtract1_x_b_1(DELAY,1737)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist137_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PD_BitExtract1_x_b_1_q <= '0;
        end
        else
        begin
            redist137_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PD_BitExtract1_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PD_BitExtract1_x_b);
        end
    end

    // redist122_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PD_BitExtract1_x_b_1(DELAY,1722)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist122_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PD_BitExtract1_x_b_1_q <= '0;
        end
        else
        begin
            redist122_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PD_BitExtract1_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PD_BitExtract1_x_b);
        end
    end

    // redist166_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PD_BitExtract1_x_b_1(DELAY,1766)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist166_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PD_BitExtract1_x_b_1_q <= '0;
        end
        else
        begin
            redist166_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PD_BitExtract1_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PD_BitExtract1_x_b);
        end
    end

    // redist158_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PD_BitExtract1_x_b_1(DELAY,1758)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist158_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PD_BitExtract1_x_b_1_q <= '0;
        end
        else
        begin
            redist158_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PD_BitExtract1_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PD_BitExtract1_x_b);
        end
    end

    // redist184_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PD_BitExtract1_x_b_1(DELAY,1784)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist184_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PD_BitExtract1_x_b_1_q <= '0;
        end
        else
        begin
            redist184_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PD_BitExtract1_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PD_BitExtract1_x_b);
        end
    end

    // redist175_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PD_BitExtract1_x_b_2(DELAY,1775)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist175_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PD_BitExtract1_x_b_2_q <= '0;
        end
        else
        begin
            redist175_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PD_BitExtract1_x_b_2_q <= $unsigned(redist174_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PD_BitExtract1_x_b_1_q);
        end
    end

    // redist210_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PD_BitExtract1_x_b_1(DELAY,1810)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist210_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PD_BitExtract1_x_b_1_q <= '0;
        end
        else
        begin
            redist210_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PD_BitExtract1_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PD_BitExtract1_x_b);
        end
    end

    // redist211_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PD_BitExtract1_x_b_1(DELAY,1811)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist211_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PD_BitExtract1_x_b_1_q <= '0;
        end
        else
        begin
            redist211_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PD_BitExtract1_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PD_BitExtract1_x_b);
        end
    end

    // redist196_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PD_BitExtract1_x_b_1(DELAY,1796)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist196_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PD_BitExtract1_x_b_1_q <= '0;
        end
        else
        begin
            redist196_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PD_BitExtract1_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PD_BitExtract1_x_b);
        end
    end

    // redist197_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PD_BitExtract1_x_b_1(DELAY,1797)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist197_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PD_BitExtract1_x_b_1_q <= '0;
        end
        else
        begin
            redist197_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PD_BitExtract1_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PD_BitExtract1_x_b);
        end
    end

    // redist198_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PD_BitExtract1_x_b_1(DELAY,1798)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist198_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PD_BitExtract1_x_b_1_q <= '0;
        end
        else
        begin
            redist198_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PD_BitExtract1_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PD_BitExtract1_x_b);
        end
    end

    // redist199_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PD_BitExtract1_x_b_1(DELAY,1799)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist199_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PD_BitExtract1_x_b_1_q <= '0;
        end
        else
        begin
            redist199_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PD_BitExtract1_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PD_BitExtract1_x_b);
        end
    end

    // redist229_channel_FFT1_in_cunroll_x_in_1_v_tpl_2(DELAY,1829)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist229_channel_FFT1_in_cunroll_x_in_1_v_tpl_2_delay_0 <= '0;
        end
        else
        begin
            redist229_channel_FFT1_in_cunroll_x_in_1_v_tpl_2_delay_0 <= $unsigned(in_1_v_tpl);
        end
    end
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist229_channel_FFT1_in_cunroll_x_in_1_v_tpl_2_q <= redist229_channel_FFT1_in_cunroll_x_in_1_v_tpl_2_delay_0;
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PD_Counter_x(COUNTER,365)@2 + 1
    // low=0, high=1023, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PD_Counter_x_i <= 10'd0;
        end
        else if (redist229_channel_FFT1_in_cunroll_x_in_1_v_tpl_2_q == 1'b1)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PD_Counter_x_i <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PD_Counter_x_i) + $unsigned(10'd1);
        end
    end
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PD_Counter_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PD_Counter_x_i[9:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PD_BitExtract1_x(BITSELECT,364)@3
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PD_BitExtract1_x_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PD_Counter_x_q[9:9];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PD_EdgeDetect_Xor_x(LOGICAL,367)@3 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PD_EdgeDetect_Xor_x_qi = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PD_BitExtract1_x_b ^ redist199_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PD_BitExtract1_x_b_1_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("SYNC"), .phase(0), .modulus(1) )
    streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PD_EdgeDetect_Xor_x_delay ( .xin(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PD_EdgeDetect_Xor_x_qi), .xout(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PD_EdgeDetect_Xor_x_q), .clk(clk), .aclr(areset), .ena(1'b1) );

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PM_AddSLoad_x(ADD,368)@3
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PM_AddSLoad_x_a = {1'b0, redist96_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PM_AddSLoad_x_b = {10'b0000000000, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PM_BitExtract_x_b};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PM_AddSLoad_x_i = {1'b0, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM_Const_x_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PM_AddSLoad_x_a1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PD_EdgeDetect_Xor_x_q == 1'b1 ? streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PM_AddSLoad_x_i : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PM_AddSLoad_x_a;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PM_AddSLoad_x_b1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PD_EdgeDetect_Xor_x_q == 1'b1 ? 11'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PM_AddSLoad_x_b;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PM_AddSLoad_x_o = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PM_AddSLoad_x_a1) + $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PM_AddSLoad_x_b1);
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PM_AddSLoad_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PM_AddSLoad_x_o[10:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PM_AddSLoad_PostCast_primWireOut_sel_x(BITSELECT,986)@3
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PM_AddSLoad_PostCast_primWireOut_sel_x_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PM_AddSLoad_x_q[9:0];

    // redist96_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1(DELAY,1696)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist96_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist96_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PM_AddSLoad_PostCast_primWireOut_sel_x_b);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PM_BitExtract_x(BITSELECT,370)@4
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PM_BitExtract_x_b = redist96_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q[9:9];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PD_Counter_x(COUNTER,376)@4 + 1
    // low=0, high=1023, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PD_Counter_x_i <= 10'd0;
        end
        else if (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PM_BitExtract_x_b == 1'b1)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PD_Counter_x_i <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PD_Counter_x_i) + $unsigned(10'd1);
        end
    end
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PD_Counter_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PD_Counter_x_i[9:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PD_BitExtract1_x(BITSELECT,375)@5
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PD_BitExtract1_x_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PD_Counter_x_q[9:9];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PD_EdgeDetect_Xor_x(LOGICAL,378)@5 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PD_EdgeDetect_Xor_x_qi = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PD_BitExtract1_x_b ^ redist198_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PD_BitExtract1_x_b_1_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("SYNC"), .phase(0), .modulus(1) )
    streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PD_EdgeDetect_Xor_x_delay ( .xin(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PD_EdgeDetect_Xor_x_qi), .xout(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PD_EdgeDetect_Xor_x_q), .clk(clk), .aclr(areset), .ena(1'b1) );

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PM_AddSLoad_x(ADD,379)@5
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PM_AddSLoad_x_a = {1'b0, redist95_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PM_AddSLoad_x_b = {10'b0000000000, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PM_BitExtract_x_b};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PM_AddSLoad_x_i = {1'b0, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM_Const_x_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PM_AddSLoad_x_a1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PD_EdgeDetect_Xor_x_q == 1'b1 ? streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PM_AddSLoad_x_i : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PM_AddSLoad_x_a;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PM_AddSLoad_x_b1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PD_EdgeDetect_Xor_x_q == 1'b1 ? 11'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PM_AddSLoad_x_b;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PM_AddSLoad_x_o = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PM_AddSLoad_x_a1) + $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PM_AddSLoad_x_b1);
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PM_AddSLoad_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PM_AddSLoad_x_o[10:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PM_AddSLoad_PostCast_primWireOut_sel_x(BITSELECT,989)@5
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PM_AddSLoad_PostCast_primWireOut_sel_x_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PM_AddSLoad_x_q[9:0];

    // redist95_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1(DELAY,1695)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist95_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist95_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PM_AddSLoad_PostCast_primWireOut_sel_x_b);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PM_BitExtract_x(BITSELECT,381)@6
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PM_BitExtract_x_b = redist95_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q[9:9];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PD_Counter_x(COUNTER,387)@6 + 1
    // low=0, high=1023, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PD_Counter_x_i <= 10'd0;
        end
        else if (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PM_BitExtract_x_b == 1'b1)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PD_Counter_x_i <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PD_Counter_x_i) + $unsigned(10'd1);
        end
    end
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PD_Counter_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PD_Counter_x_i[9:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PD_BitExtract1_x(BITSELECT,386)@7
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PD_BitExtract1_x_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PD_Counter_x_q[9:9];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PD_EdgeDetect_Xor_x(LOGICAL,389)@7 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PD_EdgeDetect_Xor_x_qi = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PD_BitExtract1_x_b ^ redist197_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PD_BitExtract1_x_b_1_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("SYNC"), .phase(0), .modulus(1) )
    streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PD_EdgeDetect_Xor_x_delay ( .xin(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PD_EdgeDetect_Xor_x_qi), .xout(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PD_EdgeDetect_Xor_x_q), .clk(clk), .aclr(areset), .ena(1'b1) );

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PM_AddSLoad_x(ADD,390)@7
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PM_AddSLoad_x_a = {1'b0, redist94_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PM_AddSLoad_x_b = {10'b0000000000, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PM_BitExtract_x_b};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PM_AddSLoad_x_i = {1'b0, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM_Const_x_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PM_AddSLoad_x_a1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PD_EdgeDetect_Xor_x_q == 1'b1 ? streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PM_AddSLoad_x_i : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PM_AddSLoad_x_a;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PM_AddSLoad_x_b1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PD_EdgeDetect_Xor_x_q == 1'b1 ? 11'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PM_AddSLoad_x_b;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PM_AddSLoad_x_o = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PM_AddSLoad_x_a1) + $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PM_AddSLoad_x_b1);
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PM_AddSLoad_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PM_AddSLoad_x_o[10:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PM_AddSLoad_PostCast_primWireOut_sel_x(BITSELECT,992)@7
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PM_AddSLoad_PostCast_primWireOut_sel_x_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PM_AddSLoad_x_q[9:0];

    // redist94_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1(DELAY,1694)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist94_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist94_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PM_AddSLoad_PostCast_primWireOut_sel_x_b);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PM_BitExtract_x(BITSELECT,392)@8
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PM_BitExtract_x_b = redist94_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q[9:9];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PD_Counter_x(COUNTER,398)@8 + 1
    // low=0, high=1023, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PD_Counter_x_i <= 10'd0;
        end
        else if (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PM_BitExtract_x_b == 1'b1)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PD_Counter_x_i <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PD_Counter_x_i) + $unsigned(10'd1);
        end
    end
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PD_Counter_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PD_Counter_x_i[9:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PD_BitExtract1_x(BITSELECT,397)@9
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PD_BitExtract1_x_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PD_Counter_x_q[9:9];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PD_EdgeDetect_Xor_x(LOGICAL,400)@9 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PD_EdgeDetect_Xor_x_qi = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PD_BitExtract1_x_b ^ redist196_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PD_BitExtract1_x_b_1_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("SYNC"), .phase(0), .modulus(1) )
    streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PD_EdgeDetect_Xor_x_delay ( .xin(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PD_EdgeDetect_Xor_x_qi), .xout(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PD_EdgeDetect_Xor_x_q), .clk(clk), .aclr(areset), .ena(1'b1) );

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PM_AddSLoad_x(ADD,401)@9
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PM_AddSLoad_x_a = {1'b0, redist93_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PM_AddSLoad_x_b = {10'b0000000000, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PM_BitExtract_x_b};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PM_AddSLoad_x_i = {1'b0, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM_Const_x_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PM_AddSLoad_x_a1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PD_EdgeDetect_Xor_x_q == 1'b1 ? streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PM_AddSLoad_x_i : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PM_AddSLoad_x_a;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PM_AddSLoad_x_b1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PD_EdgeDetect_Xor_x_q == 1'b1 ? 11'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PM_AddSLoad_x_b;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PM_AddSLoad_x_o = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PM_AddSLoad_x_a1) + $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PM_AddSLoad_x_b1);
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PM_AddSLoad_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PM_AddSLoad_x_o[10:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PM_AddSLoad_PostCast_primWireOut_sel_x(BITSELECT,995)@9
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PM_AddSLoad_PostCast_primWireOut_sel_x_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PM_AddSLoad_x_q[9:0];

    // redist93_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1(DELAY,1693)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist93_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist93_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PM_AddSLoad_PostCast_primWireOut_sel_x_b);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PM_BitExtract_x(BITSELECT,403)@10
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PM_BitExtract_x_b = redist93_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q[9:9];

    // redist195_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PM_BitExtract_x_b_1(DELAY,1795)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist195_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PM_BitExtract_x_b_1_q <= '0;
        end
        else
        begin
            redist195_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PM_BitExtract_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PM_BitExtract_x_b);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PD_Counter_x(COUNTER,282)@11 + 1
    // low=0, high=1023, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PD_Counter_x_i <= 10'd0;
        end
        else if (redist195_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PM_BitExtract_x_b_1_q == 1'b1)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PD_Counter_x_i <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PD_Counter_x_i) + $unsigned(10'd1);
        end
    end
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PD_Counter_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PD_Counter_x_i[9:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PD_BitExtract1_x(BITSELECT,281)@12
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PD_BitExtract1_x_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PD_Counter_x_q[9:9];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PD_EdgeDetect_Xor_x(LOGICAL,284)@12 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PD_EdgeDetect_Xor_x_qi = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PD_BitExtract1_x_b ^ redist211_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PD_BitExtract1_x_b_1_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("SYNC"), .phase(0), .modulus(1) )
    streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PD_EdgeDetect_Xor_x_delay ( .xin(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PD_EdgeDetect_Xor_x_qi), .xout(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PD_EdgeDetect_Xor_x_q), .clk(clk), .aclr(areset), .ena(1'b1) );

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PM_AddSLoad_x(ADD,285)@12
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PM_AddSLoad_x_a = {1'b0, redist103_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PM_AddSLoad_x_b = {10'b0000000000, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PM_BitExtract_x_b};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PM_AddSLoad_x_i = {1'b0, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM_Const_x_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PM_AddSLoad_x_a1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PD_EdgeDetect_Xor_x_q == 1'b1 ? streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PM_AddSLoad_x_i : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PM_AddSLoad_x_a;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PM_AddSLoad_x_b1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PD_EdgeDetect_Xor_x_q == 1'b1 ? 11'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PM_AddSLoad_x_b;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PM_AddSLoad_x_o = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PM_AddSLoad_x_a1) + $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PM_AddSLoad_x_b1);
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PM_AddSLoad_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PM_AddSLoad_x_o[10:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PM_AddSLoad_PostCast_primWireOut_sel_x(BITSELECT,960)@12
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PM_AddSLoad_PostCast_primWireOut_sel_x_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PM_AddSLoad_x_q[9:0];

    // redist103_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1(DELAY,1703)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist103_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist103_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PM_AddSLoad_PostCast_primWireOut_sel_x_b);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PM_BitExtract_x(BITSELECT,287)@13
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PM_BitExtract_x_b = redist103_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q[9:9];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PD_Counter_x(COUNTER,293)@13 + 1
    // low=0, high=1023, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PD_Counter_x_i <= 10'd0;
        end
        else if (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PM_BitExtract_x_b == 1'b1)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PD_Counter_x_i <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PD_Counter_x_i) + $unsigned(10'd1);
        end
    end
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PD_Counter_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PD_Counter_x_i[9:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PD_BitExtract1_x(BITSELECT,292)@14
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PD_BitExtract1_x_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PD_Counter_x_q[9:9];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PD_EdgeDetect_Xor_x(LOGICAL,295)@14 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PD_EdgeDetect_Xor_x_qi = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PD_BitExtract1_x_b ^ redist210_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PD_BitExtract1_x_b_1_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("SYNC"), .phase(0), .modulus(1) )
    streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PD_EdgeDetect_Xor_x_delay ( .xin(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PD_EdgeDetect_Xor_x_qi), .xout(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PD_EdgeDetect_Xor_x_q), .clk(clk), .aclr(areset), .ena(1'b1) );

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PM_AddSLoad_x(ADD,296)@14
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PM_AddSLoad_x_a = {1'b0, redist102_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PM_AddSLoad_x_b = {10'b0000000000, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PM_BitExtract_x_b};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PM_AddSLoad_x_i = {1'b0, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM_Const_x_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PM_AddSLoad_x_a1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PD_EdgeDetect_Xor_x_q == 1'b1 ? streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PM_AddSLoad_x_i : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PM_AddSLoad_x_a;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PM_AddSLoad_x_b1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PD_EdgeDetect_Xor_x_q == 1'b1 ? 11'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PM_AddSLoad_x_b;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PM_AddSLoad_x_o = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PM_AddSLoad_x_a1) + $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PM_AddSLoad_x_b1);
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PM_AddSLoad_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PM_AddSLoad_x_o[10:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PM_AddSLoad_PostCast_primWireOut_sel_x(BITSELECT,963)@14
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PM_AddSLoad_PostCast_primWireOut_sel_x_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PM_AddSLoad_x_q[9:0];

    // redist102_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1(DELAY,1702)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist102_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist102_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PM_AddSLoad_PostCast_primWireOut_sel_x_b);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PM_BitExtract_x(BITSELECT,298)@15
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PM_BitExtract_x_b = redist102_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q[9:9];

    // redist209_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PM_BitExtract_x_b_3(DELAY,1809)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist209_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PM_BitExtract_x_b_3_delay_0 <= '0;
        end
        else
        begin
            redist209_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PM_BitExtract_x_b_3_delay_0 <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PM_BitExtract_x_b);
        end
    end
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist209_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PM_BitExtract_x_b_3_delay_1 <= redist209_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PM_BitExtract_x_b_3_delay_0;
            redist209_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PM_BitExtract_x_b_3_q <= redist209_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PM_BitExtract_x_b_3_delay_1;
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PD_Counter_x(COUNTER,490)@18 + 1
    // low=0, high=1023, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PD_Counter_x_i <= 10'd0;
        end
        else if (redist209_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PM_BitExtract_x_b_3_q == 1'b1)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PD_Counter_x_i <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PD_Counter_x_i) + $unsigned(10'd1);
        end
    end
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PD_Counter_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PD_Counter_x_i[9:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PD_BitExtract1_x(BITSELECT,489)@19
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PD_BitExtract1_x_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PD_Counter_x_q[9:9];

    // redist174_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PD_BitExtract1_x_b_1(DELAY,1774)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist174_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PD_BitExtract1_x_b_1_q <= '0;
        end
        else
        begin
            redist174_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PD_BitExtract1_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PD_BitExtract1_x_b);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PD_EdgeDetect_Xor_x(LOGICAL,492)@20 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PD_EdgeDetect_Xor_x_qi = redist174_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PD_BitExtract1_x_b_1_q ^ redist175_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PD_BitExtract1_x_b_2_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("SYNC"), .phase(0), .modulus(1) )
    streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PD_EdgeDetect_Xor_x_delay ( .xin(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PD_EdgeDetect_Xor_x_qi), .xout(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PD_EdgeDetect_Xor_x_q), .clk(clk), .aclr(areset), .ena(1'b1) );

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PM_AddSLoad_x(ADD,493)@20
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PM_AddSLoad_x_a = {1'b0, redist86_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PM_AddSLoad_x_b = {10'b0000000000, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PM_BitExtract_x_b};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PM_AddSLoad_x_i = {1'b0, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM_Const_x_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PM_AddSLoad_x_a1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PD_EdgeDetect_Xor_x_q == 1'b1 ? streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PM_AddSLoad_x_i : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PM_AddSLoad_x_a;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PM_AddSLoad_x_b1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PD_EdgeDetect_Xor_x_q == 1'b1 ? 11'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PM_AddSLoad_x_b;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PM_AddSLoad_x_o = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PM_AddSLoad_x_a1) + $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PM_AddSLoad_x_b1);
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PM_AddSLoad_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PM_AddSLoad_x_o[10:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PM_AddSLoad_PostCast_primWireOut_sel_x(BITSELECT,1026)@20
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PM_AddSLoad_PostCast_primWireOut_sel_x_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PM_AddSLoad_x_q[9:0];

    // redist86_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1(DELAY,1686)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist86_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist86_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PM_AddSLoad_PostCast_primWireOut_sel_x_b);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PM_BitExtract_x(BITSELECT,495)@21
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PM_BitExtract_x_b = redist86_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q[9:9];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PD_Counter_x(COUNTER,457)@21 + 1
    // low=0, high=511, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PD_Counter_x_i <= 9'd0;
        end
        else if (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PM_BitExtract_x_b == 1'b1)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PD_Counter_x_i <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PD_Counter_x_i) + $unsigned(9'd1);
        end
    end
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PD_Counter_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PD_Counter_x_i[8:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PD_BitExtract1_x(BITSELECT,456)@22
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PD_BitExtract1_x_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PD_Counter_x_q[8:8];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PD_EdgeDetect_Xor_x(LOGICAL,459)@22 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PD_EdgeDetect_Xor_x_qi = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PD_BitExtract1_x_b ^ redist184_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PD_BitExtract1_x_b_1_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("SYNC"), .phase(0), .modulus(1) )
    streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PD_EdgeDetect_Xor_x_delay ( .xin(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PD_EdgeDetect_Xor_x_qi), .xout(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PD_EdgeDetect_Xor_x_q), .clk(clk), .aclr(areset), .ena(1'b1) );

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM_AddSLoad_x(ADD,460)@22
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM_AddSLoad_x_a = {1'b0, redist89_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM_AddSLoad_x_b = {9'b000000000, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM_BitExtract_x_b};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM_AddSLoad_x_i = {1'b0, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PM_Const_x_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM_AddSLoad_x_a1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PD_EdgeDetect_Xor_x_q == 1'b1 ? streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM_AddSLoad_x_i : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM_AddSLoad_x_a;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM_AddSLoad_x_b1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PD_EdgeDetect_Xor_x_q == 1'b1 ? 10'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM_AddSLoad_x_b;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM_AddSLoad_x_o = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM_AddSLoad_x_a1) + $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM_AddSLoad_x_b1);
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM_AddSLoad_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM_AddSLoad_x_o[9:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM_AddSLoad_PostCast_primWireOut_sel_x(BITSELECT,1012)@22
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM_AddSLoad_PostCast_primWireOut_sel_x_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM_AddSLoad_x_q[8:0];

    // redist89_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1(DELAY,1689)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist89_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist89_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM_AddSLoad_PostCast_primWireOut_sel_x_b);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM_BitExtract_x(BITSELECT,462)@23
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM_BitExtract_x_b = redist89_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q[8:8];

    // redist180_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM_BitExtract_x_b_1(DELAY,1780)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist180_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM_BitExtract_x_b_1_q <= '0;
        end
        else
        begin
            redist180_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM_BitExtract_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM_BitExtract_x_b);
        end
    end

    // redist181_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM_BitExtract_x_b_2(DELAY,1781)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist181_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM_BitExtract_x_b_2_q <= $unsigned(redist180_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM_BitExtract_x_b_1_q);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PD_Counter_x(COUNTER,554)@25 + 1
    // low=0, high=255, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PD_Counter_x_i <= 8'd0;
        end
        else if (redist181_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM_BitExtract_x_b_2_q == 1'b1)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PD_Counter_x_i <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PD_Counter_x_i) + $unsigned(8'd1);
        end
    end
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PD_Counter_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PD_Counter_x_i[7:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PD_BitExtract1_x(BITSELECT,553)@26
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PD_BitExtract1_x_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PD_Counter_x_q[7:7];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PD_EdgeDetect_Xor_x(LOGICAL,556)@26 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PD_EdgeDetect_Xor_x_qi = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PD_BitExtract1_x_b ^ redist158_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PD_BitExtract1_x_b_1_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("SYNC"), .phase(0), .modulus(1) )
    streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PD_EdgeDetect_Xor_x_delay ( .xin(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PD_EdgeDetect_Xor_x_qi), .xout(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PD_EdgeDetect_Xor_x_q), .clk(clk), .aclr(areset), .ena(1'b1) );

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM_AddSLoad_x(ADD,557)@26
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM_AddSLoad_x_a = {1'b0, redist80_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM_AddSLoad_x_b = {8'b00000000, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM_BitExtract_x_b};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM_AddSLoad_x_i = {1'b0, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PM_Const_x_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM_AddSLoad_x_a1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PD_EdgeDetect_Xor_x_q == 1'b1 ? streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM_AddSLoad_x_i : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM_AddSLoad_x_a;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM_AddSLoad_x_b1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PD_EdgeDetect_Xor_x_q == 1'b1 ? 9'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM_AddSLoad_x_b;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM_AddSLoad_x_o = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM_AddSLoad_x_a1) + $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM_AddSLoad_x_b1);
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM_AddSLoad_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM_AddSLoad_x_o[8:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM_AddSLoad_PostCast_primWireOut_sel_x(BITSELECT,1052)@26
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM_AddSLoad_x_q[7:0];

    // redist80_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1(DELAY,1680)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist80_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist80_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM_BitExtract_x(BITSELECT,559)@27
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM_BitExtract_x_b = redist80_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q[7:7];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PD_Counter_x(COUNTER,529)@27 + 1
    // low=0, high=127, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PD_Counter_x_i <= 7'd0;
        end
        else if (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM_BitExtract_x_b == 1'b1)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PD_Counter_x_i <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PD_Counter_x_i) + $unsigned(7'd1);
        end
    end
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PD_Counter_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PD_Counter_x_i[6:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PD_BitExtract1_x(BITSELECT,528)@28
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PD_BitExtract1_x_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PD_Counter_x_q[6:6];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PD_EdgeDetect_Xor_x(LOGICAL,531)@28 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PD_EdgeDetect_Xor_x_qi = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PD_BitExtract1_x_b ^ redist166_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PD_BitExtract1_x_b_1_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("SYNC"), .phase(0), .modulus(1) )
    streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PD_EdgeDetect_Xor_x_delay ( .xin(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PD_EdgeDetect_Xor_x_qi), .xout(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PD_EdgeDetect_Xor_x_q), .clk(clk), .aclr(areset), .ena(1'b1) );

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM_AddSLoad_x(ADD,532)@28
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM_AddSLoad_x_a = {1'b0, redist83_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM_AddSLoad_x_b = {7'b0000000, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM_BitExtract_x_b};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM_AddSLoad_x_i = {1'b0, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PM_Const_x_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM_AddSLoad_x_a1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PD_EdgeDetect_Xor_x_q == 1'b1 ? streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM_AddSLoad_x_i : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM_AddSLoad_x_a;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM_AddSLoad_x_b1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PD_EdgeDetect_Xor_x_q == 1'b1 ? 8'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM_AddSLoad_x_b;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM_AddSLoad_x_o = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM_AddSLoad_x_a1) + $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM_AddSLoad_x_b1);
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM_AddSLoad_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM_AddSLoad_x_o[7:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM_AddSLoad_PostCast_primWireOut_sel_x(BITSELECT,1040)@28
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM_AddSLoad_x_q[6:0];

    // redist83_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1(DELAY,1683)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist83_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist83_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM_BitExtract_x(BITSELECT,534)@29
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM_BitExtract_x_b = redist83_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q[6:6];

    // redist163_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM_BitExtract_x_b_1(DELAY,1763)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist163_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM_BitExtract_x_b_1_q <= '0;
        end
        else
        begin
            redist163_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM_BitExtract_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM_BitExtract_x_b);
        end
    end

    // redist164_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM_BitExtract_x_b_10(DELAY,1764)
    dspba_delay_ver #( .width(1), .depth(9), .reset_kind("SYNC"), .phase(1), .modulus(1024) )
    redist164_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM_BitExtract_x_b_10 ( .xin(redist163_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM_BitExtract_x_b_1_q), .xout(redist164_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM_BitExtract_x_b_10_q), .clk(clk), .aclr(areset), .ena(1'b1) );

    // redist165_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM_BitExtract_x_b_11(DELAY,1765)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist165_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM_BitExtract_x_b_11_q <= $unsigned(redist164_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM_BitExtract_x_b_10_q);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PD_Counter_x(COUNTER,625)@40 + 1
    // low=0, high=63, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PD_Counter_x_i <= 6'd0;
        end
        else if (redist165_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM_BitExtract_x_b_11_q == 1'b1)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PD_Counter_x_i <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PD_Counter_x_i) + $unsigned(6'd1);
        end
    end
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PD_Counter_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PD_Counter_x_i[5:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PD_BitExtract1_x(BITSELECT,624)@41
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PD_BitExtract1_x_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PD_Counter_x_q[5:5];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PD_EdgeDetect_Xor_x(LOGICAL,627)@41 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PD_EdgeDetect_Xor_x_qi = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PD_BitExtract1_x_b ^ redist122_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PD_BitExtract1_x_b_1_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("SYNC"), .phase(0), .modulus(1) )
    streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PD_EdgeDetect_Xor_x_delay ( .xin(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PD_EdgeDetect_Xor_x_qi), .xout(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PD_EdgeDetect_Xor_x_q), .clk(clk), .aclr(areset), .ena(1'b1) );

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PM_AddSLoad_x(ADD,628)@41
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PM_AddSLoad_x_a = {1'b0, redist73_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PM_AddSLoad_x_b = {6'b000000, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PM_BitExtract_x_b};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PM_AddSLoad_x_i = {1'b0, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PM_Const_x_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PM_AddSLoad_x_a1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PD_EdgeDetect_Xor_x_q == 1'b1 ? streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PM_AddSLoad_x_i : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PM_AddSLoad_x_a;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PM_AddSLoad_x_b1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PD_EdgeDetect_Xor_x_q == 1'b1 ? 7'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PM_AddSLoad_x_b;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PM_AddSLoad_x_o = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PM_AddSLoad_x_a1) + $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PM_AddSLoad_x_b1);
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PM_AddSLoad_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PM_AddSLoad_x_o[6:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PM_AddSLoad_PostCast_primWireOut_sel_x(BITSELECT,1078)@41
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PM_AddSLoad_x_q[5:0];

    // redist73_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1(DELAY,1673)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist73_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist73_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PM_BitExtract_x(BITSELECT,630)@42
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PM_BitExtract_x_b = redist73_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q[5:5];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PD_Counter_x(COUNTER,600)@42 + 1
    // low=0, high=31, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PD_Counter_x_i <= 5'd0;
        end
        else if (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PM_BitExtract_x_b == 1'b1)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PD_Counter_x_i <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PD_Counter_x_i) + $unsigned(5'd1);
        end
    end
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PD_Counter_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PD_Counter_x_i[4:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PD_BitExtract1_x(BITSELECT,599)@43
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PD_BitExtract1_x_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PD_Counter_x_q[4:4];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PD_EdgeDetect_Xor_x(LOGICAL,602)@43 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PD_EdgeDetect_Xor_x_qi = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PD_BitExtract1_x_b ^ redist137_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PD_BitExtract1_x_b_1_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("SYNC"), .phase(0), .modulus(1) )
    streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PD_EdgeDetect_Xor_x_delay ( .xin(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PD_EdgeDetect_Xor_x_qi), .xout(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PD_EdgeDetect_Xor_x_q), .clk(clk), .aclr(areset), .ena(1'b1) );

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_AddSLoad_x(ADD,603)@43
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_AddSLoad_x_a = {1'b0, redist76_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_AddSLoad_x_b = {5'b00000, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_AddSLoad_x_i = {1'b0, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PM_Const_x_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_AddSLoad_x_a1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PD_EdgeDetect_Xor_x_q == 1'b1 ? streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_AddSLoad_x_i : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_AddSLoad_x_a;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_AddSLoad_x_b1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PD_EdgeDetect_Xor_x_q == 1'b1 ? 6'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_AddSLoad_x_b;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_AddSLoad_x_o = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_AddSLoad_x_a1) + $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_AddSLoad_x_b1);
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_AddSLoad_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_AddSLoad_x_o[5:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_AddSLoad_PostCast_primWireOut_sel_x(BITSELECT,1066)@43
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_AddSLoad_x_q[4:0];

    // redist76_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1(DELAY,1676)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist76_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist76_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x(BITSELECT,605)@44
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b = redist76_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q[4:4];

    // redist127_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_6(DELAY,1727)
    dspba_delay_ver #( .width(1), .depth(6), .reset_kind("SYNC"), .phase(0), .modulus(1024) )
    redist127_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_6 ( .xin(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b), .xout(redist127_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_6_q), .clk(clk), .aclr(areset), .ena(1'b1) );

    // redist128_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_7(DELAY,1728)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist128_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_7_q <= $unsigned(redist127_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_6_q);
        end
    end

    // redist129_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_17(DELAY,1729)
    dspba_delay_ver #( .width(1), .depth(10), .reset_kind("SYNC"), .phase(7), .modulus(1024) )
    redist129_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_17 ( .xin(redist128_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_7_q), .xout(redist129_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_17_q), .clk(clk), .aclr(areset), .ena(1'b1) );

    // redist130_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_18(DELAY,1730)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist130_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_18_q <= $unsigned(redist129_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_17_q);
        end
    end

    // redist131_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_23(DELAY,1731)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist131_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_23_delay_0 <= $unsigned(redist130_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_18_q);
            redist131_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_23_delay_1 <= redist131_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_23_delay_0;
            redist131_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_23_delay_2 <= redist131_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_23_delay_1;
            redist131_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_23_delay_3 <= redist131_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_23_delay_2;
            redist131_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_23_q <= redist131_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_23_delay_3;
        end
    end

    // redist132_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_29(DELAY,1732)
    dspba_delay_ver #( .width(1), .depth(6), .reset_kind("SYNC"), .phase(23), .modulus(1024) )
    redist132_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_29 ( .xin(redist131_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_23_q), .xout(redist132_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_29_q), .clk(clk), .aclr(areset), .ena(1'b1) );

    // redist133_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_30(DELAY,1733)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist133_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_30_q <= $unsigned(redist132_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_29_q);
        end
    end

    // redist134_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_35(DELAY,1734)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist134_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_35_delay_0 <= $unsigned(redist133_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_30_q);
            redist134_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_35_delay_1 <= redist134_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_35_delay_0;
            redist134_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_35_delay_2 <= redist134_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_35_delay_1;
            redist134_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_35_delay_3 <= redist134_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_35_delay_2;
            redist134_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_35_q <= redist134_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_35_delay_3;
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_Counter_x(COUNTER,684)@65 + 1
    // low=0, high=3, step=1, init=3
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_Counter_x_i <= 2'd3;
        end
        else if (redist134_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_35_q == 1'b1)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_Counter_x_i <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_Counter_x_i) + $unsigned(2'd1);
        end
    end
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_Counter_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_Counter_x_i[1:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BitExtract1_x_bit_select_merged(BITSELECT,1591)@66
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BitExtract1_x_bit_select_merged_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_Counter_x_q[0:0];
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BitExtract1_x_bit_select_merged_c = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_Counter_x_q[1:1];

    // redist135_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_36(DELAY,1735)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist135_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_36_q <= $unsigned(redist134_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_35_q);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_And1_x(LOGICAL,679)@66
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_And1_x_q = redist135_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_36_q & streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BitExtract1_x_bit_select_merged_b;

    // redist115_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_And1_x_q_1(DELAY,1715)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist115_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_And1_x_q_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_And1_x_q);
        end
    end

    // GND(CONSTANT,0)
    assign GND_q = $unsigned(1'b0);

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Counter_x(COUNTER,874)@55 + 1
    // low=0, high=15, step=1, init=15
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Counter_x_i <= 4'd15;
        end
        else if (redist131_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_23_q == 1'b1)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Counter_x_i <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Counter_x_i) + $unsigned(4'd1);
        end
    end
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Counter_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Counter_x_i[3:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_RALUT_ROM_real_x_repl(LOOKUP,1543)@56
    always @(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Counter_x_q)
    begin
        // Begin reserved scope level
        unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Counter_x_q)
            4'b0000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_RALUT_ROM_real_x_repl_q = 18'b011111111111111111;
            4'b0001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_RALUT_ROM_real_x_repl_q = 18'b011111111111111111;
            4'b0010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_RALUT_ROM_real_x_repl_q = 18'b011111111111111111;
            4'b0011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_RALUT_ROM_real_x_repl_q = 18'b011111111111111111;
            4'b0100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_RALUT_ROM_real_x_repl_q = 18'b011111111111111111;
            4'b0101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_RALUT_ROM_real_x_repl_q = 18'b010110101000001010;
            4'b0110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_RALUT_ROM_real_x_repl_q = 18'b000000000000000000;
            4'b0111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_RALUT_ROM_real_x_repl_q = 18'b101001010111110110;
            4'b1000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_RALUT_ROM_real_x_repl_q = 18'b011111111111111111;
            4'b1001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_RALUT_ROM_real_x_repl_q = 18'b011101100100000111;
            4'b1010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_RALUT_ROM_real_x_repl_q = 18'b010110101000001010;
            4'b1011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_RALUT_ROM_real_x_repl_q = 18'b001100001111101111;
            4'b1100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_RALUT_ROM_real_x_repl_q = 18'b011111111111111111;
            4'b1101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_RALUT_ROM_real_x_repl_q = 18'b001100001111101111;
            4'b1110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_RALUT_ROM_real_x_repl_q = 18'b101001010111110110;
            4'b1111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_RALUT_ROM_real_x_repl_q = 18'b100010011011111001;
            default : begin
                          // unreachable
                          streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_RALUT_ROM_real_x_repl_q = 18'bxxxxxxxxxxxxxxxxxx;
                      end
        endcase
        // End reserved scope level
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Counter_x(COUNTER,837)@44 + 1
    // low=0, high=63, step=1, init=63
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Counter_x_i <= 6'd63;
        end
        else if (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b == 1'b1)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Counter_x_i <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Counter_x_i) + $unsigned(6'd1);
        end
    end
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Counter_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Counter_x_i[5:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl(LOOKUP,1539)@45
    always @(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Counter_x_q)
    begin
        // Begin reserved scope level
        unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Counter_x_q)
            6'b000000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q = 18'b011111111111111111;
            6'b000001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q = 18'b011111111111111111;
            6'b000010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q = 18'b011111111111111111;
            6'b000011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q = 18'b011111111111111111;
            6'b000100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q = 18'b011111111111111111;
            6'b000101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q = 18'b011111111111111111;
            6'b000110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q = 18'b011111111111111111;
            6'b000111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q = 18'b011111111111111111;
            6'b001000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q = 18'b011111111111111111;
            6'b001001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q = 18'b011111111111111111;
            6'b001010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q = 18'b011111111111111111;
            6'b001011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q = 18'b011111111111111111;
            6'b001100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q = 18'b011111111111111111;
            6'b001101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q = 18'b011111111111111111;
            6'b001110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q = 18'b011111111111111111;
            6'b001111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q = 18'b011111111111111111;
            6'b010000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q = 18'b011111111111111111;
            6'b010001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q = 18'b011111011000101001;
            6'b010010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q = 18'b011101100100000111;
            6'b010011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q = 18'b011010100110110110;
            6'b010100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q = 18'b010110101000001010;
            6'b010101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q = 18'b010001110001110100;
            6'b010110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q = 18'b001100001111101111;
            6'b010111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q = 18'b000110001111100011;
            6'b011000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q = 18'b000000000000000000;
            6'b011001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q = 18'b111001110000011101;
            6'b011010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q = 18'b110011110000010001;
            6'b011011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q = 18'b101110001110001100;
            6'b011100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q = 18'b101001010111110110;
            6'b011101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q = 18'b100101011001001010;
            6'b011110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q = 18'b100010011011111001;
            6'b011111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q = 18'b100000100111010111;
            6'b100000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q = 18'b011111111111111111;
            6'b100001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q = 18'b011111110110001001;
            6'b100010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q = 18'b011111011000101001;
            6'b100011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q = 18'b011110100111110100;
            6'b100100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q = 18'b011101100100000111;
            6'b100101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q = 18'b011100001110001011;
            6'b100110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q = 18'b011010100110110110;
            6'b100111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q = 18'b011000101111001000;
            6'b101000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q = 18'b010110101000001010;
            6'b101001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q = 18'b010100010011001111;
            6'b101010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q = 18'b010001110001110100;
            6'b101011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q = 18'b001111000101011011;
            6'b101100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q = 18'b001100001111101111;
            6'b101101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q = 18'b001001010010100000;
            6'b101110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q = 18'b000110001111100011;
            6'b101111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q = 18'b000011001000101111;
            6'b110000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q = 18'b011111111111111111;
            6'b110001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q = 18'b011110100111110100;
            6'b110010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q = 18'b011010100110110110;
            6'b110011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q = 18'b010100010011001111;
            6'b110100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q = 18'b001100001111101111;
            6'b110101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q = 18'b000011001000101111;
            6'b110110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q = 18'b111001110000011101;
            6'b110111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q = 18'b110000111010100101;
            6'b111000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q = 18'b101001010111110110;
            6'b111001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q = 18'b100011110001110101;
            6'b111010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q = 18'b100000100111010111;
            6'b111011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q = 18'b100000001001110111;
            6'b111100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q = 18'b100010011011111001;
            6'b111101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q = 18'b100111010000111000;
            6'b111110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q = 18'b101110001110001100;
            6'b111111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q = 18'b110110101101100000;
            default : begin
                          // unreachable
                          streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q = 18'bxxxxxxxxxxxxxxxxxx;
                      end
        endcase
        // End reserved scope level
    end

    // redist5_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q_1(DELAY,1605)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist5_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_ZeroAngle_x(CONSTANT,806)
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_ZeroAngle_x_q = $unsigned(12'b000000000000);

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_ZeroIndex_x(CONSTANT,808)
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_ZeroIndex_x_q = $unsigned(6'b000000);

    // rightShiftStage1Idx2Pad8_uid1433_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x(CONSTANT,1432)
    assign rightShiftStage1Idx2Pad8_uid1433_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_q = $unsigned(8'b00000000);

    // rightShiftStage1Idx2Rng8_uid1486_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x(BITSELECT,1485)@30
    assign rightShiftStage1Idx2Rng8_uid1486_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_b = rightShiftStage0_uid1482_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_q[11:8];

    // rightShiftStage1Idx2_uid1488_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x(BITJOIN,1487)@30
    assign rightShiftStage1Idx2_uid1488_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_q = {rightShiftStage1Idx2Pad8_uid1433_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_q, rightShiftStage1Idx2Rng8_uid1486_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_b};

    // rightShiftStage1Idx1Pad4_uid1430_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x(CONSTANT,1429)
    assign rightShiftStage1Idx1Pad4_uid1430_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_q = $unsigned(4'b0000);

    // rightShiftStage1Idx1Rng4_uid1483_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x(BITSELECT,1482)@30
    assign rightShiftStage1Idx1Rng4_uid1483_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_b = rightShiftStage0_uid1482_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_q[11:4];

    // rightShiftStage1Idx1_uid1485_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x(BITJOIN,1484)@30
    assign rightShiftStage1Idx1_uid1485_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_q = {rightShiftStage1Idx1Pad4_uid1430_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_q, rightShiftStage1Idx1Rng4_uid1483_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_b};

    // rightShiftStage0Idx3Pad3_uid1425_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x(CONSTANT,1424)
    assign rightShiftStage0Idx3Pad3_uid1425_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_q = $unsigned(3'b000);

    // rightShiftStage0Idx3Rng3_uid1478_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x(BITSELECT,1477)@30
    assign rightShiftStage0Idx3Rng3_uid1478_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_b = redist63_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Add_PostCast_primWireOut_sel_x_b_1_q[11:3];

    // rightShiftStage0Idx3_uid1480_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x(BITJOIN,1479)@30
    assign rightShiftStage0Idx3_uid1480_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_q = {rightShiftStage0Idx3Pad3_uid1425_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_q, rightShiftStage0Idx3Rng3_uid1478_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_b};

    // rightShiftStage0Idx2Pad2_uid1422_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x(CONSTANT,1421)
    assign rightShiftStage0Idx2Pad2_uid1422_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_q = $unsigned(2'b00);

    // rightShiftStage0Idx2Rng2_uid1475_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x(BITSELECT,1474)@30
    assign rightShiftStage0Idx2Rng2_uid1475_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_b = redist63_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Add_PostCast_primWireOut_sel_x_b_1_q[11:2];

    // rightShiftStage0Idx2_uid1477_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x(BITJOIN,1476)@30
    assign rightShiftStage0Idx2_uid1477_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_q = {rightShiftStage0Idx2Pad2_uid1422_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_q, rightShiftStage0Idx2Rng2_uid1475_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_b};

    // rightShiftStage0Idx1Rng1_uid1472_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x(BITSELECT,1471)@30
    assign rightShiftStage0Idx1Rng1_uid1472_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_b = redist63_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Add_PostCast_primWireOut_sel_x_b_1_q[11:1];

    // rightShiftStage0Idx1_uid1474_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x(BITJOIN,1473)@30
    assign rightShiftStage0Idx1_uid1474_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_q = {GND_q, rightShiftStage0Idx1Rng1_uid1472_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_b};

    // redist233_channel_FFT1_in_cunroll_x_in_6_size_tpl_2(DELAY,1833)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist233_channel_FFT1_in_cunroll_x_in_6_size_tpl_2_delay_0 <= '0;
        end
        else
        begin
            redist233_channel_FFT1_in_cunroll_x_in_6_size_tpl_2_delay_0 <= $unsigned(in_6_size_tpl);
        end
    end
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist233_channel_FFT1_in_cunroll_x_in_6_size_tpl_2_q <= redist233_channel_FFT1_in_cunroll_x_in_6_size_tpl_2_delay_0;
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_DropLUT_x(LOOKUP,220)@2 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_DropLUT_x_q <= $unsigned(4'b1100);
        end
        else
        begin
            unique case (redist233_channel_FFT1_in_cunroll_x_in_6_size_tpl_2_q)
                4'b0000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_DropLUT_x_q <= 4'b1100;
                4'b0001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_DropLUT_x_q <= 4'b1011;
                4'b0010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_DropLUT_x_q <= 4'b1010;
                4'b0011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_DropLUT_x_q <= 4'b1001;
                4'b0100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_DropLUT_x_q <= 4'b1000;
                4'b0101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_DropLUT_x_q <= 4'b0111;
                4'b0110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_DropLUT_x_q <= 4'b0110;
                4'b0111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_DropLUT_x_q <= 4'b0101;
                4'b1000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_DropLUT_x_q <= 4'b0100;
                4'b1001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_DropLUT_x_q <= 4'b0011;
                4'b1010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_DropLUT_x_q <= 4'b0010;
                4'b1011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_DropLUT_x_q <= 4'b0001;
                4'b1100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_DropLUT_x_q <= 4'b0000;
                4'b1101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_DropLUT_x_q <= 4'b0000;
                4'b1110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_DropLUT_x_q <= 4'b0000;
                4'b1111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_DropLUT_x_q <= 4'b0000;
                default : begin
                              // unreachable
                              streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_DropLUT_x_q <= 4'bxxxx;
                          end
            endcase
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L0_Mux_x(MUX,309)@3 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L0_Mux_x_s = redist227_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_RISING_EDGE1_And_x_q_3_q;
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L0_Mux_x_q <= 4'b0;
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L0_Mux_x_s)
                1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L0_Mux_x_q <= streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L0_Mux_x_q;
                1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L0_Mux_x_q <= streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_DropLUT_x_q;
                default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L0_Mux_x_q <= 4'b0;
            endcase
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L1_Mux_x(MUX,311)@3 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L1_Mux_x_s = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q;
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L1_Mux_x_q <= 4'b0;
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L1_Mux_x_s)
                1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L1_Mux_x_q <= streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L1_Mux_x_q;
                1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L1_Mux_x_q <= streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L0_Mux_x_q;
                default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L1_Mux_x_q <= 4'b0;
            endcase
        end
    end

    // redist207_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L1_Mux_x_q_2(DELAY,1807)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist207_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L1_Mux_x_q_2_delay_0 <= '0;
        end
        else
        begin
            redist207_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L1_Mux_x_q_2_delay_0 <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L1_Mux_x_q);
        end
    end
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist207_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L1_Mux_x_q_2_q <= redist207_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L1_Mux_x_q_2_delay_0;
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L2_Mux_x(MUX,313)@5 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L2_Mux_x_s = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PD_EdgeDetect_Xor_x_q;
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L2_Mux_x_q <= 4'b0;
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L2_Mux_x_s)
                1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L2_Mux_x_q <= streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L2_Mux_x_q;
                1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L2_Mux_x_q <= redist207_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L1_Mux_x_q_2_q;
                default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L2_Mux_x_q <= 4'b0;
            endcase
        end
    end

    // redist206_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L2_Mux_x_q_2(DELAY,1806)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist206_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L2_Mux_x_q_2_delay_0 <= '0;
        end
        else
        begin
            redist206_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L2_Mux_x_q_2_delay_0 <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L2_Mux_x_q);
        end
    end
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist206_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L2_Mux_x_q_2_q <= redist206_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L2_Mux_x_q_2_delay_0;
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L3_Mux_x(MUX,315)@7 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L3_Mux_x_s = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PD_EdgeDetect_Xor_x_q;
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L3_Mux_x_q <= 4'b0;
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L3_Mux_x_s)
                1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L3_Mux_x_q <= streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L3_Mux_x_q;
                1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L3_Mux_x_q <= redist206_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L2_Mux_x_q_2_q;
                default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L3_Mux_x_q <= 4'b0;
            endcase
        end
    end

    // redist205_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L3_Mux_x_q_1(DELAY,1805)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist205_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L3_Mux_x_q_1_q <= '0;
        end
        else
        begin
            redist205_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L3_Mux_x_q_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L3_Mux_x_q);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L4_Mux_x(MUX,317)@8 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L4_Mux_x_s = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PD_EdgeDetect_Xor_x_q;
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L4_Mux_x_q <= 4'b0;
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L4_Mux_x_s)
                1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L4_Mux_x_q <= streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L4_Mux_x_q;
                1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L4_Mux_x_q <= redist205_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L3_Mux_x_q_1_q;
                default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L4_Mux_x_q <= 4'b0;
            endcase
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L0_Mux_x(MUX,252)@9 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L0_Mux_x_s = redist200_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PD_EdgeDetect_Xor_x_q_1_q;
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L0_Mux_x_q <= 4'b0;
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L0_Mux_x_s)
                1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L0_Mux_x_q <= streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L0_Mux_x_q;
                1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L0_Mux_x_q <= streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L4_Mux_x_q;
                default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L0_Mux_x_q <= 4'b0;
            endcase
        end
    end

    // redist219_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L0_Mux_x_q_2(DELAY,1819)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist219_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L0_Mux_x_q_2_delay_0 <= '0;
        end
        else
        begin
            redist219_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L0_Mux_x_q_2_delay_0 <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L0_Mux_x_q);
        end
    end
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist219_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L0_Mux_x_q_2_q <= redist219_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L0_Mux_x_q_2_delay_0;
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L1_Mux_x(MUX,254)@11 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L1_Mux_x_s = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q;
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L1_Mux_x_q <= 4'b0;
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L1_Mux_x_s)
                1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L1_Mux_x_q <= streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L1_Mux_x_q;
                1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L1_Mux_x_q <= redist219_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L0_Mux_x_q_2_q;
                default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L1_Mux_x_q <= 4'b0;
            endcase
        end
    end

    // redist218_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L1_Mux_x_q_1(DELAY,1818)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist218_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L1_Mux_x_q_1_q <= '0;
        end
        else
        begin
            redist218_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L1_Mux_x_q_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L1_Mux_x_q);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L2_Mux_x(MUX,256)@12 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L2_Mux_x_s = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PD_EdgeDetect_Xor_x_q;
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L2_Mux_x_q <= 4'b0;
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L2_Mux_x_s)
                1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L2_Mux_x_q <= streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L2_Mux_x_q;
                1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L2_Mux_x_q <= redist218_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L1_Mux_x_q_1_q;
                default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L2_Mux_x_q <= 4'b0;
            endcase
        end
    end

    // redist215_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L2_Mux_x_q_3(DELAY,1815)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist215_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L2_Mux_x_q_3_delay_0 <= '0;
        end
        else
        begin
            redist215_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L2_Mux_x_q_3_delay_0 <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L2_Mux_x_q);
        end
    end
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist215_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L2_Mux_x_q_3_q <= redist215_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L2_Mux_x_q_3_delay_0;
        end
    end

    // redist216_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L2_Mux_x_q_5(DELAY,1816)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist216_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L2_Mux_x_q_5_delay_0 <= $unsigned(redist215_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L2_Mux_x_q_3_q);
            redist216_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L2_Mux_x_q_5_q <= redist216_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L2_Mux_x_q_5_delay_0;
        end
    end

    // redist217_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L2_Mux_x_q_6(DELAY,1817)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist217_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L2_Mux_x_q_6_q <= $unsigned(redist216_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L2_Mux_x_q_5_q);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_drop_L0_Mux_x(MUX,473)@18 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_drop_L0_Mux_x_s = redist212_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PD_EdgeDetect_Xor_x_q_6_q;
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_drop_L0_Mux_x_q <= 4'b0;
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_drop_L0_Mux_x_s)
                1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_drop_L0_Mux_x_q <= streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_drop_L0_Mux_x_q;
                1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_drop_L0_Mux_x_q <= redist217_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L2_Mux_x_q_6_q;
                default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_drop_L0_Mux_x_q <= 4'b0;
            endcase
        end
    end

    // redist179_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_drop_L0_Mux_x_q_1(DELAY,1779)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist179_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_drop_L0_Mux_x_q_1_q <= '0;
        end
        else
        begin
            redist179_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_drop_L0_Mux_x_q_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_drop_L0_Mux_x_q);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_drop_L1_Mux_x(MUX,475)@19 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_drop_L1_Mux_x_s = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q;
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_drop_L1_Mux_x_q <= 4'b0;
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_drop_L1_Mux_x_s)
                1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_drop_L1_Mux_x_q <= streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_drop_L1_Mux_x_q;
                1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_drop_L1_Mux_x_q <= redist179_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_drop_L0_Mux_x_q_1_q;
                default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_drop_L1_Mux_x_q <= 4'b0;
            endcase
        end
    end

    // redist178_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_drop_L1_Mux_x_q_3(DELAY,1778)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist178_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_drop_L1_Mux_x_q_3_delay_0 <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_drop_L1_Mux_x_q);
            redist178_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_drop_L1_Mux_x_q_3_q <= redist178_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_drop_L1_Mux_x_q_3_delay_0;
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_drop_L0_Mux_x(MUX,440)@22 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_drop_L0_Mux_x_s = redist176_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_3_q;
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_drop_L0_Mux_x_q <= 4'b0;
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_drop_L0_Mux_x_s)
                1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_drop_L0_Mux_x_q <= streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_drop_L0_Mux_x_q;
                1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_drop_L0_Mux_x_q <= redist178_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_drop_L1_Mux_x_q_3_q;
                default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_drop_L0_Mux_x_q <= 4'b0;
            endcase
        end
    end

    // redist188_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_drop_L0_Mux_x_q_1(DELAY,1788)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist188_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_drop_L0_Mux_x_q_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_drop_L0_Mux_x_q);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_drop_L1_Mux_x(MUX,442)@23 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_drop_L1_Mux_x_s = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q;
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_drop_L1_Mux_x_q <= 4'b0;
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_drop_L1_Mux_x_s)
                1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_drop_L1_Mux_x_q <= streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_drop_L1_Mux_x_q;
                1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_drop_L1_Mux_x_q <= redist188_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_drop_L0_Mux_x_q_1_q;
                default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_drop_L1_Mux_x_q <= 4'b0;
            endcase
        end
    end

    // redist187_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_drop_L1_Mux_x_q_2(DELAY,1787)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist187_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_drop_L1_Mux_x_q_2_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_drop_L1_Mux_x_q);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_latch_1L_Mux_x(MUX,566)@25 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_latch_1L_Mux_x_s = redist185_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_2_q;
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_latch_1L_Mux_x_q <= 4'b0;
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_latch_1L_Mux_x_s)
                1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_latch_1L_Mux_x_q <= streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_latch_1L_Mux_x_q;
                1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_latch_1L_Mux_x_q <= redist187_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_drop_L1_Mux_x_q_2_q;
                default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_latch_1L_Mux_x_q <= 4'b0;
            endcase
        end
    end

    // redist155_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_latch_1L_Mux_x_q_1(DELAY,1755)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist155_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_latch_1L_Mux_x_q_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_latch_1L_Mux_x_q);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_latch_0L_Mux_x(MUX,564)@26 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_latch_0L_Mux_x_s = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PD_EdgeDetect_Xor_x_q;
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_latch_0L_Mux_x_q <= 4'b0;
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_latch_0L_Mux_x_s)
                1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_latch_0L_Mux_x_q <= streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_latch_0L_Mux_x_q;
                1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_latch_0L_Mux_x_q <= redist155_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_latch_1L_Mux_x_q_1_q;
                default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_latch_0L_Mux_x_q <= 4'b0;
            endcase
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_drop_L0_Mux_x(MUX,512)@27 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_drop_L0_Mux_x_s = redist159_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PD_EdgeDetect_Xor_x_q_1_q;
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_drop_L0_Mux_x_q <= 4'b0;
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_drop_L0_Mux_x_s)
                1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_drop_L0_Mux_x_q <= streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_drop_L0_Mux_x_q;
                1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_drop_L0_Mux_x_q <= streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_latch_0L_Mux_x_q;
                default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_drop_L0_Mux_x_q <= 4'b0;
            endcase
        end
    end

    // redist170_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_drop_L0_Mux_x_q_2(DELAY,1770)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist170_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_drop_L0_Mux_x_q_2_delay_0 <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_drop_L0_Mux_x_q);
            redist170_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_drop_L0_Mux_x_q_2_q <= redist170_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_drop_L0_Mux_x_q_2_delay_0;
        end
    end

    // redist169_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_drop_L1_Mux_x_q_1(DELAY,1769)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist169_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_drop_L1_Mux_x_q_1_q <= '0;
        end
        else
        begin
            redist169_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_drop_L1_Mux_x_q_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_drop_L1_Mux_x_q);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_drop_L1_Mux_x(MUX,514)@29
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_drop_L1_Mux_x_s = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q;
    always @(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_drop_L1_Mux_x_s or redist169_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_drop_L1_Mux_x_q_1_q or redist170_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_drop_L0_Mux_x_q_2_q)
    begin
        unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_drop_L1_Mux_x_s)
            1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_drop_L1_Mux_x_q = redist169_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_drop_L1_Mux_x_q_1_q;
            1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_drop_L1_Mux_x_q = redist170_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_drop_L0_Mux_x_q_2_q;
            default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_drop_L1_Mux_x_q = 4'b0;
        endcase
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_BitCombine_x(BITJOIN,811)@29
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_BitCombine_x_q = {streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM_BitExtract_x_b, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_drop_L1_Mux_x_q};

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_StepLUT_x(LOOKUP,815)@29 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_BitCombine_x_q)
                5'b00000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_StepLUT_x_q <= 12'b000000000000;
                5'b00001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_StepLUT_x_q <= 12'b000000000000;
                5'b00010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_StepLUT_x_q <= 12'b000000000000;
                5'b00011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_StepLUT_x_q <= 12'b000000000000;
                5'b00100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_StepLUT_x_q <= 12'b000000000000;
                5'b00101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_StepLUT_x_q <= 12'b000000000000;
                5'b00110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_StepLUT_x_q <= 12'b000000000000;
                5'b00111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_StepLUT_x_q <= 12'b000000000000;
                5'b01000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_StepLUT_x_q <= 12'b000000000000;
                5'b01001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_StepLUT_x_q <= 12'b000000000000;
                5'b01010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_StepLUT_x_q <= 12'b000000000000;
                5'b01011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_StepLUT_x_q <= 12'b000000000000;
                5'b01100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_StepLUT_x_q <= 12'b000000000000;
                5'b01101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_StepLUT_x_q <= 12'b000000000000;
                5'b01110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_StepLUT_x_q <= 12'b000000000000;
                5'b01111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_StepLUT_x_q <= 12'b000000000000;
                5'b10000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_StepLUT_x_q <= 12'b000000000001;
                5'b10001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_StepLUT_x_q <= 12'b000000000010;
                5'b10010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_StepLUT_x_q <= 12'b000000000100;
                5'b10011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_StepLUT_x_q <= 12'b000000001000;
                5'b10100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_StepLUT_x_q <= 12'b000000010000;
                5'b10101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_StepLUT_x_q <= 12'b000000100000;
                5'b10110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_StepLUT_x_q <= 12'b000001000000;
                5'b10111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_StepLUT_x_q <= 12'b000010000000;
                5'b11000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_StepLUT_x_q <= 12'b000100000000;
                5'b11001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_StepLUT_x_q <= 12'b001000000000;
                5'b11010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_StepLUT_x_q <= 12'b010000000000;
                5'b11011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_StepLUT_x_q <= 12'b100000000000;
                5'b11100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_StepLUT_x_q <= 12'b000000000000;
                5'b11101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_StepLUT_x_q <= 12'b000000000000;
                5'b11110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_StepLUT_x_q <= 12'b000000000000;
                5'b11111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_StepLUT_x_q <= 12'b000000000000;
                default : begin
                              // unreachable
                              streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_StepLUT_x_q <= 12'bxxxxxxxxxxxx;
                          end
            endcase
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Add_x(ADD,809)@30
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Add_x_a = {1'b0, redist63_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Add_PostCast_primWireOut_sel_x_b_1_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Add_x_b = {1'b0, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_StepLUT_x_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Add_x_o = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Add_x_a) + $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Add_x_b);
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Add_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Add_x_o[12:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Add_PostCast_primWireOut_sel_x(BITSELECT,1167)@30
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Add_PostCast_primWireOut_sel_x_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Add_x_q[11:0];

    // redist63_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Add_PostCast_primWireOut_sel_x_b_1(DELAY,1663)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist63_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Add_PostCast_primWireOut_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist63_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Add_PostCast_primWireOut_sel_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Add_PostCast_primWireOut_sel_x_b);
        end
    end

    // rightShiftStage0_uid1482_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x(MUX,1481)@30
    assign rightShiftStage0_uid1482_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_s = rightShiftStageSel0Dto0_uid1481_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_bit_select_merged_b;
    always @(rightShiftStage0_uid1482_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_s or redist63_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Add_PostCast_primWireOut_sel_x_b_1_q or rightShiftStage0Idx1_uid1474_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_q or rightShiftStage0Idx2_uid1477_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_q or rightShiftStage0Idx3_uid1480_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_q)
    begin
        unique case (rightShiftStage0_uid1482_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_s)
            2'b00 : rightShiftStage0_uid1482_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_q = redist63_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Add_PostCast_primWireOut_sel_x_b_1_q;
            2'b01 : rightShiftStage0_uid1482_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_q = rightShiftStage0Idx1_uid1474_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_q;
            2'b10 : rightShiftStage0_uid1482_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_q = rightShiftStage0Idx2_uid1477_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_q;
            2'b11 : rightShiftStage0_uid1482_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_q = rightShiftStage0Idx3_uid1480_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_q;
            default : rightShiftStage0_uid1482_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_q = 12'b0;
        endcase
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_ShiftLUT_x(LOOKUP,814)@30
    always @(redist169_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_drop_L1_Mux_x_q_1_q)
    begin
        // Begin reserved scope level
        unique case (redist169_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_drop_L1_Mux_x_q_1_q)
            4'b0000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_ShiftLUT_x_q = 4'b0000;
            4'b0001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_ShiftLUT_x_q = 4'b0001;
            4'b0010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_ShiftLUT_x_q = 4'b0010;
            4'b0011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_ShiftLUT_x_q = 4'b0011;
            4'b0100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_ShiftLUT_x_q = 4'b0100;
            4'b0101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_ShiftLUT_x_q = 4'b0101;
            4'b0110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_ShiftLUT_x_q = 4'b0110;
            4'b0111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_ShiftLUT_x_q = 4'b0111;
            4'b1000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_ShiftLUT_x_q = 4'b1000;
            4'b1001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_ShiftLUT_x_q = 4'b1001;
            4'b1010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_ShiftLUT_x_q = 4'b1010;
            4'b1011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_ShiftLUT_x_q = 4'b1011;
            4'b1100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_ShiftLUT_x_q = 4'b0000;
            4'b1101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_ShiftLUT_x_q = 4'b0000;
            4'b1110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_ShiftLUT_x_q = 4'b0000;
            4'b1111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_ShiftLUT_x_q = 4'b0000;
            default : begin
                          // unreachable
                          streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_ShiftLUT_x_q = 4'bxxxx;
                      end
        endcase
        // End reserved scope level
    end

    // rightShiftStageSel0Dto0_uid1481_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_bit_select_merged(BITSELECT,1594)@30
    assign rightShiftStageSel0Dto0_uid1481_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_bit_select_merged_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_ShiftLUT_x_q[1:0];
    assign rightShiftStageSel0Dto0_uid1481_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_bit_select_merged_c = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_ShiftLUT_x_q[3:2];

    // rightShiftStage1_uid1491_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x(MUX,1490)@30
    assign rightShiftStage1_uid1491_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_s = rightShiftStageSel0Dto0_uid1481_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_bit_select_merged_c;
    always @(rightShiftStage1_uid1491_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_s or rightShiftStage0_uid1482_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_q or rightShiftStage1Idx1_uid1485_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_q or rightShiftStage1Idx2_uid1488_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_q or streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_ZeroAngle_x_q)
    begin
        unique case (rightShiftStage1_uid1491_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_s)
            2'b00 : rightShiftStage1_uid1491_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_q = rightShiftStage0_uid1482_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_q;
            2'b01 : rightShiftStage1_uid1491_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_q = rightShiftStage1Idx1_uid1485_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_q;
            2'b10 : rightShiftStage1_uid1491_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_q = rightShiftStage1Idx2_uid1488_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_q;
            2'b11 : rightShiftStage1_uid1491_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_ZeroAngle_x_q;
            default : rightShiftStage1_uid1491_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_q = 12'b0;
        endcase
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_ExtractIndex_x_bit_select_merged(BITSELECT,1599)@30
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_ExtractIndex_x_bit_select_merged_b = rightShiftStage1_uid1491_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_q[5:0];
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_ExtractIndex_x_bit_select_merged_c = rightShiftStage1_uid1491_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter_Shift_x_q[11:6];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_CmpEQ_x(LOGICAL,801)@30 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_CmpEQ_x_qi = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_ExtractIndex_x_bit_select_merged_b == streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_ZeroIndex_x_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_CmpEQ_x_delay ( .xin(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_CmpEQ_x_qi), .xout(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_CmpEQ_x_q), .clk(clk), .aclr(areset), .ena(1'b1) );

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_BitReverse_x(LOGICAL,800)@30
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_BitReverse_x_q = {streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_ExtractIndex_x_bit_select_merged_c[0:0], streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_ExtractIndex_x_bit_select_merged_c[1:1], streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_ExtractIndex_x_bit_select_merged_c[2:2], streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_ExtractIndex_x_bit_select_merged_c[3:3], streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_ExtractIndex_x_bit_select_merged_c[4:4], streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_ExtractIndex_x_bit_select_merged_c[5:5]};

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_Mux_x(MUX,804)@30 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_Mux_x_s = redist163_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM_BitExtract_x_b_1_q;
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_Mux_x_s)
                1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_Mux_x_q <= streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_ZeroAngle_x_q;
                1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_Mux_x_q <= {6'b000000, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_BitReverse_x_q};
                default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_Mux_x_q <= 12'b0;
            endcase
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_AddSLoad_x(ADD,798)@31
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_AddSLoad_x_a = {1'b0, redist64_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_AddSLoad_PostCast_primWireOut_sel_x_b_1_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_AddSLoad_x_b = {1'b0, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_Mux_x_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_AddSLoad_x_i = {1'b0, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_ZeroAngle_x_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_AddSLoad_x_a1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_CmpEQ_x_q == 1'b1 ? streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_AddSLoad_x_i : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_AddSLoad_x_a;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_AddSLoad_x_b1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_CmpEQ_x_q == 1'b1 ? 13'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_AddSLoad_x_b;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_AddSLoad_x_o = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_AddSLoad_x_a1) + $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_AddSLoad_x_b1);
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_AddSLoad_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_AddSLoad_x_o[12:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_AddSLoad_PostCast_primWireOut_sel_x(BITSELECT,1166)@31
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_AddSLoad_PostCast_primWireOut_sel_x_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_AddSLoad_x_q[11:0];

    // redist64_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_AddSLoad_PostCast_primWireOut_sel_x_b_1(DELAY,1664)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist64_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_AddSLoad_PostCast_primWireOut_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist64_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_AddSLoad_PostCast_primWireOut_sel_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_AddSLoad_PostCast_primWireOut_sel_x_b);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_BitExtract5_x_bit_select_merged(BITSELECT,1596)@32
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_BitExtract5_x_bit_select_merged_b = redist64_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_AddSLoad_PostCast_primWireOut_sel_x_b_1_q[11:10];
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_BitExtract5_x_bit_select_merged_c = redist64_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_AddSLoad_PostCast_primWireOut_sel_x_b_1_q[9:0];

    // redist1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_BitExtract5_x_bit_select_merged_b_2(DELAY,1601)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_BitExtract5_x_bit_select_merged_b_2_delay_0 <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_BitExtract5_x_bit_select_merged_b);
            redist1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_BitExtract5_x_bit_select_merged_b_2_q <= redist1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_BitExtract5_x_bit_select_merged_b_2_delay_0;
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_Q13_x_bit_select_merged(BITSELECT,1595)@34
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_Q13_x_bit_select_merged_b = redist1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_BitExtract5_x_bit_select_merged_b_2_q[0:0];
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_Q13_x_bit_select_merged_c = redist1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_BitExtract5_x_bit_select_merged_b_2_q[1:1];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_Q12_x(LOGICAL,827)@34 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_Q12_x_qi = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_Q13_x_bit_select_merged_b ^ streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_Q13_x_bit_select_merged_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_Q12_x_delay ( .xin(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_Q12_x_qi), .xout(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_Q12_x_q), .clk(clk), .aclr(areset), .ena(1'b1) );

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_Sub_x(SUB,831)@32
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_Sub_x_a = $unsigned({10'b0000000000, GND_q});
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_Sub_x_b = $unsigned({1'b0, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_BitExtract5_x_bit_select_merged_c});
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_Sub_x_o = $unsigned($signed(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_Sub_x_a) - $signed(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_Sub_x_b));
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_Sub_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_Sub_x_o[10:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NonZero_x_bit_select_merged(BITSELECT,1598)@32
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NonZero_x_bit_select_merged_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_Sub_x_q[10:10];
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NonZero_x_bit_select_merged_c = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_Sub_x_q[9:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_OptimizedDualMem_x_b(DUALMEM,1495)@32 + 2
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_OptimizedDualMem_x_b_aa = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NonZero_x_bit_select_merged_c;
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("ROM"),
        .width_a(18),
        .widthad_a(10),
        .numwords_a(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .outdata_reg_a("CLOCK0"),
        .outdata_sclr_a("NONE"),
        .clock_enable_input_a("NORMAL"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("streamtoblock_fft/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_streamtoblock0000OptimizedDualMem_x_b.hex")),
        .init_file_layout("PORT_A"),
        .intended_device_family("Agilex 7")
    ) streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_OptimizedDualMem_x_b_dmem (
        .clocken0(1'b1),
        .clock0(clk),
        .address_a(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_OptimizedDualMem_x_b_aa),
        .q_a(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_OptimizedDualMem_x_b_ir),
        .wren_a(),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_a(),
        .data_b(),
        .address_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_b(),
        .eccstatus()
    );
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_OptimizedDualMem_x_b_r = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_OptimizedDualMem_x_b_ir[17:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_ZeroData_x(CONSTANT,833)
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_ZeroData_x_q = $unsigned(18'b000000000000000000);

    // redist0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NonZero_x_bit_select_merged_b_2(DELAY,1600)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NonZero_x_bit_select_merged_b_2_delay_0 <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NonZero_x_bit_select_merged_b);
            redist0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NonZero_x_bit_select_merged_b_2_q <= redist0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NonZero_x_bit_select_merged_b_2_delay_0;
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_Mux1_x(MUX,819)@34
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_Mux1_x_s = redist0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NonZero_x_bit_select_merged_b_2_q;
    always @(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_Mux1_x_s or streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_ZeroData_x_q or streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_OptimizedDualMem_x_b_r)
    begin
        unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_Mux1_x_s)
            1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_Mux1_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_ZeroData_x_q;
            1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_Mux1_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_OptimizedDualMem_x_b_r;
            default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_Mux1_x_q = 18'b0;
        endcase
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_OptimizedDualMem_x_a(DUALMEM,1494)@32 + 2
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_OptimizedDualMem_x_a_aa = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_BitExtract5_x_bit_select_merged_c;
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("ROM"),
        .width_a(18),
        .widthad_a(10),
        .numwords_a(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .outdata_reg_a("CLOCK0"),
        .outdata_sclr_a("NONE"),
        .clock_enable_input_a("NORMAL"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("streamtoblock_fft/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_streamtoblock0000OptimizedDualMem_x_a.hex")),
        .init_file_layout("PORT_A"),
        .intended_device_family("Agilex 7")
    ) streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_OptimizedDualMem_x_a_dmem (
        .clocken0(1'b1),
        .clock0(clk),
        .address_a(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_OptimizedDualMem_x_a_aa),
        .q_a(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_OptimizedDualMem_x_a_ir),
        .wren_a(),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_a(),
        .data_b(),
        .address_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_b(),
        .eccstatus()
    );
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_OptimizedDualMem_x_a_r = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_OptimizedDualMem_x_a_ir[17:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_SwapSinCos_Mux_x(MUX,835)@34 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_SwapSinCos_Mux_x_s = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_Q13_x_bit_select_merged_b;
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_SwapSinCos_Mux_x_s)
                1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_SwapSinCos_Mux_x_q <= streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_OptimizedDualMem_x_a_r;
                1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_SwapSinCos_Mux_x_q <= streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_Mux1_x_q;
                default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_SwapSinCos_Mux_x_q <= 18'b0;
            endcase
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegateCos_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegCos_x_merged(SUB,1492)@35
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegateCos_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegCos_x_merged_a = $unsigned({{18{GND_q[0]}}, GND_q});
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegateCos_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegCos_x_merged_b = $unsigned({{1{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_SwapSinCos_Mux_x_q[17]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_SwapSinCos_Mux_x_q});
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegateCos_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegCos_x_merged_i = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegateCos_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegCos_x_merged_b;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegateCos_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegCos_x_merged_a1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_Q12_x_q == 1'b0 ? streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegateCos_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegCos_x_merged_i : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegateCos_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegCos_x_merged_a;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegateCos_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegCos_x_merged_b1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_Q12_x_q == 1'b0 ? 19'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegateCos_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegCos_x_merged_b;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegateCos_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegCos_x_merged_o = $unsigned($signed(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegateCos_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegCos_x_merged_a1) - $signed(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegateCos_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegCos_x_merged_b1));
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegateCos_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegCos_x_merged_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegateCos_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegCos_x_merged_o[17:0];

    // rightShiftStage1Idx3_uid1462_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x(CONSTANT,1461)
    assign rightShiftStage1Idx3_uid1462_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_q = $unsigned(10'b0000000000);

    // rightShiftStage1Idx2Rng8_uid1459_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x(BITSELECT,1458)@25
    assign rightShiftStage1Idx2Rng8_uid1459_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_b = rightShiftStage0_uid1455_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_q[9:8];

    // rightShiftStage1Idx2_uid1461_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x(BITJOIN,1460)@25
    assign rightShiftStage1Idx2_uid1461_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_q = {rightShiftStage1Idx2Pad8_uid1433_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_q, rightShiftStage1Idx2Rng8_uid1459_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_b};

    // rightShiftStage1Idx1Rng4_uid1456_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x(BITSELECT,1455)@25
    assign rightShiftStage1Idx1Rng4_uid1456_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_b = rightShiftStage0_uid1455_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_q[9:4];

    // rightShiftStage1Idx1_uid1458_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x(BITJOIN,1457)@25
    assign rightShiftStage1Idx1_uid1458_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_q = {rightShiftStage1Idx1Pad4_uid1430_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_q, rightShiftStage1Idx1Rng4_uid1456_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_b};

    // rightShiftStage0Idx3Rng3_uid1451_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x(BITSELECT,1450)@25
    assign rightShiftStage0Idx3Rng3_uid1451_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_b = redist65_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Add_PostCast_primWireOut_sel_x_b_1_q[9:3];

    // rightShiftStage0Idx3_uid1453_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x(BITJOIN,1452)@25
    assign rightShiftStage0Idx3_uid1453_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_q = {rightShiftStage0Idx3Pad3_uid1425_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_q, rightShiftStage0Idx3Rng3_uid1451_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_b};

    // rightShiftStage0Idx2Rng2_uid1448_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x(BITSELECT,1447)@25
    assign rightShiftStage0Idx2Rng2_uid1448_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_b = redist65_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Add_PostCast_primWireOut_sel_x_b_1_q[9:2];

    // rightShiftStage0Idx2_uid1450_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x(BITJOIN,1449)@25
    assign rightShiftStage0Idx2_uid1450_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_q = {rightShiftStage0Idx2Pad2_uid1422_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_q, rightShiftStage0Idx2Rng2_uid1448_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_b};

    // rightShiftStage0Idx1Rng1_uid1445_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x(BITSELECT,1444)@25
    assign rightShiftStage0Idx1Rng1_uid1445_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_b = redist65_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Add_PostCast_primWireOut_sel_x_b_1_q[9:1];

    // rightShiftStage0Idx1_uid1447_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x(BITJOIN,1446)@25
    assign rightShiftStage0Idx1_uid1447_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_q = {GND_q, rightShiftStage0Idx1Rng1_uid1445_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_b};

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_BitCombine_x(BITJOIN,769)@24
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_BitCombine_x_q = {redist180_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM_BitExtract_x_b_1_q, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_drop_L1_Mux_x_q};

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_StepLUT_x(LOOKUP,773)@24 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_BitCombine_x_q)
                5'b00000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_StepLUT_x_q <= 10'b0000000000;
                5'b00001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_StepLUT_x_q <= 10'b0000000000;
                5'b00010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_StepLUT_x_q <= 10'b0000000000;
                5'b00011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_StepLUT_x_q <= 10'b0000000000;
                5'b00100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_StepLUT_x_q <= 10'b0000000000;
                5'b00101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_StepLUT_x_q <= 10'b0000000000;
                5'b00110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_StepLUT_x_q <= 10'b0000000000;
                5'b00111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_StepLUT_x_q <= 10'b0000000000;
                5'b01000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_StepLUT_x_q <= 10'b0000000000;
                5'b01001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_StepLUT_x_q <= 10'b0000000000;
                5'b01010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_StepLUT_x_q <= 10'b0000000000;
                5'b01011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_StepLUT_x_q <= 10'b0000000000;
                5'b01100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_StepLUT_x_q <= 10'b0000000000;
                5'b01101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_StepLUT_x_q <= 10'b0000000000;
                5'b01110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_StepLUT_x_q <= 10'b0000000000;
                5'b01111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_StepLUT_x_q <= 10'b0000000000;
                5'b10000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_StepLUT_x_q <= 10'b0000000001;
                5'b10001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_StepLUT_x_q <= 10'b0000000001;
                5'b10010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_StepLUT_x_q <= 10'b0000000001;
                5'b10011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_StepLUT_x_q <= 10'b0000000010;
                5'b10100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_StepLUT_x_q <= 10'b0000000100;
                5'b10101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_StepLUT_x_q <= 10'b0000001000;
                5'b10110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_StepLUT_x_q <= 10'b0000010000;
                5'b10111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_StepLUT_x_q <= 10'b0000100000;
                5'b11000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_StepLUT_x_q <= 10'b0001000000;
                5'b11001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_StepLUT_x_q <= 10'b0010000000;
                5'b11010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_StepLUT_x_q <= 10'b0100000000;
                5'b11011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_StepLUT_x_q <= 10'b1000000000;
                5'b11100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_StepLUT_x_q <= 10'b0000000000;
                5'b11101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_StepLUT_x_q <= 10'b0000000000;
                5'b11110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_StepLUT_x_q <= 10'b0000000000;
                5'b11111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_StepLUT_x_q <= 10'b0000000000;
                default : begin
                              // unreachable
                              streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_StepLUT_x_q <= 10'bxxxxxxxxxx;
                          end
            endcase
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Add_x(ADD,767)@25
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Add_x_a = {1'b0, redist65_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Add_PostCast_primWireOut_sel_x_b_1_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Add_x_b = {1'b0, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_StepLUT_x_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Add_x_o = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Add_x_a) + $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Add_x_b);
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Add_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Add_x_o[10:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Add_PostCast_primWireOut_sel_x(BITSELECT,1145)@25
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Add_PostCast_primWireOut_sel_x_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Add_x_q[9:0];

    // redist65_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Add_PostCast_primWireOut_sel_x_b_1(DELAY,1665)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist65_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Add_PostCast_primWireOut_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist65_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Add_PostCast_primWireOut_sel_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Add_PostCast_primWireOut_sel_x_b);
        end
    end

    // rightShiftStage0_uid1455_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x(MUX,1454)@25
    assign rightShiftStage0_uid1455_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_s = rightShiftStageSel0Dto0_uid1454_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_bit_select_merged_b;
    always @(rightShiftStage0_uid1455_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_s or redist65_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Add_PostCast_primWireOut_sel_x_b_1_q or rightShiftStage0Idx1_uid1447_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_q or rightShiftStage0Idx2_uid1450_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_q or rightShiftStage0Idx3_uid1453_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_q)
    begin
        unique case (rightShiftStage0_uid1455_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_s)
            2'b00 : rightShiftStage0_uid1455_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_q = redist65_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Add_PostCast_primWireOut_sel_x_b_1_q;
            2'b01 : rightShiftStage0_uid1455_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_q = rightShiftStage0Idx1_uid1447_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_q;
            2'b10 : rightShiftStage0_uid1455_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_q = rightShiftStage0Idx2_uid1450_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_q;
            2'b11 : rightShiftStage0_uid1455_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_q = rightShiftStage0Idx3_uid1453_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_q;
            default : rightShiftStage0_uid1455_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_q = 10'b0;
        endcase
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_ShiftLUT_x(LOOKUP,772)@24 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_drop_L1_Mux_x_q)
                4'b0000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_ShiftLUT_x_q <= 4'b0000;
                4'b0001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_ShiftLUT_x_q <= 4'b0000;
                4'b0010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_ShiftLUT_x_q <= 4'b0000;
                4'b0011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_ShiftLUT_x_q <= 4'b0001;
                4'b0100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_ShiftLUT_x_q <= 4'b0010;
                4'b0101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_ShiftLUT_x_q <= 4'b0011;
                4'b0110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_ShiftLUT_x_q <= 4'b0100;
                4'b0111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_ShiftLUT_x_q <= 4'b0101;
                4'b1000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_ShiftLUT_x_q <= 4'b0110;
                4'b1001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_ShiftLUT_x_q <= 4'b0111;
                4'b1010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_ShiftLUT_x_q <= 4'b1000;
                4'b1011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_ShiftLUT_x_q <= 4'b1001;
                4'b1100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_ShiftLUT_x_q <= 4'b0000;
                4'b1101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_ShiftLUT_x_q <= 4'b0000;
                4'b1110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_ShiftLUT_x_q <= 4'b0000;
                4'b1111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_ShiftLUT_x_q <= 4'b0000;
                default : begin
                              // unreachable
                              streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_ShiftLUT_x_q <= 4'bxxxx;
                          end
            endcase
        end
    end

    // rightShiftStageSel0Dto0_uid1454_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_bit_select_merged(BITSELECT,1593)@25
    assign rightShiftStageSel0Dto0_uid1454_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_bit_select_merged_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_ShiftLUT_x_q[1:0];
    assign rightShiftStageSel0Dto0_uid1454_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_bit_select_merged_c = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_ShiftLUT_x_q[3:2];

    // rightShiftStage1_uid1464_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x(MUX,1463)@25
    assign rightShiftStage1_uid1464_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_s = rightShiftStageSel0Dto0_uid1454_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_bit_select_merged_c;
    always @(rightShiftStage1_uid1464_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_s or rightShiftStage0_uid1455_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_q or rightShiftStage1Idx1_uid1458_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_q or rightShiftStage1Idx2_uid1461_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_q or rightShiftStage1Idx3_uid1462_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_q)
    begin
        unique case (rightShiftStage1_uid1464_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_s)
            2'b00 : rightShiftStage1_uid1464_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_q = rightShiftStage0_uid1455_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_q;
            2'b01 : rightShiftStage1_uid1464_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_q = rightShiftStage1Idx1_uid1458_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_q;
            2'b10 : rightShiftStage1_uid1464_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_q = rightShiftStage1Idx2_uid1461_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_q;
            2'b11 : rightShiftStage1_uid1464_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_q = rightShiftStage1Idx3_uid1462_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_q;
            default : rightShiftStage1_uid1464_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_q = 10'b0;
        endcase
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_ExtractCount_x(BITSELECT,752)@25
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_ExtractCount_x_b = rightShiftStage1_uid1464_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter_Shift_x_q[9:6];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_RALUT_ROM_real_x_repl(LOOKUP,1533)@25
    always @(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_ExtractCount_x_b)
    begin
        // Begin reserved scope level
        unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_ExtractCount_x_b)
            4'b0000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_RALUT_ROM_real_x_repl_q = 18'b011111111111111111;
            4'b0001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_RALUT_ROM_real_x_repl_q = 18'b011111111111111111;
            4'b0010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_RALUT_ROM_real_x_repl_q = 18'b011111111111111111;
            4'b0011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_RALUT_ROM_real_x_repl_q = 18'b011111111111111111;
            4'b0100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_RALUT_ROM_real_x_repl_q = 18'b011111111111111111;
            4'b0101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_RALUT_ROM_real_x_repl_q = 18'b010110101000001010;
            4'b0110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_RALUT_ROM_real_x_repl_q = 18'b000000000000000000;
            4'b0111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_RALUT_ROM_real_x_repl_q = 18'b101001010111110110;
            4'b1000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_RALUT_ROM_real_x_repl_q = 18'b011111111111111111;
            4'b1001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_RALUT_ROM_real_x_repl_q = 18'b011101100100000111;
            4'b1010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_RALUT_ROM_real_x_repl_q = 18'b010110101000001010;
            4'b1011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_RALUT_ROM_real_x_repl_q = 18'b001100001111101111;
            4'b1100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_RALUT_ROM_real_x_repl_q = 18'b011111111111111111;
            4'b1101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_RALUT_ROM_real_x_repl_q = 18'b001100001111101111;
            4'b1110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_RALUT_ROM_real_x_repl_q = 18'b101001010111110110;
            4'b1111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_RALUT_ROM_real_x_repl_q = 18'b100010011011111001;
            default : begin
                          // unreachable
                          streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_RALUT_ROM_real_x_repl_q = 18'bxxxxxxxxxxxxxxxxxx;
                      end
        endcase
        // End reserved scope level
    end

    // redist7_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_RALUT_ROM_real_x_repl_q_1(DELAY,1607)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist7_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_RALUT_ROM_real_x_repl_q_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_RALUT_ROM_real_x_repl_q);
        end
    end

    // rightShiftStage1Idx2Rng8_uid1432_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x(BITSELECT,1431)@16
    assign rightShiftStage1Idx2Rng8_uid1432_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_b = rightShiftStage0_uid1428_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_q[11:8];

    // rightShiftStage1Idx2_uid1434_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x(BITJOIN,1433)@16
    assign rightShiftStage1Idx2_uid1434_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_q = {rightShiftStage1Idx2Pad8_uid1433_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_q, rightShiftStage1Idx2Rng8_uid1432_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_b};

    // rightShiftStage1Idx1Rng4_uid1429_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x(BITSELECT,1428)@16
    assign rightShiftStage1Idx1Rng4_uid1429_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_b = rightShiftStage0_uid1428_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_q[11:4];

    // rightShiftStage1Idx1_uid1431_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x(BITJOIN,1430)@16
    assign rightShiftStage1Idx1_uid1431_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_q = {rightShiftStage1Idx1Pad4_uid1430_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_q, rightShiftStage1Idx1Rng4_uid1429_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_b};

    // rightShiftStage0Idx3Rng3_uid1424_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x(BITSELECT,1423)@16
    assign rightShiftStage0Idx3Rng3_uid1424_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_b = redist66_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Add_PostCast_primWireOut_sel_x_b_1_q[11:3];

    // rightShiftStage0Idx3_uid1426_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x(BITJOIN,1425)@16
    assign rightShiftStage0Idx3_uid1426_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_q = {rightShiftStage0Idx3Pad3_uid1425_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_q, rightShiftStage0Idx3Rng3_uid1424_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_b};

    // rightShiftStage0Idx2Rng2_uid1421_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x(BITSELECT,1420)@16
    assign rightShiftStage0Idx2Rng2_uid1421_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_b = redist66_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Add_PostCast_primWireOut_sel_x_b_1_q[11:2];

    // rightShiftStage0Idx2_uid1423_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x(BITJOIN,1422)@16
    assign rightShiftStage0Idx2_uid1423_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_q = {rightShiftStage0Idx2Pad2_uid1422_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_q, rightShiftStage0Idx2Rng2_uid1421_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_b};

    // rightShiftStage0Idx1Rng1_uid1418_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x(BITSELECT,1417)@16
    assign rightShiftStage0Idx1Rng1_uid1418_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_b = redist66_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Add_PostCast_primWireOut_sel_x_b_1_q[11:1];

    // rightShiftStage0Idx1_uid1420_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x(BITJOIN,1419)@16
    assign rightShiftStage0Idx1_uid1420_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_q = {GND_q, rightShiftStage0Idx1Rng1_uid1418_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_b};

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_BitCombine_x(BITJOIN,726)@15
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_BitCombine_x_q = {streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PM_BitExtract_x_b, redist215_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L2_Mux_x_q_3_q};

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_StepLUT_x(LOOKUP,730)@15 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_BitCombine_x_q)
                5'b00000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_StepLUT_x_q <= 12'b000000000000;
                5'b00001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_StepLUT_x_q <= 12'b000000000000;
                5'b00010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_StepLUT_x_q <= 12'b000000000000;
                5'b00011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_StepLUT_x_q <= 12'b000000000000;
                5'b00100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_StepLUT_x_q <= 12'b000000000000;
                5'b00101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_StepLUT_x_q <= 12'b000000000000;
                5'b00110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_StepLUT_x_q <= 12'b000000000000;
                5'b00111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_StepLUT_x_q <= 12'b000000000000;
                5'b01000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_StepLUT_x_q <= 12'b000000000000;
                5'b01001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_StepLUT_x_q <= 12'b000000000000;
                5'b01010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_StepLUT_x_q <= 12'b000000000000;
                5'b01011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_StepLUT_x_q <= 12'b000000000000;
                5'b01100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_StepLUT_x_q <= 12'b000000000000;
                5'b01101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_StepLUT_x_q <= 12'b000000000000;
                5'b01110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_StepLUT_x_q <= 12'b000000000000;
                5'b01111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_StepLUT_x_q <= 12'b000000000000;
                5'b10000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_StepLUT_x_q <= 12'b000000000001;
                5'b10001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_StepLUT_x_q <= 12'b000000000010;
                5'b10010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_StepLUT_x_q <= 12'b000000000100;
                5'b10011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_StepLUT_x_q <= 12'b000000001000;
                5'b10100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_StepLUT_x_q <= 12'b000000010000;
                5'b10101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_StepLUT_x_q <= 12'b000000100000;
                5'b10110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_StepLUT_x_q <= 12'b000001000000;
                5'b10111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_StepLUT_x_q <= 12'b000010000000;
                5'b11000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_StepLUT_x_q <= 12'b000100000000;
                5'b11001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_StepLUT_x_q <= 12'b001000000000;
                5'b11010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_StepLUT_x_q <= 12'b010000000000;
                5'b11011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_StepLUT_x_q <= 12'b100000000000;
                5'b11100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_StepLUT_x_q <= 12'b000000000000;
                5'b11101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_StepLUT_x_q <= 12'b000000000000;
                5'b11110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_StepLUT_x_q <= 12'b000000000000;
                5'b11111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_StepLUT_x_q <= 12'b000000000000;
                default : begin
                              // unreachable
                              streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_StepLUT_x_q <= 12'bxxxxxxxxxxxx;
                          end
            endcase
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Add_x(ADD,724)@16
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Add_x_a = {1'b0, redist66_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Add_PostCast_primWireOut_sel_x_b_1_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Add_x_b = {1'b0, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_StepLUT_x_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Add_x_o = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Add_x_a) + $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Add_x_b);
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Add_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Add_x_o[12:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Add_PostCast_primWireOut_sel_x(BITSELECT,1124)@16
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Add_PostCast_primWireOut_sel_x_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Add_x_q[11:0];

    // redist66_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Add_PostCast_primWireOut_sel_x_b_1(DELAY,1666)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist66_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Add_PostCast_primWireOut_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist66_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Add_PostCast_primWireOut_sel_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Add_PostCast_primWireOut_sel_x_b);
        end
    end

    // rightShiftStage0_uid1428_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x(MUX,1427)@16
    assign rightShiftStage0_uid1428_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_s = rightShiftStageSel0Dto0_uid1427_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_bit_select_merged_b;
    always @(rightShiftStage0_uid1428_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_s or redist66_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Add_PostCast_primWireOut_sel_x_b_1_q or rightShiftStage0Idx1_uid1420_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_q or rightShiftStage0Idx2_uid1423_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_q or rightShiftStage0Idx3_uid1426_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_q)
    begin
        unique case (rightShiftStage0_uid1428_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_s)
            2'b00 : rightShiftStage0_uid1428_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_q = redist66_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Add_PostCast_primWireOut_sel_x_b_1_q;
            2'b01 : rightShiftStage0_uid1428_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_q = rightShiftStage0Idx1_uid1420_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_q;
            2'b10 : rightShiftStage0_uid1428_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_q = rightShiftStage0Idx2_uid1423_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_q;
            2'b11 : rightShiftStage0_uid1428_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_q = rightShiftStage0Idx3_uid1426_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_q;
            default : rightShiftStage0_uid1428_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_q = 12'b0;
        endcase
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_ShiftLUT_x(LOOKUP,729)@15 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (redist215_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L2_Mux_x_q_3_q)
                4'b0000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_ShiftLUT_x_q <= 4'b0000;
                4'b0001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_ShiftLUT_x_q <= 4'b0001;
                4'b0010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_ShiftLUT_x_q <= 4'b0010;
                4'b0011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_ShiftLUT_x_q <= 4'b0011;
                4'b0100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_ShiftLUT_x_q <= 4'b0100;
                4'b0101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_ShiftLUT_x_q <= 4'b0101;
                4'b0110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_ShiftLUT_x_q <= 4'b0110;
                4'b0111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_ShiftLUT_x_q <= 4'b0111;
                4'b1000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_ShiftLUT_x_q <= 4'b1000;
                4'b1001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_ShiftLUT_x_q <= 4'b1001;
                4'b1010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_ShiftLUT_x_q <= 4'b1010;
                4'b1011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_ShiftLUT_x_q <= 4'b1011;
                4'b1100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_ShiftLUT_x_q <= 4'b0000;
                4'b1101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_ShiftLUT_x_q <= 4'b0000;
                4'b1110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_ShiftLUT_x_q <= 4'b0000;
                4'b1111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_ShiftLUT_x_q <= 4'b0000;
                default : begin
                              // unreachable
                              streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_ShiftLUT_x_q <= 4'bxxxx;
                          end
            endcase
        end
    end

    // rightShiftStageSel0Dto0_uid1427_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_bit_select_merged(BITSELECT,1592)@16
    assign rightShiftStageSel0Dto0_uid1427_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_bit_select_merged_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_ShiftLUT_x_q[1:0];
    assign rightShiftStageSel0Dto0_uid1427_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_bit_select_merged_c = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_ShiftLUT_x_q[3:2];

    // rightShiftStage1_uid1437_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x(MUX,1436)@16
    assign rightShiftStage1_uid1437_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_s = rightShiftStageSel0Dto0_uid1427_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_bit_select_merged_c;
    always @(rightShiftStage1_uid1437_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_s or rightShiftStage0_uid1428_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_q or rightShiftStage1Idx1_uid1431_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_q or rightShiftStage1Idx2_uid1434_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_q or streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_ZeroAngle_x_q)
    begin
        unique case (rightShiftStage1_uid1437_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_s)
            2'b00 : rightShiftStage1_uid1437_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_q = rightShiftStage0_uid1428_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_q;
            2'b01 : rightShiftStage1_uid1437_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_q = rightShiftStage1Idx1_uid1431_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_q;
            2'b10 : rightShiftStage1_uid1437_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_q = rightShiftStage1Idx2_uid1434_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_q;
            2'b11 : rightShiftStage1_uid1437_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation_ZeroAngle_x_q;
            default : rightShiftStage1_uid1437_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_q = 12'b0;
        endcase
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ExtractCount_x(BITSELECT,709)@16
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ExtractCount_x_b = rightShiftStage1_uid1437_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter_Shift_x_q[11:6];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl(LOOKUP,1529)@16
    always @(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ExtractCount_x_b)
    begin
        // Begin reserved scope level
        unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ExtractCount_x_b)
            6'b000000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q = 18'b011111111111111111;
            6'b000001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q = 18'b011111111111111111;
            6'b000010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q = 18'b011111111111111111;
            6'b000011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q = 18'b011111111111111111;
            6'b000100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q = 18'b011111111111111111;
            6'b000101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q = 18'b011111111111111111;
            6'b000110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q = 18'b011111111111111111;
            6'b000111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q = 18'b011111111111111111;
            6'b001000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q = 18'b011111111111111111;
            6'b001001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q = 18'b011111111111111111;
            6'b001010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q = 18'b011111111111111111;
            6'b001011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q = 18'b011111111111111111;
            6'b001100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q = 18'b011111111111111111;
            6'b001101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q = 18'b011111111111111111;
            6'b001110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q = 18'b011111111111111111;
            6'b001111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q = 18'b011111111111111111;
            6'b010000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q = 18'b011111111111111111;
            6'b010001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q = 18'b011111011000101001;
            6'b010010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q = 18'b011101100100000111;
            6'b010011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q = 18'b011010100110110110;
            6'b010100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q = 18'b010110101000001010;
            6'b010101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q = 18'b010001110001110100;
            6'b010110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q = 18'b001100001111101111;
            6'b010111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q = 18'b000110001111100011;
            6'b011000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q = 18'b000000000000000000;
            6'b011001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q = 18'b111001110000011101;
            6'b011010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q = 18'b110011110000010001;
            6'b011011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q = 18'b101110001110001100;
            6'b011100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q = 18'b101001010111110110;
            6'b011101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q = 18'b100101011001001010;
            6'b011110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q = 18'b100010011011111001;
            6'b011111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q = 18'b100000100111010111;
            6'b100000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q = 18'b011111111111111111;
            6'b100001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q = 18'b011111110110001001;
            6'b100010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q = 18'b011111011000101001;
            6'b100011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q = 18'b011110100111110100;
            6'b100100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q = 18'b011101100100000111;
            6'b100101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q = 18'b011100001110001011;
            6'b100110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q = 18'b011010100110110110;
            6'b100111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q = 18'b011000101111001000;
            6'b101000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q = 18'b010110101000001010;
            6'b101001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q = 18'b010100010011001111;
            6'b101010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q = 18'b010001110001110100;
            6'b101011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q = 18'b001111000101011011;
            6'b101100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q = 18'b001100001111101111;
            6'b101101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q = 18'b001001010010100000;
            6'b101110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q = 18'b000110001111100011;
            6'b101111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q = 18'b000011001000101111;
            6'b110000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q = 18'b011111111111111111;
            6'b110001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q = 18'b011110100111110100;
            6'b110010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q = 18'b011010100110110110;
            6'b110011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q = 18'b010100010011001111;
            6'b110100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q = 18'b001100001111101111;
            6'b110101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q = 18'b000011001000101111;
            6'b110110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q = 18'b111001110000011101;
            6'b110111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q = 18'b110000111010100101;
            6'b111000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q = 18'b101001010111110110;
            6'b111001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q = 18'b100011110001110101;
            6'b111010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q = 18'b100000100111010111;
            6'b111011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q = 18'b100000001001110111;
            6'b111100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q = 18'b100010011011111001;
            6'b111101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q = 18'b100111010000111000;
            6'b111110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q = 18'b101110001110001100;
            6'b111111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q = 18'b110110101101100000;
            default : begin
                          // unreachable
                          streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q = 18'bxxxxxxxxxxxxxxxxxx;
                      end
        endcase
        // End reserved scope level
    end

    // redist235_channel_FFT1_in_cunroll_x_in_4_imag_d_tpl_10_offset(CONSTANT,2043)
    assign redist235_channel_FFT1_in_cunroll_x_in_4_imag_d_tpl_10_offset_q = $unsigned(4'b1001);

    // redist235_channel_FFT1_in_cunroll_x_in_4_imag_d_tpl_10_rdcnt(ADD,2044)
    assign redist235_channel_FFT1_in_cunroll_x_in_4_imag_d_tpl_10_rdcnt_a = {1'b0, redist235_channel_FFT1_in_cunroll_x_in_4_imag_d_tpl_10_wraddr_q};
    assign redist235_channel_FFT1_in_cunroll_x_in_4_imag_d_tpl_10_rdcnt_b = {1'b0, redist235_channel_FFT1_in_cunroll_x_in_4_imag_d_tpl_10_offset_q};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist235_channel_FFT1_in_cunroll_x_in_4_imag_d_tpl_10_rdcnt_o <= $unsigned(redist235_channel_FFT1_in_cunroll_x_in_4_imag_d_tpl_10_rdcnt_a) + $unsigned(redist235_channel_FFT1_in_cunroll_x_in_4_imag_d_tpl_10_rdcnt_b);
        end
    end
    assign redist235_channel_FFT1_in_cunroll_x_in_4_imag_d_tpl_10_rdcnt_q = redist235_channel_FFT1_in_cunroll_x_in_4_imag_d_tpl_10_rdcnt_o[4:0];

    // redist235_channel_FFT1_in_cunroll_x_in_4_imag_d_tpl_10_wraddr(COUNTER,2042)
    // low=0, high=15, step=1, init=0
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist235_channel_FFT1_in_cunroll_x_in_4_imag_d_tpl_10_wraddr_i <= $unsigned(redist235_channel_FFT1_in_cunroll_x_in_4_imag_d_tpl_10_wraddr_i) + $unsigned(4'd1);
        end
    end
    assign redist235_channel_FFT1_in_cunroll_x_in_4_imag_d_tpl_10_wraddr_q = redist235_channel_FFT1_in_cunroll_x_in_4_imag_d_tpl_10_wraddr_i[3:0];

    // redist235_channel_FFT1_in_cunroll_x_in_4_imag_d_tpl_10_mem(DUALMEM,2041)
    assign redist235_channel_FFT1_in_cunroll_x_in_4_imag_d_tpl_10_mem_ia = $unsigned(in_4_imag_d_tpl);
    assign redist235_channel_FFT1_in_cunroll_x_in_4_imag_d_tpl_10_mem_aa = redist235_channel_FFT1_in_cunroll_x_in_4_imag_d_tpl_10_wraddr_q;
    assign redist235_channel_FFT1_in_cunroll_x_in_4_imag_d_tpl_10_mem_ab = redist235_channel_FFT1_in_cunroll_x_in_4_imag_d_tpl_10_rdcnt_q[3:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(4),
        .numwords_a(16),
        .width_b(16),
        .widthad_b(4),
        .numwords_b(16),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist235_channel_FFT1_in_cunroll_x_in_4_imag_d_tpl_10_mem_dmem (
        .clocken0(1'b1),
        .clock0(clk),
        .address_a(redist235_channel_FFT1_in_cunroll_x_in_4_imag_d_tpl_10_mem_aa),
        .data_a(redist235_channel_FFT1_in_cunroll_x_in_4_imag_d_tpl_10_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist235_channel_FFT1_in_cunroll_x_in_4_imag_d_tpl_10_mem_ab),
        .q_b(redist235_channel_FFT1_in_cunroll_x_in_4_imag_d_tpl_10_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist235_channel_FFT1_in_cunroll_x_in_4_imag_d_tpl_10_mem_q = redist235_channel_FFT1_in_cunroll_x_in_4_imag_d_tpl_10_mem_iq[15:0];

    // redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_notEnable(LOGICAL,2005)
    assign redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_notEnable_q = $unsigned(~ (VCC_q));

    // redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_nor(LOGICAL,2006)
    assign redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_nor_q = ~ (redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_notEnable_q | redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_sticky_ena_q);

    // redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_mem_last(CONSTANT,2002)
    assign redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_mem_last_q = $unsigned(12'b011111111100);

    // redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_cmp(LOGICAL,2003)
    assign redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_cmp_b = {1'b0, redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_rdcnt_q};
    assign redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_cmp_q = $unsigned(redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_mem_last_q == redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_cmp_b ? 1'b1 : 1'b0);

    // redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_cmpReg(REG,2004)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_cmpReg_q <= $unsigned(redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_cmp_q);
        end
    end

    // redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_sticky_ena(REG,2007)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_nor_q == 1'b1)
        begin
            redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_sticky_ena_q <= $unsigned(redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_cmpReg_q);
        end
    end

    // redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_enaAnd(LOGICAL,2008)
    assign redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_enaAnd_q = redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_sticky_ena_q & VCC_q;

    // redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_rdcnt(COUNTER,2000)
    // low=0, high=2045, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_rdcnt_i <= 11'd0;
            redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_rdcnt_i == 11'd2044)
            begin
                redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_rdcnt_eq <= 1'b0;
            end
            if (redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_rdcnt_eq == 1'b1)
            begin
                redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_rdcnt_i <= $unsigned(redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_rdcnt_i) + $unsigned(11'd3);
            end
            else
            begin
                redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_rdcnt_i <= $unsigned(redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_rdcnt_i) + $unsigned(11'd1);
            end
        end
    end
    assign redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_rdcnt_q = redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_rdcnt_i[10:0];

    // redist230_channel_FFT1_in_cunroll_x_in_1_v_tpl_4(DELAY,1830)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist230_channel_FFT1_in_cunroll_x_in_1_v_tpl_4_delay_0 <= '0;
        end
        else
        begin
            redist230_channel_FFT1_in_cunroll_x_in_1_v_tpl_4_delay_0 <= $unsigned(redist229_channel_FFT1_in_cunroll_x_in_1_v_tpl_2_q);
        end
    end
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist230_channel_FFT1_in_cunroll_x_in_1_v_tpl_4_q <= redist230_channel_FFT1_in_cunroll_x_in_1_v_tpl_4_delay_0;
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_StageDrop_CmpLT_x(COMPARE,407)@3 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_StageDrop_CmpLT_x_a = {5'b00000, GND_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_StageDrop_CmpLT_x_b = {2'b00, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_DropLUT_x_q};
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_StageDrop_CmpLT_x_o <= 6'b0;
        end
        else
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_StageDrop_CmpLT_x_o <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_StageDrop_CmpLT_x_a) - $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_StageDrop_CmpLT_x_b);
        end
    end
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_StageDrop_CmpLT_x_c[0] = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_StageDrop_CmpLT_x_o[5];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_Mux5_x(MUX,244)@4 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_Mux5_x_s = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_StageDrop_CmpLT_x_c;
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_Mux5_x_q <= 1'b0;
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_Mux5_x_s)
                1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_Mux5_x_q <= redist230_channel_FFT1_in_cunroll_x_in_1_v_tpl_4_q;
                1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_Mux5_x_q <= GND_q;
                default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_Mux5_x_q <= 1'b0;
            endcase
        end
    end

    // redist222_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_Mux5_x_q_3(DELAY,1822)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist222_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_Mux5_x_q_3_delay_0 <= '0;
        end
        else
        begin
            redist222_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_Mux5_x_q_3_delay_0 <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_Mux5_x_q);
        end
    end
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist222_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_Mux5_x_q_3_q <= redist222_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_Mux5_x_q_3_delay_0;
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_Counter_x(COUNTER,243)@7 + 1
    // low=0, high=4095, step=1, init=4095
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_Counter_x_i <= 12'd4095;
        end
        else if (redist222_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_Mux5_x_q_3_q == 1'b1)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_Counter_x_i <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_Counter_x_i) + $unsigned(12'd1);
        end
    end
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_Counter_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_Counter_x_i[11:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BitExtract1_x(BITSELECT,241)@8
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BitExtract1_x_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_Counter_x_q[11:11];

    // redist223_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_Mux5_x_q_4(DELAY,1823)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist223_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_Mux5_x_q_4_q <= $unsigned(redist222_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_Mux5_x_q_3_q);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_And_x(LOGICAL,240)@8 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_And_x_qi = redist223_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_Mux5_x_q_4_q & streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BitExtract1_x_b;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_And_x_delay ( .xin(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_And_x_qi), .xout(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_And_x_q), .clk(clk), .aclr(areset), .ena(1'b1) );

    // redist224_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_And_x_q_2(DELAY,1824)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist224_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_And_x_q_2_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_And_x_q);
        end
    end

    // dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged(SUB,1506)@10 + 1
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_a = $unsigned({{2{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_Convert_imag_sel_x_b[15]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_Convert_imag_sel_x_b});
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_b = $unsigned({{2{redist235_channel_FFT1_in_cunroll_x_in_4_imag_d_tpl_10_mem_q[15]}}, redist235_channel_FFT1_in_cunroll_x_in_4_imag_d_tpl_10_mem_q});
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_i = dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_b;
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_a1 = redist224_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_And_x_q_2_q == 1'b0 ? dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_i : dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_a;
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_b1 = redist224_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_And_x_q_2_q == 1'b0 ? 18'b0 : dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_b;
    always @ (posedge clk)
    begin
        if (areset)
        begin
            dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_o <= 18'b0;
        end
        else
        begin
            dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_o <= $unsigned($signed(dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_a1) - $signed(dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_b1));
        end
    end
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q = dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_o[16:0];

    // redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_wraddr(REG,2001)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_wraddr_q <= $unsigned(11'b11111111101);
        end
        else
        begin
            redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_wraddr_q <= $unsigned(redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_rdcnt_q);
        end
    end

    // redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_mem(DUALMEM,1999)
    assign redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_mem_ia = $unsigned(dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q);
    assign redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_mem_aa = redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_wraddr_q;
    assign redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_mem_ab = redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_rdcnt_q;
    assign redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_mem_ena_OrRstB = areset | redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_enaAnd_q[0];
    assign redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(17),
        .widthad_a(11),
        .numwords_a(2046),
        .width_b(17),
        .widthad_b(11),
        .numwords_b(2046),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_mem_dmem (
        .clocken1(redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_mem_reset0),
        .clock1(clk),
        .address_a(redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_mem_aa),
        .data_a(redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_mem_ab),
        .q_b(redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_mem_q = redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_mem_iq[16:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_Convert_imag_sel_x(BITSELECT,1218)@10
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_Convert_imag_sel_x_b = $unsigned(redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_mem_q[15:0]);

    // dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x(ADD,171)@10 + 1
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_a = $unsigned({{1{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_Convert_imag_sel_x_b[15]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_Convert_imag_sel_x_b});
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_b = $unsigned({{1{redist235_channel_FFT1_in_cunroll_x_in_4_imag_d_tpl_10_mem_q[15]}}, redist235_channel_FFT1_in_cunroll_x_in_4_imag_d_tpl_10_mem_q});
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_o <= $unsigned($signed(dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_a) + $signed(dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_b));
        end
    end
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_q = dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_o[16:0];

    // redist48_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2049(DELAY,1648)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist48_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2049_q <= $unsigned(redist47_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2048_mem_q);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_StageDrop_CmpLT_x(COMPARE,232)@9 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_StageDrop_CmpLT_x_a = {5'b00000, GND_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_StageDrop_CmpLT_x_b = {2'b00, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L4_Mux_x_q};
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_StageDrop_CmpLT_x_o <= 6'b0;
        end
        else
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_StageDrop_CmpLT_x_o <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_StageDrop_CmpLT_x_a) - $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_StageDrop_CmpLT_x_b);
        end
    end
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_StageDrop_CmpLT_x_c[0] = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_StageDrop_CmpLT_x_o[5];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_Not_x(LOGICAL,308)@10
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_Not_x_q = ~ (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_StageDrop_CmpLT_x_c);

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_And_x(LOGICAL,307)@10
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_And_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_Not_x_q & redist224_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_And_x_q_2_q;

    // redist208_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_And_x_q_1(DELAY,1808)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist208_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_And_x_q_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_And_x_q);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_OutMux_imag_x(MUX,969)@11 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_OutMux_imag_x_s = redist208_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_And_x_q_1_q;
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_OutMux_imag_x_s)
                1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_OutMux_imag_x_q <= redist48_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_2049_q;
                1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_OutMux_imag_x_q <= dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_q;
                default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_OutMux_imag_x_q <= 17'b0;
            endcase
        end
    end

    // redist234_channel_FFT1_in_cunroll_x_in_4_real_d_tpl_9_offset(CONSTANT,2039)
    assign redist234_channel_FFT1_in_cunroll_x_in_4_real_d_tpl_9_offset_q = $unsigned(3'b010);

    // redist234_channel_FFT1_in_cunroll_x_in_4_real_d_tpl_9_rdcnt(ADD,2040)
    assign redist234_channel_FFT1_in_cunroll_x_in_4_real_d_tpl_9_rdcnt_a = {1'b0, redist234_channel_FFT1_in_cunroll_x_in_4_real_d_tpl_9_wraddr_q};
    assign redist234_channel_FFT1_in_cunroll_x_in_4_real_d_tpl_9_rdcnt_b = {1'b0, redist234_channel_FFT1_in_cunroll_x_in_4_real_d_tpl_9_offset_q};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist234_channel_FFT1_in_cunroll_x_in_4_real_d_tpl_9_rdcnt_o <= $unsigned(redist234_channel_FFT1_in_cunroll_x_in_4_real_d_tpl_9_rdcnt_a) + $unsigned(redist234_channel_FFT1_in_cunroll_x_in_4_real_d_tpl_9_rdcnt_b);
        end
    end
    assign redist234_channel_FFT1_in_cunroll_x_in_4_real_d_tpl_9_rdcnt_q = redist234_channel_FFT1_in_cunroll_x_in_4_real_d_tpl_9_rdcnt_o[3:0];

    // redist234_channel_FFT1_in_cunroll_x_in_4_real_d_tpl_9_wraddr(COUNTER,2038)
    // low=0, high=7, step=1, init=0
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist234_channel_FFT1_in_cunroll_x_in_4_real_d_tpl_9_wraddr_i <= $unsigned(redist234_channel_FFT1_in_cunroll_x_in_4_real_d_tpl_9_wraddr_i) + $unsigned(3'd1);
        end
    end
    assign redist234_channel_FFT1_in_cunroll_x_in_4_real_d_tpl_9_wraddr_q = redist234_channel_FFT1_in_cunroll_x_in_4_real_d_tpl_9_wraddr_i[2:0];

    // redist234_channel_FFT1_in_cunroll_x_in_4_real_d_tpl_9_mem(DUALMEM,2037)
    assign redist234_channel_FFT1_in_cunroll_x_in_4_real_d_tpl_9_mem_ia = $unsigned(in_4_real_d_tpl);
    assign redist234_channel_FFT1_in_cunroll_x_in_4_real_d_tpl_9_mem_aa = redist234_channel_FFT1_in_cunroll_x_in_4_real_d_tpl_9_wraddr_q;
    assign redist234_channel_FFT1_in_cunroll_x_in_4_real_d_tpl_9_mem_ab = redist234_channel_FFT1_in_cunroll_x_in_4_real_d_tpl_9_rdcnt_q[2:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(3),
        .numwords_a(8),
        .width_b(16),
        .widthad_b(3),
        .numwords_b(8),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist234_channel_FFT1_in_cunroll_x_in_4_real_d_tpl_9_mem_dmem (
        .clocken0(1'b1),
        .clock0(clk),
        .address_a(redist234_channel_FFT1_in_cunroll_x_in_4_real_d_tpl_9_mem_aa),
        .data_a(redist234_channel_FFT1_in_cunroll_x_in_4_real_d_tpl_9_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist234_channel_FFT1_in_cunroll_x_in_4_real_d_tpl_9_mem_ab),
        .q_b(redist234_channel_FFT1_in_cunroll_x_in_4_real_d_tpl_9_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist234_channel_FFT1_in_cunroll_x_in_4_real_d_tpl_9_mem_q = redist234_channel_FFT1_in_cunroll_x_in_4_real_d_tpl_9_mem_iq[15:0];

    // redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_notEnable(LOGICAL,1995)
    assign redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_notEnable_q = $unsigned(~ (VCC_q));

    // redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_nor(LOGICAL,1996)
    assign redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_nor_q = ~ (redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_notEnable_q | redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_sticky_ena_q);

    // redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_mem_last(CONSTANT,1992)
    assign redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_mem_last_q = $unsigned(12'b011111111100);

    // redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_cmp(LOGICAL,1993)
    assign redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_cmp_b = {1'b0, redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_rdcnt_q};
    assign redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_cmp_q = $unsigned(redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_mem_last_q == redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_cmp_b ? 1'b1 : 1'b0);

    // redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_cmpReg(REG,1994)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_cmpReg_q <= $unsigned(redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_cmp_q);
        end
    end

    // redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_sticky_ena(REG,1997)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_nor_q == 1'b1)
        begin
            redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_sticky_ena_q <= $unsigned(redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_cmpReg_q);
        end
    end

    // redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_enaAnd(LOGICAL,1998)
    assign redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_enaAnd_q = redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_sticky_ena_q & VCC_q;

    // redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_rdcnt(COUNTER,1990)
    // low=0, high=2045, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_rdcnt_i <= 11'd0;
            redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_rdcnt_i == 11'd2044)
            begin
                redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_rdcnt_eq <= 1'b0;
            end
            if (redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_rdcnt_eq == 1'b1)
            begin
                redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_rdcnt_i <= $unsigned(redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_rdcnt_i) + $unsigned(11'd3);
            end
            else
            begin
                redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_rdcnt_i <= $unsigned(redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_rdcnt_i) + $unsigned(11'd1);
            end
        end
    end
    assign redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_rdcnt_q = redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_rdcnt_i[10:0];

    // dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged(SUB,1507)@9 + 1
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_a = $unsigned({{2{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_Convert_real_sel_x_b[15]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_Convert_real_sel_x_b});
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_b = $unsigned({{2{redist234_channel_FFT1_in_cunroll_x_in_4_real_d_tpl_9_mem_q[15]}}, redist234_channel_FFT1_in_cunroll_x_in_4_real_d_tpl_9_mem_q});
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_i = dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_b;
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_a1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_And_x_q == 1'b0 ? dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_i : dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_a;
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_b1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_And_x_q == 1'b0 ? 18'b0 : dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_b;
    always @ (posedge clk)
    begin
        if (areset)
        begin
            dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_o <= 18'b0;
        end
        else
        begin
            dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_o <= $unsigned($signed(dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_a1) - $signed(dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_b1));
        end
    end
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q = dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_o[16:0];

    // redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_wraddr(REG,1991)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_wraddr_q <= $unsigned(11'b11111111101);
        end
        else
        begin
            redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_wraddr_q <= $unsigned(redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_rdcnt_q);
        end
    end

    // redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_mem(DUALMEM,1989)
    assign redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_mem_ia = $unsigned(dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q);
    assign redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_mem_aa = redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_wraddr_q;
    assign redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_mem_ab = redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_rdcnt_q;
    assign redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_mem_ena_OrRstB = areset | redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_enaAnd_q[0];
    assign redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(17),
        .widthad_a(11),
        .numwords_a(2046),
        .width_b(17),
        .widthad_b(11),
        .numwords_b(2046),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_mem_dmem (
        .clocken1(redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_mem_reset0),
        .clock1(clk),
        .address_a(redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_mem_aa),
        .data_a(redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_mem_ab),
        .q_b(redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_mem_q = redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_mem_iq[16:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_Convert_real_sel_x(BITSELECT,1219)@9
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_Convert_real_sel_x_b = $unsigned(redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_mem_q[15:0]);

    // dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x(ADD,172)@9 + 1
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_a = $unsigned({{1{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_Convert_real_sel_x_b[15]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_Convert_real_sel_x_b});
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_b = $unsigned({{1{redist234_channel_FFT1_in_cunroll_x_in_4_real_d_tpl_9_mem_q[15]}}, redist234_channel_FFT1_in_cunroll_x_in_4_real_d_tpl_9_mem_q});
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_o <= $unsigned($signed(dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_a) + $signed(dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_b));
        end
    end
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_q = dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_o[16:0];

    // redist46_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2049(DELAY,1646)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist46_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2049_q <= $unsigned(redist45_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2048_mem_q);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_OutMux_real_x(MUX,970)@10 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_OutMux_real_x_s = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_And_x_q;
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_OutMux_real_x_s)
                1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_OutMux_real_x_q <= redist46_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_2049_q;
                1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_OutMux_real_x_q <= dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_q;
                default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_OutMux_real_x_q <= 17'b0;
            endcase
        end
    end

    // redist101_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_OutMux_real_x_q_2(DELAY,1701)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist101_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_OutMux_real_x_q_2_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_OutMux_real_x_q);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_Mux3_x(MUX,231)@10 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_Mux3_x_s = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_StageDrop_CmpLT_x_c;
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_Mux3_x_q <= 1'b0;
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_Mux3_x_s)
                1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_Mux3_x_q <= streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PM_BitExtract_x_b;
                1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_Mux3_x_q <= GND_q;
                default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_Mux3_x_q <= 1'b0;
            endcase
        end
    end

    // redist225_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_Mux3_x_q_2(DELAY,1825)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist225_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_Mux3_x_q_2_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_Mux3_x_q);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_Counter_x(COUNTER,230)@11 + 1
    // low=0, high=4095, step=1, init=4095
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_Counter_x_i <= 12'd4095;
        end
        else if (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_Mux3_x_q == 1'b1)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_Counter_x_i <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_Counter_x_i) + $unsigned(12'd1);
        end
    end
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_Counter_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_Counter_x_i[11:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_BitExtract1_x_bit_select_merged(BITSELECT,1586)@12
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_BitExtract1_x_bit_select_merged_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_Counter_x_q[10:10];
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_BitExtract1_x_bit_select_merged_c = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_Counter_x_q[11:11];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_And_x(LOGICAL,225)@12
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_And_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_BitExtract1_x_bit_select_merged_c & streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_BitExtract1_x_bit_select_merged_b & redist225_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_Mux3_x_q_2_q;

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_TrivialTwiddle_Mux3_x(MUX,236)@12 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_TrivialTwiddle_Mux3_x_s = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_And_x_q;
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_TrivialTwiddle_Mux3_x_s)
                1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_TrivialTwiddle_Mux3_x_q <= redist101_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_OutMux_real_x_q_2_q;
                1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_TrivialTwiddle_Mux3_x_q <= streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_OutMux_imag_x_q;
                default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_TrivialTwiddle_Mux3_x_q <= 17'b0;
            endcase
        end
    end

    // redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_notEnable(LOGICAL,2015)
    assign redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_notEnable_q = $unsigned(~ (VCC_q));

    // redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_nor(LOGICAL,2016)
    assign redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_nor_q = ~ (redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_notEnable_q | redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_sticky_ena_q);

    // redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_mem_last(CONSTANT,2012)
    assign redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_mem_last_q = $unsigned(11'b01111111100);

    // redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_cmp(LOGICAL,2013)
    assign redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_cmp_b = {1'b0, redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_rdcnt_q};
    assign redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_cmp_q = $unsigned(redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_mem_last_q == redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_cmp_b ? 1'b1 : 1'b0);

    // redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_cmpReg(REG,2014)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_cmpReg_q <= $unsigned(redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_cmp_q);
        end
    end

    // redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_sticky_ena(REG,2017)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_nor_q == 1'b1)
        begin
            redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_sticky_ena_q <= $unsigned(redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_cmpReg_q);
        end
    end

    // redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_enaAnd(LOGICAL,2018)
    assign redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_enaAnd_q = redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_sticky_ena_q & VCC_q;

    // redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_rdcnt(COUNTER,2010)
    // low=0, high=1021, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_rdcnt_i <= 10'd0;
            redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_rdcnt_i == 10'd1020)
            begin
                redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_rdcnt_eq <= 1'b0;
            end
            if (redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_rdcnt_eq == 1'b1)
            begin
                redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_rdcnt_i <= $unsigned(redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_rdcnt_i) + $unsigned(10'd3);
            end
            else
            begin
                redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_rdcnt_i <= $unsigned(redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_rdcnt_i) + $unsigned(10'd1);
            end
        end
    end
    assign redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_rdcnt_q = redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_rdcnt_i[9:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_StageDrop_CmpLT_x(COMPARE,302)@9 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_StageDrop_CmpLT_x_a = {5'b00000, VCC_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_StageDrop_CmpLT_x_b = {2'b00, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L4_Mux_x_q};
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_StageDrop_CmpLT_x_o <= 6'b0;
        end
        else
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_StageDrop_CmpLT_x_o <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_StageDrop_CmpLT_x_a) - $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_StageDrop_CmpLT_x_b);
        end
    end
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_StageDrop_CmpLT_x_c[0] = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_StageDrop_CmpLT_x_o[5];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_Mux5_x(MUX,249)@10 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_Mux5_x_s = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_StageDrop_CmpLT_x_c;
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_Mux5_x_q <= 1'b0;
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_Mux5_x_s)
                1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_Mux5_x_q <= streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PM_BitExtract_x_b;
                1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_Mux5_x_q <= GND_q;
                default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_Mux5_x_q <= 1'b0;
            endcase
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_Counter_x(COUNTER,248)@11 + 1
    // low=0, high=2047, step=1, init=2047
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_Counter_x_i <= 11'd2047;
        end
        else if (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_Mux5_x_q == 1'b1)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_Counter_x_i <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_Counter_x_i) + $unsigned(11'd1);
        end
    end
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_Counter_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_Counter_x_i[10:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BitExtract1_x(BITSELECT,246)@12
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BitExtract1_x_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_Counter_x_q[10:10];

    // redist220_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_Mux5_x_q_2(DELAY,1820)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist220_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_Mux5_x_q_2_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_Mux5_x_q);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_And_x(LOGICAL,245)@12 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_And_x_qi = redist220_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_Mux5_x_q_2_q & streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BitExtract1_x_b;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_And_x_delay ( .xin(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_And_x_qi), .xout(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_And_x_q), .clk(clk), .aclr(areset), .ena(1'b1) );

    // dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged(SUB,1505)@13 + 1
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_a = $unsigned({{2{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_Convert_real_sel_x_b[16]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_Convert_real_sel_x_b});
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_b = $unsigned({{2{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_TrivialTwiddle_Mux3_x_q[16]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_TrivialTwiddle_Mux3_x_q});
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_i = dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_b;
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_a1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_And_x_q == 1'b0 ? dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_i : dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_a;
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_b1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_And_x_q == 1'b0 ? 19'b0 : dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_b;
    always @ (posedge clk)
    begin
        if (areset)
        begin
            dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_o <= 19'b0;
        end
        else
        begin
            dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_o <= $unsigned($signed(dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_a1) - $signed(dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_b1));
        end
    end
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q = dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_o[17:0];

    // redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_wraddr(REG,2011)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_wraddr_q <= $unsigned(10'b1111111101);
        end
        else
        begin
            redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_wraddr_q <= $unsigned(redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_rdcnt_q);
        end
    end

    // redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_mem(DUALMEM,2009)
    assign redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_mem_ia = $unsigned(dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q);
    assign redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_mem_aa = redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_wraddr_q;
    assign redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_mem_ab = redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_rdcnt_q;
    assign redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_mem_ena_OrRstB = areset | redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_enaAnd_q[0];
    assign redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(18),
        .widthad_a(10),
        .numwords_a(1022),
        .width_b(18),
        .widthad_b(10),
        .numwords_b(1022),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_mem_dmem (
        .clocken1(redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_mem_reset0),
        .clock1(clk),
        .address_a(redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_mem_aa),
        .data_a(redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_mem_ab),
        .q_b(redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_mem_q = redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_mem_iq[17:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_Convert_real_sel_x(BITSELECT,1217)@13
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_Convert_real_sel_x_b = $unsigned(redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_mem_q[16:0]);

    // dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x(ADD,170)@13 + 1
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_a = $unsigned({{1{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_Convert_real_sel_x_b[16]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_Convert_real_sel_x_b});
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_b = $unsigned({{1{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_TrivialTwiddle_Mux3_x_q[16]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_TrivialTwiddle_Mux3_x_q});
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_o <= $unsigned($signed(dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_a) + $signed(dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_b));
        end
    end
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_q = dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_o[17:0];

    // redist50_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1025(DELAY,1650)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist50_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1025_q <= $unsigned(redist49_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1024_mem_q);
        end
    end

    // redist221_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_And_x_q_2(DELAY,1821)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist221_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_And_x_q_2_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_And_x_q);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_StageDrop1_CmpLT_x(COMPARE,304)@13 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_StageDrop1_CmpLT_x_a = {5'b00000, VCC_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_StageDrop1_CmpLT_x_b = {2'b00, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L2_Mux_x_q};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_StageDrop1_CmpLT_x_o <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_StageDrop1_CmpLT_x_a) - $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_StageDrop1_CmpLT_x_b);
        end
    end
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_StageDrop1_CmpLT_x_c[0] = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_StageDrop1_CmpLT_x_o[5];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_Not_x(LOGICAL,251)@14
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_Not_x_q = ~ (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_StageDrop1_CmpLT_x_c);

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_And_x(LOGICAL,250)@14
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_And_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_Not_x_q & redist221_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_And_x_q_2_q;

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_OutMux_real_x(MUX,950)@14 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_OutMux_real_x_s = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_And_x_q;
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_OutMux_real_x_s)
                1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_OutMux_real_x_q <= redist50_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_1025_q;
                1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_OutMux_real_x_q <= dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_q;
                default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_OutMux_real_x_q <= 18'b0;
            endcase
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_real_rnd_x_shift(BITSHIFT,1564)@15
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_real_rnd_x_shift_qint = { streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_OutMux_real_x_q, 1'b0 };
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_real_rnd_x_shift_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_real_rnd_x_shift_qint[18:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_real_sel_x(BITSELECT,1239)@15
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_real_sel_x_b = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_real_rnd_x_shift_q[17:0]);

    // redist59_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_real_sel_x_b_1(DELAY,1659)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist59_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_real_sel_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_real_sel_x_b);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_hconst_x(CONSTANT,25)
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_hconst_x_q = $unsigned(18'b011111111111111111);

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_real_hcmp_x(COMPARE,30)@15 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_real_hcmp_x_a = $unsigned({{3{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_hconst_x_q[17]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_hconst_x_q});
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_real_hcmp_x_b = $unsigned({{2{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_real_rnd_x_shift_q[18]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_real_rnd_x_shift_q});
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_real_hcmp_x_o <= $unsigned($signed(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_real_hcmp_x_a) - $signed(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_real_hcmp_x_b));
        end
    end
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_real_hcmp_x_n[0] = ~ (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_real_hcmp_x_o[20]);

    // dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_real_x(LOGICAL,216)@16
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_real_x_q = ~ (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_real_hcmp_x_n);

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_lconst_x(CONSTANT,27)
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_lconst_x_q = $unsigned(18'b100000000000000000);

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_real_lcmp_x(COMPARE,32)@15 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_real_lcmp_x_a = $unsigned({{2{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_real_rnd_x_shift_q[18]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_real_rnd_x_shift_q});
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_real_lcmp_x_b = $unsigned({{3{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_lconst_x_q[17]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_lconst_x_q});
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_real_lcmp_x_o <= $unsigned($signed(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_real_lcmp_x_a) - $signed(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_real_lcmp_x_b));
        end
    end
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_real_lcmp_x_n[0] = ~ (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_real_lcmp_x_o[20]);

    // dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_real_x(LOGICAL,192)@16
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_real_x_q = ~ (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_real_lcmp_x_n);

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_real_mux_x(SELECTOR,34)@16
    always @(dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_real_x_q or streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_lconst_x_q or dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_real_x_q or streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_hconst_x_q or redist59_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_real_sel_x_b_1_q)
    begin
        streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_real_mux_x_q = $unsigned(redist59_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_real_sel_x_b_1_q);
        if (dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_real_x_q == 1'b1)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_real_mux_x_q = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_hconst_x_q);
        end
        if (dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_real_x_q == 1'b1)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_real_mux_x_q = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_lconst_x_q);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl(LOOKUP,1528)@16
    always @(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ExtractCount_x_b)
    begin
        // Begin reserved scope level
        unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ExtractCount_x_b)
            6'b000000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q = 18'b000000000000000000;
            6'b000001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q = 18'b000000000000000000;
            6'b000010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q = 18'b000000000000000000;
            6'b000011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q = 18'b000000000000000000;
            6'b000100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q = 18'b000000000000000000;
            6'b000101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q = 18'b000000000000000000;
            6'b000110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q = 18'b000000000000000000;
            6'b000111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q = 18'b000000000000000000;
            6'b001000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q = 18'b000000000000000000;
            6'b001001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q = 18'b000000000000000000;
            6'b001010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q = 18'b000000000000000000;
            6'b001011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q = 18'b000000000000000000;
            6'b001100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q = 18'b000000000000000000;
            6'b001101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q = 18'b000000000000000000;
            6'b001110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q = 18'b000000000000000000;
            6'b001111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q = 18'b000000000000000000;
            6'b010000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q = 18'b000000000000000000;
            6'b010001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q = 18'b111001110000011101;
            6'b010010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q = 18'b110011110000010001;
            6'b010011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q = 18'b101110001110001100;
            6'b010100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q = 18'b101001010111110110;
            6'b010101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q = 18'b100101011001001010;
            6'b010110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q = 18'b100010011011111001;
            6'b010111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q = 18'b100000100111010111;
            6'b011000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q = 18'b100000000000000000;
            6'b011001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q = 18'b100000100111010111;
            6'b011010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q = 18'b100010011011111001;
            6'b011011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q = 18'b100101011001001010;
            6'b011100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q = 18'b101001010111110110;
            6'b011101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q = 18'b101110001110001100;
            6'b011110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q = 18'b110011110000010001;
            6'b011111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q = 18'b111001110000011101;
            6'b100000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q = 18'b000000000000000000;
            6'b100001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q = 18'b111100110111010001;
            6'b100010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q = 18'b111001110000011101;
            6'b100011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q = 18'b110110101101100000;
            6'b100100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q = 18'b110011110000010001;
            6'b100101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q = 18'b110000111010100101;
            6'b100110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q = 18'b101110001110001100;
            6'b100111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q = 18'b101011101100110001;
            6'b101000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q = 18'b101001010111110110;
            6'b101001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q = 18'b100111010000111000;
            6'b101010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q = 18'b100101011001001010;
            6'b101011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q = 18'b100011110001110101;
            6'b101100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q = 18'b100010011011111001;
            6'b101101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q = 18'b100001011000001100;
            6'b101110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q = 18'b100000100111010111;
            6'b101111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q = 18'b100000001001110111;
            6'b110000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q = 18'b000000000000000000;
            6'b110001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q = 18'b110110101101100000;
            6'b110010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q = 18'b101110001110001100;
            6'b110011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q = 18'b100111010000111000;
            6'b110100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q = 18'b100010011011111001;
            6'b110101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q = 18'b100000001001110111;
            6'b110110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q = 18'b100000100111010111;
            6'b110111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q = 18'b100011110001110101;
            6'b111000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q = 18'b101001010111110110;
            6'b111001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q = 18'b110000111010100101;
            6'b111010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q = 18'b111001110000011101;
            6'b111011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q = 18'b000011001000101111;
            6'b111100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q = 18'b001100001111101111;
            6'b111101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q = 18'b010100010011001111;
            6'b111110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q = 18'b011010100110110110;
            6'b111111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q = 18'b011110100111110100;
            default : begin
                          // unreachable
                          streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q = 18'bxxxxxxxxxxxxxxxxxx;
                      end
        endcase
        // End reserved scope level
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_TrivialTwiddle_NegateRe_x(SUB,239)@11
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_TrivialTwiddle_NegateRe_x_a = $unsigned({{17{GND_q[0]}}, GND_q});
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_TrivialTwiddle_NegateRe_x_b = $unsigned({{1{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_OutMux_real_x_q[16]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_OutMux_real_x_q});
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_TrivialTwiddle_NegateRe_x_o = $unsigned($signed(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_TrivialTwiddle_NegateRe_x_a) - $signed(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_TrivialTwiddle_NegateRe_x_b));
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_TrivialTwiddle_NegateRe_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_TrivialTwiddle_NegateRe_x_o[17:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_TrivialTwiddle_NegateRe_PostCast_primWireOut_sel_x(BITSELECT,946)@11
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_TrivialTwiddle_NegateRe_PostCast_primWireOut_sel_x_b = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_TrivialTwiddle_NegateRe_x_q[16:0]);

    // redist106_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_TrivialTwiddle_NegateRe_PostCast_primWireOut_sel_x_b_1(DELAY,1706)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist106_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_TrivialTwiddle_NegateRe_PostCast_primWireOut_sel_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_TrivialTwiddle_NegateRe_PostCast_primWireOut_sel_x_b);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_TrivialTwiddle_Mux4_x(MUX,237)@12 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_TrivialTwiddle_Mux4_x_s = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_And_x_q;
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_TrivialTwiddle_Mux4_x_s)
                1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_TrivialTwiddle_Mux4_x_q <= streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation_OutMux_imag_x_q;
                1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_TrivialTwiddle_Mux4_x_q <= redist106_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_TrivialTwiddle_NegateRe_PostCast_primWireOut_sel_x_b_1_q;
                default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_TrivialTwiddle_Mux4_x_q <= 17'b0;
            endcase
        end
    end

    // redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_notEnable(LOGICAL,2025)
    assign redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_notEnable_q = $unsigned(~ (VCC_q));

    // redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_nor(LOGICAL,2026)
    assign redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_nor_q = ~ (redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_notEnable_q | redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_sticky_ena_q);

    // redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_mem_last(CONSTANT,2022)
    assign redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_mem_last_q = $unsigned(11'b01111111100);

    // redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_cmp(LOGICAL,2023)
    assign redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_cmp_b = {1'b0, redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_rdcnt_q};
    assign redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_cmp_q = $unsigned(redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_mem_last_q == redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_cmp_b ? 1'b1 : 1'b0);

    // redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_cmpReg(REG,2024)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_cmpReg_q <= $unsigned(redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_cmp_q);
        end
    end

    // redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_sticky_ena(REG,2027)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_nor_q == 1'b1)
        begin
            redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_sticky_ena_q <= $unsigned(redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_cmpReg_q);
        end
    end

    // redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_enaAnd(LOGICAL,2028)
    assign redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_enaAnd_q = redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_sticky_ena_q & VCC_q;

    // redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_rdcnt(COUNTER,2020)
    // low=0, high=1021, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_rdcnt_i <= 10'd0;
            redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_rdcnt_i == 10'd1020)
            begin
                redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_rdcnt_eq <= 1'b0;
            end
            if (redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_rdcnt_eq == 1'b1)
            begin
                redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_rdcnt_i <= $unsigned(redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_rdcnt_i) + $unsigned(10'd3);
            end
            else
            begin
                redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_rdcnt_i <= $unsigned(redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_rdcnt_i) + $unsigned(10'd1);
            end
        end
    end
    assign redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_rdcnt_q = redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_rdcnt_i[9:0];

    // dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged(SUB,1504)@13 + 1
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_a = $unsigned({{2{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_Convert_imag_sel_x_b[16]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_Convert_imag_sel_x_b});
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_b = $unsigned({{2{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_TrivialTwiddle_Mux4_x_q[16]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_TrivialTwiddle_Mux4_x_q});
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_i = dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_b;
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_a1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_And_x_q == 1'b0 ? dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_i : dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_a;
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_b1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_And_x_q == 1'b0 ? 19'b0 : dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_b;
    always @ (posedge clk)
    begin
        if (areset)
        begin
            dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_o <= 19'b0;
        end
        else
        begin
            dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_o <= $unsigned($signed(dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_a1) - $signed(dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_b1));
        end
    end
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q = dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_o[17:0];

    // redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_wraddr(REG,2021)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_wraddr_q <= $unsigned(10'b1111111101);
        end
        else
        begin
            redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_wraddr_q <= $unsigned(redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_rdcnt_q);
        end
    end

    // redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_mem(DUALMEM,2019)
    assign redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_mem_ia = $unsigned(dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q);
    assign redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_mem_aa = redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_wraddr_q;
    assign redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_mem_ab = redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_rdcnt_q;
    assign redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_mem_ena_OrRstB = areset | redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_enaAnd_q[0];
    assign redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(18),
        .widthad_a(10),
        .numwords_a(1022),
        .width_b(18),
        .widthad_b(10),
        .numwords_b(1022),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_mem_dmem (
        .clocken1(redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_mem_reset0),
        .clock1(clk),
        .address_a(redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_mem_aa),
        .data_a(redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_mem_ab),
        .q_b(redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_mem_q = redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_mem_iq[17:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_Convert_imag_sel_x(BITSELECT,1216)@13
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_Convert_imag_sel_x_b = $unsigned(redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_mem_q[16:0]);

    // dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x(ADD,169)@13 + 1
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_a = $unsigned({{1{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_Convert_imag_sel_x_b[16]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_Convert_imag_sel_x_b});
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_b = $unsigned({{1{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_TrivialTwiddle_Mux4_x_q[16]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_TrivialTwiddle_Mux4_x_q});
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_o <= $unsigned($signed(dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_a) + $signed(dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_b));
        end
    end
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_q = dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_o[17:0];

    // redist52_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1025(DELAY,1652)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist52_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1025_q <= $unsigned(redist51_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1024_mem_q);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_OutMux_imag_x(MUX,949)@14 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_OutMux_imag_x_s = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_And_x_q;
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_OutMux_imag_x_s)
                1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_OutMux_imag_x_q <= redist52_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_1025_q;
                1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_OutMux_imag_x_q <= dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_q;
                default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_OutMux_imag_x_q <= 18'b0;
            endcase
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_rnd_x_shift(BITSHIFT,1562)@15
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_rnd_x_shift_qint = { streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation_OutMux_imag_x_q, 1'b0 };
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_rnd_x_shift_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_rnd_x_shift_qint[18:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_sel_x(BITSELECT,1238)@15
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_sel_x_b = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_rnd_x_shift_q[17:0]);

    // redist60_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_sel_x_b_1(DELAY,1660)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist60_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_sel_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_sel_x_b);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_hcmp_x(COMPARE,24)@15 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_hcmp_x_a = $unsigned({{3{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_hconst_x_q[17]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_hconst_x_q});
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_hcmp_x_b = $unsigned({{2{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_rnd_x_shift_q[18]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_rnd_x_shift_q});
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_hcmp_x_o <= $unsigned($signed(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_hcmp_x_a) - $signed(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_hcmp_x_b));
        end
    end
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_hcmp_x_n[0] = ~ (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_hcmp_x_o[20]);

    // dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_x(LOGICAL,215)@16
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_x_q = ~ (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_hcmp_x_n);

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_lcmp_x(COMPARE,26)@15 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_lcmp_x_a = $unsigned({{2{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_rnd_x_shift_q[18]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_rnd_x_shift_q});
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_lcmp_x_b = $unsigned({{3{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_lconst_x_q[17]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_lconst_x_q});
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_lcmp_x_o <= $unsigned($signed(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_lcmp_x_a) - $signed(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_lcmp_x_b));
        end
    end
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_lcmp_x_n[0] = ~ (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_lcmp_x_o[20]);

    // dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_x(LOGICAL,191)@16
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_x_q = ~ (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_lcmp_x_n);

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_mux_x(SELECTOR,28)@16
    always @(dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_x_q or streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_lconst_x_q or dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_x_q or streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_hconst_x_q or redist60_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_sel_x_b_1_q)
    begin
        streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_mux_x_q = $unsigned(redist60_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_sel_x_b_1_q);
        if (dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_x_q == 1'b1)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_mux_x_q = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_hconst_x_q);
        end
        if (dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_x_q == 1'b1)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_mux_x_q = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_lconst_x_q);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult2_x_merged_cma(CHAINMULTADD,1557)@16 + 5
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult2_x_merged_cma_reset = areset;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult2_x_merged_cma_ena0 = 1'b1;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult2_x_merged_cma_ena1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult2_x_merged_cma_ena0;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult2_x_merged_cma_ena2 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult2_x_merged_cma_ena0;

    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult2_x_merged_cma_a0 = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_mux_x_q);
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult2_x_merged_cma_c0 = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q);
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult2_x_merged_cma_a1 = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_real_mux_x_q);
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult2_x_merged_cma_c1 = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q);
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult2_x_merged_cma_sna = $unsigned(VCC_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(18),
        .by_clken("0"),
        .by_width(18),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .load_const_value(16),
        .output_clken("1"),
        .result_a_width(37)
    ) streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult2_x_merged_cma_DSP0 (
        .clk(clk),
        .ena({ streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult2_x_merged_cma_ena2, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult2_x_merged_cma_ena1, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult2_x_merged_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .sub(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult2_x_merged_cma_sna[0]),
        .negate(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult2_x_merged_cma_sna[0]),
        .ay(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult2_x_merged_cma_a1),
        .by(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult2_x_merged_cma_a0),
        .ax(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult2_x_merged_cma_c1),
        .bx(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult2_x_merged_cma_c0),
        .loadconst(1'b1),
        .resulta(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult2_x_merged_cma_s0),
        .accumulate(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(37), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult2_x_merged_cma_delay0 ( .xin(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult2_x_merged_cma_s0), .xout(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult2_x_merged_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult2_x_merged_cma_q = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult2_x_merged_cma_qq0[35:0]);

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertOut_real_rnd_x_shift(BITSHIFT,1568)@21
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertOut_real_rnd_x_shift_qint = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_realMult2_x_merged_cma_q;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertOut_real_rnd_x_shift_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertOut_real_rnd_x_shift_qint[35:17];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertOut_real_rnd_x_bs(BITSELECT,1569)@21
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertOut_real_rnd_x_bs_in = $unsigned({{1{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertOut_real_rnd_x_shift_q[18]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertOut_real_rnd_x_shift_q});
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertOut_real_rnd_x_bs_b = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertOut_real_rnd_x_bs_in[19:0]);

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertOut_real_sel_x(BITSELECT,1241)@21
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertOut_real_sel_x_b = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertOut_real_rnd_x_bs_b[18:0]);

    // redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_notEnable(LOGICAL,1955)
    assign redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_notEnable_q = $unsigned(~ (VCC_q));

    // redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_nor(LOGICAL,1956)
    assign redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_nor_q = ~ (redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_notEnable_q | redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_sticky_ena_q);

    // redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_mem_last(CONSTANT,1952)
    assign redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_mem_last_q = $unsigned(10'b0111111100);

    // redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_cmp(LOGICAL,1953)
    assign redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_cmp_b = {1'b0, redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_rdcnt_q};
    assign redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_cmp_q = $unsigned(redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_mem_last_q == redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_cmp_b ? 1'b1 : 1'b0);

    // redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_cmpReg(REG,1954)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_cmpReg_q <= $unsigned(redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_cmp_q);
        end
    end

    // redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_sticky_ena(REG,1957)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_nor_q == 1'b1)
        begin
            redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_sticky_ena_q <= $unsigned(redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_cmpReg_q);
        end
    end

    // redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_enaAnd(LOGICAL,1958)
    assign redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_enaAnd_q = redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_sticky_ena_q & VCC_q;

    // redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_rdcnt(COUNTER,1950)
    // low=0, high=509, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_rdcnt_i <= 9'd0;
            redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_rdcnt_i == 9'd508)
            begin
                redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_rdcnt_eq <= 1'b0;
            end
            if (redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_rdcnt_eq == 1'b1)
            begin
                redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_rdcnt_i <= $unsigned(redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_rdcnt_i) + $unsigned(9'd3);
            end
            else
            begin
                redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_rdcnt_i <= $unsigned(redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_rdcnt_i) + $unsigned(9'd1);
            end
        end
    end
    assign redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_rdcnt_q = redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_rdcnt_i[8:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_StageDrop_Const_x(CONSTANT,421)
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_StageDrop_Const_x_q = $unsigned(2'b10);

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_StageDrop_CmpLT_x(COMPARE,499)@17 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_StageDrop_CmpLT_x_a = {4'b0000, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_StageDrop_Const_x_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_StageDrop_CmpLT_x_b = {2'b00, redist216_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L2_Mux_x_q_5_q};
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_StageDrop_CmpLT_x_o <= 6'b0;
        end
        else
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_StageDrop_CmpLT_x_o <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_StageDrop_CmpLT_x_a) - $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_StageDrop_CmpLT_x_b);
        end
    end
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_StageDrop_CmpLT_x_c[0] = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_StageDrop_CmpLT_x_o[5];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_Mux5_x(MUX,432)@18 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_Mux5_x_s = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_StageDrop_CmpLT_x_c;
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_Mux5_x_q <= 1'b0;
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_Mux5_x_s)
                1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_Mux5_x_q <= redist209_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PM_BitExtract_x_b_3_q;
                1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_Mux5_x_q <= GND_q;
                default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_Mux5_x_q <= 1'b0;
            endcase
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_Counter_x(COUNTER,431)@19 + 1
    // low=0, high=1023, step=1, init=1023
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_Counter_x_i <= 10'd1023;
        end
        else if (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_Mux5_x_q == 1'b1)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_Counter_x_i <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_Counter_x_i) + $unsigned(10'd1);
        end
    end
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_Counter_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_Counter_x_i[9:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BitExtract1_x(BITSELECT,429)@20
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BitExtract1_x_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_Counter_x_q[9:9];

    // redist192_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_Mux5_x_q_2(DELAY,1792)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist192_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_Mux5_x_q_2_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_Mux5_x_q);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_And_x(LOGICAL,428)@20 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_And_x_qi = redist192_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_Mux5_x_q_2_q & streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BitExtract1_x_b;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_And_x_delay ( .xin(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_And_x_qi), .xout(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_And_x_q), .clk(clk), .aclr(areset), .ena(1'b1) );

    // dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged(SUB,1511)@21 + 1
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_a = $unsigned({{2{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_Convert_real_sel_x_b[18]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_Convert_real_sel_x_b});
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_b = $unsigned({{2{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertOut_real_sel_x_b[18]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertOut_real_sel_x_b});
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_i = dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_b;
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_a1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_And_x_q == 1'b0 ? dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_i : dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_a;
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_b1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_And_x_q == 1'b0 ? 21'b0 : dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_b;
    always @ (posedge clk)
    begin
        if (areset)
        begin
            dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_o <= 21'b0;
        end
        else
        begin
            dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_o <= $unsigned($signed(dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_a1) - $signed(dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_b1));
        end
    end
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q = dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_o[19:0];

    // redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_wraddr(REG,1951)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_wraddr_q <= $unsigned(9'b111111101);
        end
        else
        begin
            redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_wraddr_q <= $unsigned(redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_rdcnt_q);
        end
    end

    // redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_mem(DUALMEM,1949)
    assign redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_mem_ia = $unsigned(dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q);
    assign redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_mem_aa = redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_wraddr_q;
    assign redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_mem_ab = redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_rdcnt_q;
    assign redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_mem_ena_OrRstB = areset | redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_enaAnd_q[0];
    assign redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(20),
        .widthad_a(9),
        .numwords_a(510),
        .width_b(20),
        .widthad_b(9),
        .numwords_b(510),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_mem_dmem (
        .clocken1(redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_mem_reset0),
        .clock1(clk),
        .address_a(redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_mem_aa),
        .data_a(redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_mem_ab),
        .q_b(redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_mem_q = redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_mem_iq[19:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_Convert_real_sel_x(BITSELECT,1223)@21
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_Convert_real_sel_x_b = $unsigned(redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_mem_q[18:0]);

    // dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x(ADD,176)@21 + 1
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_a = $unsigned({{1{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_Convert_real_sel_x_b[18]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_Convert_real_sel_x_b});
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_b = $unsigned({{1{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertOut_real_sel_x_b[18]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertOut_real_sel_x_b});
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_o <= $unsigned($signed(dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_a) + $signed(dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_b));
        end
    end
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_q = dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_o[19:0];

    // redist38_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_513(DELAY,1638)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist38_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_513_q <= $unsigned(redist37_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_512_mem_q);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_StageDrop_CmpLT_x(COMPARE,420)@20 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_StageDrop_CmpLT_x_a = {4'b0000, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_StageDrop_Const_x_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_StageDrop_CmpLT_x_b = {2'b00, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_drop_L1_Mux_x_q};
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_StageDrop_CmpLT_x_o <= 6'b0;
        end
        else
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_StageDrop_CmpLT_x_o <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_StageDrop_CmpLT_x_a) - $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_StageDrop_CmpLT_x_b);
        end
    end
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_StageDrop_CmpLT_x_c[0] = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_StageDrop_CmpLT_x_o[5];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_Not_x(LOGICAL,472)@21
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_Not_x_q = ~ (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_StageDrop_CmpLT_x_c);

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_And_x(LOGICAL,471)@21 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_And_x_qi = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_Not_x_q & streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_And_x_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_And_x_delay ( .xin(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_And_x_qi), .xout(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_And_x_q), .clk(clk), .aclr(areset), .ena(1'b1) );

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_OutMux_real_x(MUX,1019)@22 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_OutMux_real_x_s = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_And_x_q;
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_OutMux_real_x_s)
                1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_OutMux_real_x_q <= redist38_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_513_q;
                1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_OutMux_real_x_q <= dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_real_x_q;
                default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_OutMux_real_x_q <= 20'b0;
            endcase
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_TrivialTwiddle_NegateRe_x(SUB,427)@23
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_TrivialTwiddle_NegateRe_x_a = $unsigned({{20{GND_q[0]}}, GND_q});
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_TrivialTwiddle_NegateRe_x_b = $unsigned({{1{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_OutMux_real_x_q[19]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_OutMux_real_x_q});
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_TrivialTwiddle_NegateRe_x_o = $unsigned($signed(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_TrivialTwiddle_NegateRe_x_a) - $signed(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_TrivialTwiddle_NegateRe_x_b));
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_TrivialTwiddle_NegateRe_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_TrivialTwiddle_NegateRe_x_o[20:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_TrivialTwiddle_NegateRe_PostCast_primWireOut_sel_x(BITSELECT,1001)@23
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_TrivialTwiddle_NegateRe_PostCast_primWireOut_sel_x_b = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_TrivialTwiddle_NegateRe_x_q[19:0]);

    // redist92_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_TrivialTwiddle_NegateRe_PostCast_primWireOut_sel_x_b_1(DELAY,1692)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist92_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_TrivialTwiddle_NegateRe_PostCast_primWireOut_sel_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_TrivialTwiddle_NegateRe_PostCast_primWireOut_sel_x_b);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult2_x_merged_cma(CHAINMULTADD,1552)@16 + 5
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult2_x_merged_cma_reset = areset;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult2_x_merged_cma_ena0 = 1'b1;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult2_x_merged_cma_ena1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult2_x_merged_cma_ena0;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult2_x_merged_cma_ena2 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult2_x_merged_cma_ena0;

    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult2_x_merged_cma_a0 = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_real_mux_x_q);
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult2_x_merged_cma_c0 = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_imag_x_repl_q);
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult2_x_merged_cma_a1 = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertIn_imag_mux_x_q);
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult2_x_merged_cma_c1 = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT_ROM_real_x_repl_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(18),
        .by_clken("0"),
        .by_width(18),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .load_const_value(16),
        .output_clken("1"),
        .result_a_width(37)
    ) streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult2_x_merged_cma_DSP0 (
        .clk(clk),
        .ena({ streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult2_x_merged_cma_ena2, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult2_x_merged_cma_ena1, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult2_x_merged_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult2_x_merged_cma_a1),
        .by(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult2_x_merged_cma_a0),
        .ax(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult2_x_merged_cma_c1),
        .bx(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult2_x_merged_cma_c0),
        .loadconst(1'b1),
        .resulta(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult2_x_merged_cma_s0),
        .accumulate(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(37), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult2_x_merged_cma_delay0 ( .xin(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult2_x_merged_cma_s0), .xout(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult2_x_merged_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult2_x_merged_cma_q = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult2_x_merged_cma_qq0[35:0]);

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertOut_imag_rnd_x_shift(BITSHIFT,1566)@21
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertOut_imag_rnd_x_shift_qint = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_Mult_imagMult2_x_merged_cma_q;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertOut_imag_rnd_x_shift_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertOut_imag_rnd_x_shift_qint[35:17];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertOut_imag_rnd_x_bs(BITSELECT,1567)@21
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertOut_imag_rnd_x_bs_in = $unsigned({{1{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertOut_imag_rnd_x_shift_q[18]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertOut_imag_rnd_x_shift_q});
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertOut_imag_rnd_x_bs_b = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertOut_imag_rnd_x_bs_in[19:0]);

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertOut_imag_sel_x(BITSELECT,1240)@21
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertOut_imag_sel_x_b = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertOut_imag_rnd_x_bs_b[18:0]);

    // redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_notEnable(LOGICAL,1965)
    assign redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_notEnable_q = $unsigned(~ (VCC_q));

    // redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_nor(LOGICAL,1966)
    assign redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_nor_q = ~ (redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_notEnable_q | redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_sticky_ena_q);

    // redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_mem_last(CONSTANT,1962)
    assign redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_mem_last_q = $unsigned(10'b0111111100);

    // redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_cmp(LOGICAL,1963)
    assign redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_cmp_b = {1'b0, redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_rdcnt_q};
    assign redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_cmp_q = $unsigned(redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_mem_last_q == redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_cmp_b ? 1'b1 : 1'b0);

    // redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_cmpReg(REG,1964)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_cmpReg_q <= $unsigned(redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_cmp_q);
        end
    end

    // redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_sticky_ena(REG,1967)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_nor_q == 1'b1)
        begin
            redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_sticky_ena_q <= $unsigned(redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_cmpReg_q);
        end
    end

    // redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_enaAnd(LOGICAL,1968)
    assign redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_enaAnd_q = redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_sticky_ena_q & VCC_q;

    // redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_rdcnt(COUNTER,1960)
    // low=0, high=509, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_rdcnt_i <= 9'd0;
            redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_rdcnt_i == 9'd508)
            begin
                redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_rdcnt_eq <= 1'b0;
            end
            if (redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_rdcnt_eq == 1'b1)
            begin
                redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_rdcnt_i <= $unsigned(redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_rdcnt_i) + $unsigned(9'd3);
            end
            else
            begin
                redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_rdcnt_i <= $unsigned(redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_rdcnt_i) + $unsigned(9'd1);
            end
        end
    end
    assign redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_rdcnt_q = redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_rdcnt_i[8:0];

    // dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged(SUB,1510)@21 + 1
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_a = $unsigned({{2{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_Convert_imag_sel_x_b[18]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_Convert_imag_sel_x_b});
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_b = $unsigned({{2{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertOut_imag_sel_x_b[18]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertOut_imag_sel_x_b});
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_i = dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_b;
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_a1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_And_x_q == 1'b0 ? dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_i : dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_a;
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_b1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_And_x_q == 1'b0 ? 21'b0 : dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_b;
    always @ (posedge clk)
    begin
        if (areset)
        begin
            dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_o <= 21'b0;
        end
        else
        begin
            dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_o <= $unsigned($signed(dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_a1) - $signed(dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_b1));
        end
    end
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q = dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_o[19:0];

    // redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_wraddr(REG,1961)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_wraddr_q <= $unsigned(9'b111111101);
        end
        else
        begin
            redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_wraddr_q <= $unsigned(redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_rdcnt_q);
        end
    end

    // redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_mem(DUALMEM,1959)
    assign redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_mem_ia = $unsigned(dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q);
    assign redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_mem_aa = redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_wraddr_q;
    assign redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_mem_ab = redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_rdcnt_q;
    assign redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_mem_ena_OrRstB = areset | redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_enaAnd_q[0];
    assign redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(20),
        .widthad_a(9),
        .numwords_a(510),
        .width_b(20),
        .widthad_b(9),
        .numwords_b(510),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_mem_dmem (
        .clocken1(redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_mem_reset0),
        .clock1(clk),
        .address_a(redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_mem_aa),
        .data_a(redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_mem_ab),
        .q_b(redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_mem_q = redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_mem_iq[19:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_Convert_imag_sel_x(BITSELECT,1222)@21
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_Convert_imag_sel_x_b = $unsigned(redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_mem_q[18:0]);

    // dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x(ADD,175)@21 + 1
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_a = $unsigned({{1{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_Convert_imag_sel_x_b[18]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_Convert_imag_sel_x_b});
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_b = $unsigned({{1{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertOut_imag_sel_x_b[18]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_ConvertOut_imag_sel_x_b});
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_o <= $unsigned($signed(dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_a) + $signed(dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_b));
        end
    end
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_q = dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_o[19:0];

    // redist40_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_513(DELAY,1640)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist40_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_513_q <= $unsigned(redist39_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_512_mem_q);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_OutMux_imag_x(MUX,1018)@22 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_OutMux_imag_x_s = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_And_x_q;
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_OutMux_imag_x_s)
                1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_OutMux_imag_x_q <= redist40_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_513_q;
                1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_OutMux_imag_x_q <= dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_AddSubFused1_imag_x_q;
                default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_OutMux_imag_x_q <= 20'b0;
            endcase
        end
    end

    // redist88_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_OutMux_imag_x_q_2(DELAY,1688)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist88_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_OutMux_imag_x_q_2_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_OutMux_imag_x_q);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_Mux3_x(MUX,419)@21 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_Mux3_x_s = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_StageDrop_CmpLT_x_c;
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_Mux3_x_q <= 1'b0;
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_Mux3_x_s)
                1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_Mux3_x_q <= streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PM_BitExtract_x_b;
                1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_Mux3_x_q <= GND_q;
                default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_Mux3_x_q <= 1'b0;
            endcase
        end
    end

    // redist193_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_Mux3_x_q_2(DELAY,1793)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist193_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_Mux3_x_q_2_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_Mux3_x_q);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_Counter_x(COUNTER,418)@22 + 1
    // low=0, high=1023, step=1, init=1023
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_Counter_x_i <= 10'd1023;
        end
        else if (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_Mux3_x_q == 1'b1)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_Counter_x_i <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_Counter_x_i) + $unsigned(10'd1);
        end
    end
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_Counter_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_Counter_x_i[9:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_BitExtract1_x_bit_select_merged(BITSELECT,1587)@23
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_BitExtract1_x_bit_select_merged_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_Counter_x_q[8:8];
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_BitExtract1_x_bit_select_merged_c = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_Counter_x_q[9:9];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_And_x(LOGICAL,413)@23
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_And_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_BitExtract1_x_bit_select_merged_c & streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_BitExtract1_x_bit_select_merged_b & redist193_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_Mux3_x_q_2_q;

    // redist194_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_And_x_q_1(DELAY,1794)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist194_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_And_x_q_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_And_x_q);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_TrivialTwiddle_Mux4_x(MUX,425)@24 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_TrivialTwiddle_Mux4_x_s = redist194_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_And_x_q_1_q;
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_TrivialTwiddle_Mux4_x_s)
                1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_TrivialTwiddle_Mux4_x_q <= redist88_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_OutMux_imag_x_q_2_q;
                1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_TrivialTwiddle_Mux4_x_q <= redist92_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_TrivialTwiddle_NegateRe_PostCast_primWireOut_sel_x_b_1_q;
                default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_TrivialTwiddle_Mux4_x_q <= 20'b0;
            endcase
        end
    end

    // redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_notEnable(LOGICAL,1985)
    assign redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_notEnable_q = $unsigned(~ (VCC_q));

    // redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_nor(LOGICAL,1986)
    assign redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_nor_q = ~ (redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_notEnable_q | redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_sticky_ena_q);

    // redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_mem_last(CONSTANT,1982)
    assign redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_mem_last_q = $unsigned(9'b011111100);

    // redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_cmp(LOGICAL,1983)
    assign redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_cmp_b = {1'b0, redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_rdcnt_q};
    assign redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_cmp_q = $unsigned(redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_mem_last_q == redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_cmp_b ? 1'b1 : 1'b0);

    // redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_cmpReg(REG,1984)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_cmpReg_q <= $unsigned(redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_cmp_q);
        end
    end

    // redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_sticky_ena(REG,1987)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_nor_q == 1'b1)
        begin
            redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_sticky_ena_q <= $unsigned(redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_cmpReg_q);
        end
    end

    // redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_enaAnd(LOGICAL,1988)
    assign redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_enaAnd_q = redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_sticky_ena_q & VCC_q;

    // redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_rdcnt(COUNTER,1980)
    // low=0, high=253, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_rdcnt_i <= 8'd0;
            redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_rdcnt_i == 8'd252)
            begin
                redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_rdcnt_eq <= 1'b0;
            end
            if (redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_rdcnt_eq == 1'b1)
            begin
                redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_rdcnt_i <= $unsigned(redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_rdcnt_i) + $unsigned(8'd3);
            end
            else
            begin
                redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_rdcnt_i <= $unsigned(redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_rdcnt_i) + $unsigned(8'd1);
            end
        end
    end
    assign redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_rdcnt_q = redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_rdcnt_i[7:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_StageDrop_Const_x(CONSTANT,467)
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_StageDrop_Const_x_q = $unsigned(2'b11);

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_StageDrop_CmpLT_x(COMPARE,466)@20 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_StageDrop_CmpLT_x_a = {4'b0000, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_StageDrop_Const_x_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_StageDrop_CmpLT_x_b = {2'b00, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_drop_L1_Mux_x_q};
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_StageDrop_CmpLT_x_o <= 6'b0;
        end
        else
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_StageDrop_CmpLT_x_o <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_StageDrop_CmpLT_x_a) - $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_StageDrop_CmpLT_x_b);
        end
    end
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_StageDrop_CmpLT_x_c[0] = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_StageDrop_CmpLT_x_o[5];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_Mux5_x(MUX,437)@21 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_Mux5_x_s = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_StageDrop_CmpLT_x_c;
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_Mux5_x_q <= 1'b0;
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_Mux5_x_s)
                1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_Mux5_x_q <= streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PM_BitExtract_x_b;
                1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_Mux5_x_q <= GND_q;
                default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_Mux5_x_q <= 1'b0;
            endcase
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_Counter_x(COUNTER,436)@22 + 1
    // low=0, high=511, step=1, init=511
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_Counter_x_i <= 9'd511;
        end
        else if (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_Mux5_x_q == 1'b1)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_Counter_x_i <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_Counter_x_i) + $unsigned(9'd1);
        end
    end
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_Counter_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_Counter_x_i[8:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BitExtract1_x(BITSELECT,434)@23
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BitExtract1_x_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_Counter_x_q[8:8];

    // redist190_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_Mux5_x_q_2(DELAY,1790)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist190_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_Mux5_x_q_2_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_Mux5_x_q);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_And_x(LOGICAL,433)@23 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_And_x_qi = redist190_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_Mux5_x_q_2_q & streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BitExtract1_x_b;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_And_x_delay ( .xin(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_And_x_qi), .xout(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_And_x_q), .clk(clk), .aclr(areset), .ena(1'b1) );

    // redist191_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_And_x_q_2(DELAY,1791)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist191_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_And_x_q_2_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_And_x_q);
        end
    end

    // dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged(SUB,1508)@25 + 1
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_a = $unsigned({{2{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_Convert_imag_sel_x_b[19]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_Convert_imag_sel_x_b});
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_b = $unsigned({{2{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_TrivialTwiddle_Mux4_x_q[19]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_TrivialTwiddle_Mux4_x_q});
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_i = dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_b;
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_a1 = redist191_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_And_x_q_2_q == 1'b0 ? dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_i : dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_a;
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_b1 = redist191_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_And_x_q_2_q == 1'b0 ? 22'b0 : dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_b;
    always @ (posedge clk)
    begin
        if (areset)
        begin
            dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_o <= 22'b0;
        end
        else
        begin
            dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_o <= $unsigned($signed(dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_a1) - $signed(dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_b1));
        end
    end
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q = dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_o[20:0];

    // redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_wraddr(REG,1981)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_wraddr_q <= $unsigned(8'b11111101);
        end
        else
        begin
            redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_wraddr_q <= $unsigned(redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_rdcnt_q);
        end
    end

    // redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_mem(DUALMEM,1979)
    assign redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_mem_ia = $unsigned(dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q);
    assign redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_mem_aa = redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_wraddr_q;
    assign redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_mem_ab = redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_rdcnt_q;
    assign redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_mem_ena_OrRstB = areset | redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_enaAnd_q[0];
    assign redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(21),
        .widthad_a(8),
        .numwords_a(254),
        .width_b(21),
        .widthad_b(8),
        .numwords_b(254),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_mem_dmem (
        .clocken1(redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_mem_reset0),
        .clock1(clk),
        .address_a(redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_mem_aa),
        .data_a(redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_mem_ab),
        .q_b(redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_mem_q = redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_mem_iq[20:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_Convert_imag_sel_x(BITSELECT,1220)@25
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_Convert_imag_sel_x_b = $unsigned(redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_mem_q[19:0]);

    // dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x(ADD,173)@25 + 1
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_a = $unsigned({{1{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_Convert_imag_sel_x_b[19]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_Convert_imag_sel_x_b});
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_b = $unsigned({{1{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_TrivialTwiddle_Mux4_x_q[19]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_TrivialTwiddle_Mux4_x_q});
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_o <= $unsigned($signed(dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_a) + $signed(dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_b));
        end
    end
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_q = dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_o[20:0];

    // redist44_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_257(DELAY,1644)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist44_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_257_q <= $unsigned(redist43_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_256_mem_q);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_StageDrop1_CmpLT_x(COMPARE,468)@24 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_StageDrop1_CmpLT_x_a = {4'b0000, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_StageDrop_Const_x_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_StageDrop1_CmpLT_x_b = {2'b00, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_drop_L1_Mux_x_q};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_StageDrop1_CmpLT_x_o <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_StageDrop1_CmpLT_x_a) - $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_StageDrop1_CmpLT_x_b);
        end
    end
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_StageDrop1_CmpLT_x_c[0] = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_StageDrop1_CmpLT_x_o[5];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_Not_x(LOGICAL,439)@25
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_Not_x_q = ~ (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_StageDrop1_CmpLT_x_c);

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_And_x(LOGICAL,438)@25
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_And_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_Not_x_q & redist191_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_And_x_q_2_q;

    // redist189_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_And_x_q_1(DELAY,1789)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist189_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_And_x_q_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_And_x_q);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_OutMux_imag_x(MUX,1004)@26
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_OutMux_imag_x_s = redist189_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_And_x_q_1_q;
    always @(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_OutMux_imag_x_s or redist44_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_257_q or dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_q)
    begin
        unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_OutMux_imag_x_s)
            1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_OutMux_imag_x_q = redist44_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_imag_x_merged_q_257_q;
            1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_OutMux_imag_x_q = dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_imag_x_q;
            default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_OutMux_imag_x_q = 21'b0;
        endcase
    end

    // redist109_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_ExtractCount_x_b_1(DELAY,1709)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist109_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_ExtractCount_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_ExtractCount_x_b);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_RALUT_ROM_imag_x_repl(LOOKUP,1532)@26
    always @(redist109_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_ExtractCount_x_b_1_q)
    begin
        // Begin reserved scope level
        unique case (redist109_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_ExtractCount_x_b_1_q)
            4'b0000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_RALUT_ROM_imag_x_repl_q = 18'b000000000000000000;
            4'b0001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_RALUT_ROM_imag_x_repl_q = 18'b000000000000000000;
            4'b0010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_RALUT_ROM_imag_x_repl_q = 18'b000000000000000000;
            4'b0011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_RALUT_ROM_imag_x_repl_q = 18'b000000000000000000;
            4'b0100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_RALUT_ROM_imag_x_repl_q = 18'b000000000000000000;
            4'b0101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_RALUT_ROM_imag_x_repl_q = 18'b101001010111110110;
            4'b0110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_RALUT_ROM_imag_x_repl_q = 18'b100000000000000000;
            4'b0111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_RALUT_ROM_imag_x_repl_q = 18'b101001010111110110;
            4'b1000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_RALUT_ROM_imag_x_repl_q = 18'b000000000000000000;
            4'b1001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_RALUT_ROM_imag_x_repl_q = 18'b110011110000010001;
            4'b1010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_RALUT_ROM_imag_x_repl_q = 18'b101001010111110110;
            4'b1011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_RALUT_ROM_imag_x_repl_q = 18'b100010011011111001;
            4'b1100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_RALUT_ROM_imag_x_repl_q = 18'b000000000000000000;
            4'b1101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_RALUT_ROM_imag_x_repl_q = 18'b100010011011111001;
            4'b1110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_RALUT_ROM_imag_x_repl_q = 18'b101001010111110110;
            4'b1111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_RALUT_ROM_imag_x_repl_q = 18'b001100001111101111;
            default : begin
                          // unreachable
                          streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_RALUT_ROM_imag_x_repl_q = 18'bxxxxxxxxxxxxxxxxxx;
                      end
        endcase
        // End reserved scope level
    end

    // redist8_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_RALUT_ROM_imag_x_repl_q_1(DELAY,1608)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist8_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_RALUT_ROM_imag_x_repl_q_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_RALUT_ROM_imag_x_repl_q);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_TrivialTwiddle_Mux3_x(MUX,424)@23 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_TrivialTwiddle_Mux3_x_s = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_And_x_q;
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_TrivialTwiddle_Mux3_x_s)
                1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_TrivialTwiddle_Mux3_x_q <= streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_OutMux_real_x_q;
                1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_TrivialTwiddle_Mux3_x_q <= streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation_OutMux_imag_x_q;
                default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_TrivialTwiddle_Mux3_x_q <= 20'b0;
            endcase
        end
    end

    // redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_notEnable(LOGICAL,1975)
    assign redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_notEnable_q = $unsigned(~ (VCC_q));

    // redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_nor(LOGICAL,1976)
    assign redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_nor_q = ~ (redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_notEnable_q | redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_sticky_ena_q);

    // redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_mem_last(CONSTANT,1972)
    assign redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_mem_last_q = $unsigned(9'b011111100);

    // redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_cmp(LOGICAL,1973)
    assign redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_cmp_b = {1'b0, redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_rdcnt_q};
    assign redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_cmp_q = $unsigned(redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_mem_last_q == redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_cmp_b ? 1'b1 : 1'b0);

    // redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_cmpReg(REG,1974)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_cmpReg_q <= $unsigned(redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_cmp_q);
        end
    end

    // redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_sticky_ena(REG,1977)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_nor_q == 1'b1)
        begin
            redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_sticky_ena_q <= $unsigned(redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_cmpReg_q);
        end
    end

    // redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_enaAnd(LOGICAL,1978)
    assign redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_enaAnd_q = redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_sticky_ena_q & VCC_q;

    // redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_rdcnt(COUNTER,1970)
    // low=0, high=253, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_rdcnt_i <= 8'd0;
            redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_rdcnt_i == 8'd252)
            begin
                redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_rdcnt_eq <= 1'b0;
            end
            if (redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_rdcnt_eq == 1'b1)
            begin
                redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_rdcnt_i <= $unsigned(redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_rdcnt_i) + $unsigned(8'd3);
            end
            else
            begin
                redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_rdcnt_i <= $unsigned(redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_rdcnt_i) + $unsigned(8'd1);
            end
        end
    end
    assign redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_rdcnt_q = redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_rdcnt_i[7:0];

    // dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged(SUB,1509)@24 + 1
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_a = $unsigned({{2{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_Convert_real_sel_x_b[19]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_Convert_real_sel_x_b});
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_b = $unsigned({{2{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_TrivialTwiddle_Mux3_x_q[19]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_TrivialTwiddle_Mux3_x_q});
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_i = dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_b;
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_a1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_And_x_q == 1'b0 ? dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_i : dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_a;
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_b1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_And_x_q == 1'b0 ? 22'b0 : dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_b;
    always @ (posedge clk)
    begin
        if (areset)
        begin
            dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_o <= 22'b0;
        end
        else
        begin
            dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_o <= $unsigned($signed(dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_a1) - $signed(dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_b1));
        end
    end
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q = dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_o[20:0];

    // redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_wraddr(REG,1971)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_wraddr_q <= $unsigned(8'b11111101);
        end
        else
        begin
            redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_wraddr_q <= $unsigned(redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_rdcnt_q);
        end
    end

    // redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_mem(DUALMEM,1969)
    assign redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_mem_ia = $unsigned(dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q);
    assign redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_mem_aa = redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_wraddr_q;
    assign redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_mem_ab = redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_rdcnt_q;
    assign redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_mem_ena_OrRstB = areset | redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_enaAnd_q[0];
    assign redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(21),
        .widthad_a(8),
        .numwords_a(254),
        .width_b(21),
        .widthad_b(8),
        .numwords_b(254),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_mem_dmem (
        .clocken1(redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_mem_reset0),
        .clock1(clk),
        .address_a(redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_mem_aa),
        .data_a(redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_mem_ab),
        .q_b(redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_mem_q = redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_mem_iq[20:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_Convert_real_sel_x(BITSELECT,1221)@24
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_Convert_real_sel_x_b = $unsigned(redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_mem_q[19:0]);

    // dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x(ADD,174)@24 + 1
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_a = $unsigned({{1{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_Convert_real_sel_x_b[19]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_Convert_real_sel_x_b});
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_b = $unsigned({{1{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_TrivialTwiddle_Mux3_x_q[19]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_TrivialTwiddle_Mux3_x_q});
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_o <= $unsigned($signed(dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_a) + $signed(dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_b));
        end
    end
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_q = dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_o[20:0];

    // redist42_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_257(DELAY,1642)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist42_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_257_q <= $unsigned(redist41_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_256_mem_q);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_OutMux_real_x(MUX,1005)@25
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_OutMux_real_x_s = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_And_x_q;
    always @(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_OutMux_real_x_s or redist42_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_257_q or dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_q)
    begin
        unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_OutMux_real_x_s)
            1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_OutMux_real_x_q = redist42_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_FBMux_real_x_merged_q_257_q;
            1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_OutMux_real_x_q = dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_AddSubFused1_real_x_q;
            default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_OutMux_real_x_q = 21'b0;
        endcase
    end

    // redist91_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_OutMux_real_x_q_2(DELAY,1691)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist91_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_OutMux_real_x_q_2_delay_0 <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_OutMux_real_x_q);
            redist91_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_OutMux_real_x_q_2_q <= redist91_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_OutMux_real_x_q_2_delay_0;
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult2_x_merged_cma(CHAINMULTADD,1553)@26 + 5
    // in e@27
    // in g@27
    // out q@32
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult2_x_merged_cma_reset = areset;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult2_x_merged_cma_ena0 = 1'b1;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult2_x_merged_cma_ena1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult2_x_merged_cma_ena0;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult2_x_merged_cma_ena2 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult2_x_merged_cma_ena0;

    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult2_x_merged_cma_a0 = $unsigned(redist91_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_OutMux_real_x_q_2_q);
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult2_x_merged_cma_c0 = $unsigned(redist8_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_RALUT_ROM_imag_x_repl_q_1_q);
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult2_x_merged_cma_a1 = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_OutMux_imag_x_q);
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult2_x_merged_cma_c1 = $unsigned(redist7_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_RALUT_ROM_real_x_repl_q_1_q);
    tennm_mac #(
        .operation_mode("m27x27"),
        .chain_inout_width(64),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(21),
        .ax_clken("0"),
        .ax_width(18),
        .signed_may("true"),
        .signed_max("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1")
    ) streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult2_x_merged_cma_DSP1 (
        .clk(clk),
        .ena({ streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult2_x_merged_cma_ena2, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult2_x_merged_cma_ena1, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult2_x_merged_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult2_x_merged_cma_a1),
        .ax(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult2_x_merged_cma_c1),
        .chainout(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult2_x_merged_cma_s1),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .disable_scanin(),
        .disable_chainout(),
        .resulta(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    tennm_mac #(
        .operation_mode("m27x27"),
        .chain_inout_width(64),
        .clear_type("none"),
        .use_chainadder("true"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(21),
        .ax_clken("0"),
        .ax_width(18),
        .signed_may("true"),
        .signed_max("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .load_const_value(16),
        .output_clken("1"),
        .result_a_width(40)
    ) streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult2_x_merged_cma_DSP0 (
        .clk(clk),
        .ena({ streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult2_x_merged_cma_ena2, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult2_x_merged_cma_ena1, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult2_x_merged_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult2_x_merged_cma_a0),
        .ax(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult2_x_merged_cma_c0),
        .loadconst(1'b1),
        .chainin(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult2_x_merged_cma_s1),
        .resulta(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult2_x_merged_cma_s0),
        .accumulate(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(40), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult2_x_merged_cma_delay0 ( .xin(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult2_x_merged_cma_s0), .xout(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult2_x_merged_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult2_x_merged_cma_q = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult2_x_merged_cma_qq0[38:0]);

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_ConvertOut_imag_rnd_x_shift(BITSHIFT,1570)@32
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_ConvertOut_imag_rnd_x_shift_qint = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_imagMult2_x_merged_cma_q;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_ConvertOut_imag_rnd_x_shift_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_ConvertOut_imag_rnd_x_shift_qint[38:17];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_ConvertOut_imag_rnd_x_bs(BITSELECT,1571)@32
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_ConvertOut_imag_rnd_x_bs_in = $unsigned({{1{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_ConvertOut_imag_rnd_x_shift_q[21]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_ConvertOut_imag_rnd_x_shift_q});
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_ConvertOut_imag_rnd_x_bs_b = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_ConvertOut_imag_rnd_x_bs_in[22:0]);

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_ConvertOut_imag_sel_x(BITSELECT,1244)@32
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_ConvertOut_imag_sel_x_b = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_ConvertOut_imag_rnd_x_bs_b[20:0]);

    // redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_notEnable(LOGICAL,1925)
    assign redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_notEnable_q = $unsigned(~ (VCC_q));

    // redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_nor(LOGICAL,1926)
    assign redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_nor_q = ~ (redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_notEnable_q | redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_sticky_ena_q);

    // redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_mem_last(CONSTANT,1922)
    assign redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_mem_last_q = $unsigned(8'b01111100);

    // redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_cmp(LOGICAL,1923)
    assign redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_cmp_b = {1'b0, redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_rdcnt_q};
    assign redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_cmp_q = $unsigned(redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_mem_last_q == redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_cmp_b ? 1'b1 : 1'b0);

    // redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_cmpReg(REG,1924)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_cmpReg_q <= $unsigned(redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_cmp_q);
        end
    end

    // redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_sticky_ena(REG,1927)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_nor_q == 1'b1)
        begin
            redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_sticky_ena_q <= $unsigned(redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_cmpReg_q);
        end
    end

    // redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_enaAnd(LOGICAL,1928)
    assign redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_enaAnd_q = redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_sticky_ena_q & VCC_q;

    // redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_rdcnt(COUNTER,1920)
    // low=0, high=125, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_rdcnt_i <= 7'd0;
            redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_rdcnt_i == 7'd124)
            begin
                redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_rdcnt_eq <= 1'b0;
            end
            if (redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_rdcnt_eq == 1'b1)
            begin
                redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_rdcnt_i <= $unsigned(redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_rdcnt_i) + $unsigned(7'd3);
            end
            else
            begin
                redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_rdcnt_i <= $unsigned(redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_rdcnt_i) + $unsigned(7'd1);
            end
        end
    end
    assign redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_rdcnt_q = redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_rdcnt_i[6:0];

    // redist182_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM_BitExtract_x_b_6(DELAY,1782)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist182_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM_BitExtract_x_b_6_delay_0 <= '0;
        end
        else
        begin
            redist182_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM_BitExtract_x_b_6_delay_0 <= $unsigned(redist181_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM_BitExtract_x_b_2_q);
        end
    end
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist182_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM_BitExtract_x_b_6_delay_1 <= redist182_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM_BitExtract_x_b_6_delay_0;
            redist182_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM_BitExtract_x_b_6_delay_2 <= redist182_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM_BitExtract_x_b_6_delay_1;
            redist182_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM_BitExtract_x_b_6_q <= redist182_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM_BitExtract_x_b_6_delay_2;
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_Counter_x(COUNTER,540)@29 + 1
    // low=0, high=255, step=1, init=255
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_Counter_x_i <= 8'd255;
        end
        else if (redist182_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM_BitExtract_x_b_6_q == 1'b1)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_Counter_x_i <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_Counter_x_i) + $unsigned(8'd1);
        end
    end
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_Counter_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_Counter_x_i[7:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BitExtract1_x(BITSELECT,539)@30
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BitExtract1_x_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_Counter_x_q[7:7];

    // redist183_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM_BitExtract_x_b_7(DELAY,1783)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist183_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM_BitExtract_x_b_7_q <= $unsigned(redist182_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM_BitExtract_x_b_6_q);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_And_x(LOGICAL,538)@30 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_And_x_qi = redist183_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM_BitExtract_x_b_7_q & streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BitExtract1_x_b;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_And_x_delay ( .xin(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_And_x_qi), .xout(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_And_x_q), .clk(clk), .aclr(areset), .ena(1'b1) );

    // redist161_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_And_x_q_2(DELAY,1761)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist161_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_And_x_q_2_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_And_x_q);
        end
    end

    // dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged(SUB,1514)@32 + 1
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_a = $unsigned({{2{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_Convert_imag_sel_x_b[20]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_Convert_imag_sel_x_b});
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_b = $unsigned({{2{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_ConvertOut_imag_sel_x_b[20]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_ConvertOut_imag_sel_x_b});
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_i = dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_b;
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_a1 = redist161_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_And_x_q_2_q == 1'b0 ? dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_i : dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_a;
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_b1 = redist161_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_And_x_q_2_q == 1'b0 ? 23'b0 : dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_b;
    always @ (posedge clk)
    begin
        if (areset)
        begin
            dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_o <= 23'b0;
        end
        else
        begin
            dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_o <= $unsigned($signed(dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_a1) - $signed(dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_b1));
        end
    end
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q = dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_o[21:0];

    // redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_wraddr(REG,1921)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_wraddr_q <= $unsigned(7'b1111101);
        end
        else
        begin
            redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_wraddr_q <= $unsigned(redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_rdcnt_q);
        end
    end

    // redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_mem(DUALMEM,1919)
    assign redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_mem_ia = $unsigned(dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q);
    assign redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_mem_aa = redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_wraddr_q;
    assign redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_mem_ab = redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_rdcnt_q;
    assign redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_mem_ena_OrRstB = areset | redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_enaAnd_q[0];
    assign redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(22),
        .widthad_a(7),
        .numwords_a(126),
        .width_b(22),
        .widthad_b(7),
        .numwords_b(126),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_mem_dmem (
        .clocken1(redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_mem_reset0),
        .clock1(clk),
        .address_a(redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_mem_aa),
        .data_a(redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_mem_ab),
        .q_b(redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_mem_q = redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_mem_iq[21:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_Convert_imag_sel_x(BITSELECT,1226)@32
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_Convert_imag_sel_x_b = $unsigned(redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_mem_q[20:0]);

    // dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x(ADD,179)@32 + 1
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_a = $unsigned({{1{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_Convert_imag_sel_x_b[20]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_Convert_imag_sel_x_b});
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_b = $unsigned({{1{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_ConvertOut_imag_sel_x_b[20]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_ConvertOut_imag_sel_x_b});
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_o <= $unsigned($signed(dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_a) + $signed(dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_b));
        end
    end
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_q = dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_o[21:0];

    // redist32_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_129(DELAY,1632)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist32_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_129_q <= $unsigned(redist31_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_128_mem_q);
        end
    end

    // redist162_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_And_x_q_3(DELAY,1762)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist162_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_And_x_q_3_q <= $unsigned(redist161_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_And_x_q_2_q);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_OutMux_imag_x(MUX,1044)@33
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_OutMux_imag_x_s = redist162_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_And_x_q_3_q;
    always @(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_OutMux_imag_x_s or redist32_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_129_q or dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_q)
    begin
        unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_OutMux_imag_x_s)
            1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_OutMux_imag_x_q = redist32_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_129_q;
            1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_OutMux_imag_x_q = dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_q;
            default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_OutMux_imag_x_q = 22'b0;
        endcase
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult2_x_merged_cma(CHAINMULTADD,1558)@25 + 5
    // in e@26
    // in g@26
    // out q@31
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult2_x_merged_cma_reset = areset;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult2_x_merged_cma_ena0 = 1'b1;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult2_x_merged_cma_ena1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult2_x_merged_cma_ena0;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult2_x_merged_cma_ena2 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult2_x_merged_cma_ena0;

    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult2_x_merged_cma_a0 = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_OutMux_imag_x_q);
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult2_x_merged_cma_c0 = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_RALUT_ROM_imag_x_repl_q);
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult2_x_merged_cma_a1 = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation_OutMux_real_x_q);
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult2_x_merged_cma_c1 = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_RALUT_ROM_real_x_repl_q);
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult2_x_merged_cma_sna = $unsigned(VCC_q);
    tennm_mac #(
        .operation_mode("m27x27"),
        .chain_inout_width(64),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(21),
        .ax_clken("0"),
        .ax_width(18),
        .signed_may("true"),
        .signed_max("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1")
    ) streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult2_x_merged_cma_DSP1 (
        .clk(clk),
        .ena({ streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult2_x_merged_cma_ena2, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult2_x_merged_cma_ena1, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult2_x_merged_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult2_x_merged_cma_a1),
        .ax(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult2_x_merged_cma_c1),
        .chainout(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult2_x_merged_cma_s1),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .disable_scanin(),
        .disable_chainout(),
        .resulta(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    tennm_mac #(
        .operation_mode("m27x27"),
        .chain_inout_width(64),
        .clear_type("none"),
        .use_chainadder("true"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(21),
        .ax_clken("0"),
        .ax_width(18),
        .signed_may("true"),
        .signed_max("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .load_const_value(16),
        .output_clken("1"),
        .result_a_width(40)
    ) streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult2_x_merged_cma_DSP0 (
        .clk(clk),
        .ena({ streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult2_x_merged_cma_ena2, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult2_x_merged_cma_ena1, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult2_x_merged_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .negate(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult2_x_merged_cma_sna[0]),
        .ay(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult2_x_merged_cma_a0),
        .ax(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult2_x_merged_cma_c0),
        .loadconst(1'b1),
        .chainin(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult2_x_merged_cma_s1),
        .resulta(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult2_x_merged_cma_s0),
        .accumulate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(40), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult2_x_merged_cma_delay0 ( .xin(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult2_x_merged_cma_s0), .xout(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult2_x_merged_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult2_x_merged_cma_q = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult2_x_merged_cma_qq0[38:0]);

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_ConvertOut_real_rnd_x_shift(BITSHIFT,1572)@31
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_ConvertOut_real_rnd_x_shift_qint = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_Mult_realMult2_x_merged_cma_q;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_ConvertOut_real_rnd_x_shift_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_ConvertOut_real_rnd_x_shift_qint[38:17];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_ConvertOut_real_rnd_x_bs(BITSELECT,1573)@31
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_ConvertOut_real_rnd_x_bs_in = $unsigned({{1{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_ConvertOut_real_rnd_x_shift_q[21]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_ConvertOut_real_rnd_x_shift_q});
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_ConvertOut_real_rnd_x_bs_b = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_ConvertOut_real_rnd_x_bs_in[22:0]);

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_ConvertOut_real_sel_x(BITSELECT,1245)@31
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_ConvertOut_real_sel_x_b = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_ConvertOut_real_rnd_x_bs_b[20:0]);

    // redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_notEnable(LOGICAL,1915)
    assign redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_notEnable_q = $unsigned(~ (VCC_q));

    // redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_nor(LOGICAL,1916)
    assign redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_nor_q = ~ (redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_notEnable_q | redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_sticky_ena_q);

    // redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_mem_last(CONSTANT,1912)
    assign redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_mem_last_q = $unsigned(8'b01111100);

    // redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_cmp(LOGICAL,1913)
    assign redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_cmp_b = {1'b0, redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_rdcnt_q};
    assign redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_cmp_q = $unsigned(redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_mem_last_q == redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_cmp_b ? 1'b1 : 1'b0);

    // redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_cmpReg(REG,1914)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_cmpReg_q <= $unsigned(redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_cmp_q);
        end
    end

    // redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_sticky_ena(REG,1917)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_nor_q == 1'b1)
        begin
            redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_sticky_ena_q <= $unsigned(redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_cmpReg_q);
        end
    end

    // redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_enaAnd(LOGICAL,1918)
    assign redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_enaAnd_q = redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_sticky_ena_q & VCC_q;

    // redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_rdcnt(COUNTER,1910)
    // low=0, high=125, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_rdcnt_i <= 7'd0;
            redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_rdcnt_i == 7'd124)
            begin
                redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_rdcnt_eq <= 1'b0;
            end
            if (redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_rdcnt_eq == 1'b1)
            begin
                redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_rdcnt_i <= $unsigned(redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_rdcnt_i) + $unsigned(7'd3);
            end
            else
            begin
                redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_rdcnt_i <= $unsigned(redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_rdcnt_i) + $unsigned(7'd1);
            end
        end
    end
    assign redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_rdcnt_q = redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_rdcnt_i[6:0];

    // dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged(SUB,1515)@31 + 1
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_a = $unsigned({{2{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_Convert_real_sel_x_b[20]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_Convert_real_sel_x_b});
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_b = $unsigned({{2{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_ConvertOut_real_sel_x_b[20]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_ConvertOut_real_sel_x_b});
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_i = dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_b;
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_a1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_And_x_q == 1'b0 ? dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_i : dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_a;
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_b1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_And_x_q == 1'b0 ? 23'b0 : dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_b;
    always @ (posedge clk)
    begin
        if (areset)
        begin
            dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_o <= 23'b0;
        end
        else
        begin
            dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_o <= $unsigned($signed(dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_a1) - $signed(dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_b1));
        end
    end
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q = dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_o[21:0];

    // redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_wraddr(REG,1911)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_wraddr_q <= $unsigned(7'b1111101);
        end
        else
        begin
            redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_wraddr_q <= $unsigned(redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_rdcnt_q);
        end
    end

    // redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_mem(DUALMEM,1909)
    assign redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_mem_ia = $unsigned(dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q);
    assign redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_mem_aa = redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_wraddr_q;
    assign redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_mem_ab = redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_rdcnt_q;
    assign redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_mem_ena_OrRstB = areset | redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_enaAnd_q[0];
    assign redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(22),
        .widthad_a(7),
        .numwords_a(126),
        .width_b(22),
        .widthad_b(7),
        .numwords_b(126),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_mem_dmem (
        .clocken1(redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_mem_reset0),
        .clock1(clk),
        .address_a(redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_mem_aa),
        .data_a(redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_mem_ab),
        .q_b(redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_mem_q = redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_mem_iq[21:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_Convert_real_sel_x(BITSELECT,1227)@31
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_Convert_real_sel_x_b = $unsigned(redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_mem_q[20:0]);

    // dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x(ADD,180)@31 + 1
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_a = $unsigned({{1{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_Convert_real_sel_x_b[20]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_Convert_real_sel_x_b});
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_b = $unsigned({{1{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_ConvertOut_real_sel_x_b[20]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_ConvertOut_real_sel_x_b});
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_o <= $unsigned($signed(dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_a) + $signed(dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_b));
        end
    end
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_q = dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_o[21:0];

    // redist30_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_129(DELAY,1630)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist30_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_129_q <= $unsigned(redist29_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_128_mem_q);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_OutMux_real_x(MUX,1045)@32 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_OutMux_real_x_s = redist161_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_And_x_q_2_q;
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_OutMux_real_x_s)
                1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_OutMux_real_x_q <= redist30_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_129_q;
                1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_OutMux_real_x_q <= dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_q;
                default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_OutMux_real_x_q <= 22'b0;
            endcase
        end
    end

    // redist156_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM_BitExtract_x_b_5(DELAY,1756)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist156_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM_BitExtract_x_b_5_delay_0 <= '0;
        end
        else
        begin
            redist156_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM_BitExtract_x_b_5_delay_0 <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM_BitExtract_x_b);
        end
    end
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist156_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM_BitExtract_x_b_5_delay_1 <= redist156_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM_BitExtract_x_b_5_delay_0;
            redist156_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM_BitExtract_x_b_5_delay_2 <= redist156_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM_BitExtract_x_b_5_delay_1;
            redist156_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM_BitExtract_x_b_5_delay_3 <= redist156_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM_BitExtract_x_b_5_delay_2;
            redist156_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM_BitExtract_x_b_5_q <= redist156_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM_BitExtract_x_b_5_delay_3;
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_Counter_x(COUNTER,511)@32 + 1
    // low=0, high=255, step=1, init=255
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_Counter_x_i <= 8'd255;
        end
        else if (redist156_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM_BitExtract_x_b_5_q == 1'b1)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_Counter_x_i <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_Counter_x_i) + $unsigned(8'd1);
        end
    end
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_Counter_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_Counter_x_i[7:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BitExtract1_x_bit_select_merged(BITSELECT,1588)@33
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BitExtract1_x_bit_select_merged_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_Counter_x_q[6:6];
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BitExtract1_x_bit_select_merged_c = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_Counter_x_q[7:7];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_And_x(LOGICAL,505)@33
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_And_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BitExtract1_x_bit_select_merged_c & streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BitExtract1_x_bit_select_merged_b;

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_TrivialTwiddle_Mux3_x(MUX,570)@33 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_TrivialTwiddle_Mux3_x_s = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_And_x_q;
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_TrivialTwiddle_Mux3_x_s)
                1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_TrivialTwiddle_Mux3_x_q <= streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_OutMux_real_x_q;
                1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_TrivialTwiddle_Mux3_x_q <= streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_OutMux_imag_x_q;
                default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_TrivialTwiddle_Mux3_x_q <= 22'b0;
            endcase
        end
    end

    // redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_notEnable(LOGICAL,1935)
    assign redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_notEnable_q = $unsigned(~ (VCC_q));

    // redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_nor(LOGICAL,1936)
    assign redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_nor_q = ~ (redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_notEnable_q | redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_sticky_ena_q);

    // redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_mem_last(CONSTANT,1932)
    assign redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_mem_last_q = $unsigned(7'b0111100);

    // redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_cmp(LOGICAL,1933)
    assign redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_cmp_b = {1'b0, redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_rdcnt_q};
    assign redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_cmp_q = $unsigned(redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_mem_last_q == redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_cmp_b ? 1'b1 : 1'b0);

    // redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_cmpReg(REG,1934)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_cmpReg_q <= $unsigned(redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_cmp_q);
        end
    end

    // redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_sticky_ena(REG,1937)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_nor_q == 1'b1)
        begin
            redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_sticky_ena_q <= $unsigned(redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_cmpReg_q);
        end
    end

    // redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_enaAnd(LOGICAL,1938)
    assign redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_enaAnd_q = redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_sticky_ena_q & VCC_q;

    // redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_rdcnt(COUNTER,1930)
    // low=0, high=61, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_rdcnt_i <= 6'd0;
            redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_rdcnt_i == 6'd60)
            begin
                redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_rdcnt_eq <= 1'b0;
            end
            if (redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_rdcnt_eq == 1'b1)
            begin
                redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_rdcnt_i <= $unsigned(redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_rdcnt_i) + $unsigned(6'd3);
            end
            else
            begin
                redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_rdcnt_i <= $unsigned(redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_rdcnt_i) + $unsigned(6'd1);
            end
        end
    end
    assign redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_rdcnt_q = redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_rdcnt_i[5:0];

    // redist157_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM_BitExtract_x_b_6(DELAY,1757)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist157_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM_BitExtract_x_b_6_q <= $unsigned(redist156_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM_BitExtract_x_b_5_q);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_And1_x(LOGICAL,506)@33 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_And1_x_qi = redist157_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM_BitExtract_x_b_6_q & streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BitExtract1_x_bit_select_merged_b;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_And1_x_delay ( .xin(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_And1_x_qi), .xout(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_And1_x_q), .clk(clk), .aclr(areset), .ena(1'b1) );

    // dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged(SUB,1513)@34 + 1
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_a = $unsigned({{2{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_Convert_real_sel_x_b[21]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_Convert_real_sel_x_b});
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_b = $unsigned({{2{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_TrivialTwiddle_Mux3_x_q[21]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_TrivialTwiddle_Mux3_x_q});
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_i = dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_b;
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_a1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_And1_x_q == 1'b0 ? dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_i : dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_a;
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_b1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_And1_x_q == 1'b0 ? 24'b0 : dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_b;
    always @ (posedge clk)
    begin
        if (areset)
        begin
            dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_o <= 24'b0;
        end
        else
        begin
            dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_o <= $unsigned($signed(dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_a1) - $signed(dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_b1));
        end
    end
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q = dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_o[22:0];

    // redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_wraddr(REG,1931)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_wraddr_q <= $unsigned(6'b111101);
        end
        else
        begin
            redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_wraddr_q <= $unsigned(redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_rdcnt_q);
        end
    end

    // redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_mem(DUALMEM,1929)
    assign redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_mem_ia = $unsigned(dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q);
    assign redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_mem_aa = redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_wraddr_q;
    assign redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_mem_ab = redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_rdcnt_q;
    assign redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_mem_ena_OrRstB = areset | redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_enaAnd_q[0];
    assign redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(23),
        .widthad_a(6),
        .numwords_a(62),
        .width_b(23),
        .widthad_b(6),
        .numwords_b(62),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_mem_dmem (
        .clocken1(redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_mem_reset0),
        .clock1(clk),
        .address_a(redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_mem_aa),
        .data_a(redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_mem_ab),
        .q_b(redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_mem_q = redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_mem_iq[22:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_Convert_real_sel_x(BITSELECT,1225)@34
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_Convert_real_sel_x_b = $unsigned(redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_mem_q[21:0]);

    // dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x(ADD,178)@34 + 1
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_a = $unsigned({{1{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_Convert_real_sel_x_b[21]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_Convert_real_sel_x_b});
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_b = $unsigned({{1{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_TrivialTwiddle_Mux3_x_q[21]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_TrivialTwiddle_Mux3_x_q});
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_o <= $unsigned($signed(dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_a) + $signed(dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_b));
        end
    end
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_q = dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_o[22:0];

    // redist34_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_65(DELAY,1634)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist34_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_65_q <= $unsigned(redist33_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_64_mem_q);
        end
    end

    // redist171_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_And1_x_q_2(DELAY,1771)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist171_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_And1_x_q_2_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_And1_x_q);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_OutMux_real_x(MUX,1033)@35
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_OutMux_real_x_s = redist171_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_And1_x_q_2_q;
    always @(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_OutMux_real_x_s or redist34_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_65_q or dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_q)
    begin
        unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_OutMux_real_x_s)
            1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_OutMux_real_x_q = redist34_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_real_x_merged_q_65_q;
            1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_OutMux_real_x_q = dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_real_x_q;
            default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_OutMux_real_x_q = 23'b0;
        endcase
    end

    // redist2_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_Q13_x_bit_select_merged_c_1(DELAY,1602)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist2_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_Q13_x_bit_select_merged_c_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_Q13_x_bit_select_merged_c);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_Xnor_x(LOGICAL,832)@35
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_Xnor_x_q = ~ (redist2_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_Q13_x_bit_select_merged_c_1_q ^ GND_q);

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_SwapSinCos_Mux1_x(MUX,836)@34 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_SwapSinCos_Mux1_x_s = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_Q13_x_bit_select_merged_b;
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_SwapSinCos_Mux1_x_s)
                1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_SwapSinCos_Mux1_x_q <= streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_Mux1_x_q;
                1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_SwapSinCos_Mux1_x_q <= streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_OptimizedDualMem_x_a_r;
                default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_SwapSinCos_Mux1_x_q <= 18'b0;
            endcase
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegateSin_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegSin_x_merged(SUB,1493)@35 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegateSin_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegSin_x_merged_a = $unsigned({{18{GND_q[0]}}, GND_q});
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegateSin_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegSin_x_merged_b = $unsigned({{1{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_SwapSinCos_Mux1_x_q[17]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_SwapSinCos_Mux1_x_q});
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegateSin_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegSin_x_merged_i = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegateSin_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegSin_x_merged_b;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegateSin_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegSin_x_merged_a1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_Xnor_x_q == 1'b0 ? streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegateSin_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegSin_x_merged_i : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegateSin_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegSin_x_merged_a;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegateSin_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegSin_x_merged_b1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_Xnor_x_q == 1'b0 ? 19'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegateSin_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegSin_x_merged_b;
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegateSin_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegSin_x_merged_o <= $unsigned($signed(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegateSin_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegSin_x_merged_a1) - $signed(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegateSin_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegSin_x_merged_b1));
        end
    end
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegateSin_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegSin_x_merged_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegateSin_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegSin_x_merged_o[17:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_TrivialTwiddle_NegateRe_x(SUB,573)@33
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_TrivialTwiddle_NegateRe_x_a = $unsigned({{22{GND_q[0]}}, GND_q});
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_TrivialTwiddle_NegateRe_x_b = $unsigned({{1{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_OutMux_real_x_q[21]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_OutMux_real_x_q});
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_TrivialTwiddle_NegateRe_x_o = $unsigned($signed(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_TrivialTwiddle_NegateRe_x_a) - $signed(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_TrivialTwiddle_NegateRe_x_b));
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_TrivialTwiddle_NegateRe_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_TrivialTwiddle_NegateRe_x_o[22:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_TrivialTwiddle_NegateRe_PostCast_primWireOut_sel_x(BITSELECT,1055)@33
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_TrivialTwiddle_NegateRe_PostCast_primWireOut_sel_x_b = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_TrivialTwiddle_NegateRe_x_q[21:0]);

    // redist79_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_TrivialTwiddle_NegateRe_PostCast_primWireOut_sel_x_b_1(DELAY,1679)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist79_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_TrivialTwiddle_NegateRe_PostCast_primWireOut_sel_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_TrivialTwiddle_NegateRe_PostCast_primWireOut_sel_x_b);
        end
    end

    // redist82_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_OutMux_imag_x_q_1(DELAY,1682)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist82_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_OutMux_imag_x_q_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_OutMux_imag_x_q);
        end
    end

    // redist173_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_And_x_q_1(DELAY,1773)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist173_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_And_x_q_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_And_x_q);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_TrivialTwiddle_Mux4_x(MUX,571)@34 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_TrivialTwiddle_Mux4_x_s = redist173_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_And_x_q_1_q;
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_TrivialTwiddle_Mux4_x_s)
                1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_TrivialTwiddle_Mux4_x_q <= redist82_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation_OutMux_imag_x_q_1_q;
                1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_TrivialTwiddle_Mux4_x_q <= redist79_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_TrivialTwiddle_NegateRe_PostCast_primWireOut_sel_x_b_1_q;
                default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_TrivialTwiddle_Mux4_x_q <= 22'b0;
            endcase
        end
    end

    // redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_notEnable(LOGICAL,1945)
    assign redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_notEnable_q = $unsigned(~ (VCC_q));

    // redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_nor(LOGICAL,1946)
    assign redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_nor_q = ~ (redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_notEnable_q | redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_sticky_ena_q);

    // redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_mem_last(CONSTANT,1942)
    assign redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_mem_last_q = $unsigned(7'b0111100);

    // redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_cmp(LOGICAL,1943)
    assign redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_cmp_b = {1'b0, redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_rdcnt_q};
    assign redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_cmp_q = $unsigned(redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_mem_last_q == redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_cmp_b ? 1'b1 : 1'b0);

    // redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_cmpReg(REG,1944)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_cmpReg_q <= $unsigned(redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_cmp_q);
        end
    end

    // redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_sticky_ena(REG,1947)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_nor_q == 1'b1)
        begin
            redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_sticky_ena_q <= $unsigned(redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_cmpReg_q);
        end
    end

    // redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_enaAnd(LOGICAL,1948)
    assign redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_enaAnd_q = redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_sticky_ena_q & VCC_q;

    // redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_rdcnt(COUNTER,1940)
    // low=0, high=61, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_rdcnt_i <= 6'd0;
            redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_rdcnt_i == 6'd60)
            begin
                redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_rdcnt_eq <= 1'b0;
            end
            if (redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_rdcnt_eq == 1'b1)
            begin
                redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_rdcnt_i <= $unsigned(redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_rdcnt_i) + $unsigned(6'd3);
            end
            else
            begin
                redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_rdcnt_i <= $unsigned(redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_rdcnt_i) + $unsigned(6'd1);
            end
        end
    end
    assign redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_rdcnt_q = redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_rdcnt_i[5:0];

    // dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged(SUB,1512)@35 + 1
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_a = $unsigned({{2{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_Convert_imag_sel_x_b[21]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_Convert_imag_sel_x_b});
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_b = $unsigned({{2{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_TrivialTwiddle_Mux4_x_q[21]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_TrivialTwiddle_Mux4_x_q});
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_i = dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_b;
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_a1 = redist171_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_And1_x_q_2_q == 1'b0 ? dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_i : dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_a;
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_b1 = redist171_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_And1_x_q_2_q == 1'b0 ? 24'b0 : dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_b;
    always @ (posedge clk)
    begin
        if (areset)
        begin
            dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_o <= 24'b0;
        end
        else
        begin
            dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_o <= $unsigned($signed(dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_a1) - $signed(dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_b1));
        end
    end
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q = dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_o[22:0];

    // redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_wraddr(REG,1941)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_wraddr_q <= $unsigned(6'b111101);
        end
        else
        begin
            redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_wraddr_q <= $unsigned(redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_rdcnt_q);
        end
    end

    // redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_mem(DUALMEM,1939)
    assign redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_mem_ia = $unsigned(dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q);
    assign redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_mem_aa = redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_wraddr_q;
    assign redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_mem_ab = redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_rdcnt_q;
    assign redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_mem_ena_OrRstB = areset | redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_enaAnd_q[0];
    assign redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(23),
        .widthad_a(6),
        .numwords_a(62),
        .width_b(23),
        .widthad_b(6),
        .numwords_b(62),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_mem_dmem (
        .clocken1(redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_mem_reset0),
        .clock1(clk),
        .address_a(redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_mem_aa),
        .data_a(redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_mem_ab),
        .q_b(redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_mem_q = redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_mem_iq[22:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_Convert_imag_sel_x(BITSELECT,1224)@35
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_Convert_imag_sel_x_b = $unsigned(redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_mem_q[21:0]);

    // dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x(ADD,177)@35 + 1
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_a = $unsigned({{1{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_Convert_imag_sel_x_b[21]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_Convert_imag_sel_x_b});
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_b = $unsigned({{1{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_TrivialTwiddle_Mux4_x_q[21]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_TrivialTwiddle_Mux4_x_q});
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_o <= $unsigned($signed(dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_a) + $signed(dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_b));
        end
    end
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_q = dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_o[22:0];

    // redist36_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_65(DELAY,1636)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist36_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_65_q <= $unsigned(redist35_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_64_mem_q);
        end
    end

    // redist172_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_And1_x_q_3(DELAY,1772)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist172_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_And1_x_q_3_q <= $unsigned(redist171_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_And1_x_q_2_q);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_OutMux_imag_x(MUX,1032)@36
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_OutMux_imag_x_s = redist172_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_And1_x_q_3_q;
    always @(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_OutMux_imag_x_s or redist36_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_65_q or dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_q)
    begin
        unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_OutMux_imag_x_s)
            1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_OutMux_imag_x_q = redist36_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_FBMux_imag_x_merged_q_65_q;
            1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_OutMux_imag_x_q = dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_AddSubFused1_imag_x_q;
            default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_OutMux_imag_x_q = 23'b0;
        endcase
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult2_x_merged_cma(CHAINMULTADD,1559)@35 + 5
    // in e@36
    // in g@36
    // out q@41
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult2_x_merged_cma_reset = areset;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult2_x_merged_cma_ena0 = 1'b1;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult2_x_merged_cma_ena1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult2_x_merged_cma_ena0;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult2_x_merged_cma_ena2 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult2_x_merged_cma_ena0;

    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult2_x_merged_cma_a0 = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_OutMux_imag_x_q);
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult2_x_merged_cma_c0 = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegateSin_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegSin_x_merged_q);
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult2_x_merged_cma_a1 = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_OutMux_real_x_q);
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult2_x_merged_cma_c1 = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegateCos_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegCos_x_merged_q);
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult2_x_merged_cma_sna = $unsigned(VCC_q);
    tennm_mac #(
        .operation_mode("m27x27"),
        .chain_inout_width(64),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(23),
        .ax_clken("0"),
        .ax_width(18),
        .signed_may("true"),
        .signed_max("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1")
    ) streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult2_x_merged_cma_DSP1 (
        .clk(clk),
        .ena({ streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult2_x_merged_cma_ena2, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult2_x_merged_cma_ena1, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult2_x_merged_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult2_x_merged_cma_a1),
        .ax(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult2_x_merged_cma_c1),
        .chainout(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult2_x_merged_cma_s1),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .disable_scanin(),
        .disable_chainout(),
        .resulta(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    tennm_mac #(
        .operation_mode("m27x27"),
        .chain_inout_width(64),
        .clear_type("none"),
        .use_chainadder("true"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(23),
        .ax_clken("0"),
        .ax_width(18),
        .signed_may("true"),
        .signed_max("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .load_const_value(16),
        .output_clken("1"),
        .result_a_width(42)
    ) streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult2_x_merged_cma_DSP0 (
        .clk(clk),
        .ena({ streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult2_x_merged_cma_ena2, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult2_x_merged_cma_ena1, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult2_x_merged_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .negate(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult2_x_merged_cma_sna[0]),
        .ay(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult2_x_merged_cma_a0),
        .ax(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult2_x_merged_cma_c0),
        .loadconst(1'b1),
        .chainin(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult2_x_merged_cma_s1),
        .resulta(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult2_x_merged_cma_s0),
        .accumulate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(42), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult2_x_merged_cma_delay0 ( .xin(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult2_x_merged_cma_s0), .xout(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult2_x_merged_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult2_x_merged_cma_q = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult2_x_merged_cma_qq0[40:0]);

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_ConvertOut_real_rnd_x_shift(BITSHIFT,1576)@41
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_ConvertOut_real_rnd_x_shift_qint = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_realMult2_x_merged_cma_q;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_ConvertOut_real_rnd_x_shift_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_ConvertOut_real_rnd_x_shift_qint[40:17];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_ConvertOut_real_rnd_x_bs(BITSELECT,1577)@41
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_ConvertOut_real_rnd_x_bs_in = $unsigned({{1{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_ConvertOut_real_rnd_x_shift_q[23]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_ConvertOut_real_rnd_x_shift_q});
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_ConvertOut_real_rnd_x_bs_b = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_ConvertOut_real_rnd_x_bs_in[24:0]);

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_ConvertOut_real_sel_x(BITSELECT,1249)@41
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_ConvertOut_real_sel_x_b = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_ConvertOut_real_rnd_x_bs_b[22:0]);

    // redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_notEnable(LOGICAL,1875)
    assign redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_notEnable_q = $unsigned(~ (VCC_q));

    // redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_nor(LOGICAL,1876)
    assign redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_nor_q = ~ (redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_notEnable_q | redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_sticky_ena_q);

    // redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_mem_last(CONSTANT,1872)
    assign redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_mem_last_q = $unsigned(6'b011100);

    // redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_cmp(LOGICAL,1873)
    assign redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_cmp_b = {1'b0, redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_rdcnt_q};
    assign redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_cmp_q = $unsigned(redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_mem_last_q == redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_cmp_b ? 1'b1 : 1'b0);

    // redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_cmpReg(REG,1874)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_cmpReg_q <= $unsigned(redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_cmp_q);
        end
    end

    // redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_sticky_ena(REG,1877)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_nor_q == 1'b1)
        begin
            redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_sticky_ena_q <= $unsigned(redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_cmpReg_q);
        end
    end

    // redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_enaAnd(LOGICAL,1878)
    assign redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_enaAnd_q = redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_sticky_ena_q & VCC_q;

    // redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_rdcnt(COUNTER,1870)
    // low=0, high=29, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_rdcnt_i <= 5'd0;
            redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_rdcnt_i == 5'd28)
            begin
                redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_rdcnt_eq <= 1'b0;
            end
            if (redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_rdcnt_eq == 1'b1)
            begin
                redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_rdcnt_i <= $unsigned(redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_rdcnt_i) + $unsigned(5'd3);
            end
            else
            begin
                redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_rdcnt_i <= $unsigned(redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_rdcnt_q = redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_rdcnt_i[4:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_Counter_x(COUNTER,611)@39 + 1
    // low=0, high=63, step=1, init=63
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_Counter_x_i <= 6'd63;
        end
        else if (redist164_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM_BitExtract_x_b_10_q == 1'b1)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_Counter_x_i <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_Counter_x_i) + $unsigned(6'd1);
        end
    end
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_Counter_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_Counter_x_i[5:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BitExtract1_x(BITSELECT,610)@40
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BitExtract1_x_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_Counter_x_q[5:5];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_And_x(LOGICAL,609)@40 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_And_x_qi = redist165_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM_BitExtract_x_b_11_q & streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BitExtract1_x_b;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_And_x_delay ( .xin(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_And_x_qi), .xout(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_And_x_q), .clk(clk), .aclr(areset), .ena(1'b1) );

    // dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged(SUB,1519)@41 + 1
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_a = $unsigned({{2{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_Convert_real_sel_x_b[22]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_Convert_real_sel_x_b});
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_b = $unsigned({{2{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_ConvertOut_real_sel_x_b[22]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_ConvertOut_real_sel_x_b});
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_i = dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_b;
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_a1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_And_x_q == 1'b0 ? dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_i : dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_a;
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_b1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_And_x_q == 1'b0 ? 25'b0 : dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_b;
    always @ (posedge clk)
    begin
        if (areset)
        begin
            dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_o <= 25'b0;
        end
        else
        begin
            dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_o <= $unsigned($signed(dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_a1) - $signed(dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_b1));
        end
    end
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q = dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_o[23:0];

    // redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_wraddr(REG,1871)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_wraddr_q <= $unsigned(5'b11101);
        end
        else
        begin
            redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_wraddr_q <= $unsigned(redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_rdcnt_q);
        end
    end

    // redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_mem(DUALMEM,1869)
    assign redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_mem_ia = $unsigned(dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q);
    assign redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_mem_aa = redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_wraddr_q;
    assign redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_mem_ab = redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_rdcnt_q;
    assign redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_mem_ena_OrRstB = areset | redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_enaAnd_q[0];
    assign redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(24),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(24),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_mem_dmem (
        .clocken1(redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_mem_reset0),
        .clock1(clk),
        .address_a(redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_mem_aa),
        .data_a(redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_mem_ab),
        .q_b(redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_mem_q = redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_mem_iq[23:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_Convert_real_sel_x(BITSELECT,1231)@41
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_Convert_real_sel_x_b = $unsigned(redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_mem_q[22:0]);

    // dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x(ADD,184)@41 + 1
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_a = $unsigned({{1{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_Convert_real_sel_x_b[22]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_Convert_real_sel_x_b});
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_b = $unsigned({{1{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_ConvertOut_real_sel_x_b[22]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_ConvertOut_real_sel_x_b});
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_o <= $unsigned($signed(dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_a) + $signed(dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_b));
        end
    end
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_q = dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_o[23:0];

    // redist22_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_33(DELAY,1622)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist22_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_33_q <= $unsigned(redist21_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_32_mem_q);
        end
    end

    // redist125_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_And_x_q_2(DELAY,1725)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist125_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_And_x_q_2_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_And_x_q);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_OutMux_real_x(MUX,1071)@42 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_OutMux_real_x_s = redist125_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_And_x_q_2_q;
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_OutMux_real_x_s)
                1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_OutMux_real_x_q <= redist22_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_33_q;
                1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_OutMux_real_x_q <= dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_q;
                default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_OutMux_real_x_q <= 24'b0;
            endcase
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_TrivialTwiddle_NegateRe_x(SUB,644)@43
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_TrivialTwiddle_NegateRe_x_a = $unsigned({{24{GND_q[0]}}, GND_q});
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_TrivialTwiddle_NegateRe_x_b = $unsigned({{1{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_OutMux_real_x_q[23]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_OutMux_real_x_q});
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_TrivialTwiddle_NegateRe_x_o = $unsigned($signed(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_TrivialTwiddle_NegateRe_x_a) - $signed(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_TrivialTwiddle_NegateRe_x_b));
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_TrivialTwiddle_NegateRe_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_TrivialTwiddle_NegateRe_x_o[24:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_TrivialTwiddle_NegateRe_PostCast_primWireOut_sel_x(BITSELECT,1081)@43
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_TrivialTwiddle_NegateRe_PostCast_primWireOut_sel_x_b = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_TrivialTwiddle_NegateRe_x_q[23:0]);

    // redist72_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_TrivialTwiddle_NegateRe_PostCast_primWireOut_sel_x_b_1(DELAY,1672)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist72_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_TrivialTwiddle_NegateRe_PostCast_primWireOut_sel_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_TrivialTwiddle_NegateRe_PostCast_primWireOut_sel_x_b);
        end
    end

    // redist54_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegateCos_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegCos_x_merged_q_1(DELAY,1654)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist54_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegateCos_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegCos_x_merged_q_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegateCos_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegCos_x_merged_q);
        end
    end

    // redist53_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegateSin_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegSin_x_merged_q_2(DELAY,1653)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist53_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegateSin_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegSin_x_merged_q_2_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegateSin_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegSin_x_merged_q);
        end
    end

    // redist85_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_OutMux_real_x_q_2(DELAY,1685)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist85_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_OutMux_real_x_q_2_delay_0 <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_OutMux_real_x_q);
            redist85_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_OutMux_real_x_q_2_q <= redist85_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_OutMux_real_x_q_2_delay_0;
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult2_x_merged_cma(CHAINMULTADD,1554)@36 + 5
    // in e@37
    // in g@37
    // out q@42
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult2_x_merged_cma_reset = areset;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult2_x_merged_cma_ena0 = 1'b1;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult2_x_merged_cma_ena1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult2_x_merged_cma_ena0;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult2_x_merged_cma_ena2 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult2_x_merged_cma_ena0;

    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult2_x_merged_cma_a0 = $unsigned(redist85_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_OutMux_real_x_q_2_q);
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult2_x_merged_cma_c0 = $unsigned(redist53_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegateSin_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegSin_x_merged_q_2_q);
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult2_x_merged_cma_a1 = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation_OutMux_imag_x_q);
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult2_x_merged_cma_c1 = $unsigned(redist54_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegateCos_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_NegCos_x_merged_q_1_q);
    tennm_mac #(
        .operation_mode("m27x27"),
        .chain_inout_width(64),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(23),
        .ax_clken("0"),
        .ax_width(18),
        .signed_may("true"),
        .signed_max("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1")
    ) streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult2_x_merged_cma_DSP1 (
        .clk(clk),
        .ena({ streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult2_x_merged_cma_ena2, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult2_x_merged_cma_ena1, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult2_x_merged_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult2_x_merged_cma_a1),
        .ax(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult2_x_merged_cma_c1),
        .chainout(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult2_x_merged_cma_s1),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .disable_scanin(),
        .disable_chainout(),
        .resulta(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    tennm_mac #(
        .operation_mode("m27x27"),
        .chain_inout_width(64),
        .clear_type("none"),
        .use_chainadder("true"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(23),
        .ax_clken("0"),
        .ax_width(18),
        .signed_may("true"),
        .signed_max("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .load_const_value(16),
        .output_clken("1"),
        .result_a_width(42)
    ) streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult2_x_merged_cma_DSP0 (
        .clk(clk),
        .ena({ streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult2_x_merged_cma_ena2, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult2_x_merged_cma_ena1, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult2_x_merged_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult2_x_merged_cma_a0),
        .ax(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult2_x_merged_cma_c0),
        .loadconst(1'b1),
        .chainin(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult2_x_merged_cma_s1),
        .resulta(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult2_x_merged_cma_s0),
        .accumulate(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(42), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult2_x_merged_cma_delay0 ( .xin(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult2_x_merged_cma_s0), .xout(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult2_x_merged_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult2_x_merged_cma_q = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult2_x_merged_cma_qq0[40:0]);

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_ConvertOut_imag_rnd_x_shift(BITSHIFT,1574)@42
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_ConvertOut_imag_rnd_x_shift_qint = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_Mult_imagMult2_x_merged_cma_q;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_ConvertOut_imag_rnd_x_shift_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_ConvertOut_imag_rnd_x_shift_qint[40:17];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_ConvertOut_imag_rnd_x_bs(BITSELECT,1575)@42
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_ConvertOut_imag_rnd_x_bs_in = $unsigned({{1{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_ConvertOut_imag_rnd_x_shift_q[23]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_ConvertOut_imag_rnd_x_shift_q});
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_ConvertOut_imag_rnd_x_bs_b = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_ConvertOut_imag_rnd_x_bs_in[24:0]);

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_ConvertOut_imag_sel_x(BITSELECT,1248)@42
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_ConvertOut_imag_sel_x_b = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_ConvertOut_imag_rnd_x_bs_b[22:0]);

    // redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_notEnable(LOGICAL,1885)
    assign redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_notEnable_q = $unsigned(~ (VCC_q));

    // redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_nor(LOGICAL,1886)
    assign redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_nor_q = ~ (redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_notEnable_q | redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_sticky_ena_q);

    // redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_mem_last(CONSTANT,1882)
    assign redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_mem_last_q = $unsigned(6'b011100);

    // redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_cmp(LOGICAL,1883)
    assign redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_cmp_b = {1'b0, redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_rdcnt_q};
    assign redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_cmp_q = $unsigned(redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_mem_last_q == redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_cmp_b ? 1'b1 : 1'b0);

    // redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_cmpReg(REG,1884)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_cmpReg_q <= $unsigned(redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_cmp_q);
        end
    end

    // redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_sticky_ena(REG,1887)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_nor_q == 1'b1)
        begin
            redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_sticky_ena_q <= $unsigned(redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_cmpReg_q);
        end
    end

    // redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_enaAnd(LOGICAL,1888)
    assign redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_enaAnd_q = redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_sticky_ena_q & VCC_q;

    // redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_rdcnt(COUNTER,1880)
    // low=0, high=29, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_rdcnt_i <= 5'd0;
            redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_rdcnt_i == 5'd28)
            begin
                redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_rdcnt_eq <= 1'b0;
            end
            if (redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_rdcnt_eq == 1'b1)
            begin
                redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_rdcnt_i <= $unsigned(redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_rdcnt_i) + $unsigned(5'd3);
            end
            else
            begin
                redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_rdcnt_i <= $unsigned(redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_rdcnt_q = redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_rdcnt_i[4:0];

    // dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged(SUB,1518)@42 + 1
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_a = $unsigned({{2{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_Convert_imag_sel_x_b[22]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_Convert_imag_sel_x_b});
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_b = $unsigned({{2{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_ConvertOut_imag_sel_x_b[22]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_ConvertOut_imag_sel_x_b});
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_i = dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_b;
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_a1 = redist125_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_And_x_q_2_q == 1'b0 ? dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_i : dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_a;
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_b1 = redist125_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_And_x_q_2_q == 1'b0 ? 25'b0 : dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_b;
    always @ (posedge clk)
    begin
        if (areset)
        begin
            dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_o <= 25'b0;
        end
        else
        begin
            dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_o <= $unsigned($signed(dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_a1) - $signed(dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_b1));
        end
    end
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q = dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_o[23:0];

    // redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_wraddr(REG,1881)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_wraddr_q <= $unsigned(5'b11101);
        end
        else
        begin
            redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_wraddr_q <= $unsigned(redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_rdcnt_q);
        end
    end

    // redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_mem(DUALMEM,1879)
    assign redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_mem_ia = $unsigned(dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q);
    assign redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_mem_aa = redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_wraddr_q;
    assign redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_mem_ab = redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_rdcnt_q;
    assign redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_mem_ena_OrRstB = areset | redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_enaAnd_q[0];
    assign redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(24),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(24),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_mem_dmem (
        .clocken1(redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_mem_reset0),
        .clock1(clk),
        .address_a(redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_mem_aa),
        .data_a(redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_mem_ab),
        .q_b(redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_mem_q = redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_mem_iq[23:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_Convert_imag_sel_x(BITSELECT,1230)@42
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_Convert_imag_sel_x_b = $unsigned(redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_mem_q[22:0]);

    // dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x(ADD,183)@42 + 1
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_a = $unsigned({{1{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_Convert_imag_sel_x_b[22]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_Convert_imag_sel_x_b});
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_b = $unsigned({{1{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_ConvertOut_imag_sel_x_b[22]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_ConvertOut_imag_sel_x_b});
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_o <= $unsigned($signed(dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_a) + $signed(dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_b));
        end
    end
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_q = dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_o[23:0];

    // redist24_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_33(DELAY,1624)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist24_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_33_q <= $unsigned(redist23_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_32_mem_q);
        end
    end

    // redist126_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_And_x_q_3(DELAY,1726)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist126_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_And_x_q_3_q <= $unsigned(redist125_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_And_x_q_2_q);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_OutMux_imag_x(MUX,1070)@43
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_OutMux_imag_x_s = redist126_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_And_x_q_3_q;
    always @(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_OutMux_imag_x_s or redist24_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_33_q or dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_q)
    begin
        unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_OutMux_imag_x_s)
            1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_OutMux_imag_x_q = redist24_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_33_q;
            1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_OutMux_imag_x_q = dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_q;
            default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_OutMux_imag_x_q = 24'b0;
        endcase
    end

    // redist75_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_OutMux_imag_x_q_1(DELAY,1675)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist75_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_OutMux_imag_x_q_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_OutMux_imag_x_q);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_Counter_x(COUNTER,582)@42 + 1
    // low=0, high=63, step=1, init=63
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_Counter_x_i <= 6'd63;
        end
        else if (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PM_BitExtract_x_b == 1'b1)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_Counter_x_i <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_Counter_x_i) + $unsigned(6'd1);
        end
    end
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_Counter_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_Counter_x_i[5:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BitExtract1_x_bit_select_merged(BITSELECT,1589)@43
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BitExtract1_x_bit_select_merged_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_Counter_x_q[4:4];
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BitExtract1_x_bit_select_merged_c = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_Counter_x_q[5:5];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_And_x(LOGICAL,576)@43
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_And_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BitExtract1_x_bit_select_merged_c & streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BitExtract1_x_bit_select_merged_b;

    // redist154_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_And_x_q_1(DELAY,1754)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist154_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_And_x_q_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_And_x_q);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_TrivialTwiddle_Mux4_x(MUX,642)@44 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_TrivialTwiddle_Mux4_x_s = redist154_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_And_x_q_1_q;
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_TrivialTwiddle_Mux4_x_s)
                1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_TrivialTwiddle_Mux4_x_q <= redist75_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_OutMux_imag_x_q_1_q;
                1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_TrivialTwiddle_Mux4_x_q <= redist72_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_TrivialTwiddle_NegateRe_PostCast_primWireOut_sel_x_b_1_q;
                default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_TrivialTwiddle_Mux4_x_q <= 24'b0;
            endcase
        end
    end

    // redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_notEnable(LOGICAL,1905)
    assign redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_notEnable_q = $unsigned(~ (VCC_q));

    // redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_nor(LOGICAL,1906)
    assign redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_nor_q = ~ (redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_notEnable_q | redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_sticky_ena_q);

    // redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_mem_last(CONSTANT,1902)
    assign redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_mem_last_q = $unsigned(5'b01100);

    // redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_cmp(LOGICAL,1903)
    assign redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_cmp_b = {1'b0, redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_rdcnt_q};
    assign redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_cmp_q = $unsigned(redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_mem_last_q == redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_cmp_b ? 1'b1 : 1'b0);

    // redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_cmpReg(REG,1904)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_cmpReg_q <= $unsigned(redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_cmp_q);
        end
    end

    // redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_sticky_ena(REG,1907)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_nor_q == 1'b1)
        begin
            redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_sticky_ena_q <= $unsigned(redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_cmpReg_q);
        end
    end

    // redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_enaAnd(LOGICAL,1908)
    assign redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_enaAnd_q = redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_sticky_ena_q & VCC_q;

    // redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_rdcnt(COUNTER,1900)
    // low=0, high=13, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_rdcnt_i <= 4'd0;
            redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_rdcnt_i == 4'd12)
            begin
                redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_rdcnt_eq <= 1'b0;
            end
            if (redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_rdcnt_eq == 1'b1)
            begin
                redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_rdcnt_i <= $unsigned(redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_rdcnt_i) + $unsigned(4'd3);
            end
            else
            begin
                redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_rdcnt_i <= $unsigned(redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_rdcnt_q = redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_rdcnt_i[3:0];

    // redist121_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PM_BitExtract_x_b_1(DELAY,1721)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist121_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PM_BitExtract_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PM_BitExtract_x_b);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_And1_x(LOGICAL,577)@43 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_And1_x_qi = redist121_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PM_BitExtract_x_b_1_q & streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BitExtract1_x_bit_select_merged_b;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_And1_x_delay ( .xin(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_And1_x_qi), .xout(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_And1_x_q), .clk(clk), .aclr(areset), .ena(1'b1) );

    // redist152_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_And1_x_q_2(DELAY,1752)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist152_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_And1_x_q_2_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_And1_x_q);
        end
    end

    // dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged(SUB,1516)@45 + 1
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_a = $unsigned({{2{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_Convert_imag_sel_x_b[23]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_Convert_imag_sel_x_b});
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_b = $unsigned({{2{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_TrivialTwiddle_Mux4_x_q[23]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_TrivialTwiddle_Mux4_x_q});
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_i = dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_b;
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_a1 = redist152_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_And1_x_q_2_q == 1'b0 ? dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_i : dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_a;
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_b1 = redist152_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_And1_x_q_2_q == 1'b0 ? 26'b0 : dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_b;
    always @ (posedge clk)
    begin
        if (areset)
        begin
            dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_o <= 26'b0;
        end
        else
        begin
            dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_o <= $unsigned($signed(dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_a1) - $signed(dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_b1));
        end
    end
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q = dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_o[24:0];

    // redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_wraddr(REG,1901)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_wraddr_q <= $unsigned(4'b1101);
        end
        else
        begin
            redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_wraddr_q <= $unsigned(redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_rdcnt_q);
        end
    end

    // redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_mem(DUALMEM,1899)
    assign redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_mem_ia = $unsigned(dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q);
    assign redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_mem_aa = redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_wraddr_q;
    assign redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_mem_ab = redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_rdcnt_q;
    assign redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_mem_ena_OrRstB = areset | redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_enaAnd_q[0];
    assign redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(25),
        .widthad_a(4),
        .numwords_a(14),
        .width_b(25),
        .widthad_b(4),
        .numwords_b(14),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_mem_dmem (
        .clocken1(redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_mem_reset0),
        .clock1(clk),
        .address_a(redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_mem_aa),
        .data_a(redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_mem_ab),
        .q_b(redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_mem_q = redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_mem_iq[24:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_Convert_imag_sel_x(BITSELECT,1228)@45
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_Convert_imag_sel_x_b = $unsigned(redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_mem_q[23:0]);

    // dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x(ADD,181)@45 + 1
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_a = $unsigned({{1{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_Convert_imag_sel_x_b[23]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_Convert_imag_sel_x_b});
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_b = $unsigned({{1{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_TrivialTwiddle_Mux4_x_q[23]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_TrivialTwiddle_Mux4_x_q});
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_o <= $unsigned($signed(dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_a) + $signed(dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_b));
        end
    end
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_q = dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_o[24:0];

    // redist28_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_17(DELAY,1628)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist28_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_17_q <= $unsigned(redist27_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_16_mem_q);
        end
    end

    // redist153_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_And1_x_q_3(DELAY,1753)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist153_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_And1_x_q_3_q <= $unsigned(redist152_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_And1_x_q_2_q);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_OutMux_imag_x(MUX,1058)@46
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_OutMux_imag_x_s = redist153_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_And1_x_q_3_q;
    always @(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_OutMux_imag_x_s or redist28_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_17_q or dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_q)
    begin
        unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_OutMux_imag_x_s)
            1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_OutMux_imag_x_q = redist28_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_imag_x_merged_q_17_q;
            1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_OutMux_imag_x_q = dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_imag_x_q;
            default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_OutMux_imag_x_q = 25'b0;
        endcase
    end

    // redist108_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Counter_x_q_1(DELAY,1708)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist108_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Counter_x_q_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Counter_x_q);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl(LOOKUP,1538)@46
    always @(redist108_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Counter_x_q_1_q)
    begin
        // Begin reserved scope level
        unique case (redist108_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Counter_x_q_1_q)
            6'b000000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q = 18'b000000000000000000;
            6'b000001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q = 18'b000000000000000000;
            6'b000010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q = 18'b000000000000000000;
            6'b000011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q = 18'b000000000000000000;
            6'b000100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q = 18'b000000000000000000;
            6'b000101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q = 18'b000000000000000000;
            6'b000110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q = 18'b000000000000000000;
            6'b000111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q = 18'b000000000000000000;
            6'b001000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q = 18'b000000000000000000;
            6'b001001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q = 18'b000000000000000000;
            6'b001010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q = 18'b000000000000000000;
            6'b001011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q = 18'b000000000000000000;
            6'b001100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q = 18'b000000000000000000;
            6'b001101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q = 18'b000000000000000000;
            6'b001110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q = 18'b000000000000000000;
            6'b001111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q = 18'b000000000000000000;
            6'b010000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q = 18'b000000000000000000;
            6'b010001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q = 18'b111001110000011101;
            6'b010010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q = 18'b110011110000010001;
            6'b010011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q = 18'b101110001110001100;
            6'b010100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q = 18'b101001010111110110;
            6'b010101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q = 18'b100101011001001010;
            6'b010110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q = 18'b100010011011111001;
            6'b010111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q = 18'b100000100111010111;
            6'b011000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q = 18'b100000000000000000;
            6'b011001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q = 18'b100000100111010111;
            6'b011010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q = 18'b100010011011111001;
            6'b011011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q = 18'b100101011001001010;
            6'b011100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q = 18'b101001010111110110;
            6'b011101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q = 18'b101110001110001100;
            6'b011110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q = 18'b110011110000010001;
            6'b011111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q = 18'b111001110000011101;
            6'b100000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q = 18'b000000000000000000;
            6'b100001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q = 18'b111100110111010001;
            6'b100010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q = 18'b111001110000011101;
            6'b100011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q = 18'b110110101101100000;
            6'b100100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q = 18'b110011110000010001;
            6'b100101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q = 18'b110000111010100101;
            6'b100110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q = 18'b101110001110001100;
            6'b100111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q = 18'b101011101100110001;
            6'b101000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q = 18'b101001010111110110;
            6'b101001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q = 18'b100111010000111000;
            6'b101010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q = 18'b100101011001001010;
            6'b101011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q = 18'b100011110001110101;
            6'b101100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q = 18'b100010011011111001;
            6'b101101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q = 18'b100001011000001100;
            6'b101110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q = 18'b100000100111010111;
            6'b101111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q = 18'b100000001001110111;
            6'b110000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q = 18'b000000000000000000;
            6'b110001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q = 18'b110110101101100000;
            6'b110010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q = 18'b101110001110001100;
            6'b110011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q = 18'b100111010000111000;
            6'b110100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q = 18'b100010011011111001;
            6'b110101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q = 18'b100000001001110111;
            6'b110110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q = 18'b100000100111010111;
            6'b110111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q = 18'b100011110001110101;
            6'b111000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q = 18'b101001010111110110;
            6'b111001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q = 18'b110000111010100101;
            6'b111010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q = 18'b111001110000011101;
            6'b111011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q = 18'b000011001000101111;
            6'b111100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q = 18'b001100001111101111;
            6'b111101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q = 18'b010100010011001111;
            6'b111110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q = 18'b011010100110110110;
            6'b111111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q = 18'b011110100111110100;
            default : begin
                          // unreachable
                          streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q = 18'bxxxxxxxxxxxxxxxxxx;
                      end
        endcase
        // End reserved scope level
    end

    // redist6_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q_1(DELAY,1606)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist6_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_TrivialTwiddle_Mux3_x(MUX,641)@43 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_TrivialTwiddle_Mux3_x_s = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_And_x_q;
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_TrivialTwiddle_Mux3_x_s)
                1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_TrivialTwiddle_Mux3_x_q <= streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_OutMux_real_x_q;
                1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_TrivialTwiddle_Mux3_x_q <= streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation_OutMux_imag_x_q;
                default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_TrivialTwiddle_Mux3_x_q <= 24'b0;
            endcase
        end
    end

    // redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_notEnable(LOGICAL,1895)
    assign redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_notEnable_q = $unsigned(~ (VCC_q));

    // redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_nor(LOGICAL,1896)
    assign redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_nor_q = ~ (redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_notEnable_q | redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_sticky_ena_q);

    // redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_mem_last(CONSTANT,1892)
    assign redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_mem_last_q = $unsigned(5'b01100);

    // redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_cmp(LOGICAL,1893)
    assign redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_cmp_b = {1'b0, redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_rdcnt_q};
    assign redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_cmp_q = $unsigned(redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_mem_last_q == redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_cmp_b ? 1'b1 : 1'b0);

    // redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_cmpReg(REG,1894)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_cmpReg_q <= $unsigned(redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_cmp_q);
        end
    end

    // redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_sticky_ena(REG,1897)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_nor_q == 1'b1)
        begin
            redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_sticky_ena_q <= $unsigned(redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_cmpReg_q);
        end
    end

    // redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_enaAnd(LOGICAL,1898)
    assign redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_enaAnd_q = redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_sticky_ena_q & VCC_q;

    // redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_rdcnt(COUNTER,1890)
    // low=0, high=13, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_rdcnt_i <= 4'd0;
            redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_rdcnt_i == 4'd12)
            begin
                redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_rdcnt_eq <= 1'b0;
            end
            if (redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_rdcnt_eq == 1'b1)
            begin
                redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_rdcnt_i <= $unsigned(redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_rdcnt_i) + $unsigned(4'd3);
            end
            else
            begin
                redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_rdcnt_i <= $unsigned(redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_rdcnt_q = redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_rdcnt_i[3:0];

    // dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged(SUB,1517)@44 + 1
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_a = $unsigned({{2{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_Convert_real_sel_x_b[23]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_Convert_real_sel_x_b});
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_b = $unsigned({{2{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_TrivialTwiddle_Mux3_x_q[23]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_TrivialTwiddle_Mux3_x_q});
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_i = dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_b;
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_a1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_And1_x_q == 1'b0 ? dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_i : dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_a;
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_b1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_And1_x_q == 1'b0 ? 26'b0 : dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_b;
    always @ (posedge clk)
    begin
        if (areset)
        begin
            dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_o <= 26'b0;
        end
        else
        begin
            dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_o <= $unsigned($signed(dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_a1) - $signed(dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_b1));
        end
    end
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q = dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_o[24:0];

    // redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_wraddr(REG,1891)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_wraddr_q <= $unsigned(4'b1101);
        end
        else
        begin
            redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_wraddr_q <= $unsigned(redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_rdcnt_q);
        end
    end

    // redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_mem(DUALMEM,1889)
    assign redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_mem_ia = $unsigned(dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q);
    assign redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_mem_aa = redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_wraddr_q;
    assign redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_mem_ab = redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_rdcnt_q;
    assign redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_mem_ena_OrRstB = areset | redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_enaAnd_q[0];
    assign redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(25),
        .widthad_a(4),
        .numwords_a(14),
        .width_b(25),
        .widthad_b(4),
        .numwords_b(14),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_mem_dmem (
        .clocken1(redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_mem_reset0),
        .clock1(clk),
        .address_a(redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_mem_aa),
        .data_a(redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_mem_ab),
        .q_b(redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_mem_q = redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_mem_iq[24:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_Convert_real_sel_x(BITSELECT,1229)@44
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_Convert_real_sel_x_b = $unsigned(redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_mem_q[23:0]);

    // dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x(ADD,182)@44 + 1
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_a = $unsigned({{1{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_Convert_real_sel_x_b[23]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_Convert_real_sel_x_b});
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_b = $unsigned({{1{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_TrivialTwiddle_Mux3_x_q[23]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_TrivialTwiddle_Mux3_x_q});
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_o <= $unsigned($signed(dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_a) + $signed(dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_b));
        end
    end
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_q = dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_o[24:0];

    // redist26_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_17(DELAY,1626)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist26_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_17_q <= $unsigned(redist25_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_16_mem_q);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_OutMux_real_x(MUX,1059)@45
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_OutMux_real_x_s = redist152_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_And1_x_q_2_q;
    always @(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_OutMux_real_x_s or redist26_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_17_q or dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_q)
    begin
        unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_OutMux_real_x_s)
            1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_OutMux_real_x_q = redist26_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_FBMux_real_x_merged_q_17_q;
            1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_OutMux_real_x_q = dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_AddSubFused1_real_x_q;
            default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_OutMux_real_x_q = 25'b0;
        endcase
    end

    // redist78_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_OutMux_real_x_q_2(DELAY,1678)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist78_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_OutMux_real_x_q_2_delay_0 <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_OutMux_real_x_q);
            redist78_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_OutMux_real_x_q_2_q <= redist78_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_OutMux_real_x_q_2_delay_0;
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult2_x_merged_cma(CHAINMULTADD,1555)@46 + 5
    // in e@47
    // in g@47
    // out q@52
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult2_x_merged_cma_reset = areset;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult2_x_merged_cma_ena0 = 1'b1;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult2_x_merged_cma_ena1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult2_x_merged_cma_ena0;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult2_x_merged_cma_ena2 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult2_x_merged_cma_ena0;

    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult2_x_merged_cma_a0 = $unsigned(redist78_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_OutMux_real_x_q_2_q);
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult2_x_merged_cma_c0 = $unsigned(redist6_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q_1_q);
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult2_x_merged_cma_a1 = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_OutMux_imag_x_q);
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult2_x_merged_cma_c1 = $unsigned(redist5_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q_1_q);
    tennm_mac #(
        .operation_mode("m27x27"),
        .chain_inout_width(64),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(25),
        .ax_clken("0"),
        .ax_width(18),
        .signed_may("true"),
        .signed_max("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1")
    ) streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult2_x_merged_cma_DSP1 (
        .clk(clk),
        .ena({ streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult2_x_merged_cma_ena2, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult2_x_merged_cma_ena1, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult2_x_merged_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult2_x_merged_cma_a1),
        .ax(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult2_x_merged_cma_c1),
        .chainout(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult2_x_merged_cma_s1),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .disable_scanin(),
        .disable_chainout(),
        .resulta(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    tennm_mac #(
        .operation_mode("m27x27"),
        .chain_inout_width(64),
        .clear_type("none"),
        .use_chainadder("true"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(25),
        .ax_clken("0"),
        .ax_width(18),
        .signed_may("true"),
        .signed_max("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .load_const_value(16),
        .output_clken("1"),
        .result_a_width(44)
    ) streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult2_x_merged_cma_DSP0 (
        .clk(clk),
        .ena({ streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult2_x_merged_cma_ena2, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult2_x_merged_cma_ena1, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult2_x_merged_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult2_x_merged_cma_a0),
        .ax(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult2_x_merged_cma_c0),
        .loadconst(1'b1),
        .chainin(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult2_x_merged_cma_s1),
        .resulta(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult2_x_merged_cma_s0),
        .accumulate(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(44), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult2_x_merged_cma_delay0 ( .xin(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult2_x_merged_cma_s0), .xout(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult2_x_merged_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult2_x_merged_cma_q = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult2_x_merged_cma_qq0[42:0]);

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_ConvertOut_imag_rnd_x_shift(BITSHIFT,1578)@52
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_ConvertOut_imag_rnd_x_shift_qint = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_imagMult2_x_merged_cma_q;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_ConvertOut_imag_rnd_x_shift_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_ConvertOut_imag_rnd_x_shift_qint[42:17];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_ConvertOut_imag_rnd_x_bs(BITSELECT,1579)@52
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_ConvertOut_imag_rnd_x_bs_in = $unsigned({{1{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_ConvertOut_imag_rnd_x_shift_q[25]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_ConvertOut_imag_rnd_x_shift_q});
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_ConvertOut_imag_rnd_x_bs_b = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_ConvertOut_imag_rnd_x_bs_in[26:0]);

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_ConvertOut_imag_sel_x(BITSELECT,1252)@52
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_ConvertOut_imag_sel_x_b = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_ConvertOut_imag_rnd_x_bs_b[24:0]);

    // redist58_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_ConvertOut_imag_sel_x_b_1(DELAY,1658)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist58_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_ConvertOut_imag_sel_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_ConvertOut_imag_sel_x_b);
        end
    end

    // redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_notEnable(LOGICAL,1865)
    assign redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_notEnable_q = $unsigned(~ (VCC_q));

    // redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_nor(LOGICAL,1866)
    assign redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_nor_q = ~ (redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_notEnable_q | redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_sticky_ena_q);

    // redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_mem_last(CONSTANT,1862)
    assign redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_mem_last_q = $unsigned(4'b0100);

    // redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_cmp(LOGICAL,1863)
    assign redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_cmp_b = {1'b0, redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_rdcnt_q};
    assign redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_cmp_q = $unsigned(redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_mem_last_q == redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_cmp_b ? 1'b1 : 1'b0);

    // redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_cmpReg(REG,1864)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_cmpReg_q <= $unsigned(redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_cmp_q);
        end
    end

    // redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_sticky_ena(REG,1867)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_nor_q == 1'b1)
        begin
            redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_sticky_ena_q <= $unsigned(redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_cmpReg_q);
        end
    end

    // redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_enaAnd(LOGICAL,1868)
    assign redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_enaAnd_q = redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_sticky_ena_q & VCC_q;

    // redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_rdcnt(COUNTER,1860)
    // low=0, high=5, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_rdcnt_i <= 3'd0;
            redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_rdcnt_i == 3'd4)
            begin
                redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_rdcnt_eq <= 1'b0;
            end
            if (redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_rdcnt_eq == 1'b1)
            begin
                redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_rdcnt_i <= $unsigned(redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_rdcnt_i) + $unsigned(3'd3);
            end
            else
            begin
                redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_rdcnt_i <= $unsigned(redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_rdcnt_q = redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_rdcnt_i[2:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_Counter_x(COUNTER,662)@50 + 1
    // low=0, high=15, step=1, init=15
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_Counter_x_i <= 4'd15;
        end
        else if (redist127_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_6_q == 1'b1)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_Counter_x_i <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_Counter_x_i) + $unsigned(4'd1);
        end
    end
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_Counter_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_Counter_x_i[3:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BitExtract1_x(BITSELECT,661)@51
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BitExtract1_x_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_Counter_x_q[3:3];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_And_x(LOGICAL,660)@51 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_And_x_qi = redist128_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_7_q & streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BitExtract1_x_b;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_And_x_delay ( .xin(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_And_x_qi), .xout(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_And_x_q), .clk(clk), .aclr(areset), .ena(1'b1) );

    // redist116_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_And_x_q_2(DELAY,1716)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist116_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_And_x_q_2_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_And_x_q);
        end
    end

    // dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged(SUB,1522)@53 + 1
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_a = $unsigned({{2{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_Convert_imag_sel_x_b[24]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_Convert_imag_sel_x_b});
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_b = $unsigned({{2{redist58_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_ConvertOut_imag_sel_x_b_1_q[24]}}, redist58_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_ConvertOut_imag_sel_x_b_1_q});
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_i = dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_b;
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_a1 = redist116_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_And_x_q_2_q == 1'b0 ? dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_i : dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_a;
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_b1 = redist116_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_And_x_q_2_q == 1'b0 ? 27'b0 : dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_b;
    always @ (posedge clk)
    begin
        if (areset)
        begin
            dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_o <= 27'b0;
        end
        else
        begin
            dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_o <= $unsigned($signed(dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_a1) - $signed(dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_b1));
        end
    end
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q = dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_o[25:0];

    // redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_wraddr(REG,1861)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_wraddr_q <= $unsigned(3'b101);
        end
        else
        begin
            redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_wraddr_q <= $unsigned(redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_rdcnt_q);
        end
    end

    // redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_mem(DUALMEM,1859)
    assign redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_mem_ia = $unsigned(dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q);
    assign redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_mem_aa = redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_wraddr_q;
    assign redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_mem_ab = redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_rdcnt_q;
    assign redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_mem_ena_OrRstB = areset | redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_enaAnd_q[0];
    assign redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(26),
        .widthad_a(3),
        .numwords_a(6),
        .width_b(26),
        .widthad_b(3),
        .numwords_b(6),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_mem_dmem (
        .clocken1(redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_mem_reset0),
        .clock1(clk),
        .address_a(redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_mem_aa),
        .data_a(redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_mem_ab),
        .q_b(redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_mem_q = redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_mem_iq[25:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_Convert_imag_sel_x(BITSELECT,1234)@53
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_Convert_imag_sel_x_b = $unsigned(redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_mem_q[24:0]);

    // dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x(ADD,187)@53 + 1
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_a = $unsigned({{1{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_Convert_imag_sel_x_b[24]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_Convert_imag_sel_x_b});
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_b = $unsigned({{1{redist58_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_ConvertOut_imag_sel_x_b_1_q[24]}}, redist58_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_ConvertOut_imag_sel_x_b_1_q});
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_o <= $unsigned($signed(dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_a) + $signed(dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_b));
        end
    end
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_q = dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_o[25:0];

    // redist16_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_9(DELAY,1616)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist16_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_9_q <= $unsigned(redist15_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_8_mem_q);
        end
    end

    // redist117_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_And_x_q_3(DELAY,1717)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist117_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_And_x_q_3_q <= $unsigned(redist116_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_And_x_q_2_q);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_OutMux_imag_x(MUX,1090)@54
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_OutMux_imag_x_s = redist117_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_And_x_q_3_q;
    always @(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_OutMux_imag_x_s or redist16_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_9_q or dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_q)
    begin
        unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_OutMux_imag_x_s)
            1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_OutMux_imag_x_q = redist16_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_9_q;
            1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_OutMux_imag_x_q = dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_q;
            default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_OutMux_imag_x_q = 26'b0;
        endcase
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult2_x_merged_cma(CHAINMULTADD,1560)@45 + 5
    // in e@46
    // in g@46
    // out q@51
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult2_x_merged_cma_reset = areset;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult2_x_merged_cma_ena0 = 1'b1;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult2_x_merged_cma_ena1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult2_x_merged_cma_ena0;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult2_x_merged_cma_ena2 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult2_x_merged_cma_ena0;

    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult2_x_merged_cma_a0 = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_OutMux_imag_x_q);
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult2_x_merged_cma_c0 = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_imag_x_repl_q);
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult2_x_merged_cma_a1 = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation_OutMux_real_x_q);
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult2_x_merged_cma_c1 = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT_ROM_real_x_repl_q);
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult2_x_merged_cma_sna = $unsigned(VCC_q);
    tennm_mac #(
        .operation_mode("m27x27"),
        .chain_inout_width(64),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(25),
        .ax_clken("0"),
        .ax_width(18),
        .signed_may("true"),
        .signed_max("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1")
    ) streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult2_x_merged_cma_DSP1 (
        .clk(clk),
        .ena({ streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult2_x_merged_cma_ena2, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult2_x_merged_cma_ena1, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult2_x_merged_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult2_x_merged_cma_a1),
        .ax(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult2_x_merged_cma_c1),
        .chainout(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult2_x_merged_cma_s1),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .disable_scanin(),
        .disable_chainout(),
        .resulta(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    tennm_mac #(
        .operation_mode("m27x27"),
        .chain_inout_width(64),
        .clear_type("none"),
        .use_chainadder("true"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(25),
        .ax_clken("0"),
        .ax_width(18),
        .signed_may("true"),
        .signed_max("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .load_const_value(16),
        .output_clken("1"),
        .result_a_width(44)
    ) streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult2_x_merged_cma_DSP0 (
        .clk(clk),
        .ena({ streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult2_x_merged_cma_ena2, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult2_x_merged_cma_ena1, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult2_x_merged_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .negate(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult2_x_merged_cma_sna[0]),
        .ay(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult2_x_merged_cma_a0),
        .ax(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult2_x_merged_cma_c0),
        .loadconst(1'b1),
        .chainin(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult2_x_merged_cma_s1),
        .resulta(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult2_x_merged_cma_s0),
        .accumulate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(44), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult2_x_merged_cma_delay0 ( .xin(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult2_x_merged_cma_s0), .xout(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult2_x_merged_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult2_x_merged_cma_q = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult2_x_merged_cma_qq0[42:0]);

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_ConvertOut_real_rnd_x_shift(BITSHIFT,1580)@51
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_ConvertOut_real_rnd_x_shift_qint = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_Mult_realMult2_x_merged_cma_q;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_ConvertOut_real_rnd_x_shift_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_ConvertOut_real_rnd_x_shift_qint[42:17];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_ConvertOut_real_rnd_x_bs(BITSELECT,1581)@51
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_ConvertOut_real_rnd_x_bs_in = $unsigned({{1{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_ConvertOut_real_rnd_x_shift_q[25]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_ConvertOut_real_rnd_x_shift_q});
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_ConvertOut_real_rnd_x_bs_b = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_ConvertOut_real_rnd_x_bs_in[26:0]);

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_ConvertOut_real_sel_x(BITSELECT,1253)@51
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_ConvertOut_real_sel_x_b = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_ConvertOut_real_rnd_x_bs_b[24:0]);

    // redist57_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_ConvertOut_real_sel_x_b_1(DELAY,1657)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist57_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_ConvertOut_real_sel_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_ConvertOut_real_sel_x_b);
        end
    end

    // redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_notEnable(LOGICAL,1855)
    assign redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_notEnable_q = $unsigned(~ (VCC_q));

    // redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_nor(LOGICAL,1856)
    assign redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_nor_q = ~ (redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_notEnable_q | redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_sticky_ena_q);

    // redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_mem_last(CONSTANT,1852)
    assign redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_mem_last_q = $unsigned(4'b0100);

    // redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_cmp(LOGICAL,1853)
    assign redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_cmp_b = {1'b0, redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_rdcnt_q};
    assign redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_cmp_q = $unsigned(redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_mem_last_q == redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_cmp_b ? 1'b1 : 1'b0);

    // redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_cmpReg(REG,1854)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_cmpReg_q <= $unsigned(redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_cmp_q);
        end
    end

    // redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_sticky_ena(REG,1857)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_nor_q == 1'b1)
        begin
            redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_sticky_ena_q <= $unsigned(redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_cmpReg_q);
        end
    end

    // redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_enaAnd(LOGICAL,1858)
    assign redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_enaAnd_q = redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_sticky_ena_q & VCC_q;

    // redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_rdcnt(COUNTER,1850)
    // low=0, high=5, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_rdcnt_i <= 3'd0;
            redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_rdcnt_i == 3'd4)
            begin
                redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_rdcnt_eq <= 1'b0;
            end
            if (redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_rdcnt_eq == 1'b1)
            begin
                redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_rdcnt_i <= $unsigned(redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_rdcnt_i) + $unsigned(3'd3);
            end
            else
            begin
                redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_rdcnt_i <= $unsigned(redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_rdcnt_q = redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_rdcnt_i[2:0];

    // dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged(SUB,1523)@52 + 1
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_a = $unsigned({{2{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_Convert_real_sel_x_b[24]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_Convert_real_sel_x_b});
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_b = $unsigned({{2{redist57_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_ConvertOut_real_sel_x_b_1_q[24]}}, redist57_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_ConvertOut_real_sel_x_b_1_q});
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_i = dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_b;
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_a1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_And_x_q == 1'b0 ? dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_i : dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_a;
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_b1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_And_x_q == 1'b0 ? 27'b0 : dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_b;
    always @ (posedge clk)
    begin
        if (areset)
        begin
            dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_o <= 27'b0;
        end
        else
        begin
            dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_o <= $unsigned($signed(dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_a1) - $signed(dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_b1));
        end
    end
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q = dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_o[25:0];

    // redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_wraddr(REG,1851)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_wraddr_q <= $unsigned(3'b101);
        end
        else
        begin
            redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_wraddr_q <= $unsigned(redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_rdcnt_q);
        end
    end

    // redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_mem(DUALMEM,1849)
    assign redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_mem_ia = $unsigned(dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q);
    assign redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_mem_aa = redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_wraddr_q;
    assign redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_mem_ab = redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_rdcnt_q;
    assign redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_mem_ena_OrRstB = areset | redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_enaAnd_q[0];
    assign redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(26),
        .widthad_a(3),
        .numwords_a(6),
        .width_b(26),
        .widthad_b(3),
        .numwords_b(6),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_mem_dmem (
        .clocken1(redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_mem_reset0),
        .clock1(clk),
        .address_a(redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_mem_aa),
        .data_a(redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_mem_ab),
        .q_b(redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_mem_q = redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_mem_iq[25:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_Convert_real_sel_x(BITSELECT,1235)@52
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_Convert_real_sel_x_b = $unsigned(redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_mem_q[24:0]);

    // dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x(ADD,188)@52 + 1
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_a = $unsigned({{1{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_Convert_real_sel_x_b[24]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_Convert_real_sel_x_b});
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_b = $unsigned({{1{redist57_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_ConvertOut_real_sel_x_b_1_q[24]}}, redist57_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_ConvertOut_real_sel_x_b_1_q});
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_o <= $unsigned($signed(dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_a) + $signed(dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_b));
        end
    end
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_q = dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_o[25:0];

    // redist14_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_9(DELAY,1614)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist14_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_9_q <= $unsigned(redist13_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_8_mem_q);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_OutMux_real_x(MUX,1091)@53 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_OutMux_real_x_s = redist116_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_And_x_q_2_q;
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_OutMux_real_x_s)
                1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_OutMux_real_x_q <= redist14_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_9_q;
                1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_OutMux_real_x_q <= dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_q;
                default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_OutMux_real_x_q <= 26'b0;
            endcase
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_Counter_x(COUNTER,653)@53 + 1
    // low=0, high=15, step=1, init=15
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_Counter_x_i <= 4'd15;
        end
        else if (redist129_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_17_q == 1'b1)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_Counter_x_i <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_Counter_x_i) + $unsigned(4'd1);
        end
    end
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_Counter_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_Counter_x_i[3:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BitExtract1_x_bit_select_merged(BITSELECT,1590)@54
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BitExtract1_x_bit_select_merged_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_Counter_x_q[2:2];
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BitExtract1_x_bit_select_merged_c = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_Counter_x_q[3:3];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_And_x(LOGICAL,647)@54
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_And_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BitExtract1_x_bit_select_merged_c & streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BitExtract1_x_bit_select_merged_b;

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_TrivialTwiddle_Mux3_x(MUX,672)@54 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_TrivialTwiddle_Mux3_x_s = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_And_x_q;
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_TrivialTwiddle_Mux3_x_s)
                1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_TrivialTwiddle_Mux3_x_q <= streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_OutMux_real_x_q;
                1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_TrivialTwiddle_Mux3_x_q <= streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_OutMux_imag_x_q;
                default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_TrivialTwiddle_Mux3_x_q <= 26'b0;
            endcase
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_And1_x(LOGICAL,648)@54 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_And1_x_qi = redist130_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_18_q & streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BitExtract1_x_bit_select_merged_b;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_And1_x_delay ( .xin(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_And1_x_qi), .xout(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_And1_x_q), .clk(clk), .aclr(areset), .ena(1'b1) );

    // dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_real_x_merged(SUB,1521)@55 + 1
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_real_x_merged_a = $unsigned({{2{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_Convert_real_sel_x_b[25]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_Convert_real_sel_x_b});
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_real_x_merged_b = $unsigned({{2{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_TrivialTwiddle_Mux3_x_q[25]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_TrivialTwiddle_Mux3_x_q});
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_real_x_merged_i = dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_real_x_merged_b;
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_real_x_merged_a1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_And1_x_q == 1'b0 ? dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_real_x_merged_i : dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_real_x_merged_a;
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_real_x_merged_b1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_And1_x_q == 1'b0 ? 28'b0 : dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_real_x_merged_b;
    always @ (posedge clk)
    begin
        if (areset)
        begin
            dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_real_x_merged_o <= 28'b0;
        end
        else
        begin
            dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_real_x_merged_o <= $unsigned($signed(dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_real_x_merged_a1) - $signed(dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_real_x_merged_b1));
        end
    end
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_real_x_merged_q = dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_real_x_merged_o[26:0];

    // redist17_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_real_x_merged_q_4(DELAY,1617)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist17_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_real_x_merged_q_4_delay_0 <= '0;
            redist17_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_real_x_merged_q_4_delay_1 <= '0;
            redist17_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_real_x_merged_q_4_q <= '0;
        end
        else
        begin
            redist17_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_real_x_merged_q_4_delay_0 <= $unsigned(dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_real_x_merged_q);
            redist17_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_real_x_merged_q_4_delay_1 <= redist17_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_real_x_merged_q_4_delay_0;
            redist17_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_real_x_merged_q_4_q <= redist17_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_real_x_merged_q_4_delay_1;
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_Convert_real_sel_x(BITSELECT,1233)@55
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_Convert_real_sel_x_b = $unsigned(redist17_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_real_x_merged_q_4_q[25:0]);

    // dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_real_x(ADD,186)@55 + 1
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_a = $unsigned({{1{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_Convert_real_sel_x_b[25]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_Convert_real_sel_x_b});
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_b = $unsigned({{1{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_TrivialTwiddle_Mux3_x_q[25]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_TrivialTwiddle_Mux3_x_q});
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_o <= $unsigned($signed(dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_a) + $signed(dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_b));
        end
    end
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_q = dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_o[26:0];

    // redist18_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_real_x_merged_q_5(DELAY,1618)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist18_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_real_x_merged_q_5_q <= $unsigned(redist17_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_real_x_merged_q_4_q);
        end
    end

    // redist118_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_And1_x_q_2(DELAY,1718)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist118_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_And1_x_q_2_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_And1_x_q);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_OutMux_real_x(MUX,1085)@56
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_OutMux_real_x_s = redist118_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_And1_x_q_2_q;
    always @(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_OutMux_real_x_s or redist18_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_real_x_merged_q_5_q or dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_q)
    begin
        unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_OutMux_real_x_s)
            1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_OutMux_real_x_q = redist18_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_real_x_merged_q_5_q;
            1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_OutMux_real_x_q = dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_real_x_q;
            default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_OutMux_real_x_q = 27'b0;
        endcase
    end

    // redist107_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Counter_x_q_1(DELAY,1707)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist107_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Counter_x_q_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Counter_x_q);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_RALUT_ROM_imag_x_repl(LOOKUP,1542)@57
    always @(redist107_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Counter_x_q_1_q)
    begin
        // Begin reserved scope level
        unique case (redist107_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Counter_x_q_1_q)
            4'b0000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_RALUT_ROM_imag_x_repl_q = 18'b000000000000000000;
            4'b0001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_RALUT_ROM_imag_x_repl_q = 18'b000000000000000000;
            4'b0010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_RALUT_ROM_imag_x_repl_q = 18'b000000000000000000;
            4'b0011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_RALUT_ROM_imag_x_repl_q = 18'b000000000000000000;
            4'b0100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_RALUT_ROM_imag_x_repl_q = 18'b000000000000000000;
            4'b0101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_RALUT_ROM_imag_x_repl_q = 18'b101001010111110110;
            4'b0110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_RALUT_ROM_imag_x_repl_q = 18'b100000000000000000;
            4'b0111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_RALUT_ROM_imag_x_repl_q = 18'b101001010111110110;
            4'b1000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_RALUT_ROM_imag_x_repl_q = 18'b000000000000000000;
            4'b1001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_RALUT_ROM_imag_x_repl_q = 18'b110011110000010001;
            4'b1010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_RALUT_ROM_imag_x_repl_q = 18'b101001010111110110;
            4'b1011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_RALUT_ROM_imag_x_repl_q = 18'b100010011011111001;
            4'b1100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_RALUT_ROM_imag_x_repl_q = 18'b000000000000000000;
            4'b1101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_RALUT_ROM_imag_x_repl_q = 18'b100010011011111001;
            4'b1110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_RALUT_ROM_imag_x_repl_q = 18'b101001010111110110;
            4'b1111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_RALUT_ROM_imag_x_repl_q = 18'b001100001111101111;
            default : begin
                          // unreachable
                          streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_RALUT_ROM_imag_x_repl_q = 18'bxxxxxxxxxxxxxxxxxx;
                      end
        endcase
        // End reserved scope level
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_TrivialTwiddle_NegateRe_x(SUB,675)@54
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_TrivialTwiddle_NegateRe_x_a = $unsigned({{26{GND_q[0]}}, GND_q});
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_TrivialTwiddle_NegateRe_x_b = $unsigned({{1{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_OutMux_real_x_q[25]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_OutMux_real_x_q});
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_TrivialTwiddle_NegateRe_x_o = $unsigned($signed(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_TrivialTwiddle_NegateRe_x_a) - $signed(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_TrivialTwiddle_NegateRe_x_b));
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_TrivialTwiddle_NegateRe_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_TrivialTwiddle_NegateRe_x_o[26:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_TrivialTwiddle_NegateRe_PostCast_primWireOut_sel_x(BITSELECT,1095)@54
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_TrivialTwiddle_NegateRe_PostCast_primWireOut_sel_x_b = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_TrivialTwiddle_NegateRe_x_q[25:0]);

    // redist69_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_TrivialTwiddle_NegateRe_PostCast_primWireOut_sel_x_b_1(DELAY,1669)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist69_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_TrivialTwiddle_NegateRe_PostCast_primWireOut_sel_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_TrivialTwiddle_NegateRe_PostCast_primWireOut_sel_x_b);
        end
    end

    // redist70_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_OutMux_imag_x_q_1(DELAY,1670)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist70_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_OutMux_imag_x_q_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_OutMux_imag_x_q);
        end
    end

    // redist120_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_And_x_q_1(DELAY,1720)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist120_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_And_x_q_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_And_x_q);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_TrivialTwiddle_Mux4_x(MUX,673)@55 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_TrivialTwiddle_Mux4_x_s = redist120_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_And_x_q_1_q;
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_TrivialTwiddle_Mux4_x_s)
                1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_TrivialTwiddle_Mux4_x_q <= redist70_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation_OutMux_imag_x_q_1_q;
                1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_TrivialTwiddle_Mux4_x_q <= redist69_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_TrivialTwiddle_NegateRe_PostCast_primWireOut_sel_x_b_1_q;
                default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_TrivialTwiddle_Mux4_x_q <= 26'b0;
            endcase
        end
    end

    // dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_imag_x_merged(SUB,1520)@56 + 1
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_imag_x_merged_a = $unsigned({{2{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b[25]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b});
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_imag_x_merged_b = $unsigned({{2{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_TrivialTwiddle_Mux4_x_q[25]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_TrivialTwiddle_Mux4_x_q});
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_imag_x_merged_i = dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_imag_x_merged_b;
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_imag_x_merged_a1 = redist118_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_And1_x_q_2_q == 1'b0 ? dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_imag_x_merged_i : dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_imag_x_merged_a;
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_imag_x_merged_b1 = redist118_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_And1_x_q_2_q == 1'b0 ? 28'b0 : dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_imag_x_merged_b;
    always @ (posedge clk)
    begin
        if (areset)
        begin
            dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_imag_x_merged_o <= 28'b0;
        end
        else
        begin
            dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_imag_x_merged_o <= $unsigned($signed(dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_imag_x_merged_a1) - $signed(dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_imag_x_merged_b1));
        end
    end
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_imag_x_merged_q = dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_imag_x_merged_o[26:0];

    // redist19_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_imag_x_merged_q_4(DELAY,1619)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist19_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_imag_x_merged_q_4_delay_0 <= '0;
            redist19_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_imag_x_merged_q_4_delay_1 <= '0;
            redist19_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_imag_x_merged_q_4_q <= '0;
        end
        else
        begin
            redist19_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_imag_x_merged_q_4_delay_0 <= $unsigned(dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_imag_x_merged_q);
            redist19_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_imag_x_merged_q_4_delay_1 <= redist19_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_imag_x_merged_q_4_delay_0;
            redist19_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_imag_x_merged_q_4_q <= redist19_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_imag_x_merged_q_4_delay_1;
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_Convert_imag_sel_x(BITSELECT,1232)@56
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b = $unsigned(redist19_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_imag_x_merged_q_4_q[25:0]);

    // dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x(ADD,185)@56 + 1
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_a = $unsigned({{1{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b[25]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_Convert_imag_sel_x_b});
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_b = $unsigned({{1{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_TrivialTwiddle_Mux4_x_q[25]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_TrivialTwiddle_Mux4_x_q});
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_o <= $unsigned($signed(dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_a) + $signed(dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_b));
        end
    end
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_q = dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_o[26:0];

    // redist20_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_imag_x_merged_q_5(DELAY,1620)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist20_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_imag_x_merged_q_5_q <= $unsigned(redist19_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_imag_x_merged_q_4_q);
        end
    end

    // redist119_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_And1_x_q_3(DELAY,1719)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist119_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_And1_x_q_3_q <= $unsigned(redist118_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_And1_x_q_2_q);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_OutMux_imag_x(MUX,1084)@57
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_OutMux_imag_x_s = redist119_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_And1_x_q_3_q;
    always @(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_OutMux_imag_x_s or redist20_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_imag_x_merged_q_5_q or dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_q)
    begin
        unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_OutMux_imag_x_s)
            1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_OutMux_imag_x_q = redist20_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_FBMux_imag_x_merged_q_5_q;
            1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_OutMux_imag_x_q = dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_AddSubFused1_imag_x_q;
            default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_OutMux_imag_x_q = 27'b0;
        endcase
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult2_x_merged_cma(CHAINMULTADD,1561)@56 + 5
    // in e@57
    // in g@57
    // out q@62
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult2_x_merged_cma_reset = areset;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult2_x_merged_cma_ena0 = 1'b1;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult2_x_merged_cma_ena1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult2_x_merged_cma_ena0;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult2_x_merged_cma_ena2 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult2_x_merged_cma_ena0;

    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult2_x_merged_cma_a0 = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_OutMux_imag_x_q);
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult2_x_merged_cma_c0 = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_RALUT_ROM_imag_x_repl_q);
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult2_x_merged_cma_a1 = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_OutMux_real_x_q);
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult2_x_merged_cma_c1 = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_RALUT_ROM_real_x_repl_q);
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult2_x_merged_cma_sna = $unsigned(VCC_q);
    tennm_mac #(
        .operation_mode("m27x27"),
        .chain_inout_width(64),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(27),
        .ax_clken("0"),
        .ax_width(18),
        .signed_may("true"),
        .signed_max("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1")
    ) streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult2_x_merged_cma_DSP1 (
        .clk(clk),
        .ena({ streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult2_x_merged_cma_ena2, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult2_x_merged_cma_ena1, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult2_x_merged_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult2_x_merged_cma_a1),
        .ax(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult2_x_merged_cma_c1),
        .chainout(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult2_x_merged_cma_s1),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .disable_scanin(),
        .disable_chainout(),
        .resulta(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    tennm_mac #(
        .operation_mode("m27x27"),
        .chain_inout_width(64),
        .clear_type("none"),
        .use_chainadder("true"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(27),
        .ax_clken("0"),
        .ax_width(18),
        .signed_may("true"),
        .signed_max("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .load_const_value(16),
        .output_clken("1"),
        .result_a_width(46)
    ) streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult2_x_merged_cma_DSP0 (
        .clk(clk),
        .ena({ streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult2_x_merged_cma_ena2, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult2_x_merged_cma_ena1, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult2_x_merged_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .negate(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult2_x_merged_cma_sna[0]),
        .ay(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult2_x_merged_cma_a0),
        .ax(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult2_x_merged_cma_c0),
        .loadconst(1'b1),
        .chainin(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult2_x_merged_cma_s1),
        .resulta(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult2_x_merged_cma_s0),
        .accumulate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(46), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult2_x_merged_cma_delay0 ( .xin(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult2_x_merged_cma_s0), .xout(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult2_x_merged_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult2_x_merged_cma_q = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult2_x_merged_cma_qq0[44:0]);

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_ConvertOut_real_rnd_x_shift(BITSHIFT,1584)@62
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_ConvertOut_real_rnd_x_shift_qint = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realSub_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_realMult2_x_merged_cma_q;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_ConvertOut_real_rnd_x_shift_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_ConvertOut_real_rnd_x_shift_qint[44:17];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_ConvertOut_real_rnd_x_bs(BITSELECT,1585)@62
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_ConvertOut_real_rnd_x_bs_in = $unsigned({{1{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_ConvertOut_real_rnd_x_shift_q[27]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_ConvertOut_real_rnd_x_shift_q});
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_ConvertOut_real_rnd_x_bs_b = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_ConvertOut_real_rnd_x_bs_in[28:0]);

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_ConvertOut_real_sel_x(BITSELECT,1257)@62
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_ConvertOut_real_sel_x_b = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_ConvertOut_real_rnd_x_bs_b[26:0]);

    // redist55_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_ConvertOut_real_sel_x_b_1(DELAY,1655)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist55_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_ConvertOut_real_sel_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_ConvertOut_real_sel_x_b);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_Counter_x(COUNTER,693)@61 + 1
    // low=0, high=3, step=1, init=3
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_Counter_x_i <= 2'd3;
        end
        else if (redist132_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_29_q == 1'b1)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_Counter_x_i <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_Counter_x_i) + $unsigned(2'd1);
        end
    end
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_Counter_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_Counter_x_i[1:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BitExtract1_x(BITSELECT,692)@62
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BitExtract1_x_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_Counter_x_q[1:1];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_And_x(LOGICAL,691)@62 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_And_x_qi = redist133_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_30_q & streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BitExtract1_x_b;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_And_x_delay ( .xin(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_And_x_qi), .xout(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_And_x_q), .clk(clk), .aclr(areset), .ena(1'b1) );

    // dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged(SUB,1525)@63 + 1
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_a = $unsigned({{2{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_Convert_real_sel_x_b[26]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_Convert_real_sel_x_b});
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_b = $unsigned({{2{redist55_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_ConvertOut_real_sel_x_b_1_q[26]}}, redist55_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_ConvertOut_real_sel_x_b_1_q});
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_i = dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_b;
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_a1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_And_x_q == 1'b0 ? dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_i : dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_a;
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_b1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_And_x_q == 1'b0 ? 29'b0 : dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_b;
    always @ (posedge clk)
    begin
        if (areset)
        begin
            dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_o <= 29'b0;
        end
        else
        begin
            dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_o <= $unsigned($signed(dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_a1) - $signed(dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_b1));
        end
    end
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q = dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_o[27:0];

    // redist9_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_2(DELAY,1609)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist9_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_2_q <= '0;
        end
        else
        begin
            redist9_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_2_q <= $unsigned(dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_Convert_real_sel_x(BITSELECT,1237)@63
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_Convert_real_sel_x_b = $unsigned(redist9_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_2_q[26:0]);

    // dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x(ADD,190)@63 + 1
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_a = $unsigned({{1{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_Convert_real_sel_x_b[26]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_Convert_real_sel_x_b});
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_b = $unsigned({{1{redist55_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_ConvertOut_real_sel_x_b_1_q[26]}}, redist55_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_ConvertOut_real_sel_x_b_1_q});
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_o <= $unsigned($signed(dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_a) + $signed(dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_b));
        end
    end
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_q = dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_o[27:0];

    // redist10_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_3(DELAY,1610)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist10_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_3_q <= $unsigned(redist9_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_2_q);
        end
    end

    // redist112_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_And_x_q_2(DELAY,1712)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist112_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_And_x_q_2_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_And_x_q);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_OutMux_real_x(MUX,1107)@64 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_OutMux_real_x_s = redist112_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_And_x_q_2_q;
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_OutMux_real_x_s)
                1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_OutMux_real_x_q <= redist10_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_real_x_merged_q_3_q;
                1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_OutMux_real_x_q <= dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_real_x_q;
                default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_OutMux_real_x_q <= 28'b0;
            endcase
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle_NegateRe_x(SUB,706)@65
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle_NegateRe_x_a = $unsigned({{28{GND_q[0]}}, GND_q});
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle_NegateRe_x_b = $unsigned({{1{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_OutMux_real_x_q[27]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_OutMux_real_x_q});
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle_NegateRe_x_o = $unsigned($signed(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle_NegateRe_x_a) - $signed(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle_NegateRe_x_b));
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle_NegateRe_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle_NegateRe_x_o[28:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle_NegateRe_PostCast_primWireOut_sel_x(BITSELECT,1111)@65
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle_NegateRe_PostCast_primWireOut_sel_x_b = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle_NegateRe_x_q[27:0]);

    // redist67_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle_NegateRe_PostCast_primWireOut_sel_x_b_1(DELAY,1667)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist67_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle_NegateRe_PostCast_primWireOut_sel_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle_NegateRe_PostCast_primWireOut_sel_x_b);
        end
    end

    // redist3_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_RALUT_ROM_real_x_repl_q_1(DELAY,1603)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist3_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_RALUT_ROM_real_x_repl_q_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_RALUT_ROM_real_x_repl_q);
        end
    end

    // redist4_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_RALUT_ROM_imag_x_repl_q_1(DELAY,1604)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist4_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_RALUT_ROM_imag_x_repl_q_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_RALUT_ROM_imag_x_repl_q);
        end
    end

    // redist71_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_OutMux_real_x_q_2(DELAY,1671)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist71_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_OutMux_real_x_q_2_delay_0 <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_OutMux_real_x_q);
            redist71_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_OutMux_real_x_q_2_q <= redist71_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_OutMux_real_x_q_2_delay_0;
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult2_x_merged_cma(CHAINMULTADD,1556)@57 + 5
    // in e@58
    // in g@58
    // out q@63
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult2_x_merged_cma_reset = areset;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult2_x_merged_cma_ena0 = 1'b1;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult2_x_merged_cma_ena1 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult2_x_merged_cma_ena0;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult2_x_merged_cma_ena2 = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult2_x_merged_cma_ena0;

    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult2_x_merged_cma_a0 = $unsigned(redist71_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_OutMux_real_x_q_2_q);
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult2_x_merged_cma_c0 = $unsigned(redist4_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_RALUT_ROM_imag_x_repl_q_1_q);
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult2_x_merged_cma_a1 = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation_OutMux_imag_x_q);
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult2_x_merged_cma_c1 = $unsigned(redist3_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_RALUT_ROM_real_x_repl_q_1_q);
    tennm_mac #(
        .operation_mode("m27x27"),
        .chain_inout_width(64),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(27),
        .ax_clken("0"),
        .ax_width(18),
        .signed_may("true"),
        .signed_max("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1")
    ) streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult2_x_merged_cma_DSP1 (
        .clk(clk),
        .ena({ streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult2_x_merged_cma_ena2, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult2_x_merged_cma_ena1, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult2_x_merged_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult2_x_merged_cma_a1),
        .ax(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult2_x_merged_cma_c1),
        .chainout(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult2_x_merged_cma_s1),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .disable_scanin(),
        .disable_chainout(),
        .resulta(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    tennm_mac #(
        .operation_mode("m27x27"),
        .chain_inout_width(64),
        .clear_type("none"),
        .use_chainadder("true"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(27),
        .ax_clken("0"),
        .ax_width(18),
        .signed_may("true"),
        .signed_max("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .load_const_value(16),
        .output_clken("1"),
        .result_a_width(46)
    ) streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult2_x_merged_cma_DSP0 (
        .clk(clk),
        .ena({ streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult2_x_merged_cma_ena2, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult2_x_merged_cma_ena1, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult2_x_merged_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult2_x_merged_cma_a0),
        .ax(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult2_x_merged_cma_c0),
        .loadconst(1'b1),
        .chainin(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult2_x_merged_cma_s1),
        .resulta(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult2_x_merged_cma_s0),
        .accumulate(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(46), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult2_x_merged_cma_delay0 ( .xin(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult2_x_merged_cma_s0), .xout(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult2_x_merged_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult2_x_merged_cma_q = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult2_x_merged_cma_qq0[44:0]);

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_ConvertOut_imag_rnd_x_shift(BITSHIFT,1582)@63
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_ConvertOut_imag_rnd_x_shift_qint = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult1_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagAdd_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_Mult_imagMult2_x_merged_cma_q;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_ConvertOut_imag_rnd_x_shift_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_ConvertOut_imag_rnd_x_shift_qint[44:17];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_ConvertOut_imag_rnd_x_bs(BITSELECT,1583)@63
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_ConvertOut_imag_rnd_x_bs_in = $unsigned({{1{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_ConvertOut_imag_rnd_x_shift_q[27]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_ConvertOut_imag_rnd_x_shift_q});
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_ConvertOut_imag_rnd_x_bs_b = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_ConvertOut_imag_rnd_x_bs_in[28:0]);

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_ConvertOut_imag_sel_x(BITSELECT,1256)@63
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_ConvertOut_imag_sel_x_b = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_ConvertOut_imag_rnd_x_bs_b[26:0]);

    // redist56_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_ConvertOut_imag_sel_x_b_2(DELAY,1656)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist56_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_ConvertOut_imag_sel_x_b_2_delay_0 <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_ConvertOut_imag_sel_x_b);
            redist56_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_ConvertOut_imag_sel_x_b_2_q <= redist56_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_ConvertOut_imag_sel_x_b_2_delay_0;
        end
    end

    // redist113_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_And_x_q_3(DELAY,1713)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist113_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_And_x_q_3_q <= $unsigned(redist112_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_And_x_q_2_q);
        end
    end

    // dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged(SUB,1524)@65 + 1
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_a = $unsigned({{2{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_Convert_imag_sel_x_b[26]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_Convert_imag_sel_x_b});
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_b = $unsigned({{2{redist56_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_ConvertOut_imag_sel_x_b_2_q[26]}}, redist56_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_ConvertOut_imag_sel_x_b_2_q});
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_i = dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_b;
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_a1 = redist113_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_And_x_q_3_q == 1'b0 ? dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_i : dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_a;
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_b1 = redist113_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_And_x_q_3_q == 1'b0 ? 29'b0 : dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_b;
    always @ (posedge clk)
    begin
        if (areset)
        begin
            dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_o <= 29'b0;
        end
        else
        begin
            dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_o <= $unsigned($signed(dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_a1) - $signed(dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_b1));
        end
    end
    assign dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q = dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_o[27:0];

    // redist11_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_2(DELAY,1611)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist11_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_2_q <= '0;
        end
        else
        begin
            redist11_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_2_q <= $unsigned(dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_Convert_imag_sel_x(BITSELECT,1236)@65
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_Convert_imag_sel_x_b = $unsigned(redist11_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_2_q[26:0]);

    // dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x(ADD,189)@65 + 1
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_a = $unsigned({{1{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_Convert_imag_sel_x_b[26]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_Convert_imag_sel_x_b});
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_b = $unsigned({{1{redist56_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_ConvertOut_imag_sel_x_b_2_q[26]}}, redist56_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_ConvertOut_imag_sel_x_b_2_q});
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_o <= $unsigned($signed(dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_a) + $signed(dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_b));
        end
    end
    assign dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_q = dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_o[27:0];

    // redist12_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_3(DELAY,1612)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist12_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_3_q <= $unsigned(redist11_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_2_q);
        end
    end

    // redist114_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_And_x_q_4(DELAY,1714)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist114_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_And_x_q_4_q <= $unsigned(redist113_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_And_x_q_3_q);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_OutMux_imag_x(MUX,1106)@66
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_OutMux_imag_x_s = redist114_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_And_x_q_4_q;
    always @(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_OutMux_imag_x_s or redist12_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_3_q or dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_q)
    begin
        unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_OutMux_imag_x_s)
            1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_OutMux_imag_x_q = redist12_dupName_1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_FBMux_imag_x_merged_q_3_q;
            1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_OutMux_imag_x_q = dupName_0_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_AddSubFused1_imag_x_q;
            default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_OutMux_imag_x_q = 28'b0;
        endcase
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_And_x(LOGICAL,678)@66
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_And_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BitExtract1_x_bit_select_merged_c & streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BitExtract1_x_bit_select_merged_b;

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle_Mux4_x(MUX,704)@66
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle_Mux4_x_s = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_And_x_q;
    always @(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle_Mux4_x_s or streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_OutMux_imag_x_q or redist67_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle_NegateRe_PostCast_primWireOut_sel_x_b_1_q)
    begin
        unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle_Mux4_x_s)
            1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle_Mux4_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_OutMux_imag_x_q;
            1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle_Mux4_x_q = redist67_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle_NegateRe_PostCast_primWireOut_sel_x_b_1_q;
            default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle_Mux4_x_q = 28'b0;
        endcase
    end

    // redist110_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle_Mux4_x_q_2(DELAY,1710)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist110_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle_Mux4_x_q_2_delay_0 <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle_Mux4_x_q);
            redist110_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle_Mux4_x_q_2_q <= redist110_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle_Mux4_x_q_2_delay_0;
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation_MuxA_imag_x(MUX,1098)@66 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation_MuxA_imag_x_s = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_And1_x_q;
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation_MuxA_imag_x_s)
                1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation_MuxA_imag_x_q <= redist110_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle_Mux4_x_q_2_q;
                1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation_MuxA_imag_x_q <= streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle_Mux4_x_q;
                default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation_MuxA_imag_x_q <= 28'b0;
            endcase
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation_AddSub_imag_x(ADDSUB,1096)@67 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation_AddSub_imag_x_s = redist115_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_And1_x_q_1_q;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation_AddSub_imag_x_a = $unsigned({{2{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation_MuxA_imag_x_q[27]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation_MuxA_imag_x_q});
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation_AddSub_imag_x_b = $unsigned({{2{redist110_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle_Mux4_x_q_2_q[27]}}, redist110_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle_Mux4_x_q_2_q});
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            if (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation_AddSub_imag_x_s == 1'b1)
            begin
                streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation_AddSub_imag_x_o <= $unsigned($signed(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation_AddSub_imag_x_a) + $signed(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation_AddSub_imag_x_b));
            end
            else
            begin
                streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation_AddSub_imag_x_o <= $unsigned($signed(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation_AddSub_imag_x_a) - $signed(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation_AddSub_imag_x_b));
            end
        end
    end
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation_AddSub_imag_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation_AddSub_imag_x_o[28:0];

    // redist68_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_OutMux_real_x_q_2(DELAY,1668)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist68_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_OutMux_real_x_q_2_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_OutMux_real_x_q);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle_Mux3_x(MUX,703)@66
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle_Mux3_x_s = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_And_x_q;
    always @(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle_Mux3_x_s or redist68_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_OutMux_real_x_q_2_q or streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_OutMux_imag_x_q)
    begin
        unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle_Mux3_x_s)
            1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle_Mux3_x_q = redist68_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_OutMux_real_x_q_2_q;
            1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle_Mux3_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation_OutMux_imag_x_q;
            default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle_Mux3_x_q = 28'b0;
        endcase
    end

    // redist111_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle_Mux3_x_q_2(DELAY,1711)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist111_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle_Mux3_x_q_2_delay_0 <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle_Mux3_x_q);
            redist111_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle_Mux3_x_q_2_q <= redist111_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle_Mux3_x_q_2_delay_0;
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation_MuxA_real_x(MUX,1099)@66 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation_MuxA_real_x_s = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_And1_x_q;
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation_MuxA_real_x_s)
                1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation_MuxA_real_x_q <= redist111_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle_Mux3_x_q_2_q;
                1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation_MuxA_real_x_q <= streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle_Mux3_x_q;
                default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation_MuxA_real_x_q <= 28'b0;
            endcase
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation_AddSub_real_x(ADDSUB,1097)@67 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation_AddSub_real_x_s = redist115_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_And1_x_q_1_q;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation_AddSub_real_x_a = $unsigned({{2{streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation_MuxA_real_x_q[27]}}, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation_MuxA_real_x_q});
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation_AddSub_real_x_b = $unsigned({{2{redist111_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle_Mux3_x_q_2_q[27]}}, redist111_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle_Mux3_x_q_2_q});
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            if (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation_AddSub_real_x_s == 1'b1)
            begin
                streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation_AddSub_real_x_o <= $unsigned($signed(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation_AddSub_real_x_a) + $signed(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation_AddSub_real_x_b));
            end
            else
            begin
                streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation_AddSub_real_x_o <= $unsigned($signed(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation_AddSub_real_x_a) - $signed(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation_AddSub_real_x_b));
            end
        end
    end
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation_AddSub_real_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation_AddSub_real_x_o[28:0];

    // redist151_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L0_Mux_x_q_28_offset(CONSTANT,2031)
    assign redist151_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L0_Mux_x_q_28_offset_q = $unsigned(5'b00111);

    // redist151_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L0_Mux_x_q_28_rdcnt(ADD,2032)
    assign redist151_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L0_Mux_x_q_28_rdcnt_a = {1'b0, redist151_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L0_Mux_x_q_28_wraddr_q};
    assign redist151_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L0_Mux_x_q_28_rdcnt_b = {1'b0, redist151_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L0_Mux_x_q_28_offset_q};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist151_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L0_Mux_x_q_28_rdcnt_o <= $unsigned(redist151_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L0_Mux_x_q_28_rdcnt_a) + $unsigned(redist151_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L0_Mux_x_q_28_rdcnt_b);
        end
    end
    assign redist151_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L0_Mux_x_q_28_rdcnt_q = redist151_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L0_Mux_x_q_28_rdcnt_o[5:0];

    // redist167_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_2(DELAY,1767)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist167_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_2_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_latch_1L_Mux_x(MUX,637)@30 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_latch_1L_Mux_x_s = redist167_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_2_q;
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_latch_1L_Mux_x_q <= 4'b0;
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_latch_1L_Mux_x_s)
                1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_latch_1L_Mux_x_q <= streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_latch_1L_Mux_x_q;
                1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_latch_1L_Mux_x_q <= redist169_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_drop_L1_Mux_x_q_1_q;
                default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_latch_1L_Mux_x_q <= 4'b0;
            endcase
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_latch_0L_Mux_x(MUX,635)@30 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_latch_0L_Mux_x_s = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PD_EdgeDetect_Xor_x_q;
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_latch_0L_Mux_x_q <= 4'b0;
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_latch_0L_Mux_x_s)
                1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_latch_0L_Mux_x_q <= streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_latch_0L_Mux_x_q;
                1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_latch_0L_Mux_x_q <= streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_latch_1L_Mux_x_q;
                default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_latch_0L_Mux_x_q <= 4'b0;
            endcase
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L0_Mux_x(MUX,583)@31 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L0_Mux_x_s = redist123_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PD_EdgeDetect_Xor_x_q_1_q;
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L0_Mux_x_q <= 4'b0;
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L0_Mux_x_s)
                1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L0_Mux_x_q <= streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L0_Mux_x_q;
                1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L0_Mux_x_q <= streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_latch_0L_Mux_x_q;
                default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L0_Mux_x_q <= 4'b0;
            endcase
        end
    end

    // redist151_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L0_Mux_x_q_28_wraddr(COUNTER,2030)
    // low=0, high=31, step=1, init=0
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist151_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L0_Mux_x_q_28_wraddr_i <= $unsigned(redist151_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L0_Mux_x_q_28_wraddr_i) + $unsigned(5'd1);
        end
    end
    assign redist151_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L0_Mux_x_q_28_wraddr_q = redist151_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L0_Mux_x_q_28_wraddr_i[4:0];

    // redist151_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L0_Mux_x_q_28_mem(DUALMEM,2029)
    assign redist151_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L0_Mux_x_q_28_mem_ia = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L0_Mux_x_q);
    assign redist151_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L0_Mux_x_q_28_mem_aa = redist151_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L0_Mux_x_q_28_wraddr_q;
    assign redist151_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L0_Mux_x_q_28_mem_ab = redist151_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L0_Mux_x_q_28_rdcnt_q[4:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(4),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(4),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist151_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L0_Mux_x_q_28_mem_dmem (
        .clocken0(1'b1),
        .clock0(clk),
        .address_a(redist151_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L0_Mux_x_q_28_mem_aa),
        .data_a(redist151_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L0_Mux_x_q_28_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist151_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L0_Mux_x_q_28_mem_ab),
        .q_b(redist151_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L0_Mux_x_q_28_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist151_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L0_Mux_x_q_28_mem_q = redist151_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L0_Mux_x_q_28_mem_iq[3:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L1_Mux_x(MUX,585)@59 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L1_Mux_x_s = redist138_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_27_q;
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L1_Mux_x_q <= 4'b0;
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L1_Mux_x_s)
                1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L1_Mux_x_q <= streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L1_Mux_x_q;
                1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L1_Mux_x_q <= redist151_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L0_Mux_x_q_28_mem_q;
                default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L1_Mux_x_q <= 4'b0;
            endcase
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_latch_1L_Mux_x(MUX,668)@60 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_latch_1L_Mux_x_s = redist139_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_28_q;
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_latch_1L_Mux_x_q <= 4'b0;
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_latch_1L_Mux_x_s)
                1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_latch_1L_Mux_x_q <= streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_latch_1L_Mux_x_q;
                1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_latch_1L_Mux_x_q <= streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L1_Mux_x_q;
                default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_latch_1L_Mux_x_q <= 4'b0;
            endcase
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_latch_0L_Mux_x(MUX,666)@60 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_latch_0L_Mux_x_s = redist140_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_36_q;
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_latch_0L_Mux_x_q <= 4'b0;
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_latch_0L_Mux_x_s)
                1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_latch_0L_Mux_x_q <= streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_latch_0L_Mux_x_q;
                1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_latch_0L_Mux_x_q <= streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_latch_1L_Mux_x_q;
                default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_latch_0L_Mux_x_q <= 4'b0;
            endcase
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_DelayStage_btb_drop_L0_Mux_x(MUX,654)@61 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_DelayStage_btb_drop_L0_Mux_x_s = redist141_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_37_q;
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_DelayStage_btb_drop_L0_Mux_x_q <= 4'b0;
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_DelayStage_btb_drop_L0_Mux_x_s)
                1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_DelayStage_btb_drop_L0_Mux_x_q <= streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_DelayStage_btb_drop_L0_Mux_x_q;
                1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_DelayStage_btb_drop_L0_Mux_x_q <= streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_latch_0L_Mux_x_q;
                default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_DelayStage_btb_drop_L0_Mux_x_q <= 4'b0;
            endcase
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_DelayStage_btb_drop_L1_Mux_x(MUX,656)@61 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_DelayStage_btb_drop_L1_Mux_x_s = redist142_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_41_q;
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_DelayStage_btb_drop_L1_Mux_x_q <= 4'b0;
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_DelayStage_btb_drop_L1_Mux_x_s)
                1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_DelayStage_btb_drop_L1_Mux_x_q <= streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_DelayStage_btb_drop_L1_Mux_x_q;
                1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_DelayStage_btb_drop_L1_Mux_x_q <= streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_DelayStage_btb_drop_L0_Mux_x_q;
                default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_DelayStage_btb_drop_L1_Mux_x_q <= 4'b0;
            endcase
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_latch_1L_Mux_x(MUX,699)@62 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_latch_1L_Mux_x_s = redist143_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_42_q;
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_latch_1L_Mux_x_q <= 4'b0;
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_latch_1L_Mux_x_s)
                1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_latch_1L_Mux_x_q <= streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_latch_1L_Mux_x_q;
                1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_latch_1L_Mux_x_q <= streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_DelayStage_btb_drop_L1_Mux_x_q;
                default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_latch_1L_Mux_x_q <= 4'b0;
            endcase
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_latch_0L_Mux_x(MUX,697)@62 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_latch_0L_Mux_x_s = redist144_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_44_q;
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_latch_0L_Mux_x_q <= 4'b0;
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_latch_0L_Mux_x_s)
                1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_latch_0L_Mux_x_q <= streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_latch_0L_Mux_x_q;
                1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_latch_0L_Mux_x_q <= streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_latch_1L_Mux_x_q;
                default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_latch_0L_Mux_x_q <= 4'b0;
            endcase
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_DelayStage_btb_drop_L0_Mux_x(MUX,685)@63 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_DelayStage_btb_drop_L0_Mux_x_s = redist145_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_45_q;
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_DelayStage_btb_drop_L0_Mux_x_q <= 4'b0;
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_DelayStage_btb_drop_L0_Mux_x_s)
                1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_DelayStage_btb_drop_L0_Mux_x_q <= streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_DelayStage_btb_drop_L0_Mux_x_q;
                1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_DelayStage_btb_drop_L0_Mux_x_q <= streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_latch_0L_Mux_x_q;
                default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_DelayStage_btb_drop_L0_Mux_x_q <= 4'b0;
            endcase
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_DelayStage_btb_drop_L1_Mux_x(MUX,687)@63 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_DelayStage_btb_drop_L1_Mux_x_s = redist146_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_46_q;
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_DelayStage_btb_drop_L1_Mux_x_q <= 4'b0;
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_DelayStage_btb_drop_L1_Mux_x_s)
                1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_DelayStage_btb_drop_L1_Mux_x_q <= streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_DelayStage_btb_drop_L1_Mux_x_q;
                1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_DelayStage_btb_drop_L1_Mux_x_q <= streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_DelayStage_btb_drop_L0_Mux_x_q;
                default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_DelayStage_btb_drop_L1_Mux_x_q <= 4'b0;
            endcase
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_SizeLUT_x(LOOKUP,224)@64 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_DelayStage_btb_drop_L1_Mux_x_q)
                4'b0000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_SizeLUT_x_q <= 4'b1100;
                4'b0001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_SizeLUT_x_q <= 4'b1011;
                4'b0010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_SizeLUT_x_q <= 4'b1010;
                4'b0011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_SizeLUT_x_q <= 4'b1001;
                4'b0100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_SizeLUT_x_q <= 4'b1000;
                4'b0101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_SizeLUT_x_q <= 4'b0111;
                4'b0110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_SizeLUT_x_q <= 4'b0110;
                4'b0111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_SizeLUT_x_q <= 4'b0101;
                4'b1000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_SizeLUT_x_q <= 4'b0100;
                4'b1001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_SizeLUT_x_q <= 4'b0011;
                4'b1010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_SizeLUT_x_q <= 4'b0010;
                4'b1011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_SizeLUT_x_q <= 4'b0001;
                4'b1100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_SizeLUT_x_q <= 4'b0000;
                4'b1101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_SizeLUT_x_q <= 4'b0000;
                4'b1110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_SizeLUT_x_q <= 4'b0000;
                4'b1111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_SizeLUT_x_q <= 4'b0000;
                default : begin
                              // unreachable
                              streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_SizeLUT_x_q <= 4'bxxxx;
                          end
            endcase
        end
    end

    // redist226_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_SizeLUT_x_q_4(DELAY,1826)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist226_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_SizeLUT_x_q_4_delay_0 <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_SizeLUT_x_q);
            redist226_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_SizeLUT_x_q_4_delay_1 <= redist226_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_SizeLUT_x_q_4_delay_0;
            redist226_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_SizeLUT_x_q_4_q <= redist226_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_SizeLUT_x_q_4_delay_1;
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_Const_x(CONSTANT,922)
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_Const_x_q = $unsigned(13'b1000000000000);

    // Add_bit_select(BITSELECT,1402)@65
    assign Add_bit_select_b = {1'b0, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_SizeLUT_x_q[3:0]};

    // Add_PostCast_primWireOut_sel_x(BITSELECT,166)@65
    assign Add_PostCast_primWireOut_sel_x_b = Add_bit_select_b[3:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_BitCombine_x(BITJOIN,920)@65
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_BitCombine_x_q = {streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_BitExtract_x_b, Add_PostCast_primWireOut_sel_x_b};

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_StepLUT_x(LOOKUP,925)@65
    always @(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_BitCombine_x_q)
    begin
        // Begin reserved scope level
        unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_BitCombine_x_q)
            5'b00000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_StepLUT_x_q = 13'b0000000000000;
            5'b00001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_StepLUT_x_q = 13'b0000000000000;
            5'b00010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_StepLUT_x_q = 13'b0000000000000;
            5'b00011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_StepLUT_x_q = 13'b0000000000000;
            5'b00100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_StepLUT_x_q = 13'b0000000000000;
            5'b00101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_StepLUT_x_q = 13'b0000000000000;
            5'b00110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_StepLUT_x_q = 13'b0000000000000;
            5'b00111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_StepLUT_x_q = 13'b0000000000000;
            5'b01000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_StepLUT_x_q = 13'b0000000000000;
            5'b01001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_StepLUT_x_q = 13'b0000000000000;
            5'b01010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_StepLUT_x_q = 13'b0000000000000;
            5'b01011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_StepLUT_x_q = 13'b0000000000000;
            5'b01100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_StepLUT_x_q = 13'b0000000000000;
            5'b01101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_StepLUT_x_q = 13'b0000000000000;
            5'b01110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_StepLUT_x_q = 13'b0000000000000;
            5'b01111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_StepLUT_x_q = 13'b0000000000000;
            5'b10000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_StepLUT_x_q = 13'b1000000000000;
            5'b10001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_StepLUT_x_q = 13'b0100000000000;
            5'b10010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_StepLUT_x_q = 13'b0010000000000;
            5'b10011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_StepLUT_x_q = 13'b0001000000000;
            5'b10100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_StepLUT_x_q = 13'b0000100000000;
            5'b10101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_StepLUT_x_q = 13'b0000010000000;
            5'b10110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_StepLUT_x_q = 13'b0000001000000;
            5'b10111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_StepLUT_x_q = 13'b0000000100000;
            5'b11000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_StepLUT_x_q = 13'b0000000010000;
            5'b11001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_StepLUT_x_q = 13'b0000000001000;
            5'b11010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_StepLUT_x_q = 13'b0000000000100;
            5'b11011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_StepLUT_x_q = 13'b0000000000010;
            5'b11100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_StepLUT_x_q = 13'b0000000000001;
            5'b11101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_StepLUT_x_q = 13'b0000000000001;
            5'b11110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_StepLUT_x_q = 13'b0000000000001;
            5'b11111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_StepLUT_x_q = 13'b0000000000001;
            default : begin
                          // unreachable
                          streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_StepLUT_x_q = 13'bxxxxxxxxxxxxx;
                      end
        endcase
        // End reserved scope level
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_AddSLoad_x(ADD,918)@65
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_AddSLoad_x_a = {1'b0, redist61_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_AddSLoad_x_b = {1'b0, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_StepLUT_x_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_AddSLoad_x_i = {1'b0, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_Const_x_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_AddSLoad_x_a1 = redist147_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_48_q == 1'b1 ? streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_AddSLoad_x_i : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_AddSLoad_x_a;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_AddSLoad_x_b1 = redist147_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_48_q == 1'b1 ? 14'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_AddSLoad_x_b;
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_AddSLoad_x_o = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_AddSLoad_x_a1) + $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_AddSLoad_x_b1);
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_AddSLoad_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_AddSLoad_x_o[13:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_AddSLoad_PostCast_primWireOut_sel_x(BITSELECT,1213)@65
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_AddSLoad_PostCast_primWireOut_sel_x_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_AddSLoad_x_q[12:0];

    // redist61_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_AddSLoad_PostCast_primWireOut_sel_x_b_1(DELAY,1661)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist61_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist61_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_AddSLoad_PostCast_primWireOut_sel_x_b);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_BitExtract_x(BITSELECT,921)@66
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_BitExtract_x_b = redist61_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_AddSLoad_PostCast_primWireOut_sel_x_b_1_q[12:12];

    // redist240_Add_PostCast_primWireOut_sel_x_b_1(DELAY,1840)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist240_Add_PostCast_primWireOut_sel_x_b_1_q <= $unsigned(Add_PostCast_primWireOut_sel_x_b);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_BitCombine_x(BITJOIN,913)@66
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_BitCombine_x_q = {streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM_BitExtract_x_b, redist240_Add_PostCast_primWireOut_sel_x_b_1_q};

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_StepLUT_x(LOOKUP,917)@66 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_BitCombine_x_q)
                5'b00000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_StepLUT_x_q <= 13'b0000000000000;
                5'b00001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_StepLUT_x_q <= 13'b0000000000000;
                5'b00010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_StepLUT_x_q <= 13'b0000000000000;
                5'b00011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_StepLUT_x_q <= 13'b0000000000000;
                5'b00100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_StepLUT_x_q <= 13'b0000000000000;
                5'b00101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_StepLUT_x_q <= 13'b0000000000000;
                5'b00110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_StepLUT_x_q <= 13'b0000000000000;
                5'b00111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_StepLUT_x_q <= 13'b0000000000000;
                5'b01000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_StepLUT_x_q <= 13'b0000000000000;
                5'b01001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_StepLUT_x_q <= 13'b0000000000000;
                5'b01010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_StepLUT_x_q <= 13'b0000000000000;
                5'b01011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_StepLUT_x_q <= 13'b0000000000000;
                5'b01100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_StepLUT_x_q <= 13'b0000000000000;
                5'b01101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_StepLUT_x_q <= 13'b0000000000000;
                5'b01110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_StepLUT_x_q <= 13'b0000000000000;
                5'b01111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_StepLUT_x_q <= 13'b0000000000000;
                5'b10000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_StepLUT_x_q <= 13'b1000000000000;
                5'b10001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_StepLUT_x_q <= 13'b0100000000000;
                5'b10010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_StepLUT_x_q <= 13'b0010000000000;
                5'b10011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_StepLUT_x_q <= 13'b0001000000000;
                5'b10100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_StepLUT_x_q <= 13'b0000100000000;
                5'b10101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_StepLUT_x_q <= 13'b0000010000000;
                5'b10110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_StepLUT_x_q <= 13'b0000001000000;
                5'b10111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_StepLUT_x_q <= 13'b0000000100000;
                5'b11000 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_StepLUT_x_q <= 13'b0000000010000;
                5'b11001 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_StepLUT_x_q <= 13'b0000000001000;
                5'b11010 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_StepLUT_x_q <= 13'b0000000000100;
                5'b11011 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_StepLUT_x_q <= 13'b0000000000010;
                5'b11100 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_StepLUT_x_q <= 13'b0000000000001;
                5'b11101 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_StepLUT_x_q <= 13'b0000000000001;
                5'b11110 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_StepLUT_x_q <= 13'b0000000000001;
                5'b11111 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_StepLUT_x_q <= 13'b0000000000001;
                default : begin
                              // unreachable
                              streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_StepLUT_x_q <= 13'bxxxxxxxxxxxxx;
                          end
            endcase
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_Add_x(ADD,911)@67
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_Add_x_a = {2'b00, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_BitExtract1_x_bit_select_merged_c};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_Add_x_b = {1'b0, streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_StepLUT_x_q};
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_Add_x_o = $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_Add_x_a) + $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_Add_x_b);
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_Add_x_q = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_Add_x_o[13:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_Add_PostCast_primWireOut_sel_x(BITSELECT,1210)@67
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_Add_PostCast_primWireOut_sel_x_b = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_Add_x_q[12:0];

    // redist62_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_Add_PostCast_primWireOut_sel_x_b_1(DELAY,1662)
    always @ (posedge clk)
    begin
        if (areset)
        begin
            redist62_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_Add_PostCast_primWireOut_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist62_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_Add_PostCast_primWireOut_sel_x_b_1_q <= $unsigned(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_Add_PostCast_primWireOut_sel_x_b);
        end
    end

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_BitExtract1_x_bit_select_merged(BITSELECT,1597)@68
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_BitExtract1_x_bit_select_merged_b = redist62_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_Add_PostCast_primWireOut_sel_x_b_1_q[12:12];
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_BitExtract1_x_bit_select_merged_c = redist62_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_Add_PostCast_primWireOut_sel_x_b_1_q[11:0];

    // redist149_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_51(DELAY,1749)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist149_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_51_q <= $unsigned(redist148_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_50_q);
        end
    end

    // redist245_FIFO_q_50_rdcnt(ADD,2072)
    assign redist245_FIFO_q_50_rdcnt_a = {1'b0, redist245_FIFO_q_50_wraddr_q};
    assign redist245_FIFO_q_50_rdcnt_b = {1'b0, redist231_channel_FFT1_in_cunroll_x_in_2_c_tpl_17_offset_q};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist245_FIFO_q_50_rdcnt_o <= $unsigned(redist245_FIFO_q_50_rdcnt_a) + $unsigned(redist245_FIFO_q_50_rdcnt_b);
        end
    end
    assign redist245_FIFO_q_50_rdcnt_q = redist245_FIFO_q_50_rdcnt_o[4:0];

    // redist245_FIFO_q_50_split_0_rdcnt(ADD,2084)
    assign redist245_FIFO_q_50_split_0_rdcnt_a = {1'b0, redist245_FIFO_q_50_split_0_wraddr_q};
    assign redist245_FIFO_q_50_split_0_rdcnt_b = {1'b0, redist242_FIFO3_q_50_split_0_offset_q};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist245_FIFO_q_50_split_0_rdcnt_o <= $unsigned(redist245_FIFO_q_50_split_0_rdcnt_a) + $unsigned(redist245_FIFO_q_50_split_0_rdcnt_b);
        end
    end
    assign redist245_FIFO_q_50_split_0_rdcnt_q = redist245_FIFO_q_50_split_0_rdcnt_o[5:0];

    // redist231_channel_FFT1_in_cunroll_x_in_2_c_tpl_17_rdcnt(ADD,2036)
    assign redist231_channel_FFT1_in_cunroll_x_in_2_c_tpl_17_rdcnt_a = {1'b0, redist231_channel_FFT1_in_cunroll_x_in_2_c_tpl_17_wraddr_q};
    assign redist231_channel_FFT1_in_cunroll_x_in_2_c_tpl_17_rdcnt_b = {1'b0, redist231_channel_FFT1_in_cunroll_x_in_2_c_tpl_17_offset_q};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist231_channel_FFT1_in_cunroll_x_in_2_c_tpl_17_rdcnt_o <= $unsigned(redist231_channel_FFT1_in_cunroll_x_in_2_c_tpl_17_rdcnt_a) + $unsigned(redist231_channel_FFT1_in_cunroll_x_in_2_c_tpl_17_rdcnt_b);
        end
    end
    assign redist231_channel_FFT1_in_cunroll_x_in_2_c_tpl_17_rdcnt_q = redist231_channel_FFT1_in_cunroll_x_in_2_c_tpl_17_rdcnt_o[4:0];

    // redist231_channel_FFT1_in_cunroll_x_in_2_c_tpl_17_wraddr(COUNTER,2034)
    // low=0, high=15, step=1, init=0
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist231_channel_FFT1_in_cunroll_x_in_2_c_tpl_17_wraddr_i <= $unsigned(redist231_channel_FFT1_in_cunroll_x_in_2_c_tpl_17_wraddr_i) + $unsigned(4'd1);
        end
    end
    assign redist231_channel_FFT1_in_cunroll_x_in_2_c_tpl_17_wraddr_q = redist231_channel_FFT1_in_cunroll_x_in_2_c_tpl_17_wraddr_i[3:0];

    // redist231_channel_FFT1_in_cunroll_x_in_2_c_tpl_17_mem(DUALMEM,2033)
    assign redist231_channel_FFT1_in_cunroll_x_in_2_c_tpl_17_mem_ia = $unsigned(in_2_c_tpl);
    assign redist231_channel_FFT1_in_cunroll_x_in_2_c_tpl_17_mem_aa = redist231_channel_FFT1_in_cunroll_x_in_2_c_tpl_17_wraddr_q;
    assign redist231_channel_FFT1_in_cunroll_x_in_2_c_tpl_17_mem_ab = redist231_channel_FFT1_in_cunroll_x_in_2_c_tpl_17_rdcnt_q[3:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(8),
        .widthad_a(4),
        .numwords_a(16),
        .width_b(8),
        .widthad_b(4),
        .numwords_b(16),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist231_channel_FFT1_in_cunroll_x_in_2_c_tpl_17_mem_dmem (
        .clocken0(1'b1),
        .clock0(clk),
        .address_a(redist231_channel_FFT1_in_cunroll_x_in_2_c_tpl_17_mem_aa),
        .data_a(redist231_channel_FFT1_in_cunroll_x_in_2_c_tpl_17_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist231_channel_FFT1_in_cunroll_x_in_2_c_tpl_17_mem_ab),
        .q_b(redist231_channel_FFT1_in_cunroll_x_in_2_c_tpl_17_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist231_channel_FFT1_in_cunroll_x_in_2_c_tpl_17_mem_q = redist231_channel_FFT1_in_cunroll_x_in_2_c_tpl_17_mem_iq[7:0];

    // FIFO(FIFO,161)@17
    assign FIFO_reset = areset;
    scfifo #(
        .add_ram_output_register("ON"),
        .almost_empty_value(4),
        .almost_full_value(8),
        .intended_device_family("Agilex 7"),
        .lpm_numwords(8),
        .lpm_showahead("ON"),
        .lpm_type("scfifo"),
        .lpm_width(8),
        .lpm_widthu(3),
        .overflow_checking("ON"),
        .underflow_checking("ON"),
        .use_eab("ON")
    ) FIFO_fifo (
        .aclr(1'b0),
        .sclr(FIFO_reset),
        .clock(clk),
        .rdreq(streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q[0]),
        .wrreq(redist228_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_RISING_EDGE1_And_x_q_17_q[0]),
        .data(redist231_channel_FFT1_in_cunroll_x_in_2_c_tpl_17_mem_q),
        .almost_full(FIFO_f[0]),
        .almost_empty(FIFO_t[0]),
        .empty(FIFO_empty[0]),
        .q(FIFO_q),
        .full(),
        .usedw(),
        .eccstatus()
    );
    assign FIFO_e = ~ (FIFO_t);
    assign FIFO_v = ~ (FIFO_empty);

    // redist245_FIFO_q_50_split_0_wraddr(COUNTER,2082)
    // low=0, high=31, step=1, init=0
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist245_FIFO_q_50_split_0_wraddr_i <= $unsigned(redist245_FIFO_q_50_split_0_wraddr_i) + $unsigned(5'd1);
        end
    end
    assign redist245_FIFO_q_50_split_0_wraddr_q = redist245_FIFO_q_50_split_0_wraddr_i[4:0];

    // redist245_FIFO_q_50_split_0_mem(DUALMEM,2081)
    assign redist245_FIFO_q_50_split_0_mem_ia = $unsigned(FIFO_q);
    assign redist245_FIFO_q_50_split_0_mem_aa = redist245_FIFO_q_50_split_0_wraddr_q;
    assign redist245_FIFO_q_50_split_0_mem_ab = redist245_FIFO_q_50_split_0_rdcnt_q[4:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(8),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(8),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist245_FIFO_q_50_split_0_mem_dmem (
        .clocken0(1'b1),
        .clock0(clk),
        .address_a(redist245_FIFO_q_50_split_0_mem_aa),
        .data_a(redist245_FIFO_q_50_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist245_FIFO_q_50_split_0_mem_ab),
        .q_b(redist245_FIFO_q_50_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist245_FIFO_q_50_split_0_mem_q = redist245_FIFO_q_50_split_0_mem_iq[7:0];

    // redist245_FIFO_q_50_wraddr(COUNTER,2070)
    // low=0, high=15, step=1, init=0
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist245_FIFO_q_50_wraddr_i <= $unsigned(redist245_FIFO_q_50_wraddr_i) + $unsigned(4'd1);
        end
    end
    assign redist245_FIFO_q_50_wraddr_q = redist245_FIFO_q_50_wraddr_i[3:0];

    // redist245_FIFO_q_50_mem(DUALMEM,2069)
    assign redist245_FIFO_q_50_mem_ia = $unsigned(redist245_FIFO_q_50_split_0_mem_q);
    assign redist245_FIFO_q_50_mem_aa = redist245_FIFO_q_50_wraddr_q;
    assign redist245_FIFO_q_50_mem_ab = redist245_FIFO_q_50_rdcnt_q[3:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(8),
        .widthad_a(4),
        .numwords_a(16),
        .width_b(8),
        .widthad_b(4),
        .numwords_b(16),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist245_FIFO_q_50_mem_dmem (
        .clocken0(1'b1),
        .clock0(clk),
        .address_a(redist245_FIFO_q_50_mem_aa),
        .data_a(redist245_FIFO_q_50_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist245_FIFO_q_50_mem_ab),
        .q_b(redist245_FIFO_q_50_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist245_FIFO_q_50_mem_q = redist245_FIFO_q_50_mem_iq[7:0];

    // streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L_Mux_x(MUX,926)@67 + 1
    assign streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L_Mux_x_s = redist148_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_50_q;
    always @ (posedge clk)
    begin
        if (areset)
        begin
            streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L_Mux_x_q <= 8'b0;
        end
        else
        begin
            unique case (streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L_Mux_x_s)
                1'b0 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L_Mux_x_q <= streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L_Mux_x_q;
                1'b1 : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L_Mux_x_q <= redist245_FIFO_q_50_mem_q;
                default : streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L_Mux_x_q <= 8'b0;
            endcase
        end
    end

    // redist136_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_39(DELAY,1736)
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            redist136_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_39_delay_0 <= $unsigned(redist135_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_36_q);
            redist136_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_39_delay_1 <= redist136_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_39_delay_0;
            redist136_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_39_q <= redist136_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_39_delay_1;
        end
    end

    // channel_FFT1_out_cunroll_x(PORTOUT,168)@68 + 1
    assign out_1_qv_tpl = redist136_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM_BitExtract_x_b_39_q;
    assign out_2_qc_tpl = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L_Mux_x_q;
    assign out_3_qsop_tpl = redist149_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect_Xor_x_q_51_q;
    assign out_4_qeop_tpl = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD_BitExtract1_x_bit_select_merged_b;
    assign out_5_qsize_tpl = redist226_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_SizeLUT_x_q_4_q;
    assign out_6_real_q_tpl = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation_AddSub_real_x_q;
    assign out_6_imag_q_tpl = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation_AddSub_imag_x_q;
    assign out_7_qnsc_tpl = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L1_Mux_x_q;
    assign out_8_time_out_tpl = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L2_Mux_x_q;
    assign out_9_eAxC_tpl = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L3_Mux_x_q;
    assign out_10_metadata_sym_tpl = streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L4_Mux_x_q;

endmodule
