Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Dec  5 20:49:55 2018
| Host         : Theory running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Game_Top_Level_timing_summary_routed.rpt -pb Game_Top_Level_timing_summary_routed.pb -rpx Game_Top_Level_timing_summary_routed.rpx -warn_on_violation
| Design       : Game_Top_Level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: reset (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.123        0.000                      0                 1068        0.136        0.000                      0                 1068        4.020        0.000                       0                   587  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.123        0.000                      0                 1029        0.136        0.000                      0                 1029        4.020        0.000                       0                   587  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.399        0.000                      0                   39        0.730        0.000                      0                   39  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 VGA/VGA_SYNC/current_ver_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/Border/Horizontal/red_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.833ns  (logic 2.125ns (21.612%)  route 7.708ns (78.388%))
  Logic Levels:           10  (LUT2=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.557     5.078    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X12Y30         FDCE                                         r  VGA/VGA_SYNC/current_ver_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDCE (Prop_fdce_C_Q)         0.478     5.556 f  VGA/VGA_SYNC/current_ver_pos_reg[2]/Q
                         net (fo=67, routed)          0.708     6.265    VGA/VGA_SYNC/current_ver_pos_reg[3]_0[2]
    SLICE_X12Y30         LUT5 (Prop_lut5_I3_O)        0.301     6.566 r  VGA/VGA_SYNC/i__i_6__0/O
                         net (fo=15, routed)          0.688     7.254    VGA/VGA_SYNC/i__i_6__0_n_0
    SLICE_X15Y30         LUT5 (Prop_lut5_I2_O)        0.124     7.378 r  VGA/VGA_SYNC/i__i_8__0/O
                         net (fo=50, routed)          1.128     8.506    VGA/VGA_SYNC/count_reg[0]_0
    SLICE_X14Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.630 r  VGA/VGA_SYNC/i__i_1__7/O
                         net (fo=92, routed)          0.837     9.467    VGA/VGA_SYNC/red_reg[3]_2
    SLICE_X12Y28         LUT2 (Prop_lut2_I1_O)        0.150     9.617 r  VGA/VGA_SYNC/i__i_2__6/O
                         net (fo=8, routed)           0.971    10.588    VGA/Border/Horizontal/Top_Pulses[19].pulse_n/high/current_ver_pos_reg[8]_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I5_O)        0.328    10.916 r  VGA/Border/Horizontal/Top_Pulses[19].pulse_n/high/i_/i_/i_/O
                         net (fo=1, routed)           0.767    11.683    VGA/VGA_SYNC/i_red4_84[0]
    SLICE_X15Y36         LUT6 (Prop_lut6_I3_O)        0.124    11.807 r  VGA/VGA_SYNC/red[3]_i_74/O
                         net (fo=2, routed)           1.024    12.831    VGA/VGA_SYNC/red[3]_i_74_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I0_O)        0.124    12.955 r  VGA/VGA_SYNC/red[3]_i_37/O
                         net (fo=1, routed)           0.495    13.450    VGA/VGA_SYNC/red[3]_i_37_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I3_O)        0.124    13.574 f  VGA/VGA_SYNC/red[3]_i_11/O
                         net (fo=1, routed)           0.660    14.235    VGA/VGA_SYNC/red[3]_i_11_n_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I0_O)        0.124    14.359 r  VGA/VGA_SYNC/red[3]_i_3/O
                         net (fo=1, routed)           0.428    14.787    VGA/VGA_SYNC/red[3]_i_3_n_0
    SLICE_X28Y31         LUT6 (Prop_lut6_I1_O)        0.124    14.911 r  VGA/VGA_SYNC/red[3]_i_1__8/O
                         net (fo=1, routed)           0.000    14.911    VGA/Border/Horizontal/red_reg[3]_91
    SLICE_X28Y31         FDPE                                         r  VGA/Border/Horizontal/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.437    14.778    VGA/Border/Horizontal/clk_IBUF_BUFG
    SLICE_X28Y31         FDPE                                         r  VGA/Border/Horizontal/red_reg[3]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X28Y31         FDPE (Setup_fdpe_C_D)        0.031    15.034    VGA/Border/Horizontal/red_reg[3]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -14.911    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.293ns  (required time - arrival time)
  Source:                 VGA/VGA_SYNC/current_ver_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/Border/Vertical/red_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.654ns  (logic 1.967ns (20.374%)  route 7.687ns (79.626%))
  Logic Levels:           9  (LUT2=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.557     5.078    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X12Y30         FDCE                                         r  VGA/VGA_SYNC/current_ver_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDCE (Prop_fdce_C_Q)         0.478     5.556 r  VGA/VGA_SYNC/current_ver_pos_reg[2]/Q
                         net (fo=67, routed)          0.708     6.265    VGA/VGA_SYNC/current_ver_pos_reg[3]_0[2]
    SLICE_X12Y30         LUT5 (Prop_lut5_I3_O)        0.301     6.566 f  VGA/VGA_SYNC/i__i_6__0/O
                         net (fo=15, routed)          0.688     7.254    VGA/VGA_SYNC/i__i_6__0_n_0
    SLICE_X15Y30         LUT5 (Prop_lut5_I2_O)        0.124     7.378 f  VGA/VGA_SYNC/i__i_8__0/O
                         net (fo=50, routed)          0.799     8.177    VGA/VGA_SYNC/count_reg[0]_0
    SLICE_X13Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.301 f  VGA/VGA_SYNC/i__i_7/O
                         net (fo=121, routed)         1.107     9.408    VGA/VGA_SYNC/scan_line_y[2]
    SLICE_X14Y26         LUT2 (Prop_lut2_I0_O)        0.124     9.532 r  VGA/VGA_SYNC/i__i_1__12/O
                         net (fo=18, routed)          1.062    10.594    VGA/Border/current_ver_pos_reg[8]_13
    SLICE_X34Y24         LUT5 (Prop_lut5_I4_O)        0.116    10.710 r  VGA/Border/red[3]_i_117/O
                         net (fo=2, routed)           0.838    11.548    VGA/VGA_SYNC/current_ver_pos_reg[8]_40
    SLICE_X34Y24         LUT6 (Prop_lut6_I4_O)        0.328    11.876 r  VGA/VGA_SYNC/red[3]_i_66__0/O
                         net (fo=1, routed)           0.718    12.594    VGA/VGA_SYNC/red[3]_i_66__0_n_0
    SLICE_X34Y21         LUT6 (Prop_lut6_I4_O)        0.124    12.718 r  VGA/VGA_SYNC/red[3]_i_18__0/O
                         net (fo=1, routed)           1.186    13.904    VGA/VGA_SYNC/red[3]_i_18__0_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I4_O)        0.124    14.028 r  VGA/VGA_SYNC/red[3]_i_3__0/O
                         net (fo=1, routed)           0.581    14.609    VGA/VGA_SYNC/red[3]_i_3__0_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I1_O)        0.124    14.733 r  VGA/VGA_SYNC/red[3]_i_1__0__0/O
                         net (fo=1, routed)           0.000    14.733    VGA/Border/Vertical/p_0_in[0]
    SLICE_X31Y25         FDPE                                         r  VGA/Border/Vertical/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.428    14.769    VGA/Border/Vertical/clk_IBUF_BUFG
    SLICE_X31Y25         FDPE                                         r  VGA/Border/Vertical/red_reg[3]/C
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X31Y25         FDPE (Setup_fdpe_C_D)        0.032    15.026    VGA/Border/Vertical/red_reg[3]
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -14.733    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 VGA/VGA_SYNC/current_ver_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/PlayerNo2/Player/Letter_R/red_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.040ns  (logic 2.274ns (25.156%)  route 6.766ns (74.844%))
  Logic Levels:           8  (LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.551     5.072    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X13Y26         FDCE                                         r  VGA/VGA_SYNC/current_ver_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDCE (Prop_fdce_C_Q)         0.419     5.491 r  VGA/VGA_SYNC/current_ver_pos_reg[9]/Q
                         net (fo=6, routed)           0.982     6.474    VGA/VGA_SYNC/current_ver_pos_reg__0[9]
    SLICE_X11Y29         LUT6 (Prop_lut6_I5_O)        0.299     6.773 f  VGA/VGA_SYNC/i__i_7__0/O
                         net (fo=58, routed)          0.802     7.574    VGA/VGA_SYNC/count_reg[0]
    SLICE_X13Y31         LUT6 (Prop_lut6_I0_O)        0.124     7.698 f  VGA/VGA_SYNC/i__i_2__3/O
                         net (fo=142, routed)         1.146     8.844    VGA/VGA_SYNC/green_reg[3]_1
    SLICE_X12Y34         LUT3 (Prop_lut3_I2_O)        0.148     8.992 r  VGA/VGA_SYNC/green[3]_i_5__0/O
                         net (fo=7, routed)           0.887     9.879    VGA/VGA_SYNC/green[3]_i_5__0_n_0
    SLICE_X7Y34          LUT3 (Prop_lut3_I0_O)        0.354    10.233 r  VGA/VGA_SYNC/red[3]_i_13__3/O
                         net (fo=2, routed)           1.140    11.373    VGA/VGA_SYNC/red[3]_i_13__3_n_0
    SLICE_X13Y28         LUT5 (Prop_lut5_I0_O)        0.355    11.728 r  VGA/VGA_SYNC/char_red[3]_i_6__0/O
                         net (fo=2, routed)           0.965    12.693    VGA/VGA_SYNC/char_red[3]_i_6__0_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I5_O)        0.327    13.020 r  VGA/VGA_SYNC/red[3]_i_10__3/O
                         net (fo=1, routed)           0.424    13.444    VGA/VGA_SYNC/red[3]_i_10__3_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I5_O)        0.124    13.568 r  VGA/VGA_SYNC/red[3]_i_2__3/O
                         net (fo=1, routed)           0.420    13.988    VGA/Player/Letter_R/red0[3]
    SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.124    14.112 r  VGA/red[3]_i_1__0/O
                         net (fo=1, routed)           0.000    14.112    VGA/PlayerNo2/Player/Letter_R/red_reg[3]_0
    SLICE_X6Y40          FDPE                                         r  VGA/PlayerNo2/Player/Letter_R/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.515    14.856    VGA/PlayerNo2/Player/Letter_R/clk_IBUF_BUFG
    SLICE_X6Y40          FDPE                                         r  VGA/PlayerNo2/Player/Letter_R/red_reg[3]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X6Y40          FDPE (Setup_fdpe_C_D)        0.081    15.162    VGA/PlayerNo2/Player/Letter_R/red_reg[3]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -14.112    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.064ns  (required time - arrival time)
  Source:                 VGA/VGA_SYNC/current_ver_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/PlayerNo4/Player/Letter_R/red_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.949ns  (logic 1.399ns (15.634%)  route 7.550ns (84.366%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.557     5.078    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X12Y30         FDCE                                         r  VGA/VGA_SYNC/current_ver_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDCE (Prop_fdce_C_Q)         0.478     5.556 r  VGA/VGA_SYNC/current_ver_pos_reg[2]/Q
                         net (fo=67, routed)          0.708     6.265    VGA/VGA_SYNC/current_ver_pos_reg[3]_0[2]
    SLICE_X12Y30         LUT5 (Prop_lut5_I3_O)        0.301     6.566 f  VGA/VGA_SYNC/i__i_6__0/O
                         net (fo=15, routed)          0.688     7.254    VGA/VGA_SYNC/i__i_6__0_n_0
    SLICE_X15Y30         LUT5 (Prop_lut5_I2_O)        0.124     7.378 f  VGA/VGA_SYNC/i__i_8__0/O
                         net (fo=50, routed)          1.128     8.506    VGA/VGA_SYNC/count_reg[0]_0
    SLICE_X14Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.630 f  VGA/VGA_SYNC/i__i_1__7/O
                         net (fo=92, routed)          1.907    10.536    VGA/VGA_SYNC/red_reg[3]_2
    SLICE_X36Y21         LUT2 (Prop_lut2_I0_O)        0.124    10.660 f  VGA/VGA_SYNC/i__i_1__16/O
                         net (fo=6, routed)           2.154    12.814    VGA/VGA_SYNC/red_reg[3]_17
    SLICE_X11Y35         LUT6 (Prop_lut6_I1_O)        0.124    12.938 r  VGA/VGA_SYNC/red[3]_i_5__3/O
                         net (fo=1, routed)           0.964    13.903    VGA/VGA_SYNC_n_192
    SLICE_X10Y38         LUT6 (Prop_lut6_I3_O)        0.124    14.027 r  VGA/red[3]_i_1__2__0/O
                         net (fo=1, routed)           0.000    14.027    VGA/PlayerNo4/Player/Letter_R/red_reg[3]_1
    SLICE_X10Y38         FDPE                                         r  VGA/PlayerNo4/Player/Letter_R/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.448    14.789    VGA/PlayerNo4/Player/Letter_R/clk_IBUF_BUFG
    SLICE_X10Y38         FDPE                                         r  VGA/PlayerNo4/Player/Letter_R/red_reg[3]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X10Y38         FDPE (Setup_fdpe_C_D)        0.077    15.091    VGA/PlayerNo4/Player/Letter_R/red_reg[3]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -14.027    
  -------------------------------------------------------------------
                         slack                                  1.064    

Slack (MET) :             1.098ns  (required time - arrival time)
  Source:                 VGA/VGA_SYNC/current_ver_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/PlayerNo2/char_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.934ns  (logic 2.007ns (22.465%)  route 6.927ns (77.535%))
  Logic Levels:           9  (LUT2=1 LUT5=2 LUT6=6)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.557     5.078    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X12Y30         FDCE                                         r  VGA/VGA_SYNC/current_ver_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDCE (Prop_fdce_C_Q)         0.478     5.556 r  VGA/VGA_SYNC/current_ver_pos_reg[2]/Q
                         net (fo=67, routed)          0.708     6.265    VGA/VGA_SYNC/current_ver_pos_reg[3]_0[2]
    SLICE_X12Y30         LUT5 (Prop_lut5_I3_O)        0.301     6.566 f  VGA/VGA_SYNC/i__i_6__0/O
                         net (fo=15, routed)          0.688     7.254    VGA/VGA_SYNC/i__i_6__0_n_0
    SLICE_X15Y30         LUT5 (Prop_lut5_I2_O)        0.124     7.378 f  VGA/VGA_SYNC/i__i_8__0/O
                         net (fo=50, routed)          0.587     7.965    VGA/VGA_SYNC/count_reg[0]_0
    SLICE_X15Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.089 f  VGA/VGA_SYNC/i__i_8/O
                         net (fo=109, routed)         1.727     9.816    VGA/VGA_SYNC/scan_line_y[1]
    SLICE_X4Y40          LUT2 (Prop_lut2_I0_O)        0.152     9.968 f  VGA/VGA_SYNC/green[3]_i_4__0/O
                         net (fo=3, routed)           0.939    10.907    VGA/VGA_SYNC/green[3]_i_4__0_n_0
    SLICE_X8Y39          LUT6 (Prop_lut6_I0_O)        0.332    11.239 r  VGA/VGA_SYNC/char_red[3]_i_39/O
                         net (fo=1, routed)           0.567    11.806    VGA/VGA_SYNC/char_red[3]_i_39_n_0
    SLICE_X8Y39          LUT6 (Prop_lut6_I1_O)        0.124    11.930 r  VGA/VGA_SYNC/char_red[3]_i_27__0/O
                         net (fo=1, routed)           0.452    12.382    VGA/VGA_SYNC/char_red[3]_i_27__0_n_0
    SLICE_X8Y39          LUT6 (Prop_lut6_I0_O)        0.124    12.506 r  VGA/VGA_SYNC/char_red[3]_i_13__0/O
                         net (fo=1, routed)           0.666    13.173    VGA/VGA_SYNC/char_red[3]_i_13__0_n_0
    SLICE_X6Y41          LUT6 (Prop_lut6_I5_O)        0.124    13.297 r  VGA/VGA_SYNC/char_red[3]_i_3__0/O
                         net (fo=1, routed)           0.591    13.888    VGA/VGA_SYNC_n_158
    SLICE_X7Y40          LUT6 (Prop_lut6_I1_O)        0.124    14.012 r  VGA/char_red[3]_i_1__0/O
                         net (fo=1, routed)           0.000    14.012    VGA/PlayerNo2/char_red_reg[3]_2
    SLICE_X7Y40          FDRE                                         r  VGA/PlayerNo2/char_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.515    14.856    VGA/PlayerNo2/clk_IBUF_BUFG
    SLICE_X7Y40          FDRE                                         r  VGA/PlayerNo2/char_red_reg[3]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X7Y40          FDRE (Setup_fdre_C_D)        0.029    15.110    VGA/PlayerNo2/char_red_reg[3]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -14.012    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.428ns  (required time - arrival time)
  Source:                 VGA/VGA_SYNC/current_ver_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/Border/Horizontal/draw_pulse_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.245ns  (logic 1.551ns (18.811%)  route 6.694ns (81.189%))
  Logic Levels:           7  (LUT2=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.557     5.078    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X12Y30         FDCE                                         r  VGA/VGA_SYNC/current_ver_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDCE (Prop_fdce_C_Q)         0.478     5.556 f  VGA/VGA_SYNC/current_ver_pos_reg[2]/Q
                         net (fo=67, routed)          0.708     6.265    VGA/VGA_SYNC/current_ver_pos_reg[3]_0[2]
    SLICE_X12Y30         LUT5 (Prop_lut5_I3_O)        0.301     6.566 r  VGA/VGA_SYNC/i__i_6__0/O
                         net (fo=15, routed)          0.688     7.254    VGA/VGA_SYNC/i__i_6__0_n_0
    SLICE_X15Y30         LUT5 (Prop_lut5_I2_O)        0.124     7.378 r  VGA/VGA_SYNC/i__i_8__0/O
                         net (fo=50, routed)          0.660     8.037    VGA/VGA_SYNC/count_reg[0]_0
    SLICE_X13Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.161 r  VGA/VGA_SYNC/count[0]_i_1/O
                         net (fo=76, routed)          1.464     9.625    VGA/VGA_SYNC/count_reg[9][0]
    SLICE_X6Y39          LUT2 (Prop_lut2_I0_O)        0.124     9.749 r  VGA/VGA_SYNC/red[3]_i_12__6/O
                         net (fo=11, routed)          0.784    10.534    VGA/VGA_SYNC/red[3]_i_12__6_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I1_O)        0.124    10.658 r  VGA/VGA_SYNC/count[9]_i_3/O
                         net (fo=2, routed)           0.750    11.408    VGA/VGA_SYNC/count[9]_i_3_n_0
    SLICE_X14Y33         LUT2 (Prop_lut2_I0_O)        0.124    11.532 r  VGA/VGA_SYNC/draw_pulse[5]_i_2/O
                         net (fo=6, routed)           1.116    12.648    VGA/VGA_SYNC/draw_pulse_reg[0]_1
    SLICE_X29Y34         LUT2 (Prop_lut2_I0_O)        0.152    12.800 r  VGA/VGA_SYNC/draw_pulse[0]_i_1/O
                         net (fo=1, routed)           0.524    13.324    VGA/Border/Horizontal/draw_pulse_reg[0]_4[0]
    SLICE_X29Y34         FDCE                                         r  VGA/Border/Horizontal/draw_pulse_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.441    14.782    VGA/Border/Horizontal/clk_IBUF_BUFG
    SLICE_X29Y34         FDCE                                         r  VGA/Border/Horizontal/draw_pulse_reg[0]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X29Y34         FDCE (Setup_fdce_C_D)       -0.255    14.752    VGA/Border/Horizontal/draw_pulse_reg[0]
  -------------------------------------------------------------------
                         required time                         14.752    
                         arrival time                         -13.324    
  -------------------------------------------------------------------
                         slack                                  1.428    

Slack (MET) :             1.538ns  (required time - arrival time)
  Source:                 VGA/VGA_SYNC/current_ver_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/Border/Horizontal/draw_pulse_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.186ns  (logic 2.348ns (28.683%)  route 5.838ns (71.317%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.557     5.078    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X12Y30         FDCE                                         r  VGA/VGA_SYNC/current_ver_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDCE (Prop_fdce_C_Q)         0.478     5.556 f  VGA/VGA_SYNC/current_ver_pos_reg[2]/Q
                         net (fo=67, routed)          0.708     6.265    VGA/VGA_SYNC/current_ver_pos_reg[3]_0[2]
    SLICE_X12Y30         LUT5 (Prop_lut5_I3_O)        0.301     6.566 r  VGA/VGA_SYNC/i__i_6__0/O
                         net (fo=15, routed)          0.688     7.254    VGA/VGA_SYNC/i__i_6__0_n_0
    SLICE_X15Y30         LUT5 (Prop_lut5_I2_O)        0.124     7.378 r  VGA/VGA_SYNC/i__i_8__0/O
                         net (fo=50, routed)          0.660     8.037    VGA/VGA_SYNC/count_reg[0]_0
    SLICE_X13Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.161 r  VGA/VGA_SYNC/count[0]_i_1/O
                         net (fo=76, routed)          1.046     9.208    VGA/VGA_SYNC/count_reg[9][0]
    SLICE_X11Y36         LUT2 (Prop_lut2_I0_O)        0.124     9.332 r  VGA/VGA_SYNC/count[9]_i_16/O
                         net (fo=1, routed)           0.000     9.332    VGA/VGA_SYNC/count[9]_i_16_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.864 r  VGA/VGA_SYNC/count_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.864    VGA/VGA_SYNC/count_reg[9]_i_6_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.103 r  VGA/VGA_SYNC/count_reg[9]_i_5/O[2]
                         net (fo=1, routed)           1.263    11.366    VGA/Border/Horizontal/minusOp[1]
    SLICE_X10Y37         LUT6 (Prop_lut6_I4_O)        0.302    11.668 r  VGA/Border/Horizontal/count[9]_i_4/O
                         net (fo=1, routed)           0.312    11.980    VGA/VGA_SYNC/current_ver_pos_reg[8]_21
    SLICE_X10Y36         LUT5 (Prop_lut5_I1_O)        0.124    12.104 r  VGA/VGA_SYNC/count[9]_i_2/O
                         net (fo=17, routed)          1.160    13.264    VGA/Border/Horizontal/E[0]
    SLICE_X28Y36         FDCE                                         r  VGA/Border/Horizontal/draw_pulse_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.442    14.783    VGA/Border/Horizontal/clk_IBUF_BUFG
    SLICE_X28Y36         FDCE                                         r  VGA/Border/Horizontal/draw_pulse_reg[1]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X28Y36         FDCE (Setup_fdce_C_CE)      -0.205    14.803    VGA/Border/Horizontal/draw_pulse_reg[1]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                         -13.264    
  -------------------------------------------------------------------
                         slack                                  1.538    

Slack (MET) :             1.596ns  (required time - arrival time)
  Source:                 VGA/VGA_SYNC/current_ver_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/PlayerNo3/char_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.433ns  (logic 1.771ns (21.001%)  route 6.662ns (78.999%))
  Logic Levels:           9  (LUT2=1 LUT5=2 LUT6=6)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.557     5.078    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X12Y30         FDCE                                         r  VGA/VGA_SYNC/current_ver_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDCE (Prop_fdce_C_Q)         0.478     5.556 r  VGA/VGA_SYNC/current_ver_pos_reg[2]/Q
                         net (fo=67, routed)          0.708     6.265    VGA/VGA_SYNC/current_ver_pos_reg[3]_0[2]
    SLICE_X12Y30         LUT5 (Prop_lut5_I3_O)        0.301     6.566 f  VGA/VGA_SYNC/i__i_6__0/O
                         net (fo=15, routed)          0.688     7.254    VGA/VGA_SYNC/i__i_6__0_n_0
    SLICE_X15Y30         LUT5 (Prop_lut5_I2_O)        0.124     7.378 f  VGA/VGA_SYNC/i__i_8__0/O
                         net (fo=50, routed)          0.799     8.177    VGA/VGA_SYNC/count_reg[0]_0
    SLICE_X13Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.301 f  VGA/VGA_SYNC/i__i_7/O
                         net (fo=121, routed)         1.857    10.159    VGA/VGA_SYNC/scan_line_y[2]
    SLICE_X5Y40          LUT2 (Prop_lut2_I0_O)        0.124    10.283 r  VGA/VGA_SYNC/green[3]_i_3/O
                         net (fo=5, routed)           0.734    11.017    VGA/VGA_SYNC/green[3]_i_3_n_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I1_O)        0.124    11.141 r  VGA/VGA_SYNC/char_red[3]_i_29__1/O
                         net (fo=1, routed)           0.639    11.780    VGA/VGA_SYNC/char_red[3]_i_29__1_n_0
    SLICE_X3Y39          LUT6 (Prop_lut6_I0_O)        0.124    11.904 r  VGA/VGA_SYNC/char_red[3]_i_23__1/O
                         net (fo=1, routed)           0.351    12.255    VGA/VGA_SYNC/char_red[3]_i_23__1_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I5_O)        0.124    12.379 r  VGA/VGA_SYNC/char_red[3]_i_11__1/O
                         net (fo=1, routed)           0.440    12.819    VGA/VGA_SYNC/char_red[3]_i_11__1_n_0
    SLICE_X4Y39          LUT6 (Prop_lut6_I5_O)        0.124    12.943 r  VGA/VGA_SYNC/char_red[3]_i_3__1/O
                         net (fo=1, routed)           0.444    13.387    VGA/VGA_SYNC_n_169
    SLICE_X4Y36          LUT6 (Prop_lut6_I1_O)        0.124    13.511 r  VGA/char_red[3]_i_1__1/O
                         net (fo=1, routed)           0.000    13.511    VGA/PlayerNo3/char_red_reg[3]_1
    SLICE_X4Y36          FDRE                                         r  VGA/PlayerNo3/char_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.512    14.853    VGA/PlayerNo3/clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  VGA/PlayerNo3/char_red_reg[3]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X4Y36          FDRE (Setup_fdre_C_D)        0.029    15.107    VGA/PlayerNo3/char_red_reg[3]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -13.511    
  -------------------------------------------------------------------
                         slack                                  1.596    

Slack (MET) :             1.596ns  (required time - arrival time)
  Source:                 VGA/VGA_SYNC/current_ver_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/Border/Horizontal/draw_pulse_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.127ns  (logic 2.348ns (28.890%)  route 5.779ns (71.110%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.557     5.078    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X12Y30         FDCE                                         r  VGA/VGA_SYNC/current_ver_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDCE (Prop_fdce_C_Q)         0.478     5.556 f  VGA/VGA_SYNC/current_ver_pos_reg[2]/Q
                         net (fo=67, routed)          0.708     6.265    VGA/VGA_SYNC/current_ver_pos_reg[3]_0[2]
    SLICE_X12Y30         LUT5 (Prop_lut5_I3_O)        0.301     6.566 r  VGA/VGA_SYNC/i__i_6__0/O
                         net (fo=15, routed)          0.688     7.254    VGA/VGA_SYNC/i__i_6__0_n_0
    SLICE_X15Y30         LUT5 (Prop_lut5_I2_O)        0.124     7.378 r  VGA/VGA_SYNC/i__i_8__0/O
                         net (fo=50, routed)          0.660     8.037    VGA/VGA_SYNC/count_reg[0]_0
    SLICE_X13Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.161 r  VGA/VGA_SYNC/count[0]_i_1/O
                         net (fo=76, routed)          1.046     9.208    VGA/VGA_SYNC/count_reg[9][0]
    SLICE_X11Y36         LUT2 (Prop_lut2_I0_O)        0.124     9.332 r  VGA/VGA_SYNC/count[9]_i_16/O
                         net (fo=1, routed)           0.000     9.332    VGA/VGA_SYNC/count[9]_i_16_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.864 r  VGA/VGA_SYNC/count_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.864    VGA/VGA_SYNC/count_reg[9]_i_6_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.103 r  VGA/VGA_SYNC/count_reg[9]_i_5/O[2]
                         net (fo=1, routed)           1.263    11.366    VGA/Border/Horizontal/minusOp[1]
    SLICE_X10Y37         LUT6 (Prop_lut6_I4_O)        0.302    11.668 r  VGA/Border/Horizontal/count[9]_i_4/O
                         net (fo=1, routed)           0.312    11.980    VGA/VGA_SYNC/current_ver_pos_reg[8]_21
    SLICE_X10Y36         LUT5 (Prop_lut5_I1_O)        0.124    12.104 r  VGA/VGA_SYNC/count[9]_i_2/O
                         net (fo=17, routed)          1.101    13.206    VGA/Border/Horizontal/E[0]
    SLICE_X29Y34         FDCE                                         r  VGA/Border/Horizontal/draw_pulse_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.441    14.782    VGA/Border/Horizontal/clk_IBUF_BUFG
    SLICE_X29Y34         FDCE                                         r  VGA/Border/Horizontal/draw_pulse_reg[0]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X29Y34         FDCE (Setup_fdce_C_CE)      -0.205    14.802    VGA/Border/Horizontal/draw_pulse_reg[0]
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                         -13.206    
  -------------------------------------------------------------------
                         slack                                  1.596    

Slack (MET) :             1.596ns  (required time - arrival time)
  Source:                 VGA/VGA_SYNC/current_ver_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/Border/Horizontal/draw_pulse_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.127ns  (logic 2.348ns (28.890%)  route 5.779ns (71.110%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.557     5.078    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X12Y30         FDCE                                         r  VGA/VGA_SYNC/current_ver_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDCE (Prop_fdce_C_Q)         0.478     5.556 f  VGA/VGA_SYNC/current_ver_pos_reg[2]/Q
                         net (fo=67, routed)          0.708     6.265    VGA/VGA_SYNC/current_ver_pos_reg[3]_0[2]
    SLICE_X12Y30         LUT5 (Prop_lut5_I3_O)        0.301     6.566 r  VGA/VGA_SYNC/i__i_6__0/O
                         net (fo=15, routed)          0.688     7.254    VGA/VGA_SYNC/i__i_6__0_n_0
    SLICE_X15Y30         LUT5 (Prop_lut5_I2_O)        0.124     7.378 r  VGA/VGA_SYNC/i__i_8__0/O
                         net (fo=50, routed)          0.660     8.037    VGA/VGA_SYNC/count_reg[0]_0
    SLICE_X13Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.161 r  VGA/VGA_SYNC/count[0]_i_1/O
                         net (fo=76, routed)          1.046     9.208    VGA/VGA_SYNC/count_reg[9][0]
    SLICE_X11Y36         LUT2 (Prop_lut2_I0_O)        0.124     9.332 r  VGA/VGA_SYNC/count[9]_i_16/O
                         net (fo=1, routed)           0.000     9.332    VGA/VGA_SYNC/count[9]_i_16_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.864 r  VGA/VGA_SYNC/count_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.864    VGA/VGA_SYNC/count_reg[9]_i_6_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.103 r  VGA/VGA_SYNC/count_reg[9]_i_5/O[2]
                         net (fo=1, routed)           1.263    11.366    VGA/Border/Horizontal/minusOp[1]
    SLICE_X10Y37         LUT6 (Prop_lut6_I4_O)        0.302    11.668 r  VGA/Border/Horizontal/count[9]_i_4/O
                         net (fo=1, routed)           0.312    11.980    VGA/VGA_SYNC/current_ver_pos_reg[8]_21
    SLICE_X10Y36         LUT5 (Prop_lut5_I1_O)        0.124    12.104 r  VGA/VGA_SYNC/count[9]_i_2/O
                         net (fo=17, routed)          1.101    13.206    VGA/Border/Horizontal/E[0]
    SLICE_X29Y34         FDCE                                         r  VGA/Border/Horizontal/draw_pulse_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.441    14.782    VGA/Border/Horizontal/clk_IBUF_BUFG
    SLICE_X29Y34         FDCE                                         r  VGA/Border/Horizontal/draw_pulse_reg[5]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X29Y34         FDCE (Setup_fdce_C_CE)      -0.205    14.802    VGA/Border/Horizontal/draw_pulse_reg[5]
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                         -13.206    
  -------------------------------------------------------------------
                         slack                                  1.596    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 AVERAGE/averagevalue4_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/bcdaverageinput_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.584     1.467    AVERAGE/clk_IBUF_BUFG
    SLICE_X4Y29          FDCE                                         r  AVERAGE/averagevalue4_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDCE (Prop_fdce_C_Q)         0.141     1.608 r  AVERAGE/averagevalue4_reg[10]/Q
                         net (fo=1, routed)           0.054     1.662    AVERAGE/averagevalue4[10]
    SLICE_X5Y29          LUT6 (Prop_lut6_I4_O)        0.045     1.707 r  AVERAGE/bcdaverageinput[10]_i_1/O
                         net (fo=1, routed)           0.000     1.707    AVERAGE/bcdaverageinput_0[10]
    SLICE_X5Y29          FDCE                                         r  AVERAGE/bcdaverageinput_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.853     1.980    AVERAGE/clk_IBUF_BUFG
    SLICE_X5Y29          FDCE                                         r  AVERAGE/bcdaverageinput_reg[10]/C
                         clock pessimism             -0.500     1.480    
    SLICE_X5Y29          FDCE (Hold_fdce_C_D)         0.091     1.571    AVERAGE/bcdaverageinput_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 AVERAGE/BCDConversion/current_binary_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/BCDConversion/current_binary_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.398%)  route 0.098ns (34.602%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.585     1.468    AVERAGE/BCDConversion/clk_IBUF_BUFG
    SLICE_X1Y27          FDCE                                         r  AVERAGE/BCDConversion/current_binary_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  AVERAGE/BCDConversion/current_binary_reg[8]/Q
                         net (fo=1, routed)           0.098     1.708    AVERAGE/BCDConversion/current_binary_reg_n_0_[8]
    SLICE_X2Y28          LUT6 (Prop_lut6_I5_O)        0.045     1.753 r  AVERAGE/BCDConversion/current_binary[9]_i_1/O
                         net (fo=1, routed)           0.000     1.753    AVERAGE/BCDConversion/current_binary[9]_i_1_n_0
    SLICE_X2Y28          FDCE                                         r  AVERAGE/BCDConversion/current_binary_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.854     1.981    AVERAGE/BCDConversion/clk_IBUF_BUFG
    SLICE_X2Y28          FDCE                                         r  AVERAGE/BCDConversion/current_binary_reg[9]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X2Y28          FDCE (Hold_fdce_C_D)         0.121     1.603    AVERAGE/BCDConversion/current_binary_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 AVERAGE/averagevalue4_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/bcdaverageinput_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.586     1.469    AVERAGE/clk_IBUF_BUFG
    SLICE_X2Y29          FDCE                                         r  AVERAGE/averagevalue4_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.164     1.633 r  AVERAGE/averagevalue4_reg[9]/Q
                         net (fo=1, routed)           0.049     1.682    AVERAGE/averagevalue4[9]
    SLICE_X3Y29          LUT6 (Prop_lut6_I4_O)        0.045     1.727 r  AVERAGE/bcdaverageinput[9]_i_1/O
                         net (fo=1, routed)           0.000     1.727    AVERAGE/bcdaverageinput_0[9]
    SLICE_X3Y29          FDCE                                         r  AVERAGE/bcdaverageinput_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.855     1.982    AVERAGE/clk_IBUF_BUFG
    SLICE_X3Y29          FDCE                                         r  AVERAGE/bcdaverageinput_reg[9]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X3Y29          FDCE (Hold_fdce_C_D)         0.092     1.574    AVERAGE/bcdaverageinput_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 MAINFSM/Delayer/PRNGNumber_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.594     1.477    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X2Y7           FDCE                                         r  MAINFSM/Delayer/PRNGNumber_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDCE (Prop_fdce_C_Q)         0.164     1.641 r  MAINFSM/Delayer/PRNGNumber_reg[11]/Q
                         net (fo=1, routed)           0.056     1.697    MAINFSM/Delayer/p_2_in[10]
    SLICE_X2Y7           FDPE                                         r  MAINFSM/Delayer/PRNGNumber_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.865     1.992    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X2Y7           FDPE                                         r  MAINFSM/Delayer/PRNGNumber_reg[10]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X2Y7           FDPE (Hold_fdpe_C_D)         0.060     1.537    MAINFSM/Delayer/PRNGNumber_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 AVERAGE/sumvalue3_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/averagevalue3_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.098%)  route 0.110ns (43.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.583     1.466    AVERAGE/clk_IBUF_BUFG
    SLICE_X5Y28          FDCE                                         r  AVERAGE/sumvalue3_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  AVERAGE/sumvalue3_reg[12]/Q
                         net (fo=2, routed)           0.110     1.717    AVERAGE/averagevalue3_reg[10]_0[9]
    SLICE_X7Y29          FDCE                                         r  AVERAGE/averagevalue3_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.853     1.980    AVERAGE/clk_IBUF_BUFG
    SLICE_X7Y29          FDCE                                         r  AVERAGE/averagevalue3_reg[9]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X7Y29          FDCE (Hold_fdce_C_D)         0.075     1.556    AVERAGE/averagevalue3_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 MAINFSM/Delayer/PRNGNumber_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[13]_srl2_MAINFSM_Delayer_PRNGNumber_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.366%)  route 0.132ns (44.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.594     1.477    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X2Y9           FDCE                                         r  MAINFSM/Delayer/PRNGNumber_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDCE (Prop_fdce_C_Q)         0.164     1.641 r  MAINFSM/Delayer/PRNGNumber_reg[15]/Q
                         net (fo=3, routed)           0.132     1.773    MAINFSM/Delayer/PRNGNumber_reg_n_0_[15]
    SLICE_X2Y8           SRL16E                                       r  MAINFSM/Delayer/PRNGNumber_reg[13]_srl2_MAINFSM_Delayer_PRNGNumber_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.865     1.992    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X2Y8           SRL16E                                       r  MAINFSM/Delayer/PRNGNumber_reg[13]_srl2_MAINFSM_Delayer_PRNGNumber_reg_c_0/CLK
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y8           SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.610    MAINFSM/Delayer/PRNGNumber_reg[13]_srl2_MAINFSM_Delayer_PRNGNumber_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 AVERAGE/sumvalue3_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/averagevalue3_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.098%)  route 0.110ns (43.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.583     1.466    AVERAGE/clk_IBUF_BUFG
    SLICE_X5Y28          FDCE                                         r  AVERAGE/sumvalue3_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  AVERAGE/sumvalue3_reg[13]/Q
                         net (fo=2, routed)           0.110     1.717    AVERAGE/averagevalue3_reg[10]_0[10]
    SLICE_X6Y29          FDCE                                         r  AVERAGE/averagevalue3_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.853     1.980    AVERAGE/clk_IBUF_BUFG
    SLICE_X6Y29          FDCE                                         r  AVERAGE/averagevalue3_reg[10]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X6Y29          FDCE (Hold_fdce_C_D)         0.060     1.541    AVERAGE/averagevalue3_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 AVERAGE/sumvalue4_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/averagevalue4_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.996%)  route 0.130ns (48.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.583     1.466    AVERAGE/clk_IBUF_BUFG
    SLICE_X4Y27          FDCE                                         r  AVERAGE/sumvalue4_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  AVERAGE/sumvalue4_reg[11]/Q
                         net (fo=2, routed)           0.130     1.737    AVERAGE/averagevalue4_reg[10]_0[8]
    SLICE_X4Y29          FDCE                                         r  AVERAGE/averagevalue4_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.853     1.980    AVERAGE/clk_IBUF_BUFG
    SLICE_X4Y29          FDCE                                         r  AVERAGE/averagevalue4_reg[8]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X4Y29          FDCE (Hold_fdce_C_D)         0.076     1.557    AVERAGE/averagevalue4_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 MAINFSM/Delayer/intermediate_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.784%)  route 0.130ns (41.216%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.594     1.477    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X1Y8           FDCE                                         r  MAINFSM/Delayer/intermediate_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  MAINFSM/Delayer/intermediate_reg/Q
                         net (fo=1, routed)           0.130     1.749    MAINFSM/Delayer/intermediate
    SLICE_X2Y9           LUT4 (Prop_lut4_I0_O)        0.045     1.794 r  MAINFSM/Delayer/PRNGNumber[15]_i_1/O
                         net (fo=1, routed)           0.000     1.794    MAINFSM/Delayer/PRNGNumber[15]_i_1_n_0
    SLICE_X2Y9           FDCE                                         r  MAINFSM/Delayer/PRNGNumber_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.865     1.992    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X2Y9           FDCE                                         r  MAINFSM/Delayer/PRNGNumber_reg[15]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y9           FDCE (Hold_fdce_C_D)         0.120     1.613    MAINFSM/Delayer/PRNGNumber_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 AVERAGE/sumvalue4_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/averagevalue4_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.189%)  route 0.129ns (47.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.583     1.466    AVERAGE/clk_IBUF_BUFG
    SLICE_X4Y27          FDCE                                         r  AVERAGE/sumvalue4_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  AVERAGE/sumvalue4_reg[9]/Q
                         net (fo=2, routed)           0.129     1.736    AVERAGE/averagevalue4_reg[10]_0[6]
    SLICE_X4Y29          FDCE                                         r  AVERAGE/averagevalue4_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.853     1.980    AVERAGE/clk_IBUF_BUFG
    SLICE_X4Y29          FDCE                                         r  AVERAGE/averagevalue4_reg[6]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X4Y29          FDCE (Hold_fdce_C_D)         0.071     1.552    AVERAGE/averagevalue4_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y28    AVERAGE/BCDConversion/current_CI_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y27    AVERAGE/BCDConversion/current_binary_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X5Y25    AVERAGE/sumvalue3_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X5Y25    AVERAGE/sumvalue3_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X5Y25    AVERAGE/sumvalue3_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X5Y26    AVERAGE/sumvalue3_reg[4]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X5Y26    AVERAGE/sumvalue3_reg[5]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X5Y26    AVERAGE/sumvalue3_reg[6]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X5Y26    AVERAGE/sumvalue3_reg[7]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y8     MAINFSM/Delayer/PRNGNumber_reg[13]_srl2_MAINFSM_Delayer_PRNGNumber_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y8     MAINFSM/Delayer/PRNGNumber_reg[13]_srl2_MAINFSM_Delayer_PRNGNumber_reg_c_0/CLK
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X10Y11   SOUND/counter_reg[24]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X10Y11   SOUND/counter_reg[25]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X10Y11   SOUND/counter_reg[26]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X10Y11   SOUND/counter_reg[27]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X8Y35    VGA/PlayerNo1/green_reg[3]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X8Y36    VGA/PlayerNo1/red_reg[3]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X10Y35   VGA/PlayerNo2/red_reg[3]/C
Low Pulse Width   Slow    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X10Y38   VGA/PlayerNo4/Player/Letter_R/red_reg[3]/C
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y8     MAINFSM/Delayer/PRNGNumber_reg[13]_srl2_MAINFSM_Delayer_PRNGNumber_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y8     MAINFSM/Delayer/PRNGNumber_reg[13]_srl2_MAINFSM_Delayer_PRNGNumber_reg_c_0/CLK
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X2Y27    AVERAGE/BCDConversion/current_binary_reg[0]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X5Y25    AVERAGE/sumvalue3_reg[1]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X5Y25    AVERAGE/sumvalue3_reg[2]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X5Y25    AVERAGE/sumvalue3_reg[3]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X5Y26    AVERAGE/sumvalue3_reg[4]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X5Y26    AVERAGE/sumvalue3_reg[5]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X5Y26    AVERAGE/sumvalue3_reg[6]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X5Y26    AVERAGE/sumvalue3_reg[7]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.399ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.730ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.399ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 0.642ns (19.890%)  route 2.586ns (80.110%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.630     5.151    MAINFSM/clk_IBUF_BUFG
    SLICE_X2Y16          FDCE                                         r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.518     5.669 r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          2.056     7.726    MAINFSM/Delayer/out[2]
    SLICE_X2Y9           LUT4 (Prop_lut4_I1_O)        0.124     7.850 f  MAINFSM/Delayer/PRNGNumber[15]_i_2/O
                         net (fo=2, routed)           0.529     8.379    MAINFSM/Delayer/PRNGNumber[15]_i_2_n_0
    SLICE_X2Y9           FDCE                                         f  MAINFSM/Delayer/PRNGNumber_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.517    14.858    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X2Y9           FDCE                                         r  MAINFSM/Delayer/PRNGNumber_reg[15]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X2Y9           FDCE (Recov_fdce_C_CLR)     -0.319    14.778    MAINFSM/Delayer/PRNGNumber_reg[15]
  -------------------------------------------------------------------
                         required time                         14.778    
                         arrival time                          -8.379    
  -------------------------------------------------------------------
                         slack                                  6.399    

Slack (MET) :             6.399ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/prngdelay_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 0.642ns (19.890%)  route 2.586ns (80.110%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.630     5.151    MAINFSM/clk_IBUF_BUFG
    SLICE_X2Y16          FDCE                                         r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.518     5.669 r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          2.056     7.726    MAINFSM/Delayer/out[2]
    SLICE_X2Y9           LUT4 (Prop_lut4_I1_O)        0.124     7.850 f  MAINFSM/Delayer/PRNGNumber[15]_i_2/O
                         net (fo=2, routed)           0.529     8.379    MAINFSM/Delayer/PRNGNumber[15]_i_2_n_0
    SLICE_X2Y9           FDCE                                         f  MAINFSM/Delayer/prngdelay_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.517    14.858    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X2Y9           FDCE                                         r  MAINFSM/Delayer/prngdelay_reg/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X2Y9           FDCE (Recov_fdce_C_CLR)     -0.319    14.778    MAINFSM/Delayer/prngdelay_reg
  -------------------------------------------------------------------
                         required time                         14.778    
                         arrival time                          -8.379    
  -------------------------------------------------------------------
                         slack                                  6.399    

Slack (MET) :             6.440ns  (required time - arrival time)
  Source:                 MAINFSM/Clock/zero_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_4/current_val_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.068ns  (logic 0.642ns (20.924%)  route 2.426ns (79.076%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.631     5.152    MAINFSM/Clock/clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  MAINFSM/Clock/zero_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 f  MAINFSM/Clock/zero_i_reg/Q
                         net (fo=5, routed)           0.993     6.663    MAINFSM/Clock/sec
    SLICE_X2Y18          LUT5 (Prop_lut5_I1_O)        0.124     6.787 f  MAINFSM/Clock/enable_Q_i_1/O
                         net (fo=40, routed)          1.434     8.221    VGA/CHANGE_Rectangle_Height_4/zero_i_reg
    SLICE_X4Y24          FDCE                                         f  VGA/CHANGE_Rectangle_Height_4/current_val_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.500    14.841    VGA/CHANGE_Rectangle_Height_4/clk_IBUF_BUFG
    SLICE_X4Y24          FDCE                                         r  VGA/CHANGE_Rectangle_Height_4/current_val_reg[6]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X4Y24          FDCE (Recov_fdce_C_CLR)     -0.405    14.661    VGA/CHANGE_Rectangle_Height_4/current_val_reg[6]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -8.221    
  -------------------------------------------------------------------
                         slack                                  6.440    

Slack (MET) :             6.440ns  (required time - arrival time)
  Source:                 MAINFSM/Clock/zero_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_4/current_val_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.068ns  (logic 0.642ns (20.924%)  route 2.426ns (79.076%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.631     5.152    MAINFSM/Clock/clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  MAINFSM/Clock/zero_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 f  MAINFSM/Clock/zero_i_reg/Q
                         net (fo=5, routed)           0.993     6.663    MAINFSM/Clock/sec
    SLICE_X2Y18          LUT5 (Prop_lut5_I1_O)        0.124     6.787 f  MAINFSM/Clock/enable_Q_i_1/O
                         net (fo=40, routed)          1.434     8.221    VGA/CHANGE_Rectangle_Height_4/zero_i_reg
    SLICE_X4Y24          FDCE                                         f  VGA/CHANGE_Rectangle_Height_4/current_val_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.500    14.841    VGA/CHANGE_Rectangle_Height_4/clk_IBUF_BUFG
    SLICE_X4Y24          FDCE                                         r  VGA/CHANGE_Rectangle_Height_4/current_val_reg[7]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X4Y24          FDCE (Recov_fdce_C_CLR)     -0.405    14.661    VGA/CHANGE_Rectangle_Height_4/current_val_reg[7]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -8.221    
  -------------------------------------------------------------------
                         slack                                  6.440    

Slack (MET) :             6.440ns  (required time - arrival time)
  Source:                 MAINFSM/Clock/zero_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_4/current_val_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.068ns  (logic 0.642ns (20.924%)  route 2.426ns (79.076%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.631     5.152    MAINFSM/Clock/clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  MAINFSM/Clock/zero_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 f  MAINFSM/Clock/zero_i_reg/Q
                         net (fo=5, routed)           0.993     6.663    MAINFSM/Clock/sec
    SLICE_X2Y18          LUT5 (Prop_lut5_I1_O)        0.124     6.787 f  MAINFSM/Clock/enable_Q_i_1/O
                         net (fo=40, routed)          1.434     8.221    VGA/CHANGE_Rectangle_Height_4/zero_i_reg
    SLICE_X4Y24          FDCE                                         f  VGA/CHANGE_Rectangle_Height_4/current_val_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.500    14.841    VGA/CHANGE_Rectangle_Height_4/clk_IBUF_BUFG
    SLICE_X4Y24          FDCE                                         r  VGA/CHANGE_Rectangle_Height_4/current_val_reg[8]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X4Y24          FDCE (Recov_fdce_C_CLR)     -0.405    14.661    VGA/CHANGE_Rectangle_Height_4/current_val_reg[8]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -8.221    
  -------------------------------------------------------------------
                         slack                                  6.440    

Slack (MET) :             6.440ns  (required time - arrival time)
  Source:                 MAINFSM/Clock/zero_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_4/current_val_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.068ns  (logic 0.642ns (20.924%)  route 2.426ns (79.076%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.631     5.152    MAINFSM/Clock/clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  MAINFSM/Clock/zero_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 f  MAINFSM/Clock/zero_i_reg/Q
                         net (fo=5, routed)           0.993     6.663    MAINFSM/Clock/sec
    SLICE_X2Y18          LUT5 (Prop_lut5_I1_O)        0.124     6.787 f  MAINFSM/Clock/enable_Q_i_1/O
                         net (fo=40, routed)          1.434     8.221    VGA/CHANGE_Rectangle_Height_4/zero_i_reg
    SLICE_X4Y24          FDCE                                         f  VGA/CHANGE_Rectangle_Height_4/current_val_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.500    14.841    VGA/CHANGE_Rectangle_Height_4/clk_IBUF_BUFG
    SLICE_X4Y24          FDCE                                         r  VGA/CHANGE_Rectangle_Height_4/current_val_reg[9]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X4Y24          FDCE (Recov_fdce_C_CLR)     -0.405    14.661    VGA/CHANGE_Rectangle_Height_4/current_val_reg[9]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -8.221    
  -------------------------------------------------------------------
                         slack                                  6.440    

Slack (MET) :             6.560ns  (required time - arrival time)
  Source:                 MAINFSM/Clock/zero_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.970ns  (logic 0.642ns (21.615%)  route 2.328ns (78.385%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.631     5.152    MAINFSM/Clock/clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  MAINFSM/Clock/zero_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 f  MAINFSM/Clock/zero_i_reg/Q
                         net (fo=5, routed)           0.993     6.663    MAINFSM/Clock/sec
    SLICE_X2Y18          LUT5 (Prop_lut5_I1_O)        0.124     6.787 f  MAINFSM/Clock/enable_Q_i_1/O
                         net (fo=40, routed)          1.336     8.122    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X8Y22          FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/current_val_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.436    14.777    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X8Y22          FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[2]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X8Y22          FDCE (Recov_fdce_C_CLR)     -0.319    14.683    VGA/CHANGE_Rectangle_Height_1/current_val_reg[2]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -8.122    
  -------------------------------------------------------------------
                         slack                                  6.560    

Slack (MET) :             6.560ns  (required time - arrival time)
  Source:                 MAINFSM/Clock/zero_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.970ns  (logic 0.642ns (21.615%)  route 2.328ns (78.385%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.631     5.152    MAINFSM/Clock/clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  MAINFSM/Clock/zero_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 f  MAINFSM/Clock/zero_i_reg/Q
                         net (fo=5, routed)           0.993     6.663    MAINFSM/Clock/sec
    SLICE_X2Y18          LUT5 (Prop_lut5_I1_O)        0.124     6.787 f  MAINFSM/Clock/enable_Q_i_1/O
                         net (fo=40, routed)          1.336     8.122    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X8Y22          FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/current_val_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.436    14.777    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X8Y22          FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[3]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X8Y22          FDCE (Recov_fdce_C_CLR)     -0.319    14.683    VGA/CHANGE_Rectangle_Height_1/current_val_reg[3]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -8.122    
  -------------------------------------------------------------------
                         slack                                  6.560    

Slack (MET) :             6.560ns  (required time - arrival time)
  Source:                 MAINFSM/Clock/zero_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.970ns  (logic 0.642ns (21.615%)  route 2.328ns (78.385%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.631     5.152    MAINFSM/Clock/clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  MAINFSM/Clock/zero_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 f  MAINFSM/Clock/zero_i_reg/Q
                         net (fo=5, routed)           0.993     6.663    MAINFSM/Clock/sec
    SLICE_X2Y18          LUT5 (Prop_lut5_I1_O)        0.124     6.787 f  MAINFSM/Clock/enable_Q_i_1/O
                         net (fo=40, routed)          1.336     8.122    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X8Y22          FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/current_val_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.436    14.777    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X8Y22          FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[4]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X8Y22          FDCE (Recov_fdce_C_CLR)     -0.319    14.683    VGA/CHANGE_Rectangle_Height_1/current_val_reg[4]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -8.122    
  -------------------------------------------------------------------
                         slack                                  6.560    

Slack (MET) :             6.560ns  (required time - arrival time)
  Source:                 MAINFSM/Clock/zero_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.970ns  (logic 0.642ns (21.615%)  route 2.328ns (78.385%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.631     5.152    MAINFSM/Clock/clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  MAINFSM/Clock/zero_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 f  MAINFSM/Clock/zero_i_reg/Q
                         net (fo=5, routed)           0.993     6.663    MAINFSM/Clock/sec
    SLICE_X2Y18          LUT5 (Prop_lut5_I1_O)        0.124     6.787 f  MAINFSM/Clock/enable_Q_i_1/O
                         net (fo=40, routed)          1.336     8.122    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X8Y22          FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/current_val_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.436    14.777    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X8Y22          FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[5]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X8Y22          FDCE (Recov_fdce_C_CLR)     -0.319    14.683    VGA/CHANGE_Rectangle_Height_1/current_val_reg[5]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -8.122    
  -------------------------------------------------------------------
                         slack                                  6.560    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/current_val_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.209ns (31.242%)  route 0.460ns (68.758%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.590     1.473    MAINFSM/clk_IBUF_BUFG
    SLICE_X2Y16          FDCE                                         r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     1.637 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.264     1.901    MAINFSM/Clock/out[0]
    SLICE_X2Y18          LUT5 (Prop_lut5_I4_O)        0.045     1.946 f  MAINFSM/Clock/enable_Q_i_1/O
                         net (fo=40, routed)          0.196     2.142    VGA/CHANGE_Rectangle_Height_3/zero_i_reg
    SLICE_X7Y18          FDCE                                         f  VGA/CHANGE_Rectangle_Height_3/current_val_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.855     1.982    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X7Y18          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/current_val_reg[2]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X7Y18          FDCE (Remov_fdce_C_CLR)     -0.092     1.412    VGA/CHANGE_Rectangle_Height_3/current_val_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/current_val_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.209ns (31.242%)  route 0.460ns (68.758%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.590     1.473    MAINFSM/clk_IBUF_BUFG
    SLICE_X2Y16          FDCE                                         r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     1.637 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.264     1.901    MAINFSM/Clock/out[0]
    SLICE_X2Y18          LUT5 (Prop_lut5_I4_O)        0.045     1.946 f  MAINFSM/Clock/enable_Q_i_1/O
                         net (fo=40, routed)          0.196     2.142    VGA/CHANGE_Rectangle_Height_3/zero_i_reg
    SLICE_X7Y18          FDCE                                         f  VGA/CHANGE_Rectangle_Height_3/current_val_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.855     1.982    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X7Y18          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/current_val_reg[3]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X7Y18          FDCE (Remov_fdce_C_CLR)     -0.092     1.412    VGA/CHANGE_Rectangle_Height_3/current_val_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/current_val_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.209ns (31.242%)  route 0.460ns (68.758%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.590     1.473    MAINFSM/clk_IBUF_BUFG
    SLICE_X2Y16          FDCE                                         r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     1.637 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.264     1.901    MAINFSM/Clock/out[0]
    SLICE_X2Y18          LUT5 (Prop_lut5_I4_O)        0.045     1.946 f  MAINFSM/Clock/enable_Q_i_1/O
                         net (fo=40, routed)          0.196     2.142    VGA/CHANGE_Rectangle_Height_3/zero_i_reg
    SLICE_X7Y18          FDCE                                         f  VGA/CHANGE_Rectangle_Height_3/current_val_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.855     1.982    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X7Y18          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/current_val_reg[4]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X7Y18          FDCE (Remov_fdce_C_CLR)     -0.092     1.412    VGA/CHANGE_Rectangle_Height_3/current_val_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/current_val_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.209ns (31.242%)  route 0.460ns (68.758%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.590     1.473    MAINFSM/clk_IBUF_BUFG
    SLICE_X2Y16          FDCE                                         r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     1.637 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.264     1.901    MAINFSM/Clock/out[0]
    SLICE_X2Y18          LUT5 (Prop_lut5_I4_O)        0.045     1.946 f  MAINFSM/Clock/enable_Q_i_1/O
                         net (fo=40, routed)          0.196     2.142    VGA/CHANGE_Rectangle_Height_3/zero_i_reg
    SLICE_X7Y18          FDCE                                         f  VGA/CHANGE_Rectangle_Height_3/current_val_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.855     1.982    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X7Y18          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/current_val_reg[5]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X7Y18          FDCE (Remov_fdce_C_CLR)     -0.092     1.412    VGA/CHANGE_Rectangle_Height_3/current_val_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/current_val_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.209ns (28.540%)  route 0.523ns (71.460%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.590     1.473    MAINFSM/clk_IBUF_BUFG
    SLICE_X2Y16          FDCE                                         r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     1.637 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.264     1.901    MAINFSM/Clock/out[0]
    SLICE_X2Y18          LUT5 (Prop_lut5_I4_O)        0.045     1.946 f  MAINFSM/Clock/enable_Q_i_1/O
                         net (fo=40, routed)          0.259     2.205    VGA/CHANGE_Rectangle_Height_3/zero_i_reg
    SLICE_X7Y19          FDCE                                         f  VGA/CHANGE_Rectangle_Height_3/current_val_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.854     1.981    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X7Y19          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/current_val_reg[6]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X7Y19          FDCE (Remov_fdce_C_CLR)     -0.092     1.411    VGA/CHANGE_Rectangle_Height_3/current_val_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/current_val_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.209ns (28.540%)  route 0.523ns (71.460%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.590     1.473    MAINFSM/clk_IBUF_BUFG
    SLICE_X2Y16          FDCE                                         r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     1.637 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.264     1.901    MAINFSM/Clock/out[0]
    SLICE_X2Y18          LUT5 (Prop_lut5_I4_O)        0.045     1.946 f  MAINFSM/Clock/enable_Q_i_1/O
                         net (fo=40, routed)          0.259     2.205    VGA/CHANGE_Rectangle_Height_3/zero_i_reg
    SLICE_X7Y19          FDCE                                         f  VGA/CHANGE_Rectangle_Height_3/current_val_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.854     1.981    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X7Y19          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/current_val_reg[7]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X7Y19          FDCE (Remov_fdce_C_CLR)     -0.092     1.411    VGA/CHANGE_Rectangle_Height_3/current_val_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/current_val_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.209ns (28.540%)  route 0.523ns (71.460%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.590     1.473    MAINFSM/clk_IBUF_BUFG
    SLICE_X2Y16          FDCE                                         r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     1.637 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.264     1.901    MAINFSM/Clock/out[0]
    SLICE_X2Y18          LUT5 (Prop_lut5_I4_O)        0.045     1.946 f  MAINFSM/Clock/enable_Q_i_1/O
                         net (fo=40, routed)          0.259     2.205    VGA/CHANGE_Rectangle_Height_3/zero_i_reg
    SLICE_X7Y19          FDCE                                         f  VGA/CHANGE_Rectangle_Height_3/current_val_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.854     1.981    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X7Y19          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/current_val_reg[8]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X7Y19          FDCE (Remov_fdce_C_CLR)     -0.092     1.411    VGA/CHANGE_Rectangle_Height_3/current_val_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/current_val_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.209ns (28.540%)  route 0.523ns (71.460%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.590     1.473    MAINFSM/clk_IBUF_BUFG
    SLICE_X2Y16          FDCE                                         r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     1.637 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.264     1.901    MAINFSM/Clock/out[0]
    SLICE_X2Y18          LUT5 (Prop_lut5_I4_O)        0.045     1.946 f  MAINFSM/Clock/enable_Q_i_1/O
                         net (fo=40, routed)          0.259     2.205    VGA/CHANGE_Rectangle_Height_3/zero_i_reg
    SLICE_X7Y19          FDCE                                         f  VGA/CHANGE_Rectangle_Height_3/current_val_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.854     1.981    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X7Y19          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/current_val_reg[9]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X7Y19          FDCE (Remov_fdce_C_CLR)     -0.092     1.411    VGA/CHANGE_Rectangle_Height_3/current_val_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.810ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.209ns (27.388%)  route 0.554ns (72.612%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.590     1.473    MAINFSM/clk_IBUF_BUFG
    SLICE_X2Y16          FDCE                                         r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     1.637 f  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.379     2.016    MAINFSM/Delayer/out[0]
    SLICE_X2Y9           LUT4 (Prop_lut4_I3_O)        0.045     2.061 f  MAINFSM/Delayer/PRNGNumber[15]_i_2/O
                         net (fo=2, routed)           0.175     2.236    MAINFSM/Delayer/PRNGNumber[15]_i_2_n_0
    SLICE_X2Y9           FDCE                                         f  MAINFSM/Delayer/PRNGNumber_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.865     1.992    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X2Y9           FDCE                                         r  MAINFSM/Delayer/PRNGNumber_reg[15]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y9           FDCE (Remov_fdce_C_CLR)     -0.067     1.426    MAINFSM/Delayer/PRNGNumber_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.810ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/prngdelay_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.209ns (27.388%)  route 0.554ns (72.612%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.590     1.473    MAINFSM/clk_IBUF_BUFG
    SLICE_X2Y16          FDCE                                         r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     1.637 f  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.379     2.016    MAINFSM/Delayer/out[0]
    SLICE_X2Y9           LUT4 (Prop_lut4_I3_O)        0.045     2.061 f  MAINFSM/Delayer/PRNGNumber[15]_i_2/O
                         net (fo=2, routed)           0.175     2.236    MAINFSM/Delayer/PRNGNumber[15]_i_2_n_0
    SLICE_X2Y9           FDCE                                         f  MAINFSM/Delayer/prngdelay_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.865     1.992    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X2Y9           FDCE                                         r  MAINFSM/Delayer/prngdelay_reg/C
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y9           FDCE (Remov_fdce_C_CLR)     -0.067     1.426    MAINFSM/Delayer/prngdelay_reg
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.810    





