$date
	Tue Dec 30 22:04:23 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module traffic_light_controller_tb $end
$var wire 3 ! ns [2:0] $end
$var wire 3 " ew [2:0] $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var reg 3 % ew [2:0] $end
$var reg 2 & next_state [1:0] $end
$var reg 3 ' ns [2:0] $end
$var reg 2 ( state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 (
b100 '
b1 &
b1 %
1$
0#
b1 "
b100 !
$end
#5
1#
#10
0#
0$
#15
b10 &
b10 !
b10 '
b1 (
1#
#20
0#
#25
b100 "
b100 %
b1 !
b1 '
b11 &
b10 (
1#
#30
0#
#35
b0 &
b10 "
b10 %
b11 (
1#
#40
0#
#45
b1 "
b1 %
b100 !
b100 '
b1 &
b0 (
1#
#50
0#
#55
b10 &
b10 !
b10 '
b1 (
1#
#60
0#
#65
b100 "
b100 %
b1 !
b1 '
b11 &
b10 (
1#
#70
0#
#75
b0 &
b10 "
b10 %
b11 (
1#
#80
0#
#85
b1 "
b1 %
b100 !
b100 '
b1 &
b0 (
1#
#90
0#
