# Lab 6: Driver for multiple seven-segment displays

## 1.Preparation tasks (done before the lab at home).
    * Timing diagram figure for displaying value 

![Timing diagram figure for displaying value ](IMAGES/diagram1.jpg)

## 2. Display driver.

    * Listing of VHDL code of the process `p_mux` with syntax highlighting.




    * Listing of VHDL testbench file `tb_driver_7seg_4digits` with syntax highlighting and asserts,




    * Screenshot with simulated time waveforms; always display all inputs and outputs,




    * Listing of VHDL architecture of the top layer.


