# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v"
verilog xil_defaultlib  "../../../project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v"
verilog xil_defaultlib  "../../../project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Register.v"
verilog xil_defaultlib  "../../../project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALUctrl.v"
verilog xil_defaultlib  "../../../project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALU.v"
verilog xil_defaultlib  "../../../project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v"
verilog xil_defaultlib  "../../../project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v"
verilog xil_defaultlib  "../../../project_3.srcs/sources_1/imports/sources_1/imports/sources_1/cpu.v"
verilog xil_defaultlib  "../../../project_3.srcs/sim_1/imports/sim_1/cpu_tb.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
