
Tach.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001c14  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000006a  00800060  00001c14  00001ca8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000015  008000ca  008000ca  00001d12  2**0
                  ALLOC
  3 .stab         00001218  00000000  00000000  00001d14  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000410  00000000  00000000  00002f2c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001a8  00000000  00000000  0000333c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000613  00000000  00000000  000034e4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   000028f4  00000000  00000000  00003af7  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000e88  00000000  00000000  000063eb  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00002856  00000000  00000000  00007273  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000390  00000000  00000000  00009acc  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000b9f  00000000  00000000  00009e5c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000021de  00000000  00000000  0000a9fb  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_pubtypes 0000031e  00000000  00000000  0000cbd9  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000060  00000000  00000000  0000cef7  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 0e 09 	jmp	0x121c	; 0x121c <__vector_1>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 ea 08 	jmp	0x11d4	; 0x11d4 <__vector_4>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 83 08 	jmp	0x1106	; 0x1106 <__vector_10>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e4 e1       	ldi	r30, 0x14	; 20
      68:	fc e1       	ldi	r31, 0x1C	; 28
      6a:	02 c0       	rjmp	.+4      	; 0x70 <__do_copy_data+0x10>
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0
      70:	aa 3c       	cpi	r26, 0xCA	; 202
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <__do_copy_data+0xc>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	aa ec       	ldi	r26, 0xCA	; 202
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	af 3d       	cpi	r26, 0xDF	; 223
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 2d 08 	call	0x105a	; 0x105a <main>
      8a:	0c 94 08 0e 	jmp	0x1c10	; 0x1c10 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <display_set_backlight>:
 *      PUBLIC FUNCTIONS                    *
 *******************************************/
void display_set_backlight( uint8_t percent )
{
	/* Configure pin just in case */
	DISPLAY_BACKLIGHT_DDR |= (1 << DISPLAY_BACKLIGHT_PIN);
      92:	8d 9a       	sbi	0x11, 5	; 17
	
	if (0 == percent)
      94:	88 23       	and	r24, r24
      96:	11 f4       	brne	.+4      	; 0x9c <display_set_backlight+0xa>
	{
		/* Turn PWM off and set pin to 0 */
		DISPLAY_BACKLIGHT_PORT &= ~(1 << DISPLAY_BACKLIGHT_PIN);
      98:	95 98       	cbi	0x12, 5	; 18
      9a:	08 95       	ret
		
	} else if ( 100 <= percent )
      9c:	84 36       	cpi	r24, 0x64	; 100
      9e:	08 f0       	brcs	.+2      	; 0xa2 <display_set_backlight+0x10>
	{
		/* Turn PWM off and set pin to 1 */
		DISPLAY_BACKLIGHT_PORT |= (1 << DISPLAY_BACKLIGHT_PIN);
      a0:	95 9a       	sbi	0x12, 5	; 18
      a2:	08 95       	ret

000000a4 <displaySendCommand>:
/********************************************
 *      LOCAL FUNCTIONS                     *
 *******************************************/

void displaySendCommand(uint8_t command, double delay_in_us)
{
      a4:	1f 93       	push	r17
      a6:	18 2f       	mov	r17, r24
      a8:	cb 01       	movw	r24, r22
      aa:	ba 01       	movw	r22, r20
	uint8_t buf = 0;
	DISPLAY_CONFIG_PINS_PORT  &= ~(1 << DISPLAY_CONFIG_PIN_RS ); // 0 - command, 1 - data 
      ac:	af 98       	cbi	0x15, 7	; 21
	{
		/* No need to invert data in the port */
		// TODO: implement		
	} else
	{			
		buf = (command & 0xF0) >> 4;
      ae:	21 2f       	mov	r18, r17
      b0:	22 95       	swap	r18
      b2:	2f 70       	andi	r18, 0x0F	; 15
		DISPLAY_DATA_PINS_PORT = ((((buf & 0x1) << 3) | ((buf & 0x2) << 1) | ((buf & 0x4) >> 1) | ((buf & 0x8) >> 3)) << DISPLAY_DATA_PINS_SHIFT) | (DISPLAY_DATA_PINS_PORT & (~DISPLAY_DATA_PINS_MASK));		
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	a5 b3       	in	r26, 0x15	; 21
      b8:	f9 01       	movw	r30, r18
      ba:	e2 70       	andi	r30, 0x02	; 2
      bc:	f0 70       	andi	r31, 0x00	; 0
      be:	ee 0f       	add	r30, r30
      c0:	ff 1f       	adc	r31, r31
      c2:	a9 01       	movw	r20, r18
      c4:	41 70       	andi	r20, 0x01	; 1
      c6:	50 70       	andi	r21, 0x00	; 0
      c8:	44 0f       	add	r20, r20
      ca:	55 1f       	adc	r21, r21
      cc:	44 0f       	add	r20, r20
      ce:	55 1f       	adc	r21, r21
      d0:	44 0f       	add	r20, r20
      d2:	55 1f       	adc	r21, r21
      d4:	e4 2b       	or	r30, r20
      d6:	f5 2b       	or	r31, r21
      d8:	a9 01       	movw	r20, r18
      da:	44 70       	andi	r20, 0x04	; 4
      dc:	50 70       	andi	r21, 0x00	; 0
      de:	55 95       	asr	r21
      e0:	47 95       	ror	r20
      e2:	e4 2b       	or	r30, r20
      e4:	f5 2b       	or	r31, r21
      e6:	a9 01       	movw	r20, r18
      e8:	56 95       	lsr	r21
      ea:	47 95       	ror	r20
      ec:	56 95       	lsr	r21
      ee:	47 95       	ror	r20
      f0:	56 95       	lsr	r21
      f2:	47 95       	ror	r20
      f4:	9f 01       	movw	r18, r30
      f6:	24 2b       	or	r18, r20
      f8:	35 2b       	or	r19, r21
      fa:	22 0f       	add	r18, r18
      fc:	33 1f       	adc	r19, r19
      fe:	22 0f       	add	r18, r18
     100:	33 1f       	adc	r19, r19
     102:	a3 7c       	andi	r26, 0xC3	; 195
     104:	2a 2b       	or	r18, r26
     106:	25 bb       	out	0x15, r18	; 21
	}

	DISPLAY_CONFIG_PINS_PORT |= (1 << DISPLAY_CONFIG_PIN_E);
     108:	ae 9a       	sbi	0x15, 6	; 21
	delay_us(delay_in_us);
     10a:	0e 94 4e 09 	call	0x129c	; 0x129c <__fixunssfsi>

  } 
} 

static inline void delay_us(uint16_t count) { 
  while(count--) { 
     10e:	61 15       	cp	r22, r1
     110:	71 05       	cpc	r23, r1
     112:	39 f0       	breq	.+14     	; 0x122 <displaySendCommand+0x7e>
     114:	cb 01       	movw	r24, r22
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     116:	25 e0       	ldi	r18, 0x05	; 5
     118:	2a 95       	dec	r18
     11a:	f1 f7       	brne	.-4      	; 0x118 <displaySendCommand+0x74>
     11c:	00 00       	nop
     11e:	01 97       	sbiw	r24, 0x01	; 1
     120:	d1 f7       	brne	.-12     	; 0x116 <displaySendCommand+0x72>
		DISPLAY_DATA_PINS_PORT = ((((buf & 0x1) << 3) | ((buf & 0x2) << 1) | ((buf & 0x4) >> 1) | ((buf & 0x8) >> 3)) << DISPLAY_DATA_PINS_SHIFT) | (DISPLAY_DATA_PINS_PORT & (~DISPLAY_DATA_PINS_MASK));		
	}

	DISPLAY_CONFIG_PINS_PORT |= (1 << DISPLAY_CONFIG_PIN_E);
	delay_us(delay_in_us);
	DISPLAY_CONFIG_PINS_PORT &= ~(1 << DISPLAY_CONFIG_PIN_E);
     122:	ae 98       	cbi	0x15, 6	; 21
     124:	85 e0       	ldi	r24, 0x05	; 5
     126:	8a 95       	dec	r24
     128:	f1 f7       	brne	.-4      	; 0x126 <displaySendCommand+0x82>
     12a:	00 00       	nop
     12c:	25 e0       	ldi	r18, 0x05	; 5
     12e:	2a 95       	dec	r18
     130:	f1 f7       	brne	.-4      	; 0x12e <displaySendCommand+0x8a>
     132:	00 00       	nop
     134:	85 e0       	ldi	r24, 0x05	; 5
     136:	8a 95       	dec	r24
     138:	f1 f7       	brne	.-4      	; 0x136 <displaySendCommand+0x92>
     13a:	00 00       	nop
     13c:	25 e0       	ldi	r18, 0x05	; 5
     13e:	2a 95       	dec	r18
     140:	f1 f7       	brne	.-4      	; 0x13e <displaySendCommand+0x9a>
     142:	00 00       	nop
     144:	85 e0       	ldi	r24, 0x05	; 5
     146:	8a 95       	dec	r24
     148:	f1 f7       	brne	.-4      	; 0x146 <displaySendCommand+0xa2>
     14a:	00 00       	nop
	{
		/* No need to invert data in the port */
		// TODO: implement		
	} else
	{			
		buf = (command & 0x0F);
     14c:	1f 70       	andi	r17, 0x0F	; 15
		DISPLAY_DATA_PINS_PORT = ((((buf & 0x1) << 3) | ((buf & 0x2) << 1) | ((buf & 0x4) >> 1) | ((buf & 0x8) >> 3)) << DISPLAY_DATA_PINS_SHIFT) | (DISPLAY_DATA_PINS_PORT & (~DISPLAY_DATA_PINS_MASK));		
     14e:	81 2f       	mov	r24, r17
     150:	90 e0       	ldi	r25, 0x00	; 0
     152:	e5 b3       	in	r30, 0x15	; 21
     154:	ac 01       	movw	r20, r24
     156:	42 70       	andi	r20, 0x02	; 2
     158:	50 70       	andi	r21, 0x00	; 0
     15a:	44 0f       	add	r20, r20
     15c:	55 1f       	adc	r21, r21
     15e:	9c 01       	movw	r18, r24
     160:	21 70       	andi	r18, 0x01	; 1
     162:	30 70       	andi	r19, 0x00	; 0
     164:	22 0f       	add	r18, r18
     166:	33 1f       	adc	r19, r19
     168:	22 0f       	add	r18, r18
     16a:	33 1f       	adc	r19, r19
     16c:	22 0f       	add	r18, r18
     16e:	33 1f       	adc	r19, r19
     170:	42 2b       	or	r20, r18
     172:	53 2b       	or	r21, r19
     174:	9c 01       	movw	r18, r24
     176:	24 70       	andi	r18, 0x04	; 4
     178:	30 70       	andi	r19, 0x00	; 0
     17a:	35 95       	asr	r19
     17c:	27 95       	ror	r18
     17e:	42 2b       	or	r20, r18
     180:	53 2b       	or	r21, r19
     182:	9c 01       	movw	r18, r24
     184:	36 95       	lsr	r19
     186:	27 95       	ror	r18
     188:	36 95       	lsr	r19
     18a:	27 95       	ror	r18
     18c:	36 95       	lsr	r19
     18e:	27 95       	ror	r18
     190:	ca 01       	movw	r24, r20
     192:	82 2b       	or	r24, r18
     194:	93 2b       	or	r25, r19
     196:	88 0f       	add	r24, r24
     198:	99 1f       	adc	r25, r25
     19a:	88 0f       	add	r24, r24
     19c:	99 1f       	adc	r25, r25
     19e:	2e 2f       	mov	r18, r30
     1a0:	23 7c       	andi	r18, 0xC3	; 195
     1a2:	82 2b       	or	r24, r18
     1a4:	85 bb       	out	0x15, r24	; 21
	}

	/* E = A7 */
	DISPLAY_CONFIG_PINS_PORT |= (1 << DISPLAY_CONFIG_PIN_E);
     1a6:	ae 9a       	sbi	0x15, 6	; 21

  } 
} 

static inline void delay_us(uint16_t count) { 
  while(count--) { 
     1a8:	61 15       	cp	r22, r1
     1aa:	71 05       	cpc	r23, r1
     1ac:	39 f0       	breq	.+14     	; 0x1bc <displaySendCommand+0x118>
     1ae:	25 e0       	ldi	r18, 0x05	; 5
     1b0:	2a 95       	dec	r18
     1b2:	f1 f7       	brne	.-4      	; 0x1b0 <displaySendCommand+0x10c>
     1b4:	00 00       	nop
     1b6:	61 50       	subi	r22, 0x01	; 1
     1b8:	70 40       	sbci	r23, 0x00	; 0
     1ba:	c9 f7       	brne	.-14     	; 0x1ae <displaySendCommand+0x10a>
	}

	/* E = A7 */
	DISPLAY_CONFIG_PINS_PORT |= (1 << DISPLAY_CONFIG_PIN_E);
	delay_us(delay_in_us);
	DISPLAY_CONFIG_PINS_PORT &= ~(1 << DISPLAY_CONFIG_PIN_E);
     1bc:	ae 98       	cbi	0x15, 6	; 21
     1be:	85 e0       	ldi	r24, 0x05	; 5
     1c0:	8a 95       	dec	r24
     1c2:	f1 f7       	brne	.-4      	; 0x1c0 <displaySendCommand+0x11c>
     1c4:	00 00       	nop
     1c6:	25 e0       	ldi	r18, 0x05	; 5
     1c8:	2a 95       	dec	r18
     1ca:	f1 f7       	brne	.-4      	; 0x1c8 <displaySendCommand+0x124>
     1cc:	00 00       	nop
     1ce:	85 e0       	ldi	r24, 0x05	; 5
     1d0:	8a 95       	dec	r24
     1d2:	f1 f7       	brne	.-4      	; 0x1d0 <displaySendCommand+0x12c>
     1d4:	00 00       	nop
     1d6:	25 e0       	ldi	r18, 0x05	; 5
     1d8:	2a 95       	dec	r18
     1da:	f1 f7       	brne	.-4      	; 0x1d8 <displaySendCommand+0x134>
     1dc:	00 00       	nop
     1de:	85 e0       	ldi	r24, 0x05	; 5
     1e0:	8a 95       	dec	r24
     1e2:	f1 f7       	brne	.-4      	; 0x1e0 <displaySendCommand+0x13c>
     1e4:	00 00       	nop
	
#else
	#error
#endif

}
     1e6:	1f 91       	pop	r17
     1e8:	08 95       	ret

000001ea <displayClear>:

void displayClear()
{
	/* Clear display */
	/* Wait for more than 1.53 ms */
	displaySendCommand(DISPLAY_COMMAND_CLEAR_DISPLAY, 1540);
     1ea:	81 e0       	ldi	r24, 0x01	; 1
     1ec:	40 e0       	ldi	r20, 0x00	; 0
     1ee:	50 e8       	ldi	r21, 0x80	; 128
     1f0:	60 ec       	ldi	r22, 0xC0	; 192
     1f2:	74 e4       	ldi	r23, 0x44	; 68
     1f4:	0e 94 52 00 	call	0xa4	; 0xa4 <displaySendCommand>

	/* Why don't just set DDRAM address? It takes less time */
	displaySendCommand(DISPLAY_COMMAND_RETURN_HOME, 1540);
     1f8:	82 e0       	ldi	r24, 0x02	; 2
     1fa:	40 e0       	ldi	r20, 0x00	; 0
     1fc:	50 e8       	ldi	r21, 0x80	; 128
     1fe:	60 ec       	ldi	r22, 0xC0	; 192
     200:	74 e4       	ldi	r23, 0x44	; 68
     202:	0e 94 52 00 	call	0xa4	; 0xa4 <displaySendCommand>
}
     206:	08 95       	ret

00000208 <initDisplay>:
	/*	  
	Start up steps 

	1. Wait for more than 40 ms after VDD rises to 4.5 V */

	DISPLAY_CONFIG_PINS_DDR  |= (1 << DISPLAY_CONFIG_PIN_RS) | (1 << DISPLAY_CONFIG_PIN_E);
     208:	84 b3       	in	r24, 0x14	; 20
     20a:	80 6c       	ori	r24, 0xC0	; 192
     20c:	84 bb       	out	0x14, r24	; 20
	DISPLAY_CONFIG_PINS_PORT  &= ~(1 << DISPLAY_CONFIG_PIN_RS);
     20e:	af 98       	cbi	0x15, 7	; 21
	DISPLAY_CONFIG_PINS_PORT  &= ~(1 << DISPLAY_CONFIG_PIN_E);
     210:	ae 98       	cbi	0x15, 6	; 21

	DISPLAY_DATA_PINS_DDR |= DISPLAY_DATA_PINS_MASK;
     212:	84 b3       	in	r24, 0x14	; 20
     214:	8c 63       	ori	r24, 0x3C	; 60
     216:	84 bb       	out	0x14, r24	; 20
     218:	82 e3       	ldi	r24, 0x32	; 50
     21a:	90 e0       	ldi	r25, 0x00	; 0
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     21c:	ef e9       	ldi	r30, 0x9F	; 159
     21e:	ff e0       	ldi	r31, 0x0F	; 15
     220:	31 97       	sbiw	r30, 0x01	; 1
     222:	f1 f7       	brne	.-4      	; 0x220 <initDisplay+0x18>
     224:	00 c0       	rjmp	.+0      	; 0x226 <initDisplay+0x1e>
     226:	00 00       	nop
     228:	01 97       	sbiw	r24, 0x01	; 1
	}
	return symb;
}

static inline void delay_ms(uint16_t count) { 
  while(count--) { 
     22a:	c1 f7       	brne	.-16     	; 0x21c <initDisplay+0x14>

	/* 	Wait for more than 39us */	
#ifdef DISPLAY_MODE_8BIT	
	displaySendCommand(DISPLAY_COMMAND_FUNCTION_SET | DISPLAY_DATA_LENGTH_8BIT | DISPLAY_TYPE_2LINE | DISPLAY_SYMB_SIZE_5X8,40);
#elif defined DISPLAY_MODE_4BIT
	displaySendCommand(DISPLAY_COMMAND_FUNCTION_SET | DISPLAY_DATA_LENGTH_4BIT, 40);
     22c:	80 e2       	ldi	r24, 0x20	; 32
     22e:	40 e0       	ldi	r20, 0x00	; 0
     230:	50 e0       	ldi	r21, 0x00	; 0
     232:	60 e2       	ldi	r22, 0x20	; 32
     234:	72 e4       	ldi	r23, 0x42	; 66
     236:	0e 94 52 00 	call	0xa4	; 0xa4 <displaySendCommand>
		/* No need to invert data in the port */
		// TODO: implement		
	} else
	{		
		buf = ((DISPLAY_COMMAND_FUNCTION_SET | DISPLAY_DATA_LENGTH_8BIT) >> 4);
		DISPLAY_DATA_PINS_PORT = ((((buf & 0x1) << 3) | ((buf & 0x2) << 1) | ((buf & 0x4) >> 1) | ((buf & 0x8) >> 3)) << DISPLAY_DATA_PINS_SHIFT) | (DISPLAY_DATA_PINS_PORT & (~DISPLAY_DATA_PINS_MASK));
     23a:	85 b3       	in	r24, 0x15	; 21
     23c:	83 7c       	andi	r24, 0xC3	; 195
     23e:	80 63       	ori	r24, 0x30	; 48
     240:	85 bb       	out	0x15, r24	; 21
	}
	
	
	/* Pull up E */
	DISPLAY_CONFIG_PINS_PORT |= (1 << DISPLAY_CONFIG_PIN_E);
     242:	ae 9a       	sbi	0x15, 6	; 21

  } 
} 

static inline void delay_us(uint16_t count) { 
  while(count--) { 
     244:	87 e2       	ldi	r24, 0x27	; 39
     246:	90 e0       	ldi	r25, 0x00	; 0
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     248:	f5 e0       	ldi	r31, 0x05	; 5
     24a:	fa 95       	dec	r31
     24c:	f1 f7       	brne	.-4      	; 0x24a <initDisplay+0x42>
     24e:	00 00       	nop
     250:	01 97       	sbiw	r24, 0x01	; 1
     252:	2f ef       	ldi	r18, 0xFF	; 255
     254:	8f 3f       	cpi	r24, 0xFF	; 255
     256:	92 07       	cpc	r25, r18
     258:	b9 f7       	brne	.-18     	; 0x248 <initDisplay+0x40>
	
	
	/* Pull up E */
	DISPLAY_CONFIG_PINS_PORT |= (1 << DISPLAY_CONFIG_PIN_E);
	delay_us(40);
	DISPLAY_CONFIG_PINS_PORT &= ~(1 << DISPLAY_CONFIG_PIN_E);
     25a:	ae 98       	cbi	0x15, 6	; 21

	displaySendCommand(DISPLAY_COMMAND_FUNCTION_SET | DISPLAY_DATA_LENGTH_4BIT | DISPLAY_TYPE_2LINE | DISPLAY_SYMB_SIZE_5X8,40);	
     25c:	88 e2       	ldi	r24, 0x28	; 40
     25e:	40 e0       	ldi	r20, 0x00	; 0
     260:	50 e0       	ldi	r21, 0x00	; 0
     262:	60 e2       	ldi	r22, 0x20	; 32
     264:	72 e4       	ldi	r23, 0x42	; 66
     266:	0e 94 52 00 	call	0xa4	; 0xa4 <displaySendCommand>
	#error
#endif

	/* Display ON/OFF control */
	/* Wait for more than 37 us */
	displaySendCommand(DISPLAY_COMMAND_DISPLAY_ON_OFF | DISPLAY_ON | DISPLAY_CURSOR_OFF | DISPLAY_CURSOR_BLINKING_OFF,38);
     26a:	8c e0       	ldi	r24, 0x0C	; 12
     26c:	40 e0       	ldi	r20, 0x00	; 0
     26e:	50 e0       	ldi	r21, 0x00	; 0
     270:	68 e1       	ldi	r22, 0x18	; 24
     272:	72 e4       	ldi	r23, 0x42	; 66
     274:	0e 94 52 00 	call	0xa4	; 0xa4 <displaySendCommand>

	/* Clear display */

	/* Wait for more than 1.53 ms */
	displaySendCommand(DISPLAY_COMMAND_CLEAR_DISPLAY, 1540);
     278:	81 e0       	ldi	r24, 0x01	; 1
     27a:	40 e0       	ldi	r20, 0x00	; 0
     27c:	50 e8       	ldi	r21, 0x80	; 128
     27e:	60 ec       	ldi	r22, 0xC0	; 192
     280:	74 e4       	ldi	r23, 0x44	; 68
     282:	0e 94 52 00 	call	0xa4	; 0xa4 <displaySendCommand>

	/* Entry mode set */
	/* Wait for more than 39 us */

	displaySendCommand(DISPLAY_COMMAND_ENTRY_MODE_SET | DISPLAY_ENTRY_MODE_INCREMENT | DISPLAY_ENTRY_MODE_SHIFT_OFF, 40);
     286:	86 e0       	ldi	r24, 0x06	; 6
     288:	40 e0       	ldi	r20, 0x00	; 0
     28a:	50 e0       	ldi	r21, 0x00	; 0
     28c:	60 e2       	ldi	r22, 0x20	; 32
     28e:	72 e4       	ldi	r23, 0x42	; 66
     290:	0e 94 52 00 	call	0xa4	; 0xa4 <displaySendCommand>

	/* Move cursor */
	displaySendCommand(DISPLAY_COMMAND_RETURN_HOME, 1540);
     294:	82 e0       	ldi	r24, 0x02	; 2
     296:	40 e0       	ldi	r20, 0x00	; 0
     298:	50 e8       	ldi	r21, 0x80	; 128
     29a:	60 ec       	ldi	r22, 0xC0	; 192
     29c:	74 e4       	ldi	r23, 0x44	; 68
     29e:	0e 94 52 00 	call	0xa4	; 0xa4 <displaySendCommand>

}
     2a2:	08 95       	ret

000002a4 <displaySendData>:
}

void displaySendData(uint8_t data)
{
	uint8_t buf = 0;
	DISPLAY_CONFIG_PINS_PORT |= (1 << DISPLAY_CONFIG_PIN_RS ); // 0 - command, 1 - data 
     2a4:	af 9a       	sbi	0x15, 7	; 21
	{
		/* No need to invert data in the port */
		// TODO: implement		
	} else
	{			
		buf = (data & 0xF0) >> 4;
     2a6:	28 2f       	mov	r18, r24
     2a8:	22 95       	swap	r18
     2aa:	2f 70       	andi	r18, 0x0F	; 15
		DISPLAY_DATA_PINS_PORT = ((((buf & 0x1) << 3) | ((buf & 0x2) << 1) | ((buf & 0x4) >> 1) | ((buf & 0x8) >> 3)) << DISPLAY_DATA_PINS_SHIFT) | (DISPLAY_DATA_PINS_PORT & (~DISPLAY_DATA_PINS_MASK));		
     2ac:	30 e0       	ldi	r19, 0x00	; 0
     2ae:	95 b3       	in	r25, 0x15	; 21
     2b0:	b9 01       	movw	r22, r18
     2b2:	62 70       	andi	r22, 0x02	; 2
     2b4:	70 70       	andi	r23, 0x00	; 0
     2b6:	66 0f       	add	r22, r22
     2b8:	77 1f       	adc	r23, r23
     2ba:	a9 01       	movw	r20, r18
     2bc:	41 70       	andi	r20, 0x01	; 1
     2be:	50 70       	andi	r21, 0x00	; 0
     2c0:	44 0f       	add	r20, r20
     2c2:	55 1f       	adc	r21, r21
     2c4:	44 0f       	add	r20, r20
     2c6:	55 1f       	adc	r21, r21
     2c8:	44 0f       	add	r20, r20
     2ca:	55 1f       	adc	r21, r21
     2cc:	64 2b       	or	r22, r20
     2ce:	75 2b       	or	r23, r21
     2d0:	a9 01       	movw	r20, r18
     2d2:	44 70       	andi	r20, 0x04	; 4
     2d4:	50 70       	andi	r21, 0x00	; 0
     2d6:	55 95       	asr	r21
     2d8:	47 95       	ror	r20
     2da:	64 2b       	or	r22, r20
     2dc:	75 2b       	or	r23, r21
     2de:	a9 01       	movw	r20, r18
     2e0:	56 95       	lsr	r21
     2e2:	47 95       	ror	r20
     2e4:	56 95       	lsr	r21
     2e6:	47 95       	ror	r20
     2e8:	56 95       	lsr	r21
     2ea:	47 95       	ror	r20
     2ec:	9b 01       	movw	r18, r22
     2ee:	24 2b       	or	r18, r20
     2f0:	35 2b       	or	r19, r21
     2f2:	22 0f       	add	r18, r18
     2f4:	33 1f       	adc	r19, r19
     2f6:	22 0f       	add	r18, r18
     2f8:	33 1f       	adc	r19, r19
     2fa:	93 7c       	andi	r25, 0xC3	; 195
     2fc:	29 2b       	or	r18, r25
     2fe:	25 bb       	out	0x15, r18	; 21
	}


	DISPLAY_CONFIG_PINS_PORT |= (1 << DISPLAY_CONFIG_PIN_E);
     300:	ae 9a       	sbi	0x15, 6	; 21
     302:	28 e2       	ldi	r18, 0x28	; 40
     304:	30 e0       	ldi	r19, 0x00	; 0
     306:	95 e0       	ldi	r25, 0x05	; 5
     308:	9a 95       	dec	r25
     30a:	f1 f7       	brne	.-4      	; 0x308 <displaySendData+0x64>
     30c:	00 00       	nop
     30e:	21 50       	subi	r18, 0x01	; 1
     310:	30 40       	sbci	r19, 0x00	; 0

  } 
} 

static inline void delay_us(uint16_t count) { 
  while(count--) { 
     312:	c9 f7       	brne	.-14     	; 0x306 <displaySendData+0x62>
	}


	DISPLAY_CONFIG_PINS_PORT |= (1 << DISPLAY_CONFIG_PIN_E);
	delay_us(40);
	DISPLAY_CONFIG_PINS_PORT &= ~(1 << DISPLAY_CONFIG_PIN_E);
     314:	ae 98       	cbi	0x15, 6	; 21
	{
		/* No need to invert data in the port */
		// TODO: implement		
	} else
	{				
		buf = (data & 0x0F);
     316:	8f 70       	andi	r24, 0x0F	; 15
		DISPLAY_DATA_PINS_PORT = ((((buf & 0x1) << 3) | ((buf & 0x2) << 1) | ((buf & 0x4) >> 1) | ((buf & 0x8) >> 3)) << DISPLAY_DATA_PINS_SHIFT) | (DISPLAY_DATA_PINS_PORT & (~DISPLAY_DATA_PINS_MASK));		
     318:	90 e0       	ldi	r25, 0x00	; 0
     31a:	65 b3       	in	r22, 0x15	; 21
     31c:	ac 01       	movw	r20, r24
     31e:	42 70       	andi	r20, 0x02	; 2
     320:	50 70       	andi	r21, 0x00	; 0
     322:	44 0f       	add	r20, r20
     324:	55 1f       	adc	r21, r21
     326:	9c 01       	movw	r18, r24
     328:	21 70       	andi	r18, 0x01	; 1
     32a:	30 70       	andi	r19, 0x00	; 0
     32c:	22 0f       	add	r18, r18
     32e:	33 1f       	adc	r19, r19
     330:	22 0f       	add	r18, r18
     332:	33 1f       	adc	r19, r19
     334:	22 0f       	add	r18, r18
     336:	33 1f       	adc	r19, r19
     338:	42 2b       	or	r20, r18
     33a:	53 2b       	or	r21, r19
     33c:	9c 01       	movw	r18, r24
     33e:	24 70       	andi	r18, 0x04	; 4
     340:	30 70       	andi	r19, 0x00	; 0
     342:	35 95       	asr	r19
     344:	27 95       	ror	r18
     346:	42 2b       	or	r20, r18
     348:	53 2b       	or	r21, r19
     34a:	9c 01       	movw	r18, r24
     34c:	36 95       	lsr	r19
     34e:	27 95       	ror	r18
     350:	36 95       	lsr	r19
     352:	27 95       	ror	r18
     354:	36 95       	lsr	r19
     356:	27 95       	ror	r18
     358:	ca 01       	movw	r24, r20
     35a:	82 2b       	or	r24, r18
     35c:	93 2b       	or	r25, r19
     35e:	88 0f       	add	r24, r24
     360:	99 1f       	adc	r25, r25
     362:	88 0f       	add	r24, r24
     364:	99 1f       	adc	r25, r25
     366:	26 2f       	mov	r18, r22
     368:	23 7c       	andi	r18, 0xC3	; 195
     36a:	82 2b       	or	r24, r18
     36c:	85 bb       	out	0x15, r24	; 21
	}

	/* E = A7 */
	DISPLAY_CONFIG_PINS_PORT |= (1 << DISPLAY_CONFIG_PIN_E);
     36e:	ae 9a       	sbi	0x15, 6	; 21

  } 
} 

static inline void delay_us(uint16_t count) { 
  while(count--) { 
     370:	87 e2       	ldi	r24, 0x27	; 39
     372:	90 e0       	ldi	r25, 0x00	; 0
     374:	25 e0       	ldi	r18, 0x05	; 5
     376:	2a 95       	dec	r18
     378:	f1 f7       	brne	.-4      	; 0x376 <displaySendData+0xd2>
     37a:	00 00       	nop
     37c:	01 97       	sbiw	r24, 0x01	; 1
     37e:	2f ef       	ldi	r18, 0xFF	; 255
     380:	8f 3f       	cpi	r24, 0xFF	; 255
     382:	92 07       	cpc	r25, r18
     384:	b9 f7       	brne	.-18     	; 0x374 <displaySendData+0xd0>
	}

	/* E = A7 */
	DISPLAY_CONFIG_PINS_PORT |= (1 << DISPLAY_CONFIG_PIN_E);
	delay_us(40);
	DISPLAY_CONFIG_PINS_PORT &= ~(1 << DISPLAY_CONFIG_PIN_E);
     386:	ae 98       	cbi	0x15, 6	; 21

#else
	#error
#endif

}
     388:	08 95       	ret

0000038a <displayTranslateSymb>:

char displayTranslateSymb(const char symb)
{
	switch (symb)
     38a:	8e 3c       	cpi	r24, 0xCE	; 206
     38c:	a1 f0       	breq	.+40     	; 0x3b6 <displayTranslateSymb+0x2c>
     38e:	8f 3c       	cpi	r24, 0xCF	; 207
     390:	38 f4       	brcc	.+14     	; 0x3a0 <displayTranslateSymb+0x16>
     392:	82 3c       	cpi	r24, 0xC2	; 194
     394:	c1 f0       	breq	.+48     	; 0x3c6 <displayTranslateSymb+0x3c>
     396:	89 3c       	cpi	r24, 0xC9	; 201
     398:	61 f0       	breq	.+24     	; 0x3b2 <displayTranslateSymb+0x28>
     39a:	8c 37       	cpi	r24, 0x7C	; 124
     39c:	a9 f4       	brne	.+42     	; 0x3c8 <displayTranslateSymb+0x3e>
     39e:	07 c0       	rjmp	.+14     	; 0x3ae <displayTranslateSymb+0x24>
     3a0:	82 3d       	cpi	r24, 0xD2	; 210
     3a2:	69 f0       	breq	.+26     	; 0x3be <displayTranslateSymb+0x34>
     3a4:	8b 3d       	cpi	r24, 0xDB	; 219
     3a6:	69 f0       	breq	.+26     	; 0x3c2 <displayTranslateSymb+0x38>
     3a8:	8f 3c       	cpi	r24, 0xCF	; 207
     3aa:	71 f4       	brne	.+28     	; 0x3c8 <displayTranslateSymb+0x3e>
     3ac:	06 c0       	rjmp	.+12     	; 0x3ba <displayTranslateSymb+0x30>
	{

		/* Special symbols */
		case '|':
				return 0xff;
     3ae:	8f ef       	ldi	r24, 0xFF	; 255
     3b0:	08 95       	ret
				
		/* Cyrillic */
		case 'Â':
				return 0x42;		
		case 'É':
				return 0xA6;				
     3b2:	86 ea       	ldi	r24, 0xA6	; 166
     3b4:	08 95       	ret
		case 'Î':
				return 0x4F;
     3b6:	8f e4       	ldi	r24, 0x4F	; 79
     3b8:	08 95       	ret
		case 'Ï':
				return 0xA8;
     3ba:	88 ea       	ldi	r24, 0xA8	; 168
     3bc:	08 95       	ret
		case 'Ò':
				return 0x54;
     3be:	84 e5       	ldi	r24, 0x54	; 84
     3c0:	08 95       	ret
		case 'Û':
				return 0xAE;
     3c2:	8e ea       	ldi	r24, 0xAE	; 174
     3c4:	08 95       	ret
		case '|':
				return 0xff;
				
		/* Cyrillic */
		case 'Â':
				return 0x42;		
     3c6:	82 e4       	ldi	r24, 0x42	; 66
				return 0xAE;
		default:
			break;
	}
	return symb;
}
     3c8:	08 95       	ret

000003ca <displayPrintString>:
	/* Why don't just set DDRAM address? It takes less time */
	displaySendCommand(DISPLAY_COMMAND_RETURN_HOME, 1540);
}

void displayPrintString(const char *string)
{
     3ca:	cf 93       	push	r28
     3cc:	df 93       	push	r29
     3ce:	ec 01       	movw	r28, r24
	uint16_t counter = 0;
	while (string[counter] != 0)
     3d0:	88 81       	ld	r24, Y
     3d2:	88 23       	and	r24, r24
     3d4:	41 f0       	breq	.+16     	; 0x3e6 <displayPrintString+0x1c>

	/* Why don't just set DDRAM address? It takes less time */
	displaySendCommand(DISPLAY_COMMAND_RETURN_HOME, 1540);
}

void displayPrintString(const char *string)
     3d6:	21 96       	adiw	r28, 0x01	; 1
{
	uint16_t counter = 0;
	while (string[counter] != 0)
	{
		displaySendData(displayTranslateSymb(string[counter]));
     3d8:	0e 94 c5 01 	call	0x38a	; 0x38a <displayTranslateSymb>
     3dc:	0e 94 52 01 	call	0x2a4	; 0x2a4 <displaySendData>
}

void displayPrintString(const char *string)
{
	uint16_t counter = 0;
	while (string[counter] != 0)
     3e0:	89 91       	ld	r24, Y+
     3e2:	88 23       	and	r24, r24
     3e4:	c9 f7       	brne	.-14     	; 0x3d8 <displayPrintString+0xe>
	{
		displaySendData(displayTranslateSymb(string[counter]));
		counter++;
	}
}
     3e6:	df 91       	pop	r29
     3e8:	cf 91       	pop	r28
     3ea:	08 95       	ret

000003ec <displayPrintLine>:

void displayPrintLine(const char *line1, const char* line2)
{
     3ec:	0f 93       	push	r16
     3ee:	1f 93       	push	r17
     3f0:	cf 93       	push	r28
     3f2:	df 93       	push	r29
     3f4:	ec 01       	movw	r28, r24
     3f6:	8b 01       	movw	r16, r22
	//displaySendCommand(DISPLAY_COMMAND_RETURN_HOME, 1540);
	displaySendCommand(DISPLAY_COMMAND_SET_DDRAM_ADDRESS, 40);
     3f8:	80 e8       	ldi	r24, 0x80	; 128
     3fa:	40 e0       	ldi	r20, 0x00	; 0
     3fc:	50 e0       	ldi	r21, 0x00	; 0
     3fe:	60 e2       	ldi	r22, 0x20	; 32
     400:	72 e4       	ldi	r23, 0x42	; 66
     402:	0e 94 52 00 	call	0xa4	; 0xa4 <displaySendCommand>
	displayPrintString(line1);
     406:	ce 01       	movw	r24, r28
     408:	0e 94 e5 01 	call	0x3ca	; 0x3ca <displayPrintString>


	/* Shift DDRAM address pointer to 40h */
	displaySendCommand(DISPLAY_COMMAND_SET_DDRAM_ADDRESS | 0x40, 40);
     40c:	80 ec       	ldi	r24, 0xC0	; 192
     40e:	40 e0       	ldi	r20, 0x00	; 0
     410:	50 e0       	ldi	r21, 0x00	; 0
     412:	60 e2       	ldi	r22, 0x20	; 32
     414:	72 e4       	ldi	r23, 0x42	; 66
     416:	0e 94 52 00 	call	0xa4	; 0xa4 <displaySendCommand>
	displayPrintString(line2);
     41a:	c8 01       	movw	r24, r16
     41c:	0e 94 e5 01 	call	0x3ca	; 0x3ca <displayPrintString>
}
     420:	df 91       	pop	r29
     422:	cf 91       	pop	r28
     424:	1f 91       	pop	r17
     426:	0f 91       	pop	r16
     428:	08 95       	ret

0000042a <encoder_monitor_init>:
	/* PD0 - encoder button, normally pulled up
	   Encoder A - PD3, B - PD1, normally pulled up */
	
	/* Start Timer2, which is used to analyse state of the connected Encoder  
	   WGM21=1 - Clear Timer on Compare mode; 64 - prescaler, 256 TOP == ~1 kHz */	
	TCCR2 = (1 << WGM21) | (1 << CS22);	
     42a:	8c e0       	ldi	r24, 0x0C	; 12
     42c:	85 bd       	out	0x25, r24	; 37
	OCR2 = 0xFF;
     42e:	8f ef       	ldi	r24, 0xFF	; 255
     430:	83 bd       	out	0x23, r24	; 35
	TIMSK |= (1 << OCIE2); /* Enable output compare match interrupt. */
     432:	89 b7       	in	r24, 0x39	; 57
     434:	80 68       	ori	r24, 0x80	; 128
     436:	89 bf       	out	0x39, r24	; 57
	/* Use the following code to stop Timer2 whenever required ( currently not used ) */
	#if 0
		TIMSK &= ~(1 << OCIE2); 
		TCCR2 = 0;		
	#endif
}
     438:	08 95       	ret

0000043a <encoder_monitor_handle_timer_int>:
{
	uint8_t enc_current_state;
	/* This is called ~1000 times a second, i.e. 1 kHz
	  * 16 000 000 (16Mhz sys clock) / 64 (pre-scaler) / 256 (top) */
	// Read encoder state
	enc_current_state = PIND & ((1 << PD3) | (1 << PD1));
     43a:	90 b3       	in	r25, 0x10	; 16
     43c:	9a 70       	andi	r25, 0x0A	; 10
	switch(EncoderState)
     43e:	80 91 ca 00 	lds	r24, 0x00CA
     442:	82 30       	cpi	r24, 0x02	; 2
     444:	a1 f1       	breq	.+104    	; 0x4ae <encoder_monitor_handle_timer_int+0x74>
     446:	83 30       	cpi	r24, 0x03	; 3
     448:	18 f4       	brcc	.+6      	; 0x450 <encoder_monitor_handle_timer_int+0x16>
     44a:	88 23       	and	r24, r24
     44c:	e1 f0       	breq	.+56     	; 0x486 <encoder_monitor_handle_timer_int+0x4c>
     44e:	57 c0       	rjmp	.+174    	; 0x4fe <encoder_monitor_handle_timer_int+0xc4>
     450:	88 30       	cpi	r24, 0x08	; 8
     452:	21 f0       	breq	.+8      	; 0x45c <encoder_monitor_handle_timer_int+0x22>
     454:	8a 30       	cpi	r24, 0x0A	; 10
     456:	09 f0       	breq	.+2      	; 0x45a <encoder_monitor_handle_timer_int+0x20>
     458:	52 c0       	rjmp	.+164    	; 0x4fe <encoder_monitor_handle_timer_int+0xc4>
     45a:	3d c0       	rjmp	.+122    	; 0x4d6 <encoder_monitor_handle_timer_int+0x9c>
	{
	case 8:
		{
			if(enc_current_state == 10)
     45c:	9a 30       	cpi	r25, 0x0A	; 10
     45e:	41 f4       	brne	.+16     	; 0x470 <encoder_monitor_handle_timer_int+0x36>
			{
				RightPulses++;
     460:	80 91 cb 00 	lds	r24, 0x00CB
     464:	8f 5f       	subi	r24, 0xFF	; 255
     466:	80 93 cb 00 	sts	0x00CB, r24
				LeftPulses = 0;
     46a:	10 92 cc 00 	sts	0x00CC, r1
     46e:	47 c0       	rjmp	.+142    	; 0x4fe <encoder_monitor_handle_timer_int+0xc4>
			}		
			if(enc_current_state == 0) 
     470:	99 23       	and	r25, r25
     472:	09 f0       	breq	.+2      	; 0x476 <encoder_monitor_handle_timer_int+0x3c>
     474:	44 c0       	rjmp	.+136    	; 0x4fe <encoder_monitor_handle_timer_int+0xc4>
			{
				LeftPulses++;
     476:	80 91 cc 00 	lds	r24, 0x00CC
     47a:	8f 5f       	subi	r24, 0xFF	; 255
     47c:	80 93 cc 00 	sts	0x00CC, r24
				RightPulses = 0;
     480:	10 92 cb 00 	sts	0x00CB, r1
     484:	47 c0       	rjmp	.+142    	; 0x514 <encoder_monitor_handle_timer_int+0xda>
			break;
		}
 
	case 0:
		{
			if(enc_current_state == 8)
     486:	98 30       	cpi	r25, 0x08	; 8
     488:	41 f4       	brne	.+16     	; 0x49a <encoder_monitor_handle_timer_int+0x60>
			{
				RightPulses++;
     48a:	80 91 cb 00 	lds	r24, 0x00CB
     48e:	8f 5f       	subi	r24, 0xFF	; 255
     490:	80 93 cb 00 	sts	0x00CB, r24
				LeftPulses = 0;
     494:	10 92 cc 00 	sts	0x00CC, r1
     498:	32 c0       	rjmp	.+100    	; 0x4fe <encoder_monitor_handle_timer_int+0xc4>
			}				
			if(enc_current_state == 2)
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	81 f5       	brne	.+96     	; 0x4fe <encoder_monitor_handle_timer_int+0xc4>
			{
				LeftPulses++;
     49e:	80 91 cc 00 	lds	r24, 0x00CC
     4a2:	8f 5f       	subi	r24, 0xFF	; 255
     4a4:	80 93 cc 00 	sts	0x00CC, r24
				RightPulses = 0;
     4a8:	10 92 cb 00 	sts	0x00CB, r1
     4ac:	33 c0       	rjmp	.+102    	; 0x514 <encoder_monitor_handle_timer_int+0xda>
			}				
			break;
		}
	case 2:
		{
			if(enc_current_state == 0)
     4ae:	99 23       	and	r25, r25
     4b0:	41 f4       	brne	.+16     	; 0x4c2 <encoder_monitor_handle_timer_int+0x88>
			{
				RightPulses++;
     4b2:	80 91 cb 00 	lds	r24, 0x00CB
     4b6:	8f 5f       	subi	r24, 0xFF	; 255
     4b8:	80 93 cb 00 	sts	0x00CB, r24
				LeftPulses = 0;
     4bc:	10 92 cc 00 	sts	0x00CC, r1
     4c0:	1e c0       	rjmp	.+60     	; 0x4fe <encoder_monitor_handle_timer_int+0xc4>
			}				
			if(enc_current_state == 10)
     4c2:	9a 30       	cpi	r25, 0x0A	; 10
     4c4:	e1 f4       	brne	.+56     	; 0x4fe <encoder_monitor_handle_timer_int+0xc4>
			{
				LeftPulses++;
     4c6:	80 91 cc 00 	lds	r24, 0x00CC
     4ca:	8f 5f       	subi	r24, 0xFF	; 255
     4cc:	80 93 cc 00 	sts	0x00CC, r24
				RightPulses = 0;
     4d0:	10 92 cb 00 	sts	0x00CB, r1
     4d4:	1f c0       	rjmp	.+62     	; 0x514 <encoder_monitor_handle_timer_int+0xda>
			}				
			break;
		}
	case 10:
		{
			if(enc_current_state == 2)
     4d6:	92 30       	cpi	r25, 0x02	; 2
     4d8:	41 f4       	brne	.+16     	; 0x4ea <encoder_monitor_handle_timer_int+0xb0>
			{
				RightPulses++;
     4da:	80 91 cb 00 	lds	r24, 0x00CB
     4de:	8f 5f       	subi	r24, 0xFF	; 255
     4e0:	80 93 cb 00 	sts	0x00CB, r24
				LeftPulses = 0;
     4e4:	10 92 cc 00 	sts	0x00CC, r1
     4e8:	0a c0       	rjmp	.+20     	; 0x4fe <encoder_monitor_handle_timer_int+0xc4>
			}				
			if(enc_current_state == 8)
     4ea:	98 30       	cpi	r25, 0x08	; 8
     4ec:	41 f4       	brne	.+16     	; 0x4fe <encoder_monitor_handle_timer_int+0xc4>
			{
				LeftPulses++;
     4ee:	80 91 cc 00 	lds	r24, 0x00CC
     4f2:	8f 5f       	subi	r24, 0xFF	; 255
     4f4:	80 93 cc 00 	sts	0x00CC, r24
				RightPulses = 0;
     4f8:	10 92 cb 00 	sts	0x00CB, r1
     4fc:	0b c0       	rjmp	.+22     	; 0x514 <encoder_monitor_handle_timer_int+0xda>
			}				
			break;
		}
	}
	
	if(RightPulses == 4)
     4fe:	80 91 cb 00 	lds	r24, 0x00CB
     502:	84 30       	cpi	r24, 0x04	; 4
     504:	39 f4       	brne	.+14     	; 0x514 <encoder_monitor_handle_timer_int+0xda>
	{
		EncoderAction = ENCODER_ACTION_RIGHT;
     506:	10 92 60 00 	sts	0x0060, r1
		RightPulses = 0;
     50a:	10 92 cb 00 	sts	0x00CB, r1
		LeftPulses = 0;
     50e:	10 92 cc 00 	sts	0x00CC, r1
     512:	0b c0       	rjmp	.+22     	; 0x52a <encoder_monitor_handle_timer_int+0xf0>
	}		
	if(LeftPulses == 4)
     514:	80 91 cc 00 	lds	r24, 0x00CC
     518:	84 30       	cpi	r24, 0x04	; 4
     51a:	39 f4       	brne	.+14     	; 0x52a <encoder_monitor_handle_timer_int+0xf0>
	{
		EncoderAction = ENCODER_ACTION_LEFT;
     51c:	81 e0       	ldi	r24, 0x01	; 1
     51e:	80 93 60 00 	sts	0x0060, r24
		RightPulses = 0;
     522:	10 92 cb 00 	sts	0x00CB, r1
		LeftPulses = 0;
     526:	10 92 cc 00 	sts	0x00CC, r1
	}				
	EncoderState = enc_current_state;
     52a:	90 93 ca 00 	sts	0x00CA, r25
}
     52e:	08 95       	ret

00000530 <encoder_monitor_get_last_action>:

uint8_t encoder_monitor_get_last_action()
{
	uint8_t encoder_action = EncoderAction;
     530:	80 91 60 00 	lds	r24, 0x0060
	EncoderAction = ENCODER_ACTION_NO_ACTION;
     534:	9f ef       	ldi	r25, 0xFF	; 255
     536:	90 93 60 00 	sts	0x0060, r25
	return encoder_action;
     53a:	08 95       	ret

0000053c <one_wire_initialize_bus>:
     53c:	1f 93       	push	r17
     53e:	cf 93       	push	r28
     540:	df 93       	push	r29
     542:	18 2f       	mov	r17, r24
     544:	eb 01       	movw	r28, r22
     546:	83 e0       	ldi	r24, 0x03	; 3
     548:	90 e0       	ldi	r25, 0x00	; 0
     54a:	0e 94 d6 09 	call	0x13ac	; 0x13ac <malloc>
     54e:	e8 2f       	mov	r30, r24
     550:	f9 2f       	mov	r31, r25
     552:	9f 01       	movw	r18, r30
     554:	21 15       	cp	r18, r1
     556:	31 05       	cpc	r19, r1
     558:	51 f0       	breq	.+20     	; 0x56e <one_wire_initialize_bus+0x32>
     55a:	10 83       	st	Z, r17
     55c:	d2 83       	std	Z+2, r29	; 0x02
     55e:	c1 83       	std	Z+1, r28	; 0x01
     560:	14 30       	cpi	r17, 0x04	; 4
     562:	28 f0       	brcs	.+10     	; 0x56e <one_wire_initialize_bus+0x32>
     564:	c9 01       	movw	r24, r18
     566:	0e 94 70 0a 	call	0x14e0	; 0x14e0 <free>
     56a:	20 e0       	ldi	r18, 0x00	; 0
     56c:	30 e0       	ldi	r19, 0x00	; 0
     56e:	82 2f       	mov	r24, r18
     570:	93 2f       	mov	r25, r19
     572:	df 91       	pop	r29
     574:	cf 91       	pop	r28
     576:	1f 91       	pop	r17
     578:	08 95       	ret

0000057a <one_wire_check_presence>:
     57a:	fc 01       	movw	r30, r24
     57c:	80 81       	ld	r24, Z
     57e:	81 30       	cpi	r24, 0x01	; 1
     580:	09 f4       	brne	.+2      	; 0x584 <one_wire_check_presence+0xa>
     582:	48 c0       	rjmp	.+144    	; 0x614 <one_wire_check_presence+0x9a>
     584:	81 30       	cpi	r24, 0x01	; 1
     586:	38 f0       	brcs	.+14     	; 0x596 <one_wire_check_presence+0x1c>
     588:	82 30       	cpi	r24, 0x02	; 2
     58a:	09 f4       	brne	.+2      	; 0x58e <one_wire_check_presence+0x14>
     58c:	82 c0       	rjmp	.+260    	; 0x692 <one_wire_check_presence+0x118>
     58e:	83 30       	cpi	r24, 0x03	; 3
     590:	09 f0       	breq	.+2      	; 0x594 <one_wire_check_presence+0x1a>
     592:	fd c0       	rjmp	.+506    	; 0x78e <one_wire_check_presence+0x214>
     594:	bd c0       	rjmp	.+378    	; 0x710 <one_wire_check_presence+0x196>
     596:	4a b3       	in	r20, 0x1a	; 26
     598:	81 e0       	ldi	r24, 0x01	; 1
     59a:	90 e0       	ldi	r25, 0x00	; 0
     59c:	9c 01       	movw	r18, r24
     59e:	01 80       	ldd	r0, Z+1	; 0x01
     5a0:	02 c0       	rjmp	.+4      	; 0x5a6 <one_wire_check_presence+0x2c>
     5a2:	22 0f       	add	r18, r18
     5a4:	33 1f       	adc	r19, r19
     5a6:	0a 94       	dec	r0
     5a8:	e2 f7       	brpl	.-8      	; 0x5a2 <one_wire_check_presence+0x28>
     5aa:	24 2b       	or	r18, r20
     5ac:	2a bb       	out	0x1a, r18	; 26
     5ae:	4b b3       	in	r20, 0x1b	; 27
     5b0:	9c 01       	movw	r18, r24
     5b2:	01 80       	ldd	r0, Z+1	; 0x01
     5b4:	02 c0       	rjmp	.+4      	; 0x5ba <one_wire_check_presence+0x40>
     5b6:	22 0f       	add	r18, r18
     5b8:	33 1f       	adc	r19, r19
     5ba:	0a 94       	dec	r0
     5bc:	e2 f7       	brpl	.-8      	; 0x5b6 <one_wire_check_presence+0x3c>
     5be:	20 95       	com	r18
     5c0:	24 23       	and	r18, r20
     5c2:	2b bb       	out	0x1b, r18	; 27
     5c4:	af e7       	ldi	r26, 0x7F	; 127
     5c6:	b7 e0       	ldi	r27, 0x07	; 7
     5c8:	11 97       	sbiw	r26, 0x01	; 1
     5ca:	f1 f7       	brne	.-4      	; 0x5c8 <one_wire_check_presence+0x4e>
     5cc:	00 c0       	rjmp	.+0      	; 0x5ce <one_wire_check_presence+0x54>
     5ce:	00 00       	nop
     5d0:	2a b3       	in	r18, 0x1a	; 26
     5d2:	01 80       	ldd	r0, Z+1	; 0x01
     5d4:	02 c0       	rjmp	.+4      	; 0x5da <one_wire_check_presence+0x60>
     5d6:	88 0f       	add	r24, r24
     5d8:	99 1f       	adc	r25, r25
     5da:	0a 94       	dec	r0
     5dc:	e2 f7       	brpl	.-8      	; 0x5d6 <one_wire_check_presence+0x5c>
     5de:	80 95       	com	r24
     5e0:	82 23       	and	r24, r18
     5e2:	8a bb       	out	0x1a, r24	; 26
     5e4:	87 e1       	ldi	r24, 0x17	; 23
     5e6:	91 e0       	ldi	r25, 0x01	; 1
     5e8:	01 97       	sbiw	r24, 0x01	; 1
     5ea:	f1 f7       	brne	.-4      	; 0x5e8 <one_wire_check_presence+0x6e>
     5ec:	00 c0       	rjmp	.+0      	; 0x5ee <one_wire_check_presence+0x74>
     5ee:	00 00       	nop
     5f0:	29 b3       	in	r18, 0x19	; 25
     5f2:	30 e0       	ldi	r19, 0x00	; 0
     5f4:	01 80       	ldd	r0, Z+1	; 0x01
     5f6:	02 c0       	rjmp	.+4      	; 0x5fc <one_wire_check_presence+0x82>
     5f8:	35 95       	asr	r19
     5fa:	27 95       	ror	r18
     5fc:	0a 94       	dec	r0
     5fe:	e2 f7       	brpl	.-8      	; 0x5f8 <one_wire_check_presence+0x7e>
     600:	81 e0       	ldi	r24, 0x01	; 1
     602:	20 fd       	sbrc	r18, 0
     604:	80 e0       	ldi	r24, 0x00	; 0
     606:	a7 e6       	ldi	r26, 0x67	; 103
     608:	b6 e0       	ldi	r27, 0x06	; 6
     60a:	11 97       	sbiw	r26, 0x01	; 1
     60c:	f1 f7       	brne	.-4      	; 0x60a <one_wire_check_presence+0x90>
     60e:	00 c0       	rjmp	.+0      	; 0x610 <one_wire_check_presence+0x96>
     610:	00 00       	nop
     612:	08 95       	ret
     614:	47 b3       	in	r20, 0x17	; 23
     616:	81 e0       	ldi	r24, 0x01	; 1
     618:	90 e0       	ldi	r25, 0x00	; 0
     61a:	9c 01       	movw	r18, r24
     61c:	01 80       	ldd	r0, Z+1	; 0x01
     61e:	02 c0       	rjmp	.+4      	; 0x624 <one_wire_check_presence+0xaa>
     620:	22 0f       	add	r18, r18
     622:	33 1f       	adc	r19, r19
     624:	0a 94       	dec	r0
     626:	e2 f7       	brpl	.-8      	; 0x620 <one_wire_check_presence+0xa6>
     628:	24 2b       	or	r18, r20
     62a:	27 bb       	out	0x17, r18	; 23
     62c:	48 b3       	in	r20, 0x18	; 24
     62e:	9c 01       	movw	r18, r24
     630:	01 80       	ldd	r0, Z+1	; 0x01
     632:	02 c0       	rjmp	.+4      	; 0x638 <one_wire_check_presence+0xbe>
     634:	22 0f       	add	r18, r18
     636:	33 1f       	adc	r19, r19
     638:	0a 94       	dec	r0
     63a:	e2 f7       	brpl	.-8      	; 0x634 <one_wire_check_presence+0xba>
     63c:	20 95       	com	r18
     63e:	24 23       	and	r18, r20
     640:	28 bb       	out	0x18, r18	; 24
     642:	af e7       	ldi	r26, 0x7F	; 127
     644:	b7 e0       	ldi	r27, 0x07	; 7
     646:	11 97       	sbiw	r26, 0x01	; 1
     648:	f1 f7       	brne	.-4      	; 0x646 <one_wire_check_presence+0xcc>
     64a:	00 c0       	rjmp	.+0      	; 0x64c <one_wire_check_presence+0xd2>
     64c:	00 00       	nop
     64e:	27 b3       	in	r18, 0x17	; 23
     650:	01 80       	ldd	r0, Z+1	; 0x01
     652:	02 c0       	rjmp	.+4      	; 0x658 <one_wire_check_presence+0xde>
     654:	88 0f       	add	r24, r24
     656:	99 1f       	adc	r25, r25
     658:	0a 94       	dec	r0
     65a:	e2 f7       	brpl	.-8      	; 0x654 <one_wire_check_presence+0xda>
     65c:	80 95       	com	r24
     65e:	82 23       	and	r24, r18
     660:	87 bb       	out	0x17, r24	; 23
     662:	87 e1       	ldi	r24, 0x17	; 23
     664:	91 e0       	ldi	r25, 0x01	; 1
     666:	01 97       	sbiw	r24, 0x01	; 1
     668:	f1 f7       	brne	.-4      	; 0x666 <one_wire_check_presence+0xec>
     66a:	00 c0       	rjmp	.+0      	; 0x66c <one_wire_check_presence+0xf2>
     66c:	00 00       	nop
     66e:	26 b3       	in	r18, 0x16	; 22
     670:	30 e0       	ldi	r19, 0x00	; 0
     672:	01 80       	ldd	r0, Z+1	; 0x01
     674:	02 c0       	rjmp	.+4      	; 0x67a <one_wire_check_presence+0x100>
     676:	35 95       	asr	r19
     678:	27 95       	ror	r18
     67a:	0a 94       	dec	r0
     67c:	e2 f7       	brpl	.-8      	; 0x676 <one_wire_check_presence+0xfc>
     67e:	81 e0       	ldi	r24, 0x01	; 1
     680:	20 fd       	sbrc	r18, 0
     682:	80 e0       	ldi	r24, 0x00	; 0
     684:	a7 e6       	ldi	r26, 0x67	; 103
     686:	b6 e0       	ldi	r27, 0x06	; 6
     688:	11 97       	sbiw	r26, 0x01	; 1
     68a:	f1 f7       	brne	.-4      	; 0x688 <one_wire_check_presence+0x10e>
     68c:	00 c0       	rjmp	.+0      	; 0x68e <one_wire_check_presence+0x114>
     68e:	00 00       	nop
     690:	08 95       	ret
     692:	44 b3       	in	r20, 0x14	; 20
     694:	81 e0       	ldi	r24, 0x01	; 1
     696:	90 e0       	ldi	r25, 0x00	; 0
     698:	9c 01       	movw	r18, r24
     69a:	01 80       	ldd	r0, Z+1	; 0x01
     69c:	02 c0       	rjmp	.+4      	; 0x6a2 <one_wire_check_presence+0x128>
     69e:	22 0f       	add	r18, r18
     6a0:	33 1f       	adc	r19, r19
     6a2:	0a 94       	dec	r0
     6a4:	e2 f7       	brpl	.-8      	; 0x69e <one_wire_check_presence+0x124>
     6a6:	24 2b       	or	r18, r20
     6a8:	24 bb       	out	0x14, r18	; 20
     6aa:	45 b3       	in	r20, 0x15	; 21
     6ac:	9c 01       	movw	r18, r24
     6ae:	01 80       	ldd	r0, Z+1	; 0x01
     6b0:	02 c0       	rjmp	.+4      	; 0x6b6 <one_wire_check_presence+0x13c>
     6b2:	22 0f       	add	r18, r18
     6b4:	33 1f       	adc	r19, r19
     6b6:	0a 94       	dec	r0
     6b8:	e2 f7       	brpl	.-8      	; 0x6b2 <one_wire_check_presence+0x138>
     6ba:	20 95       	com	r18
     6bc:	24 23       	and	r18, r20
     6be:	25 bb       	out	0x15, r18	; 21
     6c0:	af e7       	ldi	r26, 0x7F	; 127
     6c2:	b7 e0       	ldi	r27, 0x07	; 7
     6c4:	11 97       	sbiw	r26, 0x01	; 1
     6c6:	f1 f7       	brne	.-4      	; 0x6c4 <one_wire_check_presence+0x14a>
     6c8:	00 c0       	rjmp	.+0      	; 0x6ca <one_wire_check_presence+0x150>
     6ca:	00 00       	nop
     6cc:	24 b3       	in	r18, 0x14	; 20
     6ce:	01 80       	ldd	r0, Z+1	; 0x01
     6d0:	02 c0       	rjmp	.+4      	; 0x6d6 <one_wire_check_presence+0x15c>
     6d2:	88 0f       	add	r24, r24
     6d4:	99 1f       	adc	r25, r25
     6d6:	0a 94       	dec	r0
     6d8:	e2 f7       	brpl	.-8      	; 0x6d2 <one_wire_check_presence+0x158>
     6da:	80 95       	com	r24
     6dc:	82 23       	and	r24, r18
     6de:	84 bb       	out	0x14, r24	; 20
     6e0:	87 e1       	ldi	r24, 0x17	; 23
     6e2:	91 e0       	ldi	r25, 0x01	; 1
     6e4:	01 97       	sbiw	r24, 0x01	; 1
     6e6:	f1 f7       	brne	.-4      	; 0x6e4 <one_wire_check_presence+0x16a>
     6e8:	00 c0       	rjmp	.+0      	; 0x6ea <one_wire_check_presence+0x170>
     6ea:	00 00       	nop
     6ec:	23 b3       	in	r18, 0x13	; 19
     6ee:	30 e0       	ldi	r19, 0x00	; 0
     6f0:	01 80       	ldd	r0, Z+1	; 0x01
     6f2:	02 c0       	rjmp	.+4      	; 0x6f8 <one_wire_check_presence+0x17e>
     6f4:	35 95       	asr	r19
     6f6:	27 95       	ror	r18
     6f8:	0a 94       	dec	r0
     6fa:	e2 f7       	brpl	.-8      	; 0x6f4 <one_wire_check_presence+0x17a>
     6fc:	81 e0       	ldi	r24, 0x01	; 1
     6fe:	20 fd       	sbrc	r18, 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	a7 e6       	ldi	r26, 0x67	; 103
     704:	b6 e0       	ldi	r27, 0x06	; 6
     706:	11 97       	sbiw	r26, 0x01	; 1
     708:	f1 f7       	brne	.-4      	; 0x706 <one_wire_check_presence+0x18c>
     70a:	00 c0       	rjmp	.+0      	; 0x70c <one_wire_check_presence+0x192>
     70c:	00 00       	nop
     70e:	08 95       	ret
     710:	41 b3       	in	r20, 0x11	; 17
     712:	81 e0       	ldi	r24, 0x01	; 1
     714:	90 e0       	ldi	r25, 0x00	; 0
     716:	9c 01       	movw	r18, r24
     718:	01 80       	ldd	r0, Z+1	; 0x01
     71a:	02 c0       	rjmp	.+4      	; 0x720 <one_wire_check_presence+0x1a6>
     71c:	22 0f       	add	r18, r18
     71e:	33 1f       	adc	r19, r19
     720:	0a 94       	dec	r0
     722:	e2 f7       	brpl	.-8      	; 0x71c <one_wire_check_presence+0x1a2>
     724:	24 2b       	or	r18, r20
     726:	21 bb       	out	0x11, r18	; 17
     728:	42 b3       	in	r20, 0x12	; 18
     72a:	9c 01       	movw	r18, r24
     72c:	01 80       	ldd	r0, Z+1	; 0x01
     72e:	02 c0       	rjmp	.+4      	; 0x734 <one_wire_check_presence+0x1ba>
     730:	22 0f       	add	r18, r18
     732:	33 1f       	adc	r19, r19
     734:	0a 94       	dec	r0
     736:	e2 f7       	brpl	.-8      	; 0x730 <one_wire_check_presence+0x1b6>
     738:	20 95       	com	r18
     73a:	24 23       	and	r18, r20
     73c:	22 bb       	out	0x12, r18	; 18
     73e:	af e7       	ldi	r26, 0x7F	; 127
     740:	b7 e0       	ldi	r27, 0x07	; 7
     742:	11 97       	sbiw	r26, 0x01	; 1
     744:	f1 f7       	brne	.-4      	; 0x742 <one_wire_check_presence+0x1c8>
     746:	00 c0       	rjmp	.+0      	; 0x748 <one_wire_check_presence+0x1ce>
     748:	00 00       	nop
     74a:	21 b3       	in	r18, 0x11	; 17
     74c:	01 80       	ldd	r0, Z+1	; 0x01
     74e:	02 c0       	rjmp	.+4      	; 0x754 <one_wire_check_presence+0x1da>
     750:	88 0f       	add	r24, r24
     752:	99 1f       	adc	r25, r25
     754:	0a 94       	dec	r0
     756:	e2 f7       	brpl	.-8      	; 0x750 <one_wire_check_presence+0x1d6>
     758:	80 95       	com	r24
     75a:	82 23       	and	r24, r18
     75c:	81 bb       	out	0x11, r24	; 17
     75e:	87 e1       	ldi	r24, 0x17	; 23
     760:	91 e0       	ldi	r25, 0x01	; 1
     762:	01 97       	sbiw	r24, 0x01	; 1
     764:	f1 f7       	brne	.-4      	; 0x762 <one_wire_check_presence+0x1e8>
     766:	00 c0       	rjmp	.+0      	; 0x768 <one_wire_check_presence+0x1ee>
     768:	00 00       	nop
     76a:	20 b3       	in	r18, 0x10	; 16
     76c:	30 e0       	ldi	r19, 0x00	; 0
     76e:	01 80       	ldd	r0, Z+1	; 0x01
     770:	02 c0       	rjmp	.+4      	; 0x776 <one_wire_check_presence+0x1fc>
     772:	35 95       	asr	r19
     774:	27 95       	ror	r18
     776:	0a 94       	dec	r0
     778:	e2 f7       	brpl	.-8      	; 0x772 <one_wire_check_presence+0x1f8>
     77a:	81 e0       	ldi	r24, 0x01	; 1
     77c:	20 fd       	sbrc	r18, 0
     77e:	80 e0       	ldi	r24, 0x00	; 0
     780:	a7 e6       	ldi	r26, 0x67	; 103
     782:	b6 e0       	ldi	r27, 0x06	; 6
     784:	11 97       	sbiw	r26, 0x01	; 1
     786:	f1 f7       	brne	.-4      	; 0x784 <one_wire_check_presence+0x20a>
     788:	00 c0       	rjmp	.+0      	; 0x78a <one_wire_check_presence+0x210>
     78a:	00 00       	nop
     78c:	08 95       	ret
     78e:	80 e0       	ldi	r24, 0x00	; 0
     790:	08 95       	ret

00000792 <one_wire_send_command>:
     792:	fc 01       	movw	r30, r24
     794:	48 e0       	ldi	r20, 0x08	; 8
     796:	81 e0       	ldi	r24, 0x01	; 1
     798:	90 e0       	ldi	r25, 0x00	; 0
     79a:	60 ff       	sbrs	r22, 0
     79c:	b4 c0       	rjmp	.+360    	; 0x906 <__stack+0xa7>
     79e:	20 81       	ld	r18, Z
     7a0:	21 30       	cpi	r18, 0x01	; 1
     7a2:	99 f1       	breq	.+102    	; 0x80a <one_wire_send_command+0x78>
     7a4:	21 30       	cpi	r18, 0x01	; 1
     7a6:	38 f0       	brcs	.+14     	; 0x7b6 <one_wire_send_command+0x24>
     7a8:	22 30       	cpi	r18, 0x02	; 2
     7aa:	09 f4       	brne	.+2      	; 0x7ae <one_wire_send_command+0x1c>
     7ac:	58 c0       	rjmp	.+176    	; 0x85e <one_wire_send_command+0xcc>
     7ae:	23 30       	cpi	r18, 0x03	; 3
     7b0:	09 f0       	breq	.+2      	; 0x7b4 <one_wire_send_command+0x22>
     7b2:	60 c1       	rjmp	.+704    	; 0xa74 <__stack+0x215>
     7b4:	7e c0       	rjmp	.+252    	; 0x8b2 <__stack+0x53>
     7b6:	5a b3       	in	r21, 0x1a	; 26
     7b8:	9c 01       	movw	r18, r24
     7ba:	01 80       	ldd	r0, Z+1	; 0x01
     7bc:	02 c0       	rjmp	.+4      	; 0x7c2 <one_wire_send_command+0x30>
     7be:	22 0f       	add	r18, r18
     7c0:	33 1f       	adc	r19, r19
     7c2:	0a 94       	dec	r0
     7c4:	e2 f7       	brpl	.-8      	; 0x7be <one_wire_send_command+0x2c>
     7c6:	25 2b       	or	r18, r21
     7c8:	2a bb       	out	0x1a, r18	; 26
     7ca:	5b b3       	in	r21, 0x1b	; 27
     7cc:	9c 01       	movw	r18, r24
     7ce:	01 80       	ldd	r0, Z+1	; 0x01
     7d0:	02 c0       	rjmp	.+4      	; 0x7d6 <one_wire_send_command+0x44>
     7d2:	22 0f       	add	r18, r18
     7d4:	33 1f       	adc	r19, r19
     7d6:	0a 94       	dec	r0
     7d8:	e2 f7       	brpl	.-8      	; 0x7d2 <one_wire_send_command+0x40>
     7da:	20 95       	com	r18
     7dc:	25 23       	and	r18, r21
     7de:	2b bb       	out	0x1b, r18	; 27
     7e0:	20 e2       	ldi	r18, 0x20	; 32
     7e2:	2a 95       	dec	r18
     7e4:	f1 f7       	brne	.-4      	; 0x7e2 <one_wire_send_command+0x50>
     7e6:	5a b3       	in	r21, 0x1a	; 26
     7e8:	9c 01       	movw	r18, r24
     7ea:	01 80       	ldd	r0, Z+1	; 0x01
     7ec:	02 c0       	rjmp	.+4      	; 0x7f2 <one_wire_send_command+0x60>
     7ee:	22 0f       	add	r18, r18
     7f0:	33 1f       	adc	r19, r19
     7f2:	0a 94       	dec	r0
     7f4:	e2 f7       	brpl	.-8      	; 0x7ee <one_wire_send_command+0x5c>
     7f6:	20 95       	com	r18
     7f8:	25 23       	and	r18, r21
     7fa:	2a bb       	out	0x1a, r18	; 26
     7fc:	af ef       	ldi	r26, 0xFF	; 255
     7fe:	b0 e0       	ldi	r27, 0x00	; 0
     800:	11 97       	sbiw	r26, 0x01	; 1
     802:	f1 f7       	brne	.-4      	; 0x800 <one_wire_send_command+0x6e>
     804:	00 c0       	rjmp	.+0      	; 0x806 <one_wire_send_command+0x74>
     806:	00 00       	nop
     808:	35 c1       	rjmp	.+618    	; 0xa74 <__stack+0x215>
     80a:	57 b3       	in	r21, 0x17	; 23
     80c:	9c 01       	movw	r18, r24
     80e:	01 80       	ldd	r0, Z+1	; 0x01
     810:	02 c0       	rjmp	.+4      	; 0x816 <one_wire_send_command+0x84>
     812:	22 0f       	add	r18, r18
     814:	33 1f       	adc	r19, r19
     816:	0a 94       	dec	r0
     818:	e2 f7       	brpl	.-8      	; 0x812 <one_wire_send_command+0x80>
     81a:	25 2b       	or	r18, r21
     81c:	27 bb       	out	0x17, r18	; 23
     81e:	58 b3       	in	r21, 0x18	; 24
     820:	9c 01       	movw	r18, r24
     822:	01 80       	ldd	r0, Z+1	; 0x01
     824:	02 c0       	rjmp	.+4      	; 0x82a <one_wire_send_command+0x98>
     826:	22 0f       	add	r18, r18
     828:	33 1f       	adc	r19, r19
     82a:	0a 94       	dec	r0
     82c:	e2 f7       	brpl	.-8      	; 0x826 <one_wire_send_command+0x94>
     82e:	20 95       	com	r18
     830:	25 23       	and	r18, r21
     832:	28 bb       	out	0x18, r18	; 24
     834:	b0 e2       	ldi	r27, 0x20	; 32
     836:	ba 95       	dec	r27
     838:	f1 f7       	brne	.-4      	; 0x836 <one_wire_send_command+0xa4>
     83a:	57 b3       	in	r21, 0x17	; 23
     83c:	9c 01       	movw	r18, r24
     83e:	01 80       	ldd	r0, Z+1	; 0x01
     840:	02 c0       	rjmp	.+4      	; 0x846 <one_wire_send_command+0xb4>
     842:	22 0f       	add	r18, r18
     844:	33 1f       	adc	r19, r19
     846:	0a 94       	dec	r0
     848:	e2 f7       	brpl	.-8      	; 0x842 <one_wire_send_command+0xb0>
     84a:	20 95       	com	r18
     84c:	25 23       	and	r18, r21
     84e:	27 bb       	out	0x17, r18	; 23
     850:	af ef       	ldi	r26, 0xFF	; 255
     852:	b0 e0       	ldi	r27, 0x00	; 0
     854:	11 97       	sbiw	r26, 0x01	; 1
     856:	f1 f7       	brne	.-4      	; 0x854 <one_wire_send_command+0xc2>
     858:	00 c0       	rjmp	.+0      	; 0x85a <one_wire_send_command+0xc8>
     85a:	00 00       	nop
     85c:	0b c1       	rjmp	.+534    	; 0xa74 <__stack+0x215>
     85e:	54 b3       	in	r21, 0x14	; 20
     860:	9c 01       	movw	r18, r24
     862:	01 80       	ldd	r0, Z+1	; 0x01
     864:	02 c0       	rjmp	.+4      	; 0x86a <__stack+0xb>
     866:	22 0f       	add	r18, r18
     868:	33 1f       	adc	r19, r19
     86a:	0a 94       	dec	r0
     86c:	e2 f7       	brpl	.-8      	; 0x866 <__stack+0x7>
     86e:	25 2b       	or	r18, r21
     870:	24 bb       	out	0x14, r18	; 20
     872:	55 b3       	in	r21, 0x15	; 21
     874:	9c 01       	movw	r18, r24
     876:	01 80       	ldd	r0, Z+1	; 0x01
     878:	02 c0       	rjmp	.+4      	; 0x87e <__stack+0x1f>
     87a:	22 0f       	add	r18, r18
     87c:	33 1f       	adc	r19, r19
     87e:	0a 94       	dec	r0
     880:	e2 f7       	brpl	.-8      	; 0x87a <__stack+0x1b>
     882:	20 95       	com	r18
     884:	25 23       	and	r18, r21
     886:	25 bb       	out	0x15, r18	; 21
     888:	b0 e2       	ldi	r27, 0x20	; 32
     88a:	ba 95       	dec	r27
     88c:	f1 f7       	brne	.-4      	; 0x88a <__stack+0x2b>
     88e:	54 b3       	in	r21, 0x14	; 20
     890:	9c 01       	movw	r18, r24
     892:	01 80       	ldd	r0, Z+1	; 0x01
     894:	02 c0       	rjmp	.+4      	; 0x89a <__stack+0x3b>
     896:	22 0f       	add	r18, r18
     898:	33 1f       	adc	r19, r19
     89a:	0a 94       	dec	r0
     89c:	e2 f7       	brpl	.-8      	; 0x896 <__stack+0x37>
     89e:	20 95       	com	r18
     8a0:	25 23       	and	r18, r21
     8a2:	24 bb       	out	0x14, r18	; 20
     8a4:	af ef       	ldi	r26, 0xFF	; 255
     8a6:	b0 e0       	ldi	r27, 0x00	; 0
     8a8:	11 97       	sbiw	r26, 0x01	; 1
     8aa:	f1 f7       	brne	.-4      	; 0x8a8 <__stack+0x49>
     8ac:	00 c0       	rjmp	.+0      	; 0x8ae <__stack+0x4f>
     8ae:	00 00       	nop
     8b0:	e1 c0       	rjmp	.+450    	; 0xa74 <__stack+0x215>
     8b2:	51 b3       	in	r21, 0x11	; 17
     8b4:	9c 01       	movw	r18, r24
     8b6:	01 80       	ldd	r0, Z+1	; 0x01
     8b8:	02 c0       	rjmp	.+4      	; 0x8be <__stack+0x5f>
     8ba:	22 0f       	add	r18, r18
     8bc:	33 1f       	adc	r19, r19
     8be:	0a 94       	dec	r0
     8c0:	e2 f7       	brpl	.-8      	; 0x8ba <__stack+0x5b>
     8c2:	25 2b       	or	r18, r21
     8c4:	21 bb       	out	0x11, r18	; 17
     8c6:	52 b3       	in	r21, 0x12	; 18
     8c8:	9c 01       	movw	r18, r24
     8ca:	01 80       	ldd	r0, Z+1	; 0x01
     8cc:	02 c0       	rjmp	.+4      	; 0x8d2 <__stack+0x73>
     8ce:	22 0f       	add	r18, r18
     8d0:	33 1f       	adc	r19, r19
     8d2:	0a 94       	dec	r0
     8d4:	e2 f7       	brpl	.-8      	; 0x8ce <__stack+0x6f>
     8d6:	20 95       	com	r18
     8d8:	25 23       	and	r18, r21
     8da:	22 bb       	out	0x12, r18	; 18
     8dc:	b0 e2       	ldi	r27, 0x20	; 32
     8de:	ba 95       	dec	r27
     8e0:	f1 f7       	brne	.-4      	; 0x8de <__stack+0x7f>
     8e2:	51 b3       	in	r21, 0x11	; 17
     8e4:	9c 01       	movw	r18, r24
     8e6:	01 80       	ldd	r0, Z+1	; 0x01
     8e8:	02 c0       	rjmp	.+4      	; 0x8ee <__stack+0x8f>
     8ea:	22 0f       	add	r18, r18
     8ec:	33 1f       	adc	r19, r19
     8ee:	0a 94       	dec	r0
     8f0:	e2 f7       	brpl	.-8      	; 0x8ea <__stack+0x8b>
     8f2:	20 95       	com	r18
     8f4:	25 23       	and	r18, r21
     8f6:	21 bb       	out	0x11, r18	; 17
     8f8:	af ef       	ldi	r26, 0xFF	; 255
     8fa:	b0 e0       	ldi	r27, 0x00	; 0
     8fc:	11 97       	sbiw	r26, 0x01	; 1
     8fe:	f1 f7       	brne	.-4      	; 0x8fc <__stack+0x9d>
     900:	00 c0       	rjmp	.+0      	; 0x902 <__stack+0xa3>
     902:	00 00       	nop
     904:	b7 c0       	rjmp	.+366    	; 0xa74 <__stack+0x215>
     906:	20 81       	ld	r18, Z
     908:	21 30       	cpi	r18, 0x01	; 1
     90a:	a1 f1       	breq	.+104    	; 0x974 <__stack+0x115>
     90c:	21 30       	cpi	r18, 0x01	; 1
     90e:	38 f0       	brcs	.+14     	; 0x91e <__stack+0xbf>
     910:	22 30       	cpi	r18, 0x02	; 2
     912:	09 f4       	brne	.+2      	; 0x916 <__stack+0xb7>
     914:	5a c0       	rjmp	.+180    	; 0x9ca <__stack+0x16b>
     916:	23 30       	cpi	r18, 0x03	; 3
     918:	09 f0       	breq	.+2      	; 0x91c <__stack+0xbd>
     91a:	ac c0       	rjmp	.+344    	; 0xa74 <__stack+0x215>
     91c:	81 c0       	rjmp	.+258    	; 0xa20 <__stack+0x1c1>
     91e:	5a b3       	in	r21, 0x1a	; 26
     920:	9c 01       	movw	r18, r24
     922:	01 80       	ldd	r0, Z+1	; 0x01
     924:	02 c0       	rjmp	.+4      	; 0x92a <__stack+0xcb>
     926:	22 0f       	add	r18, r18
     928:	33 1f       	adc	r19, r19
     92a:	0a 94       	dec	r0
     92c:	e2 f7       	brpl	.-8      	; 0x926 <__stack+0xc7>
     92e:	25 2b       	or	r18, r21
     930:	2a bb       	out	0x1a, r18	; 26
     932:	5b b3       	in	r21, 0x1b	; 27
     934:	9c 01       	movw	r18, r24
     936:	01 80       	ldd	r0, Z+1	; 0x01
     938:	02 c0       	rjmp	.+4      	; 0x93e <__stack+0xdf>
     93a:	22 0f       	add	r18, r18
     93c:	33 1f       	adc	r19, r19
     93e:	0a 94       	dec	r0
     940:	e2 f7       	brpl	.-8      	; 0x93a <__stack+0xdb>
     942:	20 95       	com	r18
     944:	25 23       	and	r18, r21
     946:	2b bb       	out	0x1b, r18	; 27
     948:	af ee       	ldi	r26, 0xEF	; 239
     94a:	b0 e0       	ldi	r27, 0x00	; 0
     94c:	11 97       	sbiw	r26, 0x01	; 1
     94e:	f1 f7       	brne	.-4      	; 0x94c <__stack+0xed>
     950:	00 c0       	rjmp	.+0      	; 0x952 <__stack+0xf3>
     952:	00 00       	nop
     954:	5a b3       	in	r21, 0x1a	; 26
     956:	9c 01       	movw	r18, r24
     958:	01 80       	ldd	r0, Z+1	; 0x01
     95a:	02 c0       	rjmp	.+4      	; 0x960 <__stack+0x101>
     95c:	22 0f       	add	r18, r18
     95e:	33 1f       	adc	r19, r19
     960:	0a 94       	dec	r0
     962:	e2 f7       	brpl	.-8      	; 0x95c <__stack+0xfd>
     964:	20 95       	com	r18
     966:	25 23       	and	r18, r21
     968:	2a bb       	out	0x1a, r18	; 26
     96a:	b5 e3       	ldi	r27, 0x35	; 53
     96c:	ba 95       	dec	r27
     96e:	f1 f7       	brne	.-4      	; 0x96c <__stack+0x10d>
     970:	00 00       	nop
     972:	80 c0       	rjmp	.+256    	; 0xa74 <__stack+0x215>
     974:	57 b3       	in	r21, 0x17	; 23
     976:	9c 01       	movw	r18, r24
     978:	01 80       	ldd	r0, Z+1	; 0x01
     97a:	02 c0       	rjmp	.+4      	; 0x980 <__stack+0x121>
     97c:	22 0f       	add	r18, r18
     97e:	33 1f       	adc	r19, r19
     980:	0a 94       	dec	r0
     982:	e2 f7       	brpl	.-8      	; 0x97c <__stack+0x11d>
     984:	25 2b       	or	r18, r21
     986:	27 bb       	out	0x17, r18	; 23
     988:	58 b3       	in	r21, 0x18	; 24
     98a:	9c 01       	movw	r18, r24
     98c:	01 80       	ldd	r0, Z+1	; 0x01
     98e:	02 c0       	rjmp	.+4      	; 0x994 <__stack+0x135>
     990:	22 0f       	add	r18, r18
     992:	33 1f       	adc	r19, r19
     994:	0a 94       	dec	r0
     996:	e2 f7       	brpl	.-8      	; 0x990 <__stack+0x131>
     998:	20 95       	com	r18
     99a:	25 23       	and	r18, r21
     99c:	28 bb       	out	0x18, r18	; 24
     99e:	af ee       	ldi	r26, 0xEF	; 239
     9a0:	b0 e0       	ldi	r27, 0x00	; 0
     9a2:	11 97       	sbiw	r26, 0x01	; 1
     9a4:	f1 f7       	brne	.-4      	; 0x9a2 <__stack+0x143>
     9a6:	00 c0       	rjmp	.+0      	; 0x9a8 <__stack+0x149>
     9a8:	00 00       	nop
     9aa:	57 b3       	in	r21, 0x17	; 23
     9ac:	9c 01       	movw	r18, r24
     9ae:	01 80       	ldd	r0, Z+1	; 0x01
     9b0:	02 c0       	rjmp	.+4      	; 0x9b6 <__stack+0x157>
     9b2:	22 0f       	add	r18, r18
     9b4:	33 1f       	adc	r19, r19
     9b6:	0a 94       	dec	r0
     9b8:	e2 f7       	brpl	.-8      	; 0x9b2 <__stack+0x153>
     9ba:	20 95       	com	r18
     9bc:	25 23       	and	r18, r21
     9be:	27 bb       	out	0x17, r18	; 23
     9c0:	b5 e3       	ldi	r27, 0x35	; 53
     9c2:	ba 95       	dec	r27
     9c4:	f1 f7       	brne	.-4      	; 0x9c2 <__stack+0x163>
     9c6:	00 00       	nop
     9c8:	55 c0       	rjmp	.+170    	; 0xa74 <__stack+0x215>
     9ca:	54 b3       	in	r21, 0x14	; 20
     9cc:	9c 01       	movw	r18, r24
     9ce:	01 80       	ldd	r0, Z+1	; 0x01
     9d0:	02 c0       	rjmp	.+4      	; 0x9d6 <__stack+0x177>
     9d2:	22 0f       	add	r18, r18
     9d4:	33 1f       	adc	r19, r19
     9d6:	0a 94       	dec	r0
     9d8:	e2 f7       	brpl	.-8      	; 0x9d2 <__stack+0x173>
     9da:	25 2b       	or	r18, r21
     9dc:	24 bb       	out	0x14, r18	; 20
     9de:	55 b3       	in	r21, 0x15	; 21
     9e0:	9c 01       	movw	r18, r24
     9e2:	01 80       	ldd	r0, Z+1	; 0x01
     9e4:	02 c0       	rjmp	.+4      	; 0x9ea <__stack+0x18b>
     9e6:	22 0f       	add	r18, r18
     9e8:	33 1f       	adc	r19, r19
     9ea:	0a 94       	dec	r0
     9ec:	e2 f7       	brpl	.-8      	; 0x9e6 <__stack+0x187>
     9ee:	20 95       	com	r18
     9f0:	25 23       	and	r18, r21
     9f2:	25 bb       	out	0x15, r18	; 21
     9f4:	af ee       	ldi	r26, 0xEF	; 239
     9f6:	b0 e0       	ldi	r27, 0x00	; 0
     9f8:	11 97       	sbiw	r26, 0x01	; 1
     9fa:	f1 f7       	brne	.-4      	; 0x9f8 <__stack+0x199>
     9fc:	00 c0       	rjmp	.+0      	; 0x9fe <__stack+0x19f>
     9fe:	00 00       	nop
     a00:	54 b3       	in	r21, 0x14	; 20
     a02:	9c 01       	movw	r18, r24
     a04:	01 80       	ldd	r0, Z+1	; 0x01
     a06:	02 c0       	rjmp	.+4      	; 0xa0c <__stack+0x1ad>
     a08:	22 0f       	add	r18, r18
     a0a:	33 1f       	adc	r19, r19
     a0c:	0a 94       	dec	r0
     a0e:	e2 f7       	brpl	.-8      	; 0xa08 <__stack+0x1a9>
     a10:	20 95       	com	r18
     a12:	25 23       	and	r18, r21
     a14:	24 bb       	out	0x14, r18	; 20
     a16:	b5 e3       	ldi	r27, 0x35	; 53
     a18:	ba 95       	dec	r27
     a1a:	f1 f7       	brne	.-4      	; 0xa18 <__stack+0x1b9>
     a1c:	00 00       	nop
     a1e:	2a c0       	rjmp	.+84     	; 0xa74 <__stack+0x215>
     a20:	51 b3       	in	r21, 0x11	; 17
     a22:	9c 01       	movw	r18, r24
     a24:	01 80       	ldd	r0, Z+1	; 0x01
     a26:	02 c0       	rjmp	.+4      	; 0xa2c <__stack+0x1cd>
     a28:	22 0f       	add	r18, r18
     a2a:	33 1f       	adc	r19, r19
     a2c:	0a 94       	dec	r0
     a2e:	e2 f7       	brpl	.-8      	; 0xa28 <__stack+0x1c9>
     a30:	25 2b       	or	r18, r21
     a32:	21 bb       	out	0x11, r18	; 17
     a34:	52 b3       	in	r21, 0x12	; 18
     a36:	9c 01       	movw	r18, r24
     a38:	01 80       	ldd	r0, Z+1	; 0x01
     a3a:	02 c0       	rjmp	.+4      	; 0xa40 <__stack+0x1e1>
     a3c:	22 0f       	add	r18, r18
     a3e:	33 1f       	adc	r19, r19
     a40:	0a 94       	dec	r0
     a42:	e2 f7       	brpl	.-8      	; 0xa3c <__stack+0x1dd>
     a44:	20 95       	com	r18
     a46:	25 23       	and	r18, r21
     a48:	22 bb       	out	0x12, r18	; 18
     a4a:	af ee       	ldi	r26, 0xEF	; 239
     a4c:	b0 e0       	ldi	r27, 0x00	; 0
     a4e:	11 97       	sbiw	r26, 0x01	; 1
     a50:	f1 f7       	brne	.-4      	; 0xa4e <__stack+0x1ef>
     a52:	00 c0       	rjmp	.+0      	; 0xa54 <__stack+0x1f5>
     a54:	00 00       	nop
     a56:	51 b3       	in	r21, 0x11	; 17
     a58:	9c 01       	movw	r18, r24
     a5a:	01 80       	ldd	r0, Z+1	; 0x01
     a5c:	02 c0       	rjmp	.+4      	; 0xa62 <__stack+0x203>
     a5e:	22 0f       	add	r18, r18
     a60:	33 1f       	adc	r19, r19
     a62:	0a 94       	dec	r0
     a64:	e2 f7       	brpl	.-8      	; 0xa5e <__stack+0x1ff>
     a66:	20 95       	com	r18
     a68:	25 23       	and	r18, r21
     a6a:	21 bb       	out	0x11, r18	; 17
     a6c:	b5 e3       	ldi	r27, 0x35	; 53
     a6e:	ba 95       	dec	r27
     a70:	f1 f7       	brne	.-4      	; 0xa6e <__stack+0x20f>
     a72:	00 00       	nop
     a74:	41 50       	subi	r20, 0x01	; 1
     a76:	11 f0       	breq	.+4      	; 0xa7c <__stack+0x21d>
     a78:	66 95       	lsr	r22
     a7a:	8f ce       	rjmp	.-738    	; 0x79a <one_wire_send_command+0x8>
     a7c:	08 95       	ret

00000a7e <one_wire_send_command_wait_done>:
     a7e:	0f 93       	push	r16
     a80:	1f 93       	push	r17
     a82:	cf 93       	push	r28
     a84:	df 93       	push	r29
     a86:	ec 01       	movw	r28, r24
     a88:	8a 01       	movw	r16, r20
     a8a:	0e 94 c9 03 	call	0x792	; 0x792 <one_wire_send_command>
     a8e:	88 81       	ld	r24, Y
     a90:	81 30       	cpi	r24, 0x01	; 1
     a92:	21 f1       	breq	.+72     	; 0xadc <one_wire_send_command_wait_done+0x5e>
     a94:	81 30       	cpi	r24, 0x01	; 1
     a96:	80 f1       	brcs	.+96     	; 0xaf8 <one_wire_send_command_wait_done+0x7a>
     a98:	82 30       	cpi	r24, 0x02	; 2
     a9a:	91 f0       	breq	.+36     	; 0xac0 <one_wire_send_command_wait_done+0x42>
     a9c:	83 30       	cpi	r24, 0x03	; 3
     a9e:	09 f0       	breq	.+2      	; 0xaa2 <one_wire_send_command_wait_done+0x24>
     aa0:	73 c0       	rjmp	.+230    	; 0xb88 <one_wire_send_command_wait_done+0x10a>
     aa2:	80 b3       	in	r24, 0x10	; 16
     aa4:	90 e0       	ldi	r25, 0x00	; 0
     aa6:	09 80       	ldd	r0, Y+1	; 0x01
     aa8:	02 c0       	rjmp	.+4      	; 0xaae <one_wire_send_command_wait_done+0x30>
     aaa:	95 95       	asr	r25
     aac:	87 95       	ror	r24
     aae:	0a 94       	dec	r0
     ab0:	e2 f7       	brpl	.-8      	; 0xaaa <one_wire_send_command_wait_done+0x2c>
     ab2:	80 fd       	sbrc	r24, 0
     ab4:	69 c0       	rjmp	.+210    	; 0xb88 <one_wire_send_command_wait_done+0x10a>
     ab6:	01 15       	cp	r16, r1
     ab8:	11 05       	cpc	r17, r1
     aba:	09 f0       	breq	.+2      	; 0xabe <one_wire_send_command_wait_done+0x40>
     abc:	57 c0       	rjmp	.+174    	; 0xb6c <one_wire_send_command_wait_done+0xee>
     abe:	64 c0       	rjmp	.+200    	; 0xb88 <one_wire_send_command_wait_done+0x10a>
     ac0:	83 b3       	in	r24, 0x13	; 19
     ac2:	90 e0       	ldi	r25, 0x00	; 0
     ac4:	09 80       	ldd	r0, Y+1	; 0x01
     ac6:	02 c0       	rjmp	.+4      	; 0xacc <one_wire_send_command_wait_done+0x4e>
     ac8:	95 95       	asr	r25
     aca:	87 95       	ror	r24
     acc:	0a 94       	dec	r0
     ace:	e2 f7       	brpl	.-8      	; 0xac8 <one_wire_send_command_wait_done+0x4a>
     ad0:	80 fd       	sbrc	r24, 0
     ad2:	5a c0       	rjmp	.+180    	; 0xb88 <one_wire_send_command_wait_done+0x10a>
     ad4:	01 15       	cp	r16, r1
     ad6:	11 05       	cpc	r17, r1
     ad8:	d1 f5       	brne	.+116    	; 0xb4e <one_wire_send_command_wait_done+0xd0>
     ada:	56 c0       	rjmp	.+172    	; 0xb88 <one_wire_send_command_wait_done+0x10a>
     adc:	86 b3       	in	r24, 0x16	; 22
     ade:	90 e0       	ldi	r25, 0x00	; 0
     ae0:	09 80       	ldd	r0, Y+1	; 0x01
     ae2:	02 c0       	rjmp	.+4      	; 0xae8 <one_wire_send_command_wait_done+0x6a>
     ae4:	95 95       	asr	r25
     ae6:	87 95       	ror	r24
     ae8:	0a 94       	dec	r0
     aea:	e2 f7       	brpl	.-8      	; 0xae4 <one_wire_send_command_wait_done+0x66>
     aec:	80 fd       	sbrc	r24, 0
     aee:	4c c0       	rjmp	.+152    	; 0xb88 <one_wire_send_command_wait_done+0x10a>
     af0:	01 15       	cp	r16, r1
     af2:	11 05       	cpc	r17, r1
     af4:	e9 f4       	brne	.+58     	; 0xb30 <one_wire_send_command_wait_done+0xb2>
     af6:	48 c0       	rjmp	.+144    	; 0xb88 <one_wire_send_command_wait_done+0x10a>
     af8:	89 b3       	in	r24, 0x19	; 25
     afa:	90 e0       	ldi	r25, 0x00	; 0
     afc:	09 80       	ldd	r0, Y+1	; 0x01
     afe:	02 c0       	rjmp	.+4      	; 0xb04 <one_wire_send_command_wait_done+0x86>
     b00:	95 95       	asr	r25
     b02:	87 95       	ror	r24
     b04:	0a 94       	dec	r0
     b06:	e2 f7       	brpl	.-8      	; 0xb00 <one_wire_send_command_wait_done+0x82>
     b08:	80 fd       	sbrc	r24, 0
     b0a:	3e c0       	rjmp	.+124    	; 0xb88 <one_wire_send_command_wait_done+0x10a>
     b0c:	01 15       	cp	r16, r1
     b0e:	11 05       	cpc	r17, r1
     b10:	d9 f1       	breq	.+118    	; 0xb88 <one_wire_send_command_wait_done+0x10a>
     b12:	85 e0       	ldi	r24, 0x05	; 5
     b14:	8a 95       	dec	r24
     b16:	f1 f7       	brne	.-4      	; 0xb14 <one_wire_send_command_wait_done+0x96>
     b18:	00 00       	nop
     b1a:	89 b3       	in	r24, 0x19	; 25
     b1c:	90 e0       	ldi	r25, 0x00	; 0
     b1e:	09 80       	ldd	r0, Y+1	; 0x01
     b20:	02 c0       	rjmp	.+4      	; 0xb26 <one_wire_send_command_wait_done+0xa8>
     b22:	95 95       	asr	r25
     b24:	87 95       	ror	r24
     b26:	0a 94       	dec	r0
     b28:	e2 f7       	brpl	.-8      	; 0xb22 <one_wire_send_command_wait_done+0xa4>
     b2a:	80 ff       	sbrs	r24, 0
     b2c:	f2 cf       	rjmp	.-28     	; 0xb12 <one_wire_send_command_wait_done+0x94>
     b2e:	2c c0       	rjmp	.+88     	; 0xb88 <one_wire_send_command_wait_done+0x10a>
     b30:	85 e0       	ldi	r24, 0x05	; 5
     b32:	8a 95       	dec	r24
     b34:	f1 f7       	brne	.-4      	; 0xb32 <one_wire_send_command_wait_done+0xb4>
     b36:	00 00       	nop
     b38:	86 b3       	in	r24, 0x16	; 22
     b3a:	90 e0       	ldi	r25, 0x00	; 0
     b3c:	09 80       	ldd	r0, Y+1	; 0x01
     b3e:	02 c0       	rjmp	.+4      	; 0xb44 <one_wire_send_command_wait_done+0xc6>
     b40:	95 95       	asr	r25
     b42:	87 95       	ror	r24
     b44:	0a 94       	dec	r0
     b46:	e2 f7       	brpl	.-8      	; 0xb40 <one_wire_send_command_wait_done+0xc2>
     b48:	80 ff       	sbrs	r24, 0
     b4a:	f2 cf       	rjmp	.-28     	; 0xb30 <one_wire_send_command_wait_done+0xb2>
     b4c:	1d c0       	rjmp	.+58     	; 0xb88 <one_wire_send_command_wait_done+0x10a>
     b4e:	85 e0       	ldi	r24, 0x05	; 5
     b50:	8a 95       	dec	r24
     b52:	f1 f7       	brne	.-4      	; 0xb50 <one_wire_send_command_wait_done+0xd2>
     b54:	00 00       	nop
     b56:	83 b3       	in	r24, 0x13	; 19
     b58:	90 e0       	ldi	r25, 0x00	; 0
     b5a:	09 80       	ldd	r0, Y+1	; 0x01
     b5c:	02 c0       	rjmp	.+4      	; 0xb62 <one_wire_send_command_wait_done+0xe4>
     b5e:	95 95       	asr	r25
     b60:	87 95       	ror	r24
     b62:	0a 94       	dec	r0
     b64:	e2 f7       	brpl	.-8      	; 0xb5e <one_wire_send_command_wait_done+0xe0>
     b66:	80 ff       	sbrs	r24, 0
     b68:	f2 cf       	rjmp	.-28     	; 0xb4e <one_wire_send_command_wait_done+0xd0>
     b6a:	0e c0       	rjmp	.+28     	; 0xb88 <one_wire_send_command_wait_done+0x10a>
     b6c:	85 e0       	ldi	r24, 0x05	; 5
     b6e:	8a 95       	dec	r24
     b70:	f1 f7       	brne	.-4      	; 0xb6e <one_wire_send_command_wait_done+0xf0>
     b72:	00 00       	nop
     b74:	80 b3       	in	r24, 0x10	; 16
     b76:	90 e0       	ldi	r25, 0x00	; 0
     b78:	09 80       	ldd	r0, Y+1	; 0x01
     b7a:	02 c0       	rjmp	.+4      	; 0xb80 <one_wire_send_command_wait_done+0x102>
     b7c:	95 95       	asr	r25
     b7e:	87 95       	ror	r24
     b80:	0a 94       	dec	r0
     b82:	e2 f7       	brpl	.-8      	; 0xb7c <one_wire_send_command_wait_done+0xfe>
     b84:	80 ff       	sbrs	r24, 0
     b86:	f2 cf       	rjmp	.-28     	; 0xb6c <one_wire_send_command_wait_done+0xee>
     b88:	df 91       	pop	r29
     b8a:	cf 91       	pop	r28
     b8c:	1f 91       	pop	r17
     b8e:	0f 91       	pop	r16
     b90:	08 95       	ret

00000b92 <one_wire_receive_data>:
     b92:	fc 01       	movw	r30, r24
     b94:	80 e0       	ldi	r24, 0x00	; 0
     b96:	90 e0       	ldi	r25, 0x00	; 0
     b98:	20 e0       	ldi	r18, 0x00	; 0
     b9a:	30 e0       	ldi	r19, 0x00	; 0
     b9c:	41 e0       	ldi	r20, 0x01	; 1
     b9e:	50 e0       	ldi	r21, 0x00	; 0
     ba0:	60 81       	ld	r22, Z
     ba2:	61 30       	cpi	r22, 0x01	; 1
     ba4:	09 f4       	brne	.+2      	; 0xba8 <one_wire_receive_data+0x16>
     ba6:	55 c0       	rjmp	.+170    	; 0xc52 <one_wire_receive_data+0xc0>
     ba8:	61 30       	cpi	r22, 0x01	; 1
     baa:	38 f0       	brcs	.+14     	; 0xbba <one_wire_receive_data+0x28>
     bac:	62 30       	cpi	r22, 0x02	; 2
     bae:	09 f4       	brne	.+2      	; 0xbb2 <one_wire_receive_data+0x20>
     bb0:	9c c0       	rjmp	.+312    	; 0xcea <one_wire_receive_data+0x158>
     bb2:	63 30       	cpi	r22, 0x03	; 3
     bb4:	09 f0       	breq	.+2      	; 0xbb8 <one_wire_receive_data+0x26>
     bb6:	30 c1       	rjmp	.+608    	; 0xe18 <one_wire_receive_data+0x286>
     bb8:	e4 c0       	rjmp	.+456    	; 0xd82 <one_wire_receive_data+0x1f0>
     bba:	aa b3       	in	r26, 0x1a	; 26
     bbc:	ba 01       	movw	r22, r20
     bbe:	01 80       	ldd	r0, Z+1	; 0x01
     bc0:	02 c0       	rjmp	.+4      	; 0xbc6 <one_wire_receive_data+0x34>
     bc2:	66 0f       	add	r22, r22
     bc4:	77 1f       	adc	r23, r23
     bc6:	0a 94       	dec	r0
     bc8:	e2 f7       	brpl	.-8      	; 0xbc2 <one_wire_receive_data+0x30>
     bca:	6a 2b       	or	r22, r26
     bcc:	6a bb       	out	0x1a, r22	; 26
     bce:	ab b3       	in	r26, 0x1b	; 27
     bd0:	ba 01       	movw	r22, r20
     bd2:	01 80       	ldd	r0, Z+1	; 0x01
     bd4:	02 c0       	rjmp	.+4      	; 0xbda <one_wire_receive_data+0x48>
     bd6:	66 0f       	add	r22, r22
     bd8:	77 1f       	adc	r23, r23
     bda:	0a 94       	dec	r0
     bdc:	e2 f7       	brpl	.-8      	; 0xbd6 <one_wire_receive_data+0x44>
     bde:	60 95       	com	r22
     be0:	6a 23       	and	r22, r26
     be2:	6b bb       	out	0x1b, r22	; 27
     be4:	60 e2       	ldi	r22, 0x20	; 32
     be6:	6a 95       	dec	r22
     be8:	f1 f7       	brne	.-4      	; 0xbe6 <one_wire_receive_data+0x54>
     bea:	aa b3       	in	r26, 0x1a	; 26
     bec:	ba 01       	movw	r22, r20
     bee:	01 80       	ldd	r0, Z+1	; 0x01
     bf0:	02 c0       	rjmp	.+4      	; 0xbf6 <one_wire_receive_data+0x64>
     bf2:	66 0f       	add	r22, r22
     bf4:	77 1f       	adc	r23, r23
     bf6:	0a 94       	dec	r0
     bf8:	e2 f7       	brpl	.-8      	; 0xbf2 <one_wire_receive_data+0x60>
     bfa:	60 95       	com	r22
     bfc:	6a 23       	and	r22, r26
     bfe:	6a bb       	out	0x1a, r22	; 26
     c00:	a0 e3       	ldi	r26, 0x30	; 48
     c02:	aa 95       	dec	r26
     c04:	f1 f7       	brne	.-4      	; 0xc02 <one_wire_receive_data+0x70>
     c06:	69 b3       	in	r22, 0x19	; 25
     c08:	70 e0       	ldi	r23, 0x00	; 0
     c0a:	01 80       	ldd	r0, Z+1	; 0x01
     c0c:	02 c0       	rjmp	.+4      	; 0xc12 <one_wire_receive_data+0x80>
     c0e:	75 95       	asr	r23
     c10:	67 95       	ror	r22
     c12:	0a 94       	dec	r0
     c14:	e2 f7       	brpl	.-8      	; 0xc0e <one_wire_receive_data+0x7c>
     c16:	60 fd       	sbrc	r22, 0
     c18:	0c c0       	rjmp	.+24     	; 0xc32 <one_wire_receive_data+0xa0>
     c1a:	ba 01       	movw	r22, r20
     c1c:	08 2e       	mov	r0, r24
     c1e:	02 c0       	rjmp	.+4      	; 0xc24 <one_wire_receive_data+0x92>
     c20:	66 0f       	add	r22, r22
     c22:	77 1f       	adc	r23, r23
     c24:	0a 94       	dec	r0
     c26:	e2 f7       	brpl	.-8      	; 0xc20 <one_wire_receive_data+0x8e>
     c28:	60 95       	com	r22
     c2a:	70 95       	com	r23
     c2c:	26 23       	and	r18, r22
     c2e:	37 23       	and	r19, r23
     c30:	09 c0       	rjmp	.+18     	; 0xc44 <one_wire_receive_data+0xb2>
     c32:	ba 01       	movw	r22, r20
     c34:	08 2e       	mov	r0, r24
     c36:	02 c0       	rjmp	.+4      	; 0xc3c <one_wire_receive_data+0xaa>
     c38:	66 0f       	add	r22, r22
     c3a:	77 1f       	adc	r23, r23
     c3c:	0a 94       	dec	r0
     c3e:	e2 f7       	brpl	.-8      	; 0xc38 <one_wire_receive_data+0xa6>
     c40:	26 2b       	or	r18, r22
     c42:	37 2b       	or	r19, r23
     c44:	ab ed       	ldi	r26, 0xDB	; 219
     c46:	b0 e0       	ldi	r27, 0x00	; 0
     c48:	11 97       	sbiw	r26, 0x01	; 1
     c4a:	f1 f7       	brne	.-4      	; 0xc48 <one_wire_receive_data+0xb6>
     c4c:	00 c0       	rjmp	.+0      	; 0xc4e <one_wire_receive_data+0xbc>
     c4e:	00 00       	nop
     c50:	e3 c0       	rjmp	.+454    	; 0xe18 <one_wire_receive_data+0x286>
     c52:	a7 b3       	in	r26, 0x17	; 23
     c54:	ba 01       	movw	r22, r20
     c56:	01 80       	ldd	r0, Z+1	; 0x01
     c58:	02 c0       	rjmp	.+4      	; 0xc5e <one_wire_receive_data+0xcc>
     c5a:	66 0f       	add	r22, r22
     c5c:	77 1f       	adc	r23, r23
     c5e:	0a 94       	dec	r0
     c60:	e2 f7       	brpl	.-8      	; 0xc5a <one_wire_receive_data+0xc8>
     c62:	6a 2b       	or	r22, r26
     c64:	67 bb       	out	0x17, r22	; 23
     c66:	a8 b3       	in	r26, 0x18	; 24
     c68:	ba 01       	movw	r22, r20
     c6a:	01 80       	ldd	r0, Z+1	; 0x01
     c6c:	02 c0       	rjmp	.+4      	; 0xc72 <one_wire_receive_data+0xe0>
     c6e:	66 0f       	add	r22, r22
     c70:	77 1f       	adc	r23, r23
     c72:	0a 94       	dec	r0
     c74:	e2 f7       	brpl	.-8      	; 0xc6e <one_wire_receive_data+0xdc>
     c76:	60 95       	com	r22
     c78:	6a 23       	and	r22, r26
     c7a:	68 bb       	out	0x18, r22	; 24
     c7c:	b0 e2       	ldi	r27, 0x20	; 32
     c7e:	ba 95       	dec	r27
     c80:	f1 f7       	brne	.-4      	; 0xc7e <one_wire_receive_data+0xec>
     c82:	a7 b3       	in	r26, 0x17	; 23
     c84:	ba 01       	movw	r22, r20
     c86:	01 80       	ldd	r0, Z+1	; 0x01
     c88:	02 c0       	rjmp	.+4      	; 0xc8e <one_wire_receive_data+0xfc>
     c8a:	66 0f       	add	r22, r22
     c8c:	77 1f       	adc	r23, r23
     c8e:	0a 94       	dec	r0
     c90:	e2 f7       	brpl	.-8      	; 0xc8a <one_wire_receive_data+0xf8>
     c92:	60 95       	com	r22
     c94:	6a 23       	and	r22, r26
     c96:	67 bb       	out	0x17, r22	; 23
     c98:	60 e3       	ldi	r22, 0x30	; 48
     c9a:	6a 95       	dec	r22
     c9c:	f1 f7       	brne	.-4      	; 0xc9a <one_wire_receive_data+0x108>
     c9e:	66 b3       	in	r22, 0x16	; 22
     ca0:	70 e0       	ldi	r23, 0x00	; 0
     ca2:	01 80       	ldd	r0, Z+1	; 0x01
     ca4:	02 c0       	rjmp	.+4      	; 0xcaa <one_wire_receive_data+0x118>
     ca6:	75 95       	asr	r23
     ca8:	67 95       	ror	r22
     caa:	0a 94       	dec	r0
     cac:	e2 f7       	brpl	.-8      	; 0xca6 <one_wire_receive_data+0x114>
     cae:	60 fd       	sbrc	r22, 0
     cb0:	0c c0       	rjmp	.+24     	; 0xcca <one_wire_receive_data+0x138>
     cb2:	ba 01       	movw	r22, r20
     cb4:	08 2e       	mov	r0, r24
     cb6:	02 c0       	rjmp	.+4      	; 0xcbc <one_wire_receive_data+0x12a>
     cb8:	66 0f       	add	r22, r22
     cba:	77 1f       	adc	r23, r23
     cbc:	0a 94       	dec	r0
     cbe:	e2 f7       	brpl	.-8      	; 0xcb8 <one_wire_receive_data+0x126>
     cc0:	60 95       	com	r22
     cc2:	70 95       	com	r23
     cc4:	26 23       	and	r18, r22
     cc6:	37 23       	and	r19, r23
     cc8:	09 c0       	rjmp	.+18     	; 0xcdc <one_wire_receive_data+0x14a>
     cca:	ba 01       	movw	r22, r20
     ccc:	08 2e       	mov	r0, r24
     cce:	02 c0       	rjmp	.+4      	; 0xcd4 <one_wire_receive_data+0x142>
     cd0:	66 0f       	add	r22, r22
     cd2:	77 1f       	adc	r23, r23
     cd4:	0a 94       	dec	r0
     cd6:	e2 f7       	brpl	.-8      	; 0xcd0 <one_wire_receive_data+0x13e>
     cd8:	26 2b       	or	r18, r22
     cda:	37 2b       	or	r19, r23
     cdc:	ab ed       	ldi	r26, 0xDB	; 219
     cde:	b0 e0       	ldi	r27, 0x00	; 0
     ce0:	11 97       	sbiw	r26, 0x01	; 1
     ce2:	f1 f7       	brne	.-4      	; 0xce0 <one_wire_receive_data+0x14e>
     ce4:	00 c0       	rjmp	.+0      	; 0xce6 <one_wire_receive_data+0x154>
     ce6:	00 00       	nop
     ce8:	97 c0       	rjmp	.+302    	; 0xe18 <one_wire_receive_data+0x286>
     cea:	a4 b3       	in	r26, 0x14	; 20
     cec:	ba 01       	movw	r22, r20
     cee:	01 80       	ldd	r0, Z+1	; 0x01
     cf0:	02 c0       	rjmp	.+4      	; 0xcf6 <one_wire_receive_data+0x164>
     cf2:	66 0f       	add	r22, r22
     cf4:	77 1f       	adc	r23, r23
     cf6:	0a 94       	dec	r0
     cf8:	e2 f7       	brpl	.-8      	; 0xcf2 <one_wire_receive_data+0x160>
     cfa:	6a 2b       	or	r22, r26
     cfc:	64 bb       	out	0x14, r22	; 20
     cfe:	a5 b3       	in	r26, 0x15	; 21
     d00:	ba 01       	movw	r22, r20
     d02:	01 80       	ldd	r0, Z+1	; 0x01
     d04:	02 c0       	rjmp	.+4      	; 0xd0a <one_wire_receive_data+0x178>
     d06:	66 0f       	add	r22, r22
     d08:	77 1f       	adc	r23, r23
     d0a:	0a 94       	dec	r0
     d0c:	e2 f7       	brpl	.-8      	; 0xd06 <one_wire_receive_data+0x174>
     d0e:	60 95       	com	r22
     d10:	6a 23       	and	r22, r26
     d12:	65 bb       	out	0x15, r22	; 21
     d14:	b0 e2       	ldi	r27, 0x20	; 32
     d16:	ba 95       	dec	r27
     d18:	f1 f7       	brne	.-4      	; 0xd16 <one_wire_receive_data+0x184>
     d1a:	a4 b3       	in	r26, 0x14	; 20
     d1c:	ba 01       	movw	r22, r20
     d1e:	01 80       	ldd	r0, Z+1	; 0x01
     d20:	02 c0       	rjmp	.+4      	; 0xd26 <one_wire_receive_data+0x194>
     d22:	66 0f       	add	r22, r22
     d24:	77 1f       	adc	r23, r23
     d26:	0a 94       	dec	r0
     d28:	e2 f7       	brpl	.-8      	; 0xd22 <one_wire_receive_data+0x190>
     d2a:	60 95       	com	r22
     d2c:	6a 23       	and	r22, r26
     d2e:	64 bb       	out	0x14, r22	; 20
     d30:	60 e3       	ldi	r22, 0x30	; 48
     d32:	6a 95       	dec	r22
     d34:	f1 f7       	brne	.-4      	; 0xd32 <one_wire_receive_data+0x1a0>
     d36:	63 b3       	in	r22, 0x13	; 19
     d38:	70 e0       	ldi	r23, 0x00	; 0
     d3a:	01 80       	ldd	r0, Z+1	; 0x01
     d3c:	02 c0       	rjmp	.+4      	; 0xd42 <one_wire_receive_data+0x1b0>
     d3e:	75 95       	asr	r23
     d40:	67 95       	ror	r22
     d42:	0a 94       	dec	r0
     d44:	e2 f7       	brpl	.-8      	; 0xd3e <one_wire_receive_data+0x1ac>
     d46:	60 fd       	sbrc	r22, 0
     d48:	0c c0       	rjmp	.+24     	; 0xd62 <one_wire_receive_data+0x1d0>
     d4a:	ba 01       	movw	r22, r20
     d4c:	08 2e       	mov	r0, r24
     d4e:	02 c0       	rjmp	.+4      	; 0xd54 <one_wire_receive_data+0x1c2>
     d50:	66 0f       	add	r22, r22
     d52:	77 1f       	adc	r23, r23
     d54:	0a 94       	dec	r0
     d56:	e2 f7       	brpl	.-8      	; 0xd50 <one_wire_receive_data+0x1be>
     d58:	60 95       	com	r22
     d5a:	70 95       	com	r23
     d5c:	26 23       	and	r18, r22
     d5e:	37 23       	and	r19, r23
     d60:	09 c0       	rjmp	.+18     	; 0xd74 <one_wire_receive_data+0x1e2>
     d62:	ba 01       	movw	r22, r20
     d64:	08 2e       	mov	r0, r24
     d66:	02 c0       	rjmp	.+4      	; 0xd6c <one_wire_receive_data+0x1da>
     d68:	66 0f       	add	r22, r22
     d6a:	77 1f       	adc	r23, r23
     d6c:	0a 94       	dec	r0
     d6e:	e2 f7       	brpl	.-8      	; 0xd68 <one_wire_receive_data+0x1d6>
     d70:	26 2b       	or	r18, r22
     d72:	37 2b       	or	r19, r23
     d74:	ab ed       	ldi	r26, 0xDB	; 219
     d76:	b0 e0       	ldi	r27, 0x00	; 0
     d78:	11 97       	sbiw	r26, 0x01	; 1
     d7a:	f1 f7       	brne	.-4      	; 0xd78 <one_wire_receive_data+0x1e6>
     d7c:	00 c0       	rjmp	.+0      	; 0xd7e <one_wire_receive_data+0x1ec>
     d7e:	00 00       	nop
     d80:	4b c0       	rjmp	.+150    	; 0xe18 <one_wire_receive_data+0x286>
     d82:	a1 b3       	in	r26, 0x11	; 17
     d84:	ba 01       	movw	r22, r20
     d86:	01 80       	ldd	r0, Z+1	; 0x01
     d88:	02 c0       	rjmp	.+4      	; 0xd8e <one_wire_receive_data+0x1fc>
     d8a:	66 0f       	add	r22, r22
     d8c:	77 1f       	adc	r23, r23
     d8e:	0a 94       	dec	r0
     d90:	e2 f7       	brpl	.-8      	; 0xd8a <one_wire_receive_data+0x1f8>
     d92:	6a 2b       	or	r22, r26
     d94:	61 bb       	out	0x11, r22	; 17
     d96:	a2 b3       	in	r26, 0x12	; 18
     d98:	ba 01       	movw	r22, r20
     d9a:	01 80       	ldd	r0, Z+1	; 0x01
     d9c:	02 c0       	rjmp	.+4      	; 0xda2 <one_wire_receive_data+0x210>
     d9e:	66 0f       	add	r22, r22
     da0:	77 1f       	adc	r23, r23
     da2:	0a 94       	dec	r0
     da4:	e2 f7       	brpl	.-8      	; 0xd9e <one_wire_receive_data+0x20c>
     da6:	60 95       	com	r22
     da8:	6a 23       	and	r22, r26
     daa:	62 bb       	out	0x12, r22	; 18
     dac:	b0 e2       	ldi	r27, 0x20	; 32
     dae:	ba 95       	dec	r27
     db0:	f1 f7       	brne	.-4      	; 0xdae <one_wire_receive_data+0x21c>
     db2:	a1 b3       	in	r26, 0x11	; 17
     db4:	ba 01       	movw	r22, r20
     db6:	01 80       	ldd	r0, Z+1	; 0x01
     db8:	02 c0       	rjmp	.+4      	; 0xdbe <one_wire_receive_data+0x22c>
     dba:	66 0f       	add	r22, r22
     dbc:	77 1f       	adc	r23, r23
     dbe:	0a 94       	dec	r0
     dc0:	e2 f7       	brpl	.-8      	; 0xdba <one_wire_receive_data+0x228>
     dc2:	60 95       	com	r22
     dc4:	6a 23       	and	r22, r26
     dc6:	61 bb       	out	0x11, r22	; 17
     dc8:	60 e3       	ldi	r22, 0x30	; 48
     dca:	6a 95       	dec	r22
     dcc:	f1 f7       	brne	.-4      	; 0xdca <one_wire_receive_data+0x238>
     dce:	60 b3       	in	r22, 0x10	; 16
     dd0:	70 e0       	ldi	r23, 0x00	; 0
     dd2:	01 80       	ldd	r0, Z+1	; 0x01
     dd4:	02 c0       	rjmp	.+4      	; 0xdda <one_wire_receive_data+0x248>
     dd6:	75 95       	asr	r23
     dd8:	67 95       	ror	r22
     dda:	0a 94       	dec	r0
     ddc:	e2 f7       	brpl	.-8      	; 0xdd6 <one_wire_receive_data+0x244>
     dde:	60 fd       	sbrc	r22, 0
     de0:	0c c0       	rjmp	.+24     	; 0xdfa <one_wire_receive_data+0x268>
     de2:	ba 01       	movw	r22, r20
     de4:	08 2e       	mov	r0, r24
     de6:	02 c0       	rjmp	.+4      	; 0xdec <one_wire_receive_data+0x25a>
     de8:	66 0f       	add	r22, r22
     dea:	77 1f       	adc	r23, r23
     dec:	0a 94       	dec	r0
     dee:	e2 f7       	brpl	.-8      	; 0xde8 <one_wire_receive_data+0x256>
     df0:	60 95       	com	r22
     df2:	70 95       	com	r23
     df4:	26 23       	and	r18, r22
     df6:	37 23       	and	r19, r23
     df8:	09 c0       	rjmp	.+18     	; 0xe0c <one_wire_receive_data+0x27a>
     dfa:	ba 01       	movw	r22, r20
     dfc:	08 2e       	mov	r0, r24
     dfe:	02 c0       	rjmp	.+4      	; 0xe04 <one_wire_receive_data+0x272>
     e00:	66 0f       	add	r22, r22
     e02:	77 1f       	adc	r23, r23
     e04:	0a 94       	dec	r0
     e06:	e2 f7       	brpl	.-8      	; 0xe00 <one_wire_receive_data+0x26e>
     e08:	26 2b       	or	r18, r22
     e0a:	37 2b       	or	r19, r23
     e0c:	ab ed       	ldi	r26, 0xDB	; 219
     e0e:	b0 e0       	ldi	r27, 0x00	; 0
     e10:	11 97       	sbiw	r26, 0x01	; 1
     e12:	f1 f7       	brne	.-4      	; 0xe10 <one_wire_receive_data+0x27e>
     e14:	00 c0       	rjmp	.+0      	; 0xe16 <one_wire_receive_data+0x284>
     e16:	00 00       	nop
     e18:	01 96       	adiw	r24, 0x01	; 1
     e1a:	80 31       	cpi	r24, 0x10	; 16
     e1c:	91 05       	cpc	r25, r1
     e1e:	09 f0       	breq	.+2      	; 0xe22 <one_wire_receive_data+0x290>
     e20:	bf ce       	rjmp	.-642    	; 0xba0 <one_wire_receive_data+0xe>
     e22:	82 2f       	mov	r24, r18
     e24:	93 2f       	mov	r25, r19
     e26:	08 95       	ret

00000e28 <one_wire_temperature_convert>:
     e28:	fc 01       	movw	r30, r24
     e2a:	00 97       	sbiw	r24, 0x00	; 0
     e2c:	c1 f0       	breq	.+48     	; 0xe5e <one_wire_temperature_convert+0x36>
     e2e:	81 e0       	ldi	r24, 0x01	; 1
     e30:	80 83       	st	Z, r24
     e32:	cb 01       	movw	r24, r22
     e34:	97 70       	andi	r25, 0x07	; 7
     e36:	92 95       	swap	r25
     e38:	82 95       	swap	r24
     e3a:	8f 70       	andi	r24, 0x0F	; 15
     e3c:	89 27       	eor	r24, r25
     e3e:	9f 70       	andi	r25, 0x0F	; 15
     e40:	89 27       	eor	r24, r25
     e42:	81 83       	std	Z+1, r24	; 0x01
     e44:	6f 70       	andi	r22, 0x0F	; 15
     e46:	70 70       	andi	r23, 0x00	; 0
     e48:	21 e7       	ldi	r18, 0x71	; 113
     e4a:	32 e0       	ldi	r19, 0x02	; 2
     e4c:	62 9f       	mul	r22, r18
     e4e:	c0 01       	movw	r24, r0
     e50:	63 9f       	mul	r22, r19
     e52:	90 0d       	add	r25, r0
     e54:	72 9f       	mul	r23, r18
     e56:	90 0d       	add	r25, r0
     e58:	11 24       	eor	r1, r1
     e5a:	93 83       	std	Z+3, r25	; 0x03
     e5c:	82 83       	std	Z+2, r24	; 0x02
     e5e:	08 95       	ret

00000e60 <power_monitor_init>:
static uint8_t voltage_compensation = 0;

void power_monitor_init()
{
	/* Enable ADC */
	ADCSRA |= (1 << ADEN);
     e60:	37 9a       	sbi	0x06, 7	; 6
	/* ADC-1 */
	ADMUX = (1<<REFS1)|(1<<REFS0)|(1<<MUX0);
     e62:	81 ec       	ldi	r24, 0xC1	; 193
     e64:	87 b9       	out	0x07, r24	; 7
}
     e66:	08 95       	ret

00000e68 <power_monitor_get_voltage>:
	
	/* To start conversion write 1 to ADSC. It will be cleared by hardware when the conversion is completed. */
	/* Read ADCL at first. Once it is read ADC is blocked until ADCH is read. This is to ensure that a result of the same conversion is read */

	/* Start conversation */
	ADCSRA |=(1<<ADSC);
     e68:	36 9a       	sbi	0x06, 6	; 6
 
	/* Wait for some time (it takes about 18 ADC cycles */
	while ((ADCSRA &_BV(ADIF))==0x00) ;    
     e6a:	34 9b       	sbis	0x06, 4	; 6
     e6c:	fe cf       	rjmp	.-4      	; 0xe6a <power_monitor_get_voltage+0x2>
 
	/* Read result */
	voltage = ADCL;
     e6e:	24 b1       	in	r18, 0x04	; 4
     e70:	30 e0       	ldi	r19, 0x00	; 0
	voltage |= ADCH<<8;
     e72:	45 b1       	in	r20, 0x05	; 5
     e74:	94 2f       	mov	r25, r20
     e76:	80 e0       	ldi	r24, 0x00	; 0
     e78:	28 2b       	or	r18, r24
     e7a:	39 2b       	or	r19, r25
	
	// Skip the last two bits to digitally cancel noise
	//result &= 0xFFFC;
	
	/* Calculate voltage */
	return voltage + voltage_compensation;
     e7c:	80 91 cd 00 	lds	r24, 0x00CD
     e80:	28 0f       	add	r18, r24
     e82:	31 1d       	adc	r19, r1
}
     e84:	82 2f       	mov	r24, r18
     e86:	93 2f       	mov	r25, r19
     e88:	08 95       	ret

00000e8a <power_monitor_set_voltage_compensation>:

void power_monitor_set_voltage_compensation(uint8_t compensation)
{
	voltage_compensation = compensation;
     e8a:	80 93 cd 00 	sts	0x00CD, r24
     e8e:	08 95       	ret

00000e90 <tach_states_set_state>:
		state_top_light_switch_exit,
		state_top_light_switch_event_handler},
};

void tach_states_set_state(TACH_STATE_ID_T state_id)
{
     e90:	1f 93       	push	r17
     e92:	18 2f       	mov	r17, r24
	/* Check if appropriate state ID exists */
	if ((state_id <= TACH_STATE_NO_STATE) || (state_id >= TACH_STATE_STATE_MAX))
     e94:	83 30       	cpi	r24, 0x03	; 3
     e96:	58 f5       	brcc	.+86     	; 0xeee <tach_states_set_state+0x5e>
		return;
	
	/* If it is the same state - no need to exit and then re-init */
	if (state_id != s_current_state)
     e98:	e0 91 71 00 	lds	r30, 0x0071
     e9c:	8e 17       	cp	r24, r30
     e9e:	39 f1       	breq	.+78     	; 0xeee <tach_states_set_state+0x5e>
	{
		/* Check whether we have an active state. Tear it down if necessary */
		if (TACH_STATE_NO_STATE != s_current_state)
     ea0:	ef 3f       	cpi	r30, 0xFF	; 255
     ea2:	89 f0       	breq	.+34     	; 0xec6 <tach_states_set_state+0x36>
		{
			s_states[s_current_state].state_exit(pCurrentStateBuf);
     ea4:	ff 27       	eor	r31, r31
     ea6:	e7 fd       	sbrc	r30, 7
     ea8:	f0 95       	com	r31
     eaa:	ee 0f       	add	r30, r30
     eac:	ff 1f       	adc	r31, r31
     eae:	ee 0f       	add	r30, r30
     eb0:	ff 1f       	adc	r31, r31
     eb2:	ee 0f       	add	r30, r30
     eb4:	ff 1f       	adc	r31, r31
     eb6:	ef 59       	subi	r30, 0x9F	; 159
     eb8:	ff 4f       	sbci	r31, 0xFF	; 255
     eba:	04 80       	ldd	r0, Z+4	; 0x04
     ebc:	f5 81       	ldd	r31, Z+5	; 0x05
     ebe:	e0 2d       	mov	r30, r0
     ec0:	80 e0       	ldi	r24, 0x00	; 0
     ec2:	90 e0       	ldi	r25, 0x00	; 0
     ec4:	09 95       	icall
		}
	
		/* Init the new state */
		s_current_state = state_id;
     ec6:	10 93 71 00 	sts	0x0071, r17
		s_states[s_current_state].state_enter(pCurrentStateBuf);
     eca:	e1 2f       	mov	r30, r17
     ecc:	ff 27       	eor	r31, r31
     ece:	e7 fd       	sbrc	r30, 7
     ed0:	f0 95       	com	r31
     ed2:	ee 0f       	add	r30, r30
     ed4:	ff 1f       	adc	r31, r31
     ed6:	ee 0f       	add	r30, r30
     ed8:	ff 1f       	adc	r31, r31
     eda:	ee 0f       	add	r30, r30
     edc:	ff 1f       	adc	r31, r31
     ede:	ef 59       	subi	r30, 0x9F	; 159
     ee0:	ff 4f       	sbci	r31, 0xFF	; 255
     ee2:	02 80       	ldd	r0, Z+2	; 0x02
     ee4:	f3 81       	ldd	r31, Z+3	; 0x03
     ee6:	e0 2d       	mov	r30, r0
     ee8:	80 e0       	ldi	r24, 0x00	; 0
     eea:	90 e0       	ldi	r25, 0x00	; 0
     eec:	09 95       	icall
	}
}
     eee:	1f 91       	pop	r17
     ef0:	08 95       	ret

00000ef2 <tach_states_schedule_state>:

void tach_states_schedule_state(TACH_STATE_ID_T state_id)
{
	s_scheduled_state = state_id;
     ef2:	80 93 72 00 	sts	0x0072, r24
}
     ef6:	08 95       	ret

00000ef8 <tach_states_get_next_state>:

TACH_STATE_ID_T tach_states_get_next_state()
{
	TACH_STATE_ID_T next_state = s_current_state + 1;
     ef8:	80 91 71 00 	lds	r24, 0x0071
     efc:	8f 5f       	subi	r24, 0xFF	; 255
	
	if (TACH_STATE_STATE_MAX == next_state)
     efe:	83 30       	cpi	r24, 0x03	; 3
     f00:	09 f4       	brne	.+2      	; 0xf04 <tach_states_get_next_state+0xc>
	{
		/* Start from the beginning */
		next_state = TACH_STATE_NO_STATE + 1;
     f02:	80 e0       	ldi	r24, 0x00	; 0
	}
	
	return next_state;
}
     f04:	08 95       	ret

00000f06 <tach_states_get_prev_state>:

TACH_STATE_ID_T tach_states_get_prev_state()
{
	TACH_STATE_ID_T prev_state = s_current_state - 1;
     f06:	80 91 71 00 	lds	r24, 0x0071
     f0a:	81 50       	subi	r24, 0x01	; 1
     f0c:	08 f4       	brcc	.+2      	; 0xf10 <tach_states_get_prev_state+0xa>
	
	if (TACH_STATE_NO_STATE == prev_state)
	{
		/* Jump to the last state  */
		prev_state = TACH_EVENT_MAX - 1;
     f0e:	82 e0       	ldi	r24, 0x02	; 2
	}
	
	return prev_state;
}
     f10:	08 95       	ret

00000f12 <tach_states_get_scheduled_state>:

TACH_STATE_ID_T tach_states_get_scheduled_state()
{
	TACH_STATE_ID_T scheduled_state = s_scheduled_state;
     f12:	80 91 72 00 	lds	r24, 0x0072
	s_scheduled_state = TACH_STATE_NO_STATE;
     f16:	9f ef       	ldi	r25, 0xFF	; 255
     f18:	90 93 72 00 	sts	0x0072, r25
	return scheduled_state;
}
     f1c:	08 95       	ret

00000f1e <tach_states_dispatch_event>:

void tach_states_dispatch_event(uint8_t event, void *data)
{
	/* Check if any state is set */
	if (s_current_state == TACH_STATE_NO_STATE) 
     f1e:	e0 91 71 00 	lds	r30, 0x0071
     f22:	ef 3f       	cpi	r30, 0xFF	; 255
     f24:	79 f0       	breq	.+30     	; 0xf44 <tach_states_dispatch_event+0x26>
		return;
	
	/* Dispatch event to current state */
	s_states[s_current_state].state_event_handler(event, data);
     f26:	ff 27       	eor	r31, r31
     f28:	e7 fd       	sbrc	r30, 7
     f2a:	f0 95       	com	r31
     f2c:	ee 0f       	add	r30, r30
     f2e:	ff 1f       	adc	r31, r31
     f30:	ee 0f       	add	r30, r30
     f32:	ff 1f       	adc	r31, r31
     f34:	ee 0f       	add	r30, r30
     f36:	ff 1f       	adc	r31, r31
     f38:	ef 59       	subi	r30, 0x9F	; 159
     f3a:	ff 4f       	sbci	r31, 0xFF	; 255
     f3c:	06 80       	ldd	r0, Z+6	; 0x06
     f3e:	f7 81       	ldd	r31, Z+7	; 0x07
     f40:	e0 2d       	mov	r30, r0
     f42:	09 95       	icall
     f44:	08 95       	ret

00000f46 <state_main_screen_state_enter>:
#include "states.h"
#include "power_monitor.h"

void state_main_screen_state_enter(void *pStateBuf)
{
	displayClear();
     f46:	0e 94 f5 00 	call	0x1ea	; 0x1ea <displayClear>
}
     f4a:	08 95       	ret

00000f4c <state_main_screen_state_exit>:

void state_main_screen_state_exit(void *pStateBuf)
{
	
}
     f4c:	08 95       	ret

00000f4e <state_main_screen_state_event_handler>:


void state_main_screen_state_event_handler(uint8_t event, void *pStateBuf)
{	
     f4e:	0f 93       	push	r16
     f50:	1f 93       	push	r17
     f52:	cf 93       	push	r28
     f54:	df 93       	push	r29
	char *out_buf = NULL;
	uint16_t voltage = 0;
	
	switch (event)
     f56:	81 30       	cpi	r24, 0x01	; 1
     f58:	09 f4       	brne	.+2      	; 0xf5c <state_main_screen_state_event_handler+0xe>
     f5a:	45 c0       	rjmp	.+138    	; 0xfe6 <state_main_screen_state_event_handler+0x98>
     f5c:	81 30       	cpi	r24, 0x01	; 1
     f5e:	20 f0       	brcs	.+8      	; 0xf68 <state_main_screen_state_event_handler+0x1a>
     f60:	82 30       	cpi	r24, 0x02	; 2
     f62:	09 f0       	breq	.+2      	; 0xf66 <state_main_screen_state_event_handler+0x18>
     f64:	48 c0       	rjmp	.+144    	; 0xff6 <state_main_screen_state_event_handler+0xa8>
     f66:	44 c0       	rjmp	.+136    	; 0xff0 <state_main_screen_state_event_handler+0xa2>
	{
		case TACH_EVENT_REDRAW_SCREEN:
			voltage = power_monitor_get_voltage();
     f68:	0e 94 34 07 	call	0xe68	; 0xe68 <power_monitor_get_voltage>
     f6c:	ec 01       	movw	r28, r24
			out_buf = (char*) malloc(17);
     f6e:	81 e1       	ldi	r24, 0x11	; 17
     f70:	90 e0       	ldi	r25, 0x00	; 0
     f72:	0e 94 d6 09 	call	0x13ac	; 0x13ac <malloc>
     f76:	08 2f       	mov	r16, r24
     f78:	19 2f       	mov	r17, r25
			snprintf(out_buf, 16, "%.2u.%.2uV                 ", voltage/66, voltage % 66);
     f7a:	8d b7       	in	r24, 0x3d	; 61
     f7c:	9e b7       	in	r25, 0x3e	; 62
     f7e:	0a 97       	sbiw	r24, 0x0a	; 10
     f80:	0f b6       	in	r0, 0x3f	; 63
     f82:	f8 94       	cli
     f84:	9e bf       	out	0x3e, r25	; 62
     f86:	0f be       	out	0x3f, r0	; 63
     f88:	8d bf       	out	0x3d, r24	; 61
     f8a:	ed b7       	in	r30, 0x3d	; 61
     f8c:	fe b7       	in	r31, 0x3e	; 62
     f8e:	31 96       	adiw	r30, 0x01	; 1
     f90:	ad b7       	in	r26, 0x3d	; 61
     f92:	be b7       	in	r27, 0x3e	; 62
     f94:	11 96       	adiw	r26, 0x01	; 1
     f96:	0c 93       	st	X, r16
     f98:	11 83       	std	Z+1, r17	; 0x01
     f9a:	80 e1       	ldi	r24, 0x10	; 16
     f9c:	90 e0       	ldi	r25, 0x00	; 0
     f9e:	93 83       	std	Z+3, r25	; 0x03
     fa0:	82 83       	std	Z+2, r24	; 0x02
     fa2:	83 e7       	ldi	r24, 0x73	; 115
     fa4:	90 e0       	ldi	r25, 0x00	; 0
     fa6:	95 83       	std	Z+5, r25	; 0x05
     fa8:	84 83       	std	Z+4, r24	; 0x04
     faa:	ce 01       	movw	r24, r28
     fac:	62 e4       	ldi	r22, 0x42	; 66
     fae:	70 e0       	ldi	r23, 0x00	; 0
     fb0:	0e 94 c2 09 	call	0x1384	; 0x1384 <__udivmodhi4>
     fb4:	77 83       	std	Z+7, r23	; 0x07
     fb6:	66 83       	std	Z+6, r22	; 0x06
     fb8:	91 87       	std	Z+9, r25	; 0x09
     fba:	80 87       	std	Z+8, r24	; 0x08
     fbc:	0e 94 19 0b 	call	0x1632	; 0x1632 <snprintf>
			displayPrintLine("REdRAW", out_buf);
     fc0:	8d b7       	in	r24, 0x3d	; 61
     fc2:	9e b7       	in	r25, 0x3e	; 62
     fc4:	0a 96       	adiw	r24, 0x0a	; 10
     fc6:	0f b6       	in	r0, 0x3f	; 63
     fc8:	f8 94       	cli
     fca:	9e bf       	out	0x3e, r25	; 62
     fcc:	0f be       	out	0x3f, r0	; 63
     fce:	8d bf       	out	0x3d, r24	; 61
     fd0:	8f e8       	ldi	r24, 0x8F	; 143
     fd2:	90 e0       	ldi	r25, 0x00	; 0
     fd4:	60 2f       	mov	r22, r16
     fd6:	71 2f       	mov	r23, r17
     fd8:	0e 94 f6 01 	call	0x3ec	; 0x3ec <displayPrintLine>
			free(out_buf);
     fdc:	80 2f       	mov	r24, r16
     fde:	91 2f       	mov	r25, r17
     fe0:	0e 94 70 0a 	call	0x14e0	; 0x14e0 <free>
			break;
     fe4:	08 c0       	rjmp	.+16     	; 0xff6 <state_main_screen_state_event_handler+0xa8>
		case TACH_EVENT_ENCODER_RIGHT:
			/* Schedule next state */
			tach_states_schedule_state(tach_states_get_next_state());
     fe6:	0e 94 7c 07 	call	0xef8	; 0xef8 <tach_states_get_next_state>
     fea:	0e 94 79 07 	call	0xef2	; 0xef2 <tach_states_schedule_state>
			break;
     fee:	03 c0       	rjmp	.+6      	; 0xff6 <state_main_screen_state_event_handler+0xa8>
		case TACH_EVENT_ENCODER_LEFT:
			/* Schedule prev state */
			//tach_states_schedule_state(tach_states_get_prev_state());
			tach_states_schedule_state(TACH_STATE_TOP_LIGHT_SWITCH);
     ff0:	81 e0       	ldi	r24, 0x01	; 1
     ff2:	0e 94 79 07 	call	0xef2	; 0xef2 <tach_states_schedule_state>
			break;			
		default:
			break;				
	}	
     ff6:	df 91       	pop	r29
     ff8:	cf 91       	pop	r28
     ffa:	1f 91       	pop	r17
     ffc:	0f 91       	pop	r16
     ffe:	08 95       	ret

00001000 <state_top_light_switch_enter>:

PGM_P top_light_str = "ÒÎÏÎÂÛÉ ÎÃÎÍÜ";

void state_top_light_switch_enter(void *pStateBuf)
{
	displayClear();
    1000:	0e 94 f5 00 	call	0x1ea	; 0x1ea <displayClear>
}
    1004:	08 95       	ret

00001006 <state_top_light_switch_exit>:

void state_top_light_switch_exit(void *pStateBuf)
{
	
}
    1006:	08 95       	ret

00001008 <state_top_light_switch_event_handler>:


void state_top_light_switch_event_handler(uint8_t event, void *pStateBuf)
{	
    1008:	1f 93       	push	r17
    100a:	cf 93       	push	r28
    100c:	df 93       	push	r29
    100e:	18 2f       	mov	r17, r24
	char* top_light_str_tmp = utils_read_string_from_progmem(top_light_str);
    1010:	80 91 a9 00 	lds	r24, 0x00A9
    1014:	90 91 aa 00 	lds	r25, 0x00AA
    1018:	0e 94 33 09 	call	0x1266	; 0x1266 <utils_read_string_from_progmem>
    101c:	ec 01       	movw	r28, r24
	switch (event)
    101e:	11 30       	cpi	r17, 0x01	; 1
    1020:	51 f0       	breq	.+20     	; 0x1036 <state_top_light_switch_event_handler+0x2e>
    1022:	11 30       	cpi	r17, 0x01	; 1
    1024:	18 f0       	brcs	.+6      	; 0x102c <state_top_light_switch_event_handler+0x24>
    1026:	12 30       	cpi	r17, 0x02	; 2
    1028:	79 f4       	brne	.+30     	; 0x1048 <state_top_light_switch_event_handler+0x40>
    102a:	0a c0       	rjmp	.+20     	; 0x1040 <state_top_light_switch_event_handler+0x38>
	{
		case TACH_EVENT_REDRAW_SCREEN:		
			displayPrintLine(top_light_str_tmp, "ÂÛÊË");			
    102c:	66 e9       	ldi	r22, 0x96	; 150
    102e:	70 e0       	ldi	r23, 0x00	; 0
    1030:	0e 94 f6 01 	call	0x3ec	; 0x3ec <displayPrintLine>
			break;
    1034:	09 c0       	rjmp	.+18     	; 0x1048 <state_top_light_switch_event_handler+0x40>
		case TACH_EVENT_ENCODER_RIGHT:
			/* Schedule next state */
			tach_states_schedule_state(tach_states_get_next_state());
    1036:	0e 94 7c 07 	call	0xef8	; 0xef8 <tach_states_get_next_state>
    103a:	0e 94 79 07 	call	0xef2	; 0xef2 <tach_states_schedule_state>
			break;
    103e:	04 c0       	rjmp	.+8      	; 0x1048 <state_top_light_switch_event_handler+0x40>
		case TACH_EVENT_ENCODER_LEFT:
			/* Schedule prev state */
			tach_states_schedule_state(tach_states_get_prev_state());
    1040:	0e 94 83 07 	call	0xf06	; 0xf06 <tach_states_get_prev_state>
    1044:	0e 94 79 07 	call	0xef2	; 0xef2 <tach_states_schedule_state>
			break;		
		default:
			break;				
	}	
	
	if (NULL != top_light_str_tmp) 
    1048:	20 97       	sbiw	r28, 0x00	; 0
    104a:	19 f0       	breq	.+6      	; 0x1052 <state_top_light_switch_event_handler+0x4a>
	{
		free(top_light_str_tmp);
    104c:	ce 01       	movw	r24, r28
    104e:	0e 94 70 0a 	call	0x14e0	; 0x14e0 <free>
	}
    1052:	df 91       	pop	r29
    1054:	cf 91       	pop	r28
    1056:	1f 91       	pop	r17
    1058:	08 95       	ret

0000105a <main>:
uint32_t tach_pulse_count = 0;
uint32_t total_pulse_count = 0;
uint32_t RPM_3 = 0;

int main(void)
{
    105a:	1f 93       	push	r17
	uint8_t redraw_cycle = 0; /* Used to count sleep cycles to redraw screen every 0,5 sec */
	TACH_STATE_ID_T scheduled_state; /* Used to store scheduled state */
	
	power_monitor_init();
    105c:	0e 94 30 07 	call	0xe60	; 0xe60 <power_monitor_init>
	power_monitor_set_voltage_compensation(VOLTAGE_COMPENSATION);
    1060:	86 e1       	ldi	r24, 0x16	; 22
    1062:	0e 94 45 07 	call	0xe8a	; 0xe8a <power_monitor_set_voltage_compensation>
	
	encoder_monitor_init();
    1066:	0e 94 15 02 	call	0x42a	; 0x42a <encoder_monitor_init>
	//ICR1 = sound_freq;
	//OCR1B = sound_freq / 2;
	
	/* NEVER PULL-UP PD7 as it is GND'ed */
	
	initDisplay();
    106a:	0e 94 04 01 	call	0x208	; 0x208 <initDisplay>
	displayClear();
    106e:	0e 94 f5 00 	call	0x1ea	; 0x1ea <displayClear>
	display_set_backlight(DISPLAY_BACKLIGHT_ON);
    1072:	84 e6       	ldi	r24, 0x64	; 100
    1074:	0e 94 49 00 	call	0x92	; 0x92 <display_set_backlight>
	displayPrintLine("STARTING UP...", "Init: OK");
    1078:	8b ea       	ldi	r24, 0xAB	; 171
    107a:	90 e0       	ldi	r25, 0x00	; 0
    107c:	6a eb       	ldi	r22, 0xBA	; 186
    107e:	70 e0       	ldi	r23, 0x00	; 0
    1080:	0e 94 f6 01 	call	0x3ec	; 0x3ec <displayPrintLine>
	
	/* Initialize 1-wire bus */
//	pBus = 	one_wire_initialize_bus(ONE_WIRE_PORT_A, PA4);
	
	/* Show the main screen on start-up */
	tach_states_set_state(TACH_STATE_MAIN_SCREEN);
    1084:	80 e0       	ldi	r24, 0x00	; 0
    1086:	0e 94 48 07 	call	0xe90	; 0xe90 <tach_states_set_state>

	sei();
    108a:	78 94       	sei
uint32_t total_pulse_count = 0;
uint32_t RPM_3 = 0;

int main(void)
{
	uint8_t redraw_cycle = 0; /* Used to count sleep cycles to redraw screen every 0,5 sec */
    108c:	10 e0       	ldi	r17, 0x00	; 0
    {		
		
		/* Main loop */
		
		/* Get current state to update screen every 0.5 sec */
		if (50 == redraw_cycle)
    108e:	12 33       	cpi	r17, 0x32	; 50
    1090:	39 f4       	brne	.+14     	; 0x10a0 <main+0x46>
		{
			tach_states_dispatch_event(TACH_EVENT_REDRAW_SCREEN, NULL);	
    1092:	80 e0       	ldi	r24, 0x00	; 0
    1094:	60 e0       	ldi	r22, 0x00	; 0
    1096:	70 e0       	ldi	r23, 0x00	; 0
    1098:	0e 94 8f 07 	call	0xf1e	; 0xf1e <tach_states_dispatch_event>
			redraw_cycle = 0;
    109c:	10 e0       	ldi	r17, 0x00	; 0
    109e:	01 c0       	rjmp	.+2      	; 0x10a2 <main+0x48>
		} 
		else 
		{
			redraw_cycle++;
    10a0:	1f 5f       	subi	r17, 0xFF	; 255
		}
		
		/* Check if any Encoder events happened */
		switch(encoder_monitor_get_last_action())
    10a2:	0e 94 98 02 	call	0x530	; 0x530 <encoder_monitor_get_last_action>
    10a6:	88 23       	and	r24, r24
    10a8:	19 f0       	breq	.+6      	; 0x10b0 <main+0x56>
    10aa:	81 30       	cpi	r24, 0x01	; 1
    10ac:	61 f4       	brne	.+24     	; 0x10c6 <main+0x6c>
    10ae:	06 c0       	rjmp	.+12     	; 0x10bc <main+0x62>
		{
			case ENCODER_ACTION_RIGHT:
				tach_states_dispatch_event(TACH_EVENT_ENCODER_RIGHT , NULL);
    10b0:	81 e0       	ldi	r24, 0x01	; 1
    10b2:	60 e0       	ldi	r22, 0x00	; 0
    10b4:	70 e0       	ldi	r23, 0x00	; 0
    10b6:	0e 94 8f 07 	call	0xf1e	; 0xf1e <tach_states_dispatch_event>
				break;
    10ba:	05 c0       	rjmp	.+10     	; 0x10c6 <main+0x6c>
			case ENCODER_ACTION_LEFT:
				tach_states_dispatch_event(TACH_EVENT_ENCODER_LEFT , NULL);
    10bc:	82 e0       	ldi	r24, 0x02	; 2
    10be:	60 e0       	ldi	r22, 0x00	; 0
    10c0:	70 e0       	ldi	r23, 0x00	; 0
    10c2:	0e 94 8f 07 	call	0xf1e	; 0xf1e <tach_states_dispatch_event>
			default:
				break;
		}
		
		/* Check if any state switch is scheduled */
		scheduled_state = tach_states_get_scheduled_state();
    10c6:	0e 94 89 07 	call	0xf12	; 0xf12 <tach_states_get_scheduled_state>
		if (TACH_STATE_NO_STATE != scheduled_state)
    10ca:	8f 3f       	cpi	r24, 0xFF	; 255
    10cc:	41 f0       	breq	.+16     	; 0x10de <main+0x84>
		{
			tach_states_set_state(scheduled_state);
    10ce:	0e 94 48 07 	call	0xe90	; 0xe90 <tach_states_set_state>
			
			/* Immediately redraw the screen to show new state */
			tach_states_dispatch_event(TACH_EVENT_REDRAW_SCREEN, NULL);
    10d2:	80 e0       	ldi	r24, 0x00	; 0
    10d4:	60 e0       	ldi	r22, 0x00	; 0
    10d6:	70 e0       	ldi	r23, 0x00	; 0
    10d8:	0e 94 8f 07 	call	0xf1e	; 0xf1e <tach_states_dispatch_event>
			redraw_cycle = 0;
    10dc:	10 e0       	ldi	r17, 0x00	; 0
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    10de:	8f e3       	ldi	r24, 0x3F	; 63
    10e0:	9c e9       	ldi	r25, 0x9C	; 156
    10e2:	01 97       	sbiw	r24, 0x01	; 1
    10e4:	f1 f7       	brne	.-4      	; 0x10e2 <main+0x88>
    10e6:	00 c0       	rjmp	.+0      	; 0x10e8 <main+0x8e>
    10e8:	00 00       	nop
    10ea:	d1 cf       	rjmp	.-94     	; 0x108e <main+0x34>

000010ec <start_timer0_tach>:

/* Timer0 is used to count Tach impulses */
void start_timer0_tach()
{
	/* WGM01=1 - Clear Timer on Compare mode; 1024 - prescaler */	
	TCCR0 = (1 << WGM01) | (1 << CS02) | (1 << CS00);
    10ec:	8d e0       	ldi	r24, 0x0D	; 13
    10ee:	83 bf       	out	0x33, r24	; 51
	OCR0 = 0xFF;
    10f0:	8f ef       	ldi	r24, 0xFF	; 255
    10f2:	8c bf       	out	0x3c, r24	; 60
	TIMSK |= (1 << OCIE0); /* Enable output compare match interrupt */
    10f4:	89 b7       	in	r24, 0x39	; 57
    10f6:	82 60       	ori	r24, 0x02	; 2
    10f8:	89 bf       	out	0x39, r24	; 57
}
    10fa:	08 95       	ret

000010fc <stop_timer0_tach>:

void stop_timer0_tach()
{
	TIMSK &= ~(1 << OCIE0); 
    10fc:	89 b7       	in	r24, 0x39	; 57
    10fe:	8d 7f       	andi	r24, 0xFD	; 253
    1100:	89 bf       	out	0x39, r24	; 57
	TCCR0 = 0;		
    1102:	13 be       	out	0x33, r1	; 51
}
    1104:	08 95       	ret

00001106 <__vector_10>:

ISR(TIMER0_COMP_vect)
{
    1106:	1f 92       	push	r1
    1108:	0f 92       	push	r0
    110a:	0f b6       	in	r0, 0x3f	; 63
    110c:	0f 92       	push	r0
    110e:	11 24       	eor	r1, r1
    1110:	ef 92       	push	r14
    1112:	ff 92       	push	r15
    1114:	0f 93       	push	r16
    1116:	1f 93       	push	r17
    1118:	2f 93       	push	r18
    111a:	3f 93       	push	r19
    111c:	4f 93       	push	r20
    111e:	5f 93       	push	r21
    1120:	6f 93       	push	r22
    1122:	7f 93       	push	r23
    1124:	8f 93       	push	r24
    1126:	9f 93       	push	r25
    1128:	af 93       	push	r26
    112a:	bf 93       	push	r27
    112c:	ef 93       	push	r30
    112e:	ff 93       	push	r31
	/* This is called 61 times a second, i.e. 61 Hz
	  * 16 000 000 (16Mhz sys clock) / 1024 (pre-scaler) / 256 (top) = 61 */

	timer_count++;	
    1130:	80 91 ce 00 	lds	r24, 0x00CE
    1134:	8f 5f       	subi	r24, 0xFF	; 255
    1136:	80 93 ce 00 	sts	0x00CE, r24

	if (timer_count == 61)
    113a:	8d 33       	cpi	r24, 0x3D	; 61
    113c:	b1 f5       	brne	.+108    	; 0x11aa <__vector_10+0xa4>
	{
		RPM_3 = tach_pulse_count * 60;
    113e:	e0 90 cf 00 	lds	r14, 0x00CF
    1142:	f0 90 d0 00 	lds	r15, 0x00D0
    1146:	00 91 d1 00 	lds	r16, 0x00D1
    114a:	10 91 d2 00 	lds	r17, 0x00D2
    114e:	c8 01       	movw	r24, r16
    1150:	b7 01       	movw	r22, r14
    1152:	2c e3       	ldi	r18, 0x3C	; 60
    1154:	30 e0       	ldi	r19, 0x00	; 0
    1156:	40 e0       	ldi	r20, 0x00	; 0
    1158:	50 e0       	ldi	r21, 0x00	; 0
    115a:	0e 94 a3 09 	call	0x1346	; 0x1346 <__mulsi3>
    115e:	60 93 d7 00 	sts	0x00D7, r22
    1162:	70 93 d8 00 	sts	0x00D8, r23
    1166:	80 93 d9 00 	sts	0x00D9, r24
    116a:	90 93 da 00 	sts	0x00DA, r25
		total_pulse_count += tach_pulse_count;
    116e:	80 91 d3 00 	lds	r24, 0x00D3
    1172:	90 91 d4 00 	lds	r25, 0x00D4
    1176:	a0 91 d5 00 	lds	r26, 0x00D5
    117a:	b0 91 d6 00 	lds	r27, 0x00D6
    117e:	e8 0e       	add	r14, r24
    1180:	f9 1e       	adc	r15, r25
    1182:	0a 1f       	adc	r16, r26
    1184:	1b 1f       	adc	r17, r27
    1186:	e0 92 d3 00 	sts	0x00D3, r14
    118a:	f0 92 d4 00 	sts	0x00D4, r15
    118e:	00 93 d5 00 	sts	0x00D5, r16
    1192:	10 93 d6 00 	sts	0x00D6, r17
		tach_pulse_count = 0;
    1196:	10 92 cf 00 	sts	0x00CF, r1
    119a:	10 92 d0 00 	sts	0x00D0, r1
    119e:	10 92 d1 00 	sts	0x00D1, r1
    11a2:	10 92 d2 00 	sts	0x00D2, r1
		timer_count = 0;		
    11a6:	10 92 ce 00 	sts	0x00CE, r1
	}
}
    11aa:	ff 91       	pop	r31
    11ac:	ef 91       	pop	r30
    11ae:	bf 91       	pop	r27
    11b0:	af 91       	pop	r26
    11b2:	9f 91       	pop	r25
    11b4:	8f 91       	pop	r24
    11b6:	7f 91       	pop	r23
    11b8:	6f 91       	pop	r22
    11ba:	5f 91       	pop	r21
    11bc:	4f 91       	pop	r20
    11be:	3f 91       	pop	r19
    11c0:	2f 91       	pop	r18
    11c2:	1f 91       	pop	r17
    11c4:	0f 91       	pop	r16
    11c6:	ff 90       	pop	r15
    11c8:	ef 90       	pop	r14
    11ca:	0f 90       	pop	r0
    11cc:	0f be       	out	0x3f, r0	; 63
    11ce:	0f 90       	pop	r0
    11d0:	1f 90       	pop	r1
    11d2:	18 95       	reti

000011d4 <__vector_4>:

ISR(TIMER2_COMP_vect)
{
    11d4:	1f 92       	push	r1
    11d6:	0f 92       	push	r0
    11d8:	0f b6       	in	r0, 0x3f	; 63
    11da:	0f 92       	push	r0
    11dc:	11 24       	eor	r1, r1
    11de:	2f 93       	push	r18
    11e0:	3f 93       	push	r19
    11e2:	4f 93       	push	r20
    11e4:	5f 93       	push	r21
    11e6:	6f 93       	push	r22
    11e8:	7f 93       	push	r23
    11ea:	8f 93       	push	r24
    11ec:	9f 93       	push	r25
    11ee:	af 93       	push	r26
    11f0:	bf 93       	push	r27
    11f2:	ef 93       	push	r30
    11f4:	ff 93       	push	r31
	encoder_monitor_handle_timer_int();
    11f6:	0e 94 1d 02 	call	0x43a	; 0x43a <encoder_monitor_handle_timer_int>
}
    11fa:	ff 91       	pop	r31
    11fc:	ef 91       	pop	r30
    11fe:	bf 91       	pop	r27
    1200:	af 91       	pop	r26
    1202:	9f 91       	pop	r25
    1204:	8f 91       	pop	r24
    1206:	7f 91       	pop	r23
    1208:	6f 91       	pop	r22
    120a:	5f 91       	pop	r21
    120c:	4f 91       	pop	r20
    120e:	3f 91       	pop	r19
    1210:	2f 91       	pop	r18
    1212:	0f 90       	pop	r0
    1214:	0f be       	out	0x3f, r0	; 63
    1216:	0f 90       	pop	r0
    1218:	1f 90       	pop	r1
    121a:	18 95       	reti

0000121c <__vector_1>:

ISR(INT0_vect)
{
    121c:	1f 92       	push	r1
    121e:	0f 92       	push	r0
    1220:	0f b6       	in	r0, 0x3f	; 63
    1222:	0f 92       	push	r0
    1224:	11 24       	eor	r1, r1
    1226:	8f 93       	push	r24
    1228:	9f 93       	push	r25
    122a:	af 93       	push	r26
    122c:	bf 93       	push	r27
	tach_pulse_count++;	
    122e:	80 91 cf 00 	lds	r24, 0x00CF
    1232:	90 91 d0 00 	lds	r25, 0x00D0
    1236:	a0 91 d1 00 	lds	r26, 0x00D1
    123a:	b0 91 d2 00 	lds	r27, 0x00D2
    123e:	01 96       	adiw	r24, 0x01	; 1
    1240:	a1 1d       	adc	r26, r1
    1242:	b1 1d       	adc	r27, r1
    1244:	80 93 cf 00 	sts	0x00CF, r24
    1248:	90 93 d0 00 	sts	0x00D0, r25
    124c:	a0 93 d1 00 	sts	0x00D1, r26
    1250:	b0 93 d2 00 	sts	0x00D2, r27
    1254:	bf 91       	pop	r27
    1256:	af 91       	pop	r26
    1258:	9f 91       	pop	r25
    125a:	8f 91       	pop	r24
    125c:	0f 90       	pop	r0
    125e:	0f be       	out	0x3f, r0	; 63
    1260:	0f 90       	pop	r0
    1262:	1f 90       	pop	r1
    1264:	18 95       	reti

00001266 <utils_read_string_from_progmem>:
#include <stdlib.h>

#include "utils.h"

char* utils_read_string_from_progmem(PGM_P str_to_read)
{
    1266:	0f 93       	push	r16
    1268:	1f 93       	push	r17
    126a:	cf 93       	push	r28
    126c:	df 93       	push	r29
    126e:	ec 01       	movw	r28, r24
	size_t length = strlen_P(str_to_read);
    1270:	0e 94 10 0b 	call	0x1620	; 0x1620 <strlen_P>
	char* result = NULL;
	
	if (length > 0)	
    1274:	00 97       	sbiw	r24, 0x00	; 0
    1276:	49 f0       	breq	.+18     	; 0x128a <utils_read_string_from_progmem+0x24>
	{
		result = malloc((length + 1 ) * sizeof(char));
    1278:	01 96       	adiw	r24, 0x01	; 1
    127a:	0e 94 d6 09 	call	0x13ac	; 0x13ac <malloc>
    127e:	08 2f       	mov	r16, r24
    1280:	19 2f       	mov	r17, r25
		strcpy_P(result, str_to_read);
    1282:	be 01       	movw	r22, r28
    1284:	0e 94 09 0b 	call	0x1612	; 0x1612 <strcpy_P>
    1288:	02 c0       	rjmp	.+4      	; 0x128e <utils_read_string_from_progmem+0x28>
#include "utils.h"

char* utils_read_string_from_progmem(PGM_P str_to_read)
{
	size_t length = strlen_P(str_to_read);
	char* result = NULL;
    128a:	00 e0       	ldi	r16, 0x00	; 0
    128c:	10 e0       	ldi	r17, 0x00	; 0
		result = malloc((length + 1 ) * sizeof(char));
		strcpy_P(result, str_to_read);
	}
	
	return result;	
    128e:	80 2f       	mov	r24, r16
    1290:	91 2f       	mov	r25, r17
    1292:	df 91       	pop	r29
    1294:	cf 91       	pop	r28
    1296:	1f 91       	pop	r17
    1298:	0f 91       	pop	r16
    129a:	08 95       	ret

0000129c <__fixunssfsi>:
    129c:	33 d0       	rcall	.+102    	; 0x1304 <__fp_splitA>
    129e:	88 f0       	brcs	.+34     	; 0x12c2 <__fixunssfsi+0x26>
    12a0:	9f 57       	subi	r25, 0x7F	; 127
    12a2:	90 f0       	brcs	.+36     	; 0x12c8 <__fixunssfsi+0x2c>
    12a4:	b9 2f       	mov	r27, r25
    12a6:	99 27       	eor	r25, r25
    12a8:	b7 51       	subi	r27, 0x17	; 23
    12aa:	a0 f0       	brcs	.+40     	; 0x12d4 <__fixunssfsi+0x38>
    12ac:	d1 f0       	breq	.+52     	; 0x12e2 <__fixunssfsi+0x46>
    12ae:	66 0f       	add	r22, r22
    12b0:	77 1f       	adc	r23, r23
    12b2:	88 1f       	adc	r24, r24
    12b4:	99 1f       	adc	r25, r25
    12b6:	1a f0       	brmi	.+6      	; 0x12be <__fixunssfsi+0x22>
    12b8:	ba 95       	dec	r27
    12ba:	c9 f7       	brne	.-14     	; 0x12ae <__fixunssfsi+0x12>
    12bc:	12 c0       	rjmp	.+36     	; 0x12e2 <__fixunssfsi+0x46>
    12be:	b1 30       	cpi	r27, 0x01	; 1
    12c0:	81 f0       	breq	.+32     	; 0x12e2 <__fixunssfsi+0x46>
    12c2:	3a d0       	rcall	.+116    	; 0x1338 <__fp_zero>
    12c4:	b1 e0       	ldi	r27, 0x01	; 1
    12c6:	08 95       	ret
    12c8:	37 c0       	rjmp	.+110    	; 0x1338 <__fp_zero>
    12ca:	67 2f       	mov	r22, r23
    12cc:	78 2f       	mov	r23, r24
    12ce:	88 27       	eor	r24, r24
    12d0:	b8 5f       	subi	r27, 0xF8	; 248
    12d2:	39 f0       	breq	.+14     	; 0x12e2 <__fixunssfsi+0x46>
    12d4:	b9 3f       	cpi	r27, 0xF9	; 249
    12d6:	cc f3       	brlt	.-14     	; 0x12ca <__fixunssfsi+0x2e>
    12d8:	86 95       	lsr	r24
    12da:	77 95       	ror	r23
    12dc:	67 95       	ror	r22
    12de:	b3 95       	inc	r27
    12e0:	d9 f7       	brne	.-10     	; 0x12d8 <__fixunssfsi+0x3c>
    12e2:	3e f4       	brtc	.+14     	; 0x12f2 <__fixunssfsi+0x56>
    12e4:	90 95       	com	r25
    12e6:	80 95       	com	r24
    12e8:	70 95       	com	r23
    12ea:	61 95       	neg	r22
    12ec:	7f 4f       	sbci	r23, 0xFF	; 255
    12ee:	8f 4f       	sbci	r24, 0xFF	; 255
    12f0:	9f 4f       	sbci	r25, 0xFF	; 255
    12f2:	08 95       	ret

000012f4 <__fp_split3>:
    12f4:	57 fd       	sbrc	r21, 7
    12f6:	90 58       	subi	r25, 0x80	; 128
    12f8:	44 0f       	add	r20, r20
    12fa:	55 1f       	adc	r21, r21
    12fc:	59 f0       	breq	.+22     	; 0x1314 <__fp_splitA+0x10>
    12fe:	5f 3f       	cpi	r21, 0xFF	; 255
    1300:	71 f0       	breq	.+28     	; 0x131e <__fp_splitA+0x1a>
    1302:	47 95       	ror	r20

00001304 <__fp_splitA>:
    1304:	88 0f       	add	r24, r24
    1306:	97 fb       	bst	r25, 7
    1308:	99 1f       	adc	r25, r25
    130a:	61 f0       	breq	.+24     	; 0x1324 <__fp_splitA+0x20>
    130c:	9f 3f       	cpi	r25, 0xFF	; 255
    130e:	79 f0       	breq	.+30     	; 0x132e <__fp_splitA+0x2a>
    1310:	87 95       	ror	r24
    1312:	08 95       	ret
    1314:	12 16       	cp	r1, r18
    1316:	13 06       	cpc	r1, r19
    1318:	14 06       	cpc	r1, r20
    131a:	55 1f       	adc	r21, r21
    131c:	f2 cf       	rjmp	.-28     	; 0x1302 <__fp_split3+0xe>
    131e:	46 95       	lsr	r20
    1320:	f1 df       	rcall	.-30     	; 0x1304 <__fp_splitA>
    1322:	08 c0       	rjmp	.+16     	; 0x1334 <__fp_splitA+0x30>
    1324:	16 16       	cp	r1, r22
    1326:	17 06       	cpc	r1, r23
    1328:	18 06       	cpc	r1, r24
    132a:	99 1f       	adc	r25, r25
    132c:	f1 cf       	rjmp	.-30     	; 0x1310 <__fp_splitA+0xc>
    132e:	86 95       	lsr	r24
    1330:	71 05       	cpc	r23, r1
    1332:	61 05       	cpc	r22, r1
    1334:	08 94       	sec
    1336:	08 95       	ret

00001338 <__fp_zero>:
    1338:	e8 94       	clt

0000133a <__fp_szero>:
    133a:	bb 27       	eor	r27, r27
    133c:	66 27       	eor	r22, r22
    133e:	77 27       	eor	r23, r23
    1340:	cb 01       	movw	r24, r22
    1342:	97 f9       	bld	r25, 7
    1344:	08 95       	ret

00001346 <__mulsi3>:
    1346:	62 9f       	mul	r22, r18
    1348:	d0 01       	movw	r26, r0
    134a:	73 9f       	mul	r23, r19
    134c:	f0 01       	movw	r30, r0
    134e:	82 9f       	mul	r24, r18
    1350:	e0 0d       	add	r30, r0
    1352:	f1 1d       	adc	r31, r1
    1354:	64 9f       	mul	r22, r20
    1356:	e0 0d       	add	r30, r0
    1358:	f1 1d       	adc	r31, r1
    135a:	92 9f       	mul	r25, r18
    135c:	f0 0d       	add	r31, r0
    135e:	83 9f       	mul	r24, r19
    1360:	f0 0d       	add	r31, r0
    1362:	74 9f       	mul	r23, r20
    1364:	f0 0d       	add	r31, r0
    1366:	65 9f       	mul	r22, r21
    1368:	f0 0d       	add	r31, r0
    136a:	99 27       	eor	r25, r25
    136c:	72 9f       	mul	r23, r18
    136e:	b0 0d       	add	r27, r0
    1370:	e1 1d       	adc	r30, r1
    1372:	f9 1f       	adc	r31, r25
    1374:	63 9f       	mul	r22, r19
    1376:	b0 0d       	add	r27, r0
    1378:	e1 1d       	adc	r30, r1
    137a:	f9 1f       	adc	r31, r25
    137c:	bd 01       	movw	r22, r26
    137e:	cf 01       	movw	r24, r30
    1380:	11 24       	eor	r1, r1
    1382:	08 95       	ret

00001384 <__udivmodhi4>:
    1384:	aa 1b       	sub	r26, r26
    1386:	bb 1b       	sub	r27, r27
    1388:	51 e1       	ldi	r21, 0x11	; 17
    138a:	07 c0       	rjmp	.+14     	; 0x139a <__udivmodhi4_ep>

0000138c <__udivmodhi4_loop>:
    138c:	aa 1f       	adc	r26, r26
    138e:	bb 1f       	adc	r27, r27
    1390:	a6 17       	cp	r26, r22
    1392:	b7 07       	cpc	r27, r23
    1394:	10 f0       	brcs	.+4      	; 0x139a <__udivmodhi4_ep>
    1396:	a6 1b       	sub	r26, r22
    1398:	b7 0b       	sbc	r27, r23

0000139a <__udivmodhi4_ep>:
    139a:	88 1f       	adc	r24, r24
    139c:	99 1f       	adc	r25, r25
    139e:	5a 95       	dec	r21
    13a0:	a9 f7       	brne	.-22     	; 0x138c <__udivmodhi4_loop>
    13a2:	80 95       	com	r24
    13a4:	90 95       	com	r25
    13a6:	bc 01       	movw	r22, r24
    13a8:	cd 01       	movw	r24, r26
    13aa:	08 95       	ret

000013ac <malloc>:
    13ac:	cf 93       	push	r28
    13ae:	df 93       	push	r29
    13b0:	82 30       	cpi	r24, 0x02	; 2
    13b2:	91 05       	cpc	r25, r1
    13b4:	10 f4       	brcc	.+4      	; 0x13ba <malloc+0xe>
    13b6:	82 e0       	ldi	r24, 0x02	; 2
    13b8:	90 e0       	ldi	r25, 0x00	; 0
    13ba:	e0 91 dd 00 	lds	r30, 0x00DD
    13be:	f0 91 de 00 	lds	r31, 0x00DE
    13c2:	40 e0       	ldi	r20, 0x00	; 0
    13c4:	50 e0       	ldi	r21, 0x00	; 0
    13c6:	20 e0       	ldi	r18, 0x00	; 0
    13c8:	30 e0       	ldi	r19, 0x00	; 0
    13ca:	26 c0       	rjmp	.+76     	; 0x1418 <malloc+0x6c>
    13cc:	60 81       	ld	r22, Z
    13ce:	71 81       	ldd	r23, Z+1	; 0x01
    13d0:	68 17       	cp	r22, r24
    13d2:	79 07       	cpc	r23, r25
    13d4:	e0 f0       	brcs	.+56     	; 0x140e <malloc+0x62>
    13d6:	68 17       	cp	r22, r24
    13d8:	79 07       	cpc	r23, r25
    13da:	81 f4       	brne	.+32     	; 0x13fc <malloc+0x50>
    13dc:	82 81       	ldd	r24, Z+2	; 0x02
    13de:	93 81       	ldd	r25, Z+3	; 0x03
    13e0:	21 15       	cp	r18, r1
    13e2:	31 05       	cpc	r19, r1
    13e4:	31 f0       	breq	.+12     	; 0x13f2 <malloc+0x46>
    13e6:	d9 01       	movw	r26, r18
    13e8:	13 96       	adiw	r26, 0x03	; 3
    13ea:	9c 93       	st	X, r25
    13ec:	8e 93       	st	-X, r24
    13ee:	12 97       	sbiw	r26, 0x02	; 2
    13f0:	2b c0       	rjmp	.+86     	; 0x1448 <malloc+0x9c>
    13f2:	90 93 de 00 	sts	0x00DE, r25
    13f6:	80 93 dd 00 	sts	0x00DD, r24
    13fa:	26 c0       	rjmp	.+76     	; 0x1448 <malloc+0x9c>
    13fc:	41 15       	cp	r20, r1
    13fe:	51 05       	cpc	r21, r1
    1400:	19 f0       	breq	.+6      	; 0x1408 <malloc+0x5c>
    1402:	64 17       	cp	r22, r20
    1404:	75 07       	cpc	r23, r21
    1406:	18 f4       	brcc	.+6      	; 0x140e <malloc+0x62>
    1408:	ab 01       	movw	r20, r22
    140a:	e9 01       	movw	r28, r18
    140c:	df 01       	movw	r26, r30
    140e:	9f 01       	movw	r18, r30
    1410:	72 81       	ldd	r23, Z+2	; 0x02
    1412:	63 81       	ldd	r22, Z+3	; 0x03
    1414:	e7 2f       	mov	r30, r23
    1416:	f6 2f       	mov	r31, r22
    1418:	30 97       	sbiw	r30, 0x00	; 0
    141a:	c1 f6       	brne	.-80     	; 0x13cc <malloc+0x20>
    141c:	41 15       	cp	r20, r1
    141e:	51 05       	cpc	r21, r1
    1420:	01 f1       	breq	.+64     	; 0x1462 <malloc+0xb6>
    1422:	48 1b       	sub	r20, r24
    1424:	59 0b       	sbc	r21, r25
    1426:	44 30       	cpi	r20, 0x04	; 4
    1428:	51 05       	cpc	r21, r1
    142a:	80 f4       	brcc	.+32     	; 0x144c <malloc+0xa0>
    142c:	12 96       	adiw	r26, 0x02	; 2
    142e:	8d 91       	ld	r24, X+
    1430:	9c 91       	ld	r25, X
    1432:	13 97       	sbiw	r26, 0x03	; 3
    1434:	20 97       	sbiw	r28, 0x00	; 0
    1436:	19 f0       	breq	.+6      	; 0x143e <malloc+0x92>
    1438:	9b 83       	std	Y+3, r25	; 0x03
    143a:	8a 83       	std	Y+2, r24	; 0x02
    143c:	04 c0       	rjmp	.+8      	; 0x1446 <malloc+0x9a>
    143e:	90 93 de 00 	sts	0x00DE, r25
    1442:	80 93 dd 00 	sts	0x00DD, r24
    1446:	fd 01       	movw	r30, r26
    1448:	32 96       	adiw	r30, 0x02	; 2
    144a:	46 c0       	rjmp	.+140    	; 0x14d8 <malloc+0x12c>
    144c:	fd 01       	movw	r30, r26
    144e:	e4 0f       	add	r30, r20
    1450:	f5 1f       	adc	r31, r21
    1452:	81 93       	st	Z+, r24
    1454:	91 93       	st	Z+, r25
    1456:	42 50       	subi	r20, 0x02	; 2
    1458:	50 40       	sbci	r21, 0x00	; 0
    145a:	11 96       	adiw	r26, 0x01	; 1
    145c:	5c 93       	st	X, r21
    145e:	4e 93       	st	-X, r20
    1460:	3b c0       	rjmp	.+118    	; 0x14d8 <malloc+0x12c>
    1462:	20 91 db 00 	lds	r18, 0x00DB
    1466:	30 91 dc 00 	lds	r19, 0x00DC
    146a:	21 15       	cp	r18, r1
    146c:	31 05       	cpc	r19, r1
    146e:	41 f4       	brne	.+16     	; 0x1480 <malloc+0xd4>
    1470:	20 91 c5 00 	lds	r18, 0x00C5
    1474:	30 91 c6 00 	lds	r19, 0x00C6
    1478:	30 93 dc 00 	sts	0x00DC, r19
    147c:	20 93 db 00 	sts	0x00DB, r18
    1480:	20 91 c7 00 	lds	r18, 0x00C7
    1484:	30 91 c8 00 	lds	r19, 0x00C8
    1488:	21 15       	cp	r18, r1
    148a:	31 05       	cpc	r19, r1
    148c:	41 f4       	brne	.+16     	; 0x149e <malloc+0xf2>
    148e:	2d b7       	in	r18, 0x3d	; 61
    1490:	3e b7       	in	r19, 0x3e	; 62
    1492:	40 91 c3 00 	lds	r20, 0x00C3
    1496:	50 91 c4 00 	lds	r21, 0x00C4
    149a:	24 1b       	sub	r18, r20
    149c:	35 0b       	sbc	r19, r21
    149e:	e0 91 db 00 	lds	r30, 0x00DB
    14a2:	f0 91 dc 00 	lds	r31, 0x00DC
    14a6:	e2 17       	cp	r30, r18
    14a8:	f3 07       	cpc	r31, r19
    14aa:	a0 f4       	brcc	.+40     	; 0x14d4 <malloc+0x128>
    14ac:	2e 1b       	sub	r18, r30
    14ae:	3f 0b       	sbc	r19, r31
    14b0:	28 17       	cp	r18, r24
    14b2:	39 07       	cpc	r19, r25
    14b4:	78 f0       	brcs	.+30     	; 0x14d4 <malloc+0x128>
    14b6:	ac 01       	movw	r20, r24
    14b8:	4e 5f       	subi	r20, 0xFE	; 254
    14ba:	5f 4f       	sbci	r21, 0xFF	; 255
    14bc:	24 17       	cp	r18, r20
    14be:	35 07       	cpc	r19, r21
    14c0:	48 f0       	brcs	.+18     	; 0x14d4 <malloc+0x128>
    14c2:	4e 0f       	add	r20, r30
    14c4:	5f 1f       	adc	r21, r31
    14c6:	50 93 dc 00 	sts	0x00DC, r21
    14ca:	40 93 db 00 	sts	0x00DB, r20
    14ce:	81 93       	st	Z+, r24
    14d0:	91 93       	st	Z+, r25
    14d2:	02 c0       	rjmp	.+4      	; 0x14d8 <malloc+0x12c>
    14d4:	e0 e0       	ldi	r30, 0x00	; 0
    14d6:	f0 e0       	ldi	r31, 0x00	; 0
    14d8:	cf 01       	movw	r24, r30
    14da:	df 91       	pop	r29
    14dc:	cf 91       	pop	r28
    14de:	08 95       	ret

000014e0 <free>:
    14e0:	cf 93       	push	r28
    14e2:	df 93       	push	r29
    14e4:	00 97       	sbiw	r24, 0x00	; 0
    14e6:	09 f4       	brne	.+2      	; 0x14ea <free+0xa>
    14e8:	91 c0       	rjmp	.+290    	; 0x160c <free+0x12c>
    14ea:	fc 01       	movw	r30, r24
    14ec:	32 97       	sbiw	r30, 0x02	; 2
    14ee:	13 82       	std	Z+3, r1	; 0x03
    14f0:	12 82       	std	Z+2, r1	; 0x02
    14f2:	60 91 dd 00 	lds	r22, 0x00DD
    14f6:	70 91 de 00 	lds	r23, 0x00DE
    14fa:	61 15       	cp	r22, r1
    14fc:	71 05       	cpc	r23, r1
    14fe:	81 f4       	brne	.+32     	; 0x1520 <free+0x40>
    1500:	20 81       	ld	r18, Z
    1502:	31 81       	ldd	r19, Z+1	; 0x01
    1504:	28 0f       	add	r18, r24
    1506:	39 1f       	adc	r19, r25
    1508:	80 91 db 00 	lds	r24, 0x00DB
    150c:	90 91 dc 00 	lds	r25, 0x00DC
    1510:	82 17       	cp	r24, r18
    1512:	93 07       	cpc	r25, r19
    1514:	99 f5       	brne	.+102    	; 0x157c <free+0x9c>
    1516:	f0 93 dc 00 	sts	0x00DC, r31
    151a:	e0 93 db 00 	sts	0x00DB, r30
    151e:	76 c0       	rjmp	.+236    	; 0x160c <free+0x12c>
    1520:	db 01       	movw	r26, r22
    1522:	80 e0       	ldi	r24, 0x00	; 0
    1524:	90 e0       	ldi	r25, 0x00	; 0
    1526:	02 c0       	rjmp	.+4      	; 0x152c <free+0x4c>
    1528:	cd 01       	movw	r24, r26
    152a:	d9 01       	movw	r26, r18
    152c:	ae 17       	cp	r26, r30
    152e:	bf 07       	cpc	r27, r31
    1530:	48 f4       	brcc	.+18     	; 0x1544 <free+0x64>
    1532:	12 96       	adiw	r26, 0x02	; 2
    1534:	2d 91       	ld	r18, X+
    1536:	3c 91       	ld	r19, X
    1538:	13 97       	sbiw	r26, 0x03	; 3
    153a:	21 15       	cp	r18, r1
    153c:	31 05       	cpc	r19, r1
    153e:	a1 f7       	brne	.-24     	; 0x1528 <free+0x48>
    1540:	cd 01       	movw	r24, r26
    1542:	21 c0       	rjmp	.+66     	; 0x1586 <free+0xa6>
    1544:	b3 83       	std	Z+3, r27	; 0x03
    1546:	a2 83       	std	Z+2, r26	; 0x02
    1548:	ef 01       	movw	r28, r30
    154a:	49 91       	ld	r20, Y+
    154c:	59 91       	ld	r21, Y+
    154e:	9e 01       	movw	r18, r28
    1550:	24 0f       	add	r18, r20
    1552:	35 1f       	adc	r19, r21
    1554:	a2 17       	cp	r26, r18
    1556:	b3 07       	cpc	r27, r19
    1558:	79 f4       	brne	.+30     	; 0x1578 <free+0x98>
    155a:	2d 91       	ld	r18, X+
    155c:	3c 91       	ld	r19, X
    155e:	11 97       	sbiw	r26, 0x01	; 1
    1560:	24 0f       	add	r18, r20
    1562:	35 1f       	adc	r19, r21
    1564:	2e 5f       	subi	r18, 0xFE	; 254
    1566:	3f 4f       	sbci	r19, 0xFF	; 255
    1568:	31 83       	std	Z+1, r19	; 0x01
    156a:	20 83       	st	Z, r18
    156c:	12 96       	adiw	r26, 0x02	; 2
    156e:	2d 91       	ld	r18, X+
    1570:	3c 91       	ld	r19, X
    1572:	13 97       	sbiw	r26, 0x03	; 3
    1574:	33 83       	std	Z+3, r19	; 0x03
    1576:	22 83       	std	Z+2, r18	; 0x02
    1578:	00 97       	sbiw	r24, 0x00	; 0
    157a:	29 f4       	brne	.+10     	; 0x1586 <free+0xa6>
    157c:	f0 93 de 00 	sts	0x00DE, r31
    1580:	e0 93 dd 00 	sts	0x00DD, r30
    1584:	43 c0       	rjmp	.+134    	; 0x160c <free+0x12c>
    1586:	dc 01       	movw	r26, r24
    1588:	13 96       	adiw	r26, 0x03	; 3
    158a:	fc 93       	st	X, r31
    158c:	ee 93       	st	-X, r30
    158e:	12 97       	sbiw	r26, 0x02	; 2
    1590:	4d 91       	ld	r20, X+
    1592:	5d 91       	ld	r21, X+
    1594:	a4 0f       	add	r26, r20
    1596:	b5 1f       	adc	r27, r21
    1598:	ea 17       	cp	r30, r26
    159a:	fb 07       	cpc	r31, r27
    159c:	69 f4       	brne	.+26     	; 0x15b8 <free+0xd8>
    159e:	20 81       	ld	r18, Z
    15a0:	31 81       	ldd	r19, Z+1	; 0x01
    15a2:	24 0f       	add	r18, r20
    15a4:	35 1f       	adc	r19, r21
    15a6:	2e 5f       	subi	r18, 0xFE	; 254
    15a8:	3f 4f       	sbci	r19, 0xFF	; 255
    15aa:	ec 01       	movw	r28, r24
    15ac:	39 83       	std	Y+1, r19	; 0x01
    15ae:	28 83       	st	Y, r18
    15b0:	22 81       	ldd	r18, Z+2	; 0x02
    15b2:	33 81       	ldd	r19, Z+3	; 0x03
    15b4:	3b 83       	std	Y+3, r19	; 0x03
    15b6:	2a 83       	std	Y+2, r18	; 0x02
    15b8:	e0 e0       	ldi	r30, 0x00	; 0
    15ba:	f0 e0       	ldi	r31, 0x00	; 0
    15bc:	02 c0       	rjmp	.+4      	; 0x15c2 <free+0xe2>
    15be:	fb 01       	movw	r30, r22
    15c0:	bc 01       	movw	r22, r24
    15c2:	db 01       	movw	r26, r22
    15c4:	12 96       	adiw	r26, 0x02	; 2
    15c6:	8d 91       	ld	r24, X+
    15c8:	9c 91       	ld	r25, X
    15ca:	13 97       	sbiw	r26, 0x03	; 3
    15cc:	00 97       	sbiw	r24, 0x00	; 0
    15ce:	b9 f7       	brne	.-18     	; 0x15be <free+0xde>
    15d0:	9b 01       	movw	r18, r22
    15d2:	2e 5f       	subi	r18, 0xFE	; 254
    15d4:	3f 4f       	sbci	r19, 0xFF	; 255
    15d6:	8d 91       	ld	r24, X+
    15d8:	9c 91       	ld	r25, X
    15da:	11 97       	sbiw	r26, 0x01	; 1
    15dc:	82 0f       	add	r24, r18
    15de:	93 1f       	adc	r25, r19
    15e0:	40 91 db 00 	lds	r20, 0x00DB
    15e4:	50 91 dc 00 	lds	r21, 0x00DC
    15e8:	48 17       	cp	r20, r24
    15ea:	59 07       	cpc	r21, r25
    15ec:	79 f4       	brne	.+30     	; 0x160c <free+0x12c>
    15ee:	30 97       	sbiw	r30, 0x00	; 0
    15f0:	29 f4       	brne	.+10     	; 0x15fc <free+0x11c>
    15f2:	10 92 de 00 	sts	0x00DE, r1
    15f6:	10 92 dd 00 	sts	0x00DD, r1
    15fa:	02 c0       	rjmp	.+4      	; 0x1600 <free+0x120>
    15fc:	13 82       	std	Z+3, r1	; 0x03
    15fe:	12 82       	std	Z+2, r1	; 0x02
    1600:	22 50       	subi	r18, 0x02	; 2
    1602:	30 40       	sbci	r19, 0x00	; 0
    1604:	30 93 dc 00 	sts	0x00DC, r19
    1608:	20 93 db 00 	sts	0x00DB, r18
    160c:	df 91       	pop	r29
    160e:	cf 91       	pop	r28
    1610:	08 95       	ret

00001612 <strcpy_P>:
    1612:	fb 01       	movw	r30, r22
    1614:	dc 01       	movw	r26, r24
    1616:	05 90       	lpm	r0, Z+
    1618:	0d 92       	st	X+, r0
    161a:	00 20       	and	r0, r0
    161c:	e1 f7       	brne	.-8      	; 0x1616 <strcpy_P+0x4>
    161e:	08 95       	ret

00001620 <strlen_P>:
    1620:	fc 01       	movw	r30, r24
    1622:	05 90       	lpm	r0, Z+
    1624:	00 20       	and	r0, r0
    1626:	e9 f7       	brne	.-6      	; 0x1622 <strlen_P+0x2>
    1628:	80 95       	com	r24
    162a:	90 95       	com	r25
    162c:	8e 0f       	add	r24, r30
    162e:	9f 1f       	adc	r25, r31
    1630:	08 95       	ret

00001632 <snprintf>:
    1632:	ae e0       	ldi	r26, 0x0E	; 14
    1634:	b0 e0       	ldi	r27, 0x00	; 0
    1636:	ef e1       	ldi	r30, 0x1F	; 31
    1638:	fb e0       	ldi	r31, 0x0B	; 11
    163a:	0c 94 df 0d 	jmp	0x1bbe	; 0x1bbe <__prologue_saves__+0x1c>
    163e:	0d 89       	ldd	r16, Y+21	; 0x15
    1640:	1e 89       	ldd	r17, Y+22	; 0x16
    1642:	8f 89       	ldd	r24, Y+23	; 0x17
    1644:	98 8d       	ldd	r25, Y+24	; 0x18
    1646:	26 e0       	ldi	r18, 0x06	; 6
    1648:	2c 83       	std	Y+4, r18	; 0x04
    164a:	1a 83       	std	Y+2, r17	; 0x02
    164c:	09 83       	std	Y+1, r16	; 0x01
    164e:	97 ff       	sbrs	r25, 7
    1650:	02 c0       	rjmp	.+4      	; 0x1656 <snprintf+0x24>
    1652:	80 e0       	ldi	r24, 0x00	; 0
    1654:	90 e8       	ldi	r25, 0x80	; 128
    1656:	01 97       	sbiw	r24, 0x01	; 1
    1658:	9e 83       	std	Y+6, r25	; 0x06
    165a:	8d 83       	std	Y+5, r24	; 0x05
    165c:	9e 01       	movw	r18, r28
    165e:	25 5e       	subi	r18, 0xE5	; 229
    1660:	3f 4f       	sbci	r19, 0xFF	; 255
    1662:	ce 01       	movw	r24, r28
    1664:	01 96       	adiw	r24, 0x01	; 1
    1666:	69 8d       	ldd	r22, Y+25	; 0x19
    1668:	7a 8d       	ldd	r23, Y+26	; 0x1a
    166a:	a9 01       	movw	r20, r18
    166c:	0e 94 4a 0b 	call	0x1694	; 0x1694 <vfprintf>
    1670:	4d 81       	ldd	r20, Y+5	; 0x05
    1672:	5e 81       	ldd	r21, Y+6	; 0x06
    1674:	57 fd       	sbrc	r21, 7
    1676:	0a c0       	rjmp	.+20     	; 0x168c <snprintf+0x5a>
    1678:	2f 81       	ldd	r18, Y+7	; 0x07
    167a:	38 85       	ldd	r19, Y+8	; 0x08
    167c:	42 17       	cp	r20, r18
    167e:	53 07       	cpc	r21, r19
    1680:	0c f4       	brge	.+2      	; 0x1684 <snprintf+0x52>
    1682:	9a 01       	movw	r18, r20
    1684:	02 0f       	add	r16, r18
    1686:	13 1f       	adc	r17, r19
    1688:	f8 01       	movw	r30, r16
    168a:	10 82       	st	Z, r1
    168c:	2e 96       	adiw	r28, 0x0e	; 14
    168e:	e4 e0       	ldi	r30, 0x04	; 4
    1690:	0c 94 fb 0d 	jmp	0x1bf6	; 0x1bf6 <__epilogue_restores__+0x1c>

00001694 <vfprintf>:
    1694:	ac e0       	ldi	r26, 0x0C	; 12
    1696:	b0 e0       	ldi	r27, 0x00	; 0
    1698:	e0 e5       	ldi	r30, 0x50	; 80
    169a:	fb e0       	ldi	r31, 0x0B	; 11
    169c:	0c 94 d1 0d 	jmp	0x1ba2	; 0x1ba2 <__prologue_saves__>
    16a0:	6c 01       	movw	r12, r24
    16a2:	1b 01       	movw	r2, r22
    16a4:	8a 01       	movw	r16, r20
    16a6:	fc 01       	movw	r30, r24
    16a8:	17 82       	std	Z+7, r1	; 0x07
    16aa:	16 82       	std	Z+6, r1	; 0x06
    16ac:	83 81       	ldd	r24, Z+3	; 0x03
    16ae:	81 ff       	sbrs	r24, 1
    16b0:	d1 c1       	rjmp	.+930    	; 0x1a54 <vfprintf+0x3c0>
    16b2:	2e 01       	movw	r4, r28
    16b4:	08 94       	sec
    16b6:	41 1c       	adc	r4, r1
    16b8:	51 1c       	adc	r5, r1
    16ba:	f6 01       	movw	r30, r12
    16bc:	93 81       	ldd	r25, Z+3	; 0x03
    16be:	f1 01       	movw	r30, r2
    16c0:	93 fd       	sbrc	r25, 3
    16c2:	85 91       	lpm	r24, Z+
    16c4:	93 ff       	sbrs	r25, 3
    16c6:	81 91       	ld	r24, Z+
    16c8:	1f 01       	movw	r2, r30
    16ca:	88 23       	and	r24, r24
    16cc:	09 f4       	brne	.+2      	; 0x16d0 <vfprintf+0x3c>
    16ce:	be c1       	rjmp	.+892    	; 0x1a4c <vfprintf+0x3b8>
    16d0:	85 32       	cpi	r24, 0x25	; 37
    16d2:	39 f4       	brne	.+14     	; 0x16e2 <vfprintf+0x4e>
    16d4:	93 fd       	sbrc	r25, 3
    16d6:	85 91       	lpm	r24, Z+
    16d8:	93 ff       	sbrs	r25, 3
    16da:	81 91       	ld	r24, Z+
    16dc:	1f 01       	movw	r2, r30
    16de:	85 32       	cpi	r24, 0x25	; 37
    16e0:	29 f4       	brne	.+10     	; 0x16ec <vfprintf+0x58>
    16e2:	90 e0       	ldi	r25, 0x00	; 0
    16e4:	b6 01       	movw	r22, r12
    16e6:	0e 94 47 0d 	call	0x1a8e	; 0x1a8e <fputc>
    16ea:	e7 cf       	rjmp	.-50     	; 0x16ba <vfprintf+0x26>
    16ec:	ee 24       	eor	r14, r14
    16ee:	ff 24       	eor	r15, r15
    16f0:	20 e0       	ldi	r18, 0x00	; 0
    16f2:	20 32       	cpi	r18, 0x20	; 32
    16f4:	b0 f4       	brcc	.+44     	; 0x1722 <vfprintf+0x8e>
    16f6:	8b 32       	cpi	r24, 0x2B	; 43
    16f8:	69 f0       	breq	.+26     	; 0x1714 <vfprintf+0x80>
    16fa:	8c 32       	cpi	r24, 0x2C	; 44
    16fc:	28 f4       	brcc	.+10     	; 0x1708 <vfprintf+0x74>
    16fe:	80 32       	cpi	r24, 0x20	; 32
    1700:	51 f0       	breq	.+20     	; 0x1716 <vfprintf+0x82>
    1702:	83 32       	cpi	r24, 0x23	; 35
    1704:	71 f4       	brne	.+28     	; 0x1722 <vfprintf+0x8e>
    1706:	0b c0       	rjmp	.+22     	; 0x171e <vfprintf+0x8a>
    1708:	8d 32       	cpi	r24, 0x2D	; 45
    170a:	39 f0       	breq	.+14     	; 0x171a <vfprintf+0x86>
    170c:	80 33       	cpi	r24, 0x30	; 48
    170e:	49 f4       	brne	.+18     	; 0x1722 <vfprintf+0x8e>
    1710:	21 60       	ori	r18, 0x01	; 1
    1712:	2c c0       	rjmp	.+88     	; 0x176c <vfprintf+0xd8>
    1714:	22 60       	ori	r18, 0x02	; 2
    1716:	24 60       	ori	r18, 0x04	; 4
    1718:	29 c0       	rjmp	.+82     	; 0x176c <vfprintf+0xd8>
    171a:	28 60       	ori	r18, 0x08	; 8
    171c:	27 c0       	rjmp	.+78     	; 0x176c <vfprintf+0xd8>
    171e:	20 61       	ori	r18, 0x10	; 16
    1720:	25 c0       	rjmp	.+74     	; 0x176c <vfprintf+0xd8>
    1722:	27 fd       	sbrc	r18, 7
    1724:	2c c0       	rjmp	.+88     	; 0x177e <vfprintf+0xea>
    1726:	38 2f       	mov	r19, r24
    1728:	30 53       	subi	r19, 0x30	; 48
    172a:	3a 30       	cpi	r19, 0x0A	; 10
    172c:	98 f4       	brcc	.+38     	; 0x1754 <vfprintf+0xc0>
    172e:	26 ff       	sbrs	r18, 6
    1730:	08 c0       	rjmp	.+16     	; 0x1742 <vfprintf+0xae>
    1732:	8e 2d       	mov	r24, r14
    1734:	88 0f       	add	r24, r24
    1736:	e8 2e       	mov	r14, r24
    1738:	ee 0c       	add	r14, r14
    173a:	ee 0c       	add	r14, r14
    173c:	e8 0e       	add	r14, r24
    173e:	e3 0e       	add	r14, r19
    1740:	15 c0       	rjmp	.+42     	; 0x176c <vfprintf+0xd8>
    1742:	8f 2d       	mov	r24, r15
    1744:	88 0f       	add	r24, r24
    1746:	f8 2e       	mov	r15, r24
    1748:	ff 0c       	add	r15, r15
    174a:	ff 0c       	add	r15, r15
    174c:	f8 0e       	add	r15, r24
    174e:	f3 0e       	add	r15, r19
    1750:	20 62       	ori	r18, 0x20	; 32
    1752:	0c c0       	rjmp	.+24     	; 0x176c <vfprintf+0xd8>
    1754:	8e 32       	cpi	r24, 0x2E	; 46
    1756:	21 f4       	brne	.+8      	; 0x1760 <vfprintf+0xcc>
    1758:	26 fd       	sbrc	r18, 6
    175a:	78 c1       	rjmp	.+752    	; 0x1a4c <vfprintf+0x3b8>
    175c:	20 64       	ori	r18, 0x40	; 64
    175e:	06 c0       	rjmp	.+12     	; 0x176c <vfprintf+0xd8>
    1760:	8c 36       	cpi	r24, 0x6C	; 108
    1762:	11 f4       	brne	.+4      	; 0x1768 <vfprintf+0xd4>
    1764:	20 68       	ori	r18, 0x80	; 128
    1766:	02 c0       	rjmp	.+4      	; 0x176c <vfprintf+0xd8>
    1768:	88 36       	cpi	r24, 0x68	; 104
    176a:	49 f4       	brne	.+18     	; 0x177e <vfprintf+0xea>
    176c:	f1 01       	movw	r30, r2
    176e:	93 fd       	sbrc	r25, 3
    1770:	85 91       	lpm	r24, Z+
    1772:	93 ff       	sbrs	r25, 3
    1774:	81 91       	ld	r24, Z+
    1776:	1f 01       	movw	r2, r30
    1778:	88 23       	and	r24, r24
    177a:	09 f0       	breq	.+2      	; 0x177e <vfprintf+0xea>
    177c:	ba cf       	rjmp	.-140    	; 0x16f2 <vfprintf+0x5e>
    177e:	98 2f       	mov	r25, r24
    1780:	95 54       	subi	r25, 0x45	; 69
    1782:	93 30       	cpi	r25, 0x03	; 3
    1784:	18 f0       	brcs	.+6      	; 0x178c <vfprintf+0xf8>
    1786:	90 52       	subi	r25, 0x20	; 32
    1788:	93 30       	cpi	r25, 0x03	; 3
    178a:	28 f4       	brcc	.+10     	; 0x1796 <vfprintf+0x102>
    178c:	0c 5f       	subi	r16, 0xFC	; 252
    178e:	1f 4f       	sbci	r17, 0xFF	; 255
    1790:	ff e3       	ldi	r31, 0x3F	; 63
    1792:	f9 83       	std	Y+1, r31	; 0x01
    1794:	0d c0       	rjmp	.+26     	; 0x17b0 <vfprintf+0x11c>
    1796:	83 36       	cpi	r24, 0x63	; 99
    1798:	31 f0       	breq	.+12     	; 0x17a6 <vfprintf+0x112>
    179a:	83 37       	cpi	r24, 0x73	; 115
    179c:	71 f0       	breq	.+28     	; 0x17ba <vfprintf+0x126>
    179e:	83 35       	cpi	r24, 0x53	; 83
    17a0:	09 f0       	breq	.+2      	; 0x17a4 <vfprintf+0x110>
    17a2:	60 c0       	rjmp	.+192    	; 0x1864 <vfprintf+0x1d0>
    17a4:	22 c0       	rjmp	.+68     	; 0x17ea <vfprintf+0x156>
    17a6:	f8 01       	movw	r30, r16
    17a8:	80 81       	ld	r24, Z
    17aa:	89 83       	std	Y+1, r24	; 0x01
    17ac:	0e 5f       	subi	r16, 0xFE	; 254
    17ae:	1f 4f       	sbci	r17, 0xFF	; 255
    17b0:	42 01       	movw	r8, r4
    17b2:	71 e0       	ldi	r23, 0x01	; 1
    17b4:	a7 2e       	mov	r10, r23
    17b6:	b1 2c       	mov	r11, r1
    17b8:	16 c0       	rjmp	.+44     	; 0x17e6 <vfprintf+0x152>
    17ba:	62 e0       	ldi	r22, 0x02	; 2
    17bc:	66 2e       	mov	r6, r22
    17be:	71 2c       	mov	r7, r1
    17c0:	60 0e       	add	r6, r16
    17c2:	71 1e       	adc	r7, r17
    17c4:	f8 01       	movw	r30, r16
    17c6:	80 80       	ld	r8, Z
    17c8:	91 80       	ldd	r9, Z+1	; 0x01
    17ca:	26 ff       	sbrs	r18, 6
    17cc:	03 c0       	rjmp	.+6      	; 0x17d4 <vfprintf+0x140>
    17ce:	6e 2d       	mov	r22, r14
    17d0:	70 e0       	ldi	r23, 0x00	; 0
    17d2:	02 c0       	rjmp	.+4      	; 0x17d8 <vfprintf+0x144>
    17d4:	6f ef       	ldi	r22, 0xFF	; 255
    17d6:	7f ef       	ldi	r23, 0xFF	; 255
    17d8:	c4 01       	movw	r24, r8
    17da:	2c 87       	std	Y+12, r18	; 0x0c
    17dc:	0e 94 3c 0d 	call	0x1a78	; 0x1a78 <strnlen>
    17e0:	5c 01       	movw	r10, r24
    17e2:	83 01       	movw	r16, r6
    17e4:	2c 85       	ldd	r18, Y+12	; 0x0c
    17e6:	2f 77       	andi	r18, 0x7F	; 127
    17e8:	17 c0       	rjmp	.+46     	; 0x1818 <vfprintf+0x184>
    17ea:	52 e0       	ldi	r21, 0x02	; 2
    17ec:	65 2e       	mov	r6, r21
    17ee:	71 2c       	mov	r7, r1
    17f0:	60 0e       	add	r6, r16
    17f2:	71 1e       	adc	r7, r17
    17f4:	f8 01       	movw	r30, r16
    17f6:	80 80       	ld	r8, Z
    17f8:	91 80       	ldd	r9, Z+1	; 0x01
    17fa:	26 ff       	sbrs	r18, 6
    17fc:	03 c0       	rjmp	.+6      	; 0x1804 <vfprintf+0x170>
    17fe:	6e 2d       	mov	r22, r14
    1800:	70 e0       	ldi	r23, 0x00	; 0
    1802:	02 c0       	rjmp	.+4      	; 0x1808 <vfprintf+0x174>
    1804:	6f ef       	ldi	r22, 0xFF	; 255
    1806:	7f ef       	ldi	r23, 0xFF	; 255
    1808:	c4 01       	movw	r24, r8
    180a:	2c 87       	std	Y+12, r18	; 0x0c
    180c:	0e 94 31 0d 	call	0x1a62	; 0x1a62 <strnlen_P>
    1810:	5c 01       	movw	r10, r24
    1812:	2c 85       	ldd	r18, Y+12	; 0x0c
    1814:	20 68       	ori	r18, 0x80	; 128
    1816:	83 01       	movw	r16, r6
    1818:	23 fd       	sbrc	r18, 3
    181a:	20 c0       	rjmp	.+64     	; 0x185c <vfprintf+0x1c8>
    181c:	08 c0       	rjmp	.+16     	; 0x182e <vfprintf+0x19a>
    181e:	80 e2       	ldi	r24, 0x20	; 32
    1820:	90 e0       	ldi	r25, 0x00	; 0
    1822:	b6 01       	movw	r22, r12
    1824:	2c 87       	std	Y+12, r18	; 0x0c
    1826:	0e 94 47 0d 	call	0x1a8e	; 0x1a8e <fputc>
    182a:	fa 94       	dec	r15
    182c:	2c 85       	ldd	r18, Y+12	; 0x0c
    182e:	8f 2d       	mov	r24, r15
    1830:	90 e0       	ldi	r25, 0x00	; 0
    1832:	a8 16       	cp	r10, r24
    1834:	b9 06       	cpc	r11, r25
    1836:	98 f3       	brcs	.-26     	; 0x181e <vfprintf+0x18a>
    1838:	11 c0       	rjmp	.+34     	; 0x185c <vfprintf+0x1c8>
    183a:	f4 01       	movw	r30, r8
    183c:	27 fd       	sbrc	r18, 7
    183e:	85 91       	lpm	r24, Z+
    1840:	27 ff       	sbrs	r18, 7
    1842:	81 91       	ld	r24, Z+
    1844:	4f 01       	movw	r8, r30
    1846:	90 e0       	ldi	r25, 0x00	; 0
    1848:	b6 01       	movw	r22, r12
    184a:	2c 87       	std	Y+12, r18	; 0x0c
    184c:	0e 94 47 0d 	call	0x1a8e	; 0x1a8e <fputc>
    1850:	2c 85       	ldd	r18, Y+12	; 0x0c
    1852:	f1 10       	cpse	r15, r1
    1854:	fa 94       	dec	r15
    1856:	08 94       	sec
    1858:	a1 08       	sbc	r10, r1
    185a:	b1 08       	sbc	r11, r1
    185c:	a1 14       	cp	r10, r1
    185e:	b1 04       	cpc	r11, r1
    1860:	61 f7       	brne	.-40     	; 0x183a <vfprintf+0x1a6>
    1862:	f1 c0       	rjmp	.+482    	; 0x1a46 <vfprintf+0x3b2>
    1864:	84 36       	cpi	r24, 0x64	; 100
    1866:	11 f0       	breq	.+4      	; 0x186c <vfprintf+0x1d8>
    1868:	89 36       	cpi	r24, 0x69	; 105
    186a:	49 f5       	brne	.+82     	; 0x18be <vfprintf+0x22a>
    186c:	27 ff       	sbrs	r18, 7
    186e:	08 c0       	rjmp	.+16     	; 0x1880 <vfprintf+0x1ec>
    1870:	f8 01       	movw	r30, r16
    1872:	60 81       	ld	r22, Z
    1874:	71 81       	ldd	r23, Z+1	; 0x01
    1876:	82 81       	ldd	r24, Z+2	; 0x02
    1878:	93 81       	ldd	r25, Z+3	; 0x03
    187a:	0c 5f       	subi	r16, 0xFC	; 252
    187c:	1f 4f       	sbci	r17, 0xFF	; 255
    187e:	09 c0       	rjmp	.+18     	; 0x1892 <vfprintf+0x1fe>
    1880:	f8 01       	movw	r30, r16
    1882:	60 81       	ld	r22, Z
    1884:	71 81       	ldd	r23, Z+1	; 0x01
    1886:	88 27       	eor	r24, r24
    1888:	77 fd       	sbrc	r23, 7
    188a:	80 95       	com	r24
    188c:	98 2f       	mov	r25, r24
    188e:	0e 5f       	subi	r16, 0xFE	; 254
    1890:	1f 4f       	sbci	r17, 0xFF	; 255
    1892:	4f e6       	ldi	r20, 0x6F	; 111
    1894:	b4 2e       	mov	r11, r20
    1896:	b2 22       	and	r11, r18
    1898:	97 ff       	sbrs	r25, 7
    189a:	09 c0       	rjmp	.+18     	; 0x18ae <vfprintf+0x21a>
    189c:	90 95       	com	r25
    189e:	80 95       	com	r24
    18a0:	70 95       	com	r23
    18a2:	61 95       	neg	r22
    18a4:	7f 4f       	sbci	r23, 0xFF	; 255
    18a6:	8f 4f       	sbci	r24, 0xFF	; 255
    18a8:	9f 4f       	sbci	r25, 0xFF	; 255
    18aa:	f0 e8       	ldi	r31, 0x80	; 128
    18ac:	bf 2a       	or	r11, r31
    18ae:	a2 01       	movw	r20, r4
    18b0:	2a e0       	ldi	r18, 0x0A	; 10
    18b2:	30 e0       	ldi	r19, 0x00	; 0
    18b4:	0e 94 73 0d 	call	0x1ae6	; 0x1ae6 <__ultoa_invert>
    18b8:	78 2e       	mov	r7, r24
    18ba:	74 18       	sub	r7, r4
    18bc:	45 c0       	rjmp	.+138    	; 0x1948 <vfprintf+0x2b4>
    18be:	85 37       	cpi	r24, 0x75	; 117
    18c0:	31 f4       	brne	.+12     	; 0x18ce <vfprintf+0x23a>
    18c2:	3f ee       	ldi	r19, 0xEF	; 239
    18c4:	b3 2e       	mov	r11, r19
    18c6:	b2 22       	and	r11, r18
    18c8:	2a e0       	ldi	r18, 0x0A	; 10
    18ca:	30 e0       	ldi	r19, 0x00	; 0
    18cc:	25 c0       	rjmp	.+74     	; 0x1918 <vfprintf+0x284>
    18ce:	99 ef       	ldi	r25, 0xF9	; 249
    18d0:	b9 2e       	mov	r11, r25
    18d2:	b2 22       	and	r11, r18
    18d4:	8f 36       	cpi	r24, 0x6F	; 111
    18d6:	c1 f0       	breq	.+48     	; 0x1908 <vfprintf+0x274>
    18d8:	80 37       	cpi	r24, 0x70	; 112
    18da:	20 f4       	brcc	.+8      	; 0x18e4 <vfprintf+0x250>
    18dc:	88 35       	cpi	r24, 0x58	; 88
    18de:	09 f0       	breq	.+2      	; 0x18e2 <vfprintf+0x24e>
    18e0:	b5 c0       	rjmp	.+362    	; 0x1a4c <vfprintf+0x3b8>
    18e2:	0d c0       	rjmp	.+26     	; 0x18fe <vfprintf+0x26a>
    18e4:	80 37       	cpi	r24, 0x70	; 112
    18e6:	21 f0       	breq	.+8      	; 0x18f0 <vfprintf+0x25c>
    18e8:	88 37       	cpi	r24, 0x78	; 120
    18ea:	09 f0       	breq	.+2      	; 0x18ee <vfprintf+0x25a>
    18ec:	af c0       	rjmp	.+350    	; 0x1a4c <vfprintf+0x3b8>
    18ee:	02 c0       	rjmp	.+4      	; 0x18f4 <vfprintf+0x260>
    18f0:	20 e1       	ldi	r18, 0x10	; 16
    18f2:	b2 2a       	or	r11, r18
    18f4:	b4 fe       	sbrs	r11, 4
    18f6:	0b c0       	rjmp	.+22     	; 0x190e <vfprintf+0x27a>
    18f8:	84 e0       	ldi	r24, 0x04	; 4
    18fa:	b8 2a       	or	r11, r24
    18fc:	08 c0       	rjmp	.+16     	; 0x190e <vfprintf+0x27a>
    18fe:	b4 fe       	sbrs	r11, 4
    1900:	09 c0       	rjmp	.+18     	; 0x1914 <vfprintf+0x280>
    1902:	e6 e0       	ldi	r30, 0x06	; 6
    1904:	be 2a       	or	r11, r30
    1906:	06 c0       	rjmp	.+12     	; 0x1914 <vfprintf+0x280>
    1908:	28 e0       	ldi	r18, 0x08	; 8
    190a:	30 e0       	ldi	r19, 0x00	; 0
    190c:	05 c0       	rjmp	.+10     	; 0x1918 <vfprintf+0x284>
    190e:	20 e1       	ldi	r18, 0x10	; 16
    1910:	30 e0       	ldi	r19, 0x00	; 0
    1912:	02 c0       	rjmp	.+4      	; 0x1918 <vfprintf+0x284>
    1914:	20 e1       	ldi	r18, 0x10	; 16
    1916:	32 e0       	ldi	r19, 0x02	; 2
    1918:	b7 fe       	sbrs	r11, 7
    191a:	08 c0       	rjmp	.+16     	; 0x192c <vfprintf+0x298>
    191c:	f8 01       	movw	r30, r16
    191e:	60 81       	ld	r22, Z
    1920:	71 81       	ldd	r23, Z+1	; 0x01
    1922:	82 81       	ldd	r24, Z+2	; 0x02
    1924:	93 81       	ldd	r25, Z+3	; 0x03
    1926:	0c 5f       	subi	r16, 0xFC	; 252
    1928:	1f 4f       	sbci	r17, 0xFF	; 255
    192a:	07 c0       	rjmp	.+14     	; 0x193a <vfprintf+0x2a6>
    192c:	f8 01       	movw	r30, r16
    192e:	60 81       	ld	r22, Z
    1930:	71 81       	ldd	r23, Z+1	; 0x01
    1932:	80 e0       	ldi	r24, 0x00	; 0
    1934:	90 e0       	ldi	r25, 0x00	; 0
    1936:	0e 5f       	subi	r16, 0xFE	; 254
    1938:	1f 4f       	sbci	r17, 0xFF	; 255
    193a:	a2 01       	movw	r20, r4
    193c:	0e 94 73 0d 	call	0x1ae6	; 0x1ae6 <__ultoa_invert>
    1940:	78 2e       	mov	r7, r24
    1942:	74 18       	sub	r7, r4
    1944:	ff e7       	ldi	r31, 0x7F	; 127
    1946:	bf 22       	and	r11, r31
    1948:	b6 fe       	sbrs	r11, 6
    194a:	0b c0       	rjmp	.+22     	; 0x1962 <vfprintf+0x2ce>
    194c:	2e ef       	ldi	r18, 0xFE	; 254
    194e:	b2 22       	and	r11, r18
    1950:	7e 14       	cp	r7, r14
    1952:	38 f4       	brcc	.+14     	; 0x1962 <vfprintf+0x2ce>
    1954:	b4 fe       	sbrs	r11, 4
    1956:	07 c0       	rjmp	.+14     	; 0x1966 <vfprintf+0x2d2>
    1958:	b2 fc       	sbrc	r11, 2
    195a:	05 c0       	rjmp	.+10     	; 0x1966 <vfprintf+0x2d2>
    195c:	8f ee       	ldi	r24, 0xEF	; 239
    195e:	b8 22       	and	r11, r24
    1960:	02 c0       	rjmp	.+4      	; 0x1966 <vfprintf+0x2d2>
    1962:	a7 2c       	mov	r10, r7
    1964:	01 c0       	rjmp	.+2      	; 0x1968 <vfprintf+0x2d4>
    1966:	ae 2c       	mov	r10, r14
    1968:	8b 2d       	mov	r24, r11
    196a:	90 e0       	ldi	r25, 0x00	; 0
    196c:	b4 fe       	sbrs	r11, 4
    196e:	0d c0       	rjmp	.+26     	; 0x198a <vfprintf+0x2f6>
    1970:	fe 01       	movw	r30, r28
    1972:	e7 0d       	add	r30, r7
    1974:	f1 1d       	adc	r31, r1
    1976:	20 81       	ld	r18, Z
    1978:	20 33       	cpi	r18, 0x30	; 48
    197a:	19 f4       	brne	.+6      	; 0x1982 <vfprintf+0x2ee>
    197c:	e9 ee       	ldi	r30, 0xE9	; 233
    197e:	be 22       	and	r11, r30
    1980:	09 c0       	rjmp	.+18     	; 0x1994 <vfprintf+0x300>
    1982:	a3 94       	inc	r10
    1984:	b2 fe       	sbrs	r11, 2
    1986:	06 c0       	rjmp	.+12     	; 0x1994 <vfprintf+0x300>
    1988:	04 c0       	rjmp	.+8      	; 0x1992 <vfprintf+0x2fe>
    198a:	86 78       	andi	r24, 0x86	; 134
    198c:	90 70       	andi	r25, 0x00	; 0
    198e:	00 97       	sbiw	r24, 0x00	; 0
    1990:	09 f0       	breq	.+2      	; 0x1994 <vfprintf+0x300>
    1992:	a3 94       	inc	r10
    1994:	8b 2c       	mov	r8, r11
    1996:	99 24       	eor	r9, r9
    1998:	b3 fc       	sbrc	r11, 3
    199a:	14 c0       	rjmp	.+40     	; 0x19c4 <vfprintf+0x330>
    199c:	b0 fe       	sbrs	r11, 0
    199e:	0f c0       	rjmp	.+30     	; 0x19be <vfprintf+0x32a>
    19a0:	af 14       	cp	r10, r15
    19a2:	28 f4       	brcc	.+10     	; 0x19ae <vfprintf+0x31a>
    19a4:	e7 2c       	mov	r14, r7
    19a6:	ef 0c       	add	r14, r15
    19a8:	ea 18       	sub	r14, r10
    19aa:	af 2c       	mov	r10, r15
    19ac:	08 c0       	rjmp	.+16     	; 0x19be <vfprintf+0x32a>
    19ae:	e7 2c       	mov	r14, r7
    19b0:	06 c0       	rjmp	.+12     	; 0x19be <vfprintf+0x32a>
    19b2:	80 e2       	ldi	r24, 0x20	; 32
    19b4:	90 e0       	ldi	r25, 0x00	; 0
    19b6:	b6 01       	movw	r22, r12
    19b8:	0e 94 47 0d 	call	0x1a8e	; 0x1a8e <fputc>
    19bc:	a3 94       	inc	r10
    19be:	af 14       	cp	r10, r15
    19c0:	c0 f3       	brcs	.-16     	; 0x19b2 <vfprintf+0x31e>
    19c2:	04 c0       	rjmp	.+8      	; 0x19cc <vfprintf+0x338>
    19c4:	af 14       	cp	r10, r15
    19c6:	10 f4       	brcc	.+4      	; 0x19cc <vfprintf+0x338>
    19c8:	fa 18       	sub	r15, r10
    19ca:	01 c0       	rjmp	.+2      	; 0x19ce <vfprintf+0x33a>
    19cc:	ff 24       	eor	r15, r15
    19ce:	84 fe       	sbrs	r8, 4
    19d0:	0f c0       	rjmp	.+30     	; 0x19f0 <vfprintf+0x35c>
    19d2:	80 e3       	ldi	r24, 0x30	; 48
    19d4:	90 e0       	ldi	r25, 0x00	; 0
    19d6:	b6 01       	movw	r22, r12
    19d8:	0e 94 47 0d 	call	0x1a8e	; 0x1a8e <fputc>
    19dc:	82 fe       	sbrs	r8, 2
    19de:	1f c0       	rjmp	.+62     	; 0x1a1e <vfprintf+0x38a>
    19e0:	81 fe       	sbrs	r8, 1
    19e2:	03 c0       	rjmp	.+6      	; 0x19ea <vfprintf+0x356>
    19e4:	88 e5       	ldi	r24, 0x58	; 88
    19e6:	90 e0       	ldi	r25, 0x00	; 0
    19e8:	10 c0       	rjmp	.+32     	; 0x1a0a <vfprintf+0x376>
    19ea:	88 e7       	ldi	r24, 0x78	; 120
    19ec:	90 e0       	ldi	r25, 0x00	; 0
    19ee:	0d c0       	rjmp	.+26     	; 0x1a0a <vfprintf+0x376>
    19f0:	c4 01       	movw	r24, r8
    19f2:	86 78       	andi	r24, 0x86	; 134
    19f4:	90 70       	andi	r25, 0x00	; 0
    19f6:	00 97       	sbiw	r24, 0x00	; 0
    19f8:	91 f0       	breq	.+36     	; 0x1a1e <vfprintf+0x38a>
    19fa:	81 fc       	sbrc	r8, 1
    19fc:	02 c0       	rjmp	.+4      	; 0x1a02 <vfprintf+0x36e>
    19fe:	80 e2       	ldi	r24, 0x20	; 32
    1a00:	01 c0       	rjmp	.+2      	; 0x1a04 <vfprintf+0x370>
    1a02:	8b e2       	ldi	r24, 0x2B	; 43
    1a04:	b7 fc       	sbrc	r11, 7
    1a06:	8d e2       	ldi	r24, 0x2D	; 45
    1a08:	90 e0       	ldi	r25, 0x00	; 0
    1a0a:	b6 01       	movw	r22, r12
    1a0c:	0e 94 47 0d 	call	0x1a8e	; 0x1a8e <fputc>
    1a10:	06 c0       	rjmp	.+12     	; 0x1a1e <vfprintf+0x38a>
    1a12:	80 e3       	ldi	r24, 0x30	; 48
    1a14:	90 e0       	ldi	r25, 0x00	; 0
    1a16:	b6 01       	movw	r22, r12
    1a18:	0e 94 47 0d 	call	0x1a8e	; 0x1a8e <fputc>
    1a1c:	ea 94       	dec	r14
    1a1e:	7e 14       	cp	r7, r14
    1a20:	c0 f3       	brcs	.-16     	; 0x1a12 <vfprintf+0x37e>
    1a22:	7a 94       	dec	r7
    1a24:	f2 01       	movw	r30, r4
    1a26:	e7 0d       	add	r30, r7
    1a28:	f1 1d       	adc	r31, r1
    1a2a:	80 81       	ld	r24, Z
    1a2c:	90 e0       	ldi	r25, 0x00	; 0
    1a2e:	b6 01       	movw	r22, r12
    1a30:	0e 94 47 0d 	call	0x1a8e	; 0x1a8e <fputc>
    1a34:	77 20       	and	r7, r7
    1a36:	a9 f7       	brne	.-22     	; 0x1a22 <vfprintf+0x38e>
    1a38:	06 c0       	rjmp	.+12     	; 0x1a46 <vfprintf+0x3b2>
    1a3a:	80 e2       	ldi	r24, 0x20	; 32
    1a3c:	90 e0       	ldi	r25, 0x00	; 0
    1a3e:	b6 01       	movw	r22, r12
    1a40:	0e 94 47 0d 	call	0x1a8e	; 0x1a8e <fputc>
    1a44:	fa 94       	dec	r15
    1a46:	ff 20       	and	r15, r15
    1a48:	c1 f7       	brne	.-16     	; 0x1a3a <vfprintf+0x3a6>
    1a4a:	37 ce       	rjmp	.-914    	; 0x16ba <vfprintf+0x26>
    1a4c:	f6 01       	movw	r30, r12
    1a4e:	26 81       	ldd	r18, Z+6	; 0x06
    1a50:	37 81       	ldd	r19, Z+7	; 0x07
    1a52:	02 c0       	rjmp	.+4      	; 0x1a58 <vfprintf+0x3c4>
    1a54:	2f ef       	ldi	r18, 0xFF	; 255
    1a56:	3f ef       	ldi	r19, 0xFF	; 255
    1a58:	c9 01       	movw	r24, r18
    1a5a:	2c 96       	adiw	r28, 0x0c	; 12
    1a5c:	e2 e1       	ldi	r30, 0x12	; 18
    1a5e:	0c 94 ed 0d 	jmp	0x1bda	; 0x1bda <__epilogue_restores__>

00001a62 <strnlen_P>:
    1a62:	fc 01       	movw	r30, r24
    1a64:	05 90       	lpm	r0, Z+
    1a66:	61 50       	subi	r22, 0x01	; 1
    1a68:	70 40       	sbci	r23, 0x00	; 0
    1a6a:	01 10       	cpse	r0, r1
    1a6c:	d8 f7       	brcc	.-10     	; 0x1a64 <strnlen_P+0x2>
    1a6e:	80 95       	com	r24
    1a70:	90 95       	com	r25
    1a72:	8e 0f       	add	r24, r30
    1a74:	9f 1f       	adc	r25, r31
    1a76:	08 95       	ret

00001a78 <strnlen>:
    1a78:	fc 01       	movw	r30, r24
    1a7a:	61 50       	subi	r22, 0x01	; 1
    1a7c:	70 40       	sbci	r23, 0x00	; 0
    1a7e:	01 90       	ld	r0, Z+
    1a80:	01 10       	cpse	r0, r1
    1a82:	d8 f7       	brcc	.-10     	; 0x1a7a <strnlen+0x2>
    1a84:	80 95       	com	r24
    1a86:	90 95       	com	r25
    1a88:	8e 0f       	add	r24, r30
    1a8a:	9f 1f       	adc	r25, r31
    1a8c:	08 95       	ret

00001a8e <fputc>:
    1a8e:	0f 93       	push	r16
    1a90:	1f 93       	push	r17
    1a92:	cf 93       	push	r28
    1a94:	df 93       	push	r29
    1a96:	8c 01       	movw	r16, r24
    1a98:	eb 01       	movw	r28, r22
    1a9a:	8b 81       	ldd	r24, Y+3	; 0x03
    1a9c:	81 ff       	sbrs	r24, 1
    1a9e:	1b c0       	rjmp	.+54     	; 0x1ad6 <fputc+0x48>
    1aa0:	82 ff       	sbrs	r24, 2
    1aa2:	0d c0       	rjmp	.+26     	; 0x1abe <fputc+0x30>
    1aa4:	2e 81       	ldd	r18, Y+6	; 0x06
    1aa6:	3f 81       	ldd	r19, Y+7	; 0x07
    1aa8:	8c 81       	ldd	r24, Y+4	; 0x04
    1aaa:	9d 81       	ldd	r25, Y+5	; 0x05
    1aac:	28 17       	cp	r18, r24
    1aae:	39 07       	cpc	r19, r25
    1ab0:	64 f4       	brge	.+24     	; 0x1aca <fputc+0x3c>
    1ab2:	e8 81       	ld	r30, Y
    1ab4:	f9 81       	ldd	r31, Y+1	; 0x01
    1ab6:	01 93       	st	Z+, r16
    1ab8:	f9 83       	std	Y+1, r31	; 0x01
    1aba:	e8 83       	st	Y, r30
    1abc:	06 c0       	rjmp	.+12     	; 0x1aca <fputc+0x3c>
    1abe:	e8 85       	ldd	r30, Y+8	; 0x08
    1ac0:	f9 85       	ldd	r31, Y+9	; 0x09
    1ac2:	80 2f       	mov	r24, r16
    1ac4:	09 95       	icall
    1ac6:	00 97       	sbiw	r24, 0x00	; 0
    1ac8:	31 f4       	brne	.+12     	; 0x1ad6 <fputc+0x48>
    1aca:	8e 81       	ldd	r24, Y+6	; 0x06
    1acc:	9f 81       	ldd	r25, Y+7	; 0x07
    1ace:	01 96       	adiw	r24, 0x01	; 1
    1ad0:	9f 83       	std	Y+7, r25	; 0x07
    1ad2:	8e 83       	std	Y+6, r24	; 0x06
    1ad4:	02 c0       	rjmp	.+4      	; 0x1ada <fputc+0x4c>
    1ad6:	0f ef       	ldi	r16, 0xFF	; 255
    1ad8:	1f ef       	ldi	r17, 0xFF	; 255
    1ada:	c8 01       	movw	r24, r16
    1adc:	df 91       	pop	r29
    1ade:	cf 91       	pop	r28
    1ae0:	1f 91       	pop	r17
    1ae2:	0f 91       	pop	r16
    1ae4:	08 95       	ret

00001ae6 <__ultoa_invert>:
    1ae6:	fa 01       	movw	r30, r20
    1ae8:	aa 27       	eor	r26, r26
    1aea:	28 30       	cpi	r18, 0x08	; 8
    1aec:	51 f1       	breq	.+84     	; 0x1b42 <__ultoa_invert+0x5c>
    1aee:	20 31       	cpi	r18, 0x10	; 16
    1af0:	81 f1       	breq	.+96     	; 0x1b52 <__ultoa_invert+0x6c>
    1af2:	e8 94       	clt
    1af4:	6f 93       	push	r22
    1af6:	6e 7f       	andi	r22, 0xFE	; 254
    1af8:	6e 5f       	subi	r22, 0xFE	; 254
    1afa:	7f 4f       	sbci	r23, 0xFF	; 255
    1afc:	8f 4f       	sbci	r24, 0xFF	; 255
    1afe:	9f 4f       	sbci	r25, 0xFF	; 255
    1b00:	af 4f       	sbci	r26, 0xFF	; 255
    1b02:	b1 e0       	ldi	r27, 0x01	; 1
    1b04:	3e d0       	rcall	.+124    	; 0x1b82 <__ultoa_invert+0x9c>
    1b06:	b4 e0       	ldi	r27, 0x04	; 4
    1b08:	3c d0       	rcall	.+120    	; 0x1b82 <__ultoa_invert+0x9c>
    1b0a:	67 0f       	add	r22, r23
    1b0c:	78 1f       	adc	r23, r24
    1b0e:	89 1f       	adc	r24, r25
    1b10:	9a 1f       	adc	r25, r26
    1b12:	a1 1d       	adc	r26, r1
    1b14:	68 0f       	add	r22, r24
    1b16:	79 1f       	adc	r23, r25
    1b18:	8a 1f       	adc	r24, r26
    1b1a:	91 1d       	adc	r25, r1
    1b1c:	a1 1d       	adc	r26, r1
    1b1e:	6a 0f       	add	r22, r26
    1b20:	71 1d       	adc	r23, r1
    1b22:	81 1d       	adc	r24, r1
    1b24:	91 1d       	adc	r25, r1
    1b26:	a1 1d       	adc	r26, r1
    1b28:	20 d0       	rcall	.+64     	; 0x1b6a <__ultoa_invert+0x84>
    1b2a:	09 f4       	brne	.+2      	; 0x1b2e <__ultoa_invert+0x48>
    1b2c:	68 94       	set
    1b2e:	3f 91       	pop	r19
    1b30:	2a e0       	ldi	r18, 0x0A	; 10
    1b32:	26 9f       	mul	r18, r22
    1b34:	11 24       	eor	r1, r1
    1b36:	30 19       	sub	r19, r0
    1b38:	30 5d       	subi	r19, 0xD0	; 208
    1b3a:	31 93       	st	Z+, r19
    1b3c:	de f6       	brtc	.-74     	; 0x1af4 <__ultoa_invert+0xe>
    1b3e:	cf 01       	movw	r24, r30
    1b40:	08 95       	ret
    1b42:	46 2f       	mov	r20, r22
    1b44:	47 70       	andi	r20, 0x07	; 7
    1b46:	40 5d       	subi	r20, 0xD0	; 208
    1b48:	41 93       	st	Z+, r20
    1b4a:	b3 e0       	ldi	r27, 0x03	; 3
    1b4c:	0f d0       	rcall	.+30     	; 0x1b6c <__ultoa_invert+0x86>
    1b4e:	c9 f7       	brne	.-14     	; 0x1b42 <__ultoa_invert+0x5c>
    1b50:	f6 cf       	rjmp	.-20     	; 0x1b3e <__ultoa_invert+0x58>
    1b52:	46 2f       	mov	r20, r22
    1b54:	4f 70       	andi	r20, 0x0F	; 15
    1b56:	40 5d       	subi	r20, 0xD0	; 208
    1b58:	4a 33       	cpi	r20, 0x3A	; 58
    1b5a:	18 f0       	brcs	.+6      	; 0x1b62 <__ultoa_invert+0x7c>
    1b5c:	49 5d       	subi	r20, 0xD9	; 217
    1b5e:	31 fd       	sbrc	r19, 1
    1b60:	40 52       	subi	r20, 0x20	; 32
    1b62:	41 93       	st	Z+, r20
    1b64:	02 d0       	rcall	.+4      	; 0x1b6a <__ultoa_invert+0x84>
    1b66:	a9 f7       	brne	.-22     	; 0x1b52 <__ultoa_invert+0x6c>
    1b68:	ea cf       	rjmp	.-44     	; 0x1b3e <__ultoa_invert+0x58>
    1b6a:	b4 e0       	ldi	r27, 0x04	; 4
    1b6c:	a6 95       	lsr	r26
    1b6e:	97 95       	ror	r25
    1b70:	87 95       	ror	r24
    1b72:	77 95       	ror	r23
    1b74:	67 95       	ror	r22
    1b76:	ba 95       	dec	r27
    1b78:	c9 f7       	brne	.-14     	; 0x1b6c <__ultoa_invert+0x86>
    1b7a:	00 97       	sbiw	r24, 0x00	; 0
    1b7c:	61 05       	cpc	r22, r1
    1b7e:	71 05       	cpc	r23, r1
    1b80:	08 95       	ret
    1b82:	9b 01       	movw	r18, r22
    1b84:	ac 01       	movw	r20, r24
    1b86:	0a 2e       	mov	r0, r26
    1b88:	06 94       	lsr	r0
    1b8a:	57 95       	ror	r21
    1b8c:	47 95       	ror	r20
    1b8e:	37 95       	ror	r19
    1b90:	27 95       	ror	r18
    1b92:	ba 95       	dec	r27
    1b94:	c9 f7       	brne	.-14     	; 0x1b88 <__ultoa_invert+0xa2>
    1b96:	62 0f       	add	r22, r18
    1b98:	73 1f       	adc	r23, r19
    1b9a:	84 1f       	adc	r24, r20
    1b9c:	95 1f       	adc	r25, r21
    1b9e:	a0 1d       	adc	r26, r0
    1ba0:	08 95       	ret

00001ba2 <__prologue_saves__>:
    1ba2:	2f 92       	push	r2
    1ba4:	3f 92       	push	r3
    1ba6:	4f 92       	push	r4
    1ba8:	5f 92       	push	r5
    1baa:	6f 92       	push	r6
    1bac:	7f 92       	push	r7
    1bae:	8f 92       	push	r8
    1bb0:	9f 92       	push	r9
    1bb2:	af 92       	push	r10
    1bb4:	bf 92       	push	r11
    1bb6:	cf 92       	push	r12
    1bb8:	df 92       	push	r13
    1bba:	ef 92       	push	r14
    1bbc:	ff 92       	push	r15
    1bbe:	0f 93       	push	r16
    1bc0:	1f 93       	push	r17
    1bc2:	cf 93       	push	r28
    1bc4:	df 93       	push	r29
    1bc6:	cd b7       	in	r28, 0x3d	; 61
    1bc8:	de b7       	in	r29, 0x3e	; 62
    1bca:	ca 1b       	sub	r28, r26
    1bcc:	db 0b       	sbc	r29, r27
    1bce:	0f b6       	in	r0, 0x3f	; 63
    1bd0:	f8 94       	cli
    1bd2:	de bf       	out	0x3e, r29	; 62
    1bd4:	0f be       	out	0x3f, r0	; 63
    1bd6:	cd bf       	out	0x3d, r28	; 61
    1bd8:	09 94       	ijmp

00001bda <__epilogue_restores__>:
    1bda:	2a 88       	ldd	r2, Y+18	; 0x12
    1bdc:	39 88       	ldd	r3, Y+17	; 0x11
    1bde:	48 88       	ldd	r4, Y+16	; 0x10
    1be0:	5f 84       	ldd	r5, Y+15	; 0x0f
    1be2:	6e 84       	ldd	r6, Y+14	; 0x0e
    1be4:	7d 84       	ldd	r7, Y+13	; 0x0d
    1be6:	8c 84       	ldd	r8, Y+12	; 0x0c
    1be8:	9b 84       	ldd	r9, Y+11	; 0x0b
    1bea:	aa 84       	ldd	r10, Y+10	; 0x0a
    1bec:	b9 84       	ldd	r11, Y+9	; 0x09
    1bee:	c8 84       	ldd	r12, Y+8	; 0x08
    1bf0:	df 80       	ldd	r13, Y+7	; 0x07
    1bf2:	ee 80       	ldd	r14, Y+6	; 0x06
    1bf4:	fd 80       	ldd	r15, Y+5	; 0x05
    1bf6:	0c 81       	ldd	r16, Y+4	; 0x04
    1bf8:	1b 81       	ldd	r17, Y+3	; 0x03
    1bfa:	aa 81       	ldd	r26, Y+2	; 0x02
    1bfc:	b9 81       	ldd	r27, Y+1	; 0x01
    1bfe:	ce 0f       	add	r28, r30
    1c00:	d1 1d       	adc	r29, r1
    1c02:	0f b6       	in	r0, 0x3f	; 63
    1c04:	f8 94       	cli
    1c06:	de bf       	out	0x3e, r29	; 62
    1c08:	0f be       	out	0x3f, r0	; 63
    1c0a:	cd bf       	out	0x3d, r28	; 61
    1c0c:	ed 01       	movw	r28, r26
    1c0e:	08 95       	ret

00001c10 <_exit>:
    1c10:	f8 94       	cli

00001c12 <__stop_program>:
    1c12:	ff cf       	rjmp	.-2      	; 0x1c12 <__stop_program>
