\hypertarget{group__RCC__AHB1LPENR__Bit__Positions}{}\doxysection{RCC\+\_\+\+AHB1\+LPENR Bit Position Definitions}
\label{group__RCC__AHB1LPENR__Bit__Positions}\index{RCC\_AHB1LPENR Bit Position Definitions@{RCC\_AHB1LPENR Bit Position Definitions}}


Bit position definitions for RCC\+\_\+\+AHB1\+LPENR register.  


Collaboration diagram for RCC\+\_\+\+AHB1\+LPENR Bit Position Definitions\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group__RCC__AHB1LPENR__Bit__Positions}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1LPENR__Bit__Positions_gaf1076b0644c026ab480efdb6aa8c74fb}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOALPEN}}~0
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1LPENR__Bit__Positions_ga55f6ff35a37c4b9106c9e8aa18ab4545}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOBLPEN}}~1
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1LPENR__Bit__Positions_gac86ad592684edae0ba2cafd22a4f04d1}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOCLPEN}}~2
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1LPENR__Bit__Positions_ga89002894839d323b05c4b3f674b54470}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIODLPEN}}~3
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1LPENR__Bit__Positions_ga2980a6e02550369d05e121ff6f16505c}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOELPEN}}~4
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1LPENR__Bit__Positions_gaa7a50c0506b1014d89224933c6c42e6f}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOFLPEN}}~5
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1LPENR__Bit__Positions_gab1dc004ecb0a2950100a062cda47586f}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOGLPEN}}~6
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1LPENR__Bit__Positions_ga197be77b89e9eae127a536bd2601ded9}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOHLPEN}}~7
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1LPENR__Bit__Positions_ga70d927cfb1d110133bd64989b216a375}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOILPEN}}~8
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1LPENR__Bit__Positions_ga1f499894f161bdb3e9dfc1a647f634d7}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+CRCEN}}~12
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1LPENR__Bit__Positions_ga7d6c8ae1441d545d18c54b30c6a0da77}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA1\+LPEN}}~21
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1LPENR__Bit__Positions_ga9e2d376f6c7db4266a5b039a3aa6c207}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA2\+LPEN}}~22
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1LPENR__Bit__Positions_ga421fd0aec3671e054ef18cd290bc164e}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ETHMACLPEN}}~25
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1LPENR__Bit__Positions_ga09935984b92821f18c3e00f7e4fbeb62}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ETHMACTXLPEN}}~26
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1LPENR__Bit__Positions_ga28dc3cec4693215c0db36dcfd8a55ee8}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ETHMACRXLPEN}}~27
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1LPENR__Bit__Positions_gaa04c4dfda05aebb5efe66518a28e29de}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ETHMACPTPLPEN}}~28
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1LPENR__Bit__Positions_ga934a7c19bd6f6b34941058c5c3552b91}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+OTGHSLPEN}}~29
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1LPENR__Bit__Positions_gae22df0304104d09ac0be7fe76b0bc06b}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+OTGHSHULPI}}~30
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Bit position definitions for RCC\+\_\+\+AHB1\+LPENR register. 



\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__RCC__AHB1LPENR__Bit__Positions_ga1f499894f161bdb3e9dfc1a647f634d7}\label{group__RCC__AHB1LPENR__Bit__Positions_ga1f499894f161bdb3e9dfc1a647f634d7}} 
\index{RCC\_AHB1LPENR Bit Position Definitions@{RCC\_AHB1LPENR Bit Position Definitions}!RCC\_AHB1LPENR\_CRCEN@{RCC\_AHB1LPENR\_CRCEN}}
\index{RCC\_AHB1LPENR\_CRCEN@{RCC\_AHB1LPENR\_CRCEN}!RCC\_AHB1LPENR Bit Position Definitions@{RCC\_AHB1LPENR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB1LPENR\_CRCEN}{RCC\_AHB1LPENR\_CRCEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+LPENR\+\_\+\+CRCEN~12}

CRC Peripheral Clock in Low Power Mode Enable \mbox{\Hypertarget{group__RCC__AHB1LPENR__Bit__Positions_ga7d6c8ae1441d545d18c54b30c6a0da77}\label{group__RCC__AHB1LPENR__Bit__Positions_ga7d6c8ae1441d545d18c54b30c6a0da77}} 
\index{RCC\_AHB1LPENR Bit Position Definitions@{RCC\_AHB1LPENR Bit Position Definitions}!RCC\_AHB1LPENR\_DMA1LPEN@{RCC\_AHB1LPENR\_DMA1LPEN}}
\index{RCC\_AHB1LPENR\_DMA1LPEN@{RCC\_AHB1LPENR\_DMA1LPEN}!RCC\_AHB1LPENR Bit Position Definitions@{RCC\_AHB1LPENR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB1LPENR\_DMA1LPEN}{RCC\_AHB1LPENR\_DMA1LPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA1\+LPEN~21}

DMA1 Peripheral Clock in Low Power Mode Enable \mbox{\Hypertarget{group__RCC__AHB1LPENR__Bit__Positions_ga9e2d376f6c7db4266a5b039a3aa6c207}\label{group__RCC__AHB1LPENR__Bit__Positions_ga9e2d376f6c7db4266a5b039a3aa6c207}} 
\index{RCC\_AHB1LPENR Bit Position Definitions@{RCC\_AHB1LPENR Bit Position Definitions}!RCC\_AHB1LPENR\_DMA2LPEN@{RCC\_AHB1LPENR\_DMA2LPEN}}
\index{RCC\_AHB1LPENR\_DMA2LPEN@{RCC\_AHB1LPENR\_DMA2LPEN}!RCC\_AHB1LPENR Bit Position Definitions@{RCC\_AHB1LPENR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB1LPENR\_DMA2LPEN}{RCC\_AHB1LPENR\_DMA2LPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA2\+LPEN~22}

DMA2 Peripheral Clock in Low Power Mode Enable \mbox{\Hypertarget{group__RCC__AHB1LPENR__Bit__Positions_ga421fd0aec3671e054ef18cd290bc164e}\label{group__RCC__AHB1LPENR__Bit__Positions_ga421fd0aec3671e054ef18cd290bc164e}} 
\index{RCC\_AHB1LPENR Bit Position Definitions@{RCC\_AHB1LPENR Bit Position Definitions}!RCC\_AHB1LPENR\_ETHMACLPEN@{RCC\_AHB1LPENR\_ETHMACLPEN}}
\index{RCC\_AHB1LPENR\_ETHMACLPEN@{RCC\_AHB1LPENR\_ETHMACLPEN}!RCC\_AHB1LPENR Bit Position Definitions@{RCC\_AHB1LPENR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB1LPENR\_ETHMACLPEN}{RCC\_AHB1LPENR\_ETHMACLPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ETHMACLPEN~25}

Ethernet MAC Peripheral Clock in Low Power Mode Enable \mbox{\Hypertarget{group__RCC__AHB1LPENR__Bit__Positions_gaa04c4dfda05aebb5efe66518a28e29de}\label{group__RCC__AHB1LPENR__Bit__Positions_gaa04c4dfda05aebb5efe66518a28e29de}} 
\index{RCC\_AHB1LPENR Bit Position Definitions@{RCC\_AHB1LPENR Bit Position Definitions}!RCC\_AHB1LPENR\_ETHMACPTPLPEN@{RCC\_AHB1LPENR\_ETHMACPTPLPEN}}
\index{RCC\_AHB1LPENR\_ETHMACPTPLPEN@{RCC\_AHB1LPENR\_ETHMACPTPLPEN}!RCC\_AHB1LPENR Bit Position Definitions@{RCC\_AHB1LPENR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB1LPENR\_ETHMACPTPLPEN}{RCC\_AHB1LPENR\_ETHMACPTPLPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ETHMACPTPLPEN~28}

Ethernet MAC PTP Peripheral Clock in Low Power Mode Enable \mbox{\Hypertarget{group__RCC__AHB1LPENR__Bit__Positions_ga28dc3cec4693215c0db36dcfd8a55ee8}\label{group__RCC__AHB1LPENR__Bit__Positions_ga28dc3cec4693215c0db36dcfd8a55ee8}} 
\index{RCC\_AHB1LPENR Bit Position Definitions@{RCC\_AHB1LPENR Bit Position Definitions}!RCC\_AHB1LPENR\_ETHMACRXLPEN@{RCC\_AHB1LPENR\_ETHMACRXLPEN}}
\index{RCC\_AHB1LPENR\_ETHMACRXLPEN@{RCC\_AHB1LPENR\_ETHMACRXLPEN}!RCC\_AHB1LPENR Bit Position Definitions@{RCC\_AHB1LPENR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB1LPENR\_ETHMACRXLPEN}{RCC\_AHB1LPENR\_ETHMACRXLPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ETHMACRXLPEN~27}

Ethernet MAC Receive Peripheral Clock in Low Power Mode Enable \mbox{\Hypertarget{group__RCC__AHB1LPENR__Bit__Positions_ga09935984b92821f18c3e00f7e4fbeb62}\label{group__RCC__AHB1LPENR__Bit__Positions_ga09935984b92821f18c3e00f7e4fbeb62}} 
\index{RCC\_AHB1LPENR Bit Position Definitions@{RCC\_AHB1LPENR Bit Position Definitions}!RCC\_AHB1LPENR\_ETHMACTXLPEN@{RCC\_AHB1LPENR\_ETHMACTXLPEN}}
\index{RCC\_AHB1LPENR\_ETHMACTXLPEN@{RCC\_AHB1LPENR\_ETHMACTXLPEN}!RCC\_AHB1LPENR Bit Position Definitions@{RCC\_AHB1LPENR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB1LPENR\_ETHMACTXLPEN}{RCC\_AHB1LPENR\_ETHMACTXLPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ETHMACTXLPEN~26}

Ethernet MAC Transmit Peripheral Clock in Low Power Mode Enable \mbox{\Hypertarget{group__RCC__AHB1LPENR__Bit__Positions_gaf1076b0644c026ab480efdb6aa8c74fb}\label{group__RCC__AHB1LPENR__Bit__Positions_gaf1076b0644c026ab480efdb6aa8c74fb}} 
\index{RCC\_AHB1LPENR Bit Position Definitions@{RCC\_AHB1LPENR Bit Position Definitions}!RCC\_AHB1LPENR\_GPIOALPEN@{RCC\_AHB1LPENR\_GPIOALPEN}}
\index{RCC\_AHB1LPENR\_GPIOALPEN@{RCC\_AHB1LPENR\_GPIOALPEN}!RCC\_AHB1LPENR Bit Position Definitions@{RCC\_AHB1LPENR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB1LPENR\_GPIOALPEN}{RCC\_AHB1LPENR\_GPIOALPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOALPEN~0}

GPIOA Peripheral Clock in Low Power Mode Enable \mbox{\Hypertarget{group__RCC__AHB1LPENR__Bit__Positions_ga55f6ff35a37c4b9106c9e8aa18ab4545}\label{group__RCC__AHB1LPENR__Bit__Positions_ga55f6ff35a37c4b9106c9e8aa18ab4545}} 
\index{RCC\_AHB1LPENR Bit Position Definitions@{RCC\_AHB1LPENR Bit Position Definitions}!RCC\_AHB1LPENR\_GPIOBLPEN@{RCC\_AHB1LPENR\_GPIOBLPEN}}
\index{RCC\_AHB1LPENR\_GPIOBLPEN@{RCC\_AHB1LPENR\_GPIOBLPEN}!RCC\_AHB1LPENR Bit Position Definitions@{RCC\_AHB1LPENR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB1LPENR\_GPIOBLPEN}{RCC\_AHB1LPENR\_GPIOBLPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOBLPEN~1}

GPIOB Peripheral Clock in Low Power Mode Enable \mbox{\Hypertarget{group__RCC__AHB1LPENR__Bit__Positions_gac86ad592684edae0ba2cafd22a4f04d1}\label{group__RCC__AHB1LPENR__Bit__Positions_gac86ad592684edae0ba2cafd22a4f04d1}} 
\index{RCC\_AHB1LPENR Bit Position Definitions@{RCC\_AHB1LPENR Bit Position Definitions}!RCC\_AHB1LPENR\_GPIOCLPEN@{RCC\_AHB1LPENR\_GPIOCLPEN}}
\index{RCC\_AHB1LPENR\_GPIOCLPEN@{RCC\_AHB1LPENR\_GPIOCLPEN}!RCC\_AHB1LPENR Bit Position Definitions@{RCC\_AHB1LPENR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB1LPENR\_GPIOCLPEN}{RCC\_AHB1LPENR\_GPIOCLPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOCLPEN~2}

GPIOC Peripheral Clock in Low Power Mode Enable \mbox{\Hypertarget{group__RCC__AHB1LPENR__Bit__Positions_ga89002894839d323b05c4b3f674b54470}\label{group__RCC__AHB1LPENR__Bit__Positions_ga89002894839d323b05c4b3f674b54470}} 
\index{RCC\_AHB1LPENR Bit Position Definitions@{RCC\_AHB1LPENR Bit Position Definitions}!RCC\_AHB1LPENR\_GPIODLPEN@{RCC\_AHB1LPENR\_GPIODLPEN}}
\index{RCC\_AHB1LPENR\_GPIODLPEN@{RCC\_AHB1LPENR\_GPIODLPEN}!RCC\_AHB1LPENR Bit Position Definitions@{RCC\_AHB1LPENR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB1LPENR\_GPIODLPEN}{RCC\_AHB1LPENR\_GPIODLPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIODLPEN~3}

GPIOD Peripheral Clock in Low Power Mode Enable \mbox{\Hypertarget{group__RCC__AHB1LPENR__Bit__Positions_ga2980a6e02550369d05e121ff6f16505c}\label{group__RCC__AHB1LPENR__Bit__Positions_ga2980a6e02550369d05e121ff6f16505c}} 
\index{RCC\_AHB1LPENR Bit Position Definitions@{RCC\_AHB1LPENR Bit Position Definitions}!RCC\_AHB1LPENR\_GPIOELPEN@{RCC\_AHB1LPENR\_GPIOELPEN}}
\index{RCC\_AHB1LPENR\_GPIOELPEN@{RCC\_AHB1LPENR\_GPIOELPEN}!RCC\_AHB1LPENR Bit Position Definitions@{RCC\_AHB1LPENR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB1LPENR\_GPIOELPEN}{RCC\_AHB1LPENR\_GPIOELPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOELPEN~4}

GPIOE Peripheral Clock in Low Power Mode Enable \mbox{\Hypertarget{group__RCC__AHB1LPENR__Bit__Positions_gaa7a50c0506b1014d89224933c6c42e6f}\label{group__RCC__AHB1LPENR__Bit__Positions_gaa7a50c0506b1014d89224933c6c42e6f}} 
\index{RCC\_AHB1LPENR Bit Position Definitions@{RCC\_AHB1LPENR Bit Position Definitions}!RCC\_AHB1LPENR\_GPIOFLPEN@{RCC\_AHB1LPENR\_GPIOFLPEN}}
\index{RCC\_AHB1LPENR\_GPIOFLPEN@{RCC\_AHB1LPENR\_GPIOFLPEN}!RCC\_AHB1LPENR Bit Position Definitions@{RCC\_AHB1LPENR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB1LPENR\_GPIOFLPEN}{RCC\_AHB1LPENR\_GPIOFLPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOFLPEN~5}

GPIOF Peripheral Clock in Low Power Mode Enable \mbox{\Hypertarget{group__RCC__AHB1LPENR__Bit__Positions_gab1dc004ecb0a2950100a062cda47586f}\label{group__RCC__AHB1LPENR__Bit__Positions_gab1dc004ecb0a2950100a062cda47586f}} 
\index{RCC\_AHB1LPENR Bit Position Definitions@{RCC\_AHB1LPENR Bit Position Definitions}!RCC\_AHB1LPENR\_GPIOGLPEN@{RCC\_AHB1LPENR\_GPIOGLPEN}}
\index{RCC\_AHB1LPENR\_GPIOGLPEN@{RCC\_AHB1LPENR\_GPIOGLPEN}!RCC\_AHB1LPENR Bit Position Definitions@{RCC\_AHB1LPENR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB1LPENR\_GPIOGLPEN}{RCC\_AHB1LPENR\_GPIOGLPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOGLPEN~6}

GPIOG Peripheral Clock in Low Power Mode Enable \mbox{\Hypertarget{group__RCC__AHB1LPENR__Bit__Positions_ga197be77b89e9eae127a536bd2601ded9}\label{group__RCC__AHB1LPENR__Bit__Positions_ga197be77b89e9eae127a536bd2601ded9}} 
\index{RCC\_AHB1LPENR Bit Position Definitions@{RCC\_AHB1LPENR Bit Position Definitions}!RCC\_AHB1LPENR\_GPIOHLPEN@{RCC\_AHB1LPENR\_GPIOHLPEN}}
\index{RCC\_AHB1LPENR\_GPIOHLPEN@{RCC\_AHB1LPENR\_GPIOHLPEN}!RCC\_AHB1LPENR Bit Position Definitions@{RCC\_AHB1LPENR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB1LPENR\_GPIOHLPEN}{RCC\_AHB1LPENR\_GPIOHLPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOHLPEN~7}

GPIOH Peripheral Clock in Low Power Mode Enable \mbox{\Hypertarget{group__RCC__AHB1LPENR__Bit__Positions_ga70d927cfb1d110133bd64989b216a375}\label{group__RCC__AHB1LPENR__Bit__Positions_ga70d927cfb1d110133bd64989b216a375}} 
\index{RCC\_AHB1LPENR Bit Position Definitions@{RCC\_AHB1LPENR Bit Position Definitions}!RCC\_AHB1LPENR\_GPIOILPEN@{RCC\_AHB1LPENR\_GPIOILPEN}}
\index{RCC\_AHB1LPENR\_GPIOILPEN@{RCC\_AHB1LPENR\_GPIOILPEN}!RCC\_AHB1LPENR Bit Position Definitions@{RCC\_AHB1LPENR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB1LPENR\_GPIOILPEN}{RCC\_AHB1LPENR\_GPIOILPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOILPEN~8}

GPIOI Peripheral Clock in Low Power Mode Enable \mbox{\Hypertarget{group__RCC__AHB1LPENR__Bit__Positions_gae22df0304104d09ac0be7fe76b0bc06b}\label{group__RCC__AHB1LPENR__Bit__Positions_gae22df0304104d09ac0be7fe76b0bc06b}} 
\index{RCC\_AHB1LPENR Bit Position Definitions@{RCC\_AHB1LPENR Bit Position Definitions}!RCC\_AHB1LPENR\_OTGHSHULPI@{RCC\_AHB1LPENR\_OTGHSHULPI}}
\index{RCC\_AHB1LPENR\_OTGHSHULPI@{RCC\_AHB1LPENR\_OTGHSHULPI}!RCC\_AHB1LPENR Bit Position Definitions@{RCC\_AHB1LPENR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB1LPENR\_OTGHSHULPI}{RCC\_AHB1LPENR\_OTGHSHULPI}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+LPENR\+\_\+\+OTGHSHULPI~30}

USB OTG HS ULPI Peripheral Clock in Low Power Mode Enable \mbox{\Hypertarget{group__RCC__AHB1LPENR__Bit__Positions_ga934a7c19bd6f6b34941058c5c3552b91}\label{group__RCC__AHB1LPENR__Bit__Positions_ga934a7c19bd6f6b34941058c5c3552b91}} 
\index{RCC\_AHB1LPENR Bit Position Definitions@{RCC\_AHB1LPENR Bit Position Definitions}!RCC\_AHB1LPENR\_OTGHSLPEN@{RCC\_AHB1LPENR\_OTGHSLPEN}}
\index{RCC\_AHB1LPENR\_OTGHSLPEN@{RCC\_AHB1LPENR\_OTGHSLPEN}!RCC\_AHB1LPENR Bit Position Definitions@{RCC\_AHB1LPENR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB1LPENR\_OTGHSLPEN}{RCC\_AHB1LPENR\_OTGHSLPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+LPENR\+\_\+\+OTGHSLPEN~29}

USB OTG HS Peripheral Clock in Low Power Mode Enable 