<p><strong>NOTE</strong>: There are currently only 10 design-compiler licenses allowed running at the same time. Thus we can run zero-wire-load synthesis without a license and be able to get close to actual topo-synthesis results. </p><p>Use the following command to check the list of current design-compiler license usage: </p><p style="margin-left: 30.0px;">lmstat -a -c 5285@lic-node0 -f Design-Compiler</p><h2 id="HW-SYMzero-wire-loadsynthesisexamplerun-SymphonyInstructions:">Symphony Instructions:</h2><p>This current method of running zero-wire-load synthesis on a symphony based environment requires having to first build a symphony environment, then choose a configuration that is currently available with the appropriate scripts. </p><h3 id="HW-SYMzero-wire-loadsynthesisexamplerun-Buildsymphonyenvironment:">Build symphony environment: </h3><p>Create a work area using the instructions in the link below to create an environment that will be used to run zero-wire-load synthesis. Follow instructions #1-4. </p><p><a class="external-link" href="https://confluence.arteris.com/pages/viewpage.action?pageId=9111861" rel="nofollow">One for All Simulation - Regression Tool - &quot;runsim&quot;</a></p><p>Now you can make any adjustments to the TACHL code in hw-sym/rtl/&lt;block&gt;/src/ directories to test any enhancements or updates. </p><p>We currently have a generated 4x4 system with various configurations in each ATU to use to run synthesis on. (sym_synth_4x4_512e_256e). It has different size of context entries &amp; features in each ATU. </p><p><br/></p><p><strong>Build local maestro image to pick up your latest workspace TACHL updates:</strong></p><p>(When any new edits to hw-sym/hw-lib are pulled or edited, you must re-run these two commands)</p><p>rm -rf $WORK_TOP/maestro_image; build_custom_product_image.js -hws $WORK_TOP/../../hw-sym -hwl $WORK_TOP/../../hw-lib -bd $WORK_TOP/maestro_image</p><p>setup_maestro --build_dir $WORK_TOP/maestro_image</p><h3 id="HW-SYMzero-wire-loadsynthesisexamplerun-Runthefollowingcommandstosetuptheenvironmenttogetreadytorunzero-wire-loadsynthesis:">Run the following commands to setup the environment to get ready to run zero-wire-load synthesis: </h3><p>cd $WORK_TOP<br/>mkdir synthesis_sym_synth_4x4_512e_256e<br/>cd synthesis_sym_synth_4x4_512e_256e<br/>cp $WORK_TOP/../rtl/lib/bringup/sym_synth_4x4_512e_256e/*.tcl .</p><h3 id="HW-SYMzero-wire-loadsynthesisexamplerun-RunmaestrotogenerateRTL(usestableversion#indicatedon-mbnoption):">Run maestro to generate RTL (use stable version # indicated on -mbn option): </h3><p>run_maestro -t run.tcl -mbn $MAES_BUILD -sdj -utd -hws $WORK_TOP/../ -g</p><div><br/></div><div><h3 id="HW-SYMzero-wire-loadsynthesisexamplerun-Runariatogeneratesynthesisdirectoriesandscripts:">Run aria to generate synthesis directories and scripts:</h3></div><div><p>node /home/boon/run_zero_wireload.js</p><p>This is the contents of the Aria script run_zero_wireload.js :</p><p>var {genDcSynScript} = require('/engr/dev/releases/utils/aria/latest/aria-linux-x64/resources/app/index');<br/>genDcSynScript({<br/>topDesign:'gen_wrapper',<br/>cprInterfaceDirs: `${process.env.REPO_PATH}/assets/interface`,<br/>techNode: 'tsmc7',<br/>topoMode: false,<br/>incrementalOpt: true,<br/>clockUncertainty: 0.20,<br/>compileCommand: 'compile_ultra -no_boundary_optimization -gated_clock',<br/>bottomUpSynthesis: true<br/>});</p></div><div><br/></div><div><h3 id="HW-SYMzero-wire-loadsynthesisexamplerun-Nowyouhavetheabilitytorunsynthesisonaspecificblockwithinthisconfiguration.">Now you have the ability to run synthesis on a specific block within this configuration. </h3></div><div><p>Either atui, atut, request or response network, for example. Look at the available blocks 'dc_scripts_*'. Ensure the logic/feature you want is included in the block you choose. I choose atut_axi_d here: </p></div><div><br/></div><div>cd output/synthesis/synopsys/scripts/atut_axi_d</div><div><br/></div><div><br/></div><div><br/></div><div><h3 id="HW-SYMzero-wire-loadsynthesisexamplerun-Runthefollowingcommandtorunsynthesisonthegrid:">Run the following command to run synthesis on the grid:</h3></div><div>qsub -V -cwd -b y /engr/dev/tools/synopsys/syn_vO-2018.06-SP3/syn/O-2018.06-SP3/bin/dc_shell-t -64bit -f dc.tcl</div><div><br/></div><div><p>Examine timing reports/results within the 'reports' directory and the log/errors will be placed in : dc_shell-t.o&lt;ID_num&gt;/ dc_shell-t.o&lt;ID_num&gt;</p><p><br/></p></div><div><h3 id="HW-SYMzero-wire-loadsynthesisexamplerun-**NOTE**:IfyoumakeupdatestoTACHLorjsonandneedtore-runsynthesis,makesuretodeletethefollowinginthecurrentdirectoryyouransynthesistohelpreducecorrupteddatabases.">**NOTE**: If you make updates to TACHL or json and need to re-run synthesis, make sure to delete the following in the current directory you ran synthesis to help reduce corrupted databases.</h3></div><div>rm -rf work/lib<br/>rm -rf outputs/*</div><div><br/></div><div><strong>**NOTE**: Maestro/Aria synthesis flow assumes:</strong></div><div>output/synthesis/synopsys/scripts are the synthesis scripts directory cd <br/>output/synthesis/synopsys/top are the synthesis run directory</div><div><br/></div><div>According to the Maestro/Aria flow, user is supposed to <br/>  cd output/synthesis/synopsys/top <br/>  make -f ../scripts/Makefile</div><p><br/></p>