

================================================================
== Vitis HLS Report for 'estimate_motion_Pipeline_VITIS_LOOP_59_2'
================================================================
* Date:           Sun Feb  5 16:51:50 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  43.800 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_59_2  |        ?|        ?|        11|          2|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     574|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     164|    -|
|Register             |        -|     -|      443|      64|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      443|     802|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln59_fu_169_p2         |         +|   0|  0|   17|          10|           1|
    |add_ln61_fu_187_p2         |         +|   0|  0|   71|          64|          64|
    |add_ln62_fu_227_p2         |         +|   0|  0|   71|          64|          64|
    |ap_block_state2_io         |       and|   0|  0|    2|           1|           1|
    |icmp_ln59_fu_163_p2        |      icmp|   0|  0|   20|          32|          32|
    |lshr_ln61_fu_262_p2        |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln62_fu_281_p2        |      lshr|   0|  0|  182|          64|          64|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage1_11001  |        or|   0|  0|    2|           1|           1|
    |or_ln62_1_fu_271_p2        |        or|   0|  0|   10|          10|           1|
    |or_ln62_fu_218_p2          |        or|   0|  0|   13|          13|           3|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0|  574|         325|         298|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i                |   9|          2|   10|         20|
    |gmem_blk_n_AR                     |   9|          2|    1|          2|
    |gmem_blk_n_R                      |   9|          2|    1|          2|
    |i_14_fu_70                        |   9|          2|   10|         20|
    |m_axi_gmem_ARADDR                 |  14|          3|   64|        192|
    |match_val_address0                |  14|          3|   10|         30|
    |match_val_d0                      |  14|          3|    9|         27|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 164|         36|  114|        312|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |gmem_addr_1_read_reg_358          |  64|   0|   64|          0|
    |gmem_addr_read_reg_348            |  64|   0|   64|          0|
    |i_14_fu_70                        |  10|   0|   10|          0|
    |i_reg_312                         |  10|   0|   10|          0|
    |icmp_ln59_reg_317                 |   1|   0|    1|          0|
    |shl_ln61_1_reg_321                |  10|   0|   13|          3|
    |shl_ln61_reg_353                  |   9|   0|   10|          1|
    |trunc_ln61_1_reg_326              |  61|   0|   61|          0|
    |trunc_ln62_1_reg_337              |  61|   0|   61|          0|
    |zext_ln59_cast_reg_302            |   6|   0|   64|         58|
    |zext_ln62_cast_reg_307            |   6|   0|   64|         58|
    |i_reg_312                         |  64|  32|   10|          0|
    |icmp_ln59_reg_317                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 443|  64|  446|        120|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+---------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  estimate_motion_Pipeline_VITIS_LOOP_59_2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  estimate_motion_Pipeline_VITIS_LOOP_59_2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  estimate_motion_Pipeline_VITIS_LOOP_59_2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  estimate_motion_Pipeline_VITIS_LOOP_59_2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  estimate_motion_Pipeline_VITIS_LOOP_59_2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  estimate_motion_Pipeline_VITIS_LOOP_59_2|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   64|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    8|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   64|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                                      gmem|       pointer|
|match_m              |   in|   32|     ap_none|                                   match_m|        scalar|
|match_val_address0   |  out|   10|   ap_memory|                                 match_val|         array|
|match_val_ce0        |  out|    1|   ap_memory|                                 match_val|         array|
|match_val_we0        |  out|    1|   ap_memory|                                 match_val|         array|
|match_val_d0         |  out|    9|   ap_memory|                                 match_val|         array|
|match_val_344        |   in|   64|     ap_none|                             match_val_344|        scalar|
|zext_ln62            |   in|    6|     ap_none|                                 zext_ln62|        scalar|
|zext_ln59            |   in|    6|     ap_none|                                 zext_ln59|        scalar|
+---------------------+-----+-----+------------+------------------------------------------+--------------+

