// Seed: 1387240153
module module_0 (
    input wor  id_0,
    input wire id_1
);
  wire id_3;
endmodule
module module_1 (
    output wand id_0,
    input uwire id_1,
    output supply1 id_2,
    output tri id_3,
    input supply1 id_4,
    input tri id_5,
    input tri0 id_6,
    input tri0 id_7,
    input supply0 id_8
    , id_11,
    output wor id_9
);
  tri0 id_12;
  module_0 modCall_1 (
      id_5,
      id_4
  );
  assign modCall_1.type_4 = 0;
  assign id_12 = ~id_12;
  assign id_3 = id_4;
  tri id_13 = 1;
  assign id_2 = 1;
  generate
    wire id_14;
  endgenerate
  wire id_15;
  xnor primCall (id_0, id_12, id_1, id_5, id_6, id_7, id_8);
  id_16(
      id_4, 1, 1
  );
endmodule
