`default_nettype none
// PLEASE READ THIS, IT MAY SAVE YOU SOME TIME AND MONEY, THANK YOU!
// * This file was generated by Quokka FPGA Toolkit.
// * Generated code is your property, do whatever you want with it
// * Place custom code between [BEGIN USER ***] and [END USER ***].
// * CAUTION: All code outside of [USER] scope is subject to regeneration.
// * Bad things happen sometimes in developer's life,
//   it is recommended to use source control management software (e.g. git, bzr etc) to keep your custom code safe'n'sound.
// * Internal structure of code is subject to change.
//   You can use some of signals in custom code, but most likely they will not exist in future (e.g. will get shorter or gone completely)
// * Please send your feedback, comments, improvement ideas etc. to evmuryshkin@gmail.com
// * Visit https://github.com/EvgenyMuryshkin/QuokkaEvaluation to access latest version of playground
// 
// DISCLAIMER:
//   Code comes AS-IS, it is your responsibility to make sure it is working as expected
//   no responsibility will be taken for any loss or damage caused by use of Quokka toolkit.
// 
// System configuration name is Recursion_TopLevel_QuSoCModule_CPU, clock frequency is 1Hz, Embedded
// FSM summary
// -- Packages
module Recursion_TopLevel_QuSoCModule_CPU (
// [BEGIN USER PORTS]
// [END USER PORTS]

	input  BoardSignals_Clock,
	input  BoardSignals_Reset,
	input  BoardSignals_Running,
	input  BoardSignals_Starting,
	input  BoardSignals_Started,
	input  [32: 1] BaseAddress,
	input  [32: 1] MemReadData,
	input  MemReady,
	input  ExtIRQ,
	output [8: 1] DbgState,
	output signed [32: 1] DbgWBData,
	output DbgWDDataReady,
	output MemRead,
	output MemWrite,
	output [32: 1] MemAddress,
	output IsHalted,
	output [32: 1] MemWriteData,
	output [3: 1] MemWriteMode,
	output PCMisaligned
    );

// [BEGIN USER SIGNALS]
// [END USER SIGNALS]
localparam HiSignal = 1'b1;
localparam LoSignal = 1'b0;
wire  Zero = 1'b0;
wire  One = 1'b1;
wire  true = 1'b1;
wire  false = 1'b0;
wire  [2:1] RISCVModule_L82F52T68_Expr = 2'b11;
wire  [6:1] RISCVModule_L83F53T70_Expr = 6'b100011;
wire  [5:1] RISCVModule_L115F48T65_Expr = 5'b10011;
wire  [5:1] RISCVModule_L117F50T67_Expr = 5'b10011;
wire  [2:1] RISCVModule_L118F41T52_Expr = 2'b10;
wire  [3:1] RISCVModule_L119F39T50_Expr = 3'b101;
wire  [5:1] RISCVModule_L122F48T65_Expr = 5'b10011;
wire  CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L184F31T48_Expr = 1'b0;
wire  [12:1] CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L188F22T40_Expr = 12'b111100010001;
wire  CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L188F52T69_Expr = 1'b0;
wire  [12:1] CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L189F22T38_Expr = 12'b111100010010;
wire  CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L189F52T67_Expr = 1'b1;
wire  [12:1] CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L190F22T37_Expr = 12'b111100010011;
wire  [2:1] CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L190F52T66_Expr = 2'b10;
wire  [12:1] CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L191F22T38_Expr = 12'b111100010100;
wire  [2:1] CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L191F52T67_Expr = 2'b11;
wire  [10:1] CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L192F22T38_Expr = 10'b1100000000;
wire  [3:1] CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L192F52T67_Expr = 3'b100;
wire  [10:1] CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L193F22T35_Expr = 10'b1100000001;
wire  [3:1] CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L193F52T64_Expr = 3'b101;
wire  [10:1] CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L194F22T34_Expr = 10'b1100000100;
wire  [3:1] CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L194F52T63_Expr = 3'b110;
wire  [10:1] CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L195F22T36_Expr = 10'b1100000101;
wire  [3:1] CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L195F52T65_Expr = 3'b111;
wire  [10:1] CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L196F22T35_Expr = 10'b1101000001;
wire  [4:1] CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L196F52T64_Expr = 4'b1000;
wire  [10:1] CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L197F22T37_Expr = 10'b1101000010;
wire  [4:1] CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L197F52T66_Expr = 4'b1001;
wire  [10:1] CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L198F22T34_Expr = 10'b1101000100;
wire  [4:1] CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L198F52T63_Expr = 4'b1010;
wire  RISCVModule_L336F40T57_Expr = 1'b1;
wire  [3:1] RISCVModule_L336F78T96_Expr = 3'b111;
wire  RISCVModule_L338F33T34_Expr = 1'b0;
wire  RISCVModule_L338F52T53_Expr = 1'b0;
wire  [3:1] RISCVModule_L340F42T55_Expr = 3'b111;
wire  RISCVModule_L340F60T61_Expr = 1'b0;
wire  [3:1] RISCVModule_L518F58T59_Expr = 3'b100;
wire  [7:1] RISCVModule_L520F56T72_Expr = 7'b1100111;
wire  [3:1] RISCVModule_L523F48T63_Expr = 3'b100;
wire  RISCVModule_L526F39T52_Expr = 1'b0;
wire  [2:1] RISCVModule_L526F74T91_Expr = 2'b10;
wire  [5:1] RISCVModule_L526F113T130_Expr = 5'b11000;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L610F22T36_Expr = 1'b0;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L611F39T50_Expr = 1'b1;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L614F22T33_Expr = 1'b1;
wire  [2:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_InstructionFetchStage_RISCVModule_L585F9L591T10_RISCVModule_L587F13L590T14_RISCVModule_L588F35T46_Expr = 2'b10;
wire  [2:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L617F22T33_Expr = 2'b10;
wire  [2:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_InstructionDecodeStage_RISCVModule_L594F9L599T10_RISCVModule_L596F13L598T14_RISCVModule_L597F35T46_Expr = 2'b11;
wire  [2:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L620F22T33_Expr = 2'b11;
wire  [3:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L432F31T42_Expr = 3'b101;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L433F37T42_Expr = 1'b0;
wire  [5:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L438F22T39_Expr = 5'b10011;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L206F37T41_Expr = 1'b1;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L209F22T37_Expr = 1'b0;
wire  [2:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L212F22T37_Expr = 2'b10;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L213F50T52_Expr = 1'b1;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L213F55T57_Expr = 1'b0;
wire  [2:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L215F22T38_Expr = 2'b11;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L216F50T52_Expr = 1'b1;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L216F55T57_Expr = 1'b0;
wire  [3:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L218F22T37_Expr = 3'b111;
wire  [3:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L221F22T36_Expr = 3'b110;
wire  [3:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L224F22T37_Expr = 3'b100;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L227F22T37_Expr = 1'b1;
wire  [3:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L230F22T42_Expr = 3'b101;
wire  [3:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_Halt_RISCVModule_L173F9L180T10_RISCVModule_L175F31T44_Expr = 3'b111;
wire  [6:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L441F22T36_Expr = 6'b110011;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L248F37T41_Expr = 1'b1;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L251F22T37_Expr = 1'b0;
wire  [2:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L261F22T33_Expr = 2'b10;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L262F50T52_Expr = 1'b1;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L262F55T57_Expr = 1'b0;
wire  [2:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L264F22T34_Expr = 2'b11;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L265F50T52_Expr = 1'b1;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L265F55T57_Expr = 1'b0;
wire  [3:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L267F22T33_Expr = 3'b111;
wire  [3:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L270F22T32_Expr = 3'b110;
wire  [3:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L273F22T33_Expr = 3'b100;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L276F22T33_Expr = 1'b1;
wire  [3:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L279F22T37_Expr = 3'b101;
wire  [3:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_Halt_RISCVModule_L173F9L180T10_RISCVModule_L175F31T44_Expr = 3'b111;
wire  [7:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L444F22T35_Expr = 7'b1100011;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L306F22T40_Expr = 1'b0;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L310F22T40_Expr = 1'b1;
wire  [3:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L314F22T40_Expr = 3'b101;
wire  [3:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L318F22T41_Expr = 3'b111;
wire  [3:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L322F22T40_Expr = 3'b100;
wire  [3:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L326F22T41_Expr = 3'b110;
wire  [3:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_Halt_RISCVModule_L173F9L180T10_RISCVModule_L175F31T44_Expr = 3'b111;
wire  [6:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L447F22T37_Expr = 6'b110111;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L448F45T49_Expr = 1'b1;
wire  [5:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L451F22T39_Expr = 5'b10111;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L452F45T49_Expr = 1'b1;
wire  [7:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L455F22T37_Expr = 7'b1101111;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L456F45T49_Expr = 1'b1;
wire  [7:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L460F22T38_Expr = 7'b1100111;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L461F45T49_Expr = 1'b1;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F106T111_Expr = 1'b0;
wire  [2:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L465F22T38_Expr = 2'b11;
wire  [3:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L466F39T51_Expr = 3'b100;
wire  [6:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L468F22T39_Expr = 6'b100011;
wire  [3:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L469F39T51_Expr = 3'b100;
wire  [7:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L471F22T40_Expr = 7'b1110011;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L344F34T47_Expr = 1'b0;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L348F26T43_Expr = 1'b0;
wire  [3:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L349F43T53_Expr = 3'b110;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L351F26T44_Expr = 1'b1;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L353F25L357T26_RISCVModule_L355F49T53_Expr = 1'b1;
wire  [3:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L353F25L357T26_RISCVModule_L356F47T58_Expr = 3'b101;
wire  [3:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L359F25L361T26_RISCVModule_L360F47T57_Expr = 3'b110;
wire  [2:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L363F26T43_Expr = 2'b10;
wire  [5:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L364F25L372T26_RISCVModule_L366F34T51_Expr = 5'b11000;
wire  [3:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L364F25L372T26_Halt_RISCVModule_L173F9L180T10_RISCVModule_L175F31T44_Expr = 3'b111;
wire  [3:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L374F26T42_Expr = 3'b101;
wire  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L375F25L383T26_RISCVModule_L377F34T50_Expr = 4'b1000;
wire  [3:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L375F25L383T26_RISCVModule_L378F51T62_Expr = 3'b101;
wire  [3:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L375F25L383T26_Halt_RISCVModule_L173F9L180T10_RISCVModule_L175F31T44_Expr = 3'b111;
wire  [3:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_Halt_RISCVModule_L173F9L180T10_RISCVModule_L175F31T44_Expr = 3'b111;
wire  [3:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L392F35T46_Expr = 3'b101;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L394F50T51_Expr = 1'b0;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L400F30T47_Expr = 1'b1;
wire  [3:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L403F30T48_Expr = 3'b101;
wire  [2:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L406F30T47_Expr = 2'b10;
wire  [3:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L409F30T48_Expr = 3'b110;
wire  [2:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L412F30T47_Expr = 2'b11;
wire  [3:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L415F30T48_Expr = 3'b111;
wire  [3:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_Halt_RISCVModule_L173F9L180T10_RISCVModule_L175F31T44_Expr = 3'b111;
wire  [3:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L425F13L427T14_Halt_RISCVModule_L173F9L180T10_RISCVModule_L175F31T44_Expr = 3'b111;
wire  [3:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_Halt_RISCVModule_L173F9L180T10_RISCVModule_L175F31T44_Expr = 3'b111;
wire  [3:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L623F22T34_Expr = 3'b100;
wire  [3:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_MemStage_RISCVModule_L488F9L516T10_RISCVModule_L490F13L515T14_RISCVModule_L491F35T46_Expr = 3'b101;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_MemStage_RISCVModule_L488F9L516T10_RISCVModule_L490F13L515T14_RISCVModule_L493F17L514T18_RISCVModule_L494F45T49_Expr = 1'b1;
wire  [2:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_MemStage_RISCVModule_L488F9L516T10_RISCVModule_L490F13L515T14_RISCVModule_L493F17L514T18_RISCVModule_L496F21L513T22_RISCVModule_L498F30T46_Expr = 2'b10;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_MemStage_RISCVModule_L488F9L516T10_RISCVModule_L490F13L515T14_RISCVModule_L493F17L514T18_RISCVModule_L496F21L513T22_RISCVModule_L501F30T46_Expr = 1'b1;
wire  [3:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_MemStage_RISCVModule_L488F9L516T10_RISCVModule_L490F13L515T14_RISCVModule_L493F17L514T18_RISCVModule_L496F21L513T22_RISCVModule_L504F30T47_Expr = 3'b101;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_MemStage_RISCVModule_L488F9L516T10_RISCVModule_L490F13L515T14_RISCVModule_L493F17L514T18_RISCVModule_L496F21L513T22_RISCVModule_L507F30T46_Expr = 1'b0;
wire  [3:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_MemStage_RISCVModule_L488F9L516T10_RISCVModule_L490F13L515T14_RISCVModule_L493F17L514T18_RISCVModule_L496F21L513T22_RISCVModule_L510F30T47_Expr = 3'b100;
wire  [3:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L626F22T33_Expr = 3'b101;
wire  [3:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L541F13L543T14_Halt_RISCVModule_L173F9L180T10_RISCVModule_L175F31T44_Expr = 3'b111;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L546F35T46_Expr = 1'b1;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L549F17L564T18_RISCVModule_L551F21L558T22_RISCVModule_L553F45T50_Expr = 1'b0;
wire  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L549F17L564T18_RISCVModule_L551F21L558T22_RISCVModule_L554F45T57_Expr = 4'b1000;
wire  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L549F17L564T18_RISCVModule_L551F21L558T22_RISCVModule_L555F45T59_Expr = 4'b1001;
wire  [2:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L549F17L564T18_RISCVModule_L551F21L558T22_RISCVModule_L555F69T86_Expr = 2'b11;
wire  [3:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L549F17L564T18_RISCVModule_L551F21L558T22_DisableInterrupts_RISCVModule_L529F9L531T10_RISCVModule_L530F33T48_Expr = 3'b100;
wire  [3:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L549F17L564T18_RISCVModule_L551F21L558T22_DisableInterrupts_RISCVModule_L529F9L531T10_RISCVModule_L530F68T83_Expr = 3'b100;
wire  [32:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L549F17L564T18_RISCVModule_L551F21L558T22_DisableInterrupts_RISCVModule_L529F9L531T10_RISCVModule_L530F87T97_Expr = 32'b11111111111111111111111111110111;
wire  [3:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L549F17L564T18_RISCVModule_L551F21L558T22_RISCVModule_L557F56T69_Expr = 3'b111;
wire  [3:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L549F17L564T18_RISCVModule_L560F21L563T22_Halt_RISCVModule_L173F9L180T10_RISCVModule_L175F31T44_Expr = 3'b111;
wire  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L566F17L571T18_RISCVModule_L568F41T53_Expr = 4'b1000;
wire  [3:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L566F17L571T18_DisableInterrupts_RISCVModule_L529F9L531T10_RISCVModule_L530F33T48_Expr = 3'b100;
wire  [3:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L566F17L571T18_DisableInterrupts_RISCVModule_L529F9L531T10_RISCVModule_L530F68T83_Expr = 3'b100;
wire  [32:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L566F17L571T18_DisableInterrupts_RISCVModule_L529F9L531T10_RISCVModule_L530F87T97_Expr = 32'b11111111111111111111111111110111;
wire  [3:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L566F17L571T18_RISCVModule_L570F52T65_Expr = 3'b111;
wire  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L573F17L576T18_RISCVModule_L574F52T64_Expr = 4'b1000;
wire  [3:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L573F17L576T18_EnableInterrupts_RISCVModule_L534F9L536T10_RISCVModule_L535F33T48_Expr = 3'b100;
wire  [3:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L573F17L576T18_EnableInterrupts_RISCVModule_L534F9L536T10_RISCVModule_L535F68T83_Expr = 3'b100;
wire  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L573F17L576T18_EnableInterrupts_RISCVModule_L534F9L536T10_RISCVModule_L535F87T90_Expr = 4'b1000;
wire  [3:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L629F22T32_Expr = 3'b110;
wire  [3:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_EStage_RISCVModule_L602F9L604T10_RISCVModule_L603F31T42_Expr = 3'b101;
wire  RISCVModule_L85F47T58_Expr = 1'b1;
wire  [3:1] RISCVModule_L85F78T90_Expr = 3'b100;
wire  [3:1] RISCVModule_L86F48T60_Expr = 3'b100;
wire  RISCVModule_L90F13L106T14_RISCVModule_L91F32T33_Expr = 1'b0;
wire  RISCVModule_L90F13L106T14_RISCVModule_L92F36T47_Expr = 1'b1;
wire  [3:1] RISCVModule_L109F48T61_Expr = 3'b111;
wire  RISCVModule_L521F78T79_Expr = 1'b0;
wire  [32:1] Inputs_BaseAddress;
wire  [32:1] Inputs_MemReadData;
wire  Inputs_MemReady;
wire  Inputs_ExtIRQ;
reg  [3:1] NextState_State = 3'b000;
reg  [32:1] NextState_Instruction = 32'b00000000000000000000000000000000;
reg  NextState_WBDataReady = 1'b0;
reg  [32:1] NextState_WBData = 32'b00000000000000000000000000000000;
reg  [32:1] NextState_PC = 32'b00000000000000000000000000000000;
reg  [32:1] NextState_PCOffset = 32'b00000000000000000000000000000000;
reg  NextState_InstIRQ = 1'b0;
wire  IsLoadOp;
wire  IsStoreOp;
wire  [32:1] ALUOp1;
wire  [32:1] ALUOp2;
wire  [5:1] ALUSHAMT;
wire  RegsRead;
wire  RegsWE;
wire  [32:1] CMPLhs;
wire  [32:1] CMPRhs;
wire  [4:1] CSRAddress;
wire signed  [32:1] BranchOffset;
wire  IsCSR;
wire  [32:1] CSRI;
wire  CSRWE;
wire  HasMTVEC;
wire  [32:1] LWData;
wire signed  [32:1] LHData;
wire  [32:1] LHUData;
wire signed  [32:1] LBData;
wire  [32:1] LBUData;
wire  [32:1] InstructionOffset;
wire  [33:1] NextSequentialPC;
wire  [33:1] internalNextPC;
wire  [32:1] MSTATUS;
wire  MIE;
wire  MRET;
wire  [32:1] ID_Instruction;
wire  [7:1] ID_OpCode;
wire  [5:1] ID_RD;
wire  [5:1] ID_RS1;
wire  [5:1] ID_RS2;
wire  [3:1] ID_Funct3;
wire  [7:1] ID_Funct7;
wire signed  [32:1] ID_RTypeImm;
wire signed  [32:1] ID_ITypeImm;
wire signed  [32:1] ID_STypeImm;
wire signed  [32:1] ID_BTypeImm;
wire signed  [32:1] ID_UTypeImm;
wire signed  [32:1] ID_JTypeImm;
wire  [5:1] ID_SHAMT;
wire  ID_SHARITH;
wire  ID_SUB;
wire  [7:1] ID_OpTypeCode;
wire  [3:1] ID_OPIMMCode;
wire  [3:1] ID_OPCode;
wire  [3:1] ID_BranchTypeCode;
wire  [3:1] ID_LoadTypeCode;
wire  [3:1] ID_SysTypeCode;
wire  [5:1] ID_RetTypeCode;
wire  [4:1] ID_IRQTypeCode;
wire  [3:1] ID_SystemCode;
wire  [12:1] ID_CSRAddress;
wire  Regs_Read;
wire  [5:1] Regs_RS1Addr;
wire  [5:1] Regs_RS2Addr;
wire  [5:1] Regs_RD;
wire  Regs_WE;
wire  [32:1] Regs_WriteData;
wire  [32:1] Regs_RS1;
wire  [32:1] Regs_RS2;
wire  Regs_Ready;
wire  [32:1] ALU_Op1;
wire  [32:1] ALU_Op2;
wire  [5:1] ALU_SHAMT;
wire  [32:1] ALU_ADD;
wire  [32:1] ALU_SUB;
wire  [32:1] ALU_resAND;
wire  [32:1] ALU_resOR;
wire  [32:1] ALU_resXOR;
wire  [32:1] ALU_SHLL;
wire  [32:1] ALU_SHRL;
wire  [32:1] ALU_SHRA;
wire  [32:1] CMP_Lhs;
wire  [32:1] CMP_Rhs;
wire  CMP_EQ;
wire  CMP_NE;
wire  CMP_GTU;
wire  CMP_LTU;
wire  CMP_GTS;
wire  CMP_LTS;
wire  [5:1] RISCVModule_L117F81T95_Index;
wire  [8:1] RISCVModule_L124F35T69_Source;
reg  [4:1] CSRLookup_RISCVModule_L183F9L202T10_address = 4'b0000;
wire  [8:1] RISCVModule_L124F51T68_Cast;
wire  [4:1] RISCVModule_L124F35T75_Index;
wire  [5:1] RISCVModule_L337F29T46_SignChange;
wire  [32:1] RISCVModule_L337F29T58_Resize;
wire  [8:1] RISCVModule_L340F36T55_Cast;
wire  [32:1] RISCVModule_L340F26T56_Index;
wire  [16:1] RISCVModule_L481F31T56_Index;
wire signed  [16:1] RISCVModule_L481F31T65_SignChange;
wire signed  [32:1] RISCVModule_L481F31T77_Resize;
wire  [16:1] RISCVModule_L482F32T57_Index;
wire  [16:1] RISCVModule_L482F32T68_SignChange;
wire  [32:1] RISCVModule_L482F32T80_Resize;
wire  [8:1] RISCVModule_L483F31T55_Index;
wire signed  [8:1] RISCVModule_L483F31T64_SignChange;
wire signed  [32:1] RISCVModule_L483F31T76_Resize;
wire  [8:1] RISCVModule_L484F32T56_Index;
wire  [8:1] RISCVModule_L484F32T67_SignChange;
wire  [32:1] RISCVModule_L484F32T79_Resize;
wire  [3:1] RISCVModule_L518F42T60_Source;
wire  [3:1] RISCVModule_L518F42T71_SignChange;
wire  [8:1] RISCVModule_L523F42T63_Cast;
wire  [32:1] RISCVModule_L523F32T64_Index;
wire  RISCVModule_L524F21T31_Index;
wire  [32:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F42T112_Source;
wire  [33:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F58T97_Source;
wire  [31:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F58T104_Index;
wire  [8:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L549F17L564T18_RISCVModule_L551F21L558T22_RISCVModule_L554F39T57_Cast;
wire  [8:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L549F17L564T18_RISCVModule_L551F21L558T22_RISCVModule_L555F39T59_Cast;
wire  [32:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L549F17L564T18_RISCVModule_L551F21L558T22_RISCVModule_L555F63T86_Cast;
wire  [8:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L549F17L564T18_RISCVModule_L551F21L558T22_DisableInterrupts_RISCVModule_L529F9L531T10_RISCVModule_L530F27T48_Cast;
wire  [8:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L549F17L564T18_RISCVModule_L551F21L558T22_DisableInterrupts_RISCVModule_L529F9L531T10_RISCVModule_L530F62T83_Cast;
wire  [8:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L549F17L564T18_RISCVModule_L551F21L558T22_RISCVModule_L557F50T69_Cast;
wire  [8:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L566F17L571T18_RISCVModule_L568F35T53_Cast;
wire  [8:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L566F17L571T18_DisableInterrupts_RISCVModule_L529F9L531T10_RISCVModule_L530F27T48_Cast;
wire  [8:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L566F17L571T18_DisableInterrupts_RISCVModule_L529F9L531T10_RISCVModule_L530F62T83_Cast;
wire  [8:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L566F17L571T18_RISCVModule_L570F46T65_Cast;
wire  [8:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L573F17L576T18_RISCVModule_L574F46T64_Cast;
wire  [8:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L573F17L576T18_EnableInterrupts_RISCVModule_L534F9L536T10_RISCVModule_L535F27T48_Cast;
wire  [8:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L573F17L576T18_EnableInterrupts_RISCVModule_L534F9L536T10_RISCVModule_L535F62T83_Cast;
reg  [32:1] State_CSRDefault = 32'b00000000000000000000000000000000;
wire  [8:1] RISCVModule_L78F33T50_Cast;
reg  [32:1] RISCVModule_L90F13L106T14_address = 32'b00000000000000000000000000000000;
wire  [2:1] RISCVModule_L521F37T74_Source;
wire  [2:1] RISCVModule_L521F53T73_Index;
wire  [32:1] IDInstructionID_InstructionHardLink;
wire  [7:1] IDOpCodeID_OpCodeHardLink;
wire  [5:1] IDRDID_RDHardLink;
wire  [5:1] IDRS1ID_RS1HardLink;
wire  [5:1] IDRS2ID_RS2HardLink;
wire  [3:1] IDFunct3ID_Funct3HardLink;
wire  [7:1] IDFunct7ID_Funct7HardLink;
wire  [32:1] IDRTypeImmID_RTypeImmHardLink;
wire  [32:1] IDITypeImmID_ITypeImmHardLink;
wire  [32:1] IDSTypeImmID_STypeImmHardLink;
wire  [32:1] IDBTypeImmID_BTypeImmHardLink;
wire  [32:1] IDUTypeImmID_UTypeImmHardLink;
wire  [32:1] IDJTypeImmID_JTypeImmHardLink;
wire  [5:1] IDSHAMTID_SHAMTHardLink;
wire  IDSHARITHID_SHARITHHardLink;
wire  IDSUBID_SUBHardLink;
wire  [7:1] IDOpTypeCodeID_OpTypeCodeHardLink;
wire  [3:1] IDOPIMMCodeID_OPIMMCodeHardLink;
wire  [3:1] IDOPCodeID_OPCodeHardLink;
wire  [3:1] IDBranchTypeCodeID_BranchTypeCodeHardLink;
wire  [3:1] IDLoadTypeCodeID_LoadTypeCodeHardLink;
wire  [3:1] IDSysTypeCodeID_SysTypeCodeHardLink;
wire  [5:1] IDRetTypeCodeID_RetTypeCodeHardLink;
wire  [4:1] IDIRQTypeCodeID_IRQTypeCodeHardLink;
wire  [3:1] IDSystemCodeID_SystemCodeHardLink;
wire  [12:1] IDCSRAddressID_CSRAddressHardLink;
wire  RegsReadRegs_ReadHardLink;
wire  [5:1] RegsRS1AddrRegs_RS1AddrHardLink;
wire  [5:1] RegsRS2AddrRegs_RS2AddrHardLink;
wire  [5:1] RegsRDRegs_RDHardLink;
wire  RegsWERegs_WEHardLink;
wire  [32:1] RegsWriteDataRegs_WriteDataHardLink;
wire  [32:1] RegsRS1Regs_RS1HardLink;
wire  [32:1] RegsRS2Regs_RS2HardLink;
wire  RegsReadyRegs_ReadyHardLink;
wire  [32:1] ALUOp1ALU_Op1HardLink;
wire  [32:1] ALUOp2ALU_Op2HardLink;
wire  [5:1] ALUSHAMTALU_SHAMTHardLink;
wire  [32:1] ALUADDALU_ADDHardLink;
wire  [32:1] ALUSUBALU_SUBHardLink;
wire  [32:1] ALUresANDALU_resANDHardLink;
wire  [32:1] ALUresORALU_resORHardLink;
wire  [32:1] ALUresXORALU_resXORHardLink;
wire  [32:1] ALUSHLLALU_SHLLHardLink;
wire  [32:1] ALUSHRLALU_SHRLHardLink;
wire  [32:1] ALUSHRAALU_SHRAHardLink;
wire  [32:1] CMPLhsCMP_LhsHardLink;
wire  [32:1] CMPRhsCMP_RhsHardLink;
wire  CMPEQCMP_EQHardLink;
wire  CMPNECMP_NEHardLink;
wire  CMPGTUCMP_GTUHardLink;
wire  CMPLTUCMP_LTUHardLink;
wire  CMPGTSCMP_GTSHardLink;
wire  CMPLTSCMP_LTSHardLink;
reg  [3:1] State_State = 3'b000;
wire  [3:1] State_StateDefault = 3'b000;
reg  [32:1] State_Instruction = 32'b00000000000000000000000000000000;
wire  [32:1] State_InstructionDefault = 32'b00000000000000000000000000000000;
reg  State_WBDataReady = 1'b0;
wire  State_WBDataReadyDefault = 1'b0;
reg  [32:1] State_WBData = 32'b00000000000000000000000000000000;
wire  [32:1] State_WBDataDefault = 32'b00000000000000000000000000000000;
reg  [32:1] State_PC = 32'b00000000000000000000000000000000;
wire  [32:1] State_PCDefault = 32'b00000000000000000000000000000000;
reg  [32:1] State_PCOffset = 32'b00000000000000000000000000000000;
wire  [32:1] State_PCOffsetDefault = 32'b00000000000000000000000000000000;
reg  State_InstIRQ = 1'b0;
wire  State_InstIRQDefault = 1'b0;
wire  RISCVModule_L119F24T71_Expr;
wire  RISCVModule_L119F24T71_Expr_1;
wire  RISCVModule_L119F24T71_Expr_2;
wire  RISCVModule_L336F23T96_Expr;
wire  RISCVModule_L336F23T96_Expr_1;
wire  RISCVModule_L336F23T96_Expr_2;
wire  RISCVModule_L338F23T53_Expr;
wire  RISCVModule_L338F23T53_Expr_1;
wire  RISCVModule_L338F23T53_Expr_2;
wire  RISCVModule_L526F22T130_Expr;
wire  RISCVModule_L526F22T130_Expr_1;
wire  RISCVModule_L526F22T130_Expr_2;
wire  RISCVModule_L526F22T91_Expr;
wire  RISCVModule_L526F22T91_Expr_1;
wire  RISCVModule_L526F22T91_Expr_2;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L315F25T42_Expr;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L315F25T42_Expr_1;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L315F25T42_Expr_2;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L319F25T42_Expr;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L319F25T42_Expr_1;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L319F25T42_Expr_2;
wire  [32:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L407F57T89_Expr;
wire  [32:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L407F57T89_Expr_1;
wire  [32:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L407F57T89_Expr_2;
wire  [32:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L410F57T85_Expr;
wire  [32:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L410F57T85_Expr_1;
wire  [32:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L410F57T85_Expr_2;
wire  [32:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L413F57T90_Expr;
wire  [32:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L413F57T90_Expr_1;
wire  [32:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L413F57T90_Expr_2;
wire  [32:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L413F81T90_Expr;
wire  [32:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L413F81T90_Expr_1;
wire  [32:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L416F57T86_Expr;
wire  [32:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L416F57T86_Expr_1;
wire  [32:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L416F57T86_Expr_2;
wire  [32:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L416F81T86_Expr;
wire  [32:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L416F81T86_Expr_1;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L549F17L564T18_RISCVModule_L550F25T40_Expr;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L549F17L564T18_RISCVModule_L550F25T40_Expr_1;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L549F17L564T18_RISCVModule_L550F25T40_Expr_2;
wire  [32:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L549F17L564T18_RISCVModule_L551F21L558T22_DisableInterrupts_RISCVModule_L529F9L531T10_RISCVModule_L530F52T97_Expr;
wire  [32:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L549F17L564T18_RISCVModule_L551F21L558T22_DisableInterrupts_RISCVModule_L529F9L531T10_RISCVModule_L530F52T97_Expr_1;
wire  [32:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L549F17L564T18_RISCVModule_L551F21L558T22_DisableInterrupts_RISCVModule_L529F9L531T10_RISCVModule_L530F52T97_Expr_2;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L565F26T46_Expr;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L565F26T46_Expr_1;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L565F26T46_Expr_2;
wire  [32:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L566F17L571T18_DisableInterrupts_RISCVModule_L529F9L531T10_RISCVModule_L530F52T97_Expr;
wire  [32:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L566F17L571T18_DisableInterrupts_RISCVModule_L529F9L531T10_RISCVModule_L530F52T97_Expr_1;
wire  [32:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L566F17L571T18_DisableInterrupts_RISCVModule_L529F9L531T10_RISCVModule_L530F52T97_Expr_2;
wire  [32:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L573F17L576T18_EnableInterrupts_RISCVModule_L534F9L536T10_RISCVModule_L535F52T90_Expr;
wire  [32:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L573F17L576T18_EnableInterrupts_RISCVModule_L534F9L536T10_RISCVModule_L535F52T90_Expr_1;
wire  [32:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L573F17L576T18_EnableInterrupts_RISCVModule_L534F9L536T10_RISCVModule_L535F52T90_Expr_2;
wire  RISCVModule_L85F32T103_Expr;
wire  RISCVModule_L85F32T103_Expr_1;
wire  RISCVModule_L85F32T103_Expr_2;
wire  RISCVModule_L85F63T102_Expr;
wire  RISCVModule_L85F63T102_Expr_1;
wire  RISCVModule_L85F63T102_Expr_2;
wire  RISCVModule_L86F33T73_Expr;
wire  RISCVModule_L86F33T73_Expr_1;
wire  RISCVModule_L86F33T73_Expr_2;
wire  [34:1] RISCVModule_L519F41T69_Expr;
wire signed  [34:1] RISCVModule_L519F41T69_Expr_1;
wire signed  [34:1] RISCVModule_L519F41T69_Expr_2;
wire  [34:1] RISCVModule_L520F92T117_Expr;
wire signed  [34:1] RISCVModule_L520F92T117_Expr_1;
wire signed  [34:1] RISCVModule_L520F92T117_Expr_2;
wire signed  [34:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L453F40T62_Expr;
wire signed  [34:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L453F40T62_Expr_1;
wire signed  [34:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L453F40T62_Expr_2;
wire signed  [34:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F74T96_Expr;
wire signed  [34:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F74T96_Expr_1;
wire signed  [34:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F74T96_Expr_2;
wire signed  [34:1] RISCVModule_L90F13L106T14_RISCVModule_L97F17L99T18_RISCVModule_L98F31T53_Expr;
wire signed  [34:1] RISCVModule_L90F13L106T14_RISCVModule_L97F17L99T18_RISCVModule_L98F31T53_Expr_1;
wire signed  [34:1] RISCVModule_L90F13L106T14_RISCVModule_L97F17L99T18_RISCVModule_L98F31T53_Expr_2;
wire signed  [34:1] RISCVModule_L90F13L106T14_RISCVModule_L101F17L103T18_RISCVModule_L102F31T53_Expr;
wire signed  [34:1] RISCVModule_L90F13L106T14_RISCVModule_L101F17L103T18_RISCVModule_L102F31T53_Expr_1;
wire signed  [34:1] RISCVModule_L90F13L106T14_RISCVModule_L101F17L103T18_RISCVModule_L102F31T53_Expr_2;
wire  RISCVModule_L82F35T68_Expr;
wire signed  [8:1] RISCVModule_L82F35T68_ExprLhs;
wire signed  [8:1] RISCVModule_L82F35T68_ExprRhs;
wire  RISCVModule_L83F36T70_Expr;
wire signed  [8:1] RISCVModule_L83F36T70_ExprLhs;
wire signed  [8:1] RISCVModule_L83F36T70_ExprRhs;
wire  RISCVModule_L115F31T65_Expr;
wire signed  [8:1] RISCVModule_L115F31T65_ExprLhs;
wire signed  [8:1] RISCVModule_L115F31T65_ExprRhs;
wire  RISCVModule_L117F33T67_Expr;
wire signed  [8:1] RISCVModule_L117F33T67_ExprLhs;
wire signed  [8:1] RISCVModule_L117F33T67_ExprRhs;
wire  RISCVModule_L118F26T52_Expr;
wire signed  [4:1] RISCVModule_L118F26T52_ExprLhs;
wire signed  [4:1] RISCVModule_L118F26T52_ExprRhs;
wire  RISCVModule_L119F24T50_Expr;
wire signed  [4:1] RISCVModule_L119F24T50_ExprLhs;
wire signed  [4:1] RISCVModule_L119F24T50_ExprRhs;
wire  RISCVModule_L122F31T65_Expr;
wire signed  [8:1] RISCVModule_L122F31T65_ExprLhs;
wire signed  [8:1] RISCVModule_L122F31T65_ExprRhs;
wire  CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L188F17T79_Case;
wire signed  [13:1] CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L188F17T79_CaseLhs;
wire signed  [13:1] CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L188F17T79_CaseRhs;
wire  CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L189F17T79_Case;
wire signed  [13:1] CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L189F17T79_CaseLhs;
wire signed  [13:1] CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L189F17T79_CaseRhs;
wire  CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L190F17T79_Case;
wire signed  [13:1] CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L190F17T79_CaseLhs;
wire signed  [13:1] CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L190F17T79_CaseRhs;
wire  CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L191F17T79_Case;
wire signed  [13:1] CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L191F17T79_CaseLhs;
wire signed  [13:1] CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L191F17T79_CaseRhs;
wire  CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L192F17T79_Case;
wire signed  [13:1] CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L192F17T79_CaseLhs;
wire signed  [13:1] CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L192F17T79_CaseRhs;
wire  CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L193F17T79_Case;
wire signed  [13:1] CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L193F17T79_CaseLhs;
wire signed  [13:1] CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L193F17T79_CaseRhs;
wire  CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L194F17T79_Case;
wire signed  [13:1] CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L194F17T79_CaseLhs;
wire signed  [13:1] CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L194F17T79_CaseRhs;
wire  CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L195F17T79_Case;
wire signed  [13:1] CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L195F17T79_CaseLhs;
wire signed  [13:1] CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L195F17T79_CaseRhs;
wire  CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L196F17T79_Case;
wire signed  [13:1] CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L196F17T79_CaseLhs;
wire signed  [13:1] CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L196F17T79_CaseRhs;
wire  CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L197F17T79_Case;
wire signed  [13:1] CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L197F17T79_CaseLhs;
wire signed  [13:1] CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L197F17T79_CaseRhs;
wire  CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L198F17T79_Case;
wire signed  [13:1] CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L198F17T79_CaseLhs;
wire signed  [13:1] CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L198F17T79_CaseRhs;
wire  RISCVModule_L336F23T57_Expr;
wire signed  [4:1] RISCVModule_L336F23T57_ExprLhs;
wire signed  [4:1] RISCVModule_L336F23T57_ExprRhs;
wire  RISCVModule_L336F61T96_Expr;
wire signed  [4:1] RISCVModule_L336F61T96_ExprLhs;
wire signed  [4:1] RISCVModule_L336F61T96_ExprRhs;
wire  RISCVModule_L338F23T34_Expr;
wire signed  [6:1] RISCVModule_L338F23T34_ExprLhs;
wire signed  [6:1] RISCVModule_L338F23T34_ExprRhs;
wire  RISCVModule_L338F38T53_Expr;
wire signed  [5:1] RISCVModule_L338F38T53_ExprLhs;
wire signed  [5:1] RISCVModule_L338F38T53_ExprRhs;
wire  RISCVModule_L340F26T61_Expr;
wire signed  [33:1] RISCVModule_L340F26T61_ExprLhs;
wire signed  [33:1] RISCVModule_L340F26T61_ExprRhs;
wire  RISCVModule_L520F39T72_Expr;
wire signed  [8:1] RISCVModule_L520F39T72_ExprLhs;
wire signed  [8:1] RISCVModule_L520F39T72_ExprRhs;
wire  RISCVModule_L526F22T52_Expr;
wire signed  [4:1] RISCVModule_L526F22T52_ExprLhs;
wire signed  [4:1] RISCVModule_L526F22T52_ExprRhs;
wire  RISCVModule_L526F56T91_Expr;
wire signed  [4:1] RISCVModule_L526F56T91_ExprLhs;
wire signed  [4:1] RISCVModule_L526F56T91_ExprRhs;
wire  RISCVModule_L526F95T130_Expr;
wire signed  [6:1] RISCVModule_L526F95T130_ExprLhs;
wire signed  [6:1] RISCVModule_L526F95T130_ExprRhs;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L610F17L613T27_Case;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L610F17L613T27_CaseLhs;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L610F17L613T27_CaseRhs;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L614F17L616T27_Case;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L614F17L616T27_CaseLhs;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L614F17L616T27_CaseRhs;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L617F17L619T27_Case;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L617F17L619T27_CaseLhs;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L617F17L619T27_CaseRhs;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L620F17L622T27_Case;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L620F17L622T27_CaseLhs;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L620F17L622T27_CaseRhs;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L438F17L440T27_Case;
wire signed  [8:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L438F17L440T27_CaseLhs;
wire signed  [8:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L438F17L440T27_CaseRhs;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L209F17L211T27_Case;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L209F17L211T27_CaseLhs;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L209F17L211T27_CaseRhs;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L212F17L214T27_Case;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L212F17L214T27_CaseLhs;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L212F17L214T27_CaseRhs;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L215F17L217T27_Case;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L215F17L217T27_CaseLhs;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L215F17L217T27_CaseRhs;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L218F17L220T27_Case;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L218F17L220T27_CaseLhs;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L218F17L220T27_CaseRhs;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L221F17L223T27_Case;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L221F17L223T27_CaseLhs;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L221F17L223T27_CaseRhs;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L224F17L226T27_Case;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L224F17L226T27_CaseLhs;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L224F17L226T27_CaseRhs;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L227F17L229T27_Case;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L227F17L229T27_CaseLhs;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L227F17L229T27_CaseRhs;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L230F17L239T27_Case;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L230F17L239T27_CaseLhs;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L230F17L239T27_CaseRhs;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L441F17L443T27_Case;
wire signed  [8:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L441F17L443T27_CaseLhs;
wire signed  [8:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L441F17L443T27_CaseRhs;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L251F17L260T27_Case;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L251F17L260T27_CaseLhs;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L251F17L260T27_CaseRhs;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L261F17L263T27_Case;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L261F17L263T27_CaseLhs;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L261F17L263T27_CaseRhs;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L264F17L266T27_Case;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L264F17L266T27_CaseLhs;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L264F17L266T27_CaseRhs;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L267F17L269T27_Case;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L267F17L269T27_CaseLhs;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L267F17L269T27_CaseRhs;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L270F17L272T27_Case;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L270F17L272T27_CaseLhs;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L270F17L272T27_CaseRhs;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L273F17L275T27_Case;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L273F17L275T27_CaseLhs;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L273F17L275T27_CaseRhs;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L276F17L278T27_Case;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L276F17L278T27_CaseLhs;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L276F17L278T27_CaseRhs;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L279F17L288T27_Case;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L279F17L288T27_CaseLhs;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L279F17L288T27_CaseRhs;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L444F17L446T27_Case;
wire signed  [8:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L444F17L446T27_CaseLhs;
wire signed  [8:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L444F17L446T27_CaseRhs;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L306F17L309T27_Case;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L306F17L309T27_CaseLhs;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L306F17L309T27_CaseRhs;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L310F17L313T27_Case;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L310F17L313T27_CaseLhs;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L310F17L313T27_CaseRhs;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L314F17L317T27_Case;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L314F17L317T27_CaseLhs;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L314F17L317T27_CaseRhs;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L318F17L321T27_Case;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L318F17L321T27_CaseLhs;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L318F17L321T27_CaseRhs;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L322F17L325T27_Case;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L322F17L325T27_CaseLhs;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L322F17L325T27_CaseRhs;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L326F17L329T27_Case;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L326F17L329T27_CaseLhs;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L326F17L329T27_CaseRhs;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L447F17L450T27_Case;
wire signed  [8:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L447F17L450T27_CaseLhs;
wire signed  [8:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L447F17L450T27_CaseRhs;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L451F17L454T27_Case;
wire signed  [8:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L451F17L454T27_CaseLhs;
wire signed  [8:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L451F17L454T27_CaseRhs;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L455F17L459T27_Case;
wire signed  [8:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L455F17L459T27_CaseLhs;
wire signed  [8:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L455F17L459T27_CaseRhs;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L460F17L464T27_Case;
wire signed  [8:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L460F17L464T27_CaseLhs;
wire signed  [8:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L460F17L464T27_CaseRhs;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L465F17L467T27_Case;
wire signed  [8:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L465F17L467T27_CaseLhs;
wire signed  [8:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L465F17L467T27_CaseRhs;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L468F17L470T27_Case;
wire signed  [8:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L468F17L470T27_CaseLhs;
wire signed  [8:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L468F17L470T27_CaseRhs;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L471F17L473T27_Case;
wire signed  [8:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L471F17L473T27_CaseLhs;
wire signed  [8:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L471F17L473T27_CaseRhs;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L344F17T47_Expr;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L344F17T47_ExprLhs;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L344F17T47_ExprRhs;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L348F21L350T31_Case;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L348F21L350T31_CaseLhs;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L348F21L350T31_CaseRhs;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L351F21L362T31_Case;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L351F21L362T31_CaseLhs;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L351F21L362T31_CaseRhs;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L363F21L373T31_Case;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L363F21L373T31_CaseLhs;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L363F21L373T31_CaseRhs;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L364F25L372T26_RISCVModule_L366F29L368T39_Case;
wire signed  [6:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L364F25L372T26_RISCVModule_L366F29L368T39_CaseLhs;
wire signed  [6:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L364F25L372T26_RISCVModule_L366F29L368T39_CaseRhs;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L374F21L384T31_Case;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L374F21L384T31_CaseLhs;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L374F21L384T31_CaseRhs;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L375F25L383T26_RISCVModule_L377F29L379T39_Case;
wire signed  [5:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L375F25L383T26_RISCVModule_L377F29L379T39_CaseLhs;
wire signed  [5:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L375F25L383T26_RISCVModule_L377F29L379T39_CaseRhs;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L394F41T51_Expr;
wire signed  [6:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L394F41T51_ExprLhs;
wire signed  [6:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L394F41T51_ExprRhs;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L400F25L402T35_Case;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L400F25L402T35_CaseLhs;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L400F25L402T35_CaseRhs;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L403F25L405T35_Case;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L403F25L405T35_CaseLhs;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L403F25L405T35_CaseRhs;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L406F25L408T35_Case;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L406F25L408T35_CaseLhs;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L406F25L408T35_CaseRhs;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L409F25L411T35_Case;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L409F25L411T35_CaseLhs;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L409F25L411T35_CaseRhs;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L412F25L414T35_Case;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L412F25L414T35_CaseLhs;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L412F25L414T35_CaseRhs;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L415F25L417T35_Case;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L415F25L417T35_CaseLhs;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L415F25L417T35_CaseRhs;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L623F17L625T27_Case;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L623F17L625T27_CaseLhs;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L623F17L625T27_CaseRhs;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_MemStage_RISCVModule_L488F9L516T10_RISCVModule_L490F13L515T14_RISCVModule_L493F17L514T18_RISCVModule_L496F21L513T22_RISCVModule_L498F25L500T35_Case;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_MemStage_RISCVModule_L488F9L516T10_RISCVModule_L490F13L515T14_RISCVModule_L493F17L514T18_RISCVModule_L496F21L513T22_RISCVModule_L498F25L500T35_CaseLhs;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_MemStage_RISCVModule_L488F9L516T10_RISCVModule_L490F13L515T14_RISCVModule_L493F17L514T18_RISCVModule_L496F21L513T22_RISCVModule_L498F25L500T35_CaseRhs;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_MemStage_RISCVModule_L488F9L516T10_RISCVModule_L490F13L515T14_RISCVModule_L493F17L514T18_RISCVModule_L496F21L513T22_RISCVModule_L501F25L503T35_Case;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_MemStage_RISCVModule_L488F9L516T10_RISCVModule_L490F13L515T14_RISCVModule_L493F17L514T18_RISCVModule_L496F21L513T22_RISCVModule_L501F25L503T35_CaseLhs;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_MemStage_RISCVModule_L488F9L516T10_RISCVModule_L490F13L515T14_RISCVModule_L493F17L514T18_RISCVModule_L496F21L513T22_RISCVModule_L501F25L503T35_CaseRhs;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_MemStage_RISCVModule_L488F9L516T10_RISCVModule_L490F13L515T14_RISCVModule_L493F17L514T18_RISCVModule_L496F21L513T22_RISCVModule_L504F25L506T35_Case;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_MemStage_RISCVModule_L488F9L516T10_RISCVModule_L490F13L515T14_RISCVModule_L493F17L514T18_RISCVModule_L496F21L513T22_RISCVModule_L504F25L506T35_CaseLhs;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_MemStage_RISCVModule_L488F9L516T10_RISCVModule_L490F13L515T14_RISCVModule_L493F17L514T18_RISCVModule_L496F21L513T22_RISCVModule_L504F25L506T35_CaseRhs;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_MemStage_RISCVModule_L488F9L516T10_RISCVModule_L490F13L515T14_RISCVModule_L493F17L514T18_RISCVModule_L496F21L513T22_RISCVModule_L507F25L509T35_Case;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_MemStage_RISCVModule_L488F9L516T10_RISCVModule_L490F13L515T14_RISCVModule_L493F17L514T18_RISCVModule_L496F21L513T22_RISCVModule_L507F25L509T35_CaseLhs;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_MemStage_RISCVModule_L488F9L516T10_RISCVModule_L490F13L515T14_RISCVModule_L493F17L514T18_RISCVModule_L496F21L513T22_RISCVModule_L507F25L509T35_CaseRhs;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_MemStage_RISCVModule_L488F9L516T10_RISCVModule_L490F13L515T14_RISCVModule_L493F17L514T18_RISCVModule_L496F21L513T22_RISCVModule_L510F25L512T35_Case;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_MemStage_RISCVModule_L488F9L516T10_RISCVModule_L490F13L515T14_RISCVModule_L493F17L514T18_RISCVModule_L496F21L513T22_RISCVModule_L510F25L512T35_CaseLhs;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_MemStage_RISCVModule_L488F9L516T10_RISCVModule_L490F13L515T14_RISCVModule_L493F17L514T18_RISCVModule_L496F21L513T22_RISCVModule_L510F25L512T35_CaseRhs;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L626F17L628T27_Case;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L626F17L628T27_CaseLhs;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L626F17L628T27_CaseRhs;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L629F17L631T27_Case;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L629F17L631T27_CaseLhs;
wire signed  [4:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L629F17L631T27_CaseRhs;
wire  RISCVModule_L85F32T58_Expr;
wire signed  [4:1] RISCVModule_L85F32T58_ExprLhs;
wire signed  [4:1] RISCVModule_L85F32T58_ExprRhs;
wire  RISCVModule_L85F63T90_Expr;
wire signed  [4:1] RISCVModule_L85F63T90_ExprLhs;
wire signed  [4:1] RISCVModule_L85F63T90_ExprRhs;
wire  RISCVModule_L86F33T60_Expr;
wire signed  [4:1] RISCVModule_L86F33T60_ExprLhs;
wire signed  [4:1] RISCVModule_L86F33T60_ExprRhs;
wire  RISCVModule_L90F13L106T14_RISCVModule_L92F21T47_Expr;
wire signed  [4:1] RISCVModule_L90F13L106T14_RISCVModule_L92F21T47_ExprLhs;
wire signed  [4:1] RISCVModule_L90F13L106T14_RISCVModule_L92F21T47_ExprRhs;
wire  RISCVModule_L109F33T61_Expr;
wire signed  [4:1] RISCVModule_L109F33T61_ExprLhs;
wire signed  [4:1] RISCVModule_L109F33T61_ExprRhs;
wire  RISCVModule_L521F37T79_Expr;
wire signed  [3:1] RISCVModule_L521F37T79_ExprLhs;
wire signed  [3:1] RISCVModule_L521F37T79_ExprRhs;
reg  [32:1] RISCVModule_L115F31T90_Lookup = 32'b00000000000000000000000000000000;
reg  [5:1] RISCVModule_L117F33T95_Lookup = 5'b00000;
reg  [32:1] RISCVModule_L122F31T90_Lookup = 32'b00000000000000000000000000000000;
reg  [33:1] RISCVModule_L520F39T117_Lookup = 33'b000000000000000000000000000000000;
reg  [32:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L213F40T57_Lookup = 32'b00000000000000000000000000000000;
reg  [32:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L216F40T57_Lookup = 32'b00000000000000000000000000000000;
reg  [32:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L262F40T57_Lookup = 32'b00000000000000000000000000000000;
reg  [32:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L265F40T57_Lookup = 32'b00000000000000000000000000000000;
wire  RISCVModule_L115F31T90_LookupMultiplexerAddress;
wire  [32:1] RISCVModule_L115F31T90_Lookup1;
wire  [32:1] RISCVModule_L115F31T90_Lookup2;
wire  RISCVModule_L117F33T95_LookupMultiplexerAddress;
wire  [5:1] RISCVModule_L117F33T95_Lookup1;
wire  [5:1] RISCVModule_L117F33T95_Lookup2;
wire  RISCVModule_L122F31T90_LookupMultiplexerAddress;
wire  [32:1] RISCVModule_L122F31T90_Lookup1;
wire  [32:1] RISCVModule_L122F31T90_Lookup2;
wire  RISCVModule_L520F39T117_LookupMultiplexerAddress;
wire  [33:1] RISCVModule_L520F39T117_Lookup1;
wire  [33:1] RISCVModule_L520F39T117_Lookup2;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L213F40T57_LookupMultiplexerAddress;
wire  [32:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L213F40T57_Lookup1;
wire  [32:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L213F40T57_Lookup2;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L216F40T57_LookupMultiplexerAddress;
wire  [32:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L216F40T57_Lookup1;
wire  [32:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L216F40T57_Lookup2;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L262F40T57_LookupMultiplexerAddress;
wire  [32:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L262F40T57_Lookup1;
wire  [32:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L262F40T57_Lookup2;
wire  RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L265F40T57_LookupMultiplexerAddress;
wire  [32:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L265F40T57_Lookup1;
wire  [32:1] RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L265F40T57_Lookup2;
integer State_CSR_Iterator;
reg [32:1] State_CSR [0 : 11];
initial
begin
	$readmemh("Recursion_TopLevel_QuSoCModule_CPU_State_CSR.hex", State_CSR);
end
integer NextState_CSR_Iterator;
reg [32:1] NextState_CSR [0 : 11];
initial
begin
	for (NextState_CSR_Iterator = 0; NextState_CSR_Iterator < 12; NextState_CSR_Iterator = NextState_CSR_Iterator + 1)
		NextState_CSR[NextState_CSR_Iterator] = 0;
end
always @(posedge BoardSignals_Clock)
begin
if ( BoardSignals_Reset == 1 ) begin
State_State <= State_StateDefault;
State_Instruction <= State_InstructionDefault;
State_WBDataReady <= State_WBDataReadyDefault;
State_WBData <= State_WBDataDefault;
State_PC <= State_PCDefault;
State_PCOffset <= State_PCOffsetDefault;
State_InstIRQ <= State_InstIRQDefault;
end
else begin
State_State <= NextState_State;
State_Instruction <= NextState_Instruction;
State_WBDataReady <= NextState_WBDataReady;
State_WBData <= NextState_WBData;
State_PC <= NextState_PC;
State_PCOffset <= NextState_PCOffset;
State_InstIRQ <= NextState_InstIRQ;
end
end
always @(posedge BoardSignals_Clock)
begin
if ( BoardSignals_Reset == 1 ) begin
for (State_CSR_Iterator = 0; State_CSR_Iterator < 12; State_CSR_Iterator = State_CSR_Iterator + 1)
begin
State_CSR[State_CSR_Iterator] <= State_CSRDefault;
end
end
else begin
for (State_CSR_Iterator = 0; State_CSR_Iterator < 12; State_CSR_Iterator = State_CSR_Iterator + 1)
begin
State_CSR[State_CSR_Iterator] <= NextState_CSR[State_CSR_Iterator];
end
end
end
assign RISCVModule_L82F35T68_Expr = RISCVModule_L82F35T68_ExprLhs == RISCVModule_L82F35T68_ExprRhs ? 1'b1 : 1'b0;
assign RISCVModule_L83F36T70_Expr = RISCVModule_L83F36T70_ExprLhs == RISCVModule_L83F36T70_ExprRhs ? 1'b1 : 1'b0;
assign RISCVModule_L115F31T65_Expr = RISCVModule_L115F31T65_ExprLhs == RISCVModule_L115F31T65_ExprRhs ? 1'b1 : 1'b0;
assign RISCVModule_L117F33T67_Expr = RISCVModule_L117F33T67_ExprLhs == RISCVModule_L117F33T67_ExprRhs ? 1'b1 : 1'b0;
assign RISCVModule_L118F26T52_Expr = RISCVModule_L118F26T52_ExprLhs == RISCVModule_L118F26T52_ExprRhs ? 1'b1 : 1'b0;
assign RISCVModule_L119F24T50_Expr = RISCVModule_L119F24T50_ExprLhs == RISCVModule_L119F24T50_ExprRhs ? 1'b1 : 1'b0;
assign RISCVModule_L122F31T65_Expr = RISCVModule_L122F31T65_ExprLhs == RISCVModule_L122F31T65_ExprRhs ? 1'b1 : 1'b0;
assign CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L188F17T79_Case = CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L188F17T79_CaseLhs == CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L188F17T79_CaseRhs ? 1'b1 : 1'b0;
assign CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L189F17T79_Case = CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L189F17T79_CaseLhs == CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L189F17T79_CaseRhs ? 1'b1 : 1'b0;
assign CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L190F17T79_Case = CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L190F17T79_CaseLhs == CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L190F17T79_CaseRhs ? 1'b1 : 1'b0;
assign CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L191F17T79_Case = CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L191F17T79_CaseLhs == CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L191F17T79_CaseRhs ? 1'b1 : 1'b0;
assign CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L192F17T79_Case = CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L192F17T79_CaseLhs == CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L192F17T79_CaseRhs ? 1'b1 : 1'b0;
assign CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L193F17T79_Case = CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L193F17T79_CaseLhs == CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L193F17T79_CaseRhs ? 1'b1 : 1'b0;
assign CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L194F17T79_Case = CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L194F17T79_CaseLhs == CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L194F17T79_CaseRhs ? 1'b1 : 1'b0;
assign CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L195F17T79_Case = CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L195F17T79_CaseLhs == CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L195F17T79_CaseRhs ? 1'b1 : 1'b0;
assign CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L196F17T79_Case = CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L196F17T79_CaseLhs == CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L196F17T79_CaseRhs ? 1'b1 : 1'b0;
assign CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L197F17T79_Case = CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L197F17T79_CaseLhs == CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L197F17T79_CaseRhs ? 1'b1 : 1'b0;
assign CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L198F17T79_Case = CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L198F17T79_CaseLhs == CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L198F17T79_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L336F23T57_Expr = RISCVModule_L336F23T57_ExprLhs >= RISCVModule_L336F23T57_ExprRhs ? 1'b1 : 1'b0;
assign RISCVModule_L336F61T96_Expr = RISCVModule_L336F61T96_ExprLhs <= RISCVModule_L336F61T96_ExprRhs ? 1'b1 : 1'b0;
assign RISCVModule_L338F23T34_Expr = RISCVModule_L338F23T34_ExprLhs != RISCVModule_L338F23T34_ExprRhs ? 1'b1 : 1'b0;
assign RISCVModule_L338F38T53_Expr = RISCVModule_L338F38T53_ExprLhs != RISCVModule_L338F38T53_ExprRhs ? 1'b1 : 1'b0;
assign RISCVModule_L340F26T61_Expr = RISCVModule_L340F26T61_ExprLhs != RISCVModule_L340F26T61_ExprRhs ? 1'b1 : 1'b0;
assign RISCVModule_L520F39T72_Expr = RISCVModule_L520F39T72_ExprLhs == RISCVModule_L520F39T72_ExprRhs ? 1'b1 : 1'b0;
assign RISCVModule_L526F22T52_Expr = RISCVModule_L526F22T52_ExprLhs == RISCVModule_L526F22T52_ExprRhs ? 1'b1 : 1'b0;
assign RISCVModule_L526F56T91_Expr = RISCVModule_L526F56T91_ExprLhs == RISCVModule_L526F56T91_ExprRhs ? 1'b1 : 1'b0;
assign RISCVModule_L526F95T130_Expr = RISCVModule_L526F95T130_ExprLhs == RISCVModule_L526F95T130_ExprRhs ? 1'b1 : 1'b0;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L610F17L613T27_Case = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L610F17L613T27_CaseLhs == RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L610F17L613T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L614F17L616T27_Case = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L614F17L616T27_CaseLhs == RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L614F17L616T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L617F17L619T27_Case = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L617F17L619T27_CaseLhs == RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L617F17L619T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L620F17L622T27_Case = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L620F17L622T27_CaseLhs == RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L620F17L622T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L438F17L440T27_Case = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L438F17L440T27_CaseLhs == RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L438F17L440T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L209F17L211T27_Case = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L209F17L211T27_CaseLhs == RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L209F17L211T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L212F17L214T27_Case = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L212F17L214T27_CaseLhs == RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L212F17L214T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L215F17L217T27_Case = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L215F17L217T27_CaseLhs == RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L215F17L217T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L218F17L220T27_Case = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L218F17L220T27_CaseLhs == RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L218F17L220T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L221F17L223T27_Case = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L221F17L223T27_CaseLhs == RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L221F17L223T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L224F17L226T27_Case = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L224F17L226T27_CaseLhs == RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L224F17L226T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L227F17L229T27_Case = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L227F17L229T27_CaseLhs == RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L227F17L229T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L230F17L239T27_Case = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L230F17L239T27_CaseLhs == RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L230F17L239T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L441F17L443T27_Case = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L441F17L443T27_CaseLhs == RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L441F17L443T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L251F17L260T27_Case = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L251F17L260T27_CaseLhs == RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L251F17L260T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L261F17L263T27_Case = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L261F17L263T27_CaseLhs == RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L261F17L263T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L264F17L266T27_Case = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L264F17L266T27_CaseLhs == RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L264F17L266T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L267F17L269T27_Case = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L267F17L269T27_CaseLhs == RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L267F17L269T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L270F17L272T27_Case = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L270F17L272T27_CaseLhs == RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L270F17L272T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L273F17L275T27_Case = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L273F17L275T27_CaseLhs == RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L273F17L275T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L276F17L278T27_Case = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L276F17L278T27_CaseLhs == RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L276F17L278T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L279F17L288T27_Case = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L279F17L288T27_CaseLhs == RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L279F17L288T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L444F17L446T27_Case = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L444F17L446T27_CaseLhs == RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L444F17L446T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L306F17L309T27_Case = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L306F17L309T27_CaseLhs == RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L306F17L309T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L310F17L313T27_Case = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L310F17L313T27_CaseLhs == RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L310F17L313T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L314F17L317T27_Case = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L314F17L317T27_CaseLhs == RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L314F17L317T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L318F17L321T27_Case = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L318F17L321T27_CaseLhs == RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L318F17L321T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L322F17L325T27_Case = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L322F17L325T27_CaseLhs == RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L322F17L325T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L326F17L329T27_Case = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L326F17L329T27_CaseLhs == RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L326F17L329T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L447F17L450T27_Case = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L447F17L450T27_CaseLhs == RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L447F17L450T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L451F17L454T27_Case = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L451F17L454T27_CaseLhs == RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L451F17L454T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L455F17L459T27_Case = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L455F17L459T27_CaseLhs == RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L455F17L459T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L460F17L464T27_Case = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L460F17L464T27_CaseLhs == RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L460F17L464T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L465F17L467T27_Case = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L465F17L467T27_CaseLhs == RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L465F17L467T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L468F17L470T27_Case = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L468F17L470T27_CaseLhs == RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L468F17L470T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L471F17L473T27_Case = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L471F17L473T27_CaseLhs == RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L471F17L473T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L344F17T47_Expr = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L344F17T47_ExprLhs == RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L344F17T47_ExprRhs ? 1'b1 : 1'b0;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L348F21L350T31_Case = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L348F21L350T31_CaseLhs == RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L348F21L350T31_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L351F21L362T31_Case = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L351F21L362T31_CaseLhs == RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L351F21L362T31_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L363F21L373T31_Case = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L363F21L373T31_CaseLhs == RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L363F21L373T31_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L364F25L372T26_RISCVModule_L366F29L368T39_Case = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L364F25L372T26_RISCVModule_L366F29L368T39_CaseLhs == RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L364F25L372T26_RISCVModule_L366F29L368T39_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L374F21L384T31_Case = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L374F21L384T31_CaseLhs == RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L374F21L384T31_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L375F25L383T26_RISCVModule_L377F29L379T39_Case = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L375F25L383T26_RISCVModule_L377F29L379T39_CaseLhs == RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L375F25L383T26_RISCVModule_L377F29L379T39_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L394F41T51_Expr = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L394F41T51_ExprLhs != RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L394F41T51_ExprRhs ? 1'b1 : 1'b0;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L400F25L402T35_Case = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L400F25L402T35_CaseLhs == RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L400F25L402T35_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L403F25L405T35_Case = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L403F25L405T35_CaseLhs == RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L403F25L405T35_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L406F25L408T35_Case = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L406F25L408T35_CaseLhs == RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L406F25L408T35_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L409F25L411T35_Case = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L409F25L411T35_CaseLhs == RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L409F25L411T35_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L412F25L414T35_Case = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L412F25L414T35_CaseLhs == RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L412F25L414T35_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L415F25L417T35_Case = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L415F25L417T35_CaseLhs == RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L415F25L417T35_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L623F17L625T27_Case = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L623F17L625T27_CaseLhs == RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L623F17L625T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_MemStage_RISCVModule_L488F9L516T10_RISCVModule_L490F13L515T14_RISCVModule_L493F17L514T18_RISCVModule_L496F21L513T22_RISCVModule_L498F25L500T35_Case = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_MemStage_RISCVModule_L488F9L516T10_RISCVModule_L490F13L515T14_RISCVModule_L493F17L514T18_RISCVModule_L496F21L513T22_RISCVModule_L498F25L500T35_CaseLhs == RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_MemStage_RISCVModule_L488F9L516T10_RISCVModule_L490F13L515T14_RISCVModule_L493F17L514T18_RISCVModule_L496F21L513T22_RISCVModule_L498F25L500T35_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_MemStage_RISCVModule_L488F9L516T10_RISCVModule_L490F13L515T14_RISCVModule_L493F17L514T18_RISCVModule_L496F21L513T22_RISCVModule_L501F25L503T35_Case = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_MemStage_RISCVModule_L488F9L516T10_RISCVModule_L490F13L515T14_RISCVModule_L493F17L514T18_RISCVModule_L496F21L513T22_RISCVModule_L501F25L503T35_CaseLhs == RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_MemStage_RISCVModule_L488F9L516T10_RISCVModule_L490F13L515T14_RISCVModule_L493F17L514T18_RISCVModule_L496F21L513T22_RISCVModule_L501F25L503T35_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_MemStage_RISCVModule_L488F9L516T10_RISCVModule_L490F13L515T14_RISCVModule_L493F17L514T18_RISCVModule_L496F21L513T22_RISCVModule_L504F25L506T35_Case = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_MemStage_RISCVModule_L488F9L516T10_RISCVModule_L490F13L515T14_RISCVModule_L493F17L514T18_RISCVModule_L496F21L513T22_RISCVModule_L504F25L506T35_CaseLhs == RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_MemStage_RISCVModule_L488F9L516T10_RISCVModule_L490F13L515T14_RISCVModule_L493F17L514T18_RISCVModule_L496F21L513T22_RISCVModule_L504F25L506T35_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_MemStage_RISCVModule_L488F9L516T10_RISCVModule_L490F13L515T14_RISCVModule_L493F17L514T18_RISCVModule_L496F21L513T22_RISCVModule_L507F25L509T35_Case = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_MemStage_RISCVModule_L488F9L516T10_RISCVModule_L490F13L515T14_RISCVModule_L493F17L514T18_RISCVModule_L496F21L513T22_RISCVModule_L507F25L509T35_CaseLhs == RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_MemStage_RISCVModule_L488F9L516T10_RISCVModule_L490F13L515T14_RISCVModule_L493F17L514T18_RISCVModule_L496F21L513T22_RISCVModule_L507F25L509T35_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_MemStage_RISCVModule_L488F9L516T10_RISCVModule_L490F13L515T14_RISCVModule_L493F17L514T18_RISCVModule_L496F21L513T22_RISCVModule_L510F25L512T35_Case = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_MemStage_RISCVModule_L488F9L516T10_RISCVModule_L490F13L515T14_RISCVModule_L493F17L514T18_RISCVModule_L496F21L513T22_RISCVModule_L510F25L512T35_CaseLhs == RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_MemStage_RISCVModule_L488F9L516T10_RISCVModule_L490F13L515T14_RISCVModule_L493F17L514T18_RISCVModule_L496F21L513T22_RISCVModule_L510F25L512T35_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L626F17L628T27_Case = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L626F17L628T27_CaseLhs == RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L626F17L628T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L629F17L631T27_Case = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L629F17L631T27_CaseLhs == RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L629F17L631T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L85F32T58_Expr = RISCVModule_L85F32T58_ExprLhs == RISCVModule_L85F32T58_ExprRhs ? 1'b1 : 1'b0;
assign RISCVModule_L85F63T90_Expr = RISCVModule_L85F63T90_ExprLhs == RISCVModule_L85F63T90_ExprRhs ? 1'b1 : 1'b0;
assign RISCVModule_L86F33T60_Expr = RISCVModule_L86F33T60_ExprLhs == RISCVModule_L86F33T60_ExprRhs ? 1'b1 : 1'b0;
assign RISCVModule_L90F13L106T14_RISCVModule_L92F21T47_Expr = RISCVModule_L90F13L106T14_RISCVModule_L92F21T47_ExprLhs == RISCVModule_L90F13L106T14_RISCVModule_L92F21T47_ExprRhs ? 1'b1 : 1'b0;
assign RISCVModule_L109F33T61_Expr = RISCVModule_L109F33T61_ExprLhs == RISCVModule_L109F33T61_ExprRhs ? 1'b1 : 1'b0;
assign RISCVModule_L521F37T79_Expr = RISCVModule_L521F37T79_ExprLhs != RISCVModule_L521F37T79_ExprRhs ? 1'b1 : 1'b0;
assign RISCVModule_L119F24T71_Expr = RISCVModule_L119F24T71_Expr_1 & RISCVModule_L119F24T71_Expr_2;
assign RISCVModule_L336F23T96_Expr = RISCVModule_L336F23T96_Expr_1 & RISCVModule_L336F23T96_Expr_2;
assign RISCVModule_L338F23T53_Expr = RISCVModule_L338F23T53_Expr_1 & RISCVModule_L338F23T53_Expr_2;
assign RISCVModule_L526F22T130_Expr = RISCVModule_L526F22T130_Expr_1 & RISCVModule_L526F22T130_Expr_2;
assign RISCVModule_L526F22T91_Expr = RISCVModule_L526F22T91_Expr_1 & RISCVModule_L526F22T91_Expr_2;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L315F25T42_Expr = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L315F25T42_Expr_1 | RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L315F25T42_Expr_2;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L319F25T42_Expr = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L319F25T42_Expr_1 | RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L319F25T42_Expr_2;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L407F57T89_Expr = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L407F57T89_Expr_1 | RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L407F57T89_Expr_2;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L410F57T85_Expr = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L410F57T85_Expr_1 | RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L410F57T85_Expr_2;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L413F57T90_Expr = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L413F57T90_Expr_1 & RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L413F57T90_Expr_2;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L413F81T90_Expr = ~RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L413F81T90_Expr_1;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L416F57T86_Expr = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L416F57T86_Expr_1 & RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L416F57T86_Expr_2;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L416F81T86_Expr = ~RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L416F81T86_Expr_1;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L549F17L564T18_RISCVModule_L550F25T40_Expr = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L549F17L564T18_RISCVModule_L550F25T40_Expr_1 & RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L549F17L564T18_RISCVModule_L550F25T40_Expr_2;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L549F17L564T18_RISCVModule_L551F21L558T22_DisableInterrupts_RISCVModule_L529F9L531T10_RISCVModule_L530F52T97_Expr = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L549F17L564T18_RISCVModule_L551F21L558T22_DisableInterrupts_RISCVModule_L529F9L531T10_RISCVModule_L530F52T97_Expr_1 & RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L549F17L564T18_RISCVModule_L551F21L558T22_DisableInterrupts_RISCVModule_L529F9L531T10_RISCVModule_L530F52T97_Expr_2;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L565F26T46_Expr = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L565F26T46_Expr_1 & RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L565F26T46_Expr_2;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L566F17L571T18_DisableInterrupts_RISCVModule_L529F9L531T10_RISCVModule_L530F52T97_Expr = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L566F17L571T18_DisableInterrupts_RISCVModule_L529F9L531T10_RISCVModule_L530F52T97_Expr_1 & RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L566F17L571T18_DisableInterrupts_RISCVModule_L529F9L531T10_RISCVModule_L530F52T97_Expr_2;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L573F17L576T18_EnableInterrupts_RISCVModule_L534F9L536T10_RISCVModule_L535F52T90_Expr = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L573F17L576T18_EnableInterrupts_RISCVModule_L534F9L536T10_RISCVModule_L535F52T90_Expr_1 | RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L573F17L576T18_EnableInterrupts_RISCVModule_L534F9L536T10_RISCVModule_L535F52T90_Expr_2;
assign RISCVModule_L85F32T103_Expr = RISCVModule_L85F32T103_Expr_1 | RISCVModule_L85F32T103_Expr_2;
assign RISCVModule_L85F63T102_Expr = RISCVModule_L85F63T102_Expr_1 & RISCVModule_L85F63T102_Expr_2;
assign RISCVModule_L86F33T73_Expr = RISCVModule_L86F33T73_Expr_1 & RISCVModule_L86F33T73_Expr_2;
assign RISCVModule_L519F41T69_Expr = RISCVModule_L519F41T69_Expr_1 + RISCVModule_L519F41T69_Expr_2;
assign RISCVModule_L520F92T117_Expr = RISCVModule_L520F92T117_Expr_1 + RISCVModule_L520F92T117_Expr_2;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L453F40T62_Expr = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L453F40T62_Expr_1 + RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L453F40T62_Expr_2;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F74T96_Expr = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F74T96_Expr_1 + RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F74T96_Expr_2;
assign RISCVModule_L90F13L106T14_RISCVModule_L97F17L99T18_RISCVModule_L98F31T53_Expr = RISCVModule_L90F13L106T14_RISCVModule_L97F17L99T18_RISCVModule_L98F31T53_Expr_1 + RISCVModule_L90F13L106T14_RISCVModule_L97F17L99T18_RISCVModule_L98F31T53_Expr_2;
assign RISCVModule_L90F13L106T14_RISCVModule_L101F17L103T18_RISCVModule_L102F31T53_Expr = RISCVModule_L90F13L106T14_RISCVModule_L101F17L103T18_RISCVModule_L102F31T53_Expr_1 + RISCVModule_L90F13L106T14_RISCVModule_L101F17L103T18_RISCVModule_L102F31T53_Expr_2;
Recursion_TopLevel_QuSoCModule_CPU_RISCVModule_ID Recursion_TopLevel_QuSoCModule_CPU_RISCVModule_ID
(
// [BEGIN USER MAP FOR ID]
// [END USER MAP FOR ID]
	.Instruction (IDInstructionID_InstructionHardLink),
	.OpCode (IDOpCodeID_OpCodeHardLink),
	.RD (IDRDID_RDHardLink),
	.RS1 (IDRS1ID_RS1HardLink),
	.RS2 (IDRS2ID_RS2HardLink),
	.Funct3 (IDFunct3ID_Funct3HardLink),
	.Funct7 (IDFunct7ID_Funct7HardLink),
	.RTypeImm (IDRTypeImmID_RTypeImmHardLink),
	.ITypeImm (IDITypeImmID_ITypeImmHardLink),
	.STypeImm (IDSTypeImmID_STypeImmHardLink),
	.BTypeImm (IDBTypeImmID_BTypeImmHardLink),
	.UTypeImm (IDUTypeImmID_UTypeImmHardLink),
	.JTypeImm (IDJTypeImmID_JTypeImmHardLink),
	.SHAMT (IDSHAMTID_SHAMTHardLink),
	.SHARITH (IDSHARITHID_SHARITHHardLink),
	.SUB (IDSUBID_SUBHardLink),
	.OpTypeCode (IDOpTypeCodeID_OpTypeCodeHardLink),
	.OPIMMCode (IDOPIMMCodeID_OPIMMCodeHardLink),
	.OPCode (IDOPCodeID_OPCodeHardLink),
	.BranchTypeCode (IDBranchTypeCodeID_BranchTypeCodeHardLink),
	.LoadTypeCode (IDLoadTypeCodeID_LoadTypeCodeHardLink),
	.SysTypeCode (IDSysTypeCodeID_SysTypeCodeHardLink),
	.RetTypeCode (IDRetTypeCodeID_RetTypeCodeHardLink),
	.IRQTypeCode (IDIRQTypeCodeID_IRQTypeCodeHardLink),
	.SystemCode (IDSystemCodeID_SystemCodeHardLink),
	.CSRAddress (IDCSRAddressID_CSRAddressHardLink)

);
Recursion_TopLevel_QuSoCModule_CPU_RISCVModule_Regs Recursion_TopLevel_QuSoCModule_CPU_RISCVModule_Regs
(
// [BEGIN USER MAP FOR Regs]
// [END USER MAP FOR Regs]
	.BoardSignals_Clock (BoardSignals_Clock),
	.BoardSignals_Reset (BoardSignals_Reset),
	.BoardSignals_Running (BoardSignals_Running),
	.BoardSignals_Starting (BoardSignals_Starting),
	.BoardSignals_Started (BoardSignals_Started),
	.Read (RegsReadRegs_ReadHardLink),
	.RS1Addr (RegsRS1AddrRegs_RS1AddrHardLink),
	.RS2Addr (RegsRS2AddrRegs_RS2AddrHardLink),
	.RD (RegsRDRegs_RDHardLink),
	.WE (RegsWERegs_WEHardLink),
	.WriteData (RegsWriteDataRegs_WriteDataHardLink),
	.RS1 (RegsRS1Regs_RS1HardLink),
	.RS2 (RegsRS2Regs_RS2HardLink),
	.Ready (RegsReadyRegs_ReadyHardLink)

);
Recursion_TopLevel_QuSoCModule_CPU_RISCVModule_ALU Recursion_TopLevel_QuSoCModule_CPU_RISCVModule_ALU
(
// [BEGIN USER MAP FOR ALU]
// [END USER MAP FOR ALU]
	.Op1 (ALUOp1ALU_Op1HardLink),
	.Op2 (ALUOp2ALU_Op2HardLink),
	.SHAMT (ALUSHAMTALU_SHAMTHardLink),
	.ADD (ALUADDALU_ADDHardLink),
	.SUB (ALUSUBALU_SUBHardLink),
	.resAND (ALUresANDALU_resANDHardLink),
	.resOR (ALUresORALU_resORHardLink),
	.resXOR (ALUresXORALU_resXORHardLink),
	.SHLL (ALUSHLLALU_SHLLHardLink),
	.SHRL (ALUSHRLALU_SHRLHardLink),
	.SHRA (ALUSHRAALU_SHRAHardLink)

);
Recursion_TopLevel_QuSoCModule_CPU_RISCVModule_CMP Recursion_TopLevel_QuSoCModule_CPU_RISCVModule_CMP
(
// [BEGIN USER MAP FOR CMP]
// [END USER MAP FOR CMP]
	.Lhs (CMPLhsCMP_LhsHardLink),
	.Rhs (CMPRhsCMP_RhsHardLink),
	.EQ (CMPEQCMP_EQHardLink),
	.NE (CMPNECMP_NEHardLink),
	.GTU (CMPGTUCMP_GTUHardLink),
	.LTU (CMPLTUCMP_LTUHardLink),
	.GTS (CMPGTSCMP_GTSHardLink),
	.LTS (CMPLTSCMP_LTSHardLink)

);
always @*
begin
case (RISCVModule_L115F31T90_LookupMultiplexerAddress)
    'b0:
RISCVModule_L115F31T90_Lookup = RISCVModule_L115F31T90_Lookup1;
    'b1:
RISCVModule_L115F31T90_Lookup = RISCVModule_L115F31T90_Lookup2;
  default:
RISCVModule_L115F31T90_Lookup = 'b00000000000000000000000000000000;
endcase

end
always @*
begin
case (RISCVModule_L117F33T95_LookupMultiplexerAddress)
    'b0:
RISCVModule_L117F33T95_Lookup = RISCVModule_L117F33T95_Lookup1;
    'b1:
RISCVModule_L117F33T95_Lookup = RISCVModule_L117F33T95_Lookup2;
  default:
RISCVModule_L117F33T95_Lookup = 'b00000;
endcase

end
always @*
begin
case (RISCVModule_L122F31T90_LookupMultiplexerAddress)
    'b0:
RISCVModule_L122F31T90_Lookup = RISCVModule_L122F31T90_Lookup1;
    'b1:
RISCVModule_L122F31T90_Lookup = RISCVModule_L122F31T90_Lookup2;
  default:
RISCVModule_L122F31T90_Lookup = 'b00000000000000000000000000000000;
endcase

end
always @*
begin
case (RISCVModule_L520F39T117_LookupMultiplexerAddress)
    'b0:
RISCVModule_L520F39T117_Lookup = RISCVModule_L520F39T117_Lookup1;
    'b1:
RISCVModule_L520F39T117_Lookup = RISCVModule_L520F39T117_Lookup2;
  default:
RISCVModule_L520F39T117_Lookup = 'b000000000000000000000000000000000;
endcase

end
always @*
begin
case (RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L213F40T57_LookupMultiplexerAddress)
    'b0:
RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L213F40T57_Lookup = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L213F40T57_Lookup1;
    'b1:
RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L213F40T57_Lookup = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L213F40T57_Lookup2;
  default:
RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L213F40T57_Lookup = 'b00000000000000000000000000000000;
endcase

end
always @*
begin
case (RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L216F40T57_LookupMultiplexerAddress)
    'b0:
RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L216F40T57_Lookup = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L216F40T57_Lookup1;
    'b1:
RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L216F40T57_Lookup = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L216F40T57_Lookup2;
  default:
RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L216F40T57_Lookup = 'b00000000000000000000000000000000;
endcase

end
always @*
begin
case (RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L262F40T57_LookupMultiplexerAddress)
    'b0:
RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L262F40T57_Lookup = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L262F40T57_Lookup1;
    'b1:
RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L262F40T57_Lookup = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L262F40T57_Lookup2;
  default:
RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L262F40T57_Lookup = 'b00000000000000000000000000000000;
endcase

end
always @*
begin
case (RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L265F40T57_LookupMultiplexerAddress)
    'b0:
RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L265F40T57_Lookup = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L265F40T57_Lookup1;
    'b1:
RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L265F40T57_Lookup = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L265F40T57_Lookup2;
  default:
RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L265F40T57_Lookup = 'b00000000000000000000000000000000;
endcase

end
always @*
begin
CSRLookup_RISCVModule_L183F9L202T10_address = { {3{1'b0}}, CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L184F31T48_Expr }/*expand*/;
if ( CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L188F17T79_Case == 1 ) begin
CSRLookup_RISCVModule_L183F9L202T10_address = { {3{1'b0}}, CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L188F52T69_Expr }/*expand*/;
end
else if ( CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L189F17T79_Case == 1 ) begin
CSRLookup_RISCVModule_L183F9L202T10_address = { {3{1'b0}}, CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L189F52T67_Expr }/*expand*/;
end
else if ( CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L190F17T79_Case == 1 ) begin
CSRLookup_RISCVModule_L183F9L202T10_address = { {2{1'b0}}, CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L190F52T66_Expr }/*expand*/;
end
else if ( CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L191F17T79_Case == 1 ) begin
CSRLookup_RISCVModule_L183F9L202T10_address = { {2{1'b0}}, CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L191F52T67_Expr }/*expand*/;
end
else if ( CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L192F17T79_Case == 1 ) begin
CSRLookup_RISCVModule_L183F9L202T10_address = { {1{1'b0}}, CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L192F52T67_Expr }/*expand*/;
end
else if ( CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L193F17T79_Case == 1 ) begin
CSRLookup_RISCVModule_L183F9L202T10_address = { {1{1'b0}}, CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L193F52T64_Expr }/*expand*/;
end
else if ( CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L194F17T79_Case == 1 ) begin
CSRLookup_RISCVModule_L183F9L202T10_address = { {1{1'b0}}, CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L194F52T63_Expr }/*expand*/;
end
else if ( CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L195F17T79_Case == 1 ) begin
CSRLookup_RISCVModule_L183F9L202T10_address = { {1{1'b0}}, CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L195F52T65_Expr }/*expand*/;
end
else if ( CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L196F17T79_Case == 1 ) begin
CSRLookup_RISCVModule_L183F9L202T10_address = CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L196F52T64_Expr;
end
else if ( CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L197F17T79_Case == 1 ) begin
CSRLookup_RISCVModule_L183F9L202T10_address = CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L197F52T66_Expr;
end
else if ( CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L198F17T79_Case == 1 ) begin
CSRLookup_RISCVModule_L183F9L202T10_address = CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L198F52T63_Expr;
end

end
always @*
begin
for (NextState_CSR_Iterator = 0; NextState_CSR_Iterator < 12; NextState_CSR_Iterator = NextState_CSR_Iterator + 1)
begin
NextState_CSR[NextState_CSR_Iterator] = State_CSR[NextState_CSR_Iterator];
end
NextState_State = State_State;
NextState_Instruction = State_Instruction;
NextState_WBDataReady = State_WBDataReady;
NextState_WBData = State_WBData;
NextState_PC = State_PC;
NextState_PCOffset = State_PCOffset;
NextState_InstIRQ = State_InstIRQ;
if ( RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L610F17L613T27_Case == 1 ) begin
NextState_State = { {2{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L611F39T50_Expr }/*expand*/;
NextState_PC = Inputs_BaseAddress;
end
else if ( RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L614F17L616T27_Case == 1 ) begin
if ( Inputs_MemReady == 1 ) begin
NextState_State = { {1{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_InstructionFetchStage_RISCVModule_L585F9L591T10_RISCVModule_L587F13L590T14_RISCVModule_L588F35T46_Expr }/*expand*/;
NextState_Instruction = Inputs_MemReadData;
end
end
else if ( RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L617F17L619T27_Case == 1 ) begin
if ( Regs_Ready == 1 ) begin
NextState_State = { {1{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_InstructionDecodeStage_RISCVModule_L594F9L599T10_RISCVModule_L596F13L598T14_RISCVModule_L597F35T46_Expr }/*expand*/;
end
end
else if ( RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L620F17L622T27_Case == 1 ) begin
NextState_State = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L432F31T42_Expr;
NextState_WBDataReady = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L433F37T42_Expr;
NextState_PCOffset = InstructionOffset;
if ( RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L438F17L440T27_Case == 1 ) begin
NextState_WBDataReady = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L206F37T41_Expr;
if ( RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L209F17L211T27_Case == 1 ) begin
NextState_WBData = ALU_ADD;
end
else if ( RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L212F17L214T27_Case == 1 ) begin
NextState_WBData = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L213F40T57_Lookup;
end
else if ( RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L215F17L217T27_Case == 1 ) begin
NextState_WBData = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L216F40T57_Lookup;
end
else if ( RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L218F17L220T27_Case == 1 ) begin
NextState_WBData = ALU_resAND;
end
else if ( RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L221F17L223T27_Case == 1 ) begin
NextState_WBData = ALU_resOR;
end
else if ( RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L224F17L226T27_Case == 1 ) begin
NextState_WBData = ALU_resXOR;
end
else if ( RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L227F17L229T27_Case == 1 ) begin
NextState_WBData = ALU_SHLL;
end
else if ( RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L230F17L239T27_Case == 1 ) begin
if ( ID_SHARITH == 1 ) begin
NextState_WBData = ALU_SHRA;
end
else begin
NextState_WBData = ALU_SHRL;
end
end
else begin
NextState_State = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_Halt_RISCVModule_L173F9L180T10_RISCVModule_L175F31T44_Expr;
end
end
else if ( RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L441F17L443T27_Case == 1 ) begin
NextState_WBDataReady = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L248F37T41_Expr;
if ( RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L251F17L260T27_Case == 1 ) begin
if ( ID_SUB == 1 ) begin
NextState_WBData = ALU_SUB;
end
else begin
NextState_WBData = ALU_ADD;
end
end
else if ( RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L261F17L263T27_Case == 1 ) begin
NextState_WBData = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L262F40T57_Lookup;
end
else if ( RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L264F17L266T27_Case == 1 ) begin
NextState_WBData = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L265F40T57_Lookup;
end
else if ( RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L267F17L269T27_Case == 1 ) begin
NextState_WBData = ALU_resAND;
end
else if ( RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L270F17L272T27_Case == 1 ) begin
NextState_WBData = ALU_resOR;
end
else if ( RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L273F17L275T27_Case == 1 ) begin
NextState_WBData = ALU_resXOR;
end
else if ( RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L276F17L278T27_Case == 1 ) begin
NextState_WBData = ALU_SHLL;
end
else if ( RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L279F17L288T27_Case == 1 ) begin
if ( ID_SHARITH == 1 ) begin
NextState_WBData = ALU_SHRA;
end
else begin
NextState_WBData = ALU_SHRL;
end
end
else begin
NextState_State = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_Halt_RISCVModule_L173F9L180T10_RISCVModule_L175F31T44_Expr;
end
end
else if ( RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L444F17L446T27_Case == 1 ) begin
if ( RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L306F17L309T27_Case == 1 ) begin
if ( CMP_EQ == 1 ) begin
NextState_PCOffset = BranchOffset/*cast*/;
end
end
else if ( RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L310F17L313T27_Case == 1 ) begin
if ( CMP_NE == 1 ) begin
NextState_PCOffset = BranchOffset/*cast*/;
end
end
else if ( RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L314F17L317T27_Case == 1 ) begin
if ( RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L315F25T42_Expr == 1 ) begin
NextState_PCOffset = BranchOffset/*cast*/;
end
end
else if ( RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L318F17L321T27_Case == 1 ) begin
if ( RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L319F25T42_Expr == 1 ) begin
NextState_PCOffset = BranchOffset/*cast*/;
end
end
else if ( RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L322F17L325T27_Case == 1 ) begin
if ( CMP_LTS == 1 ) begin
NextState_PCOffset = BranchOffset/*cast*/;
end
end
else if ( RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L326F17L329T27_Case == 1 ) begin
if ( CMP_LTU == 1 ) begin
NextState_PCOffset = BranchOffset/*cast*/;
end
end
else begin
NextState_State = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_Halt_RISCVModule_L173F9L180T10_RISCVModule_L175F31T44_Expr;
end
end
else if ( RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L447F17L450T27_Case == 1 ) begin
NextState_WBDataReady = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L448F45T49_Expr;
NextState_WBData = ID_UTypeImm/*cast*/;
end
else if ( RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L451F17L454T27_Case == 1 ) begin
NextState_WBDataReady = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L452F45T49_Expr;
NextState_WBData = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L453F40T62_Expr[32:1]/*truncate*/;
end
else if ( RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L455F17L459T27_Case == 1 ) begin
NextState_WBDataReady = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L456F45T49_Expr;
NextState_WBData = NextSequentialPC[32:1]/*truncate*/;
NextState_PCOffset = ID_JTypeImm/*cast*/;
end
else if ( RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L460F17L464T27_Case == 1 ) begin
NextState_WBDataReady = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L461F45T49_Expr;
NextState_WBData = NextSequentialPC[32:1]/*truncate*/;
NextState_PCOffset = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F42T112_Source;
end
else if ( RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L465F17L467T27_Case == 1 ) begin
NextState_State = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L466F39T51_Expr;
end
else if ( RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L468F17L470T27_Case == 1 ) begin
NextState_State = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L469F39T51_Expr;
end
else if ( RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L471F17L473T27_Case == 1 ) begin
if ( RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L344F17T47_Expr == 1 ) begin
if ( RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L348F21L350T31_Case == 1 ) begin
NextState_State = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L349F43T53_Expr;
end
else if ( RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L351F21L362T31_Case == 1 ) begin
if ( HasMTVEC == 1 ) begin
NextState_InstIRQ = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L353F25L357T26_RISCVModule_L355F49T53_Expr;
NextState_State = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L353F25L357T26_RISCVModule_L356F47T58_Expr;
end
else begin
NextState_State = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L359F25L361T26_RISCVModule_L360F47T57_Expr;
end
end
else if ( RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L363F21L373T31_Case == 1 ) begin
if ( RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L364F25L372T26_RISCVModule_L366F29L368T39_Case == 1 ) begin
;
end
else begin
NextState_State = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L364F25L372T26_Halt_RISCVModule_L173F9L180T10_RISCVModule_L175F31T44_Expr;
end
end
else if ( RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L374F21L384T31_Case == 1 ) begin
if ( RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L375F25L383T26_RISCVModule_L377F29L379T39_Case == 1 ) begin
NextState_State = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L375F25L383T26_RISCVModule_L378F51T62_Expr;
end
else begin
NextState_State = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L375F25L383T26_Halt_RISCVModule_L173F9L180T10_RISCVModule_L175F31T44_Expr;
end
end
else begin
NextState_State = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_Halt_RISCVModule_L173F9L180T10_RISCVModule_L175F31T44_Expr;
end
end
else if ( IsCSR == 1 ) begin
NextState_State = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L392F35T46_Expr;
NextState_WBData = State_CSR[CSRAddress];
NextState_WBDataReady = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L394F41T51_Expr;
if ( CSRWE == 1 ) begin
if ( RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L400F25L402T35_Case == 1 ) begin
NextState_CSR[CSRAddress] = Regs_RS1;
end
else if ( RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L403F25L405T35_Case == 1 ) begin
NextState_CSR[CSRAddress] = CSRI;
end
else if ( RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L406F25L408T35_Case == 1 ) begin
NextState_CSR[CSRAddress] = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L407F57T89_Expr;
end
else if ( RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L409F25L411T35_Case == 1 ) begin
NextState_CSR[CSRAddress] = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L410F57T85_Expr;
end
else if ( RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L412F25L414T35_Case == 1 ) begin
NextState_CSR[CSRAddress] = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L413F57T90_Expr;
end
else if ( RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L415F25L417T35_Case == 1 ) begin
NextState_CSR[CSRAddress] = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L416F57T86_Expr;
end
else begin
NextState_State = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_Halt_RISCVModule_L173F9L180T10_RISCVModule_L175F31T44_Expr;
end
end
end
else begin
NextState_State = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L425F13L427T14_Halt_RISCVModule_L173F9L180T10_RISCVModule_L175F31T44_Expr;
end
end
else begin
NextState_State = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_Halt_RISCVModule_L173F9L180T10_RISCVModule_L175F31T44_Expr;
end
end
else if ( RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L623F17L625T27_Case == 1 ) begin
if ( Inputs_MemReady == 1 ) begin
NextState_State = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_MemStage_RISCVModule_L488F9L516T10_RISCVModule_L490F13L515T14_RISCVModule_L491F35T46_Expr;
if ( IsLoadOp == 1 ) begin
NextState_WBDataReady = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_MemStage_RISCVModule_L488F9L516T10_RISCVModule_L490F13L515T14_RISCVModule_L493F17L514T18_RISCVModule_L494F45T49_Expr;
if ( RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_MemStage_RISCVModule_L488F9L516T10_RISCVModule_L490F13L515T14_RISCVModule_L493F17L514T18_RISCVModule_L496F21L513T22_RISCVModule_L498F25L500T35_Case == 1 ) begin
NextState_WBData = LWData;
end
else if ( RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_MemStage_RISCVModule_L488F9L516T10_RISCVModule_L490F13L515T14_RISCVModule_L493F17L514T18_RISCVModule_L496F21L513T22_RISCVModule_L501F25L503T35_Case == 1 ) begin
NextState_WBData = LHData/*cast*/;
end
else if ( RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_MemStage_RISCVModule_L488F9L516T10_RISCVModule_L490F13L515T14_RISCVModule_L493F17L514T18_RISCVModule_L496F21L513T22_RISCVModule_L504F25L506T35_Case == 1 ) begin
NextState_WBData = LHUData;
end
else if ( RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_MemStage_RISCVModule_L488F9L516T10_RISCVModule_L490F13L515T14_RISCVModule_L493F17L514T18_RISCVModule_L496F21L513T22_RISCVModule_L507F25L509T35_Case == 1 ) begin
NextState_WBData = LBData/*cast*/;
end
else if ( RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_MemStage_RISCVModule_L488F9L516T10_RISCVModule_L490F13L515T14_RISCVModule_L493F17L514T18_RISCVModule_L496F21L513T22_RISCVModule_L510F25L512T35_Case == 1 ) begin
NextState_WBData = LBUData;
end
end
end
end
else if ( RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L626F17L628T27_Case == 1 ) begin
if ( PCMisaligned == 1 ) begin
NextState_State = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L541F13L543T14_Halt_RISCVModule_L173F9L180T10_RISCVModule_L175F31T44_Expr;
end
else begin
NextState_State = { {2{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L546F35T46_Expr }/*expand*/;
if ( State_InstIRQ == 1 ) begin
if ( RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L549F17L564T18_RISCVModule_L550F25T40_Expr == 1 ) begin
NextState_InstIRQ = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L549F17L564T18_RISCVModule_L551F21L558T22_RISCVModule_L553F45T50_Expr;
NextState_CSR[RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L549F17L564T18_RISCVModule_L551F21L558T22_RISCVModule_L554F39T57_Cast] = State_PC;
NextState_CSR[RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L549F17L564T18_RISCVModule_L551F21L558T22_RISCVModule_L555F39T59_Cast] = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L549F17L564T18_RISCVModule_L551F21L558T22_RISCVModule_L555F63T86_Cast;
NextState_CSR[RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L549F17L564T18_RISCVModule_L551F21L558T22_DisableInterrupts_RISCVModule_L529F9L531T10_RISCVModule_L530F27T48_Cast] = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L549F17L564T18_RISCVModule_L551F21L558T22_DisableInterrupts_RISCVModule_L529F9L531T10_RISCVModule_L530F52T97_Expr;
NextState_PC = State_CSR[RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L549F17L564T18_RISCVModule_L551F21L558T22_RISCVModule_L557F50T69_Cast];
end
else begin
NextState_State = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L549F17L564T18_RISCVModule_L560F21L563T22_Halt_RISCVModule_L173F9L180T10_RISCVModule_L175F31T44_Expr;
end
end
else if ( RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L565F26T46_Expr == 1 ) begin
NextState_CSR[RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L566F17L571T18_RISCVModule_L568F35T53_Cast] = internalNextPC[32:1]/*truncate*/;
NextState_CSR[RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L566F17L571T18_DisableInterrupts_RISCVModule_L529F9L531T10_RISCVModule_L530F27T48_Cast] = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L566F17L571T18_DisableInterrupts_RISCVModule_L529F9L531T10_RISCVModule_L530F52T97_Expr;
NextState_PC = State_CSR[RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L566F17L571T18_RISCVModule_L570F46T65_Cast];
end
else if ( MRET == 1 ) begin
NextState_PC = State_CSR[RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L573F17L576T18_RISCVModule_L574F46T64_Cast];
NextState_CSR[RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L573F17L576T18_EnableInterrupts_RISCVModule_L534F9L536T10_RISCVModule_L535F27T48_Cast] = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L573F17L576T18_EnableInterrupts_RISCVModule_L534F9L536T10_RISCVModule_L535F52T90_Expr;
end
else begin
NextState_PC = internalNextPC[32:1]/*truncate*/;
end
end
end
else if ( RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L629F17L631T27_Case == 1 ) begin
NextState_State = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_EStage_RISCVModule_L602F9L604T10_RISCVModule_L603F31T42_Expr;
end

end
always @*
begin
RISCVModule_L90F13L106T14_address = { {31{1'b0}}, RISCVModule_L90F13L106T14_RISCVModule_L91F32T33_Expr }/*expand*/;
if ( RISCVModule_L90F13L106T14_RISCVModule_L92F21T47_Expr == 1 ) begin
RISCVModule_L90F13L106T14_address = State_PC;
end
else if ( IsLoadOp == 1 ) begin
RISCVModule_L90F13L106T14_address = RISCVModule_L90F13L106T14_RISCVModule_L97F17L99T18_RISCVModule_L98F31T53_Expr[32:1]/*truncate*/;
end
else if ( IsStoreOp == 1 ) begin
RISCVModule_L90F13L106T14_address = RISCVModule_L90F13L106T14_RISCVModule_L101F17L103T18_RISCVModule_L102F31T53_Expr[32:1]/*truncate*/;
end

end
assign RISCVModule_L82F35T68_ExprLhs = { {1{1'b0}}, ID_OpTypeCode }/*expand*/;
assign RISCVModule_L82F35T68_ExprRhs = { {6{1'b0}}, RISCVModule_L82F52T68_Expr }/*expand*/;
assign RISCVModule_L83F36T70_ExprLhs = { {1{1'b0}}, ID_OpTypeCode }/*expand*/;
assign RISCVModule_L83F36T70_ExprRhs = { {2{1'b0}}, RISCVModule_L83F53T70_Expr }/*expand*/;
assign RISCVModule_L115F31T65_ExprLhs = { {1{1'b0}}, ID_OpTypeCode }/*expand*/;
assign RISCVModule_L115F31T65_ExprRhs = { {3{1'b0}}, RISCVModule_L115F48T65_Expr }/*expand*/;
assign RISCVModule_L117F33T67_ExprLhs = { {1{1'b0}}, ID_OpTypeCode }/*expand*/;
assign RISCVModule_L117F33T67_ExprRhs = { {3{1'b0}}, RISCVModule_L117F50T67_Expr }/*expand*/;
assign RISCVModule_L118F26T52_ExprLhs = { {1{1'b0}}, State_State }/*expand*/;
assign RISCVModule_L118F26T52_ExprRhs = { {2{1'b0}}, RISCVModule_L118F41T52_Expr }/*expand*/;
assign RISCVModule_L119F24T50_ExprLhs = { {1{1'b0}}, State_State }/*expand*/;
assign RISCVModule_L119F24T50_ExprRhs = { {1{1'b0}}, RISCVModule_L119F39T50_Expr }/*expand*/;
assign RISCVModule_L122F31T65_ExprLhs = { {1{1'b0}}, ID_OpTypeCode }/*expand*/;
assign RISCVModule_L122F31T65_ExprRhs = { {3{1'b0}}, RISCVModule_L122F48T65_Expr }/*expand*/;
assign CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L188F17T79_CaseLhs = { {1{1'b0}}, ID_CSRAddress }/*expand*/;
assign CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L188F17T79_CaseRhs = { {1{1'b0}}, CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L188F22T40_Expr }/*expand*/;
assign CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L189F17T79_CaseLhs = { {1{1'b0}}, ID_CSRAddress }/*expand*/;
assign CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L189F17T79_CaseRhs = { {1{1'b0}}, CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L189F22T38_Expr }/*expand*/;
assign CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L190F17T79_CaseLhs = { {1{1'b0}}, ID_CSRAddress }/*expand*/;
assign CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L190F17T79_CaseRhs = { {1{1'b0}}, CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L190F22T37_Expr }/*expand*/;
assign CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L191F17T79_CaseLhs = { {1{1'b0}}, ID_CSRAddress }/*expand*/;
assign CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L191F17T79_CaseRhs = { {1{1'b0}}, CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L191F22T38_Expr }/*expand*/;
assign CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L192F17T79_CaseLhs = { {1{1'b0}}, ID_CSRAddress }/*expand*/;
assign CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L192F17T79_CaseRhs = { {3{1'b0}}, CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L192F22T38_Expr }/*expand*/;
assign CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L193F17T79_CaseLhs = { {1{1'b0}}, ID_CSRAddress }/*expand*/;
assign CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L193F17T79_CaseRhs = { {3{1'b0}}, CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L193F22T35_Expr }/*expand*/;
assign CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L194F17T79_CaseLhs = { {1{1'b0}}, ID_CSRAddress }/*expand*/;
assign CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L194F17T79_CaseRhs = { {3{1'b0}}, CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L194F22T34_Expr }/*expand*/;
assign CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L195F17T79_CaseLhs = { {1{1'b0}}, ID_CSRAddress }/*expand*/;
assign CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L195F17T79_CaseRhs = { {3{1'b0}}, CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L195F22T36_Expr }/*expand*/;
assign CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L196F17T79_CaseLhs = { {1{1'b0}}, ID_CSRAddress }/*expand*/;
assign CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L196F17T79_CaseRhs = { {3{1'b0}}, CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L196F22T35_Expr }/*expand*/;
assign CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L197F17T79_CaseLhs = { {1{1'b0}}, ID_CSRAddress }/*expand*/;
assign CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L197F17T79_CaseRhs = { {3{1'b0}}, CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L197F22T37_Expr }/*expand*/;
assign CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L198F17T79_CaseLhs = { {1{1'b0}}, ID_CSRAddress }/*expand*/;
assign CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L198F17T79_CaseRhs = { {3{1'b0}}, CSRLookup_RISCVModule_L183F9L202T10_RISCVModule_L186F13L199T14_RISCVModule_L198F22T34_Expr }/*expand*/;
assign RISCVModule_L336F23T57_ExprLhs = { {1{1'b0}}, ID_SystemCode }/*expand*/;
assign RISCVModule_L336F23T57_ExprRhs = { {3{1'b0}}, RISCVModule_L336F40T57_Expr }/*expand*/;
assign RISCVModule_L336F61T96_ExprLhs = { {1{1'b0}}, ID_SystemCode }/*expand*/;
assign RISCVModule_L336F61T96_ExprRhs = { {1{1'b0}}, RISCVModule_L336F78T96_Expr }/*expand*/;
assign RISCVModule_L338F23T34_ExprLhs = { {1{1'b0}}, ID_RS1 }/*expand*/;
assign RISCVModule_L338F23T34_ExprRhs = { {5{1'b0}}, RISCVModule_L338F33T34_Expr }/*expand*/;
assign RISCVModule_L338F38T53_ExprLhs = { {1{1'b0}}, CSRAddress }/*expand*/;
assign RISCVModule_L338F38T53_ExprRhs = { {4{1'b0}}, RISCVModule_L338F52T53_Expr }/*expand*/;
assign RISCVModule_L340F26T61_ExprLhs = { {1{1'b0}}, RISCVModule_L340F26T56_Index }/*expand*/;
assign RISCVModule_L340F26T61_ExprRhs = { {32{1'b0}}, RISCVModule_L340F60T61_Expr }/*expand*/;
assign RISCVModule_L520F39T72_ExprLhs = { {1{1'b0}}, ID_OpTypeCode }/*expand*/;
assign RISCVModule_L520F39T72_ExprRhs = { {1{1'b0}}, RISCVModule_L520F56T72_Expr }/*expand*/;
assign RISCVModule_L526F22T52_ExprLhs = { {1{1'b0}}, ID_SystemCode }/*expand*/;
assign RISCVModule_L526F22T52_ExprRhs = { {3{1'b0}}, RISCVModule_L526F39T52_Expr }/*expand*/;
assign RISCVModule_L526F56T91_ExprLhs = { {1{1'b0}}, ID_SysTypeCode }/*expand*/;
assign RISCVModule_L526F56T91_ExprRhs = { {2{1'b0}}, RISCVModule_L526F74T91_Expr }/*expand*/;
assign RISCVModule_L526F95T130_ExprLhs = { {1{1'b0}}, ID_RetTypeCode }/*expand*/;
assign RISCVModule_L526F95T130_ExprRhs = { {1{1'b0}}, RISCVModule_L526F113T130_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L610F17L613T27_CaseLhs = { {1{1'b0}}, State_State }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L610F17L613T27_CaseRhs = { {3{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L610F22T36_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L614F17L616T27_CaseLhs = { {1{1'b0}}, State_State }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L614F17L616T27_CaseRhs = { {3{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L614F22T33_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L617F17L619T27_CaseLhs = { {1{1'b0}}, State_State }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L617F17L619T27_CaseRhs = { {2{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L617F22T33_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L620F17L622T27_CaseLhs = { {1{1'b0}}, State_State }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L620F17L622T27_CaseRhs = { {2{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L620F22T33_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L438F17L440T27_CaseLhs = { {1{1'b0}}, ID_OpTypeCode }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L438F17L440T27_CaseRhs = { {3{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L438F22T39_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L209F17L211T27_CaseLhs = { {1{1'b0}}, ID_OPIMMCode }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L209F17L211T27_CaseRhs = { {3{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L209F22T37_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L212F17L214T27_CaseLhs = { {1{1'b0}}, ID_OPIMMCode }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L212F17L214T27_CaseRhs = { {2{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L212F22T37_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L215F17L217T27_CaseLhs = { {1{1'b0}}, ID_OPIMMCode }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L215F17L217T27_CaseRhs = { {2{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L215F22T38_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L218F17L220T27_CaseLhs = { {1{1'b0}}, ID_OPIMMCode }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L218F17L220T27_CaseRhs = { {1{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L218F22T37_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L221F17L223T27_CaseLhs = { {1{1'b0}}, ID_OPIMMCode }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L221F17L223T27_CaseRhs = { {1{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L221F22T36_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L224F17L226T27_CaseLhs = { {1{1'b0}}, ID_OPIMMCode }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L224F17L226T27_CaseRhs = { {1{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L224F22T37_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L227F17L229T27_CaseLhs = { {1{1'b0}}, ID_OPIMMCode }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L227F17L229T27_CaseRhs = { {3{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L227F22T37_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L230F17L239T27_CaseLhs = { {1{1'b0}}, ID_OPIMMCode }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L230F17L239T27_CaseRhs = { {1{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L230F22T42_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L441F17L443T27_CaseLhs = { {1{1'b0}}, ID_OpTypeCode }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L441F17L443T27_CaseRhs = { {2{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L441F22T36_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L251F17L260T27_CaseLhs = { {1{1'b0}}, ID_OPCode }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L251F17L260T27_CaseRhs = { {3{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L251F22T37_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L261F17L263T27_CaseLhs = { {1{1'b0}}, ID_OPCode }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L261F17L263T27_CaseRhs = { {2{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L261F22T33_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L264F17L266T27_CaseLhs = { {1{1'b0}}, ID_OPCode }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L264F17L266T27_CaseRhs = { {2{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L264F22T34_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L267F17L269T27_CaseLhs = { {1{1'b0}}, ID_OPCode }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L267F17L269T27_CaseRhs = { {1{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L267F22T33_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L270F17L272T27_CaseLhs = { {1{1'b0}}, ID_OPCode }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L270F17L272T27_CaseRhs = { {1{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L270F22T32_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L273F17L275T27_CaseLhs = { {1{1'b0}}, ID_OPCode }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L273F17L275T27_CaseRhs = { {1{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L273F22T33_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L276F17L278T27_CaseLhs = { {1{1'b0}}, ID_OPCode }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L276F17L278T27_CaseRhs = { {3{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L276F22T33_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L279F17L288T27_CaseLhs = { {1{1'b0}}, ID_OPCode }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L279F17L288T27_CaseRhs = { {1{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L279F22T37_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L444F17L446T27_CaseLhs = { {1{1'b0}}, ID_OpTypeCode }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L444F17L446T27_CaseRhs = { {1{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L444F22T35_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L306F17L309T27_CaseLhs = { {1{1'b0}}, ID_BranchTypeCode }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L306F17L309T27_CaseRhs = { {3{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L306F22T40_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L310F17L313T27_CaseLhs = { {1{1'b0}}, ID_BranchTypeCode }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L310F17L313T27_CaseRhs = { {3{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L310F22T40_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L314F17L317T27_CaseLhs = { {1{1'b0}}, ID_BranchTypeCode }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L314F17L317T27_CaseRhs = { {1{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L314F22T40_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L318F17L321T27_CaseLhs = { {1{1'b0}}, ID_BranchTypeCode }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L318F17L321T27_CaseRhs = { {1{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L318F22T41_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L322F17L325T27_CaseLhs = { {1{1'b0}}, ID_BranchTypeCode }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L322F17L325T27_CaseRhs = { {1{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L322F22T40_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L326F17L329T27_CaseLhs = { {1{1'b0}}, ID_BranchTypeCode }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L326F17L329T27_CaseRhs = { {1{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L326F22T41_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L447F17L450T27_CaseLhs = { {1{1'b0}}, ID_OpTypeCode }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L447F17L450T27_CaseRhs = { {2{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L447F22T37_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L451F17L454T27_CaseLhs = { {1{1'b0}}, ID_OpTypeCode }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L451F17L454T27_CaseRhs = { {3{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L451F22T39_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L455F17L459T27_CaseLhs = { {1{1'b0}}, ID_OpTypeCode }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L455F17L459T27_CaseRhs = { {1{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L455F22T37_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L460F17L464T27_CaseLhs = { {1{1'b0}}, ID_OpTypeCode }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L460F17L464T27_CaseRhs = { {1{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L460F22T38_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L465F17L467T27_CaseLhs = { {1{1'b0}}, ID_OpTypeCode }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L465F17L467T27_CaseRhs = { {6{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L465F22T38_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L468F17L470T27_CaseLhs = { {1{1'b0}}, ID_OpTypeCode }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L468F17L470T27_CaseRhs = { {2{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L468F22T39_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L471F17L473T27_CaseLhs = { {1{1'b0}}, ID_OpTypeCode }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L471F17L473T27_CaseRhs = { {1{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L471F22T40_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L344F17T47_ExprLhs = { {1{1'b0}}, ID_SystemCode }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L344F17T47_ExprRhs = { {3{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L344F34T47_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L348F21L350T31_CaseLhs = { {1{1'b0}}, ID_SysTypeCode }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L348F21L350T31_CaseRhs = { {3{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L348F26T43_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L351F21L362T31_CaseLhs = { {1{1'b0}}, ID_SysTypeCode }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L351F21L362T31_CaseRhs = { {3{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L351F26T44_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L363F21L373T31_CaseLhs = { {1{1'b0}}, ID_SysTypeCode }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L363F21L373T31_CaseRhs = { {2{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L363F26T43_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L364F25L372T26_RISCVModule_L366F29L368T39_CaseLhs = { {1{1'b0}}, ID_RetTypeCode }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L364F25L372T26_RISCVModule_L366F29L368T39_CaseRhs = { {1{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L364F25L372T26_RISCVModule_L366F34T51_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L374F21L384T31_CaseLhs = { {1{1'b0}}, ID_SysTypeCode }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L374F21L384T31_CaseRhs = { {1{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L374F26T42_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L375F25L383T26_RISCVModule_L377F29L379T39_CaseLhs = { {1{1'b0}}, ID_IRQTypeCode }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L375F25L383T26_RISCVModule_L377F29L379T39_CaseRhs = { {1{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L345F13L389T14_RISCVModule_L346F17L388T18_RISCVModule_L375F25L383T26_RISCVModule_L377F34T50_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L394F41T51_ExprLhs = { {1{1'b0}}, ID_RD }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L394F41T51_ExprRhs = { {5{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L394F50T51_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L400F25L402T35_CaseLhs = { {1{1'b0}}, ID_SystemCode }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L400F25L402T35_CaseRhs = { {3{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L400F30T47_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L403F25L405T35_CaseLhs = { {1{1'b0}}, ID_SystemCode }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L403F25L405T35_CaseRhs = { {1{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L403F30T48_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L406F25L408T35_CaseLhs = { {1{1'b0}}, ID_SystemCode }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L406F25L408T35_CaseRhs = { {2{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L406F30T47_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L409F25L411T35_CaseLhs = { {1{1'b0}}, ID_SystemCode }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L409F25L411T35_CaseRhs = { {1{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L409F30T48_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L412F25L414T35_CaseLhs = { {1{1'b0}}, ID_SystemCode }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L412F25L414T35_CaseRhs = { {2{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L412F30T47_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L415F25L417T35_CaseLhs = { {1{1'b0}}, ID_SystemCode }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L415F25L417T35_CaseRhs = { {1{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L415F30T48_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L623F17L625T27_CaseLhs = { {1{1'b0}}, State_State }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L623F17L625T27_CaseRhs = { {1{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L623F22T34_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_MemStage_RISCVModule_L488F9L516T10_RISCVModule_L490F13L515T14_RISCVModule_L493F17L514T18_RISCVModule_L496F21L513T22_RISCVModule_L498F25L500T35_CaseLhs = { {1{1'b0}}, ID_LoadTypeCode }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_MemStage_RISCVModule_L488F9L516T10_RISCVModule_L490F13L515T14_RISCVModule_L493F17L514T18_RISCVModule_L496F21L513T22_RISCVModule_L498F25L500T35_CaseRhs = { {2{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_MemStage_RISCVModule_L488F9L516T10_RISCVModule_L490F13L515T14_RISCVModule_L493F17L514T18_RISCVModule_L496F21L513T22_RISCVModule_L498F30T46_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_MemStage_RISCVModule_L488F9L516T10_RISCVModule_L490F13L515T14_RISCVModule_L493F17L514T18_RISCVModule_L496F21L513T22_RISCVModule_L501F25L503T35_CaseLhs = { {1{1'b0}}, ID_LoadTypeCode }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_MemStage_RISCVModule_L488F9L516T10_RISCVModule_L490F13L515T14_RISCVModule_L493F17L514T18_RISCVModule_L496F21L513T22_RISCVModule_L501F25L503T35_CaseRhs = { {3{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_MemStage_RISCVModule_L488F9L516T10_RISCVModule_L490F13L515T14_RISCVModule_L493F17L514T18_RISCVModule_L496F21L513T22_RISCVModule_L501F30T46_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_MemStage_RISCVModule_L488F9L516T10_RISCVModule_L490F13L515T14_RISCVModule_L493F17L514T18_RISCVModule_L496F21L513T22_RISCVModule_L504F25L506T35_CaseLhs = { {1{1'b0}}, ID_LoadTypeCode }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_MemStage_RISCVModule_L488F9L516T10_RISCVModule_L490F13L515T14_RISCVModule_L493F17L514T18_RISCVModule_L496F21L513T22_RISCVModule_L504F25L506T35_CaseRhs = { {1{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_MemStage_RISCVModule_L488F9L516T10_RISCVModule_L490F13L515T14_RISCVModule_L493F17L514T18_RISCVModule_L496F21L513T22_RISCVModule_L504F30T47_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_MemStage_RISCVModule_L488F9L516T10_RISCVModule_L490F13L515T14_RISCVModule_L493F17L514T18_RISCVModule_L496F21L513T22_RISCVModule_L507F25L509T35_CaseLhs = { {1{1'b0}}, ID_LoadTypeCode }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_MemStage_RISCVModule_L488F9L516T10_RISCVModule_L490F13L515T14_RISCVModule_L493F17L514T18_RISCVModule_L496F21L513T22_RISCVModule_L507F25L509T35_CaseRhs = { {3{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_MemStage_RISCVModule_L488F9L516T10_RISCVModule_L490F13L515T14_RISCVModule_L493F17L514T18_RISCVModule_L496F21L513T22_RISCVModule_L507F30T46_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_MemStage_RISCVModule_L488F9L516T10_RISCVModule_L490F13L515T14_RISCVModule_L493F17L514T18_RISCVModule_L496F21L513T22_RISCVModule_L510F25L512T35_CaseLhs = { {1{1'b0}}, ID_LoadTypeCode }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_MemStage_RISCVModule_L488F9L516T10_RISCVModule_L490F13L515T14_RISCVModule_L493F17L514T18_RISCVModule_L496F21L513T22_RISCVModule_L510F25L512T35_CaseRhs = { {1{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_MemStage_RISCVModule_L488F9L516T10_RISCVModule_L490F13L515T14_RISCVModule_L493F17L514T18_RISCVModule_L496F21L513T22_RISCVModule_L510F30T47_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L626F17L628T27_CaseLhs = { {1{1'b0}}, State_State }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L626F17L628T27_CaseRhs = { {1{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L626F22T33_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L629F17L631T27_CaseLhs = { {1{1'b0}}, State_State }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L629F17L631T27_CaseRhs = { {1{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_RISCVModule_L629F22T32_Expr }/*expand*/;
assign RISCVModule_L85F32T58_ExprLhs = { {1{1'b0}}, State_State }/*expand*/;
assign RISCVModule_L85F32T58_ExprRhs = { {3{1'b0}}, RISCVModule_L85F47T58_Expr }/*expand*/;
assign RISCVModule_L85F63T90_ExprLhs = { {1{1'b0}}, State_State }/*expand*/;
assign RISCVModule_L85F63T90_ExprRhs = { {1{1'b0}}, RISCVModule_L85F78T90_Expr }/*expand*/;
assign RISCVModule_L86F33T60_ExprLhs = { {1{1'b0}}, State_State }/*expand*/;
assign RISCVModule_L86F33T60_ExprRhs = { {1{1'b0}}, RISCVModule_L86F48T60_Expr }/*expand*/;
assign RISCVModule_L90F13L106T14_RISCVModule_L92F21T47_ExprLhs = { {1{1'b0}}, State_State }/*expand*/;
assign RISCVModule_L90F13L106T14_RISCVModule_L92F21T47_ExprRhs = { {3{1'b0}}, RISCVModule_L90F13L106T14_RISCVModule_L92F36T47_Expr }/*expand*/;
assign RISCVModule_L109F33T61_ExprLhs = { {1{1'b0}}, State_State }/*expand*/;
assign RISCVModule_L109F33T61_ExprRhs = { {1{1'b0}}, RISCVModule_L109F48T61_Expr }/*expand*/;
assign RISCVModule_L521F37T79_ExprLhs = { {1{1'b0}}, RISCVModule_L521F37T74_Source }/*expand*/;
assign RISCVModule_L521F37T79_ExprRhs = { {2{1'b0}}, RISCVModule_L521F78T79_Expr }/*expand*/;
assign RISCVModule_L119F24T71_Expr_1 = RISCVModule_L119F24T50_Expr;
assign RISCVModule_L119F24T71_Expr_2 = State_WBDataReady;
assign RISCVModule_L336F23T96_Expr_1 = RISCVModule_L336F23T57_Expr;
assign RISCVModule_L336F23T96_Expr_2 = RISCVModule_L336F61T96_Expr;
assign RISCVModule_L338F23T53_Expr_1 = RISCVModule_L338F23T34_Expr;
assign RISCVModule_L338F23T53_Expr_2 = RISCVModule_L338F38T53_Expr;
assign RISCVModule_L526F22T130_Expr_1 = RISCVModule_L526F22T91_Expr;
assign RISCVModule_L526F22T130_Expr_2 = RISCVModule_L526F95T130_Expr;
assign RISCVModule_L526F22T91_Expr_1 = RISCVModule_L526F22T52_Expr;
assign RISCVModule_L526F22T91_Expr_2 = RISCVModule_L526F56T91_Expr;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L315F25T42_Expr_1 = CMP_GTS;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L315F25T42_Expr_2 = CMP_EQ;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L319F25T42_Expr_1 = CMP_GTU;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnBranch_RISCVModule_L297F9L334T10_RISCVModule_L304F13L333T14_RISCVModule_L319F25T42_Expr_2 = CMP_EQ;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L407F57T89_Expr_1 = State_CSR[CSRAddress];
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L407F57T89_Expr_2 = Regs_RS1;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L410F57T85_Expr_1 = State_CSR[CSRAddress];
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L410F57T85_Expr_2 = CSRI;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L413F57T90_Expr_1 = State_CSR[CSRAddress];
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L413F57T90_Expr_2 = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L413F81T90_Expr;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L413F81T90_Expr_1 = Regs_RS1;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L416F57T86_Expr_1 = State_CSR[CSRAddress];
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L416F57T86_Expr_2 = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L416F81T86_Expr;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnSystem_RISCVModule_L343F9L428T10_RISCVModule_L391F13L423T14_RISCVModule_L397F17L422T18_RISCVModule_L398F21L421T22_RISCVModule_L416F81T86_Expr_1 = CSRI;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L549F17L564T18_RISCVModule_L550F25T40_Expr_1 = MIE;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L549F17L564T18_RISCVModule_L550F25T40_Expr_2 = HasMTVEC;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L549F17L564T18_RISCVModule_L551F21L558T22_DisableInterrupts_RISCVModule_L529F9L531T10_RISCVModule_L530F52T97_Expr_1 = State_CSR[RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L549F17L564T18_RISCVModule_L551F21L558T22_DisableInterrupts_RISCVModule_L529F9L531T10_RISCVModule_L530F62T83_Cast];
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L549F17L564T18_RISCVModule_L551F21L558T22_DisableInterrupts_RISCVModule_L529F9L531T10_RISCVModule_L530F52T97_Expr_2 = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L549F17L564T18_RISCVModule_L551F21L558T22_DisableInterrupts_RISCVModule_L529F9L531T10_RISCVModule_L530F87T97_Expr;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L565F26T46_Expr_1 = MIE;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L565F26T46_Expr_2 = Inputs_ExtIRQ;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L566F17L571T18_DisableInterrupts_RISCVModule_L529F9L531T10_RISCVModule_L530F52T97_Expr_1 = State_CSR[RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L566F17L571T18_DisableInterrupts_RISCVModule_L529F9L531T10_RISCVModule_L530F62T83_Cast];
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L566F17L571T18_DisableInterrupts_RISCVModule_L529F9L531T10_RISCVModule_L530F52T97_Expr_2 = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L566F17L571T18_DisableInterrupts_RISCVModule_L529F9L531T10_RISCVModule_L530F87T97_Expr;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L573F17L576T18_EnableInterrupts_RISCVModule_L534F9L536T10_RISCVModule_L535F52T90_Expr_1 = State_CSR[RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L573F17L576T18_EnableInterrupts_RISCVModule_L534F9L536T10_RISCVModule_L535F62T83_Cast];
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L573F17L576T18_EnableInterrupts_RISCVModule_L534F9L536T10_RISCVModule_L535F52T90_Expr_2 = { {28{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L573F17L576T18_EnableInterrupts_RISCVModule_L534F9L536T10_RISCVModule_L535F87T90_Expr }/*expand*/;
assign RISCVModule_L85F32T103_Expr_1 = RISCVModule_L85F32T58_Expr;
assign RISCVModule_L85F32T103_Expr_2 = RISCVModule_L85F63T102_Expr;
assign RISCVModule_L85F63T102_Expr_1 = RISCVModule_L85F63T90_Expr;
assign RISCVModule_L85F63T102_Expr_2 = IsLoadOp;
assign RISCVModule_L86F33T73_Expr_1 = RISCVModule_L86F33T60_Expr;
assign RISCVModule_L86F33T73_Expr_2 = IsStoreOp;
assign RISCVModule_L519F41T69_Expr_1 = { {2{1'b0}}, State_PC }/*expand*/;
assign RISCVModule_L519F41T69_Expr_2 = { {2{1'b0}}, InstructionOffset }/*expand*/;
assign RISCVModule_L520F92T117_Expr_1 = { {2{1'b0}}, State_PC }/*expand*/;
assign RISCVModule_L520F92T117_Expr_2 = { {2{1'b0}}, State_PCOffset }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L453F40T62_Expr_1 = { {2{1'b0}}, State_PC }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L453F40T62_Expr_2 = { {2{ID_UTypeImm[32]}}, ID_UTypeImm }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F74T96_Expr_1 = { {2{1'b0}}, Regs_RS1 }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F74T96_Expr_2 = { {2{ID_ITypeImm[32]}}, ID_ITypeImm }/*expand*/;
assign RISCVModule_L90F13L106T14_RISCVModule_L97F17L99T18_RISCVModule_L98F31T53_Expr_1 = { {2{1'b0}}, Regs_RS1 }/*expand*/;
assign RISCVModule_L90F13L106T14_RISCVModule_L97F17L99T18_RISCVModule_L98F31T53_Expr_2 = { {2{ID_ITypeImm[32]}}, ID_ITypeImm }/*expand*/;
assign RISCVModule_L90F13L106T14_RISCVModule_L101F17L103T18_RISCVModule_L102F31T53_Expr_1 = { {2{1'b0}}, Regs_RS1 }/*expand*/;
assign RISCVModule_L90F13L106T14_RISCVModule_L101F17L103T18_RISCVModule_L102F31T53_Expr_2 = { {2{ID_STypeImm[32]}}, ID_STypeImm }/*expand*/;
assign Inputs_BaseAddress = BaseAddress;
assign Inputs_MemReadData = MemReadData;
assign Inputs_MemReady = MemReady;
assign Inputs_ExtIRQ = ExtIRQ;
assign IsLoadOp = RISCVModule_L82F35T68_Expr;
assign IsStoreOp = RISCVModule_L83F36T70_Expr;
assign ALUOp1 = Regs_RS1;
assign ALUOp2 = RISCVModule_L115F31T90_Lookup;
assign RISCVModule_L117F81T95_Index = Regs_RS2[5:1];
assign ALUSHAMT = RISCVModule_L117F33T95_Lookup;
assign RegsRead = RISCVModule_L118F26T52_Expr;
assign RegsWE = RISCVModule_L119F24T71_Expr;
assign CMPLhs = Regs_RS1;
assign CMPRhs = RISCVModule_L122F31T90_Lookup;
assign RISCVModule_L124F51T68_Cast = { {4{1'b0}}, CSRLookup_RISCVModule_L183F9L202T10_address }/*expand*/;
assign RISCVModule_L124F35T69_Source = RISCVModule_L124F51T68_Cast;
assign RISCVModule_L124F35T75_Index = RISCVModule_L124F35T69_Source[4:1];
assign CSRAddress = RISCVModule_L124F35T75_Index;
assign BranchOffset = ID_BTypeImm;
assign IsCSR = RISCVModule_L336F23T96_Expr;
assign RISCVModule_L337F29T46_SignChange = ID_RS1;
assign RISCVModule_L337F29T58_Resize = { {27{1'b0}}, RISCVModule_L337F29T46_SignChange }/*expand*/;
assign CSRI = RISCVModule_L337F29T58_Resize;
assign CSRWE = RISCVModule_L338F23T53_Expr;
assign RISCVModule_L340F36T55_Cast = { {5{1'b0}}, RISCVModule_L340F42T55_Expr }/*expand*/;
assign HasMTVEC = RISCVModule_L340F26T61_Expr;
assign LWData = Inputs_MemReadData;
assign RISCVModule_L481F31T56_Index = Inputs_MemReadData[16:1];
assign RISCVModule_L481F31T65_SignChange = RISCVModule_L481F31T56_Index/*cast*/;
assign RISCVModule_L481F31T77_Resize = { {16{RISCVModule_L481F31T65_SignChange[16]}}, RISCVModule_L481F31T65_SignChange }/*expand*/;
assign LHData = RISCVModule_L481F31T77_Resize;
assign RISCVModule_L482F32T57_Index = Inputs_MemReadData[16:1];
assign RISCVModule_L482F32T68_SignChange = RISCVModule_L482F32T57_Index;
assign RISCVModule_L482F32T80_Resize = { {16{1'b0}}, RISCVModule_L482F32T68_SignChange }/*expand*/;
assign LHUData = RISCVModule_L482F32T80_Resize;
assign RISCVModule_L483F31T55_Index = Inputs_MemReadData[8:1];
assign RISCVModule_L483F31T64_SignChange = RISCVModule_L483F31T55_Index/*cast*/;
assign RISCVModule_L483F31T76_Resize = { {24{RISCVModule_L483F31T64_SignChange[8]}}, RISCVModule_L483F31T64_SignChange }/*expand*/;
assign LBData = RISCVModule_L483F31T76_Resize;
assign RISCVModule_L484F32T56_Index = Inputs_MemReadData[8:1];
assign RISCVModule_L484F32T67_SignChange = RISCVModule_L484F32T56_Index;
assign RISCVModule_L484F32T79_Resize = { {24{1'b0}}, RISCVModule_L484F32T67_SignChange }/*expand*/;
assign LBUData = RISCVModule_L484F32T79_Resize;
assign RISCVModule_L518F42T60_Source = RISCVModule_L518F58T59_Expr;
assign RISCVModule_L518F42T71_SignChange = RISCVModule_L518F42T60_Source;
assign InstructionOffset = { {29{1'b0}}, RISCVModule_L518F42T71_SignChange }/*expand*/;
assign NextSequentialPC = RISCVModule_L519F41T69_Expr[33:1]/*truncate*/;
assign internalNextPC = RISCVModule_L520F39T117_Lookup;
assign RISCVModule_L523F42T63_Cast = { {5{1'b0}}, RISCVModule_L523F48T63_Expr }/*expand*/;
assign MSTATUS = RISCVModule_L523F32T64_Index;
assign RISCVModule_L524F21T31_Index = MSTATUS[4];
assign MIE = RISCVModule_L524F21T31_Index;
assign MRET = RISCVModule_L526F22T130_Expr;
assign ID_Instruction = State_Instruction;
assign Regs_RS1Addr = ID_RS1;
assign Regs_RS2Addr = ID_RS2;
assign Regs_RD = ID_RD;
assign Regs_Read = RegsRead;
assign Regs_WriteData = State_WBData;
assign Regs_WE = RegsWE;
assign ALU_Op1 = ALUOp1;
assign ALU_Op2 = ALUOp2;
assign ALU_SHAMT = ALUSHAMT;
assign CMP_Lhs = CMPLhs;
assign CMP_Rhs = CMPRhs;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F58T97_Source = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F74T96_Expr[33:1]/*truncate*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F58T104_Index = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F58T97_Source[32:2];
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F42T112_Source[1] = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F106T111_Expr;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F42T112_Source[2] = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F58T104_Index[1];
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F42T112_Source[3] = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F58T104_Index[2];
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F42T112_Source[4] = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F58T104_Index[3];
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F42T112_Source[5] = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F58T104_Index[4];
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F42T112_Source[6] = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F58T104_Index[5];
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F42T112_Source[7] = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F58T104_Index[6];
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F42T112_Source[8] = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F58T104_Index[7];
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F42T112_Source[9] = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F58T104_Index[8];
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F42T112_Source[10] = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F58T104_Index[9];
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F42T112_Source[11] = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F58T104_Index[10];
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F42T112_Source[12] = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F58T104_Index[11];
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F42T112_Source[13] = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F58T104_Index[12];
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F42T112_Source[14] = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F58T104_Index[13];
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F42T112_Source[15] = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F58T104_Index[14];
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F42T112_Source[16] = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F58T104_Index[15];
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F42T112_Source[17] = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F58T104_Index[16];
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F42T112_Source[18] = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F58T104_Index[17];
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F42T112_Source[19] = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F58T104_Index[18];
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F42T112_Source[20] = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F58T104_Index[19];
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F42T112_Source[21] = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F58T104_Index[20];
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F42T112_Source[22] = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F58T104_Index[21];
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F42T112_Source[23] = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F58T104_Index[22];
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F42T112_Source[24] = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F58T104_Index[23];
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F42T112_Source[25] = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F58T104_Index[24];
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F42T112_Source[26] = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F58T104_Index[25];
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F42T112_Source[27] = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F58T104_Index[26];
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F42T112_Source[28] = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F58T104_Index[27];
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F42T112_Source[29] = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F58T104_Index[28];
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F42T112_Source[30] = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F58T104_Index[29];
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F42T112_Source[31] = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F58T104_Index[30];
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F42T112_Source[32] = RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_RISCVModule_L463F58T104_Index[31];
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L549F17L564T18_RISCVModule_L551F21L558T22_RISCVModule_L554F39T57_Cast = { {4{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L549F17L564T18_RISCVModule_L551F21L558T22_RISCVModule_L554F45T57_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L549F17L564T18_RISCVModule_L551F21L558T22_RISCVModule_L555F39T59_Cast = { {4{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L549F17L564T18_RISCVModule_L551F21L558T22_RISCVModule_L555F45T59_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L549F17L564T18_RISCVModule_L551F21L558T22_RISCVModule_L555F63T86_Cast = { {30{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L549F17L564T18_RISCVModule_L551F21L558T22_RISCVModule_L555F69T86_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L549F17L564T18_RISCVModule_L551F21L558T22_DisableInterrupts_RISCVModule_L529F9L531T10_RISCVModule_L530F27T48_Cast = { {5{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L549F17L564T18_RISCVModule_L551F21L558T22_DisableInterrupts_RISCVModule_L529F9L531T10_RISCVModule_L530F33T48_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L549F17L564T18_RISCVModule_L551F21L558T22_DisableInterrupts_RISCVModule_L529F9L531T10_RISCVModule_L530F62T83_Cast = { {5{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L549F17L564T18_RISCVModule_L551F21L558T22_DisableInterrupts_RISCVModule_L529F9L531T10_RISCVModule_L530F68T83_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L549F17L564T18_RISCVModule_L551F21L558T22_RISCVModule_L557F50T69_Cast = { {5{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L549F17L564T18_RISCVModule_L551F21L558T22_RISCVModule_L557F56T69_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L566F17L571T18_RISCVModule_L568F35T53_Cast = { {4{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L566F17L571T18_RISCVModule_L568F41T53_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L566F17L571T18_DisableInterrupts_RISCVModule_L529F9L531T10_RISCVModule_L530F27T48_Cast = { {5{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L566F17L571T18_DisableInterrupts_RISCVModule_L529F9L531T10_RISCVModule_L530F33T48_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L566F17L571T18_DisableInterrupts_RISCVModule_L529F9L531T10_RISCVModule_L530F62T83_Cast = { {5{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L566F17L571T18_DisableInterrupts_RISCVModule_L529F9L531T10_RISCVModule_L530F68T83_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L566F17L571T18_RISCVModule_L570F46T65_Cast = { {5{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L566F17L571T18_RISCVModule_L570F52T65_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L573F17L576T18_RISCVModule_L574F46T64_Cast = { {4{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L573F17L576T18_RISCVModule_L574F52T64_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L573F17L576T18_EnableInterrupts_RISCVModule_L534F9L536T10_RISCVModule_L535F27T48_Cast = { {5{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L573F17L576T18_EnableInterrupts_RISCVModule_L534F9L536T10_RISCVModule_L535F33T48_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L573F17L576T18_EnableInterrupts_RISCVModule_L534F9L536T10_RISCVModule_L535F62T83_Cast = { {5{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_WriteBackStage_RISCVModule_L539F9L582T10_RISCVModule_L545F13L581T14_RISCVModule_L573F17L576T18_EnableInterrupts_RISCVModule_L534F9L536T10_RISCVModule_L535F68T83_Expr }/*expand*/;
assign RISCVModule_L78F33T50_Cast = { {5{1'b0}}, State_State }/*expand*/;
assign DbgState = RISCVModule_L78F33T50_Cast;
assign DbgWBData = ID_UTypeImm;
assign DbgWDDataReady = RegsWE;
assign MemRead = RISCVModule_L85F32T103_Expr;
assign MemWrite = RISCVModule_L86F33T73_Expr;
assign MemAddress = RISCVModule_L90F13L106T14_address;
assign IsHalted = RISCVModule_L109F33T61_Expr;
assign MemWriteData = Regs_RS2;
assign MemWriteMode = ID_Funct3;
assign RISCVModule_L521F53T73_Index = internalNextPC[2:1];
assign RISCVModule_L521F37T74_Source = RISCVModule_L521F53T73_Index;
assign PCMisaligned = RISCVModule_L521F37T79_Expr;
assign IDInstructionID_InstructionHardLink = ID_Instruction;
assign ID_OpCode = IDOpCodeID_OpCodeHardLink;
assign ID_RD = IDRDID_RDHardLink;
assign ID_RS1 = IDRS1ID_RS1HardLink;
assign ID_RS2 = IDRS2ID_RS2HardLink;
assign ID_Funct3 = IDFunct3ID_Funct3HardLink;
assign ID_Funct7 = IDFunct7ID_Funct7HardLink;
assign ID_RTypeImm = IDRTypeImmID_RTypeImmHardLink/*cast*/;
assign ID_ITypeImm = IDITypeImmID_ITypeImmHardLink/*cast*/;
assign ID_STypeImm = IDSTypeImmID_STypeImmHardLink/*cast*/;
assign ID_BTypeImm = IDBTypeImmID_BTypeImmHardLink/*cast*/;
assign ID_UTypeImm = IDUTypeImmID_UTypeImmHardLink/*cast*/;
assign ID_JTypeImm = IDJTypeImmID_JTypeImmHardLink/*cast*/;
assign ID_SHAMT = IDSHAMTID_SHAMTHardLink;
assign ID_SHARITH = IDSHARITHID_SHARITHHardLink;
assign ID_SUB = IDSUBID_SUBHardLink;
assign ID_OpTypeCode = IDOpTypeCodeID_OpTypeCodeHardLink;
assign ID_OPIMMCode = IDOPIMMCodeID_OPIMMCodeHardLink;
assign ID_OPCode = IDOPCodeID_OPCodeHardLink;
assign ID_BranchTypeCode = IDBranchTypeCodeID_BranchTypeCodeHardLink;
assign ID_LoadTypeCode = IDLoadTypeCodeID_LoadTypeCodeHardLink;
assign ID_SysTypeCode = IDSysTypeCodeID_SysTypeCodeHardLink;
assign ID_RetTypeCode = IDRetTypeCodeID_RetTypeCodeHardLink;
assign ID_IRQTypeCode = IDIRQTypeCodeID_IRQTypeCodeHardLink;
assign ID_SystemCode = IDSystemCodeID_SystemCodeHardLink;
assign ID_CSRAddress = IDCSRAddressID_CSRAddressHardLink;
assign RegsReadRegs_ReadHardLink = Regs_Read;
assign RegsRS1AddrRegs_RS1AddrHardLink = Regs_RS1Addr;
assign RegsRS2AddrRegs_RS2AddrHardLink = Regs_RS2Addr;
assign RegsRDRegs_RDHardLink = Regs_RD;
assign RegsWERegs_WEHardLink = Regs_WE;
assign RegsWriteDataRegs_WriteDataHardLink = Regs_WriteData;
assign Regs_RS1 = RegsRS1Regs_RS1HardLink;
assign Regs_RS2 = RegsRS2Regs_RS2HardLink;
assign Regs_Ready = RegsReadyRegs_ReadyHardLink;
assign ALUOp1ALU_Op1HardLink = ALU_Op1;
assign ALUOp2ALU_Op2HardLink = ALU_Op2;
assign ALUSHAMTALU_SHAMTHardLink = ALU_SHAMT;
assign ALU_ADD = ALUADDALU_ADDHardLink;
assign ALU_SUB = ALUSUBALU_SUBHardLink;
assign ALU_resAND = ALUresANDALU_resANDHardLink;
assign ALU_resOR = ALUresORALU_resORHardLink;
assign ALU_resXOR = ALUresXORALU_resXORHardLink;
assign ALU_SHLL = ALUSHLLALU_SHLLHardLink;
assign ALU_SHRL = ALUSHRLALU_SHRLHardLink;
assign ALU_SHRA = ALUSHRAALU_SHRAHardLink;
assign CMPLhsCMP_LhsHardLink = CMP_Lhs;
assign CMPRhsCMP_RhsHardLink = CMP_Rhs;
assign CMP_EQ = CMPEQCMP_EQHardLink;
assign CMP_NE = CMPNECMP_NEHardLink;
assign CMP_GTU = CMPGTUCMP_GTUHardLink;
assign CMP_LTU = CMPLTUCMP_LTUHardLink;
assign CMP_GTS = CMPGTSCMP_GTSHardLink;
assign CMP_LTS = CMPLTSCMP_LTSHardLink;
assign RISCVModule_L115F31T90_Lookup1 = Regs_RS2;
assign RISCVModule_L115F31T90_Lookup2 = ID_ITypeImm/*cast*/;
assign RISCVModule_L115F31T90_LookupMultiplexerAddress = RISCVModule_L115F31T65_Expr;
assign RISCVModule_L117F33T95_Lookup1 = RISCVModule_L117F81T95_Index;
assign RISCVModule_L117F33T95_Lookup2 = ID_SHAMT;
assign RISCVModule_L117F33T95_LookupMultiplexerAddress = RISCVModule_L117F33T67_Expr;
assign RISCVModule_L122F31T90_Lookup1 = Regs_RS2;
assign RISCVModule_L122F31T90_Lookup2 = ID_ITypeImm/*cast*/;
assign RISCVModule_L122F31T90_LookupMultiplexerAddress = RISCVModule_L122F31T65_Expr;
assign RISCVModule_L520F39T117_Lookup1 = RISCVModule_L520F92T117_Expr[33:1]/*truncate*/;
assign RISCVModule_L520F39T117_Lookup2 = { {1{1'b0}}, State_PCOffset }/*expand*/;
assign RISCVModule_L520F39T117_LookupMultiplexerAddress = RISCVModule_L520F39T72_Expr;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L213F40T57_Lookup1 = { {31{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L213F55T57_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L213F40T57_Lookup2 = { {31{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L213F50T52_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L213F40T57_LookupMultiplexerAddress = CMP_LTS;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L216F40T57_Lookup1 = { {31{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L216F55T57_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L216F40T57_Lookup2 = { {31{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L216F50T52_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOPIMM_RISCVModule_L205F9L244T10_RISCVModule_L207F13L243T14_RISCVModule_L216F40T57_LookupMultiplexerAddress = CMP_LTU;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L262F40T57_Lookup1 = { {31{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L262F55T57_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L262F40T57_Lookup2 = { {31{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L262F50T52_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L262F40T57_LookupMultiplexerAddress = CMP_LTS;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L265F40T57_Lookup1 = { {31{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L265F55T57_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L265F40T57_Lookup2 = { {31{1'b0}}, RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L265F50T52_Expr }/*expand*/;
assign RISCVModule_L607F9L633T10_RISCVModule_L608F13L632T14_ExecuteStage_RISCVModule_L431F9L478T10_RISCVModule_L436F13L477T14_OnOP_RISCVModule_L247F9L293T10_RISCVModule_L249F13L292T14_RISCVModule_L265F40T57_LookupMultiplexerAddress = CMP_LTU;
assign RISCVModule_L340F26T56_Index = State_CSR[RISCVModule_L340F36T55_Cast];
assign RISCVModule_L523F32T64_Index = State_CSR[RISCVModule_L523F42T63_Cast];
// [BEGIN USER ARCHITECTURE]
// [END USER ARCHITECTURE]
endmodule
