// Seed: 579839315
module module_0 (
    output tri0 id_0,
    output tri1 id_1
);
  wire id_3;
  assign module_1.id_3 = 0;
  wire id_4;
  assign module_2.id_2 = 0;
  logic id_5;
  ;
  assign module_3.id_8 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd88
) (
    input  tri  id_0,
    input  tri  id_1,
    output tri0 id_2,
    input  tri1 _id_3
);
  wire [-1  ==  id_3 : -1] id_5;
  module_0 modCall_1 (
      id_2,
      id_2
  );
endmodule
module module_2 (
    output wire id_0,
    input  wire id_1,
    output wand id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_2,
      id_2
  );
endmodule
module module_3 (
    output wand id_0,
    input tri1 id_1,
    input tri id_2,
    input wire id_3,
    input tri1 id_4,
    output supply0 id_5,
    input wor id_6,
    input tri id_7,
    input wire id_8,
    output wand id_9,
    output wand id_10,
    input tri1 id_11
);
  logic id_13;
  assign id_5 = id_6;
  parameter id_14 = -1;
  module_0 modCall_1 (
      id_0,
      id_10
  );
endmodule
