Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Wed Dec 21 11:16:55 2016
| Host         : DongSky-PC running 64-bit major release  (build 9200)
| Command      : report_methodology -file tutorial_methodology_drc_routed.rpt -rpx tutorial_methodology_drc_routed.rpx
| Design       : tutorial
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 73
+-----------+------------------+-------------------------------+------------+
| Rule      | Severity         | Description                   | Violations |
+-----------+------------------+-------------------------------+------------+
| TIMING-23 | Critical Warning | Combinatorial loop found      | 1          |
| TIMING-18 | Warning          | Missing input or output delay | 55         |
| TIMING-20 | Warning          | Non-clocked latch             | 17         |
+-----------+------------------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-23#1 Critical Warning
Combinatorial loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between editpw_reg_i_2/I1 and editpw_reg_i_2/O to disable the timing loop
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on BTNR relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on jb[0] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on jb[1] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on jb[2] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on jb[3] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on swt[0] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on swt[10] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on swt[11] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on swt[12] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on swt[13] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on swt[14] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on swt[15] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on swt[1] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on swt[2] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on swt[3] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on swt[4] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on swt[5] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on swt[6] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on swt[7] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on swt[8] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on swt[9] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on AN[0] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on AN[1] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on AN[2] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on AN[3] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on AN[4] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on AN[5] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on AN[6] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on AN[7] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on CA relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on CB relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on CC relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on CD relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on CE relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on CF relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on CG relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on LED16_R relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on LED17_G relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on LED17_R relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on led[0] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on led[10] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on led[11] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on led[12] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on led[13] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on led[14] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on led[15] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on led[1] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on led[2] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on led[3] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on led[4] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on led[5] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on led[6] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on led[7] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An output delay is missing on led[8] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An output delay is missing on led[9] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch editpw_reg cannot be properly analyzed as its control pin editpw_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch storage_reg[0] cannot be properly analyzed as its control pin storage_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch storage_reg[10] cannot be properly analyzed as its control pin storage_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch storage_reg[11] cannot be properly analyzed as its control pin storage_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch storage_reg[12] cannot be properly analyzed as its control pin storage_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch storage_reg[13] cannot be properly analyzed as its control pin storage_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch storage_reg[14] cannot be properly analyzed as its control pin storage_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch storage_reg[15] cannot be properly analyzed as its control pin storage_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch storage_reg[1] cannot be properly analyzed as its control pin storage_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch storage_reg[2] cannot be properly analyzed as its control pin storage_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch storage_reg[3] cannot be properly analyzed as its control pin storage_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch storage_reg[4] cannot be properly analyzed as its control pin storage_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch storage_reg[5] cannot be properly analyzed as its control pin storage_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch storage_reg[6] cannot be properly analyzed as its control pin storage_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch storage_reg[7] cannot be properly analyzed as its control pin storage_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch storage_reg[8] cannot be properly analyzed as its control pin storage_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch storage_reg[9] cannot be properly analyzed as its control pin storage_reg[9]/G is not reached by a timing clock
Related violations: <none>


