Source Block: hdl/library/axi_dmac/dest_axi_mm.v@96:106@HdlIdDef
parameter C_ID_WIDTH = 3;
parameter C_DMA_DATA_WIDTH = 64;
parameter C_BYTES_PER_BEAT_WIDTH = $clog2(C_DMA_DATA_WIDTH/8);
parameter C_BEATS_PER_BURST_WIDTH = 4;

reg [(C_DMA_DATA_WIDTH/8)-1:0] wstrb;

wire address_req_valid;
wire address_req_ready;
wire data_req_valid;
wire data_req_ready;

Diff Content:
- 101 reg [(C_DMA_DATA_WIDTH/8)-1:0] wstrb;
+ 101 reg [(DMA_DATA_WIDTH/8)-1:0] wstrb;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_dmac/dest_axi_mm.v@98:108
parameter C_BYTES_PER_BEAT_WIDTH = $clog2(C_DMA_DATA_WIDTH/8);
parameter C_BEATS_PER_BURST_WIDTH = 4;

reg [(C_DMA_DATA_WIDTH/8)-1:0] wstrb;

wire address_req_valid;
wire address_req_ready;
wire data_req_valid;
wire data_req_ready;

wire address_enabled;

Clone Blocks 2:
hdl/library/axi_dmac/dest_axi_mm.v@99:109
parameter C_BEATS_PER_BURST_WIDTH = 4;

reg [(C_DMA_DATA_WIDTH/8)-1:0] wstrb;

wire address_req_valid;
wire address_req_ready;
wire data_req_valid;
wire data_req_ready;

wire address_enabled;
wire data_enabled;

