# Reading C:/Modeltech_pe_edu_10.4a/tcl/vsim/pref.tcl
# do {czestotliwosci.fdo}
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 12:20:07 on May 06,2018
# vcom -reportprogress 300 -explicit -93 vhdl1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity binary_bcd
# -- Compiling architecture behaviour of binary_bcd
# End time: 12:20:07 on May 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 12:20:07 on May 06,2018
# vcom -reportprogress 300 -explicit -93 trigger.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity trigger
# -- Compiling architecture BehavTrigger of trigger
# End time: 12:20:08 on May 06,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 12:20:08 on May 06,2018
# vcom -reportprogress 300 -explicit -93 sel10_4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sel10_4
# -- Compiling architecture Behavi of sel10_4
# End time: 12:20:08 on May 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 12:20:08 on May 06,2018
# vcom -reportprogress 300 -explicit -93 led4_driver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity led4_driver
# -- Compiling architecture Behavioral of led4_driver
# End time: 12:20:08 on May 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 12:20:08 on May 06,2018
# vcom -reportprogress 300 -explicit -93 gen66_BT.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity gen66_BT
# -- Compiling entity dds_gen_v2
# -- Compiling architecture Behavioral of dds_gen_v2
# -- Loading package NUMERIC_STD
# -- Loading package VCOMPONENTS
# -- Compiling entity dcm_4x
# -- Compiling architecture BEHAVIORAL of dcm_4x
# -- Compiling entity Nx2_BT
# -- Compiling architecture simple of Nx2_BT
# -- Compiling entity bcd2bin
# -- Compiling architecture behav of bcd2bin
# -- Compiling entity uart_rx
# -- Compiling entity kcuart_rx
# -- Compiling architecture low_level_definition of kcuart_rx
# -- Compiling architecture mixed of uart_rx
# -- Compiling entity gen_ctrl
# -- Compiling architecture fsm of gen_ctrl
# -- Compiling architecture mix of gen66_BT
# -- Loading entity dds_gen_v2
# -- Loading entity dcm_4x
# -- Loading entity Nx2_BT
# -- Loading entity uart_rx
# -- Loading entity bcd2bin
# -- Loading entity gen_ctrl
# End time: 12:20:08 on May 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 12:20:08 on May 06,2018
# vcom -reportprogress 300 -explicit -93 clk_gen_1Hz2_v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity clk_gen_Hz_v2
# -- Compiling architecture Behavioral of clk_gen_Hz_v2
# End time: 12:20:08 on May 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 12:20:08 on May 06,2018
# vcom -reportprogress 300 -explicit -93 czestotliwosci.vhf 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package VCOMPONENTS
# -- Compiling entity FD16CE_MXILINX_czestotliwosci
# -- Compiling architecture BEHAVIORAL of FD16CE_MXILINX_czestotliwosci
# -- Compiling entity FTCE_MXILINX_czestotliwosci
# -- Compiling architecture BEHAVIORAL of FTCE_MXILINX_czestotliwosci
# -- Compiling entity CB16CE_MXILINX_czestotliwosci
# -- Compiling architecture BEHAVIORAL of CB16CE_MXILINX_czestotliwosci
# -- Compiling entity czestotliwosci
# -- Compiling architecture BEHAVIORAL of czestotliwosci
# End time: 12:20:09 on May 06,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# //  ModelSim PE Student Edition 10.4a Apr  7 2015 
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# // NOT FOR CORPORATE OR PRODUCTION USE.
# // THE ModelSim PE Student Edition IS NOT A SUPPORTED PRODUCT.
# // FOR HIGHER EDUCATION PURPOSES ONLY
# //
# vsim -gui -do "do {czestotliwosci.fdo}" 
# Start time: 12:20:09 on May 06,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading unisim.vcomponents
# Loading work.czestotliwosci(behavioral)
# Loading work.led4_driver(behavioral)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.gen66_bt(mix)
# Loading work.dds_gen_v2(behavioral)
# Loading work.dcm_4x(behavioral)
# Loading unisim.bufg(bufg_v)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.dcm_sp(dcm_sp_v)
# Loading unisim.dcm_sp_clock_divide_by_2(dcm_sp_clock_divide_by_2_v)
# Loading unisim.dcm_sp_maximum_period_check(dcm_sp_maximum_period_check_v)
# Loading unisim.dcm_sp_clock_lost(dcm_sp_clock_lost_v)
# Loading work.nx2_bt(simple)
# Loading unisim.obuf(obuf_v)
# Loading unisim.ibuf(ibuf_v)
# Loading work.uart_rx(mixed)
# Loading work.kcuart_rx(low_level_definition)
# Loading unisim.fd(fd_v)
# Loading unisim.srl16e(srl16e_v)
# Loading unisim.fde(fde_v)
# Loading unisim.lut4(lut4_v)
# Loading unisim.lut3(lut3_v)
# Loading unisim.lut2(lut2_v)
# Loading work.bcd2bin(behav)
# Loading work.gen_ctrl(fsm)
# Loading work.sel10_4(behavi)
# Loading work.cb16ce_mxilinx_czestotliwosci(behavioral)
# Loading work.ftce_mxilinx_czestotliwosci(behavioral)
# Loading unisim.xor2(xor2_v)
# Loading unisim.fdce(fdce_v)
# Loading unisim.and3(and3_v)
# Loading unisim.and2(and2_v)
# Loading unisim.vcc(vcc_v)
# Loading unisim.and4(and4_v)
# Loading unisim.and5(and5_v)
# Loading work.fd16ce_mxilinx_czestotliwosci(behavioral)
# Loading work.binary_bcd(behaviour)
# Loading work.clk_gen_hz_v2(behavioral)
# Loading work.trigger(behavtrigger)
# ** Warning: Design size of 25880 statements or 241 leaf instances exceeds ModelSim PE Student Edition recommended capacity.
# Expect performance to be quite adversely affected.
# ** Warning: (vsim-8684) No drivers exist on inout port /czestotliwosci/XLXI_59/BT/sys_bus(4), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /czestotliwosci/XLXN_117(4).
# ** Warning: (vsim-8684) No drivers exist on inout port /czestotliwosci/XLXI_59/BT/sys_bus(1), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /czestotliwosci/XLXN_117(1).
# ** Warning: (vsim-8684) No drivers exist on inout port /czestotliwosci/XLXI_59/sys_bus(4), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /czestotliwosci/XLXN_117(4).
# ** Warning: (vsim-8684) No drivers exist on inout port /czestotliwosci/XLXI_59/sys_bus(1), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /czestotliwosci/XLXN_117(1).
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /czestotliwosci/XLXI_141
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /czestotliwosci/XLXI_141
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /czestotliwosci/XLXI_138
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /czestotliwosci/XLXI_138
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /czestotliwosci/XLXI_138
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /czestotliwosci/XLXI_138
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /czestotliwosci/XLXI_138
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /czestotliwosci/XLXI_138
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /czestotliwosci/XLXI_138
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /czestotliwosci/XLXI_138
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /czestotliwosci/XLXI_138
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /czestotliwosci/XLXI_138
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /czestotliwosci/XLXI_59/ctrl
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /czestotliwosci/XLXI_59/dds
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /czestotliwosci/XLXI_59/dds
restart
# ** Warning: Design size of 16829 statements or 241 leaf instances exceeds ModelSim PE Student Edition recommended capacity.
# Expect performance to be quite adversely affected.
# ** Warning: (vsim-8684) No drivers exist on inout port /czestotliwosci/XLXI_59/BT/sys_bus(4), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /czestotliwosci/XLXN_117(4).
# ** Warning: (vsim-8684) No drivers exist on inout port /czestotliwosci/XLXI_59/BT/sys_bus(1), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /czestotliwosci/XLXN_117(1).
# ** Warning: (vsim-8684) No drivers exist on inout port /czestotliwosci/XLXI_59/sys_bus(4), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /czestotliwosci/XLXN_117(4).
# ** Warning: (vsim-8684) No drivers exist on inout port /czestotliwosci/XLXI_59/sys_bus(1), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /czestotliwosci/XLXN_117(1).
force -freeze sim:/czestotliwosci/clk 1 0, 0 {10 ps} -r 20ps
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /czestotliwosci/XLXI_141
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /czestotliwosci/XLXI_141
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /czestotliwosci/XLXI_138
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /czestotliwosci/XLXI_138
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /czestotliwosci/XLXI_138
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /czestotliwosci/XLXI_138
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /czestotliwosci/XLXI_138
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /czestotliwosci/XLXI_138
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /czestotliwosci/XLXI_138
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /czestotliwosci/XLXI_138
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /czestotliwosci/XLXI_138
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /czestotliwosci/XLXI_138
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /czestotliwosci/XLXI_59/ctrl
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /czestotliwosci/XLXI_59/dds
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /czestotliwosci/XLXI_59/dds
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ps  Iteration: 1  Instance: /czestotliwosci/XLXI_141
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ps  Iteration: 1  Instance: /czestotliwosci/XLXI_141
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ps  Iteration: 1  Instance: /czestotliwosci/XLXI_141
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ps  Iteration: 1  Instance: /czestotliwosci/XLXI_141
add wave -position end  sim:/czestotliwosci/XLXN_322
add wave -position end  sim:/czestotliwosci/XLXN_318
add wave -position end  sim:/czestotliwosci/XLXN_319
add wave -position end  sim:/czestotliwosci/count
add wave -position end  sim:/czestotliwosci/XLXN_326
force -freeze sim:/czestotliwosci/XLXN_322 1 0, 0 {250 ps} -r 500ps
force -freeze sim:/czestotliwosci/XLXN_326 1 0, 0 {2500 ps} -r 5ns
run
add wave -position end  sim:/czestotliwosci/XLXN_355
add wave -position end  sim:/czestotliwosci/XLXN_349
# End time: 12:28:04 on May 06,2018, Elapsed time: 0:07:55
# Errors: 0, Warnings: 44
