A basic RISC Verilog core with a 3 stages pipeline.
