Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Jan  5 20:36:42 2021
| Host         : DESKTOP-L9EPDB3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file snake_game_timing_summary_routed.rpt -pb snake_game_timing_summary_routed.pb -rpx snake_game_timing_summary_routed.rpx -warn_on_violation
| Design       : snake_game
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (23)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (65)
5. checking no_input_delay (5)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (23)
-------------------------
 There are 23 register/latch pins with no clock driven by root clock pin: View/clk_divider0/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (65)
-------------------------------------------------
 There are 65 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.701        0.000                      0                 1087        0.107        0.000                      0                 1087        4.500        0.000                       0                   685  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.701        0.000                      0                 1087        0.107        0.000                      0                 1087        4.500        0.000                       0                   685  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.701ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.701ns  (required time - arrival time)
  Source:                 View/map1[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            View/start_point_reg/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.430ns  (logic 1.683ns (30.995%)  route 3.747ns (69.005%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=684, routed)         1.570     5.122    View/clk_IBUF_BUFG
    SLICE_X55Y38         FDRE                                         r  View/map1[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDRE (Prop_fdre_C_Q)         0.456     5.578 r  View/map1[-1111111110]/Q
                         net (fo=107, routed)         1.462     7.039    Logic/start_point_reg_0[1]
    SLICE_X65Y37         LUT5 (Prop_lut5_I1_O)        0.152     7.191 r  Logic/start_point_reg_i_163/O
                         net (fo=1, routed)           0.792     7.983    Logic/start_point_reg_i_163_n_0
    SLICE_X62Y39         LUT6 (Prop_lut6_I0_O)        0.326     8.309 r  Logic/start_point_reg_i_89/O
                         net (fo=1, routed)           0.000     8.309    Logic/start_point_reg_i_89_n_0
    SLICE_X62Y39         MUXF7 (Prop_muxf7_I0_O)      0.212     8.521 r  Logic/start_point_reg_i_38/O
                         net (fo=1, routed)           0.816     9.338    Logic/start_point_reg_i_38_n_0
    SLICE_X55Y38         LUT6 (Prop_lut6_I3_O)        0.299     9.637 r  Logic/start_point_reg_i_15/O
                         net (fo=1, routed)           0.000     9.637    View/start_point_reg_4
    SLICE_X55Y38         MUXF7 (Prop_muxf7_I0_O)      0.238     9.875 r  View/start_point_reg_i_4/O
                         net (fo=1, routed)           0.677    10.552    View/map[1]
    DSP48_X1Y14          DSP48E1                                      r  View/start_point_reg/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=684, routed)         1.540    14.911    View/clk_IBUF_BUFG
    DSP48_X1Y14          DSP48E1                                      r  View/start_point_reg/CLK
                         clock pessimism              0.273    15.184    
                         clock uncertainty           -0.035    15.149    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -3.896    11.253    View/start_point_reg
  -------------------------------------------------------------------
                         required time                         11.253    
                         arrival time                         -10.552    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.882ns  (required time - arrival time)
  Source:                 View/map1[-1111111109]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            View/start_point_reg/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.423ns  (logic 1.472ns (27.146%)  route 3.951ns (72.854%))
  Logic Levels:           4  (LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=684, routed)         1.571     5.123    View/clk_IBUF_BUFG
    SLICE_X54Y39         FDRE                                         r  View/map1[-1111111109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDRE (Prop_fdre_C_Q)         0.478     5.601 r  View/map1[-1111111109]/Q
                         net (fo=47, routed)          1.104     6.705    Logic/start_point_reg_0[2]
    SLICE_X63Y37         MUXF7 (Prop_muxf7_S_O)       0.447     7.152 r  Logic/start_point_reg_i_59/O
                         net (fo=1, routed)           0.805     7.957    Logic/start_point_reg_i_59_n_0
    SLICE_X63Y39         LUT6 (Prop_lut6_I0_O)        0.299     8.256 r  Logic/start_point_reg_i_25/O
                         net (fo=2, routed)           0.874     9.130    View/start_point_reg_2
    SLICE_X53Y41         LUT5 (Prop_lut5_I0_O)        0.124     9.254 r  View/start_point_reg_i_14/O
                         net (fo=1, routed)           0.433     9.688    View/start_point_reg_i_14_n_0
    SLICE_X53Y41         LUT5 (Prop_lut5_I4_O)        0.124     9.812 r  View/start_point_reg_i_3/O
                         net (fo=1, routed)           0.734    10.545    View/map[2]
    DSP48_X1Y14          DSP48E1                                      r  View/start_point_reg/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=684, routed)         1.540    14.911    View/clk_IBUF_BUFG
    DSP48_X1Y14          DSP48E1                                      r  View/start_point_reg/CLK
                         clock pessimism              0.273    15.184    
                         clock uncertainty           -0.035    15.149    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -3.722    11.427    View/start_point_reg
  -------------------------------------------------------------------
                         required time                         11.427    
                         arrival time                         -10.545    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.920ns  (required time - arrival time)
  Source:                 View/map1[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            View/start_point_reg/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.210ns  (logic 1.806ns (34.661%)  route 3.404ns (65.339%))
  Logic Levels:           6  (LUT4=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=684, routed)         1.570     5.122    View/clk_IBUF_BUFG
    SLICE_X55Y38         FDRE                                         r  View/map1[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDRE (Prop_fdre_C_Q)         0.456     5.578 r  View/map1[-1111111110]/Q
                         net (fo=107, routed)         1.407     6.985    Logic/start_point_reg_0[1]
    SLICE_X58Y35         LUT4 (Prop_lut4_I1_O)        0.153     7.138 r  Logic/start_point_reg_i_174/O
                         net (fo=1, routed)           0.683     7.821    Logic/start_point_reg_i_174_n_0
    SLICE_X56Y37         LUT6 (Prop_lut6_I5_O)        0.327     8.148 r  Logic/start_point_reg_i_135/O
                         net (fo=1, routed)           0.000     8.148    Logic/start_point_reg_i_135_n_0
    SLICE_X56Y37         MUXF7 (Prop_muxf7_I0_O)      0.241     8.389 r  Logic/start_point_reg_i_65/O
                         net (fo=1, routed)           0.000     8.389    Logic/start_point_reg_i_65_n_0
    SLICE_X56Y37         MUXF8 (Prop_muxf8_I0_O)      0.098     8.487 r  Logic/start_point_reg_i_27/O
                         net (fo=1, routed)           0.580     9.067    Logic/start_point_reg_i_27_n_0
    SLICE_X57Y41         LUT6 (Prop_lut6_I0_O)        0.319     9.386 r  Logic/start_point_reg_i_11/O
                         net (fo=1, routed)           0.000     9.386    Logic/start_point_reg_i_11_n_0
    SLICE_X57Y41         MUXF7 (Prop_muxf7_I0_O)      0.212     9.598 r  Logic/start_point_reg_i_2/O
                         net (fo=1, routed)           0.734    10.332    View/start_point_reg_0[0]
    DSP48_X1Y14          DSP48E1                                      r  View/start_point_reg/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=684, routed)         1.540    14.911    View/clk_IBUF_BUFG
    DSP48_X1Y14          DSP48E1                                      r  View/start_point_reg/CLK
                         clock pessimism              0.273    15.184    
                         clock uncertainty           -0.035    15.149    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -3.897    11.252    View/start_point_reg
  -------------------------------------------------------------------
                         required time                         11.252    
                         arrival time                         -10.332    
  -------------------------------------------------------------------
                         slack                                  0.920    

Slack (MET) :             0.993ns  (required time - arrival time)
  Source:                 View/map1[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            View/start_point_reg/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.312ns  (logic 1.339ns (25.205%)  route 3.973ns (74.795%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=684, routed)         1.570     5.122    View/clk_IBUF_BUFG
    SLICE_X55Y38         FDRE                                         r  View/map1[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDRE (Prop_fdre_C_Q)         0.456     5.578 r  View/map1[-1111111110]/Q
                         net (fo=107, routed)         1.428     7.006    Logic/start_point_reg_0[1]
    SLICE_X64Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.130 r  Logic/start_point_reg_i_103/O
                         net (fo=1, routed)           0.000     7.130    Logic/start_point_reg_i_103_n_0
    SLICE_X64Y44         MUXF7 (Prop_muxf7_I1_O)      0.214     7.344 r  Logic/start_point_reg_i_48/O
                         net (fo=1, routed)           0.951     8.295    Logic/start_point_reg_i_48_n_0
    SLICE_X57Y42         LUT6 (Prop_lut6_I1_O)        0.297     8.592 r  Logic/start_point_reg_i_21/O
                         net (fo=2, routed)           0.485     9.077    View/start_point_reg_8
    SLICE_X53Y41         LUT6 (Prop_lut6_I5_O)        0.124     9.201 r  View/start_point_reg_i_6/O
                         net (fo=1, routed)           0.412     9.613    View/start_point_reg_i_6_n_0
    SLICE_X53Y40         LUT5 (Prop_lut5_I0_O)        0.124     9.737 r  View/start_point_reg_i_1/O
                         net (fo=1, routed)           0.697    10.434    View/map[4]
    DSP48_X1Y14          DSP48E1                                      r  View/start_point_reg/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=684, routed)         1.540    14.911    View/clk_IBUF_BUFG
    DSP48_X1Y14          DSP48E1                                      r  View/start_point_reg/CLK
                         clock pessimism              0.273    15.184    
                         clock uncertainty           -0.035    15.149    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -3.722    11.427    View/start_point_reg
  -------------------------------------------------------------------
                         required time                         11.427    
                         arrival time                         -10.434    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             2.474ns  (required time - arrival time)
  Source:                 View/map1[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            View/start_point_reg/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 0.913ns (24.956%)  route 2.745ns (75.044%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=684, routed)         1.570     5.122    View/clk_IBUF_BUFG
    SLICE_X55Y38         FDRE                                         r  View/map1[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDRE (Prop_fdre_C_Q)         0.456     5.578 r  View/map1[-1111111110]/Q
                         net (fo=107, routed)         1.325     6.903    View/map1[-1111111107]_0[1]
    SLICE_X52Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.027 r  View/start_point_reg_i_43/O
                         net (fo=1, routed)           0.670     7.697    View/start_point_reg_i_43_n_0
    SLICE_X52Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.821 r  View/start_point_reg_i_17/O
                         net (fo=1, routed)           0.000     7.821    View/start_point_reg_i_17_n_0
    SLICE_X52Y40         MUXF7 (Prop_muxf7_I0_O)      0.209     8.030 r  View/start_point_reg_i_5/O
                         net (fo=1, routed)           0.750     8.780    View/map[0]
    DSP48_X1Y14          DSP48E1                                      r  View/start_point_reg/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=684, routed)         1.540    14.911    View/clk_IBUF_BUFG
    DSP48_X1Y14          DSP48E1                                      r  View/start_point_reg/CLK
                         clock pessimism              0.273    15.184    
                         clock uncertainty           -0.035    15.149    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -3.895    11.254    View/start_point_reg
  -------------------------------------------------------------------
                         required time                         11.254    
                         arrival time                          -8.780    
  -------------------------------------------------------------------
                         slack                                  2.474    

Slack (MET) :             2.956ns  (required time - arrival time)
  Source:                 Logic/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/snake_temp_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.848ns  (logic 1.312ns (19.160%)  route 5.536ns (80.840%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=684, routed)         1.625     5.176    Logic/clk_IBUF_BUFG
    SLICE_X63Y52         FDRE                                         r  Logic/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDRE (Prop_fdre_C_Q)         0.456     5.632 r  Logic/counter_reg[23]/Q
                         net (fo=4, routed)           1.408     7.041    Logic/counter_reg[23]
    SLICE_X62Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.165 f  Logic/snake_temp[1][7]_i_3/O
                         net (fo=1, routed)           0.853     8.017    Logic/snake_temp[1][7]_i_3_n_0
    SLICE_X62Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.141 f  Logic/snake_temp[1][7]_i_2/O
                         net (fo=7, routed)           0.884     9.026    Input/snake_temp_reg[0][2]
    SLICE_X57Y48         LUT5 (Prop_lut5_I3_O)        0.124     9.150 r  Input/snake_pos[0][7]_i_7/O
                         net (fo=5, routed)           0.680     9.830    Logic/snake_temp_reg[0][7]_1
    SLICE_X57Y49         LUT4 (Prop_lut4_I0_O)        0.152     9.982 r  Logic/snake_pos[0][7]_i_2/O
                         net (fo=1, routed)           1.084    11.066    Logic/snake_pos[0][7]_i_2_n_0
    SLICE_X58Y49         LUT6 (Prop_lut6_I0_O)        0.332    11.398 r  Logic/snake_pos[0][7]_i_1/O
                         net (fo=2, routed)           0.626    12.024    Logic/snake_pos[0][7]_i_1_n_0
    SLICE_X58Y49         FDRE                                         r  Logic/snake_temp_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=684, routed)         1.522    14.894    Logic/clk_IBUF_BUFG
    SLICE_X58Y49         FDRE                                         r  Logic/snake_temp_reg[0][7]/C
                         clock pessimism              0.180    15.074    
                         clock uncertainty           -0.035    15.038    
    SLICE_X58Y49         FDRE (Setup_fdre_C_D)       -0.058    14.980    Logic/snake_temp_reg[0][7]
  -------------------------------------------------------------------
                         required time                         14.980    
                         arrival time                         -12.024    
  -------------------------------------------------------------------
                         slack                                  2.956    

Slack (MET) :             2.965ns  (required time - arrival time)
  Source:                 View/pixel_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            View/ram1/RAM_reg_1_7/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.333ns  (logic 0.518ns (8.180%)  route 5.815ns (91.820%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=684, routed)         1.568     5.120    View/clk_IBUF_BUFG
    SLICE_X52Y35         FDRE                                         r  View/pixel_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y35         FDRE (Prop_fdre_C_Q)         0.518     5.638 r  View/pixel_addr_reg[0]/Q
                         net (fo=24, routed)          5.815    11.452    View/ram1/Q[0]
    RAMB36_X0Y16         RAMB36E1                                     r  View/ram1/RAM_reg_1_7/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=684, routed)         1.467    14.838    View/ram1/clk_IBUF_BUFG
    RAMB36_X0Y16         RAMB36E1                                     r  View/ram1/RAM_reg_1_7/CLKARDCLK
                         clock pessimism              0.180    15.018    
                         clock uncertainty           -0.035    14.983    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    14.417    View/ram1/RAM_reg_1_7
  -------------------------------------------------------------------
                         required time                         14.417    
                         arrival time                         -11.452    
  -------------------------------------------------------------------
                         slack                                  2.965    

Slack (MET) :             3.027ns  (required time - arrival time)
  Source:                 View/pixel_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            View/ram1/RAM_reg_0_3/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.410ns  (logic 0.642ns (10.016%)  route 5.768ns (89.984%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=684, routed)         1.570     5.122    View/clk_IBUF_BUFG
    SLICE_X52Y38         FDRE                                         r  View/pixel_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y38         FDRE (Prop_fdre_C_Q)         0.518     5.640 f  View/pixel_addr_reg[15]/Q
                         net (fo=36, routed)          5.412    11.052    View/ram1/Q[15]
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.124    11.176 r  View/ram1/RAM_reg_0_3_ENARDEN_cooolgate_en_gate_11/O
                         net (fo=1, routed)           0.356    11.532    View/ram1/RAM_reg_0_3_ENARDEN_cooolgate_en_sig_6
    RAMB36_X0Y3          RAMB36E1                                     r  View/ram1/RAM_reg_0_3/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=684, routed)         1.479    14.850    View/ram1/clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  View/ram1/RAM_reg_0_3/CLKARDCLK
                         clock pessimism              0.187    15.037    
                         clock uncertainty           -0.035    15.002    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.559    View/ram1/RAM_reg_0_3
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                         -11.532    
  -------------------------------------------------------------------
                         slack                                  3.027    

Slack (MET) :             3.168ns  (required time - arrival time)
  Source:                 Logic/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/snake_pos_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.613ns  (logic 1.312ns (19.839%)  route 5.301ns (80.161%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=684, routed)         1.625     5.176    Logic/clk_IBUF_BUFG
    SLICE_X63Y52         FDRE                                         r  Logic/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDRE (Prop_fdre_C_Q)         0.456     5.632 r  Logic/counter_reg[23]/Q
                         net (fo=4, routed)           1.408     7.041    Logic/counter_reg[23]
    SLICE_X62Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.165 f  Logic/snake_temp[1][7]_i_3/O
                         net (fo=1, routed)           0.853     8.017    Logic/snake_temp[1][7]_i_3_n_0
    SLICE_X62Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.141 f  Logic/snake_temp[1][7]_i_2/O
                         net (fo=7, routed)           0.884     9.026    Input/snake_temp_reg[0][2]
    SLICE_X57Y48         LUT5 (Prop_lut5_I3_O)        0.124     9.150 r  Input/snake_pos[0][7]_i_7/O
                         net (fo=5, routed)           0.680     9.830    Logic/snake_temp_reg[0][7]_1
    SLICE_X57Y49         LUT4 (Prop_lut4_I0_O)        0.152     9.982 r  Logic/snake_pos[0][7]_i_2/O
                         net (fo=1, routed)           1.084    11.066    Logic/snake_pos[0][7]_i_2_n_0
    SLICE_X58Y49         LUT6 (Prop_lut6_I0_O)        0.332    11.398 r  Logic/snake_pos[0][7]_i_1/O
                         net (fo=2, routed)           0.392    11.790    Logic/snake_pos[0][7]_i_1_n_0
    SLICE_X58Y49         FDRE                                         r  Logic/snake_pos_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=684, routed)         1.522    14.894    Logic/clk_IBUF_BUFG
    SLICE_X58Y49         FDRE                                         r  Logic/snake_pos_reg[0][7]/C
                         clock pessimism              0.180    15.074    
                         clock uncertainty           -0.035    15.038    
    SLICE_X58Y49         FDRE (Setup_fdre_C_D)       -0.081    14.957    Logic/snake_pos_reg[0][7]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                         -11.790    
  -------------------------------------------------------------------
                         slack                                  3.168    

Slack (MET) :             3.298ns  (required time - arrival time)
  Source:                 View/pixel_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            View/ram1/RAM_reg_0_7/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.995ns  (logic 0.518ns (8.641%)  route 5.477ns (91.359%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=684, routed)         1.568     5.120    View/clk_IBUF_BUFG
    SLICE_X52Y35         FDRE                                         r  View/pixel_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y35         FDRE (Prop_fdre_C_Q)         0.518     5.638 r  View/pixel_addr_reg[0]/Q
                         net (fo=24, routed)          5.477    11.114    View/ram1/Q[0]
    RAMB36_X0Y15         RAMB36E1                                     r  View/ram1/RAM_reg_0_7/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=684, routed)         1.462    14.833    View/ram1/clk_IBUF_BUFG
    RAMB36_X0Y15         RAMB36E1                                     r  View/ram1/RAM_reg_0_7/CLKARDCLK
                         clock pessimism              0.180    15.013    
                         clock uncertainty           -0.035    14.978    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    14.412    View/ram1/RAM_reg_0_7
  -------------------------------------------------------------------
                         required time                         14.412    
                         arrival time                         -11.114    
  -------------------------------------------------------------------
                         slack                                  3.298    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 Logic/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.493%)  route 0.122ns (25.507%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=684, routed)         0.598     1.511    Logic/clk_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  Logic/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  Logic/counter_reg[10]/Q
                         net (fo=3, routed)           0.121     1.773    Logic/counter_reg[10]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.933 r  Logic/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.934    Logic/counter_reg[8]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.988 r  Logic/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.988    Logic/counter_reg[12]_i_1_n_7
    SLICE_X63Y50         FDRE                                         r  Logic/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=684, routed)         0.863     2.021    Logic/clk_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  Logic/counter_reg[12]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     1.881    Logic/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Logic/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.366ns (75.069%)  route 0.122ns (24.931%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=684, routed)         0.598     1.511    Logic/clk_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  Logic/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  Logic/counter_reg[10]/Q
                         net (fo=3, routed)           0.121     1.773    Logic/counter_reg[10]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.933 r  Logic/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.934    Logic/counter_reg[8]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.999 r  Logic/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.999    Logic/counter_reg[12]_i_1_n_5
    SLICE_X63Y50         FDRE                                         r  Logic/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=684, routed)         0.863     2.021    Logic/clk_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  Logic/counter_reg[14]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     1.881    Logic/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Logic/calc_map_reg[62][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/map_reg[87][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=684, routed)         0.592     1.505    Logic/clk_IBUF_BUFG
    SLICE_X61Y36         FDRE                                         r  Logic/calc_map_reg[62][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  Logic/calc_map_reg[62][4]/Q
                         net (fo=1, routed)           0.056     1.702    Logic/calc_map_reg_n_0_[62][4]
    SLICE_X61Y36         FDRE                                         r  Logic/map_reg[87][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=684, routed)         0.861     2.019    Logic/clk_IBUF_BUFG
    SLICE_X61Y36         FDRE                                         r  Logic/map_reg[87][4]/C
                         clock pessimism             -0.514     1.505    
    SLICE_X61Y36         FDRE (Hold_fdre_C_D)         0.078     1.583    Logic/map_reg[87][4]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Logic/calc_map_reg[110][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/map_reg[141][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=684, routed)         0.596     1.509    Logic/clk_IBUF_BUFG
    SLICE_X59Y43         FDRE                                         r  Logic/calc_map_reg[110][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  Logic/calc_map_reg[110][4]/Q
                         net (fo=1, routed)           0.056     1.706    Logic/calc_map_reg_n_0_[110][4]
    SLICE_X59Y43         FDRE                                         r  Logic/map_reg[141][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=684, routed)         0.866     2.024    Logic/clk_IBUF_BUFG
    SLICE_X59Y43         FDRE                                         r  Logic/map_reg[141][4]/C
                         clock pessimism             -0.515     1.509    
    SLICE_X59Y43         FDRE (Hold_fdre_C_D)         0.078     1.587    Logic/map_reg[141][4]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Logic/calc_map_reg[79][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/map_reg[106][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=684, routed)         0.567     1.480    Logic/clk_IBUF_BUFG
    SLICE_X55Y40         FDRE                                         r  Logic/calc_map_reg[79][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  Logic/calc_map_reg[79][4]/Q
                         net (fo=1, routed)           0.056     1.677    Logic/calc_map_reg_n_0_[79][4]
    SLICE_X55Y40         FDRE                                         r  Logic/map_reg[106][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=684, routed)         0.838     1.996    Logic/clk_IBUF_BUFG
    SLICE_X55Y40         FDRE                                         r  Logic/map_reg[106][4]/C
                         clock pessimism             -0.516     1.480    
    SLICE_X55Y40         FDRE (Hold_fdre_C_D)         0.078     1.558    Logic/map_reg[106][4]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Logic/calc_map_reg[124][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/map_reg[157][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=684, routed)         0.597     1.510    Logic/clk_IBUF_BUFG
    SLICE_X63Y43         FDRE                                         r  Logic/calc_map_reg[124][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  Logic/calc_map_reg[124][4]/Q
                         net (fo=1, routed)           0.056     1.707    Logic/calc_map_reg_n_0_[124][4]
    SLICE_X63Y43         FDRE                                         r  Logic/map_reg[157][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=684, routed)         0.868     2.026    Logic/clk_IBUF_BUFG
    SLICE_X63Y43         FDRE                                         r  Logic/map_reg[157][4]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X63Y43         FDRE (Hold_fdre_C_D)         0.078     1.588    Logic/map_reg[157][4]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Logic/calc_map_reg[25][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/map_reg[44][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=684, routed)         0.593     1.506    Logic/clk_IBUF_BUFG
    SLICE_X63Y36         FDRE                                         r  Logic/calc_map_reg[25][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y36         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  Logic/calc_map_reg[25][4]/Q
                         net (fo=1, routed)           0.056     1.703    Logic/calc_map_reg_n_0_[25][4]
    SLICE_X63Y36         FDRE                                         r  Logic/map_reg[44][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=684, routed)         0.863     2.021    Logic/clk_IBUF_BUFG
    SLICE_X63Y36         FDRE                                         r  Logic/map_reg[44][4]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X63Y36         FDRE (Hold_fdre_C_D)         0.078     1.584    Logic/map_reg[44][4]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Logic/calc_map_reg[108][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/map_reg[139][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=684, routed)         0.596     1.509    Logic/clk_IBUF_BUFG
    SLICE_X59Y43         FDRE                                         r  Logic/calc_map_reg[108][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  Logic/calc_map_reg[108][4]/Q
                         net (fo=1, routed)           0.056     1.706    Logic/calc_map_reg_n_0_[108][4]
    SLICE_X59Y43         FDRE                                         r  Logic/map_reg[139][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=684, routed)         0.866     2.024    Logic/clk_IBUF_BUFG
    SLICE_X59Y43         FDRE                                         r  Logic/map_reg[139][4]/C
                         clock pessimism             -0.515     1.509    
    SLICE_X59Y43         FDRE (Hold_fdre_C_D)         0.076     1.585    Logic/map_reg[139][4]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Logic/calc_map_reg[78][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/map_reg[105][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=684, routed)         0.567     1.480    Logic/clk_IBUF_BUFG
    SLICE_X55Y40         FDRE                                         r  Logic/calc_map_reg[78][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  Logic/calc_map_reg[78][4]/Q
                         net (fo=1, routed)           0.056     1.677    Logic/calc_map_reg_n_0_[78][4]
    SLICE_X55Y40         FDRE                                         r  Logic/map_reg[105][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=684, routed)         0.838     1.996    Logic/clk_IBUF_BUFG
    SLICE_X55Y40         FDRE                                         r  Logic/map_reg[105][4]/C
                         clock pessimism             -0.516     1.480    
    SLICE_X55Y40         FDRE (Hold_fdre_C_D)         0.076     1.556    Logic/map_reg[105][4]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Logic/calc_map_reg[102][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/map_reg[133][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=684, routed)         0.595     1.508    Logic/clk_IBUF_BUFG
    SLICE_X59Y42         FDRE                                         r  Logic/calc_map_reg[102][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y42         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  Logic/calc_map_reg[102][3]/Q
                         net (fo=1, routed)           0.056     1.705    Logic/calc_map_reg_n_0_[102][3]
    SLICE_X59Y42         FDRE                                         r  Logic/map_reg[133][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=684, routed)         0.865     2.023    Logic/clk_IBUF_BUFG
    SLICE_X59Y42         FDRE                                         r  Logic/map_reg[133][3]/C
                         clock pessimism             -0.515     1.508    
    SLICE_X59Y42         FDRE (Hold_fdre_C_D)         0.076     1.584    Logic/map_reg[133][3]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y5   View/ram1/RAM_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y3   View/ram1/RAM_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y15  View/ram1/RAM_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y6   View/ram1/RAM_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y4   View/ram1/RAM_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y16  View/ram1/RAM_reg_1_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y6   View/ram1/RAM_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y10  View/ram1/RAM_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y6   View/ram1/RAM_reg_0_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y7   View/ram1/RAM_reg_1_10/CLKARDCLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y51  Input/direction_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y51  Input/direction_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y51  Input/direction_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y51  Input/direction_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y43  Logic/calc_map_reg[101][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y43  Logic/calc_map_reg[102][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y43  Logic/calc_map_reg[103][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y45  Logic/calc_map_reg[112][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y44  Logic/calc_map_reg[112][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y45  Logic/calc_map_reg[113][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y43  Logic/calc_map_reg[100][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y44  Logic/calc_map_reg[100][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y42  Logic/calc_map_reg[101][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y42  Logic/calc_map_reg[102][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y42  Logic/calc_map_reg[103][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y40  Logic/calc_map_reg[104][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y40  Logic/calc_map_reg[104][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y41  Logic/calc_map_reg[105][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y43  Logic/calc_map_reg[105][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y41  Logic/calc_map_reg[106][3]/C



