{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712745833307 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712745833322 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 10 11:43:53 2024 " "Processing started: Wed Apr 10 11:43:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712745833322 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712745833322 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SLCDC -c SLCDC " "Command: quartus_map --read_settings_files=on --write_settings_files=off SLCDC -c SLCDC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712745833322 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712745833557 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712745833557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcddispatcher.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcddispatcher.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LcdDispatcher-behavioral " "Found design unit 1: LcdDispatcher-behavioral" {  } { { "LcdDispatcher.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/LcdDispatcher.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712745841284 ""} { "Info" "ISGN_ENTITY_NAME" "1 LcdDispatcher " "Found entity 1: LcdDispatcher" {  } { { "LcdDispatcher.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/LcdDispatcher.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712745841284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712745841284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont4bit/registo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont4bit/registo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registo-structure " "Found design unit 1: Registo-structure" {  } { { "Cont4bit/Registo.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont4bit/Registo.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712745841284 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registo " "Found entity 1: Registo" {  } { { "Cont4bit/Registo.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont4bit/Registo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712745841284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712745841284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont4bit/muxcont.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont4bit/muxcont.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MuxCont-logicFunction " "Found design unit 1: MuxCont-logicFunction" {  } { { "Cont4bit/MuxCont.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont4bit/MuxCont.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712745841284 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxCont " "Found entity 1: MuxCont" {  } { { "Cont4bit/MuxCont.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont4bit/MuxCont.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712745841284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712745841284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont4bit/ha.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont4bit/ha.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HA-structural " "Found design unit 1: HA-structural" {  } { { "Cont4bit/HA.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont4bit/HA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712745841284 ""} { "Info" "ISGN_ENTITY_NAME" "1 HA " "Found entity 1: HA" {  } { { "Cont4bit/HA.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont4bit/HA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712745841284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712745841284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont4bit/ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont4bit/ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD-logicFunction " "Found design unit 1: FFD-logicFunction" {  } { { "Cont4bit/FFD.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont4bit/FFD.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712745841284 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "Cont4bit/FFD.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont4bit/FFD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712745841284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712745841284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont4bit/fa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont4bit/fa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA-structural " "Found design unit 1: FA-structural" {  } { { "Cont4bit/FA.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont4bit/FA.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712745841284 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "Cont4bit/FA.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont4bit/FA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712745841284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712745841284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont4bit/contadorcrescente.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont4bit/contadorcrescente.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ContadorCrescente-structure " "Found design unit 1: ContadorCrescente-structure" {  } { { "Cont4bit/ContadorCrescente.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont4bit/ContadorCrescente.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712745841284 ""} { "Info" "ISGN_ENTITY_NAME" "1 ContadorCrescente " "Found entity 1: ContadorCrescente" {  } { { "Cont4bit/ContadorCrescente.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont4bit/ContadorCrescente.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712745841284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712745841284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont4bit/cont.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont4bit/cont.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cont-structure " "Found design unit 1: Cont-structure" {  } { { "Cont4bit/Cont.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont4bit/Cont.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712745841284 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cont " "Found entity 1: Cont" {  } { { "Cont4bit/Cont.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont4bit/Cont.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712745841284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712745841284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont4bit/adder4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont4bit/adder4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder4-structural " "Found design unit 1: adder4-structural" {  } { { "Cont4bit/adder4.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont4bit/adder4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712745841284 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder4 " "Found entity 1: adder4" {  } { { "Cont4bit/adder4.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont4bit/adder4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712745841284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712745841284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont1bit/cont1bit/registo1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont1bit/cont1bit/registo1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registo1bit-structure " "Found design unit 1: Registo1bit-structure" {  } { { "Cont1bit/Cont1bit/Registo1bit.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont1bit/Cont1bit/Registo1bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712745841284 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registo1bit " "Found entity 1: Registo1bit" {  } { { "Cont1bit/Cont1bit/Registo1bit.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont1bit/Cont1bit/Registo1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712745841284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712745841284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont1bit/cont1bit/muxcont1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont1bit/cont1bit/muxcont1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MuxCont1bit-logicFunction " "Found design unit 1: MuxCont1bit-logicFunction" {  } { { "Cont1bit/Cont1bit/MuxCont1bit.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont1bit/Cont1bit/MuxCont1bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712745841300 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxCont1bit " "Found entity 1: MuxCont1bit" {  } { { "Cont1bit/Cont1bit/MuxCont1bit.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont1bit/Cont1bit/MuxCont1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712745841300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712745841300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont1bit/cont1bit/contadorcrescente1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont1bit/cont1bit/contadorcrescente1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ContadorCrescente1bit-structure " "Found design unit 1: ContadorCrescente1bit-structure" {  } { { "Cont1bit/Cont1bit/ContadorCrescente1bit.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont1bit/Cont1bit/ContadorCrescente1bit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712745841300 ""} { "Info" "ISGN_ENTITY_NAME" "1 ContadorCrescente1bit " "Found entity 1: ContadorCrescente1bit" {  } { { "Cont1bit/Cont1bit/ContadorCrescente1bit.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont1bit/Cont1bit/ContadorCrescente1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712745841300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712745841300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont1bit/cont1bit/cont1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont1bit/cont1bit/cont1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cont1bit-structure " "Found design unit 1: Cont1bit-structure" {  } { { "Cont1bit/Cont1bit/Cont1bit.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont1bit/Cont1bit/Cont1bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712745841300 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cont1bit " "Found entity 1: Cont1bit" {  } { { "Cont1bit/Cont1bit/Cont1bit.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont1bit/Cont1bit/Cont1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712745841300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712745841300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont1bit/cont1bit/adder1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont1bit/cont1bit/adder1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder1bit-structural " "Found design unit 1: adder1bit-structural" {  } { { "Cont1bit/Cont1bit/adder1.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont1bit/Cont1bit/adder1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712745841300 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder1bit " "Found entity 1: adder1bit" {  } { { "Cont1bit/Cont1bit/adder1.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont1bit/Cont1bit/adder1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712745841300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712745841300 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont1bit/Registo1bit.vhd C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont1bit/Cont1bit/Registo1bit.vhd " "File \"C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont1bit/Registo1bit.vhd\" is a duplicate of already analyzed file \"C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont1bit/Cont1bit/Registo1bit.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1712745841300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont1bit/registo1bit.vhd 0 0 " "Found 0 design units, including 0 entities, in source file cont1bit/registo1bit.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712745841300 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont1bit/MuxCont1bit.vhd C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont1bit/Cont1bit/MuxCont1bit.vhd " "File \"C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont1bit/MuxCont1bit.vhd\" is a duplicate of already analyzed file \"C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont1bit/Cont1bit/MuxCont1bit.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1712745841300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont1bit/muxcont1bit.vhd 0 0 " "Found 0 design units, including 0 entities, in source file cont1bit/muxcont1bit.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712745841300 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont1bit/HA.vhd C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont4bit/HA.vhd " "File \"C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont1bit/HA.vhd\" is a duplicate of already analyzed file \"C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont4bit/HA.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1712745841300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont1bit/ha.vhd 0 0 " "Found 0 design units, including 0 entities, in source file cont1bit/ha.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712745841300 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont1bit/FFD.vhd C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont4bit/FFD.vhd " "File \"C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont1bit/FFD.vhd\" is a duplicate of already analyzed file \"C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont4bit/FFD.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1712745841300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont1bit/ffd.vhd 0 0 " "Found 0 design units, including 0 entities, in source file cont1bit/ffd.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712745841300 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont1bit/FA.vhd C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont4bit/FA.vhd " "File \"C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont1bit/FA.vhd\" is a duplicate of already analyzed file \"C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont4bit/FA.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1712745841300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont1bit/fa.vhd 0 0 " "Found 0 design units, including 0 entities, in source file cont1bit/fa.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712745841300 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont1bit/ContadorCrescente1bit.vhd C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont1bit/Cont1bit/ContadorCrescente1bit.vhd " "File \"C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont1bit/ContadorCrescente1bit.vhd\" is a duplicate of already analyzed file \"C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont1bit/Cont1bit/ContadorCrescente1bit.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1712745841300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont1bit/contadorcrescente1bit.vhd 0 0 " "Found 0 design units, including 0 entities, in source file cont1bit/contadorcrescente1bit.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712745841300 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont1bit/Cont1bit.vhd C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont1bit/Cont1bit/Cont1bit.vhd " "File \"C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont1bit/Cont1bit.vhd\" is a duplicate of already analyzed file \"C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont1bit/Cont1bit/Cont1bit.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1712745841300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont1bit/cont1bit.vhd 0 0 " "Found 0 design units, including 0 entities, in source file cont1bit/cont1bit.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712745841300 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont1bit/adder1.vhd C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont1bit/Cont1bit/adder1.vhd " "File \"C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont1bit/adder1.vhd\" is a duplicate of already analyzed file \"C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont1bit/Cont1bit/adder1.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1712745841300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont1bit/adder1.vhd 0 0 " "Found 0 design units, including 0 entities, in source file cont1bit/adder1.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712745841300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftRegister-structure " "Found design unit 1: ShiftRegister-structure" {  } { { "shiftRegister.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/shiftRegister.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712745841300 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister " "Found entity 1: ShiftRegister" {  } { { "shiftRegister.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/shiftRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712745841300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712745841300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialreceiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serialreceiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SerialReceiver-structural " "Found design unit 1: SerialReceiver-structural" {  } { { "SerialReceiver.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/SerialReceiver.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712745841300 ""} { "Info" "ISGN_ENTITY_NAME" "1 SerialReceiver " "Found entity 1: SerialReceiver" {  } { { "SerialReceiver.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/SerialReceiver.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712745841300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712745841300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialcontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serialcontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SerialControl-behavioral " "Found design unit 1: SerialControl-behavioral" {  } { { "SerialControl.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/SerialControl.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712745841300 ""} { "Info" "ISGN_ENTITY_NAME" "1 SerialControl " "Found entity 1: SerialControl" {  } { { "SerialControl.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/SerialControl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712745841300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712745841300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "paritycheck.vhd 2 1 " "Found 2 design units, including 1 entities, in source file paritycheck.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ParityCheck-structure " "Found design unit 1: ParityCheck-structure" {  } { { "ParityCheck.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/ParityCheck.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712745841300 ""} { "Info" "ISGN_ENTITY_NAME" "1 ParityCheck " "Found entity 1: ParityCheck" {  } { { "ParityCheck.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/ParityCheck.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712745841300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712745841300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slcdc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slcdc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLCDC-structural " "Found design unit 1: SLCDC-structural" {  } { { "SLCDC.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/SLCDC.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712745841300 ""} { "Info" "ISGN_ENTITY_NAME" "1 SLCDC " "Found entity 1: SLCDC" {  } { { "SLCDC.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/SLCDC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712745841300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712745841300 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SLCDC " "Elaborating entity \"SLCDC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712745841331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SerialReceiver SerialReceiver:SReceiver " "Elaborating entity \"SerialReceiver\" for hierarchy \"SerialReceiver:SReceiver\"" {  } { { "SLCDC.vhd" "SReceiver" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/SLCDC.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712745841331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SerialControl SerialReceiver:SReceiver\|SerialControl:SC " "Elaborating entity \"SerialControl\" for hierarchy \"SerialReceiver:SReceiver\|SerialControl:SC\"" {  } { { "SerialReceiver.vhd" "SC" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/SerialReceiver.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712745841331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ParityCheck SerialReceiver:SReceiver\|ParityCheck:Pcheck " "Elaborating entity \"ParityCheck\" for hierarchy \"SerialReceiver:SReceiver\|ParityCheck:Pcheck\"" {  } { { "SerialReceiver.vhd" "Pcheck" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/SerialReceiver.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712745841331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cont SerialReceiver:SReceiver\|ParityCheck:Pcheck\|Cont:counter " "Elaborating entity \"Cont\" for hierarchy \"SerialReceiver:SReceiver\|ParityCheck:Pcheck\|Cont:counter\"" {  } { { "ParityCheck.vhd" "counter" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/ParityCheck.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712745841331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ContadorCrescente SerialReceiver:SReceiver\|ParityCheck:Pcheck\|Cont:counter\|ContadorCrescente:U1 " "Elaborating entity \"ContadorCrescente\" for hierarchy \"SerialReceiver:SReceiver\|ParityCheck:Pcheck\|Cont:counter\|ContadorCrescente:U1\"" {  } { { "Cont4bit/Cont.vhd" "U1" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont4bit/Cont.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712745841331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registo SerialReceiver:SReceiver\|ParityCheck:Pcheck\|Cont:counter\|ContadorCrescente:U1\|Registo:CC_Reg " "Elaborating entity \"Registo\" for hierarchy \"SerialReceiver:SReceiver\|ParityCheck:Pcheck\|Cont:counter\|ContadorCrescente:U1\|Registo:CC_Reg\"" {  } { { "Cont4bit/ContadorCrescente.vhd" "CC_Reg" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont4bit/ContadorCrescente.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712745841347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD SerialReceiver:SReceiver\|ParityCheck:Pcheck\|Cont:counter\|ContadorCrescente:U1\|Registo:CC_Reg\|FFD:FFD1 " "Elaborating entity \"FFD\" for hierarchy \"SerialReceiver:SReceiver\|ParityCheck:Pcheck\|Cont:counter\|ContadorCrescente:U1\|Registo:CC_Reg\|FFD:FFD1\"" {  } { { "Cont4bit/Registo.vhd" "FFD1" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont4bit/Registo.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712745841347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder4 SerialReceiver:SReceiver\|ParityCheck:Pcheck\|Cont:counter\|ContadorCrescente:U1\|adder4:CC_Adder " "Elaborating entity \"adder4\" for hierarchy \"SerialReceiver:SReceiver\|ParityCheck:Pcheck\|Cont:counter\|ContadorCrescente:U1\|adder4:CC_Adder\"" {  } { { "Cont4bit/ContadorCrescente.vhd" "CC_Adder" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont4bit/ContadorCrescente.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712745841347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA SerialReceiver:SReceiver\|ParityCheck:Pcheck\|Cont:counter\|ContadorCrescente:U1\|adder4:CC_Adder\|FA:FA1 " "Elaborating entity \"FA\" for hierarchy \"SerialReceiver:SReceiver\|ParityCheck:Pcheck\|Cont:counter\|ContadorCrescente:U1\|adder4:CC_Adder\|FA:FA1\"" {  } { { "Cont4bit/adder4.vhd" "FA1" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont4bit/adder4.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712745841347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HA SerialReceiver:SReceiver\|ParityCheck:Pcheck\|Cont:counter\|ContadorCrescente:U1\|adder4:CC_Adder\|FA:FA1\|HA:HA1 " "Elaborating entity \"HA\" for hierarchy \"SerialReceiver:SReceiver\|ParityCheck:Pcheck\|Cont:counter\|ContadorCrescente:U1\|adder4:CC_Adder\|FA:FA1\|HA:HA1\"" {  } { { "Cont4bit/FA.vhd" "HA1" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont4bit/FA.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712745841347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxCont SerialReceiver:SReceiver\|ParityCheck:Pcheck\|Cont:counter\|ContadorCrescente:U1\|MuxCont:CC_MUX " "Elaborating entity \"MuxCont\" for hierarchy \"SerialReceiver:SReceiver\|ParityCheck:Pcheck\|Cont:counter\|ContadorCrescente:U1\|MuxCont:CC_MUX\"" {  } { { "Cont4bit/ContadorCrescente.vhd" "CC_MUX" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont4bit/ContadorCrescente.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712745841347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRegister SerialReceiver:SReceiver\|ShiftRegister:ShRegister " "Elaborating entity \"ShiftRegister\" for hierarchy \"SerialReceiver:SReceiver\|ShiftRegister:ShRegister\"" {  } { { "SerialReceiver.vhd" "ShRegister" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/SerialReceiver.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712745841347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LcdDispatcher LcdDispatcher:Dispatcher " "Elaborating entity \"LcdDispatcher\" for hierarchy \"LcdDispatcher:Dispatcher\"" {  } { { "SLCDC.vhd" "Dispatcher" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/SLCDC.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712745841362 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[0\] LcdDispatcher.vhd(45) " "Inferred latch for \"Dout\[0\]\" at LcdDispatcher.vhd(45)" {  } { { "LcdDispatcher.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/LcdDispatcher.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712745841362 "|SLCDC|LcdDispatcher:Dispatcher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[1\] LcdDispatcher.vhd(45) " "Inferred latch for \"Dout\[1\]\" at LcdDispatcher.vhd(45)" {  } { { "LcdDispatcher.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/LcdDispatcher.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712745841362 "|SLCDC|LcdDispatcher:Dispatcher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[2\] LcdDispatcher.vhd(45) " "Inferred latch for \"Dout\[2\]\" at LcdDispatcher.vhd(45)" {  } { { "LcdDispatcher.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/LcdDispatcher.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712745841362 "|SLCDC|LcdDispatcher:Dispatcher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[3\] LcdDispatcher.vhd(45) " "Inferred latch for \"Dout\[3\]\" at LcdDispatcher.vhd(45)" {  } { { "LcdDispatcher.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/LcdDispatcher.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712745841362 "|SLCDC|LcdDispatcher:Dispatcher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[4\] LcdDispatcher.vhd(45) " "Inferred latch for \"Dout\[4\]\" at LcdDispatcher.vhd(45)" {  } { { "LcdDispatcher.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/LcdDispatcher.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712745841362 "|SLCDC|LcdDispatcher:Dispatcher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[5\] LcdDispatcher.vhd(45) " "Inferred latch for \"Dout\[5\]\" at LcdDispatcher.vhd(45)" {  } { { "LcdDispatcher.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/LcdDispatcher.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712745841362 "|SLCDC|LcdDispatcher:Dispatcher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[6\] LcdDispatcher.vhd(45) " "Inferred latch for \"Dout\[6\]\" at LcdDispatcher.vhd(45)" {  } { { "LcdDispatcher.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/LcdDispatcher.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712745841362 "|SLCDC|LcdDispatcher:Dispatcher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[7\] LcdDispatcher.vhd(45) " "Inferred latch for \"Dout\[7\]\" at LcdDispatcher.vhd(45)" {  } { { "LcdDispatcher.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/LcdDispatcher.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712745841362 "|SLCDC|LcdDispatcher:Dispatcher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[8\] LcdDispatcher.vhd(45) " "Inferred latch for \"Dout\[8\]\" at LcdDispatcher.vhd(45)" {  } { { "LcdDispatcher.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/LcdDispatcher.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712745841362 "|SLCDC|LcdDispatcher:Dispatcher"}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "Q SerialReceiver:SReceiver\|ParityCheck:Pcheck\|Cont:counter 1 4 " "Actual width (1) of port \"Q\" on instance \"SerialReceiver:SReceiver\|ParityCheck:Pcheck\|Cont:counter\" is not compatible with the formal port width (4) declared by the instantiated entity" {  } { { "ParityCheck.vhd" "counter" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/ParityCheck.vhd" 26 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1712745841378 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1712745841393 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712745841503 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 10 11:44:01 2024 " "Processing ended: Wed Apr 10 11:44:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712745841503 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712745841503 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712745841503 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712745841503 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712745842112 ""}
