#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55bf4e1d0620 .scope module, "test_cordic_unit" "test_cordic_unit" 2 8;
 .timescale 0 0;
v0x55bf4e1f81b0_0 .var/s "Xi", 31 0;
v0x55bf4e1f8250_0 .net/s "Xr", 31 0, L_0x55bf4e224220;  1 drivers
v0x55bf4e1f82f0_0 .var/s "Yi", 31 0;
v0x55bf4e1f8390_0 .net/s "Yr", 31 0, L_0x55bf4e2242c0;  1 drivers
v0x55bf4e1f8430_0 .var/s "angle", 31 0;
v0x55bf4e1f8520_0 .net/s "cos", 31 0, L_0x55bf4e224520;  1 drivers
v0x55bf4e1f85c0_0 .net/s "sin", 31 0, L_0x55bf4e224360;  1 drivers
v0x55bf4e1f8660_0 .var "trig_rot", 0 0;
S_0x55bf4e1b2bb0 .scope module, "dut" "CORDIC_UNIT" 2 19, 3 10 0, S_0x55bf4e1d0620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "trig_rot";
    .port_info 1 /INPUT 32 "angle";
    .port_info 2 /INPUT 32 "Xi";
    .port_info 3 /INPUT 32 "Yi";
    .port_info 4 /OUTPUT 32 "sin";
    .port_info 5 /OUTPUT 32 "cos";
    .port_info 6 /OUTPUT 32 "Xr";
    .port_info 7 /OUTPUT 32 "Yr";
P_0x55bf4e1b6f20 .param/l "I" 0 3 13, +C4<00000000000000000000000000011100>;
P_0x55bf4e1b6f60 .param/l "N" 0 3 12, +C4<00000000000000000000000000100000>;
P_0x55bf4e1b6fa0 .param/l "n3pi2" 0 3 30, +C4<10110100100110100000111000000100>;
P_0x55bf4e1b6fe0 .param/l "npi" 0 3 28, +C4<11001101101111000000100101011000>;
P_0x55bf4e1b7020 .param/l "npi2" 0 3 26, +C4<11100110110111100000010010101100>;
P_0x55bf4e1b7060 .param/l "p2pi" 0 3 31, +C4<01100100100001111110110101010001>;
P_0x55bf4e1b70a0 .param/l "p3pi2" 0 3 29, +C4<01001011011001011111000111111100>;
P_0x55bf4e1b70e0 .param/l "pi" 0 3 27, +C4<00110010010000111111011010101000>;
P_0x55bf4e1b7120 .param/l "pi2" 0 3 25, +C4<00011001001000011111101101010100>;
v0x55bf4e1f53f0 .array "X", 27 0;
v0x55bf4e1f53f0_0 .net/s v0x55bf4e1f53f0 0, 31 0, v0x55bf4e1f5e40_0; 1 drivers
v0x55bf4e1f53f0_1 .net/s v0x55bf4e1f53f0 1, 31 0, L_0x55bf4e1f8c10; 1 drivers
v0x55bf4e1f53f0_2 .net/s v0x55bf4e1f53f0 2, 31 0, L_0x55bf4e1f9bc0; 1 drivers
v0x55bf4e1f53f0_3 .net/s v0x55bf4e1f53f0 3, 31 0, L_0x55bf4e1fab40; 1 drivers
v0x55bf4e1f53f0_4 .net/s v0x55bf4e1f53f0 4, 31 0, L_0x55bf4e1fbac0; 1 drivers
v0x55bf4e1f53f0_5 .net/s v0x55bf4e1f53f0 5, 31 0, L_0x55bf4e1fca40; 1 drivers
v0x55bf4e1f53f0_6 .net/s v0x55bf4e1f53f0 6, 31 0, L_0x55bf4e1fd9c0; 1 drivers
v0x55bf4e1f53f0_7 .net/s v0x55bf4e1f53f0 7, 31 0, L_0x55bf4e1fe940; 1 drivers
v0x55bf4e1f53f0_8 .net/s v0x55bf4e1f53f0 8, 31 0, L_0x55bf4e1ff8c0; 1 drivers
v0x55bf4e1f53f0_9 .net/s v0x55bf4e1f53f0 9, 31 0, L_0x55bf4e200840; 1 drivers
v0x55bf4e1f53f0_10 .net/s v0x55bf4e1f53f0 10, 31 0, L_0x55bf4e2017c0; 1 drivers
v0x55bf4e1f53f0_11 .net/s v0x55bf4e1f53f0 11, 31 0, L_0x55bf4e202740; 1 drivers
v0x55bf4e1f53f0_12 .net/s v0x55bf4e1f53f0 12, 31 0, L_0x55bf4e2036c0; 1 drivers
v0x55bf4e1f53f0_13 .net/s v0x55bf4e1f53f0 13, 31 0, L_0x55bf4e204640; 1 drivers
v0x55bf4e1f53f0_14 .net/s v0x55bf4e1f53f0 14, 31 0, L_0x55bf4e2055c0; 1 drivers
v0x55bf4e1f53f0_15 .net/s v0x55bf4e1f53f0 15, 31 0, L_0x55bf4e206480; 1 drivers
v0x55bf4e1f53f0_16 .net/s v0x55bf4e1f53f0 16, 31 0, L_0x55bf4e207400; 1 drivers
v0x55bf4e1f53f0_17 .net/s v0x55bf4e1f53f0 17, 31 0, L_0x55bf4e208380; 1 drivers
v0x55bf4e1f53f0_18 .net/s v0x55bf4e1f53f0 18, 31 0, L_0x55bf4e209300; 1 drivers
v0x55bf4e1f53f0_19 .net/s v0x55bf4e1f53f0 19, 31 0, L_0x55bf4e20a280; 1 drivers
v0x55bf4e1f53f0_20 .net/s v0x55bf4e1f53f0 20, 31 0, L_0x55bf4e20b200; 1 drivers
v0x55bf4e1f53f0_21 .net/s v0x55bf4e1f53f0 21, 31 0, L_0x55bf4e20c180; 1 drivers
v0x55bf4e1f53f0_22 .net/s v0x55bf4e1f53f0 22, 31 0, L_0x55bf4e20d100; 1 drivers
v0x55bf4e1f53f0_23 .net/s v0x55bf4e1f53f0 23, 31 0, L_0x55bf4e20e080; 1 drivers
v0x55bf4e1f53f0_24 .net/s v0x55bf4e1f53f0 24, 31 0, L_0x55bf4e20f000; 1 drivers
v0x55bf4e1f53f0_25 .net/s v0x55bf4e1f53f0 25, 31 0, L_0x55bf4e20ff80; 1 drivers
v0x55bf4e1f53f0_26 .net/s v0x55bf4e1f53f0 26, 31 0, L_0x55bf4e210f00; 1 drivers
v0x55bf4e1f53f0_27 .net/s v0x55bf4e1f53f0 27, 31 0, L_0x55bf4e211e80; 1 drivers
v0x55bf4e1f5e40_0 .var/s "X0", 31 0;
v0x55bf4e1f5f20_0 .net/s "X_cor", 31 0, L_0x55bf4e223c90;  1 drivers
v0x55bf4e1f5fc0_0 .net/s "Xi", 31 0, v0x55bf4e1f81b0_0;  1 drivers
v0x55bf4e1f6080_0 .net/s "Xr", 31 0, L_0x55bf4e224220;  alias, 1 drivers
v0x55bf4e1f61b0 .array "Y", 27 0;
v0x55bf4e1f61b0_0 .net/s v0x55bf4e1f61b0 0, 31 0, v0x55bf4e1f6bd0_0; 1 drivers
v0x55bf4e1f61b0_1 .net/s v0x55bf4e1f61b0 1, 31 0, L_0x55bf4e1f8fd0; 1 drivers
v0x55bf4e1f61b0_2 .net/s v0x55bf4e1f61b0 2, 31 0, L_0x55bf4e1f9f40; 1 drivers
v0x55bf4e1f61b0_3 .net/s v0x55bf4e1f61b0 3, 31 0, L_0x55bf4e1faec0; 1 drivers
v0x55bf4e1f61b0_4 .net/s v0x55bf4e1f61b0 4, 31 0, L_0x55bf4e1fbe40; 1 drivers
v0x55bf4e1f61b0_5 .net/s v0x55bf4e1f61b0 5, 31 0, L_0x55bf4e1fcdc0; 1 drivers
v0x55bf4e1f61b0_6 .net/s v0x55bf4e1f61b0 6, 31 0, L_0x55bf4e1fdd40; 1 drivers
v0x55bf4e1f61b0_7 .net/s v0x55bf4e1f61b0 7, 31 0, L_0x55bf4e1fecc0; 1 drivers
v0x55bf4e1f61b0_8 .net/s v0x55bf4e1f61b0 8, 31 0, L_0x55bf4e1ffc40; 1 drivers
v0x55bf4e1f61b0_9 .net/s v0x55bf4e1f61b0 9, 31 0, L_0x55bf4e200bc0; 1 drivers
v0x55bf4e1f61b0_10 .net/s v0x55bf4e1f61b0 10, 31 0, L_0x55bf4e201b40; 1 drivers
v0x55bf4e1f61b0_11 .net/s v0x55bf4e1f61b0 11, 31 0, L_0x55bf4e202ac0; 1 drivers
v0x55bf4e1f61b0_12 .net/s v0x55bf4e1f61b0 12, 31 0, L_0x55bf4e203a40; 1 drivers
v0x55bf4e1f61b0_13 .net/s v0x55bf4e1f61b0 13, 31 0, L_0x55bf4e2049c0; 1 drivers
v0x55bf4e1f61b0_14 .net/s v0x55bf4e1f61b0 14, 31 0, L_0x55bf4e205940; 1 drivers
v0x55bf4e1f61b0_15 .net/s v0x55bf4e1f61b0 15, 31 0, L_0x55bf4e206800; 1 drivers
v0x55bf4e1f61b0_16 .net/s v0x55bf4e1f61b0 16, 31 0, L_0x55bf4e207780; 1 drivers
v0x55bf4e1f61b0_17 .net/s v0x55bf4e1f61b0 17, 31 0, L_0x55bf4e208700; 1 drivers
v0x55bf4e1f61b0_18 .net/s v0x55bf4e1f61b0 18, 31 0, L_0x55bf4e209680; 1 drivers
v0x55bf4e1f61b0_19 .net/s v0x55bf4e1f61b0 19, 31 0, L_0x55bf4e20a600; 1 drivers
v0x55bf4e1f61b0_20 .net/s v0x55bf4e1f61b0 20, 31 0, L_0x55bf4e20b580; 1 drivers
v0x55bf4e1f61b0_21 .net/s v0x55bf4e1f61b0 21, 31 0, L_0x55bf4e20c500; 1 drivers
v0x55bf4e1f61b0_22 .net/s v0x55bf4e1f61b0 22, 31 0, L_0x55bf4e20d480; 1 drivers
v0x55bf4e1f61b0_23 .net/s v0x55bf4e1f61b0 23, 31 0, L_0x55bf4e20e400; 1 drivers
v0x55bf4e1f61b0_24 .net/s v0x55bf4e1f61b0 24, 31 0, L_0x55bf4e20f380; 1 drivers
v0x55bf4e1f61b0_25 .net/s v0x55bf4e1f61b0 25, 31 0, L_0x55bf4e210300; 1 drivers
v0x55bf4e1f61b0_26 .net/s v0x55bf4e1f61b0 26, 31 0, L_0x55bf4e211280; 1 drivers
v0x55bf4e1f61b0_27 .net/s v0x55bf4e1f61b0 27, 31 0, L_0x55bf4e212200; 1 drivers
v0x55bf4e1f6bd0_0 .var/s "Y0", 31 0;
v0x55bf4e1f6c90_0 .net/s "Y_cor", 31 0, L_0x55bf4e224180;  1 drivers
v0x55bf4e1f6d50_0 .net/s "Yi", 31 0, v0x55bf4e1f82f0_0;  1 drivers
v0x55bf4e1f6e10_0 .net/s "Yr", 31 0, L_0x55bf4e2242c0;  alias, 1 drivers
v0x55bf4e1f6ef0 .array "Z", 27 0;
v0x55bf4e1f6ef0_0 .net/s v0x55bf4e1f6ef0 0, 31 0, v0x55bf4e1f7870_0; 1 drivers
v0x55bf4e1f6ef0_1 .net/s v0x55bf4e1f6ef0 1, 31 0, L_0x55bf4e1f92d0; 1 drivers
v0x55bf4e1f6ef0_2 .net/s v0x55bf4e1f6ef0 2, 31 0, L_0x55bf4e1fa200; 1 drivers
v0x55bf4e1f6ef0_3 .net/s v0x55bf4e1f6ef0 3, 31 0, L_0x55bf4e1fb180; 1 drivers
v0x55bf4e1f6ef0_4 .net/s v0x55bf4e1f6ef0 4, 31 0, L_0x55bf4e1fc100; 1 drivers
v0x55bf4e1f6ef0_5 .net/s v0x55bf4e1f6ef0 5, 31 0, L_0x55bf4e1fd080; 1 drivers
v0x55bf4e1f6ef0_6 .net/s v0x55bf4e1f6ef0 6, 31 0, L_0x55bf4e1fe000; 1 drivers
v0x55bf4e1f6ef0_7 .net/s v0x55bf4e1f6ef0 7, 31 0, L_0x55bf4e1fef80; 1 drivers
v0x55bf4e1f6ef0_8 .net/s v0x55bf4e1f6ef0 8, 31 0, L_0x55bf4e1fff00; 1 drivers
v0x55bf4e1f6ef0_9 .net/s v0x55bf4e1f6ef0 9, 31 0, L_0x55bf4e200e80; 1 drivers
v0x55bf4e1f6ef0_10 .net/s v0x55bf4e1f6ef0 10, 31 0, L_0x55bf4e201e00; 1 drivers
v0x55bf4e1f6ef0_11 .net/s v0x55bf4e1f6ef0 11, 31 0, L_0x55bf4e202d80; 1 drivers
v0x55bf4e1f6ef0_12 .net/s v0x55bf4e1f6ef0 12, 31 0, L_0x55bf4e203d00; 1 drivers
v0x55bf4e1f6ef0_13 .net/s v0x55bf4e1f6ef0 13, 31 0, L_0x55bf4e204c80; 1 drivers
v0x55bf4e1f6ef0_14 .net/s v0x55bf4e1f6ef0 14, 31 0, L_0x55bf4e205c00; 1 drivers
v0x55bf4e1f6ef0_15 .net/s v0x55bf4e1f6ef0 15, 31 0, L_0x55bf4e206ac0; 1 drivers
v0x55bf4e1f6ef0_16 .net/s v0x55bf4e1f6ef0 16, 31 0, L_0x55bf4e207a40; 1 drivers
v0x55bf4e1f6ef0_17 .net/s v0x55bf4e1f6ef0 17, 31 0, L_0x55bf4e2089c0; 1 drivers
v0x55bf4e1f6ef0_18 .net/s v0x55bf4e1f6ef0 18, 31 0, L_0x55bf4e209940; 1 drivers
v0x55bf4e1f6ef0_19 .net/s v0x55bf4e1f6ef0 19, 31 0, L_0x55bf4e20a8c0; 1 drivers
v0x55bf4e1f6ef0_20 .net/s v0x55bf4e1f6ef0 20, 31 0, L_0x55bf4e20b840; 1 drivers
v0x55bf4e1f6ef0_21 .net/s v0x55bf4e1f6ef0 21, 31 0, L_0x55bf4e20c7c0; 1 drivers
v0x55bf4e1f6ef0_22 .net/s v0x55bf4e1f6ef0 22, 31 0, L_0x55bf4e20d740; 1 drivers
v0x55bf4e1f6ef0_23 .net/s v0x55bf4e1f6ef0 23, 31 0, L_0x55bf4e20e6c0; 1 drivers
v0x55bf4e1f6ef0_24 .net/s v0x55bf4e1f6ef0 24, 31 0, L_0x55bf4e20f640; 1 drivers
v0x55bf4e1f6ef0_25 .net/s v0x55bf4e1f6ef0 25, 31 0, L_0x55bf4e2105c0; 1 drivers
v0x55bf4e1f6ef0_26 .net/s v0x55bf4e1f6ef0 26, 31 0, L_0x55bf4e211540; 1 drivers
v0x55bf4e1f6ef0_27 .net/s v0x55bf4e1f6ef0 27, 31 0, L_0x55bf4e2124c0; 1 drivers
v0x55bf4e1f7870_0 .var/s "Z0", 31 0;
o0x7f108607c828 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55bf4e1f7910_0 name=_ivl_103
o0x7f108607c858 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55bf4e1f79f0_0 name=_ivl_107
o0x7f108607c888 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55bf4e1f7ad0_0 name=_ivl_95
o0x7f108607c8b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55bf4e1f7bb0_0 name=_ivl_99
v0x55bf4e1f7c90_0 .net/s "angle", 31 0, v0x55bf4e1f8430_0;  1 drivers
v0x55bf4e1f7d70_0 .net/s "cos", 31 0, L_0x55bf4e224520;  alias, 1 drivers
L_0x7f1085db7018 .functor BUFT 1, C4<00001100100100001111110110101010>, C4<0>, C4<0>, C4<0>;
v0x55bf4e1f7e50 .array "lookup_table", 31 0;
v0x55bf4e1f7e50_0 .net v0x55bf4e1f7e50 0, 31 0, L_0x7f1085db7018; 1 drivers
L_0x7f1085db7060 .functor BUFT 1, C4<00000111011010110001100111000001>, C4<0>, C4<0>, C4<0>;
v0x55bf4e1f7e50_1 .net v0x55bf4e1f7e50 1, 31 0, L_0x7f1085db7060; 1 drivers
L_0x7f1085db70a8 .functor BUFT 1, C4<00000011111010110110111010111111>, C4<0>, C4<0>, C4<0>;
v0x55bf4e1f7e50_2 .net v0x55bf4e1f7e50 2, 31 0, L_0x7f1085db70a8; 1 drivers
L_0x7f1085db70f0 .functor BUFT 1, C4<00000001111111010101101110101001>, C4<0>, C4<0>, C4<0>;
v0x55bf4e1f7e50_3 .net v0x55bf4e1f7e50 3, 31 0, L_0x7f1085db70f0; 1 drivers
L_0x7f1085db7138 .functor BUFT 1, C4<00000000111111111010101011011101>, C4<0>, C4<0>, C4<0>;
v0x55bf4e1f7e50_4 .net v0x55bf4e1f7e50 4, 31 0, L_0x7f1085db7138; 1 drivers
L_0x7f1085db7180 .functor BUFT 1, C4<00000000011111111111010101010110>, C4<0>, C4<0>, C4<0>;
v0x55bf4e1f7e50_5 .net v0x55bf4e1f7e50 5, 31 0, L_0x7f1085db7180; 1 drivers
L_0x7f1085db71c8 .functor BUFT 1, C4<00000000001111111111111010101010>, C4<0>, C4<0>, C4<0>;
v0x55bf4e1f7e50_6 .net v0x55bf4e1f7e50 6, 31 0, L_0x7f1085db71c8; 1 drivers
L_0x7f1085db7210 .functor BUFT 1, C4<00000000000111111111111111010101>, C4<0>, C4<0>, C4<0>;
v0x55bf4e1f7e50_7 .net v0x55bf4e1f7e50 7, 31 0, L_0x7f1085db7210; 1 drivers
L_0x7f1085db7258 .functor BUFT 1, C4<00000000000011111111111111111010>, C4<0>, C4<0>, C4<0>;
v0x55bf4e1f7e50_8 .net v0x55bf4e1f7e50 8, 31 0, L_0x7f1085db7258; 1 drivers
L_0x7f1085db72a0 .functor BUFT 1, C4<00000000000001111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x55bf4e1f7e50_9 .net v0x55bf4e1f7e50 9, 31 0, L_0x7f1085db72a0; 1 drivers
L_0x7f1085db72e8 .functor BUFT 1, C4<00000000000000111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x55bf4e1f7e50_10 .net v0x55bf4e1f7e50 10, 31 0, L_0x7f1085db72e8; 1 drivers
L_0x7f1085db7330 .functor BUFT 1, C4<00000000000000011111111111111111>, C4<0>, C4<0>, C4<0>;
v0x55bf4e1f7e50_11 .net v0x55bf4e1f7e50 11, 31 0, L_0x7f1085db7330; 1 drivers
L_0x7f1085db7378 .functor BUFT 1, C4<00000000000000001111111111111111>, C4<0>, C4<0>, C4<0>;
v0x55bf4e1f7e50_12 .net v0x55bf4e1f7e50 12, 31 0, L_0x7f1085db7378; 1 drivers
L_0x7f1085db73c0 .functor BUFT 1, C4<00000000000000000111111111111111>, C4<0>, C4<0>, C4<0>;
v0x55bf4e1f7e50_13 .net v0x55bf4e1f7e50 13, 31 0, L_0x7f1085db73c0; 1 drivers
L_0x7f1085db7408 .functor BUFT 1, C4<00000000000000000011111111111111>, C4<0>, C4<0>, C4<0>;
v0x55bf4e1f7e50_14 .net v0x55bf4e1f7e50 14, 31 0, L_0x7f1085db7408; 1 drivers
L_0x7f1085db7450 .functor BUFT 1, C4<00000000000000000001111111111111>, C4<0>, C4<0>, C4<0>;
v0x55bf4e1f7e50_15 .net v0x55bf4e1f7e50 15, 31 0, L_0x7f1085db7450; 1 drivers
L_0x7f1085db7498 .functor BUFT 1, C4<00000000000000000000111111111111>, C4<0>, C4<0>, C4<0>;
v0x55bf4e1f7e50_16 .net v0x55bf4e1f7e50 16, 31 0, L_0x7f1085db7498; 1 drivers
L_0x7f1085db74e0 .functor BUFT 1, C4<00000000000000000000011111111111>, C4<0>, C4<0>, C4<0>;
v0x55bf4e1f7e50_17 .net v0x55bf4e1f7e50 17, 31 0, L_0x7f1085db74e0; 1 drivers
L_0x7f1085db7528 .functor BUFT 1, C4<00000000000000000000001111111111>, C4<0>, C4<0>, C4<0>;
v0x55bf4e1f7e50_18 .net v0x55bf4e1f7e50 18, 31 0, L_0x7f1085db7528; 1 drivers
L_0x7f1085db7570 .functor BUFT 1, C4<00000000000000000000000111111111>, C4<0>, C4<0>, C4<0>;
v0x55bf4e1f7e50_19 .net v0x55bf4e1f7e50 19, 31 0, L_0x7f1085db7570; 1 drivers
L_0x7f1085db75b8 .functor BUFT 1, C4<00000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v0x55bf4e1f7e50_20 .net v0x55bf4e1f7e50 20, 31 0, L_0x7f1085db75b8; 1 drivers
L_0x7f1085db7600 .functor BUFT 1, C4<00000000000000000000000001111111>, C4<0>, C4<0>, C4<0>;
v0x55bf4e1f7e50_21 .net v0x55bf4e1f7e50 21, 31 0, L_0x7f1085db7600; 1 drivers
L_0x7f1085db7648 .functor BUFT 1, C4<00000000000000000000000000111111>, C4<0>, C4<0>, C4<0>;
v0x55bf4e1f7e50_22 .net v0x55bf4e1f7e50 22, 31 0, L_0x7f1085db7648; 1 drivers
L_0x7f1085db7690 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
v0x55bf4e1f7e50_23 .net v0x55bf4e1f7e50 23, 31 0, L_0x7f1085db7690; 1 drivers
L_0x7f1085db76d8 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0x55bf4e1f7e50_24 .net v0x55bf4e1f7e50 24, 31 0, L_0x7f1085db76d8; 1 drivers
L_0x7f1085db7720 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x55bf4e1f7e50_25 .net v0x55bf4e1f7e50 25, 31 0, L_0x7f1085db7720; 1 drivers
L_0x7f1085db7768 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55bf4e1f7e50_26 .net v0x55bf4e1f7e50 26, 31 0, L_0x7f1085db7768; 1 drivers
L_0x7f1085db77b0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55bf4e1f7e50_27 .net v0x55bf4e1f7e50 27, 31 0, L_0x7f1085db77b0; 1 drivers
o0x7f108607c978 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55bf4e1f7e50_28 .net v0x55bf4e1f7e50 28, 31 0, o0x7f108607c978; 0 drivers
o0x7f108607c9a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55bf4e1f7e50_29 .net v0x55bf4e1f7e50 29, 31 0, o0x7f108607c9a8; 0 drivers
o0x7f108607c9d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55bf4e1f7e50_30 .net v0x55bf4e1f7e50 30, 31 0, o0x7f108607c9d8; 0 drivers
o0x7f108607ca08 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55bf4e1f7e50_31 .net v0x55bf4e1f7e50 31, 31 0, o0x7f108607ca08; 0 drivers
v0x55bf4e1f8020_0 .net/s "sin", 31 0, L_0x55bf4e224360;  alias, 1 drivers
v0x55bf4e1f80c0_0 .net "trig_rot", 0 0, v0x55bf4e1f8660_0;  1 drivers
E_0x55bf4e0a37f0 .event edge, v0x55bf4e1f7c90_0, v0x55bf4e1f80c0_0, v0x55bf4e1f6d50_0, v0x55bf4e1f5fc0_0;
L_0x55bf4e224220 .functor MUXZ 32, L_0x55bf4e223c90, o0x7f108607c888, v0x55bf4e1f8660_0, C4<>;
L_0x55bf4e2242c0 .functor MUXZ 32, L_0x55bf4e224180, o0x7f108607c8b8, v0x55bf4e1f8660_0, C4<>;
L_0x55bf4e224360 .functor MUXZ 32, o0x7f108607c828, L_0x55bf4e224180, v0x55bf4e1f8660_0, C4<>;
L_0x55bf4e224520 .functor MUXZ 32, o0x7f108607c858, L_0x55bf4e223c90, v0x55bf4e1f8660_0, C4<>;
S_0x55bf4e1b21f0 .scope module, "correction_X" "correction" 3 217, 4 8 0, S_0x55bf4e1b2bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /OUTPUT 32 "Y";
P_0x55bf4e1c7e90 .param/l "K" 0 4 15, +C4<00001001101101110100111011011011>;
P_0x55bf4e1c7ed0 .param/l "N" 0 4 10, +C4<00000000000000000000000000100000>;
v0x55bf4e1b0780_0 .net "M", 63 0, L_0x55bf4e223970;  1 drivers
v0x55bf4e1c81b0_0 .net/s "X", 31 0, L_0x55bf4e211e80;  alias, 1 drivers
v0x55bf4e1c78c0_0 .net/s "Y", 31 0, L_0x55bf4e223c90;  alias, 1 drivers
v0x55bf4e1c70a0_0 .net/s *"_ivl_0", 63 0, L_0x55bf4e223840;  1 drivers
v0x55bf4e1c69f0_0 .net *"_ivl_11", 27 0, L_0x55bf4e223b50;  1 drivers
v0x55bf4e1d0e90_0 .net *"_ivl_12", 27 0, L_0x55bf4e223bf0;  1 drivers
L_0x7f1085db77f8 .functor BUFT 1, C4<0000000000000000000000000000000000001001101101110100111011011011>, C4<0>, C4<0>, C4<0>;
v0x55bf4e1d0f30_0 .net/2s *"_ivl_2", 63 0, L_0x7f1085db77f8;  1 drivers
v0x55bf4e1731b0_0 .net *"_ivl_7", 3 0, L_0x55bf4e223a10;  1 drivers
v0x55bf4e16cf20_0 .net *"_ivl_8", 3 0, L_0x55bf4e223ab0;  1 drivers
L_0x55bf4e223840 .extend/s 64, L_0x55bf4e211e80;
L_0x55bf4e223970 .arith/mult 64, L_0x55bf4e223840, L_0x7f1085db77f8;
L_0x55bf4e223a10 .part L_0x55bf4e223970, 56, 4;
L_0x55bf4e223ab0 .concat [ 4 0 0 0], L_0x55bf4e223a10;
L_0x55bf4e223b50 .part L_0x55bf4e223970, 28, 28;
L_0x55bf4e223bf0 .concat [ 28 0 0 0], L_0x55bf4e223b50;
L_0x55bf4e223c90 .concat [ 28 4 0 0], L_0x55bf4e223bf0, L_0x55bf4e223ab0;
S_0x55bf4e1b6580 .scope module, "correction_Y" "correction" 3 218, 4 8 0, S_0x55bf4e1b2bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /OUTPUT 32 "Y";
P_0x55bf4e1c2a10 .param/l "K" 0 4 15, +C4<00001001101101110100111011011011>;
P_0x55bf4e1c2a50 .param/l "N" 0 4 10, +C4<00000000000000000000000000100000>;
v0x55bf4e166d00_0 .net "M", 63 0, L_0x55bf4e223e60;  1 drivers
v0x55bf4e160a40_0 .net/s "X", 31 0, L_0x55bf4e212200;  alias, 1 drivers
v0x55bf4e15a7d0_0 .net/s "Y", 31 0, L_0x55bf4e224180;  alias, 1 drivers
v0x55bf4e15a890_0 .net/s *"_ivl_0", 63 0, L_0x55bf4e223d30;  1 drivers
v0x55bf4e154560_0 .net *"_ivl_11", 27 0, L_0x55bf4e224040;  1 drivers
v0x55bf4e14e2f0_0 .net *"_ivl_12", 27 0, L_0x55bf4e2240e0;  1 drivers
L_0x7f1085db7840 .functor BUFT 1, C4<0000000000000000000000000000000000001001101101110100111011011011>, C4<0>, C4<0>, C4<0>;
v0x55bf4e148080_0 .net/2s *"_ivl_2", 63 0, L_0x7f1085db7840;  1 drivers
v0x55bf4e141e10_0 .net *"_ivl_7", 3 0, L_0x55bf4e223f00;  1 drivers
v0x55bf4e13bba0_0 .net *"_ivl_8", 3 0, L_0x55bf4e223fa0;  1 drivers
L_0x55bf4e223d30 .extend/s 64, L_0x55bf4e212200;
L_0x55bf4e223e60 .arith/mult 64, L_0x55bf4e223d30, L_0x7f1085db7840;
L_0x55bf4e223f00 .part L_0x55bf4e223e60, 56, 4;
L_0x55bf4e223fa0 .concat [ 4 0 0 0], L_0x55bf4e223f00;
L_0x55bf4e224040 .part L_0x55bf4e223e60, 28, 28;
L_0x55bf4e2240e0 .concat [ 28 0 0 0], L_0x55bf4e224040;
L_0x55bf4e224180 .concat [ 28 4 0 0], L_0x55bf4e2240e0, L_0x55bf4e223fa0;
S_0x55bf4e1b5170 .scope generate, "genblk1[0]" "genblk1[0]" 3 200, 3 200 0, S_0x55bf4e1b2bb0;
 .timescale 0 0;
P_0x55bf4e160b40 .param/l "i" 0 3 200, +C4<00>;
L_0x55bf4e1f8840 .functor BUFZ 32, v0x55bf4e1f5e40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55bf4e1f8950 .functor BUFZ 32, v0x55bf4e1f6bd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55bf4e1f8b00 .functor NOT 1, L_0x55bf4e1f8700, C4<0>, C4<0>, C4<0>;
L_0x55bf4e1f8da0 .functor NOT 1, L_0x55bf4e1f8700, C4<0>, C4<0>, C4<0>;
v0x55bf4e1b83d0_0 .net "X_sft", 31 0, L_0x55bf4e1f8840;  1 drivers
v0x55bf4e1b84b0_0 .net "Y_sft", 31 0, L_0x55bf4e1f8950;  1 drivers
v0x55bf4e1bf090_0 .net "sign", 0 0, L_0x55bf4e1f8700;  1 drivers
L_0x55bf4e1f8700 .part v0x55bf4e1f7870_0, 31, 1;
S_0x55bf4e1b3a20 .scope module, "add_sub_X" "add_sub" 3 209, 5 7 0, S_0x55bf4e1b5170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e141ef0 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e135980_0 .net/s "X", 31 0, v0x55bf4e1f5e40_0;  alias, 1 drivers
v0x55bf4e12f6c0_0 .net/s "Y", 31 0, L_0x55bf4e1f8950;  alias, 1 drivers
v0x55bf4e129450_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e1f8a60;  1 drivers
v0x55bf4e129510_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e1f8b70;  1 drivers
v0x55bf4e1231e0_0 .net "a_s", 0 0, L_0x55bf4e1f8b00;  1 drivers
v0x55bf4e11cf70_0 .net/s "result", 31 0, L_0x55bf4e1f8c10;  alias, 1 drivers
L_0x55bf4e1f8a60 .arith/sub 32, v0x55bf4e1f5e40_0, L_0x55bf4e1f8950;
L_0x55bf4e1f8b70 .arith/sum 32, v0x55bf4e1f5e40_0, L_0x55bf4e1f8950;
L_0x55bf4e1f8c10 .functor MUXZ 32, L_0x55bf4e1f8b70, L_0x55bf4e1f8a60, L_0x55bf4e1f8b00, C4<>;
S_0x55bf4e1ac940 .scope module, "add_sub_Y" "add_sub" 3 210, 5 7 0, S_0x55bf4e1b5170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e12f7c0 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e116d50_0 .net/s "X", 31 0, v0x55bf4e1f6bd0_0;  alias, 1 drivers
v0x55bf4e1c1ba0_0 .net/s "Y", 31 0, L_0x55bf4e1f8840;  alias, 1 drivers
v0x55bf4e1c16d0_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e1f8d00;  1 drivers
v0x55bf4e1c1790_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e1f8e10;  1 drivers
v0x55bf4e1c1200_0 .net "a_s", 0 0, L_0x55bf4e1f8700;  alias, 1 drivers
v0x55bf4e1c12c0_0 .net/s "result", 31 0, L_0x55bf4e1f8fd0;  alias, 1 drivers
L_0x55bf4e1f8d00 .arith/sub 32, v0x55bf4e1f6bd0_0, L_0x55bf4e1f8840;
L_0x55bf4e1f8e10 .arith/sum 32, v0x55bf4e1f6bd0_0, L_0x55bf4e1f8840;
L_0x55bf4e1f8fd0 .functor MUXZ 32, L_0x55bf4e1f8e10, L_0x55bf4e1f8d00, L_0x55bf4e1f8700, C4<>;
S_0x55bf4e1abf80 .scope module, "add_sub_Z" "add_sub" 3 211, 5 7 0, S_0x55bf4e1b5170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e1b75e0 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e1c0650_0 .net/s "X", 31 0, v0x55bf4e1f7870_0;  alias, 1 drivers
v0x55bf4e1c0710_0 .net/s "Y", 31 0, L_0x7f1085db7018;  alias, 1 drivers
v0x55bf4e1c00e0_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e1f9100;  1 drivers
v0x55bf4e1bfb70_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e1f91a0;  1 drivers
v0x55bf4e1bfc50_0 .net "a_s", 0 0, L_0x55bf4e1f8da0;  1 drivers
v0x55bf4e1bf600_0 .net/s "result", 31 0, L_0x55bf4e1f92d0;  alias, 1 drivers
L_0x55bf4e1f9100 .arith/sub 32, v0x55bf4e1f7870_0, L_0x7f1085db7018;
L_0x55bf4e1f91a0 .arith/sum 32, v0x55bf4e1f7870_0, L_0x7f1085db7018;
L_0x55bf4e1f92d0 .functor MUXZ 32, L_0x55bf4e1f91a0, L_0x55bf4e1f9100, L_0x55bf4e1f8da0, C4<>;
S_0x55bf4e1b0310 .scope generate, "genblk1[1]" "genblk1[1]" 3 200, 3 200 0, S_0x55bf4e1b2bb0;
 .timescale 0 0;
P_0x55bf4e1beb20 .param/l "i" 0 3 200, +C4<01>;
L_0x55bf4e1f9a20 .functor NOT 1, L_0x55bf4e1f9410, C4<0>, C4<0>, C4<0>;
L_0x55bf4e1f9da0 .functor NOT 1, L_0x55bf4e1f9410, C4<0>, C4<0>, C4<0>;
v0x55bf4e1b99d0_0 .net "X_sft", 31 0, L_0x55bf4e1f96c0;  1 drivers
v0x55bf4e1b9420_0 .net "Y_sft", 31 0, L_0x55bf4e1f9890;  1 drivers
v0x55bf4e1b94f0_0 .net *"_ivl_11", 30 0, L_0x55bf4e1f9760;  1 drivers
v0x55bf4e1b8eb0_0 .net *"_ivl_6", 30 0, L_0x55bf4e1f9590;  1 drivers
v0x55bf4e1b8f90_0 .net "sign", 0 0, L_0x55bf4e1f9410;  1 drivers
L_0x55bf4e1f9410 .part L_0x55bf4e1f92d0, 31, 1;
L_0x55bf4e1f9590 .part L_0x55bf4e1f8c10, 1, 31;
L_0x55bf4e1f96c0 .extend/s 32, L_0x55bf4e1f9590;
L_0x55bf4e1f9760 .part L_0x55bf4e1f8fd0, 1, 31;
L_0x55bf4e1f9890 .extend/s 32, L_0x55bf4e1f9760;
S_0x55bf4e1aef00 .scope module, "add_sub_X" "add_sub" 3 209, 5 7 0, S_0x55bf4e1b0310;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e1bec10 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e1be040_0 .net/s "X", 31 0, L_0x55bf4e1f8c10;  alias, 1 drivers
v0x55bf4e1bdad0_0 .net/s "Y", 31 0, L_0x55bf4e1f9890;  alias, 1 drivers
v0x55bf4e1bdb90_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e1f9980;  1 drivers
v0x55bf4e1bd560_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e1f9a90;  1 drivers
v0x55bf4e1bd640_0 .net "a_s", 0 0, L_0x55bf4e1f9a20;  1 drivers
v0x55bf4e1bcff0_0 .net/s "result", 31 0, L_0x55bf4e1f9bc0;  alias, 1 drivers
L_0x55bf4e1f9980 .arith/sub 32, L_0x55bf4e1f8c10, L_0x55bf4e1f9890;
L_0x55bf4e1f9a90 .arith/sum 32, L_0x55bf4e1f8c10, L_0x55bf4e1f9890;
L_0x55bf4e1f9bc0 .functor MUXZ 32, L_0x55bf4e1f9a90, L_0x55bf4e1f9980, L_0x55bf4e1f9a20, C4<>;
S_0x55bf4e1ad7b0 .scope module, "add_sub_Y" "add_sub" 3 210, 5 7 0, S_0x55bf4e1b0310;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e1bca80 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e1bc510_0 .net/s "X", 31 0, L_0x55bf4e1f8fd0;  alias, 1 drivers
v0x55bf4e1bbfa0_0 .net/s "Y", 31 0, L_0x55bf4e1f96c0;  alias, 1 drivers
v0x55bf4e1bc060_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e1f9d00;  1 drivers
v0x55bf4e1b7e60_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e1f9e10;  1 drivers
v0x55bf4e1b7f40_0 .net "a_s", 0 0, L_0x55bf4e1f9410;  alias, 1 drivers
v0x55bf4e1bba30_0 .net/s "result", 31 0, L_0x55bf4e1f9f40;  alias, 1 drivers
L_0x55bf4e1f9d00 .arith/sub 32, L_0x55bf4e1f8fd0, L_0x55bf4e1f96c0;
L_0x55bf4e1f9e10 .arith/sum 32, L_0x55bf4e1f8fd0, L_0x55bf4e1f96c0;
L_0x55bf4e1f9f40 .functor MUXZ 32, L_0x55bf4e1f9e10, L_0x55bf4e1f9d00, L_0x55bf4e1f9410, C4<>;
S_0x55bf4e1a66d0 .scope module, "add_sub_Z" "add_sub" 3 211, 5 7 0, S_0x55bf4e1b0310;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e1bb510 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e1bafc0_0 .net/s "X", 31 0, L_0x55bf4e1f92d0;  alias, 1 drivers
v0x55bf4e1ba9e0_0 .net/s "Y", 31 0, L_0x7f1085db7060;  alias, 1 drivers
v0x55bf4e1baaa0_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e1fa070;  1 drivers
v0x55bf4e1ba470_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e1fa160;  1 drivers
v0x55bf4e1ba550_0 .net "a_s", 0 0, L_0x55bf4e1f9da0;  1 drivers
v0x55bf4e1b9f20_0 .net/s "result", 31 0, L_0x55bf4e1fa200;  alias, 1 drivers
L_0x55bf4e1fa070 .arith/sub 32, L_0x55bf4e1f92d0, L_0x7f1085db7060;
L_0x55bf4e1fa160 .arith/sum 32, L_0x55bf4e1f92d0, L_0x7f1085db7060;
L_0x55bf4e1fa200 .functor MUXZ 32, L_0x55bf4e1fa160, L_0x55bf4e1fa070, L_0x55bf4e1f9da0, C4<>;
S_0x55bf4e1a5d10 .scope generate, "genblk1[2]" "genblk1[2]" 3 200, 3 200 0, S_0x55bf4e1b2bb0;
 .timescale 0 0;
P_0x55bf4e1b8a30 .param/l "i" 0 3 200, +C4<010>;
L_0x55bf4e1fa9a0 .functor NOT 1, L_0x55bf4e1fa390, C4<0>, C4<0>, C4<0>;
L_0x55bf4e1fad20 .functor NOT 1, L_0x55bf4e1fa390, C4<0>, C4<0>, C4<0>;
v0x55bf4e18dd10_0 .net "X_sft", 31 0, L_0x55bf4e1fa640;  1 drivers
v0x55bf4e18ddf0_0 .net "Y_sft", 31 0, L_0x55bf4e1fa810;  1 drivers
v0x55bf4e18d350_0 .net *"_ivl_11", 29 0, L_0x55bf4e1fa6e0;  1 drivers
v0x55bf4e18d420_0 .net *"_ivl_6", 29 0, L_0x55bf4e1fa510;  1 drivers
v0x55bf4e1916e0_0 .net "sign", 0 0, L_0x55bf4e1fa390;  1 drivers
L_0x55bf4e1fa390 .part L_0x55bf4e1fa200, 31, 1;
L_0x55bf4e1fa510 .part L_0x55bf4e1f9bc0, 2, 30;
L_0x55bf4e1fa640 .extend/s 32, L_0x55bf4e1fa510;
L_0x55bf4e1fa6e0 .part L_0x55bf4e1f9f40, 2, 30;
L_0x55bf4e1fa810 .extend/s 32, L_0x55bf4e1fa6e0;
S_0x55bf4e1a8c90 .scope module, "add_sub_X" "add_sub" 3 209, 5 7 0, S_0x55bf4e1a5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e1aa180 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e1a75b0_0 .net/s "X", 31 0, L_0x55bf4e1f9bc0;  alias, 1 drivers
v0x55bf4e1a0460_0 .net/s "Y", 31 0, L_0x55bf4e1fa810;  alias, 1 drivers
v0x55bf4e1a0520_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e1fa900;  1 drivers
v0x55bf4e19faa0_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e1faa10;  1 drivers
v0x55bf4e19fb60_0 .net "a_s", 0 0, L_0x55bf4e1fa9a0;  1 drivers
v0x55bf4e1a3ea0_0 .net/s "result", 31 0, L_0x55bf4e1fab40;  alias, 1 drivers
L_0x55bf4e1fa900 .arith/sub 32, L_0x55bf4e1f9bc0, L_0x55bf4e1fa810;
L_0x55bf4e1faa10 .arith/sum 32, L_0x55bf4e1f9bc0, L_0x55bf4e1fa810;
L_0x55bf4e1fab40 .functor MUXZ 32, L_0x55bf4e1faa10, L_0x55bf4e1fa900, L_0x55bf4e1fa9a0, C4<>;
S_0x55bf4e1a2a20 .scope module, "add_sub_Y" "add_sub" 3 210, 5 7 0, S_0x55bf4e1a5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e1a1340 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e19a260_0 .net/s "X", 31 0, L_0x55bf4e1f9f40;  alias, 1 drivers
v0x55bf4e199830_0 .net/s "Y", 31 0, L_0x55bf4e1fa640;  alias, 1 drivers
v0x55bf4e1998f0_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e1fac80;  1 drivers
v0x55bf4e19dbc0_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e1fad90;  1 drivers
v0x55bf4e19dc80_0 .net "a_s", 0 0, L_0x55bf4e1fa390;  alias, 1 drivers
v0x55bf4e19c7b0_0 .net/s "result", 31 0, L_0x55bf4e1faec0;  alias, 1 drivers
L_0x55bf4e1fac80 .arith/sub 32, L_0x55bf4e1f9f40, L_0x55bf4e1fa640;
L_0x55bf4e1fad90 .arith/sum 32, L_0x55bf4e1f9f40, L_0x55bf4e1fa640;
L_0x55bf4e1faec0 .functor MUXZ 32, L_0x55bf4e1fad90, L_0x55bf4e1fac80, L_0x55bf4e1fa390, C4<>;
S_0x55bf4e19b060 .scope module, "add_sub_Z" "add_sub" 3 211, 5 7 0, S_0x55bf4e1a5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e193fd0 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e1935c0_0 .net/s "X", 31 0, L_0x55bf4e1fa200;  alias, 1 drivers
v0x55bf4e1936b0_0 .net/s "Y", 31 0, L_0x7f1085db70a8;  alias, 1 drivers
v0x55bf4e197970_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e1faff0;  1 drivers
v0x55bf4e196540_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e1fb0e0;  1 drivers
v0x55bf4e196620_0 .net "a_s", 0 0, L_0x55bf4e1fad20;  1 drivers
v0x55bf4e194df0_0 .net/s "result", 31 0, L_0x55bf4e1fb180;  alias, 1 drivers
L_0x55bf4e1faff0 .arith/sub 32, L_0x55bf4e1fa200, L_0x7f1085db70a8;
L_0x55bf4e1fb0e0 .arith/sum 32, L_0x55bf4e1fa200, L_0x7f1085db70a8;
L_0x55bf4e1fb180 .functor MUXZ 32, L_0x55bf4e1fb0e0, L_0x55bf4e1faff0, L_0x55bf4e1fad20, C4<>;
S_0x55bf4e1902d0 .scope generate, "genblk1[3]" "genblk1[3]" 3 200, 3 200 0, S_0x55bf4e1b2bb0;
 .timescale 0 0;
P_0x55bf4e191820 .param/l "i" 0 3 200, +C4<011>;
L_0x55bf4e1fb920 .functor NOT 1, L_0x55bf4e1fb310, C4<0>, C4<0>, C4<0>;
L_0x55bf4e1fbca0 .functor NOT 1, L_0x55bf4e1fb310, C4<0>, C4<0>, C4<0>;
v0x55bf4e178d60_0 .net "X_sft", 31 0, L_0x55bf4e1fb5c0;  1 drivers
v0x55bf4e177910_0 .net "Y_sft", 31 0, L_0x55bf4e1fb790;  1 drivers
v0x55bf4e1779e0_0 .net *"_ivl_11", 28 0, L_0x55bf4e1fb660;  1 drivers
v0x55bf4e1761c0_0 .net *"_ivl_6", 28 0, L_0x55bf4e1fb490;  1 drivers
v0x55bf4e1762a0_0 .net "sign", 0 0, L_0x55bf4e1fb310;  1 drivers
L_0x55bf4e1fb310 .part L_0x55bf4e1fb180, 31, 1;
L_0x55bf4e1fb490 .part L_0x55bf4e1fab40, 3, 29;
L_0x55bf4e1fb5c0 .extend/s 32, L_0x55bf4e1fb490;
L_0x55bf4e1fb660 .part L_0x55bf4e1faec0, 3, 29;
L_0x55bf4e1fb790 .extend/s 32, L_0x55bf4e1fb660;
S_0x55bf4e187aa0 .scope module, "add_sub_X" "add_sub" 3 209, 5 7 0, S_0x55bf4e1902d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e18ec60 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e187180_0 .net/s "X", 31 0, L_0x55bf4e1fab40;  alias, 1 drivers
v0x55bf4e18b470_0 .net/s "Y", 31 0, L_0x55bf4e1fb790;  alias, 1 drivers
v0x55bf4e18b530_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e1fb880;  1 drivers
v0x55bf4e18a080_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e1fb990;  1 drivers
v0x55bf4e18a160_0 .net "a_s", 0 0, L_0x55bf4e1fb920;  1 drivers
v0x55bf4e188980_0 .net/s "result", 31 0, L_0x55bf4e1fbac0;  alias, 1 drivers
L_0x55bf4e1fb880 .arith/sub 32, L_0x55bf4e1fab40, L_0x55bf4e1fb790;
L_0x55bf4e1fb990 .arith/sum 32, L_0x55bf4e1fab40, L_0x55bf4e1fb790;
L_0x55bf4e1fbac0 .functor MUXZ 32, L_0x55bf4e1fb990, L_0x55bf4e1fb880, L_0x55bf4e1fb920, C4<>;
S_0x55bf4e180e70 .scope module, "add_sub_Y" "add_sub" 3 210, 5 7 0, S_0x55bf4e1902d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e181900 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e185270_0 .net/s "X", 31 0, L_0x55bf4e1faec0;  alias, 1 drivers
v0x55bf4e183df0_0 .net/s "Y", 31 0, L_0x55bf4e1fb5c0;  alias, 1 drivers
v0x55bf4e183eb0_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e1fbc00;  1 drivers
v0x55bf4e1826a0_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e1fbd10;  1 drivers
v0x55bf4e182760_0 .net "a_s", 0 0, L_0x55bf4e1fb310;  alias, 1 drivers
v0x55bf4e17b630_0 .net/s "result", 31 0, L_0x55bf4e1fbe40;  alias, 1 drivers
L_0x55bf4e1fbc00 .arith/sub 32, L_0x55bf4e1faec0, L_0x55bf4e1fb5c0;
L_0x55bf4e1fbd10 .arith/sum 32, L_0x55bf4e1faec0, L_0x55bf4e1fb5c0;
L_0x55bf4e1fbe40 .functor MUXZ 32, L_0x55bf4e1fbd10, L_0x55bf4e1fbc00, L_0x55bf4e1fb310, C4<>;
S_0x55bf4e17ef90 .scope module, "add_sub_Z" "add_sub" 3 211, 5 7 0, S_0x55bf4e1902d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e17ac90 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e17dbf0_0 .net/s "X", 31 0, L_0x55bf4e1fb180;  alias, 1 drivers
v0x55bf4e17c430_0 .net/s "Y", 31 0, L_0x7f1085db70f0;  alias, 1 drivers
v0x55bf4e17c4f0_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e1fbf70;  1 drivers
v0x55bf4e175350_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e1fc060;  1 drivers
v0x55bf4e175410_0 .net "a_s", 0 0, L_0x55bf4e1fbca0;  1 drivers
v0x55bf4e174a00_0 .net/s "result", 31 0, L_0x55bf4e1fc100;  alias, 1 drivers
L_0x55bf4e1fbf70 .arith/sub 32, L_0x55bf4e1fb180, L_0x7f1085db70f0;
L_0x55bf4e1fc060 .arith/sum 32, L_0x55bf4e1fb180, L_0x7f1085db70f0;
L_0x55bf4e1fc100 .functor MUXZ 32, L_0x55bf4e1fc060, L_0x55bf4e1fbf70, L_0x55bf4e1fbca0, C4<>;
S_0x55bf4e16f0e0 .scope generate, "genblk1[4]" "genblk1[4]" 3 200, 3 200 0, S_0x55bf4e1b2bb0;
 .timescale 0 0;
P_0x55bf4e16e770 .param/l "i" 0 3 200, +C4<0100>;
L_0x55bf4e1fc8a0 .functor NOT 1, L_0x55bf4e1fc290, C4<0>, C4<0>, C4<0>;
L_0x55bf4e1fcc20 .functor NOT 1, L_0x55bf4e1fc290, C4<0>, C4<0>, C4<0>;
v0x55bf4e15d840_0 .net "X_sft", 31 0, L_0x55bf4e1fc540;  1 drivers
v0x55bf4e156720_0 .net "Y_sft", 31 0, L_0x55bf4e1fc710;  1 drivers
v0x55bf4e1567e0_0 .net *"_ivl_11", 27 0, L_0x55bf4e1fc5e0;  1 drivers
v0x55bf4e155d60_0 .net *"_ivl_6", 27 0, L_0x55bf4e1fc410;  1 drivers
v0x55bf4e155e40_0 .net "sign", 0 0, L_0x55bf4e1fc290;  1 drivers
L_0x55bf4e1fc290 .part L_0x55bf4e1fc100, 31, 1;
L_0x55bf4e1fc410 .part L_0x55bf4e1fbac0, 4, 28;
L_0x55bf4e1fc540 .extend/s 32, L_0x55bf4e1fc410;
L_0x55bf4e1fc5e0 .part L_0x55bf4e1fbe40, 4, 28;
L_0x55bf4e1fc710 .extend/s 32, L_0x55bf4e1fc5e0;
S_0x55bf4e172ab0 .scope module, "add_sub_X" "add_sub" 3 209, 5 7 0, S_0x55bf4e16f0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e1716a0 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e16ff50_0 .net/s "X", 31 0, L_0x55bf4e1fbac0;  alias, 1 drivers
v0x55bf4e170030_0 .net/s "Y", 31 0, L_0x55bf4e1fc710;  alias, 1 drivers
v0x55bf4e168e70_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e1fc800;  1 drivers
v0x55bf4e168f60_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e1fc910;  1 drivers
v0x55bf4e1684b0_0 .net "a_s", 0 0, L_0x55bf4e1fc8a0;  1 drivers
v0x55bf4e16c840_0 .net/s "result", 31 0, L_0x55bf4e1fca40;  alias, 1 drivers
L_0x55bf4e1fc800 .arith/sub 32, L_0x55bf4e1fbac0, L_0x55bf4e1fc710;
L_0x55bf4e1fc910 .arith/sum 32, L_0x55bf4e1fbac0, L_0x55bf4e1fc710;
L_0x55bf4e1fca40 .functor MUXZ 32, L_0x55bf4e1fc910, L_0x55bf4e1fc800, L_0x55bf4e1fc8a0, C4<>;
S_0x55bf4e16b430 .scope module, "add_sub_Y" "add_sub" 3 210, 5 7 0, S_0x55bf4e16f0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e169ce0 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e162c00_0 .net/s "X", 31 0, L_0x55bf4e1fbe40;  alias, 1 drivers
v0x55bf4e162cd0_0 .net/s "Y", 31 0, L_0x55bf4e1fc540;  alias, 1 drivers
v0x55bf4e162240_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e1fcb80;  1 drivers
v0x55bf4e162330_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e1fcc90;  1 drivers
v0x55bf4e1665d0_0 .net "a_s", 0 0, L_0x55bf4e1fc290;  alias, 1 drivers
v0x55bf4e1651c0_0 .net/s "result", 31 0, L_0x55bf4e1fcdc0;  alias, 1 drivers
L_0x55bf4e1fcb80 .arith/sub 32, L_0x55bf4e1fbe40, L_0x55bf4e1fc540;
L_0x55bf4e1fcc90 .arith/sum 32, L_0x55bf4e1fbe40, L_0x55bf4e1fc540;
L_0x55bf4e1fcdc0 .functor MUXZ 32, L_0x55bf4e1fcc90, L_0x55bf4e1fcb80, L_0x55bf4e1fc290, C4<>;
S_0x55bf4e163a70 .scope module, "add_sub_Z" "add_sub" 3 211, 5 7 0, S_0x55bf4e16f0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e1666e0 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e15bfd0_0 .net/s "X", 31 0, L_0x55bf4e1fc100;  alias, 1 drivers
v0x55bf4e15c0c0_0 .net/s "Y", 31 0, L_0x7f1085db7138;  alias, 1 drivers
v0x55bf4e160360_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e1fcef0;  1 drivers
v0x55bf4e160430_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e1fcfe0;  1 drivers
v0x55bf4e15ef50_0 .net "a_s", 0 0, L_0x55bf4e1fcc20;  1 drivers
v0x55bf4e15f040_0 .net/s "result", 31 0, L_0x55bf4e1fd080;  alias, 1 drivers
L_0x55bf4e1fcef0 .arith/sub 32, L_0x55bf4e1fc100, L_0x7f1085db7138;
L_0x55bf4e1fcfe0 .arith/sum 32, L_0x55bf4e1fc100, L_0x7f1085db7138;
L_0x55bf4e1fd080 .functor MUXZ 32, L_0x55bf4e1fcfe0, L_0x55bf4e1fcef0, L_0x55bf4e1fcc20, C4<>;
S_0x55bf4e15a0f0 .scope generate, "genblk1[5]" "genblk1[5]" 3 200, 3 200 0, S_0x55bf4e1b2bb0;
 .timescale 0 0;
P_0x55bf4e158d30 .param/l "i" 0 3 200, +C4<0101>;
L_0x55bf4e1fd820 .functor NOT 1, L_0x55bf4e1fd210, C4<0>, C4<0>, C4<0>;
L_0x55bf4e1fdba0 .functor NOT 1, L_0x55bf4e1fd210, C4<0>, C4<0>, C4<0>;
v0x55bf4e13d3e0_0 .net "X_sft", 31 0, L_0x55bf4e1fd4c0;  1 drivers
v0x55bf4e141730_0 .net "Y_sft", 31 0, L_0x55bf4e1fd690;  1 drivers
v0x55bf4e1417f0_0 .net *"_ivl_11", 26 0, L_0x55bf4e1fd560;  1 drivers
v0x55bf4e140320_0 .net *"_ivl_6", 26 0, L_0x55bf4e1fd390;  1 drivers
v0x55bf4e140400_0 .net "sign", 0 0, L_0x55bf4e1fd210;  1 drivers
L_0x55bf4e1fd210 .part L_0x55bf4e1fd080, 31, 1;
L_0x55bf4e1fd390 .part L_0x55bf4e1fca40, 5, 27;
L_0x55bf4e1fd4c0 .extend/s 32, L_0x55bf4e1fd390;
L_0x55bf4e1fd560 .part L_0x55bf4e1fcdc0, 5, 27;
L_0x55bf4e1fd690 .extend/s 32, L_0x55bf4e1fd560;
S_0x55bf4e157590 .scope module, "add_sub_X" "add_sub" 3 209, 5 7 0, S_0x55bf4e15a0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e1504b0 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e14faf0_0 .net/s "X", 31 0, L_0x55bf4e1fca40;  alias, 1 drivers
v0x55bf4e14fbd0_0 .net/s "Y", 31 0, L_0x55bf4e1fd690;  alias, 1 drivers
v0x55bf4e153e80_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e1fd780;  1 drivers
v0x55bf4e153f70_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e1fd890;  1 drivers
v0x55bf4e152a70_0 .net "a_s", 0 0, L_0x55bf4e1fd820;  1 drivers
v0x55bf4e151320_0 .net/s "result", 31 0, L_0x55bf4e1fd9c0;  alias, 1 drivers
L_0x55bf4e1fd780 .arith/sub 32, L_0x55bf4e1fca40, L_0x55bf4e1fd690;
L_0x55bf4e1fd890 .arith/sum 32, L_0x55bf4e1fca40, L_0x55bf4e1fd690;
L_0x55bf4e1fd9c0 .functor MUXZ 32, L_0x55bf4e1fd890, L_0x55bf4e1fd780, L_0x55bf4e1fd820, C4<>;
S_0x55bf4e14a240 .scope module, "add_sub_Y" "add_sub" 3 210, 5 7 0, S_0x55bf4e15a0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e149880 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e14dc10_0 .net/s "X", 31 0, L_0x55bf4e1fcdc0;  alias, 1 drivers
v0x55bf4e14dce0_0 .net/s "Y", 31 0, L_0x55bf4e1fd4c0;  alias, 1 drivers
v0x55bf4e14c800_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e1fdb00;  1 drivers
v0x55bf4e14c8f0_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e1fdc10;  1 drivers
v0x55bf4e14b0b0_0 .net "a_s", 0 0, L_0x55bf4e1fd210;  alias, 1 drivers
v0x55bf4e143fd0_0 .net/s "result", 31 0, L_0x55bf4e1fdd40;  alias, 1 drivers
L_0x55bf4e1fdb00 .arith/sub 32, L_0x55bf4e1fcdc0, L_0x55bf4e1fd4c0;
L_0x55bf4e1fdc10 .arith/sum 32, L_0x55bf4e1fcdc0, L_0x55bf4e1fd4c0;
L_0x55bf4e1fdd40 .functor MUXZ 32, L_0x55bf4e1fdc10, L_0x55bf4e1fdb00, L_0x55bf4e1fd210, C4<>;
S_0x55bf4e143610 .scope module, "add_sub_Z" "add_sub" 3 211, 5 7 0, S_0x55bf4e15a0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e14b1c0 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e146590_0 .net/s "X", 31 0, L_0x55bf4e1fd080;  alias, 1 drivers
v0x55bf4e146680_0 .net/s "Y", 31 0, L_0x7f1085db7180;  alias, 1 drivers
v0x55bf4e144e40_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e1fde70;  1 drivers
v0x55bf4e144f10_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e1fdf60;  1 drivers
v0x55bf4e13dd60_0 .net "a_s", 0 0, L_0x55bf4e1fdba0;  1 drivers
v0x55bf4e13de50_0 .net/s "result", 31 0, L_0x55bf4e1fe000;  alias, 1 drivers
L_0x55bf4e1fde70 .arith/sub 32, L_0x55bf4e1fd080, L_0x7f1085db7180;
L_0x55bf4e1fdf60 .arith/sum 32, L_0x55bf4e1fd080, L_0x7f1085db7180;
L_0x55bf4e1fe000 .functor MUXZ 32, L_0x55bf4e1fdf60, L_0x55bf4e1fde70, L_0x55bf4e1fdba0, C4<>;
S_0x55bf4e13ebd0 .scope generate, "genblk1[6]" "genblk1[6]" 3 200, 3 200 0, S_0x55bf4e1b2bb0;
 .timescale 0 0;
P_0x55bf4e1b89e0 .param/l "i" 0 3 200, +C4<0110>;
L_0x55bf4e1fe7a0 .functor NOT 1, L_0x55bf4e1fe190, C4<0>, C4<0>, C4<0>;
L_0x55bf4e1feb20 .functor NOT 1, L_0x55bf4e1fe190, C4<0>, C4<0>, C4<0>;
v0x55bf4e1279a0_0 .net "X_sft", 31 0, L_0x55bf4e1fe440;  1 drivers
v0x55bf4e126210_0 .net "Y_sft", 31 0, L_0x55bf4e1fe610;  1 drivers
v0x55bf4e1262d0_0 .net *"_ivl_11", 25 0, L_0x55bf4e1fe4e0;  1 drivers
v0x55bf4e11f130_0 .net *"_ivl_6", 25 0, L_0x55bf4e1fe310;  1 drivers
v0x55bf4e11f210_0 .net "sign", 0 0, L_0x55bf4e1fe190;  1 drivers
L_0x55bf4e1fe190 .part L_0x55bf4e1fe000, 31, 1;
L_0x55bf4e1fe310 .part L_0x55bf4e1fd9c0, 6, 26;
L_0x55bf4e1fe440 .extend/s 32, L_0x55bf4e1fe310;
L_0x55bf4e1fe4e0 .part L_0x55bf4e1fdd40, 6, 26;
L_0x55bf4e1fe610 .extend/s 32, L_0x55bf4e1fe4e0;
S_0x55bf4e137130 .scope module, "add_sub_X" "add_sub" 3 209, 5 7 0, S_0x55bf4e13ebd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e137c00 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e13a0b0_0 .net/s "X", 31 0, L_0x55bf4e1fd9c0;  alias, 1 drivers
v0x55bf4e138960_0 .net/s "Y", 31 0, L_0x55bf4e1fe610;  alias, 1 drivers
v0x55bf4e138a20_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e1fe700;  1 drivers
v0x55bf4e131880_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e1fe810;  1 drivers
v0x55bf4e131940_0 .net "a_s", 0 0, L_0x55bf4e1fe7a0;  1 drivers
v0x55bf4e130ec0_0 .net/s "result", 31 0, L_0x55bf4e1fe940;  alias, 1 drivers
L_0x55bf4e1fe700 .arith/sub 32, L_0x55bf4e1fd9c0, L_0x55bf4e1fe610;
L_0x55bf4e1fe810 .arith/sum 32, L_0x55bf4e1fd9c0, L_0x55bf4e1fe610;
L_0x55bf4e1fe940 .functor MUXZ 32, L_0x55bf4e1fe810, L_0x55bf4e1fe700, L_0x55bf4e1fe7a0, C4<>;
S_0x55bf4e135250 .scope module, "add_sub_Y" "add_sub" 3 210, 5 7 0, S_0x55bf4e13ebd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e133e40 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e1326f0_0 .net/s "X", 31 0, L_0x55bf4e1fdd40;  alias, 1 drivers
v0x55bf4e1327c0_0 .net/s "Y", 31 0, L_0x55bf4e1fe440;  alias, 1 drivers
v0x55bf4e12b610_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e1fea80;  1 drivers
v0x55bf4e12b700_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e1feb90;  1 drivers
v0x55bf4e12ac50_0 .net "a_s", 0 0, L_0x55bf4e1fe190;  alias, 1 drivers
v0x55bf4e12efe0_0 .net/s "result", 31 0, L_0x55bf4e1fecc0;  alias, 1 drivers
L_0x55bf4e1fea80 .arith/sub 32, L_0x55bf4e1fdd40, L_0x55bf4e1fe440;
L_0x55bf4e1feb90 .arith/sum 32, L_0x55bf4e1fdd40, L_0x55bf4e1fe440;
L_0x55bf4e1fecc0 .functor MUXZ 32, L_0x55bf4e1feb90, L_0x55bf4e1fea80, L_0x55bf4e1fe190, C4<>;
S_0x55bf4e12dbd0 .scope module, "add_sub_Z" "add_sub" 3 211, 5 7 0, S_0x55bf4e13ebd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e12ad60 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e1253a0_0 .net/s "X", 31 0, L_0x55bf4e1fe000;  alias, 1 drivers
v0x55bf4e125490_0 .net/s "Y", 31 0, L_0x7f1085db71c8;  alias, 1 drivers
v0x55bf4e1249e0_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e1fedf0;  1 drivers
v0x55bf4e124ab0_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e1feee0;  1 drivers
v0x55bf4e128d70_0 .net "a_s", 0 0, L_0x55bf4e1feb20;  1 drivers
v0x55bf4e128e60_0 .net/s "result", 31 0, L_0x55bf4e1fef80;  alias, 1 drivers
L_0x55bf4e1fedf0 .arith/sub 32, L_0x55bf4e1fe000, L_0x7f1085db71c8;
L_0x55bf4e1feee0 .arith/sum 32, L_0x55bf4e1fe000, L_0x7f1085db71c8;
L_0x55bf4e1fef80 .functor MUXZ 32, L_0x55bf4e1feee0, L_0x55bf4e1fedf0, L_0x55bf4e1feb20, C4<>;
S_0x55bf4e11e770 .scope generate, "genblk1[7]" "genblk1[7]" 3 200, 3 200 0, S_0x55bf4e1b2bb0;
 .timescale 0 0;
P_0x55bf4e122b50 .param/l "i" 0 3 200, +C4<0111>;
L_0x55bf4e1ff720 .functor NOT 1, L_0x55bf4e1ff110, C4<0>, C4<0>, C4<0>;
L_0x55bf4e1ffaa0 .functor NOT 1, L_0x55bf4e1ff110, C4<0>, C4<0>, C4<0>;
v0x55bf4e1a49a0_0 .net "X_sft", 31 0, L_0x55bf4e1ff3c0;  1 drivers
v0x55bf4e1a19b0_0 .net "Y_sft", 31 0, L_0x55bf4e1ff590;  1 drivers
v0x55bf4e1a1a70_0 .net *"_ivl_11", 24 0, L_0x55bf4e1ff460;  1 drivers
v0x55bf4e1a1b40_0 .net *"_ivl_6", 24 0, L_0x55bf4e1ff290;  1 drivers
v0x55bf4e19e560_0 .net "sign", 0 0, L_0x55bf4e1ff110;  1 drivers
L_0x55bf4e1ff110 .part L_0x55bf4e1fef80, 31, 1;
L_0x55bf4e1ff290 .part L_0x55bf4e1fe940, 7, 25;
L_0x55bf4e1ff3c0 .extend/s 32, L_0x55bf4e1ff290;
L_0x55bf4e1ff460 .part L_0x55bf4e1fecc0, 7, 25;
L_0x55bf4e1ff590 .extend/s 32, L_0x55bf4e1ff460;
S_0x55bf4e1216f0 .scope module, "add_sub_X" "add_sub" 3 209, 5 7 0, S_0x55bf4e11e770;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e11ffa0 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e118ec0_0 .net/s "X", 31 0, L_0x55bf4e1fe940;  alias, 1 drivers
v0x55bf4e118fa0_0 .net/s "Y", 31 0, L_0x55bf4e1ff590;  alias, 1 drivers
v0x55bf4e118500_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e1ff680;  1 drivers
v0x55bf4e1185f0_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e1ff790;  1 drivers
v0x55bf4e11c890_0 .net "a_s", 0 0, L_0x55bf4e1ff720;  1 drivers
v0x55bf4e11b480_0 .net/s "result", 31 0, L_0x55bf4e1ff8c0;  alias, 1 drivers
L_0x55bf4e1ff680 .arith/sub 32, L_0x55bf4e1fe940, L_0x55bf4e1ff590;
L_0x55bf4e1ff790 .arith/sum 32, L_0x55bf4e1fe940, L_0x55bf4e1ff590;
L_0x55bf4e1ff8c0 .functor MUXZ 32, L_0x55bf4e1ff790, L_0x55bf4e1ff680, L_0x55bf4e1ff720, C4<>;
S_0x55bf4e119d30 .scope module, "add_sub_Y" "add_sub" 3 210, 5 7 0, S_0x55bf4e11e770;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e112490 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e1b4100_0 .net/s "X", 31 0, L_0x55bf4e1fecc0;  alias, 1 drivers
v0x55bf4e1b41d0_0 .net/s "Y", 31 0, L_0x55bf4e1ff3c0;  alias, 1 drivers
v0x55bf4e1b4290_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e1ffa00;  1 drivers
v0x55bf4e1b0cb0_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e1ffb10;  1 drivers
v0x55bf4e1b0d70_0 .net "a_s", 0 0, L_0x55bf4e1ff110;  alias, 1 drivers
v0x55bf4e1b0e80_0 .net/s "result", 31 0, L_0x55bf4e1ffc40;  alias, 1 drivers
L_0x55bf4e1ffa00 .arith/sub 32, L_0x55bf4e1fecc0, L_0x55bf4e1ff3c0;
L_0x55bf4e1ffb10 .arith/sum 32, L_0x55bf4e1fecc0, L_0x55bf4e1ff3c0;
L_0x55bf4e1ffc40 .functor MUXZ 32, L_0x55bf4e1ffb10, L_0x55bf4e1ffa00, L_0x55bf4e1ff110, C4<>;
S_0x55bf4e1ade90 .scope module, "add_sub_Z" "add_sub" 3 211, 5 7 0, S_0x55bf4e11e770;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e1ae070 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e1aab10_0 .net/s "X", 31 0, L_0x55bf4e1fef80;  alias, 1 drivers
v0x55bf4e1aabe0_0 .net/s "Y", 31 0, L_0x7f1085db7210;  alias, 1 drivers
v0x55bf4e1a7c20_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e1ffd70;  1 drivers
v0x55bf4e1a7d10_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e1ffe60;  1 drivers
v0x55bf4e1a7df0_0 .net "a_s", 0 0, L_0x55bf4e1ffaa0;  1 drivers
v0x55bf4e1a4840_0 .net/s "result", 31 0, L_0x55bf4e1fff00;  alias, 1 drivers
L_0x55bf4e1ffd70 .arith/sub 32, L_0x55bf4e1fef80, L_0x7f1085db7210;
L_0x55bf4e1ffe60 .arith/sum 32, L_0x55bf4e1fef80, L_0x7f1085db7210;
L_0x55bf4e1fff00 .functor MUXZ 32, L_0x55bf4e1ffe60, L_0x55bf4e1ffd70, L_0x55bf4e1ffaa0, C4<>;
S_0x55bf4e19e650 .scope generate, "genblk1[8]" "genblk1[8]" 3 200, 3 200 0, S_0x55bf4e1b2bb0;
 .timescale 0 0;
P_0x55bf4e19b790 .param/l "i" 0 3 200, +C4<01000>;
L_0x55bf4e2006a0 .functor NOT 1, L_0x55bf4e200090, C4<0>, C4<0>, C4<0>;
L_0x55bf4e200a20 .functor NOT 1, L_0x55bf4e200090, C4<0>, C4<0>, C4<0>;
v0x55bf4e1796c0_0 .net "X_sft", 31 0, L_0x55bf4e200340;  1 drivers
v0x55bf4e1797a0_0 .net "Y_sft", 31 0, L_0x55bf4e200510;  1 drivers
v0x55bf4e179870_0 .net *"_ivl_11", 23 0, L_0x55bf4e2003e0;  1 drivers
v0x55bf4e1768a0_0 .net *"_ivl_6", 23 0, L_0x55bf4e200210;  1 drivers
v0x55bf4e176960_0 .net "sign", 0 0, L_0x55bf4e200090;  1 drivers
L_0x55bf4e200090 .part L_0x55bf4e1fff00, 31, 1;
L_0x55bf4e200210 .part L_0x55bf4e1ff8c0, 8, 24;
L_0x55bf4e200340 .extend/s 32, L_0x55bf4e200210;
L_0x55bf4e2003e0 .part L_0x55bf4e1ffc40, 8, 24;
L_0x55bf4e200510 .extend/s 32, L_0x55bf4e2003e0;
S_0x55bf4e19b850 .scope module, "add_sub_X" "add_sub" 3 209, 5 7 0, S_0x55bf4e19e650;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e198340 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e198480_0 .net/s "X", 31 0, L_0x55bf4e1ff8c0;  alias, 1 drivers
v0x55bf4e1954d0_0 .net/s "Y", 31 0, L_0x55bf4e200510;  alias, 1 drivers
v0x55bf4e195590_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e200600;  1 drivers
v0x55bf4e195680_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e200710;  1 drivers
v0x55bf4e192080_0 .net "a_s", 0 0, L_0x55bf4e2006a0;  1 drivers
v0x55bf4e192190_0 .net/s "result", 31 0, L_0x55bf4e200840;  alias, 1 drivers
L_0x55bf4e200600 .arith/sub 32, L_0x55bf4e1ff8c0, L_0x55bf4e200510;
L_0x55bf4e200710 .arith/sum 32, L_0x55bf4e1ff8c0, L_0x55bf4e200510;
L_0x55bf4e200840 .functor MUXZ 32, L_0x55bf4e200710, L_0x55bf4e200600, L_0x55bf4e2006a0, C4<>;
S_0x55bf4e18f260 .scope module, "add_sub_Y" "add_sub" 3 210, 5 7 0, S_0x55bf4e19e650;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e18f460 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e18be80_0 .net/s "X", 31 0, L_0x55bf4e1ffc40;  alias, 1 drivers
v0x55bf4e18bf70_0 .net/s "Y", 31 0, L_0x55bf4e200340;  alias, 1 drivers
v0x55bf4e188ff0_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e200980;  1 drivers
v0x55bf4e1890e0_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e200a90;  1 drivers
v0x55bf4e1891c0_0 .net "a_s", 0 0, L_0x55bf4e200090;  alias, 1 drivers
v0x55bf4e185ba0_0 .net/s "result", 31 0, L_0x55bf4e200bc0;  alias, 1 drivers
L_0x55bf4e200980 .arith/sub 32, L_0x55bf4e1ffc40, L_0x55bf4e200340;
L_0x55bf4e200a90 .arith/sum 32, L_0x55bf4e1ffc40, L_0x55bf4e200340;
L_0x55bf4e200bc0 .functor MUXZ 32, L_0x55bf4e200a90, L_0x55bf4e200980, L_0x55bf4e200090, C4<>;
S_0x55bf4e182d80 .scope module, "add_sub_Z" "add_sub" 3 211, 5 7 0, S_0x55bf4e19e650;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e182f60 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e185d70_0 .net/s "X", 31 0, L_0x55bf4e1fff00;  alias, 1 drivers
v0x55bf4e17f930_0 .net/s "Y", 31 0, L_0x7f1085db7258;  alias, 1 drivers
v0x55bf4e17f9f0_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e200cf0;  1 drivers
v0x55bf4e17fae0_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e200de0;  1 drivers
v0x55bf4e17cb10_0 .net "a_s", 0 0, L_0x55bf4e200a20;  1 drivers
v0x55bf4e17cc20_0 .net/s "result", 31 0, L_0x55bf4e200e80;  alias, 1 drivers
L_0x55bf4e200cf0 .arith/sub 32, L_0x55bf4e1fff00, L_0x7f1085db7258;
L_0x55bf4e200de0 .arith/sum 32, L_0x55bf4e1fff00, L_0x7f1085db7258;
L_0x55bf4e200e80 .functor MUXZ 32, L_0x55bf4e200de0, L_0x55bf4e200cf0, L_0x55bf4e200a20, C4<>;
S_0x55bf4e173450 .scope generate, "genblk1[9]" "genblk1[9]" 3 200, 3 200 0, S_0x55bf4e1b2bb0;
 .timescale 0 0;
P_0x55bf4e173650 .param/l "i" 0 3 200, +C4<01001>;
L_0x55bf4e201620 .functor NOT 1, L_0x55bf4e201010, C4<0>, C4<0>, C4<0>;
L_0x55bf4e2019a0 .functor NOT 1, L_0x55bf4e201010, C4<0>, C4<0>, C4<0>;
v0x55bf4e151b60_0 .net "X_sft", 31 0, L_0x55bf4e2012c0;  1 drivers
v0x55bf4e14e5b0_0 .net "Y_sft", 31 0, L_0x55bf4e201490;  1 drivers
v0x55bf4e14e680_0 .net *"_ivl_11", 22 0, L_0x55bf4e201360;  1 drivers
v0x55bf4e14e750_0 .net *"_ivl_6", 22 0, L_0x55bf4e201190;  1 drivers
v0x55bf4e14b790_0 .net "sign", 0 0, L_0x55bf4e201010;  1 drivers
L_0x55bf4e201010 .part L_0x55bf4e200e80, 31, 1;
L_0x55bf4e201190 .part L_0x55bf4e200840, 9, 23;
L_0x55bf4e2012c0 .extend/s 32, L_0x55bf4e201190;
L_0x55bf4e201360 .part L_0x55bf4e200bc0, 9, 23;
L_0x55bf4e201490 .extend/s 32, L_0x55bf4e201360;
S_0x55bf4e170630 .scope module, "add_sub_X" "add_sub" 3 209, 5 7 0, S_0x55bf4e173450;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e170810 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e16d1e0_0 .net/s "X", 31 0, L_0x55bf4e200840;  alias, 1 drivers
v0x55bf4e16d2d0_0 .net/s "Y", 31 0, L_0x55bf4e201490;  alias, 1 drivers
v0x55bf4e16d390_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e201580;  1 drivers
v0x55bf4e16a3c0_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e201690;  1 drivers
v0x55bf4e16a4a0_0 .net "a_s", 0 0, L_0x55bf4e201620;  1 drivers
v0x55bf4e16a5b0_0 .net/s "result", 31 0, L_0x55bf4e2017c0;  alias, 1 drivers
L_0x55bf4e201580 .arith/sub 32, L_0x55bf4e200840, L_0x55bf4e201490;
L_0x55bf4e201690 .arith/sum 32, L_0x55bf4e200840, L_0x55bf4e201490;
L_0x55bf4e2017c0 .functor MUXZ 32, L_0x55bf4e201690, L_0x55bf4e201580, L_0x55bf4e201620, C4<>;
S_0x55bf4e167030 .scope module, "add_sub_Y" "add_sub" 3 210, 5 7 0, S_0x55bf4e173450;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e164170 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e1642b0_0 .net/s "X", 31 0, L_0x55bf4e200bc0;  alias, 1 drivers
v0x55bf4e160d00_0 .net/s "Y", 31 0, L_0x55bf4e2012c0;  alias, 1 drivers
v0x55bf4e160dc0_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e201900;  1 drivers
v0x55bf4e160eb0_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e201a10;  1 drivers
v0x55bf4e15dee0_0 .net "a_s", 0 0, L_0x55bf4e201010;  alias, 1 drivers
v0x55bf4e15dfa0_0 .net/s "result", 31 0, L_0x55bf4e201b40;  alias, 1 drivers
L_0x55bf4e201900 .arith/sub 32, L_0x55bf4e200bc0, L_0x55bf4e2012c0;
L_0x55bf4e201a10 .arith/sum 32, L_0x55bf4e200bc0, L_0x55bf4e2012c0;
L_0x55bf4e201b40 .functor MUXZ 32, L_0x55bf4e201a10, L_0x55bf4e201900, L_0x55bf4e201010, C4<>;
S_0x55bf4e15aa90 .scope module, "add_sub_Z" "add_sub" 3 211, 5 7 0, S_0x55bf4e173450;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e15ac70 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e157ce0_0 .net/s "X", 31 0, L_0x55bf4e200e80;  alias, 1 drivers
v0x55bf4e157db0_0 .net/s "Y", 31 0, L_0x7f1085db72a0;  alias, 1 drivers
v0x55bf4e157e50_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e201c70;  1 drivers
v0x55bf4e154850_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e201d60;  1 drivers
v0x55bf4e154930_0 .net "a_s", 0 0, L_0x55bf4e2019a0;  1 drivers
v0x55bf4e151a00_0 .net/s "result", 31 0, L_0x55bf4e201e00;  alias, 1 drivers
L_0x55bf4e201c70 .arith/sub 32, L_0x55bf4e200e80, L_0x7f1085db72a0;
L_0x55bf4e201d60 .arith/sum 32, L_0x55bf4e200e80, L_0x7f1085db72a0;
L_0x55bf4e201e00 .functor MUXZ 32, L_0x55bf4e201d60, L_0x55bf4e201c70, L_0x55bf4e2019a0, C4<>;
S_0x55bf4e14b880 .scope generate, "genblk1[10]" "genblk1[10]" 3 200, 3 200 0, S_0x55bf4e1b2bb0;
 .timescale 0 0;
P_0x55bf4e154a40 .param/l "i" 0 3 200, +C4<01010>;
L_0x55bf4e2025a0 .functor NOT 1, L_0x55bf4e201f90, C4<0>, C4<0>, C4<0>;
L_0x55bf4e202920 .functor NOT 1, L_0x55bf4e201f90, C4<0>, C4<0>, C4<0>;
v0x55bf4e1268f0_0 .net "X_sft", 31 0, L_0x55bf4e202240;  1 drivers
v0x55bf4e1269d0_0 .net "Y_sft", 31 0, L_0x55bf4e202410;  1 drivers
v0x55bf4e126a70_0 .net *"_ivl_11", 21 0, L_0x55bf4e2022e0;  1 drivers
v0x55bf4e1234a0_0 .net *"_ivl_6", 21 0, L_0x55bf4e202110;  1 drivers
v0x55bf4e123580_0 .net "sign", 0 0, L_0x55bf4e201f90;  1 drivers
L_0x55bf4e201f90 .part L_0x55bf4e201e00, 31, 1;
L_0x55bf4e202110 .part L_0x55bf4e2017c0, 10, 22;
L_0x55bf4e202240 .extend/s 32, L_0x55bf4e202110;
L_0x55bf4e2022e0 .part L_0x55bf4e201b40, 10, 22;
L_0x55bf4e202410 .extend/s 32, L_0x55bf4e2022e0;
S_0x55bf4e148390 .scope module, "add_sub_X" "add_sub" 3 209, 5 7 0, S_0x55bf4e14b880;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e148570 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e145610_0 .net/s "X", 31 0, L_0x55bf4e2017c0;  alias, 1 drivers
v0x55bf4e145700_0 .net/s "Y", 31 0, L_0x55bf4e202410;  alias, 1 drivers
v0x55bf4e1420d0_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e202500;  1 drivers
v0x55bf4e1421c0_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e202610;  1 drivers
v0x55bf4e1422a0_0 .net "a_s", 0 0, L_0x55bf4e2025a0;  1 drivers
v0x55bf4e13f320_0 .net/s "result", 31 0, L_0x55bf4e202740;  alias, 1 drivers
L_0x55bf4e202500 .arith/sub 32, L_0x55bf4e2017c0, L_0x55bf4e202410;
L_0x55bf4e202610 .arith/sum 32, L_0x55bf4e2017c0, L_0x55bf4e202410;
L_0x55bf4e202740 .functor MUXZ 32, L_0x55bf4e202610, L_0x55bf4e202500, L_0x55bf4e2025a0, C4<>;
S_0x55bf4e13be60 .scope module, "add_sub_Y" "add_sub" 3 210, 5 7 0, S_0x55bf4e14b880;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e13c060 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e139040_0 .net/s "X", 31 0, L_0x55bf4e201b40;  alias, 1 drivers
v0x55bf4e139130_0 .net/s "Y", 31 0, L_0x55bf4e202240;  alias, 1 drivers
v0x55bf4e1391f0_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e202880;  1 drivers
v0x55bf4e135bf0_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e202990;  1 drivers
v0x55bf4e135cd0_0 .net "a_s", 0 0, L_0x55bf4e201f90;  alias, 1 drivers
v0x55bf4e135de0_0 .net/s "result", 31 0, L_0x55bf4e202ac0;  alias, 1 drivers
L_0x55bf4e202880 .arith/sub 32, L_0x55bf4e201b40, L_0x55bf4e202240;
L_0x55bf4e202990 .arith/sum 32, L_0x55bf4e201b40, L_0x55bf4e202240;
L_0x55bf4e202ac0 .functor MUXZ 32, L_0x55bf4e202990, L_0x55bf4e202880, L_0x55bf4e201f90, C4<>;
S_0x55bf4e132e30 .scope module, "add_sub_Z" "add_sub" 3 211, 5 7 0, S_0x55bf4e14b880;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e133010 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e12faa0_0 .net/s "X", 31 0, L_0x55bf4e201e00;  alias, 1 drivers
v0x55bf4e12cb60_0 .net/s "Y", 31 0, L_0x7f1085db72e8;  alias, 1 drivers
v0x55bf4e12cc20_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e202bf0;  1 drivers
v0x55bf4e12cd10_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e202ce0;  1 drivers
v0x55bf4e129710_0 .net "a_s", 0 0, L_0x55bf4e202920;  1 drivers
v0x55bf4e129820_0 .net/s "result", 31 0, L_0x55bf4e202d80;  alias, 1 drivers
L_0x55bf4e202bf0 .arith/sub 32, L_0x55bf4e201e00, L_0x7f1085db72e8;
L_0x55bf4e202ce0 .arith/sum 32, L_0x55bf4e201e00, L_0x7f1085db72e8;
L_0x55bf4e202d80 .functor MUXZ 32, L_0x55bf4e202ce0, L_0x55bf4e202bf0, L_0x55bf4e202920, C4<>;
S_0x55bf4e120680 .scope generate, "genblk1[11]" "genblk1[11]" 3 200, 3 200 0, S_0x55bf4e1b2bb0;
 .timescale 0 0;
P_0x55bf4e120860 .param/l "i" 0 3 200, +C4<01011>;
L_0x55bf4e203520 .functor NOT 1, L_0x55bf4e202f10, C4<0>, C4<0>, C4<0>;
L_0x55bf4e2038a0 .functor NOT 1, L_0x55bf4e202f10, C4<0>, C4<0>, C4<0>;
v0x55bf4e063ec0_0 .net "X_sft", 31 0, L_0x55bf4e2031c0;  1 drivers
v0x55bf4e063fa0_0 .net "Y_sft", 31 0, L_0x55bf4e203390;  1 drivers
v0x55bf4e064060_0 .net *"_ivl_11", 20 0, L_0x55bf4e203260;  1 drivers
v0x55bf4e0a2e70_0 .net *"_ivl_6", 20 0, L_0x55bf4e203090;  1 drivers
v0x55bf4e0a2f50_0 .net "sign", 0 0, L_0x55bf4e202f10;  1 drivers
L_0x55bf4e202f10 .part L_0x55bf4e202d80, 31, 1;
L_0x55bf4e203090 .part L_0x55bf4e202740, 11, 21;
L_0x55bf4e2031c0 .extend/s 32, L_0x55bf4e203090;
L_0x55bf4e203260 .part L_0x55bf4e202ac0, 11, 21;
L_0x55bf4e203390 .extend/s 32, L_0x55bf4e203260;
S_0x55bf4e11d230 .scope module, "add_sub_X" "add_sub" 3 209, 5 7 0, S_0x55bf4e120680;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e11d410 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e123690_0 .net/s "X", 31 0, L_0x55bf4e202740;  alias, 1 drivers
v0x55bf4e11a460_0 .net/s "Y", 31 0, L_0x55bf4e203390;  alias, 1 drivers
v0x55bf4e11a520_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e203480;  1 drivers
v0x55bf4e11a610_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e203590;  1 drivers
v0x55bf4e117000_0 .net "a_s", 0 0, L_0x55bf4e203520;  1 drivers
v0x55bf4e117110_0 .net/s "result", 31 0, L_0x55bf4e2036c0;  alias, 1 drivers
L_0x55bf4e203480 .arith/sub 32, L_0x55bf4e202740, L_0x55bf4e203390;
L_0x55bf4e203590 .arith/sum 32, L_0x55bf4e202740, L_0x55bf4e203390;
L_0x55bf4e2036c0 .functor MUXZ 32, L_0x55bf4e203590, L_0x55bf4e203480, L_0x55bf4e203520, C4<>;
S_0x55bf4e1141c0 .scope module, "add_sub_Y" "add_sub" 3 210, 5 7 0, S_0x55bf4e120680;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e1143c0 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e112f90_0 .net/s "X", 31 0, L_0x55bf4e202ac0;  alias, 1 drivers
v0x55bf4e113080_0 .net/s "Y", 31 0, L_0x55bf4e2031c0;  alias, 1 drivers
v0x55bf4e112890_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e203800;  1 drivers
v0x55bf4e112980_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e203910;  1 drivers
v0x55bf4e112a60_0 .net "a_s", 0 0, L_0x55bf4e202f10;  alias, 1 drivers
v0x55bf4e0c34c0_0 .net/s "result", 31 0, L_0x55bf4e203a40;  alias, 1 drivers
L_0x55bf4e203800 .arith/sub 32, L_0x55bf4e202ac0, L_0x55bf4e2031c0;
L_0x55bf4e203910 .arith/sum 32, L_0x55bf4e202ac0, L_0x55bf4e2031c0;
L_0x55bf4e203a40 .functor MUXZ 32, L_0x55bf4e203910, L_0x55bf4e203800, L_0x55bf4e202f10, C4<>;
S_0x55bf4e0c3620 .scope module, "add_sub_Z" "add_sub" 3 211, 5 7 0, S_0x55bf4e120680;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e0c3800 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e0c5340_0 .net/s "X", 31 0, L_0x55bf4e202d80;  alias, 1 drivers
v0x55bf4e0c5430_0 .net/s "Y", 31 0, L_0x7f1085db7330;  alias, 1 drivers
v0x55bf4e0c54f0_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e203b70;  1 drivers
v0x55bf4e0c55e0_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e203c60;  1 drivers
v0x55bf4e0c56c0_0 .net "a_s", 0 0, L_0x55bf4e2038a0;  1 drivers
v0x55bf4e063d60_0 .net/s "result", 31 0, L_0x55bf4e203d00;  alias, 1 drivers
L_0x55bf4e203b70 .arith/sub 32, L_0x55bf4e202d80, L_0x7f1085db7330;
L_0x55bf4e203c60 .arith/sum 32, L_0x55bf4e202d80, L_0x7f1085db7330;
L_0x55bf4e203d00 .functor MUXZ 32, L_0x55bf4e203c60, L_0x55bf4e203b70, L_0x55bf4e2038a0, C4<>;
S_0x55bf4e0a3040 .scope generate, "genblk1[12]" "genblk1[12]" 3 200, 3 200 0, S_0x55bf4e1b2bb0;
 .timescale 0 0;
P_0x55bf4e0a3220 .param/l "i" 0 3 200, +C4<01100>;
L_0x55bf4e2044a0 .functor NOT 1, L_0x55bf4e203e90, C4<0>, C4<0>, C4<0>;
L_0x55bf4e204820 .functor NOT 1, L_0x55bf4e203e90, C4<0>, C4<0>, C4<0>;
v0x55bf4e1d69d0_0 .net "X_sft", 31 0, L_0x55bf4e204140;  1 drivers
v0x55bf4e1d6ab0_0 .net "Y_sft", 31 0, L_0x55bf4e204310;  1 drivers
v0x55bf4e1d6b80_0 .net *"_ivl_11", 19 0, L_0x55bf4e2041e0;  1 drivers
v0x55bf4e1d6c50_0 .net *"_ivl_6", 19 0, L_0x55bf4e204010;  1 drivers
v0x55bf4e1d6d30_0 .net "sign", 0 0, L_0x55bf4e203e90;  1 drivers
L_0x55bf4e203e90 .part L_0x55bf4e203d00, 31, 1;
L_0x55bf4e204010 .part L_0x55bf4e2036c0, 12, 20;
L_0x55bf4e204140 .extend/s 32, L_0x55bf4e204010;
L_0x55bf4e2041e0 .part L_0x55bf4e203a40, 12, 20;
L_0x55bf4e204310 .extend/s 32, L_0x55bf4e2041e0;
S_0x55bf4e1d4ef0 .scope module, "add_sub_X" "add_sub" 3 209, 5 7 0, S_0x55bf4e0a3040;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e1d5080 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e1d5190_0 .net/s "X", 31 0, L_0x55bf4e2036c0;  alias, 1 drivers
v0x55bf4e1d5260_0 .net/s "Y", 31 0, L_0x55bf4e204310;  alias, 1 drivers
v0x55bf4e1d5320_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e204400;  1 drivers
v0x55bf4e1d5410_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e204510;  1 drivers
v0x55bf4e1d54f0_0 .net "a_s", 0 0, L_0x55bf4e2044a0;  1 drivers
v0x55bf4e1d5600_0 .net/s "result", 31 0, L_0x55bf4e204640;  alias, 1 drivers
L_0x55bf4e204400 .arith/sub 32, L_0x55bf4e2036c0, L_0x55bf4e204310;
L_0x55bf4e204510 .arith/sum 32, L_0x55bf4e2036c0, L_0x55bf4e204310;
L_0x55bf4e204640 .functor MUXZ 32, L_0x55bf4e204510, L_0x55bf4e204400, L_0x55bf4e2044a0, C4<>;
S_0x55bf4e1d5760 .scope module, "add_sub_Y" "add_sub" 3 210, 5 7 0, S_0x55bf4e0a3040;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e1d5960 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e1d5aa0_0 .net/s "X", 31 0, L_0x55bf4e203a40;  alias, 1 drivers
v0x55bf4e1d5b90_0 .net/s "Y", 31 0, L_0x55bf4e204140;  alias, 1 drivers
v0x55bf4e1d5c50_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e204780;  1 drivers
v0x55bf4e1d5d40_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e204890;  1 drivers
v0x55bf4e1d5e20_0 .net "a_s", 0 0, L_0x55bf4e203e90;  alias, 1 drivers
v0x55bf4e1d5f30_0 .net/s "result", 31 0, L_0x55bf4e2049c0;  alias, 1 drivers
L_0x55bf4e204780 .arith/sub 32, L_0x55bf4e203a40, L_0x55bf4e204140;
L_0x55bf4e204890 .arith/sum 32, L_0x55bf4e203a40, L_0x55bf4e204140;
L_0x55bf4e2049c0 .functor MUXZ 32, L_0x55bf4e204890, L_0x55bf4e204780, L_0x55bf4e203e90, C4<>;
S_0x55bf4e1d6090 .scope module, "add_sub_Z" "add_sub" 3 211, 5 7 0, S_0x55bf4e0a3040;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e1d6270 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e1d63e0_0 .net/s "X", 31 0, L_0x55bf4e203d00;  alias, 1 drivers
v0x55bf4e1d64d0_0 .net/s "Y", 31 0, L_0x7f1085db7378;  alias, 1 drivers
v0x55bf4e1d6590_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e204af0;  1 drivers
v0x55bf4e1d6680_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e204be0;  1 drivers
v0x55bf4e1d6760_0 .net "a_s", 0 0, L_0x55bf4e204820;  1 drivers
v0x55bf4e1d6870_0 .net/s "result", 31 0, L_0x55bf4e204c80;  alias, 1 drivers
L_0x55bf4e204af0 .arith/sub 32, L_0x55bf4e203d00, L_0x7f1085db7378;
L_0x55bf4e204be0 .arith/sum 32, L_0x55bf4e203d00, L_0x7f1085db7378;
L_0x55bf4e204c80 .functor MUXZ 32, L_0x55bf4e204be0, L_0x55bf4e204af0, L_0x55bf4e204820, C4<>;
S_0x55bf4e1d6e20 .scope generate, "genblk1[13]" "genblk1[13]" 3 200, 3 200 0, S_0x55bf4e1b2bb0;
 .timescale 0 0;
P_0x55bf4e1d7000 .param/l "i" 0 3 200, +C4<01101>;
L_0x55bf4e205420 .functor NOT 1, L_0x55bf4e204e10, C4<0>, C4<0>, C4<0>;
L_0x55bf4e2057a0 .functor NOT 1, L_0x55bf4e204e10, C4<0>, C4<0>, C4<0>;
v0x55bf4e1d8cb0_0 .net "X_sft", 31 0, L_0x55bf4e2050c0;  1 drivers
v0x55bf4e1d8d90_0 .net "Y_sft", 31 0, L_0x55bf4e205290;  1 drivers
v0x55bf4e1d8e60_0 .net *"_ivl_11", 18 0, L_0x55bf4e205160;  1 drivers
v0x55bf4e1d8f30_0 .net *"_ivl_6", 18 0, L_0x55bf4e204f90;  1 drivers
v0x55bf4e1d9010_0 .net "sign", 0 0, L_0x55bf4e204e10;  1 drivers
L_0x55bf4e204e10 .part L_0x55bf4e204c80, 31, 1;
L_0x55bf4e204f90 .part L_0x55bf4e204640, 13, 19;
L_0x55bf4e2050c0 .extend/s 32, L_0x55bf4e204f90;
L_0x55bf4e205160 .part L_0x55bf4e2049c0, 13, 19;
L_0x55bf4e205290 .extend/s 32, L_0x55bf4e205160;
S_0x55bf4e1d70e0 .scope module, "add_sub_X" "add_sub" 3 209, 5 7 0, S_0x55bf4e1d6e20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e1d72c0 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e1d7430_0 .net/s "X", 31 0, L_0x55bf4e204640;  alias, 1 drivers
v0x55bf4e1d7540_0 .net/s "Y", 31 0, L_0x55bf4e205290;  alias, 1 drivers
v0x55bf4e1d7600_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e205380;  1 drivers
v0x55bf4e1d76f0_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e205490;  1 drivers
v0x55bf4e1d77d0_0 .net "a_s", 0 0, L_0x55bf4e205420;  1 drivers
v0x55bf4e1d78e0_0 .net/s "result", 31 0, L_0x55bf4e2055c0;  alias, 1 drivers
L_0x55bf4e205380 .arith/sub 32, L_0x55bf4e204640, L_0x55bf4e205290;
L_0x55bf4e205490 .arith/sum 32, L_0x55bf4e204640, L_0x55bf4e205290;
L_0x55bf4e2055c0 .functor MUXZ 32, L_0x55bf4e205490, L_0x55bf4e205380, L_0x55bf4e205420, C4<>;
S_0x55bf4e1d7a40 .scope module, "add_sub_Y" "add_sub" 3 210, 5 7 0, S_0x55bf4e1d6e20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e1d7c40 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e1d7d80_0 .net/s "X", 31 0, L_0x55bf4e2049c0;  alias, 1 drivers
v0x55bf4e1d7e70_0 .net/s "Y", 31 0, L_0x55bf4e2050c0;  alias, 1 drivers
v0x55bf4e1d7f30_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e205700;  1 drivers
v0x55bf4e1d8020_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e205810;  1 drivers
v0x55bf4e1d8100_0 .net "a_s", 0 0, L_0x55bf4e204e10;  alias, 1 drivers
v0x55bf4e1d8210_0 .net/s "result", 31 0, L_0x55bf4e205940;  alias, 1 drivers
L_0x55bf4e205700 .arith/sub 32, L_0x55bf4e2049c0, L_0x55bf4e2050c0;
L_0x55bf4e205810 .arith/sum 32, L_0x55bf4e2049c0, L_0x55bf4e2050c0;
L_0x55bf4e205940 .functor MUXZ 32, L_0x55bf4e205810, L_0x55bf4e205700, L_0x55bf4e204e10, C4<>;
S_0x55bf4e1d8370 .scope module, "add_sub_Z" "add_sub" 3 211, 5 7 0, S_0x55bf4e1d6e20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e1d8550 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e1d86c0_0 .net/s "X", 31 0, L_0x55bf4e204c80;  alias, 1 drivers
v0x55bf4e1d87b0_0 .net/s "Y", 31 0, L_0x7f1085db73c0;  alias, 1 drivers
v0x55bf4e1d8870_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e205a70;  1 drivers
v0x55bf4e1d8960_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e205b60;  1 drivers
v0x55bf4e1d8a40_0 .net "a_s", 0 0, L_0x55bf4e2057a0;  1 drivers
v0x55bf4e1d8b50_0 .net/s "result", 31 0, L_0x55bf4e205c00;  alias, 1 drivers
L_0x55bf4e205a70 .arith/sub 32, L_0x55bf4e204c80, L_0x7f1085db73c0;
L_0x55bf4e205b60 .arith/sum 32, L_0x55bf4e204c80, L_0x7f1085db73c0;
L_0x55bf4e205c00 .functor MUXZ 32, L_0x55bf4e205b60, L_0x55bf4e205a70, L_0x55bf4e2057a0, C4<>;
S_0x55bf4e1d9100 .scope generate, "genblk1[14]" "genblk1[14]" 3 200, 3 200 0, S_0x55bf4e1b2bb0;
 .timescale 0 0;
P_0x55bf4e1d92e0 .param/l "i" 0 3 200, +C4<01110>;
L_0x55bf4e185330 .functor NOT 1, L_0x55bf4e205d90, C4<0>, C4<0>, C4<0>;
L_0x55bf4e206660 .functor NOT 1, L_0x55bf4e205d90, C4<0>, C4<0>, C4<0>;
v0x55bf4e1daf90_0 .net "X_sft", 31 0, L_0x55bf4e206040;  1 drivers
v0x55bf4e1db070_0 .net "Y_sft", 31 0, L_0x55bf4e206210;  1 drivers
v0x55bf4e1db140_0 .net *"_ivl_11", 17 0, L_0x55bf4e2060e0;  1 drivers
v0x55bf4e1db210_0 .net *"_ivl_6", 17 0, L_0x55bf4e205f10;  1 drivers
v0x55bf4e1db2f0_0 .net "sign", 0 0, L_0x55bf4e205d90;  1 drivers
L_0x55bf4e205d90 .part L_0x55bf4e205c00, 31, 1;
L_0x55bf4e205f10 .part L_0x55bf4e2055c0, 14, 18;
L_0x55bf4e206040 .extend/s 32, L_0x55bf4e205f10;
L_0x55bf4e2060e0 .part L_0x55bf4e205940, 14, 18;
L_0x55bf4e206210 .extend/s 32, L_0x55bf4e2060e0;
S_0x55bf4e1d93c0 .scope module, "add_sub_X" "add_sub" 3 209, 5 7 0, S_0x55bf4e1d9100;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e1d95a0 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e1d9710_0 .net/s "X", 31 0, L_0x55bf4e2055c0;  alias, 1 drivers
v0x55bf4e1d9820_0 .net/s "Y", 31 0, L_0x55bf4e206210;  alias, 1 drivers
v0x55bf4e1d98e0_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e2062b0;  1 drivers
v0x55bf4e1d99d0_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e206350;  1 drivers
v0x55bf4e1d9ab0_0 .net "a_s", 0 0, L_0x55bf4e185330;  1 drivers
v0x55bf4e1d9bc0_0 .net/s "result", 31 0, L_0x55bf4e206480;  alias, 1 drivers
L_0x55bf4e2062b0 .arith/sub 32, L_0x55bf4e2055c0, L_0x55bf4e206210;
L_0x55bf4e206350 .arith/sum 32, L_0x55bf4e2055c0, L_0x55bf4e206210;
L_0x55bf4e206480 .functor MUXZ 32, L_0x55bf4e206350, L_0x55bf4e2062b0, L_0x55bf4e185330, C4<>;
S_0x55bf4e1d9d20 .scope module, "add_sub_Y" "add_sub" 3 210, 5 7 0, S_0x55bf4e1d9100;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e1d9f20 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e1da060_0 .net/s "X", 31 0, L_0x55bf4e205940;  alias, 1 drivers
v0x55bf4e1da150_0 .net/s "Y", 31 0, L_0x55bf4e206040;  alias, 1 drivers
v0x55bf4e1da210_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e2065c0;  1 drivers
v0x55bf4e1da300_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e2066d0;  1 drivers
v0x55bf4e1da3e0_0 .net "a_s", 0 0, L_0x55bf4e205d90;  alias, 1 drivers
v0x55bf4e1da4f0_0 .net/s "result", 31 0, L_0x55bf4e206800;  alias, 1 drivers
L_0x55bf4e2065c0 .arith/sub 32, L_0x55bf4e205940, L_0x55bf4e206040;
L_0x55bf4e2066d0 .arith/sum 32, L_0x55bf4e205940, L_0x55bf4e206040;
L_0x55bf4e206800 .functor MUXZ 32, L_0x55bf4e2066d0, L_0x55bf4e2065c0, L_0x55bf4e205d90, C4<>;
S_0x55bf4e1da650 .scope module, "add_sub_Z" "add_sub" 3 211, 5 7 0, S_0x55bf4e1d9100;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e1da830 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e1da9a0_0 .net/s "X", 31 0, L_0x55bf4e205c00;  alias, 1 drivers
v0x55bf4e1daa90_0 .net/s "Y", 31 0, L_0x7f1085db7408;  alias, 1 drivers
v0x55bf4e1dab50_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e206930;  1 drivers
v0x55bf4e1dac40_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e206a20;  1 drivers
v0x55bf4e1dad20_0 .net "a_s", 0 0, L_0x55bf4e206660;  1 drivers
v0x55bf4e1dae30_0 .net/s "result", 31 0, L_0x55bf4e206ac0;  alias, 1 drivers
L_0x55bf4e206930 .arith/sub 32, L_0x55bf4e205c00, L_0x7f1085db7408;
L_0x55bf4e206a20 .arith/sum 32, L_0x55bf4e205c00, L_0x7f1085db7408;
L_0x55bf4e206ac0 .functor MUXZ 32, L_0x55bf4e206a20, L_0x55bf4e206930, L_0x55bf4e206660, C4<>;
S_0x55bf4e1db3e0 .scope generate, "genblk1[15]" "genblk1[15]" 3 200, 3 200 0, S_0x55bf4e1b2bb0;
 .timescale 0 0;
P_0x55bf4e1db5c0 .param/l "i" 0 3 200, +C4<01111>;
L_0x55bf4e207260 .functor NOT 1, L_0x55bf4e206c50, C4<0>, C4<0>, C4<0>;
L_0x55bf4e2075e0 .functor NOT 1, L_0x55bf4e206c50, C4<0>, C4<0>, C4<0>;
v0x55bf4e1dd270_0 .net "X_sft", 31 0, L_0x55bf4e206f00;  1 drivers
v0x55bf4e1dd350_0 .net "Y_sft", 31 0, L_0x55bf4e2070d0;  1 drivers
v0x55bf4e1dd420_0 .net *"_ivl_11", 16 0, L_0x55bf4e206fa0;  1 drivers
v0x55bf4e1dd4f0_0 .net *"_ivl_6", 16 0, L_0x55bf4e206dd0;  1 drivers
v0x55bf4e1dd5d0_0 .net "sign", 0 0, L_0x55bf4e206c50;  1 drivers
L_0x55bf4e206c50 .part L_0x55bf4e206ac0, 31, 1;
L_0x55bf4e206dd0 .part L_0x55bf4e206480, 15, 17;
L_0x55bf4e206f00 .extend/s 32, L_0x55bf4e206dd0;
L_0x55bf4e206fa0 .part L_0x55bf4e206800, 15, 17;
L_0x55bf4e2070d0 .extend/s 32, L_0x55bf4e206fa0;
S_0x55bf4e1db6a0 .scope module, "add_sub_X" "add_sub" 3 209, 5 7 0, S_0x55bf4e1db3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e1db880 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e1db9f0_0 .net/s "X", 31 0, L_0x55bf4e206480;  alias, 1 drivers
v0x55bf4e1dbb00_0 .net/s "Y", 31 0, L_0x55bf4e2070d0;  alias, 1 drivers
v0x55bf4e1dbbc0_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e2071c0;  1 drivers
v0x55bf4e1dbcb0_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e2072d0;  1 drivers
v0x55bf4e1dbd90_0 .net "a_s", 0 0, L_0x55bf4e207260;  1 drivers
v0x55bf4e1dbea0_0 .net/s "result", 31 0, L_0x55bf4e207400;  alias, 1 drivers
L_0x55bf4e2071c0 .arith/sub 32, L_0x55bf4e206480, L_0x55bf4e2070d0;
L_0x55bf4e2072d0 .arith/sum 32, L_0x55bf4e206480, L_0x55bf4e2070d0;
L_0x55bf4e207400 .functor MUXZ 32, L_0x55bf4e2072d0, L_0x55bf4e2071c0, L_0x55bf4e207260, C4<>;
S_0x55bf4e1dc000 .scope module, "add_sub_Y" "add_sub" 3 210, 5 7 0, S_0x55bf4e1db3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e1dc200 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e1dc340_0 .net/s "X", 31 0, L_0x55bf4e206800;  alias, 1 drivers
v0x55bf4e1dc430_0 .net/s "Y", 31 0, L_0x55bf4e206f00;  alias, 1 drivers
v0x55bf4e1dc4f0_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e207540;  1 drivers
v0x55bf4e1dc5e0_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e207650;  1 drivers
v0x55bf4e1dc6c0_0 .net "a_s", 0 0, L_0x55bf4e206c50;  alias, 1 drivers
v0x55bf4e1dc7d0_0 .net/s "result", 31 0, L_0x55bf4e207780;  alias, 1 drivers
L_0x55bf4e207540 .arith/sub 32, L_0x55bf4e206800, L_0x55bf4e206f00;
L_0x55bf4e207650 .arith/sum 32, L_0x55bf4e206800, L_0x55bf4e206f00;
L_0x55bf4e207780 .functor MUXZ 32, L_0x55bf4e207650, L_0x55bf4e207540, L_0x55bf4e206c50, C4<>;
S_0x55bf4e1dc930 .scope module, "add_sub_Z" "add_sub" 3 211, 5 7 0, S_0x55bf4e1db3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e1dcb10 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e1dcc80_0 .net/s "X", 31 0, L_0x55bf4e206ac0;  alias, 1 drivers
v0x55bf4e1dcd70_0 .net/s "Y", 31 0, L_0x7f1085db7450;  alias, 1 drivers
v0x55bf4e1dce30_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e2078b0;  1 drivers
v0x55bf4e1dcf20_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e2079a0;  1 drivers
v0x55bf4e1dd000_0 .net "a_s", 0 0, L_0x55bf4e2075e0;  1 drivers
v0x55bf4e1dd110_0 .net/s "result", 31 0, L_0x55bf4e207a40;  alias, 1 drivers
L_0x55bf4e2078b0 .arith/sub 32, L_0x55bf4e206ac0, L_0x7f1085db7450;
L_0x55bf4e2079a0 .arith/sum 32, L_0x55bf4e206ac0, L_0x7f1085db7450;
L_0x55bf4e207a40 .functor MUXZ 32, L_0x55bf4e2079a0, L_0x55bf4e2078b0, L_0x55bf4e2075e0, C4<>;
S_0x55bf4e1dd6c0 .scope generate, "genblk1[16]" "genblk1[16]" 3 200, 3 200 0, S_0x55bf4e1b2bb0;
 .timescale 0 0;
P_0x55bf4e1dd8a0 .param/l "i" 0 3 200, +C4<010000>;
L_0x55bf4e2081e0 .functor NOT 1, L_0x55bf4e207bd0, C4<0>, C4<0>, C4<0>;
L_0x55bf4e208560 .functor NOT 1, L_0x55bf4e207bd0, C4<0>, C4<0>, C4<0>;
v0x55bf4e1df550_0 .net "X_sft", 31 0, L_0x55bf4e207e80;  1 drivers
v0x55bf4e1df630_0 .net "Y_sft", 31 0, L_0x55bf4e208050;  1 drivers
v0x55bf4e1df700_0 .net *"_ivl_11", 15 0, L_0x55bf4e207f20;  1 drivers
v0x55bf4e1df7d0_0 .net *"_ivl_6", 15 0, L_0x55bf4e207d50;  1 drivers
v0x55bf4e1df8b0_0 .net "sign", 0 0, L_0x55bf4e207bd0;  1 drivers
L_0x55bf4e207bd0 .part L_0x55bf4e207a40, 31, 1;
L_0x55bf4e207d50 .part L_0x55bf4e207400, 16, 16;
L_0x55bf4e207e80 .extend/s 32, L_0x55bf4e207d50;
L_0x55bf4e207f20 .part L_0x55bf4e207780, 16, 16;
L_0x55bf4e208050 .extend/s 32, L_0x55bf4e207f20;
S_0x55bf4e1dd980 .scope module, "add_sub_X" "add_sub" 3 209, 5 7 0, S_0x55bf4e1dd6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e1ddb60 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e1ddcd0_0 .net/s "X", 31 0, L_0x55bf4e207400;  alias, 1 drivers
v0x55bf4e1ddde0_0 .net/s "Y", 31 0, L_0x55bf4e208050;  alias, 1 drivers
v0x55bf4e1ddea0_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e208140;  1 drivers
v0x55bf4e1ddf90_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e208250;  1 drivers
v0x55bf4e1de070_0 .net "a_s", 0 0, L_0x55bf4e2081e0;  1 drivers
v0x55bf4e1de180_0 .net/s "result", 31 0, L_0x55bf4e208380;  alias, 1 drivers
L_0x55bf4e208140 .arith/sub 32, L_0x55bf4e207400, L_0x55bf4e208050;
L_0x55bf4e208250 .arith/sum 32, L_0x55bf4e207400, L_0x55bf4e208050;
L_0x55bf4e208380 .functor MUXZ 32, L_0x55bf4e208250, L_0x55bf4e208140, L_0x55bf4e2081e0, C4<>;
S_0x55bf4e1de2e0 .scope module, "add_sub_Y" "add_sub" 3 210, 5 7 0, S_0x55bf4e1dd6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e1de4e0 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e1de620_0 .net/s "X", 31 0, L_0x55bf4e207780;  alias, 1 drivers
v0x55bf4e1de710_0 .net/s "Y", 31 0, L_0x55bf4e207e80;  alias, 1 drivers
v0x55bf4e1de7d0_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e2084c0;  1 drivers
v0x55bf4e1de8c0_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e2085d0;  1 drivers
v0x55bf4e1de9a0_0 .net "a_s", 0 0, L_0x55bf4e207bd0;  alias, 1 drivers
v0x55bf4e1deab0_0 .net/s "result", 31 0, L_0x55bf4e208700;  alias, 1 drivers
L_0x55bf4e2084c0 .arith/sub 32, L_0x55bf4e207780, L_0x55bf4e207e80;
L_0x55bf4e2085d0 .arith/sum 32, L_0x55bf4e207780, L_0x55bf4e207e80;
L_0x55bf4e208700 .functor MUXZ 32, L_0x55bf4e2085d0, L_0x55bf4e2084c0, L_0x55bf4e207bd0, C4<>;
S_0x55bf4e1dec10 .scope module, "add_sub_Z" "add_sub" 3 211, 5 7 0, S_0x55bf4e1dd6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e1dedf0 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e1def60_0 .net/s "X", 31 0, L_0x55bf4e207a40;  alias, 1 drivers
v0x55bf4e1df050_0 .net/s "Y", 31 0, L_0x7f1085db7498;  alias, 1 drivers
v0x55bf4e1df110_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e208830;  1 drivers
v0x55bf4e1df200_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e208920;  1 drivers
v0x55bf4e1df2e0_0 .net "a_s", 0 0, L_0x55bf4e208560;  1 drivers
v0x55bf4e1df3f0_0 .net/s "result", 31 0, L_0x55bf4e2089c0;  alias, 1 drivers
L_0x55bf4e208830 .arith/sub 32, L_0x55bf4e207a40, L_0x7f1085db7498;
L_0x55bf4e208920 .arith/sum 32, L_0x55bf4e207a40, L_0x7f1085db7498;
L_0x55bf4e2089c0 .functor MUXZ 32, L_0x55bf4e208920, L_0x55bf4e208830, L_0x55bf4e208560, C4<>;
S_0x55bf4e1df9a0 .scope generate, "genblk1[17]" "genblk1[17]" 3 200, 3 200 0, S_0x55bf4e1b2bb0;
 .timescale 0 0;
P_0x55bf4e1dfb80 .param/l "i" 0 3 200, +C4<010001>;
L_0x55bf4e209160 .functor NOT 1, L_0x55bf4e208b50, C4<0>, C4<0>, C4<0>;
L_0x55bf4e2094e0 .functor NOT 1, L_0x55bf4e208b50, C4<0>, C4<0>, C4<0>;
v0x55bf4e1e1830_0 .net "X_sft", 31 0, L_0x55bf4e208e00;  1 drivers
v0x55bf4e1e1910_0 .net "Y_sft", 31 0, L_0x55bf4e208fd0;  1 drivers
v0x55bf4e1e19e0_0 .net *"_ivl_11", 14 0, L_0x55bf4e208ea0;  1 drivers
v0x55bf4e1e1ab0_0 .net *"_ivl_6", 14 0, L_0x55bf4e208cd0;  1 drivers
v0x55bf4e1e1b90_0 .net "sign", 0 0, L_0x55bf4e208b50;  1 drivers
L_0x55bf4e208b50 .part L_0x55bf4e2089c0, 31, 1;
L_0x55bf4e208cd0 .part L_0x55bf4e208380, 17, 15;
L_0x55bf4e208e00 .extend/s 32, L_0x55bf4e208cd0;
L_0x55bf4e208ea0 .part L_0x55bf4e208700, 17, 15;
L_0x55bf4e208fd0 .extend/s 32, L_0x55bf4e208ea0;
S_0x55bf4e1dfc60 .scope module, "add_sub_X" "add_sub" 3 209, 5 7 0, S_0x55bf4e1df9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e1dfe40 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e1dffb0_0 .net/s "X", 31 0, L_0x55bf4e208380;  alias, 1 drivers
v0x55bf4e1e00c0_0 .net/s "Y", 31 0, L_0x55bf4e208fd0;  alias, 1 drivers
v0x55bf4e1e0180_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e2090c0;  1 drivers
v0x55bf4e1e0270_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e2091d0;  1 drivers
v0x55bf4e1e0350_0 .net "a_s", 0 0, L_0x55bf4e209160;  1 drivers
v0x55bf4e1e0460_0 .net/s "result", 31 0, L_0x55bf4e209300;  alias, 1 drivers
L_0x55bf4e2090c0 .arith/sub 32, L_0x55bf4e208380, L_0x55bf4e208fd0;
L_0x55bf4e2091d0 .arith/sum 32, L_0x55bf4e208380, L_0x55bf4e208fd0;
L_0x55bf4e209300 .functor MUXZ 32, L_0x55bf4e2091d0, L_0x55bf4e2090c0, L_0x55bf4e209160, C4<>;
S_0x55bf4e1e05c0 .scope module, "add_sub_Y" "add_sub" 3 210, 5 7 0, S_0x55bf4e1df9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e1e07c0 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e1e0900_0 .net/s "X", 31 0, L_0x55bf4e208700;  alias, 1 drivers
v0x55bf4e1e09f0_0 .net/s "Y", 31 0, L_0x55bf4e208e00;  alias, 1 drivers
v0x55bf4e1e0ab0_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e209440;  1 drivers
v0x55bf4e1e0ba0_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e209550;  1 drivers
v0x55bf4e1e0c80_0 .net "a_s", 0 0, L_0x55bf4e208b50;  alias, 1 drivers
v0x55bf4e1e0d90_0 .net/s "result", 31 0, L_0x55bf4e209680;  alias, 1 drivers
L_0x55bf4e209440 .arith/sub 32, L_0x55bf4e208700, L_0x55bf4e208e00;
L_0x55bf4e209550 .arith/sum 32, L_0x55bf4e208700, L_0x55bf4e208e00;
L_0x55bf4e209680 .functor MUXZ 32, L_0x55bf4e209550, L_0x55bf4e209440, L_0x55bf4e208b50, C4<>;
S_0x55bf4e1e0ef0 .scope module, "add_sub_Z" "add_sub" 3 211, 5 7 0, S_0x55bf4e1df9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e1e10d0 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e1e1240_0 .net/s "X", 31 0, L_0x55bf4e2089c0;  alias, 1 drivers
v0x55bf4e1e1330_0 .net/s "Y", 31 0, L_0x7f1085db74e0;  alias, 1 drivers
v0x55bf4e1e13f0_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e2097b0;  1 drivers
v0x55bf4e1e14e0_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e2098a0;  1 drivers
v0x55bf4e1e15c0_0 .net "a_s", 0 0, L_0x55bf4e2094e0;  1 drivers
v0x55bf4e1e16d0_0 .net/s "result", 31 0, L_0x55bf4e209940;  alias, 1 drivers
L_0x55bf4e2097b0 .arith/sub 32, L_0x55bf4e2089c0, L_0x7f1085db74e0;
L_0x55bf4e2098a0 .arith/sum 32, L_0x55bf4e2089c0, L_0x7f1085db74e0;
L_0x55bf4e209940 .functor MUXZ 32, L_0x55bf4e2098a0, L_0x55bf4e2097b0, L_0x55bf4e2094e0, C4<>;
S_0x55bf4e1e1c80 .scope generate, "genblk1[18]" "genblk1[18]" 3 200, 3 200 0, S_0x55bf4e1b2bb0;
 .timescale 0 0;
P_0x55bf4e1e1e60 .param/l "i" 0 3 200, +C4<010010>;
L_0x55bf4e20a0e0 .functor NOT 1, L_0x55bf4e209ad0, C4<0>, C4<0>, C4<0>;
L_0x55bf4e20a460 .functor NOT 1, L_0x55bf4e209ad0, C4<0>, C4<0>, C4<0>;
v0x55bf4e1e3b10_0 .net "X_sft", 31 0, L_0x55bf4e209d80;  1 drivers
v0x55bf4e1e3bf0_0 .net "Y_sft", 31 0, L_0x55bf4e209f50;  1 drivers
v0x55bf4e1e3cc0_0 .net *"_ivl_11", 13 0, L_0x55bf4e209e20;  1 drivers
v0x55bf4e1e3d90_0 .net *"_ivl_6", 13 0, L_0x55bf4e209c50;  1 drivers
v0x55bf4e1e3e70_0 .net "sign", 0 0, L_0x55bf4e209ad0;  1 drivers
L_0x55bf4e209ad0 .part L_0x55bf4e209940, 31, 1;
L_0x55bf4e209c50 .part L_0x55bf4e209300, 18, 14;
L_0x55bf4e209d80 .extend/s 32, L_0x55bf4e209c50;
L_0x55bf4e209e20 .part L_0x55bf4e209680, 18, 14;
L_0x55bf4e209f50 .extend/s 32, L_0x55bf4e209e20;
S_0x55bf4e1e1f40 .scope module, "add_sub_X" "add_sub" 3 209, 5 7 0, S_0x55bf4e1e1c80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e1e2120 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e1e2290_0 .net/s "X", 31 0, L_0x55bf4e209300;  alias, 1 drivers
v0x55bf4e1e23a0_0 .net/s "Y", 31 0, L_0x55bf4e209f50;  alias, 1 drivers
v0x55bf4e1e2460_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e20a040;  1 drivers
v0x55bf4e1e2550_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e20a150;  1 drivers
v0x55bf4e1e2630_0 .net "a_s", 0 0, L_0x55bf4e20a0e0;  1 drivers
v0x55bf4e1e2740_0 .net/s "result", 31 0, L_0x55bf4e20a280;  alias, 1 drivers
L_0x55bf4e20a040 .arith/sub 32, L_0x55bf4e209300, L_0x55bf4e209f50;
L_0x55bf4e20a150 .arith/sum 32, L_0x55bf4e209300, L_0x55bf4e209f50;
L_0x55bf4e20a280 .functor MUXZ 32, L_0x55bf4e20a150, L_0x55bf4e20a040, L_0x55bf4e20a0e0, C4<>;
S_0x55bf4e1e28a0 .scope module, "add_sub_Y" "add_sub" 3 210, 5 7 0, S_0x55bf4e1e1c80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e1e2aa0 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e1e2be0_0 .net/s "X", 31 0, L_0x55bf4e209680;  alias, 1 drivers
v0x55bf4e1e2cd0_0 .net/s "Y", 31 0, L_0x55bf4e209d80;  alias, 1 drivers
v0x55bf4e1e2d90_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e20a3c0;  1 drivers
v0x55bf4e1e2e80_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e20a4d0;  1 drivers
v0x55bf4e1e2f60_0 .net "a_s", 0 0, L_0x55bf4e209ad0;  alias, 1 drivers
v0x55bf4e1e3070_0 .net/s "result", 31 0, L_0x55bf4e20a600;  alias, 1 drivers
L_0x55bf4e20a3c0 .arith/sub 32, L_0x55bf4e209680, L_0x55bf4e209d80;
L_0x55bf4e20a4d0 .arith/sum 32, L_0x55bf4e209680, L_0x55bf4e209d80;
L_0x55bf4e20a600 .functor MUXZ 32, L_0x55bf4e20a4d0, L_0x55bf4e20a3c0, L_0x55bf4e209ad0, C4<>;
S_0x55bf4e1e31d0 .scope module, "add_sub_Z" "add_sub" 3 211, 5 7 0, S_0x55bf4e1e1c80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e1e33b0 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e1e3520_0 .net/s "X", 31 0, L_0x55bf4e209940;  alias, 1 drivers
v0x55bf4e1e3610_0 .net/s "Y", 31 0, L_0x7f1085db7528;  alias, 1 drivers
v0x55bf4e1e36d0_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e20a730;  1 drivers
v0x55bf4e1e37c0_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e20a820;  1 drivers
v0x55bf4e1e38a0_0 .net "a_s", 0 0, L_0x55bf4e20a460;  1 drivers
v0x55bf4e1e39b0_0 .net/s "result", 31 0, L_0x55bf4e20a8c0;  alias, 1 drivers
L_0x55bf4e20a730 .arith/sub 32, L_0x55bf4e209940, L_0x7f1085db7528;
L_0x55bf4e20a820 .arith/sum 32, L_0x55bf4e209940, L_0x7f1085db7528;
L_0x55bf4e20a8c0 .functor MUXZ 32, L_0x55bf4e20a820, L_0x55bf4e20a730, L_0x55bf4e20a460, C4<>;
S_0x55bf4e1e3f60 .scope generate, "genblk1[19]" "genblk1[19]" 3 200, 3 200 0, S_0x55bf4e1b2bb0;
 .timescale 0 0;
P_0x55bf4e1e4140 .param/l "i" 0 3 200, +C4<010011>;
L_0x55bf4e20b060 .functor NOT 1, L_0x55bf4e20aa50, C4<0>, C4<0>, C4<0>;
L_0x55bf4e20b3e0 .functor NOT 1, L_0x55bf4e20aa50, C4<0>, C4<0>, C4<0>;
v0x55bf4e1e5b70_0 .net "X_sft", 31 0, L_0x55bf4e20ad00;  1 drivers
v0x55bf4e1e5c80_0 .net "Y_sft", 31 0, L_0x55bf4e20aed0;  1 drivers
v0x55bf4e1e5d50_0 .net *"_ivl_11", 12 0, L_0x55bf4e20ada0;  1 drivers
v0x55bf4e1e5e20_0 .net *"_ivl_6", 12 0, L_0x55bf4e20abd0;  1 drivers
v0x55bf4e1e5f00_0 .net "sign", 0 0, L_0x55bf4e20aa50;  1 drivers
L_0x55bf4e20aa50 .part L_0x55bf4e20a8c0, 31, 1;
L_0x55bf4e20abd0 .part L_0x55bf4e20a280, 19, 13;
L_0x55bf4e20ad00 .extend/s 32, L_0x55bf4e20abd0;
L_0x55bf4e20ada0 .part L_0x55bf4e20a600, 19, 13;
L_0x55bf4e20aed0 .extend/s 32, L_0x55bf4e20ada0;
S_0x55bf4e1e4220 .scope module, "add_sub_X" "add_sub" 3 209, 5 7 0, S_0x55bf4e1e3f60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e1e4400 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e1e4570_0 .net/s "X", 31 0, L_0x55bf4e20a280;  alias, 1 drivers
v0x55bf4e1e4680_0 .net/s "Y", 31 0, L_0x55bf4e20aed0;  alias, 1 drivers
v0x55bf4e1e4740_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e20afc0;  1 drivers
v0x55bf4e1e4830_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e20b0d0;  1 drivers
v0x55bf4e1e4910_0 .net "a_s", 0 0, L_0x55bf4e20b060;  1 drivers
v0x55bf4e1e4a20_0 .net/s "result", 31 0, L_0x55bf4e20b200;  alias, 1 drivers
L_0x55bf4e20afc0 .arith/sub 32, L_0x55bf4e20a280, L_0x55bf4e20aed0;
L_0x55bf4e20b0d0 .arith/sum 32, L_0x55bf4e20a280, L_0x55bf4e20aed0;
L_0x55bf4e20b200 .functor MUXZ 32, L_0x55bf4e20b0d0, L_0x55bf4e20afc0, L_0x55bf4e20b060, C4<>;
S_0x55bf4e1e4b80 .scope module, "add_sub_Y" "add_sub" 3 210, 5 7 0, S_0x55bf4e1e3f60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e1e4d80 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e1e4ec0_0 .net/s "X", 31 0, L_0x55bf4e20a600;  alias, 1 drivers
v0x55bf4e1e4fb0_0 .net/s "Y", 31 0, L_0x55bf4e20ad00;  alias, 1 drivers
v0x55bf4e1e5050_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e20b340;  1 drivers
v0x55bf4e1e50f0_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e20b450;  1 drivers
v0x55bf4e1e5190_0 .net "a_s", 0 0, L_0x55bf4e20aa50;  alias, 1 drivers
v0x55bf4e1e5280_0 .net/s "result", 31 0, L_0x55bf4e20b580;  alias, 1 drivers
L_0x55bf4e20b340 .arith/sub 32, L_0x55bf4e20a600, L_0x55bf4e20ad00;
L_0x55bf4e20b450 .arith/sum 32, L_0x55bf4e20a600, L_0x55bf4e20ad00;
L_0x55bf4e20b580 .functor MUXZ 32, L_0x55bf4e20b450, L_0x55bf4e20b340, L_0x55bf4e20aa50, C4<>;
S_0x55bf4e1e5320 .scope module, "add_sub_Z" "add_sub" 3 211, 5 7 0, S_0x55bf4e1e3f60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e1e5500 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e1e5610_0 .net/s "X", 31 0, L_0x55bf4e20a8c0;  alias, 1 drivers
v0x55bf4e1e56b0_0 .net/s "Y", 31 0, L_0x7f1085db7570;  alias, 1 drivers
v0x55bf4e1e5750_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e20b6b0;  1 drivers
v0x55bf4e1e5820_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e20b7a0;  1 drivers
v0x55bf4e1e5900_0 .net "a_s", 0 0, L_0x55bf4e20b3e0;  1 drivers
v0x55bf4e1e5a10_0 .net/s "result", 31 0, L_0x55bf4e20b840;  alias, 1 drivers
L_0x55bf4e20b6b0 .arith/sub 32, L_0x55bf4e20a8c0, L_0x7f1085db7570;
L_0x55bf4e20b7a0 .arith/sum 32, L_0x55bf4e20a8c0, L_0x7f1085db7570;
L_0x55bf4e20b840 .functor MUXZ 32, L_0x55bf4e20b7a0, L_0x55bf4e20b6b0, L_0x55bf4e20b3e0, C4<>;
S_0x55bf4e1e5ff0 .scope generate, "genblk1[20]" "genblk1[20]" 3 200, 3 200 0, S_0x55bf4e1b2bb0;
 .timescale 0 0;
P_0x55bf4e1e61d0 .param/l "i" 0 3 200, +C4<010100>;
L_0x55bf4e20bfe0 .functor NOT 1, L_0x55bf4e20b9d0, C4<0>, C4<0>, C4<0>;
L_0x55bf4e20c360 .functor NOT 1, L_0x55bf4e20b9d0, C4<0>, C4<0>, C4<0>;
v0x55bf4e1e7e80_0 .net "X_sft", 31 0, L_0x55bf4e20bc80;  1 drivers
v0x55bf4e1e7f60_0 .net "Y_sft", 31 0, L_0x55bf4e20be50;  1 drivers
v0x55bf4e1e8030_0 .net *"_ivl_11", 11 0, L_0x55bf4e20bd20;  1 drivers
v0x55bf4e1e8100_0 .net *"_ivl_6", 11 0, L_0x55bf4e20bb50;  1 drivers
v0x55bf4e1e81e0_0 .net "sign", 0 0, L_0x55bf4e20b9d0;  1 drivers
L_0x55bf4e20b9d0 .part L_0x55bf4e20b840, 31, 1;
L_0x55bf4e20bb50 .part L_0x55bf4e20b200, 20, 12;
L_0x55bf4e20bc80 .extend/s 32, L_0x55bf4e20bb50;
L_0x55bf4e20bd20 .part L_0x55bf4e20b580, 20, 12;
L_0x55bf4e20be50 .extend/s 32, L_0x55bf4e20bd20;
S_0x55bf4e1e62b0 .scope module, "add_sub_X" "add_sub" 3 209, 5 7 0, S_0x55bf4e1e5ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e1e6490 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e1e6600_0 .net/s "X", 31 0, L_0x55bf4e20b200;  alias, 1 drivers
v0x55bf4e1e6710_0 .net/s "Y", 31 0, L_0x55bf4e20be50;  alias, 1 drivers
v0x55bf4e1e67d0_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e20bf40;  1 drivers
v0x55bf4e1e68c0_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e20c050;  1 drivers
v0x55bf4e1e69a0_0 .net "a_s", 0 0, L_0x55bf4e20bfe0;  1 drivers
v0x55bf4e1e6ab0_0 .net/s "result", 31 0, L_0x55bf4e20c180;  alias, 1 drivers
L_0x55bf4e20bf40 .arith/sub 32, L_0x55bf4e20b200, L_0x55bf4e20be50;
L_0x55bf4e20c050 .arith/sum 32, L_0x55bf4e20b200, L_0x55bf4e20be50;
L_0x55bf4e20c180 .functor MUXZ 32, L_0x55bf4e20c050, L_0x55bf4e20bf40, L_0x55bf4e20bfe0, C4<>;
S_0x55bf4e1e6c10 .scope module, "add_sub_Y" "add_sub" 3 210, 5 7 0, S_0x55bf4e1e5ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e1e6e10 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e1e6f50_0 .net/s "X", 31 0, L_0x55bf4e20b580;  alias, 1 drivers
v0x55bf4e1e7040_0 .net/s "Y", 31 0, L_0x55bf4e20bc80;  alias, 1 drivers
v0x55bf4e1e7100_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e20c2c0;  1 drivers
v0x55bf4e1e71f0_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e20c3d0;  1 drivers
v0x55bf4e1e72d0_0 .net "a_s", 0 0, L_0x55bf4e20b9d0;  alias, 1 drivers
v0x55bf4e1e73e0_0 .net/s "result", 31 0, L_0x55bf4e20c500;  alias, 1 drivers
L_0x55bf4e20c2c0 .arith/sub 32, L_0x55bf4e20b580, L_0x55bf4e20bc80;
L_0x55bf4e20c3d0 .arith/sum 32, L_0x55bf4e20b580, L_0x55bf4e20bc80;
L_0x55bf4e20c500 .functor MUXZ 32, L_0x55bf4e20c3d0, L_0x55bf4e20c2c0, L_0x55bf4e20b9d0, C4<>;
S_0x55bf4e1e7540 .scope module, "add_sub_Z" "add_sub" 3 211, 5 7 0, S_0x55bf4e1e5ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e1e7720 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e1e7890_0 .net/s "X", 31 0, L_0x55bf4e20b840;  alias, 1 drivers
v0x55bf4e1e7980_0 .net/s "Y", 31 0, L_0x7f1085db75b8;  alias, 1 drivers
v0x55bf4e1e7a40_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e20c630;  1 drivers
v0x55bf4e1e7b30_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e20c720;  1 drivers
v0x55bf4e1e7c10_0 .net "a_s", 0 0, L_0x55bf4e20c360;  1 drivers
v0x55bf4e1e7d20_0 .net/s "result", 31 0, L_0x55bf4e20c7c0;  alias, 1 drivers
L_0x55bf4e20c630 .arith/sub 32, L_0x55bf4e20b840, L_0x7f1085db75b8;
L_0x55bf4e20c720 .arith/sum 32, L_0x55bf4e20b840, L_0x7f1085db75b8;
L_0x55bf4e20c7c0 .functor MUXZ 32, L_0x55bf4e20c720, L_0x55bf4e20c630, L_0x55bf4e20c360, C4<>;
S_0x55bf4e1e82d0 .scope generate, "genblk1[21]" "genblk1[21]" 3 200, 3 200 0, S_0x55bf4e1b2bb0;
 .timescale 0 0;
P_0x55bf4e1e84b0 .param/l "i" 0 3 200, +C4<010101>;
L_0x55bf4e20cf60 .functor NOT 1, L_0x55bf4e20c950, C4<0>, C4<0>, C4<0>;
L_0x55bf4e20d2e0 .functor NOT 1, L_0x55bf4e20c950, C4<0>, C4<0>, C4<0>;
v0x55bf4e1ea160_0 .net "X_sft", 31 0, L_0x55bf4e20cc00;  1 drivers
v0x55bf4e1ea240_0 .net "Y_sft", 31 0, L_0x55bf4e20cdd0;  1 drivers
v0x55bf4e1ea310_0 .net *"_ivl_11", 10 0, L_0x55bf4e20cca0;  1 drivers
v0x55bf4e1ea3e0_0 .net *"_ivl_6", 10 0, L_0x55bf4e20cad0;  1 drivers
v0x55bf4e1ea4c0_0 .net "sign", 0 0, L_0x55bf4e20c950;  1 drivers
L_0x55bf4e20c950 .part L_0x55bf4e20c7c0, 31, 1;
L_0x55bf4e20cad0 .part L_0x55bf4e20c180, 21, 11;
L_0x55bf4e20cc00 .extend/s 32, L_0x55bf4e20cad0;
L_0x55bf4e20cca0 .part L_0x55bf4e20c500, 21, 11;
L_0x55bf4e20cdd0 .extend/s 32, L_0x55bf4e20cca0;
S_0x55bf4e1e8590 .scope module, "add_sub_X" "add_sub" 3 209, 5 7 0, S_0x55bf4e1e82d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e1e8770 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e1e88e0_0 .net/s "X", 31 0, L_0x55bf4e20c180;  alias, 1 drivers
v0x55bf4e1e89f0_0 .net/s "Y", 31 0, L_0x55bf4e20cdd0;  alias, 1 drivers
v0x55bf4e1e8ab0_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e20cec0;  1 drivers
v0x55bf4e1e8ba0_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e20cfd0;  1 drivers
v0x55bf4e1e8c80_0 .net "a_s", 0 0, L_0x55bf4e20cf60;  1 drivers
v0x55bf4e1e8d90_0 .net/s "result", 31 0, L_0x55bf4e20d100;  alias, 1 drivers
L_0x55bf4e20cec0 .arith/sub 32, L_0x55bf4e20c180, L_0x55bf4e20cdd0;
L_0x55bf4e20cfd0 .arith/sum 32, L_0x55bf4e20c180, L_0x55bf4e20cdd0;
L_0x55bf4e20d100 .functor MUXZ 32, L_0x55bf4e20cfd0, L_0x55bf4e20cec0, L_0x55bf4e20cf60, C4<>;
S_0x55bf4e1e8ef0 .scope module, "add_sub_Y" "add_sub" 3 210, 5 7 0, S_0x55bf4e1e82d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e1e90f0 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e1e9230_0 .net/s "X", 31 0, L_0x55bf4e20c500;  alias, 1 drivers
v0x55bf4e1e9320_0 .net/s "Y", 31 0, L_0x55bf4e20cc00;  alias, 1 drivers
v0x55bf4e1e93e0_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e20d240;  1 drivers
v0x55bf4e1e94d0_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e20d350;  1 drivers
v0x55bf4e1e95b0_0 .net "a_s", 0 0, L_0x55bf4e20c950;  alias, 1 drivers
v0x55bf4e1e96c0_0 .net/s "result", 31 0, L_0x55bf4e20d480;  alias, 1 drivers
L_0x55bf4e20d240 .arith/sub 32, L_0x55bf4e20c500, L_0x55bf4e20cc00;
L_0x55bf4e20d350 .arith/sum 32, L_0x55bf4e20c500, L_0x55bf4e20cc00;
L_0x55bf4e20d480 .functor MUXZ 32, L_0x55bf4e20d350, L_0x55bf4e20d240, L_0x55bf4e20c950, C4<>;
S_0x55bf4e1e9820 .scope module, "add_sub_Z" "add_sub" 3 211, 5 7 0, S_0x55bf4e1e82d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e1e9a00 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e1e9b70_0 .net/s "X", 31 0, L_0x55bf4e20c7c0;  alias, 1 drivers
v0x55bf4e1e9c60_0 .net/s "Y", 31 0, L_0x7f1085db7600;  alias, 1 drivers
v0x55bf4e1e9d20_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e20d5b0;  1 drivers
v0x55bf4e1e9e10_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e20d6a0;  1 drivers
v0x55bf4e1e9ef0_0 .net "a_s", 0 0, L_0x55bf4e20d2e0;  1 drivers
v0x55bf4e1ea000_0 .net/s "result", 31 0, L_0x55bf4e20d740;  alias, 1 drivers
L_0x55bf4e20d5b0 .arith/sub 32, L_0x55bf4e20c7c0, L_0x7f1085db7600;
L_0x55bf4e20d6a0 .arith/sum 32, L_0x55bf4e20c7c0, L_0x7f1085db7600;
L_0x55bf4e20d740 .functor MUXZ 32, L_0x55bf4e20d6a0, L_0x55bf4e20d5b0, L_0x55bf4e20d2e0, C4<>;
S_0x55bf4e1ea5b0 .scope generate, "genblk1[22]" "genblk1[22]" 3 200, 3 200 0, S_0x55bf4e1b2bb0;
 .timescale 0 0;
P_0x55bf4e1ea790 .param/l "i" 0 3 200, +C4<010110>;
L_0x55bf4e20dee0 .functor NOT 1, L_0x55bf4e20d8d0, C4<0>, C4<0>, C4<0>;
L_0x55bf4e20e260 .functor NOT 1, L_0x55bf4e20d8d0, C4<0>, C4<0>, C4<0>;
v0x55bf4e1ec440_0 .net "X_sft", 31 0, L_0x55bf4e20db80;  1 drivers
v0x55bf4e1ec520_0 .net "Y_sft", 31 0, L_0x55bf4e20dd50;  1 drivers
v0x55bf4e1ec5f0_0 .net *"_ivl_11", 9 0, L_0x55bf4e20dc20;  1 drivers
v0x55bf4e1ec6c0_0 .net *"_ivl_6", 9 0, L_0x55bf4e20da50;  1 drivers
v0x55bf4e1ec7a0_0 .net "sign", 0 0, L_0x55bf4e20d8d0;  1 drivers
L_0x55bf4e20d8d0 .part L_0x55bf4e20d740, 31, 1;
L_0x55bf4e20da50 .part L_0x55bf4e20d100, 22, 10;
L_0x55bf4e20db80 .extend/s 32, L_0x55bf4e20da50;
L_0x55bf4e20dc20 .part L_0x55bf4e20d480, 22, 10;
L_0x55bf4e20dd50 .extend/s 32, L_0x55bf4e20dc20;
S_0x55bf4e1ea870 .scope module, "add_sub_X" "add_sub" 3 209, 5 7 0, S_0x55bf4e1ea5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e1eaa50 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e1eabc0_0 .net/s "X", 31 0, L_0x55bf4e20d100;  alias, 1 drivers
v0x55bf4e1eacd0_0 .net/s "Y", 31 0, L_0x55bf4e20dd50;  alias, 1 drivers
v0x55bf4e1ead90_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e20de40;  1 drivers
v0x55bf4e1eae80_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e20df50;  1 drivers
v0x55bf4e1eaf60_0 .net "a_s", 0 0, L_0x55bf4e20dee0;  1 drivers
v0x55bf4e1eb070_0 .net/s "result", 31 0, L_0x55bf4e20e080;  alias, 1 drivers
L_0x55bf4e20de40 .arith/sub 32, L_0x55bf4e20d100, L_0x55bf4e20dd50;
L_0x55bf4e20df50 .arith/sum 32, L_0x55bf4e20d100, L_0x55bf4e20dd50;
L_0x55bf4e20e080 .functor MUXZ 32, L_0x55bf4e20df50, L_0x55bf4e20de40, L_0x55bf4e20dee0, C4<>;
S_0x55bf4e1eb1d0 .scope module, "add_sub_Y" "add_sub" 3 210, 5 7 0, S_0x55bf4e1ea5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e1eb3d0 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e1eb510_0 .net/s "X", 31 0, L_0x55bf4e20d480;  alias, 1 drivers
v0x55bf4e1eb600_0 .net/s "Y", 31 0, L_0x55bf4e20db80;  alias, 1 drivers
v0x55bf4e1eb6c0_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e20e1c0;  1 drivers
v0x55bf4e1eb7b0_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e20e2d0;  1 drivers
v0x55bf4e1eb890_0 .net "a_s", 0 0, L_0x55bf4e20d8d0;  alias, 1 drivers
v0x55bf4e1eb9a0_0 .net/s "result", 31 0, L_0x55bf4e20e400;  alias, 1 drivers
L_0x55bf4e20e1c0 .arith/sub 32, L_0x55bf4e20d480, L_0x55bf4e20db80;
L_0x55bf4e20e2d0 .arith/sum 32, L_0x55bf4e20d480, L_0x55bf4e20db80;
L_0x55bf4e20e400 .functor MUXZ 32, L_0x55bf4e20e2d0, L_0x55bf4e20e1c0, L_0x55bf4e20d8d0, C4<>;
S_0x55bf4e1ebb00 .scope module, "add_sub_Z" "add_sub" 3 211, 5 7 0, S_0x55bf4e1ea5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e1ebce0 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e1ebe50_0 .net/s "X", 31 0, L_0x55bf4e20d740;  alias, 1 drivers
v0x55bf4e1ebf40_0 .net/s "Y", 31 0, L_0x7f1085db7648;  alias, 1 drivers
v0x55bf4e1ec000_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e20e530;  1 drivers
v0x55bf4e1ec0f0_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e20e620;  1 drivers
v0x55bf4e1ec1d0_0 .net "a_s", 0 0, L_0x55bf4e20e260;  1 drivers
v0x55bf4e1ec2e0_0 .net/s "result", 31 0, L_0x55bf4e20e6c0;  alias, 1 drivers
L_0x55bf4e20e530 .arith/sub 32, L_0x55bf4e20d740, L_0x7f1085db7648;
L_0x55bf4e20e620 .arith/sum 32, L_0x55bf4e20d740, L_0x7f1085db7648;
L_0x55bf4e20e6c0 .functor MUXZ 32, L_0x55bf4e20e620, L_0x55bf4e20e530, L_0x55bf4e20e260, C4<>;
S_0x55bf4e1ec890 .scope generate, "genblk1[23]" "genblk1[23]" 3 200, 3 200 0, S_0x55bf4e1b2bb0;
 .timescale 0 0;
P_0x55bf4e1eca70 .param/l "i" 0 3 200, +C4<010111>;
L_0x55bf4e20ee60 .functor NOT 1, L_0x55bf4e20e850, C4<0>, C4<0>, C4<0>;
L_0x55bf4e20f1e0 .functor NOT 1, L_0x55bf4e20e850, C4<0>, C4<0>, C4<0>;
v0x55bf4e1ee720_0 .net "X_sft", 31 0, L_0x55bf4e20eb00;  1 drivers
v0x55bf4e1ee800_0 .net "Y_sft", 31 0, L_0x55bf4e20ecd0;  1 drivers
v0x55bf4e1ee8d0_0 .net *"_ivl_11", 8 0, L_0x55bf4e20eba0;  1 drivers
v0x55bf4e1ee9a0_0 .net *"_ivl_6", 8 0, L_0x55bf4e20e9d0;  1 drivers
v0x55bf4e1eea80_0 .net "sign", 0 0, L_0x55bf4e20e850;  1 drivers
L_0x55bf4e20e850 .part L_0x55bf4e20e6c0, 31, 1;
L_0x55bf4e20e9d0 .part L_0x55bf4e20e080, 23, 9;
L_0x55bf4e20eb00 .extend/s 32, L_0x55bf4e20e9d0;
L_0x55bf4e20eba0 .part L_0x55bf4e20e400, 23, 9;
L_0x55bf4e20ecd0 .extend/s 32, L_0x55bf4e20eba0;
S_0x55bf4e1ecb50 .scope module, "add_sub_X" "add_sub" 3 209, 5 7 0, S_0x55bf4e1ec890;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e1ecd30 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e1ecea0_0 .net/s "X", 31 0, L_0x55bf4e20e080;  alias, 1 drivers
v0x55bf4e1ecfb0_0 .net/s "Y", 31 0, L_0x55bf4e20ecd0;  alias, 1 drivers
v0x55bf4e1ed070_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e20edc0;  1 drivers
v0x55bf4e1ed160_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e20eed0;  1 drivers
v0x55bf4e1ed240_0 .net "a_s", 0 0, L_0x55bf4e20ee60;  1 drivers
v0x55bf4e1ed350_0 .net/s "result", 31 0, L_0x55bf4e20f000;  alias, 1 drivers
L_0x55bf4e20edc0 .arith/sub 32, L_0x55bf4e20e080, L_0x55bf4e20ecd0;
L_0x55bf4e20eed0 .arith/sum 32, L_0x55bf4e20e080, L_0x55bf4e20ecd0;
L_0x55bf4e20f000 .functor MUXZ 32, L_0x55bf4e20eed0, L_0x55bf4e20edc0, L_0x55bf4e20ee60, C4<>;
S_0x55bf4e1ed4b0 .scope module, "add_sub_Y" "add_sub" 3 210, 5 7 0, S_0x55bf4e1ec890;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e1ed6b0 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e1ed7f0_0 .net/s "X", 31 0, L_0x55bf4e20e400;  alias, 1 drivers
v0x55bf4e1ed8e0_0 .net/s "Y", 31 0, L_0x55bf4e20eb00;  alias, 1 drivers
v0x55bf4e1ed9a0_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e20f140;  1 drivers
v0x55bf4e1eda90_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e20f250;  1 drivers
v0x55bf4e1edb70_0 .net "a_s", 0 0, L_0x55bf4e20e850;  alias, 1 drivers
v0x55bf4e1edc80_0 .net/s "result", 31 0, L_0x55bf4e20f380;  alias, 1 drivers
L_0x55bf4e20f140 .arith/sub 32, L_0x55bf4e20e400, L_0x55bf4e20eb00;
L_0x55bf4e20f250 .arith/sum 32, L_0x55bf4e20e400, L_0x55bf4e20eb00;
L_0x55bf4e20f380 .functor MUXZ 32, L_0x55bf4e20f250, L_0x55bf4e20f140, L_0x55bf4e20e850, C4<>;
S_0x55bf4e1edde0 .scope module, "add_sub_Z" "add_sub" 3 211, 5 7 0, S_0x55bf4e1ec890;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e1edfc0 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e1ee130_0 .net/s "X", 31 0, L_0x55bf4e20e6c0;  alias, 1 drivers
v0x55bf4e1ee220_0 .net/s "Y", 31 0, L_0x7f1085db7690;  alias, 1 drivers
v0x55bf4e1ee2e0_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e20f4b0;  1 drivers
v0x55bf4e1ee3d0_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e20f5a0;  1 drivers
v0x55bf4e1ee4b0_0 .net "a_s", 0 0, L_0x55bf4e20f1e0;  1 drivers
v0x55bf4e1ee5c0_0 .net/s "result", 31 0, L_0x55bf4e20f640;  alias, 1 drivers
L_0x55bf4e20f4b0 .arith/sub 32, L_0x55bf4e20e6c0, L_0x7f1085db7690;
L_0x55bf4e20f5a0 .arith/sum 32, L_0x55bf4e20e6c0, L_0x7f1085db7690;
L_0x55bf4e20f640 .functor MUXZ 32, L_0x55bf4e20f5a0, L_0x55bf4e20f4b0, L_0x55bf4e20f1e0, C4<>;
S_0x55bf4e1eeb70 .scope generate, "genblk1[24]" "genblk1[24]" 3 200, 3 200 0, S_0x55bf4e1b2bb0;
 .timescale 0 0;
P_0x55bf4e1eed50 .param/l "i" 0 3 200, +C4<011000>;
L_0x55bf4e20fde0 .functor NOT 1, L_0x55bf4e20f7d0, C4<0>, C4<0>, C4<0>;
L_0x55bf4e210160 .functor NOT 1, L_0x55bf4e20f7d0, C4<0>, C4<0>, C4<0>;
v0x55bf4e1f0a00_0 .net "X_sft", 31 0, L_0x55bf4e20fa80;  1 drivers
v0x55bf4e1f0ae0_0 .net "Y_sft", 31 0, L_0x55bf4e20fc50;  1 drivers
v0x55bf4e1f0bb0_0 .net *"_ivl_11", 7 0, L_0x55bf4e20fb20;  1 drivers
v0x55bf4e1f0c80_0 .net *"_ivl_6", 7 0, L_0x55bf4e20f950;  1 drivers
v0x55bf4e1f0d60_0 .net "sign", 0 0, L_0x55bf4e20f7d0;  1 drivers
L_0x55bf4e20f7d0 .part L_0x55bf4e20f640, 31, 1;
L_0x55bf4e20f950 .part L_0x55bf4e20f000, 24, 8;
L_0x55bf4e20fa80 .extend/s 32, L_0x55bf4e20f950;
L_0x55bf4e20fb20 .part L_0x55bf4e20f380, 24, 8;
L_0x55bf4e20fc50 .extend/s 32, L_0x55bf4e20fb20;
S_0x55bf4e1eee30 .scope module, "add_sub_X" "add_sub" 3 209, 5 7 0, S_0x55bf4e1eeb70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e1ef010 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e1ef180_0 .net/s "X", 31 0, L_0x55bf4e20f000;  alias, 1 drivers
v0x55bf4e1ef290_0 .net/s "Y", 31 0, L_0x55bf4e20fc50;  alias, 1 drivers
v0x55bf4e1ef350_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e20fd40;  1 drivers
v0x55bf4e1ef440_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e20fe50;  1 drivers
v0x55bf4e1ef520_0 .net "a_s", 0 0, L_0x55bf4e20fde0;  1 drivers
v0x55bf4e1ef630_0 .net/s "result", 31 0, L_0x55bf4e20ff80;  alias, 1 drivers
L_0x55bf4e20fd40 .arith/sub 32, L_0x55bf4e20f000, L_0x55bf4e20fc50;
L_0x55bf4e20fe50 .arith/sum 32, L_0x55bf4e20f000, L_0x55bf4e20fc50;
L_0x55bf4e20ff80 .functor MUXZ 32, L_0x55bf4e20fe50, L_0x55bf4e20fd40, L_0x55bf4e20fde0, C4<>;
S_0x55bf4e1ef790 .scope module, "add_sub_Y" "add_sub" 3 210, 5 7 0, S_0x55bf4e1eeb70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e1ef990 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e1efad0_0 .net/s "X", 31 0, L_0x55bf4e20f380;  alias, 1 drivers
v0x55bf4e1efbc0_0 .net/s "Y", 31 0, L_0x55bf4e20fa80;  alias, 1 drivers
v0x55bf4e1efc80_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e2100c0;  1 drivers
v0x55bf4e1efd70_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e2101d0;  1 drivers
v0x55bf4e1efe50_0 .net "a_s", 0 0, L_0x55bf4e20f7d0;  alias, 1 drivers
v0x55bf4e1eff60_0 .net/s "result", 31 0, L_0x55bf4e210300;  alias, 1 drivers
L_0x55bf4e2100c0 .arith/sub 32, L_0x55bf4e20f380, L_0x55bf4e20fa80;
L_0x55bf4e2101d0 .arith/sum 32, L_0x55bf4e20f380, L_0x55bf4e20fa80;
L_0x55bf4e210300 .functor MUXZ 32, L_0x55bf4e2101d0, L_0x55bf4e2100c0, L_0x55bf4e20f7d0, C4<>;
S_0x55bf4e1f00c0 .scope module, "add_sub_Z" "add_sub" 3 211, 5 7 0, S_0x55bf4e1eeb70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e1f02a0 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e1f0410_0 .net/s "X", 31 0, L_0x55bf4e20f640;  alias, 1 drivers
v0x55bf4e1f0500_0 .net/s "Y", 31 0, L_0x7f1085db76d8;  alias, 1 drivers
v0x55bf4e1f05c0_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e210430;  1 drivers
v0x55bf4e1f06b0_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e210520;  1 drivers
v0x55bf4e1f0790_0 .net "a_s", 0 0, L_0x55bf4e210160;  1 drivers
v0x55bf4e1f08a0_0 .net/s "result", 31 0, L_0x55bf4e2105c0;  alias, 1 drivers
L_0x55bf4e210430 .arith/sub 32, L_0x55bf4e20f640, L_0x7f1085db76d8;
L_0x55bf4e210520 .arith/sum 32, L_0x55bf4e20f640, L_0x7f1085db76d8;
L_0x55bf4e2105c0 .functor MUXZ 32, L_0x55bf4e210520, L_0x55bf4e210430, L_0x55bf4e210160, C4<>;
S_0x55bf4e1f0e50 .scope generate, "genblk1[25]" "genblk1[25]" 3 200, 3 200 0, S_0x55bf4e1b2bb0;
 .timescale 0 0;
P_0x55bf4e1f1030 .param/l "i" 0 3 200, +C4<011001>;
L_0x55bf4e210d60 .functor NOT 1, L_0x55bf4e210750, C4<0>, C4<0>, C4<0>;
L_0x55bf4e2110e0 .functor NOT 1, L_0x55bf4e210750, C4<0>, C4<0>, C4<0>;
v0x55bf4e1f2ce0_0 .net "X_sft", 31 0, L_0x55bf4e210a00;  1 drivers
v0x55bf4e1f2dc0_0 .net "Y_sft", 31 0, L_0x55bf4e210bd0;  1 drivers
v0x55bf4e1f2e90_0 .net *"_ivl_11", 6 0, L_0x55bf4e210aa0;  1 drivers
v0x55bf4e1f2f60_0 .net *"_ivl_6", 6 0, L_0x55bf4e2108d0;  1 drivers
v0x55bf4e1f3040_0 .net "sign", 0 0, L_0x55bf4e210750;  1 drivers
L_0x55bf4e210750 .part L_0x55bf4e2105c0, 31, 1;
L_0x55bf4e2108d0 .part L_0x55bf4e20ff80, 25, 7;
L_0x55bf4e210a00 .extend/s 32, L_0x55bf4e2108d0;
L_0x55bf4e210aa0 .part L_0x55bf4e210300, 25, 7;
L_0x55bf4e210bd0 .extend/s 32, L_0x55bf4e210aa0;
S_0x55bf4e1f1110 .scope module, "add_sub_X" "add_sub" 3 209, 5 7 0, S_0x55bf4e1f0e50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e1f12f0 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e1f1460_0 .net/s "X", 31 0, L_0x55bf4e20ff80;  alias, 1 drivers
v0x55bf4e1f1570_0 .net/s "Y", 31 0, L_0x55bf4e210bd0;  alias, 1 drivers
v0x55bf4e1f1630_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e210cc0;  1 drivers
v0x55bf4e1f1720_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e210dd0;  1 drivers
v0x55bf4e1f1800_0 .net "a_s", 0 0, L_0x55bf4e210d60;  1 drivers
v0x55bf4e1f1910_0 .net/s "result", 31 0, L_0x55bf4e210f00;  alias, 1 drivers
L_0x55bf4e210cc0 .arith/sub 32, L_0x55bf4e20ff80, L_0x55bf4e210bd0;
L_0x55bf4e210dd0 .arith/sum 32, L_0x55bf4e20ff80, L_0x55bf4e210bd0;
L_0x55bf4e210f00 .functor MUXZ 32, L_0x55bf4e210dd0, L_0x55bf4e210cc0, L_0x55bf4e210d60, C4<>;
S_0x55bf4e1f1a70 .scope module, "add_sub_Y" "add_sub" 3 210, 5 7 0, S_0x55bf4e1f0e50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e1f1c70 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e1f1db0_0 .net/s "X", 31 0, L_0x55bf4e210300;  alias, 1 drivers
v0x55bf4e1f1ea0_0 .net/s "Y", 31 0, L_0x55bf4e210a00;  alias, 1 drivers
v0x55bf4e1f1f60_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e211040;  1 drivers
v0x55bf4e1f2050_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e211150;  1 drivers
v0x55bf4e1f2130_0 .net "a_s", 0 0, L_0x55bf4e210750;  alias, 1 drivers
v0x55bf4e1f2240_0 .net/s "result", 31 0, L_0x55bf4e211280;  alias, 1 drivers
L_0x55bf4e211040 .arith/sub 32, L_0x55bf4e210300, L_0x55bf4e210a00;
L_0x55bf4e211150 .arith/sum 32, L_0x55bf4e210300, L_0x55bf4e210a00;
L_0x55bf4e211280 .functor MUXZ 32, L_0x55bf4e211150, L_0x55bf4e211040, L_0x55bf4e210750, C4<>;
S_0x55bf4e1f23a0 .scope module, "add_sub_Z" "add_sub" 3 211, 5 7 0, S_0x55bf4e1f0e50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e1f2580 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e1f26f0_0 .net/s "X", 31 0, L_0x55bf4e2105c0;  alias, 1 drivers
v0x55bf4e1f27e0_0 .net/s "Y", 31 0, L_0x7f1085db7720;  alias, 1 drivers
v0x55bf4e1f28a0_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e2113b0;  1 drivers
v0x55bf4e1f2990_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e2114a0;  1 drivers
v0x55bf4e1f2a70_0 .net "a_s", 0 0, L_0x55bf4e2110e0;  1 drivers
v0x55bf4e1f2b80_0 .net/s "result", 31 0, L_0x55bf4e211540;  alias, 1 drivers
L_0x55bf4e2113b0 .arith/sub 32, L_0x55bf4e2105c0, L_0x7f1085db7720;
L_0x55bf4e2114a0 .arith/sum 32, L_0x55bf4e2105c0, L_0x7f1085db7720;
L_0x55bf4e211540 .functor MUXZ 32, L_0x55bf4e2114a0, L_0x55bf4e2113b0, L_0x55bf4e2110e0, C4<>;
S_0x55bf4e1f3130 .scope generate, "genblk1[26]" "genblk1[26]" 3 200, 3 200 0, S_0x55bf4e1b2bb0;
 .timescale 0 0;
P_0x55bf4e1f3310 .param/l "i" 0 3 200, +C4<011010>;
L_0x55bf4e211ce0 .functor NOT 1, L_0x55bf4e2116d0, C4<0>, C4<0>, C4<0>;
L_0x55bf4e212060 .functor NOT 1, L_0x55bf4e2116d0, C4<0>, C4<0>, C4<0>;
v0x55bf4e1f4fa0_0 .net "X_sft", 31 0, L_0x55bf4e211980;  1 drivers
v0x55bf4e1f5080_0 .net "Y_sft", 31 0, L_0x55bf4e211b50;  1 drivers
v0x55bf4e1f5150_0 .net *"_ivl_11", 5 0, L_0x55bf4e211a20;  1 drivers
v0x55bf4e1f5220_0 .net *"_ivl_6", 5 0, L_0x55bf4e211850;  1 drivers
v0x55bf4e1f5300_0 .net "sign", 0 0, L_0x55bf4e2116d0;  1 drivers
L_0x55bf4e2116d0 .part L_0x55bf4e211540, 31, 1;
L_0x55bf4e211850 .part L_0x55bf4e210f00, 26, 6;
L_0x55bf4e211980 .extend/s 32, L_0x55bf4e211850;
L_0x55bf4e211a20 .part L_0x55bf4e211280, 26, 6;
L_0x55bf4e211b50 .extend/s 32, L_0x55bf4e211a20;
S_0x55bf4e1f33f0 .scope module, "add_sub_X" "add_sub" 3 209, 5 7 0, S_0x55bf4e1f3130;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e1f35d0 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e1f3740_0 .net/s "X", 31 0, L_0x55bf4e210f00;  alias, 1 drivers
v0x55bf4e1f3850_0 .net/s "Y", 31 0, L_0x55bf4e211b50;  alias, 1 drivers
v0x55bf4e1f3910_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e211c40;  1 drivers
v0x55bf4e1f3a00_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e211d50;  1 drivers
v0x55bf4e1f3ae0_0 .net "a_s", 0 0, L_0x55bf4e211ce0;  1 drivers
v0x55bf4e1f3bf0_0 .net/s "result", 31 0, L_0x55bf4e211e80;  alias, 1 drivers
L_0x55bf4e211c40 .arith/sub 32, L_0x55bf4e210f00, L_0x55bf4e211b50;
L_0x55bf4e211d50 .arith/sum 32, L_0x55bf4e210f00, L_0x55bf4e211b50;
L_0x55bf4e211e80 .functor MUXZ 32, L_0x55bf4e211d50, L_0x55bf4e211c40, L_0x55bf4e211ce0, C4<>;
S_0x55bf4e1f3d40 .scope module, "add_sub_Y" "add_sub" 3 210, 5 7 0, S_0x55bf4e1f3130;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e1f3f40 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e1f4080_0 .net/s "X", 31 0, L_0x55bf4e211280;  alias, 1 drivers
v0x55bf4e1f4170_0 .net/s "Y", 31 0, L_0x55bf4e211980;  alias, 1 drivers
v0x55bf4e1f4230_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e211fc0;  1 drivers
v0x55bf4e1f4320_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e2120d0;  1 drivers
v0x55bf4e1f4400_0 .net "a_s", 0 0, L_0x55bf4e2116d0;  alias, 1 drivers
v0x55bf4e1f4510_0 .net/s "result", 31 0, L_0x55bf4e212200;  alias, 1 drivers
L_0x55bf4e211fc0 .arith/sub 32, L_0x55bf4e211280, L_0x55bf4e211980;
L_0x55bf4e2120d0 .arith/sum 32, L_0x55bf4e211280, L_0x55bf4e211980;
L_0x55bf4e212200 .functor MUXZ 32, L_0x55bf4e2120d0, L_0x55bf4e211fc0, L_0x55bf4e2116d0, C4<>;
S_0x55bf4e1f4660 .scope module, "add_sub_Z" "add_sub" 3 211, 5 7 0, S_0x55bf4e1f3130;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "X";
    .port_info 1 /INPUT 32 "Y";
    .port_info 2 /INPUT 1 "a_s";
    .port_info 3 /OUTPUT 32 "result";
P_0x55bf4e1f4840 .param/l "N" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55bf4e1f49b0_0 .net/s "X", 31 0, L_0x55bf4e211540;  alias, 1 drivers
v0x55bf4e1f4aa0_0 .net/s "Y", 31 0, L_0x7f1085db7768;  alias, 1 drivers
v0x55bf4e1f4b60_0 .net/s *"_ivl_0", 31 0, L_0x55bf4e212330;  1 drivers
v0x55bf4e1f4c50_0 .net/s *"_ivl_2", 31 0, L_0x55bf4e212420;  1 drivers
v0x55bf4e1f4d30_0 .net "a_s", 0 0, L_0x55bf4e212060;  1 drivers
v0x55bf4e1f4e40_0 .net/s "result", 31 0, L_0x55bf4e2124c0;  alias, 1 drivers
L_0x55bf4e212330 .arith/sub 32, L_0x55bf4e211540, L_0x7f1085db7768;
L_0x55bf4e212420 .arith/sum 32, L_0x55bf4e211540, L_0x7f1085db7768;
L_0x55bf4e2124c0 .functor MUXZ 32, L_0x55bf4e212420, L_0x55bf4e212330, L_0x55bf4e212060, C4<>;
    .scope S_0x55bf4e1b2bb0;
T_0 ;
    %wait E_0x55bf4e0a37f0;
    %pushi/vec4 421657428, 0, 32;
    %load/vec4 v0x55bf4e1f7c90_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x55bf4e1f7c90_0;
    %cmpi/s 843314856, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55bf4e1f7c90_0;
    %cmpi/s 3873309868, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %pushi/vec4 3451652440, 0, 32;
    %load/vec4 v0x55bf4e1f7c90_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_0.0, 9;
    %load/vec4 v0x55bf4e1f80c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x55bf4e1f7c90_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bf4e1f5e40_0, 0, 32;
    %pushi/vec4 4026531840, 0, 32;
    %store/vec4 v0x55bf4e1f6bd0_0, 0, 32;
    %load/vec4 v0x55bf4e1f7c90_0;
    %addi 421657428, 0, 32;
    %store/vec4 v0x55bf4e1f7870_0, 0, 32;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bf4e1f5e40_0, 0, 32;
    %pushi/vec4 268435456, 0, 32;
    %store/vec4 v0x55bf4e1f6bd0_0, 0, 32;
    %load/vec4 v0x55bf4e1f7c90_0;
    %subi 421657428, 0, 32;
    %store/vec4 v0x55bf4e1f7870_0, 0, 32;
T_0.5 ;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x55bf4e1f7c90_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v0x55bf4e1f6d50_0;
    %store/vec4 v0x55bf4e1f5e40_0, 0, 32;
    %load/vec4 v0x55bf4e1f5fc0_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55bf4e1f6bd0_0, 0, 32;
    %load/vec4 v0x55bf4e1f7c90_0;
    %addi 421657428, 0, 32;
    %store/vec4 v0x55bf4e1f7870_0, 0, 32;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x55bf4e1f6d50_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55bf4e1f5e40_0, 0, 32;
    %load/vec4 v0x55bf4e1f5fc0_0;
    %store/vec4 v0x55bf4e1f6bd0_0, 0, 32;
    %load/vec4 v0x55bf4e1f7c90_0;
    %subi 421657428, 0, 32;
    %store/vec4 v0x55bf4e1f7870_0, 0, 32;
T_0.7 ;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 843314856, 0, 32;
    %load/vec4 v0x55bf4e1f7c90_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x55bf4e1f7c90_0;
    %cmpi/s 1264972284, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55bf4e1f7c90_0;
    %cmpi/s 3451652440, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %pushi/vec4 3029995012, 0, 32;
    %load/vec4 v0x55bf4e1f7c90_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_0.8, 9;
    %load/vec4 v0x55bf4e1f80c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %load/vec4 v0x55bf4e1f7c90_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %pushi/vec4 4026531840, 0, 32;
    %store/vec4 v0x55bf4e1f5e40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bf4e1f6bd0_0, 0, 32;
    %load/vec4 v0x55bf4e1f7c90_0;
    %addi 843314856, 0, 32;
    %store/vec4 v0x55bf4e1f7870_0, 0, 32;
    %jmp T_0.13;
T_0.12 ;
    %pushi/vec4 4026531840, 0, 32;
    %store/vec4 v0x55bf4e1f5e40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bf4e1f6bd0_0, 0, 32;
    %load/vec4 v0x55bf4e1f7c90_0;
    %subi 843314856, 0, 32;
    %store/vec4 v0x55bf4e1f7870_0, 0, 32;
T_0.13 ;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x55bf4e1f7c90_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %load/vec4 v0x55bf4e1f5fc0_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55bf4e1f5e40_0, 0, 32;
    %load/vec4 v0x55bf4e1f6d50_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55bf4e1f6bd0_0, 0, 32;
    %load/vec4 v0x55bf4e1f7c90_0;
    %addi 843314856, 0, 32;
    %store/vec4 v0x55bf4e1f7870_0, 0, 32;
    %jmp T_0.15;
T_0.14 ;
    %load/vec4 v0x55bf4e1f5fc0_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55bf4e1f5e40_0, 0, 32;
    %load/vec4 v0x55bf4e1f6d50_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55bf4e1f6bd0_0, 0, 32;
    %load/vec4 v0x55bf4e1f7c90_0;
    %subi 843314856, 0, 32;
    %store/vec4 v0x55bf4e1f7870_0, 0, 32;
T_0.15 ;
T_0.11 ;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x55bf4e1f7c90_0;
    %cmpi/s 1264972284, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %load/vec4 v0x55bf4e1f7c90_0;
    %cmpi/s 3029995012, 0, 32;
    %flag_or 5, 4;
    %flag_or 5, 8;
    %jmp/0xz  T_0.16, 5;
    %load/vec4 v0x55bf4e1f80c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.18, 8;
    %load/vec4 v0x55bf4e1f7c90_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.20, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bf4e1f5e40_0, 0, 32;
    %pushi/vec4 268435456, 0, 32;
    %store/vec4 v0x55bf4e1f6bd0_0, 0, 32;
    %load/vec4 v0x55bf4e1f7c90_0;
    %addi 1264972284, 0, 32;
    %store/vec4 v0x55bf4e1f7870_0, 0, 32;
    %jmp T_0.21;
T_0.20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bf4e1f5e40_0, 0, 32;
    %pushi/vec4 4026531840, 0, 32;
    %store/vec4 v0x55bf4e1f6bd0_0, 0, 32;
    %load/vec4 v0x55bf4e1f7c90_0;
    %subi 1264972284, 0, 32;
    %store/vec4 v0x55bf4e1f7870_0, 0, 32;
T_0.21 ;
    %jmp T_0.19;
T_0.18 ;
    %load/vec4 v0x55bf4e1f7c90_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.22, 8;
    %load/vec4 v0x55bf4e1f5fc0_0;
    %store/vec4 v0x55bf4e1f5e40_0, 0, 32;
    %load/vec4 v0x55bf4e1f6d50_0;
    %store/vec4 v0x55bf4e1f6bd0_0, 0, 32;
    %load/vec4 v0x55bf4e1f7c90_0;
    %addi 1686629713, 0, 32;
    %store/vec4 v0x55bf4e1f7870_0, 0, 32;
    %jmp T_0.23;
T_0.22 ;
    %load/vec4 v0x55bf4e1f5fc0_0;
    %store/vec4 v0x55bf4e1f5e40_0, 0, 32;
    %load/vec4 v0x55bf4e1f6d50_0;
    %store/vec4 v0x55bf4e1f6bd0_0, 0, 32;
    %load/vec4 v0x55bf4e1f7c90_0;
    %subi 1686629713, 0, 32;
    %store/vec4 v0x55bf4e1f7870_0, 0, 32;
T_0.23 ;
T_0.19 ;
    %jmp T_0.17;
T_0.16 ;
    %load/vec4 v0x55bf4e1f80c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.24, 8;
    %load/vec4 v0x55bf4e1f7c90_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.26, 8;
    %pushi/vec4 268435456, 0, 32;
    %store/vec4 v0x55bf4e1f5e40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bf4e1f6bd0_0, 0, 32;
    %load/vec4 v0x55bf4e1f7c90_0;
    %store/vec4 v0x55bf4e1f7870_0, 0, 32;
    %jmp T_0.27;
T_0.26 ;
    %pushi/vec4 268435456, 0, 32;
    %store/vec4 v0x55bf4e1f5e40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bf4e1f6bd0_0, 0, 32;
    %load/vec4 v0x55bf4e1f7c90_0;
    %store/vec4 v0x55bf4e1f7870_0, 0, 32;
T_0.27 ;
    %jmp T_0.25;
T_0.24 ;
    %load/vec4 v0x55bf4e1f7c90_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.28, 8;
    %load/vec4 v0x55bf4e1f5fc0_0;
    %store/vec4 v0x55bf4e1f5e40_0, 0, 32;
    %load/vec4 v0x55bf4e1f6d50_0;
    %store/vec4 v0x55bf4e1f6bd0_0, 0, 32;
    %load/vec4 v0x55bf4e1f7c90_0;
    %store/vec4 v0x55bf4e1f7870_0, 0, 32;
    %jmp T_0.29;
T_0.28 ;
    %load/vec4 v0x55bf4e1f5fc0_0;
    %store/vec4 v0x55bf4e1f5e40_0, 0, 32;
    %load/vec4 v0x55bf4e1f6d50_0;
    %store/vec4 v0x55bf4e1f6bd0_0, 0, 32;
    %load/vec4 v0x55bf4e1f7c90_0;
    %store/vec4 v0x55bf4e1f7870_0, 0, 32;
T_0.29 ;
T_0.25 ;
T_0.17 ;
T_0.9 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55bf4e1d0620;
T_1 ;
    %vpi_call 2 31 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 2 32 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55bf4e1b2bb0 {0 0 0};
    %vpi_call 2 33 "$monitor", "Time = %0t: trig_rot = %b, angle = %h, Xi = %h, Yi = %h, sin = %h, cos = %h, Xr = %h, Yr = %h", $time, v0x55bf4e1f8660_0, v0x55bf4e1f8430_0, v0x55bf4e1f81b0_0, v0x55bf4e1f82f0_0, v0x55bf4e1f85c0_0, v0x55bf4e1f8520_0, v0x55bf4e1f8250_0, v0x55bf4e1f8390_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf4e1f8660_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 189812531, 0, 32;
    %store/vec4 v0x55bf4e1f81b0_0, 0, 32;
    %pushi/vec4 189812531, 0, 32;
    %store/vec4 v0x55bf4e1f82f0_0, 0, 32;
    %pushi/vec4 140552267, 0, 32;
    %store/vec4 v0x55bf4e1f8430_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 4154415029, 0, 32;
    %store/vec4 v0x55bf4e1f8430_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 562209904, 0, 32;
    %store/vec4 v0x55bf4e1f8430_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 3732757392, 0, 32;
    %store/vec4 v0x55bf4e1f8430_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 983867332, 0, 32;
    %store/vec4 v0x55bf4e1f8430_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 3311099964, 0, 32;
    %store/vec4 v0x55bf4e1f8430_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 1405524745, 0, 32;
    %store/vec4 v0x55bf4e1f8430_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 2889442551, 0, 32;
    %store/vec4 v0x55bf4e1f8430_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf4e1f8660_0, 0, 1;
    %pushi/vec4 140552267, 0, 32;
    %store/vec4 v0x55bf4e1f8430_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 4154415029, 0, 32;
    %store/vec4 v0x55bf4e1f8430_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 562209904, 0, 32;
    %store/vec4 v0x55bf4e1f8430_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 3732757392, 0, 32;
    %store/vec4 v0x55bf4e1f8430_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 983867332, 0, 32;
    %store/vec4 v0x55bf4e1f8430_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 3311099964, 0, 32;
    %store/vec4 v0x55bf4e1f8430_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 1405524745, 0, 32;
    %store/vec4 v0x55bf4e1f8430_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 2889442551, 0, 32;
    %store/vec4 v0x55bf4e1f8430_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tb_CORDIC_UNIT.v";
    "CORDIC_UNIT.v";
    "correction.v";
    "add_sub.v";
