<!DOCTYPE html><html class="translated-ltr" style=""><!--
 Page saved with SingleFile 
 url: file:///home/zy/ws/res/res/ic/eda/2024%20A%20Brief%20and%20Personal%20History%20of%20EDA.Leibson.html 
 saved date: Wed Aug 21 2024 15:27:17 GMT+0800 (Hong Kong Standard Time)
--><head>
<meta name="dc.identifier" content="res/f36249693f9ec2399fcb4fecd6a19143e6d2fff8">
<meta charset="utf-8">
<title>A Brief and Personal History of EDA</title>
<style>.VIpgJd-ZVi9od-ORHb-OEVmcd{left:0;top:0;height:39px;width:100%;z-index:10000001;position:fixed;border:none;border-bottom:1px solid #6B90DA;margin:0;box-shadow:0 0 8px 1px #999}.VIpgJd-ZVi9od-xl07Ob-OEVmcd{z-index:10000002;border:none;position:fixed;box-shadow:0 3px 8px 2px #999}.VIpgJd-ZVi9od-SmfZ-OEVmcd{z-index:10000000;border:none;margin:0}.goog-te-gadget{font-family:arial;font-size:11px;color:#666;white-space:nowrap}.goog-te-gadget img{vertical-align:middle;border:none}.goog-te-gadget-simple{background-color:#FFF;border-left:1px solid #D5D5D5;border-top:1px solid #9B9B9B;border-bottom:1px solid #E8E8E8;border-right:1px solid #D5D5D5;font-size:10pt;display:inline-block;padding-top:1px;padding-bottom:2px;cursor:pointer}.goog-te-gadget-icon{margin-left:2px;margin-right:2px;width:19px;height:19px;border:none;vertical-align:middle}.goog-te-combo{margin-left:4px;margin-right:4px;vertical-align:baseline}.goog-te-gadget .goog-te-combo{margin:4px 0}.VIpgJd-ZVi9od-l4eHX-hSRGPd,.VIpgJd-ZVi9od-l4eHX-hSRGPd:link,.VIpgJd-ZVi9od-l4eHX-hSRGPd:visited,.VIpgJd-ZVi9od-l4eHX-hSRGPd:hover,.VIpgJd-ZVi9od-l4eHX-hSRGPd:active{font-size:12px;font-weight:bold;color:#444;text-decoration:none}.VIpgJd-ZVi9od-ORHb .VIpgJd-ZVi9od-l4eHX-hSRGPd,.VIpgJd-ZVi9od-TvD9Pc-hSRGPd{display:block;margin:0 10px}.VIpgJd-ZVi9od-ORHb .VIpgJd-ZVi9od-l4eHX-hSRGPd{padding-top:2px;padding-left:4px}.goog-te-combo,.VIpgJd-ZVi9od-ORHb *,.VIpgJd-ZVi9od-SmfZ *,.VIpgJd-ZVi9od-xl07Ob *,.VIpgJd-ZVi9od-vH1Gmf *,.VIpgJd-ZVi9od-l9xktf *{font-family:arial;font-size:10pt}.VIpgJd-ZVi9od-ORHb{margin:0;background-color:#E4EFFB;overflow:hidden}.VIpgJd-ZVi9od-ORHb img{border:none}.VIpgJd-ZVi9od-ORHb-bN97Pc{color:#000}.VIpgJd-ZVi9od-ORHb-bN97Pc img{vertical-align:middle}.VIpgJd-ZVi9od-ORHb-Tswv1b{color:#666;vertical-align:top;margin-top:0;font-size:7pt}.VIpgJd-ZVi9od-ORHb-KE6vqe{width:8px}.VIpgJd-ZVi9od-LgbsSe{border-color:#E7E7E7;border-style:none solid solid none;border-width:0 1px 1px 0}.VIpgJd-ZVi9od-LgbsSe div{border-color:#CCC #999 #999 #CCC;border-right:1px solid #999;border-style:solid;border-width:1px;height:20px}.VIpgJd-ZVi9od-LgbsSe button{background:transparent;border:none;cursor:pointer;height:20px;overflow:hidden;margin:0;vertical-align:top;white-space:nowrap}.VIpgJd-ZVi9od-LgbsSe button:active{background:none repeat scroll 0 0#CCC}.VIpgJd-ZVi9od-SmfZ{margin:0;background-color:#FFF;white-space:nowrap}.VIpgJd-ZVi9od-SmfZ-hSRGPd{text-decoration:none;font-weight:bold;font-size:10pt;border:1px outset #888;padding:6px 10px;white-space:nowrap;position:absolute;left:0;top:0}.VIpgJd-ZVi9od-SmfZ-hSRGPd img{margin-left:2px;margin-right:2px;width:19px;height:19px;border:none;vertical-align:middle}.VIpgJd-ZVi9od-SmfZ-hSRGPd span{text-decoration:underline;margin-left:2px;margin-right:2px;vertical-align:middle}.goog-te-float-top .VIpgJd-ZVi9od-SmfZ-hSRGPd{padding:2px;border-top-width:0}.goog-te-float-bottom .VIpgJd-ZVi9od-SmfZ-hSRGPd{padding:2px;border-bottom-width:0}.VIpgJd-ZVi9od-xl07Ob-lTBxed{text-decoration:none;color:#00C;white-space:nowrap;margin-left:4px;margin-right:4px}.VIpgJd-ZVi9od-xl07Ob-lTBxed span{text-decoration:underline}.VIpgJd-ZVi9od-xl07Ob-lTBxed img{margin-left:2px;margin-right:2px}.goog-te-gadget-simple .VIpgJd-ZVi9od-xl07Ob-lTBxed{color:#000}.goog-te-gadget-simple .VIpgJd-ZVi9od-xl07Ob-lTBxed span{text-decoration:none}.VIpgJd-ZVi9od-xl07Ob{background-color:#FFF;text-decoration:none;border:2px solid #C3D9FF;overflow-y:scroll;overflow-x:hidden;position:absolute;left:0;top:0}.VIpgJd-ZVi9od-xl07Ob-ibnC6b{padding:3px;text-decoration:none}.VIpgJd-ZVi9od-xl07Ob-ibnC6b,.VIpgJd-ZVi9od-xl07Ob-ibnC6b:link{color:#00C;background:#FFF}.VIpgJd-ZVi9od-xl07Ob-ibnC6b:visited{color:#551A8B}.VIpgJd-ZVi9od-xl07Ob-ibnC6b:hover{background:#C3D9FF}.VIpgJd-ZVi9od-xl07Ob-ibnC6b:active{color:#00C}.VIpgJd-ZVi9od-vH1Gmf{background-color:#FFF;text-decoration:none;border:1px solid #6B90DA;overflow:hidden;padding:4px}.VIpgJd-ZVi9od-vH1Gmf-KrhPNb{width:16px}.VIpgJd-ZVi9od-vH1Gmf-hgDUwe{margin:6px 0;height:1px;background-color:#aaa;overflow:hidden}.VIpgJd-ZVi9od-vH1Gmf-ibnC6b div,.VIpgJd-ZVi9od-vH1Gmf-ibnC6b-gk6SMd div{padding:4px}.VIpgJd-ZVi9od-vH1Gmf-ibnC6b .uDEFge{display:none}.VIpgJd-ZVi9od-vH1Gmf-ibnC6b-gk6SMd .uDEFge{display:auto}.VIpgJd-ZVi9od-vH1Gmf-ibnC6b-gk6SMd .fmcmS{padding-left:4px;padding-right:4px}.VIpgJd-ZVi9od-vH1Gmf-ibnC6b,.VIpgJd-ZVi9od-vH1Gmf-ibnC6b-gk6SMd{text-decoration:none}.VIpgJd-ZVi9od-vH1Gmf-ibnC6b div,.VIpgJd-ZVi9od-vH1Gmf-ibnC6b:link div,.VIpgJd-ZVi9od-vH1Gmf-ibnC6b:visited div,.VIpgJd-ZVi9od-vH1Gmf-ibnC6b:active div{color:#00C;background:#FFF}.VIpgJd-ZVi9od-vH1Gmf-ibnC6b:hover div{color:#FFF;background:#36C}.VIpgJd-ZVi9od-vH1Gmf-ibnC6b-gk6SMd div,.VIpgJd-ZVi9od-vH1Gmf-ibnC6b-gk6SMd:link div,.VIpgJd-ZVi9od-vH1Gmf-ibnC6b-gk6SMd:visited div,.VIpgJd-ZVi9od-vH1Gmf-ibnC6b-gk6SMd:hover div,.VIpgJd-ZVi9od-vH1Gmf-ibnC6b-gk6SMd:active div{color:#000;font-weight:bold}.VIpgJd-ZVi9od-l9xktf{background-color:#FFF;overflow:hidden;padding:8px;border:none;border-radius:10px}.VIpgJd-ZVi9od-l9xktf-OEVmcd{background-color:#FFF;border:1px solid #6B90DA;box-shadow:0 3px 8px 2px #999;border-radius:8px}.VIpgJd-ZVi9od-l9xktf img{border:none}.VIpgJd-ZVi9od-l9xktf-fmcmS{margin-top:6px}.VIpgJd-ZVi9od-l9xktf-VgwJlc{margin-top:6px;white-space:nowrap}.VIpgJd-ZVi9od-l9xktf-VgwJlc *{vertical-align:middle}.VIpgJd-ZVi9od-l9xktf-VgwJlc .DUGJie{background-image:url(data:,)}.VIpgJd-ZVi9od-l9xktf-VgwJlc .TdyTDe{background-image:url(data:,)}.VIpgJd-ZVi9od-l9xktf-VgwJlc span{color:#00C;text-decoration:underline;cursor:pointer;margin:0 4px}.VIpgJd-ZVi9od-l9xktf-I9GLp{margin:6px 0 0}.VIpgJd-ZVi9od-l9xktf-I9GLp form{margin:0}.VIpgJd-ZVi9od-l9xktf-I9GLp form textarea{margin-bottom:4px;width:100%}.VIpgJd-ZVi9od-l9xktf-yePe5c{margin:6px 0 4px}.VIpgJd-ZVi9od-aZ2wEe-wOHMyf{z-index:1000;position:fixed;-webkit-transition-delay:.6s;transition-delay:.6s;left:-1000px;top:-1000px}.VIpgJd-ZVi9od-aZ2wEe-wOHMyf-ti6hGc{-webkit-transition-delay:0s;transition-delay:0s;left:-14px;top:-14px}.VIpgJd-ZVi9od-aZ2wEe-OiiCO{display:-webkit-box;display:-webkit-flex;display:flex;-webkit-box-align:center;-webkit-align-items:center;align-items:center;-webkit-box-pack:center;-webkit-justify-content:center;justify-content:center;width:104px;height:104px;border-radius:50px;background:#FFF url(data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAADAAAAAwCAYAAABXAvmHAAAG+UlEQVR4Ae2YVXfbWBCAtc/L8H+WocztYpmflrfccGKIU2ZmZuY2jLbMDjNvw693dkbOKIrWcpR18JzNOV987dL3SXMlpdJE+fr/CwDeWHqgY+6inb2e+Tv7hJ55OwaY288cJiPMbA3r97a+hUijjbpYvLdz/oJdfYKJNWBhWtsMRBptBt7s7HVr5WMNmGnvfIRIo426IEkjeUKVNxkwy4F/319F7yLSaKIuWHTkApCkujmINJqoCxYd/vgwOnnC3vkYkUYTdWFe3nwAj9G4jBBLG8tHHx9iJjI7qXoeIo0W6kIvbCTPAXMz+kDLHEeY2VrS+2Dl/g5wuspFVVWDaG5pFa2tYVpaWlSam5sVmpqaItLY2EjQWq6urp+GSIy6GI48oZdntPLMtYceEQxVoQAJ//cAprKyZgYiERIvjKWNR2eoo88kn66C3DxZVFXXk3DMAfX1jU5EIiRezDUhvvhAnzj5ohvkik5oauuAZsRd2Qmn8LPF+yLLz0KW7WmHzCynkOWAqG9ojDWAkQiJF0biTPL1HtHY2gGvOyJDv7btYk/EAOIqjlFhkUcEAiGSGvkAkjSC5F+/HpCtbOiEx65OuF3QBaGa8Gf0uvJQb0T5mfaBMXJ7AqK0tIzEWJ4xko8hAOf8p/196pFv/7sDjj3r1l42aQ177vfA0v2R5Tlgaf8YuVx+EQiGRHl5OQmOYADJRODk824+8sqs66/32rk3OvrM1QfhMfL7g3QWKIJEhj0+DQ0NhERIvDAKoA1L8k14FubtHCzPmJGfgSSdwjHKpTHyi1CoVJSVqRGxB7CYHhKngNxAJ+jFjTb0g+KuiAFLduMYZdIY+USwP4BYtc0Ka5MywIR8bAEkbSbgibNLL8+oY+Tz0RiFA1Zus8DK7VYgsRELYEntCM3dyc84YWy3elT2PRzYK1dyuv4lP92GWPtg3tZnsPgPCyzbhNJbrQi+bmOssDohA9Yk7kAyGOUzjXzkABbWc0KziekmxvIq6WGOPBn4fSnXelieUeSJmSk18OPvFli6MRywYmuaGrACA1Zut6GwQyMfY8AP+wYuo214GT3ytFvMyhgsn3KjR7S2h39PTVMXzM/oZfEwNgYjkCsP3DhGbmWMtJu5oqJCIf34BSXizrMs/fgYB5CQEQlXB9/IKuhG5uyEm3gj81Z2qp/T70m40mMozwGJeDXKyXUJ2e0XwWBoUIDb6xOr4+ywJj4dyvC9gfzwAjiisYVEI0NnwHare0h5YvGudojLOAVLN1hg56mLwAHELnxPG3rniYtQWVlJouYCeByiQeN0/Fk3uMo7lU3d3NYJHjwD5zO7YemBXmFGnphm7YVTNwrFsg1WWLbZCpm5+Yr8q9wCsQr3AJ2BIqcsKKCqqoqFYwuYEYXp9gHMyBOJJyvBcfginoU0+CVtN5TIsvjVskfZzEcu3wIaJwrgiPr6+ugBM4xFTYkzRuIsz/y0sx1evioWG6wHYfmWNFiXkA4rUH6D4wCU4khxgHGELiAWaWJaP2bkp/Zz5b5bPH2ZJ5Zv4cupDYqdsjJOHECvHFBdXc0RxgHGwsbieqLLMzRGVZC06wzeE9JwL6TBcryp7Tp5CTiA0QbU1NREDjCWNCHN2MJoxA3kEUsvzLE0wPe/psKqzTa4cOeRWBfvgBUYsePkRYowDKitrSUkQuKFeWljccaMPDElrRd+2HAY7j58pTxiv8wpEGtxLyzfhhEnLsCwAowFzYsTU/vRiBvKE38dCEB2jkt9xM7MKxTrEhzKOO04rpwJbQARQ4DNmKk6hpL/hgJw/QNejV71P2IHwndljChQIujZyH7sHHAAYRgww9brMpY0L05MsfaKSOIMyzOX78mioFAe9Iid1R9x/ModOgP6MSIkQuLFbEv77FikWVxLJPkpOigmQXk2Un7g1z/cMdEDmKnx1fOmpr72TbV0Ci1ThuCbtH/zNTIltRO0fKPj65QOhR8czco+cMm0D8q0AfwaPWC02JL4NO6zuTfhUx2fzLmh8umcm7A5+Qnk5eMZcA8+A8S4BsTZn3/0xYI7oOXz+YPZnvoCcvNcorjEK/wBZRMz4x9ArP3jRcuXi+7DF3oW3od420vIL5BFEcp7PPyzQdQAjiAkgr6NKkmOrA0UoMLy9hco7xTFxR4cHR/9lyOOTwivQqVGAczYBjgcDz7QihNx1uc482F5WfYJnz+ARz8YLYAZ+wBizW8vWlg+3vYcZ75EFBW5FXmvz49HP3oArzmgtLxCRiSCvo06ybacP5Qjj/I5ucWiEG9aTqdHkff7owfwe23Aq+yS+YhE0LdRJw7HKM7yGDKz8kVOTpEoKCgRThddNt0KHg/GeL3C5/NxEEFrbSD9Xu+jpzkLEInhxWRl8gf8A1/5iBrINb9BAAAAAElFTkSuQmCC)50% 50%no-repeat;-webkit-transition:all .6s ease-in-out;transition:all .6s ease-in-out;-webkit-transform:scale(.4);transform:scale(.4);opacity:0}.VIpgJd-ZVi9od-aZ2wEe-OiiCO-ti6hGc{-webkit-transform:scale(.5);transform:scale(.5);opacity:1}.VIpgJd-ZVi9od-aZ2wEe{margin:2px 0 0 2px;-webkit-animation:spinner-rotator 1.4s linear infinite;animation:spinner-rotator 1.4s linear infinite}@-webkit-keyframes spinner-rotator{0%{-webkit-transform:rotate(0deg);transform:rotate(0deg)}100%{-webkit-transform:rotate(270deg);transform:rotate(270deg)}}@keyframes spinner-rotator{0%{-webkit-transform:rotate(0deg);transform:rotate(0deg)}100%{-webkit-transform:rotate(270deg);transform:rotate(270deg)}}.VIpgJd-ZVi9od-aZ2wEe-Jt5cK{stroke-dasharray:187;stroke-dashoffset:0;stroke:#4285F4;-webkit-transform-origin:center;transform-origin:center;-webkit-animation:spinner-dash 1.4s ease-in-out infinite;animation:spinner-dash 1.4s ease-in-out infinite}@-webkit-keyframes spinner-dash{0%{stroke-dashoffset:187}50%{stroke-dashoffset:46.75;-webkit-transform:rotate(135deg);transform:rotate(135deg)}100%{stroke-dashoffset:187;-webkit-transform:rotate(450deg);transform:rotate(450deg)}}@keyframes spinner-dash{0%{stroke-dashoffset:187}50%{stroke-dashoffset:46.75;-webkit-transform:rotate(135deg);transform:rotate(135deg)}100%{stroke-dashoffset:187;-webkit-transform:rotate(450deg);transform:rotate(450deg)}}.VIpgJd-yAWNEb-L7lbkb html,.VIpgJd-yAWNEb-L7lbkb body,.VIpgJd-yAWNEb-L7lbkb div,.VIpgJd-yAWNEb-L7lbkb span,.VIpgJd-yAWNEb-L7lbkb iframe,.VIpgJd-yAWNEb-L7lbkb h1,.VIpgJd-yAWNEb-L7lbkb h2,.VIpgJd-yAWNEb-L7lbkb h3,.VIpgJd-yAWNEb-L7lbkb h4,.VIpgJd-yAWNEb-L7lbkb h5,.VIpgJd-yAWNEb-L7lbkb h6,.VIpgJd-yAWNEb-L7lbkb p,.VIpgJd-yAWNEb-L7lbkb a,.VIpgJd-yAWNEb-L7lbkb img,.VIpgJd-yAWNEb-L7lbkb ol,.VIpgJd-yAWNEb-L7lbkb ul,.VIpgJd-yAWNEb-L7lbkb li,.VIpgJd-yAWNEb-L7lbkb table,.VIpgJd-yAWNEb-L7lbkb form,.VIpgJd-yAWNEb-L7lbkb tbody,.VIpgJd-yAWNEb-L7lbkb tr,.VIpgJd-yAWNEb-L7lbkb td{margin:0;padding:0;border:0;font:inherit;font-size:100%;vertical-align:baseline;text-align:left;line-height:normal}.VIpgJd-yAWNEb-L7lbkb ol,.VIpgJd-yAWNEb-L7lbkb ul{list-style:none}.VIpgJd-yAWNEb-L7lbkb table{border-collapse:collapse;border-spacing:0}.VIpgJd-yAWNEb-L7lbkb caption,.VIpgJd-yAWNEb-L7lbkb th,.VIpgJd-yAWNEb-L7lbkb td{text-align:left;font-weight:normal}.VIpgJd-yAWNEb-L7lbkb input::-moz-focus-inner{border:0}div>.VIpgJd-yAWNEb-L7lbkb{padding:10px 14px}.VIpgJd-yAWNEb-L7lbkb{color:#222;background-color:#fff;border:1px solid #eee;box-shadow:0 4px 16px rgba(0,0,0,.2);-moz-box-shadow:0 4px 16px rgba(0,0,0,.2);-webkit-box-shadow:0 4px 16px rgba(0,0,0,.2);display:none;font-family:arial;font-size:10pt;width:420px;padding:12px;position:absolute;z-index:10000}.VIpgJd-yAWNEb-L7lbkb .VIpgJd-yAWNEb-nVMfcd-fmcmS,.VIpgJd-yAWNEb-yAWNEb-Vy2Aqc-pbTTYe{clear:both;font-size:10pt;position:relative;text-align:justify;width:100%}.VIpgJd-yAWNEb-L7lbkb .VIpgJd-yAWNEb-r4nke{color:#999;font-family:arial,sans-serif;margin:4px 0;text-align:left}.VIpgJd-yAWNEb-L7lbkb .VIpgJd-yAWNEb-TvD9Pc-LgbsSe{display:none}.VIpgJd-yAWNEb-L7lbkb .VIpgJd-yAWNEb-l4eHX{float:left;margin:0}.VIpgJd-yAWNEb-L7lbkb .VIpgJd-yAWNEb-Z0Arqf-PLDbbf{display:inline-block}.VIpgJd-yAWNEb-L7lbkb .VIpgJd-yAWNEb-fw42Ze-Z0Arqf-haAclf{display:none;width:100%}.VIpgJd-yAWNEb-L7lbkb .VIpgJd-yAWNEb-Z0Arqf-H9tDt{margin-top:20px}.VIpgJd-yAWNEb-L7lbkb .VIpgJd-yAWNEb-LK5yu{float:left}.VIpgJd-yAWNEb-L7lbkb .VIpgJd-yAWNEb-qwU8Me{float:right}.VIpgJd-yAWNEb-L7lbkb .VIpgJd-yAWNEb-cGMI2b{min-height:15px;position:relative;height:1%}.VIpgJd-yAWNEb-L7lbkb .VIpgJd-yAWNEb-jOfkMb-Ne3sFf{background:-webkit-linear-gradient(top,#29910d 0,#20af0e 100%);background:-webkit-gradient(linear,left top,left bottom,from(#29910d),to(#20af0e));background:linear-gradient(top,#29910d 0,#20af0e 100%);background:#29910d;border-radius:4px;-moz-border-radius:4px;-webkit-border-radius:4px;box-shadow:inset 0 2px 2px #1e6609;-moz-box-shadow:inset 0 2px 2px #1e6609;-webkit-box-shadow:inset 0 2px 2px #1e6609;color:white;font-size:9pt;font-weight:bolder;margin-top:12px;padding:6px;text-shadow:1px 1px 1px #1e6609}.VIpgJd-yAWNEb-L7lbkb .VIpgJd-yAWNEb-Z0Arqf-hSRGPd{color:#15c;cursor:pointer;font-family:arial;font-size:11px;margin-right:15px;text-decoration:none}.VIpgJd-yAWNEb-L7lbkb>textarea{font-family:arial;resize:vertical;width:100%;margin-bottom:10px;border-radius:1px;border:1px solid #d9d9d9;border-top:1px solid silver;font-size:13px;height:auto;overflow-y:auto;padding:1px}.VIpgJd-yAWNEb-L7lbkb textarea:focus{box-shadow:inset 0 1px 2px rgba(0,0,0,.3);border:1px solid #4d90fe;outline:none}.VIpgJd-yAWNEb-L7lbkb .VIpgJd-yAWNEb-Z0Arqf-IbE0S{margin-right:10px}.VIpgJd-yAWNEb-L7lbkb .VIpgJd-yAWNEb-L4Nn5e-I9GLp{min-height:25px;vertical-align:middle;padding-top:8px}.VIpgJd-yAWNEb-L7lbkb .VIpgJd-yAWNEb-L4Nn5e-I9GLp .VIpgJd-yAWNEb-Z0Arqf-I9GLp{margin-bottom:5px;margin-bottom:0}.VIpgJd-yAWNEb-L7lbkb .VIpgJd-yAWNEb-L4Nn5e-I9GLp .VIpgJd-yAWNEb-Z0Arqf-I9GLp input{display:inline-block;min-width:54px;*min-width:70px;border:1px solid #dcdcdc;border:1px solid rgba(0,0,0,.1);text-align:center;color:#444;font-size:11px;font-weight:bold;height:27px;outline:0;padding:0 8px;vertical-align:middle;line-height:27px;margin:0 16px 0 0;box-shadow:0 1px 2px rgba(0,0,0,.1);-moz-box-shadow:0 1px 2px rgba(0,0,0,.1);-webkit-box-shadow:0 1px 2px rgba(0,0,0,.1);border-radius:2px;-webkit-transition:all .218s;transition:all .218s;background-color:#f5f5f5;background-image:-webkit-gradient(linear,left top,left bottom,from(#f5f5f5),to(#f1f1f1));background-image:-webkit-linear-gradient(top,#f5f5f5,#f1f1f1);background-image:linear-gradient(top,#f5f5f5,#f1f1f1);-webkit-user-select:none;-moz-user-select:none;cursor:default}.VIpgJd-yAWNEb-L7lbkb .VIpgJd-yAWNEb-L4Nn5e-I9GLp .VIpgJd-yAWNEb-Z0Arqf-I9GLp input:hover{border:1px solid #c6c6c6;color:#222;-webkit-transition:all 0s;transition:all 0s;background-color:#f8f8f8;background-image:-webkit-gradient(linear,left top,left bottom,from(#f8f8f8),to(#f1f1f1));background-image:-webkit-linear-gradient(top,#f8f8f8,#f1f1f1);background-image:linear-gradient(top,#f8f8f8,#f1f1f1)}.VIpgJd-yAWNEb-L7lbkb .VIpgJd-yAWNEb-L4Nn5e-I9GLp .VIpgJd-yAWNEb-Z0Arqf-I9GLp input:active{border:1px solid #c6c6c6;color:#333;background-color:#f6f6f6;background-image:-webkit-gradient(linear,left top,left bottom,from(#f6f6f6),to(#f1f1f1));background-image:-webkit-linear-gradient(top,#f6f6f6,#f1f1f1);background-image:linear-gradient(top,#f6f6f6,#f1f1f1)}.VIpgJd-yAWNEb-L7lbkb .VIpgJd-yAWNEb-L4Nn5e-I9GLp .VIpgJd-yAWNEb-Z0Arqf-I9GLp input:focus .VIpgJd-yAWNEb-L7lbkb .VIpgJd-yAWNEb-L4Nn5e-I9GLp .VIpgJd-yAWNEb-Z0Arqf-I9GLp input.AHmuwe .VIpgJd-yAWNEb-L7lbkb .VIpgJd-yAWNEb-L4Nn5e-I9GLp .VIpgJd-yAWNEb-Z0Arqf-I9GLp input:active,.VIpgJd-yAWNEb-L7lbkb .VIpgJd-yAWNEb-L4Nn5e-I9GLp .VIpgJd-yAWNEb-Z0Arqf-I9GLp input:focus:active{box-shadow:inset 0 0 0 1px rgba(255,255,255,.5);-webkit-box-shadow:inset 0 0 0 1px rgba(255,255,255,.5);-moz-box-shadow:inset 0 0 0 1px rgba(255,255,255,.5)}.VIpgJd-yAWNEb-L7lbkb .VIpgJd-yAWNEb-L4Nn5e-I9GLp .VIpgJd-yAWNEb-Z0Arqf-I9GLp input:focus,.VIpgJd-yAWNEb-L7lbkb .VIpgJd-yAWNEb-L4Nn5e-I9GLp .VIpgJd-yAWNEb-Z0Arqf-I9GLp input.AHmuwe{outline:none;border:1px solid #4d90fe;z-index:4!important}.VIpgJd-yAWNEb-L7lbkb .VIpgJd-yAWNEb-L4Nn5e-I9GLp .VIpgJd-yAWNEb-Z0Arqf-I9GLp input.gk6SMd{background-color:#eee;background-image:-webkit-gradient(linear,left top,left bottom,from(#eee),to(#e0e0e0));background-image:-webkit-linear-gradient(top,#eee,#e0e0e0);background-image:linear-gradient(top,#eee,#e0e0e0);box-shadow:inset 0 1px 2px rgba(0,0,0,.1);border:1px solid #ccc;color:#333}.VIpgJd-yAWNEb-L7lbkb .VIpgJd-yAWNEb-L4Nn5e-I9GLp .VIpgJd-yAWNEb-Z0Arqf-I9GLp input .VIpgJd-yAWNEb-Z0Arqf-sFeBqf{color:white;border-color:#3079ed;background-color:#4d90fe;background-image:-webkit-gradient(linear,left top,left bottom,from(#4d90fe),to(#4787ed));background-image:-webkit-linear-gradient(top,#4d90fe,#4787ed);background-image:linear-gradient(top,#4d90fe,#4787ed)}.VIpgJd-yAWNEb-L7lbkb .VIpgJd-yAWNEb-L4Nn5e-I9GLp .VIpgJd-yAWNEb-Z0Arqf-I9GLp input .VIpgJd-yAWNEb-Z0Arqf-sFeBqf:hover .VIpgJd-yAWNEb-L7lbkb .VIpgJd-yAWNEb-L4Nn5e-I9GLp .VIpgJd-yAWNEb-Z0Arqf-I9GLp input .VIpgJd-yAWNEb-Z0Arqf-sFeBqf:focus,.VIpgJd-yAWNEb-L7lbkb .VIpgJd-yAWNEb-L4Nn5e-I9GLp .VIpgJd-yAWNEb-Z0Arqf-I9GLp input .VIpgJd-yAWNEb-Z0Arqf-sFeBqf.AHmuwe .VIpgJd-yAWNEb-L7lbkb .VIpgJd-yAWNEb-L4Nn5e-I9GLp .VIpgJd-yAWNEb-Z0Arqf-I9GLp input .VIpgJd-yAWNEb-Z0Arqf-sFeBqf:active{border-color:#3079ed;background-color:#357ae8;background-image:-webkit-gradient(linear,left top,left bottom,from(#4d90fe),to(#357ae8));background-image:-webkit-linear-gradient(top,#4d90fe,#357ae8);background-image:linear-gradient(top,#4d90fe,#357ae8)}.VIpgJd-yAWNEb-L7lbkb .VIpgJd-yAWNEb-L4Nn5e-I9GLp .VIpgJd-yAWNEb-Z0Arqf-I9GLp input .VIpgJd-yAWNEb-Z0Arqf-sFeBqf:hover{box-shadow:inset 0 0 0 1px #fff,0 1px 1px rgba(0,0,0,.1);-webkit-box-shadow:inset 0 0 0 1px #fff,0 1px 1px rgba(0,0,0,.1);-moz-box-shadow:inset 0 0 0 1px #fff,0 1px 1px rgba(0,0,0,.1)}.VIpgJd-yAWNEb-L7lbkb .VIpgJd-yAWNEb-L4Nn5e-I9GLp .VIpgJd-yAWNEb-Z0Arqf-I9GLp input:focus,.VIpgJd-yAWNEb-L7lbkb .VIpgJd-yAWNEb-L4Nn5e-I9GLp .VIpgJd-yAWNEb-Z0Arqf-I9GLp input.AHmuwe,.VIpgJd-yAWNEb-L7lbkb .VIpgJd-yAWNEb-L4Nn5e-I9GLp .VIpgJd-yAWNEb-Z0Arqf-I9GLp input:active,.VIpgJd-yAWNEb-L7lbkb .VIpgJd-yAWNEb-L4Nn5e-I9GLp .VIpgJd-yAWNEb-Z0Arqf-I9GLp input:hover,.VIpgJd-yAWNEb-L7lbkb .VIpgJd-yAWNEb-L4Nn5e-I9GLp .VIpgJd-yAWNEb-Z0Arqf-I9GLp input .VIpgJd-yAWNEb-Z0Arqf-sFeBqf:focus,.VIpgJd-yAWNEb-L7lbkb .VIpgJd-yAWNEb-L4Nn5e-I9GLp .VIpgJd-yAWNEb-Z0Arqf-I9GLp input .VIpgJd-yAWNEb-Z0Arqf-sFeBqf.AHmuwe,.VIpgJd-yAWNEb-L7lbkb .VIpgJd-yAWNEb-L4Nn5e-I9GLp .VIpgJd-yAWNEb-Z0Arqf-I9GLp input .VIpgJd-yAWNEb-Z0Arqf-sFeBqf:active,.VIpgJd-yAWNEb-L7lbkb .VIpgJd-yAWNEb-L4Nn5e-I9GLp .VIpgJd-yAWNEb-Z0Arqf-I9GLp input .VIpgJd-yAWNEb-Z0Arqf-sFeBqf:hover{border-color:#3079ed}.VIpgJd-yAWNEb-L7lbkb .VIpgJd-yAWNEb-mrxPge{color:#999;font-family:arial,sans-serif}.VIpgJd-yAWNEb-L7lbkb .VIpgJd-yAWNEb-IFdKyd-W0vJo-fmcmS{color:#999;font-size:11px;font-family:arial,sans-serif;margin:15px 0 5px}.VIpgJd-yAWNEb-L7lbkb .VIpgJd-yAWNEb-IFdKyd-u0pjoe-fmcmS{color:#800;display:none;font-size:9pt}.VIpgJd-yAWNEb-VIpgJd-fmcmS-sn54Q{background-color:#c9d7f1;box-shadow:2px 2px 4px #99a;box-sizing:border-box;-webkit-box-sizing:border-box;-moz-box-sizing:border-box;position:relative}.VIpgJd-yAWNEb-L7lbkb .VIpgJd-yAWNEb-IFdKyd-xl07Ob .VIpgJd-yAWNEb-VIpgJd-xl07Ob{background:#fff;border:1px solid #ddd;box-shadow:0 2px 4px #99a;min-width:0;outline:none;padding:0;position:absolute;z-index:2000}.VIpgJd-yAWNEb-L7lbkb .VIpgJd-yAWNEb-IFdKyd-xl07Ob .VIpgJd-yAWNEb-VIpgJd-j7LFlb{cursor:pointer;padding:2px 5px 5px;margin-right:0;border-style:none}.VIpgJd-yAWNEb-L7lbkb .VIpgJd-yAWNEb-IFdKyd-xl07Ob .VIpgJd-yAWNEb-VIpgJd-j7LFlb:hover{background:#ddd}.VIpgJd-yAWNEb-L7lbkb .VIpgJd-yAWNEb-IFdKyd-xl07Ob .VIpgJd-yAWNEb-VIpgJd-j7LFlb h1{font-size:100%;font-weight:bold;margin:4px 0}.VIpgJd-yAWNEb-L7lbkb .VIpgJd-yAWNEb-IFdKyd-xl07Ob .VIpgJd-yAWNEb-VIpgJd-j7LFlb strong{color:#345aad}.VIpgJd-yAWNEb-L7lbkb .VIpgJd-yAWNEb-VIpgJd-eKm5Fc-hFsbo{text-align:right;position:absolute;right:0;left:auto}.VIpgJd-yAWNEb-L7lbkb .VIpgJd-yAWNEb-VIpgJd-j7LFlb-SIsrTd .VIpgJd-yAWNEb-VIpgJd-eKm5Fc-hFsbo{text-align:left;position:absolute;left:0;right:auto}.VIpgJd-yAWNEb-L7lbkb .VIpgJd-yAWNEb-yAWNEb-Vy2Aqc-fmcmS,.VIpgJd-yAWNEb-L7lbkb .VIpgJd-yAWNEb-TVLw9c-ppHlrf-sn54Q{background-color:#f1ea00;border-radius:4px;-webkit-border-radius:4px;-moz-border-radius:4px;box-shadow:rgba(0,0,0,.5) 3px 3px 4px;box-sizing:border-box;-webkit-box-sizing:border-box;-moz-box-sizing:border-box;color:#f1ea00;cursor:pointer;margin:-2px -2px -2px -3px;padding:2px 2px 2px 3px;position:relative}.VIpgJd-yAWNEb-L7lbkb .VIpgJd-yAWNEb-TVLw9c-ppHlrf-sn54Q{color:#222}.VIpgJd-yAWNEb-L7lbkb .VIpgJd-yAWNEb-yAWNEb-Vy2Aqc-pbTTYe{color:white;position:absolute!important}.VIpgJd-yAWNEb-L7lbkb .VIpgJd-yAWNEb-TVLw9c-ppHlrf,.VIpgJd-yAWNEb-L7lbkb .VIpgJd-yAWNEb-TVLw9c-ppHlrf .VIpgJd-yAWNEb-TVLw9c-ppHlrf-sn54Q{background-color:#c9d7f1;border-radius:4px 4px 0 0;-webkit-border-radius:4px 4px 0 0;-moz-border-radius:4px 4px 0 0;box-shadow:rgba(0,0,0,.5) 3px 3px 4px;box-sizing:border-box;-webkit-box-sizing:border-box;-moz-box-sizing:border-box;cursor:pointer;margin:-2px -2px -2px -3px;padding:2px 2px 3px 3px;position:relative}.VIpgJd-yAWNEb-L7lbkb span:focus{outline:none}.VIpgJd-yAWNEb-L7lbkb .VIpgJd-yAWNEb-TVLw9c-DyVDA{background-color:transparent;border:1px solid #4d90fe;border-radius:0;-webkit-border-radius:0;-moz-border-radius:0;margin:-2px;padding:1px}.VIpgJd-yAWNEb-L7lbkb .VIpgJd-yAWNEb-yAWNEb-TVLw9c-sn54Q-LzX3ef{border-left:2px solid red;margin-left:-2px}.VIpgJd-yAWNEb-L7lbkb .VIpgJd-yAWNEb-yAWNEb-TVLw9c-sn54Q-YIAiIb{border-right:2px solid red;margin-right:-2px}.VIpgJd-yAWNEb-L7lbkb .VIpgJd-yAWNEb-IFdKyd-YPqjbf{padding:2px}.VIpgJd-yAWNEb-L7lbkb .VIpgJd-yAWNEb-IFdKyd-YPqjbf-fmcmS{font-size:11px;padding:2px 2px 3px;margin:0;background-color:#fff;color:#333;border:1px solid #d9d9d9;border-top:1px solid #c0c0c0;display:inline-block;vertical-align:top;height:21px;box-sizing:border-box;-webkit-box-sizing:border-box;-moz-box-sizing:border-box;-webkit-border-radius:1px}.VIpgJd-yAWNEb-L7lbkb .VIpgJd-yAWNEb-IFdKyd-YPqjbf-fmcmS:hover{border:1px solid #b9b9b9;border-top:1px solid #a0a0a0;box-shadow:inset 0 1px 2px rgba(0,0,0,.1)}.VIpgJd-yAWNEb-L7lbkb .VIpgJd-yAWNEb-IFdKyd-YPqjbf-fmcmS:focus{box-shadow:inset 0 1px 2px rgba(0,0,0,.3);outline:none;border:1px solid #4d90fe}.VIpgJd-yAWNEb-L7lbkb .VIpgJd-yAWNEb-IFdKyd-YPqjbf-sFeBqf{font-size:11px;padding:2px 6px 3px;margin:0 0 0 2px;height:21px}.VIpgJd-yAWNEb-hvhgNd{font-family:"Google Sans",Arial,sans-serif}.VIpgJd-yAWNEb-hvhgNd .VIpgJd-yAWNEb-hvhgNd-l4eHX-i3jM8c{position:absolute;top:10px;left:14px}.VIpgJd-yAWNEb-hvhgNd .VIpgJd-yAWNEb-hvhgNd-l4eHX-SIsrTd{position:absolute;top:10px;right:14px}.VIpgJd-yAWNEb-hvhgNd .VIpgJd-yAWNEb-hvhgNd-k77Iif-i3jM8c,.VIpgJd-yAWNEb-hvhgNd .VIpgJd-yAWNEb-hvhgNd-k77Iif-SIsrTd{margin:16px;padding:0}.VIpgJd-yAWNEb-hvhgNd .VIpgJd-yAWNEb-hvhgNd-IuizWc{margin:0 0 0 36px;padding:0;color:#747775;font-size:14px;font-weight:500}.VIpgJd-yAWNEb-hvhgNd .VIpgJd-yAWNEb-hvhgNd-k77Iif-SIsrTd .VIpgJd-yAWNEb-hvhgNd-IuizWc{text-align:right;margin:0 36px 0 0}.VIpgJd-yAWNEb-hvhgNd .VIpgJd-yAWNEb-hvhgNd-axAV1{width:auto;padding:12px 0 0;color:#1f1f1f;font-size:16px;text-align:initial}.VIpgJd-yAWNEb-hvhgNd .VIpgJd-yAWNEb-hvhgNd-axAV1 .VIpgJd-yAWNEb-SIsrTd{text-align:right}.VIpgJd-yAWNEb-hvhgNd .VIpgJd-yAWNEb-hvhgNd-N7Eqid{border-radius:0 0 12px 12px;margin:0;background:#f1f4f9;position:relative;min-height:50px}.VIpgJd-yAWNEb-hvhgNd .VIpgJd-yAWNEb-hvhgNd-N7Eqid .VIpgJd-yAWNEb-SIsrTd{text-align:right}.VIpgJd-yAWNEb-hvhgNd .VIpgJd-yAWNEb-hvhgNd-N7Eqid-B7I4Od{display:inline-block;width:77%;padding:12px}.VIpgJd-yAWNEb-hvhgNd .VIpgJd-yAWNEb-hvhgNd-N7Eqid-B7I4Od .VIpgJd-yAWNEb-SIsrTd{text-align:right}.VIpgJd-yAWNEb-hvhgNd .VIpgJd-yAWNEb-hvhgNd-UTujCb{color:#1f1f1f;font-size:12px;font-weight:500}.VIpgJd-yAWNEb-hvhgNd .VIpgJd-yAWNEb-hvhgNd-N7Eqid-B7I4Od .VIpgJd-yAWNEb-SIsrTd .VIpgJd-yAWNEb-hvhgNd-UTujCb{text-align:right}.VIpgJd-yAWNEb-hvhgNd .VIpgJd-yAWNEb-hvhgNd-eO9mKe{color:#444746;font-size:12px;padding-top:4px}.VIpgJd-yAWNEb-hvhgNd .VIpgJd-yAWNEb-hvhgNd-N7Eqid-B7I4Od .VIpgJd-yAWNEb-SIsrTd .VIpgJd-yAWNEb-hvhgNd-eO9mKe{text-align:right}.VIpgJd-yAWNEb-hvhgNd .VIpgJd-yAWNEb-hvhgNd-xgov5{position:absolute;top:10px;right:5px}.VIpgJd-yAWNEb-hvhgNd .VIpgJd-yAWNEb-hvhgNd-xgov5 .VIpgJd-yAWNEb-SIsrTd{left:5px;right:auto}.VIpgJd-yAWNEb-hvhgNd .VIpgJd-yAWNEb-hvhgNd-THI6Vb{fill:#0b57d0}.VIpgJd-yAWNEb-hvhgNd .VIpgJd-yAWNEb-hvhgNd-bgm6sf{margin:-4px 2px 0 0;padding:2px 0 0;width:48px;height:48px;border:none;border-radius:24px;cursor:pointer;background:none}.VIpgJd-yAWNEb-hvhgNd .VIpgJd-yAWNEb-hvhgNd-bgm6sf:hover{background:#e8ebec}.VIpgJd-yAWNEb-hvhgNd .VIpgJd-yAWNEb-hvhgNd-aXYTce{display:none}sentinel{}</style><meta name="referrer" content="no-referrer"><style>.sf-hidden{display:none!important}</style><style>img[src="data:,"],source[src="data:,"]{display:none!important}</style><link id="res-style" rel="stylesheet" href="/res/dist/res/style.css" type="text/css">
</head>
<body>
<div id="book-container">
<h1>EDA 简史（第一部分）：DAC 和大爆炸</h1><h1>A Brief and Personal History of EDA, Part 1: DAC and the Big Bang</h1>
<p>
我可以从一开始就告诉你，不可能用几篇文章来概括 EDA 行业的完整历史。但是，我找不到任何有关该行业的全面历史，因此我利用多种来源以及我自己在许多 EDA 和 EDA 相关公司工作以及作为编辑报道 EDA 行业的经验来创建这个由 8 部分组成的文章系列。总有一天，有人会写一本关于 EDA 行业历史的书。目前，我提供从个人角度撰写的这一系列文章。
</p><p>
I can tell you from the start, it’s impossible to capture a comprehensive history of the EDA industry in a few articles. However, I can’t find any sort of comprehensive history for the industry, so I’ve used multiple sources plus my own experience working for many EDA and EDA-related companies and covering the EDA industry as an editor to create this 8-part article series. Someday, someone will write an entire book on the EDA industry’s history. For now, I offer this article series, written from a personal perspective.
</p>
<p>
很难确定一个行业的开始日期。以半导体为例。巴丁、布里顿和肖克利于 1947 年 12 月 16 日启动了第一个工作晶体管，但贝尔实验室直到 1948 年 6 月 30 日才向世界宣布这一事件，直到 1951 年才通过授权其晶体管专利来启动半导体行业。那么，半导体行业的起点在哪里呢？
</p><p>
It can be very hard to pinpoint a date when an industry starts. Take semiconductors for example. Bardeen, Brittain, and Shockley switched on the first working transistor on December 16, 1947, but Bell Labs didn’t announce the event to the world until June 30, 1948, and did not start the semiconductor industry by licensing its transistor patents until 1951. So, where do you mark the start of the semiconductor industry
</p>
<p>
1958 年 9 月 12 日，德州仪器公司的 Jack Kilby 使用混合组装技术制造了第一块集成电路原型。随后，Jean Hoerni 于 1957 年 12 月 1 日在仙童半导体公司的实验室笔记本中记录了他对平面制造工艺的想法，并于 1959 年 5 月 1 日申请了专利。1960 年 9 月 27 日，仙童半导体公司的 Jay Last 和他的团队基于 Hoerni 的平面工艺制造了第一块可工作的单片集成电路。60 多年来，我们一直在使用 Hoerni 平面工艺的更先进版本来制造集成电路。您认为集成电路行业的起点在哪里？
</p><p>
?Jack Kilby at Texas Instruments built the first prototype of an integrated circuit using a hybrid assembly technique on September 12, 1958. Then, Jean Hoerni entered his ideas for the planar manufacturing process into his lab notebook at Fairchild Semiconductor on December 1, 1957 and filed for a patent on May 1, 1959. Jay Last and his team at Fairchild Semiconductor powered up the first working monolithic IC based on Hoerni’s planar process on September 27, 1960. We’ve been using ever more advanced versions of Hoerni’s planar process to make ICs for more than 60 years. Where do you mark the start of the IC industry
</p>
<p>
与这些例子不同，我认为 EDA 行业始于一个非常具体的日期：1964 年 5 月 6 日。那天是第一届 SHARE（避免冗余工作协会）研讨会的开幕日，该研讨会在马萨诸塞州剑桥举行，由 Marie 和 Pasquale (Pat) Pistilli 组织。如果您从未听说过 SHARE 研讨会，您可能知道它的当代名称：设计自动化会议 (DAC)。
</p><p>
?Unlike these examples, I assert that the EDA industry started on a very specific date: May 6, 1964. That was the inaugural day of the first SHARE (Society to Help Avoid Redundant Effort) Workshop, held in Cambridge Massachusetts and organized by Marie and Pasquale (Pat) Pistilli. If you’ve never heard of the SHARE workshop, you may know it by its contemporary name: the Design Automation Conference (DAC).
</p>
<p>
20 世纪 50 年代末到 60 年代初，帕特·皮斯蒂利 (Pat Pistilli) 担任贝尔实验室团队的工程师，该团队正在为“护卫计划”开发一台新型实时计算机。“护卫计划”是一种反弹道导弹 (ABM) 系统，由美国陆军开发，用于保护美国的洲际弹道导弹设施免受多枚来袭核导弹的威胁。为了降低成本，“护卫计划”需要利用真正的核武器和诱饵在再入弹道上的细微差别来区分它们。为此，“护卫计划”需要一台非常快的计算机来分析来自其陆基相控阵雷达系统的大量信号，该系统可以同时跟踪多个目标。该计算机的估计所需速度为每秒 1000 万条指令 (MIPS)，由多处理器系统提供，每个处理器的运行速度为 1.5 MIPS。
</p><p>
During the late 1950s and early 1960s, Pat Pistilli was working as an engineer with the Bell Labs team that was developing a new real-time computer for the Safeguard Program, an anti-ballistic missile (ABM) system that was under development for the US Army to protect the ICBM installations in the US from the threat of multiple incoming nuclear missiles. To reduce costs, Safeguard needed to discriminate actual nuclear weapons from decoys by using their slight differences in re-entry ballistics to differentiate between the two. To do that, the Safeguard Program needed a very fast computer to analyze the myriad signals from its land-based, phased-array radar system, which could track multiple targets simultaneously. The computer’s estimated required speed was 10 million instructions per second (MIPS), to be supplied by a multiprocessor system, with each processor operating at 1.5 MIPS.
</p>
<p>
北达科他州卡瓦利尔县的 Stanley R. Mickelsen 安全防范综合体使用由地下发电厂（左）供电的相控阵雷达（右）。图片来源：国会图书馆 北达科他州卡瓦利尔县的 Stanley R. Mickelsen 安全防范综合体使用由地下发电厂（左）供电的相控阵雷达（右）。图片来源：国会图书馆 20 世纪 60 年代初，最大、最快的计算机都是由单个晶体管构建的。集成电路尚未成熟到可以用于系统的程度。安全防范计算机由小模块构建，每个模块包含三到四个分立晶体管。这些模块排列在 33×24 英寸的载板上，然后用绕线手工互连。这些载板插入冰箱大小的单元（称为框架）中，并通过背板互连。据 Pistilli 说，安全防范计算机的冰箱大小的框架占满了四个房间。 （贝尔实验室熟悉绕线施工技术，因为它在其电话交换局的机电纵横制交换机中使用这种类型的互连。事实上，贝尔实验室开发了这项技术，随后将绕线工具制造外包给了 Keller Tools。）
</p><p>
The Stanley R. Mickelsen Safeguard Complex in Cavalier County, North Dakota used a phased array radar (right) powered by an underground power plant (left). Image credit: Library of Congress The Stanley R. Mickelsen Safeguard Complex in Cavalier County, North Dakota used a phased array radar (right) powered by an underground power plant (left). Image credit: Library of Congress In the early 1960s, the biggest, fastest computers were being constructed from individual transistors. ICs had not yet matured to the point where they were being used in systems. The Safeguard computer was built with small modules, each incorporating three or four discrete transistors. The modules were arrayed on 33×24-inch carrier boards and then interconnected by hand with wire-wrap wires. These carrier boards were plugged into refrigerator-sized units called frames and interconnected over a backplane. The refrigerator-sized frames for the Safeguard computer filled four rooms, according to Pistilli. (Bell Labs was familiar with wrapped-wire construction techniques because it used this type of interconnect for the electromechanical crossbar switches in its telephone switching offices. In fact, Bell Labs developed the technology and subsequently outsourced the wire-wrap tool manufacture to Keller Tools.)
</p>
<p>
Safeguard 计算机项目的规模和复杂性促使 Pistilli 开发了一种自动化系统，用于在载板上布置（放置）大约 30 个不同的标准化晶体管模块并将它们互连。从概念上讲，这些模块类似于当今用于 ASIC 设计的标准单元。Pistilli 的系统（称为 BLADES（贝尔实验室设计系统））将模块放置在载卡上，并将绕线布线到各个模块。BLADES 将每个载板所需的设计、布局和调试时间从六个月缩短到一个月。由于存在控制布线方式的规则，BLADES 还包括一个早期的设计规则检查器。
</p><p>
The magnitude and complexity of the Safeguard computer project drove Pistilli to develop an automated system for laying out (placing) the 30 or so different standardized transistor modules on the carrier boards and interconnecting them. Conceptually, these modules resemble today’s standard cells used for ASIC design. Pistilli’s system – called BLADES (Bell LAbs DEsign System) – placed the modules on the carrier card and routed the Wire-Wrap wires to the individual modules. BLADES reduced the design, layout, and debug time required for each carrier board from six months to one. Because there were rules governing the way the wires could be routed, BLADES also included an early design rule checker.
</p>
<p>
BLADES 软件运行在基于管子的 IBM 704 计算机上，该计算机可以寻址 8096 个 36 位字的磁芯存储器，并配有 32 个磁带驱动器。当 Gardner Denver 开发出一种可以自动布线、切割、剥线和绕线的自动绕线机时，Pistilli 开发了一种控制器，使 BLADES 计算机能够使用自动 Gardner Denver 机器直接制造载板。载板的自动化生产将电路板的制造时间从一个月缩短到一天或两天。BLADES 显然是一种早期的 EDA 系统。
</p><p>
The BLADES software ran on a tube-based IBM 704 computer, which could address 8096 36-bit words of magnetic core memory and had 32 magnetic tape drives. When Gardner Denver developed an automated wire-wrap machine that could automatically route, cut, strip, and wrap wires, Pistilli developed a controller that allowed the BLADES computer to directly manufacture the carrier boards using the automated Gardner Denver machine. Automated production of the carrier boards reduced fabrication time for the boards from a month to a day or two. BLADES was clearly an early EDA system.
</p>
<p>
举办 EDA 会议的想法源于 Pistilli 与一位在 IBM 从事类似自动化工作的朋友一起喝酒。这位朋友名叫 Joe Behar，在 IBM 从事图形显示器工作。两人经常见面，并意识到与一大群同样在应对类似挑战的工程师会面会很有用。Pistilli 和 Behar 在 1962 年于迈阿密举行的 IEEE 研讨会上组织了一场“志趣相投”会议，这次会议非常成功，Pat 和 Marie Pistilli 于 1964 年资助了第一届 SHARE 研讨会。该研讨会吸引了 130 多名与会者，并获得了利润。到第三年，Pistilli 夫妇放弃了 SHARE 这个名字，该活动被称为 DAC。
</p><p>
The idea for an EDA conference resulted from Pistilli having a drink with a friend doing similar automation work at IBM. The friend’s name was Joe Behar, who was working on graphics displays at IBM. The two met regularly and realized it would be useful to meet with a larger group of engineers who were also working on similar challenges. Pistilli and Behar organized a Birds of a Feather session at a 1962 IEEE workshop held in Miami, which was successful enough for Pat and Marie Pistilli to underwrite the first SHARE Workshop in 1964. The workshop hosted more than 130 attendees and made a profit. By the third year, the Pistillis had dropped the name SHARE, and the event became known as DAC.
</p>
<p>
60 多年来，DAC 一直是开发或使用计算机解决电子行业设计和制造挑战的人们的大熔炉。最初，大型系统制造商和半导体制造商都在编写自己的软件，因为当时没有商业 EDA 行业。除了贝尔实验室和 IBM，许多大学也在进行重要的 EDA 软件开发，其中包括加州大学伯克利分校 (UC Berkeley)、加州大学圣地亚哥分校 (UCSD)、加州大学欧文分校 (UCI)、南加州大学 (USC)、卡内基梅隆大学、密歇根大学、麻省理工学院、德克萨斯大学奥斯汀分校和斯坦福大学，仅举几例。通用电气、英特尔、RCA 和德州仪器等规模已达到足够规模的半导体制造商也在开发自己的 EDA 软件工具，并成立了大型设计自动化部门来开发和维护这些工具。
</p><p>
For more than 60 years now, DAC has served as a melting pot for people developing or using computers to address design and manufacturing challenges in the electronics industry. Initially, large systems manufacturers and semiconductor makers were writing their own software because there was no commercial EDA industry. In addition to Bell Labs and IBM, significant EDA software development was occurring at many universities, including the University of California at Berkeley (UC Berkeley), the University of California at San Diego (UCSD), the University of California at Irvine (UCI), the University of Southern California (USC), Carnegie Mellon University, the University of Michigan, MIT, the University of Texas at Austin, and Stanford University, just to name a few. Semiconductor makers that had reached a sufficient size such as General Electric, Intel, RCA, and Texas Instruments were also developing their own EDA software tools, and they created large design automation departments to develop and maintain these tools.
</p>
<p>
例如，1974 年底，RCA 杂志《RCA 工程师》专门刊登了一期介绍该公司为 IC 和系统设计开发的 CAD 和 EDA 工具。这些工具包括：CRITIC（设计规则检查器）、PLOTS（CAD 美术语言）和 ALACARTE（美术计算机化输入系统）。
</p><p>
For example, at the end of 1974, RCA devoted an entire issue of “RCA Engineer” to the CAD and EDA tools developed at the company for IC and system design. These tools included: CRITIC – a design rule checker, PLOTS – a CAD artwork language, and ALACARTE – a computerized entry system for artwork.
</p>
<p>
在他的著作《从狂野西部到现代生活：半导体行业演进》中，沃利·莱因斯描述了德州仪器的设计自动化工作：“在德州仪器，我们认为内部 EDA 软件是竞争优势。德州仪器的 TTL 成功很大程度上来自于能够每周使用‘MIGS’系统自动生成掩模版来推出一个设计。其他半导体公司都有自己的 EDA 能力。”
</p><p>
In his book, “From Wild West to Modern Life: Semiconductor Industry Evolution,” Wally Rhines describes the design automation effort at Texas Instruments: “At TI, we considered our in-house EDA software to be a competitive differentiator. Much of the success of TTL for TI came from the ability to crank out one design per week with automated mask generation with the ‘MIGS’ system. Other semiconductor companies had their own EDA capability.”
</p>
<p>
这些不同组织的代表发现 DAC 是分享设计自动化理念并讨论这些理念优点的理想场所。一些更具创业精神的 DAC 与会者随后开始创办公司，为电子系统公司和半导体制造商提供商业 EDA 工具。商业 EDA 行业始于 20 世纪 60 年代，但直到 1984 年，即该活动创办 20 年后，DAC 才有正式的场所展示他们的产品。在 1986 年我第一次参加 DAC 时，会议执行委员会已经在讨论如何避免商业展览在仅仅两年后就将活动变成“马戏表演”。这是一次公开会议，我记得当时讨论非常激烈。
</p><p>
Representatives from these diverse organizations found DAC to be an ideal place to share ideas about design automation, and to argue the merits of these ideas. Some of the more entrepreneurial DAC attendees then started to found companies that offered commercial EDA tools to the electronic systems companies and to semiconductor makers. The commercial EDA industry started in the 1960s but would not have a formal place to display their wares at DAC until 1984, twenty years after the event was founded. At my first DAC in 1986, the conference’s executive committee was already discussing the challenge of not letting the commercial exhibits turn the event “into a circus” after just two years of accommodating the exhibits. It was an open meeting, and, as I recall, the discussion was heated.
</p>
<p>
Pistillis 夫妇终其一生都与 DAC 保持着密切联系。Pat Pistilli 分别于 1964 年、1965 年和 1966 年担任 DAC 主席，并在接下来的几年里协助举办了此次活动。1984 年，商业展览的加入让 Marie Pistilli 相信 DAC 已经足够大，需要全职的专业管理，因此 Pat Pistilli 从贝尔实验室退休，然后与 Marie 共同创立了 MP Associates。他们的公司管理 DAC 多年。Pistilli 夫妇于 2000 年从 MP Associates 退休。Marie Pistilli 于 2015 年在一次车祸中受伤后去世。Pat Pistilli 于 2020 年去世。今年是第 61 届 DAC，而 DAC 的诞生要归功于 Pistillis 夫妇。Marie 和 Pat Pistilli 可以被称为 EDA 行业的父母。
</p><p>
The Pistillis stayed close to DAC for the rest of their lives. Pat Pistilli chaired the conference in 1964, 1965, and 1966 and helped run the event in the following years. The addition of the commercial exhibits in 1984 convinced Marie Pistilli that DAC was now large enough to require full-time, professional management, so Pat Pistilli retired from Bell Labs and then co-founded MP Associates with Marie. Their company managed DAC for many years. The Pistillis retired from MP Associates in 2000. Marie Pistilli passed away in 2015 after being injured in an automobile accident. Pat Pistilli passed away in 2020. This year marks the 61st consecutive DAC, which owes its existence to the Pistillis. Together, Marie and Pat Pistilli can easily be called the parents of the EDA industry.
</p>
<p>
（注：Hall-Erickson 于 2018 年接管了 DAC 的展览部分的管理。）
</p><p>
(Note: Hall-Erickson took over management of the exhibit part of the DAC in 2018.)
</p>
<p>
参考
</p><p>
References
</p>
<p>
Alberto Sangiovanni-Vincentelli，《EDA 的潮流》，IEEE 计算机设计与测试，2003 年 11 月 - 12 月
</p><p>
Alberto Sangiovanni-Vincentelli, “The Tides of EDA,” IEEE Design &amp; Test of Computers, November–December 2003
</p>
<p>
Paul McLellan、Pat Pistilli：第一个细胞库、第一个计算机打印标签等等
</p><p>
Paul McLellan, Pat Pistilli: the first cell library, the first computer-printed label and more
</p>
<p>
Clive Maxfield 与 EDA 之父共饮啤酒
</p><p>
Clive Maxfield, Quaffing a beer with The Father of EDA
</p>
<p>
Bryon Moyer，可以做到：Pat Pistilli 展示如何解决问题
</p><p>
Bryon Moyer, Can Do: Pat Pistilli Shows How Problems are Solved
</p>
<p>
DAC '64：SHARE 设计自动化研讨会论文集
</p><p>
DAC ’64: Proceedings of the SHARE design automation workshop
</p>
<p>
RCA 工程师，1974/1975 年 12/1 月刊，第 20 卷，第 4 期
</p><p>
RCA Engineer, December/January, Volume 20, Number 4, 1974/1975
</p>
<p>
Wally Rhines，《从狂野西部到现代生活：半导体行业的发展》，SemiWiki LLC，2019 年
</p><p>
Wally Rhines, “From Wild West to Modern Life: Semiconductor Industry Evolution,” SemiWiki LLC, 2019
</p>
<p>
</p><p>
</p><h1>EDA 简史（第 2 部分）：Calma、Applicon、Computervision 和 CAD 时代</h1><h1>A Brief and Personal History of EDA, Part 2: Calma, Applicon, Computervision, and the CAD Era</h1>
<p></p>
<p>
商业 EDA 公司于 20 世纪 60 年代开始出现，并形成了某种趋势。在每一代更先进的 EDA 工具中，往往有三家公司占据主导地位。第一代 EDA 是数字化时代。计算机和数字化仪开始取代所有工程学科（包括电气和电子工程）中的绘图桌和机械绘图机。这个 CAD（计算机辅助设计或计算机辅助绘图）时代的主导 EDA 三巨头包括 Calma、Computervision 和 Applicon。
</p><p>
Commercial EDA companies started to appear in the 1960s, and a trend of sorts was set. In each new, more advanced generation of EDA tools, three companies tended to dominate. The first EDA generation was the era of digitization. Computers and digitizers started to displace drafting tables and mechanical drafting machines in all engineering disciplines including electrical and electronic engineering. The dominant EDA trio in this CAD (Computer Aided Design or Computer Aided Drafting) era consisted of Calma, Computervision, and Applicon.
</p>
<p>
在探究这三家先驱公司的历史之前，您首先需要了解 20 世纪 60 年代早期电子设计的状况。您一定见过大型工程办公室的照片，办公室里摆满了绘图桌和机械绘图机。虽然大多数照片代表了机械、航空和土木工程作业，设计了汽车、飞机和建筑物，但电子设计也大同小异。工程师首先会用自动铅笔和橡皮擦在大张牛皮纸上绘制框图或原理图，然后开始电子设计。之后，设计可能会变成印刷电路板，或者最终变成 IC。然后，电路板或 IC 布局设计师会将原理图设计转换为物理布局。
</p><p>
Before delving into the history of these three pioneering companies, it’s important that you understand the state of electronic design back in the early 1960s. You have no doubt seen photographs of large engineering bullpens filled with drafting tables and mechanical drafting machines. Although most of those photos represent mechanical, aeronautical, and civil engineering operations where cars, airplanes, and structures were designed, electronic design was similar. An engineer would start an electronic design by drawing a block diagram or a schematic on large sheets of vellum paper using a mechanical pencil and an eraser. From there, the design might become a printed circuit board or, eventually, an IC. The schematic design would then be converted into a physical layout by a circuit board or IC layout designer.
</p>
<p>
在 CAD 系统出现之前，多层电路板是通过使用黑色纸质皱纹胶带和预切粘合垫手工粘贴线路来开发的。Bishop Graphics 是这些布局材料的主要供应商。最终，Bishop Graphics 及其竞争对手开始为晶体管和 DIP IC 等流行元件制作图案。这些多焊盘图案有助于加快电路板设计速度，但这仍然是一个缓慢、容易出错的手动过程。（注：我在 20 世纪 60 年代和 70 年代初的高中时代使用这些产品设计电路板。）手工粘贴的电路板很独特。这些电路板上通常没有直线电路走线，只有弯曲的走线。
</p><p>
Before CAD systems appeared, multi-layer circuit boards would be developed by hand-taping the traces using black paper crepe tape and pre-cut adhesive pads. Bishop Graphics was a major supplier of these layout materials. Eventually, Bishop Graphics and its competitors started to produce patterns for popular components such as transistors and DIP ICs. These multi-pad patterns helped to speed board design, but it was still a slow, error-prone, manual process. (Note: I used these products to design circuit boards in high school during the 1960s and early 1970s.) Hand-taped boards are distinctive. There are usually no straight circuit traces on these boards, just curved ones.
</p>
<p>
IC 设计需要更高的精度才能制作出光罩布局。IC 布局人员擅长从一种称为剥离涂层的材料上切割出光罩设计。剥离涂层薄膜最著名的品牌是 Ulano Corp 的 Rubylith，它在商业图形行业非常受欢迎，而这个行业在 20 世纪 60 年代比芯片制造行业规模大得多。
</p><p>
IC designs required more precision to produce the photographic mask layouts. IC layout people became adept at cutting mask designs from a material called peel coat. The most famous brand of peel-coat film was Ulano Corp’s Rubylith, which had become quite popular in the commercial graphics industry, a much larger industry than chipmaking back in the 1960s.
</p>
<p>
IC 掩模设计师能够熟练地切割和剥离 Rubylith 片，以制作放大的光刻掩模，然后将其光学缩小到真实大小以用于 IC 制造。切割 Rubylith 时，需要稳定的手和高度集中的注意力才能挥动 X-Acto 刀。与电路板层的图案制作一样，IC 掩模制作是一个缓​​慢、容易出错的手动过程。幸运的是，在 20 世纪 60 年代，IC 只需要很少的掩模。然而，随着 IC 变得越来越大，掩模层的数量越来越多，整个过程自动化的压力越来越大。电路板制造也是如此。
</p><p>
IC mask designers became proficient in cutting and peeling sheets of Rubylith to produce enlarged photolithographic masks, which were then optically reduced to life-size for IC fabrication. It took a steady hand and intense concentration to wield the X-Acto knife while cutting Rubylith. Like patternmaking for circuit-board layers, IC mask-making was a slow, error-prone, manual process. Fortunately, back in the 1960s, ICs needed very few masks. However, as ICs became larger and the number of mask layers increased, there was growing pressure to automate the entire process. The same was true for circuit board fabrication.
</p>
<p>
一名技术人员正在对 Rubylith 掩模进行校正。图片来源：美国国家档案馆 一名技术人员正在对 Rubylith 掩模进行校正。图片来源：美国国家档案馆 从手动到自动化掩模制作的转变的第一步是将手绘掩模数字化，然后使用数字化文件驱动光刻机，光刻机将数字化图案直接写入胶片上。
</p><p>
A technician makes a correction to a Rubylith mask. Image credit: US National Archives A technician makes a correction to a Rubylith mask. Image credit: US National Archives The first phase in the conversion from manual to automated mask making was to digitize the hand-drawn masks and then use the digitized files to drive a photoplotter, which would write the digitized patterns directly on photographic film.
</p>
<p>
卡尔玛
</p><p>
Calma
</p>
<p>
第一家提供此类系统的公司是 Calma，该公司由 Ron Cone、Calvin 和 Irma Louise Hefte 以及 Jim Lambert 于 1964 年创立。Calma 的第一款产品是一款大型平板数字化仪，可以将图纸或其他片材中的数据数字化。这些数字化仪用于从地图制作到印刷电路板和集成电路制造等多种应用。Calma 数字化仪使用受限制的光标，该光标通过 X 和 Y 电缆固定在数字化表面上。由于 X 轴和 Y 轴可以独立锁定，因此 Calma 数字化仪特别适用于数字化印刷电路和半导体设计，因为它们可以轻松绘制水平和垂直直线。这些数字化仪会将数字化的坐标输出到穿孔卡或磁带上进行存储。
</p><p>
The first company to offer such a system was Calma, which was founded in 1964 by Ron Cone, Calvin and Irma Louise Hefte, and Jim Lambert. Calma’s first product was a large flatbed digitizer that could digitize data from drawings or other sheet material. These digitizers were used in multiple applications from mapmaking to printed-circuit board and integrated circuit manufacturing. The Calma digitizer used a restrained cursor, which was held against the digitizing surface with X and Y cables. Because the X and Y axes could be locked independently, Calma digitizers were particularly applicable to digitizing printed circuit and semiconductor designs because they easily drew horizontal and vertical straight lines. These digitizers would output the digitized coordinates to punched cards or magnetic tape for storage.
</p>
<p>
最初，Calma 数字化仪基于使用硬连线逻辑的专有电子设备。（对于微处理器来说还为时过早。）Calma 随后基于 16 位 Data General Nova 1200 小型计算机为数字化仪开发了一种新控制器。与早期的硬连线数字化仪一样，计算机化数字化仪会将数据输出到穿孔卡或磁带上。高端设备将数据存储在硬盘上。然后，在 1969 年中期，Calma 聘请了 Joe Sukonick，他为 Nova 1200 小型计算机开发了附加软件，将数字化仪转变为交互式图形系统。他开发的系统于 1971 年问世，被称为图形数据站或 GDS。与当时的大多数系统一样，Calma 的 GDS 通过使用 Tektronix 存储管显示器增加了图形交互性。
</p><p>
Initially, Calma digitizers were based on proprietary electronics using hardwired logic. (It was too early for microprocessors.) Calma then developed a new controller for the digitizer based on the 16-bit Data General Nova 1200 minicomputer. As with the earlier hardwired digitizers, the computerized digitizer would output data to punched cards or magnetic tape. High-end units stored data on hard disks. Then, in mid-1969, Calma hired Joe Sukonick, who developed additional software for the Nova 1200 minicomputer that transformed the digitizer into an interactive graphic system. The system he developed appeared in 1971 and was called the Graphic Data Station or GDS. Like most systems of the day, Calma’s GDS added graphical interactivity by using a Tektronix storage tube display.
</p>
<p>
在最近对 LinkedIn 上关于芯片设计早期的帖子的评论中，LeadIC Design Canada 首席战略官兼《CMOS IC 布局：概念、方法和工具》一书的作者 Dan Clein 回忆了 1984 年他在摩托罗拉半导体公司的日子，当时 Calma CAD 系统用于 IC 设计。当时，Clein 使用彩色铅笔、半透明塑料 Mylar 片和 Calma 数字化系统来开发各种 IC 掩模层。他用红色铅笔表示多晶硅 FET 栅极层，黄色铅笔表示扩散掩模层，绿色铅笔表示 P+ 离子注入层，紫色铅笔表示 n 阱扩散，蓝色铅笔表示单金属掩模层，黑色铅笔表示接触切口。除紫色外，这些都是第 64 页描述的颜色，并用于在开创性的 Mead-Conway 著作《VLSI 系统简介》中的彩色板图像上说明 IC 层。
</p><p>
In a recent comment to a LinkedIn post about the early days of chip design, Dan Clein, Chief Strategy Officer at LeadIC Design Canada and author of the book “CMOS IC Layout: Concepts, Methodologies, and Tools,” reminisced about his days at Motorola Semiconductor back in 1984 when Calma CAD systems were used for IC design. Back then, Clein used colored pencils, translucent plastic Mylar sheets, and Calma digitizing systems to develop the various IC mask layers. He used red pencils for the polysilicon FET gate layer, yellow for the diffusion mask layer, green for the P+ ion implant layer, purple for n-well diffusions, blue for the single metal mask layer, and black for contact cuts. Except for purple, these are the same colors described on page 64 and used to illustrate IC layers on the color plate images in the groundbreaking Mead-Conway book “Introduction to VLSI Systems.”
</p>
<p>
Clein 在一张大型背光灯桌上工作，使用三角尺和三种不同的比例尺，使特征缩放更加容易。绘图比例为 1000 倍，因此图纸上的一毫米代表最终 IC 掩模上的一微米。这是一个完全手动的设计过程，因此有很多错误和重绘线条。Clein 使用可充电电动橡皮擦来帮助纠正错误并进行 ECO 更改。完成并检查图纸后，每张 Mylar 纸都使用 Calma 系统手工数字化。
</p><p>
Clein worked on a large, backlit light table using a triangular rule with three different scales that made feature scaling easier. The drafting scale was 1000x, so one millimeter on the drawing represented one micron on the final IC mask. It was a completely manual design process, so there were plenty of mistakes and redrawn lines. Clein used a rechargeable electric eraser to help fix mistakes and make ECO changes. When the drawings were finished and checked, each Mylar sheet was digitized by hand with a Calma system.
</p>
<p>
（作者注：20 世纪 70 年代中期，我在惠普公司使用了相同的设计技术来定义电路板的掩模层。）
</p><p>
(Author’s note: I used the same design techniques to define mask layers for circuit boards at Hewlett-Packard in the mid-1970s.)
</p>
<p>
Calma 在 20 世纪 70 年代稳步发展，并于 1978 年被联合电信收购。（如今，联合电信被称为无线电话运营商 Sprint。）仅仅 30 个月后，通用电气 (GE) 从联合电信手中收购了 Calma。GE 将 Calma 的重点放在机械工程师的 CAD 系统上，公司的电子业务开始下滑。20 世纪 80 年代，Daisy、Mentor Graphics 和 Valid 等公司推出了下一代 CAE（计算机辅助工程系统）。Calma 未能从 CAD 过渡到 CAE，在电子领域失去了发展势头。1988 年，GE 将 Calma 的电子业务出售给了 Valid Logic。
</p><p>
Calma grew steadily through the 1970s and was acquired by United Telecommunications in 1978. (These days, United Telecommunications is known as Sprint, the wireless telephone carrier.) Just 30 months later, General Electric (GE) bought Calma from United Telecommunications. GE focused Calma on CAD systems for mechanical engineers, and the company’s electronics business started to slip. The 1980s would see the rise of next-generation CAE (computer aided engineering systems) from Daisy, Mentor Graphics, and Valid Logic. Calma didn’t make the transition from CAD to CAE and lost its momentum in the electronics arena. In 1988, GE sold Calma’s electronics business to Valid Logic.
</p>
<p>
尽管该公司被出售，其产品也逐渐淡出市场，但 Calma 从未真正从电子领域消失。原始 GDS 系统的数据格式及其继任者 GDS II（于 1978 年推出）的数据格式仍然存在，并且仍然是 IC 行业用于定义 IC 掩模集层的标准数据库格式。GDS II 文件是整个 IC EDA 行业所基于的基石交换标准之一。
</p><p>
Although the company was sold and its products faded from the market, Calma never really disappeared from the electronics scene. The data format of the original GDS system and that of its successor, GDS II, introduced in 1978, lives on and remains the standard database format used by the IC industry to define IC mask set layers. GDS II files are one of the bedrock interchange standards upon which the entire IC EDA industry is based.
</p>
<p>
应用程序图标
</p><p>
Applicon
</p>
<p>
Applicon 是三大 CAD 公司中成立较晚的一家。一群程序员——Gary Hornbuckle、Fontaine Richardson、Richard Spann 和 Harry Lee——正在麻省理工学院林肯实验室研究高级交互式图形，他们认为这项技术可以为新公司奠定良好的基础。最初，他们将公司命名为 Analytics, Inc。然而，“Analytics”这个名字已经被占用，因此创始人发明了一个新名字：Applicon。
</p><p>
Applicon was the next of the big three CAD companies to be founded. A group of programmers – Gary Hornbuckle, Fontaine Richardson, Richard Spann, and Harry Lee – were working on advanced interactive graphics at MIT’s Lincoln Laboratory, and they decided the technology would make a fine foundation for a new company. Initially, they named their company Analytics, Inc. However, the name “Analytics” was taken, so the founders invented the new name: Applicon.
</p>
<p>
林肯实验室的部分工作是开发使用触控笔在平板电脑上输入命令的手势。这种命令输入形式成为 Applicon 产品的决定性特征之一。通用电气是早期投资者，最终拥有该公司 28% 的股份。最初，该公司瞄准印刷电路板和集成电路设计。早期系统基于 IBM 的 1130 计算机，并使用来自麻省理工学院衍生公司 Computek 的带有存储管显示器、键盘和平板电脑的交互式终端。Applicon 选择 IBM 1130 计算机是因为它可以租赁，并且 Applicon 认为避免最初的硬件购买会在某些销售情况下有所帮助。然而，在仅销售少量基于 IBM 的系统后，Applicon 就改用了数字设备公司 (DEC) PDP-11 小型计算机。该公司数十年来一直与 DEC 合作。
</p><p>
Part of the work done at Lincoln Labs was the development of command gestures entered on a tablet with a stylus. This form of command entry became one of the defining characteristics of Applicon’s products. GE was an early investor and eventually owned 28% of the company. Initially, the company targeted printed-circuit boards and integrated circuit designs. Early systems were based on IBM’s 1130 computer and used interactive terminals with a storage-tube display, keyboard and tablet from an MIT spinoff named Computek. Applicon selected the IBM 1130 computer because it could be leased, and Applicon thought that avoiding the initial hardware purchase would help in some sales situations. However, Applicon switched to the Digital Equipment Corporation (DEC) PDP-11 minicomputer after selling only a handful of the IBM-based systems. The company stuck with DEC for decades.
</p>
<p>
与专注于向企业制图部门销售系统的 Calma 和 Computervision 不同，Applicon 专注于研发实验室的设计部门。Applicon 还与竞争对手不同，它提供了 Tektronix 存储管显示器和光栅显示器的组合，这些显示器基于 Applicon 自己的高性能 32 位图形处理器，该处理器基于位片技术，独立于系统的中央处理器处理图形任务。到 1981 年，该公司 90% 以上的终端出货量都是光栅设备。Applicon 还在 1977 年设计并制造了自己的大幅面喷墨彩色绘图仪。绘图仪不是在线设备。它由磁带驱动器供电。
</p><p>
Unlike Calma and Computervision, which focused on selling systems to corporate drafting departments, Applicon focused on design departments in R&amp;D labs. In another departure from its competitors, Applicon offered a mix of Tektronix storage-tube displays and raster displays based on Applicon’s own high-performance, 32-bit graphics processor based on bit-slice technology, which handled graphic tasks independently of the system’s central processor. By 1981, more than 90% of the company’s terminal shipments were raster devices. Applicon also designed and manufactured its own large-format, ink-jet color plotter in 1977. The plotter was not an on-line device. It was fed by a magnetic tape drive.
</p>
<p>
到 1980 年，Applicon 已经开发出了机械 CAD 软件，例如实体建模包。该公司最强大的市场仍然是电子设计，但未来销售潜力最大的似乎是机械 CAD 系统，因此 Applicon 专注于软件开发。Applicon 于 1980 年 7 月 22 日上市。在 Applicon 公开募股之前，通用电气提出收购其不拥有的该公司剩余 72% 的股份，但该提议遭到拒绝。通用电气随后开始寻找另一家 CAD/CAM 供应商并收购了 Calma。仅仅 14 个月后，斯伦贝谢以全股票交易的方式收购了 Applicon。然后，在 1985 年，斯伦贝谢将 Applicon 与专门从事数控软件的 MDSI 合并。与此同时，斯伦贝谢将 Applicon 的电子业务拆分出来，并将其分配给斯伦贝谢公司结构中的另一个名为 Factron 的实体，该实体制造电子测试设备。结果，Applicon 的电子业务萎缩了。
</p><p>
By 1980, Applicon had developed mechanical CAD software such as solids modeling packages. The company’s strongest market was still electronic design, but the greatest potential for future sales appeared to be mechanical CAD systems, and Applicon focused its software development accordingly. Applicon went public on July 22, 1980. Prior to Applicon’s public offering, General Electric offered to buy the remaining 72% of the company that it did not own, but the offer was rejected. GE then went shopping for another CAD/CAM vendor and acquired Calma. Just 14 months later, Schlumberger acquired Applicon in an all-stock transaction. Then, in 1985, Schlumberger merged Applicon with MDSI, which specialized in numerical control software. At the same time, Schlumberger split off Applicon’s electronics business and assigned it to another entity within the Schlumberger corporate structure named Factron, which made electronic test equipment. As a result, Applicon’s electronics business withered.
</p>
<p>
斯伦贝谢于 1986 年推翻了这一决定，但损失已经造成。电子设计应用已从公司的主要产品中消失，只占销售额的 10% 左右。Applicon 现在基本上是一家机械 CAD 公司。到 1993 年，斯伦贝谢似乎已经厌倦了 Applicon，并将其出售给 Alec Gores，他是私募股权集团 Gores Enterprises（现称为 Gores Group）的首席执行官，该集团专门收购大型公司的子公司技术相关公司，削减员工和管理费用，并专注于对现有客户的销售。到 1999 年，Gore 将 Applicon 的剩余部分出售给 Unigraphics Solutions。那时，Applicon 的收入主要来自软件维护。
</p><p>
Schlumberger reversed this decision in 1986, but the damage had been done. Electronic design applications had gone from the company’s main product offering to around 10% of sales. Applicon was now basically a mechanical CAD company. By 1993, Schlumberger seems to have tired of Applicon and sold it to Alec Gores, the CEO of a private equity group called Gores Enterprises (now called the Gores Group), which specialized in acquiring technology-related companies that were subsidiaries of larger companies, paring down the staff and overhead expenses, and focusing on sales to existing customers. By 1999, Gore sold what was left of Applicon to Unigraphics Solutions. At that point, Applicon’s revenue came primarily from software maintenance.
</p>
<p>
计算机视觉
</p><p>
Computervision
</p>
<p>
20 世纪 40 年代，菲利普·维勒斯逃离了纳粹占领的法国，经加拿大来到美国。在哈佛大学获得学士学位，在麻省理工学院获得机械工程硕士学位后，他在通用电气的管理培训项目中工作了几年。之后，他先后在 Perkin Elmer、Barnes Engineering、Singer-General Precision 的 Link Division 和波士顿的 Concord Control 工作。1969 年，维勒斯与马丁·艾伦 (Martin Allen) 共同创立了 Computervision，马丁·艾伦曾是维勒斯在 Singer 的老板。艾伦除了在 Singer 工作外，还曾在 TRW 和 Martin-Marietta 工作过。
</p><p>
Philippe Villers escaped Nazi-occupied France in the 1940s and came to the United States through Canada. After earning an undergraduate degree from Harvard and an MSME degree from MIT, he spent a few years in GE’s management training program. He then worked for Perkin Elmer, Barnes Engineering, the Link Division of Singer-General Precision, and Concord Control in Boston. In 1969, Villers founded Computervision with Martin Allen, who had been Villers’s boss at Singer. Allen had worked for TRW and Martin-Marietta in addition to Singer.
</p>
<p>
Villers 和 Allen 计划进入 CAD 市场，专门针对电子市场，但公司在开发 CAD 产品时需要立即获得收入，因此 Villers 设计了一款自动掩模对准器，出售给半导体行业。他从早期进入新兴半导体设备行业的 Kulicke &amp; Soffa 购买了手动掩模对准器，并添加了机械驱动机构和控制电子设备，将对准器转换为自动化使用。Computervision 的 Autolign 很快成为公司的畅销产品，并成为几年来的重要收入来源。
</p><p>
Villers and Allen planned to enter the CAD market, aiming specifically at the electronics market, but the company needed immediate income while the CAD products were being developed, so Villers designed an automatic mask aligner to sell to the semiconductor industry. He purchased manual mask aligners from Kulicke &amp; Soffa, an early entrant in the nascent semiconductor equipment industry, and added mechanical drive mechanisms and control electronics to convert the aligners to automated use. Computervision’s Autolign quickly became a best seller for the company and was a significant revenue source for several years.
</p>
<p>
该公司将其首款 CAD 产品 CADDS-1（计算机视觉自动设计和绘图系统）瞄准印刷电路和通用 2D 绘图市场。CADDS-2 增加了 IC 设计功能。尽管该公司的初衷是将其 CAD 系统建立在计算机分时系统的基础上，但当时的 300 波特电信系统根本不支持交互式设计。CADDS-1 和 CADDS-2 在 16 位 Data General Nova 1200 小型计算机上运行，​​并使用 16 位数据库进行设计，这很快就达到了极限。
</p><p>
The company aimed its first CAD product, named CADDS-1 (Computervison Automated Design and Drafting System), at the printed circuit and general 2D drafting markets. CADDS-2 added capabilities for IC design. Although the company’s original intent was to base its CAD systems on computer timeshare systems, the 300-baud telecommunications systems of the day would simply not support interactive design. CADDS-1 and -2 ran on 16-bit Data General Nova 1200 minicomputers and used a 16-bit database for designs, which quickly reached its limits.
</p>
<p>
与当时的大多数 CAD 系统一样，CADDS 系统使用 Tektronix 存储管显示器。CADDS-2/VLSI 于 20 世纪 70 年代末推出，基于在 Computervision 的 CGP-100 图形数据处理器上运行的 32 位数据库，该处理器主要基于 Data General 的 Nova 架构，但具有扩展的内存寻址和附加的图形指令。Data General 对 Computervision 盗版其小型计算机架构并不感到兴奋。
</p><p>
Like most CAD systems of this era, the CADDS systems used Tektronix storage-tube displays. CADDS-2/VLSI, introduced in the late 1970s, was based on a 32-bit database running on Computervision’s CGP-100 graphics data processor, which was heavily based on Data General’s Nova architecture but with expanded memory addressing and additional graphics instructions. Data General was not thrilled by having Computervision bootleg its minicomputer architecture.
</p>
<p>
1979 年左右的 Computervision CADDS-3 系统。图片来源：Arnold Reinhold 1979 年左右的 Computervision CADDS-3 系统。图片来源：Arnold Reinhold
</p><p>
Computervision CADDS-3 system circa 1979. Image credit: Arnold Reinhold Computervision CADDS-3 system circa 1979. Image credit: Arnold Reinhold
</p>
<p>
CADDS-3 专注于 3D 机械设计，公司开始对电子市场失去兴趣。1981 年 1 月，维勒斯的两个新创业计划被拒绝后，他离开了公司。其中一个计划是开发一种低成本系统，将计算机和终端整合成一个集成系统。今天，我们称这些系统为系统工程工作站，它们在 20 世纪 80 年代成为一门大生意。维勒斯的另一个计划是将 Computervision 带入机器人和人工视觉市场。离开 Computervision 后，维勒斯创立了一家名为 Automatix 的公司，进入这两个市场。
</p><p>
CADDS-3 focused on 3D mechanical design, and the company started to lose interest in the electronics markets. Villers left the company in January 1981 after two of his new venture proposals were rejected. One of those proposals was for a low-cost system that combined the computer and terminal into a single integrated system. Today, we call those systems engineering workstations, and they would become a huge business in the 1980s. Villers’ other proposal had been to take Computervision into the robotics and artificial vision markets. After he left Computervision, Villers founded a company named Automatix, which entered those two markets.
</p>
<p>
最终，Computervision 采用了 Sun 工作站并终止了其计算机制造业务。到 20 世纪 80 年代末，Computervision 已将重点放在机械和 AEC（建筑、工程和土木工程）市场。Prime Computer 于 1988 年收购了 Computervision，但该公司早在几年前就不再是电子市场的一股力量。
</p><p>
Eventually, Computervision would adopt Sun workstations and end its computer manufacturing efforts. By the late 1980s, Computervision was firmly focused on mechanical and AEC (architectural, engineering, and civil or construction) markets. Prime Computer acquired Computervision in 1988, but the company had ceased to be a force in the electronics market years before.
</p>
<p>
相反，三家新公司正在奋力前行。它们不是 CAD 公司，因为电子行业现在需要的设计支持比计算机辅助绘图所能提供的更多。该行业需要 CAE（计算机辅助工程）系统来提高生产力，这些系统是根据开始开发复杂多层电路板、定制 IC 和门阵列的电子工程师的需求量身定制的。20 世纪 80 年代，三家新公司崛起，引领这个蓬勃发展的新市场，我将在本系列的第 3 部分中讨论。
</p><p>
Instead, three new companies were forging ahead. These were not CAD companies because the electronics industry now needed more design support than computer-aided drafting could provide. The industry needed a productivity boost from CAE (computer-aided engineering) systems, which were tailored to the needs of electronic engineers who were beginning to develop complex multi-layer circuit boards, custom ICs, and gate arrays. The 1980s saw the rise of three new companies to lead this exploding new market, which I’ll discuss in Part 3 of this series.
</p>
<p>
参考
</p><p>
References
</p>
<p>
David E. Weisberg，《工程设计革命》，2008 年
</p><p>
David E. Weisberg, The Engineering Design Revolution, 2008
</p>
<p>
Carver Mead 和 Lynn Conway，《VLSI 系统简介》，Addison-Wesley，1979 年
</p><p>
Carver Mead and Lynn Conway, “Introduction to VLSI Systems,” Addison-Wesley, 1979
</p>
<p>
致谢
</p><p>
Acknowledgement
</p>
<p>
如果没有 David E Weisberg 667 页著作《工程设计革命》的细致研究，本文就不可能完成。Weisberg 于 2018 年去世，但他的书已在此转载。Weisberg 的书内容丰富，包含许多 CAD 公司的条目，包括我在 1980 年至 1982 年期间工作的 Auto-trol。
</p><p>
This article would have been impossible without the meticulous research in David E Weisberg’s 667-page book, The Engineering Design Revolution. Weisberg passed away in 2018, but his book has been reproduced here. Weisberg’s book is encyclopedic and contains entries for many CAD companies including Auto-trol, where I worked from 1980-1982.
</p>
<p>
奉献
</p><p>
Dedication
</p>
<p>
我将本文献给我的第一位导师罗伯特·鲍尔，他在高中花了三年时间教我起草技巧。每个人都应该有幸向鲍勃·鲍尔这样的导师学习。
</p><p>
I dedicate this article to my first mentor, Robert Bauer, who spent three years teaching me drafting skills in high school. Everyone should have the privilege of learning from a mentor like Bob Bauer.
</p>
<p>
</p><p>
</p><h1>EDA 简史（第三部分）：Daisy、Valid 和 Mentor Graphics – CAE 时代</h1><h1>A Brief and Personal History of EDA, Part 3: Daisy, Valid, and Mentor Graphics – The CAE Era</h1>
<p></p>
<p>
到 20 世纪 70 年代末，包括 Calma、Applicon 和 Computervision 在内的领先 CAD 公司开始对电子市场失去兴趣，转而转向机械 CAD。这种缺乏兴趣很可能反映了电子和半导体公司对高效绘图系统以外的其他东西的需求。CAD 系统生成的图纸完全能够为电路板和 IC 制作光掩模，但这些系统理解多边形。它们无法理解这些多边形所代表的电子器件。CAD 系统可能知道 14 针和 40 针 DIP 之间的区别，但它们不知道什么是 NAND 门、微处理器或 DRAM。
</p><p>
By the end of the 1970s, the leading CAD companies, including Calma, Applicon, and Computervision had started to lose interest in the electronics market and turned to mechanical CAD. Quite possibly, this lack of interest reflected the demand by electronics and semiconductor companies for something more than efficient drafting systems. The drawings produced by CAD systems were fully capable of producing photomasks for circuit boards and ICs, but these systems understood polygons. They had no comprehension of the electronics these polygons represented. CAD systems might know the difference between a 14- and a 40-pin DIP, but they did not know what a NAND gate, a microprocessor, or a DRAM were.
</p>
<p>
随后，1979 年，加州理工学院 (Caltech) 的 Carver Mead 教授和施乐 PARC 的 Lynn Conway 给电子行业带来了一枚重磅炸弹。这枚重磅炸弹就是出版了一本名为《VLSI 系统简介》的教科书，俗称“Mead 和 Conway”。这本教科书介绍了一种结构化的 IC 设计方法，该方法基于 Mead 自 1970 年以来在加州理工学院教授的 MOS IC 设计课程，并结合了 Conway 的许多实际贡献。
</p><p>
Then, in 1979, Professor Carver Mead at the California Institute of Technology (Caltech) and Lynn Conway at Xerox PARC dropped a bombshell on the electronics industry. The bombshell was publishing a textbook titled Introduction to VLSI Systems, commonly known as “Mead and Conway.” The textbook presented a structured IC design methodology that was based on MOS IC design classes that Mead had taught at Caltech starting in 1970, coupled with many practical contributions by Conway.
</p>
<p>
1976 年，施乐 PARC 邀请米德教授为期三天、内容高度精简的课程。1973 年加入 PARC 的林恩·康威 (Lynn Conway) 当时也在场。在加入 PARC 之前，康威曾在 IBM 和 Memorex 开发计算机架构。她接受了米德的理念，开发了可扩展的设计规则和开发 VLSI IC 的正式方法，并创建了一种多项目芯片 (MPC) 方法，用于将多个设计放在一个晶圆上，以降低 IC 原型制作的成本。
</p><p>
In 1976, Xerox PARC invited Mead to teach a highly compressed, 3-day version of his course. Lynn Conway, who’d joined PARC in 1973, was in the audience. Before joining PARC, Conway developed computer architectures at IBM and Memorex. She latched onto Mead’s ideas, developed scalable design rules and a formal methodology for developing VLSI ICs, and created a multiproject chip (MPC) methodology for putting multiple designs on one wafer to reduce the cost of IC prototyping.
</p>
<p>
1976 年初，施乐 PARC 和加州理工学院发起了一项合作研究项目，以探索更简单的硅片系统设计方法。加州理工学院的米德和 PARC 的康威加入了该项目。米德向 PARC 教授 MOS 设计，康威则向米德教授计算机架构和设计。加州理工学院硅结构项目的其他企业合作伙伴包括 IBM、英特尔、数字设备公司和惠普。此次合作最重要的成果就是米德-康威 VLSI 设计方法。米德于 1976 年在 PARC 发表演讲后不久，道格·费尔贝恩就开始为康威工作。费尔贝恩在他的口述历史中描述了当时发生的事情：
</p><p>
In early 1976, Xerox PARC and Caltech initiated a collaborative research project to explore easier ways to design systems in silicon. Caltech’s Mead and PARC’s Conway joined the project. Mead taught PARC about MOS design, and Conway taught Mead about computer architecture and design. Other corporate partners in the Caltech Silicon Structures Project included IBM, Intel, Digital Equipment Corp, and Hewlett-Packard. The most important result of this collaboration became known as the Mead-Conway methodology for VLSI design. Doug Fairbairn started working for Conway shortly after Mead’s 1976 presentation at PARC. In his oral history, Fairbairn describes what happened:
</p>
<p>
“因此，在 1976 年至 1978 年期间，我主要与 Lynn [Conway] 合作，帮助改进这种方法，找出哪些可行，哪些不可行，设计芯片，制造芯片，弄清楚如何制作掩模，如何制作多项目芯片。另一个人，Alan Bell 当时加入了。因此，Lynn [Conway] 开始围绕整个活动建立一个真正的团队。然后就在那里，我不知道他们具体是什么时候开始的，但 Lynn 和 Carver 都开始合作撰写《VLSI 系统简介》一书。
</p><p>
“So, during the ’76 to ’78 timeframe, I was mainly working with Lynn [Conway] and helping to refine this methodology and figure out what works and what doesn’t, designing chips, getting them fabricated, figuring out how you’re going to make masks, how you do multi project chips. Another guy, Alan Bell joined at the time. So, Lynn [Conway] started building up a real group around this whole activity. And then right in there, I don’t know exactly when they started, but both Lynn and Carver started collaborating on the book Introduction to VLSI Systems.
</p>
<p>
“……每个人都问，卡弗写的吗？林恩写的吗？还是其他什么？显然，核心思想都是卡弗开始的。林恩的背景是计算机架构。但她可以看到——她可以看到 VLSI 的未来前景，就像伊万·萨瑟兰看到的那样，你可以将某些计算机架构映射到非常高密度、高性能的 VLSI 电路中——如果你从 VLSI 架构而不是普通的门级架构的角度来思考它们。”
</p><p>
“…everybody asked, well, did Carver write it? Did Lynn write it, or whatever? Clearly, the core ideas all started with Carver. Lynn’s background was in computer architecture. But she could see that the– she could see the future of what VLSI promised in the same way that Ivan Sutherland saw in terms of how you could map certain computer architectures into a very high-density, high-performance VLSI circuit – if you thought of them in terms of VLSI architecture as opposed to normal gate-level architecture.”
</p>
<p>
“…林恩与卡佛合作撰写了这本书。林恩亲自撰写了这本书。我认为书中的每个角色都是林恩打出来的。但大多数高级创意都来自卡佛。所以，卡佛当时仍在加州理工学院任教。他每周会来一两天。他们会坐在一起聊天，通常是在林恩的办公室。林恩会打字，因为她有一台 Alto [电脑]，她正在打字。有了 Alto，你可以画出图表和图片以及所有这些东西。所以，她创作了这本书，亲自创作了这本书，我相信，她在整个过程中贡献了许多详细的想法、表达方式等等。她非常注重细节。所以，这在很大程度上是一种合作。我的意思是，如果没有他们中的任何一个人，这本书就不可能问世。卡佛永远不会写这本书。林恩永远不会有这个想法。所以，这是一个完美的合作例子。”
</p><p>
“…Lynn collaborated with Carver on the book. Lynn physically wrote the book. I think every character in the book was typed by Lynn. But most of the high-level ideas came from Carver. So, Carver was still teaching at Caltech. He’d come up one or two days a week. They would sit and talk, typically in Lynn’s office. And Lynn would type away because she had an Alto [computer] and she was typing. And with the Alto, you could draw diagrams and pictures and all of this stuff. So, she created that book, physically created the book, and contributed, I’m sure, many of the detailed ideas along the way, ways of saying things, and that sort of thing. She’s very detailed oriented. And so, it was very much a collaboration. I mean there’s no way the book would have happened without either of them. Carver would have never written it. Lynn would never have had the idea. So, it’s a perfect example of collaboration.”
</p>
<p>
米德-康威设计方法在大学课程和企业 IC 设计课堂上广为流传。1978 年，康威在麻省理工学院教授了一门基于此材料的类似课程，数十位大学教授利用她丰富的教学笔记和录像带培训了整整一代 IC 设计工程师。加州理工学院的伊万·萨瑟兰、卡内基梅隆大学的罗伯特·斯普劳尔和圣路易斯华盛顿大学的弗雷德·罗森伯格都曾教授基于此方法并使用教科书手稿和康威的教学笔记和录像带的课程。
</p><p>
Word of the Mead-Conway design methodology spread through university courses and corporate classes in IC design. Conway taught a similar class at MIT based on this material in 1978, and her extensive instructor notes and videotapes were used by dozens of university professors to train an entire generation of IC design engineers. Classes based on this methodology and using manuscript copies of the textbook and Conway’s teaching notes and videotapes were taught by Ivan Sutherland at Caltech, Robert Sproull at Carnegie-Mellon University, and Fred Rosenberger at Washington University in St. Louis.
</p>
<p>
突然间，许多想要设计自己的专用 IC 的工程师有了一种方法。当然，他们需要更好的工具。因此，Mead-Conway VLSI 设计方法引发了计算机辅助工程 (CAE) 工具的新浪潮，并培训了许多开发这些工具的工程师。这股浪潮在 20 世纪 80 年代初掀起，三家公司成立，主宰了该十年：Daisy Systems、Mentor Graphics 和 Valid Logic。
</p><p>
Suddenly many more engineers who wanted to design their own application-specific ICs now had a methodology to do so. Of course, they’d need better tools. Consequently, the Mead-Conway VLSI design methodology triggered a new wave of computer-aided engineering (CAE) tools and trained many of the engineers who developed those tools. The wave hit in the beginning of the 1980s with the creation of three companies that would dominate the decade: Daisy Systems, Mentor Graphics, and Valid Logic.
</p>
<p>
黛西系统
</p><p>
Daisy Systems
</p>
<p>
两位英特尔工程师 Aryeh Finegold 和 David Stamm 于 1980 年或 1981 年创立了 Daisy Systems。（这两个年份出现在不同的历史记载中。）David Stamm 于 1974 年 1 月加入英特尔，成为该公司微处理器组的第六人。最初，他修复了公司 4004 和 4040 微处理器中的错误。然后，他设计了 Intel 4308，这是一款支持 Intel 4040 的芯片，它将 1 KB ROM 与一些 I/O 扩展端口结合在一起。然后，他加入了英特尔的 8048 微控制器项目。在接受母校普渡大学的采访时，Stamm 说：
</p><p>
Two Intel engineers, Aryeh Finegold and David Stamm, founded Daisy Systems in 1980 or 1981. (Both years appear in various histories.) David Stamm had joined Intel in January 1974 as the sixth person in the company’s microprocessor group. Initially, he fixed bugs in the company’s 4004 and 4040 microprocessors. He then designed the Intel 4308, a support chip for the Intel 4040 that combined a 1-Kbyte ROM with some I/O expansion ports. He then joined Intel’s 8048 microcontroller project. In an interview with his alma mater, Purdue University, Stamm said:
</p>
<p>
“在英特尔，我的一位办公室同事决定创办自己的公司。他当时正处于人生的黄金时期。我目睹了他的公司从构思阶段发展到产品交付，我决定这也是我想要做的事情。我花了几个晚上和周末的时间与我第一家公司 Daisy Systems 的另一位创始人一起集思广益，想出了几个不同的想法。
</p><p>
“At Intel, one of my office mates decided to start his own company. He was having the time of his life. I saw his company progress from the idea stage to shipping a product, and I decided that that’s what I wanted to do. I spent nights and weekends with the other eventual founder of my first company, Daisy Systems, brainstorming through several different ideas.
</p>
<p>
“我们问了很多问题：这个产品有市场吗？我们能生产吗？我们会把它卖给谁？我们最终想到了一个与我们所知相近的想法。Daisy Systems 将开发软件，让英特尔的工程师能够更好地设计微处理器。他们的工作将变得不那么费力，效率更高。Daisy 从 1980 年中期的一个想法发展成为 1985 年底价值 1.4 亿美元的公司。”
</p><p>
“We asked a lot of questions: Is there a market for this product? Could we build it? Whom would we sell it to? We came back to one idea that was close to what we knew. Daisy Systems would build software that engineers at Intel could use to do a better job designing microprocessors. Their work would become less labor-intensive and more efficient. Daisy grew from an idea in mid-1980 to a $140 million company by the end of 1985.”
</p>
<p>
斯塔姆提到的办公室同事是阿里耶·芬戈尔德，他在开始工程师生涯之前曾担任以色列国防军的伞兵指挥官。他移居美国，于 1977 年开始为英特尔工作，在那里他领导了一个开发下一代微处理器架构的团队。在英特尔工作期间，他注意到电子设计缺乏自动化，并决定可以做点什么。芬戈尔德和斯塔姆从英特尔招募了其他几名工程师，创办了 Daisy Systems。他们还招募了 Calma 公司电子部门的营销副总裁哈维·琼斯 (Harvey Jones)，并聘请维诺德·科斯拉 (Vinod Khosla) 担任首席财务官。
</p><p>
The office mate Stamm mentioned was Aryeh Finegold, who had served as a paratroop commander in the Israel Defense Forces before starting his engineering career. He moved to the US and started working for Intel in 1977, where he headed a team that was developing next-generation microprocessor architectures. While working at Intel, he noted a lack of automation for electronic design and decided he could do something about that. Finegold and Stamm recruited a few other engineers from Intel and started Daisy Systems. They also recruited Calma’s Vice President of Marketing for the company’s Electronics Division, Harvey Jones, and added Vinod Khosla as CFO.
</p>
<p>
Daisy 迅速成为 CAE 的领导者，提供各种设计工具，用于原理图捕获、逻辑仿真、模拟 SPICE 仿真、时序验证、参数提取、印刷电路板设计和半导体芯片布局。Daisy 设计了自己的工作站来运行其设计工具，这在当时很常见。Daisy 的 Logician 和 Gatemaster 工作站及其后续产品均基于英特尔微处理器，并添加了硬件图形加速。
</p><p>
Daisy quickly became a CAE leader, offering a variety of design tools for schematic capture, logic simulation, analog SPICE simulation, timing verification, parameter extraction, printed-circuit board design, and semiconductor chip layout. As was common in those days, Daisy designed its own workstation to run its design tools. Daisy’s Logician and Gatemaster workstations and their successors were based on Intel microprocessors with hardware graphics acceleration added.
</p>
<p>
1983 年左右的 Daisy Logician 工作站。图片来源：Steve Elliott 1983 年左右的 Daisy Logician 工作站。图片来源：Steve Elliott
</p><p>
Daisy Logician workstation circa 1983. Image credit: Steve Elliott Daisy Logician workstation circa 1983. Image credit: Steve Elliott
</p>
<p>
Daisy 的 CAE 工具曾大受欢迎，但后来却销声匿迹。1980 年至 1985 年间，Daisy 的销售额从零飙升至 1.22 亿美元，但该公司的命运在 1986 年发生了逆转，因为其专有工作站的选择使公司陷入困境。在 CAE 时代，同时升级 CAE 软件和工作站的硬件设计对多家公司来说都是一个糟糕的决定。1986 年中期，Daisy 的股价从 37 美元跌至 5 美元，董事会罢免了 Finegold。1989 年，Finegold 在接受采访时为自己的记录辩护道：“多年来，任何在 Daisy 投资 10,000 美元的人都获得了 300 万美元。Daisy 的前 200 名员工如今都是百万富翁，其中包括秘书和看门人。”
</p><p>
Daisy’s CAE tools were a hit, until they weren’t. Daisy’s sales skyrocketed from zero to $122 million from 1980 to 1985, but the company’s fortunes reversed in 1986 as its proprietary workstation choice bogged the company down. Upgrading the CAE software and the workstation’s hardware design at the same time turned out to be a poor decision for multiple companies during the CAE era. Daisy’s stock share price dropped from $37 to $5 in mid-1986, and the board ousted Finegold. In 1989, Finegold defended his record by saying in an interview, “Anyone who invested $10,000 in Daisy received $3 million over the years. Daisy’s first two hundred employees are all millionaires today, and that includes the secretary and the janitor.”
</p>
<p>
1988 年，Daisy 决定收购 Cadnetix，以提升其销售额。Cadnetix 是另一家成立于 20 世纪 80 年代初、专门从事印刷电路板设计的 CAE 公司。Daisy 聘请贝尔斯登担任此次收购的财务顾问。然而，Cadnetix 不希望按照提议的条款被收购，因此 Daisy 通过收购 Cadnetix 股票发起了恶意收购。贝尔斯登和 Daisy 随后修改了协议条款，称贝尔斯登还将协助 Daisy 为交易获得融资。贝尔斯登签发了两份高度可信的信用证，分别为 5000 万美元和 1 亿美元，以帮助为这笔交易融资。
</p><p>
In 1988, Daisy decided to try bolstering its sales by acquiring Cadnetix, another CAE company founded in the early 1980s that specialized in printed-circuit board design. Daisy retained Bear Stearns as its financial advisor for the acquisition. However, Cadnetix did not wish to be acquired under the proposed terms, so Daisy initiated a hostile takeover by acquiring Cadnetix stock. Bear Stearns and Daisy then amended the terms of the engagement to say that Bear Stearns would also assist Daisy in obtaining financing for the transaction. Bear Stearns issued two highly confident letters of credit for $50 million and $100 million to help finance the deal.
</p>
<p>
1985 年左右的 Cadnetix CAE 和 CAD 工作站。图片来源：Steve Leibson 1985 年左右的 Cadnetix CAE 和 CAD 工作站。图片来源：Steve Leibson
</p><p>
Cadnetix CAE and CAD workstations circa 1985. Image credit: Steve Leibson Cadnetix CAE and CAD workstations circa 1985. Image credit: Steve Leibson
</p>
<p>
在得知贝尔斯登有意为此次收购提供资金（无论是否恶意收购）后，Cadnetix 改变了立场，开始协商友好收购或合并事宜。Daisy 和 Cadnetix 同意进行两阶段合并，其中 Daisy 将首先以现金购买 50.1% 的已发行 Cadnetix 股份。然后，六个月后，Daisy 将使用现金和可转换债券购买剩余股份。完成第一阶段后，Daisy 开始为第二阶段安排融资，但进展并不顺利。Daisy 被迫向贝尔斯登申请过桥贷款。请求被拒绝，但贝尔斯登告诉 Daisy，Heller Financial 愿意为第二阶段合并提供资金，但条件对 Daisy 不利。最终，整个反向收购/合并失败。合并后，Daisy 的财务状况恶化，债权人于 1990 年迫使该公司非自愿地申请第 11 章破产。
</p><p>
After learning that Bear Stearns intended to finance the acquisition, hostile or not, Cadnetix reversed its position and began to negotiate a friendly takeover or merger. Daisy and Cadnetix agreed on a two-phase merger where Daisy would first purchase 50.1% of the outstanding Cadnetix shares for cash. Then, six months later, Daisy would purchase the remaining shares using cash and convertible debentures. After completing the first phase, Daisy began to arrange financing for the second phase, and things didn’t go well. Daisy was forced to request a bridge loan from Bear Stearns. The request was denied, but Bear Stearns told Daisy that Heller Financial was willing to finance the second merger phase, at disadvantageous terms for Daisy. Ultimately, the entire reverse-acquisition/merger failed. Daisy’s financial condition deteriorated after the merger to the point where creditors forced the company into involuntary Chapter 11 bankruptcy in 1990.
</p>
<p>
（注：1982 年至 1985 年，我在 Cadnetix 设计了基于摩托罗拉 68000 微处理器系列的工作站。我在这项合并业务开始之前就离开了。）
</p><p>
(Note: I designed workstations based on Motorola’s 68000 microprocessor family at Cadnetix from 1982 to 1985. I left before this merger business started.)
</p>
<p>
有效逻辑
</p><p>
Valid Logic
</p>
<p>
1980 年，Jared “Jerry” Anderson 博士想要创办一家新的科技公司。他创办了多家初创公司，包括 Decision Inc（Data General 小型计算机的磁盘和磁带控制器供应商）和 Two Pi Corp（制造执行 IBM 370 指令集的小型计算机）。Two Pi V32 小型计算机基于由 4 位 AMD 2901 处理器片构建的微码处理器。Ball Corp 收购了 Decision, Inc，NV Philips 收购了 Two Pi。Anderson 希望继续他的连续创业，他的追求将他带到了劳伦斯利弗莫尔国家实验室 (LLNL)，两名名叫 Tom McWilliams 和 Curt Widdoes 的博士生在过去五年里一直致力于 S-1 超级计算机项目。
</p><p>
In 1980, Dr. Jared “Jerry” Anderson wanted to found a new technology company. He’d founded multiple startups, including Decision Inc, a supplier of disk and tape controllers for Data General minicomputers, and Two Pi Corp, which made minicomputers that executed the IBM 370 instruction set. The Two Pi V32 minicomputer was based on a microcoded processor built from 4-bit AMD 2901 processor slices. Ball Corp bought Decision, Inc, and N. V. Philips acquired Two Pi. Anderson was looking to continue his serial entrepreneurism, and his quest took him to Lawrence Livermore National Lab (LLNL), where two PhD students named Tom McWilliams and Curt Widdoes had spent the last five years working on the S-1 supercomputer project.
</p>
<p>
安德森在劳伦斯利弗莫尔国家实验室工作并非偶然。这些都是熟悉的地方。安德森在劳伦斯利弗莫尔国家实验室获得了博士学位，当时该实验室名为加州大学辐射实验室利弗莫尔分校。他曾参与开发氢气泡室的团队，该气泡室用于研究粒子相互作用和共振态。路易斯·W·阿尔维雷斯教授领导了该团队，并于 1968 年因该项工作获得了诺贝尔物理学奖。当联邦政府对劳伦斯利弗莫尔国家实验室工作的资助开始枯竭时，安德森离开了劳伦斯利弗莫尔国家实验室，开始发展高科技企业。
</p><p>
Anderson’s presence at LLNL wasn’t accidental. These were familiar haunts. Anderson had gotten his own PhD at LLNL back when it was named the University of California Radiation Laboratory, Livermore Branch. He’d worked on the team that developed the hydrogen bubble chamber, which was used to investigate particle interactions and resonant states. Professor Luis W Alverez directed that team and won the Nobel Prize for physics in 1968 for that work. When federal funding for work at LLNL started to dry up, Anderson left LLNL and started developing high-tech businesses.
</p>
<p>
安德森曾阅读过有关为 S-1 计算机项目开发的 SCALD 设计工具的已发表论文，该项目是洛厄尔·伍德博士的创意，伍德博士是 LLNL 的物理学家，也是爱德华·泰勒的门生。伍德设想了 S-1 的 5 个阶段项目，但只完成了前两个阶段。第一阶段于 1978 年完成，被称为 Mark 1。它是一台单节点、10-MIPS 计算机，由 5300 个 ECL-10K IC 构建，时钟频率为 10MHz。威多斯和麦克威廉姆斯设计了 Mark I 硬件。迈克·法姆沃尔德编写了微代码。杰克·鲁宾加入了团队并帮助调试机器。Mark IIA 计算机是基于 ECL-100K IC 的 15-MIPS 机器，直到 Valid Logic Systems 成立后才完成。
</p><p>
Anderson had read the published papers about the SCALD design tools developed for the S-1 computer project, which was the brainchild of Dr. Lowell Wood, a physicist at LLNL and protege of Edward Teller. Wood envisioned a 5-phase project for the S-1, but only the first two phases were completed. Phase 1, completed in 1978, was called the Mark 1. It was a single-node, 10-MIPS computer built from 5300 ECL-10K ICs clocked at 10MHz. Widdoes and McWilliams designed the Mark I hardware. Mike Farmwald wrote the microcode. Jack Rubin joined the team and helped to debug the machine. The Mark IIA computer, a 15-MIPS machine based on ECL-100K ICs, would not be completed until after Valid Logic Systems was founded.
</p>
<p>
S-1 项目中最重要的部分不是硬件，而是为创建硬件而开发的图形化、分层设计工具。这些工具统称为 SCALD - 结构化计算机辅助逻辑设计。第一代 SCALD 工具基于斯坦福大学绘图系统 (SUDS)，这是一种图形原理图捕获系统。SUDS 类似于 Calma、Applicon 和 Computervision 的第一代 2D CAD 工具。McWilliams 编写了一个宏扩展器，Widdoes 编写了一个线路路由器和网络表程序，以完善第一代 SCALD 工具集。第二代 SCALD 工具增加了一个打包器、一个时序验证器和一个自动布局器，分别由 Widdoes、McWilliam 和 Rubin 编写。
</p><p>
The most significant part of the S-1 project wasn’t hardware, however, it was the graphical, hierarchical design tools developed to create the hardware. Collectively, these tools were called SCALD – structured computer-aided logic design. The first generation of SCALD tools was based on the Stanford University Drawing System (SUDS), a graphical schematic-capture system. SUDS resembled the first-generation 2D CAD tools from Calma, Applicon, and Computervision. McWilliams wrote a macro expander, and Widdoes wrote a wire router and netlist program to round out the first-generation SCALD tool set. The second generation of SCALD tools added a packager, a timing verifier, and an automatic placer, written respectively by Widdoes, McWilliam, and Rubin.
</p>
<p>
这三个人同意与 Anderson 一起创立 Valid Logic Systems，该公司于 1981 年 1 月成立。最初，Widdoes 加入 Anderson 创办公司。McWilliam 和 Rubin 留在 LLNL 完成了 Mark IIA 计算机，但同时担任 Valid Logic 的顾问。已投入公共领域的 SCALD 软件是 Valid Logic Systems 开发的工具的原型。事实上，该公司的名称最初是 SCALD Corp，但金融支持者并不喜欢这个名字。SCALD 工具是大学级的。它们尚未产品化，并且是用 Pascal 编写的，因此在 Valid 工具的开发过程中，它们被完全用 C 重写，这些工具最初专注于门阵列和电路板设计。与 Daisy 一样，Valid 选择设计和构建自己的工作站硬件。这是一个显而易见的选择，因为该公司是由一群计算机设计师创立的。
</p><p>
These three people agreed to found Valid Logic Systems with Anderson, and the company was incorporated in January 1981. Initially, Widdoes joined Anderson to start the company. McWilliam and Rubin stayed at LLNL to complete the Mark IIA computer but concurrently served as consultants to Valid Logic. The SCALD software, which had been put into the public domain, served as the prototype for the tools developed at Valid Logic Systems. In fact, the company’s name was originally SCALD Corp, but the financial backers didn’t care for the name. The SCALD tools were university-grade. They’d not been productized and had been written in Pascal, so they were completely rewritten in C during development of Valid’s tools, which initially focused on gate-array and circuit-board design. Like Daisy, Valid elected to design and build its own workstation hardware. That was an obvious choice because the company was founded by a bunch of computer designers.
</p>
<p>
最初，Valid Logic Systems 非常成功。该公司在成立仅两年后，即 1983 年成功进行了首次公开募股。公司的成功持续进行，Valid 于 1988 年 1 月收购了 Calma 的电子部分，Calma 是最初的三大 CAD 公司之一。然而，随着时间的推移，专有工作站的使用被 Apollo、惠普和 Sun 等公司的标准工程工作站性能不断提高所掩盖。安德森坚持让 Valid 继续使用其专有工作站设计，公司开始落后。Cadence Design Systems 于 1991 年收购了 Valid。
</p><p>
Initially, Valid Logic Systems was very successful. The company had a successful IPO in 1983, just two years after it was founded. The company’s success continued, and Valid acquired the electronics portion of Calma, one of the original big-three CAD companies, in January 1988. However, as the years rolled along, the use of proprietary workstations was overshadowed by the increasing performance of standard engineering workstations from companies like Apollo, Hewlett-Packard, and Sun. Anderson insisted that Valid stay with its proprietary workstation design, and the company started to fall behind. Cadence Design Systems acquired Valid in 1991.
</p>
<p>
导师制图
</p><p>
Mentor Graphics
</p>
<p>
与起步于硅谷及其周边的 Daisy 和 Valid 不同，Mentor Graphics 的故事开始于更北的俄勒冈州比弗顿。1977 年初，Tom Bruggere 加入泰克，之前，他曾在大型计算机制造商之一 Burroughs 工作数年。为了逃离南加州的人潮拥挤，他离开了 Burroughs。Bruggere 的专长是软件。在 ​​Burroughs，他开发操作系统。在泰克，他负责公司台式计算机的软件应用程序开发。当时，泰克提供了一款基于该公司存储管显示技术的台式计算机。20 世纪 70 年代，几乎所有 CAD 公司都采用了该显示技术，但泰克不是一家计算机公司，其 4051 台式计算机配备 8 位摩托罗拉 6800 微处理器和庞大而缓慢的 DC300 集成磁带驱动器，无法与其主要竞争对手惠普的 9825 和 9845 等机器相媲美。 （相信我，当时我在惠普的台式电脑部门工作。）
</p><p>
Unlike Daisy and Valid, which started in and around Silicon Valley, the Mentor Graphics story starts farther north, in Beaverton Oregon. Tom Bruggere joined Tektronix in early 1977 after spending a few years at Burroughs, one of the major mainframe computer manufacturers. He left Burroughs to escape the crush of people in southern California. Bruggere’s specialty was software. At Burroughs, he developed operating systems. At Tektronix, he managed software application development for the company’s desktop computers. At the time, Tektronix offered a desktop computer based on the company’s storage-tube display technology. The display technology had been adopted by almost all the CAD companies in the 1970s, but Tektronix was not a computer company, and its 4051 desktop computer with its 8-bit Motorola 6800 microprocessor and its large, slow DC300 integrated tape drive was not competitive with machines like the 9825 and 9845 from arch-rival Hewlett-Packard. (Trust me, I was working for HP’s Desktop Computer Division at the time.)
</p>
<p>
1979 年，泰克开始开发下一代台式计算机。该公司计划开发自己独特的微处理器 IC，为该专有处理器从头编写操作系统，为其独特的存储管显示器创建图形子系统，并为这个完全专有的系统开发应用软件套件。布鲁格尔意识到该项目将面临麻烦，当该项目于 1980 年失败时，他开始认真考虑创办自己的公司。
</p><p>
Tektronix started to develop a next-generation desktop computer in 1979. The company planned on developing its own unique microprocessor IC, writing an operating system from scratch for that proprietary processor, creating a graphics subsystem for its unique storage-tube display, and developing an application software suite for this completely proprietary system. Bruggere could see that the project was heading for trouble, and, when it imploded in 1980, he started thinking seriously about starting his own company.
</p>
<p>
布鲁格尔和他的一些朋友和同事聚在一起，下班后，他们讨论了他们可能创建的公司类型。在一篇题为“愿景陷阱”的文章中，其中一位同事杰拉德·H·兰格勒写道：
</p><p>
Bruggere got together with some of his friends and co-workers and, after hours, they discussed the kind of company they might create. In an article titled “The Vision Trap,” Gerard H. Langeler, who was one of those co-workers, wrote:
</p>
<p>
“基于我们的才能和背景，我们知道该产品应该与计算机图形学有关，而且我们很快就确定最有前途的应用领域是计算机辅助工程或 CAE——为设计复杂集成电路和印刷电路板的工程师提供原理图捕获和仿真的自动化。”
</p><p>
“On the basis of our talents and backgrounds, we knew the product should have something to do with computer graphics, and it didn’t take us long to determine that the most promising application area was computer-aided engineering or CAE—the automation of schematic capture and simulation for engineers designing complex integrated circuits and printed circuit boards.”
</p>
<p>
当然，正是这种观点促使了同一时期 Daisy 和 Valid 的创立。Bruggere 首先离开了 Tektronix，一个月后，同样来自 Tektronix 的 Gerry Langeler 和 Dave Moffenbeier 也加入了进来。三人于 1981 年 4 月创立了 Mentor Graphics，并开始招聘软件工程师来开发创建 CAE 工作站所需的程序。然而，与 Daisy 和 Valid 不同，Mentor 并没有开发专有工作站。由于之前在 Burroughs 和 Tektronix 从事硬件开发的经验，Bruggere 不愿意让 Mentor 重新学习这些经验。幸运的是，Mentor 的一位早期支持者也投资了最早的工作站公司之一 Apollo Computers，因此 Mentor 最初采用了 Apollo 工作站并通过与 Apollo 的 OEM 协议销售它们。CAE 时代的 DMV 公司都从硬件销售中获得了可观的收入。
</p><p>
Of course, that was precisely the same perspective that drove the creation of Daisy and Valid during that same period. Bruggere left Tektronix first and was joined a month later by Gerry Langeler, and Dave Moffenbeier, also from Tektronix. The three started Mentor Graphics in April 1981 and started hiring software engineers to develop the programs needed to create a CAE workstation. Unlike Daisy and Valid, however, Mentor did not develop a proprietary workstation. Because of his prior experiences with hardware development at Burroughs and Tektronix, Bruggere was reluctant to have Mentor relearn those lessons. Fortunately, one of Mentor’s initial backers had also invested in Apollo Computers, one of the earliest workstation companies, so Mentor initially adopted Apollo workstations and sold them through an OEM agreement with Apollo. The DMV companies in the CAE Era all earned significant income from hardware sales.
</p>
<p>
公司成立并选定工作站硬件后，核心团队开始招募工程师（主要来自泰克公司）来开发所需的软件。他们的目标完成日期是 1982 年 6 月在拉斯维加斯举行的设计自动化大会。虽然 IDEA 1000 CAE 工作站的完成时间很紧迫，但它还是及时准备好进行演示。IDEA 1000 CAE 工作站大获成功，Mentor 团队为未来的销售电话安排了几次预约。到 1982 年底，该公司成功交付了价值约 160 万美元的 CAE 系统。从那时起，Mentor 的收入稳步攀升，直到 1990 年出现问题。
</p><p>
With the company founded and the workstation hardware selected, the core team started recruiting engineers, mostly from Tektronix, to develop the needed software. Their target completion date was the Design Automation Conference to be held in Las Vegas in June 1982. It was a last-minute rush to complete the IDEA 1000 CAE workstation, but it was ready for demos in time. The IDEA 1000 CAE workstation was a hit, and the Mentor team made several appointments for future sales calls. The company managed to ship about $1.6 million worth of its CAE systems by the end of 1982. From there, Mentor’s revenues climbed steadily, until 1990 when trouble arose.
</p>
<p>
Mentor 已决定重写其整个软件套件，以适应具有统一数据库的统一框架。新产品被命名为 8.0 版（eight dot oh）。然而，该公司在推出 8.0 版时实际上是想吞掉一条鲸鱼。该产品被推迟了很长时间，以至于 Mentor 销售人员和客户普遍称其为“迟到的点慢”。更糟糕的是，由于 Mentor 的客户知道新版本的软件即将推出，现有产品的销量在 1991 年下降，并在 1992 年和 1993 年继续下降，这要归功于奥斯本效应。当 8.0 版终于问世时，其表现证实了其绰号中的“慢”字。Mentor 现在面临着严重的生存危机。Langeler 和 Moffenbeier 离开了公司，新任首席执行官 Wally Rhines 上任。Mentor 随后经历了痛苦的蜕变，以求生存。它不再是一家 CAE 公司，而是成为了一家 EDA 公司，我将在本系列的下一篇文章中讨论。
</p><p>
Mentor had decided to rewrite its entire software suite to fit into a unified framework with a unified database. The new product was dubbed version 8.0 (eight dot oh). However, the company essentially tried to swallow a whale in tackling version 8.0. The product was delayed so much that “eight dot oh” became known widely among Mentor salespeople and customers as “late dot slow.” Worse, because Mentor’s customers knew the new version of the software was coming, sales of the current products fell in 1991 and continued to fall in 1992 and 1993, thanks to the Osborne effect. When version 8.0 finally arrived, its performance validated the “slow” part of its nickname. Mentor was now in serious existential danger. Langeler and Moffenbeier left the company, and a new CEO, Wally Rhines, was brought in. Mentor then underwent a painful metamorphosis to survive. It ceased to be a CAE company and became an EDA company, as I’ll discuss in the next article in this series.
</p>
<p>
参考
</p><p>
References
</p>
<p>
Lynn Conway，《VLSI 革命回忆录：一系列失败如何引发数字设计范式转变*》，《IEEE 固态电路杂志》，第 4 卷，第 4 期，2012 年秋季
</p><p>
Lynn Conway, “Reminiscences of the VLSI Revolution: How a series of failures triggered a paradigm shift in digital design*,” IEEE Solid State Circuits Magazine, Vol 4, No 4, Fall 2012
</p>
<p>
道格拉斯·费尔贝恩口述历史，计算机历史博物馆，2016 年 10 月 6 日
</p><p>
Oral History of Douglas Fairbairn, Computer History Museum, October 6, 2016
</p>
<p>
林恩·康威口述历史，计算机历史博物馆，2014 年 2 月 24 日
</p><p>
Oral History of Lynn Conway, Computer History Museum, February 24, 2014
</p>
<p>
Steve Leibson，《早期微控制器的历史，第 4 部分：英特尔 8048 和 8748》，EEjournal，2022 年 12 月 5 日
</p><p>
Steve Leibson, “A History of Early Microcontrollers, Part 4: The Intel 8048 and 8748,” EEjournal, December 5, 2022
</p>
<p>
普渡大学 1999 年度杰出工程校友 David Stamm 访谈
</p><p>
David Stamm Interview, Purdue University, 1999 Distinguished Engineering Alumni
</p>
<p>
Adi Mendelsohn，《Finegold 已开始考虑下一个项目》，《金球奖》，1999 年 2 月 14 日
</p><p>
Adi Mendelsohn, “Finegold Already Considering Next Project,” Globes, February 14, 1999
</p>
<p>
《黛西：对投资银行家的警告》，Findlaw，2008 年 3 月 26 日
</p><p>
Daisy: A Warning for Investment Bankers, Findlaw, March 26, 2008
</p>
<p>
布鲁斯·厄普宾，《更高境界》，《福布斯》，2003 年 10 月 27 日
</p><p>
Bruce Upbin, “Higher Ground,” Forbes, October 27, 2003
</p>
<p>
新产品，IEEE 计算机，1978 年 6 月
</p><p>
New Products, IEEE Computer, June 1978
</p>
<p>
SCALD 口述历史：第 1 期（共 3 期，Tom McWilliams 和 Curt Widdoes 合著），计算机历史博物馆，2008 年 2 月 12 日
</p><p>
SCALD Oral History: #1 of 3 (Tom McWilliams and Curt Widdoes Together), Computer History Museum, February 12, 2008
</p>
<p>
SCALD 口述历史：第 2 集（共 3 集）（Curt Widdoes 个人），计算机历史博物馆，2008 年 2 月 12 日
</p><p>
SCALD Oral History: #2 of 3 (Curt Widdoes Alone), Computer History Museum, February 12, 2008
</p>
<p>
SCALD 口述历史：第 3 集（共 3 集，仅 Tom McWilliams 一人），计算机历史博物馆，2008 年 2 月 12 日
</p><p>
SCALD Oral History: #3 of 3 (Tom McWilliams Alone), Computer History Museum, February 12, 2008
</p>
<p>
Mentor Graphics 口述历史小组会议：David Moffenbeier、Gerry Langeler 和 Tom Bruggere，计算机历史博物馆，2013 年 3 月 22 日
</p><p>
Mentor Graphics Oral History Panel Session: David Moffenbeier, Gerry Langeler, and Tom Bruggere, Computer History Museum, March 22, 2013
</p>
<p>
Gerard H. Langeler，《愿景陷阱》，《哈佛商业评论》，1992 年 3 月至 4 月
</p><p>
Gerard H. Langeler, “The Vision Trap,” Harvard Business Review, March-April 1992
</p>
<p>
Walden C. Rhines 博士，《从狂野西部到现代生活》，半维基项目，2015 年
</p><p>
Dr. Walden C. Rhines, “From Wild West to Modern Life,” A SemiWiki Project, 2015
</p>
<p>
</p><p>
</p><h1>EDA 简史（第 4 部分）：Cadence、Synopsys 和 Mentor Graphics – EDA 时代</h1><h1>A Brief and Personal History of EDA, Part 4: Cadence, Synopsys, and Mentor Graphics – The EDA Era</h1>
<p></p>
<p>
日益复杂的设计推动了电子设计工具的不断涌现。当电路板和 IC 布局不再局限于铅笔、纸张和手动操作时，Applicon、Calma 和 Computervision 推出了 CAD 工具。当第一个门阵列出现时，多边形表示已不再足够，Daisy、Mentor 和 Valid 推出了 CAE 工具。这些 CAE 公司试图为 IC 和电路板提供一体化设计套件。然而，摩尔定律使 IC 复杂性远远超出了这些 CAE 设计工具套件的能力。更复杂的 IC 需要更精细的逻辑仿真、时序分析和设计规则检查工具，从而推动 CAE 时代演变为 EDA 时代。与 CAD 和 CAE 时代一样，三家公司再次主宰了 EDA 时代：Cadence、Synopsys 和 Mentor Graphics。
</p><p>
Rising complexity drove the creation of ever-more-powerful tools for electronic design. When circuit board and IC layouts escaped the bounds of pencil, paper, and manual dexterity, CAD tools from Applicon, Calma, and Computervision appeared. When polygon representations no longer sufficed as the first gate arrays appeared, CAE tools from Daisy, Mentor, and Valid appeared. These CAE companies attempted to provide all-in-one design suites for ICs and circuit boards. However, Moore’s Law drove IC complexity far beyond the abilities of these CAE design tool suites. More complex ICs demanded even more refined tools for logic simulation, timing analysis, and design rule checking, driving the CAE Era to evolve into the EDA Era. As with the CAD and CAE Eras, three companies again came to dominate the EDA Era: Cadence, Synopsys, and Mentor Graphics.
</p>
<p>
Cadence 设计系统
</p><p>
Cadence Design Systems
</p>
<p>
1960 年，越南战争期间，吉姆·所罗门从加州大学伯克利分校获得了电子工程硕士学位。他很快便在加州里弗赛德的摩托罗拉系统研究实验室找到了一份工作，因为正如所罗门在口述历史中所解释的那样，“这必须是国防工作，否则我就会被征召入伍。”在雷达和导弹控制系统上工作了三年后，他意识到自己不想再从事军事项目了。所罗门调到了菲尼克斯的摩托罗拉半导体产品部，并在那里工作了七年，设计了包括运算放大器、稳压器、模拟乘法器、电视电路和立体声解码器在内的模拟 IC。
</p><p>
Jim Solomon earned his MSEE degree from the University of California, Berkeley in 1960, during the war in Vietnam. He quickly latched onto a job with the Motorola Systems Research Lab in Riverside, California because, as Solomon explains in his oral history, “It had to be a defense job, otherwise I’d get drafted.” After three years of working on radar and missile control systems, he realized that he didn’t want to work on military projects any longer. Solomon transferred to Motorola’s Semiconductor Products Division in Phoenix and spent the next seven years there designing analog ICs including op amps, voltage regulators, analog multipliers, TV circuits, and stereo decoders.
</p>
<p>
随后，C. Lester Hogan 和他的几位副手离开摩托罗拉，填补了仙童半导体公司因罗伯特·诺伊斯、戈登·摩尔和其他几位才华横溢的经理和技术人员离职而造成的管理空缺。在半导体行业中，某种奇怪的类似空缺的现象也出现了，Hogan 的离职在摩托罗拉造成了类似的空缺，所罗门开始寻找其他工作。他进入了美国国家半导体公司，管理一个开发混合信号模拟设备的团队，包括 A/D 和 D/A 转换器、开关电容滤波器和电话 IC。
</p><p>
Then C. Lester Hogan and several of his lieutenants left Motorola to shore up the managerial hole at Fairchild Semiconductor, created by the departure of Robert Noyce, Gordon Moore, and several other talented managers and technologists. In some sort of strange analog to hole flow in semiconductors, Hogan’s departure created a similar hole at Motorola, and Solomon started looking for alternative employment. He landed at National Semiconductor, managing a team that developed mixed-signal analog devices including A/D and D/A converters, switched-capacitor filters, and telephone ICs.
</p>
<p>
早期的个人电脑激起了所罗门的好奇心，于是他买了一台 Radio Shack TRS-80 微型计算机，自学编程。不久之后，他根据 1974 年发表的关于该主题的技术论文，将运算放大器理论编码到 TRS-80 中，并开始为他的团队在 National Semiconductor 开发的模拟电路开发高级计算机宏模型。很快，他就拥有了一个模型库，其中包括当时设计的所有重要运算放大器。他还编写了测试电路，并使用电话调制解调器连接到运行 SPICE 电路模拟器的分时计算机，在 TRS-80 上运行电路模拟。所罗门的宏模型运行速度比晶体管级 SPICE 模型快 100 倍。在此过程中，所罗门还学会了如何编写编辑器、解析器、测试语言和控制程序。与此同时，在 National，集成电路变得太大，无法手动设计。所罗门的 TRS-80 经验表明，计算机可以提供帮助。
</p><p>
Solomon’s curiosity was piqued by the early personal computers, so he bought a Radio Shack TRS-80 microcomputer and taught himself how to program. Before long he’d coded op amp theory into the TRS-80 from his 1974 technical paper on the subject and started developing high-level computer macromodels for the analog circuits that his teams were developing at National Semiconductor. Soon, he had a model library that included every important op amp that had been designed until then. He also coded test circuits and ran circuit simulations on the TRS-80 using a telephone modem to connect to a timeshare computer running a SPICE circuit simulator. Solomon’s macromodels ran up to 100x faster than transistor-level SPICE models. Along the way, Solomon also learned how to write editors, parsers, test languages, and control programs. Meanwhile at National, the ICs were getting too big to design manually. Solomon’s TRS-80 experience showed that computers could do something to help.
</p>
<p>
1980 年左右，所罗门开始与加州大学伯克利分校的几位朋友讨论他对 IC 设计自动化的想法：唐·佩德森教授（SPICE 的创始人）、阿尔贝托·桑乔瓦尼-文森特利教授和理查德·牛顿教授。最初，所罗门以为他会为国家半导体公司的团队开发设计工具。最终，所罗门意识到他的想法和抱负对于一家半导体公司来说太大了。在他的口述历史中，他说：
</p><p>
Around 1980, Solomon started discussing his ideas for IC design automation with his UC Berkeley connections: Professors Don Pederson (creator of SPICE), Alberto Sangiovanni-Vincentelli, and Richard Newton. Initially, Solomon thought he’d be developing design tools for his group at National Semiconductor. Eventually, Solomon realized that his ideas and aspirations were too big for one semiconductor company. In his oral history, he says:
</p>
<p>
“我考虑了好几个星期，最后决定最好的办法是成立一家新公司，由半导体公司联盟（CAD 工具的客户）出资。仅靠国家半导体这样的一家公司出资太贵了。”
</p><p>
“I thought about this for weeks, and finally decided the best approach would be to form a new company funded by a consortium of semiconductor companies – the customers for the CAD tools. It would take too much money for one company such as National Semiconductor to fund alone.”
</p>
<p>
所罗门向国家党首席执行官查理·斯波克 (Charlie Spork) 提出了这个想法。他在口述历史中说道：
</p><p>
Solomon approached National’s CEO Charlie Spork with this idea. In his oral history, he said:
</p>
<p>
“大多数首席执行官都会担心我会去创业——他们会尽一切可能劝阻我。这是我的顶头上司的立场。查理却恰恰相反。他尽一切可能帮助我，并成为新企业的第一个投资者。”
</p><p>
“Most CEOs would be worried that I might run off to a startup – and they would do whatever they could to talk me out of it. That was my immediate boss’s position. Charlie did the reverse. He helped me in every way he could, and he became the first investor in the new venture.”
</p>
<p>
凭借这笔种子资金，所罗门走访了美国和欧洲大约 20 家潜在的半导体合作伙伴。最初只有哈里斯半导体公司 (Harris Semiconductor) 认同所罗门的愿景。最终，LM Ericsson 也加入了进来。所罗门设计自动化公司 (SDA) 于 1983 年 7 月成立，并立即开始招聘。十八个月后，该公司在 1985 年拉斯维加斯的 DAC 上展示了其第一款 EDA 系统。
</p><p>
With that seed money, Solomon visited about 20 potential semiconductor partners throughout the US and Europe. Only Harris Semiconductor bought into Solomon’s vision at first. Eventually, L.M. Ericsson joined in. Solomon Design Automation (SDA) incorporated in July 1983 and started hiring immediately. Eighteen months later, the company exhibited its first EDA system at the 1985 DAC in Las Vegas.
</p>
<p>
SDA 主要专注于 IC 设计工具，体现了所罗门数十年的 IC 设计经验。随着销售额的增长，SDA 于 1987 年开始考虑 IPO。该公司做好了 IPO 准备，并将 IPO 定于 1987 年 10 月 19 日星期一。在股票市场上，这一天被称为“黑色星期一”，因为当天道琼斯工业平均指数下跌了 22.6%。SDA 取消了 IPO。
</p><p>
SDA focused primarily on IC design tools, reflecting Solomon’s decades-long experience in IC design. Sales grew and SDA started considering an IPO in 1987. The company got ready for the IPO and scheduled it for Monday, October 19, 1987. On the stock market, that date is known as Black Monday because that’s the day when the Dow Jones Industrial Average dropped 22.6%. SDA scrapped its IPO.
</p>
<p>
相反，SDA 决定通过与另一家已经上市的 EDA 公司 ECAD 合并上市。1982 年，Glen Antle 与 Paul Huang 和 Ping Chao 共同创办了 ECAD。Gould 收购该公司并剥离其 CAD 部门时，Antle 一直在系统工程实验室 (SEL) 的微电子产品部门工作。该部门变成了 ECAD，并于 1983 年推出了一款名为 Dracula 的设计规则检查器。Dracula 迅速占领了市场。ECAD 于 1987 年（黑色星期一前几个月）上市，并于 1988 年与 SDA 合并。合并后的公司变成了 Cadence Design Systems。
</p><p>
Instead, SDA decided to go public by merging with another EDA company, ECAD, which had already gone public. Glen Antle started ECAD with Paul Huang and Ping Chao in 1982. Antle had been working in the microelectronics products division of Systems Engineering Laboratories (SEL) when Gould purchased the company and spun out its CAD group. That group became ECAD, which introduced a design-rule checker named Dracula in 1983. Dracula quickly dominated the market. ECAD went public in 1987, months before Black Monday, and merged with SDA in 1988. The merged company became Cadence Design Systems.
</p>
<p>
所罗门和安特尔都不想当 Cadence 的 CEO。所罗门提名 SDA 的新星乔·科斯特洛担任新 CEO。安特尔对科斯特洛的年轻感到反感（当时他还不到 30 岁），但同意让科斯特洛试行三个月担任 COO。不到一个月，安特尔就让步了。科斯特洛给他留下了深刻印象，他告诉所罗门，科斯特洛比宣传的要好。乔·科斯特洛成为 Cadence 的 CEO，而安特尔和所罗门则去寻找其他工作。科斯特洛随后开始建立 EDA 帝国。
</p><p>
Neither Solomon nor Antle wanted to be Cadence’s CEO. Solomon nominated Joe Costello, a rising star at SDA, to be the new CEO. Antle was put off by Costello’s youth (he was under 30 years old at the time) but agreed to try Costello out for three months as COO. Antle relented in less than a month. He was impressed by Costello and told Solomon that Costello was better than advertised. Joe Costello became Cadence’s CEO while Antle and Solomon went off looking for something else to do. Costello then set off to build an EDA empire.
</p>
<p>
新思科技
</p><p>
Synopsys
</p>
<p>
根据 Aart de Geus 的口述历史，他一到德克萨斯州达拉斯的南卫理公会大学 (SMU) 攻读博士学位就遇到了 Ron Rohrer。Rohrer 编写了 SPICE 模拟器的前身，该程序名为“计算机分析非线性电路（不包括辐射）”或 CANCER，当时他在加州大学伯克利分校，刚刚成为 SMU 的电子工程系主任。同一天，Rohrer 成为 de Geus 的博士导师。那次会面和那段关系带来的益处立即显现出来，并持续了很多年。
</p><p>
According to Aart de Geus’s oral history, he met Ron Rohrer the minute that he arrived at Southern Methodist University (SMU) in Dallas, Texas to work on a PhD. Rohrer had written the predecessor to the SPICE simulator, which was called “Computer Analysis of Nonlinear Circuits, Excluding Radiation” or CANCER, at UC Berkeley and had just become chairman of SMU’s EE department. That same day, Rohrer became de Geus’s PhD advisor. The benefits of that meeting and that relationship started immediately and lasted for many years.
</p>
<p>
正如德赫斯在他的口述历史中所描述的那样，这种持续不断的关系：
</p><p>
As de Geus describes this ongoing relationship in his oral history:
</p>
<p>
“…罗恩搬​​过很多地方，但在 SMU 待的时间并不长。大约一年或一年半后，他离开了，最终去了通用电气。当我完成课程时，是时候弄清楚该写什么博士论文了。他仍然在 SMU 工作，他说，‘你为什么不来我家住几天呢？’当时我在弗吉尼亚州夏洛茨维尔。
</p><p>
“…Ron, who has moved to many places, didn’t stay particularly long at SMU. After about a year, year and a half, he moved on, and ultimately, he ended up at General Electric. By the time I had finished my coursework, it was time to figure out what to do as a PhD thesis. He was still affiliated with SMU, and he said, ‘Why don’t you just come spend a few days at my place?’ at that time, in Charlottesville, Virginia.
</p>
<p>
“我最终在他家住了三个月，这为指导某人的概念赋予了新的含义。事实证明，我认为罗恩一生中只培养了八九名博士生，我认为他们都以各种形式做出了相当不错的贡献。但部分原因是这种仅仅一起喝一杯酒就能培养起来的感觉。
</p><p>
“I ended up staying three months at his place, which gives a new meaning to the notion of mentoring somebody. It turns out, I think Ron has only had about eight or nine PhD students over his lifetime, and I think they all have had various forms of pretty good contributions. But part of it is this nurturing by virtue of just having a glass of wine together.
</p>
<p>
“但另一件事是，在我待在那里的这三个月里，他同时成为了通用电气的一名经理，并基本上签下了我，让我开始在通用电气工作。他说，‘好吧，你可以在通用电气工作的同时攻读博士学位。’事实上，我确实是在晚上攻读博士学位的，很快通用电气的工作就变得非常有趣，我也有机会在那里创造一些东西。”
</p><p>
“But the other thing that happened, as I stayed there for these three months, he had meanwhile become a manager at General Electric, and essentially signed me up to start working at GE. He said, ‘Well, you’ll do your PhD while you work at GE.’ Well, the reality is, I really did my PhD at night and very quickly the GE work became very interesting, and I had an opportunity to build things there as well.”
</p>
<p>
通用电气是最早的半导体制造商之一，1954 年成立了通用电气固态公司，生产锗晶体管。该公司于 1980 年收购了半导体制造商 Intersil，然后于 1981 年 4 月 1 日收购了最早的 CAD 公司之一 Calma。通用电气还在北卡罗来纳州成立了一个电子设计自动化集团，罗勒和德格斯于 1981 年都搬到了那里。1985 年的半导体衰退加上 Calma 的糟糕财务表现，对通用电气首席执行官杰克·韦尔奇的管理智慧产生了负面影响。韦尔奇认为还有更有利可图的事情要做，通用电气对半导体失去了兴趣。
</p><p>
GE was one of the original semiconductor makers, having created GE Solid State in 1954 to make germanium transistors. The company bought semiconductor maker Intersil in 1980 and then bought one of the original CAD companies, Calma, on April 1, 1981. GE also created an electronic design automation group in North Carolina, where both Rohrer and de Geus moved in 1981. A semiconductor downturn in 1985 coupled with poor financial performance by Calma reflected badly on GE CEO Jack Welch’s managerial acumen. Welch thought there were more profitable things to do, and GE lost its interest in semiconductors.
</p>
<p>
面临裁员潮（韦尔奇的绰号是“中子杰克”，因为他在裁掉通用电气员工的同时，却不影响大楼的正常运营，以削减成本、提高生产率），德·格斯采访了其他涉及半导体行业的公司，发现通用电气设计自动化部门开发的许多技术都比其他公司的类似部门先进得多。因此，德·格斯以吉姆·所罗门为 SDA 制定的原始商业计划为模板，为一家 EDA 公司撰写了一份商业计划，并将其提交给了通用电气的副董事长。在那次会议上，他得到了“同意”的答复，并承诺提供 100 万美元的风险投资。他的商业计划要求 500 万美元，所以他只需再筹集 400 万美元。这项任务花费的时间远不止一个小时，但德·格斯还是在 1986 年创立了自己的 EDA 公司，最初名为 Optimal Solutions。一年后，公司更名为 Synopsys。该公司的第一款产品是一款逻辑综合工具。
</p><p>
Facing an imminent layoff (Welch’s nickname being “Neutron Jack” for the ease at which he terminated GE employees while leaving the buildings standing to cut costs and boost productivity), de Geus interviewed with other companies involved in semiconductors and discovered that much of the technology developed by GE’s design automation group was quite advanced relative to similar departments at other companies. So, de Geus wrote a business plan for an EDA company, using Jim Solomon’s original business plan for SDA as a template, and presented it to GE’s vice chairman. He got a “yes” and a commitment for $1 million in venture funding during that meeting. His business plan called for $5 million, so all he needed to do was raise another $4 million. That task took a lot longer than an hour, but de Geus was able to found his EDA business, initially called Optimal Solutions, in 1986. A year later, the company renamed itself and became Synopsys. The company’s first product was a logic synthesis tool.
</p>
<p>
此前，GE 的设计自动化小组开发了一个名为 SOCRATES 的逻辑综合程序，用于协助开发 GE 的门阵列设计。正如 de Geus 在他的口述历史中所解释的那样：
</p><p>
Previously, GE’s design automation group had developed a logic synthesis program called SOCRATES to aid in the development of designs for GE’s gate arrays. As de Geus explains in his oral history:
</p>
<p>
“第一个好处是，你只需要编写函数，20 分钟后，你就会得到一个网络表。这就是所谓的自动化。第二个好处是，与手动操作相比，[SOCRATES] 通常使用更少的门。这是一个很大的好处，因为门越少越好，因为门越少最终会在芯片上占用更小的面积。随着我们不断发展，后来出现的好处是，我们还设法开始研究‘那么，通过这个最长的信号在哪里，我们可以缩短它吗？’也就是说，我们能让电路更快吗？’这本身在随后的几年里发生了巨大的变化，并在后来的故事中真正成为了一个差异化因素。但本质上，这是人类可以完成的步骤的自动化，如果你有三、四个门，人类就非常擅长了。当你有 30 个 [门] 时，这真的很难。当你有 300 个门时，手动操作就完全不可能了。”
</p><p>
“The first benefit was you would write the function and 20 minutes later, you’d actually have a netlist. So right there, that’s called automation. The second benefit was, compared to you doing it manually, [SOCRATES] typically used fewer gates. Right there, that’s a big benefit because fewer is better, because fewer ultimately ends up in smaller area on a chip. The benefit that came later, as we evolved this, is we also managed to start looking at, ‘Well, where is the longest signal through this, and can we make it shorter?’ i.e., Can we make the circuits faster?’ That in itself evolved dramatically over the years ensuing and really became a differentiator later in this story. But essentially it was the automation of a step that humans could do, and humans were very good if you had three, four gates. By the time you had 30 [gates], it’s really hard. By the time you have 300, it is completely impossible to do manually.”
</p>
<p>
Synopsys 重写了 SOCRATES，将其从 Fortran 移植过来。然后 de Geus 带着这个演示程序上路了。他其中一站是 Sun Microsystems，在那里他向 Sun 创始人 Andy Bechtolsheim 演示了该工具。在他的口述历史中，de Geus 描述了接下来发生的事情：
</p><p>
Synopsys rewrote SOCRATES, porting it from Fortran. Then de Geus took the demo program on the road. One of his stops was at Sun Microsystems where he demonstrated the tool to Sun founder Andy Bechtolsheim. In his oral history, de Geus described what happened next:
</p>
<p>
“他们决定进行基准测试，基准测试意味着人们会给我们一个他们已经设计好的电路，看看我们能否对其进行改进。我们把电路放进去，几分钟之内，我们就得到了一个体积缩小 30%、速度提高 30% 的东西。当然，第一个反应是，‘这不对。不可能。我在这个电路上辛苦工作了三个星期或三个月。这不可能是对的。好吧，我们回家检查一下。’然后大约两三个星期后，他们回来说这是正确的。‘我们检查过了。它真的有效。’”
</p><p>
“They decided to do a benchmark and a benchmark meant at that time that people would give us a circuit that they had already designed and see if we could improve on it. We put the circuit in and literally in a matter of minutes, we have something that is 30% smaller and 30% faster. Of course, the first reaction is, ‘This is wrong. There’s no way. I’ve slaved on this circuit for three weeks or three months. There’s no way this is right. Okay, we’ll go home and check it out.’ Then about two or three weeks later, they come back and say it was right. ‘We checked it out. It’s really working.’”
</p>
<p>
这样的演示让 Synopsys 成为 EDA 巨头。就像 Costello 在 Cadence 一样，de Geus 随后开始打造 EDA 帝国。
</p><p>
Demos like this firmly established Synopsys as an EDA powerhouse. Like Costello at Cadence, de Geus then set out to create an EDA empire.
</p>
<p>
导师制图
</p><p>
Mentor Graphics
</p>
<p>
1993 年，当 Wally Rhines 成为 CAE 供应商 Mentor Graphics 的首席执行官时，他并没有试图建立一个 EDA 帝国。他忙于防止 Mentor 破产。正如本系列上一篇文章所讨论的那样，Mentor 提前宣布了 8.0 版，这引发了奥斯本效应，但这个版本发布得既晚又慢。Mentor 的收入增长停滞不前，随后在 1991 年、1992 年和 1993 年销售额下降。正如 Rhines 在他的书《从狂野西部到现代生活》中所描述的那样，有几件偶然的事情让 Mentor 免于被人遗忘：
</p><p>
When Wally Rhines became the CEO of CAE vendor Mentor Graphics in 1993, he was not trying to build an EDA empire. He was too busy trying to prevent Mentor from going out of business. As discussed in the previous article in this series, Mentor had invoked the Osborne Effect by pre-announcing Version 8.0, which was late and slow. Mentor’s revenue climb plateaued, and sales then dropped in 1991, 1992, and 1993. As Rhines describes in his book, From Wild West to Modern Life, several fortuitous things saved Mentor from oblivion:
</p>
<p>
“Mentor 押注 8.0 版，将其在 EDA 领域的地位从第一名推至第三名。大多数软件公司都无法从这种衰退中恢复过来。然而，我怀着乐观的态度来到 Mentor。毕竟，大多数产品失败的公司可以快速转向他们现有的其他创新，重新获得发展势头。然而，现有的产品并不多，公司几乎所有人都转向 Falcon [8.0 版] 项目，试图挽救它。
</p><p>
“Mentor’s bet on Version 8.0 had taken it from the #1 position in EDA to #3. Most software companies never recover from that type of decline. Yet, I came to Mentor with an optimistic view. After all, most companies that have failed product generations can quickly shift to other innovations they have on the shelf and re-generate their momentum. However, there wasn’t a lot on the shelves to build upon, and almost everyone in the company had been moved to the Falcon [Version 8.0] project to try to save it.
</p>
<p>
“我们通过一些痛苦的裁员和减少 8.0 版的开支来阻止现金流失，这让我们找到了可以成为事实上的标准领域。货架并非完全空空如也。例如，尽管 Falcon 8.0 版过渡困难重重，但 Mentor 的系统设计业务还是取得了成功。当时管理 PCB 业务的 Russ Henke 不相信 8.0 版会成功。因此，他走上了一条在许多公司中都很常见的道路，即默默地不遵守规定。他指示他的 PCB 团队开发一个“包装器”来与 8.0 版接口，以防万一，然后继续投资传统的 PCB 设计业务，在 8.0 版混乱时期以及 20 世纪 90 年代，PCB 收入持续增长。
</p><p>
“We were able to stop the cash drain with some painful workforce reductions and a decrease in Version 8.0 spending that allowed us to find areas where we could be the de facto standard. The shelves were not totally bare. For example, Mentor’s system design business succeeded despite the difficulties of the Falcon Version 8.0 transition. Russ Henke, who managed the PCB business at that time, did not believe that Version 8.0 would ever work. So he followed a path, common in many companies, of quiet non-compliance. He instructed his PCB team to develop a ‘wrapper’ to interface to Version 8.0, just in case it worked, and then proceeded to invest in the traditional PCB design business, consistently growing PCB revenue throughout the period of Version 8.0 chaos and into the 1990s.
</p>
<p>
“在宣布版本 7.0 不会延长，但会在 8.0 版本可用时将其替换后，Mentor 销售人员几乎没有什么可销售的。一个创新的销售团队与“增值服务”小组合作，为不受 8.0 版本过渡影响的现有产品寻找新用户。PCB 原理图捕获就是其中一种产品。他们 [增值服务小组] 在波特兰找到了一家当地客户 Freightliner，该公司生产卡车，现在归戴姆勒所有。
</p><p>
“The Mentor sales force had very little to sell after the announcement that Version 7.0 would not be extended but would be replaced by Version 8.0 whenever that environment became available. An innovative sales team working with the “Value Added Services” group sought out new users for the existing products that were not affected by the Version 8.0 transition. PCB schematic capture was one of those products. They [the Value Added Services group] found a local customer in Portland, Freightliner, who manufactured trucks and is now owned by Daimler.
</p>
<p>
“说服他们从手动布线设计转向 EDA 绝非易事，但他们成为首批采用名为‘LCable’的‘现场开发’产品的人，这个名字反映了它在卡车和汽车的电缆和线束设计和验证中的用途。其他汽车和航空航天公司采用该产品的进展缓慢，但从 1992 年开始的十年间，汽车和航空航天电子产品的复杂性不断增加，对 EDA 的需求也变得显而易见。”
</p><p>
“Convincing them to move from manual wiring design to EDA couldn’t have been easy, but they became the first adopters of a ‘field-developed’ product named ‘LCable,’ a name that reflected its use in the design and verification of cabling and wire harnesses for trucks and cars. Adoption by other automotive and aerospace companies proceeded slowly but, over the decade starting in 1992, the complexity of automotive and aerospace electronics increased so much that the need for EDA became apparent.”
</p>
<p>
Rhines 在德州仪器 (TI) 工作时曾是 Mentor 的客户之一，他知道 Mentor 拥有尖端的仿真技术。不幸的是，这项技术已被出售给 Quickturn Design Systems。Rhines 还知道 Mentor 已签署 TI 物理验证软件的 OEM 许可协议，并将其作为“Checkmate”工具出售，因此这似乎是该公司的一个潜在优势。然而，TI 拒绝延长 Checkmate 许可，因此 Mentor 购买了该软件的版权，对其进行了重写，并以“Calibre”的名义进行营销。新工具箱中又多了一个工具。Mentor 能够让主要的 IC 代工厂（台积电、联电和 GlobalFoundries）采用 Calibre。Rhines 写道：
</p><p>
Rhines, as one of Mentor’s customers when he worked for Texas Instruments (TI), knew that Mentor had leading-edge emulation technology. Unfortunately, that technology had been sold to Quickturn Design Systems. Rhines also knew that Mentor had signed an OEM licensing agreement for TI’s physical verification software and sold it as the “Checkmate” tool, so that seemed to be a possible strength for the company. However, TI refused to extend the Checkmate license, so Mentor bought the rights to the software, rewrote it, and marketed it under the name “Calibre.” One more tool in the new toolbox. Mentor was able to get the major IC foundries – TSMC, UMC, and GlobalFoundries – to adopt Calibre. Rhines writes:
</p>
<p>
“随着事情的发展，Mentor 拥有了很多强大的、甚至是一流的工具：Calibre 物理验证、Tessent 可测试设计、Expedition PCB 设计、Calypto/Catapult 高级综合、汽车嵌入式电子产品，以及 Gary Smith 官方 EDA 分析中提供的指标中的其他八种工具。幸运的是，Synopsys 最终决定他们不必包揽所有事情；他们可以探索 Mentor 未涉足的新领域。这实现了 EDA 行业中不常见的多元化程度。”
</p><p>
“As things progressed, Mentor had a lot of strong, even best-in-class tools: Calibre physical verification, Tessent design-for-test, Expedition PCB design, Calypto/Catapult high-level synthesis, automotive embedded electronics, and eight others, by the metric provided in the official Gary Smith EDA analyses. Fortunately, Synopsys eventually decided that they didn’t have to do everything; they could pursue new areas that Mentor was not pursuing. That allowed a level of diversification that had not been common in the EDA industry.”
</p>
<p>
为了扭转局面，莱因斯成功创立了 Mentor 的 EDA 帝国。舞台已经准备好了。《权力的游戏》EDA 版即将上演。
</p><p>
In his effort to right the ship, Rhines had managed to start Mentor’s EDA empire. The stage was set. The Game of Thrones, EDA Edition was about to commence.
</p>
<p>
参考
</p><p>
References
</p>
<p>
詹姆斯·E·“吉姆”·所罗门口述历史，计算机历史博物馆，2013 年 5 月 7 日
</p><p>
Oral History of James E. “Jim” Solomon, Computer History Museum, May 7, 2013
</p>
<p>
Aart de Geus 口述历史，计算机历史博物馆，2009 年 5 月 15 日
</p><p>
Oral History of Aart de Geus, Computer History Museum, May 15, 2009
</p>
<p>
Walden C. Rhines 博士，《从狂野西部到现代生活》，半维基项目，2015 年
</p><p>
Dr. Walden C. Rhines, “From Wild West to Modern Life,” A SemiWiki Project, 2015
</p>
<p>
</p><p>
</p><h1>EDA 简史（第五部分）：收购时代</h1><h1>A Brief and Personal History of EDA, Part 5: The Acquisition Era</h1>
<p></p>
<p>
EDA 的收购时代紧随 EDA 时代而来。1987 年，SDA 与 ECAD 合并成立 Cadence，新公司于 1989 年进行了首次收购。迄今为止，该公司已进行了近 40 次收购。Synopsys 成立于 1986 年，首次收购于 1990 年。迄今为止，该公司已进行了 100 多次收购。1993 年左右，Mentor Graphics 从一家垂死的 CAE 公司转型为一家生机勃勃的 EDA 公司，其转型后的首次收购于 1997 年。在 2017 年被西门子收购之前，该公司至少进行了 15 次收购。这三家领先的 EDA 公司都参加了收购大战，试图在 EDA 领域超越其他两家竞争对手——增长以总收入来衡量。
</p><p>
EDA’s acquisition era arrived close on the heels of the EDA era. SDA merged with ECAD to form Cadence in 1987, and the new company’s first acquisition was in 1989. The company has made nearly 40 acquisitions to date. Synopsys incorporated in 1986, and its first acquisition was in 1990. The company has made more than 100 acquisitions to date. Mentor Graphics metamorphosed from a dying CAE company into a vibrant EDA company around 1993, and its first post-metamorphosis acquisition was in 1997. The company made at least 15 acquisitions before being acquired itself in 2017 by Siemens. All three of these leading EDA companies entered the acquisition derby in an attempt to outgrow the other two competitors in the EDA arena – growth being measured in total revenue.
</p>
<p>
这三家大型 EDA 公司的收购行为体现了 EDA 行业的一个微观层面，这个行业产生了一些小型 EDA 初创公司，而这些初创公司的主要目的就是被收购。已故的 Jim Hogan 30 多年前在 Cadence 开始了他的 EDA 之旅。他既是一名顾问，其建议受到 EDA 社区的广泛征求，也是一名 EDA 初创公司的开发者，这些初创公司被培养为被三大 EDA 公司之一收购，首先是通过 Cadence 的 Telos Venture Partners，后来是通过他与朋友 Scott Becker 共同创立的 Vista Ventures。Hogan 会找到一些有想法的聪明的创业型工程师，为他们提供资金或获得资金，然后在一段时间后通过为公司找到买家来收获他的投资。我有幸成为 Jim Hogan 的众多朋友之一。Hogan 于 2021 年去世。
</p><p>
The acquisitiveness of these three big EDA companies manifested a microcosmic EDA industry that produced little EDA startups designed for the chief purpose of being acquired. The late Jim Hogan started his EDA journey at Cadence more than 30 years ago. He was both a consultant whose advice was widely sought by the EDA community and a developer of EDA startups, groomed to be acquired by one of the big three EDA companies, first through Cadence’s Telos Venture Partners and later through his own Vista Ventures, founded with his friend Scott Becker. Hogan would find some bright, entrepreneurial engineers with an idea, fund or get funding for them, and then harvest his investment sometime later by finding a buyer for the company. I had the privilege of being one of Jim Hogan’s many friends. Hogan passed away in 2021.
</p>
<p>
以下是三大 EDA 公司收购的列表，按日期、被收购公司名称和购买技术列出。这些列表并不详尽，但显示了这些 EDA 初创公司提供的工具和技术的多样性。这个列表令人难以置信。
</p><p>
Below is a list of the acquisitions made by the big three EDA companies, listed by date, by the acquired company’s name, and by the purchased technology. These lists are not exhaustive, but show the diversity of the tools and technologies offered by these EDA startup companies. This list boggles the mind.
</p>
<p>
Cadence 收购
</p><p>
Cadence Acquisitions
</p>
<p>
2024 Invecas Inc – 设计工程、嵌入式软件和系统级解决方案提供商
</p><p>
2024 Invecas Inc – Design engineering, embedded software, and system-level solutions provider
</p>
<p>
2023 Intrinsix Corporation – 半导体设计服务提供商
</p><p>
2023 Intrinsix Corporation – Semiconductor design services provider
</p>
<p>
2023 Rambus – SerDes 和存储器接口 PHY IP
</p><p>
2023 Rambus – SerDes and memory interface PHY IP
</p>
<p>
2022 OpenEye Scientific – 计算分子建模和模拟软件
</p><p>
2022 OpenEye Scientific – Computational molecular modeling and simulation software
</p>
<p>
2022 未来设施 - 用于电子冷却和能源性能优化的计算流体动力学 (CFD)
</p><p>
2022 Future Facilities – Computational fluid dynamics (CFD) for electronics cooling and energy performance optimization
</p>
<p>
2021 Pointwise – CFD 网格生成
</p><p>
2021 Pointwise – CFD mesh generation
</p>
<p>
2021 NUMECA – CFD、网格生成、多物理场模拟
</p><p>
2021 NUMECA – CFD, mesh generation, multi-physics simulation
</p>
<p>
2020 InspectAR 增强界面 – 增强现实设计软件
</p><p>
2020 InspectAR Augmented Interfaces – Augmented reality design software
</p>
<p>
2020 Integrand Software – 大型 IC 和 3D 封装的分析和提取软件
</p><p>
2020 Integrand Software – Analysis and extraction software for large ICs and 3D packages
</p>
<p>
2019 AWR Corporation – 无线射频应用设计软件
</p><p>
2019 AWR Corporation – Wireless RF application design software
</p>
<p>
2017 Nusemi – 高速串行器/解串器 (SerDes) 通信 IP
</p><p>
2017 Nusemi – High-speed serializer/deserializer (SerDes) communications IP
</p>
<p>
2016 Rocketick Technologies – 多核并行模拟器
</p><p>
2016 Rocketick Technologies – Multi-core parallel simulator
</p>
<p>
2014 Jasper 设计自动化 – 形式化分析与验证
</p><p>
2014 Jasper Design Automation – Formal analysis and verification
</p>
<p>
2014 Forte 设计系统 – 高级综合 (HLS)
</p><p>
2014 Forte Design Systems – High-level synthesis (HLS)
</p>
<p>
2013 年 Evatronix – 半导体知识产权
</p><p>
2013 Evatronix – Semiconductor IP
</p>
<p>
2013 Tensilica – 可配置处理器 IP、数据平面处理 IP
</p><p>
2013 Tensilica – Configurable processor IP, dataplane processing IP
</p>
<p>
2013 Cosmic Circuits – 移动设备的模拟和混合信号 IP
</p><p>
2013 Cosmic Circuits – Analog and mixed-signal IP for mobile devices
</p>
<p>
2012 Sigrity – 信号、电源和热完整性分析、IC 封装设计
</p><p>
2012 Sigrity – Signal, power, and thermal integrity analysis, IC package design
</p>
<p>
2011 Azuro – 时钟并发优化
</p><p>
2011 Azuro – Clock concurrent optimization
</p>
<p>
2011 Altos 设计自动化 – 基础 IP 特性、标准单元库
</p><p>
2011 Altos Design Automation – Foundational IP characterization, standard-cell libraries
</p>
<p>
2010 Denali Software – 内存模型、设计 IP、验证 IP
</p><p>
2010 Denali Software – Memory models, design IP, verification IP
</p>
<p>
2008 Chip Estimate – IP 门户、IP 重用管理
</p><p>
2008 Chip Estimate – IP portal, IP reuse management
</p>
<p>
2007 清晰形状 – 面向制造的设计 (DFM)
</p><p>
2007 Clear Shape – Design for manufacturing (DFM)
</p>
<p>
2007 年 Invarium – 光刻建模和图案合成
</p><p>
2007 Invarium – Lithography modeling and pattern synthesis
</p>
<p>
2006 Praesagus – 制造变化预测
</p><p>
2006 Praesagus – Manufacturing variation prediction
</p>
<p>
2005 Verisity – 验证自动化、硬件加速
</p><p>
2005 Verisity – Verification automation, hardware acceleration
</p>
<p>
2004 Neolinear – 模拟和混合信号 IC 布局、电路尺寸
</p><p>
2004 Neolinear – Analog and mixed-signal IC layout, circuit sizing
</p>
<p>
2003 年 Verplex – 形式验证、等效性检查器
</p><p>
2003 Verplex – Formal verification, equivalence checkers
</p>
<p>
2003 K2 Technologies – 掩模布局准备
</p><p>
2003 K2 Technologies – Mask Layout Preparation
</p>
<p>
2003 Celestry Design – 密集建模、全芯片电路仿真
</p><p>
2003 Celestry Design – Dense modeling, full-chip circuit simulation
</p>
<p>
2002 IBM 的 DFT 工具和团队 – 可测试设计 (DFT) 软件
</p><p>
2002 IBM’s DFT tools &amp; group – Design-for-test (DFT) software
</p>
<p>
1999 年 OrCAD Systems – PCB 和 FPGA 设计
</p><p>
1999 OrCAD Systems – PCB and FPGA design
</p>
<p>
1998 年 Quickturn 设计系统 – 仿真硬件
</p><p>
1998 Quickturn Design Systems – Emulation hardware
</p>
<p>
1998 年贝尔实验室设计自动化 – 仿真和验证软件
</p><p>
1998 Bell Labs Design Automation – Simulation and verification software
</p>
<p>
1997 Cooper &amp; Chyan Technology + UniCAD – 布局布线软件、PCB 设计
</p><p>
1997 Cooper &amp; Chyan Technology + UniCAD – Placement and routing software, PCB Design
</p>
<p>
1993 年 Comdisco Systems – 数字信号处理和通信设计
</p><p>
1993 Comdisco Systems – Digital signal processing and communications design
</p>
<p>
1991 Valid Logic – 门级设计软件
</p><p>
1991 Valid Logic – Gate-level design software
</p>
<p>
1990 Automated Systems, Inc – PCB 设计自动化
</p><p>
1990 Automated Systems, Inc – PCB Design Automation
</p>
<p>
1989 Gateway 设计自动化 – 仿真软件
</p><p>
1989 Gateway Design Automation – Simulation software
</p>
<p>
新思科技收购
</p><p>
Synopsys Acquisitions
</p>
<p>
Synopsys 收购的公司数量比 Cadence 或 Mentor 都多。该公司已对收购进行了分类，并将其中一些收购视为战略性收购。战略性收购以斜体显示如下。
</p><p>
Synopsys has acquired more companies than either Cadence or Mentor. The company has categorized its acquisitions and considers some of the acquisitions to be strategic. The strategic acquisitions appear below in italics.
</p>
<p>
软件安全与质量
</p><p>
Software Security &amp; Quality
</p>
<p>
2022 WhiteHat 安全 – 动态应用程序安全测试 (DAST)
</p><p>
2022 WhiteHat Security – Dynamic application security testing (DAST)
</p>
<p>
2021 Code Dx – 应用软件安全风险管理
</p><p>
2021 Code Dx – Application software security risk management
</p>
<p>
2020 Tinfoil Security – DAST 和应用程序编程接口 (API) 测试
</p><p>
2020 Tinfoil Security – DAST and application programming interface (API) testing
</p>
<p>
2017 年 Black Duck Software – 保护和管理开源软件的解决方案
</p><p>
2017 Black Duck Software – Solutions for securing and managing open-source software
</p>
<p>
2017 Forcheck – 静态代码分析
</p><p>
2017 Forcheck – Static code analysis
</p>
<p>
2016 Codiscope – 代码安全工具
</p><p>
2016 Codiscope – Code security tools
</p>
<p>
2016 Cigital – 安全管理和专业服务软件
</p><p>
2016 Cigital – Security managed and professional services software
</p>
<p>
2015 Goanna Software – 静态源代码分析工具
</p><p>
2015 Goanna Software – Static source code analysis tools
</p>
<p>
2015 Protecode – 开源软件 (OSS) 许可和安全管理
</p><p>
2015 Protecode – Open-source software (OSS) license and security management
</p>
<p>
2015 Seeker – 软件安全和交互式应用程序安全测试 (IAST)
</p><p>
2015 Seeker – Software security and interactive application security testing (IAST)
</p>
<p>
2015 年 Codenomicon – 软件安全
</p><p>
2015 Codenomicon – Software security
</p>
<p>
2014 Kalistick – 基于云的软件 QA
</p><p>
2014 Kalistick – Cloud-based software QA
</p>
<p>
2014 Coverity – 质量、测试和安全工具
</p><p>
2014 Coverity – Quality, testing and security tools
</p>
<p>
验证和原型设计
</p><p>
Verification and Prototyping
</p>
<p>
2023 Imperas – 处理器仿真模型和建模
</p><p>
2023 Imperas – Processor simulation models and modeling
</p>
<p>
2023 PikeTec – 汽车软件测试和验证
</p><p>
2023 PikeTec – Automotive software testing and verification
</p>
<p>
2020 Terrain Technologies – 用于 IC 设计和验证的 SystemVerilog
</p><p>
2020 Terrain Technologies – SystemVerilog for IC design and verification
</p>
<p>
2019 DINI 集团 – 用于仿真和产品开发的基于 FPGA 的开发板
</p><p>
2019 DINI Group – FPGA-based boards for emulation and product development
</p>
<p>
2019 QTronic GmbH – 汽车软件仿真、测试工具和服务
</p><p>
2019 QTronic GmbH – Simulation, test tools, and services for automotive software
</p>
<p>
2016 WinterLogic – 故障模拟
</p><p>
2016 WinterLogic – Fault simulation
</p>
<p>
2015 Atrenta – 静态和形式验证
</p><p>
2015 Atrenta – Static and formal verification
</p>
<p>
2012 SpringSoft – IC设计软件
</p><p>
2012 SpringSoft – IC design software
</p>
<p>
2012 EVE – 基于 FPGA 的仿真平台
</p><p>
2012 EVE – FPGA-based emulation platforms
</p>
<p>
2012 ExpertIO – 验证 IP (VIP)
</p><p>
2012 ExpertIO – Verification IP (VIP)
</p>
<p>
2011 nSys – VIP
</p><p>
2011 nSys – VIP
</p>
<p>
2010 ZeroSoft – 逻辑验证
</p><p>
2010 ZeroSoft – Logic Verification
</p>
<p>
2010 VaST Systems – 虚拟原型
</p><p>
2010 VaST Systems – Virtual prototyping
</p>
<p>
2010 Nusym – 功能验证
</p><p>
2010 Nusym – Functional verification
</p>
<p>
2010 CoWare – 电子系统设计
</p><p>
2010 CoWare – Electronic systems design
</p>
<p>
2008 Synplicity – FPGA 和 IC 设计、快速原型设计
</p><p>
2008 Synplicity – FPGA and IC design, rapid prototyping
</p>
<p>
2008 CHIPit – 端到端验证
</p><p>
2008 CHIPit – End-to-end verification
</p>
<p>
2007 ArchPro – IC 设计的电源管理
</p><p>
2007 ArchPro – Power management for IC design
</p>
<p>
2006 年 Virtio – 虚拟原型
</p><p>
2006 Virtio – Virtual prototyping
</p>
<p>
2003 年 Qualis VIP – 验证 IP
</p><p>
2003 Qualis VIP – Verification IP
</p>
<p>
2002 协同设计自动化 – SOC验证
</p><p>
2002 Co-Design Automation – SOC verification
</p>
<p>
2001 C 级设计 – 仿真加速器技术
</p><p>
2001 C Level Design – Simulation accelerator technology
</p>
<p>
2000 Leda SA – AMS IP
</p><p>
2000 Leda SA – AMS IP
</p>
<p>
2000 VirSim – HDL 调试器和分析器
</p><p>
2000 VirSim – HDL debugger and analyzer
</p>
<p>
1999 Covermeter – Verilog 代码覆盖工具
</p><p>
1999 Covermeter – Verilog code coverage tool
</p>
<p>
1999 Apteq – Verilog 模拟仿真工具
</p><p>
1999 Apteq – Verilog analog simulation tools
</p>
<p>
1998 系统科学 – 模拟和测试工具
</p><p>
1998 Systems Science – Simulation and test tools
</p>
<p>
1998 Radiant Design Tools – 模拟优化工具
</p><p>
1998 Radiant Design Tools – Simulation optimization tools
</p>
<p>
1997 Viewlogic – IC 设计和仿真工具
</p><p>
1997 Viewlogic – IC design and simulation tools
</p>
<p>
1995 Arkos – 逻辑仿真
</p><p>
1995 Arkos – Logic emulation
</p>
<p>
1994 逻辑建模 – 软件模型和硬件建模系统
</p><p>
1994 Logic Modeling – Software models and hardware modelling systems
</p>
<p>
1994 CADIS – DSP 设计工具
</p><p>
1994 CADIS – DSP design tools
</p>
<p>
1994 年 Arcad – 电信 VHDL 模型
</p><p>
1994 Arcad – VHDL models for telecommunications
</p>
<p>
1993 年 ExperTest – 故障模拟
</p><p>
1993 ExperTest – Fault simulation
</p>
<p>
1990 年 Zycad – 门级模拟
</p><p>
1990 Zycad – Gate-level simulation
</p>
<p>
硅知识产权
</p><p>
Silicon IP
</p>
<p>
2020 INVECAS IP – 逻辑、嵌入式存储器、通用 I/O、模拟和接口 IP
</p><p>
2020 INVECAS IP – Logic, embedded memory, general I/O, analog, and interface IP
</p>
<p>
2019 eSilicon IP – 内存 IP
</p><p>
2019 eSilicon IP – Memory IP
</p>
<p>
2018 硅片及未来 – 高速 SerDes IP
</p><p>
2018 Silicon and Beyond – High-speed SerDes IP
</p>
<p>
2018 Kilopass Technology – 非易失性存储器 IP
</p><p>
2018 Kilopass Technology – Non-volatile memory IP
</p>
<p>
2017 年 Sidense Corporation – 非易失性存储器 IP
</p><p>
2017 Sidense Corporation – Non-volatile memory IP
</p>
<p>
2015 年 Silicon Vision 的蓝牙智能 IP – 无线 IP
</p><p>
2015 Bluetooth Smart IP from Silicon Vision – Wireless IP
</p>
<p>
2015 Elliptic – 安全 IP
</p><p>
2015 Elliptic – Security IP
</p>
<p>
2014 目标编译器 – 处理器 IP 和工具
</p><p>
2014 Target Compiler – Processor IP and tools
</p>
<p>
2012 年 MoSys 的 SerDes IP – SerDes IP
</p><p>
2012 SerDes IP from MoSys – SerDes IP
</p>
<p>
2012 年发明 – 接口 IP
</p><p>
2012 Inventure – Interface IP
</p>
<p>
2010 Virage Logic – 接口和模拟 IP
</p><p>
2010 Virage Logic – Interface and analog IP
</p>
<p>
2009 MIPS 模拟 – 模拟 IP
</p><p>
2009 MIPS Analog – Analog IP
</p>
<p>
2007 MOSAID SIP – DDR 存储器和存储器 PHY IP
</p><p>
2007 MOSAID SIP – DDR memory and memory PHY IP
</p>
<p>
2005 TriCN – I/O 和 SerDes IP
</p><p>
2005 TriCN – I/O and SerDes IP
</p>
<p>
2004 LEDA 设计 – 数字和混合信号 IP
</p><p>
2004 LEDA Design – Digital and mixed-signal IP
</p>
<p>
2004 Cascade – PCIe IP
</p><p>
2004 Cascade – PCIe IP
</p>
<p>
2004 Accelerant – 高速 SerDes IP
</p><p>
2004 Accelerant – High-speed SerDes IP
</p>
<p>
2004 Progressant – 低功耗晶体管 IP
</p><p>
2004 Progressant – Low-power transistor IP
</p>
<p>
2002 年 inSilicon – USB IP
</p><p>
2002 inSilicon – USB IP
</p>
<p>
1995 年 Silicon Architects – 结构化 ASIC 设计 IP
</p><p>
1995 Silicon Architects – Structured ASIC design IP
</p>
<p>
1993 编译设计 – VHDL 建模和仿真工具
</p><p>
1993 Compiled Designs – VHDL modeling and simulation tools
</p>
<p>
硅工程
</p><p>
Silicon Engineering
</p>
<p>
BISTel 的 2021 IC 和平板显示器解决方案 – 产量管理/预测软件
</p><p>
2021 IC and Flat Panel Display Solutions from BISTel – Yield management/prediction software
</p>
<p>
2020 Light Tec – 光学散射测量和测量设备
</p><p>
2020 Light Tec – Optical scattering measurements and measurement equipment
</p>
<p>
2018 PhoeniX Software – 光子 IC 设计自动化
</p><p>
2018 PhoeniX Software – Photonic IC design automation
</p>
<p>
2017 Quantumwise – 5nm 及以下工艺的材料建模
</p><p>
2017 Quantumwise – Materials modeling for 5nm processes and below
</p>
<p>
2016 年黄金标准模拟 – TCAD 和 EDA 模拟软件
</p><p>
2016 Gold Standard Simulations – TCAD and EDA simulation software
</p>
<p>
2016 Simpleware – 3D 扫描转换软件
</p><p>
2016 Simpleware – 3D scan conversion software
</p>
<p>
2014 Brandenburg Gmbh – 光学设计、优化和仿真软件
</p><p>
2014 Brandenburg Gmbh – Optics design, optimization, and simulation software
</p>
<p>
2012 RSoft Design Group – 光子学设计和仿真软件
</p><p>
2012 RSoft Design Group – Photonics design and simulation software
</p>
<p>
2012 年 Luminescent Technologies 的掩模合成 – 用于光掩模生成的逆向光刻技术
</p><p>
2012 Mask Synthesis from Luminescent Technologies – Inverse lithography technology for photomask generation
</p>
<p>
2010 光学研究协会 – 光学设计软件
</p><p>
2010 Optical Research Associates – Optical design software
</p>
<p>
2006 年 SIGMA-C – 光学、电子束和下一代光刻 (NGL) 模拟软件
</p><p>
2006 SIGMA-C – Optical, e-beam, and next- generation lithography (NGL) simulation software
</p>
<p>
2005 HPL 技术 – 设计到硅片的设计流程
</p><p>
2005 HPL Technologies – Design-to-silicon design flow
</p>
<p>
2004 ISE – DFM 软件
</p><p>
2004 ISE – DFM software
</p>
<p>
2003 年 Numerical Technologies – 掩模数据准备软件
</p><p>
2003 Numerical Technologies – Mask data preparation software
</p>
<p>
芯片设计
</p><p>
Chip Design
</p>
<p>
2023 Maxeda – 智能平面规划软件
</p><p>
2023 Maxeda – Intelligent floor-planning software
</p>
<p>
2023 Silicon Frontline – 布局后验证软件
</p><p>
2023 Silicon Frontline – Post-layout verification software
</p>
<p>
2022 FishTail 设计自动化 – RTL 到签核约束生成和验证
</p><p>
2022 FishTail Design Automation – RTL-to-signoff constraints generation and verification
</p>
<p>
2021 Concertio – 人工智能驱动的性能优化软件
</p><p>
2021 Concertio – AI-powered performance optimization software
</p>
<p>
2020 Moortec – 用于片上监控的过程、电压和温度 (PVT) 传感器
</p><p>
2020 Moortec – Process, voltage, and temperature (PVT) sensors for on-chip monitoring
</p>
<p>
2020 Dorado DA – 工程变更单 (ECO) 软件
</p><p>
2020 Dorado DA – Engineering change order (ECO) software
</p>
<p>
2020 Qualtera – 半导体测试和制造的大数据分析
</p><p>
2020 Qualtera – Big data analytics for semiconductor test and manufacturing
</p>
<p>
2012 Ciranova – 先进工艺节点的晶体管级布局
</p><p>
2012 Ciranova – Transistor-level layout for advanced process nodes
</p>
<p>
2012 年 Magma – IC 设计软件
</p><p>
2012 Magma – IC design software
</p>
<p>
2011 Extreme DA – 性能、功耗和制造良率的提升
</p><p>
2011 Extreme DA – Performance, power consumption and manufacturing yield improvement
</p>
<p>
2010 Synfora – C/C++ 高级综合工具
</p><p>
2010 Synfora – C/C++ high-level synthesis tools
</p>
<p>
2009 年 TeraRoute – 用于亚 100 纳米 IC 设计的无网格、基于形状的自动布线器
</p><p>
2009 TeraRoute – Gridless, shape-based, autorouter for sub-100-nanometer IC designs
</p>
<p>
2009 Gemini – 复杂模拟和混合信号 (AMS) 验证
</p><p>
2009 Gemini – Complex analog and mixed-signal (AMS) verification
</p>
<p>
2007 沙雕设计 – AMS 验证工具
</p><p>
2007 Sandwork Design – AMS verification tools
</p>
<p>
2005 Nassda – 全芯片电路验证软件
</p><p>
2005 Nassda – Full-chip circuit verification software
</p>
<p>
2004 年蒙特雷设计 – RTL-to-GDSII 和虚拟原型工具
</p><p>
2004 Monterey Design – RTL-to-GDSII and virtual prototyping tools
</p>
<p>
2004 年 iRoC SA – 内存内置自检 (BIST) 技术
</p><p>
2004 iRoC SA – Memory built-in-self-test (BIST) technology
</p>
<p>
2004 模拟设计自动化 – 自动化 AMS 电路优化
</p><p>
2004 Analog Design Automation – Automated AMS circuit optimization
</p>
<p>
2003 年 InnoLogic Systems – 内存和全定制等效性检查技术
</p><p>
2003 InnoLogic Systems – Memory and full-custom equivalence checking technology
</p>
<p>
2002 Avant! – 先进的物理 IC 设计
</p><p>
2002 Avant! – Advanced physical IC design
</p>
<p>
2000 年 Silicon Group – IC 设计服务
</p><p>
2000 The Silicon Group – IC design services
</p>
<p>
1999 Gambit – 门阵列布局系统
</p><p>
1999 Gambit – Gate-array layout system
</p>
<p>
1999 Stanza – 深亚微米 IC 设计工具
</p><p>
1999 Stanza – Deep submicron IC design tools
</p>
<p>
1998 Everest 设计自动化 – 基于形状的顶级布线技术
</p><p>
1998 Everest Design Automation – Shape-based, top-level routing technology
</p>
<p>
1997 EPIC 设计技术 – 时序、功率和可靠性仿真和分析工具
</p><p>
1997 EPIC Design Technology – Timing, power, and reliability simulation and analysis tools
</p>
<p>
1997 先进测试技术 – 自动测试模式生成 (ATPG)
</p><p>
1997 Advanced Test Technology – Automatic test pattern generation (ATPG)
</p>
<p>
就在我写这篇文章之前，Synopsys 宣布计划收购 Ansys，这是一家设计自动化公司，专门为流体动力学、燃烧和多物理场仿真工具提供解决方案，其应用范围远不止 EDA。对于 EDA 应用，Ansys 提供 RedHawk-SC，这是一款深受 IC ​​设计师欢迎的电源完整性工具。Ansys 在 2011 年收购 Apache Design Solutions 时将 RedHawk 添加到其软件产品组合中。
</p><p>
Just before I wrote this article, Synopsys announced that it planned to acquire Ansys, a design automation company that specializes in fluid-dynamics, combustion, and multi-physics simulation tools for a much broader list of industries than just EDA. For EDA applications, Ansys offers RedHawk-SC, a power integrity tool that’s popular with IC designers. Ansys added RedHawk to its software portfolio when it acquired Apache Design Solutions in 2011.
</p>
<p>
Mentor Graphics 收购
</p><p>
Mentor Graphics Acquisitions
</p>
<p>
2015 Calypto 设计系统 – HLS 工具
</p><p>
2015 Calypto Design Systems – HLS tools
</p>
<p>
2015 Tanner EDA – AMS 和 MEMS 集成电路
</p><p>
2015 Tanner EDA – AMS and MEMS integrated circuits
</p>
<p>
2014 伯克利设计自动化 – AMS 电路验证
</p><p>
2014 Berkeley Design Automation – AMS circuit verification
</p>
<p>
2014 Nimbic – 电磁仿真软件
</p><p>
2014 Nimbic – Electromagnetic simulation software
</p>
<p>
2010 CodeSourcery – 基于 GNU 的软件开发工具
</p><p>
2010 CodeSourcery – GNU-based software development tools
</p>
<p>
2010 Valor Computerized Systems – PCB 系统制造
</p><p>
2010 Valor Computerized Systems – PCB systems manufacturing
</p>
<p>
2009 LogicVision – IC 制造测试
</p><p>
2009 LogicVision – Testing for IC manufacturing
</p>
<p>
2008 年 Flomerics – 计算流体力学
</p><p>
2008 Flomerics – CFD
</p>
<p>
2007 Sierra 设计自动化 – 布局布线 (P&amp;R) 软件
</p><p>
2007 Sierra Design Automation – Place and route (P&amp;R) software
</p>
<p>
2004 年项目技术 - 可执行 UML
</p><p>
2004 Project Technology – Executable UML
</p>
<p>
2002 年 IKOS 系统 – 硬件仿真
</p><p>
2002 IKOS Systems – Hardware emulation
</p>
<p>
2002 Innoveda – PCB 和线束设计
</p><p>
2002 Innoveda – PCB and wire harness design
</p>
<p>
2002 加速技术 – RTOS 和嵌入式软件开发
</p><p>
2002 Accelerated Technology – RTOS and embedded software development
</p>
<p>
1999 年 VeriBest – PCB 设计
</p><p>
1999 VeriBest – PCB design
</p>
<p>
1995 年 Microtec Research – 实时操作系统 (RTOS)、软件开发
</p><p>
1995 Microtec Research – Real-time operating system (RTOS), software development
</p>
<p>
1995 典型逻辑 – 逻辑综合
</p><p>
1995 Exemplar Logic – Logic synthesis
</p>
<p>
1994 模型技术 – VHDL 仿真
</p><p>
1994 Model Technology – VHDL simulation
</p>
<p>
1994 Anacad 电气工程软件 – 模拟和混合信号设计
</p><p>
1994 Anacad Electrical Engineering Software – Analog and mixed-signal design
</p>
<p>
1993 年 CheckLogic 系统 – 自动测试模式生成
</p><p>
1993 CheckLogic Systems – Automatic test pattern generation
</p>
<p>
1990 Silicon Compiler Systems – 逻辑综合、IC 设计工具
</p><p>
1990 Silicon Compiler Systems – Logic synthesis, IC design tools
</p>
<p>
1990 Context Corp – 文档系统
</p><p>
1990 Context Corp – Documentation systems
</p>
<p>
1989 Descartes 自动化系统 – 布局和布线工具
</p><p>
1989 Descartes Automation Systems – Place and route tools
</p>
<p>
“1989 性能 CAD – 时序分析
</p><p>
1989 Performance CAD – Timing analysis
</p>
<p>
1989 年 Trimeter Technologies 的资产 – 逻辑合成
</p><p>
1989 Trimeter Technologies’ assets – Logic synthesis
</p>
<p>
“1988 年泰克 CAE 和 CASE 部门
</p><p>
1988 Tektronix CAE and CASE Divisions
</p>
<p>
1988 年轮廓设计系统 – 模拟 IP 库
</p><p>
1988 Contour Design Systems – Analog IP libraries
</p>
<p>
1984 Synergy DataWorks – 硬件加速
</p><p>
1984 Synergy DataWorks – Hardware acceleration
</p>
<p>
1983 年加州设计自动化 – PCB 设计
</p><p>
1983 California Design Automation – PCB design
</p>
<p>
上面列出的一些收购历史与我自己的职业生涯相交织。我曾为上面列出的几家公司工作过，包括 Cadence、Denali Software 和 Tensilica。此外，Mentor Graphics 于 1999 年收购的 VeriBest PCB 设计软件采用了最初由 Cadnetix 开发的 PCB 工具的残余部分，我曾在 1982 年至 1985 年期间在 Cadnetix 担任设计工程师。
</p><p>
Some of the acquisition histories listed above intersect with my own career. I worked for several of the companies listed above including Cadence, Denali Software, and Tensilica. In addition, the VeriBest PCB design software acquired by Mentor Graphics in 1999 incorporates the remnants of the PCB tools that were originally developed by Cadnetix, where I worked as a design engineer from 1982 to 1985.
</p>
<p>
在编制这些收购清单时，我被人们为我们今天使用的 EDA 工具所付出的巨大集体努力所震撼。这让人不禁停下来思考。对于上面列出的一些收购，被收购公司的工程师在三大 EDA 公司之一找到了新职位。其他收购是技术收购，这意味着被收购公司的员工纷纷走上街头寻找新工作。因此，上述清单准确地描绘了 EDA 行业动荡、动态的本质，类似于流行小说和电视剧《权力的游戏》，但血腥程度略低。
</p><p>
In compiling these acquisition lists, I was struck by the tremendous collective effort people have put into the EDA tools we use today. It gives one pause. For some of the acquisitions listed above, the engineers working for the acquired companies found new positions with one of the big three EDA companies. Other acquisitions were technology acquisitions, which means the people at the acquired company hit the streets to look for new employment. The above lists therefore paint an accurate picture of the roiling, dynamic nature of the EDA industry, akin to the popular novel and TV series “Game of Thrones,” but with slightly less bloodletting.
</p>
<p>
参考
</p><p>
References
</p>
<p>
Bernard Murphy，《RIP Jim Hogan——行业偶像》，SemiWiki.com，2021 年 3 月 21 日
</p><p>
Bernard Murphy, “RIP Jim Hogan – An Industry Icon,” SemiWiki.com, March 21, 2021
</p>
<p>
</p><p>
</p><h1>EDA 简史，第 6 部分：IP 时代</h1><h1>A Brief and Personal History of EDA, Part 6: The IP Era</h1>
<p></p>
<p>
用于设计 VLSI IC 的 Mead-Conway 方法引发了三家主要 CAE 公司的发展——Daisy、Mentor Graphics 和 Valid——这又导致了后来三家主要 EDA 公司的发展——Cadence、Synopsys 和 Mentor Graphics。这些历史将在本系列文章的第 3 和第 4 部分中介绍。三家 EDA 公司的出现紧接着是一段漫长而持续的 EDA 收购时代，正如本系列文章的第 5 部分所讨论的那样。
</p><p>
The Mead-Conway methodology for designing VLSI ICs triggered the development of three dominant CAE companies – Daisy, Mentor Graphics, and Valid – which in turn led to the later development of the three dominant EDA companies – Cadence, Synopsys, and Mentor Graphics. These histories appear in Parts 3 and 4 of this article series. The emergence of the three EDA companies was immediately followed by a long, continuing era of EDA acquisitions, as discussed in Part 5 of this article series.
</p>
<p>
米德-康威设计方法对标准单元的依赖也引发了 1990 年代开始的设计 IP 的出现。林恩·康威对米德-康威设计方法的众多贡献之一是使用标准单元作为 IC 设计基本构建块的概念。标准单元的使用始于吉姆·罗森为施乐 PARC 开发的 ICARUS（集成电路设计实用系统）设计系统，但这个想法迅速传遍了整个半导体行业。
</p><p>
The Mead-Conway design methodology’s reliance on the use of standard cells also triggered the emergence of design IP starting in the 1990s. One of Lynn Conway’s many contributions to the Mead-Conway design methodology was the concept of using standard cells as fundamental building blocks for IC designs. The use of standard cells started with the ICARUS (Integrated Circuit ARtwork Utility System) design system developed by Jim Rowson for Xerox PARC, but the idea spread quickly throughout the semiconductor industry.
</p>
<p>
标准单元是比单个晶体管更大的物理设计。它们通常相当于几个逻辑门。最初，每个半导体设备制造商和代工厂都有一套专有的标准单元。这些单元的设计及其相关设计规则被视为商业机密（现在也是如此），因此设计在晶圆厂之间是不可互换的。
</p><p>
Standard cells are physical designs that are larger than individual transistors. They often implement the equivalent of several logic gates. Initially, every semiconductor device maker and foundry had a proprietary set of standard cells. The designs for these cells and their associated design rules were (and are) treated as trade secrets, so designs were not interchangeable among fabs.
</p>
<p>
具有三个金属层的小型标准单元的渲染图（已移除电介质）。沙色结构是金属互连，红色结构是多晶硅栅极，底部的彩色块是块状晶体硅。图片来源：David Carron
</p><p>
Rendering of a small standard cell with three metal layers, (The dielectric has been removed). Sand-colored structures are metal interconnects, the reddish structures are polysilicon gates, and the multicolored block at the bottom is the bulk crystalline silicon. Image credit: David Carron
</p>
<p>
20 世纪 70 年代后期，道格·费尔贝恩 (Doug Fairbairn) 曾在施乐帕洛阿尔托研究中心 (Xerox PARC) 为林恩·康威 (Lynn Conway) 工作，他意识到米德 - 康威设计方法及其对半导体行业的连锁反应需要一份时事通讯或杂志来传播新闻和围绕原始概念产生的想法。他成功说服施乐帕洛阿尔托研究中心系统科学实验室经理伯特·萨瑟兰 (Bert Sutherland) 承销一本名为“Lambda”的杂志的出版。费尔贝恩整理了第一期。在卡弗·米德的建议下，费尔贝恩采访了 VLSI Technology，这是一家位于加利福尼亚州洛斯加托斯的代工初创公司，该公司当时正在开发基于米德 - 康威方法的 ASIC 设计流程。那次采访成为该杂志第一期的封面故事。费尔贝恩于 11 月为这篇文章采访了该公司，并于次年 1 月加入该公司，就在《Lambda》杂志第一期付印之时。
</p><p>
Doug Fairbairn, who worked for Lynn Conway at Xerox PARC in the latter part of the 1970s, realized that the Mead-Conway design methodology and its ripple effects on the semiconductor industry needed a newsletter or magazine to disseminate the news and the ideas nucleating around the original concepts. He managed to convince Bert Sutherland, the manager of the Systems Science Lab at Xerox PARC to underwrite the publication of a magazine, to be called “Lambda.” Fairbairn put the first issue together. At Carver Mead’s suggestion, Fairbairn interviewed VLSI Technology, a foundry startup in Los Gatos, California that was developing an ASIC design flow based on the Mead-Conway methodology. That interview became the cover story in the magazine’s first issue. Fairbairn interviewed the company for the article in November and he joined the company the following January, just as the first issue of Lambda magazine went to press.
</p>
<p>
VLSI Technology 当时正在建造自己的工厂，为客户生产芯片，但 CAE 行业尚未真正跟上步伐，因此 VLSI Technology 需要基于 Mead-Conway 设计方法开发自己的设计工具。Fairbairn 在他的口述历史中解释道：
</p><p>
VLSI Technology was building its own fab to make chips for customers, but the CAE industry hadn’t really gotten up to speed yet, so VLSI Technology needed to develop its own design tools based on the Mead-Conway design methodology. In his oral history, Fairbairn explains:
</p>
<p>
“……我们称之为用户设计的 VLSI。到了 1983 年，又出现了另一个术语，即 ASIC。ASIC 这个术语是在 1983 年发明的。因此，我们是其中一家 [ASIC] 公司。这些公司被视为……ASIC 公司被视为未来的公司。每个人都想加入进来。每个人都进入了市场。我的意思是，英特尔甚至进入了市场，还有富士通、LSI Logic 和所有人。……与此同时，我们已经开始开发一整套设计工具，因为当时唯一可用的就是 Calma。而你无法在 Calma 系统上销售 VLSI 设计故事。因此，我们明白我们必须开发自己的 CAD 工具，因为这是我们销售这个故事的唯一方式。”
</p><p>
“…we called it user-designed VLSI. By ’83, there was another term. It was ASIC. The term ASIC got invented in ’83. And so, we were one of those [ASIC] companies. And those were viewed to be… the ASIC companies were viewed to be the companies of the future. And everybody wanted to jump on board. And everybody jumped into the market. I mean Intel even jumped in the market, and Fujitsu, and LSI Logic, and everybody. …meanwhile we had started developing a whole set of design tools because the only thing out there was Calma. And you couldn’t sell a VLSI design story on Calma systems. So, it was understood that we had to develop our own CAD tools because that’s the only way we were going to sell this story.”
</p>
<p>
Fairbairn 聘请了 Jim Rowson（曾在 Xerox PARC 开发 ICARUS 设计系统）来领导 VLSI Technology 的 CAD 小组。随后，事情开始顺利进行，正如 Fairbairn 所解释的那样：
</p><p>
Fairbairn hired Jim Rowson, who’d developed the ICARUS design system at Xerox PARC, to head up the CAD group at VLSI Technology. Then things got rolling, as Fairbairn explains:
</p>
<p>
“……随着时间的推移，我们建立了定制业务——我们所做的事情后来被称为——ASIC 业务，后来被称为基于单元的业务。单元库。而 LSI [Logic] 则在推动门阵列业务。因此，我们在争夺市场份额。我们会尝试向人们推销基于单元的方法。他们 [LSI Logic] 会尝试向人们推销门阵列方法。他们有一个更好的短期中期战略，因为你可以加快设计。你可以——他们不必改变他们的方法论就可以让人们设计门阵列。我们的方法论发生了巨大变化。培训很重要。风险很大。他们可以让人们更快地设计门阵列，并以更低的进入成本更快地将其转化为——更容易销售。
</p><p>
“…over time, we built the custom – what we were doing became known as – the ASIC business, became known as the cell-based business. Cell libraries. And LSI [Logic] was pushing the gate-array business. And so, we were competing against each other for market share. And we would try to sell people on the cell-based approach. They [LSI Logic] would try to sell people on the gate-array approach. And they had a much better short-medium term strategy in the sense that you could ramp up the designs. You could – they didn’t have to change their methodology much to get people designing gate arrays. Ours was a massive change in methodology. Big training thing. Big risk. They could get people designing gate arrays much more quickly and turn them more quickly as lower cost of entry, lower – it’s an easier sell.
</p>
<p>
“因此，他们能够比我们更快地在 ASIC 业务上增加收入。几年后，我们意识到，我们确实需要同时涉足这两个领域。因此，我们进入了门阵列业务。他们也意识到他们需要同时涉足这两个领域。因此，他们进入了基于单元的业务。因此，我们最终都进入了同一个 ASIC 业务，并相互竞争。
</p><p>
“And so, they were able to ramp revenues faster on their ASIC business than we were able to. We then realized, after a few years, well we really need to be in both. So, we got into the gate-array business. And they realized they needed to be in both. So, they got into cell-based business. So, we both ended up in the same ASIC business fighting each other.
</p>
<p>
“……事实证明，有价值的是盈利——拥有知识产权。拥有构建模块就拥有知识产权。在纯 ASIC 业务中，你不拥有任何知识产权。”
</p><p>
“…What turned out to be valuable was earning – was owning IP. Owning building blocks and owning intellectual property. In the pure ASIC business, you didn’t own any intellectual property.”
</p>
<p>
到了 20 世纪 80 年代后期，VLSI Technology 决定将这些设计工具及其标准单元库分拆到一家名为 Compass Design Automation 的公司。Paul McLellan 成为这家新 EDA 公司的首席执行官，并继承了 VLSI Technology 的标准单元库。在 Cadence 博客中，McLellan 写道：
</p><p>
By the latter part of the 1980s, VLSI Technology decided to spin out those design tools and its standard cell library into a company called Compass Design Automation. Paul McLellan became the CEO of that new EDA company and inherited VLSI Technology’s standard-cell library. In a Cadence blog, McLellan writes:
</p>
<p>
“当 VLSI Technology 将 Compass Design Automation 拆分为一家独立公司时，除了所有 EDA 软件之外，Compass 还继承了我们当时所谓的‘库业务’。我们不仅为 VLSI 本身创建了标准单元库（以及一些门阵列库），还为其他几家公司（主要是亚洲和欧洲的公司）创建了标准单元库（以及一些门阵列库）。我们还创建了 SRAM 编译器。此后不久，Artisan Components 成立，因此我们通过竞争证明了这是一个真正的市场。Artisan 最终被 Arm 收购，并转变为如今 Arm 的物理 IP 业务。”
</p><p>
“When VLSI Technology spun out Compass Design Automation as a separate company, in addition to all the EDA software, Compass also inherited what we then called the ‘library business.’ We created standard cell libraries (and a few gate-array libraries) not just for VLSI themselves, but also for several other companies, mostly in Asia and Europe. We also created SRAM compilers. Soon after that, Artisan Components was created, so we had the validation of competition that this was a real market. Artisan would eventually be acquired by Arm and transmogrify into what is today Arm’s Physical IP business.”
</p>
<p>
最终，标准单元变得越来越大，直到它们包含大型 LSI 块（例如 UART）。然而，真正的 IP 突破是微处理器 IP 的开发，从 Arm 开始。McLellan 写道：
</p><p>
Eventually, standard cells became larger and larger until they encompassed large LSI blocks such as UARTs. However, the real IP breakthrough was the development of microprocessor IP, starting with Arm. McLellan writes:
</p>
<p>
“最初，VLSI [技术] 很难让客户在其设计中使用 Arm 处理器（这样我们才能制造硅片，因为最初我们是唯一的授权方）。除了已经生产微处理器的实际半导体公司之外，任何人都会从其他人那里获得微处理器的许可，这种想法太过奇怪了。因此，半导体世界被划分为拥有自己的微处理器的半导体公司（日立、摩托罗拉、NEC、英飞凌、恩智浦等）和其他所有公司。随着芯片越来越大，ASIC 胶合逻辑让位于真正的片上系统 (SoC)，而这些系统总是需要微处理器。‘其他所有公司’类别中的公司都通过 Arm 的许可来获得微处理器。”
</p><p>
“Initially, it was hard for VLSI [Technology] to get customers to use Arm processors in their designs (so that we could build the silicon since initially we were the only licensee). The notion that anyone would license a microprocessor from someone other than an actual semiconductor company that manufactured microprocessors already was too alien. So, the semiconductor world was divided into semiconductor companies that had their own microprocessors (Hitachi, Motorola, NEC, Infineon, NXP, and so on) and everyone else. As chips got larger, ASIC glue logic gave way to true systems-on-chip (SoCs) and these always involved a microprocessor. The companies in the ‘everyone else’ category all licensed Arm as a way to get one.”
</p>
<p>
Arm 微处理器 IP 在 ASIC 业务中的成功为其他公司推出其他微处理器 IP 架构打开了闸门。最早这样做的公司之一是微处理器制造商 MIPS，该公司成立于 1984 年，旨在将斯坦福大学开发的 MIPS RISC 处理器架构商业化。Silicon Graphics (SGI) 的工作站基于 MIPS 处理器，并最终收购了 MIPS，后者随后专注于高端工作站级微处理器。在微处理器芯片业务领域耕耘十多年后，人们对 MIPS 处理器的兴趣逐渐消退，SGI 于 1998 年将 MIPS 剥离出来，成为一家 IP 授权公司。2013 年，Imagination Technology 收购了 MIPS，并继续提供 MIPS 处理器核心 IP。然而，RISC-V 处理器架构已经超越了 MIPS 核心（以及许多其他微处理器架构）。 Imagination 于 2017 年出售了 MIPS。在经历了一系列财务危机之后，MIPS 于 2021 年作为一家独立公司重新出现。现在，MIPS 和 Imagination 都提供 RISC-V 处理器内核，同时 RISC-V 领域还有十几家竞争对手。
</p><p>
The success of Arm microprocessor IP in the ASIC business opened the floodgates for other companies to introduce other microprocessor IP architectures. One of the first to do so was microprocessor maker MIPS, which had been founded in 1984 to commercialize the MIPS RISC processor architecture developed at Stanford University. Silicon Graphics (SGI) based its workstations on MIPS processors and eventually bought the MIPS, which then focused on high-end, workstation-class microprocessors. After more than a decade in the microprocessor chip business, interest in MIPS processors fell off, and SGI spun MIPS back out as an IP licensing company in 1998. In 2013, Imagination Technology bought MIPS and continued to offer MIPS processor core IP. However, the RISC-V processor architecture has eclipsed the MIPS cores (and many other microprocessor architectures). Imagination sold MIPS in 2017. After a series of financial mishaps, MIPS reappeared as an independent company in 2021. Now both MIPS and Imagination offer RISC-V processor cores, alongside more than a dozen competitors in the RISC-V arena.
</p>
<p>
另外两家公司凭借可配置内核进入处理器 IP 业务：ARC International 和 Tensilica。可配置微处理器内核背后的想法是，定制内核可以更好地执行特定于应用程序的代码，那么为什么不构建工具让任何人都可以开发自己的微处理器内核呢？这个问题的答案是，很少有 ASIC 设计师想成为微处理器设计师。他们更愿意从目录中挑选一个标准化内核，将其添加到他们的设计中，然后就完成了。因此，ARC 和 Tensilica 的增长速度都没有 Arm 快。Virage Logic 于 2009 年收购了 ARC，然后 Synopsys 于 2010 年收购了 Virage，当时 ARC 处理器 IP 成为 Synopsys DesignWare IP 系列的一部分。Cadence 于 2013 年收购了 Tensilica。
</p><p>
Two more companies jumped into the processor IP business with configurable cores: ARC International and Tensilica. The idea behind configurable microprocessor cores is that a custom-tailored core can better execute application-specific code, so why not build tools to allow anyone to develop their own microprocessor core? The answer to that question is that very few ASIC designers want to become microprocessor designers. They’d much rather pick a standardized core from a catalog, add it to their design, and be done with it. Consequently, neither ARC nor Tensilica grew as fast as Arm. Virage Logic bought ARC in 2009, and then Synopsys bought Virage in 2010, when the ARC processor IP became part of the Synopsys DesignWare IP series. Cadence bought Tensilica in 2013.
</p>
<p>
McLellan 在他的博客中很好地总结了半导体 IP 的现状：
</p><p>
McLellan does a nice job of summarizing the status of semiconductor IP in his blog:
</p>
<p>
“我预计未来会出现更多系统级 IP。许多 IP 只有在与使其工作所需的接口、无线电和软件捆绑在一起时才有用。所有这些都需要设计成能够整齐地协同工作，以便在该领域实施系统，无论是汽车、数据中心、5G 基站还是其他什么，然后所有构建模块都是可用的，并且已经进行了整体设计。”
</p><p>
“I expect to see a lot more system-level IP in the future. A lot of IP is only useful when it is bundled with the interfaces, radios, and software required to make it work. These all need to be designed to work cleanly together so that implementing a system in that domain, be it automotive, data center, a 5G base station, or something else, then all the building blocks are available and have been designed holistically.”
</p>
<p>
IP 现在是 EDA 行业的重要组成部分。事实上，作为一个类别，它现在是 EDA 行业最大的组成部分。Synopsys 和 Cadence 收购 ARC 和 Tensilica 凸显了 IP 时代与 EDA 行业收购时代的融合。许多其他 IP 提供商纷纷涌现，提供 DSP、新型非易失性存储器技术以及几乎所有其他可以组合成芯片的技术。您会在本系列上一篇文章的 EDA 收购列表中找到许多 IP 公司。提供优质 IP（有时即使没有）的初创公司被抢购一空，并被添加到大型 EDA 公司的 IP 库中，成为 EDA 行业持续竞争的另一个维度。
</p><p>
IP is now a significant part of the EDA industry. In fact, as a category, it’s now the largest part of the EDA industry. The purchase of ARC and Tensilica by Synopsys and Cadence underscore the intermixing of the IP Era with the EDA industry’s Acquisition Era. Many other IP providers have sprung up, offering DSPs, novel non-volatile memory technologies, and nearly every other sort of technology you might combine into a chip. You’ll find many IP companies in the EDA acquisitions list in the previous article in this series. Startup companies that offered IP of merit (sometimes even if they didn’t), were snapped up and added to the IP libraries of the big EDA companies as yet another dimension to the ongoing competition in the EDA industry.
</p>
<p>
（注：在我的职业生涯中，我曾为多家 IP 供应商工作过：Tensilica、Denali Software 和 Cadence。）
</p><p>
(Note: During my career, I worked for several IP vendors: Tensilica, Denali Software, and Cadence.)
</p>
<p>
参考
</p><p>
References
</p>
<p>
Steve Leibson，《EDA 简史和个人史，第 3 部分：CAE 时代》，EEJournal
</p><p>
Steve Leibson, A Brief and Personal History of EDA, Part 3: The CAE Era, EEJournal
</p>
<p>
Steve Leibson，《EDA 简史和个人历史，第 4 部分：EDA 时代》，EEJournal
</p><p>
Steve Leibson, A Brief and Personal History of EDA, Part 4: The EDA Era, EEJournal
</p>
<p>
Steve Leibson，《EDA 简史和个人史，第 5 部分：收购时代》，EEJournal
</p><p>
Steve Leibson, A Brief and Personal History of EDA, Part 5: The Acquisition Era, EEJournal
</p>
<p>
Paul McLellan，《半导体 IP 的历史》，Cadence Breakfast Bytes，2021 年 2 月 4 日
</p><p>
Paul McLellan, “A History of Semiconductor IP”, Cadence Breakfast Bytes, February 4, 2021
</p>
<p>
道格拉斯·费尔贝恩口述历史，计算机历史博物馆，2016 年 10 月 6 日
</p><p>
Oral History of Douglas Fairbairn, Computer History Museum, October 6, 2016
</p>
<p>
</p><p>
</p><h1>EDA 简史第 7 部分：EDA 的 60 层蛋糕</h1><h1>A Brief and Personal History of EDA Part 7: EDA’s 60-Layer Cake</h1>
<p></p>
<p>
本系列的前六篇文章描述了 EDA 行业从最初起步到成为价值数十亿美元的半导体行业核心的历史。商业 EDA 行业最初由各系统公司为其开发电路板和 IC 的研发部门开发一次性工具，后来被设计自动化会议的火花点燃。随后，它经历了从 CAD 公司、CAE 公司到 EDA 公司的各个阶段。不断发展的 EDA 公司通过收购而成长，当只剩下很少的小型 EDA 初创公司可供收购时，三大 EDA 公司（Cadence、Mentor Graphics 和 Synopsys）进入了 IP 业务，并开始收购该领域的公司。
</p><p>
The first six articles in this series described the history of the EDA industry from its earliest beginnings to becoming the multi-billion-dollar heart of the semiconductor industry. Starting with one-off tools developed by various systems companies for their R&amp;D departments developing circuit boards and ICs, the commercial EDA industry was ignited by the spark that was the Design Automation Conference. It then progressed through various phases starting with CAD companies, CAE companies, and EDA companies. The evolved EDA companies grew through acquisition, and when there were very few small EDA startups left to gobble up, the big three EDA players (Cadence, Mentor Graphics, and Synopsys) entered the IP business and started acquiring companies in that domain as well.
</p>
<p>
由于这种发展和收购，EDA 设计流程现在变得非常复杂，以至于电子系统设计联盟 (ESDA) 认可了 IC 和 PCB 设计流程中使用的 60 多种不同类型的工具和 IP。我将这些不同类型的工具和 IP 的总和称为 EDA 层蛋糕。本文讨论了 ESDA 定义的这些层。请注意，使用工艺节点制造的不同类型 IC 的不同设计流程包含不同的层集，但总层数为设计团队提供了相当令人印象深刻的工具堆栈。
</p><p>
As a result of this evolution and acquisition, EDA design flows are now so complex that the Electronic System Design Alliance (ESDA) recognizes more than 60 different types of tools and IP used in IC and PCB design flows. I call the sum of these different types of tools and IP the EDA layer cake. This article discusses those layers, as defined by ESDA. Note that different design flows for different types of ICs made with process nodes contain different sets of layers, however the total number of layers presents quite an impressive stack of tools for design teams to use.
</p>
<p>
Silvaco 首席技术官兼半导体初创企业孵化器 Silicon Catalyst 合伙人 Raúl Camposano 在斯坦福大学 EE380 课程的 YouTube 视频研讨会上题为“电子设计自动化和芯片设计的复兴”，总结了 ESDA 的五个 EDA 工具类别：
</p><p>
In his YouTube video seminar for Stanford University’s EE380 class, titled “Electronic Design Automation and the Resurgence of Chip Design,” Raúl Camposano, CTO of Silvaco and a partner at semiconductor startup incubator Silicon Catalyst, summarizes the ESDA’s five categories for EDA tools:
</p>
<p>
1. EDA 服务，为需要 EDA 层帮助的公司提供培训和咨询。
</p><p>
1. EDA Services, which provide training and consulting for companies that need help with the EDA layer cake.
</p>
<p>
2. 计算机辅助工程 (CAE) 工具，定义为在晶体管级及以上级别工作的 IC 设计工具。此类别包括门级和系统级设计工具。
</p><p>
2. Computer Aided Engineering (CAE) tools, defined as IC design tools working at the transistor level and above. This category includes gate- and system-level design tools.
</p>
<p>
3. 印刷电路板 (PCB) 和多芯片模块 (MCM) 设计工具，在当今以 IC 为中心的 EDA 世界中，这些工具很少受到关注。然而，这些工具对于系统设计仍然必不可少，所有主要的 EDA 供应商都提供 PCB 设计工具。
</p><p>
3. Printed circuit board (PCB) and multi-chip module (MCM) design tools, which get little attention in the IC-centric EDA world today. However, these tools remain essential for system design and all the major EDA vendors provide PCB design tools.
</p>
<p>
4. IC 设计和验证工具，用于 IC 的物理设计。这些工具可生成制造所需的 IC 布局和层掩模。
</p><p>
4. IC Design and Verification tools for the physical design of ICs. These tools generate the IC layouts and layer masks needed for fabrication.
</p>
<p>
5. 知识产权 (IP)，30 年前还不存在，但现在据 Camposano 称，已成为五大类别中最大的一个。IP 模块包括处理器、内存和 I/O（USB、以太网、WiFi 等）。Camposano 指出，目前 Arm 是最成功的 IP 公司，这要归功于手机行业几乎普遍采用 Arm 处理器。
</p><p>
5. Intellectual Property (IP), a segment that did not exist 30 years ago but is now the largest of the five categories according to Camposano. IP blocks include processors, memory, and I/O (USB, Ethernet, WiFi, etc). Currently, noted Camposano, Arm is the most successful IP company, thanks to the cellular phone industry’s nearly universal adoption of Arm processors.
</p>
<p>
虽然这五个组对于在 50,000 英尺级别进行分类很有用，但它们掩盖了 ESDA 的 60 层蛋糕（已成为 EDA）的复杂性，因此这里有一个更详细且略微折叠的项目，其中包含一些非常简短的 ESDA 描述版本：
</p><p>
Although these five groups are useful for categorization at the 50,000-foot level, they mask the complexity of ESDA’s 60-layer cake that has become EDA, so here’s a more detailed and slightly collapsed itemization with some very abbreviated versions of ESDA’s descriptions:
</p>
<p>
1. 服务
</p><p>
1. Services
</p>
<p>
1.1 修改或完成的电子设计的咨询服务，包括半导体或半导体知识产权（SIP）产品、PCB、模块、系统、库、验证或重新定位。
</p><p>
1.1 Consulting services for modified or completed electronic designs, including semiconductor or semiconductor intellectual property (SIP) products, PCBs, modules, systems, libraries, verification, or retargeting.
</p>
<p>
1.2 针对设计工具和设计环境的定制开发、产品数据管理（PDM）、以及零部件信息系统（CIS）服务。
</p><p>
1.2 Custom development for tools, design environments, product data management (PDM), and component information systems (CIS) services for customization of design tools and design environments.
</p>
<p>
1.3 设计、设计方法、设计语言和EDA工具使用的培训服务。
</p><p>
1.3 Training services for design, design methodology, design languages, and use of EDA tools.
</p>
<p>
1.4 其他服务。
</p><p>
1.4 Other services.
</p>
<p>
2.CAE 工具
</p><p>
2. CAE Tools
</p>
<p>
2.1 用于系统级设计的建模、仿真、创建或功能和性能分析的电子系统级 (ESL) 设计、综合和验证工具。
</p><p>
2.1 Electronic system level (ESL) design, synthesis, and verification tools for modeling, simulation, creation, or functional and performance analysis of system-level designs.
</p>
<p>
2.1.1 ESL 设计工具用于对高抽象层次上建模的设计（或设计的部分）的功能行为进行建模、开发、调试、分析、模拟和可视化。
</p><p>
2.1.1 ESL design tools used to model, develop, debug, analyze, simulate, and visualize the functional behavior of a design (or parts of a design) modeled at high abstraction levels.
</p>
<p>
2.1.2 ESL 综合工具，将用 C/C++、SystemC 或类似的高级输入设计抽象编写的高级描述转换为 RTL 描述。
</p><p>
2.1.2 ESL synthesis tools that transform high-level descriptions written in C/C++, SystemC, or similar high-level input design abstractions into RTL descriptions.
</p>
<p>
2.1.3 ESL 验证和 ESL 虚拟原型工具，用于模拟和验证系统级设计的功能和性能。
</p><p>
2.1.3 ESL verification and ESL virtual prototyping tools for simulating and verifying the functionality and performance of system-level designs.
</p>
<p>
2.2 设计输入工具，使用硬件描述语言 (HDL)（包括 Verilog 和 VHDL）、布尔方程、高级图形方法、原理图编辑器或这些方法的某种组合来创建设计。
</p><p>
2.2 Design-entry tools for creating designs using hardware description languages (HDLs) including Verilog and VHDL, Boolean equations, high-level graphical methods, schematic editors, or some combination of these methods.
</p>
<p>
2.3 逻辑验证
</p><p>
2.3 Logic Verification
</p>
<p>
2.3.1 RTL 仿真工具包括模拟器和集成仿真工具套件，用于使用一种或多种 RTL 语言（VHDL、Verilog、SystemVerilog 等）验证逻辑设计。
</p><p>
2.3.1 RTL simulation tools including simulators and integrated simulation tool suites used to verify logic designs using one or more RTL languages (VHDL, Verilog, SystemVerilog, etc).
</p>
<p>
2.3.2 动态验证和辅助 RTL 仿真工具，协助 RTL 仿真器进行验证。
</p><p>
2.3.2 Dynamic verification and auxiliary RTL simulation tools that assist RTL simulators with verification.
</p>
<p>
2.3.3 硬件辅助验证工具包括硬件模拟器和加速器。
</p><p>
2.3.3 Hardware-assisted verification tools including hardware emulators and accelerators.
</p>
<p>
2.3.4 其他逻辑验证和仿真工具（包括门级模拟器）。
</p><p>
2.3.4 Other logic verification and simulation tools (Including gate-level simulators).
</p>
<p>
2.4 模拟和混合信号 (AMS) 模拟器
</p><p>
2.4 Analog and mixed-signal (AMS) simulators
</p>
<p>
2.4.1 用于模拟模拟或混合信号设计的 AMS 模拟器。
</p><p>
2.4.1 AMS simulators for simulating analog or mixed-signal designs.
</p>
<p>
2.4.2 用于表征标准单元、I/O 单元、单元宏和内存 IP 的库表征工具。
</p><p>
2.4.2 Library characterization tools for characterizing standard cells, I/O cells, cell macros, and memory IP.
</p>
<p>
2.4.3 模拟电路和系统级射频/高频/微波设计的射频模拟器。
</p><p>
2.4.3 RF simulators that simulate circuit- and system-level RF/high-frequency/ microwave designs.
</p>
<p>
2.4.4 电磁求解器，包括平面和三维电磁求解器，用于对物理几何和结构的电气特性进行建模和分析。
</p><p>
2.4.4 EM solvers including planar and 3D EM solvers that model and analyze the electrical characteristics of physical geometries and structures.
</p>
<p>
2.5 形式化验证
</p><p>
2.5 Formal Verification
</p>
<p>
2.5.1 等效性检查器使用形式化技术来验证设计在从一个设计阶段转换到下一个设计阶段时的功能等效性，包括 RTL-to-RTL、RTL-to-gate、gate-to-gate 等。
</p><p>
2.5.1 Equivalency checkers that use formal techniques to verify the functional equivalence of a design as it is transformed from one design stage to the next, including RTL-to-RTL, RTL-to-gate, gate-to-gate, etc.
</p>
<p>
2.5.2 使用形式分析技术来验证设计属性（例如断言、假设、约束等）的属性检查器。
</p><p>
2.5.2 Property checkers that use formal analysis techniques to verify design properties such as assertions, assumptions, constraints, etc.
</p>
<p>
2.6 分析工具
</p><p>
2.6 Analysis Tools
</p>
<p>
2.6.1 IC/ASIC 静态时序和信号完整性分析工具，用于计算延迟并检测数字设计中的时序违规。还包括用于分析 IC 布线网络中电信号行为（包括串扰和基板噪声分析）的软件工具。
</p><p>
2.6.1 IC/ASIC static-timing and signal-integrity analysis tools that calculate delays and detect timing violations in a digital design. Also includes software tools that analyze electrical signal behavior in IC wiring networks including crosstalk and substrate noise analysis.
</p>
<p>
2.6.2 IC/ASIC电源分析和优化工具，用于分析、优化或诊断功耗和IR压降问题。
</p><p>
2.6.2 IC/ASIC power analysis and optimization tools that analyze, optimize, or diagnose power consumption and IR drop problems.
</p>
<p>
2.6.3 IC/ASIC 晶体管级仿真和分析工具，接受 SPICE 网表并对具有一百万个或更多晶体管的设计执行时序或功率分析。
</p><p>
2.6.3 IC/ASIC transistor-level simulation and analysis tools that accept a SPICE netlist and perform timing or power analysis for designs with one million or more transistors.
</p>
<p>
2.6.4 分析 AMS 和 RF 模拟器结果的模拟和高频 IC/ASIC 分析工具。
</p><p>
2.6.4 Analog and high-frequency IC/ASIC analysis tools that analyze the results of AMS and RF simulators.
</p>
<p>
2.6.5 其他 IC/ASIC 相关分析工具，分析与 IC 布线网络相关的电气、热、EMC、功率和时序。
</p><p>
2.6.5 Other IC/ASIC-related analysis tools that analyze electrical, thermal, EMC, power, and timing related to IC wiring networks.
</p>
<p>
2.7 测试设计和测试自动化工具
</p><p>
2.7 Design-for-Test and Test Automation Tools
</p>
<p>
2.7.1 用于全扫描、部分扫描和非扫描设计的自动测试模式生成 (ATPG) 工具。
</p><p>
2.7.1 Automatic test pattern generation (ATPG) tools for full-scan, partial-scan, and non-scan designs.
</p>
<p>
2.7.2 内置自测试 (BI​​ST) 工具，插入电路或 IP 块来执行存储器、随机逻辑、混合信号电路等的 BIST 功能。
</p><p>
2.7.2 Built-in self-test (BIST) tools that insert circuitry or IP blocks to perform BIST functions for memories, random logic, mixed-signal circuits, etc.
</p>
<p>
2.7.3 插入内部扫描电路以支持 ATPG、BIST 或 IEEE 1149 边界扫描电路的扫描工具。
</p><p>
2.7.3 Scan tools that insert internal scan circuitry to support ATPG, BIST, or IEEE 1149 boundary-scan circuitry.
</p>
<p>
2.7.4 故障模拟以及其他模拟和评定故障模式的测试工具。
</p><p>
2.7.4 Fault simulation and other test tools that simulate and grade fault patterns.
</p>
<p>
2.8 将高级电子设计描述转换为较低抽象级别（如门级设计）的综合工具。
</p><p>
2.8 Synthesis tools that convert high-level electronic design descriptions to lower abstraction levels such as gate-level designs.
</p>
<p>
2.9 其他CAE硬件和软件。
</p><p>
2.9 Other CAE hardware and software.
</p>
<p>
3. PCB 和 MCM 布局工具
</p><p>
3. PCB &amp; MCM Layout Tools
</p>
<p>
3.1 PCB原理图输入工具包括原理图编辑器和原理图采集工具。
</p><p>
3.1 PCB schematic entry tools including schematic editors and schematic-capture tools.
</p>
<p>
3.2 PCB分析工具，分析与PCB布线网络和相关设计有关的电气、热、EMC、功率和时序。
</p><p>
3.2 PCB analysis tools that analyze electrical, thermal, EMC, power, and timing related to PCB wiring networks and related designs.
</p>
<p>
3.3 IC封装分析工具，用于分析IC封装、多芯片封装或MCM中布线网络相关的电气、热、EMC、功率和时序。
</p><p>
3.3 IC package analysis tools that analyze electrical, thermal, EMC, power, and timing related to wiring networks in IC Packages, multi-chip packages, or MCMs.
</p>
<p>
3.4 其他系统互连分析工具，用于分析电缆、电缆线束、连接器、插座和光学器件中的布线网络相关的电气、热、EMC、功率和时序。
</p><p>
3.4 Other system interconnect analysis tools that analyze electrical, thermal, EMC, power, and timing related to wiring networks in cables, cable harnesses, connectors, sockets, and optics.
</p>
<p>
3.5 PCB 计算机辅助制造 (CAM) 工具，可生成可用于制造的电路板布局，包括多板拼板。
</p><p>
3.5 PCB computer-aided manufacturing (CAM) tools that produce manufacturing-ready board layouts including multi-board panelization.
</p>
<p>
3.6 PCB物理设计工具包括规则检查和光绘输出。
</p><p>
3.6 PCB physical design tools including rule checking and photoplot output.
</p>
<p>
3.7 IC 封装物理设计工具，用于在 IC 封装或多芯片封装组件上放置物理组件和/或路由互连信号走线。
</p><p>
3.7 IC package physical design tools for placing physical components and/or routing interconnect signal traces on IC packages or multi-chip package assemblies.
</p>
<p>
3.8 用于非 PCB 或 IC 封装设计的其他物理设计工具，包括电缆、线束、连接器、插座和光学器件。
</p><p>
3.8 Other physical design tools for non-PCB or IC package designs including cables, harnesses, connectors, sockets, and optics.
</p>
<p>
3.9 用于设计物理互连系统和设计库的库和设计数据管理工具。
</p><p>
3.9 Library and design data management tools for designing physical interconnect systems and design libraries.
</p>
<p>
3.10 其他PCB和MCM硬件和软件。
</p><p>
3.10 Other PCB and MCM hardware and software.
</p>
<p>
4. IC物理设计与验证工具
</p><p>
4. IC Physical Design &amp; Verification Tools
</p>
<p>
4.1 用于 IC 电路布局和布线的物理实现工具，包括设计门阵列、嵌入式阵列、标准单元和不规则尺寸的宏单元或巨单元块的工具。
</p><p>
4.1 Physical implementation tools for placement and routing of IC circuits including tools for designing gate arrays, embedded arrays, standard cells, and irregularly sized macro- or mega-cell blocks.
</p>
<p>
4.2 IC 全定制版图工具，适用于不采用标准单元设计方法的手工制作的全定制 IC。这些工具包括多边形编辑器、符号编辑器和压缩器。
</p><p>
4.2 IC full custom layout tools for hand-crafted full-custom ICs that do not employ standard-cell design methodologies. These tools include polygon editors, symbolic editors, and compactors.
</p>
<p>
4.3 IC 布局验证工具，用于确保 IC 设计不违反任何制造工艺规则。此类别包括电气规则检查器 (ERC) 和布局与原理图 (LVS) 检查器。
</p><p>
4.3 IC layout verification tools to ensure that an IC design does not violate any fabrication process rules. This category includes electrical rule checkers (ERC) and layout-versus-schematic (LVS) checkers.
</p>
<p>
4.4 寄生提取工具，将 IC 布局数据转换为电路元件（晶体管、电阻器和电容器）和寄生元件（互连电容、电阻和电感）的网络，以便对 IC 设计的时序、功率和信号行为进行建模。
</p><p>
4.4 Parasitic extraction tools that translate IC layout data into networks of electrical circuit elements (transistors, resistors, and capacitors) and parasitic elements (interconnect capacitance, resistance, and inductance) to enable the modeling of the IC design’s timing, power, and signal behavior.
</p>
<p>
4.5 光罩增强技术 (RET) 工具，包括光学邻近校正 (OPC) 和相移掩模版 (PSM) 工具，用于针对特定制造工艺节点修改 IC 设计。
</p><p>
4.5 Reticle enhancement technology (RET) tools including optical proximity correction (OPC) and phase-shift mask (PSM) tools that modify an IC design for a specific manufacturing process node.
</p>
<p>
4.6 技术 CAD（TCAD） 在半导体工艺研究和开发过程中模拟、分析和优化器件和工艺参数的工具。
</p><p>
4.6 Technology CAD (TCAD) tools that simulate, analyze, and optimize device and process parameters during semiconductor process research and development.
</p>
<p>
4.7 掩模数据准备工具，通过将物理设计的布局转换为 IC 制造所需的各种修改掩模层来修改全芯片生产设计。
</p><p>
4.7 Mask data preparation tools that modify full-chip production designs by transforming the physical design’s layout into the various modified mask layers required for IC manufacturing.
</p>
<p>
4.8 IC 产量增强工具，通过修改物理布局来避免制造工艺漏洞并提高芯片产量。
</p><p>
4.8 IC yield enhancement tools that modify a physical layout to avoid manufacturing process vulnerabilities and improve chip yield.
</p>
<p>
4.9 其他IC/ASIC和FPGA物理设计和验证工具。
</p><p>
4.9 Other IC/ASIC and FPGA physical design and verification tools.
</p>
<p>
5. 半导体知识产权（SIP）
</p><p>
5. Semiconductor Intellectual Property (SIP)
</p>
<p>
5.1 用于生成、创建、打包和管理SIP的工具。
</p><p>
5.1 Tools used in the generation, creation, packaging, and management of SIP.
</p>
<p>
5.2 宏单元和核心
</p><p>
5.2 Macrocells and Cores
</p>
<p>
5.2.1 逻辑库和标准单元，它们是用于组装或编译基于单元的 IC 设计的构建块和元素。
</p><p>
5.2.1 Logic libraries and standard cells, which are the building blocks and elements used to assemble or compile a cell-based IC design.
</p>
<p>
5.2.2 存储器IP包括静态、动态和非易失性存储器。
</p><p>
5.2.2 Memory IP including static, dynamic, and non-volatile memory.
</p>
<p>
5.2.3 模拟和混合信号模块，包括 ADC、DAC、比较器、放大器、检测器、脉冲压缩器、信号源、开关、PLL、VCO、电压基准和调节器、脉冲宽度调制器、滤波器、耦合器、混频器以及模拟乘法器或除法器。
</p><p>
5.2.3 Analog and mixed-signal blocks including ADCs, DACs, comparators, amplifiers, detectors, pulse compressors, signal sources, switches, PLLs, VCOs, voltage references and regulators, pulse-width modulators, filters, couplers, mixers, and analog multipliers or dividers.
</p>
<p>
5.2.4 符合公认 I/O 标准的接口和外围设备模块（软件或 RTL 形式），包括 PCIe、USB、以太网、蓝牙、WiFi 和 DDR SDRAM。
</p><p>
5.2.4 Interface and peripheral blocks (in software or RTL form) that conform to recognized I/O standards including PCIe, USB, Ethernet, Bluetooth, WiFi, and DDR SDRAM.
</p>
<p>
5.2.5 编解码器和加密块，包括编码器、解码器、调制器和解调器。
</p><p>
5.2.5 CODEC and cryptographic blocks including encoders, decoders, modulators, and demodulators.
</p>
<p>
5.2.6 图形、图像和音频块。
</p><p>
5.2.6 Graphics, imaging, and audio blocks.
</p>
<p>
5.2.7 处理器 IP 包括通用微处理器、可配置微处理器和数据平面处理器。
</p><p>
5.2.7 Processor IP including general-purpose microprocessors, configurable microprocessors, and dataplane processors.
</p>
<p>
5.2.8 子系统IP 由多个IP块组成，形成子系统或平台。
</p><p>
5.2.8 Subsystem IP composed of more than one IP block to form a subsystem or platform.
</p>
<p>
5.2.9 用于调试和自检的测试功能。
</p><p>
5.2.9 Test functions for debug and self-test.
</p>
<p>
5.2.10 DSP 功能。
</p><p>
5.2.10 DSP functions.
</p>
<p>
5.2.11 其他宏单元和核心。
</p><p>
5.2.11 Other macrocells and cores.
</p>
<p>
5.3 验证 IP 包括模型、监视器、测试套​​件、测试台、断言和检查器。
</p><p>
5.3 Verification IP including models, monitors, test suites, testbenches, assertions, and checkers.
</p>
<p>
5.4 嵌入式软件包括实时操作系统、软件堆栈和驱动程序以及应用软件。
</p><p>
5.4 Embedded software including real-time operating systems, software stacks and drivers, and applications software.
</p>
<p>
ESDA 的 EDA 层层蛋糕反映了需要对主要 EDA 参与者和无数 EDA 和 IP 初创公司 40 多年来的工具和 IP 开发成果进行整理。它为 IC 独立设备制造商 (IDM)、无晶圆厂 IC 公司、半导体代工厂和系统公司提供深度而复杂的产品和服务组合。然而，即使经过 40 多年的增长，整个 EDA 市场目前每年的价值仍约为 140 亿美元，并且现在的增长速度与整个半导体行业相同。因此，主要的 EDA 参与者目前正在寻找方法突破电子市场，进入更大的领域，以支持他们在过去几年享受的增长率。这是本系列第八篇也是最后一篇文章的主题。
</p><p>
ESDA’s EDA layer cake reflects the need to bring some order to the result of more than four decades worth of tool and IP development by the major EDA players and countless EDA and IP startup companies. It’s a deep and complex mix of products and services offered to IC independent device manufacturers (IDMs), fabless IC companies, semiconductor foundries, and systems companies. However, even after more than 40 years of growth, the entire EDA market is currently worth about $14 billion annually and now grows at the same rate as the semiconductor industry as a whole. Consequently, the major EDA players are presently looking for ways to break out of the electronics market and into even bigger arenas to support the growth rates they’ve enjoyed in prior years. That’s the topic of the eighth and final article in this series.
</p>
<p>
参考
</p><p>
References
</p>
<p>
Raúl Camposano，斯坦福研讨会 - 电子设计自动化与芯片设计的复兴，2019 年 2 月 6 日
</p><p>
Raúl Camposano, Stanford Seminar – Electronic Design Automation and the Resurgence of Chip Design, February 6th, 2019
</p>
<p>
</p><p>
</p><h1>EDA 简史第 8 部分：大 DA 时代</h1><h1>A Brief and Personal History of EDA Part 8: The Big DA Era</h1>
<p></p>
<p>
在过去的二十年左右，EDA 行业与整个半导体行业保持着相同的增长速度。Mentor Graphics 首席执行官 Wally Rhines 在 2017 年 1 月/2 月版的 IEEE 设计与测试杂志上向 Magdy Abadir 解释了这一情况：
</p><p>
For the last two decades or so, the EDA industry has grown at the same rate as the overall semiconductor industry. Mentor Graphics CEO Wally Rhines explained the situation to Magdy Abadir in the January/February 2017 edition of IEEE Design and Test magazine:
</p>
<p>
“EDA 收入稳定在半导体收入的 2% 左右，如果半导体行业不增长，EDA 行业中与 IC 设计相关的部分就很难增长。……从历史上看，EDA 的增长速度比半导体行业快得多，因为并不是每个人都采用了自动化，所以我们仍然在为每个人安装越来越多的软件。然后我们达到了每个人的设计流程 100% 自动化的地步，然后就稳定下来了。现在，近 20 年后，我们的增长速度与半导体行业大致相同。”
</p><p>
“EDA revenue is very stable at 2% of semiconductor revenue, and if the semiconductor industry doesn’t grow, it’s difficult for the IC design-related parts of the EDA industry to grow. …Historically, EDA grew much faster than the semiconductor industry because not everyone had adopted automation, so we were still filling the seats with more and more software per person. Then we reached a point where everyone had 100% of their design flow automated, and it settled out. We’re now, almost 20 years later, growing at roughly the same rate as the semiconductor industry.”
</p>
<p>
Arteris 解决方案和业务开发副总裁 Frank Schirrmeister 在一篇题为“追逐更高生产力水平”的文章中对同一情况提供了不同的视角，该文章发表在半导体工程网站上。Schirrmeister 使用 Handel Jones 2014 年、2018 年和 2022 年的 IBS 报告，绘制了从 2000 年开始的半导体设计图，并使用 IBS 预测将该图绘制到 2030 年。绘制的数据显示，在这三十年中，设计开始数量从略高于 8000 增长到略高于 11000。
</p><p>
Frank Schirrmeister, VP of solutions and business development at Arteris, provided a different perspective of the same situation in an article titled “Chasing The Next Level Of Productivity,” which appeared on the Semiconductor Engineering Web site. Using Handel Jones’s IBS reports from 2014, 2018, and 2022, Schirrmeister plotted semiconductor design starts from the year 2000 and used IBS projections to take the plot out to 2030. The plotted data shows design starts growing from slightly over 8000 to slightly over 11000 over the course of that three-decade period.
</p>
<p>
我在下表中调整了 Schirrmeister 的数据。
</p><p>
I’ve adapted Schirrmeister’s data in the chart below.
</p>
<p>
Frank Schirrmeister 使用 Handel Jones 的 2014 年、2018 年和 2022 年 IBS 报告绘制了从 2000 年到 2030 年的半导体设计图。图片来源：Frank Schirrmeister 和 IBS
</p><p>
Frank Schirrmeister plotted semiconductor design starts from the year 2000 to 2030 using Handel Jones’s IBS reports from 2014, 2018, and 2022. Image credit: Frank Schirrmeister and IBS
</p>
<p>
上图显示的大多数半导体设计启动都是为基于平面 FET 的旧工艺节点设计的半导体。自 2015 年以来，这些设计启动基本持平。设计启动数量的真正增长发生在 16nm 和更小几何形状的节点——FinFET 和 GAAFET（全栅极 FET）节点——但新设计启动的总数实际上并没有增长那么多。增长率令人沮丧，复合年增长率为 1.0672%，这当然不足以维持 EDA 行业传统的高年增长率。
</p><p>
Most of those semiconductor design starts shown in the above chart are for semiconductors designed for older process nodes that are based on planar FETs. Those design starts have been essentially flat since 2015. The real growth in the number of design starts occurs in the nodes with 16nm and smaller geometries – the FinFET and GAAFET (Gate All Around FET) nodes – but the total number of new design starts doesn’t really grow that much. Growth is a dismal CAGR of 1.0672%, which is certainly not enough to sustain the EDA industry’s traditionally high annual growth rate.
</p>
<p>
Schirrmeister 在他的文章中写道：
</p><p>
In his article, Schirrmeister writes:
</p>
<p>
“设计启动数量的增长乍一看并不像传统‘曲棍球棒’意义上的拐点。好吧，直到将数据乘以每个技术节点的工作量，并意识到大部分预测增长来自 7nm 及以上时，情况才如此。进一步深入研究数据表明，仅从 7nm 到 5nm，预期开发成本就几乎增加了三倍。仅 3nm 和 2nm 的原型及其验证成本就相当于整个 16nm 设计的开发成本。我们没有足够的工程师，无法及时培训足够的工程师来满足设计需求，因此我们停滞不前，无法提高生产力。”
</p><p>
“The growth of design starts does not look like an inflection point at first sight in the traditional ‘hockey stick’ sense. Well, not until one multiplies the data out with the effort per technology node and the realization that most of the predicted growth comes from 7nm and beyond. Delving into the data further reveals that the expected development cost almost triples from 7nm to 5nm alone. The cost of prototypes and their validation alone at 3nm and 2nm is as much as the development cost of a whole 16nm design. We do not have enough engineers and cannot educate enough in time to satisfy the design demand, so we are stalling without productivity improvements.”
</p>
<p>
我认为，这种低增长的“停滞”局面让 EDA 行业别无选择，只能推动自己进入一个新时代，我将其称为“大 DA 时代”。事实上，我认为这个新时代的开始有一个确切的日期：2017 年 3 月 30 日。当天，西门子宣布以 45 亿美元收购 Mentor Graphics。该公司曾宣布，它将于 2016 年 11 月收购 Mentor，以扩大其设计自动化 (DA) 软件产品范围，面向系统公司。Mentor 首席执行官 Rhines 在 2017 年 1 月/2 月刊 IEEE Design and Test 的采访中透露了此次收购背后的原因：
</p><p>
I submit that “stalling,” this low-growth situation, leaves the EDA industry with no choice but to propel itself into a new era, which I’ve named the Big DA Era. In fact, I assert that there’s an exact date marking the start of this new era: March 30, 2017. On that date, Siemens announced that it had closed the purchase of Mentor Graphics for $4.5 billion. The company had announced that it was purchasing Mentor in November 2016 to broaden its design automation (DA) software offerings to systems companies. Mentor CEO Rhines telegraphed the reasoning behind this acquisition in his interview with IEEE Design and Test in its January/February 2017 issue:
</p>
<p>
“EDA 的系统部分将快速增长，并最终超过 EDA 行业 IC 设计部分的收入。也许不是在五年内，但可能是十年左右，我预计会这样。当然，我们将继续在未来五年内应对新节点的挑战——7 纳米和 5 纳米，无论那时的命名惯例是什么。还有很多工作要做。但半导体行业可能会回到更传统的增长率——3% 到 5% 可能是你对稳定行业的预期。这意味着 EDA 必须在一定程度上实现多元化，才能继续成为一个增长型行业。”
</p><p>
“The system part of EDA is going to grow rapidly and eventually surpass the revenue of the IC design part of the EDA industry. Maybe not in five years’ time, but possibly a decade or so, I would expect it to. We’ll continue the next five years, certainly, with challenges on the new nodes – 7- and 5-nm, whatever the naming convention is at that point. There’ll be plenty of work to do. But the semiconductor industry will probably go back to its more traditional growth rate – 3% to 5% is probably what you’d expect for a stable industry. That means that EDA will have to diversify to some extent, to continue to be a growth industry.”
</p>
<p>
导师寻找白马王子
</p><p>
Mentor Seeks a White Knight
</p>
<p>
其他压力促使 Mentor 于 2017 年被收购。在 2023 年 10 月 19 日接受 EETimes 采访时，Rhines 解释说，Mentor 已从 1990 年代初灾难性的 8.0 版失败中完全恢复过来，财务状况良好，但该公司的股票“一直被低估”，这使得 Mentor 经常成为企业掠夺者的目标。卡尔·伊坎 (Carl Icahn) 于 2010 年开始购买大量 Mentor 股票，进行了一场代理权争夺战，赢得了 Mentor 董事会的三个席位，次年失去了其中两个席位，并于 2016 年以可观的利润套现。
</p><p>
Other pressures drove the Mentor acquisition back in 2017. In an October 19, 2023 interview with EETimes, Rhines explained that Mentor had fully recovered from its disastrous Version 8.0 debacle in the early 1990s and was doing fine financially, but the company’s stock was “perpetually undervalued,” which made Mentor the frequent target of corporate raiders. Carl Icahn started buying a significant number of Mentor shares in 2010, had a proxy fight, won three seats on Mentor’s board, lost two of those seats the following year, and cashed out with a nice profit in 2016.
</p>
<p>
2016 年，埃利奥特管理公司的杰西·科恩 (Jesse Cohn) 试图接管 Mentor，因此莱因斯开始寻找白马王子。在老朋友、当时担任恩智浦半导体公司董事长的彼得·邦菲尔德爵士 (Sir Peter Bonfield) 的帮助下，莱因斯联系上了西门子首席执行官乔·凯瑟 (Joe Kaeser)。莱因斯与西门子收购团队合作，确保其收购报价高于埃利奥特管理公司的报价。Cadence 也曾试图收购 Mentor，但西门子在系统 DA 市场势头强劲，而且莱因斯表示，Mentor 的业务对西门子具有“协同增效作用”，这意味着收购后 Mentor 的更多工作岗位得以保留。莱因斯表示，如果 Cadence 收购了 Mentor，情况就不会如此。
</p><p>
Jesse Cohn at Elliott Management tried to take over Mentor in 2016, so Rhines went looking for a white knight. With the help of long-time friend Sir Peter Bonfield, who was chairman of NXP Semiconductors at the time, Rhines connected with Joe Kaeser, the CEO of Siemens. Rhines worked with a Siemens acquisition team to ensure that its purchase offer exceeded that of Elliott Management. Cadence also had sought to acquire Mentor, but Siemens already had momentum in the systems DA market, and, according to Rhines, Mentor’s business was “synergistic and accretive” for Siemens, which meant that many more jobs at Mentor were preserved after the acquisition. Rhines has said that the same would not have been true if Cadence had purchased Mentor.
</p>
<p>
收购完成后，西门子接管了 Mentor 的系统 DA 软件（包括线束和板级设计工具），并将这些产品与从早期公司收购中积累的系统设计软件（如 UGS（产品生命周期管理软件）和 CD-adapco（计算流体动力学 (CFD) 软件））相结合。这些软件工具现在归西门子数字工业软件旗下。Mentor 剩余的 IC 设计软件位于独立的西门子 EDA 运营部门，西门子已停用 Mentor Graphics 品牌。
</p><p>
After the acquisition, Siemens took Mentor’s systems DA software including the cable-harness and board-level design tools and combined these products with systems design software accumulated from earlier corporate acquisitions such as UGS (product life cycle management software) and CD-adapco (computational fluid dynamics (CFD) software). These software tools now fall under the Siemens Digital Industries Software umbrella. Mentor’s remaining IC design software sits within a separate Siemens EDA operation, and Siemens has retired the Mentor Graphics brand.
</p>
<p>
Synopsys 寻求大型 DA 入驻
</p><p>
Synopsys Shops for a Big DA Entry
</p>
<p>
Synopsys 是下一家向 Big DA 转型的 EDA 公司。今年 1 月，Synopsys 宣布计划收购 Ansys，后者是一家知名的仿真和分析工具供应商，旨在为 EDA 以外的更广泛的工程客户群提供服务。在 EDA 领域，Ansys 提供 RedHawk-SC，这是 IC 行业领先的电源完整性分析工具。然而，Ansys 提供的许多工具（例如其 CFD 软件包）都远远超出了传统 EDA 领域，而是完全属于 Big DA 领域。
</p><p>
Synopsys was the next EDA company to make the Big DA transition. In January of this year, Synopsys announced plans to acquire Ansys, an established supplier of simulation and analysis tools aimed at a wider engineering customer base, beyond EDA. In the EDA space, Ansys offers RedHawk-SC, the IC industry’s leading power integrity analysis tool. However, many of the tools Ansys offers, such as its CFD software package, fall well outside of the traditional EDA sphere and well into the Big DA domain.
</p>
<p>
收购 Ansys 将耗费 Synopsys 约 350 亿美元现金和股票，这是一笔大收购，但 Synopsys 还表示，预计从收购 Ansys 中获得的互补工具将使公司的总目标市场 (TAM) 增加 1.5 倍，达到每年约 280 亿美元。Synopsys 表示，随着众多服务行业对 DA 工具的需求加速增长，该公司预计合并后的 TAM 将以约 11% 的复合年增长率增长。
</p><p>
The Ansys acquisition will cost Synopsys about $35 billion in cash and stock, which is a big acquisition, but Synopsys has also said that it expects the complementary tools it gets from the Ansys acquisition will increase the company’s total addressable market (TAM) by 1.5x, to about $28 billion annually. Synopsys says that the company expects that this combined TAM will grow at about 11% CAGR as the demand for DA tools across the many served industries accelerates.
</p>
<p>
Cadence 再次三连胜
</p><p>
And Cadence Makes Three, Again
</p>
<p>
在其他两家大型 EDA 公司已经踏上 Big DA 之路的情况下，Cadence 还会落后吗？实际上，Cadence 已经走上这条道路有一段时间了，它内部开发和收购了该公司的 Fidelity CFD 软件包等工具。然而，Cadence 在今年 3 月宣布计划收购结构分析和多物理软件提供商 BETA CAE Systems International AG。Cadence 认为，这笔 12.4 亿美元的收购将帮助该公司扩大其多物理系统分析软件产品组合，从而扩大其“智能系统设计”战略。与西门子和新思科技一样，Cadence 的既定目标是通过从一家 EDA 公司发展成为一家 Big DA 公司，实现数十亿美元的增量 TAM 扩张。
</p><p>
With the other two big EDA companies already on the road to Big DA, can Cadence be far behind? Actually, Cadence has been on that road for a while with internally developed and acquired tools such as the company’s Fidelity CFD software package. However, Cadence announced in March of this year that it planned to acquire BETA CAE Systems International AG, a provider of structural analysis and multi-physics software. Cadence believes that the $1.24 billion acquisition will help the company to expand its “Intelligent System Design” strategy by growing its multiphysics systems analysis software portfolio. Like Siemens and Synopsys, Cadence’s stated goal is to realize a multi-billion-dollar incremental TAM expansion by evolving from an EDA company into a Big DA company.
</p>
<p>
在过渡到 Big DA 之后，EDA 是否会迎来另一个时代？肯定会。回想一下 Schirrmeister 的话：“我们没有足够的工程师，也无法及时培训足够的工程师来满足设计需求，因此我们停滞不前，无法提高生产率。”我们将如何实现这些生产率提升？我认为是人工智能。目前已有许多实验性应用使用人工智能进行半导体设计，我预计人工智能作为生产率倍增器的作用只会越来越大。将来之不易的工程专业知识编入基于大型语言模型 (LLM) 的人工智能系统是一项正在进行的工作，几乎肯定会在不久的将来得到广泛应用。当这种情况发生时，也许我会为这个系列添加第九篇文章。
</p><p>
Will there be yet another era for EDA after the transition to Big DA? Most certainly. Recall Schirrmeister’s words: “We do not have enough engineers and cannot educate enough in time to satisfy the design demand, so we are stalling without productivity improvements.” How will we achieve those productivity gains? My bet is on AI. There are already many experimental applications using AI for semiconductor design, and I expect that AI’s use as a productivity multiplier will only grow. Codifying hard-won engineering expertise in AI systems based on large language models (LLMs) is work that’s already in progress and is nearly certain to become widespread in the not-too-distant future. When that happens, perhaps I’ll add a ninth article to this series.
</p>
<p>
参考
</p><p>
References
</p>
<p>
Magdy Abadir，《半导体先驱和 EDA 远见领袖 Wally Rhines 访谈》，《IEEE 设计与测试》2017 年 1 月/2 月刊
</p><p>
Magdy Abadir, “An Interview With Semiconductor Pioneer and EDA Visionary Leader Wally Rhines,” January/February 2017 edition of IEEE Design and Test
</p>
<p>
Frank Schirrmeister，《追逐更高水平的生产力》，《半导体工程》，2022 年 8 月 25 日
</p><p>
Frank Schirrmeister, ““Chasing The Next Level Of Productivity,” Semiconductor Engineering, August 25, 2022
</p>
<p>
Nitin Dahad，《沃利·莱因斯：关注你周围的人》，《EETimes》，2023 年 10 月 19 日
</p><p>
Nitin Dahad, “Wally Rhines: Pay Attention To People Around You,” EETimes, October 19, 2023
</p>
</div>



 
<script id="res-script" src="/res/dist/res/main.js" type="text/javascript"></script>
</body></html>
