INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 04:36:39 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.762ns  (required time - arrival time)
  Source:                 buffer160/fifo/Memory_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.850ns period=9.700ns})
  Destination:            buffer131/outs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.850ns period=9.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.700ns  (clk rise@9.700ns - clk rise@0.000ns)
  Data Path Delay:        5.953ns  (logic 1.603ns (26.928%)  route 4.350ns (73.072%))
  Logic Levels:           16  (CARRY4=3 LUT2=2 LUT3=2 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 10.183 - 9.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2467, unset)         0.508     0.508    buffer160/fifo/clk
                         FDRE                                         r  buffer160/fifo/Memory_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 f  buffer160/fifo/Memory_reg[0][1]/Q
                         net (fo=1, unplaced)         0.416     1.150    buffer160/fifo/fifo_out_0[1]
                         LUT5 (Prop_lut5_I0_O)        0.119     1.269 r  buffer160/fifo/Memory[3][0]_i_4/O
                         net (fo=2, unplaced)         0.388     1.657    buffer160/fifo/Memory[3][0]_i_4_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     1.700 r  buffer160/fifo/Memory[3][0]_i_2__2/O
                         net (fo=51, unplaced)        0.327     2.027    buffer167/fifo/Memory_reg[0][0]_3
                         LUT6 (Prop_lut6_I0_O)        0.043     2.070 r  buffer167/fifo/memEnd_valid_i_4__1/O
                         net (fo=4, unplaced)         0.268     2.338    control_merge5/tehb/control/fullReg_reg_14
                         LUT6 (Prop_lut6_I5_O)        0.043     2.381 f  control_merge5/tehb/control/fullReg_i_2__33/O
                         net (fo=8, unplaced)         0.282     2.663    control_merge5/tehb/control/fullReg_reg_3
                         LUT2 (Prop_lut2_I0_O)        0.047     2.710 r  control_merge5/tehb/control/transmitValue_i_3__43/O
                         net (fo=16, unplaced)        0.298     3.008    control_merge6/tehb/control/transmitValue_reg_9
                         LUT5 (Prop_lut5_I3_O)        0.047     3.055 r  control_merge6/tehb/control/minusOp_carry_i_8/O
                         net (fo=17, unplaced)        0.300     3.355    control_merge7/tehb/control/transmitValue_reg_29
                         LUT5 (Prop_lut5_I3_O)        0.043     3.398 r  control_merge7/tehb/control/fullReg_i_3__23/O
                         net (fo=26, unplaced)        0.310     3.708    control_merge7/tehb/control/fullReg_reg_1
                         LUT5 (Prop_lut5_I3_O)        0.043     3.751 r  control_merge7/tehb/control/dataReg[4]_i_5/O
                         net (fo=11, unplaced)        0.290     4.041    buffer117/control/Memory_reg[0][4]
                         LUT5 (Prop_lut5_I3_O)        0.043     4.084 r  buffer117/control/Memory[0][0]_i_1__22/O
                         net (fo=3, unplaced)         0.262     4.346    buffer134/fifo/D[0]
                         LUT3 (Prop_lut3_I0_O)        0.043     4.389 r  buffer134/fifo/Memory[0][0]_i_1__21/O
                         net (fo=21, unplaced)        0.305     4.694    buffer155/fifo/buffer134_outs[0]
                         LUT3 (Prop_lut3_I0_O)        0.047     4.741 r  buffer155/fifo/outs[3]_i_21/O
                         net (fo=4, unplaced)         0.268     5.009    buffer155/fifo/buffer155_outs[0]
                         LUT2 (Prop_lut2_I0_O)        0.043     5.052 r  buffer155/fifo/outs[3]_i_14/O
                         net (fo=1, unplaced)         0.173     5.225    addi29/lhs[0]
                         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.321     5.546 r  addi29/outs_reg[3]_i_10/O[3]
                         net (fo=1, unplaced)         0.456     6.002    addi12/outs_reg[6]_0[3]
                         LUT6 (Prop_lut6_I5_O)        0.120     6.122 r  addi12/outs[3]_i_6/O
                         net (fo=1, unplaced)         0.000     6.122    addi12/outs[3]_i_6_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     6.295 r  addi12/outs_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.007     6.302    addi12/outs_reg[3]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     6.461 r  addi12/outs_reg[6]_i_2/O[1]
                         net (fo=1, unplaced)         0.000     6.461    buffer131/result[5]
                         FDRE                                         r  buffer131/outs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.700     9.700 r  
                                                      0.000     9.700 r  clk (IN)
                         net (fo=2467, unset)         0.483    10.183    buffer131/clk
                         FDRE                                         r  buffer131/outs_reg[5]/C
                         clock pessimism              0.000    10.183    
                         clock uncertainty           -0.035    10.147    
                         FDRE (Setup_fdre_C_D)        0.076    10.223    buffer131/outs_reg[5]
  -------------------------------------------------------------------
                         required time                         10.223    
                         arrival time                          -6.461    
  -------------------------------------------------------------------
                         slack                                  3.762    




