INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog_Projects/100_Days_of_Rtl/Day_5/Day_5.srcs/sources_1/new/BCD_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog_Projects/100_Days_of_Rtl/Day_5/Day_5.srcs/sources_1/new/bcd_fadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_fadd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog_Projects/100_Days_of_Rtl/Day_5/Day_5.srcs/sim_1/new/BCD_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog_Projects/100_Days_of_Rtl/Day_5/Day_5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
