[09/04 05:47:59     0s] 
[09/04 05:47:59     0s] Cadence Innovus(TM) Implementation System.
[09/04 05:47:59     0s] Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.
[09/04 05:47:59     0s] 
[09/04 05:47:59     0s] Version:	v15.20-p005_1, built Wed Nov 11 11:16:39 PST 2015
[09/04 05:47:59     0s] Options:	
[09/04 05:47:59     0s] Date:		Sun Sep  4 05:47:59 2022
[09/04 05:47:59     0s] Host:		IC (x86_64 w/Linux 2.6.32-573.el6.x86_64) (4cores*8cpus*Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz 8192KB)
[09/04 05:47:59     0s] OS:		Red Hat Enterprise Linux Server release 6.7 (Santiago)
[09/04 05:47:59     0s] 
[09/04 05:47:59     0s] License:
[09/04 05:47:59     0s] 		invs	Innovus Implementation System	15.2	Denied
[09/04 05:47:59     0s] 		invsb	Innovus Implementation System Basic	15.2	Denied
[09/04 05:47:59     0s] 		fexl	First Encounter XL	15.2	checkout succeeded
[09/04 05:47:59     0s] 		2 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[09/04 05:48:05     6s] @(#)CDS: Innovus v15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
[09/04 05:48:05     6s] @(#)CDS: NanoRoute 15.20-p005_1 NR151028-1715/15_20-UB (database version 2.30, 298.6.1) {superthreading v1.26}
[09/04 05:48:05     6s] @(#)CDS: AAE 15.20-p002 (64bit) 11/11/2015 (Linux 2.6.18-194.el5)
[09/04 05:48:05     6s] @(#)CDS: CTE 15.20-p001_1 () Oct 29 2015 01:50:39 ( )
[09/04 05:48:05     6s] @(#)CDS: SYNTECH 15.20-b002_1 () Oct 20 2015 02:35:29 ( )
[09/04 05:48:05     6s] @(#)CDS: CPE v15.20-p002
[09/04 05:48:05     6s] @(#)CDS: IQRC/TQRC 15.1.2-s269 (64bit) Mon Aug 24 18:22:18 PDT 2015 (Linux 2.6.18-194.el5)
[09/04 05:48:05     6s] @(#)CDS: OA 22.50-p028 Thu Jul 23 14:59:57 2015
[09/04 05:48:05     6s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[09/04 05:48:05     6s] @(#)CDS: RCDB 11.6
[09/04 05:48:05     6s] --- Running on IC (x86_64 w/Linux 2.6.32-573.el6.x86_64) (4cores*8cpus*Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz 8192KB) ---
[09/04 05:48:05     6s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_100127_IC_IC_utUmQz.

[09/04 05:48:05     6s] 
[09/04 05:48:05     6s] **INFO:  MMMC transition support version v31-84 
[09/04 05:48:05     6s] 
[09/04 05:48:05     6s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[09/04 05:48:05     6s] <CMD> suppressMessage ENCEXT-2799
[09/04 05:48:05     6s] <CMD> getDrawView
[09/04 05:48:05     6s] <CMD> loadWorkspace -name Physical
[09/04 05:48:05     6s] <CMD> win
[09/04 05:48:25    10s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[09/04 05:48:25    10s] <CMD> set _timing_save_restore_compression_mode hybrid
[09/04 05:48:25    10s] <CMD> set dcgHonorSignalNetNDR 1
[09/04 05:48:25    10s] <CMD> set defHierChar /
[09/04 05:48:25    10s] <CMD> set delaycal_input_transition_delay 0.1ps
[09/04 05:48:25    10s] Set Default Input Pin Transition as 0.1 ps.
[09/04 05:48:25    10s] <CMD> set distributed_client_message_echo 1
[09/04 05:48:25    10s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[09/04 05:48:25    10s] <CMD> set fpIsMaxIoHeight 0
[09/04 05:48:25    10s] <CMD> set gpsPrivate::dpgNewAddBufsDBUpdate 1
[09/04 05:48:25    10s] <CMD> set gpsPrivate::lsgEnableNewDbApiInRestruct 1
[09/04 05:48:25    10s] <CMD> set init_gnd_net VSS
[09/04 05:48:25    10s] <CMD> set init_lef_file {../std_cells/lef/tsmc13fsg_6lm_tech.lef ../std_cells/lef/tsmc13_m_macros.lef SYS_TOP.lef}
[09/04 05:48:25    10s] <CMD> set init_mmmc_file MMC.tcl
[09/04 05:48:25    10s] <CMD> set init_oa_search_lib {}
[09/04 05:48:25    10s] <CMD> set init_pwr_net VDD
[09/04 05:48:25    10s] <CMD> set init_top_cell System_top
[09/04 05:48:25    10s] <CMD> set init_verilog ../dft/netlists/System_DFT_Netlist.v
[09/04 05:48:25    10s] <CMD> set latch_time_borrow_mode max_borrow
[09/04 05:48:25    10s] <CMD> set lsgOCPGainMult 1.000000
[09/04 05:48:25    10s] <CMD> set pegDefaultResScaleFactor 1.000000
[09/04 05:48:25    10s] <CMD> set pegDetailResScaleFactor 1.000000
[09/04 05:48:25    10s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[09/04 05:48:25    10s] <CMD> set timing_library_float_precision_tol 0.000010
[09/04 05:48:25    10s] <CMD> set timing_library_load_pin_cap_indices {}
[09/04 05:48:25    10s] <CMD> set timing_library_write_library_to_directory {}
[09/04 05:48:25    10s] <CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
[09/04 05:48:26    10s] <CMD> init_design
[09/04 05:48:26    10s] 
[09/04 05:48:26    10s] Loading LEF file ../std_cells/lef/tsmc13fsg_6lm_tech.lef ...
[09/04 05:48:26    10s] 
[09/04 05:48:26    10s] Loading LEF file ../std_cells/lef/tsmc13_m_macros.lef ...
[09/04 05:48:26    10s] Set DBUPerIGU to M2 pitch 820.
[09/04 05:48:26    10s] 
[09/04 05:48:26    10s] Loading LEF file SYS_TOP.lef ...
[09/04 05:48:26    10s] **WARN: (IMPLF-246):	The 'UNITS' attribute is only allowed to be set in the first LEF file (technology LEF). The attribute was found in this LEF file, and will be ignored.
[09/04 05:48:26    10s] **ERROR: (IMPLF-40):	Macro 'System_top' references a site 'CoreSite' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
[09/04 05:48:26    10s] Type 'man IMPLF-40' for more detail.
[09/04 05:48:26    10s] **WARN: (IMPLF-46):	Class CORE macro 'System_top' has no SITE statement defined.
[09/04 05:48:26    10s] Class CORE macros require a SITE statement. The SITE ENC_CORE_0 was
[09/04 05:48:26    10s] created and will be used for this macro, using height 240.6000 that
[09/04 05:48:26    10s] matches the macro SIZE height, and width 0.4100 that matches the
[09/04 05:48:26    10s] m2 routing pitch. Define the site explicitly in the LEF file, to
[09/04 05:48:26    10s] this message in the future.
[09/04 05:48:26    10s] **WARN: (IMPLF-200):	Pin 'SI[0]' in macro 'System_top' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 05:48:26    10s] Type 'man IMPLF-200' for more detail.
[09/04 05:48:26    10s] **WARN: (IMPLF-200):	Pin 'SI[1]' in macro 'System_top' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 05:48:26    10s] Type 'man IMPLF-200' for more detail.
[09/04 05:48:26    10s] **WARN: (IMPLF-200):	Pin 'SI[2]' in macro 'System_top' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 05:48:26    10s] Type 'man IMPLF-200' for more detail.
[09/04 05:48:26    10s] **WARN: (IMPLF-200):	Pin 'SE' in macro 'System_top' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 05:48:26    10s] Type 'man IMPLF-200' for more detail.
[09/04 05:48:26    10s] **WARN: (IMPLF-200):	Pin 'test_mode' in macro 'System_top' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 05:48:26    10s] Type 'man IMPLF-200' for more detail.
[09/04 05:48:26    10s] **WARN: (IMPLF-200):	Pin 'scan_clk' in macro 'System_top' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 05:48:26    10s] Type 'man IMPLF-200' for more detail.
[09/04 05:48:26    10s] **WARN: (IMPLF-200):	Pin 'scan_rst' in macro 'System_top' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 05:48:26    10s] Type 'man IMPLF-200' for more detail.
[09/04 05:48:26    10s] **WARN: (IMPLF-200):	Pin 'RST' in macro 'System_top' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 05:48:26    10s] Type 'man IMPLF-200' for more detail.
[09/04 05:48:26    10s] **WARN: (IMPLF-200):	Pin 'UART_CLK' in macro 'System_top' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 05:48:26    10s] Type 'man IMPLF-200' for more detail.
[09/04 05:48:26    10s] **WARN: (IMPLF-200):	Pin 'REF_CLK' in macro 'System_top' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 05:48:26    10s] Type 'man IMPLF-200' for more detail.
[09/04 05:48:26    10s] **WARN: (IMPLF-200):	Pin 'RX_IN' in macro 'System_top' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 05:48:26    10s] Type 'man IMPLF-200' for more detail.
[09/04 05:48:26    10s] **WARN: (IMPLF-201):	Pin 'SO[0]' in macro 'System_top' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 05:48:26    10s] Type 'man IMPLF-201' for more detail.
[09/04 05:48:26    10s] **WARN: (IMPLF-201):	Pin 'SO[1]' in macro 'System_top' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 05:48:26    10s] Type 'man IMPLF-201' for more detail.
[09/04 05:48:26    10s] **WARN: (IMPLF-201):	Pin 'SO[2]' in macro 'System_top' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 05:48:26    10s] Type 'man IMPLF-201' for more detail.
[09/04 05:48:26    10s] **WARN: (IMPLF-201):	Pin 'TX_OUT' in macro 'System_top' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 05:48:26    10s] Type 'man IMPLF-201' for more detail.
[09/04 05:48:26    10s] **WARN: (IMPLF-200):	Pin 'B' in macro 'MXI2DXLM' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 05:48:26    10s] Type 'man IMPLF-200' for more detail.
[09/04 05:48:26    10s] **WARN: (IMPLF-200):	Pin 'A' in macro 'MXI2DXLM' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 05:48:26    10s] Type 'man IMPLF-200' for more detail.
[09/04 05:48:26    10s] **WARN: (IMPLF-200):	Pin 'B' in macro 'MXI2DX8M' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 05:48:26    10s] Type 'man IMPLF-200' for more detail.
[09/04 05:48:26    10s] **WARN: (IMPLF-200):	Pin 'A' in macro 'MXI2DX8M' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 05:48:26    10s] Type 'man IMPLF-200' for more detail.
[09/04 05:48:26    10s] **WARN: (IMPLF-200):	Pin 'B' in macro 'MXI2DX4M' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 05:48:26    10s] Type 'man IMPLF-200' for more detail.
[09/04 05:48:26    10s] **WARN: (IMPLF-200):	Pin 'A' in macro 'MXI2DX4M' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 05:48:26    10s] Type 'man IMPLF-200' for more detail.
[09/04 05:48:26    10s] **WARN: (IMPLF-200):	Pin 'B' in macro 'MXI2DX2M' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 05:48:26    10s] Type 'man IMPLF-200' for more detail.
[09/04 05:48:26    10s] **WARN: (IMPLF-200):	Pin 'A' in macro 'MXI2DX2M' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 05:48:26    10s] Type 'man IMPLF-200' for more detail.
[09/04 05:48:26    10s] **WARN: (IMPLF-200):	Pin 'B' in macro 'MXI2DX1M' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 05:48:26    10s] Type 'man IMPLF-200' for more detail.
[09/04 05:48:26    10s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[09/04 05:48:26    10s] To increase the message display limit, refer to the product command reference manual.
[09/04 05:48:26    10s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'HOLDX1M' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 05:48:26    10s] Type 'man IMPLF-201' for more detail.
[09/04 05:48:26    10s] 
[09/04 05:48:26    10s] viaInitial starts at Sun Sep  4 05:48:26 2022
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM1 GENERATE.
[09/04 05:48:26    10s] Type 'man IMPPP-557' for more detail.
[09/04 05:48:26    10s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM2 GENERATE.
[09/04 05:48:26    10s] Type 'man IMPPP-557' for more detail.
[09/04 05:48:26    10s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM3 GENERATE.
[09/04 05:48:26    10s] Type 'man IMPPP-557' for more detail.
[09/04 05:48:26    10s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM4 GENERATE.
[09/04 05:48:26    10s] Type 'man IMPPP-557' for more detail.
[09/04 05:48:26    10s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM5 GENERATE.
[09/04 05:48:26    10s] Type 'man IMPPP-557' for more detail.
[09/04 05:48:26    10s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM6 GENERATE.
[09/04 05:48:26    10s] Type 'man IMPPP-557' for more detail.
[09/04 05:48:26    10s] viaInitial ends at Sun Sep  4 05:48:26 2022
Loading view definition file from MMC.tcl
[09/04 05:48:26    10s] Reading max_library timing library '/mnt/hgfs/Joe's_Backend/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.lib' ...
[09/04 05:48:26    10s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX1M' is not defined in the library.
[09/04 05:48:26    10s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX1M' is not defined in the library.
[09/04 05:48:26    10s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX2M' is not defined in the library.
[09/04 05:48:26    10s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX2M' is not defined in the library.
[09/04 05:48:26    10s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX4M' is not defined in the library.
[09/04 05:48:26    10s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX4M' is not defined in the library.
[09/04 05:48:26    10s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX8M' is not defined in the library.
[09/04 05:48:26    10s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX8M' is not defined in the library.
[09/04 05:48:26    10s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHXLM' is not defined in the library.
[09/04 05:48:26    10s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHXLM' is not defined in the library.
[09/04 05:48:26    10s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX1M' is not defined in the library.
[09/04 05:48:26    10s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX1M' is not defined in the library.
[09/04 05:48:26    10s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX2M' is not defined in the library.
[09/04 05:48:26    10s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX2M' is not defined in the library.
[09/04 05:48:26    10s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX4M' is not defined in the library.
[09/04 05:48:26    10s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX4M' is not defined in the library.
[09/04 05:48:26    10s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX8M' is not defined in the library.
[09/04 05:48:26    10s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX8M' is not defined in the library.
[09/04 05:48:26    10s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFXLM' is not defined in the library.
[09/04 05:48:26    10s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFXLM' is not defined in the library.
[09/04 05:48:26    10s] Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
[09/04 05:48:27    11s] **WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1M'. The cell will only be used for analysis.
[09/04 05:48:27    11s] Read 618 cells in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' 
[09/04 05:48:27    11s] Reading min_library timing library '/mnt/hgfs/Joe's_Backend/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.lib' ...
[09/04 05:48:28    12s] **WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1M'. The cell will only be used for analysis.
[09/04 05:48:28    12s] Read 618 cells in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' 
[09/04 05:48:28    12s] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.20min, fe_real=0.48min, fe_mem=559.0M) ***
[09/04 05:48:28    12s] *** Begin netlist parsing (mem=559.0M) ***
[09/04 05:48:28    12s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3XLM' is defined in LEF but not in the timing library.
[09/04 05:48:28    12s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3XLM' is defined in LEF but not in the timing library.
[09/04 05:48:28    12s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X8M' is defined in LEF but not in the timing library.
[09/04 05:48:28    12s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X8M' is defined in LEF but not in the timing library.
[09/04 05:48:28    12s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4M' is defined in LEF but not in the timing library.
[09/04 05:48:28    12s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4M' is defined in LEF but not in the timing library.
[09/04 05:48:28    12s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2M' is defined in LEF but not in the timing library.
[09/04 05:48:28    12s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2M' is defined in LEF but not in the timing library.
[09/04 05:48:28    12s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1M' is defined in LEF but not in the timing library.
[09/04 05:48:28    12s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1M' is defined in LEF but not in the timing library.
[09/04 05:48:28    12s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XLM' is defined in LEF but not in the timing library.
[09/04 05:48:28    12s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XLM' is defined in LEF but not in the timing library.
[09/04 05:48:28    12s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X8M' is defined in LEF but not in the timing library.
[09/04 05:48:28    12s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X8M' is defined in LEF but not in the timing library.
[09/04 05:48:28    12s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4M' is defined in LEF but not in the timing library.
[09/04 05:48:28    12s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4M' is defined in LEF but not in the timing library.
[09/04 05:48:28    12s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X3M' is defined in LEF but not in the timing library.
[09/04 05:48:28    12s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X3M' is defined in LEF but not in the timing library.
[09/04 05:48:28    12s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2M' is defined in LEF but not in the timing library.
[09/04 05:48:28    12s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2M' is defined in LEF but not in the timing library.
[09/04 05:48:28    12s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[09/04 05:48:28    12s] To increase the message display limit, refer to the product command reference manual.
[09/04 05:48:28    12s] Created 618 new cells from 2 timing libraries.
[09/04 05:48:28    12s] Reading netlist ...
[09/04 05:48:28    12s] Backslashed names will retain backslash and a trailing blank character.
[09/04 05:48:28    12s] Reading verilog netlist '../dft/netlists/System_DFT_Netlist.v'
[09/04 05:48:28    12s] Non-leaf cell System_top will be treated as a leaf cell.
[09/04 05:48:28    12s] 
[09/04 05:48:28    12s] *** Memory Usage v#1 (Current mem = 558.992M, initial mem = 164.598M) ***
[09/04 05:48:28    12s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=559.0M) ***
[09/04 05:48:28    12s] Set top cell to System_top.
[09/04 05:48:28    12s] Hooked 1236 DB cells to tlib cells.
[09/04 05:48:28    12s] Starting recursive module instantiation check.
[09/04 05:48:28    12s] No recursion found.
[09/04 05:48:28    12s] Building hierarchical netlist for Cell System_top ...
[09/04 05:48:28    12s] *** Netlist is unique.
[09/04 05:48:28    12s] ** info: there are 1294 modules.
[09/04 05:48:28    12s] ** info: there are 1567 stdCell insts.
[09/04 05:48:28    12s] 
[09/04 05:48:28    12s] *** Memory Usage v#1 (Current mem = 597.316M, initial mem = 164.598M) ***
[09/04 05:48:28    12s] **WARN: (IMPFP-3961):	The techSite 'ENC_CORE_0' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[09/04 05:48:28    12s] Type 'man IMPFP-3961' for more detail.
[09/04 05:48:28    12s] Set Default Net Delay as 1000 ps.
[09/04 05:48:28    12s] Set Default Net Load as 0.5 pF. 
[09/04 05:48:28    12s] Set Default Input Pin Transition as 0.1 ps.
[09/04 05:48:28    12s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[09/04 05:48:28    12s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[09/04 05:48:28    12s] Type 'man IMPEXT-2773' for more detail.
[09/04 05:48:28    12s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 05:48:28    12s] Type 'man IMPEXT-2776' for more detail.
[09/04 05:48:28    12s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 05:48:28    12s] Type 'man IMPEXT-2776' for more detail.
[09/04 05:48:28    12s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 05:48:28    12s] Type 'man IMPEXT-2776' for more detail.
[09/04 05:48:28    12s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 05:48:28    12s] Type 'man IMPEXT-2776' for more detail.
[09/04 05:48:28    12s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 0.63 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 05:48:28    12s] Type 'man IMPEXT-2776' for more detail.
[09/04 05:48:28    12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.117 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 05:48:28    12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 05:48:28    12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 05:48:28    12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 05:48:28    12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 05:48:28    12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.027 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 05:48:28    12s] Summary of Active RC-Corners : 
[09/04 05:48:28    12s]  
[09/04 05:48:28    12s]  Analysis View: setup_func_analysis_view
[09/04 05:48:28    12s]     RC-Corner Name        : RCcorner
[09/04 05:48:28    12s]     RC-Corner Index       : 0
[09/04 05:48:28    12s]     RC-Corner Temperature : 25 Celsius
[09/04 05:48:28    12s]     RC-Corner Cap Table   : ''
[09/04 05:48:28    12s]     RC-Corner PreRoute Res Factor         : 1
[09/04 05:48:28    12s]     RC-Corner PreRoute Cap Factor         : 1
[09/04 05:48:28    12s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/04 05:48:28    12s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/04 05:48:28    12s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/04 05:48:28    12s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/04 05:48:28    12s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/04 05:48:28    12s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/04 05:48:28    12s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/04 05:48:28    12s]  
[09/04 05:48:28    12s]  Analysis View: setup_cap_analysis_view
[09/04 05:48:28    12s]     RC-Corner Name        : RCcorner
[09/04 05:48:28    12s]     RC-Corner Index       : 0
[09/04 05:48:28    12s]     RC-Corner Temperature : 25 Celsius
[09/04 05:48:28    12s]     RC-Corner Cap Table   : ''
[09/04 05:48:28    12s]     RC-Corner PreRoute Res Factor         : 1
[09/04 05:48:28    12s]     RC-Corner PreRoute Cap Factor         : 1
[09/04 05:48:28    12s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/04 05:48:28    12s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/04 05:48:28    12s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/04 05:48:28    12s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/04 05:48:28    12s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/04 05:48:28    12s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/04 05:48:28    12s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/04 05:48:28    12s]  
[09/04 05:48:28    12s]  Analysis View: setup_scan_analysis_view
[09/04 05:48:28    12s]     RC-Corner Name        : RCcorner
[09/04 05:48:28    12s]     RC-Corner Index       : 0
[09/04 05:48:28    12s]     RC-Corner Temperature : 25 Celsius
[09/04 05:48:28    12s]     RC-Corner Cap Table   : ''
[09/04 05:48:28    12s]     RC-Corner PreRoute Res Factor         : 1
[09/04 05:48:28    12s]     RC-Corner PreRoute Cap Factor         : 1
[09/04 05:48:28    12s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/04 05:48:28    12s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/04 05:48:28    12s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/04 05:48:28    12s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/04 05:48:28    12s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/04 05:48:28    12s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/04 05:48:28    12s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/04 05:48:28    12s]  
[09/04 05:48:28    12s]  Analysis View: hold_func_analysis_view
[09/04 05:48:28    12s]     RC-Corner Name        : RCcorner
[09/04 05:48:28    12s]     RC-Corner Index       : 0
[09/04 05:48:28    12s]     RC-Corner Temperature : 25 Celsius
[09/04 05:48:28    12s]     RC-Corner Cap Table   : ''
[09/04 05:48:28    12s]     RC-Corner PreRoute Res Factor         : 1
[09/04 05:48:28    12s]     RC-Corner PreRoute Cap Factor         : 1
[09/04 05:48:28    12s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/04 05:48:28    12s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/04 05:48:28    12s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/04 05:48:28    12s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/04 05:48:28    12s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/04 05:48:28    12s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/04 05:48:28    12s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/04 05:48:28    12s]  
[09/04 05:48:28    12s]  Analysis View: hold_cap_analysis_view
[09/04 05:48:28    12s]     RC-Corner Name        : RCcorner
[09/04 05:48:28    12s]     RC-Corner Index       : 0
[09/04 05:48:28    12s]     RC-Corner Temperature : 25 Celsius
[09/04 05:48:28    12s]     RC-Corner Cap Table   : ''
[09/04 05:48:28    12s]     RC-Corner PreRoute Res Factor         : 1
[09/04 05:48:28    12s]     RC-Corner PreRoute Cap Factor         : 1
[09/04 05:48:28    12s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/04 05:48:28    12s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/04 05:48:28    12s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/04 05:48:28    12s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/04 05:48:28    12s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/04 05:48:28    12s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/04 05:48:28    12s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/04 05:48:28    12s]  
[09/04 05:48:28    12s]  Analysis View: hold_scan_analysis_view
[09/04 05:48:28    12s]     RC-Corner Name        : RCcorner
[09/04 05:48:28    12s]     RC-Corner Index       : 0
[09/04 05:48:28    12s]     RC-Corner Temperature : 25 Celsius
[09/04 05:48:28    12s]     RC-Corner Cap Table   : ''
[09/04 05:48:28    12s]     RC-Corner PreRoute Res Factor         : 1
[09/04 05:48:28    12s]     RC-Corner PreRoute Cap Factor         : 1
[09/04 05:48:28    12s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/04 05:48:28    12s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/04 05:48:28    12s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/04 05:48:28    12s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/04 05:48:28    12s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/04 05:48:28    12s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/04 05:48:28    12s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/04 05:48:28    12s] *Info: initialize multi-corner CTS.
[09/04 05:48:28    12s] Reading timing constraints file '../dft/sdc/System_DFT_capture.sdc' ...
[09/04 05:48:28    12s] Current (total cpu=0:00:12.6, real=0:00:29.0, peak res=305.1M, current mem=713.4M)
[09/04 05:48:28    12s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../dft/sdc/System_DFT_capture.sdc, Line 9).
[09/04 05:48:28    12s] 
[09/04 05:48:28    12s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 05:48:28    12s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 05:48:28    12s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 05:48:28    12s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 05:48:28    12s] Number of path exceptions in the constraint file = 2
[09/04 05:48:28    12s] Number of paths exceptions after getting compressed = 2
[09/04 05:48:28    12s] INFO (CTE): Reading of timing constraints file ../dft/sdc/System_DFT_capture.sdc completed, with 1 WARNING
[09/04 05:48:28    12s] WARNING (CTE-25): Line: 8 of File ../dft/sdc/System_DFT_capture.sdc : Skipped unsupported command: set_units
[09/04 05:48:28    12s] 
[09/04 05:48:28    12s] 
[09/04 05:48:28    12s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=323.9M, current mem=732.6M)
[09/04 05:48:28    12s] Current (total cpu=0:00:12.7, real=0:00:29.0, peak res=323.9M, current mem=732.6M)
[09/04 05:48:28    12s] Reading timing constraints file '../dft/sdc/System_DFT_func.sdc' ...
[09/04 05:48:28    12s] Current (total cpu=0:00:12.7, real=0:00:29.0, peak res=324.0M, current mem=732.6M)
[09/04 05:48:28    12s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../dft/sdc/System_DFT_func.sdc, Line 9).
[09/04 05:48:28    12s] 
[09/04 05:48:28    12s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 05:48:28    12s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 05:48:28    12s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 05:48:28    12s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 05:48:28    12s] Number of path exceptions in the constraint file = 2
[09/04 05:48:28    12s] Number of paths exceptions after getting compressed = 2
[09/04 05:48:28    12s] INFO (CTE): Reading of timing constraints file ../dft/sdc/System_DFT_func.sdc completed, with 1 WARNING
[09/04 05:48:28    12s] WARNING (CTE-25): Line: 8 of File ../dft/sdc/System_DFT_func.sdc : Skipped unsupported command: set_units
[09/04 05:48:28    12s] 
[09/04 05:48:28    12s] 
[09/04 05:48:28    12s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=324.4M, current mem=732.6M)
[09/04 05:48:28    12s] Current (total cpu=0:00:12.8, real=0:00:29.0, peak res=324.4M, current mem=732.6M)
[09/04 05:48:28    12s] Reading timing constraints file '../dft/sdc/System_DFT_scan.sdc' ...
[09/04 05:48:28    12s] Current (total cpu=0:00:12.8, real=0:00:29.0, peak res=324.4M, current mem=732.6M)
[09/04 05:48:28    12s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../dft/sdc/System_DFT_scan.sdc, Line 9).
[09/04 05:48:28    12s] 
[09/04 05:48:28    12s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_scan_analysis_view.
[09/04 05:48:28    12s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_scan_analysis_view.
[09/04 05:48:28    12s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_scan_analysis_view.
[09/04 05:48:28    12s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_scan_analysis_view.
[09/04 05:48:28    12s] Number of path exceptions in the constraint file = 2
[09/04 05:48:28    12s] Number of paths exceptions after getting compressed = 2
[09/04 05:48:28    12s] INFO (CTE): Reading of timing constraints file ../dft/sdc/System_DFT_scan.sdc completed, with 1 WARNING
[09/04 05:48:28    12s] WARNING (CTE-25): Line: 8 of File ../dft/sdc/System_DFT_scan.sdc : Skipped unsupported command: set_units
[09/04 05:48:28    12s] 
[09/04 05:48:28    12s] 
[09/04 05:48:28    12s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=324.8M, current mem=732.6M)
[09/04 05:48:28    12s] Current (total cpu=0:00:12.8, real=0:00:29.0, peak res=324.8M, current mem=732.6M)
[09/04 05:48:28    12s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[09/04 05:48:28    13s] Summary for sequential cells idenfication: 
[09/04 05:48:28    13s] Identified SBFF number: 146
[09/04 05:48:28    13s] Identified MBFF number: 0
[09/04 05:48:28    13s] Not identified SBFF number: 0
[09/04 05:48:28    13s] Not identified MBFF number: 0
[09/04 05:48:28    13s] Number of sequential cells which are not FFs: 28
[09/04 05:48:28    13s] 
[09/04 05:48:28    13s] Total number of combinational cells: 433
[09/04 05:48:28    13s] Total number of sequential cells: 174
[09/04 05:48:28    13s] Total number of tristate cells: 10
[09/04 05:48:28    13s] Total number of level shifter cells: 0
[09/04 05:48:28    13s] Total number of power gating cells: 0
[09/04 05:48:28    13s] Total number of isolation cells: 0
[09/04 05:48:28    13s] Total number of power switch cells: 0
[09/04 05:48:28    13s] Total number of pulse generator cells: 0
[09/04 05:48:28    13s] Total number of always on buffers: 0
[09/04 05:48:28    13s] Total number of retention cells: 0
[09/04 05:48:28    13s] List of usable buffers: BUFX2M BUFX10M BUFX12M BUFX14M BUFX16M BUFX18M BUFX20M BUFX24M BUFX32M BUFX3M CLKBUFX1M BUFX4M BUFX5M BUFX6M BUFX8M CLKBUFX12M CLKBUFX16M CLKBUFX20M CLKBUFX24M CLKBUFX2M CLKBUFX3M CLKBUFX32M CLKBUFX40M CLKBUFX4M CLKBUFX6M CLKBUFX8M
[09/04 05:48:28    13s] Total number of usable buffers: 26
[09/04 05:48:28    13s] List of unusable buffers:
[09/04 05:48:28    13s] Total number of unusable buffers: 0
[09/04 05:48:28    13s] List of usable inverters: CLKINVX1M CLKINVX12M CLKINVX16M CLKINVX20M CLKINVX24M CLKINVX2M CLKINVX3M CLKINVX32M CLKINVX40M CLKINVX4M CLKINVX6M CLKINVX8M INVX10M INVX12M INVX14M INVX16M INVX18M INVX2M INVX1M INVX20M INVX24M INVX32M INVX4M INVX3M INVX5M INVXLM INVX6M INVX8M
[09/04 05:48:28    13s] Total number of usable inverters: 28
[09/04 05:48:28    13s] List of unusable inverters:
[09/04 05:48:28    13s] Total number of unusable inverters: 0
[09/04 05:48:28    13s] List of identified usable delay cells: DLY1X1M DLY1X4M DLY2X1M DLY2X4M DLY3X1M DLY3X4M DLY4X1M DLY4X4M
[09/04 05:48:28    13s] Total number of identified usable delay cells: 8
[09/04 05:48:28    13s] List of identified unusable delay cells:
[09/04 05:48:28    13s] Total number of identified unusable delay cells: 0
[09/04 05:48:28    13s] **WARN: (IMPSYC-2):	Timing information is not defined for cell System_top; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[09/04 05:48:28    13s] Type 'man IMPSYC-2' for more detail.
[09/04 05:48:28    13s] 
[09/04 05:48:28    13s] *** Summary of all messages that are not suppressed in this session:
[09/04 05:48:28    13s] Severity  ID               Count  Summary                                  
[09/04 05:48:28    13s] ERROR     IMPLF-40             1  Macro '%s' references a site '%s' that h...
[09/04 05:48:28    13s] WARNING   IMPLF-46             1  Class CORE macro '%s' has no SITE statem...
[09/04 05:48:28    13s] WARNING   IMPLF-200           22  Pin '%s' in macro '%s' has no ANTENNAGAT...
[09/04 05:48:28    13s] WARNING   IMPLF-201            5  Pin '%s' in macro '%s' has no ANTENNADIF...
[09/04 05:48:28    13s] WARNING   IMPLF-246            1  The '%s' attribute is only allowed to be...
[09/04 05:48:28    13s] WARNING   IMPFP-3961           1  The techSite '%s' has no related cells i...
[09/04 05:48:28    13s] WARNING   IMPEXT-2766          6  The sheet resistance for layer %s is not...
[09/04 05:48:28    13s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[09/04 05:48:28    13s] WARNING   IMPEXT-2776          5  The via resistance between layers %s and...
[09/04 05:48:28    13s] WARNING   IMPSYC-2             1  Timing information is not defined for ce...
[09/04 05:48:28    13s] WARNING   IMPVL-159         1236  Pin '%s' of cell '%s' is defined in LEF ...
[09/04 05:48:28    13s] WARNING   IMPPP-557            6  A single-layer VIARULE GENERATE for turn...
[09/04 05:48:28    13s] WARNING   IMPCTE-290          12  Could not locate cell %s in any library ...
[09/04 05:48:28    13s] *** Message Summary: 1297 warning(s), 1 error(s)
[09/04 05:48:28    13s] 
[09/04 05:48:32    14s] **ERROR: (IMPSYT-16325):	Floorplan has no partitions.
[09/04 05:48:40    15s] <CMD> loadFPlan System_top.fp
[09/04 05:48:40    15s] Reading floorplan file - System_top.fp (mem = 1020.9M).
[09/04 05:48:40    15s] *info: reset 1809 existing net BottomPreferredLayer and AvoidDetour
[09/04 05:48:40    15s] Deleting old partition specification.
[09/04 05:48:40    15s] Set FPlanBox to (0 0 481340 481340)
[09/04 05:48:40    15s]  ... processed partition successfully.
[09/04 05:48:40    15s] Extracting standard cell pins and blockage ...... 
[09/04 05:48:40    15s] Pin and blockage extraction finished
[09/04 05:48:40    15s] *** End loading floorplan (cpu = 0:00:00.0, mem = 1044.1M) ***
[09/04 05:48:40    15s] <CMD> setDrawView fplan
[09/04 05:48:40    15s] <CMD> fit
[09/04 05:48:47    17s] <CMD> restorePlace System_top.place.gz
[09/04 05:48:47    17s] *** Checked 2 GNC rules.
[09/04 05:48:47    17s] *** Applying global-net connections...
[09/04 05:48:47    17s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[09/04 05:48:47    17s] Reading placement file - System_top.place.gz.
[09/04 05:48:47    17s] ** Reading stdCellPlacement "System_top.place.gz" ...
[09/04 05:48:47    17s] **WARN: (IMPSP-607):	Placement file has location for inst FE_OFC65_RST_SYNC2_M (id 0), but this inst is not in the netlist.
[09/04 05:48:47    17s] **WARN: (IMPSP-607):	Placement file has location for inst FE_OFC64_RST_SYNC1_M (id 1), but this inst is not in the netlist.
[09/04 05:48:47    17s] **WARN: (IMPSP-607):	Placement file has location for inst FE_OFC63_RST_SYNC1_M (id 2), but this inst is not in the netlist.
[09/04 05:48:47    17s] **WARN: (IMPSP-607):	Placement file has location for inst FE_OFC62_SE (id 3), but this inst is not in the netlist.
[09/04 05:48:47    17s] **WARN: (IMPSP-607):	Placement file has location for inst FE_OFC61_SE (id 4), but this inst is not in the netlist.
[09/04 05:48:47    17s] **WARN: (IMPSP-607):	Placement file has location for inst FE_OFC60_SE (id 5), but this inst is not in the netlist.
[09/04 05:48:47    17s] *info: inst u_SYS_CTRL/u_FSM_1_SYS_CTRL/U14 changed type from NOR2X4M to NOR2X6M!
[09/04 05:48:47    17s] *info: inst u_SYS_CTRL/u_FSM_1_SYS_CTRL/U15 changed type from OAI2BB2X1M to OAI2BB2X2M!
[09/04 05:48:47    17s] *info: inst u_SYS_CTRL/u_FSM_1_SYS_CTRL/U16 changed type from OAI2BB2X1M to OAI2BB2X2M!
[09/04 05:48:47    17s] *info: inst u_SYS_CTRL/u_FSM_1_SYS_CTRL/U28 changed type from NOR2X2M to NOR2X4M!
[09/04 05:48:47    17s] *info: inst u_SYS_CTRL/u_FSM_1_SYS_CTRL/U30 changed type from OAI2BB2X1M to OAI2BB2X2M!
[09/04 05:48:47    17s] *info: inst u_SYS_CTRL/u_FSM_1_SYS_CTRL/U37 changed type from NOR2X4M to NOR2X6M!
[09/04 05:48:47    17s] *info: inst u_SYS_CTRL/u_FSM_1_SYS_CTRL/U65 changed type from NOR4BX1M to NOR4BX2M!
[09/04 05:48:47    17s] **WARN: (IMPSP-607):	Placement file has location for inst u_SYS_CTRL/u_FSM_2_SYS_CTRL/FE_OFC66_current_state_0_ (id 90), but this inst is not in the netlist.
[09/04 05:48:47    17s] *info: inst u_SYS_CTRL/u_FSM_2_SYS_CTRL/U75 changed type from INVX2M to INVX4M!
[09/04 05:48:47    17s] **WARN: (IMPSP-607):	Placement file has location for inst u_REG_FILE/FE_OFC57_SO_1_ (id 189), but this inst is not in the netlist.
[09/04 05:48:47    17s] **WARN: (IMPSP-607):	Placement file has location for inst u_REG_FILE/FE_OFC55_SO_2_ (id 190), but this inst is not in the netlist.
[09/04 05:48:47    17s] *info: inst u_REG_FILE/Reg_File_reg[0][1] changed type from SDFFRQX2M to SDFFRQX4M!
[09/04 05:48:47    17s] *info: inst u_REG_FILE/Reg_File_reg[0][4] changed type from SDFFRQX2M to SDFFRQX4M!
[09/04 05:48:47    17s] *info: inst u_REG_FILE/Reg_File_reg[0][6] changed type from SDFFRQX2M to SDFFRQX4M!
[09/04 05:48:47    17s] *info: inst u_REG_FILE/Reg_File_reg[0][2] changed type from SDFFRQX2M to SDFFRQX4M!
[09/04 05:48:47    17s] *info: inst u_REG_FILE/Reg_File_reg[0][5] changed type from SDFFRQX2M to SDFFRQX4M!
[09/04 05:48:47    17s] *info: inst u_REG_FILE/Reg_File_reg[0][3] changed type from SDFFRQX2M to SDFFRQX4M!
[09/04 05:48:47    17s] *info: inst u_REG_FILE/Reg_File_reg[0][0] changed type from SDFFRQX2M to SDFFRQX4M!
[09/04 05:48:47    17s] *info: inst u_REG_FILE/Reg_File_reg[1][6] changed type from SDFFRQX2M to SDFFRQX4M!
[09/04 05:48:47    17s] *info: inst u_REG_FILE/Reg_File_reg[1][3] changed type from SDFFRQX2M to SDFFRQX4M!
[09/04 05:48:47    17s] *info: inst u_REG_FILE/Reg_File_reg[1][4] changed type from SDFFRQX2M to SDFFRQX4M!
[09/04 05:48:47    17s] *info: inst u_REG_FILE/U352 changed type from NOR2BX4M to NOR2BX2M!
[09/04 05:48:47    17s] *info: inst u_REG_FILE/U367 changed type from INVX2M to INVX4M!
[09/04 05:48:47    17s] *info: inst u_REG_FILE/U368 changed type from INVX2M to INVX4M!
[09/04 05:48:47    17s] *info: inst u_REG_FILE/U369 changed type from INVX2M to INVX4M!
[09/04 05:48:47    17s] *info: inst u_REG_FILE/U370 changed type from INVX2M to INVX4M!
[09/04 05:48:47    17s] *info: inst u_REG_FILE/U371 changed type from INVX2M to INVX4M!
[09/04 05:48:47    17s] *info: inst u_REG_FILE/U372 changed type from INVX2M to INVX4M!
[09/04 05:48:47    17s] *info: inst u_REG_FILE/U373 changed type from INVX2M to INVX4M!
[09/04 05:48:47    17s] *info: inst u_REG_FILE/U374 changed type from INVX2M to INVX4M!
[09/04 05:48:47    17s] *info: inst u_REG_FILE/U394 changed type from AOI221X1M to AOI221XLM!
[09/04 05:48:47    17s] *info: inst u_REG_FILE/U533 changed type from AOI221X1M to AOI221XLM!
[09/04 05:48:47    17s] *info: inst u_REG_FILE/U535 changed type from AOI221X1M to AOI221XLM!
[09/04 05:48:47    17s] *info: inst u_REG_FILE/U537 changed type from AOI221X1M to AOI221XLM!
[09/04 05:48:47    17s] *info: inst u_REG_FILE/U539 changed type from AOI221X1M to AOI221XLM!
[09/04 05:48:47    17s] **WARN: (IMPSP-607):	Placement file has location for inst u_ALU_TOP/u_ALUout_MUX4x1/HTIE_LTIEHI (id 597), but this inst is not in the netlist.
[09/04 05:48:47    17s] **WARN: (IMPSP-607):	Placement file has location for inst u_ALU_TOP/u_ALUout_MUX4x1/LTIE_LTIELO (id 598), but this inst is not in the netlist.
[09/04 05:48:47    17s] **WARN: (IMPSP-607):	Placement file has location for inst u_ALU_TOP/u_ALUout_MUX4x1/FE_OFC69_n6 (id 599), but this inst is not in the netlist.
[09/04 05:48:47    17s] **WARN: (IMPSP-607):	Placement file has location for inst u_ALU_TOP/u_ALUout_MUX4x1/FE_OFC68_n5 (id 600), but this inst is not in the netlist.
[09/04 05:48:47    17s] **WARN: (IMPSP-607):	Placement file has location for inst u_ALU_TOP/u_ALUout_MUX4x1/FE_OFC67_n3 (id 601), but this inst is not in the netlist.
[09/04 05:48:47    17s] *info: inst u_ALU_TOP/u_ALUout_MUX4x1/U9 changed type from NOR4BX4M to NOR4BX1M!
[09/04 05:48:47    17s] *info: inst u_ALU_TOP/U_Decoder_Unit/U3 changed type from NOR2BX2M to NOR2BX4M!
[09/04 05:48:47    17s] *info: inst u_ALU_TOP/U_Decoder_Unit/U4 changed type from NOR2X2M to NOR2X4M!
[09/04 05:48:47    17s] *info: inst u_ALU_TOP/U_Decoder_Unit/U5 changed type from NOR2X2M to NOR2X4M!
[09/04 05:48:47    17s] *info: inst u_ALU_TOP/U_Decoder_Unit/U6 changed type from NOR2X2M to NOR2X4M!
[09/04 05:48:47    17s] *info: inst u_ALU_TOP/U_ARITHMETIC_UNIT/U51 changed type from NOR3BX4M to NOR3BX2M!
[09/04 05:48:47    17s] *info: inst u_ALU_TOP/U_ARITHMETIC_UNIT/U82 changed type from AO2B2X2M to AO2B2X4M!
[09/04 05:48:47    17s] *info: inst u_ALU_TOP/U_ARITHMETIC_UNIT/U84 changed type from INVX2M to CLKINVX40M!
[09/04 05:48:47    17s] *info: inst u_ALU_TOP/U_ARITHMETIC_UNIT/U85 changed type from INVX2M to CLKINVX40M!
[09/04 05:48:47    17s] *info: inst u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_PartRem_0_0_6 changed type from ADDFX2M to ADDFHX4M!
[09/04 05:48:47    17s] *info: inst u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_PartRem_0_1_6 changed type from ADDFX2M to ADDFHX1M!
[09/04 05:48:47    17s] *info: inst u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_PartRem_0_3_4 changed type from ADDFX2M to ADDFHX1M!
[09/04 05:48:47    17s] *info: inst u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_PartRem_0_2_4 changed type from ADDFX2M to ADDFHX1M!
[09/04 05:48:47    17s] *info: inst u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_PartRem_0_1_4 changed type from ADDFX2M to ADDFHX1M!
[09/04 05:48:47    17s] *info: inst u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_PartRem_0_4_3 changed type from ADDFX2M to ADDFHX1M!
[09/04 05:48:47    17s] *info: inst u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_PartRem_0_0_5 changed type from ADDFX2M to ADDFHX1M!
[09/04 05:48:47    17s] *info: inst u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_PartRem_0_0_4 changed type from ADDFX2M to ADDFHX1M!
[09/04 05:48:47    17s] *info: inst u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_PartRem_0_0_7 changed type from ADDFX2M to ADDFHX2M!
[09/04 05:48:47    17s] *info: inst u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U3 changed type from AND3X2M to AND3X4M!
[09/04 05:48:47    17s] *info: inst u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U11 changed type from AND3X2M to AND3X4M!
[09/04 05:48:47    17s] *info: inst u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U12 changed type from AND4X2M to AND4X4M!
[09/04 05:48:47    17s] *info: inst u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U28 changed type from INVX2M to INVX4M!
[09/04 05:48:47    17s] *info: inst u_ALU_TOP/U_SHIFT_UNIT/U31 changed type from NOR2X2M to NOR2X4M!
[09/04 05:48:47    17s] *info: inst u_ALU_TOP/U_SHIFT_UNIT/U33 changed type from NOR2X2M to NOR2X4M!
[09/04 05:48:47    17s] *info: inst u_ALU_TOP/U_SHIFT_UNIT/U34 changed type from NOR2X2M to NOR2X4M!
[09/04 05:48:47    17s] *info: inst u_ALU_TOP/U_SHIFT_UNIT/U35 changed type from NOR2X2M to NOR2X4M!
[09/04 05:48:47    17s] **WARN: (IMPSP-607):	Placement file has location for inst u_UART/u_UART_TX_top/FE_OFC59_SO_0_ (id 1139), but this inst is not in the netlist.
[09/04 05:48:47    17s] *info: inst u_UART/u_UART_TX_top/u_serializer/ser_done_reg changed type from SDFFRQX2M to SDFFRHQX8M!
[09/04 05:48:47    17s] *info: inst u_UART/u_UART_TX_top/u_MUX/U4 changed type from CLKINVX12M to INVX8M!
[09/04 05:48:47    17s] **WARN: (IMPSP-607):	Placement file has location for inst u_UART/u_UART_RX_top/u_FSM/FE_OFC70_PAR_CHK_New_bit (id 1198), but this inst is not in the netlist.
[09/04 05:48:47    17s] *info: inst u_UART/u_UART_RX_top/u_FSM/U28 changed type from NAND2BX2M to NAND2BX8M!
[09/04 05:48:47    17s] *info: inst u_UART/u_UART_RX_top/u_data_sampler/U13 changed type from OAI2BB2X1M to OAI2BB2X4M!
[09/04 05:48:47    17s] *info: inst u_UART/u_UART_RX_top/u_edge_bit_counter/U21 changed type from NOR4X1M to NOR4X2M!
[09/04 05:48:47    17s] **WARN: (IMPSP-607):	Placement file has location for inst u_RST_1_SYNC/HTIE_LTIEHI (id 1444), but this inst is not in the netlist.
[09/04 05:48:47    17s] **WARN: (IMPSP-607):	Placement file has location for inst u_RST_2_SYNC/HTIE_LTIEHI (id 1447), but this inst is not in the netlist.
[09/04 05:48:47    17s] **WARN: (IMPSP-607):	Placement file has location for inst u_RST_2_SYNC/LTIE_LTIELO (id 1448), but this inst is not in the netlist.
[09/04 05:48:47    17s] **WARN: (IMPSP-607):	Placement file has location for inst U0_ClkDiv/HTIE_LTIEHI (id 1451), but this inst is not in the netlist.
[09/04 05:48:47    17s] *** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1044.1M) ***
[09/04 05:48:47    17s] Total net length = 3.876e+04 (2.012e+04 1.864e+04) (ext = 1.621e+03)
[09/04 05:48:47    17s] <CMD> fit
[09/04 05:48:54    18s] <CMD> restorePlace System_top.place.gz
[09/04 05:48:54    18s] *** Checked 2 GNC rules.
[09/04 05:48:54    18s] *** Applying global-net connections...
[09/04 05:48:54    18s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[09/04 05:48:54    18s] Reading placement file - System_top.place.gz.
[09/04 05:48:54    18s] ** Reading stdCellPlacement "System_top.place.gz" ...
[09/04 05:48:54    18s] **WARN: (IMPSP-607):	Placement file has location for inst FE_OFC65_RST_SYNC2_M (id 0), but this inst is not in the netlist.
[09/04 05:48:54    18s] **WARN: (IMPSP-607):	Placement file has location for inst FE_OFC64_RST_SYNC1_M (id 1), but this inst is not in the netlist.
[09/04 05:48:54    18s] **WARN: (IMPSP-607):	Placement file has location for inst FE_OFC63_RST_SYNC1_M (id 2), but this inst is not in the netlist.
[09/04 05:48:54    18s] **WARN: (IMPSP-607):	Placement file has location for inst FE_OFC62_SE (id 3), but this inst is not in the netlist.
[09/04 05:48:54    18s] **WARN: (IMPSP-607):	Placement file has location for inst FE_OFC61_SE (id 4), but this inst is not in the netlist.
[09/04 05:48:54    18s] **WARN: (IMPSP-607):	Placement file has location for inst FE_OFC60_SE (id 5), but this inst is not in the netlist.
[09/04 05:48:54    18s] *info: inst u_SYS_CTRL/u_FSM_1_SYS_CTRL/U14 changed type from NOR2X4M to NOR2X6M!
[09/04 05:48:54    18s] *info: inst u_SYS_CTRL/u_FSM_1_SYS_CTRL/U15 changed type from OAI2BB2X1M to OAI2BB2X2M!
[09/04 05:48:54    18s] *info: inst u_SYS_CTRL/u_FSM_1_SYS_CTRL/U16 changed type from OAI2BB2X1M to OAI2BB2X2M!
[09/04 05:48:54    18s] *info: inst u_SYS_CTRL/u_FSM_1_SYS_CTRL/U28 changed type from NOR2X2M to NOR2X4M!
[09/04 05:48:54    18s] *info: inst u_SYS_CTRL/u_FSM_1_SYS_CTRL/U30 changed type from OAI2BB2X1M to OAI2BB2X2M!
[09/04 05:48:54    18s] *info: inst u_SYS_CTRL/u_FSM_1_SYS_CTRL/U37 changed type from NOR2X4M to NOR2X6M!
[09/04 05:48:54    18s] *info: inst u_SYS_CTRL/u_FSM_1_SYS_CTRL/U65 changed type from NOR4BX1M to NOR4BX2M!
[09/04 05:48:54    18s] **WARN: (IMPSP-607):	Placement file has location for inst u_SYS_CTRL/u_FSM_2_SYS_CTRL/FE_OFC66_current_state_0_ (id 90), but this inst is not in the netlist.
[09/04 05:48:54    18s] *info: inst u_SYS_CTRL/u_FSM_2_SYS_CTRL/U75 changed type from INVX2M to INVX4M!
[09/04 05:48:54    18s] **WARN: (IMPSP-607):	Placement file has location for inst u_REG_FILE/FE_OFC57_SO_1_ (id 189), but this inst is not in the netlist.
[09/04 05:48:54    18s] **WARN: (IMPSP-607):	Placement file has location for inst u_REG_FILE/FE_OFC55_SO_2_ (id 190), but this inst is not in the netlist.
[09/04 05:48:54    18s] *info: inst u_REG_FILE/Reg_File_reg[0][1] changed type from SDFFRQX2M to SDFFRQX4M!
[09/04 05:48:54    18s] *info: inst u_REG_FILE/Reg_File_reg[0][4] changed type from SDFFRQX2M to SDFFRQX4M!
[09/04 05:48:54    18s] *info: inst u_REG_FILE/Reg_File_reg[0][6] changed type from SDFFRQX2M to SDFFRQX4M!
[09/04 05:48:54    18s] *info: inst u_REG_FILE/Reg_File_reg[0][2] changed type from SDFFRQX2M to SDFFRQX4M!
[09/04 05:48:54    18s] *info: inst u_REG_FILE/Reg_File_reg[0][5] changed type from SDFFRQX2M to SDFFRQX4M!
[09/04 05:48:54    18s] *info: inst u_REG_FILE/Reg_File_reg[0][3] changed type from SDFFRQX2M to SDFFRQX4M!
[09/04 05:48:54    18s] *info: inst u_REG_FILE/Reg_File_reg[0][0] changed type from SDFFRQX2M to SDFFRQX4M!
[09/04 05:48:54    18s] *info: inst u_REG_FILE/Reg_File_reg[1][6] changed type from SDFFRQX2M to SDFFRQX4M!
[09/04 05:48:54    18s] *info: inst u_REG_FILE/Reg_File_reg[1][3] changed type from SDFFRQX2M to SDFFRQX4M!
[09/04 05:48:54    18s] *info: inst u_REG_FILE/Reg_File_reg[1][4] changed type from SDFFRQX2M to SDFFRQX4M!
[09/04 05:48:54    18s] *info: inst u_REG_FILE/U352 changed type from NOR2BX4M to NOR2BX2M!
[09/04 05:48:54    18s] *info: inst u_REG_FILE/U367 changed type from INVX2M to INVX4M!
[09/04 05:48:54    18s] *info: inst u_REG_FILE/U368 changed type from INVX2M to INVX4M!
[09/04 05:48:54    18s] *info: inst u_REG_FILE/U369 changed type from INVX2M to INVX4M!
[09/04 05:48:54    18s] *info: inst u_REG_FILE/U370 changed type from INVX2M to INVX4M!
[09/04 05:48:54    18s] *info: inst u_REG_FILE/U371 changed type from INVX2M to INVX4M!
[09/04 05:48:54    18s] *info: inst u_REG_FILE/U372 changed type from INVX2M to INVX4M!
[09/04 05:48:54    18s] *info: inst u_REG_FILE/U373 changed type from INVX2M to INVX4M!
[09/04 05:48:54    18s] *info: inst u_REG_FILE/U374 changed type from INVX2M to INVX4M!
[09/04 05:48:54    18s] *info: inst u_REG_FILE/U394 changed type from AOI221X1M to AOI221XLM!
[09/04 05:48:54    18s] *info: inst u_REG_FILE/U533 changed type from AOI221X1M to AOI221XLM!
[09/04 05:48:54    18s] *info: inst u_REG_FILE/U535 changed type from AOI221X1M to AOI221XLM!
[09/04 05:48:54    18s] *info: inst u_REG_FILE/U537 changed type from AOI221X1M to AOI221XLM!
[09/04 05:48:54    18s] *info: inst u_REG_FILE/U539 changed type from AOI221X1M to AOI221XLM!
[09/04 05:48:54    18s] **WARN: (IMPSP-607):	Placement file has location for inst u_ALU_TOP/u_ALUout_MUX4x1/HTIE_LTIEHI (id 597), but this inst is not in the netlist.
[09/04 05:48:54    18s] **WARN: (IMPSP-607):	Placement file has location for inst u_ALU_TOP/u_ALUout_MUX4x1/LTIE_LTIELO (id 598), but this inst is not in the netlist.
[09/04 05:48:54    18s] **WARN: (IMPSP-607):	Placement file has location for inst u_ALU_TOP/u_ALUout_MUX4x1/FE_OFC69_n6 (id 599), but this inst is not in the netlist.
[09/04 05:48:54    18s] **WARN: (IMPSP-607):	Placement file has location for inst u_ALU_TOP/u_ALUout_MUX4x1/FE_OFC68_n5 (id 600), but this inst is not in the netlist.
[09/04 05:48:54    18s] **WARN: (IMPSP-607):	Placement file has location for inst u_ALU_TOP/u_ALUout_MUX4x1/FE_OFC67_n3 (id 601), but this inst is not in the netlist.
[09/04 05:48:54    18s] *info: inst u_ALU_TOP/u_ALUout_MUX4x1/U9 changed type from NOR4BX4M to NOR4BX1M!
[09/04 05:48:54    18s] *info: inst u_ALU_TOP/U_Decoder_Unit/U3 changed type from NOR2BX2M to NOR2BX4M!
[09/04 05:48:54    18s] *info: inst u_ALU_TOP/U_Decoder_Unit/U4 changed type from NOR2X2M to NOR2X4M!
[09/04 05:48:54    18s] *info: inst u_ALU_TOP/U_Decoder_Unit/U5 changed type from NOR2X2M to NOR2X4M!
[09/04 05:48:54    18s] *info: inst u_ALU_TOP/U_Decoder_Unit/U6 changed type from NOR2X2M to NOR2X4M!
[09/04 05:48:54    18s] *info: inst u_ALU_TOP/U_ARITHMETIC_UNIT/U51 changed type from NOR3BX4M to NOR3BX2M!
[09/04 05:48:54    18s] *info: inst u_ALU_TOP/U_ARITHMETIC_UNIT/U82 changed type from AO2B2X2M to AO2B2X4M!
[09/04 05:48:54    18s] *info: inst u_ALU_TOP/U_ARITHMETIC_UNIT/U84 changed type from INVX2M to CLKINVX40M!
[09/04 05:48:54    18s] *info: inst u_ALU_TOP/U_ARITHMETIC_UNIT/U85 changed type from INVX2M to CLKINVX40M!
[09/04 05:48:54    18s] *info: inst u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_PartRem_0_0_6 changed type from ADDFX2M to ADDFHX4M!
[09/04 05:48:54    18s] *info: inst u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_PartRem_0_1_6 changed type from ADDFX2M to ADDFHX1M!
[09/04 05:48:54    18s] *info: inst u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_PartRem_0_3_4 changed type from ADDFX2M to ADDFHX1M!
[09/04 05:48:54    18s] *info: inst u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_PartRem_0_2_4 changed type from ADDFX2M to ADDFHX1M!
[09/04 05:48:54    18s] *info: inst u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_PartRem_0_1_4 changed type from ADDFX2M to ADDFHX1M!
[09/04 05:48:54    18s] *info: inst u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_PartRem_0_4_3 changed type from ADDFX2M to ADDFHX1M!
[09/04 05:48:54    18s] *info: inst u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_PartRem_0_0_5 changed type from ADDFX2M to ADDFHX1M!
[09/04 05:48:54    18s] *info: inst u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_PartRem_0_0_4 changed type from ADDFX2M to ADDFHX1M!
[09/04 05:48:54    18s] *info: inst u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_PartRem_0_0_7 changed type from ADDFX2M to ADDFHX2M!
[09/04 05:48:54    18s] *info: inst u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U3 changed type from AND3X2M to AND3X4M!
[09/04 05:48:54    18s] *info: inst u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U11 changed type from AND3X2M to AND3X4M!
[09/04 05:48:54    18s] *info: inst u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U12 changed type from AND4X2M to AND4X4M!
[09/04 05:48:54    18s] *info: inst u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U28 changed type from INVX2M to INVX4M!
[09/04 05:48:54    18s] *info: inst u_ALU_TOP/U_SHIFT_UNIT/U31 changed type from NOR2X2M to NOR2X4M!
[09/04 05:48:54    18s] *info: inst u_ALU_TOP/U_SHIFT_UNIT/U33 changed type from NOR2X2M to NOR2X4M!
[09/04 05:48:54    18s] *info: inst u_ALU_TOP/U_SHIFT_UNIT/U34 changed type from NOR2X2M to NOR2X4M!
[09/04 05:48:54    18s] *info: inst u_ALU_TOP/U_SHIFT_UNIT/U35 changed type from NOR2X2M to NOR2X4M!
[09/04 05:48:54    18s] **WARN: (IMPSP-607):	Placement file has location for inst u_UART/u_UART_TX_top/FE_OFC59_SO_0_ (id 1139), but this inst is not in the netlist.
[09/04 05:48:54    18s] *info: inst u_UART/u_UART_TX_top/u_serializer/ser_done_reg changed type from SDFFRQX2M to SDFFRHQX8M!
[09/04 05:48:54    18s] *info: inst u_UART/u_UART_TX_top/u_MUX/U4 changed type from CLKINVX12M to INVX8M!
[09/04 05:48:54    18s] **WARN: (IMPSP-607):	Placement file has location for inst u_UART/u_UART_RX_top/u_FSM/FE_OFC70_PAR_CHK_New_bit (id 1198), but this inst is not in the netlist.
[09/04 05:48:54    18s] *info: inst u_UART/u_UART_RX_top/u_FSM/U28 changed type from NAND2BX2M to NAND2BX8M!
[09/04 05:48:54    18s] *info: inst u_UART/u_UART_RX_top/u_data_sampler/U13 changed type from OAI2BB2X1M to OAI2BB2X4M!
[09/04 05:48:54    18s] *info: inst u_UART/u_UART_RX_top/u_edge_bit_counter/U21 changed type from NOR4X1M to NOR4X2M!
[09/04 05:48:54    18s] **WARN: (IMPSP-607):	Placement file has location for inst u_RST_1_SYNC/HTIE_LTIEHI (id 1444), but this inst is not in the netlist.
[09/04 05:48:54    18s] **WARN: (IMPSP-607):	Placement file has location for inst u_RST_2_SYNC/HTIE_LTIEHI (id 1447), but this inst is not in the netlist.
[09/04 05:48:54    18s] **WARN: (IMPSP-607):	Placement file has location for inst u_RST_2_SYNC/LTIE_LTIELO (id 1448), but this inst is not in the netlist.
[09/04 05:48:54    18s] **WARN: (IMPSP-607):	Placement file has location for inst U0_ClkDiv/HTIE_LTIEHI (id 1451), but this inst is not in the netlist.
[09/04 05:48:54    18s] *** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1044.1M) ***
[09/04 05:48:54    18s] Total net length = 3.876e+04 (2.012e+04 1.864e+04) (ext = 1.621e+03)
[09/04 05:48:54    18s] <CMD> fit
[09/04 05:48:57    19s] <CMD> setDrawView place
[09/04 05:49:02    20s] <CMD> setDrawView ameba
[09/04 05:49:03    20s] <CMD> setDrawView place
[09/04 05:49:05    21s] <CMD> selectInst {u_REG_FILE/Reg_File_reg[0][4]}
[09/04 05:49:09    21s] <CMD> setLayerPreference allM0 -isVisible 0
[09/04 05:49:09    21s] <CMD> setLayerPreference allM1Cont -isVisible 0
[09/04 05:49:09    21s] <CMD> setLayerPreference allM1 -isVisible 0
[09/04 05:49:09    21s] <CMD> setLayerPreference allM2Cont -isVisible 0
[09/04 05:49:09    21s] <CMD> setLayerPreference allM2 -isVisible 0
[09/04 05:49:09    21s] <CMD> setLayerPreference allM3Cont -isVisible 0
[09/04 05:49:09    21s] <CMD> setLayerPreference allM3 -isVisible 0
[09/04 05:49:09    21s] <CMD> setLayerPreference allM4Cont -isVisible 0
[09/04 05:49:09    21s] <CMD> setLayerPreference allM4 -isVisible 0
[09/04 05:49:09    21s] <CMD> setLayerPreference allM5Cont -isVisible 0
[09/04 05:49:09    21s] <CMD> setLayerPreference allM5 -isVisible 0
[09/04 05:49:09    21s] <CMD> setLayerPreference allM6Cont -isVisible 0
[09/04 05:49:09    21s] <CMD> setLayerPreference allM6 -isVisible 0
[09/04 05:49:09    21s] <CMD> setLayerPreference allM0 -isVisible 1
[09/04 05:49:09    21s] <CMD> setLayerPreference allM1Cont -isVisible 1
[09/04 05:49:09    21s] <CMD> setLayerPreference allM1 -isVisible 1
[09/04 05:49:09    21s] <CMD> setLayerPreference allM2Cont -isVisible 1
[09/04 05:49:09    21s] <CMD> setLayerPreference allM2 -isVisible 1
[09/04 05:49:09    21s] <CMD> setLayerPreference allM3Cont -isVisible 1
[09/04 05:49:09    21s] <CMD> setLayerPreference allM3 -isVisible 1
[09/04 05:49:09    21s] <CMD> setLayerPreference allM4Cont -isVisible 1
[09/04 05:49:09    21s] <CMD> setLayerPreference allM4 -isVisible 1
[09/04 05:49:09    21s] <CMD> setLayerPreference allM5Cont -isVisible 1
[09/04 05:49:09    21s] <CMD> setLayerPreference allM5 -isVisible 1
[09/04 05:49:09    21s] <CMD> setLayerPreference allM6Cont -isVisible 1
[09/04 05:49:09    21s] <CMD> setLayerPreference allM6 -isVisible 1
[09/04 05:49:23    24s] <CMD> setDrawView fplan
[09/04 05:49:25    24s] <CMD> setDrawView ameba
[09/04 05:49:29    25s] <CMD> fit
[09/04 05:49:31    25s] <CMD> deselectAll
[09/04 05:49:32    25s] <CMD> setDrawView place
[09/04 05:50:39    37s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[09/04 05:50:39    37s] <CMD> set _timing_save_restore_compression_mode hybrid
[09/04 05:50:39    37s] <CMD> set dcgHonorSignalNetNDR 1
[09/04 05:50:39    37s] <CMD> set defHierChar /
[09/04 05:50:39    37s] <CMD> set delaycal_input_transition_delay 0.1ps
[09/04 05:50:39    37s] Set Default Input Pin Transition as 0.1 ps.
[09/04 05:50:39    37s] <CMD> set distributed_client_message_echo 1
[09/04 05:50:39    37s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[09/04 05:50:39    37s] <CMD> set fpIsMaxIoHeight 0
[09/04 05:50:39    37s] <CMD> set gpsPrivate::dpgNewAddBufsDBUpdate 1
[09/04 05:50:39    37s] <CMD> set gpsPrivate::lsgEnableNewDbApiInRestruct 1
[09/04 05:50:39    37s] <CMD> set init_gnd_net VSS
[09/04 05:50:39    37s] <CMD> set init_lef_file {../std_cells/lef/tsmc13fsg_6lm_tech.lef ../std_cells/lef/tsmc13_m_macros.lef SYS_TOP.lef}
[09/04 05:50:39    37s] <CMD> set init_mmmc_file MMC.tcl
[09/04 05:50:39    37s] <CMD> set init_oa_search_lib {}
[09/04 05:50:39    37s] <CMD> set init_pwr_net VDD
[09/04 05:50:39    37s] <CMD> set init_top_cell System_top
[09/04 05:50:39    37s] <CMD> set init_verilog ../dft/netlists/System_DFT_Netlist.v
[09/04 05:50:39    37s] <CMD> set latch_time_borrow_mode max_borrow
[09/04 05:50:39    37s] <CMD> set lsgOCPGainMult 1.000000
[09/04 05:50:39    37s] <CMD> set pegDefaultResScaleFactor 1.000000
[09/04 05:50:39    37s] <CMD> set pegDetailResScaleFactor 1.000000
[09/04 05:50:39    37s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[09/04 05:50:39    37s] <CMD> set timing_library_float_precision_tol 0.000010
[09/04 05:50:39    37s] <CMD> set timing_library_load_pin_cap_indices {}
[09/04 05:50:39    37s] <CMD> set timing_library_write_library_to_directory {}
[09/04 05:50:39    37s] <CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
[09/04 05:50:41    37s] <CMD> init_design
[09/04 05:50:41    37s] **WARN: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.
[09/04 05:50:41    37s] 
[09/04 05:50:41    37s] *** Summary of all messages that are not suppressed in this session:
[09/04 05:50:41    37s] Severity  ID               Count  Summary                                  
[09/04 05:50:41    37s] WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
[09/04 05:50:41    37s] *** Message Summary: 1 warning(s), 0 error(s)
[09/04 05:50:41    37s] 
[09/04 05:50:49    39s] <CMD> loadFPlan System_top.fp
[09/04 05:50:49    39s] Reading floorplan file - System_top.fp (mem = 1044.1M).
[09/04 05:50:49    39s] *info: reset 1809 existing net BottomPreferredLayer and AvoidDetour
[09/04 05:50:49    39s] Deleting old partition specification.
[09/04 05:50:49    39s]  ... processed partition successfully.
[09/04 05:50:49    39s] *** End loading floorplan (cpu = 0:00:00.0, mem = 1044.1M) ***
[09/04 05:50:49    39s] <CMD> setDrawView fplan
[09/04 05:50:49    39s] <CMD> fit
[09/04 05:51:11    43s] <CMD> uiSetTool move
[09/04 05:51:12    43s] <CMD> selectObject Module u_ALU_TOP
[09/04 05:51:15    44s] <CMD> setObjFPlanBox Module u_ALU_TOP 56.493 44.9025 195.824 184.2335
[09/04 05:51:19    45s] <CMD> uiSetTool select
[09/04 05:51:22    45s] <CMD> uiSetTool select
[09/04 05:51:22    45s] <CMD> uiSetTool select
[09/04 05:51:22    45s] <CMD> uiSetTool select
[09/04 05:51:27    46s] <CMD> setLayerPreference allM0 -isVisible 0
[09/04 05:51:27    46s] <CMD> setLayerPreference allM1Cont -isVisible 0
[09/04 05:51:27    46s] <CMD> setLayerPreference allM1 -isVisible 0
[09/04 05:51:27    46s] <CMD> setLayerPreference allM2Cont -isVisible 0
[09/04 05:51:27    46s] <CMD> setLayerPreference allM2 -isVisible 0
[09/04 05:51:27    46s] <CMD> setLayerPreference allM3Cont -isVisible 0
[09/04 05:51:27    46s] <CMD> setLayerPreference allM3 -isVisible 0
[09/04 05:51:27    46s] <CMD> setLayerPreference allM4Cont -isVisible 0
[09/04 05:51:27    46s] <CMD> setLayerPreference allM4 -isVisible 0
[09/04 05:51:27    46s] <CMD> setLayerPreference allM5Cont -isVisible 0
[09/04 05:51:27    46s] <CMD> setLayerPreference allM5 -isVisible 0
[09/04 05:51:27    46s] <CMD> setLayerPreference allM6Cont -isVisible 0
[09/04 05:51:27    46s] <CMD> setLayerPreference allM6 -isVisible 0
[09/04 05:51:30    47s] <CMD> deselectAll
[09/04 05:51:30    47s] <CMD> selectObject Module u_ALU_TOP
[09/04 05:51:40    48s] <CMD> deselectAll
[09/04 05:51:40    48s] <CMD> selectObject Module u_ALU_TOP
[09/04 05:51:42    49s] <CMD> uiSetTool moveWire
[09/04 05:51:44    49s] <CMD> deselectAll
[09/04 05:51:44    49s] <CMD> selectObject Module u_ALU_TOP
[09/04 05:51:47    50s] <CMD> uiSetTool move
[09/04 05:51:52    51s] <CMD> setObjFPlanBox Module u_ALU_TOP 57.2035 45.2965 196.6035 185.9265
[09/04 05:51:58    52s] <CMD> setObjFPlanBox Module u_ALU_TOP 57.400 69.975 173.189 186.550
[09/04 05:52:06    54s] <CMD> setObjFPlanBox Module u_ALU_TOP 57.400 87.438 158.533 186.550
[09/04 05:52:12    55s] <CMD> setObjFPlanBox Module u_ALU_TOP 57.400 86.100 152.608 186.550
[09/04 05:52:18    56s] <CMD> setObjFPlanBox Module u_ALU_TOP 57.400 89.308 152.520 186.550
[09/04 05:52:21    56s] <CMD> uiSetTool move
[09/04 05:52:25    57s] <CMD> setObjFPlanBox Module u_ALU_TOP 74.5505 70.5725 169.6705 168.1525
[09/04 05:52:28    58s] <CMD> fit
[09/04 05:52:35    59s] <CMD> uiSetTool obstruct
[09/04 05:52:51    62s] <CMD> createPlaceBlockage -box 0.103 238.391 240.298 240.273
[09/04 05:53:04    65s] <CMD> createPlaceBlockage -box -0.003 -0.403 240.609 2.752
[09/04 05:53:33    70s] <CMD> createPlaceBlockage -box 240.317 2.765 240.734 238.417
[09/04 05:53:38    71s] <CMD> panPage -1 0
[09/04 05:53:38    71s] <CMD> panPage -1 0
[09/04 05:53:39    71s] <CMD> panPage -1 0
[09/04 05:53:39    71s] <CMD> panPage -1 0
[09/04 05:53:39    71s] <CMD> panPage -1 0
[09/04 05:53:39    71s] <CMD> panPage -1 0
[09/04 05:53:40    71s] <CMD> panPage 1 0
[09/04 05:53:58    75s] <CMD> createPlaceBlockage -box 0.114 1.268 0.692 238.921
[09/04 05:54:01    75s] <CMD> fit
[09/04 05:54:04    76s] <CMD> setDrawView place
[09/04 05:54:35    81s] <CMD> placeDesign -inPlaceOpt -prePlaceOpt
[09/04 05:54:35    81s] **WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
[09/04 05:54:35    81s] **WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
[09/04 05:54:35    81s] *scInfo: scPctBadScanCell = 99.25%
[09/04 05:54:35    81s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
[09/04 05:54:35    81s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[09/04 05:54:35    81s] *** Starting placeDesign concurrent flow ***
[09/04 05:54:35    81s] **INFO: Enable pre-place timing setting for timing analysis
[09/04 05:54:35    81s] Set Using Default Delay Limit as 101.
[09/04 05:54:35    81s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[09/04 05:54:35    81s] Set Default Net Delay as 0 ps.
[09/04 05:54:35    81s] Set Default Net Load as 0 pF. 
[09/04 05:54:35    81s] **INFO: Analyzing IO path groups for slack adjustment
[09/04 05:54:35    82s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[09/04 05:54:35    82s] Effort level <high> specified for reg2reg_tmp.100127 path_group
[09/04 05:54:35    82s] #################################################################################
[09/04 05:54:35    82s] # Design Stage: PreRoute
[09/04 05:54:35    82s] # Design Name: System_top
[09/04 05:54:35    82s] # Design Mode: 90nm
[09/04 05:54:35    82s] # Analysis Mode: MMMC Non-OCV 
[09/04 05:54:35    82s] # Parasitics Mode: No SPEF/RCDB
[09/04 05:54:35    82s] # Signoff Settings: SI Off 
[09/04 05:54:35    82s] #################################################################################
[09/04 05:54:35    82s] Calculate delays in BcWc mode...
[09/04 05:54:35    82s] Calculate delays in BcWc mode...
[09/04 05:54:35    82s] Calculate delays in BcWc mode...
[09/04 05:54:35    82s] Topological Sorting (CPU = 0:00:00.0, MEM = 1064.1M, InitMEM = 1064.1M)
[09/04 05:54:36    82s] **WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
[09/04 05:54:36    82s] Type 'man IMPTS-403' for more detail.
[09/04 05:54:36    83s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/04 05:54:36    83s] End delay calculation. (MEM=1232.34 CPU=0:00:00.5 REAL=0:00:00.0)
[09/04 05:54:36    83s] *** CDM Built up (cpu=0:00:01.5  real=0:00:01.0  mem= 1232.3M) ***
[09/04 05:54:36    83s] **WARN: (TA-1018):	A source latency path to the generated clock DIV_CLK through source pin UART_CLK to target pin U0_ClkDiv/o_div_clk in view setup_scan_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
[09/04 05:54:36    83s] **WARN: (TA-1018):	A source latency path to the generated clock DIV_CLK through source pin UART_CLK to target pin U0_ClkDiv/o_div_clk in view setup_func_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
[09/04 05:54:36    83s] **WARN: (TA-1018):	A source latency path to the generated clock DIV_CLK through source pin UART_CLK to target pin U0_ClkDiv/o_div_clk in view setup_cap_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
[09/04 05:54:36    83s] **WARN: (TA-1018):	A source latency path to the generated clock GATED_CLK through source pin REF_CLK to target pin u_CLK_GATE/GATED_CLK in view setup_scan_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
[09/04 05:54:36    83s] **WARN: (TA-1018):	A source latency path to the generated clock GATED_CLK through source pin REF_CLK to target pin u_CLK_GATE/GATED_CLK in view setup_cap_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
[09/04 05:54:37    83s] **INFO: Disable pre-place timing setting for timing analysis
[09/04 05:54:37    83s] Set Using Default Delay Limit as 1000.
[09/04 05:54:37    83s] Set Default Net Delay as 1000 ps.
[09/04 05:54:37    83s] Set Default Net Load as 0.5 pF. 
[09/04 05:54:37    83s] *** Start deleteBufferTree ***
[09/04 05:54:37    83s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[09/04 05:54:37    83s] Info: Detect buffers to remove automatically.
[09/04 05:54:37    83s] Analyzing netlist ...
[09/04 05:54:37    83s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[09/04 05:54:37    83s] Updating netlist
[09/04 05:54:37    83s] 
[09/04 05:54:37    83s] *summary: 85 instances (buffers/inverters) removed
[09/04 05:54:37    83s] *** Finish deleteBufferTree (0:00:00.2) ***
[09/04 05:54:37    83s] Deleted 0 physical inst  (cell - / prefix -).
[09/04 05:54:37    83s] *** Starting "NanoPlace(TM) placement v#2 (mem=1208.3M)" ...
[09/04 05:54:37    83s] Summary for sequential cells idenfication: 
[09/04 05:54:37    83s] Identified SBFF number: 146
[09/04 05:54:37    83s] Identified MBFF number: 0
[09/04 05:54:37    83s] Not identified SBFF number: 0
[09/04 05:54:37    83s] Not identified MBFF number: 0
[09/04 05:54:37    83s] Number of sequential cells which are not FFs: 28
[09/04 05:54:37    83s] 
[09/04 05:54:38    84s] *** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:01.0 mem=1208.5M) ***
[09/04 05:54:38    85s] *** Build Virtual Sizing Timing Model
[09/04 05:54:38    85s] (cpu=0:00:01.3 mem=1213.5M) ***
[09/04 05:54:38    85s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[09/04 05:54:38    85s] **WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
[09/04 05:54:38    85s] Define the scan chains before using this option.
[09/04 05:54:38    85s] Type 'man IMPSP-9042' for more detail.
[09/04 05:54:38    85s] #std cell=1482 (0 fixed + 1482 movable) #block=0 (0 floating + 0 preplaced)
[09/04 05:54:38    85s] #ioInst=0 #net=1641 #term=6310 #term/net=3.85, #fixedIo=0, #floatIo=0, #fixedPin=15, #floatPin=0
[09/04 05:54:38    85s] stdCell: 1482 single + 0 double + 0 multi
[09/04 05:54:38    85s] Total standard cell length = 6.7383 (mm), area = 0.0193 (mm^2)
[09/04 05:54:38    85s] Core basic site is TSM130NMMETROSITE
[09/04 05:54:38    85s] Estimated cell power/ground rail width = 0.314 um
[09/04 05:54:38    85s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/04 05:54:38    85s] Apply auto density screen in pre-place stage.
[09/04 05:54:38    85s] Auto density screen increases utilization from 0.343 to 0.344
[09/04 05:54:38    85s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1216.5M
[09/04 05:54:38    85s] Average module density = 0.344.
[09/04 05:54:38    85s] Density for the design = 0.344.
[09/04 05:54:38    85s]        = stdcell_area 16435 sites (19339 um^2) / alloc_area 47718 sites (56149 um^2).
[09/04 05:54:38    85s] Pin Density = 0.1295.
[09/04 05:54:38    85s]             = total # of pins 6310 / total area 48721.
[09/04 05:54:38    85s] 
[09/04 05:54:38    85s] === lastAutoLevel = 8 
[09/04 05:54:38    85s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[09/04 05:54:39    85s] **WARN: (TA-1018):	A source latency path to the generated clock DIV_CLK through source pin UART_CLK to target pin U0_ClkDiv/o_div_clk in view setup_scan_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
[09/04 05:54:39    85s] **WARN: (TA-1018):	A source latency path to the generated clock DIV_CLK through source pin UART_CLK to target pin U0_ClkDiv/o_div_clk in view setup_func_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
[09/04 05:54:39    85s] **WARN: (TA-1018):	A source latency path to the generated clock DIV_CLK through source pin UART_CLK to target pin U0_ClkDiv/o_div_clk in view setup_cap_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
[09/04 05:54:39    85s] **WARN: (TA-1018):	A source latency path to the generated clock GATED_CLK through source pin REF_CLK to target pin u_CLK_GATE/GATED_CLK in view setup_scan_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
[09/04 05:54:39    85s] **WARN: (TA-1018):	A source latency path to the generated clock GATED_CLK through source pin REF_CLK to target pin u_CLK_GATE/GATED_CLK in view setup_cap_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
[09/04 05:54:39    85s] Clock gating cells determined by native netlist tracing.
[09/04 05:54:39    85s] Effort level <high> specified for reg2reg path_group
[09/04 05:54:39    85s] Effort level <high> specified for reg2cgate path_group
[09/04 05:54:40    85s] Iteration  1: Total net bbox = 4.400e+03 (3.37e+03 1.03e+03)
[09/04 05:54:40    85s]               Est.  stn bbox = 5.449e+03 (4.19e+03 1.25e+03)
[09/04 05:54:40    85s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1278.9M
[09/04 05:54:40    85s] Iteration  2: Total net bbox = 4.400e+03 (3.37e+03 1.03e+03)
[09/04 05:54:40    85s]               Est.  stn bbox = 5.449e+03 (4.19e+03 1.25e+03)
[09/04 05:54:40    85s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1278.9M
[09/04 05:54:40    86s] Iteration  3: Total net bbox = 3.963e+03 (3.33e+03 6.32e+02)
[09/04 05:54:40    86s]               Est.  stn bbox = 5.285e+03 (4.42e+03 8.67e+02)
[09/04 05:54:40    86s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 1278.9M
[09/04 05:54:40    86s] Total number of setup views is 3.
[09/04 05:54:40    86s] Total number of active setup views is 1.
[09/04 05:54:41    86s] Iteration  4: Total net bbox = 2.153e+04 (1.14e+04 1.02e+04)
[09/04 05:54:41    86s]               Est.  stn bbox = 2.762e+04 (1.46e+04 1.30e+04)
[09/04 05:54:41    86s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 1279.9M
[09/04 05:54:41    87s] Iteration  5: Total net bbox = 2.454e+04 (1.07e+04 1.38e+04)
[09/04 05:54:41    87s]               Est.  stn bbox = 3.095e+04 (1.36e+04 1.73e+04)
[09/04 05:54:41    87s]               cpu = 0:00:00.7 real = 0:00:00.0 mem = 1279.9M
[09/04 05:54:42    88s] Iteration  6: Total net bbox = 2.897e+04 (1.34e+04 1.56e+04)
[09/04 05:54:42    88s]               Est.  stn bbox = 3.625e+04 (1.68e+04 1.94e+04)
[09/04 05:54:42    88s]               cpu = 0:00:01.2 real = 0:00:01.0 mem = 1309.9M
[09/04 05:54:42    88s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[09/04 05:54:42    88s] enableMT= 3
[09/04 05:54:42    88s] useHNameCompare= 3 (lazy mode)
[09/04 05:54:42    88s] doMTMainInit= 1
[09/04 05:54:42    88s] doMTFlushLazyWireDelete= 1
[09/04 05:54:42    88s] useFastLRoute= 0
[09/04 05:54:42    88s] useFastCRoute= 1
[09/04 05:54:42    88s] doMTNetInitAdjWires= 1
[09/04 05:54:42    88s] wireMPoolNoThreadCheck= 1
[09/04 05:54:42    88s] allMPoolNoThreadCheck= 1
[09/04 05:54:42    88s] doNotUseMPoolInCRoute= 1
[09/04 05:54:42    88s] doMTSprFixZeroViaCodes= 1
[09/04 05:54:42    88s] doMTDtrRoute1CleanupA= 1
[09/04 05:54:42    88s] doMTDtrRoute1CleanupB= 1
[09/04 05:54:42    88s] doMTWireLenCalc= 0
[09/04 05:54:42    88s] doSkipQALenRecalc= 1
[09/04 05:54:42    88s] doMTMainCleanup= 1
[09/04 05:54:42    88s] doMTMoveCellTermsToMSLayer= 1
[09/04 05:54:42    88s] doMTConvertWiresToNewViaCode= 1
[09/04 05:54:42    88s] doMTRemoveAntenna= 1
[09/04 05:54:42    88s] doMTCheckConnectivity= 1
[09/04 05:54:42    88s] enableRuntimeLog= 0
[09/04 05:54:42    88s] Congestion driven padding in post-place stage.
[09/04 05:54:42    88s] Congestion driven padding increases utilization from 0.503 to 0.503
[09/04 05:54:42    88s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1310.9M
[09/04 05:54:43    89s] Iteration  7: Total net bbox = 3.304e+04 (1.70e+04 1.61e+04)
[09/04 05:54:43    89s]               Est.  stn bbox = 4.054e+04 (2.05e+04 2.00e+04)
[09/04 05:54:43    89s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 1310.9M
[09/04 05:54:43    89s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[09/04 05:54:43    89s] **WARN: (TA-1018):	A source latency path to the generated clock DIV_CLK through source pin UART_CLK to target pin U0_ClkDiv/o_div_clk in view setup_func_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
[09/04 05:54:43    89s] nrCritNet: 0.00% ( 0 / 1641 ) cutoffSlk: 214748364.7ps stdDelay: 47.8ps
[09/04 05:54:43    89s] nrCritNet: 0.00% ( 0 / 1641 ) cutoffSlk: 214748364.7ps stdDelay: 47.8ps
[09/04 05:54:43    89s] Iteration  8: Total net bbox = 3.304e+04 (1.70e+04 1.61e+04)
[09/04 05:54:43    89s]               Est.  stn bbox = 4.054e+04 (2.05e+04 2.00e+04)
[09/04 05:54:43    89s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 1310.9M
[09/04 05:54:44    90s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[09/04 05:54:44    90s] Congestion driven padding in post-place stage.
[09/04 05:54:44    90s] Congestion driven padding increases utilization from 0.503 to 0.503
[09/04 05:54:44    90s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1310.9M
[09/04 05:54:44    90s] Iteration  9: Total net bbox = 3.521e+04 (1.88e+04 1.64e+04)
[09/04 05:54:44    90s]               Est.  stn bbox = 4.314e+04 (2.28e+04 2.04e+04)
[09/04 05:54:44    90s]               cpu = 0:00:01.2 real = 0:00:01.0 mem = 1310.9M
[09/04 05:54:44    90s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[09/04 05:54:44    91s] **WARN: (TA-1018):	A source latency path to the generated clock DIV_CLK through source pin UART_CLK to target pin U0_ClkDiv/o_div_clk in view setup_func_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
[09/04 05:54:45    91s] nrCritNet: 0.00% ( 0 / 1641 ) cutoffSlk: 214748364.7ps stdDelay: 47.8ps
[09/04 05:54:45    91s] nrCritNet: 0.00% ( 0 / 1641 ) cutoffSlk: 214748364.7ps stdDelay: 47.8ps
[09/04 05:54:45    91s] Iteration 10: Total net bbox = 3.521e+04 (1.88e+04 1.64e+04)
[09/04 05:54:45    91s]               Est.  stn bbox = 4.314e+04 (2.28e+04 2.04e+04)
[09/04 05:54:45    91s]               cpu = 0:00:00.2 real = 0:00:01.0 mem = 1310.9M
[09/04 05:54:47    94s] Iteration 11: Total net bbox = 3.957e+04 (2.06e+04 1.89e+04)
[09/04 05:54:47    94s]               Est.  stn bbox = 4.787e+04 (2.48e+04 2.31e+04)
[09/04 05:54:47    94s]               cpu = 0:00:03.2 real = 0:00:02.0 mem = 1310.9M
[09/04 05:54:47    94s] Iteration 12: Total net bbox = 3.957e+04 (2.06e+04 1.89e+04)
[09/04 05:54:47    94s]               Est.  stn bbox = 4.787e+04 (2.48e+04 2.31e+04)
[09/04 05:54:47    94s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1310.9M
[09/04 05:54:47    94s] *** cost = 3.957e+04 (2.06e+04 1.89e+04) (cpu for global=0:00:08.7) real=0:00:08.0***
[09/04 05:54:47    94s] Info: 4 clock gating cells identified, 4 (on average) moved
[09/04 05:54:47    94s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 05:54:47    94s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 05:54:47    94s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 05:54:47    94s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 05:54:48    94s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 05:54:48    94s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 05:54:48    94s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 05:54:48    94s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 05:54:48    94s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_scan_analysis_view.
[09/04 05:54:48    94s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_scan_analysis_view.
[09/04 05:54:48    94s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_scan_analysis_view.
[09/04 05:54:48    94s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_scan_analysis_view.
[09/04 05:54:48    94s] Core Placement runtime cpu: 0:00:07.8 real: 0:00:07.0
[09/04 05:54:48    94s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[09/04 05:54:48    94s] Type 'man IMPSP-9025' for more detail.
[09/04 05:54:48    94s] #spOpts: mergeVia=F 
[09/04 05:54:48    94s] Core basic site is TSM130NMMETROSITE
[09/04 05:54:48    94s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/04 05:54:48    94s] *** Starting refinePlace (0:01:34 mem=1257.2M) ***
[09/04 05:54:48    94s] Total net length = 3.957e+04 (2.062e+04 1.895e+04) (ext = 1.976e+03)
[09/04 05:54:48    94s] Starting refinePlace ...
[09/04 05:54:48    94s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 05:54:48    94s] default core: bins with density >  0.75 =    0 % ( 0 / 81 )
[09/04 05:54:48    94s] Density distribution unevenness ratio = 28.613%
[09/04 05:54:48    94s]   Spread Effort: high, pre-route mode, useDDP on.
[09/04 05:54:48    94s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1257.2MB) @(0:01:34 - 0:01:34).
[09/04 05:54:48    94s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 05:54:48    94s] wireLenOptFixPriorityInst 0 inst fixed
[09/04 05:54:48    94s] Placement tweakage begins.
[09/04 05:54:48    94s] wire length = 5.112e+04
[09/04 05:54:48    94s] wire length = 4.871e+04
[09/04 05:54:48    94s] Placement tweakage ends.
[09/04 05:54:48    94s] Move report: tweak moves 112 insts, mean move: 7.24 um, max move: 19.64 um
[09/04 05:54:48    94s] 	Max move on inst (u_UART/u_UART_TX_top/u_Par_Calc/U3): (91.46, 34.37) --> (102.52, 25.78)
[09/04 05:54:48    94s] Move report: legalization moves 1482 insts, mean move: 1.66 um, max move: 5.83 um
[09/04 05:54:48    94s] 	Max move on inst (u_UART/u_UART_RX_top/u_data_sampler/U28): (40.31, 60.23) --> (40.18, 54.53)
[09/04 05:54:48    94s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1257.2MB) @(0:01:34 - 0:01:34).
[09/04 05:54:48    94s] Move report: Detail placement moves 1482 insts, mean move: 2.10 um, max move: 22.45 um
[09/04 05:54:48    94s] 	Max move on inst (u_UART/u_UART_TX_top/u_Par_Calc/U3): (91.46, 34.37) --> (102.50, 22.96)
[09/04 05:54:48    94s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1257.2MB
[09/04 05:54:48    94s] Statistics of distance of Instance movement in refine placement:
[09/04 05:54:48    94s]   maximum (X+Y) =        22.45 um
[09/04 05:54:48    94s]   inst (u_UART/u_UART_TX_top/u_Par_Calc/U3) with max move: (91.4635, 34.369) -> (102.5, 22.96)
[09/04 05:54:48    94s]   mean    (X+Y) =         2.10 um
[09/04 05:54:48    94s] Total instances flipped for WireLenOpt: 103
[09/04 05:54:48    94s] Summary Report:
[09/04 05:54:48    94s] Instances move: 1482 (out of 1482 movable)
[09/04 05:54:48    94s] Mean displacement: 2.10 um
[09/04 05:54:48    94s] Max displacement: 22.45 um (Instance: u_UART/u_UART_TX_top/u_Par_Calc/U3) (91.4635, 34.369) -> (102.5, 22.96)
[09/04 05:54:48    94s] 	Length: 10 sites, height: 1 rows, site name: TSM130NMMETROSITE, cell type: XNOR2X2M
[09/04 05:54:48    94s] Total instances moved : 1482
[09/04 05:54:48    94s] Total net length = 3.693e+04 (1.805e+04 1.888e+04) (ext = 1.983e+03)
[09/04 05:54:48    94s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1257.2MB
[09/04 05:54:48    94s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1257.2MB) @(0:01:34 - 0:01:34).
[09/04 05:54:48    94s] *** Finished refinePlace (0:01:34 mem=1257.2M) ***
[09/04 05:54:48    94s] Total net length = 3.680e+04 (1.800e+04 1.880e+04) (ext = 1.977e+03)
[09/04 05:54:48    94s] *** End of Placement (cpu=0:00:10.7, real=0:00:11.0, mem=1257.2M) ***
[09/04 05:54:48    94s] #spOpts: mergeVia=F 
[09/04 05:54:48    94s] Core basic site is TSM130NMMETROSITE
[09/04 05:54:48    94s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/04 05:54:48    94s] default core: bins with density >  0.75 =    0 % ( 0 / 81 )
[09/04 05:54:48    94s] Density distribution unevenness ratio = 29.005%
[09/04 05:54:48    94s] *** Free Virtual Timing Model ...(mem=1257.2M)
[09/04 05:54:48    94s] Starting IO pin assignment...
[09/04 05:54:48    94s] setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType bcWc -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains false
[09/04 05:54:48    94s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[09/04 05:54:48    94s] Core basic site is TSM130NMMETROSITE
[09/04 05:54:48    94s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/04 05:54:48    94s] #spOpts: mergeVia=F 
[09/04 05:54:48    94s] GigaOpt running with 1 threads.
[09/04 05:54:48    94s] Info: 1 threads available for lower-level modules during optimization.
[09/04 05:54:51    97s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1239.6M, totSessionCpu=0:01:37 **
[09/04 05:54:51    97s] Added -handlePreroute to trialRouteMode
[09/04 05:54:51    97s] *** optDesign -preCTS ***
[09/04 05:54:51    97s] DRC Margin: user margin 0.0; extra margin 0.2
[09/04 05:54:51    97s] Setup Target Slack: user slack 0; extra slack 0.1
[09/04 05:54:51    97s] Hold Target Slack: user slack 0
[09/04 05:54:51    97s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[09/04 05:54:51    97s] Summary for sequential cells idenfication: 
[09/04 05:54:51    97s] Identified SBFF number: 146
[09/04 05:54:51    97s] Identified MBFF number: 0
[09/04 05:54:51    97s] Not identified SBFF number: 0
[09/04 05:54:51    97s] Not identified MBFF number: 0
[09/04 05:54:51    97s] Number of sequential cells which are not FFs: 28
[09/04 05:54:51    97s] 
[09/04 05:54:51    97s] Start to check current routing status for nets...
[09/04 05:54:51    97s] Using hname+ instead name for net compare
[09/04 05:54:51    97s] All nets will be re-routed.
[09/04 05:54:51    97s] End to check current routing status for nets (mem=1237.6M)
[09/04 05:54:53   100s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[09/04 05:54:53   100s] [PSP] Started earlyGlobalRoute kernel
[09/04 05:54:53   100s] [PSP] Initial Peak syMemory usage = 1241.6 MB
[09/04 05:54:53   100s] (I)       Reading DB...
[09/04 05:54:53   100s] (I)       congestionReportName   : 
[09/04 05:54:53   100s] [NR-eagl] buildTerm2TermWires    : 1
[09/04 05:54:53   100s] [NR-eagl] doTrackAssignment      : 1
[09/04 05:54:53   100s] (I)       dumpBookshelfFiles     : 0
[09/04 05:54:53   100s] [NR-eagl] numThreads             : 1
[09/04 05:54:53   100s] [NR-eagl] honorMsvRouteConstraint: false
[09/04 05:54:53   100s] (I)       honorPin               : false
[09/04 05:54:53   100s] (I)       honorPinGuide          : true
[09/04 05:54:53   100s] (I)       honorPartition         : false
[09/04 05:54:53   100s] (I)       allowPartitionCrossover: false
[09/04 05:54:53   100s] (I)       honorSingleEntry       : true
[09/04 05:54:53   100s] (I)       honorSingleEntryStrong : true
[09/04 05:54:53   100s] (I)       handleViaSpacingRule   : false
[09/04 05:54:53   100s] (I)       PDConstraint           : none
[09/04 05:54:53   100s] [NR-eagl] honorClockSpecNDR      : 0
[09/04 05:54:53   100s] (I)       routingEffortLevel     : 3
[09/04 05:54:53   100s] [NR-eagl] minRouteLayer          : 2
[09/04 05:54:53   100s] [NR-eagl] maxRouteLayer          : 2147483647
[09/04 05:54:53   100s] (I)       numRowsPerGCell        : 1
[09/04 05:54:53   100s] (I)       speedUpLargeDesign     : 0
[09/04 05:54:53   100s] (I)       speedUpBlkViolationClean: 0
[09/04 05:54:53   100s] (I)       autoGCellMerging       : 1
[09/04 05:54:53   100s] (I)       multiThreadingTA       : 0
[09/04 05:54:53   100s] (I)       punchThroughDistance   : -1
[09/04 05:54:53   100s] (I)       blockedPinEscape       : 0
[09/04 05:54:53   100s] (I)       blkAwareLayerSwitching : 0
[09/04 05:54:53   100s] (I)       betterClockWireModeling: 0
[09/04 05:54:53   100s] (I)       scenicBound            : 1.15
[09/04 05:54:53   100s] (I)       maxScenicToAvoidBlk    : 100.00
[09/04 05:54:53   100s] (I)       source-to-sink ratio   : 0.00
[09/04 05:54:53   100s] (I)       targetCongestionRatio  : 1.00
[09/04 05:54:53   100s] (I)       layerCongestionRatio   : 0.70
[09/04 05:54:53   100s] (I)       m1CongestionRatio      : 0.10
[09/04 05:54:53   100s] (I)       m2m3CongestionRatio    : 0.70
[09/04 05:54:53   100s] (I)       pinAccessEffort        : 0.10
[09/04 05:54:53   100s] (I)       localRouteEffort       : 1.00
[09/04 05:54:53   100s] (I)       numSitesBlockedByOneVia: 8.00
[09/04 05:54:53   100s] (I)       supplyScaleFactorH     : 1.00
[09/04 05:54:53   100s] (I)       supplyScaleFactorV     : 1.00
[09/04 05:54:53   100s] (I)       highlight3DOverflowFactor: 0.00
[09/04 05:54:53   100s] (I)       skipTrackCommand             : 
[09/04 05:54:53   100s] (I)       readTROption           : true
[09/04 05:54:53   100s] (I)       extraSpacingBothSide   : false
[09/04 05:54:53   100s] [NR-eagl] numTracksPerClockWire  : 0
[09/04 05:54:53   100s] (I)       routeSelectedNetsOnly  : false
[09/04 05:54:53   100s] (I)       before initializing RouteDB syMemory usage = 1241.6 MB
[09/04 05:54:53   100s] (I)       starting read tracks
[09/04 05:54:53   100s] (I)       build grid graph
[09/04 05:54:53   100s] (I)       build grid graph start
[09/04 05:54:53   100s] [NR-eagl] Layer1 has no routable track
[09/04 05:54:53   100s] [NR-eagl] Layer2 has single uniform track structure
[09/04 05:54:53   100s] [NR-eagl] Layer3 has single uniform track structure
[09/04 05:54:53   100s] [NR-eagl] Layer4 has single uniform track structure
[09/04 05:54:53   100s] [NR-eagl] Layer5 has single uniform track structure
[09/04 05:54:53   100s] [NR-eagl] Layer6 has single uniform track structure
[09/04 05:54:53   100s] (I)       build grid graph end
[09/04 05:54:53   100s] (I)       Layer1   numNetMinLayer=1641
[09/04 05:54:53   100s] (I)       Layer2   numNetMinLayer=0
[09/04 05:54:53   100s] (I)       Layer3   numNetMinLayer=0
[09/04 05:54:53   100s] (I)       Layer4   numNetMinLayer=0
[09/04 05:54:53   100s] (I)       Layer5   numNetMinLayer=0
[09/04 05:54:53   100s] (I)       Layer6   numNetMinLayer=0
[09/04 05:54:53   100s] [NR-eagl] numViaLayers=5
[09/04 05:54:53   100s] (I)       end build via table
[09/04 05:54:53   100s] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2299 numBumpBlks=0 numBoundaryFakeBlks=0
[09/04 05:54:53   100s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[09/04 05:54:53   100s] (I)       num ignored nets =0
[09/04 05:54:53   100s] (I)       readDataFromPlaceDB
[09/04 05:54:53   100s] (I)       Read net information..
[09/04 05:54:53   100s] [NR-eagl] Read numTotalNets=1641  numIgnoredNets=0
[09/04 05:54:53   100s] (I)       Read testcase time = 0.000 seconds
[09/04 05:54:53   100s] 
[09/04 05:54:53   100s] (I)       totalGlobalPin=6257, totalPins=6310
[09/04 05:54:53   100s] (I)       Model blockage into capacity
[09/04 05:54:53   100s] (I)       Read numBlocks=2299  numPreroutedWires=0  numCapScreens=0
[09/04 05:54:53   100s] (I)       blocked area on Layer1 : 0  (0.00%)
[09/04 05:54:53   100s] (I)       blocked area on Layer2 : 3277654400  (1.41%)
[09/04 05:54:53   100s] (I)       blocked area on Layer3 : 3859346400  (1.67%)
[09/04 05:54:53   100s] (I)       blocked area on Layer4 : 31194515200  (13.46%)
[09/04 05:54:53   100s] (I)       blocked area on Layer5 : 6406852800  (2.77%)
[09/04 05:54:53   100s] (I)       blocked area on Layer6 : 0  (0.00%)
[09/04 05:54:53   100s] (I)       Modeling time = 0.000 seconds
[09/04 05:54:53   100s] 
[09/04 05:54:53   100s] [NR-eagl] There are 6 clock nets ( 0 with NDR ).
[09/04 05:54:53   100s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1241.6 MB
[09/04 05:54:53   100s] (I)       Layer1  viaCost=300.00
[09/04 05:54:53   100s] (I)       Layer2  viaCost=100.00
[09/04 05:54:53   100s] (I)       Layer3  viaCost=100.00
[09/04 05:54:53   100s] (I)       Layer4  viaCost=100.00
[09/04 05:54:53   100s] (I)       Layer5  viaCost=200.00
[09/04 05:54:53   100s] (I)       ---------------------Grid Graph Info--------------------
[09/04 05:54:53   100s] (I)       routing area        :  (0, 0) - (481340, 481340)
[09/04 05:54:53   100s] (I)       core area           :  (0, 0) - (481340, 481340)
[09/04 05:54:53   100s] (I)       Site Width          :   820  (dbu)
[09/04 05:54:53   100s] (I)       Row Height          :  5740  (dbu)
[09/04 05:54:53   100s] (I)       GCell Width         :  5740  (dbu)
[09/04 05:54:53   100s] (I)       GCell Height        :  5740  (dbu)
[09/04 05:54:53   100s] (I)       grid                :    84    84     6
[09/04 05:54:53   100s] (I)       vertical capacity   :     0  5740     0  5740     0  5740
[09/04 05:54:53   100s] (I)       horizontal capacity :     0     0  5740     0  5740     0
[09/04 05:54:53   100s] (I)       Default wire width  :   320   400   400   400   400   800
[09/04 05:54:53   100s] (I)       Default wire space  :   360   420   420   420   420   840
[09/04 05:54:53   100s] (I)       Default pitch size  :   680   820   820   820   820  1640
[09/04 05:54:53   100s] (I)       First Track Coord   :     0   410   410   410   410  2050
[09/04 05:54:53   100s] (I)       Num tracks per GCell:  0.00  7.00  7.00  7.00  7.00  3.50
[09/04 05:54:53   100s] (I)       Total num of tracks :     0   587   587   587   587   293
[09/04 05:54:53   100s] (I)       Num of masks        :     1     1     1     1     1     1
[09/04 05:54:53   100s] (I)       --------------------------------------------------------
[09/04 05:54:53   100s] 
[09/04 05:54:53   100s] (I)       After initializing earlyGlobalRoute syMemory usage = 1241.6 MB
[09/04 05:54:53   100s] (I)       Loading and dumping file time : 0.02 seconds
[09/04 05:54:53   100s] (I)       ============= Initialization =============
[09/04 05:54:53   100s] [NR-eagl] EstWL : 16106
[09/04 05:54:53   100s] 
[09/04 05:54:53   100s] (I)       total 2D Cap : 210247 = (95936 H, 114311 V)
[09/04 05:54:53   100s] (I)       botLay=Layer1  topLay=Layer6  numSeg=4617
[09/04 05:54:53   100s] (I)       ============  Phase 1a Route ============
[09/04 05:54:53   100s] (I)       Phase 1a runs 0.00 seconds
[09/04 05:54:53   100s] [NR-eagl] Usage: 16106 = (7771 H, 8335 V) = (8.10% H, 8.69% V) = (2.230e+04um H, 2.392e+04um V)
[09/04 05:54:53   100s] [NR-eagl] 
[09/04 05:54:53   100s] (I)       ============  Phase 1b Route ============
[09/04 05:54:53   100s] [NR-eagl] Usage: 16106 = (7771 H, 8335 V) = (8.10% H, 8.69% V) = (2.230e+04um H, 2.392e+04um V)
[09/04 05:54:53   100s] [NR-eagl] 
[09/04 05:54:53   100s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.01% V
[09/04 05:54:53   100s] 
[09/04 05:54:53   100s] (I)       ============  Phase 1c Route ============
[09/04 05:54:53   100s] [NR-eagl] Usage: 16106 = (7771 H, 8335 V) = (8.10% H, 8.69% V) = (2.230e+04um H, 2.392e+04um V)
[09/04 05:54:53   100s] [NR-eagl] 
[09/04 05:54:53   100s] (I)       ============  Phase 1d Route ============
[09/04 05:54:53   100s] [NR-eagl] Usage: 16106 = (7771 H, 8335 V) = (8.10% H, 8.69% V) = (2.230e+04um H, 2.392e+04um V)
[09/04 05:54:53   100s] [NR-eagl] 
[09/04 05:54:53   100s] (I)       ============  Phase 1e Route ============
[09/04 05:54:53   100s] (I)       Phase 1e runs 0.00 seconds
[09/04 05:54:53   100s] [NR-eagl] Usage: 16106 = (7771 H, 8335 V) = (8.10% H, 8.69% V) = (2.230e+04um H, 2.392e+04um V)
[09/04 05:54:53   100s] [NR-eagl] 
[09/04 05:54:53   100s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.01% V
[09/04 05:54:53   100s] 
[09/04 05:54:53   100s] (I)       ============  Phase 1l Route ============
[09/04 05:54:53   100s] (I)       dpBasedLA: time=0.00  totalOF=75893  totalVia=12606  totalWL=16106  total(Via+WL)=28712 
[09/04 05:54:53   100s] (I)       Total Global Routing Runtime: 0.00 seconds
[09/04 05:54:53   100s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[09/04 05:54:53   100s] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[09/04 05:54:53   100s] 
[09/04 05:54:53   100s] (I)       ============= track Assignment ============
[09/04 05:54:53   100s] (I)       extract Global 3D Wires
[09/04 05:54:53   100s] (I)       Extract Global WL : time=0.00
[09/04 05:54:53   100s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[09/04 05:54:53   100s] (I)       track assignment initialization runtime=545 millisecond
[09/04 05:54:53   100s] (I)       #threads=1 for track assignment
[09/04 05:54:53   100s] (I)       track assignment kernel runtime=14431 millisecond
[09/04 05:54:53   100s] (I)       End Greedy Track Assignment
[09/04 05:54:53   100s] [NR-eagl] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 6295
[09/04 05:54:53   100s] [NR-eagl] Layer2(METAL2)(V) length: 1.976638e+04um, number of vias: 9114
[09/04 05:54:53   100s] [NR-eagl] Layer3(METAL3)(H) length: 2.189333e+04um, number of vias: 554
[09/04 05:54:53   100s] [NR-eagl] Layer4(METAL4)(V) length: 4.791055e+03um, number of vias: 86
[09/04 05:54:53   100s] [NR-eagl] Layer5(METAL5)(H) length: 1.206629e+03um, number of vias: 14
[09/04 05:54:53   100s] [NR-eagl] Layer6(METAL6)(V) length: 2.185300e+02um, number of vias: 0
[09/04 05:54:53   100s] [NR-eagl] Total length: 4.787592e+04um, number of vias: 16063
[09/04 05:54:53   100s] [NR-eagl] End Peak syMemory usage = 1241.6 MB
[09/04 05:54:53   100s] [NR-eagl] Early Global Router Kernel+IO runtime : 0.05 seconds
[09/04 05:54:53   100s] Updating RC grid for preRoute extraction ...
[09/04 05:54:53   100s] Initializing multi-corner resistance tables ...
[09/04 05:54:56   102s] Extraction called for design 'System_top' of instances=1482 and nets=1724 using extraction engine 'preRoute' .
[09/04 05:54:56   102s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/04 05:54:56   102s] Type 'man IMPEXT-3530' for more detail.
[09/04 05:54:56   102s] PreRoute RC Extraction called for design System_top.
[09/04 05:54:56   102s] RC Extraction called in multi-corner(1) mode.
[09/04 05:54:56   102s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/04 05:54:56   102s] Type 'man IMPEXT-6197' for more detail.
[09/04 05:54:56   102s] RCMode: PreRoute
[09/04 05:54:56   102s]       RC Corner Indexes            0   
[09/04 05:54:56   102s] Capacitance Scaling Factor   : 1.00000 
[09/04 05:54:56   102s] Resistance Scaling Factor    : 1.00000 
[09/04 05:54:56   102s] Clock Cap. Scaling Factor    : 1.00000 
[09/04 05:54:56   102s] Clock Res. Scaling Factor    : 1.00000 
[09/04 05:54:56   102s] Shrink Factor                : 1.00000
[09/04 05:54:56   102s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/04 05:54:56   102s] Updating RC grid for preRoute extraction ...
[09/04 05:54:56   102s] Initializing multi-corner resistance tables ...
[09/04 05:54:56   102s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1241.594M)
[09/04 05:54:56   102s] ** INFO : this run is activating medium effort placeOptDesign flow
[09/04 05:54:56   102s] PhyDesignGrid: maxLocalDensity 3.00
[09/04 05:54:56   102s] #spOpts: mergeVia=F 
[09/04 05:54:56   102s] Core basic site is TSM130NMMETROSITE
[09/04 05:54:56   102s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/04 05:54:56   102s] PhyDesignGrid: maxLocalDensity 3.00
[09/04 05:54:56   102s] #spOpts: mergeVia=F 
[09/04 05:54:56   102s] *** Starting optimizing excluded clock nets MEM= 1241.6M) ***
[09/04 05:54:56   102s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[09/04 05:54:56   102s] #################################################################################
[09/04 05:54:56   102s] # Design Stage: PreRoute
[09/04 05:54:56   102s] # Design Name: System_top
[09/04 05:54:56   102s] # Design Mode: 90nm
[09/04 05:54:56   102s] # Analysis Mode: MMMC Non-OCV 
[09/04 05:54:56   102s] # Parasitics Mode: No SPEF/RCDB
[09/04 05:54:56   102s] # Signoff Settings: SI Off 
[09/04 05:54:56   102s] #################################################################################
[09/04 05:54:56   102s] AAE_INFO: 1 threads acquired from CTE.
[09/04 05:54:56   102s] Calculate delays in BcWc mode...
[09/04 05:54:56   102s] Topological Sorting (CPU = 0:00:00.0, MEM = 1259.7M, InitMEM = 1259.7M)
[09/04 05:54:56   102s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/04 05:54:56   102s] End delay calculation. (MEM=1312.93 CPU=0:00:00.2 REAL=0:00:00.0)
[09/04 05:54:56   102s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1312.9M) ***
[09/04 05:54:56   102s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.3  MEM= 1312.9M) ***
[09/04 05:54:56   102s] **WARN: (TA-1018):	A source latency path to the generated clock DIV_CLK through source pin UART_CLK to target pin U0_ClkDiv/o_div_clk in view setup_func_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
[09/04 05:54:56   102s] The useful skew maximum allowed delay is: 0.3
[09/04 05:54:56   102s] Info: 6 clock nets excluded from IPO operation.
[09/04 05:54:56   103s] PhyDesignGrid: maxLocalDensity 3.00
[09/04 05:54:56   103s] *info: There are 20 candidate Buffer cells
[09/04 05:54:56   103s] *info: There are 20 candidate Inverter cells
[09/04 05:54:59   105s] 
[09/04 05:54:59   105s] Netlist preparation processing... 
[09/04 05:54:59   105s] Removed 10 instances
[09/04 05:54:59   105s] *info: Marking 0 isolation instances dont touch
[09/04 05:54:59   105s] *info: Marking 0 level shifter instances dont touch
[09/04 05:54:59   105s] **optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1341.4M, totSessionCpu=0:01:46 **
[09/04 05:54:59   105s] Begin: GigaOpt high fanout net optimization
[09/04 05:54:59   105s] Info: 6 clock nets excluded from IPO operation.
[09/04 05:54:59   105s] PhyDesignGrid: maxLocalDensity 3.00
[09/04 05:54:59   105s] #spOpts: mergeVia=F 
[09/04 05:55:02   108s] DEBUG: @coeDRVCandCache::init.
[09/04 05:55:02   108s] +----------+---------+--------+--------+------------+--------+
[09/04 05:55:02   108s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[09/04 05:55:02   108s] +----------+---------+--------+--------+------------+--------+
[09/04 05:55:02   108s] |    34.20%|        -|   0.100|   0.000|   0:00:00.0| 1489.0M|
[09/04 05:55:02   108s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/04 05:55:02   108s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/04 05:55:02   108s] |    34.20%|        -|   0.100|   0.000|   0:00:00.0| 1489.0M|
[09/04 05:55:02   108s] +----------+---------+--------+--------+------------+--------+
[09/04 05:55:02   108s] 
[09/04 05:55:02   108s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1489.0M) ***
[09/04 05:55:02   108s] DEBUG: @coeDRVCandCache::cleanup.
[09/04 05:55:02   108s] End: GigaOpt high fanout net optimization
[09/04 05:55:02   108s] Begin: GigaOpt DRV Optimization
[09/04 05:55:02   108s] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=3.0, optModeMaxLocDen=3)
[09/04 05:55:02   108s] Info: 6 clock nets excluded from IPO operation.
[09/04 05:55:02   108s] PhyDesignGrid: maxLocalDensity 3.00
[09/04 05:55:02   108s] #spOpts: mergeVia=F 
[09/04 05:55:02   109s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/04 05:55:02   109s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[09/04 05:55:02   109s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/04 05:55:02   109s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[09/04 05:55:02   109s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/04 05:55:02   109s] DEBUG: @coeDRVCandCache::init.
[09/04 05:55:02   109s] Info: violation cost 1546.451904 (cap = 19.822618, tran = 1524.629272, len = 0.000000, fanout load = 0.000000, fanout count = 2.000000, glitch 0.000000)
[09/04 05:55:02   109s] |    21   |   360   |     5   |      5  |     0   |     0   |     0   |     0   | 4.91 |          0|          0|          0|  34.20  |            |           |
[09/04 05:55:03   109s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/04 05:55:03   109s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.91 |         17|          0|         10|  34.46  |   0:00:01.0|    1489.0M|
[09/04 05:55:03   109s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/04 05:55:03   109s] 
[09/04 05:55:03   109s] *** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=1489.0M) ***
[09/04 05:55:03   109s] 
[09/04 05:55:03   109s] DEBUG: @coeDRVCandCache::cleanup.
[09/04 05:55:03   109s] GigaOpt DRV: restore maxLocalDensity to dbgIPOMaxLocalDensity=3.0, optModeMaxLocDen=$3
[09/04 05:55:03   109s] End: GigaOpt DRV Optimization
[09/04 05:55:03   109s] **optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 1355.4M, totSessionCpu=0:01:50 **
[09/04 05:55:03   109s] Begin: GigaOpt Global Optimization
[09/04 05:55:03   109s] Global Opt: maxLocalDensity 1.2 (from dbgIPOMaxLocalDensity=3.0, optModeMaxLocDen=3)
[09/04 05:55:03   109s] Info: 6 clock nets excluded from IPO operation.
[09/04 05:55:03   109s] PhyDesignGrid: maxLocalDensity 1.20
[09/04 05:55:03   109s] #spOpts: mergeVia=F 
[09/04 05:55:07   114s] *info: 6 clock nets excluded
[09/04 05:55:07   114s] *info: 2 special nets excluded.
[09/04 05:55:07   114s] *info: 91 no-driver nets excluded.
[09/04 05:55:09   115s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[09/04 05:55:09   115s] +--------+--------+----------+------------+--------+------------------------+---------+----------------------------------------------------+
[09/04 05:55:09   115s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |       Worst View       |Pathgroup|                     End Point                      |
[09/04 05:55:09   115s] +--------+--------+----------+------------+--------+------------------------+---------+----------------------------------------------------+
[09/04 05:55:09   115s] |   0.000|   0.000|    34.46%|   0:00:00.0| 1489.0M|setup_func_analysis_view|       NA| NA                                                 |
[09/04 05:55:09   115s] +--------+--------+----------+------------+--------+------------------------+---------+----------------------------------------------------+
[09/04 05:55:09   115s] 
[09/04 05:55:09   115s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1489.0M) ***
[09/04 05:55:09   115s] 
[09/04 05:55:09   115s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1489.0M) ***
[09/04 05:55:09   115s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[09/04 05:55:09   115s] Global Opt: restore maxLocalDensity to 3.0
[09/04 05:55:09   115s] End: GigaOpt Global Optimization
[09/04 05:55:09   115s] **optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 1353.4M, totSessionCpu=0:01:55 **
[09/04 05:55:09   115s] 
[09/04 05:55:09   115s] Active setup views:
[09/04 05:55:09   115s]  setup_func_analysis_view
[09/04 05:55:09   115s]   Dominating endpoints: 0
[09/04 05:55:09   115s]   Dominating TNS: -0.000
[09/04 05:55:09   115s] 
[09/04 05:55:09   115s] *** Timing Is met
[09/04 05:55:09   115s] *** Check timing (0:00:00.0)
[09/04 05:55:09   115s] Info: 6 clock nets excluded from IPO operation.
[09/04 05:55:09   115s] **optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 1351.4M, totSessionCpu=0:01:55 **
[09/04 05:55:09   115s] **INFO: Flow update: Design is easy to close.
[09/04 05:55:09   115s] *** Timing Is met
[09/04 05:55:09   115s] *** Check timing (0:00:00.0)
[09/04 05:55:09   115s] *** Timing Is met
[09/04 05:55:09   115s] *** Check timing (0:00:00.0)
[09/04 05:55:09   115s] Info: 6 clock nets excluded from IPO operation.
[09/04 05:55:09   115s] Begin: Area Reclaim Optimization
[09/04 05:55:11   118s] PhyDesignGrid: maxLocalDensity 3.00
[09/04 05:55:11   118s] #spOpts: mergeVia=F 
[09/04 05:55:11   118s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 34.46
[09/04 05:55:11   118s] +----------+---------+--------+--------+------------+--------+
[09/04 05:55:11   118s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[09/04 05:55:11   118s] +----------+---------+--------+--------+------------+--------+
[09/04 05:55:11   118s] |    34.46%|        -|   0.000|   0.000|   0:00:00.0| 1485.0M|
[09/04 05:55:12   118s] |    34.45%|        1|   0.000|   0.000|   0:00:01.0| 1487.3M|
[09/04 05:55:12   118s] |    34.05%|       62|   0.000|   0.000|   0:00:00.0| 1487.3M|
[09/04 05:55:12   118s] |    34.04%|        1|   0.000|   0.000|   0:00:00.0| 1487.3M|
[09/04 05:55:12   118s] |    34.04%|        0|   0.000|   0.000|   0:00:00.0| 1487.3M|
[09/04 05:55:12   118s] +----------+---------+--------+--------+------------+--------+
[09/04 05:55:12   118s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 34.04
[09/04 05:55:12   118s] 
[09/04 05:55:12   118s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 1 Resize = 63 **
[09/04 05:55:12   118s] --------------------------------------------------------------
[09/04 05:55:12   118s] |                                   | Total     | Sequential |
[09/04 05:55:12   118s] --------------------------------------------------------------
[09/04 05:55:12   118s] | Num insts resized                 |      62  |      11    |
[09/04 05:55:12   118s] | Num insts undone                  |       0  |       0    |
[09/04 05:55:12   118s] | Num insts Downsized               |      62  |      11    |
[09/04 05:55:12   118s] | Num insts Samesized               |       0  |       0    |
[09/04 05:55:12   118s] | Num insts Upsized                 |       0  |       0    |
[09/04 05:55:12   118s] | Num multiple commits+uncommits    |       1  |       -    |
[09/04 05:55:12   118s] --------------------------------------------------------------
[09/04 05:55:12   118s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:03.1) (real = 0:00:03.0) **
[09/04 05:55:12   118s] *** Finished Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=1353.71M, totSessionCpu=0:01:59).
[09/04 05:55:12   118s] *** Steiner Routed Nets: 2.063%; Threshold: 100; Threshold for Hold: 100
[09/04 05:55:12   118s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[09/04 05:55:12   118s] [NR-eagl] Started earlyGlobalRoute kernel
[09/04 05:55:12   118s] [NR-eagl] Initial Peak syMemory usage = 1353.7 MB
[09/04 05:55:12   118s] (I)       Reading DB...
[09/04 05:55:12   118s] (I)       congestionReportName   : 
[09/04 05:55:12   118s] [NR-eagl] buildTerm2TermWires    : 1
[09/04 05:55:12   118s] [NR-eagl] doTrackAssignment      : 1
[09/04 05:55:12   118s] (I)       dumpBookshelfFiles     : 0
[09/04 05:55:12   118s] [NR-eagl] numThreads             : 1
[09/04 05:55:12   118s] [NR-eagl] honorMsvRouteConstraint: false
[09/04 05:55:12   118s] (I)       honorPin               : false
[09/04 05:55:12   118s] (I)       honorPinGuide          : true
[09/04 05:55:12   118s] (I)       honorPartition         : false
[09/04 05:55:12   118s] (I)       allowPartitionCrossover: false
[09/04 05:55:12   118s] (I)       honorSingleEntry       : true
[09/04 05:55:12   118s] (I)       honorSingleEntryStrong : true
[09/04 05:55:12   118s] (I)       handleViaSpacingRule   : false
[09/04 05:55:12   118s] (I)       PDConstraint           : none
[09/04 05:55:12   118s] [NR-eagl] honorClockSpecNDR      : 0
[09/04 05:55:12   118s] (I)       routingEffortLevel     : 3
[09/04 05:55:12   118s] [NR-eagl] minRouteLayer          : 2
[09/04 05:55:12   118s] [NR-eagl] maxRouteLayer          : 2147483647
[09/04 05:55:12   118s] (I)       numRowsPerGCell        : 1
[09/04 05:55:12   118s] (I)       speedUpLargeDesign     : 0
[09/04 05:55:12   118s] (I)       speedUpBlkViolationClean: 0
[09/04 05:55:12   118s] (I)       autoGCellMerging       : 1
[09/04 05:55:12   118s] (I)       multiThreadingTA       : 0
[09/04 05:55:12   118s] (I)       punchThroughDistance   : -1
[09/04 05:55:12   118s] (I)       blockedPinEscape       : 0
[09/04 05:55:12   118s] (I)       blkAwareLayerSwitching : 0
[09/04 05:55:12   118s] (I)       betterClockWireModeling: 0
[09/04 05:55:12   118s] (I)       scenicBound            : 1.15
[09/04 05:55:12   118s] (I)       maxScenicToAvoidBlk    : 100.00
[09/04 05:55:12   118s] (I)       source-to-sink ratio   : 0.00
[09/04 05:55:12   118s] (I)       targetCongestionRatio  : 1.00
[09/04 05:55:12   118s] (I)       layerCongestionRatio   : 0.70
[09/04 05:55:12   118s] (I)       m1CongestionRatio      : 0.10
[09/04 05:55:12   118s] (I)       m2m3CongestionRatio    : 0.70
[09/04 05:55:12   118s] (I)       pinAccessEffort        : 0.10
[09/04 05:55:12   118s] (I)       localRouteEffort       : 1.00
[09/04 05:55:12   118s] (I)       numSitesBlockedByOneVia: 8.00
[09/04 05:55:12   118s] (I)       supplyScaleFactorH     : 1.00
[09/04 05:55:12   118s] (I)       supplyScaleFactorV     : 1.00
[09/04 05:55:12   118s] (I)       highlight3DOverflowFactor: 0.00
[09/04 05:55:12   118s] (I)       skipTrackCommand             : 
[09/04 05:55:12   118s] (I)       readTROption           : true
[09/04 05:55:12   118s] (I)       extraSpacingBothSide   : false
[09/04 05:55:12   118s] [NR-eagl] numTracksPerClockWire  : 0
[09/04 05:55:12   118s] (I)       routeSelectedNetsOnly  : false
[09/04 05:55:12   118s] (I)       before initializing RouteDB syMemory usage = 1353.7 MB
[09/04 05:55:12   118s] (I)       starting read tracks
[09/04 05:55:12   118s] (I)       build grid graph
[09/04 05:55:12   118s] (I)       build grid graph start
[09/04 05:55:12   118s] [NR-eagl] Layer1 has no routable track
[09/04 05:55:12   118s] [NR-eagl] Layer2 has single uniform track structure
[09/04 05:55:12   118s] [NR-eagl] Layer3 has single uniform track structure
[09/04 05:55:12   118s] [NR-eagl] Layer4 has single uniform track structure
[09/04 05:55:12   118s] [NR-eagl] Layer5 has single uniform track structure
[09/04 05:55:12   118s] [NR-eagl] Layer6 has single uniform track structure
[09/04 05:55:12   118s] (I)       build grid graph end
[09/04 05:55:12   118s] (I)       Layer1   numNetMinLayer=1648
[09/04 05:55:12   118s] (I)       Layer2   numNetMinLayer=0
[09/04 05:55:12   118s] (I)       Layer3   numNetMinLayer=0
[09/04 05:55:12   118s] (I)       Layer4   numNetMinLayer=0
[09/04 05:55:12   118s] (I)       Layer5   numNetMinLayer=0
[09/04 05:55:12   118s] (I)       Layer6   numNetMinLayer=0
[09/04 05:55:12   118s] [NR-eagl] numViaLayers=5
[09/04 05:55:12   118s] (I)       end build via table
[09/04 05:55:12   118s] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2299 numBumpBlks=0 numBoundaryFakeBlks=0
[09/04 05:55:12   118s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[09/04 05:55:12   118s] (I)       num ignored nets =0
[09/04 05:55:12   118s] (I)       readDataFromPlaceDB
[09/04 05:55:12   118s] (I)       Read net information..
[09/04 05:55:12   118s] [NR-eagl] Read numTotalNets=1648  numIgnoredNets=0
[09/04 05:55:12   118s] (I)       Read testcase time = 0.000 seconds
[09/04 05:55:12   118s] 
[09/04 05:55:12   118s] (I)       totalGlobalPin=6228, totalPins=6304
[09/04 05:55:12   118s] (I)       Model blockage into capacity
[09/04 05:55:12   118s] (I)       Read numBlocks=2299  numPreroutedWires=0  numCapScreens=0
[09/04 05:55:12   118s] (I)       blocked area on Layer1 : 0  (0.00%)
[09/04 05:55:12   118s] (I)       blocked area on Layer2 : 3277654400  (1.41%)
[09/04 05:55:12   118s] (I)       blocked area on Layer3 : 3859346400  (1.67%)
[09/04 05:55:12   118s] (I)       blocked area on Layer4 : 31194515200  (13.46%)
[09/04 05:55:12   118s] (I)       blocked area on Layer5 : 6406852800  (2.77%)
[09/04 05:55:12   118s] (I)       blocked area on Layer6 : 0  (0.00%)
[09/04 05:55:12   118s] (I)       Modeling time = 0.000 seconds
[09/04 05:55:12   118s] 
[09/04 05:55:12   118s] [NR-eagl] There are 6 clock nets ( 0 with NDR ).
[09/04 05:55:12   118s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1353.7 MB
[09/04 05:55:12   118s] (I)       Layer1  viaCost=300.00
[09/04 05:55:12   118s] (I)       Layer2  viaCost=100.00
[09/04 05:55:12   118s] (I)       Layer3  viaCost=100.00
[09/04 05:55:12   118s] (I)       Layer4  viaCost=100.00
[09/04 05:55:12   118s] (I)       Layer5  viaCost=200.00
[09/04 05:55:12   118s] (I)       ---------------------Grid Graph Info--------------------
[09/04 05:55:12   118s] (I)       routing area        :  (0, 0) - (481340, 481340)
[09/04 05:55:12   118s] (I)       core area           :  (0, 0) - (481340, 481340)
[09/04 05:55:12   118s] (I)       Site Width          :   820  (dbu)
[09/04 05:55:12   118s] (I)       Row Height          :  5740  (dbu)
[09/04 05:55:12   118s] (I)       GCell Width         :  5740  (dbu)
[09/04 05:55:12   118s] (I)       GCell Height        :  5740  (dbu)
[09/04 05:55:12   118s] (I)       grid                :    84    84     6
[09/04 05:55:12   118s] (I)       vertical capacity   :     0  5740     0  5740     0  5740
[09/04 05:55:12   118s] (I)       horizontal capacity :     0     0  5740     0  5740     0
[09/04 05:55:12   118s] (I)       Default wire width  :   320   400   400   400   400   800
[09/04 05:55:12   118s] (I)       Default wire space  :   360   420   420   420   420   840
[09/04 05:55:12   118s] (I)       Default pitch size  :   680   820   820   820   820  1640
[09/04 05:55:12   118s] (I)       First Track Coord   :     0   410   410   410   410  2050
[09/04 05:55:12   118s] (I)       Num tracks per GCell:  0.00  7.00  7.00  7.00  7.00  3.50
[09/04 05:55:12   118s] (I)       Total num of tracks :     0   587   587   587   587   293
[09/04 05:55:12   118s] (I)       Num of masks        :     1     1     1     1     1     1
[09/04 05:55:12   118s] (I)       --------------------------------------------------------
[09/04 05:55:12   118s] 
[09/04 05:55:12   118s] (I)       After initializing earlyGlobalRoute syMemory usage = 1353.7 MB
[09/04 05:55:12   118s] (I)       Loading and dumping file time : 0.01 seconds
[09/04 05:55:12   118s] (I)       ============= Initialization =============
[09/04 05:55:12   118s] [NR-eagl] EstWL : 16031
[09/04 05:55:12   118s] 
[09/04 05:55:12   118s] (I)       total 2D Cap : 210247 = (95936 H, 114311 V)
[09/04 05:55:12   118s] (I)       botLay=Layer1  topLay=Layer6  numSeg=4591
[09/04 05:55:12   118s] (I)       ============  Phase 1a Route ============
[09/04 05:55:12   118s] (I)       Phase 1a runs 0.00 seconds
[09/04 05:55:12   118s] [NR-eagl] Usage: 16031 = (7723 H, 8308 V) = (8.05% H, 8.66% V) = (2.217e+04um H, 2.384e+04um V)
[09/04 05:55:12   118s] [NR-eagl] 
[09/04 05:55:12   118s] (I)       ============  Phase 1b Route ============
[09/04 05:55:12   118s] [NR-eagl] Usage: 16031 = (7723 H, 8308 V) = (8.05% H, 8.66% V) = (2.217e+04um H, 2.384e+04um V)
[09/04 05:55:12   118s] [NR-eagl] 
[09/04 05:55:12   118s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.01% V
[09/04 05:55:12   118s] 
[09/04 05:55:12   118s] (I)       ============  Phase 1c Route ============
[09/04 05:55:12   118s] [NR-eagl] Usage: 16031 = (7723 H, 8308 V) = (8.05% H, 8.66% V) = (2.217e+04um H, 2.384e+04um V)
[09/04 05:55:12   118s] [NR-eagl] 
[09/04 05:55:12   118s] (I)       ============  Phase 1d Route ============
[09/04 05:55:12   118s] [NR-eagl] Usage: 16031 = (7723 H, 8308 V) = (8.05% H, 8.66% V) = (2.217e+04um H, 2.384e+04um V)
[09/04 05:55:12   118s] [NR-eagl] 
[09/04 05:55:12   118s] (I)       ============  Phase 1e Route ============
[09/04 05:55:12   118s] (I)       Phase 1e runs 0.00 seconds
[09/04 05:55:12   118s] [NR-eagl] Usage: 16031 = (7723 H, 8308 V) = (8.05% H, 8.66% V) = (2.217e+04um H, 2.384e+04um V)
[09/04 05:55:12   118s] [NR-eagl] 
[09/04 05:55:12   118s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.01% V
[09/04 05:55:12   118s] 
[09/04 05:55:12   118s] (I)       ============  Phase 1l Route ============
[09/04 05:55:12   118s] (I)       dpBasedLA: time=0.00  totalOF=68064  totalVia=12566  totalWL=16031  total(Via+WL)=28597 
[09/04 05:55:12   118s] (I)       Total Global Routing Runtime: 0.01 seconds
[09/04 05:55:12   118s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[09/04 05:55:12   118s] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[09/04 05:55:12   118s] 
[09/04 05:55:12   118s] (I)       ============= track Assignment ============
[09/04 05:55:12   118s] (I)       extract Global 3D Wires
[09/04 05:55:12   118s] (I)       Extract Global WL : time=0.00
[09/04 05:55:12   118s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[09/04 05:55:12   118s] (I)       track assignment initialization runtime=474 millisecond
[09/04 05:55:12   118s] (I)       #threads=1 for track assignment
[09/04 05:55:12   118s] (I)       track assignment kernel runtime=13856 millisecond
[09/04 05:55:12   118s] (I)       End Greedy Track Assignment
[09/04 05:55:12   118s] [NR-eagl] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 6289
[09/04 05:55:12   118s] [NR-eagl] Layer2(METAL2)(V) length: 1.964866e+04um, number of vias: 9085
[09/04 05:55:12   118s] [NR-eagl] Layer3(METAL3)(H) length: 2.172625e+04um, number of vias: 570
[09/04 05:55:12   118s] [NR-eagl] Layer4(METAL4)(V) length: 4.830415e+03um, number of vias: 87
[09/04 05:55:12   118s] [NR-eagl] Layer5(METAL5)(H) length: 1.197199e+03um, number of vias: 12
[09/04 05:55:12   118s] [NR-eagl] Layer6(METAL6)(V) length: 2.074600e+02um, number of vias: 0
[09/04 05:55:12   118s] [NR-eagl] Total length: 4.760998e+04um, number of vias: 16043
[09/04 05:55:12   118s] [NR-eagl] End Peak syMemory usage = 1329.7 MB
[09/04 05:55:12   118s] [NR-eagl] Early Global Router Kernel+IO runtime : 0.05 seconds
[09/04 05:55:12   118s] Extraction called for design 'System_top' of instances=1488 and nets=1739 using extraction engine 'preRoute' .
[09/04 05:55:12   118s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/04 05:55:12   118s] Type 'man IMPEXT-3530' for more detail.
[09/04 05:55:12   118s] PreRoute RC Extraction called for design System_top.
[09/04 05:55:12   118s] RC Extraction called in multi-corner(1) mode.
[09/04 05:55:12   118s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/04 05:55:12   118s] Type 'man IMPEXT-6197' for more detail.
[09/04 05:55:12   118s] RCMode: PreRoute
[09/04 05:55:12   118s]       RC Corner Indexes            0   
[09/04 05:55:12   118s] Capacitance Scaling Factor   : 1.00000 
[09/04 05:55:12   118s] Resistance Scaling Factor    : 1.00000 
[09/04 05:55:12   118s] Clock Cap. Scaling Factor    : 1.00000 
[09/04 05:55:12   118s] Clock Res. Scaling Factor    : 1.00000 
[09/04 05:55:12   118s] Shrink Factor                : 1.00000
[09/04 05:55:12   118s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/04 05:55:12   118s] Updating RC grid for preRoute extraction ...
[09/04 05:55:12   118s] Initializing multi-corner resistance tables ...
[09/04 05:55:12   118s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1329.656M)
[09/04 05:55:12   118s] Compute RC Scale Done ...
[09/04 05:55:12   118s] #################################################################################
[09/04 05:55:12   118s] # Design Stage: PreRoute
[09/04 05:55:12   118s] # Design Name: System_top
[09/04 05:55:12   118s] # Design Mode: 90nm
[09/04 05:55:12   118s] # Analysis Mode: MMMC Non-OCV 
[09/04 05:55:12   118s] # Parasitics Mode: No SPEF/RCDB
[09/04 05:55:12   118s] # Signoff Settings: SI Off 
[09/04 05:55:12   118s] #################################################################################
[09/04 05:55:12   119s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[09/04 05:55:12   119s] AAE_INFO: 1 threads acquired from CTE.
[09/04 05:55:12   119s] Calculate delays in BcWc mode...
[09/04 05:55:12   119s] Topological Sorting (CPU = 0:00:00.0, MEM = 1367.8M, InitMEM = 1367.8M)
[09/04 05:55:12   119s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/04 05:55:12   119s] End delay calculation. (MEM=1394.01 CPU=0:00:00.2 REAL=0:00:00.0)
[09/04 05:55:12   119s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1394.0M) ***
[09/04 05:55:12   119s] **WARN: (TA-1018):	A source latency path to the generated clock DIV_CLK through source pin UART_CLK to target pin U0_ClkDiv/o_div_clk in view setup_func_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
[09/04 05:55:12   119s] Begin: GigaOpt postEco DRV Optimization
[09/04 05:55:12   119s] Info: 6 clock nets excluded from IPO operation.
[09/04 05:55:12   119s] PhyDesignGrid: maxLocalDensity 3.00
[09/04 05:55:12   119s] Core basic site is TSM130NMMETROSITE
[09/04 05:55:12   119s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/04 05:55:13   120s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/04 05:55:13   120s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[09/04 05:55:13   120s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/04 05:55:13   120s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[09/04 05:55:13   120s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/04 05:55:13   120s] DEBUG: @coeDRVCandCache::init.
[09/04 05:55:13   120s] Info: violation cost 0.003333 (cap = 0.000000, tran = 0.003333, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/04 05:55:13   120s] |     1   |     2   |     0   |      0  |     0   |     0   |     0   |     0   | 4.06 |          0|          0|          0|  34.04  |            |           |
[09/04 05:55:13   120s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/04 05:55:13   120s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.06 |          0|          0|          1|  34.06  |   0:00:00.0|    1485.6M|
[09/04 05:55:13   120s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/04 05:55:13   120s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.06 |          0|          0|          0|  34.06  |   0:00:00.0|    1485.6M|
[09/04 05:55:13   120s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/04 05:55:13   120s] 
[09/04 05:55:13   120s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1485.6M) ***
[09/04 05:55:13   120s] 
[09/04 05:55:13   120s] *** Starting refinePlace (0:02:00 mem=1521.6M) ***
[09/04 05:55:13   120s] Total net length = 3.888e+04 (1.881e+04 2.007e+04) (ext = 1.752e+03)
[09/04 05:55:13   120s] Starting refinePlace ...
[09/04 05:55:13   120s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 05:55:13   120s] Move report: legalization moves 22 insts, mean move: 1.90 um, max move: 7.38 um
[09/04 05:55:13   120s] 	Max move on inst (u_ALU_TOP/FE_OFC9_SE): (130.79, 100.45) --> (132.43, 94.71)
[09/04 05:55:13   120s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1521.6MB) @(0:02:00 - 0:02:00).
[09/04 05:55:13   120s] Move report: Detail placement moves 22 insts, mean move: 1.90 um, max move: 7.38 um
[09/04 05:55:13   120s] 	Max move on inst (u_ALU_TOP/FE_OFC9_SE): (130.79, 100.45) --> (132.43, 94.71)
[09/04 05:55:13   120s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1521.6MB
[09/04 05:55:13   120s] Statistics of distance of Instance movement in refine placement:
[09/04 05:55:13   120s]   maximum (X+Y) =         7.38 um
[09/04 05:55:13   120s]   inst (u_ALU_TOP/FE_OFC9_SE) with max move: (130.79, 100.45) -> (132.43, 94.71)
[09/04 05:55:13   120s]   mean    (X+Y) =         1.90 um
[09/04 05:55:13   120s] Summary Report:
[09/04 05:55:13   120s] Instances move: 22 (out of 1488 movable)
[09/04 05:55:13   120s] Mean displacement: 1.90 um
[09/04 05:55:13   120s] Max displacement: 7.38 um (Instance: u_ALU_TOP/FE_OFC9_SE) (130.79, 100.45) -> (132.43, 94.71)
[09/04 05:55:13   120s] 	Length: 4 sites, height: 1 rows, site name: TSM130NMMETROSITE, cell type: BUFX2M
[09/04 05:55:13   120s] Total instances moved : 22
[09/04 05:55:13   120s] Total net length = 3.888e+04 (1.881e+04 2.007e+04) (ext = 1.752e+03)
[09/04 05:55:13   120s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1521.6MB
[09/04 05:55:13   120s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1521.6MB) @(0:02:00 - 0:02:00).
[09/04 05:55:13   120s] *** Finished refinePlace (0:02:00 mem=1521.6M) ***
[09/04 05:55:13   120s] *** maximum move = 7.38 um ***
[09/04 05:55:13   120s] *** Finished re-routing un-routed nets (1521.6M) ***
[09/04 05:55:13   120s] 
[09/04 05:55:13   120s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1521.6M) ***
[09/04 05:55:13   120s] DEBUG: @coeDRVCandCache::cleanup.
[09/04 05:55:13   120s] End: GigaOpt postEco DRV Optimization
[09/04 05:55:13   120s] **INFO: Flow update: Design timing is met.
[09/04 05:55:13   120s] **INFO: Flow update: Design timing is met.
[09/04 05:55:13   120s] **INFO: Flow update: Design timing is met.
[09/04 05:55:13   120s] *** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
[09/04 05:55:13   120s] Start to check current routing status for nets...
[09/04 05:55:13   120s] Using hname+ instead name for net compare
[09/04 05:55:13   120s] All nets are already routed correctly.
[09/04 05:55:13   120s] End to check current routing status for nets (mem=1477.2M)
[09/04 05:55:13   120s] Compute RC Scale Done ...
[09/04 05:55:13   120s] **INFO: Flow update: Design timing is met.
[09/04 05:55:13   120s] Extraction called for design 'System_top' of instances=1488 and nets=1739 using extraction engine 'preRoute' .
[09/04 05:55:13   120s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/04 05:55:13   120s] Type 'man IMPEXT-3530' for more detail.
[09/04 05:55:13   120s] PreRoute RC Extraction called for design System_top.
[09/04 05:55:13   120s] RC Extraction called in multi-corner(1) mode.
[09/04 05:55:13   120s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/04 05:55:13   120s] Type 'man IMPEXT-6197' for more detail.
[09/04 05:55:13   120s] RCMode: PreRoute
[09/04 05:55:13   120s]       RC Corner Indexes            0   
[09/04 05:55:13   120s] Capacitance Scaling Factor   : 1.00000 
[09/04 05:55:13   120s] Resistance Scaling Factor    : 1.00000 
[09/04 05:55:13   120s] Clock Cap. Scaling Factor    : 1.00000 
[09/04 05:55:13   120s] Clock Res. Scaling Factor    : 1.00000 
[09/04 05:55:13   120s] Shrink Factor                : 1.00000
[09/04 05:55:13   120s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/04 05:55:13   120s] Initializing multi-corner resistance tables ...
[09/04 05:55:13   120s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1453.199M)
[09/04 05:55:14   120s] doiPBLastSyncSlave
[09/04 05:55:14   120s] 
[09/04 05:55:14   120s] Optimization is working on the following views:
[09/04 05:55:14   120s]   Setup views: setup_func_analysis_view 
[09/04 05:55:14   120s]   Hold  views: hold_func_analysis_view hold_cap_analysis_view hold_scan_analysis_view 
[09/04 05:55:14   120s] *** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
[09/04 05:55:15   122s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[09/04 05:55:15   122s] [PSP] Started earlyGlobalRoute kernel
[09/04 05:55:15   122s] [PSP] Initial Peak syMemory usage = 1453.2 MB
[09/04 05:55:15   122s] (I)       Reading DB...
[09/04 05:55:15   122s] (I)       congestionReportName   : 
[09/04 05:55:15   122s] [NR-eagl] buildTerm2TermWires    : 1
[09/04 05:55:15   122s] [NR-eagl] doTrackAssignment      : 1
[09/04 05:55:15   122s] (I)       dumpBookshelfFiles     : 0
[09/04 05:55:15   122s] [NR-eagl] numThreads             : 1
[09/04 05:55:15   122s] [NR-eagl] honorMsvRouteConstraint: false
[09/04 05:55:15   122s] (I)       honorPin               : false
[09/04 05:55:15   122s] (I)       honorPinGuide          : true
[09/04 05:55:15   122s] (I)       honorPartition         : false
[09/04 05:55:15   122s] (I)       allowPartitionCrossover: false
[09/04 05:55:15   122s] (I)       honorSingleEntry       : true
[09/04 05:55:15   122s] (I)       honorSingleEntryStrong : true
[09/04 05:55:15   122s] (I)       handleViaSpacingRule   : false
[09/04 05:55:15   122s] (I)       PDConstraint           : none
[09/04 05:55:15   122s] [NR-eagl] honorClockSpecNDR      : 0
[09/04 05:55:15   122s] (I)       routingEffortLevel     : 3
[09/04 05:55:15   122s] [NR-eagl] minRouteLayer          : 2
[09/04 05:55:15   122s] [NR-eagl] maxRouteLayer          : 2147483647
[09/04 05:55:15   122s] (I)       numRowsPerGCell        : 1
[09/04 05:55:15   122s] (I)       speedUpLargeDesign     : 0
[09/04 05:55:15   122s] (I)       speedUpBlkViolationClean: 0
[09/04 05:55:15   122s] (I)       autoGCellMerging       : 1
[09/04 05:55:15   122s] (I)       multiThreadingTA       : 0
[09/04 05:55:15   122s] (I)       punchThroughDistance   : -1
[09/04 05:55:15   122s] (I)       blockedPinEscape       : 0
[09/04 05:55:15   122s] (I)       blkAwareLayerSwitching : 0
[09/04 05:55:15   122s] (I)       betterClockWireModeling: 0
[09/04 05:55:15   122s] (I)       scenicBound            : 1.15
[09/04 05:55:15   122s] (I)       maxScenicToAvoidBlk    : 100.00
[09/04 05:55:15   122s] (I)       source-to-sink ratio   : 0.00
[09/04 05:55:15   122s] (I)       targetCongestionRatio  : 1.00
[09/04 05:55:15   122s] (I)       layerCongestionRatio   : 0.70
[09/04 05:55:15   122s] (I)       m1CongestionRatio      : 0.10
[09/04 05:55:15   122s] (I)       m2m3CongestionRatio    : 0.70
[09/04 05:55:15   122s] (I)       pinAccessEffort        : 0.10
[09/04 05:55:15   122s] (I)       localRouteEffort       : 1.00
[09/04 05:55:15   122s] (I)       numSitesBlockedByOneVia: 8.00
[09/04 05:55:15   122s] (I)       supplyScaleFactorH     : 1.00
[09/04 05:55:15   122s] (I)       supplyScaleFactorV     : 1.00
[09/04 05:55:15   122s] (I)       highlight3DOverflowFactor: 0.00
[09/04 05:55:15   122s] (I)       skipTrackCommand             : 
[09/04 05:55:15   122s] (I)       readTROption           : true
[09/04 05:55:15   122s] (I)       extraSpacingBothSide   : false
[09/04 05:55:15   122s] [NR-eagl] numTracksPerClockWire  : 0
[09/04 05:55:15   122s] (I)       routeSelectedNetsOnly  : false
[09/04 05:55:15   122s] (I)       before initializing RouteDB syMemory usage = 1453.2 MB
[09/04 05:55:15   122s] (I)       starting read tracks
[09/04 05:55:15   122s] (I)       build grid graph
[09/04 05:55:15   122s] (I)       build grid graph start
[09/04 05:55:15   122s] [NR-eagl] Layer1 has no routable track
[09/04 05:55:15   122s] [NR-eagl] Layer2 has single uniform track structure
[09/04 05:55:15   122s] [NR-eagl] Layer3 has single uniform track structure
[09/04 05:55:15   122s] [NR-eagl] Layer4 has single uniform track structure
[09/04 05:55:15   122s] [NR-eagl] Layer5 has single uniform track structure
[09/04 05:55:15   122s] [NR-eagl] Layer6 has single uniform track structure
[09/04 05:55:15   122s] (I)       build grid graph end
[09/04 05:55:15   122s] (I)       Layer1   numNetMinLayer=1648
[09/04 05:55:15   122s] (I)       Layer2   numNetMinLayer=0
[09/04 05:55:15   122s] (I)       Layer3   numNetMinLayer=0
[09/04 05:55:15   122s] (I)       Layer4   numNetMinLayer=0
[09/04 05:55:15   122s] (I)       Layer5   numNetMinLayer=0
[09/04 05:55:15   122s] (I)       Layer6   numNetMinLayer=0
[09/04 05:55:15   122s] [NR-eagl] numViaLayers=5
[09/04 05:55:15   122s] (I)       end build via table
[09/04 05:55:15   122s] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2299 numBumpBlks=0 numBoundaryFakeBlks=0
[09/04 05:55:15   122s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[09/04 05:55:15   122s] (I)       num ignored nets =0
[09/04 05:55:15   122s] (I)       readDataFromPlaceDB
[09/04 05:55:15   122s] (I)       Read net information..
[09/04 05:55:15   122s] [NR-eagl] Read numTotalNets=1648  numIgnoredNets=0
[09/04 05:55:15   122s] (I)       Read testcase time = 0.000 seconds
[09/04 05:55:15   122s] 
[09/04 05:55:15   122s] (I)       totalGlobalPin=6238, totalPins=6304
[09/04 05:55:15   122s] (I)       Model blockage into capacity
[09/04 05:55:15   122s] (I)       Read numBlocks=2299  numPreroutedWires=0  numCapScreens=0
[09/04 05:55:15   122s] (I)       blocked area on Layer1 : 0  (0.00%)
[09/04 05:55:15   122s] (I)       blocked area on Layer2 : 3277654400  (1.41%)
[09/04 05:55:15   122s] (I)       blocked area on Layer3 : 3859346400  (1.67%)
[09/04 05:55:15   122s] (I)       blocked area on Layer4 : 31194515200  (13.46%)
[09/04 05:55:15   122s] (I)       blocked area on Layer5 : 6406852800  (2.77%)
[09/04 05:55:15   122s] (I)       blocked area on Layer6 : 0  (0.00%)
[09/04 05:55:15   122s] (I)       Modeling time = 0.000 seconds
[09/04 05:55:15   122s] 
[09/04 05:55:15   122s] [NR-eagl] There are 6 clock nets ( 0 with NDR ).
[09/04 05:55:15   122s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1453.2 MB
[09/04 05:55:15   122s] (I)       Layer1  viaCost=300.00
[09/04 05:55:15   122s] (I)       Layer2  viaCost=100.00
[09/04 05:55:15   122s] (I)       Layer3  viaCost=100.00
[09/04 05:55:15   122s] (I)       Layer4  viaCost=100.00
[09/04 05:55:15   122s] (I)       Layer5  viaCost=200.00
[09/04 05:55:15   122s] (I)       ---------------------Grid Graph Info--------------------
[09/04 05:55:15   122s] (I)       routing area        :  (0, 0) - (481340, 481340)
[09/04 05:55:15   122s] (I)       core area           :  (0, 0) - (481340, 481340)
[09/04 05:55:15   122s] (I)       Site Width          :   820  (dbu)
[09/04 05:55:15   122s] (I)       Row Height          :  5740  (dbu)
[09/04 05:55:15   122s] (I)       GCell Width         :  5740  (dbu)
[09/04 05:55:15   122s] (I)       GCell Height        :  5740  (dbu)
[09/04 05:55:15   122s] (I)       grid                :    84    84     6
[09/04 05:55:15   122s] (I)       vertical capacity   :     0  5740     0  5740     0  5740
[09/04 05:55:15   122s] (I)       horizontal capacity :     0     0  5740     0  5740     0
[09/04 05:55:15   122s] (I)       Default wire width  :   320   400   400   400   400   800
[09/04 05:55:15   122s] (I)       Default wire space  :   360   420   420   420   420   840
[09/04 05:55:15   122s] (I)       Default pitch size  :   680   820   820   820   820  1640
[09/04 05:55:15   122s] (I)       First Track Coord   :     0   410   410   410   410  2050
[09/04 05:55:15   122s] (I)       Num tracks per GCell:  0.00  7.00  7.00  7.00  7.00  3.50
[09/04 05:55:15   122s] (I)       Total num of tracks :     0   587   587   587   587   293
[09/04 05:55:15   122s] (I)       Num of masks        :     1     1     1     1     1     1
[09/04 05:55:15   122s] (I)       --------------------------------------------------------
[09/04 05:55:15   122s] 
[09/04 05:55:15   122s] (I)       After initializing earlyGlobalRoute syMemory usage = 1453.2 MB
[09/04 05:55:15   122s] (I)       Loading and dumping file time : 0.01 seconds
[09/04 05:55:15   122s] (I)       ============= Initialization =============
[09/04 05:55:15   122s] [NR-eagl] EstWL : 16046
[09/04 05:55:15   122s] 
[09/04 05:55:15   122s] (I)       total 2D Cap : 210247 = (95936 H, 114311 V)
[09/04 05:55:15   122s] (I)       botLay=Layer1  topLay=Layer6  numSeg=4596
[09/04 05:55:15   122s] (I)       ============  Phase 1a Route ============
[09/04 05:55:15   122s] (I)       Phase 1a runs 0.00 seconds
[09/04 05:55:15   122s] [NR-eagl] Usage: 16046 = (7758 H, 8288 V) = (8.09% H, 8.64% V) = (2.227e+04um H, 2.379e+04um V)
[09/04 05:55:15   122s] [NR-eagl] 
[09/04 05:55:15   122s] (I)       ============  Phase 1b Route ============
[09/04 05:55:15   122s] [NR-eagl] Usage: 16046 = (7758 H, 8288 V) = (8.09% H, 8.64% V) = (2.227e+04um H, 2.379e+04um V)
[09/04 05:55:15   122s] [NR-eagl] 
[09/04 05:55:15   122s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.01% V
[09/04 05:55:15   122s] 
[09/04 05:55:15   122s] (I)       ============  Phase 1c Route ============
[09/04 05:55:15   122s] [NR-eagl] Usage: 16046 = (7758 H, 8288 V) = (8.09% H, 8.64% V) = (2.227e+04um H, 2.379e+04um V)
[09/04 05:55:15   122s] [NR-eagl] 
[09/04 05:55:15   122s] (I)       ============  Phase 1d Route ============
[09/04 05:55:15   122s] [NR-eagl] Usage: 16046 = (7758 H, 8288 V) = (8.09% H, 8.64% V) = (2.227e+04um H, 2.379e+04um V)
[09/04 05:55:15   122s] [NR-eagl] 
[09/04 05:55:15   122s] (I)       ============  Phase 1e Route ============
[09/04 05:55:15   122s] (I)       Phase 1e runs 0.00 seconds
[09/04 05:55:15   122s] [NR-eagl] Usage: 16046 = (7758 H, 8288 V) = (8.09% H, 8.64% V) = (2.227e+04um H, 2.379e+04um V)
[09/04 05:55:15   122s] [NR-eagl] 
[09/04 05:55:15   122s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.01% V
[09/04 05:55:15   122s] 
[09/04 05:55:15   122s] (I)       ============  Phase 1l Route ============
[09/04 05:55:15   122s] (I)       dpBasedLA: time=0.00  totalOF=69468  totalVia=12620  totalWL=16046  total(Via+WL)=28666 
[09/04 05:55:15   122s] (I)       Total Global Routing Runtime: 0.01 seconds
[09/04 05:55:15   122s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[09/04 05:55:15   122s] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[09/04 05:55:15   122s] 
[09/04 05:55:15   122s] (I)       ============= track Assignment ============
[09/04 05:55:15   122s] (I)       extract Global 3D Wires
[09/04 05:55:15   122s] (I)       Extract Global WL : time=0.00
[09/04 05:55:15   122s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[09/04 05:55:15   122s] (I)       track assignment initialization runtime=440 millisecond
[09/04 05:55:15   122s] (I)       #threads=1 for track assignment
[09/04 05:55:15   122s] (I)       track assignment kernel runtime=17845 millisecond
[09/04 05:55:15   122s] (I)       End Greedy Track Assignment
[09/04 05:55:15   122s] [NR-eagl] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 6289
[09/04 05:55:15   122s] [NR-eagl] Layer2(METAL2)(V) length: 1.945326e+04um, number of vias: 9076
[09/04 05:55:15   122s] [NR-eagl] Layer3(METAL3)(H) length: 2.144561e+04um, number of vias: 576
[09/04 05:55:15   122s] [NR-eagl] Layer4(METAL4)(V) length: 4.919180e+03um, number of vias: 102
[09/04 05:55:15   122s] [NR-eagl] Layer5(METAL5)(H) length: 1.575834e+03um, number of vias: 20
[09/04 05:55:15   122s] [NR-eagl] Layer6(METAL6)(V) length: 2.693700e+02um, number of vias: 0
[09/04 05:55:15   122s] [NR-eagl] Total length: 4.766325e+04um, number of vias: 16063
[09/04 05:55:15   122s] [NR-eagl] End Peak syMemory usage = 1463.2 MB
[09/04 05:55:15   122s] [NR-eagl] Early Global Router Kernel+IO runtime : 0.05 seconds
[09/04 05:55:15   122s] Extraction called for design 'System_top' of instances=1488 and nets=1739 using extraction engine 'preRoute' .
[09/04 05:55:15   122s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/04 05:55:15   122s] Type 'man IMPEXT-3530' for more detail.
[09/04 05:55:15   122s] PreRoute RC Extraction called for design System_top.
[09/04 05:55:15   122s] RC Extraction called in multi-corner(1) mode.
[09/04 05:55:15   122s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/04 05:55:15   122s] Type 'man IMPEXT-6197' for more detail.
[09/04 05:55:15   122s] RCMode: PreRoute
[09/04 05:55:15   122s]       RC Corner Indexes            0   
[09/04 05:55:15   122s] Capacitance Scaling Factor   : 1.00000 
[09/04 05:55:15   122s] Resistance Scaling Factor    : 1.00000 
[09/04 05:55:15   122s] Clock Cap. Scaling Factor    : 1.00000 
[09/04 05:55:15   122s] Clock Res. Scaling Factor    : 1.00000 
[09/04 05:55:15   122s] Shrink Factor                : 1.00000
[09/04 05:55:15   122s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/04 05:55:15   122s] Updating RC grid for preRoute extraction ...
[09/04 05:55:15   122s] Initializing multi-corner resistance tables ...
[09/04 05:55:15   122s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1463.203M)
[09/04 05:55:15   122s] Compute RC Scale Done ...
[09/04 05:55:15   122s] WARN: Correct the flow
[09/04 05:55:15   122s] #################################################################################
[09/04 05:55:15   122s] # Design Stage: PreRoute
[09/04 05:55:15   122s] # Design Name: System_top
[09/04 05:55:15   122s] # Design Mode: 90nm
[09/04 05:55:15   122s] # Analysis Mode: MMMC Non-OCV 
[09/04 05:55:15   122s] # Parasitics Mode: No SPEF/RCDB
[09/04 05:55:15   122s] # Signoff Settings: SI Off 
[09/04 05:55:15   122s] #################################################################################
[09/04 05:55:15   122s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[09/04 05:55:15   122s] AAE_INFO: 1 threads acquired from CTE.
[09/04 05:55:15   122s] Calculate delays in BcWc mode...
[09/04 05:55:15   122s] Topological Sorting (CPU = 0:00:00.0, MEM = 1463.2M, InitMEM = 1463.2M)
[09/04 05:55:16   122s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/04 05:55:16   122s] End delay calculation. (MEM=1451.24 CPU=0:00:00.2 REAL=0:00:01.0)
[09/04 05:55:16   122s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 1451.2M) ***
[09/04 05:55:16   122s] **WARN: (TA-1018):	A source latency path to the generated clock DIV_CLK through source pin UART_CLK to target pin U0_ClkDiv/o_div_clk in view setup_func_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
[09/04 05:55:16   122s] **optDesign ... cpu = 0:00:25, real = 0:00:25, mem = 1317.7M, totSessionCpu=0:02:03 **
[09/04 05:55:16   122s] *** Finished optDesign ***
[09/04 05:55:16   122s] 
[09/04 05:55:16   122s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:33.5 real=0:00:33.5)
[09/04 05:55:16   122s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:02.7 real=0:00:02.7)
[09/04 05:55:16   122s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:05.7 real=0:00:05.7)
[09/04 05:55:16   122s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:03.2 real=0:00:03.2)
[09/04 05:55:16   122s] 	OPT_RUNTIME:          postTROpt (count =  2): (cpu=0:00:02.8 real=0:00:02.8)
[09/04 05:55:16   122s] 	OPT_RUNTIME:          phyUpdate (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[09/04 05:55:16   122s] Info: pop threads available for lower-level modules during optimization.
[09/04 05:55:16   122s] Deleted 0 physical inst  (cell - / prefix -).
[09/04 05:55:16   122s] *** Starting "NanoPlace(TM) placement v#2 (mem=1317.7M)" ...
[09/04 05:55:16   122s] Summary for sequential cells idenfication: 
[09/04 05:55:16   122s] Identified SBFF number: 146
[09/04 05:55:16   122s] Identified MBFF number: 0
[09/04 05:55:16   122s] Not identified SBFF number: 0
[09/04 05:55:16   122s] Not identified MBFF number: 0
[09/04 05:55:16   122s] Number of sequential cells which are not FFs: 28
[09/04 05:55:16   122s] 
[09/04 05:55:17   124s] *** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:01.6 mem=1289.0M) ***
[09/04 05:55:18   124s] *** Build Virtual Sizing Timing Model
[09/04 05:55:18   124s] (cpu=0:00:01.9 mem=1289.0M) ***
[09/04 05:55:18   124s] Options: timingDriven clkGateAware pinGuide congEffort=auto gpeffort=medium 
[09/04 05:55:18   124s] #std cell=1488 (0 fixed + 1488 movable) #block=0 (0 floating + 0 preplaced)
[09/04 05:55:18   124s] #ioInst=0 #net=1648 #term=6304 #term/net=3.83, #fixedIo=0, #floatIo=0, #fixedPin=15, #floatPin=0
[09/04 05:55:18   124s] stdCell: 1488 single + 0 double + 0 multi
[09/04 05:55:18   124s] Total standard cell length = 6.6875 (mm), area = 0.0192 (mm^2)
[09/04 05:55:18   124s] Core basic site is TSM130NMMETROSITE
[09/04 05:55:18   124s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/04 05:55:18   124s] Apply auto density screen in pre-place stage.
[09/04 05:55:18   124s] Auto density screen increases utilization from 0.341 to 0.342
[09/04 05:55:18   124s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1289.1M
[09/04 05:55:18   124s] Average module density = 0.342.
[09/04 05:55:18   124s] Density for the design = 0.342.
[09/04 05:55:18   124s]        = stdcell_area 16311 sites (19193 um^2) / alloc_area 47696 sites (56124 um^2).
[09/04 05:55:18   124s] Pin Density = 0.1294.
[09/04 05:55:18   124s]             = total # of pins 6304 / total area 48721.
[09/04 05:55:18   124s] 
[09/04 05:55:18   124s] === lastAutoLevel = 8 
[09/04 05:55:18   124s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[09/04 05:55:18   124s] **WARN: (TA-1018):	A source latency path to the generated clock DIV_CLK through source pin UART_CLK to target pin U0_ClkDiv/o_div_clk in view setup_func_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
[09/04 05:55:18   125s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[09/04 05:55:18   125s] **WARN: (TA-1018):	A source latency path to the generated clock DIV_CLK through source pin UART_CLK to target pin U0_ClkDiv/o_div_clk in view setup_func_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
[09/04 05:55:18   125s] Clock gating cells determined by native netlist tracing.
[09/04 05:55:18   125s] Effort level <high> specified for reg2reg path_group
[09/04 05:55:18   125s] Effort level <high> specified for reg2cgate path_group
[09/04 05:55:18   125s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[09/04 05:55:18   125s] **WARN: (TA-1018):	A source latency path to the generated clock DIV_CLK through source pin UART_CLK to target pin U0_ClkDiv/o_div_clk in view setup_func_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
[09/04 05:55:18   125s] nrCritNet: 0.00% ( 0 / 1648 ) cutoffSlk: 214748364.7ps stdDelay: 47.8ps
[09/04 05:55:18   125s] nrCritNet: 0.00% ( 0 / 1648 ) cutoffSlk: 214748364.7ps stdDelay: 47.8ps
[09/04 05:55:18   125s] Iteration  1: Total net bbox = 3.874e+04 (1.98e+04 1.90e+04)
[09/04 05:55:18   125s]               Est.  stn bbox = 4.724e+04 (2.40e+04 2.33e+04)
[09/04 05:55:18   125s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1313.1M
[09/04 05:55:19   126s] Iteration  8: Total net bbox = 3.490e+04 (1.72e+04 1.77e+04)
[09/04 05:55:19   126s]               Est.  stn bbox = 4.287e+04 (2.12e+04 2.17e+04)
[09/04 05:55:19   126s]               cpu = 0:00:01.1 real = 0:00:00.0 mem = 1313.1M
[09/04 05:55:21   127s] Iteration  9: Total net bbox = 3.685e+04 (1.80e+04 1.89e+04)
[09/04 05:55:21   127s]               Est.  stn bbox = 4.494e+04 (2.20e+04 2.30e+04)
[09/04 05:55:21   127s]               cpu = 0:00:01.3 real = 0:00:02.0 mem = 1313.1M
[09/04 05:55:21   128s] Iteration 10: Total net bbox = 3.677e+04 (1.80e+04 1.88e+04)
[09/04 05:55:21   128s]               Est.  stn bbox = 4.484e+04 (2.20e+04 2.28e+04)
[09/04 05:55:21   128s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1313.1M
[09/04 05:55:21   128s] Iteration 11: Total net bbox = 3.940e+04 (2.04e+04 1.90e+04)
[09/04 05:55:21   128s]               Est.  stn bbox = 4.772e+04 (2.45e+04 2.32e+04)
[09/04 05:55:21   128s]               cpu = 0:00:02.7 real = 0:00:03.0 mem = 1343.1M
[09/04 05:55:21   128s] Iteration 12: Total net bbox = 3.940e+04 (2.04e+04 1.90e+04)
[09/04 05:55:21   128s]               Est.  stn bbox = 4.772e+04 (2.45e+04 2.32e+04)
[09/04 05:55:21   128s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1343.1M
[09/04 05:55:21   128s] *** cost = 3.940e+04 (2.04e+04 1.90e+04) (cpu for global=0:00:03.0) real=0:00:03.0***
[09/04 05:55:21   128s] Info: 4 clock gating cells identified, 4 (on average) moved
[09/04 05:55:21   128s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 05:55:21   128s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 05:55:21   128s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 05:55:21   128s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 05:55:21   128s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 05:55:21   128s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 05:55:21   128s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 05:55:21   128s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 05:55:21   128s] **WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
[09/04 05:55:21   128s] To increase the message display limit, refer to the product command reference manual.
[09/04 05:55:21   128s] Core Placement runtime cpu: 0:00:02.7 real: 0:00:03.0
[09/04 05:55:21   128s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[09/04 05:55:21   128s] Type 'man IMPSP-9025' for more detail.
[09/04 05:55:21   128s] #spOpts: mergeVia=F 
[09/04 05:55:21   128s] Core basic site is TSM130NMMETROSITE
[09/04 05:55:21   128s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/04 05:55:21   128s] *** Starting refinePlace (0:02:08 mem=1288.5M) ***
[09/04 05:55:21   128s] Total net length = 3.940e+04 (2.038e+04 1.902e+04) (ext = 1.732e+03)
[09/04 05:55:21   128s] Starting refinePlace ...
[09/04 05:55:21   128s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 05:55:21   128s] default core: bins with density >  0.75 =    0 % ( 0 / 81 )
[09/04 05:55:21   128s] Density distribution unevenness ratio = 29.221%
[09/04 05:55:21   128s]   Spread Effort: high, pre-route mode, useDDP on.
[09/04 05:55:21   128s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1288.5MB) @(0:02:08 - 0:02:08).
[09/04 05:55:21   128s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 05:55:21   128s] wireLenOptFixPriorityInst 0 inst fixed
[09/04 05:55:21   128s] Placement tweakage begins.
[09/04 05:55:21   128s] wire length = 5.007e+04
[09/04 05:55:21   128s] wire length = 4.753e+04
[09/04 05:55:21   128s] Placement tweakage ends.
[09/04 05:55:21   128s] Move report: tweak moves 105 insts, mean move: 6.12 um, max move: 12.99 um
[09/04 05:55:21   128s] 	Max move on inst (u_RX_2_SYSCTRL_DATA_SYNC/U36): (22.38, 71.65) --> (29.76, 66.04)
[09/04 05:55:21   128s] Move report: legalization moves 1488 insts, mean move: 1.67 um, max move: 4.30 um
[09/04 05:55:21   128s] 	Max move on inst (U0_ClkDiv/U47): (97.99, 21.53) --> (97.99, 17.22)
[09/04 05:55:21   128s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1288.5MB) @(0:02:08 - 0:02:08).
[09/04 05:55:21   128s] Move report: Detail placement moves 1488 insts, mean move: 2.00 um, max move: 13.04 um
[09/04 05:55:21   128s] 	Max move on inst (u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U12): (167.21, 127.50) --> (158.26, 123.41)
[09/04 05:55:21   128s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1288.5MB
[09/04 05:55:21   128s] Statistics of distance of Instance movement in refine placement:
[09/04 05:55:21   128s]   maximum (X+Y) =        13.04 um
[09/04 05:55:21   128s]   inst (u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U12) with max move: (167.21, 127.496) -> (158.26, 123.41)
[09/04 05:55:21   128s]   mean    (X+Y) =         2.00 um
[09/04 05:55:21   128s] Total instances flipped for WireLenOpt: 111
[09/04 05:55:21   128s] Summary Report:
[09/04 05:55:21   128s] Instances move: 1488 (out of 1488 movable)
[09/04 05:55:21   128s] Mean displacement: 2.00 um
[09/04 05:55:21   128s] Max displacement: 13.04 um (Instance: u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U12) (167.21, 127.496) -> (158.26, 123.41)
[09/04 05:55:21   128s] 	Length: 3 sites, height: 1 rows, site name: TSM130NMMETROSITE, cell type: CLKINVX2M
[09/04 05:55:21   128s] Total instances moved : 1488
[09/04 05:55:21   128s] Total net length = 3.672e+04 (1.774e+04 1.898e+04) (ext = 1.732e+03)
[09/04 05:55:21   128s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1288.5MB
[09/04 05:55:21   128s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1288.5MB) @(0:02:08 - 0:02:08).
[09/04 05:55:21   128s] *** Finished refinePlace (0:02:08 mem=1288.5M) ***
[09/04 05:55:21   128s] Total net length = 3.666e+04 (1.767e+04 1.899e+04) (ext = 1.731e+03)
[09/04 05:55:21   128s] *** End of Placement (cpu=0:00:05.7, real=0:00:05.0, mem=1288.5M) ***
[09/04 05:55:21   128s] #spOpts: mergeVia=F 
[09/04 05:55:21   128s] Core basic site is TSM130NMMETROSITE
[09/04 05:55:21   128s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/04 05:55:21   128s] default core: bins with density >  0.75 =    0 % ( 0 / 81 )
[09/04 05:55:21   128s] Density distribution unevenness ratio = 29.598%
[09/04 05:55:21   128s] *** Free Virtual Timing Model ...(mem=1288.5M)
[09/04 05:55:21   128s] Starting IO pin assignment...
[09/04 05:55:21   128s] Starting congestion repair ...
[09/04 05:55:21   128s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[09/04 05:55:21   128s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[09/04 05:55:21   128s] (I)       Reading DB...
[09/04 05:55:21   128s] (I)       congestionReportName   : 
[09/04 05:55:21   128s] [NR-eagl] buildTerm2TermWires    : 1
[09/04 05:55:21   128s] [NR-eagl] doTrackAssignment      : 1
[09/04 05:55:21   128s] (I)       dumpBookshelfFiles     : 0
[09/04 05:55:21   128s] [NR-eagl] numThreads             : 1
[09/04 05:55:21   128s] [NR-eagl] honorMsvRouteConstraint: false
[09/04 05:55:21   128s] (I)       honorPin               : false
[09/04 05:55:21   128s] (I)       honorPinGuide          : true
[09/04 05:55:21   128s] (I)       honorPartition         : false
[09/04 05:55:21   128s] (I)       allowPartitionCrossover: false
[09/04 05:55:21   128s] (I)       honorSingleEntry       : true
[09/04 05:55:21   128s] (I)       honorSingleEntryStrong : true
[09/04 05:55:21   128s] (I)       handleViaSpacingRule   : false
[09/04 05:55:21   128s] (I)       PDConstraint           : none
[09/04 05:55:21   128s] [NR-eagl] honorClockSpecNDR      : 0
[09/04 05:55:21   128s] (I)       routingEffortLevel     : 3
[09/04 05:55:21   128s] [NR-eagl] minRouteLayer          : 2
[09/04 05:55:21   128s] [NR-eagl] maxRouteLayer          : 2147483647
[09/04 05:55:21   128s] (I)       numRowsPerGCell        : 1
[09/04 05:55:21   128s] (I)       speedUpLargeDesign     : 0
[09/04 05:55:21   128s] (I)       speedUpBlkViolationClean: 0
[09/04 05:55:21   128s] (I)       autoGCellMerging       : 1
[09/04 05:55:21   128s] (I)       multiThreadingTA       : 0
[09/04 05:55:21   128s] (I)       punchThroughDistance   : -1
[09/04 05:55:21   128s] (I)       blockedPinEscape       : 0
[09/04 05:55:21   128s] (I)       blkAwareLayerSwitching : 0
[09/04 05:55:21   128s] (I)       betterClockWireModeling: 0
[09/04 05:55:21   128s] (I)       scenicBound            : 1.15
[09/04 05:55:21   128s] (I)       maxScenicToAvoidBlk    : 100.00
[09/04 05:55:21   128s] (I)       source-to-sink ratio   : 0.00
[09/04 05:55:21   128s] (I)       targetCongestionRatio  : 1.00
[09/04 05:55:21   128s] (I)       layerCongestionRatio   : 0.70
[09/04 05:55:21   128s] (I)       m1CongestionRatio      : 0.10
[09/04 05:55:21   128s] (I)       m2m3CongestionRatio    : 0.70
[09/04 05:55:21   128s] (I)       pinAccessEffort        : 0.10
[09/04 05:55:21   128s] (I)       localRouteEffort       : 1.00
[09/04 05:55:21   128s] (I)       numSitesBlockedByOneVia: 8.00
[09/04 05:55:21   128s] (I)       supplyScaleFactorH     : 1.00
[09/04 05:55:21   128s] (I)       supplyScaleFactorV     : 1.00
[09/04 05:55:21   128s] (I)       highlight3DOverflowFactor: 0.00
[09/04 05:55:21   128s] (I)       skipTrackCommand             : 
[09/04 05:55:21   128s] (I)       readTROption           : true
[09/04 05:55:21   128s] (I)       extraSpacingBothSide   : false
[09/04 05:55:21   128s] [NR-eagl] numTracksPerClockWire  : 0
[09/04 05:55:21   128s] (I)       routeSelectedNetsOnly  : false
[09/04 05:55:21   128s] (I)       before initializing RouteDB syMemory usage = 1288.5 MB
[09/04 05:55:21   128s] (I)       starting read tracks
[09/04 05:55:21   128s] (I)       build grid graph
[09/04 05:55:21   128s] (I)       build grid graph start
[09/04 05:55:21   128s] [NR-eagl] Layer1 has no routable track
[09/04 05:55:21   128s] [NR-eagl] Layer2 has single uniform track structure
[09/04 05:55:21   128s] [NR-eagl] Layer3 has single uniform track structure
[09/04 05:55:21   128s] [NR-eagl] Layer4 has single uniform track structure
[09/04 05:55:21   128s] [NR-eagl] Layer5 has single uniform track structure
[09/04 05:55:21   128s] [NR-eagl] Layer6 has single uniform track structure
[09/04 05:55:21   128s] (I)       build grid graph end
[09/04 05:55:21   128s] (I)       Layer1   numNetMinLayer=1648
[09/04 05:55:21   128s] (I)       Layer2   numNetMinLayer=0
[09/04 05:55:21   128s] (I)       Layer3   numNetMinLayer=0
[09/04 05:55:21   128s] (I)       Layer4   numNetMinLayer=0
[09/04 05:55:21   128s] (I)       Layer5   numNetMinLayer=0
[09/04 05:55:21   128s] (I)       Layer6   numNetMinLayer=0
[09/04 05:55:21   128s] [NR-eagl] numViaLayers=5
[09/04 05:55:21   128s] (I)       end build via table
[09/04 05:55:21   128s] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2299 numBumpBlks=0 numBoundaryFakeBlks=0
[09/04 05:55:21   128s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[09/04 05:55:21   128s] (I)       num ignored nets =0
[09/04 05:55:21   128s] (I)       readDataFromPlaceDB
[09/04 05:55:21   128s] (I)       Read net information..
[09/04 05:55:21   128s] [NR-eagl] Read numTotalNets=1648  numIgnoredNets=0
[09/04 05:55:21   128s] (I)       Read testcase time = 0.000 seconds
[09/04 05:55:21   128s] 
[09/04 05:55:21   128s] (I)       totalGlobalPin=6240, totalPins=6304
[09/04 05:55:21   128s] (I)       Model blockage into capacity
[09/04 05:55:21   128s] (I)       Read numBlocks=2299  numPreroutedWires=0  numCapScreens=0
[09/04 05:55:21   128s] (I)       blocked area on Layer1 : 0  (0.00%)
[09/04 05:55:21   128s] (I)       blocked area on Layer2 : 3277654400  (1.41%)
[09/04 05:55:21   128s] (I)       blocked area on Layer3 : 3859346400  (1.67%)
[09/04 05:55:21   128s] (I)       blocked area on Layer4 : 31194515200  (13.46%)
[09/04 05:55:21   128s] (I)       blocked area on Layer5 : 6406852800  (2.77%)
[09/04 05:55:21   128s] (I)       blocked area on Layer6 : 0  (0.00%)
[09/04 05:55:21   128s] (I)       Modeling time = 0.000 seconds
[09/04 05:55:21   128s] 
[09/04 05:55:21   128s] [NR-eagl] There are 6 clock nets ( 0 with NDR ).
[09/04 05:55:21   128s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1288.5 MB
[09/04 05:55:21   128s] (I)       Layer1  viaCost=300.00
[09/04 05:55:21   128s] (I)       Layer2  viaCost=100.00
[09/04 05:55:21   128s] (I)       Layer3  viaCost=100.00
[09/04 05:55:21   128s] (I)       Layer4  viaCost=100.00
[09/04 05:55:21   128s] (I)       Layer5  viaCost=200.00
[09/04 05:55:21   128s] (I)       ---------------------Grid Graph Info--------------------
[09/04 05:55:21   128s] (I)       routing area        :  (0, 0) - (481340, 481340)
[09/04 05:55:21   128s] (I)       core area           :  (0, 0) - (481340, 481340)
[09/04 05:55:21   128s] (I)       Site Width          :   820  (dbu)
[09/04 05:55:21   128s] (I)       Row Height          :  5740  (dbu)
[09/04 05:55:21   128s] (I)       GCell Width         :  5740  (dbu)
[09/04 05:55:21   128s] (I)       GCell Height        :  5740  (dbu)
[09/04 05:55:21   128s] (I)       grid                :    84    84     6
[09/04 05:55:21   128s] (I)       vertical capacity   :     0  5740     0  5740     0  5740
[09/04 05:55:21   128s] (I)       horizontal capacity :     0     0  5740     0  5740     0
[09/04 05:55:21   128s] (I)       Default wire width  :   320   400   400   400   400   800
[09/04 05:55:21   128s] (I)       Default wire space  :   360   420   420   420   420   840
[09/04 05:55:21   128s] (I)       Default pitch size  :   680   820   820   820   820  1640
[09/04 05:55:21   128s] (I)       First Track Coord   :     0   410   410   410   410  2050
[09/04 05:55:21   128s] (I)       Num tracks per GCell:  0.00  7.00  7.00  7.00  7.00  3.50
[09/04 05:55:21   128s] (I)       Total num of tracks :     0   587   587   587   587   293
[09/04 05:55:21   128s] (I)       Num of masks        :     1     1     1     1     1     1
[09/04 05:55:21   128s] (I)       --------------------------------------------------------
[09/04 05:55:21   128s] 
[09/04 05:55:21   128s] (I)       After initializing earlyGlobalRoute syMemory usage = 1288.5 MB
[09/04 05:55:21   128s] (I)       Loading and dumping file time : 0.01 seconds
[09/04 05:55:21   128s] (I)       ============= Initialization =============
[09/04 05:55:21   128s] [NR-eagl] EstWL : 15829
[09/04 05:55:21   128s] 
[09/04 05:55:21   128s] (I)       total 2D Cap : 210247 = (95936 H, 114311 V)
[09/04 05:55:21   128s] (I)       botLay=Layer1  topLay=Layer6  numSeg=4593
[09/04 05:55:21   128s] (I)       ============  Phase 1a Route ============
[09/04 05:55:21   128s] (I)       Phase 1a runs 0.00 seconds
[09/04 05:55:21   128s] [NR-eagl] Usage: 15828 = (7526 H, 8302 V) = (7.84% H, 8.65% V) = (2.160e+04um H, 2.383e+04um V)
[09/04 05:55:21   128s] [NR-eagl] 
[09/04 05:55:21   128s] (I)       ============  Phase 1b Route ============
[09/04 05:55:21   128s] [NR-eagl] Usage: 15828 = (7526 H, 8302 V) = (7.84% H, 8.65% V) = (2.160e+04um H, 2.383e+04um V)
[09/04 05:55:21   128s] [NR-eagl] 
[09/04 05:55:21   128s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V
[09/04 05:55:21   128s] 
[09/04 05:55:21   128s] (I)       ============  Phase 1c Route ============
[09/04 05:55:21   128s] [NR-eagl] Usage: 15828 = (7526 H, 8302 V) = (7.84% H, 8.65% V) = (2.160e+04um H, 2.383e+04um V)
[09/04 05:55:21   128s] [NR-eagl] 
[09/04 05:55:21   128s] (I)       ============  Phase 1d Route ============
[09/04 05:55:21   128s] [NR-eagl] Usage: 15828 = (7526 H, 8302 V) = (7.84% H, 8.65% V) = (2.160e+04um H, 2.383e+04um V)
[09/04 05:55:21   128s] [NR-eagl] 
[09/04 05:55:21   128s] (I)       ============  Phase 1e Route ============
[09/04 05:55:21   128s] (I)       Phase 1e runs 0.00 seconds
[09/04 05:55:21   128s] [NR-eagl] Usage: 15828 = (7526 H, 8302 V) = (7.84% H, 8.65% V) = (2.160e+04um H, 2.383e+04um V)
[09/04 05:55:21   128s] [NR-eagl] 
[09/04 05:55:21   128s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V
[09/04 05:55:21   128s] 
[09/04 05:55:21   128s] (I)       ============  Phase 1l Route ============
[09/04 05:55:21   128s] (I)       dpBasedLA: time=0.00  totalOF=102364  totalVia=12415  totalWL=15828  total(Via+WL)=28243 
[09/04 05:55:21   128s] (I)       Total Global Routing Runtime: 0.01 seconds
[09/04 05:55:21   128s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[09/04 05:55:21   128s] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[09/04 05:55:21   128s] 
[09/04 05:55:21   128s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/04 05:55:21   128s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[09/04 05:55:21   128s] 
[09/04 05:55:21   128s] ** np local hotspot detection info verbose **
[09/04 05:55:21   128s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[09/04 05:55:21   128s] 
[09/04 05:55:21   128s] describeCongestion: hCong = 0.00 vCong = 0.00
[09/04 05:55:21   128s] Skipped repairing congestion.
[09/04 05:55:21   128s] (I)       ============= track Assignment ============
[09/04 05:55:21   128s] (I)       extract Global 3D Wires
[09/04 05:55:21   128s] (I)       Extract Global WL : time=0.00
[09/04 05:55:21   128s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[09/04 05:55:21   128s] (I)       track assignment initialization runtime=517 millisecond
[09/04 05:55:21   128s] (I)       #threads=1 for track assignment
[09/04 05:55:21   128s] (I)       track assignment kernel runtime=14884 millisecond
[09/04 05:55:21   128s] (I)       End Greedy Track Assignment
[09/04 05:55:21   128s] [NR-eagl] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 6289
[09/04 05:55:21   128s] [NR-eagl] Layer2(METAL2)(V) length: 1.965172e+04um, number of vias: 9177
[09/04 05:55:21   128s] [NR-eagl] Layer3(METAL3)(H) length: 2.141035e+04um, number of vias: 553
[09/04 05:55:21   128s] [NR-eagl] Layer4(METAL4)(V) length: 4.735779e+03um, number of vias: 83
[09/04 05:55:21   128s] [NR-eagl] Layer5(METAL5)(H) length: 1.018029e+03um, number of vias: 23
[09/04 05:55:21   128s] [NR-eagl] Layer6(METAL6)(V) length: 2.222200e+02um, number of vias: 0
[09/04 05:55:21   128s] [NR-eagl] Total length: 4.703809e+04um, number of vias: 16125
[09/04 05:55:21   128s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[09/04 05:55:21   128s] *** Finishing placeDesign concurrent flow ***
[09/04 05:55:21   128s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
[09/04 05:55:21   128s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[09/04 05:55:21   128s] **placeDesign ... cpu = 0: 0:47, real = 0: 0:46, mem = 1288.5M **
[09/04 05:55:21   128s] 
[09/04 05:55:21   128s] *** Summary of all messages that are not suppressed in this session:
[09/04 05:55:21   128s] Severity  ID               Count  Summary                                  
[09/04 05:55:21   128s] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[09/04 05:55:21   128s] WARNING   IMPEXT-6197          4  The Cap table file is not specified. Thi...
[09/04 05:55:21   128s] WARNING   IMPEXT-3530          4  The process node is not set. Use the com...
[09/04 05:55:21   128s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[09/04 05:55:21   128s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[09/04 05:55:21   128s] WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
[09/04 05:55:21   128s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[09/04 05:55:21   128s] WARNING   IMPCTE-290          24  Could not locate cell %s in any library ...
[09/04 05:55:21   128s] *** Message Summary: 37 warning(s), 2 error(s)
[09/04 05:55:21   128s] 
[09/04 05:55:21   128s] <CMD> addTieHiLo -cell TIELOM -prefix LTIE
[09/04 05:55:21   128s] Core basic site is TSM130NMMETROSITE
[09/04 05:55:21   128s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/04 05:55:21   128s] Options: No distance constraint, No Fan-out constraint.
[09/04 05:55:21   128s] Updating RC grid for preRoute extraction ...
[09/04 05:55:21   128s] Initializing multi-corner resistance tables ...
[09/04 05:55:21   128s] Re-routed 2 nets
[09/04 05:55:21   128s] INFO: Total Number of Tie Cells (TIELOM) placed: 2  
[09/04 05:55:21   128s] <CMD> addTieHiLo -cell TIEHIM -prefix HTIE
[09/04 05:55:21   128s] Core basic site is TSM130NMMETROSITE
[09/04 05:55:21   128s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/04 05:55:21   128s] Options: No distance constraint, No Fan-out constraint.
[09/04 05:55:21   128s] Updating RC grid for preRoute extraction ...
[09/04 05:55:21   128s] Initializing multi-corner resistance tables ...
[09/04 05:55:21   128s] Re-routed 4 nets
[09/04 05:55:21   128s] INFO: Total Number of Tie Cells (TIEHIM) placed: 4  
[09/04 05:55:28   130s] <CMD> setLayerPreference allM0 -isVisible 1
[09/04 05:55:28   130s] <CMD> setLayerPreference allM1Cont -isVisible 1
[09/04 05:55:28   130s] <CMD> setLayerPreference allM1 -isVisible 1
[09/04 05:55:28   130s] <CMD> setLayerPreference allM2Cont -isVisible 1
[09/04 05:55:28   130s] <CMD> setLayerPreference allM2 -isVisible 1
[09/04 05:55:28   130s] <CMD> setLayerPreference allM3Cont -isVisible 1
[09/04 05:55:28   130s] <CMD> setLayerPreference allM3 -isVisible 1
[09/04 05:55:28   130s] <CMD> setLayerPreference allM4Cont -isVisible 1
[09/04 05:55:28   130s] <CMD> setLayerPreference allM4 -isVisible 1
[09/04 05:55:28   130s] <CMD> setLayerPreference allM5Cont -isVisible 1
[09/04 05:55:28   130s] <CMD> setLayerPreference allM5 -isVisible 1
[09/04 05:55:28   130s] <CMD> setLayerPreference allM6Cont -isVisible 1
[09/04 05:55:28   130s] <CMD> setLayerPreference allM6 -isVisible 1
[09/04 05:56:27   140s] <CMD> undo
[09/04 05:56:28   140s] <CMD> undo
[09/04 05:56:28   140s] <CMD> undo
[09/04 05:56:28   140s] <CMD> undo
[09/04 05:56:28   140s] <CMD> undo
[09/04 05:56:29   140s] <CMD> undo
[09/04 05:56:29   140s] <CMD> undo
[09/04 05:56:33   141s] <CMD> setDrawView ameba
[09/04 05:56:34   141s] <CMD> setDrawView ameba
[09/04 05:56:35   141s] <CMD> setDrawView place
[09/04 05:56:36   142s] <CMD> setDrawView fplan
[09/04 05:56:39   142s] <CMD> panPage -1 0
[09/04 05:56:40   142s] <CMD> panPage -1 0
[09/04 05:56:44   143s] <CMD> uiSetTool moveWire
[09/04 05:56:47   144s] <CMD> deselectAll
[09/04 05:56:47   144s] <CMD> selectObject Module u_REG_FILE
[09/04 05:56:50   144s] <CMD> uiSetTool move
[09/04 05:56:55   145s] <CMD> setObjFPlanBox Module u_REG_FILE 77.229 44.902 217.3625 185.0355
[09/04 05:57:03   147s] <CMD> setLayerPreference allM0 -isVisible 0
[09/04 05:57:03   147s] <CMD> setLayerPreference allM1Cont -isVisible 0
[09/04 05:57:03   147s] <CMD> setLayerPreference allM1 -isVisible 0
[09/04 05:57:03   147s] <CMD> setLayerPreference allM2Cont -isVisible 0
[09/04 05:57:03   147s] <CMD> setLayerPreference allM2 -isVisible 0
[09/04 05:57:03   147s] <CMD> setLayerPreference allM3Cont -isVisible 0
[09/04 05:57:03   147s] <CMD> setLayerPreference allM3 -isVisible 0
[09/04 05:57:03   147s] <CMD> setLayerPreference allM4Cont -isVisible 0
[09/04 05:57:03   147s] <CMD> setLayerPreference allM4 -isVisible 0
[09/04 05:57:03   147s] <CMD> setLayerPreference allM5Cont -isVisible 0
[09/04 05:57:03   147s] <CMD> setLayerPreference allM5 -isVisible 0
[09/04 05:57:03   147s] <CMD> setLayerPreference allM6Cont -isVisible 0
[09/04 05:57:03   147s] <CMD> setLayerPreference allM6 -isVisible 0
[09/04 05:57:07   148s] <CMD> setObjFPlanBox Module u_REG_FILE 77.080 71.535 186.005 186.550
[09/04 05:57:11   149s] <CMD> setObjFPlanBox Module u_REG_FILE 77.080 80.889 173.532 186.550
[09/04 05:57:14   149s] <CMD> setObjFPlanBox Module u_REG_FILE 103.273 65.7045 199.623 171.8945
[09/04 05:57:17   150s] <CMD> setDrawView place
[09/04 05:57:23   151s] **INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
[09/04 05:57:24   151s] Innovus terminated by user interrupt.
