
*** Running vivado
    with args -log QCS_1_seq_probe_wrapper_0_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source QCS_1_seq_probe_wrapper_0_2.tcl


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source QCS_1_seq_probe_wrapper_0_2.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2067.641 ; gain = 122.992 ; free physical = 2438 ; free virtual = 7028
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/duncan/ip_repo/QCS_AXI_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/duncan/Data/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: QCS_1_seq_probe_wrapper_0_2
Command: synth_design -top QCS_1_seq_probe_wrapper_0_2 -part xc7a35ticsg324-1L -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1904396
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/duncan/QCS/QCS.srcs/sources_1/new/divider.v:3]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2828.211 ; gain = 369.797 ; free physical = 1459 ; free virtual = 6049
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'QCS_1_seq_probe_wrapper_0_2' [/home/duncan/QCS/QCS.gen/sources_1/bd/QCS_1/ip/QCS_1_seq_probe_wrapper_0_2/synth/QCS_1_seq_probe_wrapper_0_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'seq_probe_wrapper' [/home/duncan/QCS/QCS.gen/sources_1/bd/seq_probe/hdl/seq_probe_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'seq_probe' [/home/duncan/QCS/QCS.gen/sources_1/bd/seq_probe/synth/seq_probe.v:13]
INFO: [Synth 8-6157] synthesizing module 'seq_probe_c_counter_binary_0_0' [/home/duncan/QCS/QCS.runs/QCS_1_seq_probe_wrapper_0_2_synth_1/.Xil/Vivado-1904336-duncan-Ub22/realtime/seq_probe_c_counter_binary_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'seq_probe_c_counter_binary_0_0' (0#1) [/home/duncan/QCS/QCS.runs/QCS_1_seq_probe_wrapper_0_2_synth_1/.Xil/Vivado-1904336-duncan-Ub22/realtime/seq_probe_c_counter_binary_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'seq_probe_divider_0_0' [/home/duncan/QCS/QCS.runs/QCS_1_seq_probe_wrapper_0_2_synth_1/.Xil/Vivado-1904336-duncan-Ub22/realtime/seq_probe_divider_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'seq_probe_divider_0_0' (0#1) [/home/duncan/QCS/QCS.runs/QCS_1_seq_probe_wrapper_0_2_synth_1/.Xil/Vivado-1904336-duncan-Ub22/realtime/seq_probe_divider_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'seq_probe_encoding_sequencer_0_0' [/home/duncan/QCS/QCS.runs/QCS_1_seq_probe_wrapper_0_2_synth_1/.Xil/Vivado-1904336-duncan-Ub22/realtime/seq_probe_encoding_sequencer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'seq_probe_encoding_sequencer_0_0' (0#1) [/home/duncan/QCS/QCS.runs/QCS_1_seq_probe_wrapper_0_2_synth_1/.Xil/Vivado-1904336-duncan-Ub22/realtime/seq_probe_encoding_sequencer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'seq_probe' (0#1) [/home/duncan/QCS/QCS.gen/sources_1/bd/seq_probe/synth/seq_probe.v:13]
INFO: [Synth 8-6155] done synthesizing module 'seq_probe_wrapper' (0#1) [/home/duncan/QCS/QCS.gen/sources_1/bd/seq_probe/hdl/seq_probe_wrapper.v:13]
INFO: [Synth 8-6155] done synthesizing module 'QCS_1_seq_probe_wrapper_0_2' (0#1) [/home/duncan/QCS/QCS.gen/sources_1/bd/QCS_1/ip/QCS_1_seq_probe_wrapper_0_2/synth/QCS_1_seq_probe_wrapper_0_2.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2896.148 ; gain = 437.734 ; free physical = 1377 ; free virtual = 5968
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2913.961 ; gain = 455.547 ; free physical = 1377 ; free virtual = 5968
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2913.961 ; gain = 455.547 ; free physical = 1377 ; free virtual = 5968
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2913.961 ; gain = 0.000 ; free physical = 1377 ; free virtual = 5968
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/seq_probe/ip/seq_probe_c_counter_binary_0_0/seq_probe_c_counter_binary_0_0/seq_probe_c_counter_binary_0_0_in_context.xdc] for cell 'inst/seq_probe_i/c_counter_binary_0'
Finished Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/seq_probe/ip/seq_probe_c_counter_binary_0_0/seq_probe_c_counter_binary_0_0/seq_probe_c_counter_binary_0_0_in_context.xdc] for cell 'inst/seq_probe_i/c_counter_binary_0'
Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/seq_probe/ip/seq_probe_encoding_sequencer_0_0/seq_probe_encoding_sequencer_0_0/seq_probe_encoding_sequencer_0_0_in_context.xdc] for cell 'inst/seq_probe_i/encoding_sequencer_0'
Finished Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/seq_probe/ip/seq_probe_encoding_sequencer_0_0/seq_probe_encoding_sequencer_0_0/seq_probe_encoding_sequencer_0_0_in_context.xdc] for cell 'inst/seq_probe_i/encoding_sequencer_0'
Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/seq_probe/ip/seq_probe_divider_0_0/seq_probe_divider_0_0/seq_probe_divider_0_0_in_context.xdc] for cell 'inst/seq_probe_i/divider_0'
Finished Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/seq_probe/ip/seq_probe_divider_0_0/seq_probe_divider_0_0/seq_probe_divider_0_0_in_context.xdc] for cell 'inst/seq_probe_i/divider_0'
Parsing XDC File [/home/duncan/QCS/QCS.runs/QCS_1_seq_probe_wrapper_0_2_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/duncan/QCS/QCS.runs/QCS_1_seq_probe_wrapper_0_2_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2959.918 ; gain = 0.000 ; free physical = 1372 ; free virtual = 5963
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2959.918 ; gain = 0.000 ; free physical = 1372 ; free virtual = 5963
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2959.918 ; gain = 501.504 ; free physical = 1379 ; free virtual = 5970
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2959.918 ; gain = 501.504 ; free physical = 1379 ; free virtual = 5970
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst/seq_probe_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/seq_probe_i/c_counter_binary_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/seq_probe_i/encoding_sequencer_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/seq_probe_i/divider_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2959.918 ; gain = 501.504 ; free physical = 1379 ; free virtual = 5970
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2959.918 ; gain = 501.504 ; free physical = 1377 ; free virtual = 5969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2959.918 ; gain = 501.504 ; free physical = 1378 ; free virtual = 5970
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2959.918 ; gain = 501.504 ; free physical = 1389 ; free virtual = 5980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2959.918 ; gain = 501.504 ; free physical = 1389 ; free virtual = 5980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2959.918 ; gain = 501.504 ; free physical = 1389 ; free virtual = 5980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2959.918 ; gain = 501.504 ; free physical = 1399 ; free virtual = 5991
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2959.918 ; gain = 501.504 ; free physical = 1399 ; free virtual = 5991
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2959.918 ; gain = 501.504 ; free physical = 1399 ; free virtual = 5991
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2959.918 ; gain = 501.504 ; free physical = 1399 ; free virtual = 5991
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2959.918 ; gain = 501.504 ; free physical = 1399 ; free virtual = 5991
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2959.918 ; gain = 501.504 ; free physical = 1399 ; free virtual = 5991
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |seq_probe_c_counter_binary_0_0   |         1|
|2     |seq_probe_divider_0_0            |         1|
|3     |seq_probe_encoding_sequencer_0_0 |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |seq_probe_c_counter_binary_0   |     1|
|2     |seq_probe_divider_0            |     1|
|3     |seq_probe_encoding_sequencer_0 |     1|
+------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2959.918 ; gain = 501.504 ; free physical = 1399 ; free virtual = 5991
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2959.918 ; gain = 455.547 ; free physical = 1399 ; free virtual = 5991
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2959.918 ; gain = 501.504 ; free physical = 1399 ; free virtual = 5991
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2959.918 ; gain = 0.000 ; free physical = 1399 ; free virtual = 5991
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2959.918 ; gain = 0.000 ; free physical = 1669 ; free virtual = 6260
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 5259eac6
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2959.918 ; gain = 770.484 ; free physical = 1669 ; free virtual = 6260
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2525.778; main = 2217.188; forked = 360.836
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3894.066; main = 2927.906; forked = 966.160
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint '/home/duncan/QCS/QCS.runs/QCS_1_seq_probe_wrapper_0_2_synth_1/QCS_1_seq_probe_wrapper_0_2.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP QCS_1_seq_probe_wrapper_0_2, cache-ID = d1ac8e9b98ddebe5
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/duncan/QCS/QCS.runs/QCS_1_seq_probe_wrapper_0_2_synth_1/QCS_1_seq_probe_wrapper_0_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file QCS_1_seq_probe_wrapper_0_2_utilization_synth.rpt -pb QCS_1_seq_probe_wrapper_0_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct 21 17:06:26 2024...
