Info: Generated by version: 21.4 build 67
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/dirren/IntelHLS/atax/test-fpga.prj/components/atax/atax.ip --synthesis=VERILOG --output-directory=/home/dirren/IntelHLS/atax/test-fpga.prj/components/atax/atax --family="Stratix 10" --part=1SX280HH3F55I1VG
Info: atax: "Transforming system: atax"
Info: atax: "Naming system components in system: atax"
Info: atax: "Processing generation queue"
Info: atax: "Generating: atax"
Info: atax: "Generating: atax_internal"
Info: atax: Done "atax" with 2 modules, 210 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: IP-XACT
Info: qsys-generate /home/dirren/IntelHLS/atax/test-fpga.prj/components/atax/atax.ip --synthesis=VERILOG --ipxact --output-directory=/home/dirren/IntelHLS/atax/test-fpga.prj/components/atax/atax --family="Stratix 10" --part=1SX280HH3F55I1VG
Info: Finished: IP-XACT
