$date
	Sun Oct 23 00:01:11 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#500445
b11100 !
1"
#500446
b11100 &
b11100 %
1$
#500447
0"
#500450
b1110 &
b1110 %
#500454
b111 &
b111 %
#500458
b10110 &
b10110 %
#500462
b1011 &
b1011 %
#500466
b100010 &
b100010 %
#500470
b10001 &
b10001 %
#500474
b110100 &
b110100 %
#500478
b11010 &
b11010 %
#500482
b1101 &
b1101 %
#500486
b101000 &
b101000 %
#500490
b10100 &
b10100 %
#500494
b1010 &
b1010 %
#500498
b101 &
b101 %
#500502
b10000 &
b10000 %
#500506
b1000 &
b1000 %
#500510
b100 &
b100 %
#500514
b10 &
b10 %
#500518
b1 &
1#
b1 %
#500522
b0 &
b0 %
0#
0$
#1448089
b10110 !
1"
#1448090
b10110 &
b10110 %
1$
#1448091
0"
#1448094
b1011 &
b1011 %
#1448098
b100010 &
b100010 %
#1448102
b10001 &
b10001 %
#1448106
b110100 &
b110100 %
#1448110
b11010 &
b11010 %
#1448114
b1101 &
b1101 %
#1448118
b101000 &
b101000 %
#1448122
b10100 &
b10100 %
#1448126
b1010 &
b1010 %
#1448130
b101 &
b101 %
#1448134
b10000 &
b10000 %
#1448138
b1000 &
b1000 %
#1448142
b100 &
b100 %
#1448146
b10 &
b10 %
#1448150
b1 &
1#
b1 %
#1448154
b0 &
b0 %
0#
0$
#2452177
b10 !
1"
#2452178
b10 &
b10 %
1$
#2452179
0"
#2452182
b1 &
1#
b1 %
#2452186
b0 &
b0 %
0#
0$
#4500012
