Analysis & Synthesis report for im_alu
Mon Jun 01 15:19:43 2020
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: Top-level Entity: |lab_7
 12. Parameter Settings for User Entity Instance: control_unit:control
 13. Parameter Settings for User Entity Instance: add_sub:add_0
 14. Parameter Settings for User Entity Instance: add_sub:add_1
 15. Parameter Settings for User Entity Instance: mul_div:mul_div_0
 16. Parameter Settings for User Entity Instance: mul_div:mul_div_1
 17. Parameter Settings for User Entity Instance: barrel_shifter:barrel_shifter0
 18. Parameter Settings for User Entity Instance: barrel_shifter:barrel_shifter1
 19. Parameter Settings for User Entity Instance: complex_mul:complex_mul
 20. Parameter Settings for User Entity Instance: complex_mul:complex_mul|mul_div:re_A_im_A
 21. Parameter Settings for User Entity Instance: complex_mul:complex_mul|mul_div:re_B_im_B
 22. Parameter Settings for User Entity Instance: complex_mul:complex_mul|add_sub:res_re
 23. Parameter Settings for User Entity Instance: complex_mul:complex_mul|mul_div:re_B_im_A
 24. Parameter Settings for User Entity Instance: complex_mul:complex_mul|mul_div:re_A_im_B
 25. Parameter Settings for User Entity Instance: complex_mul:complex_mul|add_sub:res_im
 26. Parameter Settings for User Entity Instance: complex_div:complex_div
 27. Parameter Settings for User Entity Instance: complex_div:complex_div|mul_div:re_A_re_B
 28. Parameter Settings for User Entity Instance: complex_div:complex_div|mul_div:im_A_im_B
 29. Parameter Settings for User Entity Instance: complex_div:complex_div|add_sub:div0_re
 30. Parameter Settings for User Entity Instance: complex_div:complex_div|mul_div:re_B_re_B
 31. Parameter Settings for User Entity Instance: complex_div:complex_div|mul_div:im_B_im_B
 32. Parameter Settings for User Entity Instance: complex_div:complex_div|add_sub:div1_re
 33. Parameter Settings for User Entity Instance: complex_div:complex_div|mul_div:result_re
 34. Parameter Settings for User Entity Instance: complex_div:complex_div|mul_div:im_A_re_B
 35. Parameter Settings for User Entity Instance: complex_div:complex_div|mul_div:re_A_im_B
 36. Parameter Settings for User Entity Instance: complex_div:complex_div|add_sub:sub_im
 37. Parameter Settings for User Entity Instance: complex_div:complex_div|add_sub:add_im
 38. Parameter Settings for User Entity Instance: complex_div:complex_div|mul_div:result_im
 39. Parameter Settings for User Entity Instance: output_unit:untput_unit
 40. Parameter Settings for Inferred Entity Instance: mul_div:mul_div_0|lpm_divide:Div0
 41. Parameter Settings for Inferred Entity Instance: complex_div:complex_div|mul_div:result_re|lpm_divide:Div0
 42. Parameter Settings for Inferred Entity Instance: mul_div:mul_div_1|lpm_divide:Div0
 43. Parameter Settings for Inferred Entity Instance: complex_mul:complex_mul|mul_div:re_A_im_A|lpm_divide:Div0
 44. Parameter Settings for Inferred Entity Instance: complex_mul:complex_mul|mul_div:re_B_im_B|lpm_divide:Div0
 45. Port Connectivity Checks: "complex_div:complex_div|add_sub:add_im"
 46. Port Connectivity Checks: "complex_div:complex_div|add_sub:sub_im"
 47. Port Connectivity Checks: "complex_div:complex_div|mul_div:re_A_im_B"
 48. Port Connectivity Checks: "complex_div:complex_div|add_sub:div1_re"
 49. Port Connectivity Checks: "complex_div:complex_div|add_sub:div0_re"
 50. Port Connectivity Checks: "complex_div:complex_div"
 51. Port Connectivity Checks: "complex_mul:complex_mul|add_sub:res_im"
 52. Port Connectivity Checks: "complex_mul:complex_mul|add_sub:res_re"
 53. Port Connectivity Checks: "complex_mul:complex_mul"
 54. Port Connectivity Checks: "add_sub:add_1"
 55. Port Connectivity Checks: "add_sub:add_0"
 56. Port Connectivity Checks: "control_unit:control"
 57. Post-Synthesis Netlist Statistics for Top Partition
 58. Elapsed Time Per Partition
 59. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Jun 01 15:19:43 2020       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; im_alu                                      ;
; Top-level Entity Name           ; lab_7                                       ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 40                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 9                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; lab_7              ; im_alu             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                        ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                    ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------+---------+
; mul_div.v                        ; yes             ; User Verilog HDL File        ; C:/Users/grifi/Desktop/lab_7_verilog/mul_div.v                  ;         ;
; add_sub.v                        ; yes             ; User Verilog HDL File        ; C:/Users/grifi/Desktop/lab_7_verilog/add_sub.v                  ;         ;
; barrel_shifter.v                 ; yes             ; User Verilog HDL File        ; C:/Users/grifi/Desktop/lab_7_verilog/barrel_shifter.v           ;         ;
; complex_mul.v                    ; yes             ; User Verilog HDL File        ; C:/Users/grifi/Desktop/lab_7_verilog/complex_mul.v              ;         ;
; complex_div.v                    ; yes             ; User Verilog HDL File        ; C:/Users/grifi/Desktop/lab_7_verilog/complex_div.v              ;         ;
; control_unit.v                   ; yes             ; User Verilog HDL File        ; C:/Users/grifi/Desktop/lab_7_verilog/control_unit.v             ;         ;
; output_unit.v                    ; yes             ; User Verilog HDL File        ; C:/Users/grifi/Desktop/lab_7_verilog/output_unit.v              ;         ;
; lab_7.v                          ; yes             ; User Verilog HDL File        ; C:/Users/grifi/Desktop/lab_7_verilog/lab_7.v                    ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; g:/quartus/quartus/libraries/megafunctions/lpm_divide.tdf       ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; g:/quartus/quartus/libraries/megafunctions/abs_divider.inc      ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; g:/quartus/quartus/libraries/megafunctions/sign_div_unsign.inc  ;         ;
; aglobal171.inc                   ; yes             ; Megafunction                 ; g:/quartus/quartus/libraries/megafunctions/aglobal171.inc       ;         ;
; db/lpm_divide_7dm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/grifi/Desktop/lab_7_verilog/db/lpm_divide_7dm.tdf      ;         ;
; db/sign_div_unsign_dnh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/grifi/Desktop/lab_7_verilog/db/sign_div_unsign_dnh.tdf ;         ;
; db/alt_u_div_03f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/grifi/Desktop/lab_7_verilog/db/alt_u_div_03f.tdf       ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------+---------+


+------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                  ;
+---------------------------------------------+--------------------------------+
; Resource                                    ; Usage                          ;
+---------------------------------------------+--------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 256                            ;
;                                             ;                                ;
; Combinational ALUT usage for logic          ; 475                            ;
;     -- 7 input functions                    ; 4                              ;
;     -- 6 input functions                    ; 33                             ;
;     -- 5 input functions                    ; 136                            ;
;     -- 4 input functions                    ; 142                            ;
;     -- <=3 input functions                  ; 160                            ;
;                                             ;                                ;
; Dedicated logic registers                   ; 0                              ;
;                                             ;                                ;
; I/O pins                                    ; 40                             ;
;                                             ;                                ;
; Total DSP Blocks                            ; 9                              ;
;                                             ;                                ;
; Maximum fan-out node                        ; control_unit:control|WideOr0~0 ;
; Maximum fan-out                             ; 81                             ;
; Total fan-out                               ; 2102                           ;
; Average fan-out                             ; 3.73                           ;
+---------------------------------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                              ; Entity Name         ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |lab_7                                       ; 475 (0)             ; 0 (0)                     ; 0                 ; 9          ; 40   ; 0            ; |lab_7                                                                                                                                           ; lab_7               ; work         ;
;    |add_sub:add_0|                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab_7|add_sub:add_0                                                                                                                             ; add_sub             ; work         ;
;    |add_sub:add_1|                           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab_7|add_sub:add_1                                                                                                                             ; add_sub             ; work         ;
;    |barrel_shifter:barrel_shifter0|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab_7|barrel_shifter:barrel_shifter0                                                                                                            ; barrel_shifter      ; work         ;
;    |barrel_shifter:barrel_shifter1|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab_7|barrel_shifter:barrel_shifter1                                                                                                            ; barrel_shifter      ; work         ;
;    |complex_div:complex_div|                 ; 344 (0)             ; 0 (0)                     ; 0                 ; 5          ; 0    ; 0            ; |lab_7|complex_div:complex_div                                                                                                                   ; complex_div         ; work         ;
;       |add_sub:div0_re|                      ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab_7|complex_div:complex_div|add_sub:div0_re                                                                                                   ; add_sub             ; work         ;
;       |add_sub:div1_re|                      ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab_7|complex_div:complex_div|add_sub:div1_re                                                                                                   ; add_sub             ; work         ;
;       |mul_div:im_A_im_B|                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |lab_7|complex_div:complex_div|mul_div:im_A_im_B                                                                                                 ; mul_div             ; work         ;
;       |mul_div:im_B_im_B|                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |lab_7|complex_div:complex_div|mul_div:im_B_im_B                                                                                                 ; mul_div             ; work         ;
;       |mul_div:re_A_re_B|                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |lab_7|complex_div:complex_div|mul_div:re_A_re_B                                                                                                 ; mul_div             ; work         ;
;       |mul_div:re_B_re_B|                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |lab_7|complex_div:complex_div|mul_div:re_B_re_B                                                                                                 ; mul_div             ; work         ;
;       |mul_div:result_re|                    ; 312 (14)            ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |lab_7|complex_div:complex_div|mul_div:result_re                                                                                                 ; mul_div             ; work         ;
;          |lpm_divide:Div0|                   ; 298 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab_7|complex_div:complex_div|mul_div:result_re|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;             |lpm_divide_7dm:auto_generated|  ; 298 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab_7|complex_div:complex_div|mul_div:result_re|lpm_divide:Div0|lpm_divide_7dm:auto_generated                                                   ; lpm_divide_7dm      ; work         ;
;                |sign_div_unsign_dnh:divider| ; 298 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab_7|complex_div:complex_div|mul_div:result_re|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider                       ; sign_div_unsign_dnh ; work         ;
;                   |alt_u_div_03f:divider|    ; 298 (298)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab_7|complex_div:complex_div|mul_div:result_re|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider ; alt_u_div_03f       ; work         ;
;    |complex_mul:complex_mul|                 ; 28 (0)              ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |lab_7|complex_mul:complex_mul                                                                                                                   ; complex_mul         ; work         ;
;       |add_sub:res_re|                       ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab_7|complex_mul:complex_mul|add_sub:res_re                                                                                                    ; add_sub             ; work         ;
;       |mul_div:re_A_im_A|                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |lab_7|complex_mul:complex_mul|mul_div:re_A_im_A                                                                                                 ; mul_div             ; work         ;
;          |lpm_divide:Div0|                   ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab_7|complex_mul:complex_mul|mul_div:re_A_im_A|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;             |lpm_divide_7dm:auto_generated|  ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab_7|complex_mul:complex_mul|mul_div:re_A_im_A|lpm_divide:Div0|lpm_divide_7dm:auto_generated                                                   ; lpm_divide_7dm      ; work         ;
;                |sign_div_unsign_dnh:divider| ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab_7|complex_mul:complex_mul|mul_div:re_A_im_A|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider                       ; sign_div_unsign_dnh ; work         ;
;                   |alt_u_div_03f:divider|    ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab_7|complex_mul:complex_mul|mul_div:re_A_im_A|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider ; alt_u_div_03f       ; work         ;
;       |mul_div:re_B_im_B|                    ; 10 (8)              ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |lab_7|complex_mul:complex_mul|mul_div:re_B_im_B                                                                                                 ; mul_div             ; work         ;
;          |lpm_divide:Div0|                   ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab_7|complex_mul:complex_mul|mul_div:re_B_im_B|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;             |lpm_divide_7dm:auto_generated|  ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab_7|complex_mul:complex_mul|mul_div:re_B_im_B|lpm_divide:Div0|lpm_divide_7dm:auto_generated                                                   ; lpm_divide_7dm      ; work         ;
;                |sign_div_unsign_dnh:divider| ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab_7|complex_mul:complex_mul|mul_div:re_B_im_B|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider                       ; sign_div_unsign_dnh ; work         ;
;                   |alt_u_div_03f:divider|    ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab_7|complex_mul:complex_mul|mul_div:re_B_im_B|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider ; alt_u_div_03f       ; work         ;
;    |control_unit:control|                    ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab_7|control_unit:control                                                                                                                      ; control_unit        ; work         ;
;    |mul_div:mul_div_0|                       ; 2 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |lab_7|mul_div:mul_div_0                                                                                                                         ; mul_div             ; work         ;
;       |lpm_divide:Div0|                      ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab_7|mul_div:mul_div_0|lpm_divide:Div0                                                                                                         ; lpm_divide          ; work         ;
;          |lpm_divide_7dm:auto_generated|     ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab_7|mul_div:mul_div_0|lpm_divide:Div0|lpm_divide_7dm:auto_generated                                                                           ; lpm_divide_7dm      ; work         ;
;             |sign_div_unsign_dnh:divider|    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab_7|mul_div:mul_div_0|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider                                               ; sign_div_unsign_dnh ; work         ;
;                |alt_u_div_03f:divider|       ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab_7|mul_div:mul_div_0|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider                         ; alt_u_div_03f       ; work         ;
;    |mul_div:mul_div_1|                       ; 2 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |lab_7|mul_div:mul_div_1                                                                                                                         ; mul_div             ; work         ;
;       |lpm_divide:Div0|                      ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab_7|mul_div:mul_div_1|lpm_divide:Div0                                                                                                         ; lpm_divide          ; work         ;
;          |lpm_divide_7dm:auto_generated|     ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab_7|mul_div:mul_div_1|lpm_divide:Div0|lpm_divide_7dm:auto_generated                                                                           ; lpm_divide_7dm      ; work         ;
;             |sign_div_unsign_dnh:divider|    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab_7|mul_div:mul_div_1|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider                                               ; sign_div_unsign_dnh ; work         ;
;                |alt_u_div_03f:divider|       ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab_7|mul_div:mul_div_1|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider                         ; alt_u_div_03f       ; work         ;
;    |output_unit:untput_unit|                 ; 90 (90)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab_7|output_unit:untput_unit                                                                                                                   ; output_unit         ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 9           ;
; Total number of DSP blocks      ; 9           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 9           ;
+---------------------------------+-------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+
; 6:1                ; 28 bits   ; 112 LEs       ; 112 LEs              ; 0 LEs                  ; No         ; |lab_7|output_unit:untput_unit|Mux2 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |lab_7 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control_unit:control ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: add_sub:add_0 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; REG_WIDTH      ; 16    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: add_sub:add_1 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; REG_WIDTH      ; 16    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mul_div:mul_div_0 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; WIDTH          ; 16    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mul_div:mul_div_1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; WIDTH          ; 16    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: barrel_shifter:barrel_shifter0 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: barrel_shifter:barrel_shifter1 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: complex_mul:complex_mul ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: complex_mul:complex_mul|mul_div:re_A_im_A ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: complex_mul:complex_mul|mul_div:re_B_im_B ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: complex_mul:complex_mul|add_sub:res_re ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; REG_WIDTH      ; 16    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: complex_mul:complex_mul|mul_div:re_B_im_A ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: complex_mul:complex_mul|mul_div:re_A_im_B ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: complex_mul:complex_mul|add_sub:res_im ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; REG_WIDTH      ; 16    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: complex_div:complex_div ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: complex_div:complex_div|mul_div:re_A_re_B ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: complex_div:complex_div|mul_div:im_A_im_B ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: complex_div:complex_div|add_sub:div0_re ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; REG_WIDTH      ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: complex_div:complex_div|mul_div:re_B_re_B ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: complex_div:complex_div|mul_div:im_B_im_B ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: complex_div:complex_div|add_sub:div1_re ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; REG_WIDTH      ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: complex_div:complex_div|mul_div:result_re ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: complex_div:complex_div|mul_div:im_A_re_B ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: complex_div:complex_div|mul_div:re_A_im_B ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; WIDTH          ; 15    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: complex_div:complex_div|add_sub:sub_im ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; REG_WIDTH      ; 16    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: complex_div:complex_div|add_sub:add_im ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; REG_WIDTH      ; 16    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: complex_div:complex_div|mul_div:result_im ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: output_unit:untput_unit ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mul_div:mul_div_0|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                  ;
; LPM_WIDTHD             ; 16             ; Untyped                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_7dm ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: complex_div:complex_div|mul_div:result_re|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                             ;
+------------------------+----------------+------------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                          ;
; LPM_WIDTHD             ; 16             ; Untyped                                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                          ;
; CBXI_PARAMETER         ; lpm_divide_7dm ; Untyped                                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                   ;
+------------------------+----------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mul_div:mul_div_1|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                  ;
; LPM_WIDTHD             ; 16             ; Untyped                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_7dm ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: complex_mul:complex_mul|mul_div:re_A_im_A|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                             ;
+------------------------+----------------+------------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                          ;
; LPM_WIDTHD             ; 16             ; Untyped                                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                          ;
; CBXI_PARAMETER         ; lpm_divide_7dm ; Untyped                                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                   ;
+------------------------+----------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: complex_mul:complex_mul|mul_div:re_B_im_B|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                             ;
+------------------------+----------------+------------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                          ;
; LPM_WIDTHD             ; 16             ; Untyped                                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                          ;
; CBXI_PARAMETER         ; lpm_divide_7dm ; Untyped                                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                   ;
+------------------------+----------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "complex_div:complex_div|add_sub:add_im"                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ovf  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; cf   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "complex_div:complex_div|add_sub:sub_im"                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ovf  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; cf   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "complex_div:complex_div|mul_div:re_A_im_B"                                                                                                                                         ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_A ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (15 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; in_B ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (15 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; out  ; Output ; Warning  ; Output or bidir port (15 bits) is smaller than the port expression (16 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "complex_div:complex_div|add_sub:div1_re"                                                                 ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ovf  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; cf   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "complex_div:complex_div|add_sub:div0_re"                                                                 ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ovf  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; cf   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "complex_div:complex_div"                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; im_C ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "complex_mul:complex_mul|add_sub:res_im"                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ovf  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; cf   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "complex_mul:complex_mul|add_sub:res_re"                                                                    ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; addsub ; Input  ; Info     ; Stuck at GND                                                                                             ;
; ovf    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; cf     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "complex_mul:complex_mul"                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; im_C ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "add_sub:add_1"                                                                                           ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ovf  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; cf   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "add_sub:add_0"                                                                                           ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ovf  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; cf   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_unit:control"                                                                                                                                   ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                       ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; i_0            ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "i_0[15..1]" will be connected to GND. ;
; i_1            ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "i_1[15..1]" will be connected to GND. ;
; i_2            ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "i_2[15..1]" will be connected to GND. ;
; i_3            ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "i_3[15..1]" will be connected to GND. ;
; control_sig[2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                           ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_lcell_comb     ; 475                         ;
;     arith             ; 204                         ;
;         0 data inputs ; 26                          ;
;         2 data inputs ; 45                          ;
;         4 data inputs ; 8                           ;
;         5 data inputs ; 125                         ;
;     extend            ; 4                           ;
;         7 data inputs ; 4                           ;
;     normal            ; 250                         ;
;         2 data inputs ; 17                          ;
;         3 data inputs ; 58                          ;
;         4 data inputs ; 131                         ;
;         5 data inputs ; 11                          ;
;         6 data inputs ; 33                          ;
;     shared            ; 17                          ;
;         0 data inputs ; 7                           ;
;         2 data inputs ; 7                           ;
;         4 data inputs ; 3                           ;
; arriav_mac            ; 9                           ;
; boundary_port         ; 40                          ;
;                       ;                             ;
; Max LUT depth         ; 36.50                       ;
; Average LUT depth     ; 25.65                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Mon Jun 01 15:19:11 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off im_alu -c im_alu
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file mul_div.v
    Info (12023): Found entity 1: mul_div File: C:/Users/grifi/Desktop/lab_7_verilog/mul_div.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file add_sub.v
    Info (12023): Found entity 1: add_sub File: C:/Users/grifi/Desktop/lab_7_verilog/add_sub.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file barrel_shifter.v
    Info (12023): Found entity 1: barrel_shifter File: C:/Users/grifi/Desktop/lab_7_verilog/barrel_shifter.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file complex_mul.v
    Info (12023): Found entity 1: complex_mul File: C:/Users/grifi/Desktop/lab_7_verilog/complex_mul.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file complex_div.v
    Info (12023): Found entity 1: complex_div File: C:/Users/grifi/Desktop/lab_7_verilog/complex_div.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.v
    Info (12023): Found entity 1: control_unit File: C:/Users/grifi/Desktop/lab_7_verilog/control_unit.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file output_unit.v
    Info (12023): Found entity 1: output_unit File: C:/Users/grifi/Desktop/lab_7_verilog/output_unit.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file lab_7.v
    Info (12023): Found entity 1: lab_7 File: C:/Users/grifi/Desktop/lab_7_verilog/lab_7.v Line: 5
Info (12127): Elaborating entity "lab_7" for the top level hierarchy
Info (12128): Elaborating entity "control_unit" for hierarchy "control_unit:control" File: C:/Users/grifi/Desktop/lab_7_verilog/lab_7.v Line: 38
Info (12128): Elaborating entity "add_sub" for hierarchy "add_sub:add_0" File: C:/Users/grifi/Desktop/lab_7_verilog/lab_7.v Line: 46
Info (12128): Elaborating entity "mul_div" for hierarchy "mul_div:mul_div_0" File: C:/Users/grifi/Desktop/lab_7_verilog/lab_7.v Line: 61
Warning (10230): Verilog HDL assignment warning at mul_div.v(19): truncated value with size 17 to match size of target (16) File: C:/Users/grifi/Desktop/lab_7_verilog/mul_div.v Line: 19
Warning (10230): Verilog HDL assignment warning at mul_div.v(20): truncated value with size 17 to match size of target (16) File: C:/Users/grifi/Desktop/lab_7_verilog/mul_div.v Line: 20
Info (12128): Elaborating entity "barrel_shifter" for hierarchy "barrel_shifter:barrel_shifter0" File: C:/Users/grifi/Desktop/lab_7_verilog/lab_7.v Line: 76
Warning (10230): Verilog HDL assignment warning at barrel_shifter.v(32): truncated value with size 17 to match size of target (16) File: C:/Users/grifi/Desktop/lab_7_verilog/barrel_shifter.v Line: 32
Warning (10230): Verilog HDL assignment warning at barrel_shifter.v(34): truncated value with size 17 to match size of target (16) File: C:/Users/grifi/Desktop/lab_7_verilog/barrel_shifter.v Line: 34
Warning (10230): Verilog HDL assignment warning at barrel_shifter.v(36): truncated value with size 17 to match size of target (16) File: C:/Users/grifi/Desktop/lab_7_verilog/barrel_shifter.v Line: 36
Info (12128): Elaborating entity "complex_mul" for hierarchy "complex_mul:complex_mul" File: C:/Users/grifi/Desktop/lab_7_verilog/lab_7.v Line: 96
Info (12128): Elaborating entity "complex_div" for hierarchy "complex_div:complex_div" File: C:/Users/grifi/Desktop/lab_7_verilog/lab_7.v Line: 110
Warning (10230): Verilog HDL assignment warning at complex_div.v(18): truncated value with size 3 to match size of target (2) File: C:/Users/grifi/Desktop/lab_7_verilog/complex_div.v Line: 18
Info (12128): Elaborating entity "mul_div" for hierarchy "complex_div:complex_div|mul_div:re_A_im_B" File: C:/Users/grifi/Desktop/lab_7_verilog/complex_div.v Line: 96
Warning (10230): Verilog HDL assignment warning at mul_div.v(19): truncated value with size 16 to match size of target (15) File: C:/Users/grifi/Desktop/lab_7_verilog/mul_div.v Line: 19
Warning (10230): Verilog HDL assignment warning at mul_div.v(20): truncated value with size 16 to match size of target (15) File: C:/Users/grifi/Desktop/lab_7_verilog/mul_div.v Line: 20
Info (12128): Elaborating entity "output_unit" for hierarchy "output_unit:untput_unit" File: C:/Users/grifi/Desktop/lab_7_verilog/lab_7.v Line: 128
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "complex_div:complex_div|sub_1_im[15]" is missing source, defaulting to GND File: C:/Users/grifi/Desktop/lab_7_verilog/complex_div.v Line: 14
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "control_unit:control|o_sel[2]" feeding internal logic into a wire File: C:/Users/grifi/Desktop/lab_7_verilog/control_unit.v Line: 35
    Warning (13049): Converted tri-state buffer "control_unit:control|o_sel[1]" feeding internal logic into a wire File: C:/Users/grifi/Desktop/lab_7_verilog/control_unit.v Line: 35
    Warning (13049): Converted tri-state buffer "control_unit:control|o_sel[0]" feeding internal logic into a wire File: C:/Users/grifi/Desktop/lab_7_verilog/control_unit.v Line: 35
Info (278001): Inferred 5 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "mul_div:mul_div_0|Div0" File: C:/Users/grifi/Desktop/lab_7_verilog/mul_div.v Line: 12
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "complex_div:complex_div|mul_div:result_re|Div0" File: C:/Users/grifi/Desktop/lab_7_verilog/mul_div.v Line: 12
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "mul_div:mul_div_1|Div0" File: C:/Users/grifi/Desktop/lab_7_verilog/mul_div.v Line: 12
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "complex_mul:complex_mul|mul_div:re_A_im_A|Div0" File: C:/Users/grifi/Desktop/lab_7_verilog/mul_div.v Line: 12
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "complex_mul:complex_mul|mul_div:re_B_im_B|Div0" File: C:/Users/grifi/Desktop/lab_7_verilog/mul_div.v Line: 12
Info (12130): Elaborated megafunction instantiation "mul_div:mul_div_0|lpm_divide:Div0" File: C:/Users/grifi/Desktop/lab_7_verilog/mul_div.v Line: 12
Info (12133): Instantiated megafunction "mul_div:mul_div_0|lpm_divide:Div0" with the following parameter: File: C:/Users/grifi/Desktop/lab_7_verilog/mul_div.v Line: 12
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "16"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_7dm.tdf
    Info (12023): Found entity 1: lpm_divide_7dm File: C:/Users/grifi/Desktop/lab_7_verilog/db/lpm_divide_7dm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_dnh File: C:/Users/grifi/Desktop/lab_7_verilog/db/sign_div_unsign_dnh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_03f.tdf
    Info (12023): Found entity 1: alt_u_div_03f File: C:/Users/grifi/Desktop/lab_7_verilog/db/alt_u_div_03f.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "complex_div:complex_div|mul_div:result_re|lpm_divide:Div0" File: C:/Users/grifi/Desktop/lab_7_verilog/mul_div.v Line: 12
Info (12133): Instantiated megafunction "complex_div:complex_div|mul_div:result_re|lpm_divide:Div0" with the following parameter: File: C:/Users/grifi/Desktop/lab_7_verilog/mul_div.v Line: 12
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "16"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Warning (12241): 10 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 524 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 475 logic cells
    Info (21062): Implemented 9 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 4830 megabytes
    Info: Processing ended: Mon Jun 01 15:19:43 2020
    Info: Elapsed time: 00:00:32
    Info: Total CPU time (on all processors): 00:00:53


