library ieee;
use ieee.std_logic_1164.all;

entity full_adder_4bit is
	port
