<profile>

<section name = "Vivado HLS Report for 'd_sigmoid'" level="0">
<item name = "Date">Mon Sep  5 12:50:57 2022
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">sigmoid</item>
<item name = "Solution">unroll</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-3</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 8.253 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">14, 14, 0.140 us, 0.140 us, 14, 14, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 28, 1490, 3448, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 281, -</column>
<column name="Register">-, -, 1167, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 12, 2, 7, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="d_sigmoid_dmul_64cud_U3">d_sigmoid_dmul_64cud, 0, 11, 299, 578, 0</column>
<column name="d_sigmoid_dmul_64cud_U4">d_sigmoid_dmul_64cud, 0, 11, 299, 578, 0</column>
<column name="d_sigmoid_dsub_64bkb_U1">d_sigmoid_dsub_64bkb, 0, 3, 446, 1146, 0</column>
<column name="d_sigmoid_dsub_64bkb_U2">d_sigmoid_dsub_64bkb, 0, 3, 446, 1146, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">65, 16, 1, 16</column>
<column name="grp_fu_206_p0">27, 5, 64, 320</column>
<column name="grp_fu_206_p1">27, 5, 64, 320</column>
<column name="grp_fu_210_p0">27, 5, 64, 320</column>
<column name="grp_fu_210_p1">27, 5, 64, 320</column>
<column name="layer_derivative_address0">27, 5, 3, 15</column>
<column name="layer_derivative_address1">27, 5, 3, 15</column>
<column name="layer_output_address0">27, 5, 3, 15</column>
<column name="layer_output_address1">27, 5, 3, 15</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">15, 0, 15, 0</column>
<column name="layer_output_load_1_reg_240">64, 0, 64, 0</column>
<column name="layer_output_load_2_reg_256">64, 0, 64, 0</column>
<column name="layer_output_load_3_reg_262">64, 0, 64, 0</column>
<column name="layer_output_load_4_reg_278">64, 0, 64, 0</column>
<column name="layer_output_load_5_reg_284">64, 0, 64, 0</column>
<column name="layer_output_load_6_reg_300">64, 0, 64, 0</column>
<column name="layer_output_load_7_reg_306">64, 0, 64, 0</column>
<column name="layer_output_load_reg_234">64, 0, 64, 0</column>
<column name="reg_214">64, 0, 64, 0</column>
<column name="reg_219">64, 0, 64, 0</column>
<column name="tmp_2_reg_322">64, 0, 64, 0</column>
<column name="tmp_3_reg_327">64, 0, 64, 0</column>
<column name="tmp_4_reg_332">64, 0, 64, 0</column>
<column name="tmp_5_reg_337">64, 0, 64, 0</column>
<column name="tmp_6_reg_342">64, 0, 64, 0</column>
<column name="tmp_7_reg_347">64, 0, 64, 0</column>
<column name="tmp_reg_312">64, 0, 64, 0</column>
<column name="tmp_s_reg_317">64, 0, 64, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, d_sigmoid, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, d_sigmoid, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, d_sigmoid, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, d_sigmoid, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, d_sigmoid, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, d_sigmoid, return value</column>
<column name="layer_input_address0">out, 3, ap_memory, layer_input, array</column>
<column name="layer_input_ce0">out, 1, ap_memory, layer_input, array</column>
<column name="layer_input_we0">out, 1, ap_memory, layer_input, array</column>
<column name="layer_input_d0">out, 64, ap_memory, layer_input, array</column>
<column name="layer_input_q0">in, 64, ap_memory, layer_input, array</column>
<column name="layer_input_address1">out, 3, ap_memory, layer_input, array</column>
<column name="layer_input_ce1">out, 1, ap_memory, layer_input, array</column>
<column name="layer_input_we1">out, 1, ap_memory, layer_input, array</column>
<column name="layer_input_d1">out, 64, ap_memory, layer_input, array</column>
<column name="layer_input_q1">in, 64, ap_memory, layer_input, array</column>
<column name="layer_output_address0">out, 3, ap_memory, layer_output, array</column>
<column name="layer_output_ce0">out, 1, ap_memory, layer_output, array</column>
<column name="layer_output_q0">in, 64, ap_memory, layer_output, array</column>
<column name="layer_output_address1">out, 3, ap_memory, layer_output, array</column>
<column name="layer_output_ce1">out, 1, ap_memory, layer_output, array</column>
<column name="layer_output_q1">in, 64, ap_memory, layer_output, array</column>
<column name="layer_derivative_address0">out, 3, ap_memory, layer_derivative, array</column>
<column name="layer_derivative_ce0">out, 1, ap_memory, layer_derivative, array</column>
<column name="layer_derivative_we0">out, 1, ap_memory, layer_derivative, array</column>
<column name="layer_derivative_d0">out, 64, ap_memory, layer_derivative, array</column>
<column name="layer_derivative_address1">out, 3, ap_memory, layer_derivative, array</column>
<column name="layer_derivative_ce1">out, 1, ap_memory, layer_derivative, array</column>
<column name="layer_derivative_we1">out, 1, ap_memory, layer_derivative, array</column>
<column name="layer_derivative_d1">out, 64, ap_memory, layer_derivative, array</column>
</table>
</item>
</section>
</profile>
