// -----------------------------------------------------------------------------
// Auto-Generated by:        __   _ __      _  __
//                          / /  (_) /____ | |/_/
//                         / /__/ / __/ -_)>  <
//                        /____/_/\__/\__/_/|_|
//                     Build your hardware, easily!
//                   https://github.com/enjoy-digital/litex
//
// Filename   : axil_crossbar_wrapper.v
// Device     : gemini
// LiteX sha1 : --------
// Date       : 2023-01-24 11:39:48
//------------------------------------------------------------------------------
// This file is Copyright (c) 2022 RapidSilicon
//--------------------------------------------------------------------------------

`timescale 1ns / 1ps

//------------------------------------------------------------------------------
// Module
//------------------------------------------------------------------------------

module axil_crossbar_wrapper (
    input  wire          ACLK,
    input  wire          ARESET,
    input  wire          s0_axi_aclk,
    input  wire          s0_axi_areset,
    input  wire          s1_axi_aclk,
    input  wire          s1_axi_areset,
    input  wire          s2_axi_aclk,
    input  wire          s2_axi_areset,
    input  wire          s3_axi_aclk,
    input  wire          s3_axi_areset,
    input  wire          m0_axi_aclk,
    input  wire          m0_axi_areset,
    input  wire          m1_axi_aclk,
    input  wire          m1_axi_areset,
    input  wire          m2_axi_aclk,
    input  wire          m2_axi_areset,
    input  wire          m3_axi_aclk,
    input  wire          m3_axi_areset,
    input  wire          s00_axil_awvalid,
    output wire          s00_axil_awready,
    input  wire   [31:0] s00_axil_awaddr,
    input  wire    [2:0] s00_axil_awprot,
    input  wire          s00_axil_wvalid,
    output wire          s00_axil_wready,
    input  wire   [31:0] s00_axil_wdata,
    input  wire    [3:0] s00_axil_wstrb,
    output wire          s00_axil_bvalid,
    input  wire          s00_axil_bready,
    output wire    [1:0] s00_axil_bresp,
    input  wire          s00_axil_arvalid,
    output wire          s00_axil_arready,
    input  wire   [31:0] s00_axil_araddr,
    input  wire    [2:0] s00_axil_arprot,
    output wire          s00_axil_rvalid,
    input  wire          s00_axil_rready,
    output wire    [1:0] s00_axil_rresp,
    output wire   [31:0] s00_axil_rdata,
    input  wire          s01_axil_awvalid,
    output wire          s01_axil_awready,
    input  wire   [31:0] s01_axil_awaddr,
    input  wire    [2:0] s01_axil_awprot,
    input  wire          s01_axil_wvalid,
    output wire          s01_axil_wready,
    input  wire   [31:0] s01_axil_wdata,
    input  wire    [3:0] s01_axil_wstrb,
    output wire          s01_axil_bvalid,
    input  wire          s01_axil_bready,
    output wire    [1:0] s01_axil_bresp,
    input  wire          s01_axil_arvalid,
    output wire          s01_axil_arready,
    input  wire   [31:0] s01_axil_araddr,
    input  wire    [2:0] s01_axil_arprot,
    output wire          s01_axil_rvalid,
    input  wire          s01_axil_rready,
    output wire    [1:0] s01_axil_rresp,
    output wire   [31:0] s01_axil_rdata,
    input  wire          s02_axil_awvalid,
    output wire          s02_axil_awready,
    input  wire   [31:0] s02_axil_awaddr,
    input  wire    [2:0] s02_axil_awprot,
    input  wire          s02_axil_wvalid,
    output wire          s02_axil_wready,
    input  wire   [31:0] s02_axil_wdata,
    input  wire    [3:0] s02_axil_wstrb,
    output wire          s02_axil_bvalid,
    input  wire          s02_axil_bready,
    output wire    [1:0] s02_axil_bresp,
    input  wire          s02_axil_arvalid,
    output wire          s02_axil_arready,
    input  wire   [31:0] s02_axil_araddr,
    input  wire    [2:0] s02_axil_arprot,
    output wire          s02_axil_rvalid,
    input  wire          s02_axil_rready,
    output wire    [1:0] s02_axil_rresp,
    output wire   [31:0] s02_axil_rdata,
    input  wire          s03_axil_awvalid,
    output wire          s03_axil_awready,
    input  wire   [31:0] s03_axil_awaddr,
    input  wire    [2:0] s03_axil_awprot,
    input  wire          s03_axil_wvalid,
    output wire          s03_axil_wready,
    input  wire   [31:0] s03_axil_wdata,
    input  wire    [3:0] s03_axil_wstrb,
    output wire          s03_axil_bvalid,
    input  wire          s03_axil_bready,
    output wire    [1:0] s03_axil_bresp,
    input  wire          s03_axil_arvalid,
    output wire          s03_axil_arready,
    input  wire   [31:0] s03_axil_araddr,
    input  wire    [2:0] s03_axil_arprot,
    output wire          s03_axil_rvalid,
    input  wire          s03_axil_rready,
    output wire    [1:0] s03_axil_rresp,
    output wire   [31:0] s03_axil_rdata,
    output wire          m00_axil_awvalid,
    input  wire          m00_axil_awready,
    output wire   [31:0] m00_axil_awaddr,
    output wire    [2:0] m00_axil_awprot,
    output wire          m00_axil_wvalid,
    input  wire          m00_axil_wready,
    output wire   [31:0] m00_axil_wdata,
    output wire    [3:0] m00_axil_wstrb,
    input  wire          m00_axil_bvalid,
    output wire          m00_axil_bready,
    input  wire    [1:0] m00_axil_bresp,
    output wire          m00_axil_arvalid,
    input  wire          m00_axil_arready,
    output wire   [31:0] m00_axil_araddr,
    output wire    [2:0] m00_axil_arprot,
    input  wire          m00_axil_rvalid,
    output wire          m00_axil_rready,
    input  wire    [1:0] m00_axil_rresp,
    input  wire   [31:0] m00_axil_rdata,
    output wire          m01_axil_awvalid,
    input  wire          m01_axil_awready,
    output wire   [31:0] m01_axil_awaddr,
    output wire    [2:0] m01_axil_awprot,
    output wire          m01_axil_wvalid,
    input  wire          m01_axil_wready,
    output wire   [31:0] m01_axil_wdata,
    output wire    [3:0] m01_axil_wstrb,
    input  wire          m01_axil_bvalid,
    output wire          m01_axil_bready,
    input  wire    [1:0] m01_axil_bresp,
    output wire          m01_axil_arvalid,
    input  wire          m01_axil_arready,
    output wire   [31:0] m01_axil_araddr,
    output wire    [2:0] m01_axil_arprot,
    input  wire          m01_axil_rvalid,
    output wire          m01_axil_rready,
    input  wire    [1:0] m01_axil_rresp,
    input  wire   [31:0] m01_axil_rdata,
    output wire          m02_axil_awvalid,
    input  wire          m02_axil_awready,
    output wire   [31:0] m02_axil_awaddr,
    output wire    [2:0] m02_axil_awprot,
    output wire          m02_axil_wvalid,
    input  wire          m02_axil_wready,
    output wire   [31:0] m02_axil_wdata,
    output wire    [3:0] m02_axil_wstrb,
    input  wire          m02_axil_bvalid,
    output wire          m02_axil_bready,
    input  wire    [1:0] m02_axil_bresp,
    output wire          m02_axil_arvalid,
    input  wire          m02_axil_arready,
    output wire   [31:0] m02_axil_araddr,
    output wire    [2:0] m02_axil_arprot,
    input  wire          m02_axil_rvalid,
    output wire          m02_axil_rready,
    input  wire    [1:0] m02_axil_rresp,
    input  wire   [31:0] m02_axil_rdata,
    output wire          m03_axil_awvalid,
    input  wire          m03_axil_awready,
    output wire   [31:0] m03_axil_awaddr,
    output wire    [2:0] m03_axil_awprot,
    output wire          m03_axil_wvalid,
    input  wire          m03_axil_wready,
    output wire   [31:0] m03_axil_wdata,
    output wire    [3:0] m03_axil_wstrb,
    input  wire          m03_axil_bvalid,
    output wire          m03_axil_bready,
    input  wire    [1:0] m03_axil_bresp,
    output wire          m03_axil_arvalid,
    input  wire          m03_axil_arready,
    output wire   [31:0] m03_axil_araddr,
    output wire    [2:0] m03_axil_arprot,
    input  wire          m03_axil_rvalid,
    output wire          m03_axil_rready,
    input  wire    [1:0] m03_axil_rresp,
    input  wire   [31:0] m03_axil_rdata
);


//------------------------------------------------------------------------------
// Signals
//------------------------------------------------------------------------------

wire          sys_clk;
wire          sys_rst;
wire          s0_axi_aclk_clk;
wire          s0_axi_areset_rst;
wire          s1_axi_aclk_clk;
wire          s1_axi_areset_rst;
wire          s2_axi_aclk_clk;
wire          s2_axi_areset_rst;
wire          s3_axi_aclk_clk;
wire          s3_axi_areset_rst;
wire          m0_axi_aclk_clk;
wire          m0_axi_areset_rst;
wire          m1_axi_aclk_clk;
wire          m1_axi_areset_rst;
wire          m2_axi_aclk_clk;
wire          m2_axi_areset_rst;
wire          m3_axi_aclk_clk;
wire          m3_axi_areset_rst;
wire          axiliteinterface0_aw_valid0;
wire          axiliteinterface0_aw_ready0;
wire   [31:0] axiliteinterface0_aw_payload_addr0;
wire    [2:0] axiliteinterface0_aw_payload_prot0;
wire          axiliteinterface0_w_valid0;
wire          axiliteinterface0_w_ready0;
wire   [31:0] axiliteinterface0_w_payload_data0;
wire    [3:0] axiliteinterface0_w_payload_strb0;
wire          axiliteinterface0_b_valid0;
wire          axiliteinterface0_b_ready0;
wire    [1:0] axiliteinterface0_b_payload_resp0;
wire          axiliteinterface0_ar_valid0;
wire          axiliteinterface0_ar_ready0;
wire   [31:0] axiliteinterface0_ar_payload_addr0;
wire    [2:0] axiliteinterface0_ar_payload_prot0;
wire          axiliteinterface0_r_valid0;
wire          axiliteinterface0_r_ready0;
wire    [1:0] axiliteinterface0_r_payload_resp0;
wire   [31:0] axiliteinterface0_r_payload_data0;
wire          axiliteinterface1_aw_valid0;
wire          axiliteinterface1_aw_ready0;
wire   [31:0] axiliteinterface1_aw_payload_addr0;
wire    [2:0] axiliteinterface1_aw_payload_prot0;
wire          axiliteinterface1_w_valid0;
wire          axiliteinterface1_w_ready0;
wire   [31:0] axiliteinterface1_w_payload_data0;
wire    [3:0] axiliteinterface1_w_payload_strb0;
wire          axiliteinterface1_b_valid0;
wire          axiliteinterface1_b_ready0;
wire    [1:0] axiliteinterface1_b_payload_resp0;
wire          axiliteinterface1_ar_valid0;
wire          axiliteinterface1_ar_ready0;
wire   [31:0] axiliteinterface1_ar_payload_addr0;
wire    [2:0] axiliteinterface1_ar_payload_prot0;
wire          axiliteinterface1_r_valid0;
wire          axiliteinterface1_r_ready0;
wire    [1:0] axiliteinterface1_r_payload_resp0;
wire   [31:0] axiliteinterface1_r_payload_data0;
wire          axiliteinterface2_aw_valid0;
wire          axiliteinterface2_aw_ready0;
wire   [31:0] axiliteinterface2_aw_payload_addr0;
wire    [2:0] axiliteinterface2_aw_payload_prot0;
wire          axiliteinterface2_w_valid0;
wire          axiliteinterface2_w_ready0;
wire   [31:0] axiliteinterface2_w_payload_data0;
wire    [3:0] axiliteinterface2_w_payload_strb0;
wire          axiliteinterface2_b_valid0;
wire          axiliteinterface2_b_ready0;
wire    [1:0] axiliteinterface2_b_payload_resp0;
wire          axiliteinterface2_ar_valid0;
wire          axiliteinterface2_ar_ready0;
wire   [31:0] axiliteinterface2_ar_payload_addr0;
wire    [2:0] axiliteinterface2_ar_payload_prot0;
wire          axiliteinterface2_r_valid0;
wire          axiliteinterface2_r_ready0;
wire    [1:0] axiliteinterface2_r_payload_resp0;
wire   [31:0] axiliteinterface2_r_payload_data0;
wire          axiliteinterface3_aw_valid0;
wire          axiliteinterface3_aw_ready0;
wire   [31:0] axiliteinterface3_aw_payload_addr0;
wire    [2:0] axiliteinterface3_aw_payload_prot0;
wire          axiliteinterface3_w_valid0;
wire          axiliteinterface3_w_ready0;
wire   [31:0] axiliteinterface3_w_payload_data0;
wire    [3:0] axiliteinterface3_w_payload_strb0;
wire          axiliteinterface3_b_valid0;
wire          axiliteinterface3_b_ready0;
wire    [1:0] axiliteinterface3_b_payload_resp0;
wire          axiliteinterface3_ar_valid0;
wire          axiliteinterface3_ar_ready0;
wire   [31:0] axiliteinterface3_ar_payload_addr0;
wire    [2:0] axiliteinterface3_ar_payload_prot0;
wire          axiliteinterface3_r_valid0;
wire          axiliteinterface3_r_ready0;
wire    [1:0] axiliteinterface3_r_payload_resp0;
wire   [31:0] axiliteinterface3_r_payload_data0;
wire          axiliteinterface0_aw_valid1;
wire          axiliteinterface0_aw_ready1;
wire   [31:0] axiliteinterface0_aw_payload_addr1;
wire    [2:0] axiliteinterface0_aw_payload_prot1;
wire          axiliteinterface0_w_valid1;
wire          axiliteinterface0_w_ready1;
wire   [31:0] axiliteinterface0_w_payload_data1;
wire    [3:0] axiliteinterface0_w_payload_strb1;
wire          axiliteinterface0_b_valid1;
wire          axiliteinterface0_b_ready1;
wire    [1:0] axiliteinterface0_b_payload_resp1;
wire          axiliteinterface0_ar_valid1;
wire          axiliteinterface0_ar_ready1;
wire   [31:0] axiliteinterface0_ar_payload_addr1;
wire    [2:0] axiliteinterface0_ar_payload_prot1;
wire          axiliteinterface0_r_valid1;
wire          axiliteinterface0_r_ready1;
wire    [1:0] axiliteinterface0_r_payload_resp1;
wire   [31:0] axiliteinterface0_r_payload_data1;
wire          axiliteinterface1_aw_valid1;
wire          axiliteinterface1_aw_ready1;
wire   [31:0] axiliteinterface1_aw_payload_addr1;
wire    [2:0] axiliteinterface1_aw_payload_prot1;
wire          axiliteinterface1_w_valid1;
wire          axiliteinterface1_w_ready1;
wire   [31:0] axiliteinterface1_w_payload_data1;
wire    [3:0] axiliteinterface1_w_payload_strb1;
wire          axiliteinterface1_b_valid1;
wire          axiliteinterface1_b_ready1;
wire    [1:0] axiliteinterface1_b_payload_resp1;
wire          axiliteinterface1_ar_valid1;
wire          axiliteinterface1_ar_ready1;
wire   [31:0] axiliteinterface1_ar_payload_addr1;
wire    [2:0] axiliteinterface1_ar_payload_prot1;
wire          axiliteinterface1_r_valid1;
wire          axiliteinterface1_r_ready1;
wire    [1:0] axiliteinterface1_r_payload_resp1;
wire   [31:0] axiliteinterface1_r_payload_data1;
wire          axiliteinterface2_aw_valid1;
wire          axiliteinterface2_aw_ready1;
wire   [31:0] axiliteinterface2_aw_payload_addr1;
wire    [2:0] axiliteinterface2_aw_payload_prot1;
wire          axiliteinterface2_w_valid1;
wire          axiliteinterface2_w_ready1;
wire   [31:0] axiliteinterface2_w_payload_data1;
wire    [3:0] axiliteinterface2_w_payload_strb1;
wire          axiliteinterface2_b_valid1;
wire          axiliteinterface2_b_ready1;
wire    [1:0] axiliteinterface2_b_payload_resp1;
wire          axiliteinterface2_ar_valid1;
wire          axiliteinterface2_ar_ready1;
wire   [31:0] axiliteinterface2_ar_payload_addr1;
wire    [2:0] axiliteinterface2_ar_payload_prot1;
wire          axiliteinterface2_r_valid1;
wire          axiliteinterface2_r_ready1;
wire    [1:0] axiliteinterface2_r_payload_resp1;
wire   [31:0] axiliteinterface2_r_payload_data1;
wire          axiliteinterface3_aw_valid1;
wire          axiliteinterface3_aw_ready1;
wire   [31:0] axiliteinterface3_aw_payload_addr1;
wire    [2:0] axiliteinterface3_aw_payload_prot1;
wire          axiliteinterface3_w_valid1;
wire          axiliteinterface3_w_ready1;
wire   [31:0] axiliteinterface3_w_payload_data1;
wire    [3:0] axiliteinterface3_w_payload_strb1;
wire          axiliteinterface3_b_valid1;
wire          axiliteinterface3_b_ready1;
wire    [1:0] axiliteinterface3_b_payload_resp1;
wire          axiliteinterface3_ar_valid1;
wire          axiliteinterface3_ar_ready1;
wire   [31:0] axiliteinterface3_ar_payload_addr1;
wire    [2:0] axiliteinterface3_ar_payload_prot1;
wire          axiliteinterface3_r_valid1;
wire          axiliteinterface3_r_ready1;
wire    [1:0] axiliteinterface3_r_payload_resp1;
wire   [31:0] axiliteinterface3_r_payload_data1;
wire   [31:0] s_awaddr_internal0;
wire   [31:0] s_awaddr_internal1;
wire   [31:0] s_awaddr_internal2;
wire   [31:0] s_awaddr_internal3;
wire    [2:0] s_awprot_internal0;
wire    [2:0] s_awprot_internal1;
wire    [2:0] s_awprot_internal2;
wire    [2:0] s_awprot_internal3;
wire          s_awvalid_internal0;
wire          s_awvalid_internal1;
wire          s_awvalid_internal2;
wire          s_awvalid_internal3;
wire          s_awready_internal0;
wire          s_awready_internal1;
wire          s_awready_internal2;
wire          s_awready_internal3;
wire   [31:0] s_wdata_internal0;
wire   [31:0] s_wdata_internal1;
wire   [31:0] s_wdata_internal2;
wire   [31:0] s_wdata_internal3;
wire    [3:0] s_wstrb_internal0;
wire    [3:0] s_wstrb_internal1;
wire    [3:0] s_wstrb_internal2;
wire    [3:0] s_wstrb_internal3;
wire          s_wvalid_internal0;
wire          s_wvalid_internal1;
wire          s_wvalid_internal2;
wire          s_wvalid_internal3;
wire          s_wready_internal0;
wire          s_wready_internal1;
wire          s_wready_internal2;
wire          s_wready_internal3;
wire    [1:0] s_bresp_internal0;
wire    [1:0] s_bresp_internal1;
wire    [1:0] s_bresp_internal2;
wire    [1:0] s_bresp_internal3;
wire          s_bvalid_internal0;
wire          s_bvalid_internal1;
wire          s_bvalid_internal2;
wire          s_bvalid_internal3;
wire          s_bready_internal0;
wire          s_bready_internal1;
wire          s_bready_internal2;
wire          s_bready_internal3;
wire   [31:0] s_araddr_internal0;
wire   [31:0] s_araddr_internal1;
wire   [31:0] s_araddr_internal2;
wire   [31:0] s_araddr_internal3;
wire    [2:0] s_arprot_internal0;
wire    [2:0] s_arprot_internal1;
wire    [2:0] s_arprot_internal2;
wire    [2:0] s_arprot_internal3;
wire          s_arvalid_internal0;
wire          s_arvalid_internal1;
wire          s_arvalid_internal2;
wire          s_arvalid_internal3;
wire          s_arready_internal0;
wire          s_arready_internal1;
wire          s_arready_internal2;
wire          s_arready_internal3;
wire   [31:0] s_rdata_internal0;
wire   [31:0] s_rdata_internal1;
wire   [31:0] s_rdata_internal2;
wire   [31:0] s_rdata_internal3;
wire    [1:0] s_rresp_internal0;
wire    [1:0] s_rresp_internal1;
wire    [1:0] s_rresp_internal2;
wire    [1:0] s_rresp_internal3;
wire          s_rvalid_internal0;
wire          s_rvalid_internal1;
wire          s_rvalid_internal2;
wire          s_rvalid_internal3;
wire          s_rready_internal0;
wire          s_rready_internal1;
wire          s_rready_internal2;
wire          s_rready_internal3;
wire   [31:0] m_awaddr_internal0;
wire   [31:0] m_awaddr_internal1;
wire   [31:0] m_awaddr_internal2;
wire   [31:0] m_awaddr_internal3;
wire    [2:0] m_awprot_internal0;
wire    [2:0] m_awprot_internal1;
wire    [2:0] m_awprot_internal2;
wire    [2:0] m_awprot_internal3;
wire          m_awvalid_internal0;
wire          m_awvalid_internal1;
wire          m_awvalid_internal2;
wire          m_awvalid_internal3;
wire          m_awready_internal0;
wire          m_awready_internal1;
wire          m_awready_internal2;
wire          m_awready_internal3;
wire   [31:0] m_wdata_internal0;
wire   [31:0] m_wdata_internal1;
wire   [31:0] m_wdata_internal2;
wire   [31:0] m_wdata_internal3;
wire    [3:0] m_wstrb_internal0;
wire    [3:0] m_wstrb_internal1;
wire    [3:0] m_wstrb_internal2;
wire    [3:0] m_wstrb_internal3;
wire          m_wvalid_internal0;
wire          m_wvalid_internal1;
wire          m_wvalid_internal2;
wire          m_wvalid_internal3;
wire          m_wready_internal0;
wire          m_wready_internal1;
wire          m_wready_internal2;
wire          m_wready_internal3;
wire    [1:0] m_bresp_internal0;
wire    [1:0] m_bresp_internal1;
wire    [1:0] m_bresp_internal2;
wire    [1:0] m_bresp_internal3;
wire          m_bvalid_internal0;
wire          m_bvalid_internal1;
wire          m_bvalid_internal2;
wire          m_bvalid_internal3;
wire          m_bready_internal0;
wire          m_bready_internal1;
wire          m_bready_internal2;
wire          m_bready_internal3;
wire   [31:0] m_araddr_internal0;
wire   [31:0] m_araddr_internal1;
wire   [31:0] m_araddr_internal2;
wire   [31:0] m_araddr_internal3;
wire    [2:0] m_arprot_internal0;
wire    [2:0] m_arprot_internal1;
wire    [2:0] m_arprot_internal2;
wire    [2:0] m_arprot_internal3;
wire          m_arvalid_internal0;
wire          m_arvalid_internal1;
wire          m_arvalid_internal2;
wire          m_arvalid_internal3;
wire          m_arready_internal0;
wire          m_arready_internal1;
wire          m_arready_internal2;
wire          m_arready_internal3;
wire   [31:0] m_rdata_internal0;
wire   [31:0] m_rdata_internal1;
wire   [31:0] m_rdata_internal2;
wire   [31:0] m_rdata_internal3;
wire    [1:0] m_rresp_internal0;
wire    [1:0] m_rresp_internal1;
wire    [1:0] m_rresp_internal2;
wire    [1:0] m_rresp_internal3;
wire          m_rvalid_internal0;
wire          m_rvalid_internal1;
wire          m_rvalid_internal2;
wire          m_rvalid_internal3;
wire          m_rready_internal0;
wire          m_rready_internal1;
wire          m_rready_internal2;
wire          m_rready_internal3;

//------------------------------------------------------------------------------
// Combinatorial Logic
//------------------------------------------------------------------------------

assign sys_clk = ACLK;
assign sys_rst = ARESET;
assign s0_axi_aclk_clk = s0_axi_aclk;
assign s0_axi_areset_rst = s0_axi_areset;
assign s1_axi_aclk_clk = s1_axi_aclk;
assign s1_axi_areset_rst = s1_axi_areset;
assign s2_axi_aclk_clk = s2_axi_aclk;
assign s2_axi_areset_rst = s2_axi_areset;
assign s3_axi_aclk_clk = s3_axi_aclk;
assign s3_axi_areset_rst = s3_axi_areset;
assign m0_axi_aclk_clk = m0_axi_aclk;
assign m0_axi_areset_rst = m0_axi_areset;
assign m1_axi_aclk_clk = m1_axi_aclk;
assign m1_axi_areset_rst = m1_axi_areset;
assign m2_axi_aclk_clk = m2_axi_aclk;
assign m2_axi_areset_rst = m2_axi_areset;
assign m3_axi_aclk_clk = m3_axi_aclk;
assign m3_axi_areset_rst = m3_axi_areset;
assign axiliteinterface0_aw_valid0 = s00_axil_awvalid;
assign axiliteinterface0_aw_payload_addr0 = s00_axil_awaddr;
assign axiliteinterface0_aw_payload_prot0 = s00_axil_awprot;
assign s00_axil_awready = axiliteinterface0_aw_ready0;
assign axiliteinterface0_w_valid0 = s00_axil_wvalid;
assign axiliteinterface0_w_payload_data0 = s00_axil_wdata;
assign axiliteinterface0_w_payload_strb0 = s00_axil_wstrb;
assign s00_axil_wready = axiliteinterface0_w_ready0;
assign s00_axil_bvalid = axiliteinterface0_b_valid0;
assign s00_axil_bresp = axiliteinterface0_b_payload_resp0;
assign axiliteinterface0_b_ready0 = s00_axil_bready;
assign axiliteinterface0_ar_valid0 = s00_axil_arvalid;
assign axiliteinterface0_ar_payload_addr0 = s00_axil_araddr;
assign axiliteinterface0_ar_payload_prot0 = s00_axil_arprot;
assign s00_axil_arready = axiliteinterface0_ar_ready0;
assign s00_axil_rvalid = axiliteinterface0_r_valid0;
assign s00_axil_rresp = axiliteinterface0_r_payload_resp0;
assign s00_axil_rdata = axiliteinterface0_r_payload_data0;
assign axiliteinterface0_r_ready0 = s00_axil_rready;
assign axiliteinterface1_aw_valid0 = s01_axil_awvalid;
assign axiliteinterface1_aw_payload_addr0 = s01_axil_awaddr;
assign axiliteinterface1_aw_payload_prot0 = s01_axil_awprot;
assign s01_axil_awready = axiliteinterface1_aw_ready0;
assign axiliteinterface1_w_valid0 = s01_axil_wvalid;
assign axiliteinterface1_w_payload_data0 = s01_axil_wdata;
assign axiliteinterface1_w_payload_strb0 = s01_axil_wstrb;
assign s01_axil_wready = axiliteinterface1_w_ready0;
assign s01_axil_bvalid = axiliteinterface1_b_valid0;
assign s01_axil_bresp = axiliteinterface1_b_payload_resp0;
assign axiliteinterface1_b_ready0 = s01_axil_bready;
assign axiliteinterface1_ar_valid0 = s01_axil_arvalid;
assign axiliteinterface1_ar_payload_addr0 = s01_axil_araddr;
assign axiliteinterface1_ar_payload_prot0 = s01_axil_arprot;
assign s01_axil_arready = axiliteinterface1_ar_ready0;
assign s01_axil_rvalid = axiliteinterface1_r_valid0;
assign s01_axil_rresp = axiliteinterface1_r_payload_resp0;
assign s01_axil_rdata = axiliteinterface1_r_payload_data0;
assign axiliteinterface1_r_ready0 = s01_axil_rready;
assign axiliteinterface2_aw_valid0 = s02_axil_awvalid;
assign axiliteinterface2_aw_payload_addr0 = s02_axil_awaddr;
assign axiliteinterface2_aw_payload_prot0 = s02_axil_awprot;
assign s02_axil_awready = axiliteinterface2_aw_ready0;
assign axiliteinterface2_w_valid0 = s02_axil_wvalid;
assign axiliteinterface2_w_payload_data0 = s02_axil_wdata;
assign axiliteinterface2_w_payload_strb0 = s02_axil_wstrb;
assign s02_axil_wready = axiliteinterface2_w_ready0;
assign s02_axil_bvalid = axiliteinterface2_b_valid0;
assign s02_axil_bresp = axiliteinterface2_b_payload_resp0;
assign axiliteinterface2_b_ready0 = s02_axil_bready;
assign axiliteinterface2_ar_valid0 = s02_axil_arvalid;
assign axiliteinterface2_ar_payload_addr0 = s02_axil_araddr;
assign axiliteinterface2_ar_payload_prot0 = s02_axil_arprot;
assign s02_axil_arready = axiliteinterface2_ar_ready0;
assign s02_axil_rvalid = axiliteinterface2_r_valid0;
assign s02_axil_rresp = axiliteinterface2_r_payload_resp0;
assign s02_axil_rdata = axiliteinterface2_r_payload_data0;
assign axiliteinterface2_r_ready0 = s02_axil_rready;
assign axiliteinterface3_aw_valid0 = s03_axil_awvalid;
assign axiliteinterface3_aw_payload_addr0 = s03_axil_awaddr;
assign axiliteinterface3_aw_payload_prot0 = s03_axil_awprot;
assign s03_axil_awready = axiliteinterface3_aw_ready0;
assign axiliteinterface3_w_valid0 = s03_axil_wvalid;
assign axiliteinterface3_w_payload_data0 = s03_axil_wdata;
assign axiliteinterface3_w_payload_strb0 = s03_axil_wstrb;
assign s03_axil_wready = axiliteinterface3_w_ready0;
assign s03_axil_bvalid = axiliteinterface3_b_valid0;
assign s03_axil_bresp = axiliteinterface3_b_payload_resp0;
assign axiliteinterface3_b_ready0 = s03_axil_bready;
assign axiliteinterface3_ar_valid0 = s03_axil_arvalid;
assign axiliteinterface3_ar_payload_addr0 = s03_axil_araddr;
assign axiliteinterface3_ar_payload_prot0 = s03_axil_arprot;
assign s03_axil_arready = axiliteinterface3_ar_ready0;
assign s03_axil_rvalid = axiliteinterface3_r_valid0;
assign s03_axil_rresp = axiliteinterface3_r_payload_resp0;
assign s03_axil_rdata = axiliteinterface3_r_payload_data0;
assign axiliteinterface3_r_ready0 = s03_axil_rready;
assign m00_axil_awvalid = axiliteinterface0_aw_valid1;
assign m00_axil_awaddr = axiliteinterface0_aw_payload_addr1;
assign m00_axil_awprot = axiliteinterface0_aw_payload_prot1;
assign axiliteinterface0_aw_ready1 = m00_axil_awready;
assign m00_axil_wvalid = axiliteinterface0_w_valid1;
assign m00_axil_wdata = axiliteinterface0_w_payload_data1;
assign m00_axil_wstrb = axiliteinterface0_w_payload_strb1;
assign axiliteinterface0_w_ready1 = m00_axil_wready;
assign axiliteinterface0_b_valid1 = m00_axil_bvalid;
assign axiliteinterface0_b_payload_resp1 = m00_axil_bresp;
assign m00_axil_bready = axiliteinterface0_b_ready1;
assign m00_axil_arvalid = axiliteinterface0_ar_valid1;
assign m00_axil_araddr = axiliteinterface0_ar_payload_addr1;
assign m00_axil_arprot = axiliteinterface0_ar_payload_prot1;
assign axiliteinterface0_ar_ready1 = m00_axil_arready;
assign axiliteinterface0_r_valid1 = m00_axil_rvalid;
assign axiliteinterface0_r_payload_resp1 = m00_axil_rresp;
assign axiliteinterface0_r_payload_data1 = m00_axil_rdata;
assign m00_axil_rready = axiliteinterface0_r_ready1;
assign m01_axil_awvalid = axiliteinterface1_aw_valid1;
assign m01_axil_awaddr = axiliteinterface1_aw_payload_addr1;
assign m01_axil_awprot = axiliteinterface1_aw_payload_prot1;
assign axiliteinterface1_aw_ready1 = m01_axil_awready;
assign m01_axil_wvalid = axiliteinterface1_w_valid1;
assign m01_axil_wdata = axiliteinterface1_w_payload_data1;
assign m01_axil_wstrb = axiliteinterface1_w_payload_strb1;
assign axiliteinterface1_w_ready1 = m01_axil_wready;
assign axiliteinterface1_b_valid1 = m01_axil_bvalid;
assign axiliteinterface1_b_payload_resp1 = m01_axil_bresp;
assign m01_axil_bready = axiliteinterface1_b_ready1;
assign m01_axil_arvalid = axiliteinterface1_ar_valid1;
assign m01_axil_araddr = axiliteinterface1_ar_payload_addr1;
assign m01_axil_arprot = axiliteinterface1_ar_payload_prot1;
assign axiliteinterface1_ar_ready1 = m01_axil_arready;
assign axiliteinterface1_r_valid1 = m01_axil_rvalid;
assign axiliteinterface1_r_payload_resp1 = m01_axil_rresp;
assign axiliteinterface1_r_payload_data1 = m01_axil_rdata;
assign m01_axil_rready = axiliteinterface1_r_ready1;
assign m02_axil_awvalid = axiliteinterface2_aw_valid1;
assign m02_axil_awaddr = axiliteinterface2_aw_payload_addr1;
assign m02_axil_awprot = axiliteinterface2_aw_payload_prot1;
assign axiliteinterface2_aw_ready1 = m02_axil_awready;
assign m02_axil_wvalid = axiliteinterface2_w_valid1;
assign m02_axil_wdata = axiliteinterface2_w_payload_data1;
assign m02_axil_wstrb = axiliteinterface2_w_payload_strb1;
assign axiliteinterface2_w_ready1 = m02_axil_wready;
assign axiliteinterface2_b_valid1 = m02_axil_bvalid;
assign axiliteinterface2_b_payload_resp1 = m02_axil_bresp;
assign m02_axil_bready = axiliteinterface2_b_ready1;
assign m02_axil_arvalid = axiliteinterface2_ar_valid1;
assign m02_axil_araddr = axiliteinterface2_ar_payload_addr1;
assign m02_axil_arprot = axiliteinterface2_ar_payload_prot1;
assign axiliteinterface2_ar_ready1 = m02_axil_arready;
assign axiliteinterface2_r_valid1 = m02_axil_rvalid;
assign axiliteinterface2_r_payload_resp1 = m02_axil_rresp;
assign axiliteinterface2_r_payload_data1 = m02_axil_rdata;
assign m02_axil_rready = axiliteinterface2_r_ready1;
assign m03_axil_awvalid = axiliteinterface3_aw_valid1;
assign m03_axil_awaddr = axiliteinterface3_aw_payload_addr1;
assign m03_axil_awprot = axiliteinterface3_aw_payload_prot1;
assign axiliteinterface3_aw_ready1 = m03_axil_awready;
assign m03_axil_wvalid = axiliteinterface3_w_valid1;
assign m03_axil_wdata = axiliteinterface3_w_payload_data1;
assign m03_axil_wstrb = axiliteinterface3_w_payload_strb1;
assign axiliteinterface3_w_ready1 = m03_axil_wready;
assign axiliteinterface3_b_valid1 = m03_axil_bvalid;
assign axiliteinterface3_b_payload_resp1 = m03_axil_bresp;
assign m03_axil_bready = axiliteinterface3_b_ready1;
assign m03_axil_arvalid = axiliteinterface3_ar_valid1;
assign m03_axil_araddr = axiliteinterface3_ar_payload_addr1;
assign m03_axil_arprot = axiliteinterface3_ar_payload_prot1;
assign axiliteinterface3_ar_ready1 = m03_axil_arready;
assign axiliteinterface3_r_valid1 = m03_axil_rvalid;
assign axiliteinterface3_r_payload_resp1 = m03_axil_rresp;
assign axiliteinterface3_r_payload_data1 = m03_axil_rdata;
assign m03_axil_rready = axiliteinterface3_r_ready1;


//------------------------------------------------------------------------------
// Synchronous Logic
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
// Specialized Logic
//------------------------------------------------------------------------------

axil_crossbar #(
	.ADDR_WIDTH(32),
	.DATA_WIDTH(32),
	.M_COUNT(4),
	.S_COUNT(4)
) axil_crossbar (
	.clk(sys_clk),
	.m_axil_arready({m_arready_internal3, m_arready_internal2, m_arready_internal1, m_arready_internal0}),
	.m_axil_awready({m_awready_internal3, m_awready_internal2, m_awready_internal1, m_awready_internal0}),
	.m_axil_bresp({m_bresp_internal3, m_bresp_internal2, m_bresp_internal1, m_bresp_internal0}),
	.m_axil_bvalid({m_bvalid_internal3, m_bvalid_internal2, m_bvalid_internal1, m_bvalid_internal0}),
	.m_axil_rdata({m_rdata_internal3, m_rdata_internal2, m_rdata_internal1, m_rdata_internal0}),
	.m_axil_rresp({m_rresp_internal3, m_rresp_internal2, m_rresp_internal1, m_rresp_internal0}),
	.m_axil_rvalid({m_rvalid_internal3, m_rvalid_internal2, m_rvalid_internal1, m_rvalid_internal0}),
	.rst(sys_rst),
	.s_axil_araddr({s_araddr_internal3, s_araddr_internal2, s_araddr_internal1, s_araddr_internal0}),
	.s_axil_arprot({s_arprot_internal3, s_arprot_internal2, s_arprot_internal1, s_arprot_internal0}),
	.s_axil_arvalid({s_arvalid_internal3, s_arvalid_internal2, s_arvalid_internal1, s_arvalid_internal0}),
	.s_axil_awaddr({s_awaddr_internal3, s_awaddr_internal2, s_awaddr_internal1, s_awaddr_internal0}),
	.s_axil_awprot({s_awprot_internal3, s_awprot_internal2, s_awprot_internal1, s_awprot_internal0}),
	.s_axil_awvalid({s_awvalid_internal3, s_awvalid_internal2, s_awvalid_internal1, s_awvalid_internal0}),
	.s_axil_bready({s_bready_internal3, s_bready_internal2, s_bready_internal1, s_bready_internal0}),
	.s_axil_rready({s_rready_internal3, s_rready_internal2, s_rready_internal1, s_rready_internal0}),
	.s_axil_wdata({s_wdata_internal3, s_wdata_internal2, s_wdata_internal1, s_wdata_internal0}),
	.s_axil_wstrb({s_wstrb_internal3, s_wstrb_internal2, s_wstrb_internal1, s_wstrb_internal0}),
	.s_axil_wvalid({s_wvalid_internal3, s_wvalid_internal2, s_wvalid_internal1, s_wvalid_internal0}),
	.m_axil_araddr({m_araddr_internal3, m_araddr_internal2, m_araddr_internal1, m_araddr_internal0}),
	.m_axil_arprot({m_arprot_internal3, m_arprot_internal2, m_arprot_internal1, m_arprot_internal0}),
	.m_axil_arvalid({m_arvalid_internal3, m_arvalid_internal2, m_arvalid_internal1, m_arvalid_internal0}),
	.m_axil_awaddr({m_awaddr_internal3, m_awaddr_internal2, m_awaddr_internal1, m_awaddr_internal0}),
	.m_axil_awprot({m_awprot_internal3, m_awprot_internal2, m_awprot_internal1, m_awprot_internal0}),
	.m_axil_awvalid({m_awvalid_internal3, m_awvalid_internal2, m_awvalid_internal1, m_awvalid_internal0}),
	.m_axil_bready({m_bready_internal3, m_bready_internal2, m_bready_internal1, m_bready_internal0}),
	.m_axil_rready({m_rready_internal3, m_rready_internal2, m_rready_internal1, m_rready_internal0}),
	.m_axil_wdata({m_wdata_internal3, m_wdata_internal2, m_wdata_internal1, m_wdata_internal0}),
	.m_axil_wready({m_wready_internal3, m_wready_internal2, m_wready_internal1, m_wready_internal0}),
	.m_axil_wstrb({m_wstrb_internal3, m_wstrb_internal2, m_wstrb_internal1, m_wstrb_internal0}),
	.m_axil_wvalid({m_wvalid_internal3, m_wvalid_internal2, m_wvalid_internal1, m_wvalid_internal0}),
	.s_axil_arready({s_arready_internal3, s_arready_internal2, s_arready_internal1, s_arready_internal0}),
	.s_axil_awready({s_awready_internal3, s_awready_internal2, s_awready_internal1, s_awready_internal0}),
	.s_axil_bresp({s_bresp_internal3, s_bresp_internal2, s_bresp_internal1, s_bresp_internal0}),
	.s_axil_bvalid({s_bvalid_internal3, s_bvalid_internal2, s_bvalid_internal1, s_bvalid_internal0}),
	.s_axil_rdata({s_rdata_internal3, s_rdata_internal2, s_rdata_internal1, s_rdata_internal0}),
	.s_axil_rresp({s_rresp_internal3, s_rresp_internal2, s_rresp_internal1, s_rresp_internal0}),
	.s_axil_rvalid({s_rvalid_internal3, s_rvalid_internal2, s_rvalid_internal1, s_rvalid_internal0}),
	.s_axil_wready({s_wready_internal3, s_wready_internal2, s_wready_internal1, s_wready_internal0})
);

axi_cdc #(
	.AXI_ADDR_WIDTH(32),
	.AXI_DATA_WIDTH(32),
	.AXI_ID_WIDTH(1'd0),
	.FIFO_LOG(2'd3),
	.MEM_TYPE(1'd0),
	.SYNC_STAGES(2'd2)
) axi_cdc (
	.M_AXI_ACLK(sys_clk),
	.M_AXI_ARESET(sys_rst),
	.M_AXI_ARREADY(s_arready_internal0),
	.M_AXI_AWREADY(s_awready_internal0),
	.M_AXI_BRESP(s_bresp_internal0),
	.M_AXI_BVALID(s_bvalid_internal0),
	.M_AXI_RDATA(s_rdata_internal0),
	.M_AXI_RRESP(s_rresp_internal0),
	.M_AXI_RVALID(s_rvalid_internal0),
	.M_AXI_WREADY(s_wready_internal0),
	.S_AXI_ACLK(s0_axi_aclk_clk),
	.S_AXI_ARADDR(axiliteinterface0_ar_payload_addr0),
	.S_AXI_ARESET(s0_axi_areset_rst),
	.S_AXI_ARPROT(axiliteinterface0_ar_payload_prot0),
	.S_AXI_ARVALID(axiliteinterface0_ar_valid0),
	.S_AXI_AWADDR(axiliteinterface0_aw_payload_addr0),
	.S_AXI_AWPROT(axiliteinterface0_aw_payload_prot0),
	.S_AXI_AWVALID(axiliteinterface0_aw_valid0),
	.S_AXI_BREADY(axiliteinterface0_b_ready0),
	.S_AXI_RREADY(axiliteinterface0_r_ready0),
	.S_AXI_WDATA(axiliteinterface0_w_payload_data0),
	.S_AXI_WSTRB(axiliteinterface0_w_payload_strb0),
	.S_AXI_WVALID(axiliteinterface0_w_valid0),
	.M_AXI_ARADDR(s_araddr_internal0),
	.M_AXI_ARPROT(s_arprot_internal0),
	.M_AXI_ARVALID(s_arvalid_internal0),
	.M_AXI_AWADDR(s_awaddr_internal0),
	.M_AXI_AWPROT(s_awprot_internal0),
	.M_AXI_AWVALID(s_awvalid_internal0),
	.M_AXI_BREADY(s_bready_internal0),
	.M_AXI_RREADY(s_rready_internal0),
	.M_AXI_WDATA(s_wdata_internal0),
	.M_AXI_WSTRB(s_wstrb_internal0),
	.M_AXI_WVALID(s_wvalid_internal0),
	.S_AXI_ARREADY(axiliteinterface0_ar_ready0),
	.S_AXI_AWREADY(axiliteinterface0_aw_ready0),
	.S_AXI_BRESP(axiliteinterface0_b_payload_resp0),
	.S_AXI_BVALID(axiliteinterface0_b_valid0),
	.S_AXI_RDATA(axiliteinterface0_r_payload_data0),
	.S_AXI_RRESP(axiliteinterface0_r_payload_resp0),
	.S_AXI_RVALID(axiliteinterface0_r_valid0),
	.S_AXI_WREADY(axiliteinterface0_w_ready0)
);

axi_cdc #(
	.AXI_ADDR_WIDTH(32),
	.AXI_DATA_WIDTH(32),
	.AXI_ID_WIDTH(1'd0),
	.FIFO_LOG(2'd3),
	.MEM_TYPE(1'd0),
	.SYNC_STAGES(2'd2)
) axi_cdc_1 (
	.M_AXI_ACLK(sys_clk),
	.M_AXI_ARESET(sys_rst),
	.M_AXI_ARREADY(s_arready_internal1),
	.M_AXI_AWREADY(s_awready_internal1),
	.M_AXI_BRESP(s_bresp_internal1),
	.M_AXI_BVALID(s_bvalid_internal1),
	.M_AXI_RDATA(s_rdata_internal1),
	.M_AXI_RRESP(s_rresp_internal1),
	.M_AXI_RVALID(s_rvalid_internal1),
	.M_AXI_WREADY(s_wready_internal1),
	.S_AXI_ACLK(s1_axi_aclk_clk),
	.S_AXI_ARADDR(axiliteinterface1_ar_payload_addr0),
	.S_AXI_ARESET(s1_axi_areset_rst),
	.S_AXI_ARPROT(axiliteinterface1_ar_payload_prot0),
	.S_AXI_ARVALID(axiliteinterface1_ar_valid0),
	.S_AXI_AWADDR(axiliteinterface1_aw_payload_addr0),
	.S_AXI_AWPROT(axiliteinterface1_aw_payload_prot0),
	.S_AXI_AWVALID(axiliteinterface1_aw_valid0),
	.S_AXI_BREADY(axiliteinterface1_b_ready0),
	.S_AXI_RREADY(axiliteinterface1_r_ready0),
	.S_AXI_WDATA(axiliteinterface1_w_payload_data0),
	.S_AXI_WSTRB(axiliteinterface1_w_payload_strb0),
	.S_AXI_WVALID(axiliteinterface1_w_valid0),
	.M_AXI_ARADDR(s_araddr_internal1),
	.M_AXI_ARPROT(s_arprot_internal1),
	.M_AXI_ARVALID(s_arvalid_internal1),
	.M_AXI_AWADDR(s_awaddr_internal1),
	.M_AXI_AWPROT(s_awprot_internal1),
	.M_AXI_AWVALID(s_awvalid_internal1),
	.M_AXI_BREADY(s_bready_internal1),
	.M_AXI_RREADY(s_rready_internal1),
	.M_AXI_WDATA(s_wdata_internal1),
	.M_AXI_WSTRB(s_wstrb_internal1),
	.M_AXI_WVALID(s_wvalid_internal1),
	.S_AXI_ARREADY(axiliteinterface1_ar_ready0),
	.S_AXI_AWREADY(axiliteinterface1_aw_ready0),
	.S_AXI_BRESP(axiliteinterface1_b_payload_resp0),
	.S_AXI_BVALID(axiliteinterface1_b_valid0),
	.S_AXI_RDATA(axiliteinterface1_r_payload_data0),
	.S_AXI_RRESP(axiliteinterface1_r_payload_resp0),
	.S_AXI_RVALID(axiliteinterface1_r_valid0),
	.S_AXI_WREADY(axiliteinterface1_w_ready0)
);

axi_cdc #(
	.AXI_ADDR_WIDTH(32),
	.AXI_DATA_WIDTH(32),
	.AXI_ID_WIDTH(1'd0),
	.FIFO_LOG(2'd3),
	.MEM_TYPE(1'd0),
	.SYNC_STAGES(2'd2)
) axi_cdc_2 (
	.M_AXI_ACLK(sys_clk),
	.M_AXI_ARESET(sys_rst),
	.M_AXI_ARREADY(s_arready_internal2),
	.M_AXI_AWREADY(s_awready_internal2),
	.M_AXI_BRESP(s_bresp_internal2),
	.M_AXI_BVALID(s_bvalid_internal2),
	.M_AXI_RDATA(s_rdata_internal2),
	.M_AXI_RRESP(s_rresp_internal2),
	.M_AXI_RVALID(s_rvalid_internal2),
	.M_AXI_WREADY(s_wready_internal2),
	.S_AXI_ACLK(s2_axi_aclk_clk),
	.S_AXI_ARADDR(axiliteinterface2_ar_payload_addr0),
	.S_AXI_ARESET(s2_axi_areset_rst),
	.S_AXI_ARPROT(axiliteinterface2_ar_payload_prot0),
	.S_AXI_ARVALID(axiliteinterface2_ar_valid0),
	.S_AXI_AWADDR(axiliteinterface2_aw_payload_addr0),
	.S_AXI_AWPROT(axiliteinterface2_aw_payload_prot0),
	.S_AXI_AWVALID(axiliteinterface2_aw_valid0),
	.S_AXI_BREADY(axiliteinterface2_b_ready0),
	.S_AXI_RREADY(axiliteinterface2_r_ready0),
	.S_AXI_WDATA(axiliteinterface2_w_payload_data0),
	.S_AXI_WSTRB(axiliteinterface2_w_payload_strb0),
	.S_AXI_WVALID(axiliteinterface2_w_valid0),
	.M_AXI_ARADDR(s_araddr_internal2),
	.M_AXI_ARPROT(s_arprot_internal2),
	.M_AXI_ARVALID(s_arvalid_internal2),
	.M_AXI_AWADDR(s_awaddr_internal2),
	.M_AXI_AWPROT(s_awprot_internal2),
	.M_AXI_AWVALID(s_awvalid_internal2),
	.M_AXI_BREADY(s_bready_internal2),
	.M_AXI_RREADY(s_rready_internal2),
	.M_AXI_WDATA(s_wdata_internal2),
	.M_AXI_WSTRB(s_wstrb_internal2),
	.M_AXI_WVALID(s_wvalid_internal2),
	.S_AXI_ARREADY(axiliteinterface2_ar_ready0),
	.S_AXI_AWREADY(axiliteinterface2_aw_ready0),
	.S_AXI_BRESP(axiliteinterface2_b_payload_resp0),
	.S_AXI_BVALID(axiliteinterface2_b_valid0),
	.S_AXI_RDATA(axiliteinterface2_r_payload_data0),
	.S_AXI_RRESP(axiliteinterface2_r_payload_resp0),
	.S_AXI_RVALID(axiliteinterface2_r_valid0),
	.S_AXI_WREADY(axiliteinterface2_w_ready0)
);

axi_cdc #(
	.AXI_ADDR_WIDTH(32),
	.AXI_DATA_WIDTH(32),
	.AXI_ID_WIDTH(1'd0),
	.FIFO_LOG(2'd3),
	.MEM_TYPE(1'd0),
	.SYNC_STAGES(2'd2)
) axi_cdc_3 (
	.M_AXI_ACLK(sys_clk),
	.M_AXI_ARESET(sys_rst),
	.M_AXI_ARREADY(s_arready_internal3),
	.M_AXI_AWREADY(s_awready_internal3),
	.M_AXI_BRESP(s_bresp_internal3),
	.M_AXI_BVALID(s_bvalid_internal3),
	.M_AXI_RDATA(s_rdata_internal3),
	.M_AXI_RRESP(s_rresp_internal3),
	.M_AXI_RVALID(s_rvalid_internal3),
	.M_AXI_WREADY(s_wready_internal3),
	.S_AXI_ACLK(s3_axi_aclk_clk),
	.S_AXI_ARADDR(axiliteinterface3_ar_payload_addr0),
	.S_AXI_ARESET(s3_axi_areset_rst),
	.S_AXI_ARPROT(axiliteinterface3_ar_payload_prot0),
	.S_AXI_ARVALID(axiliteinterface3_ar_valid0),
	.S_AXI_AWADDR(axiliteinterface3_aw_payload_addr0),
	.S_AXI_AWPROT(axiliteinterface3_aw_payload_prot0),
	.S_AXI_AWVALID(axiliteinterface3_aw_valid0),
	.S_AXI_BREADY(axiliteinterface3_b_ready0),
	.S_AXI_RREADY(axiliteinterface3_r_ready0),
	.S_AXI_WDATA(axiliteinterface3_w_payload_data0),
	.S_AXI_WSTRB(axiliteinterface3_w_payload_strb0),
	.S_AXI_WVALID(axiliteinterface3_w_valid0),
	.M_AXI_ARADDR(s_araddr_internal3),
	.M_AXI_ARPROT(s_arprot_internal3),
	.M_AXI_ARVALID(s_arvalid_internal3),
	.M_AXI_AWADDR(s_awaddr_internal3),
	.M_AXI_AWPROT(s_awprot_internal3),
	.M_AXI_AWVALID(s_awvalid_internal3),
	.M_AXI_BREADY(s_bready_internal3),
	.M_AXI_RREADY(s_rready_internal3),
	.M_AXI_WDATA(s_wdata_internal3),
	.M_AXI_WSTRB(s_wstrb_internal3),
	.M_AXI_WVALID(s_wvalid_internal3),
	.S_AXI_ARREADY(axiliteinterface3_ar_ready0),
	.S_AXI_AWREADY(axiliteinterface3_aw_ready0),
	.S_AXI_BRESP(axiliteinterface3_b_payload_resp0),
	.S_AXI_BVALID(axiliteinterface3_b_valid0),
	.S_AXI_RDATA(axiliteinterface3_r_payload_data0),
	.S_AXI_RRESP(axiliteinterface3_r_payload_resp0),
	.S_AXI_RVALID(axiliteinterface3_r_valid0),
	.S_AXI_WREADY(axiliteinterface3_w_ready0)
);

axi_cdc #(
	.AXI_ADDR_WIDTH(32),
	.AXI_DATA_WIDTH(32),
	.AXI_ID_WIDTH(1'd0),
	.FIFO_LOG(2'd3),
	.MEM_TYPE(1'd0),
	.SYNC_STAGES(2'd2)
) axi_cdc_4 (
	.M_AXI_ACLK(m0_axi_aclk_clk),
	.M_AXI_ARESET(m0_axi_areset_rst),
	.M_AXI_ARREADY(axiliteinterface0_ar_ready1),
	.M_AXI_AWREADY(axiliteinterface0_aw_ready1),
	.M_AXI_BRESP(axiliteinterface0_b_payload_resp1),
	.M_AXI_BVALID(axiliteinterface0_b_valid1),
	.M_AXI_RDATA(axiliteinterface0_r_payload_data1),
	.M_AXI_RRESP(axiliteinterface0_r_payload_resp1),
	.M_AXI_RVALID(axiliteinterface0_r_valid1),
	.M_AXI_WREADY(axiliteinterface0_w_ready1),
	.S_AXI_ACLK(sys_clk),
	.S_AXI_ARADDR(m_araddr_internal0),
	.S_AXI_ARESET(sys_rst),
	.S_AXI_ARPROT(m_arprot_internal0),
	.S_AXI_ARVALID(m_arvalid_internal0),
	.S_AXI_AWADDR(m_awaddr_internal0),
	.S_AXI_AWPROT(m_awprot_internal0),
	.S_AXI_AWVALID(m_awvalid_internal0),
	.S_AXI_BREADY(m_bready_internal0),
	.S_AXI_RREADY(m_rready_internal0),
	.S_AXI_WDATA(m_wdata_internal0),
	.S_AXI_WSTRB(m_wstrb_internal0),
	.S_AXI_WVALID(m_wvalid_internal0),
	.M_AXI_ARADDR(axiliteinterface0_ar_payload_addr1),
	.M_AXI_ARPROT(axiliteinterface0_ar_payload_prot1),
	.M_AXI_ARVALID(axiliteinterface0_ar_valid1),
	.M_AXI_AWADDR(axiliteinterface0_aw_payload_addr1),
	.M_AXI_AWPROT(axiliteinterface0_aw_payload_prot1),
	.M_AXI_AWVALID(axiliteinterface0_aw_valid1),
	.M_AXI_BREADY(axiliteinterface0_b_ready1),
	.M_AXI_RREADY(axiliteinterface0_r_ready1),
	.M_AXI_WDATA(axiliteinterface0_w_payload_data1),
	.M_AXI_WSTRB(axiliteinterface0_w_payload_strb1),
	.M_AXI_WVALID(axiliteinterface0_w_valid1),
	.S_AXI_ARREADY(m_arready_internal0),
	.S_AXI_AWREADY(m_awready_internal0),
	.S_AXI_BRESP(m_bresp_internal0),
	.S_AXI_BVALID(m_bvalid_internal0),
	.S_AXI_RDATA(m_rdata_internal0),
	.S_AXI_RRESP(m_rresp_internal0),
	.S_AXI_RVALID(m_rvalid_internal0),
	.S_AXI_WREADY(m_wready_internal0)
);

axi_cdc #(
	.AXI_ADDR_WIDTH(32),
	.AXI_DATA_WIDTH(32),
	.AXI_ID_WIDTH(1'd0),
	.FIFO_LOG(2'd3),
	.MEM_TYPE(1'd0),
	.SYNC_STAGES(2'd2)
) axi_cdc_5 (
	.M_AXI_ACLK(m1_axi_aclk_clk),
	.M_AXI_ARESET(m1_axi_areset_rst),
	.M_AXI_ARREADY(axiliteinterface1_ar_ready1),
	.M_AXI_AWREADY(axiliteinterface1_aw_ready1),
	.M_AXI_BRESP(axiliteinterface1_b_payload_resp1),
	.M_AXI_BVALID(axiliteinterface1_b_valid1),
	.M_AXI_RDATA(axiliteinterface1_r_payload_data1),
	.M_AXI_RRESP(axiliteinterface1_r_payload_resp1),
	.M_AXI_RVALID(axiliteinterface1_r_valid1),
	.M_AXI_WREADY(axiliteinterface1_w_ready1),
	.S_AXI_ACLK(sys_clk),
	.S_AXI_ARADDR(m_araddr_internal1),
	.S_AXI_ARESET(sys_rst),
	.S_AXI_ARPROT(m_arprot_internal1),
	.S_AXI_ARVALID(m_arvalid_internal1),
	.S_AXI_AWADDR(m_awaddr_internal1),
	.S_AXI_AWPROT(m_awprot_internal1),
	.S_AXI_AWVALID(m_awvalid_internal1),
	.S_AXI_BREADY(m_bready_internal1),
	.S_AXI_RREADY(m_rready_internal1),
	.S_AXI_WDATA(m_wdata_internal1),
	.S_AXI_WSTRB(m_wstrb_internal1),
	.S_AXI_WVALID(m_wvalid_internal1),
	.M_AXI_ARADDR(axiliteinterface1_ar_payload_addr1),
	.M_AXI_ARPROT(axiliteinterface1_ar_payload_prot1),
	.M_AXI_ARVALID(axiliteinterface1_ar_valid1),
	.M_AXI_AWADDR(axiliteinterface1_aw_payload_addr1),
	.M_AXI_AWPROT(axiliteinterface1_aw_payload_prot1),
	.M_AXI_AWVALID(axiliteinterface1_aw_valid1),
	.M_AXI_BREADY(axiliteinterface1_b_ready1),
	.M_AXI_RREADY(axiliteinterface1_r_ready1),
	.M_AXI_WDATA(axiliteinterface1_w_payload_data1),
	.M_AXI_WSTRB(axiliteinterface1_w_payload_strb1),
	.M_AXI_WVALID(axiliteinterface1_w_valid1),
	.S_AXI_ARREADY(m_arready_internal1),
	.S_AXI_AWREADY(m_awready_internal1),
	.S_AXI_BRESP(m_bresp_internal1),
	.S_AXI_BVALID(m_bvalid_internal1),
	.S_AXI_RDATA(m_rdata_internal1),
	.S_AXI_RRESP(m_rresp_internal1),
	.S_AXI_RVALID(m_rvalid_internal1),
	.S_AXI_WREADY(m_wready_internal1)
);

axi_cdc #(
	.AXI_ADDR_WIDTH(32),
	.AXI_DATA_WIDTH(32),
	.AXI_ID_WIDTH(1'd0),
	.FIFO_LOG(2'd3),
	.MEM_TYPE(1'd0),
	.SYNC_STAGES(2'd2)
) axi_cdc_6 (
	.M_AXI_ACLK(m2_axi_aclk_clk),
	.M_AXI_ARESET(m2_axi_areset_rst),
	.M_AXI_ARREADY(axiliteinterface2_ar_ready1),
	.M_AXI_AWREADY(axiliteinterface2_aw_ready1),
	.M_AXI_BRESP(axiliteinterface2_b_payload_resp1),
	.M_AXI_BVALID(axiliteinterface2_b_valid1),
	.M_AXI_RDATA(axiliteinterface2_r_payload_data1),
	.M_AXI_RRESP(axiliteinterface2_r_payload_resp1),
	.M_AXI_RVALID(axiliteinterface2_r_valid1),
	.M_AXI_WREADY(axiliteinterface2_w_ready1),
	.S_AXI_ACLK(sys_clk),
	.S_AXI_ARADDR(m_araddr_internal2),
	.S_AXI_ARESET(sys_rst),
	.S_AXI_ARPROT(m_arprot_internal2),
	.S_AXI_ARVALID(m_arvalid_internal2),
	.S_AXI_AWADDR(m_awaddr_internal2),
	.S_AXI_AWPROT(m_awprot_internal2),
	.S_AXI_AWVALID(m_awvalid_internal2),
	.S_AXI_BREADY(m_bready_internal2),
	.S_AXI_RREADY(m_rready_internal2),
	.S_AXI_WDATA(m_wdata_internal2),
	.S_AXI_WSTRB(m_wstrb_internal2),
	.S_AXI_WVALID(m_wvalid_internal2),
	.M_AXI_ARADDR(axiliteinterface2_ar_payload_addr1),
	.M_AXI_ARPROT(axiliteinterface2_ar_payload_prot1),
	.M_AXI_ARVALID(axiliteinterface2_ar_valid1),
	.M_AXI_AWADDR(axiliteinterface2_aw_payload_addr1),
	.M_AXI_AWPROT(axiliteinterface2_aw_payload_prot1),
	.M_AXI_AWVALID(axiliteinterface2_aw_valid1),
	.M_AXI_BREADY(axiliteinterface2_b_ready1),
	.M_AXI_RREADY(axiliteinterface2_r_ready1),
	.M_AXI_WDATA(axiliteinterface2_w_payload_data1),
	.M_AXI_WSTRB(axiliteinterface2_w_payload_strb1),
	.M_AXI_WVALID(axiliteinterface2_w_valid1),
	.S_AXI_ARREADY(m_arready_internal2),
	.S_AXI_AWREADY(m_awready_internal2),
	.S_AXI_BRESP(m_bresp_internal2),
	.S_AXI_BVALID(m_bvalid_internal2),
	.S_AXI_RDATA(m_rdata_internal2),
	.S_AXI_RRESP(m_rresp_internal2),
	.S_AXI_RVALID(m_rvalid_internal2),
	.S_AXI_WREADY(m_wready_internal2)
);

axi_cdc #(
	.AXI_ADDR_WIDTH(32),
	.AXI_DATA_WIDTH(32),
	.AXI_ID_WIDTH(1'd0),
	.FIFO_LOG(2'd3),
	.MEM_TYPE(1'd0),
	.SYNC_STAGES(2'd2)
) axi_cdc_7 (
	.M_AXI_ACLK(m3_axi_aclk_clk),
	.M_AXI_ARESET(m3_axi_areset_rst),
	.M_AXI_ARREADY(axiliteinterface3_ar_ready1),
	.M_AXI_AWREADY(axiliteinterface3_aw_ready1),
	.M_AXI_BRESP(axiliteinterface3_b_payload_resp1),
	.M_AXI_BVALID(axiliteinterface3_b_valid1),
	.M_AXI_RDATA(axiliteinterface3_r_payload_data1),
	.M_AXI_RRESP(axiliteinterface3_r_payload_resp1),
	.M_AXI_RVALID(axiliteinterface3_r_valid1),
	.M_AXI_WREADY(axiliteinterface3_w_ready1),
	.S_AXI_ACLK(sys_clk),
	.S_AXI_ARADDR(m_araddr_internal3),
	.S_AXI_ARESET(sys_rst),
	.S_AXI_ARPROT(m_arprot_internal3),
	.S_AXI_ARVALID(m_arvalid_internal3),
	.S_AXI_AWADDR(m_awaddr_internal3),
	.S_AXI_AWPROT(m_awprot_internal3),
	.S_AXI_AWVALID(m_awvalid_internal3),
	.S_AXI_BREADY(m_bready_internal3),
	.S_AXI_RREADY(m_rready_internal3),
	.S_AXI_WDATA(m_wdata_internal3),
	.S_AXI_WSTRB(m_wstrb_internal3),
	.S_AXI_WVALID(m_wvalid_internal3),
	.M_AXI_ARADDR(axiliteinterface3_ar_payload_addr1),
	.M_AXI_ARPROT(axiliteinterface3_ar_payload_prot1),
	.M_AXI_ARVALID(axiliteinterface3_ar_valid1),
	.M_AXI_AWADDR(axiliteinterface3_aw_payload_addr1),
	.M_AXI_AWPROT(axiliteinterface3_aw_payload_prot1),
	.M_AXI_AWVALID(axiliteinterface3_aw_valid1),
	.M_AXI_BREADY(axiliteinterface3_b_ready1),
	.M_AXI_RREADY(axiliteinterface3_r_ready1),
	.M_AXI_WDATA(axiliteinterface3_w_payload_data1),
	.M_AXI_WSTRB(axiliteinterface3_w_payload_strb1),
	.M_AXI_WVALID(axiliteinterface3_w_valid1),
	.S_AXI_ARREADY(m_arready_internal3),
	.S_AXI_AWREADY(m_awready_internal3),
	.S_AXI_BRESP(m_bresp_internal3),
	.S_AXI_BVALID(m_bvalid_internal3),
	.S_AXI_RDATA(m_rdata_internal3),
	.S_AXI_RRESP(m_rresp_internal3),
	.S_AXI_RVALID(m_rvalid_internal3),
	.S_AXI_WREADY(m_wready_internal3)
);

endmodule

// -----------------------------------------------------------------------------
//  Auto-Generated by LiteX on 2023-01-24 11:39:48.
//------------------------------------------------------------------------------
