#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000200f614d660 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000200f615b720 .scope module, "UartTx_tb" "UartTx_tb" 3 4;
 .timescale -9 -9;
P_00000200f614ad30 .param/l "KBAUD" 0 3 9, C4<10100010110000>;
L_00000200f615ca50 .functor NOT 1, v00000200f61b6480_0, C4<0>, C4<0>, C4<0>;
L_00000200f61b7250 .functor AND 1, L_00000200f615ca50, v00000200f61b60c0_0, C4<1>, C4<1>;
v00000200f61b6020_0 .var "DUT_in_DataByte", 7 0;
v00000200f61b5da0 .array "DUT_in_DataByte_test", 0 1, 7 0;
v00000200f61b59e0_0 .net "DUT_in_Start", 0 0, L_00000200f61b7250;  1 drivers
v00000200f61b5e40_0 .net "DUT_out_DataBit", 0 0, L_00000200f615c740;  1 drivers
v00000200f61b65c0_0 .net "DUT_out_fComplete", 0 0, L_00000200f615c890;  1 drivers
v00000200f61b6160_0 .var "DataByte_cnt", 0 0;
v00000200f61b6520_0 .net *"_ivl_0", 0 0, L_00000200f615ca50;  1 drivers
v00000200f61b6340_0 .var "clk", 0 0;
v00000200f61b60c0_0 .var "r_in_Start", 0 0;
v00000200f61b6480_0 .var "r_in_Start_old", 0 0;
v00000200f61b63e0_0 .var "start_sim", 0 0;
S_00000200f615b8b0 .scope module, "DUT" "UartTx" 3 29, 4 1 0, S_00000200f615b720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "in_DataByte";
    .port_info 2 /INPUT 1 "in_Start";
    .port_info 3 /OUTPUT 1 "out_DataBit";
    .port_info 4 /OUTPUT 1 "out_fComplete";
P_00000200f615ba40 .param/l "KBAUD" 0 4 1, C4<10100010110000>;
P_00000200f615ba78 .param/l "s_DATA" 1 4 11, +C4<00000000000000000000000000000001>;
P_00000200f615bab0 .param/l "s_START" 1 4 10, +C4<00000000000000000000000000000000>;
P_00000200f615bae8 .param/l "s_STOP" 1 4 12, +C4<00000000000000000000000000000010>;
L_00000200f615c740 .functor BUFZ 1, v00000200f6154550_0, C4<0>, C4<0>, C4<0>;
L_00000200f615c890 .functor BUFZ 1, v00000200f61545f0_0, C4<0>, C4<0>, C4<0>;
v00000200f6122ae0_0 .var "Data", 7 0;
v00000200f6122d00_0 .var "baud_cnt", 13 0;
v00000200f615bb30_0 .net "clk", 0 0, v00000200f61b6340_0;  1 drivers
v00000200f61228d0_0 .net "in_DataByte", 7 0, v00000200f61b6020_0;  1 drivers
v00000200f61542d0_0 .net "in_Start", 0 0, L_00000200f61b7250;  alias, 1 drivers
v00000200f6154370_0 .net "out_DataBit", 0 0, L_00000200f615c740;  alias, 1 drivers
v00000200f6154410_0 .net "out_fComplete", 0 0, L_00000200f615c890;  alias, 1 drivers
v00000200f61544b0_0 .var "r_data_cnt", 3 0;
v00000200f6154550_0 .var "r_out_dataBit", 0 0;
v00000200f61545f0_0 .var "r_out_fComplete", 0 0;
v00000200f6154690_0 .var "state", 1 0;
E_00000200f614b130 .event posedge, v00000200f615bb30_0;
    .scope S_00000200f615b8b0;
T_0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000200f6154690_0, 0, 2;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v00000200f6122d00_0, 0, 14;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000200f61544b0_0, 0, 4;
    %end;
    .thread T_0, $init;
    .scope S_00000200f615b8b0;
T_1 ;
    %wait E_00000200f614b130;
    %load/vec4 v00000200f6122d00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v00000200f6154690_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v00000200f61542d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.7, 8;
    %load/vec4 v00000200f61228d0_0;
    %assign/vec4 v00000200f6122ae0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000200f6154690_0, 0;
    %pushi/vec4 10415, 0, 14;
    %assign/vec4 v00000200f6122d00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000200f61544b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000200f61545f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000200f6154550_0, 0;
    %jmp T_1.8;
T_1.7 ;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v00000200f6122d00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000200f61545f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000200f6154550_0, 0;
T_1.8 ;
    %jmp T_1.6;
T_1.3 ;
    %load/vec4 v00000200f6122ae0_0;
    %load/vec4 v00000200f61544b0_0;
    %part/u 1;
    %assign/vec4 v00000200f6154550_0, 0;
    %load/vec4 v00000200f61544b0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_1.9, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000200f6154690_0, 0;
T_1.9 ;
    %load/vec4 v00000200f61544b0_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000200f61544b0_0, 0;
    %pushi/vec4 10415, 0, 14;
    %assign/vec4 v00000200f6122d00_0, 0;
    %jmp T_1.6;
T_1.4 ;
    %pushi/vec4 10415, 0, 14;
    %assign/vec4 v00000200f6122d00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000200f6154690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000200f6154550_0, 0;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000200f6122d00_0;
    %subi 1, 0, 14;
    %assign/vec4 v00000200f6122d00_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000200f615b720;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200f61b6340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200f61b60c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200f61b6480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200f61b63e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200f61b6160_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_00000200f615b720;
T_3 ;
    %pushi/vec4 50, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000200f61b5da0, 4, 0;
    %pushi/vec4 120, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000200f61b5da0, 4, 0;
    %end;
    .thread T_3;
    .scope S_00000200f615b720;
T_4 ;
    %delay 5, 0;
    %load/vec4 v00000200f61b6340_0;
    %nor/r;
    %store/vec4 v00000200f61b6340_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_00000200f615b720;
T_5 ;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000200f61b63e0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_00000200f615b720;
T_6 ;
    %wait E_00000200f614b130;
    %load/vec4 v00000200f61b63e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v00000200f61b65c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v00000200f61b6160_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v00000200f61b5da0, 4;
    %assign/vec4 v00000200f61b6020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000200f61b60c0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000200f61b60c0_0, 0;
T_6.3 ;
    %load/vec4 v00000200f61b59e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v00000200f61b6160_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v00000200f61b6160_0, 0;
T_6.4 ;
T_6.0 ;
    %load/vec4 v00000200f61b60c0_0;
    %assign/vec4 v00000200f61b6480_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_00000200f615b720;
T_7 ;
    %vpi_call/w 3 65 "$dumpfile", "uart_rx_waves.vcd" {0 0 0};
    %vpi_call/w 3 66 "$dumpvars" {0 0 0};
    %end;
    .thread T_7;
    .scope S_00000200f615b720;
T_8 ;
    %delay 5000000, 0;
    %vpi_call/w 3 70 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "UartTx_tb.v";
    "./../UartTx.v";
