# do Multicycle-IITB-RISC_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work rtl_work 
# Copying /home/apoorv/altera_lite/16.0/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/apoorv/Downloads/MICRO PROJECT/Project1/mux3bit6to1.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 02:07:50 on Nov 05,2018
# vcom -reportprogress 300 -93 -work work /home/apoorv/Downloads/MICRO PROJECT/Project1/mux3bit6to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux3bit6to1
# -- Compiling architecture behave of mux3bit6to1
# End time: 02:07:50 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/apoorv/Downloads/MICRO PROJECT/Project1/mux3bit2to1.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 02:07:50 on Nov 05,2018
# vcom -reportprogress 300 -93 -work work /home/apoorv/Downloads/MICRO PROJECT/Project1/mux3bit2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux3bit2to1
# -- Compiling architecture behave of mux3bit2to1
# End time: 02:07:50 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/apoorv/Downloads/MICRO PROJECT/Project1/main.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 02:07:50 on Nov 05,2018
# vcom -reportprogress 300 -93 -work work /home/apoorv/Downloads/MICRO PROJECT/Project1/main.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity main
# -- Compiling architecture behave of main
# End time: 02:07:50 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/apoorv/Downloads/MICRO PROJECT/Project1/memory.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 02:07:50 on Nov 05,2018
# vcom -reportprogress 300 -93 -work work /home/apoorv/Downloads/MICRO PROJECT/Project1/memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture comb of memory
# End time: 02:07:50 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/apoorv/Downloads/MICRO PROJECT/Project1/z9.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 02:07:50 on Nov 05,2018
# vcom -reportprogress 300 -93 -work work /home/apoorv/Downloads/MICRO PROJECT/Project1/z9.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity z9
# -- Compiling architecture behave of z9
# End time: 02:07:50 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/apoorv/Downloads/MICRO PROJECT/Project1/datapath.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 02:07:50 on Nov 05,2018
# vcom -reportprogress 300 -93 -work work /home/apoorv/Downloads/MICRO PROJECT/Project1/datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity datapath
# -- Compiling architecture behave of datapath
# End time: 02:07:51 on Nov 05,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/apoorv/Downloads/MICRO PROJECT/Project1/mux2to1.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 02:07:51 on Nov 05,2018
# vcom -reportprogress 300 -93 -work work /home/apoorv/Downloads/MICRO PROJECT/Project1/mux2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2to1
# -- Compiling architecture behave of mux2to1
# End time: 02:07:51 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/apoorv/Downloads/MICRO PROJECT/Project1/ALU.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 02:07:51 on Nov 05,2018
# vcom -reportprogress 300 -93 -work work /home/apoorv/Downloads/MICRO PROJECT/Project1/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture behave of alu
# End time: 02:07:51 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/apoorv/Downloads/MICRO PROJECT/Project1/mux6to1.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 02:07:51 on Nov 05,2018
# vcom -reportprogress 300 -93 -work work /home/apoorv/Downloads/MICRO PROJECT/Project1/mux6to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux6to1
# -- Compiling architecture behave of mux6to1
# End time: 02:07:51 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/apoorv/Downloads/MICRO PROJECT/Project1/mux4to1.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 02:07:51 on Nov 05,2018
# vcom -reportprogress 300 -93 -work work /home/apoorv/Downloads/MICRO PROJECT/Project1/mux4to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux4to1
# -- Compiling architecture behave of mux4to1
# End time: 02:07:51 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/apoorv/Downloads/MICRO PROJECT/Project1/se9.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 02:07:51 on Nov 05,2018
# vcom -reportprogress 300 -93 -work work /home/apoorv/Downloads/MICRO PROJECT/Project1/se9.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity se9
# -- Compiling architecture behave of se9
# End time: 02:07:51 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/apoorv/Downloads/MICRO PROJECT/Project1/se6.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 02:07:51 on Nov 05,2018
# vcom -reportprogress 300 -93 -work work /home/apoorv/Downloads/MICRO PROJECT/Project1/se6.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity se6
# -- Compiling architecture behave of se6
# End time: 02:07:51 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/apoorv/Downloads/MICRO PROJECT/Project1/reg_file.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 02:07:51 on Nov 05,2018
# vcom -reportprogress 300 -93 -work work /home/apoorv/Downloads/MICRO PROJECT/Project1/reg_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg_file
# -- Compiling architecture behave of reg_file
# End time: 02:07:51 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/apoorv/Downloads/MICRO PROJECT/Project1/reg_16bit.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 02:07:51 on Nov 05,2018
# vcom -reportprogress 300 -93 -work work /home/apoorv/Downloads/MICRO PROJECT/Project1/reg_16bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reg_16bit
# -- Compiling architecture behave of reg_16bit
# End time: 02:07:51 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/apoorv/Downloads/MICRO PROJECT/Project1/priority_encoder.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 02:07:51 on Nov 05,2018
# vcom -reportprogress 300 -93 -work work /home/apoorv/Downloads/MICRO PROJECT/Project1/priority_encoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity priority_encoder
# -- Compiling architecture behave of priority_encoder
# End time: 02:07:51 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/apoorv/Downloads/MICRO PROJECT/Project1/mux_state.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 02:07:51 on Nov 05,2018
# vcom -reportprogress 300 -93 -work work /home/apoorv/Downloads/MICRO PROJECT/Project1/mux_state.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_state
# -- Compiling architecture behave of mux_state
# End time: 02:07:51 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/apoorv/Downloads/MICRO PROJECT/Project1/control_path.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 02:07:51 on Nov 05,2018
# vcom -reportprogress 300 -93 -work work /home/apoorv/Downloads/MICRO PROJECT/Project1/control_path.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control_path
# -- Compiling architecture behave of control_path
# End time: 02:07:51 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/apoorv/Downloads/MICRO PROJECT/Project1/Testbench.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 02:07:51 on Nov 05,2018
# vcom -reportprogress 300 -93 -work work /home/apoorv/Downloads/MICRO PROJECT/Project1/Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Testbench
# -- Compiling architecture Behave of Testbench
# End time: 02:07:51 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  Testbench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" Testbench 
# Start time: 02:07:51 on Nov 05,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.testbench(behave)
# Loading work.main(behave)
# ** Fatal: (vsim-3817) Port "clk_50" of entity "main" is not in the component being instantiated.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut File: /home/apoorv/Downloads/MICRO PROJECT/Project1/main.vhd Line: 6
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Multicycle-IITB-RISC_run_msim_rtl_vhdl.do PAUSED at line 28
vsim work.main
# vsim work.main 
# Start time: 02:07:51 on Nov 05,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.main(behave)
# Loading work.control_path(behave)
# Loading work.mux_state(behave)
# Loading work.datapath(behave)
# Loading work.reg_16bit(behave)
# Loading ieee.numeric_std(body)
# Loading work.alu(behave)
# Loading work.memory(comb)
# Loading work.z9(behave)
# Loading work.se6(behave)
# Loading work.se9(behave)
# Loading work.priority_encoder(behave)
# Loading work.reg_file(behave)
# Loading work.mux4to1(behave)
# Loading work.mux2to1(behave)
# Loading work.mux3bit2to1(behave)
# Loading work.mux3bit6to1(behave)
# Loading work.mux6to1(behave)
add wave -position insertpoint  \
sim:/main/clk
add wave -position insertpoint  \
sim:/main/reset
add wave -position insertpoint  \
sim:/main/instruction
add wave -position insertpoint  \
sim:/main/dat_path/RF/r0/q
# couldn't load file "/home/apoorv/altera_lite/16.0/modelsim_ase/linuxaloem/ScintillaTk/libScintillaTk0.36.so": libstdc++.so.6: wrong ELF class: ELFCLASS64
add wave -position insertpoint sim:/main/dat_path/RF/r1/*
# couldn't load file "/home/apoorv/altera_lite/16.0/modelsim_ase/linuxaloem/ScintillaTk/libScintillaTk0.36.so": libstdc++.so.6: wrong ELF class: ELFCLASS64
# couldn't load file "/home/apoorv/altera_lite/16.0/modelsim_ase/linuxaloem/ScintillaTk/libScintillaTk0.36.so": libstdc++.so.6: wrong ELF class: ELFCLASS64
add wave -position insertpoint  \
sim:/main/dat_path/RF/r1/q
# couldn't load file "/home/apoorv/altera_lite/16.0/modelsim_ase/linuxaloem/ScintillaTk/libScintillaTk0.36.so": libstdc++.so.6: wrong ELF class: ELFCLASS64
add wave -position insertpoint  \
sim:/main/dat_path/RF/r2/q
# couldn't load file "/home/apoorv/altera_lite/16.0/modelsim_ase/linuxaloem/ScintillaTk/libScintillaTk0.36.so": libstdc++.so.6: wrong ELF class: ELFCLASS64
add wave -position insertpoint  \
sim:/main/dat_path/RF/r3/q
add wave -position insertpoint  \
sim:/main/dat_path/RF/r4/q
force -freeze sim:/main/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/main/reset 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /main/dat_path/RF
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /main/dat_path/RF
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /main/dat_path/RF
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /main/dat_path/mem0_60
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /main/dat_path/RF
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /main/dat_path/RF
run
run
run
run
run
force -freeze sim:/main/reset 0 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
