{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1725409582465 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725409582465 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 03 21:26:22 2024 " "Processing started: Tue Sep 03 21:26:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725409582465 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725409582465 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off atv07 -c atv07 " "Command: quartus_map --read_settings_files=on --write_settings_files=off atv07 -c atv07" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725409582465 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1725409582654 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1725409582654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura " "Found entity 1: Arquitetura" {  } { { "Arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/Arquitetura.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725409588895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725409588895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entrada.v 1 1 " "Found 1 design units, including 1 entities, in source file entrada.v" { { "Info" "ISGN_ENTITY_NAME" "1 Entrada " "Found entity 1: Entrada" {  } { { "Entrada.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/Entrada.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725409588895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725409588895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistema.v 1 1 " "Found 1 design units, including 1 entities, in source file sistema.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema " "Found entity 1: Sistema" {  } { { "Sistema.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/Sistema.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725409588895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725409588895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Found entity 1: ClockDivider" {  } { { "ClockDivider.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/ClockDivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725409588895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725409588895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circletracker.v 1 1 " "Found 1 design units, including 1 entities, in source file circletracker.v" { { "Info" "ISGN_ENTITY_NAME" "1 CircleTracker " "Found entity 1: CircleTracker" {  } { { "CircleTracker.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/CircleTracker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725409588895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725409588895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "geradorvertical.v 1 1 " "Found 1 design units, including 1 entities, in source file geradorvertical.v" { { "Info" "ISGN_ENTITY_NAME" "1 GeradorVertical " "Found entity 1: GeradorVertical" {  } { { "GeradorVertical.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/GeradorVertical.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725409588895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725409588895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "geradorsync.v 1 1 " "Found 1 design units, including 1 entities, in source file geradorsync.v" { { "Info" "ISGN_ENTITY_NAME" "1 GeradorSync " "Found entity 1: GeradorSync" {  } { { "GeradorSync.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/GeradorSync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725409588895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725409588895 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "GeradorImagem.v(42) " "Verilog HDL information at GeradorImagem.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "GeradorImagem.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/GeradorImagem.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1725409588911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "geradorimagem.v 1 1 " "Found 1 design units, including 1 entities, in source file geradorimagem.v" { { "Info" "ISGN_ENTITY_NAME" "1 GeradorImagem " "Found entity 1: GeradorImagem" {  } { { "GeradorImagem.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/GeradorImagem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725409588911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725409588911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "geradorhorizontal.v 1 1 " "Found 1 design units, including 1 entities, in source file geradorhorizontal.v" { { "Info" "ISGN_ENTITY_NAME" "1 GeradorHorizontal " "Found entity 1: GeradorHorizontal" {  } { { "GeradorHorizontal.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/GeradorHorizontal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725409588911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725409588911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "geradorcontrole.v 1 1 " "Found 1 design units, including 1 entities, in source file geradorcontrole.v" { { "Info" "ISGN_ENTITY_NAME" "1 GeradorControle " "Found entity 1: GeradorControle" {  } { { "GeradorControle.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/GeradorControle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725409588911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725409588911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725409588911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725409588911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlevga.v 1 1 " "Found 1 design units, including 1 entities, in source file controlevga.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControleVGA " "Found entity 1: ControleVGA" {  } { { "ControleVGA.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/ControleVGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725409588911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725409588911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorlinha.v 1 1 " "Found 1 design units, including 1 entities, in source file contadorlinha.v" { { "Info" "ISGN_ENTITY_NAME" "1 ContadorLinha " "Found entity 1: ContadorLinha" {  } { { "ContadorLinha.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/ContadorLinha.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725409588911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725409588911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorcoluna.v 1 1 " "Found 1 design units, including 1 entities, in source file contadorcoluna.v" { { "Info" "ISGN_ENTITY_NAME" "1 ContadorColuna " "Found entity 1: ContadorColuna" {  } { { "ContadorColuna.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/ContadorColuna.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725409588911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725409588911 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Arquitetura " "Elaborating entity \"Arquitetura\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1725409588942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Entrada Entrada:inst01 " "Elaborating entity \"Entrada\" for hierarchy \"Entrada:inst01\"" {  } { { "Arquitetura.v" "inst01" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/Arquitetura.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725409588942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema Sistema:inst02 " "Elaborating entity \"Sistema\" for hierarchy \"Sistema:inst02\"" {  } { { "Arquitetura.v" "inst02" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/Arquitetura.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725409588942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CircleTracker Sistema:inst02\|CircleTracker:CT01 " "Elaborating entity \"CircleTracker\" for hierarchy \"Sistema:inst02\|CircleTracker:CT01\"" {  } { { "Sistema.v" "CT01" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/Sistema.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725409588942 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 CircleTracker.v(21) " "Verilog HDL assignment warning at CircleTracker.v(21): truncated value with size 32 to match size of target (9)" {  } { { "CircleTracker.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/CircleTracker.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725409588942 "|Arquitetura|Sistema:inst02|CircleTracker:CT01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 CircleTracker.v(25) " "Verilog HDL assignment warning at CircleTracker.v(25): truncated value with size 32 to match size of target (9)" {  } { { "CircleTracker.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/CircleTracker.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725409588942 "|Arquitetura|Sistema:inst02|CircleTracker:CT01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 CircleTracker.v(29) " "Verilog HDL assignment warning at CircleTracker.v(29): truncated value with size 32 to match size of target (10)" {  } { { "CircleTracker.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/CircleTracker.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725409588942 "|Arquitetura|Sistema:inst02|CircleTracker:CT01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 CircleTracker.v(33) " "Verilog HDL assignment warning at CircleTracker.v(33): truncated value with size 32 to match size of target (10)" {  } { { "CircleTracker.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/CircleTracker.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725409588942 "|Arquitetura|Sistema:inst02|CircleTracker:CT01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider Sistema:inst02\|CircleTracker:CT01\|ClockDivider:CD " "Elaborating entity \"ClockDivider\" for hierarchy \"Sistema:inst02\|CircleTracker:CT01\|ClockDivider:CD\"" {  } { { "CircleTracker.v" "CD" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/CircleTracker.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725409588942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControleVGA Sistema:inst02\|ControleVGA:CVGA01 " "Elaborating entity \"ControleVGA\" for hierarchy \"Sistema:inst02\|ControleVGA:CVGA01\"" {  } { { "Sistema.v" "CVGA01" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/Sistema.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725409588942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GeradorControle Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC " "Elaborating entity \"GeradorControle\" for hierarchy \"Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\"" {  } { { "ControleVGA.v" "gC" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/ControleVGA.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725409588942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\|Counter:gF " "Elaborating entity \"Counter\" for hierarchy \"Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\|Counter:gF\"" {  } { { "GeradorControle.v" "gF" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/GeradorControle.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725409588942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GeradorSync Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\|GeradorSync:gS " "Elaborating entity \"GeradorSync\" for hierarchy \"Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\|GeradorSync:gS\"" {  } { { "GeradorControle.v" "gS" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/GeradorControle.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725409588942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GeradorHorizontal Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\|GeradorSync:gS\|GeradorHorizontal:gH " "Elaborating entity \"GeradorHorizontal\" for hierarchy \"Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\|GeradorSync:gS\|GeradorHorizontal:gH\"" {  } { { "GeradorSync.v" "gH" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/GeradorSync.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725409588942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GeradorVertical Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\|GeradorSync:gS\|GeradorVertical:gV " "Elaborating entity \"GeradorVertical\" for hierarchy \"Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\|GeradorSync:gS\|GeradorVertical:gV\"" {  } { { "GeradorSync.v" "gV" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/GeradorSync.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725409588942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GeradorImagem Sistema:inst02\|ControleVGA:CVGA01\|GeradorImagem:gI " "Elaborating entity \"GeradorImagem\" for hierarchy \"Sistema:inst02\|ControleVGA:CVGA01\|GeradorImagem:gI\"" {  } { { "ControleVGA.v" "gI" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/ControleVGA.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725409588942 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RowInferior GeradorImagem.v(18) " "Verilog HDL or VHDL warning at GeradorImagem.v(18): object \"RowInferior\" assigned a value but never read" {  } { { "GeradorImagem.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/GeradorImagem.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725409588942 "|Arquitetura|Sistema:inst02|ControleVGA:CVGA01|GeradorImagem:gI"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RowSuperior GeradorImagem.v(18) " "Verilog HDL or VHDL warning at GeradorImagem.v(18): object \"RowSuperior\" assigned a value but never read" {  } { { "GeradorImagem.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/GeradorImagem.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725409588942 "|Arquitetura|Sistema:inst02|ControleVGA:CVGA01|GeradorImagem:gI"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ColInferior GeradorImagem.v(19) " "Verilog HDL or VHDL warning at GeradorImagem.v(19): object \"ColInferior\" assigned a value but never read" {  } { { "GeradorImagem.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/GeradorImagem.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725409588942 "|Arquitetura|Sistema:inst02|ControleVGA:CVGA01|GeradorImagem:gI"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ColSuperior GeradorImagem.v(19) " "Verilog HDL or VHDL warning at GeradorImagem.v(19): object \"ColSuperior\" assigned a value but never read" {  } { { "GeradorImagem.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/GeradorImagem.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725409588942 "|Arquitetura|Sistema:inst02|ControleVGA:CVGA01|GeradorImagem:gI"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_diff GeradorImagem.v(42) " "Verilog HDL Always Construct warning at GeradorImagem.v(42): inferring latch(es) for variable \"x_diff\", which holds its previous value in one or more paths through the always construct" {  } { { "GeradorImagem.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/GeradorImagem.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1725409588942 "|Arquitetura|Sistema:inst02|ControleVGA:CVGA01|GeradorImagem:gI"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_diff GeradorImagem.v(42) " "Verilog HDL Always Construct warning at GeradorImagem.v(42): inferring latch(es) for variable \"y_diff\", which holds its previous value in one or more paths through the always construct" {  } { { "GeradorImagem.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/GeradorImagem.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1725409588942 "|Arquitetura|Sistema:inst02|ControleVGA:CVGA01|GeradorImagem:gI"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CircleEquation GeradorImagem.v(42) " "Verilog HDL Always Construct warning at GeradorImagem.v(42): inferring latch(es) for variable \"CircleEquation\", which holds its previous value in one or more paths through the always construct" {  } { { "GeradorImagem.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/GeradorImagem.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1725409588942 "|Arquitetura|Sistema:inst02|ControleVGA:CVGA01|GeradorImagem:gI"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RadiusSquared GeradorImagem.v(42) " "Verilog HDL Always Construct warning at GeradorImagem.v(42): inferring latch(es) for variable \"RadiusSquared\", which holds its previous value in one or more paths through the always construct" {  } { { "GeradorImagem.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/GeradorImagem.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1725409588942 "|Arquitetura|Sistema:inst02|ControleVGA:CVGA01|GeradorImagem:gI"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ContadorLinha Sistema:inst02\|ControleVGA:CVGA01\|GeradorImagem:gI\|ContadorLinha:contLinha " "Elaborating entity \"ContadorLinha\" for hierarchy \"Sistema:inst02\|ControleVGA:CVGA01\|GeradorImagem:gI\|ContadorLinha:contLinha\"" {  } { { "GeradorImagem.v" "contLinha" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/GeradorImagem.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725409588942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ContadorColuna Sistema:inst02\|ControleVGA:CVGA01\|GeradorImagem:gI\|ContadorColuna:contColuna " "Elaborating entity \"ContadorColuna\" for hierarchy \"Sistema:inst02\|ControleVGA:CVGA01\|GeradorImagem:gI\|ContadorColuna:contColuna\"" {  } { { "GeradorImagem.v" "contColuna" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/GeradorImagem.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725409588958 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Sistema:inst02\|ControleVGA:CVGA01\|GeradorImagem:gI\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Sistema:inst02\|ControleVGA:CVGA01\|GeradorImagem:gI\|Mult1\"" {  } { { "GeradorImagem.v" "Mult1" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/GeradorImagem.v" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1725409589146 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Sistema:inst02\|ControleVGA:CVGA01\|GeradorImagem:gI\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Sistema:inst02\|ControleVGA:CVGA01\|GeradorImagem:gI\|Mult0\"" {  } { { "GeradorImagem.v" "Mult0" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/GeradorImagem.v" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1725409589146 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1725409589146 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sistema:inst02\|ControleVGA:CVGA01\|GeradorImagem:gI\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Sistema:inst02\|ControleVGA:CVGA01\|GeradorImagem:gI\|lpm_mult:Mult1\"" {  } { { "GeradorImagem.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/GeradorImagem.v" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725409589162 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sistema:inst02\|ControleVGA:CVGA01\|GeradorImagem:gI\|lpm_mult:Mult1 " "Instantiated megafunction \"Sistema:inst02\|ControleVGA:CVGA01\|GeradorImagem:gI\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725409589162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725409589162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725409589162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725409589162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725409589162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725409589162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725409589162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725409589162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725409589162 ""}  } { { "GeradorImagem.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/GeradorImagem.v" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725409589162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_eat.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_eat.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_eat " "Found entity 1: mult_eat" {  } { { "db/mult_eat.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/db/mult_eat.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725409589194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725409589194 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sistema:inst02\|ControleVGA:CVGA01\|GeradorImagem:gI\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Sistema:inst02\|ControleVGA:CVGA01\|GeradorImagem:gI\|lpm_mult:Mult0\"" {  } { { "GeradorImagem.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/GeradorImagem.v" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725409589194 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sistema:inst02\|ControleVGA:CVGA01\|GeradorImagem:gI\|lpm_mult:Mult0 " "Instantiated megafunction \"Sistema:inst02\|ControleVGA:CVGA01\|GeradorImagem:gI\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725409589194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725409589194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725409589194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725409589194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725409589194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725409589194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725409589194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725409589194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725409589194 ""}  } { { "GeradorImagem.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/GeradorImagem.v" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725409589194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_oct.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_oct.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_oct " "Found entity 1: mult_oct" {  } { { "db/mult_oct.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/db/mult_oct.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725409589235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725409589235 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "syncVGA GND " "Pin \"syncVGA\" is stuck at GND" {  } { { "Arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/Arquitetura.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725409589444 "|Arquitetura|syncVGA"} { "Warning" "WMLS_MLS_STUCK_PIN" "blankVGA VCC " "Pin \"blankVGA\" is stuck at VCC" {  } { { "Arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/Arquitetura.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725409589444 "|Arquitetura|blankVGA"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1725409589444 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1725409589491 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/welly/Documents/GitHub/LT39A/pratica07/output_files/atv07.map.smsg " "Generated suppressed messages file C:/Users/welly/Documents/GitHub/LT39A/pratica07/output_files/atv07.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725409589837 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1725409589900 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725409589900 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "324 " "Implemented 324 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1725409589948 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1725409589948 ""} { "Info" "ICUT_CUT_TM_LCELLS" "287 " "Implemented 287 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1725409589948 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1725409589948 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1725409589948 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725409589963 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 03 21:26:29 2024 " "Processing ended: Tue Sep 03 21:26:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725409589963 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725409589963 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725409589963 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1725409589963 ""}
