

================================================================
== Vitis HLS Report for 'serialize_2_16_128_s'
================================================================
* Date:           Thu Apr 28 15:57:44 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        prueba_booth
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.383 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      131|      131|  0.436 us|  0.436 us|  131|  131|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_154_3  |      129|      129|         3|          1|          1|   128|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     5970|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       83|    -|
|Register             |        -|     -|      601|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      601|     6053|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+------+------------+------------+
    |           Variable Name          | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+------+------------+------------+
    |first_bit_fu_98_p2                |         +|   0|  0|    39|          32|           6|
    |i_2_fu_79_p2                      |         +|   0|  0|    15|           8|           1|
    |and_ln414_fu_133_p2               |       and|   0|  0|   511|         512|         512|
    |ap_block_state4_pp0_stage0_iter2  |       and|   0|  0|     2|           1|           1|
    |icmp_ln154_fu_85_p2               |      icmp|   0|  0|    11|           8|           9|
    |icmp_ln161_fu_104_p2              |      icmp|   0|  0|    20|          32|          10|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|     2|           1|           1|
    |ap_block_state1                   |        or|   0|  0|     2|           1|           1|
    |out_r_din                         |        or|   0|  0|   511|         512|         512|
    |shl_ln414_1_fu_142_p2             |       shl|   0|  0|  2171|         512|         512|
    |shl_ln414_fu_121_p2               |       shl|   0|  0|  2171|          32|         512|
    |ap_enable_pp0                     |       xor|   0|  0|     2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|     2|           2|           1|
    |xor_ln414_fu_127_p2               |       xor|   0|  0|   511|         512|           2|
    +----------------------------------+----------+----+---+------+------------+------------+
    |Total                             |          |   0|  0|  5970|        2166|        2082|
    +----------------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  20|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |first_fu_46              |   9|          2|   32|         64|
    |i_reg_63                 |   9|          2|    8|         16|
    |in_r_blk_n               |   9|          2|    1|          2|
    |out_r_blk_n              |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  83|         18|   46|         94|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                |    3|   0|    3|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |    1|   0|    1|          0|
    |first_fu_46              |   32|   0|   32|          0|
    |i_reg_63                 |    8|   0|    8|          0|
    |icmp_ln161_reg_192       |    1|   0|    1|          0|
    |p_Val2_s_fu_42           |  512|   0|  512|          0|
    |px_in_V_reg_182          |   32|   0|   32|          0|
    |trunc_ln414_reg_187      |    9|   0|    9|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  601|   0|  601|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-----------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+--------------+-----+-----+------------+-----------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  serialize<2, 16, 128>|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  serialize<2, 16, 128>|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  serialize<2, 16, 128>|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  serialize<2, 16, 128>|  return value|
|ap_continue   |   in|    1|  ap_ctrl_hs|  serialize<2, 16, 128>|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  serialize<2, 16, 128>|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  serialize<2, 16, 128>|  return value|
|in_r_dout     |   in|   32|     ap_fifo|                   in_r|       pointer|
|in_r_empty_n  |   in|    1|     ap_fifo|                   in_r|       pointer|
|in_r_read     |  out|    1|     ap_fifo|                   in_r|       pointer|
|out_r_din     |  out|  512|     ap_fifo|                  out_r|       pointer|
|out_r_full_n  |   in|    1|     ap_fifo|                  out_r|       pointer|
|out_r_write   |  out|    1|     ap_fifo|                  out_r|       pointer|
+--------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32 1"   --->   Operation 6 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%first = alloca i32 1"   --->   Operation 7 'alloca' 'first' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %out_r, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_r, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln154 = store i32 0, i32 %first" [prueba_booth/src/premults.cpp:154]   --->   Operation 10 'store' 'store_ln154' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%br_ln154 = br void" [prueba_booth/src/premults.cpp:154]   --->   Operation 11 'br' 'br_ln154' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i = phi i8 0, void, i8 %i_2, void %.split._crit_edge"   --->   Operation 12 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.70ns)   --->   "%i_2 = add i8 %i, i8 1" [prueba_booth/src/premults.cpp:154]   --->   Operation 13 'add' 'i_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.58ns)   --->   "%icmp_ln154 = icmp_eq  i8 %i, i8 128" [prueba_booth/src/premults.cpp:154]   --->   Operation 14 'icmp' 'icmp_ln154' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 15 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln154 = br i1 %icmp_ln154, void %.split, void" [prueba_booth/src/premults.cpp:154]   --->   Operation 16 'br' 'br_ln154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 17 'br' 'br_ln0' <Predicate = (!icmp_ln154)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.12>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%first_load = load i32 %first"   --->   Operation 18 'load' 'first_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (1.21ns)   --->   "%px_in_V = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in_r" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 19 'read' 'px_in_V' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln414 = trunc i32 %first_load"   --->   Operation 20 'trunc' 'trunc_ln414' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.88ns)   --->   "%first_bit = add i32 %first_load, i32 32" [prueba_booth/src/premults.cpp:160]   --->   Operation 21 'add' 'first_bit' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.85ns)   --->   "%icmp_ln161 = icmp_eq  i32 %first_bit, i32 512" [prueba_booth/src/premults.cpp:161]   --->   Operation 22 'icmp' 'icmp_ln161' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln161 = br i1 %icmp_ln161, void %.split..split._crit_edge_crit_edge, void" [prueba_booth/src/premults.cpp:161]   --->   Operation 23 'br' 'br_ln161' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln161 = store i32 %first_bit, i32 %first" [prueba_booth/src/premults.cpp:161]   --->   Operation 24 'store' 'store_ln161' <Predicate = (!icmp_ln161)> <Delay = 0.38>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln161 = br void %.split._crit_edge" [prueba_booth/src/premults.cpp:161]   --->   Operation 25 'br' 'br_ln161' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.38ns)   --->   "%store_ln164 = store i32 0, i32 %first" [prueba_booth/src/premults.cpp:164]   --->   Operation 26 'store' 'store_ln164' <Predicate = (icmp_ln161)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 2.38>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%p_Val2_load = load i512 %p_Val2_s"   --->   Operation 27 'load' 'p_Val2_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 28 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 29 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln414 = zext i9 %trunc_ln414"   --->   Operation 30 'zext' 'zext_ln414' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%shl_ln414 = shl i512 4294967295, i512 %zext_ln414"   --->   Operation 31 'shl' 'shl_ln414' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%xor_ln414 = xor i512 %shl_ln414, i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095"   --->   Operation 32 'xor' 'xor_ln414' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%and_ln414 = and i512 %p_Val2_load, i512 %xor_ln414"   --->   Operation 33 'and' 'and_ln414' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%zext_ln414_1 = zext i32 %px_in_V"   --->   Operation 34 'zext' 'zext_ln414_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%shl_ln414_1 = shl i512 %zext_ln414_1, i512 %zext_ln414"   --->   Operation 35 'shl' 'shl_ln414_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (1.16ns) (out node of the LUT)   --->   "%p_Result_s = or i512 %and_ln414, i512 %shl_ln414_1"   --->   Operation 36 'or' 'p_Result_s' <Predicate = true> <Delay = 1.16> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%store_ln161 = store i512 %p_Result_s, i512 %p_Val2_s" [prueba_booth/src/premults.cpp:161]   --->   Operation 37 'store' 'store_ln161' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %out_r, i512 %p_Result_s" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 38 'write' 'write_ln174' <Predicate = (icmp_ln161)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln164 = br void %.split._crit_edge" [prueba_booth/src/premults.cpp:164]   --->   Operation 39 'br' 'br_ln164' <Predicate = (icmp_ln161)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln167 = ret" [prueba_booth/src/premults.cpp:167]   --->   Operation 40 'ret' 'ret_ln167' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_Val2_s              (alloca           ) [ 001110]
first                 (alloca           ) [ 011110]
specinterface_ln0     (specinterface    ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
store_ln154           (store            ) [ 000000]
br_ln154              (br               ) [ 011110]
i                     (phi              ) [ 001110]
i_2                   (add              ) [ 011110]
icmp_ln154            (icmp             ) [ 001110]
speclooptripcount_ln0 (speclooptripcount) [ 000000]
br_ln154              (br               ) [ 000000]
br_ln0                (br               ) [ 011110]
first_load            (load             ) [ 000000]
px_in_V               (read             ) [ 001010]
trunc_ln414           (trunc            ) [ 001010]
first_bit             (add              ) [ 000000]
icmp_ln161            (icmp             ) [ 001110]
br_ln161              (br               ) [ 000000]
store_ln161           (store            ) [ 000000]
br_ln161              (br               ) [ 000000]
store_ln164           (store            ) [ 000000]
p_Val2_load           (load             ) [ 000000]
specpipeline_ln0      (specpipeline     ) [ 000000]
specloopname_ln0      (specloopname     ) [ 000000]
zext_ln414            (zext             ) [ 000000]
shl_ln414             (shl              ) [ 000000]
xor_ln414             (xor              ) [ 000000]
and_ln414             (and              ) [ 000000]
zext_ln414_1          (zext             ) [ 000000]
shl_ln414_1           (shl              ) [ 000000]
p_Result_s            (or               ) [ 000000]
store_ln161           (store            ) [ 000000]
write_ln174           (write            ) [ 000000]
br_ln164              (br               ) [ 000000]
ret_ln167             (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="p_Val2_s_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="512" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="first_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="first/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="px_in_V_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="px_in_V/3 "/>
</bind>
</comp>

<comp id="56" class="1004" name="write_ln174_write_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="512" slack="0"/>
<pin id="59" dir="0" index="2" bw="512" slack="0"/>
<pin id="60" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/4 "/>
</bind>
</comp>

<comp id="63" class="1005" name="i_reg_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="8" slack="1"/>
<pin id="65" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="67" class="1004" name="i_phi_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="1" slack="1"/>
<pin id="69" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="70" dir="0" index="2" bw="8" slack="0"/>
<pin id="71" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_store_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln154/1 store_ln164/3 "/>
</bind>
</comp>

<comp id="79" class="1004" name="i_2_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="8" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="icmp_ln154_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="8" slack="0"/>
<pin id="87" dir="0" index="1" bw="8" slack="0"/>
<pin id="88" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln154/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="first_load_load_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="2"/>
<pin id="93" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="first_load/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="trunc_ln414_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln414/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="first_bit_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="7" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="first_bit/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="icmp_ln161_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln161/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln161_store_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="2"/>
<pin id="113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln161/3 "/>
</bind>
</comp>

<comp id="115" class="1004" name="p_Val2_load_load_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="512" slack="3"/>
<pin id="117" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_load/4 "/>
</bind>
</comp>

<comp id="118" class="1004" name="zext_ln414_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="9" slack="1"/>
<pin id="120" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414/4 "/>
</bind>
</comp>

<comp id="121" class="1004" name="shl_ln414_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="33" slack="0"/>
<pin id="123" dir="0" index="1" bw="9" slack="0"/>
<pin id="124" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln414/4 "/>
</bind>
</comp>

<comp id="127" class="1004" name="xor_ln414_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="512" slack="0"/>
<pin id="129" dir="0" index="1" bw="512" slack="0"/>
<pin id="130" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln414/4 "/>
</bind>
</comp>

<comp id="133" class="1004" name="and_ln414_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="512" slack="0"/>
<pin id="135" dir="0" index="1" bw="512" slack="0"/>
<pin id="136" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414/4 "/>
</bind>
</comp>

<comp id="139" class="1004" name="zext_ln414_1_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="1"/>
<pin id="141" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414_1/4 "/>
</bind>
</comp>

<comp id="142" class="1004" name="shl_ln414_1_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="9" slack="0"/>
<pin id="145" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln414_1/4 "/>
</bind>
</comp>

<comp id="148" class="1004" name="p_Result_s_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="512" slack="0"/>
<pin id="150" dir="0" index="1" bw="512" slack="0"/>
<pin id="151" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_Result_s/4 "/>
</bind>
</comp>

<comp id="155" class="1004" name="store_ln161_store_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="512" slack="0"/>
<pin id="157" dir="0" index="1" bw="512" slack="3"/>
<pin id="158" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln161/4 "/>
</bind>
</comp>

<comp id="160" class="1005" name="p_Val2_s_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="512" slack="3"/>
<pin id="162" dir="1" index="1" bw="512" slack="3"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="166" class="1005" name="first_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="first "/>
</bind>
</comp>

<comp id="173" class="1005" name="i_2_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="0"/>
<pin id="175" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="178" class="1005" name="icmp_ln154_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="1"/>
<pin id="180" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln154 "/>
</bind>
</comp>

<comp id="182" class="1005" name="px_in_V_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="1"/>
<pin id="184" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="px_in_V "/>
</bind>
</comp>

<comp id="187" class="1005" name="trunc_ln414_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="9" slack="1"/>
<pin id="189" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln414 "/>
</bind>
</comp>

<comp id="192" class="1005" name="icmp_ln161_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="1"/>
<pin id="194" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln161 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="4" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="54"><net_src comp="24" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="40" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="14" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="73"><net_src comp="63" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="78"><net_src comp="10" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="83"><net_src comp="67" pin="4"/><net_sink comp="79" pin=0"/></net>

<net id="84"><net_src comp="16" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="89"><net_src comp="67" pin="4"/><net_sink comp="85" pin=0"/></net>

<net id="90"><net_src comp="18" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="91" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="91" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="26" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="98" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="28" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="98" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="125"><net_src comp="36" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="118" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="121" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="38" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="137"><net_src comp="115" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="127" pin="2"/><net_sink comp="133" pin=1"/></net>

<net id="146"><net_src comp="139" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="118" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="133" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="142" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="154"><net_src comp="148" pin="2"/><net_sink comp="56" pin=2"/></net>

<net id="159"><net_src comp="148" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="163"><net_src comp="42" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="165"><net_src comp="160" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="169"><net_src comp="46" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="171"><net_src comp="166" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="172"><net_src comp="166" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="176"><net_src comp="79" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="181"><net_src comp="85" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="50" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="190"><net_src comp="94" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="195"><net_src comp="104" pin="2"/><net_sink comp="192" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {4 }
 - Input state : 
	Port: serialize<2, 16, 128> : in_r | {3 }
  - Chain level:
	State 1
		store_ln154 : 1
	State 2
		i_2 : 1
		icmp_ln154 : 1
		br_ln154 : 2
	State 3
		trunc_ln414 : 1
		first_bit : 1
		icmp_ln161 : 2
		br_ln161 : 3
		store_ln161 : 2
	State 4
		shl_ln414 : 1
		xor_ln414 : 2
		and_ln414 : 2
		shl_ln414_1 : 1
		p_Result_s : 2
		store_ln161 : 2
		write_ln174 : 2
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    xor   |     xor_ln414_fu_127    |    0    |   511   |
|----------|-------------------------|---------|---------|
|    and   |     and_ln414_fu_133    |    0    |   511   |
|----------|-------------------------|---------|---------|
|    or    |    p_Result_s_fu_148    |    0    |   511   |
|----------|-------------------------|---------|---------|
|    shl   |     shl_ln414_fu_121    |    0    |   106   |
|          |    shl_ln414_1_fu_142   |    0    |    92   |
|----------|-------------------------|---------|---------|
|    add   |        i_2_fu_79        |    0    |    15   |
|          |     first_bit_fu_98     |    0    |    39   |
|----------|-------------------------|---------|---------|
|   icmp   |     icmp_ln154_fu_85    |    0    |    11   |
|          |    icmp_ln161_fu_104    |    0    |    20   |
|----------|-------------------------|---------|---------|
|   read   |    px_in_V_read_fu_50   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln174_write_fu_56 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |    trunc_ln414_fu_94    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |    zext_ln414_fu_118    |    0    |    0    |
|          |   zext_ln414_1_fu_139   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   1816  |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|   first_reg_166   |   32   |
|    i_2_reg_173    |    8   |
|      i_reg_63     |    8   |
| icmp_ln154_reg_178|    1   |
| icmp_ln161_reg_192|    1   |
|  p_Val2_s_reg_160 |   512  |
|  px_in_V_reg_182  |   32   |
|trunc_ln414_reg_187|    9   |
+-------------------+--------+
|       Total       |   603  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  1816  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   603  |    -   |
+-----------+--------+--------+
|   Total   |   603  |  1816  |
+-----------+--------+--------+
