

================================================================
== Vitis HLS Report for 'mul_v2'
================================================================
* Date:           Fri Dec 17 09:39:07 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:10:47 MDT 2021)
* Project:        mul_v2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       77|       77|  0.770 us|  0.770 us|   78|   78|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- mul_v2_label0_mul_v2_label1_mul_v2_label2  |       75|       75|        17|          1|          1|    60|       yes|
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 1, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.80>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tz = alloca i32 1"   --->   Operation 20 'alloca' 'tz' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%ty = alloca i32 1"   --->   Operation 21 'alloca' 'ty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 22 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tx = alloca i32 1"   --->   Operation 23 'alloca' 'tx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten19 = alloca i32 1"   --->   Operation 24 'alloca' 'indvar_flatten19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.00ns)   --->   "%s_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %s"   --->   Operation 25 'read' 's_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 26 [1/1] (1.00ns)   --->   "%co_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %co"   --->   Operation 26 'read' 'co_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 27 [1/1] (1.00ns)   --->   "%ho_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %ho"   --->   Operation 27 'read' 'ho_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 28 [1/1] (1.00ns)   --->   "%wo_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %wo"   --->   Operation 28 'read' 'wo_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 29 [1/1] (1.00ns)   --->   "%O_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %O"   --->   Operation 29 'read' 'O_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 30 [1/1] (1.00ns)   --->   "%wk_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %wk"   --->   Operation 30 'read' 'wk_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 31 [1/1] (1.00ns)   --->   "%ci_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %ci"   --->   Operation 31 'read' 'ci_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 32 [1/1] (1.00ns)   --->   "%hi_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %hi"   --->   Operation 32 'read' 'hi_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 33 [1/1] (1.00ns)   --->   "%wi_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %wi"   --->   Operation 33 'read' 'wi_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%empty = trunc i32 %ci_read"   --->   Operation 34 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%empty_23 = trunc i32 %hi_read"   --->   Operation 35 'trunc' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%empty_24 = trunc i32 %ci_read"   --->   Operation 36 'trunc' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%empty_25 = trunc i32 %s_read"   --->   Operation 37 'trunc' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%empty_26 = trunc i32 %wk_read"   --->   Operation 38 'trunc' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%empty_27 = trunc i32 %wi_read"   --->   Operation 39 'trunc' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%empty_28 = trunc i32 %wk_read"   --->   Operation 40 'trunc' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @mul_v2_str"   --->   Operation 41 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Inp, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_5"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Inp, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_5"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %wi"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wi, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wi, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %hi"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %hi, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %hi, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ci"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ci, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ci, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %wk"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wk, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wk, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %nk"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nk, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nk, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %O, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_12, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_5"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %O, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_5"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %wo"   --->   Operation 63 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wo, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_13, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wo, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ho"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ho, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_14, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ho, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %co"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %co, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_15, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %co, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %s"   --->   Operation 72 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_16, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (1.23ns)   --->   "%mul_ln87 = mul i6 %empty_28, i6 %empty_28" [mul_v2/mul_v2.cl:87]   --->   Operation 76 'mul' 'mul_ln87' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (1.65ns)   --->   "%mul_ln91_1 = mul i8 %empty_27, i8 %empty_24" [mul_v2/mul_v2.cl:91]   --->   Operation 77 'mul' 'mul_ln91_1' <Predicate = true> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (1.23ns)   --->   "%mul_ln91_2 = mul i6 %empty, i6 %empty_28" [mul_v2/mul_v2.cl:91]   --->   Operation 78 'mul' 'mul_ln91_2' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.42ns)   --->   "%store_ln87 = store i6 0, i6 %indvar_flatten19" [mul_v2/mul_v2.cl:87]   --->   Operation 79 'store' 'store_ln87' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 80 [1/1] (0.42ns)   --->   "%store_ln87 = store i3 0, i3 %tx" [mul_v2/mul_v2.cl:87]   --->   Operation 80 'store' 'store_ln87' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 81 [1/1] (0.42ns)   --->   "%store_ln87 = store i5 0, i5 %indvar_flatten" [mul_v2/mul_v2.cl:87]   --->   Operation 81 'store' 'store_ln87' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 82 [1/1] (0.42ns)   --->   "%store_ln87 = store i3 0, i3 %ty" [mul_v2/mul_v2.cl:87]   --->   Operation 82 'store' 'store_ln87' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 83 [1/1] (0.42ns)   --->   "%store_ln87 = store i2 0, i2 %tz" [mul_v2/mul_v2.cl:87]   --->   Operation 83 'store' 'store_ln87' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln87 = br void" [mul_v2/mul_v2.cl:87]   --->   Operation 84 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%indvar_flatten19_load = load i6 %indvar_flatten19" [mul_v2/mul_v2.cl:87]   --->   Operation 85 'load' 'indvar_flatten19_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.78ns)   --->   "%icmp_ln87 = icmp_eq  i6 %indvar_flatten19_load, i6 60" [mul_v2/mul_v2.cl:87]   --->   Operation 86 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.78ns)   --->   "%add_ln87_1 = add i6 %indvar_flatten19_load, i6 1" [mul_v2/mul_v2.cl:87]   --->   Operation 87 'add' 'add_ln87_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %icmp_ln87, void %.split5, void" [mul_v2/mul_v2.cl:87]   --->   Operation 88 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%tz_load = load i2 %tz" [mul_v2/mul_v2.cl:89]   --->   Operation 89 'load' 'tz_load' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i5 %indvar_flatten" [mul_v2/mul_v2.cl:88]   --->   Operation 90 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.75ns)   --->   "%icmp_ln88 = icmp_eq  i5 %indvar_flatten_load, i5 10" [mul_v2/mul_v2.cl:88]   --->   Operation 91 'icmp' 'icmp_ln88' <Predicate = (!icmp_ln87)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node and_ln87)   --->   "%xor_ln87 = xor i1 %icmp_ln88, i1 1" [mul_v2/mul_v2.cl:87]   --->   Operation 92 'xor' 'xor_ln87' <Predicate = (!icmp_ln87)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.44ns)   --->   "%icmp_ln89 = icmp_eq  i2 %tz_load, i2 2" [mul_v2/mul_v2.cl:89]   --->   Operation 93 'icmp' 'icmp_ln89' <Predicate = (!icmp_ln87)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln87 = and i1 %icmp_ln89, i1 %xor_ln87" [mul_v2/mul_v2.cl:87]   --->   Operation 94 'and' 'and_ln87' <Predicate = (!icmp_ln87)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln88)   --->   "%or_ln88 = or i1 %and_ln87, i1 %icmp_ln88" [mul_v2/mul_v2.cl:88]   --->   Operation 95 'or' 'or_ln88' <Predicate = (!icmp_ln87)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln88 = select i1 %or_ln88, i2 0, i2 %tz_load" [mul_v2/mul_v2.cl:88]   --->   Operation 96 'select' 'select_ln88' <Predicate = (!icmp_ln87)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln91 = trunc i2 %select_ln88" [mul_v2/mul_v2.cl:91]   --->   Operation 97 'trunc' 'trunc_ln91' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln91_2 = zext i1 %trunc_ln91" [mul_v2/mul_v2.cl:91]   --->   Operation 98 'zext' 'zext_ln91_2' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 99 [5/5] (1.47ns)   --->   "%udiv_ln91 = udiv i32 %zext_ln91_2, i32 %co_read" [mul_v2/mul_v2.cl:91]   --->   Operation 99 'udiv' 'udiv_ln91' <Predicate = (!icmp_ln87)> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [5/5] (1.47ns)   --->   "%urem_ln91 = urem i32 %zext_ln91_2, i32 %co_read" [mul_v2/mul_v2.cl:91]   --->   Operation 100 'urem' 'urem_ln91' <Predicate = (!icmp_ln87)> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.54ns)   --->   "%add_ln89 = add i2 %select_ln88, i2 1" [mul_v2/mul_v2.cl:89]   --->   Operation 101 'add' 'add_ln89' <Predicate = (!icmp_ln87)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.78ns)   --->   "%add_ln88_1 = add i5 %indvar_flatten_load, i5 1" [mul_v2/mul_v2.cl:88]   --->   Operation 102 'add' 'add_ln88_1' <Predicate = (!icmp_ln87)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.41ns)   --->   "%select_ln88_3 = select i1 %icmp_ln88, i5 1, i5 %add_ln88_1" [mul_v2/mul_v2.cl:88]   --->   Operation 103 'select' 'select_ln88_3' <Predicate = (!icmp_ln87)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.42ns)   --->   "%store_ln87 = store i6 %add_ln87_1, i6 %indvar_flatten19" [mul_v2/mul_v2.cl:87]   --->   Operation 104 'store' 'store_ln87' <Predicate = (!icmp_ln87)> <Delay = 0.42>
ST_1 : Operation 105 [1/1] (0.42ns)   --->   "%store_ln88 = store i5 %select_ln88_3, i5 %indvar_flatten" [mul_v2/mul_v2.cl:88]   --->   Operation 105 'store' 'store_ln88' <Predicate = (!icmp_ln87)> <Delay = 0.42>
ST_1 : Operation 106 [1/1] (0.42ns)   --->   "%store_ln89 = store i2 %add_ln89, i2 %tz" [mul_v2/mul_v2.cl:89]   --->   Operation 106 'store' 'store_ln89' <Predicate = (!icmp_ln87)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.47>
ST_2 : Operation 107 [4/5] (1.47ns)   --->   "%udiv_ln91 = udiv i32 %zext_ln91_2, i32 %co_read" [mul_v2/mul_v2.cl:91]   --->   Operation 107 'udiv' 'udiv_ln91' <Predicate = (!icmp_ln87)> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [4/5] (1.47ns)   --->   "%urem_ln91 = urem i32 %zext_ln91_2, i32 %co_read" [mul_v2/mul_v2.cl:91]   --->   Operation 108 'urem' 'urem_ln91' <Predicate = (!icmp_ln87)> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.57>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%tx_load = load i3 %tx" [mul_v2/mul_v2.cl:87]   --->   Operation 109 'load' 'tx_load' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.67ns)   --->   "%add_ln87_2 = add i3 %tx_load, i3 1" [mul_v2/mul_v2.cl:87]   --->   Operation 110 'add' 'add_ln87_2' <Predicate = (!icmp_ln87 & icmp_ln88)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.20ns)   --->   "%select_ln87_1 = select i1 %icmp_ln88, i3 %add_ln87_2, i3 %tx_load" [mul_v2/mul_v2.cl:87]   --->   Operation 111 'select' 'select_ln87_1' <Predicate = (!icmp_ln87)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln87_1 = zext i3 %select_ln87_1" [mul_v2/mul_v2.cl:87]   --->   Operation 112 'zext' 'zext_ln87_1' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_3 : Operation 113 [3/3] (0.99ns) (grouped into DSP with root node add_ln91)   --->   "%mul_ln87_1 = mul i8 %zext_ln87_1, i8 %empty_27" [mul_v2/mul_v2.cl:87]   --->   Operation 113 'mul' 'mul_ln87_1' <Predicate = (!icmp_ln87)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 114 [1/1] (1.69ns) (grouped into DSP with root node add_ln100)   --->   "%add_ln87 = add i8 %zext_ln87_1, i8 %empty_23" [mul_v2/mul_v2.cl:87]   --->   Operation 114 'add' 'add_ln87' <Predicate = (!icmp_ln87)> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 115 [3/3] (0.99ns) (grouped into DSP with root node add_ln100)   --->   "%mul_ln87_2 = mul i8 %add_ln87, i8 %empty_27" [mul_v2/mul_v2.cl:87]   --->   Operation 115 'mul' 'mul_ln87_2' <Predicate = (!icmp_ln87)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 116 [3/5] (1.47ns)   --->   "%udiv_ln91 = udiv i32 %zext_ln91_2, i32 %co_read" [mul_v2/mul_v2.cl:91]   --->   Operation 116 'udiv' 'udiv_ln91' <Predicate = (!icmp_ln87)> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [3/5] (1.47ns)   --->   "%urem_ln91 = urem i32 %zext_ln91_2, i32 %co_read" [mul_v2/mul_v2.cl:91]   --->   Operation 117 'urem' 'urem_ln91' <Predicate = (!icmp_ln87)> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.42ns)   --->   "%store_ln87 = store i3 %select_ln87_1, i3 %tx" [mul_v2/mul_v2.cl:87]   --->   Operation 118 'store' 'store_ln87' <Predicate = (!icmp_ln87)> <Delay = 0.42>

State 4 <SV = 3> <Delay = 1.47>
ST_4 : Operation 119 [2/3] (0.99ns) (grouped into DSP with root node add_ln91)   --->   "%mul_ln87_1 = mul i8 %zext_ln87_1, i8 %empty_27" [mul_v2/mul_v2.cl:87]   --->   Operation 119 'mul' 'mul_ln87_1' <Predicate = (!icmp_ln87)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 120 [2/3] (0.99ns) (grouped into DSP with root node add_ln100)   --->   "%mul_ln87_2 = mul i8 %add_ln87, i8 %empty_27" [mul_v2/mul_v2.cl:87]   --->   Operation 120 'mul' 'mul_ln87_2' <Predicate = (!icmp_ln87)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 121 [2/5] (1.47ns)   --->   "%udiv_ln91 = udiv i32 %zext_ln91_2, i32 %co_read" [mul_v2/mul_v2.cl:91]   --->   Operation 121 'udiv' 'udiv_ln91' <Predicate = (!icmp_ln87)> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [2/5] (1.47ns)   --->   "%urem_ln91 = urem i32 %zext_ln91_2, i32 %co_read" [mul_v2/mul_v2.cl:91]   --->   Operation 122 'urem' 'urem_ln91' <Predicate = (!icmp_ln87)> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.57>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%ty_1 = load i3 %ty"   --->   Operation 123 'load' 'ty_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%ty_cast = zext i3 %ty_1"   --->   Operation 124 'zext' 'ty_cast' <Predicate = (!icmp_ln88 & !and_ln87)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (1.65ns)   --->   "%tmp4 = mul i8 %ty_cast, i8 %empty_26"   --->   Operation 125 'mul' 'tmp4' <Predicate = (!icmp_ln88 & !and_ln87)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (1.65ns)   --->   "%mul10 = mul i8 %tmp4, i8 %empty_25"   --->   Operation 126 'mul' 'mul10' <Predicate = (!icmp_ln88 & !and_ln87)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 127 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.20ns)   --->   "%select_ln87 = select i1 %icmp_ln88, i3 0, i3 %ty_1" [mul_v2/mul_v2.cl:87]   --->   Operation 128 'select' 'select_ln87' <Predicate = (!icmp_ln87)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 129 [1/3] (0.00ns) (grouped into DSP with root node add_ln91)   --->   "%mul_ln87_1 = mul i8 %zext_ln87_1, i8 %empty_27" [mul_v2/mul_v2.cl:87]   --->   Operation 129 'mul' 'mul_ln87_1' <Predicate = (!icmp_ln87)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 130 [1/3] (0.00ns) (grouped into DSP with root node add_ln100)   --->   "%mul_ln87_2 = mul i8 %add_ln87, i8 %empty_27" [mul_v2/mul_v2.cl:87]   --->   Operation 130 'mul' 'mul_ln87_2' <Predicate = (!icmp_ln87)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln88_2)   --->   "%select_ln87_2 = select i1 %icmp_ln88, i8 0, i8 %mul10" [mul_v2/mul_v2.cl:87]   --->   Operation 131 'select' 'select_ln87_2' <Predicate = (!icmp_ln87 & !and_ln87)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.67ns)   --->   "%ty_3 = add i3 %select_ln87, i3 1" [mul_v2/mul_v2.cl:88]   --->   Operation 132 'add' 'ty_3' <Predicate = (!icmp_ln87)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.20ns)   --->   "%select_ln88_1 = select i1 %and_ln87, i3 %ty_3, i3 %select_ln87" [mul_v2/mul_v2.cl:88]   --->   Operation 133 'select' 'select_ln88_1' <Predicate = (!icmp_ln87)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%ty_cast_mid1 = zext i3 %ty_3" [mul_v2/mul_v2.cl:88]   --->   Operation 134 'zext' 'ty_cast_mid1' <Predicate = (!icmp_ln87 & and_ln87)> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (1.65ns)   --->   "%tmp4_mid1 = mul i8 %ty_cast_mid1, i8 %empty_26" [mul_v2/mul_v2.cl:88]   --->   Operation 135 'mul' 'tmp4_mid1' <Predicate = (!icmp_ln87 & and_ln87)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (1.65ns)   --->   "%mul10_mid1 = mul i8 %tmp4_mid1, i8 %empty_25" [mul_v2/mul_v2.cl:88]   --->   Operation 136 'mul' 'mul10_mid1' <Predicate = (!icmp_ln87 & and_ln87)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln88_2 = select i1 %and_ln87, i8 %mul10_mid1, i8 %select_ln87_2" [mul_v2/mul_v2.cl:88]   --->   Operation 137 'select' 'select_ln88_2' <Predicate = (!icmp_ln87)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 138 [1/5] (1.47ns)   --->   "%udiv_ln91 = udiv i32 %zext_ln91_2, i32 %co_read" [mul_v2/mul_v2.cl:91]   --->   Operation 138 'udiv' 'udiv_ln91' <Predicate = (!icmp_ln87)> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node and_ln91)   --->   "%trunc_ln91_2 = trunc i1 %udiv_ln91" [mul_v2/mul_v2.cl:91]   --->   Operation 139 'trunc' 'trunc_ln91_2' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node and_ln91)   --->   "%select_ln91 = select i1 %trunc_ln91_2, i8 255, i8 0" [mul_v2/mul_v2.cl:91]   --->   Operation 140 'select' 'select_ln91' <Predicate = (!icmp_ln87)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln91 = and i8 %empty_23, i8 %select_ln91" [mul_v2/mul_v2.cl:91]   --->   Operation 141 'and' 'and_ln91' <Predicate = (!icmp_ln87)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (1.65ns)   --->   "%mul_ln91 = mul i8 %and_ln91, i8 %mul_ln91_1" [mul_v2/mul_v2.cl:91]   --->   Operation 142 'mul' 'mul_ln91' <Predicate = (!icmp_ln87)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 143 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln91 = add i8 %mul_ln87_1, i8 %mul_ln91" [mul_v2/mul_v2.cl:91]   --->   Operation 143 'add' 'add_ln91' <Predicate = (!icmp_ln87)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 144 [1/5] (1.47ns)   --->   "%urem_ln91 = urem i32 %zext_ln91_2, i32 %co_read" [mul_v2/mul_v2.cl:91]   --->   Operation 144 'urem' 'urem_ln91' <Predicate = (!icmp_ln87)> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln100 = add i8 %mul_ln87_2, i8 %mul_ln91" [mul_v2/mul_v2.cl:100]   --->   Operation 145 'add' 'add_ln100' <Predicate = (!icmp_ln87)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 146 [1/1] (0.42ns)   --->   "%store_ln88 = store i3 %select_ln88_1, i3 %ty" [mul_v2/mul_v2.cl:88]   --->   Operation 146 'store' 'store_ln88' <Predicate = (!icmp_ln87)> <Delay = 0.42>

State 6 <SV = 5> <Delay = 4.38>
ST_6 : Operation 147 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln91 = add i8 %mul_ln87_1, i8 %mul_ln91" [mul_v2/mul_v2.cl:91]   --->   Operation 147 'add' 'add_ln91' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 148 [1/1] (0.76ns)   --->   "%add_ln91_1 = add i8 %add_ln91, i8 %select_ln88_2" [mul_v2/mul_v2.cl:91]   --->   Operation 148 'add' 'add_ln91_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i8 %add_ln91_1" [mul_v2/mul_v2.cl:91]   --->   Operation 149 'zext' 'zext_ln91' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%mul_v2_I_addr = getelementptr i32 %mul_v2_I, i64 0, i64 %zext_ln91" [mul_v2/mul_v2.cl:91]   --->   Operation 150 'getelementptr' 'mul_v2_I_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 151 [2/2] (1.23ns)   --->   "%mul_v2_I_load = load i8 %mul_v2_I_addr" [mul_v2/mul_v2.cl:91]   --->   Operation 151 'load' 'mul_v2_I_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 152> <ROM>
ST_6 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node and_ln91_1)   --->   "%trunc_ln91_4 = trunc i1 %urem_ln91" [mul_v2/mul_v2.cl:91]   --->   Operation 152 'trunc' 'trunc_ln91_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node and_ln91_1)   --->   "%select_ln91_1 = select i1 %trunc_ln91_4, i6 63, i6 0" [mul_v2/mul_v2.cl:91]   --->   Operation 153 'select' 'select_ln91_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (0.35ns) (out node of the LUT)   --->   "%and_ln91_1 = and i6 %empty_28, i6 %select_ln91_1" [mul_v2/mul_v2.cl:91]   --->   Operation 154 'and' 'and_ln91_1' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (1.23ns)   --->   "%mul_ln91_3 = mul i6 %and_ln91_1, i6 %mul_ln91_2" [mul_v2/mul_v2.cl:91]   --->   Operation 155 'mul' 'mul_ln91_3' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln91_1 = zext i6 %mul_ln91_3" [mul_v2/mul_v2.cl:91]   --->   Operation 156 'zext' 'zext_ln91_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%mul_v2_filter_addr = getelementptr i32 %mul_v2_filter, i64 0, i64 %zext_ln91_1" [mul_v2/mul_v2.cl:91]   --->   Operation 157 'getelementptr' 'mul_v2_filter_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 158 [2/2] (1.23ns)   --->   "%mul_v2_filter_load = load i6 %mul_v2_filter_addr" [mul_v2/mul_v2.cl:91]   --->   Operation 158 'load' 'mul_v2_filter_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_6 : Operation 159 [1/1] (0.76ns)   --->   "%add_ln94 = add i8 %add_ln91_1, i8 3" [mul_v2/mul_v2.cl:94]   --->   Operation 159 'add' 'add_ln94' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i8 %add_ln94" [mul_v2/mul_v2.cl:94]   --->   Operation 160 'zext' 'zext_ln94' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%mul_v2_I_addr_3 = getelementptr i32 %mul_v2_I, i64 0, i64 %zext_ln94" [mul_v2/mul_v2.cl:94]   --->   Operation 161 'getelementptr' 'mul_v2_I_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 162 [2/2] (1.23ns)   --->   "%mul_v2_I_load_3 = load i8 %mul_v2_I_addr_3" [mul_v2/mul_v2.cl:94]   --->   Operation 162 'load' 'mul_v2_I_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 152> <ROM>
ST_6 : Operation 163 [1/1] (0.78ns)   --->   "%add_ln94_1 = add i6 %mul_ln91_3, i6 3" [mul_v2/mul_v2.cl:94]   --->   Operation 163 'add' 'add_ln94_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln94_1 = zext i6 %add_ln94_1" [mul_v2/mul_v2.cl:94]   --->   Operation 164 'zext' 'zext_ln94_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%mul_v2_filter_addr_3 = getelementptr i32 %mul_v2_filter, i64 0, i64 %zext_ln94_1" [mul_v2/mul_v2.cl:94]   --->   Operation 165 'getelementptr' 'mul_v2_filter_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 166 [2/2] (1.23ns)   --->   "%mul_v2_filter_load_3 = load i6 %mul_v2_filter_addr_3" [mul_v2/mul_v2.cl:94]   --->   Operation 166 'load' 'mul_v2_filter_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_6 : Operation 167 [1/1] (0.76ns)   --->   "%add_ln96 = add i8 %add_ln91_1, i8 5" [mul_v2/mul_v2.cl:96]   --->   Operation 167 'add' 'add_ln96' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i8 %add_ln96" [mul_v2/mul_v2.cl:96]   --->   Operation 168 'zext' 'zext_ln96' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%mul_v2_I_addr_5 = getelementptr i32 %mul_v2_I, i64 0, i64 %zext_ln96" [mul_v2/mul_v2.cl:96]   --->   Operation 169 'getelementptr' 'mul_v2_I_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 170 [2/2] (1.23ns)   --->   "%mul_v2_I_load_5 = load i8 %mul_v2_I_addr_5" [mul_v2/mul_v2.cl:96]   --->   Operation 170 'load' 'mul_v2_I_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 152> <ROM>
ST_6 : Operation 171 [1/1] (0.78ns)   --->   "%add_ln96_1 = add i6 %mul_ln91_3, i6 5" [mul_v2/mul_v2.cl:96]   --->   Operation 171 'add' 'add_ln96_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln96_1 = zext i6 %add_ln96_1" [mul_v2/mul_v2.cl:96]   --->   Operation 172 'zext' 'zext_ln96_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%mul_v2_filter_addr_5 = getelementptr i32 %mul_v2_filter, i64 0, i64 %zext_ln96_1" [mul_v2/mul_v2.cl:96]   --->   Operation 173 'getelementptr' 'mul_v2_filter_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 174 [2/2] (1.23ns)   --->   "%mul_v2_filter_load_5 = load i6 %mul_v2_filter_addr_5" [mul_v2/mul_v2.cl:96]   --->   Operation 174 'load' 'mul_v2_filter_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_6 : Operation 175 [1/1] (0.76ns)   --->   "%add_ln98 = add i8 %add_ln91_1, i8 7" [mul_v2/mul_v2.cl:98]   --->   Operation 175 'add' 'add_ln98' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i8 %add_ln98" [mul_v2/mul_v2.cl:98]   --->   Operation 176 'zext' 'zext_ln98' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%mul_v2_I_addr_7 = getelementptr i32 %mul_v2_I, i64 0, i64 %zext_ln98" [mul_v2/mul_v2.cl:98]   --->   Operation 177 'getelementptr' 'mul_v2_I_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 178 [2/2] (1.23ns)   --->   "%mul_v2_I_load_7 = load i8 %mul_v2_I_addr_7" [mul_v2/mul_v2.cl:98]   --->   Operation 178 'load' 'mul_v2_I_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 152> <ROM>
ST_6 : Operation 179 [1/1] (0.78ns)   --->   "%add_ln98_1 = add i6 %mul_ln91_3, i6 7" [mul_v2/mul_v2.cl:98]   --->   Operation 179 'add' 'add_ln98_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln98_1 = zext i6 %add_ln98_1" [mul_v2/mul_v2.cl:98]   --->   Operation 180 'zext' 'zext_ln98_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%mul_v2_filter_addr_7 = getelementptr i32 %mul_v2_filter, i64 0, i64 %zext_ln98_1" [mul_v2/mul_v2.cl:98]   --->   Operation 181 'getelementptr' 'mul_v2_filter_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 182 [2/2] (1.23ns)   --->   "%mul_v2_filter_load_7 = load i6 %mul_v2_filter_addr_7" [mul_v2/mul_v2.cl:98]   --->   Operation 182 'load' 'mul_v2_filter_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_6 : Operation 183 [1/1] (0.76ns)   --->   "%add_ln99 = add i8 %add_ln91_1, i8 8" [mul_v2/mul_v2.cl:99]   --->   Operation 183 'add' 'add_ln99' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i8 %add_ln99" [mul_v2/mul_v2.cl:99]   --->   Operation 184 'zext' 'zext_ln99' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%mul_v2_I_addr_8 = getelementptr i32 %mul_v2_I, i64 0, i64 %zext_ln99" [mul_v2/mul_v2.cl:99]   --->   Operation 185 'getelementptr' 'mul_v2_I_addr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 186 [2/2] (1.23ns)   --->   "%mul_v2_I_load_8 = load i8 %mul_v2_I_addr_8" [mul_v2/mul_v2.cl:99]   --->   Operation 186 'load' 'mul_v2_I_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 152> <ROM>
ST_6 : Operation 187 [1/1] (0.78ns)   --->   "%add_ln99_1 = add i6 %mul_ln91_3, i6 8" [mul_v2/mul_v2.cl:99]   --->   Operation 187 'add' 'add_ln99_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln99_1 = zext i6 %add_ln99_1" [mul_v2/mul_v2.cl:99]   --->   Operation 188 'zext' 'zext_ln99_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%mul_v2_filter_addr_8 = getelementptr i32 %mul_v2_filter, i64 0, i64 %zext_ln99_1" [mul_v2/mul_v2.cl:99]   --->   Operation 189 'getelementptr' 'mul_v2_filter_addr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 190 [2/2] (1.23ns)   --->   "%mul_v2_filter_load_8 = load i6 %mul_v2_filter_addr_8" [mul_v2/mul_v2.cl:99]   --->   Operation 190 'load' 'mul_v2_filter_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_6 : Operation 191 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln100 = add i8 %mul_ln87_2, i8 %mul_ln91" [mul_v2/mul_v2.cl:100]   --->   Operation 191 'add' 'add_ln100' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 192 [1/1] (0.76ns)   --->   "%add_ln100_1 = add i8 %add_ln100, i8 %select_ln88_2" [mul_v2/mul_v2.cl:100]   --->   Operation 192 'add' 'add_ln100_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 193 [1/1] (0.78ns)   --->   "%add_ln100_2 = add i6 %mul_ln91_3, i6 %mul_ln87" [mul_v2/mul_v2.cl:100]   --->   Operation 193 'add' 'add_ln100_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 194 [1/1] (0.76ns)   --->   "%add_ln103 = add i8 %add_ln100_1, i8 2" [mul_v2/mul_v2.cl:103]   --->   Operation 194 'add' 'add_ln103' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i8 %add_ln103" [mul_v2/mul_v2.cl:103]   --->   Operation 195 'zext' 'zext_ln103' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%mul_v2_I_addr_11 = getelementptr i32 %mul_v2_I, i64 0, i64 %zext_ln103" [mul_v2/mul_v2.cl:103]   --->   Operation 196 'getelementptr' 'mul_v2_I_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 197 [2/2] (1.23ns)   --->   "%mul_v2_I_load_11 = load i8 %mul_v2_I_addr_11" [mul_v2/mul_v2.cl:103]   --->   Operation 197 'load' 'mul_v2_I_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 152> <ROM>
ST_6 : Operation 198 [1/1] (0.78ns)   --->   "%add_ln103_1 = add i6 %add_ln100_2, i6 2" [mul_v2/mul_v2.cl:103]   --->   Operation 198 'add' 'add_ln103_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln103_1 = zext i6 %add_ln103_1" [mul_v2/mul_v2.cl:103]   --->   Operation 199 'zext' 'zext_ln103_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%mul_v2_filter_addr_11 = getelementptr i32 %mul_v2_filter, i64 0, i64 %zext_ln103_1" [mul_v2/mul_v2.cl:103]   --->   Operation 200 'getelementptr' 'mul_v2_filter_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 201 [2/2] (1.23ns)   --->   "%mul_v2_filter_load_11 = load i6 %mul_v2_filter_addr_11" [mul_v2/mul_v2.cl:103]   --->   Operation 201 'load' 'mul_v2_filter_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_6 : Operation 202 [1/1] (0.76ns)   --->   "%add_ln108 = add i8 %add_ln100_1, i8 7" [mul_v2/mul_v2.cl:108]   --->   Operation 202 'add' 'add_ln108' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i8 %add_ln108" [mul_v2/mul_v2.cl:108]   --->   Operation 203 'zext' 'zext_ln108' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "%mul_v2_I_addr_16 = getelementptr i32 %mul_v2_I, i64 0, i64 %zext_ln108" [mul_v2/mul_v2.cl:108]   --->   Operation 204 'getelementptr' 'mul_v2_I_addr_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 205 [2/2] (1.23ns)   --->   "%mul_v2_I_load_16 = load i8 %mul_v2_I_addr_16" [mul_v2/mul_v2.cl:108]   --->   Operation 205 'load' 'mul_v2_I_load_16' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 152> <ROM>
ST_6 : Operation 206 [1/1] (0.78ns)   --->   "%add_ln108_1 = add i6 %add_ln100_2, i6 7" [mul_v2/mul_v2.cl:108]   --->   Operation 206 'add' 'add_ln108_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln108_1 = zext i6 %add_ln108_1" [mul_v2/mul_v2.cl:108]   --->   Operation 207 'zext' 'zext_ln108_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 208 [1/1] (0.00ns)   --->   "%mul_v2_filter_addr_16 = getelementptr i32 %mul_v2_filter, i64 0, i64 %zext_ln108_1" [mul_v2/mul_v2.cl:108]   --->   Operation 208 'getelementptr' 'mul_v2_filter_addr_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 209 [2/2] (1.23ns)   --->   "%mul_v2_filter_load_16 = load i6 %mul_v2_filter_addr_16" [mul_v2/mul_v2.cl:108]   --->   Operation 209 'load' 'mul_v2_filter_load_16' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>

State 7 <SV = 6> <Delay = 2.23>
ST_7 : Operation 210 [1/2] (1.23ns)   --->   "%mul_v2_I_load = load i8 %mul_v2_I_addr" [mul_v2/mul_v2.cl:91]   --->   Operation 210 'load' 'mul_v2_I_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 152> <ROM>
ST_7 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln91_3 = trunc i32 %mul_v2_I_load" [mul_v2/mul_v2.cl:91]   --->   Operation 211 'trunc' 'trunc_ln91_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln91_3 = zext i3 %trunc_ln91_3" [mul_v2/mul_v2.cl:91]   --->   Operation 212 'zext' 'zext_ln91_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 213 [1/2] (1.23ns)   --->   "%mul_v2_filter_load = load i6 %mul_v2_filter_addr" [mul_v2/mul_v2.cl:91]   --->   Operation 213 'load' 'mul_v2_filter_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_7 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln91_5 = trunc i32 %mul_v2_filter_load" [mul_v2/mul_v2.cl:91]   --->   Operation 214 'trunc' 'trunc_ln91_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln91_4 = zext i3 %trunc_ln91_5" [mul_v2/mul_v2.cl:91]   --->   Operation 215 'zext' 'zext_ln91_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 216 [3/3] (0.99ns) (grouped into DSP with root node add_ln107_3)   --->   "%mul_ln91_4 = mul i6 %zext_ln91_4, i6 %zext_ln91_3" [mul_v2/mul_v2.cl:91]   --->   Operation 216 'mul' 'mul_ln91_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 217 [1/2] (1.23ns)   --->   "%mul_v2_I_load_3 = load i8 %mul_v2_I_addr_3" [mul_v2/mul_v2.cl:94]   --->   Operation 217 'load' 'mul_v2_I_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 152> <ROM>
ST_7 : Operation 218 [1/1] (0.00ns)   --->   "%trunc_ln94 = trunc i32 %mul_v2_I_load_3" [mul_v2/mul_v2.cl:94]   --->   Operation 218 'trunc' 'trunc_ln94' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln94_2 = zext i3 %trunc_ln94" [mul_v2/mul_v2.cl:94]   --->   Operation 219 'zext' 'zext_ln94_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 220 [1/2] (1.23ns)   --->   "%mul_v2_filter_load_3 = load i6 %mul_v2_filter_addr_3" [mul_v2/mul_v2.cl:94]   --->   Operation 220 'load' 'mul_v2_filter_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_7 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln94_1 = trunc i32 %mul_v2_filter_load_3" [mul_v2/mul_v2.cl:94]   --->   Operation 221 'trunc' 'trunc_ln94_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln94_3 = zext i3 %trunc_ln94_1" [mul_v2/mul_v2.cl:94]   --->   Operation 222 'zext' 'zext_ln94_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 223 [3/3] (0.99ns) (grouped into DSP with root node add_ln107_4)   --->   "%mul_ln94 = mul i6 %zext_ln94_3, i6 %zext_ln94_2" [mul_v2/mul_v2.cl:94]   --->   Operation 223 'mul' 'mul_ln94' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 224 [1/2] (1.23ns)   --->   "%mul_v2_I_load_5 = load i8 %mul_v2_I_addr_5" [mul_v2/mul_v2.cl:96]   --->   Operation 224 'load' 'mul_v2_I_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 152> <ROM>
ST_7 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln96 = trunc i32 %mul_v2_I_load_5" [mul_v2/mul_v2.cl:96]   --->   Operation 225 'trunc' 'trunc_ln96' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln96_2 = zext i3 %trunc_ln96" [mul_v2/mul_v2.cl:96]   --->   Operation 226 'zext' 'zext_ln96_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 227 [1/2] (1.23ns)   --->   "%mul_v2_filter_load_5 = load i6 %mul_v2_filter_addr_5" [mul_v2/mul_v2.cl:96]   --->   Operation 227 'load' 'mul_v2_filter_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_7 : Operation 228 [1/1] (0.00ns)   --->   "%trunc_ln96_1 = trunc i32 %mul_v2_filter_load_5" [mul_v2/mul_v2.cl:96]   --->   Operation 228 'trunc' 'trunc_ln96_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln96_3 = zext i3 %trunc_ln96_1" [mul_v2/mul_v2.cl:96]   --->   Operation 229 'zext' 'zext_ln96_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 230 [3/3] (0.99ns) (grouped into DSP with root node add_ln107_6)   --->   "%mul_ln96 = mul i6 %zext_ln96_3, i6 %zext_ln96_2" [mul_v2/mul_v2.cl:96]   --->   Operation 230 'mul' 'mul_ln96' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 231 [1/2] (1.23ns)   --->   "%mul_v2_I_load_7 = load i8 %mul_v2_I_addr_7" [mul_v2/mul_v2.cl:98]   --->   Operation 231 'load' 'mul_v2_I_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 152> <ROM>
ST_7 : Operation 232 [1/1] (0.00ns)   --->   "%trunc_ln98 = trunc i32 %mul_v2_I_load_7" [mul_v2/mul_v2.cl:98]   --->   Operation 232 'trunc' 'trunc_ln98' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln98_2 = zext i3 %trunc_ln98" [mul_v2/mul_v2.cl:98]   --->   Operation 233 'zext' 'zext_ln98_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 234 [1/2] (1.23ns)   --->   "%mul_v2_filter_load_7 = load i6 %mul_v2_filter_addr_7" [mul_v2/mul_v2.cl:98]   --->   Operation 234 'load' 'mul_v2_filter_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_7 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln98_1 = trunc i32 %mul_v2_filter_load_7" [mul_v2/mul_v2.cl:98]   --->   Operation 235 'trunc' 'trunc_ln98_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln98_3 = zext i3 %trunc_ln98_1" [mul_v2/mul_v2.cl:98]   --->   Operation 236 'zext' 'zext_ln98_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 237 [3/3] (0.99ns) (grouped into DSP with root node add_ln107_7)   --->   "%mul_ln98 = mul i6 %zext_ln98_3, i6 %zext_ln98_2" [mul_v2/mul_v2.cl:98]   --->   Operation 237 'mul' 'mul_ln98' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 238 [1/2] (1.23ns)   --->   "%mul_v2_I_load_8 = load i8 %mul_v2_I_addr_8" [mul_v2/mul_v2.cl:99]   --->   Operation 238 'load' 'mul_v2_I_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 152> <ROM>
ST_7 : Operation 239 [1/1] (0.00ns)   --->   "%trunc_ln99 = trunc i32 %mul_v2_I_load_8" [mul_v2/mul_v2.cl:99]   --->   Operation 239 'trunc' 'trunc_ln99' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln99_2 = zext i3 %trunc_ln99" [mul_v2/mul_v2.cl:99]   --->   Operation 240 'zext' 'zext_ln99_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 241 [1/2] (1.23ns)   --->   "%mul_v2_filter_load_8 = load i6 %mul_v2_filter_addr_8" [mul_v2/mul_v2.cl:99]   --->   Operation 241 'load' 'mul_v2_filter_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_7 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln99_1 = trunc i32 %mul_v2_filter_load_8" [mul_v2/mul_v2.cl:99]   --->   Operation 242 'trunc' 'trunc_ln99_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln99_3 = zext i3 %trunc_ln99_1" [mul_v2/mul_v2.cl:99]   --->   Operation 243 'zext' 'zext_ln99_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 244 [3/3] (0.99ns) (grouped into DSP with root node add_ln107_10)   --->   "%mul_ln99 = mul i6 %zext_ln99_3, i6 %zext_ln99_2" [mul_v2/mul_v2.cl:99]   --->   Operation 244 'mul' 'mul_ln99' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 245 [1/2] (1.23ns)   --->   "%mul_v2_I_load_11 = load i8 %mul_v2_I_addr_11" [mul_v2/mul_v2.cl:103]   --->   Operation 245 'load' 'mul_v2_I_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 152> <ROM>
ST_7 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln103 = trunc i32 %mul_v2_I_load_11" [mul_v2/mul_v2.cl:103]   --->   Operation 246 'trunc' 'trunc_ln103' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln103_2 = zext i3 %trunc_ln103" [mul_v2/mul_v2.cl:103]   --->   Operation 247 'zext' 'zext_ln103_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 248 [1/2] (1.23ns)   --->   "%mul_v2_filter_load_11 = load i6 %mul_v2_filter_addr_11" [mul_v2/mul_v2.cl:103]   --->   Operation 248 'load' 'mul_v2_filter_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_7 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln103_1 = trunc i32 %mul_v2_filter_load_11" [mul_v2/mul_v2.cl:103]   --->   Operation 249 'trunc' 'trunc_ln103_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln103_3 = zext i3 %trunc_ln103_1" [mul_v2/mul_v2.cl:103]   --->   Operation 250 'zext' 'zext_ln103_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 251 [3/3] (0.99ns) (grouped into DSP with root node add_ln107_11)   --->   "%mul_ln103 = mul i6 %zext_ln103_3, i6 %zext_ln103_2" [mul_v2/mul_v2.cl:103]   --->   Operation 251 'mul' 'mul_ln103' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 252 [1/1] (0.76ns)   --->   "%add_ln105 = add i8 %add_ln100_1, i8 4" [mul_v2/mul_v2.cl:105]   --->   Operation 252 'add' 'add_ln105' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i8 %add_ln105" [mul_v2/mul_v2.cl:105]   --->   Operation 253 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 254 [1/1] (0.00ns)   --->   "%mul_v2_I_addr_13 = getelementptr i32 %mul_v2_I, i64 0, i64 %zext_ln105" [mul_v2/mul_v2.cl:105]   --->   Operation 254 'getelementptr' 'mul_v2_I_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 255 [2/2] (1.23ns)   --->   "%mul_v2_I_load_13 = load i8 %mul_v2_I_addr_13" [mul_v2/mul_v2.cl:105]   --->   Operation 255 'load' 'mul_v2_I_load_13' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 152> <ROM>
ST_7 : Operation 256 [1/1] (0.78ns)   --->   "%add_ln105_1 = add i6 %add_ln100_2, i6 4" [mul_v2/mul_v2.cl:105]   --->   Operation 256 'add' 'add_ln105_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln105_1 = zext i6 %add_ln105_1" [mul_v2/mul_v2.cl:105]   --->   Operation 257 'zext' 'zext_ln105_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 258 [1/1] (0.00ns)   --->   "%mul_v2_filter_addr_13 = getelementptr i32 %mul_v2_filter, i64 0, i64 %zext_ln105_1" [mul_v2/mul_v2.cl:105]   --->   Operation 258 'getelementptr' 'mul_v2_filter_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 259 [2/2] (1.23ns)   --->   "%mul_v2_filter_load_13 = load i6 %mul_v2_filter_addr_13" [mul_v2/mul_v2.cl:105]   --->   Operation 259 'load' 'mul_v2_filter_load_13' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_7 : Operation 260 [1/1] (0.76ns)   --->   "%add_ln106 = add i8 %add_ln100_1, i8 5" [mul_v2/mul_v2.cl:106]   --->   Operation 260 'add' 'add_ln106' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i8 %add_ln106" [mul_v2/mul_v2.cl:106]   --->   Operation 261 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 262 [1/1] (0.00ns)   --->   "%mul_v2_I_addr_14 = getelementptr i32 %mul_v2_I, i64 0, i64 %zext_ln106" [mul_v2/mul_v2.cl:106]   --->   Operation 262 'getelementptr' 'mul_v2_I_addr_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 263 [2/2] (1.23ns)   --->   "%mul_v2_I_load_14 = load i8 %mul_v2_I_addr_14" [mul_v2/mul_v2.cl:106]   --->   Operation 263 'load' 'mul_v2_I_load_14' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 152> <ROM>
ST_7 : Operation 264 [1/1] (0.78ns)   --->   "%add_ln106_1 = add i6 %add_ln100_2, i6 5" [mul_v2/mul_v2.cl:106]   --->   Operation 264 'add' 'add_ln106_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln106_1 = zext i6 %add_ln106_1" [mul_v2/mul_v2.cl:106]   --->   Operation 265 'zext' 'zext_ln106_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 266 [1/1] (0.00ns)   --->   "%mul_v2_filter_addr_14 = getelementptr i32 %mul_v2_filter, i64 0, i64 %zext_ln106_1" [mul_v2/mul_v2.cl:106]   --->   Operation 266 'getelementptr' 'mul_v2_filter_addr_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 267 [2/2] (1.23ns)   --->   "%mul_v2_filter_load_14 = load i6 %mul_v2_filter_addr_14" [mul_v2/mul_v2.cl:106]   --->   Operation 267 'load' 'mul_v2_filter_load_14' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_7 : Operation 268 [1/2] (1.23ns)   --->   "%mul_v2_I_load_16 = load i8 %mul_v2_I_addr_16" [mul_v2/mul_v2.cl:108]   --->   Operation 268 'load' 'mul_v2_I_load_16' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 152> <ROM>
ST_7 : Operation 269 [1/1] (0.00ns)   --->   "%trunc_ln108 = trunc i32 %mul_v2_I_load_16" [mul_v2/mul_v2.cl:108]   --->   Operation 269 'trunc' 'trunc_ln108' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln108_2 = zext i3 %trunc_ln108" [mul_v2/mul_v2.cl:108]   --->   Operation 270 'zext' 'zext_ln108_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 271 [1/2] (1.23ns)   --->   "%mul_v2_filter_load_16 = load i6 %mul_v2_filter_addr_16" [mul_v2/mul_v2.cl:108]   --->   Operation 271 'load' 'mul_v2_filter_load_16' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_7 : Operation 272 [1/1] (0.00ns)   --->   "%trunc_ln108_1 = trunc i32 %mul_v2_filter_load_16" [mul_v2/mul_v2.cl:108]   --->   Operation 272 'trunc' 'trunc_ln108_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln108_3 = zext i3 %trunc_ln108_1" [mul_v2/mul_v2.cl:108]   --->   Operation 273 'zext' 'zext_ln108_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 274 [3/3] (0.99ns) (grouped into DSP with root node add_ln107_14)   --->   "%mul_ln108 = mul i6 %zext_ln108_3, i6 %zext_ln108_2" [mul_v2/mul_v2.cl:108]   --->   Operation 274 'mul' 'mul_ln108' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 2.23>
ST_8 : Operation 275 [2/3] (0.99ns) (grouped into DSP with root node add_ln107_3)   --->   "%mul_ln91_4 = mul i6 %zext_ln91_4, i6 %zext_ln91_3" [mul_v2/mul_v2.cl:91]   --->   Operation 275 'mul' 'mul_ln91_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 276 [1/1] (0.76ns)   --->   "%add_ln92 = add i8 %add_ln91_1, i8 1" [mul_v2/mul_v2.cl:92]   --->   Operation 276 'add' 'add_ln92' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i8 %add_ln92" [mul_v2/mul_v2.cl:92]   --->   Operation 277 'zext' 'zext_ln92' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 278 [1/1] (0.00ns)   --->   "%mul_v2_I_addr_1 = getelementptr i32 %mul_v2_I, i64 0, i64 %zext_ln92" [mul_v2/mul_v2.cl:92]   --->   Operation 278 'getelementptr' 'mul_v2_I_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 279 [2/2] (1.23ns)   --->   "%mul_v2_I_load_1 = load i8 %mul_v2_I_addr_1" [mul_v2/mul_v2.cl:92]   --->   Operation 279 'load' 'mul_v2_I_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 152> <ROM>
ST_8 : Operation 280 [1/1] (0.78ns)   --->   "%add_ln92_1 = add i6 %mul_ln91_3, i6 1" [mul_v2/mul_v2.cl:92]   --->   Operation 280 'add' 'add_ln92_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln92_1 = zext i6 %add_ln92_1" [mul_v2/mul_v2.cl:92]   --->   Operation 281 'zext' 'zext_ln92_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 282 [1/1] (0.00ns)   --->   "%mul_v2_filter_addr_1 = getelementptr i32 %mul_v2_filter, i64 0, i64 %zext_ln92_1" [mul_v2/mul_v2.cl:92]   --->   Operation 282 'getelementptr' 'mul_v2_filter_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 283 [2/2] (1.23ns)   --->   "%mul_v2_filter_load_1 = load i6 %mul_v2_filter_addr_1" [mul_v2/mul_v2.cl:92]   --->   Operation 283 'load' 'mul_v2_filter_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_8 : Operation 284 [1/1] (0.76ns)   --->   "%add_ln93 = add i8 %add_ln91_1, i8 2" [mul_v2/mul_v2.cl:93]   --->   Operation 284 'add' 'add_ln93' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i8 %add_ln93" [mul_v2/mul_v2.cl:93]   --->   Operation 285 'zext' 'zext_ln93' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 286 [1/1] (0.00ns)   --->   "%mul_v2_I_addr_2 = getelementptr i32 %mul_v2_I, i64 0, i64 %zext_ln93" [mul_v2/mul_v2.cl:93]   --->   Operation 286 'getelementptr' 'mul_v2_I_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 287 [2/2] (1.23ns)   --->   "%mul_v2_I_load_2 = load i8 %mul_v2_I_addr_2" [mul_v2/mul_v2.cl:93]   --->   Operation 287 'load' 'mul_v2_I_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 152> <ROM>
ST_8 : Operation 288 [1/1] (0.78ns)   --->   "%add_ln93_1 = add i6 %mul_ln91_3, i6 2" [mul_v2/mul_v2.cl:93]   --->   Operation 288 'add' 'add_ln93_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln93_1 = zext i6 %add_ln93_1" [mul_v2/mul_v2.cl:93]   --->   Operation 289 'zext' 'zext_ln93_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 290 [1/1] (0.00ns)   --->   "%mul_v2_filter_addr_2 = getelementptr i32 %mul_v2_filter, i64 0, i64 %zext_ln93_1" [mul_v2/mul_v2.cl:93]   --->   Operation 290 'getelementptr' 'mul_v2_filter_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 291 [2/2] (1.23ns)   --->   "%mul_v2_filter_load_2 = load i6 %mul_v2_filter_addr_2" [mul_v2/mul_v2.cl:93]   --->   Operation 291 'load' 'mul_v2_filter_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_8 : Operation 292 [2/3] (0.99ns) (grouped into DSP with root node add_ln107_4)   --->   "%mul_ln94 = mul i6 %zext_ln94_3, i6 %zext_ln94_2" [mul_v2/mul_v2.cl:94]   --->   Operation 292 'mul' 'mul_ln94' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 293 [1/1] (0.76ns)   --->   "%add_ln95 = add i8 %add_ln91_1, i8 4" [mul_v2/mul_v2.cl:95]   --->   Operation 293 'add' 'add_ln95' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i8 %add_ln95" [mul_v2/mul_v2.cl:95]   --->   Operation 294 'zext' 'zext_ln95' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 295 [1/1] (0.00ns)   --->   "%mul_v2_I_addr_4 = getelementptr i32 %mul_v2_I, i64 0, i64 %zext_ln95" [mul_v2/mul_v2.cl:95]   --->   Operation 295 'getelementptr' 'mul_v2_I_addr_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 296 [2/2] (1.23ns)   --->   "%mul_v2_I_load_4 = load i8 %mul_v2_I_addr_4" [mul_v2/mul_v2.cl:95]   --->   Operation 296 'load' 'mul_v2_I_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 152> <ROM>
ST_8 : Operation 297 [1/1] (0.78ns)   --->   "%add_ln95_1 = add i6 %mul_ln91_3, i6 4" [mul_v2/mul_v2.cl:95]   --->   Operation 297 'add' 'add_ln95_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln95_1 = zext i6 %add_ln95_1" [mul_v2/mul_v2.cl:95]   --->   Operation 298 'zext' 'zext_ln95_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 299 [1/1] (0.00ns)   --->   "%mul_v2_filter_addr_4 = getelementptr i32 %mul_v2_filter, i64 0, i64 %zext_ln95_1" [mul_v2/mul_v2.cl:95]   --->   Operation 299 'getelementptr' 'mul_v2_filter_addr_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 300 [2/2] (1.23ns)   --->   "%mul_v2_filter_load_4 = load i6 %mul_v2_filter_addr_4" [mul_v2/mul_v2.cl:95]   --->   Operation 300 'load' 'mul_v2_filter_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_8 : Operation 301 [2/3] (0.99ns) (grouped into DSP with root node add_ln107_6)   --->   "%mul_ln96 = mul i6 %zext_ln96_3, i6 %zext_ln96_2" [mul_v2/mul_v2.cl:96]   --->   Operation 301 'mul' 'mul_ln96' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 302 [1/1] (0.76ns)   --->   "%add_ln97 = add i8 %add_ln91_1, i8 6" [mul_v2/mul_v2.cl:97]   --->   Operation 302 'add' 'add_ln97' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i8 %add_ln97" [mul_v2/mul_v2.cl:97]   --->   Operation 303 'zext' 'zext_ln97' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 304 [1/1] (0.00ns)   --->   "%mul_v2_I_addr_6 = getelementptr i32 %mul_v2_I, i64 0, i64 %zext_ln97" [mul_v2/mul_v2.cl:97]   --->   Operation 304 'getelementptr' 'mul_v2_I_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 305 [2/2] (1.23ns)   --->   "%mul_v2_I_load_6 = load i8 %mul_v2_I_addr_6" [mul_v2/mul_v2.cl:97]   --->   Operation 305 'load' 'mul_v2_I_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 152> <ROM>
ST_8 : Operation 306 [1/1] (0.78ns)   --->   "%add_ln97_1 = add i6 %mul_ln91_3, i6 6" [mul_v2/mul_v2.cl:97]   --->   Operation 306 'add' 'add_ln97_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln97_1 = zext i6 %add_ln97_1" [mul_v2/mul_v2.cl:97]   --->   Operation 307 'zext' 'zext_ln97_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 308 [1/1] (0.00ns)   --->   "%mul_v2_filter_addr_6 = getelementptr i32 %mul_v2_filter, i64 0, i64 %zext_ln97_1" [mul_v2/mul_v2.cl:97]   --->   Operation 308 'getelementptr' 'mul_v2_filter_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 309 [2/2] (1.23ns)   --->   "%mul_v2_filter_load_6 = load i6 %mul_v2_filter_addr_6" [mul_v2/mul_v2.cl:97]   --->   Operation 309 'load' 'mul_v2_filter_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_8 : Operation 310 [2/3] (0.99ns) (grouped into DSP with root node add_ln107_7)   --->   "%mul_ln98 = mul i6 %zext_ln98_3, i6 %zext_ln98_2" [mul_v2/mul_v2.cl:98]   --->   Operation 310 'mul' 'mul_ln98' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 311 [2/3] (0.99ns) (grouped into DSP with root node add_ln107_10)   --->   "%mul_ln99 = mul i6 %zext_ln99_3, i6 %zext_ln99_2" [mul_v2/mul_v2.cl:99]   --->   Operation 311 'mul' 'mul_ln99' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i8 %add_ln100_1" [mul_v2/mul_v2.cl:100]   --->   Operation 312 'zext' 'zext_ln100' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 313 [1/1] (0.00ns)   --->   "%mul_v2_I_addr_9 = getelementptr i32 %mul_v2_I, i64 0, i64 %zext_ln100" [mul_v2/mul_v2.cl:100]   --->   Operation 313 'getelementptr' 'mul_v2_I_addr_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 314 [2/2] (1.23ns)   --->   "%mul_v2_I_load_9 = load i8 %mul_v2_I_addr_9" [mul_v2/mul_v2.cl:100]   --->   Operation 314 'load' 'mul_v2_I_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 152> <ROM>
ST_8 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln100_1 = zext i6 %add_ln100_2" [mul_v2/mul_v2.cl:100]   --->   Operation 315 'zext' 'zext_ln100_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 316 [1/1] (0.00ns)   --->   "%mul_v2_filter_addr_9 = getelementptr i32 %mul_v2_filter, i64 0, i64 %zext_ln100_1" [mul_v2/mul_v2.cl:100]   --->   Operation 316 'getelementptr' 'mul_v2_filter_addr_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 317 [2/2] (1.23ns)   --->   "%mul_v2_filter_load_9 = load i6 %mul_v2_filter_addr_9" [mul_v2/mul_v2.cl:100]   --->   Operation 317 'load' 'mul_v2_filter_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_8 : Operation 318 [1/1] (0.76ns)   --->   "%add_ln102 = add i8 %add_ln100_1, i8 1" [mul_v2/mul_v2.cl:102]   --->   Operation 318 'add' 'add_ln102' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i8 %add_ln102" [mul_v2/mul_v2.cl:102]   --->   Operation 319 'zext' 'zext_ln102' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 320 [1/1] (0.00ns)   --->   "%mul_v2_I_addr_10 = getelementptr i32 %mul_v2_I, i64 0, i64 %zext_ln102" [mul_v2/mul_v2.cl:102]   --->   Operation 320 'getelementptr' 'mul_v2_I_addr_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 321 [2/2] (1.23ns)   --->   "%mul_v2_I_load_10 = load i8 %mul_v2_I_addr_10" [mul_v2/mul_v2.cl:102]   --->   Operation 321 'load' 'mul_v2_I_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 152> <ROM>
ST_8 : Operation 322 [1/1] (0.78ns)   --->   "%add_ln102_1 = add i6 %add_ln100_2, i6 1" [mul_v2/mul_v2.cl:102]   --->   Operation 322 'add' 'add_ln102_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln102_1 = zext i6 %add_ln102_1" [mul_v2/mul_v2.cl:102]   --->   Operation 323 'zext' 'zext_ln102_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 324 [1/1] (0.00ns)   --->   "%mul_v2_filter_addr_10 = getelementptr i32 %mul_v2_filter, i64 0, i64 %zext_ln102_1" [mul_v2/mul_v2.cl:102]   --->   Operation 324 'getelementptr' 'mul_v2_filter_addr_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 325 [2/2] (1.23ns)   --->   "%mul_v2_filter_load_10 = load i6 %mul_v2_filter_addr_10" [mul_v2/mul_v2.cl:102]   --->   Operation 325 'load' 'mul_v2_filter_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_8 : Operation 326 [2/3] (0.99ns) (grouped into DSP with root node add_ln107_11)   --->   "%mul_ln103 = mul i6 %zext_ln103_3, i6 %zext_ln103_2" [mul_v2/mul_v2.cl:103]   --->   Operation 326 'mul' 'mul_ln103' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 327 [1/1] (0.76ns)   --->   "%add_ln104 = add i8 %add_ln100_1, i8 3" [mul_v2/mul_v2.cl:104]   --->   Operation 327 'add' 'add_ln104' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i8 %add_ln104" [mul_v2/mul_v2.cl:104]   --->   Operation 328 'zext' 'zext_ln104' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 329 [1/1] (0.00ns)   --->   "%mul_v2_I_addr_12 = getelementptr i32 %mul_v2_I, i64 0, i64 %zext_ln104" [mul_v2/mul_v2.cl:104]   --->   Operation 329 'getelementptr' 'mul_v2_I_addr_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 330 [2/2] (1.23ns)   --->   "%mul_v2_I_load_12 = load i8 %mul_v2_I_addr_12" [mul_v2/mul_v2.cl:104]   --->   Operation 330 'load' 'mul_v2_I_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 152> <ROM>
ST_8 : Operation 331 [1/1] (0.78ns)   --->   "%add_ln104_1 = add i6 %add_ln100_2, i6 3" [mul_v2/mul_v2.cl:104]   --->   Operation 331 'add' 'add_ln104_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln104_1 = zext i6 %add_ln104_1" [mul_v2/mul_v2.cl:104]   --->   Operation 332 'zext' 'zext_ln104_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 333 [1/1] (0.00ns)   --->   "%mul_v2_filter_addr_12 = getelementptr i32 %mul_v2_filter, i64 0, i64 %zext_ln104_1" [mul_v2/mul_v2.cl:104]   --->   Operation 333 'getelementptr' 'mul_v2_filter_addr_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 334 [2/2] (1.23ns)   --->   "%mul_v2_filter_load_12 = load i6 %mul_v2_filter_addr_12" [mul_v2/mul_v2.cl:104]   --->   Operation 334 'load' 'mul_v2_filter_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_8 : Operation 335 [1/2] (1.23ns)   --->   "%mul_v2_I_load_13 = load i8 %mul_v2_I_addr_13" [mul_v2/mul_v2.cl:105]   --->   Operation 335 'load' 'mul_v2_I_load_13' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 152> <ROM>
ST_8 : Operation 336 [1/1] (0.00ns)   --->   "%trunc_ln105 = trunc i32 %mul_v2_I_load_13" [mul_v2/mul_v2.cl:105]   --->   Operation 336 'trunc' 'trunc_ln105' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln105_2 = zext i3 %trunc_ln105" [mul_v2/mul_v2.cl:105]   --->   Operation 337 'zext' 'zext_ln105_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 338 [1/2] (1.23ns)   --->   "%mul_v2_filter_load_13 = load i6 %mul_v2_filter_addr_13" [mul_v2/mul_v2.cl:105]   --->   Operation 338 'load' 'mul_v2_filter_load_13' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_8 : Operation 339 [1/1] (0.00ns)   --->   "%trunc_ln105_1 = trunc i32 %mul_v2_filter_load_13" [mul_v2/mul_v2.cl:105]   --->   Operation 339 'trunc' 'trunc_ln105_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln105_3 = zext i3 %trunc_ln105_1" [mul_v2/mul_v2.cl:105]   --->   Operation 340 'zext' 'zext_ln105_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 341 [3/3] (0.99ns) (grouped into DSP with root node add_ln107_13)   --->   "%mul_ln105 = mul i6 %zext_ln105_3, i6 %zext_ln105_2" [mul_v2/mul_v2.cl:105]   --->   Operation 341 'mul' 'mul_ln105' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 342 [1/2] (1.23ns)   --->   "%mul_v2_I_load_14 = load i8 %mul_v2_I_addr_14" [mul_v2/mul_v2.cl:106]   --->   Operation 342 'load' 'mul_v2_I_load_14' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 152> <ROM>
ST_8 : Operation 343 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i32 %mul_v2_I_load_14" [mul_v2/mul_v2.cl:106]   --->   Operation 343 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln106_2 = zext i3 %trunc_ln106" [mul_v2/mul_v2.cl:106]   --->   Operation 344 'zext' 'zext_ln106_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 345 [1/2] (1.23ns)   --->   "%mul_v2_filter_load_14 = load i6 %mul_v2_filter_addr_14" [mul_v2/mul_v2.cl:106]   --->   Operation 345 'load' 'mul_v2_filter_load_14' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_8 : Operation 346 [1/1] (0.00ns)   --->   "%trunc_ln106_1 = trunc i32 %mul_v2_filter_load_14" [mul_v2/mul_v2.cl:106]   --->   Operation 346 'trunc' 'trunc_ln106_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln106_3 = zext i3 %trunc_ln106_1" [mul_v2/mul_v2.cl:106]   --->   Operation 347 'zext' 'zext_ln106_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 348 [3/3] (0.99ns) (grouped into DSP with root node add_ln107_15)   --->   "%mul_ln106 = mul i6 %zext_ln106_3, i6 %zext_ln106_2" [mul_v2/mul_v2.cl:106]   --->   Operation 348 'mul' 'mul_ln106' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 349 [1/1] (0.76ns)   --->   "%add_ln107 = add i8 %add_ln100_1, i8 6" [mul_v2/mul_v2.cl:107]   --->   Operation 349 'add' 'add_ln107' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 350 [1/1] (0.00ns)   --->   "%zext_ln107 = zext i8 %add_ln107" [mul_v2/mul_v2.cl:107]   --->   Operation 350 'zext' 'zext_ln107' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 351 [1/1] (0.00ns)   --->   "%mul_v2_I_addr_15 = getelementptr i32 %mul_v2_I, i64 0, i64 %zext_ln107" [mul_v2/mul_v2.cl:107]   --->   Operation 351 'getelementptr' 'mul_v2_I_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 352 [2/2] (1.23ns)   --->   "%mul_v2_I_load_15 = load i8 %mul_v2_I_addr_15" [mul_v2/mul_v2.cl:107]   --->   Operation 352 'load' 'mul_v2_I_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 152> <ROM>
ST_8 : Operation 353 [1/1] (0.78ns)   --->   "%add_ln107_1 = add i6 %add_ln100_2, i6 6" [mul_v2/mul_v2.cl:107]   --->   Operation 353 'add' 'add_ln107_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln107_1 = zext i6 %add_ln107_1" [mul_v2/mul_v2.cl:107]   --->   Operation 354 'zext' 'zext_ln107_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 355 [1/1] (0.00ns)   --->   "%mul_v2_filter_addr_15 = getelementptr i32 %mul_v2_filter, i64 0, i64 %zext_ln107_1" [mul_v2/mul_v2.cl:107]   --->   Operation 355 'getelementptr' 'mul_v2_filter_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 356 [2/2] (1.23ns)   --->   "%mul_v2_filter_load_15 = load i6 %mul_v2_filter_addr_15" [mul_v2/mul_v2.cl:107]   --->   Operation 356 'load' 'mul_v2_filter_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_8 : Operation 357 [2/3] (0.99ns) (grouped into DSP with root node add_ln107_14)   --->   "%mul_ln108 = mul i6 %zext_ln108_3, i6 %zext_ln108_2" [mul_v2/mul_v2.cl:108]   --->   Operation 357 'mul' 'mul_ln108' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 2.38>
ST_9 : Operation 358 [1/3] (0.00ns) (grouped into DSP with root node add_ln107_3)   --->   "%mul_ln91_4 = mul i6 %zext_ln91_4, i6 %zext_ln91_3" [mul_v2/mul_v2.cl:91]   --->   Operation 358 'mul' 'mul_ln91_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 359 [1/2] (1.23ns)   --->   "%mul_v2_I_load_1 = load i8 %mul_v2_I_addr_1" [mul_v2/mul_v2.cl:92]   --->   Operation 359 'load' 'mul_v2_I_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 152> <ROM>
ST_9 : Operation 360 [1/1] (0.00ns)   --->   "%trunc_ln92 = trunc i32 %mul_v2_I_load_1" [mul_v2/mul_v2.cl:92]   --->   Operation 360 'trunc' 'trunc_ln92' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln92_2 = zext i3 %trunc_ln92" [mul_v2/mul_v2.cl:92]   --->   Operation 361 'zext' 'zext_ln92_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 362 [1/2] (1.23ns)   --->   "%mul_v2_filter_load_1 = load i6 %mul_v2_filter_addr_1" [mul_v2/mul_v2.cl:92]   --->   Operation 362 'load' 'mul_v2_filter_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_9 : Operation 363 [1/1] (0.00ns)   --->   "%trunc_ln92_1 = trunc i32 %mul_v2_filter_load_1" [mul_v2/mul_v2.cl:92]   --->   Operation 363 'trunc' 'trunc_ln92_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln92_3 = zext i3 %trunc_ln92_1" [mul_v2/mul_v2.cl:92]   --->   Operation 364 'zext' 'zext_ln92_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 365 [1/1] (0.50ns)   --->   "%mul_ln92 = mul i6 %zext_ln92_3, i6 %zext_ln92_2" [mul_v2/mul_v2.cl:92]   --->   Operation 365 'mul' 'mul_ln92' <Predicate = true> <Delay = 0.50> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 366 [1/2] (1.23ns)   --->   "%mul_v2_I_load_2 = load i8 %mul_v2_I_addr_2" [mul_v2/mul_v2.cl:93]   --->   Operation 366 'load' 'mul_v2_I_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 152> <ROM>
ST_9 : Operation 367 [1/1] (0.00ns)   --->   "%trunc_ln93 = trunc i32 %mul_v2_I_load_2" [mul_v2/mul_v2.cl:93]   --->   Operation 367 'trunc' 'trunc_ln93' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln93_2 = zext i3 %trunc_ln93" [mul_v2/mul_v2.cl:93]   --->   Operation 368 'zext' 'zext_ln93_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 369 [1/2] (1.23ns)   --->   "%mul_v2_filter_load_2 = load i6 %mul_v2_filter_addr_2" [mul_v2/mul_v2.cl:93]   --->   Operation 369 'load' 'mul_v2_filter_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_9 : Operation 370 [1/1] (0.00ns)   --->   "%trunc_ln93_1 = trunc i32 %mul_v2_filter_load_2" [mul_v2/mul_v2.cl:93]   --->   Operation 370 'trunc' 'trunc_ln93_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln93_3 = zext i3 %trunc_ln93_1" [mul_v2/mul_v2.cl:93]   --->   Operation 371 'zext' 'zext_ln93_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 372 [1/1] (0.50ns)   --->   "%mul_ln93 = mul i6 %zext_ln93_3, i6 %zext_ln93_2" [mul_v2/mul_v2.cl:93]   --->   Operation 372 'mul' 'mul_ln93' <Predicate = true> <Delay = 0.50> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 373 [1/3] (0.00ns) (grouped into DSP with root node add_ln107_4)   --->   "%mul_ln94 = mul i6 %zext_ln94_3, i6 %zext_ln94_2" [mul_v2/mul_v2.cl:94]   --->   Operation 373 'mul' 'mul_ln94' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 374 [1/2] (1.23ns)   --->   "%mul_v2_I_load_4 = load i8 %mul_v2_I_addr_4" [mul_v2/mul_v2.cl:95]   --->   Operation 374 'load' 'mul_v2_I_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 152> <ROM>
ST_9 : Operation 375 [1/1] (0.00ns)   --->   "%trunc_ln95 = trunc i32 %mul_v2_I_load_4" [mul_v2/mul_v2.cl:95]   --->   Operation 375 'trunc' 'trunc_ln95' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln95_2 = zext i3 %trunc_ln95" [mul_v2/mul_v2.cl:95]   --->   Operation 376 'zext' 'zext_ln95_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 377 [1/2] (1.23ns)   --->   "%mul_v2_filter_load_4 = load i6 %mul_v2_filter_addr_4" [mul_v2/mul_v2.cl:95]   --->   Operation 377 'load' 'mul_v2_filter_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_9 : Operation 378 [1/1] (0.00ns)   --->   "%trunc_ln95_1 = trunc i32 %mul_v2_filter_load_4" [mul_v2/mul_v2.cl:95]   --->   Operation 378 'trunc' 'trunc_ln95_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln95_3 = zext i3 %trunc_ln95_1" [mul_v2/mul_v2.cl:95]   --->   Operation 379 'zext' 'zext_ln95_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 380 [1/1] (0.50ns)   --->   "%mul_ln95 = mul i6 %zext_ln95_3, i6 %zext_ln95_2" [mul_v2/mul_v2.cl:95]   --->   Operation 380 'mul' 'mul_ln95' <Predicate = true> <Delay = 0.50> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 381 [1/3] (0.00ns) (grouped into DSP with root node add_ln107_6)   --->   "%mul_ln96 = mul i6 %zext_ln96_3, i6 %zext_ln96_2" [mul_v2/mul_v2.cl:96]   --->   Operation 381 'mul' 'mul_ln96' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 382 [1/2] (1.23ns)   --->   "%mul_v2_I_load_6 = load i8 %mul_v2_I_addr_6" [mul_v2/mul_v2.cl:97]   --->   Operation 382 'load' 'mul_v2_I_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 152> <ROM>
ST_9 : Operation 383 [1/1] (0.00ns)   --->   "%trunc_ln97 = trunc i32 %mul_v2_I_load_6" [mul_v2/mul_v2.cl:97]   --->   Operation 383 'trunc' 'trunc_ln97' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln97_2 = zext i3 %trunc_ln97" [mul_v2/mul_v2.cl:97]   --->   Operation 384 'zext' 'zext_ln97_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 385 [1/2] (1.23ns)   --->   "%mul_v2_filter_load_6 = load i6 %mul_v2_filter_addr_6" [mul_v2/mul_v2.cl:97]   --->   Operation 385 'load' 'mul_v2_filter_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_9 : Operation 386 [1/1] (0.00ns)   --->   "%trunc_ln97_1 = trunc i32 %mul_v2_filter_load_6" [mul_v2/mul_v2.cl:97]   --->   Operation 386 'trunc' 'trunc_ln97_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 387 [1/1] (0.00ns)   --->   "%zext_ln97_3 = zext i3 %trunc_ln97_1" [mul_v2/mul_v2.cl:97]   --->   Operation 387 'zext' 'zext_ln97_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 388 [1/1] (0.50ns)   --->   "%mul_ln97 = mul i6 %zext_ln97_3, i6 %zext_ln97_2" [mul_v2/mul_v2.cl:97]   --->   Operation 388 'mul' 'mul_ln97' <Predicate = true> <Delay = 0.50> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 389 [1/3] (0.00ns) (grouped into DSP with root node add_ln107_7)   --->   "%mul_ln98 = mul i6 %zext_ln98_3, i6 %zext_ln98_2" [mul_v2/mul_v2.cl:98]   --->   Operation 389 'mul' 'mul_ln98' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 390 [1/3] (0.00ns) (grouped into DSP with root node add_ln107_10)   --->   "%mul_ln99 = mul i6 %zext_ln99_3, i6 %zext_ln99_2" [mul_v2/mul_v2.cl:99]   --->   Operation 390 'mul' 'mul_ln99' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 391 [1/2] (1.23ns)   --->   "%mul_v2_I_load_9 = load i8 %mul_v2_I_addr_9" [mul_v2/mul_v2.cl:100]   --->   Operation 391 'load' 'mul_v2_I_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 152> <ROM>
ST_9 : Operation 392 [1/1] (0.00ns)   --->   "%trunc_ln100 = trunc i32 %mul_v2_I_load_9" [mul_v2/mul_v2.cl:100]   --->   Operation 392 'trunc' 'trunc_ln100' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 393 [1/1] (0.00ns)   --->   "%mul_v2_I_load_9_cast_cast = zext i3 %trunc_ln100" [mul_v2/mul_v2.cl:100]   --->   Operation 393 'zext' 'mul_v2_I_load_9_cast_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 394 [1/2] (1.23ns)   --->   "%mul_v2_filter_load_9 = load i6 %mul_v2_filter_addr_9" [mul_v2/mul_v2.cl:100]   --->   Operation 394 'load' 'mul_v2_filter_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_9 : Operation 395 [1/1] (0.00ns)   --->   "%trunc_ln102 = trunc i32 %mul_v2_filter_load_9" [mul_v2/mul_v2.cl:102]   --->   Operation 395 'trunc' 'trunc_ln102' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 396 [1/1] (0.00ns)   --->   "%mul_v2_filter_load_9_cast_cast = zext i3 %trunc_ln102" [mul_v2/mul_v2.cl:102]   --->   Operation 396 'zext' 'mul_v2_filter_load_9_cast_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 397 [1/2] (1.23ns)   --->   "%mul_v2_I_load_10 = load i8 %mul_v2_I_addr_10" [mul_v2/mul_v2.cl:102]   --->   Operation 397 'load' 'mul_v2_I_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 152> <ROM>
ST_9 : Operation 398 [1/1] (0.00ns)   --->   "%trunc_ln102_1 = trunc i32 %mul_v2_I_load_10" [mul_v2/mul_v2.cl:102]   --->   Operation 398 'trunc' 'trunc_ln102_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln102_2 = zext i3 %trunc_ln102_1" [mul_v2/mul_v2.cl:102]   --->   Operation 399 'zext' 'zext_ln102_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 400 [1/2] (1.23ns)   --->   "%mul_v2_filter_load_10 = load i6 %mul_v2_filter_addr_10" [mul_v2/mul_v2.cl:102]   --->   Operation 400 'load' 'mul_v2_filter_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_9 : Operation 401 [1/1] (0.00ns)   --->   "%trunc_ln102_2 = trunc i32 %mul_v2_filter_load_10" [mul_v2/mul_v2.cl:102]   --->   Operation 401 'trunc' 'trunc_ln102_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 402 [1/1] (0.00ns)   --->   "%zext_ln102_3 = zext i3 %trunc_ln102_2" [mul_v2/mul_v2.cl:102]   --->   Operation 402 'zext' 'zext_ln102_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 403 [1/1] (0.50ns)   --->   "%mul_ln102 = mul i6 %zext_ln102_3, i6 %zext_ln102_2" [mul_v2/mul_v2.cl:102]   --->   Operation 403 'mul' 'mul_ln102' <Predicate = true> <Delay = 0.50> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 404 [1/3] (0.00ns) (grouped into DSP with root node add_ln107_11)   --->   "%mul_ln103 = mul i6 %zext_ln103_3, i6 %zext_ln103_2" [mul_v2/mul_v2.cl:103]   --->   Operation 404 'mul' 'mul_ln103' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 405 [1/2] (1.23ns)   --->   "%mul_v2_I_load_12 = load i8 %mul_v2_I_addr_12" [mul_v2/mul_v2.cl:104]   --->   Operation 405 'load' 'mul_v2_I_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 152> <ROM>
ST_9 : Operation 406 [1/1] (0.00ns)   --->   "%trunc_ln104 = trunc i32 %mul_v2_I_load_12" [mul_v2/mul_v2.cl:104]   --->   Operation 406 'trunc' 'trunc_ln104' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 407 [1/2] (1.23ns)   --->   "%mul_v2_filter_load_12 = load i6 %mul_v2_filter_addr_12" [mul_v2/mul_v2.cl:104]   --->   Operation 407 'load' 'mul_v2_filter_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_9 : Operation 408 [1/1] (0.00ns)   --->   "%trunc_ln104_1 = trunc i32 %mul_v2_filter_load_12" [mul_v2/mul_v2.cl:104]   --->   Operation 408 'trunc' 'trunc_ln104_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 409 [2/3] (0.99ns) (grouped into DSP with root node add_ln107_13)   --->   "%mul_ln105 = mul i6 %zext_ln105_3, i6 %zext_ln105_2" [mul_v2/mul_v2.cl:105]   --->   Operation 409 'mul' 'mul_ln105' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 410 [2/3] (0.99ns) (grouped into DSP with root node add_ln107_15)   --->   "%mul_ln106 = mul i6 %zext_ln106_3, i6 %zext_ln106_2" [mul_v2/mul_v2.cl:106]   --->   Operation 410 'mul' 'mul_ln106' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 411 [1/2] (1.23ns)   --->   "%mul_v2_I_load_15 = load i8 %mul_v2_I_addr_15" [mul_v2/mul_v2.cl:107]   --->   Operation 411 'load' 'mul_v2_I_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 152> <ROM>
ST_9 : Operation 412 [1/1] (0.00ns)   --->   "%trunc_ln107 = trunc i32 %mul_v2_I_load_15" [mul_v2/mul_v2.cl:107]   --->   Operation 412 'trunc' 'trunc_ln107' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln107_2 = zext i3 %trunc_ln107" [mul_v2/mul_v2.cl:107]   --->   Operation 413 'zext' 'zext_ln107_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 414 [1/2] (1.23ns)   --->   "%mul_v2_filter_load_15 = load i6 %mul_v2_filter_addr_15" [mul_v2/mul_v2.cl:107]   --->   Operation 414 'load' 'mul_v2_filter_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_9 : Operation 415 [1/1] (0.00ns)   --->   "%trunc_ln107_1 = trunc i32 %mul_v2_filter_load_15" [mul_v2/mul_v2.cl:107]   --->   Operation 415 'trunc' 'trunc_ln107_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 416 [1/1] (0.00ns)   --->   "%zext_ln107_3 = zext i3 %trunc_ln107_1" [mul_v2/mul_v2.cl:107]   --->   Operation 416 'zext' 'zext_ln107_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 417 [1/1] (0.50ns)   --->   "%mul_ln107 = mul i6 %zext_ln107_3, i6 %zext_ln107_2" [mul_v2/mul_v2.cl:107]   --->   Operation 417 'mul' 'mul_ln107' <Predicate = true> <Delay = 0.50> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 418 [1/3] (0.00ns) (grouped into DSP with root node add_ln107_14)   --->   "%mul_ln108 = mul i6 %zext_ln108_3, i6 %zext_ln108_2" [mul_v2/mul_v2.cl:108]   --->   Operation 418 'mul' 'mul_ln108' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 419 [1/1] (0.50ns)   --->   "%factor1 = mul i5 %mul_v2_I_load_9_cast_cast, i5 %mul_v2_filter_load_9_cast_cast" [mul_v2/mul_v2.cl:100]   --->   Operation 419 'mul' 'factor1' <Predicate = true> <Delay = 0.50> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 420 [1/1] (0.00ns)   --->   "%factor = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %factor1, i1 0" [mul_v2/mul_v2.cl:100]   --->   Operation 420 'bitconcatenate' 'factor' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 421 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln107_3 = add i6 %mul_ln92, i6 %mul_ln91_4" [mul_v2/mul_v2.cl:107]   --->   Operation 421 'add' 'add_ln107_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 422 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln107_4 = add i6 %mul_ln93, i6 %mul_ln94" [mul_v2/mul_v2.cl:107]   --->   Operation 422 'add' 'add_ln107_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 423 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln107_6 = add i6 %mul_ln95, i6 %mul_ln96" [mul_v2/mul_v2.cl:107]   --->   Operation 423 'add' 'add_ln107_6' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 424 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln107_7 = add i6 %mul_ln97, i6 %mul_ln98" [mul_v2/mul_v2.cl:107]   --->   Operation 424 'add' 'add_ln107_7' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 425 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln107_10 = add i6 %mul_ln99, i6 %factor" [mul_v2/mul_v2.cl:107]   --->   Operation 425 'add' 'add_ln107_10' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 426 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln107_11 = add i6 %mul_ln102, i6 %mul_ln103" [mul_v2/mul_v2.cl:107]   --->   Operation 426 'add' 'add_ln107_11' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 427 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln107_14 = add i6 %mul_ln107, i6 %mul_ln108" [mul_v2/mul_v2.cl:107]   --->   Operation 427 'add' 'add_ln107_14' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 6.53>
ST_10 : Operation 428 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i3 %select_ln87_1" [mul_v2/mul_v2.cl:87]   --->   Operation 428 'zext' 'zext_ln87' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%select_ln88_1_cast = zext i3 %select_ln88_1" [mul_v2/mul_v2.cl:88]   --->   Operation 429 'zext' 'select_ln88_1_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 430 [1/1] (0.00ns)   --->   "%zext_ln104_2 = zext i3 %trunc_ln104" [mul_v2/mul_v2.cl:104]   --->   Operation 430 'zext' 'zext_ln104_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 431 [1/1] (0.00ns)   --->   "%zext_ln104_3 = zext i3 %trunc_ln104_1" [mul_v2/mul_v2.cl:104]   --->   Operation 431 'zext' 'zext_ln104_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 432 [1/1] (0.50ns)   --->   "%mul_ln104 = mul i6 %zext_ln104_3, i6 %zext_ln104_2" [mul_v2/mul_v2.cl:104]   --->   Operation 432 'mul' 'mul_ln104' <Predicate = true> <Delay = 0.50> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 433 [1/3] (0.00ns) (grouped into DSP with root node add_ln107_13)   --->   "%mul_ln105 = mul i6 %zext_ln105_3, i6 %zext_ln105_2" [mul_v2/mul_v2.cl:105]   --->   Operation 433 'mul' 'mul_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 434 [1/3] (0.00ns) (grouped into DSP with root node add_ln107_15)   --->   "%mul_ln106 = mul i6 %zext_ln106_3, i6 %zext_ln106_2" [mul_v2/mul_v2.cl:106]   --->   Operation 434 'mul' 'mul_ln106' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 435 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln107_3 = add i6 %mul_ln92, i6 %mul_ln91_4" [mul_v2/mul_v2.cl:107]   --->   Operation 435 'add' 'add_ln107_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 436 [1/1] (0.00ns)   --->   "%zext_ln107_4 = zext i6 %add_ln107_3" [mul_v2/mul_v2.cl:107]   --->   Operation 436 'zext' 'zext_ln107_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 437 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln107_4 = add i6 %mul_ln93, i6 %mul_ln94" [mul_v2/mul_v2.cl:107]   --->   Operation 437 'add' 'add_ln107_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 438 [1/1] (0.00ns)   --->   "%zext_ln107_5 = zext i6 %add_ln107_4" [mul_v2/mul_v2.cl:107]   --->   Operation 438 'zext' 'zext_ln107_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 439 [1/1] (0.78ns)   --->   "%add_ln107_5 = add i7 %zext_ln107_5, i7 %zext_ln107_4" [mul_v2/mul_v2.cl:107]   --->   Operation 439 'add' 'add_ln107_5' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 440 [1/1] (0.00ns)   --->   "%zext_ln107_6 = zext i7 %add_ln107_5" [mul_v2/mul_v2.cl:107]   --->   Operation 440 'zext' 'zext_ln107_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 441 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln107_6 = add i6 %mul_ln95, i6 %mul_ln96" [mul_v2/mul_v2.cl:107]   --->   Operation 441 'add' 'add_ln107_6' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 442 [1/1] (0.00ns)   --->   "%zext_ln107_7 = zext i6 %add_ln107_6" [mul_v2/mul_v2.cl:107]   --->   Operation 442 'zext' 'zext_ln107_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 443 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln107_7 = add i6 %mul_ln97, i6 %mul_ln98" [mul_v2/mul_v2.cl:107]   --->   Operation 443 'add' 'add_ln107_7' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 444 [1/1] (0.00ns)   --->   "%zext_ln107_8 = zext i6 %add_ln107_7" [mul_v2/mul_v2.cl:107]   --->   Operation 444 'zext' 'zext_ln107_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 445 [1/1] (0.78ns)   --->   "%add_ln107_8 = add i7 %zext_ln107_8, i7 %zext_ln107_7" [mul_v2/mul_v2.cl:107]   --->   Operation 445 'add' 'add_ln107_8' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 446 [1/1] (0.00ns)   --->   "%zext_ln107_9 = zext i7 %add_ln107_8" [mul_v2/mul_v2.cl:107]   --->   Operation 446 'zext' 'zext_ln107_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 447 [1/1] (0.77ns)   --->   "%add_ln107_9 = add i8 %zext_ln107_9, i8 %zext_ln107_6" [mul_v2/mul_v2.cl:107]   --->   Operation 447 'add' 'add_ln107_9' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 448 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln107_10 = add i6 %mul_ln99, i6 %factor" [mul_v2/mul_v2.cl:107]   --->   Operation 448 'add' 'add_ln107_10' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 449 [1/1] (0.00ns)   --->   "%zext_ln107_11 = zext i6 %add_ln107_10" [mul_v2/mul_v2.cl:107]   --->   Operation 449 'zext' 'zext_ln107_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 450 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln107_11 = add i6 %mul_ln102, i6 %mul_ln103" [mul_v2/mul_v2.cl:107]   --->   Operation 450 'add' 'add_ln107_11' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 451 [1/1] (0.00ns)   --->   "%zext_ln107_12 = zext i6 %add_ln107_11" [mul_v2/mul_v2.cl:107]   --->   Operation 451 'zext' 'zext_ln107_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 452 [1/1] (0.78ns)   --->   "%add_ln107_12 = add i7 %zext_ln107_12, i7 %zext_ln107_11" [mul_v2/mul_v2.cl:107]   --->   Operation 452 'add' 'add_ln107_12' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 453 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln107_13 = add i6 %mul_ln104, i6 %mul_ln105" [mul_v2/mul_v2.cl:107]   --->   Operation 453 'add' 'add_ln107_13' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 454 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln107_14 = add i6 %mul_ln107, i6 %mul_ln108" [mul_v2/mul_v2.cl:107]   --->   Operation 454 'add' 'add_ln107_14' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 455 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln107_15 = add i6 %add_ln107_14, i6 %mul_ln106" [mul_v2/mul_v2.cl:107]   --->   Operation 455 'add' 'add_ln107_15' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%select_ln91_2 = select i1 %trunc_ln91, i32 4294967295, i32 0" [mul_v2/mul_v2.cl:91]   --->   Operation 456 'select' 'select_ln91_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln91_2 = and i32 %select_ln91_2, i32 %ho_read" [mul_v2/mul_v2.cl:91]   --->   Operation 457 'and' 'and_ln91_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 458 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp = add i32 %and_ln91_2, i32 %select_ln88_1_cast" [mul_v2/mul_v2.cl:91]   --->   Operation 458 'add' 'tmp' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 459 [1/1] (3.42ns)   --->   "%tmp1 = mul i32 %tmp, i32 %wo_read" [mul_v2/mul_v2.cl:91]   --->   Operation 459 'mul' 'tmp1' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 460 [1/1] (1.01ns)   --->   "%add_ln91_2 = add i32 %tmp1, i32 %zext_ln87" [mul_v2/mul_v2.cl:91]   --->   Operation 460 'add' 'add_ln91_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 461 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %add_ln91_2, i2 0" [mul_v2/mul_v2.cl:91]   --->   Operation 461 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 462 [1/1] (0.00ns)   --->   "%zext_ln91_6 = zext i34 %shl_ln" [mul_v2/mul_v2.cl:91]   --->   Operation 462 'zext' 'zext_ln91_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 463 [1/1] (1.08ns)   --->   "%add_ln91_3 = add i64 %zext_ln91_6, i64 %O_read" [mul_v2/mul_v2.cl:91]   --->   Operation 463 'add' 'add_ln91_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 464 [1/1] (0.00ns)   --->   "%trunc_ln91_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln91_3, i32 2, i32 63" [mul_v2/mul_v2.cl:91]   --->   Operation 464 'partselect' 'trunc_ln91_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 465 [1/1] (0.00ns)   --->   "%sext_ln91 = sext i62 %trunc_ln91_1" [mul_v2/mul_v2.cl:91]   --->   Operation 465 'sext' 'sext_ln91' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 466 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln91" [mul_v2/mul_v2.cl:91]   --->   Operation 466 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln107_10 = zext i8 %add_ln107_9" [mul_v2/mul_v2.cl:107]   --->   Operation 467 'zext' 'zext_ln107_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 468 [1/1] (0.00ns)   --->   "%zext_ln107_13 = zext i7 %add_ln107_12" [mul_v2/mul_v2.cl:107]   --->   Operation 468 'zext' 'zext_ln107_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 469 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln107_13 = add i6 %mul_ln104, i6 %mul_ln105" [mul_v2/mul_v2.cl:107]   --->   Operation 469 'add' 'add_ln107_13' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 470 [1/1] (0.00ns)   --->   "%zext_ln107_14 = zext i6 %add_ln107_13" [mul_v2/mul_v2.cl:107]   --->   Operation 470 'zext' 'zext_ln107_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 471 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln107_15 = add i6 %add_ln107_14, i6 %mul_ln106" [mul_v2/mul_v2.cl:107]   --->   Operation 471 'add' 'add_ln107_15' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 472 [1/1] (0.00ns)   --->   "%zext_ln107_15 = zext i6 %add_ln107_15" [mul_v2/mul_v2.cl:107]   --->   Operation 472 'zext' 'zext_ln107_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 473 [1/1] (0.78ns)   --->   "%add_ln107_16 = add i7 %zext_ln107_15, i7 %zext_ln107_14" [mul_v2/mul_v2.cl:107]   --->   Operation 473 'add' 'add_ln107_16' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 474 [1/1] (0.00ns)   --->   "%zext_ln107_16 = zext i7 %add_ln107_16" [mul_v2/mul_v2.cl:107]   --->   Operation 474 'zext' 'zext_ln107_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 475 [1/1] (0.77ns)   --->   "%add_ln107_17 = add i8 %zext_ln107_16, i8 %zext_ln107_13" [mul_v2/mul_v2.cl:107]   --->   Operation 475 'add' 'add_ln107_17' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 476 [1/1] (0.00ns)   --->   "%zext_ln107_17 = zext i8 %add_ln107_17" [mul_v2/mul_v2.cl:107]   --->   Operation 476 'zext' 'zext_ln107_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 477 [1/1] (0.76ns)   --->   "%add_ln107_2 = add i9 %zext_ln107_17, i9 %zext_ln107_10" [mul_v2/mul_v2.cl:107]   --->   Operation 477 'add' 'add_ln107_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 478 [1/1] (7.30ns)   --->   "%empty_30 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr, i32 1" [mul_v2/mul_v2.cl:91]   --->   Operation 478 'writereq' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 479 [1/1] (0.00ns)   --->   "%zext_ln91_5 = zext i9 %add_ln107_2" [mul_v2/mul_v2.cl:91]   --->   Operation 479 'zext' 'zext_ln91_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 480 [1/1] (7.30ns)   --->   "%write_ln91 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln91_5, i4 15" [mul_v2/mul_v2.cl:91]   --->   Operation 480 'write' 'write_ln91' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 481 [5/5] (7.30ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [mul_v2/mul_v2.cl:91]   --->   Operation 481 'writeresp' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 482 [4/5] (7.30ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [mul_v2/mul_v2.cl:91]   --->   Operation 482 'writeresp' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 483 [3/5] (7.30ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [mul_v2/mul_v2.cl:91]   --->   Operation 483 'writeresp' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 484 [2/5] (7.30ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [mul_v2/mul_v2.cl:91]   --->   Operation 484 'writeresp' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 493 [1/1] (0.00ns)   --->   "%ret_ln112 = ret" [mul_v2/mul_v2.cl:112]   --->   Operation 493 'ret' 'ret_ln112' <Predicate = (icmp_ln87)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 485 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @mul_v2_label0_mul_v2_label1_mul_v2_label2_str"   --->   Operation 485 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 486 [1/1] (0.00ns)   --->   "%empty_29 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 60, i64 60, i64 60"   --->   Operation 486 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 487 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 487 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 488 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @mul_v2_label1_mul_v2_label2_str"   --->   Operation 488 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 489 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 489 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 490 [1/1] (0.00ns)   --->   "%specloopname_ln89 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [mul_v2/mul_v2.cl:89]   --->   Operation 490 'specloopname' 'specloopname_ln89' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 491 [1/5] (7.30ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [mul_v2/mul_v2.cl:91]   --->   Operation 491 'writeresp' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 492 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 492 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.8ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [17]  (0 ns)
	'load' operation ('indvar_flatten_load', mul_v2/mul_v2.cl:88) on local variable 'indvar_flatten' [92]  (0 ns)
	'icmp' operation ('icmp_ln88', mul_v2/mul_v2.cl:88) [96]  (0.753 ns)
	'xor' operation ('xor_ln87', mul_v2/mul_v2.cl:87) [107]  (0 ns)
	'and' operation ('and_ln87', mul_v2/mul_v2.cl:87) [109]  (0.287 ns)
	'or' operation ('or_ln88', mul_v2/mul_v2.cl:88) [112]  (0 ns)
	'select' operation ('select_ln88', mul_v2/mul_v2.cl:88) [113]  (0.287 ns)
	'udiv' operation ('udiv_ln91', mul_v2/mul_v2.cl:91) [124]  (1.48 ns)

 <State 2>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln91', mul_v2/mul_v2.cl:91) [124]  (1.48 ns)

 <State 3>: 3.57ns
The critical path consists of the following:
	'load' operation ('tx_load', mul_v2/mul_v2.cl:87) on local variable 'tx' [93]  (0 ns)
	'add' operation ('add_ln87_2', mul_v2/mul_v2.cl:87) [98]  (0.673 ns)
	'select' operation ('select_ln87_1', mul_v2/mul_v2.cl:87) [99]  (0.208 ns)
	'add' operation of DSP[251] ('add_ln87', mul_v2/mul_v2.cl:87) [103]  (1.7 ns)
	'mul' operation of DSP[251] ('mul_ln87_2', mul_v2/mul_v2.cl:87) [104]  (0.996 ns)

 <State 4>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln91', mul_v2/mul_v2.cl:91) [124]  (1.48 ns)

 <State 5>: 4.57ns
The critical path consists of the following:
	'load' operation ('ty') on local variable 'ty' [81]  (0 ns)
	'select' operation ('select_ln87', mul_v2/mul_v2.cl:87) [97]  (0.208 ns)
	'add' operation ('ty_3', mul_v2/mul_v2.cl:88) [110]  (0.673 ns)
	'mul' operation ('tmp4_mid1', mul_v2/mul_v2.cl:88) [117]  (1.65 ns)
	'mul' operation ('mul10_mid1', mul_v2/mul_v2.cl:88) [118]  (1.65 ns)
	'select' operation ('select_ln88_2', mul_v2/mul_v2.cl:88) [119]  (0.393 ns)

 <State 6>: 4.38ns
The critical path consists of the following:
	'select' operation ('select_ln91_1', mul_v2/mul_v2.cl:91) [138]  (0 ns)
	'and' operation ('and_ln91_1', mul_v2/mul_v2.cl:91) [139]  (0.354 ns)
	'mul' operation ('mul_ln91_3', mul_v2/mul_v2.cl:91) [140]  (1.23 ns)
	'add' operation ('add_ln100_2', mul_v2/mul_v2.cl:100) [258]  (0.781 ns)
	'add' operation ('add_ln103_1', mul_v2/mul_v2.cl:103) [283]  (0.781 ns)
	'getelementptr' operation ('mul_v2_filter_addr_11', mul_v2/mul_v2.cl:103) [285]  (0 ns)
	'load' operation ('mul_v2_filter_load_11', mul_v2/mul_v2.cl:103) on array 'mul_v2_filter' [286]  (1.24 ns)

 <State 7>: 2.23ns
The critical path consists of the following:
	'load' operation ('mul_v2_I_load', mul_v2/mul_v2.cl:91) on array 'mul_v2_I' [133]  (1.24 ns)
	'mul' operation of DSP[357] ('mul_ln91_4', mul_v2/mul_v2.cl:91) [146]  (0.996 ns)

 <State 8>: 2.23ns
The critical path consists of the following:
	'load' operation ('mul_v2_I_load_13', mul_v2/mul_v2.cl:105) on array 'mul_v2_I' [306]  (1.24 ns)
	'mul' operation of DSP[377] ('mul_ln105', mul_v2/mul_v2.cl:105) [315]  (0.996 ns)

 <State 9>: 2.38ns
The critical path consists of the following:
	'load' operation ('mul_v2_I_load_1', mul_v2/mul_v2.cl:92) on array 'mul_v2_I' [150]  (1.24 ns)
	'mul' operation ('mul_ln92', mul_v2/mul_v2.cl:92) [159]  (0.5 ns)
	'add' operation of DSP[357] ('add_ln107_3', mul_v2/mul_v2.cl:107) [357]  (0.645 ns)

 <State 10>: 6.54ns
The critical path consists of the following:
	'add' operation ('tmp', mul_v2/mul_v2.cl:91) [390]  (1.02 ns)
	'mul' operation ('tmp1', mul_v2/mul_v2.cl:91) [391]  (3.42 ns)
	'add' operation ('add_ln91_2', mul_v2/mul_v2.cl:91) [392]  (1.02 ns)
	'add' operation ('add_ln91_3', mul_v2/mul_v2.cl:91) [395]  (1.08 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_30', mul_v2/mul_v2.cl:91) on port 'gmem' (mul_v2/mul_v2.cl:91) [399]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln91', mul_v2/mul_v2.cl:91) on port 'gmem' (mul_v2/mul_v2.cl:91) [400]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_31', mul_v2/mul_v2.cl:91) on port 'gmem' (mul_v2/mul_v2.cl:91) [401]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_31', mul_v2/mul_v2.cl:91) on port 'gmem' (mul_v2/mul_v2.cl:91) [401]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_31', mul_v2/mul_v2.cl:91) on port 'gmem' (mul_v2/mul_v2.cl:91) [401]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_31', mul_v2/mul_v2.cl:91) on port 'gmem' (mul_v2/mul_v2.cl:91) [401]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_31', mul_v2/mul_v2.cl:91) on port 'gmem' (mul_v2/mul_v2.cl:91) [401]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
