{"files":[{"patch":"@@ -86,5 +86,5 @@\n-unsigned int C2_MacroAssembler::string_compress(Register result, Register src, Register dst, Register cnt,\n-                                                Register tmp, bool precise, bool toASCII, VectorRegister v16, VectorRegister v17,\n-                                                VectorRegister v18, VectorRegister v19, VectorRegister v20, VectorRegister v21,\n-                                                VectorRegister v22, VectorRegister v23) {\n-  assert_different_registers(Z_R0, Z_R1, result, src, dst, cnt, tmp);\n+unsigned int C2_MacroAssembler::string_compress(Register result, Register Rsrc, Register Rdst, Register Rcnt,\n+                                                Register tmp, bool precise, bool toASCII, VectorRegister Vtmp1, VectorRegister Vtmp2,\n+                                                VectorRegister Vmask, VectorRegister Vzero, VectorRegister Vsrc_first, VectorRegister v21,\n+                                                VectorRegister v22, VectorRegister Vsrc_last) {\n+  assert_different_registers(Z_R0, Z_R1, result, Rsrc, Rdst, Rcnt, tmp);\n@@ -109,2 +109,0 @@\n-  Register       Rsrc  = src;\n-  Register       Rdst  = dst;\n@@ -112,1 +110,0 @@\n-  Register       Rcnt  = cnt;\n@@ -182,7 +179,0 @@\n-    VectorRegister Vtmp1      = v16;\n-    VectorRegister Vtmp2      = v17;\n-    VectorRegister Vmask      = v18;\n-    VectorRegister Vzero      = v19;\n-    VectorRegister Vsrc_first = v20;\n-    VectorRegister Vsrc_last  = v23;\n-\n@@ -203,2 +193,2 @@\n-      z_vo(Vtmp1, v20, v21);\n-      z_vo(Vtmp2, v22, v23);\n+      z_vo(Vtmp1, Vsrc_first, v21);\n+      z_vo(Vtmp2, v22, Vsrc_last);\n@@ -212,2 +202,2 @@\n-      z_vpkh(Vtmp1, v20, v21);         \/\/ pack (src1, src2) -> tmp1\n-      z_vpkh(Vtmp2, v22, v23);         \/\/ pack (src3, src4) -> tmp2\n+      z_vpkh(Vtmp1, Vsrc_first, v21);      \/\/ pack (src1, src2) -> tmp1\n+      z_vpkh(Vtmp2, v22, Vsrc_last);       \/\/ pack (src3, src4) -> tmp2\n","filename":"src\/hotspot\/cpu\/s390\/c2_MacroAssembler_s390.cpp","additions":9,"deletions":19,"binary":false,"changes":28,"status":"modified"},{"patch":"@@ -47,4 +47,4 @@\n-  unsigned int string_compress(Register result, Register src, Register dst, Register cnt,\n-                               Register tmp, bool precise, bool toASCII, VectorRegister v16, VectorRegister v17,\n-                               VectorRegister v18, VectorRegister v19, VectorRegister v20, VectorRegister v21,\n-                               VectorRegister v22, VectorRegister v23);\n+  unsigned int string_compress(Register result, Register Rsrc, Register Rdst, Register Rcnt,\n+                               Register tmp, bool precise, bool toASCII, VectorRegister Vtmp1, VectorRegister Vtmp2,\n+                               VectorRegister Vmask, VectorRegister Vzero, VectorRegister Vsrc_first, VectorRegister v21,\n+                               VectorRegister v22, VectorRegister Vsrc_last);\n","filename":"src\/hotspot\/cpu\/s390\/c2_MacroAssembler_s390.hpp","additions":4,"deletions":4,"binary":false,"changes":8,"status":"modified"}]}