-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
-- Date        : Tue Aug 24 02:00:00 2021
-- Host        : DESKTOP-F1LS71S running 64-bit major release  (build 9200)
-- Command     : write_vhdl -mode funcsim -nolib -force -file
--               C:/Users/Jim/Desktop/Code/Brainfuck/VHDL/BFISA/BFISA.sim/sim_2/synth/func/xsim/sd_axi_tester_tb_func_synth.vhd
-- Design      : sd_axi_tester
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity debounce is
  port (
    result_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    result_reg_1 : out STD_LOGIC;
    CLK : in STD_LOGIC;
    rst_IBUF : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[1]\ : in STD_LOGIC;
    \flipflops_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end debounce;

architecture STRUCTURE of debounce is
  signal \count[0]_i_10_n_0\ : STD_LOGIC;
  signal \count[0]_i_11_n_0\ : STD_LOGIC;
  signal \count[0]_i_1_n_0\ : STD_LOGIC;
  signal \count[0]_i_3_n_0\ : STD_LOGIC;
  signal \count[0]_i_4_n_0\ : STD_LOGIC;
  signal \count[0]_i_5_n_0\ : STD_LOGIC;
  signal \count[0]_i_6_n_0\ : STD_LOGIC;
  signal \count[0]_i_7_n_0\ : STD_LOGIC;
  signal \count[0]_i_8_n_0\ : STD_LOGIC;
  signal \count[0]_i_9_n_0\ : STD_LOGIC;
  signal \count[12]_i_2_n_0\ : STD_LOGIC;
  signal \count[12]_i_3_n_0\ : STD_LOGIC;
  signal \count[12]_i_4_n_0\ : STD_LOGIC;
  signal \count[12]_i_5_n_0\ : STD_LOGIC;
  signal \count[16]_i_2_n_0\ : STD_LOGIC;
  signal \count[4]_i_2_n_0\ : STD_LOGIC;
  signal \count[4]_i_3_n_0\ : STD_LOGIC;
  signal \count[4]_i_4_n_0\ : STD_LOGIC;
  signal \count[4]_i_5_n_0\ : STD_LOGIC;
  signal \count[8]_i_2_n_0\ : STD_LOGIC;
  signal \count[8]_i_3_n_0\ : STD_LOGIC;
  signal \count[8]_i_4_n_0\ : STD_LOGIC;
  signal \count[8]_i_5_n_0\ : STD_LOGIC;
  signal count_reg : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \count_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \flipflops_reg_n_0_[0]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal result_i_1_n_0 : STD_LOGIC;
  signal \^result_reg_0\ : STD_LOGIC;
  signal \NLW_count_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_count_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[0]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \FSM_onehot_state[1]_i_1__0\ : label is "soft_lutpair229";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \count_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[8]_i_1\ : label is 11;
begin
  result_reg_0 <= \^result_reg_0\;
\FSM_onehot_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => Q(0),
      I1 => \FSM_onehot_state_reg[1]\,
      I2 => \^result_reg_0\,
      O => D(0)
    );
\FSM_onehot_state[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Q(0),
      I1 => \FSM_onehot_state_reg[1]\,
      I2 => \^result_reg_0\,
      O => D(1)
    );
\count[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF6F"
    )
        port map (
      I0 => \flipflops_reg_n_0_[0]\,
      I1 => p_0_in,
      I2 => count_reg(15),
      I3 => \count[0]_i_3_n_0\,
      I4 => \count[0]_i_4_n_0\,
      O => \count[0]_i_1_n_0\
    );
\count[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => count_reg(5),
      I1 => count_reg(13),
      I2 => count_reg(16),
      I3 => count_reg(1),
      O => \count[0]_i_10_n_0\
    );
\count[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => count_reg(7),
      I1 => count_reg(11),
      I2 => count_reg(3),
      I3 => count_reg(6),
      O => \count[0]_i_11_n_0\
    );
\count[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => count_reg(12),
      I1 => count_reg(0),
      I2 => count_reg(14),
      I3 => count_reg(4),
      I4 => \count[0]_i_10_n_0\,
      O => \count[0]_i_3_n_0\
    );
\count[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => count_reg(8),
      I1 => count_reg(2),
      I2 => count_reg(10),
      I3 => count_reg(9),
      I4 => \count[0]_i_11_n_0\,
      O => \count[0]_i_4_n_0\
    );
\count[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => count_reg(0),
      I1 => p_0_in,
      I2 => \flipflops_reg_n_0_[0]\,
      O => \count[0]_i_5_n_0\
    );
\count[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => count_reg(3),
      I1 => p_0_in,
      I2 => \flipflops_reg_n_0_[0]\,
      O => \count[0]_i_6_n_0\
    );
\count[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => count_reg(2),
      I1 => p_0_in,
      I2 => \flipflops_reg_n_0_[0]\,
      O => \count[0]_i_7_n_0\
    );
\count[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => count_reg(1),
      I1 => p_0_in,
      I2 => \flipflops_reg_n_0_[0]\,
      O => \count[0]_i_8_n_0\
    );
\count[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => count_reg(0),
      I1 => p_0_in,
      I2 => \flipflops_reg_n_0_[0]\,
      O => \count[0]_i_9_n_0\
    );
\count[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => count_reg(15),
      I1 => p_0_in,
      I2 => \flipflops_reg_n_0_[0]\,
      O => \count[12]_i_2_n_0\
    );
\count[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => count_reg(14),
      I1 => p_0_in,
      I2 => \flipflops_reg_n_0_[0]\,
      O => \count[12]_i_3_n_0\
    );
\count[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => count_reg(13),
      I1 => p_0_in,
      I2 => \flipflops_reg_n_0_[0]\,
      O => \count[12]_i_4_n_0\
    );
\count[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => count_reg(12),
      I1 => p_0_in,
      I2 => \flipflops_reg_n_0_[0]\,
      O => \count[12]_i_5_n_0\
    );
\count[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => count_reg(16),
      I1 => p_0_in,
      I2 => \flipflops_reg_n_0_[0]\,
      O => \count[16]_i_2_n_0\
    );
\count[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => count_reg(7),
      I1 => p_0_in,
      I2 => \flipflops_reg_n_0_[0]\,
      O => \count[4]_i_2_n_0\
    );
\count[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => count_reg(6),
      I1 => p_0_in,
      I2 => \flipflops_reg_n_0_[0]\,
      O => \count[4]_i_3_n_0\
    );
\count[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => count_reg(5),
      I1 => p_0_in,
      I2 => \flipflops_reg_n_0_[0]\,
      O => \count[4]_i_4_n_0\
    );
\count[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => count_reg(4),
      I1 => p_0_in,
      I2 => \flipflops_reg_n_0_[0]\,
      O => \count[4]_i_5_n_0\
    );
\count[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => count_reg(11),
      I1 => p_0_in,
      I2 => \flipflops_reg_n_0_[0]\,
      O => \count[8]_i_2_n_0\
    );
\count[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => count_reg(10),
      I1 => p_0_in,
      I2 => \flipflops_reg_n_0_[0]\,
      O => \count[8]_i_3_n_0\
    );
\count[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => count_reg(9),
      I1 => p_0_in,
      I2 => \flipflops_reg_n_0_[0]\,
      O => \count[8]_i_4_n_0\
    );
\count[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => count_reg(8),
      I1 => p_0_in,
      I2 => \flipflops_reg_n_0_[0]\,
      O => \count[8]_i_5_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \count[0]_i_1_n_0\,
      CLR => rst_IBUF,
      D => \count_reg[0]_i_2_n_7\,
      Q => count_reg(0)
    );
\count_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[0]_i_2_n_0\,
      CO(2) => \count_reg[0]_i_2_n_1\,
      CO(1) => \count_reg[0]_i_2_n_2\,
      CO(0) => \count_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \count[0]_i_5_n_0\,
      O(3) => \count_reg[0]_i_2_n_4\,
      O(2) => \count_reg[0]_i_2_n_5\,
      O(1) => \count_reg[0]_i_2_n_6\,
      O(0) => \count_reg[0]_i_2_n_7\,
      S(3) => \count[0]_i_6_n_0\,
      S(2) => \count[0]_i_7_n_0\,
      S(1) => \count[0]_i_8_n_0\,
      S(0) => \count[0]_i_9_n_0\
    );
\count_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \count[0]_i_1_n_0\,
      CLR => rst_IBUF,
      D => \count_reg[8]_i_1_n_5\,
      Q => count_reg(10)
    );
\count_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \count[0]_i_1_n_0\,
      CLR => rst_IBUF,
      D => \count_reg[8]_i_1_n_4\,
      Q => count_reg(11)
    );
\count_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \count[0]_i_1_n_0\,
      CLR => rst_IBUF,
      D => \count_reg[12]_i_1_n_7\,
      Q => count_reg(12)
    );
\count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[8]_i_1_n_0\,
      CO(3) => \count_reg[12]_i_1_n_0\,
      CO(2) => \count_reg[12]_i_1_n_1\,
      CO(1) => \count_reg[12]_i_1_n_2\,
      CO(0) => \count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[12]_i_1_n_4\,
      O(2) => \count_reg[12]_i_1_n_5\,
      O(1) => \count_reg[12]_i_1_n_6\,
      O(0) => \count_reg[12]_i_1_n_7\,
      S(3) => \count[12]_i_2_n_0\,
      S(2) => \count[12]_i_3_n_0\,
      S(1) => \count[12]_i_4_n_0\,
      S(0) => \count[12]_i_5_n_0\
    );
\count_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \count[0]_i_1_n_0\,
      CLR => rst_IBUF,
      D => \count_reg[12]_i_1_n_6\,
      Q => count_reg(13)
    );
\count_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \count[0]_i_1_n_0\,
      CLR => rst_IBUF,
      D => \count_reg[12]_i_1_n_5\,
      Q => count_reg(14)
    );
\count_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \count[0]_i_1_n_0\,
      CLR => rst_IBUF,
      D => \count_reg[12]_i_1_n_4\,
      Q => count_reg(15)
    );
\count_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \count[0]_i_1_n_0\,
      CLR => rst_IBUF,
      D => \count_reg[16]_i_1_n_7\,
      Q => count_reg(16)
    );
\count_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[12]_i_1_n_0\,
      CO(3 downto 0) => \NLW_count_reg[16]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_count_reg[16]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \count_reg[16]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \count[16]_i_2_n_0\
    );
\count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \count[0]_i_1_n_0\,
      CLR => rst_IBUF,
      D => \count_reg[0]_i_2_n_6\,
      Q => count_reg(1)
    );
\count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \count[0]_i_1_n_0\,
      CLR => rst_IBUF,
      D => \count_reg[0]_i_2_n_5\,
      Q => count_reg(2)
    );
\count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \count[0]_i_1_n_0\,
      CLR => rst_IBUF,
      D => \count_reg[0]_i_2_n_4\,
      Q => count_reg(3)
    );
\count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \count[0]_i_1_n_0\,
      CLR => rst_IBUF,
      D => \count_reg[4]_i_1_n_7\,
      Q => count_reg(4)
    );
\count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_2_n_0\,
      CO(3) => \count_reg[4]_i_1_n_0\,
      CO(2) => \count_reg[4]_i_1_n_1\,
      CO(1) => \count_reg[4]_i_1_n_2\,
      CO(0) => \count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[4]_i_1_n_4\,
      O(2) => \count_reg[4]_i_1_n_5\,
      O(1) => \count_reg[4]_i_1_n_6\,
      O(0) => \count_reg[4]_i_1_n_7\,
      S(3) => \count[4]_i_2_n_0\,
      S(2) => \count[4]_i_3_n_0\,
      S(1) => \count[4]_i_4_n_0\,
      S(0) => \count[4]_i_5_n_0\
    );
\count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \count[0]_i_1_n_0\,
      CLR => rst_IBUF,
      D => \count_reg[4]_i_1_n_6\,
      Q => count_reg(5)
    );
\count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \count[0]_i_1_n_0\,
      CLR => rst_IBUF,
      D => \count_reg[4]_i_1_n_5\,
      Q => count_reg(6)
    );
\count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \count[0]_i_1_n_0\,
      CLR => rst_IBUF,
      D => \count_reg[4]_i_1_n_4\,
      Q => count_reg(7)
    );
\count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \count[0]_i_1_n_0\,
      CLR => rst_IBUF,
      D => \count_reg[8]_i_1_n_7\,
      Q => count_reg(8)
    );
\count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[4]_i_1_n_0\,
      CO(3) => \count_reg[8]_i_1_n_0\,
      CO(2) => \count_reg[8]_i_1_n_1\,
      CO(1) => \count_reg[8]_i_1_n_2\,
      CO(0) => \count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[8]_i_1_n_4\,
      O(2) => \count_reg[8]_i_1_n_5\,
      O(1) => \count_reg[8]_i_1_n_6\,
      O(0) => \count_reg[8]_i_1_n_7\,
      S(3) => \count[8]_i_2_n_0\,
      S(2) => \count[8]_i_3_n_0\,
      S(1) => \count[8]_i_4_n_0\,
      S(0) => \count[8]_i_5_n_0\
    );
\count_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \count[0]_i_1_n_0\,
      CLR => rst_IBUF,
      D => \count_reg[8]_i_1_n_6\,
      Q => count_reg(9)
    );
\flipflops_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => rst_IBUF,
      D => \flipflops_reg[0]_0\(0),
      Q => \flipflops_reg_n_0_[0]\
    );
\flipflops_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => rst_IBUF,
      D => \flipflops_reg_n_0_[0]\,
      Q => p_0_in
    );
\next_state_reg[1]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^result_reg_0\,
      I1 => \FSM_onehot_state_reg[1]\,
      O => result_reg_1
    );
result_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000080"
    )
        port map (
      I0 => \flipflops_reg_n_0_[0]\,
      I1 => p_0_in,
      I2 => count_reg(15),
      I3 => \count[0]_i_3_n_0\,
      I4 => \count[0]_i_4_n_0\,
      I5 => \^result_reg_0\,
      O => result_i_1_n_0
    );
result_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => rst_IBUF,
      D => result_i_1_n_0,
      Q => \^result_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity debounce_5 is
  port (
    result_reg_0 : out STD_LOGIC;
    CLK : in STD_LOGIC;
    rst_IBUF : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of debounce_5 : entity is "debounce";
end debounce_5;

architecture STRUCTURE of debounce_5 is
  signal \count[0]_i_10__0_n_0\ : STD_LOGIC;
  signal \count[0]_i_11__0_n_0\ : STD_LOGIC;
  signal \count[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \count[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \count[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \count[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \count[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \count[0]_i_8__0_n_0\ : STD_LOGIC;
  signal \count[0]_i_9__0_n_0\ : STD_LOGIC;
  signal \count[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \count[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \count[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \count[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \count[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \count[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \count[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \count[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \count[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \count[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \count[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \count[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \count[8]_i_5__0_n_0\ : STD_LOGIC;
  signal count_reg : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \count_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \count_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \count_reg[0]_i_2__0_n_6\ : STD_LOGIC;
  signal \count_reg[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \count_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \count_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \count_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \count_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \count_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \count_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \count_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \count_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \count_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \count_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \count_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \count_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \count_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \count_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \count_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \count_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \count_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \count_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \count_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \count_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \count_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \count_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \flipflops_reg_n_0_[0]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \result_i_1__0_n_0\ : STD_LOGIC;
  signal \^result_reg_0\ : STD_LOGIC;
  signal \NLW_count_reg[16]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_count_reg[16]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \count_reg[0]_i_2__0\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[12]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[16]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[8]_i_1__0\ : label is 11;
begin
  result_reg_0 <= \^result_reg_0\;
\count[0]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => count_reg(7),
      I1 => count_reg(16),
      I2 => count_reg(8),
      I3 => count_reg(11),
      O => \count[0]_i_10__0_n_0\
    );
\count[0]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => count_reg(2),
      I1 => count_reg(6),
      I2 => count_reg(1),
      I3 => count_reg(4),
      O => \count[0]_i_11__0_n_0\
    );
\count[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF6F"
    )
        port map (
      I0 => \flipflops_reg_n_0_[0]\,
      I1 => p_0_in,
      I2 => count_reg(15),
      I3 => \count[0]_i_3__0_n_0\,
      I4 => \count[0]_i_4__0_n_0\,
      O => \count[0]_i_1__0_n_0\
    );
\count[0]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => count_reg(14),
      I1 => count_reg(13),
      I2 => count_reg(10),
      I3 => count_reg(9),
      I4 => \count[0]_i_10__0_n_0\,
      O => \count[0]_i_3__0_n_0\
    );
\count[0]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => count_reg(12),
      I1 => count_reg(5),
      I2 => count_reg(3),
      I3 => count_reg(0),
      I4 => \count[0]_i_11__0_n_0\,
      O => \count[0]_i_4__0_n_0\
    );
\count[0]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => count_reg(0),
      I1 => p_0_in,
      I2 => \flipflops_reg_n_0_[0]\,
      O => \count[0]_i_5__0_n_0\
    );
\count[0]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => count_reg(3),
      I1 => p_0_in,
      I2 => \flipflops_reg_n_0_[0]\,
      O => \count[0]_i_6__0_n_0\
    );
\count[0]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => count_reg(2),
      I1 => p_0_in,
      I2 => \flipflops_reg_n_0_[0]\,
      O => \count[0]_i_7__0_n_0\
    );
\count[0]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => count_reg(1),
      I1 => p_0_in,
      I2 => \flipflops_reg_n_0_[0]\,
      O => \count[0]_i_8__0_n_0\
    );
\count[0]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => count_reg(0),
      I1 => p_0_in,
      I2 => \flipflops_reg_n_0_[0]\,
      O => \count[0]_i_9__0_n_0\
    );
\count[12]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => count_reg(15),
      I1 => p_0_in,
      I2 => \flipflops_reg_n_0_[0]\,
      O => \count[12]_i_2__0_n_0\
    );
\count[12]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => count_reg(14),
      I1 => p_0_in,
      I2 => \flipflops_reg_n_0_[0]\,
      O => \count[12]_i_3__0_n_0\
    );
\count[12]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => count_reg(13),
      I1 => p_0_in,
      I2 => \flipflops_reg_n_0_[0]\,
      O => \count[12]_i_4__0_n_0\
    );
\count[12]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => count_reg(12),
      I1 => p_0_in,
      I2 => \flipflops_reg_n_0_[0]\,
      O => \count[12]_i_5__0_n_0\
    );
\count[16]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => count_reg(16),
      I1 => p_0_in,
      I2 => \flipflops_reg_n_0_[0]\,
      O => \count[16]_i_2__0_n_0\
    );
\count[4]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => count_reg(7),
      I1 => p_0_in,
      I2 => \flipflops_reg_n_0_[0]\,
      O => \count[4]_i_2__0_n_0\
    );
\count[4]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => count_reg(6),
      I1 => p_0_in,
      I2 => \flipflops_reg_n_0_[0]\,
      O => \count[4]_i_3__0_n_0\
    );
\count[4]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => count_reg(5),
      I1 => p_0_in,
      I2 => \flipflops_reg_n_0_[0]\,
      O => \count[4]_i_4__0_n_0\
    );
\count[4]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => count_reg(4),
      I1 => p_0_in,
      I2 => \flipflops_reg_n_0_[0]\,
      O => \count[4]_i_5__0_n_0\
    );
\count[8]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => count_reg(11),
      I1 => p_0_in,
      I2 => \flipflops_reg_n_0_[0]\,
      O => \count[8]_i_2__0_n_0\
    );
\count[8]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => count_reg(10),
      I1 => p_0_in,
      I2 => \flipflops_reg_n_0_[0]\,
      O => \count[8]_i_3__0_n_0\
    );
\count[8]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => count_reg(9),
      I1 => p_0_in,
      I2 => \flipflops_reg_n_0_[0]\,
      O => \count[8]_i_4__0_n_0\
    );
\count[8]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => count_reg(8),
      I1 => p_0_in,
      I2 => \flipflops_reg_n_0_[0]\,
      O => \count[8]_i_5__0_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst_IBUF,
      D => \count_reg[0]_i_2__0_n_7\,
      Q => count_reg(0)
    );
\count_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[0]_i_2__0_n_0\,
      CO(2) => \count_reg[0]_i_2__0_n_1\,
      CO(1) => \count_reg[0]_i_2__0_n_2\,
      CO(0) => \count_reg[0]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \count[0]_i_5__0_n_0\,
      O(3) => \count_reg[0]_i_2__0_n_4\,
      O(2) => \count_reg[0]_i_2__0_n_5\,
      O(1) => \count_reg[0]_i_2__0_n_6\,
      O(0) => \count_reg[0]_i_2__0_n_7\,
      S(3) => \count[0]_i_6__0_n_0\,
      S(2) => \count[0]_i_7__0_n_0\,
      S(1) => \count[0]_i_8__0_n_0\,
      S(0) => \count[0]_i_9__0_n_0\
    );
\count_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst_IBUF,
      D => \count_reg[8]_i_1__0_n_5\,
      Q => count_reg(10)
    );
\count_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst_IBUF,
      D => \count_reg[8]_i_1__0_n_4\,
      Q => count_reg(11)
    );
\count_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst_IBUF,
      D => \count_reg[12]_i_1__0_n_7\,
      Q => count_reg(12)
    );
\count_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[8]_i_1__0_n_0\,
      CO(3) => \count_reg[12]_i_1__0_n_0\,
      CO(2) => \count_reg[12]_i_1__0_n_1\,
      CO(1) => \count_reg[12]_i_1__0_n_2\,
      CO(0) => \count_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[12]_i_1__0_n_4\,
      O(2) => \count_reg[12]_i_1__0_n_5\,
      O(1) => \count_reg[12]_i_1__0_n_6\,
      O(0) => \count_reg[12]_i_1__0_n_7\,
      S(3) => \count[12]_i_2__0_n_0\,
      S(2) => \count[12]_i_3__0_n_0\,
      S(1) => \count[12]_i_4__0_n_0\,
      S(0) => \count[12]_i_5__0_n_0\
    );
\count_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst_IBUF,
      D => \count_reg[12]_i_1__0_n_6\,
      Q => count_reg(13)
    );
\count_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst_IBUF,
      D => \count_reg[12]_i_1__0_n_5\,
      Q => count_reg(14)
    );
\count_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst_IBUF,
      D => \count_reg[12]_i_1__0_n_4\,
      Q => count_reg(15)
    );
\count_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst_IBUF,
      D => \count_reg[16]_i_1__0_n_7\,
      Q => count_reg(16)
    );
\count_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[12]_i_1__0_n_0\,
      CO(3 downto 0) => \NLW_count_reg[16]_i_1__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_count_reg[16]_i_1__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \count_reg[16]_i_1__0_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \count[16]_i_2__0_n_0\
    );
\count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst_IBUF,
      D => \count_reg[0]_i_2__0_n_6\,
      Q => count_reg(1)
    );
\count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst_IBUF,
      D => \count_reg[0]_i_2__0_n_5\,
      Q => count_reg(2)
    );
\count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst_IBUF,
      D => \count_reg[0]_i_2__0_n_4\,
      Q => count_reg(3)
    );
\count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst_IBUF,
      D => \count_reg[4]_i_1__0_n_7\,
      Q => count_reg(4)
    );
\count_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_2__0_n_0\,
      CO(3) => \count_reg[4]_i_1__0_n_0\,
      CO(2) => \count_reg[4]_i_1__0_n_1\,
      CO(1) => \count_reg[4]_i_1__0_n_2\,
      CO(0) => \count_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[4]_i_1__0_n_4\,
      O(2) => \count_reg[4]_i_1__0_n_5\,
      O(1) => \count_reg[4]_i_1__0_n_6\,
      O(0) => \count_reg[4]_i_1__0_n_7\,
      S(3) => \count[4]_i_2__0_n_0\,
      S(2) => \count[4]_i_3__0_n_0\,
      S(1) => \count[4]_i_4__0_n_0\,
      S(0) => \count[4]_i_5__0_n_0\
    );
\count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst_IBUF,
      D => \count_reg[4]_i_1__0_n_6\,
      Q => count_reg(5)
    );
\count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst_IBUF,
      D => \count_reg[4]_i_1__0_n_5\,
      Q => count_reg(6)
    );
\count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst_IBUF,
      D => \count_reg[4]_i_1__0_n_4\,
      Q => count_reg(7)
    );
\count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst_IBUF,
      D => \count_reg[8]_i_1__0_n_7\,
      Q => count_reg(8)
    );
\count_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[4]_i_1__0_n_0\,
      CO(3) => \count_reg[8]_i_1__0_n_0\,
      CO(2) => \count_reg[8]_i_1__0_n_1\,
      CO(1) => \count_reg[8]_i_1__0_n_2\,
      CO(0) => \count_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[8]_i_1__0_n_4\,
      O(2) => \count_reg[8]_i_1__0_n_5\,
      O(1) => \count_reg[8]_i_1__0_n_6\,
      O(0) => \count_reg[8]_i_1__0_n_7\,
      S(3) => \count[8]_i_2__0_n_0\,
      S(2) => \count[8]_i_3__0_n_0\,
      S(1) => \count[8]_i_4__0_n_0\,
      S(0) => \count[8]_i_5__0_n_0\
    );
\count_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst_IBUF,
      D => \count_reg[8]_i_1__0_n_6\,
      Q => count_reg(9)
    );
\flipflops_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => rst_IBUF,
      D => D(0),
      Q => \flipflops_reg_n_0_[0]\
    );
\flipflops_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => rst_IBUF,
      D => \flipflops_reg_n_0_[0]\,
      Q => p_0_in
    );
\result_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000080"
    )
        port map (
      I0 => \flipflops_reg_n_0_[0]\,
      I1 => p_0_in,
      I2 => count_reg(15),
      I3 => \count[0]_i_3__0_n_0\,
      I4 => \count[0]_i_4__0_n_0\,
      I5 => \^result_reg_0\,
      O => \result_i_1__0_n_0\
    );
result_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => rst_IBUF,
      D => \result_i_1__0_n_0\,
      Q => \^result_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sd_axi_tester_sm is
  port (
    \FSM_onehot_state_reg[3]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    byte_disp_OBUF : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \curr_bram_addr_reg[12]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S_AXI_1_arready : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pulse_reg : in STD_LOGIC;
    \curr_byte_reg[1]_0\ : in STD_LOGIC;
    S_AXI_1_rvalid : in STD_LOGIC;
    rst_IBUF : in STD_LOGIC;
    CLK : in STD_LOGIC;
    \word_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end sd_axi_tester_sm;

architecture STRUCTURE of sd_axi_tester_sm is
  signal \FSM_onehot_state[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[5]_i_2_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[3]_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal curr_bram_addr0 : STD_LOGIC;
  signal \curr_bram_addr[12]_i_3_n_0\ : STD_LOGIC;
  signal \curr_bram_addr[4]_i_2_n_0\ : STD_LOGIC;
  signal \^curr_bram_addr_reg[12]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \curr_bram_addr_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \curr_bram_addr_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \curr_bram_addr_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \curr_bram_addr_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \curr_bram_addr_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \curr_bram_addr_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \curr_bram_addr_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \curr_bram_addr_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \curr_bram_addr_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \curr_bram_addr_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \curr_bram_addr_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \curr_bram_addr_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \curr_bram_addr_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \curr_bram_addr_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \curr_bram_addr_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \curr_bram_addr_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \curr_bram_addr_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \curr_bram_addr_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \curr_bram_addr_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \curr_bram_addr_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \curr_bram_addr_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \curr_bram_addr_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \curr_bram_addr_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \curr_byte[0]_i_1_n_0\ : STD_LOGIC;
  signal \curr_byte[1]_i_1_n_0\ : STD_LOGIC;
  signal \curr_byte_reg_n_0_[0]\ : STD_LOGIC;
  signal \curr_byte_reg_n_0_[1]\ : STD_LOGIC;
  signal word : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_curr_bram_addr_reg[12]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "idle:000001,trig_read:000010,wait_read:000100,wait_rd_data:010000,disp_byte:100000,wait_ar_rdy:001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "idle:000001,trig_read:000010,wait_read:000100,wait_rd_data:010000,disp_byte:100000,wait_ar_rdy:001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "idle:000001,trig_read:000010,wait_read:000100,wait_rd_data:010000,disp_byte:100000,wait_ar_rdy:001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "idle:000001,trig_read:000010,wait_read:000100,wait_rd_data:010000,disp_byte:100000,wait_ar_rdy:001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[4]\ : label is "idle:000001,trig_read:000010,wait_read:000100,wait_rd_data:010000,disp_byte:100000,wait_ar_rdy:001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[5]\ : label is "idle:000001,trig_read:000010,wait_read:000100,wait_rd_data:010000,disp_byte:100000,wait_ar_rdy:001000";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \curr_byte[0]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \curr_byte[1]_i_1\ : label is "soft_lutpair230";
begin
  \FSM_onehot_state_reg[3]_0\ <= \^fsm_onehot_state_reg[3]_0\;
  Q(4 downto 0) <= \^q\(4 downto 0);
  \curr_bram_addr_reg[12]_0\(11 downto 0) <= \^curr_bram_addr_reg[12]_0\(11 downto 0);
\FSM_onehot_state[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB0BBBBBBBBBB"
    )
        port map (
      I0 => S_AXI_1_arready,
      I1 => \^q\(3),
      I2 => pulse_reg,
      I3 => \curr_byte_reg[1]_0\,
      I4 => \FSM_onehot_state[5]_i_2_n_0\,
      I5 => \FSM_onehot_state_reg_n_0_[5]\,
      O => \^fsm_onehot_state_reg[3]_0\
    );
\FSM_onehot_state[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^q\(3),
      I1 => S_AXI_1_arready,
      I2 => S_AXI_1_rvalid,
      I3 => \^q\(4),
      O => \FSM_onehot_state[4]_i_1__0_n_0\
    );
\FSM_onehot_state[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF88888888"
    )
        port map (
      I0 => \^q\(4),
      I1 => S_AXI_1_rvalid,
      I2 => pulse_reg,
      I3 => \curr_byte_reg[1]_0\,
      I4 => \FSM_onehot_state[5]_i_2_n_0\,
      I5 => \FSM_onehot_state_reg_n_0_[5]\,
      O => \FSM_onehot_state[5]_i_1__0_n_0\
    );
\FSM_onehot_state[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \curr_byte_reg_n_0_[0]\,
      I1 => \curr_byte_reg_n_0_[1]\,
      O => \FSM_onehot_state[5]_i_2_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      S => rst_IBUF
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(1),
      Q => \^q\(1),
      R => rst_IBUF
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(2),
      Q => \^q\(2),
      R => rst_IBUF
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(3),
      Q => \^q\(3),
      R => rst_IBUF
    );
\FSM_onehot_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \FSM_onehot_state[4]_i_1__0_n_0\,
      Q => \^q\(4),
      R => rst_IBUF
    );
\FSM_onehot_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \FSM_onehot_state[5]_i_1__0_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[5]\,
      R => rst_IBUF
    );
\byte_disp_OBUF[0]_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => word(24),
      I1 => word(0),
      I2 => word(16),
      I3 => \curr_byte_reg_n_0_[0]\,
      I4 => \curr_byte_reg_n_0_[1]\,
      I5 => word(8),
      O => byte_disp_OBUF(0)
    );
\byte_disp_OBUF[1]_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => word(25),
      I1 => word(1),
      I2 => word(17),
      I3 => \curr_byte_reg_n_0_[0]\,
      I4 => \curr_byte_reg_n_0_[1]\,
      I5 => word(9),
      O => byte_disp_OBUF(1)
    );
\byte_disp_OBUF[2]_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFF0CCAA00F0CC"
    )
        port map (
      I0 => word(2),
      I1 => word(26),
      I2 => word(10),
      I3 => \curr_byte_reg_n_0_[1]\,
      I4 => \curr_byte_reg_n_0_[0]\,
      I5 => word(18),
      O => byte_disp_OBUF(2)
    );
\byte_disp_OBUF[3]_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => word(27),
      I1 => word(3),
      I2 => word(19),
      I3 => \curr_byte_reg_n_0_[0]\,
      I4 => \curr_byte_reg_n_0_[1]\,
      I5 => word(11),
      O => byte_disp_OBUF(3)
    );
\byte_disp_OBUF[4]_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => word(28),
      I1 => word(4),
      I2 => word(20),
      I3 => \curr_byte_reg_n_0_[0]\,
      I4 => \curr_byte_reg_n_0_[1]\,
      I5 => word(12),
      O => byte_disp_OBUF(4)
    );
\byte_disp_OBUF[5]_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => word(29),
      I1 => word(5),
      I2 => word(21),
      I3 => \curr_byte_reg_n_0_[0]\,
      I4 => \curr_byte_reg_n_0_[1]\,
      I5 => word(13),
      O => byte_disp_OBUF(5)
    );
\byte_disp_OBUF[6]_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFF0CCAA00F0CC"
    )
        port map (
      I0 => word(6),
      I1 => word(30),
      I2 => word(14),
      I3 => \curr_byte_reg_n_0_[1]\,
      I4 => \curr_byte_reg_n_0_[0]\,
      I5 => word(22),
      O => byte_disp_OBUF(6)
    );
\byte_disp_OBUF[7]_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFF0CCAA00F0CC"
    )
        port map (
      I0 => word(7),
      I1 => word(31),
      I2 => word(15),
      I3 => \curr_byte_reg_n_0_[1]\,
      I4 => \curr_byte_reg_n_0_[0]\,
      I5 => word(23),
      O => byte_disp_OBUF(7)
    );
\curr_bram_addr[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AA80"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[3]_0\,
      I1 => S_AXI_1_arready,
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => D(1),
      I5 => \curr_bram_addr[12]_i_3_n_0\,
      O => curr_bram_addr0
    );
\curr_bram_addr[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF8FFFF"
    )
        port map (
      I0 => S_AXI_1_rvalid,
      I1 => \^q\(4),
      I2 => \FSM_onehot_state_reg_n_0_[5]\,
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \^q\(1),
      O => \curr_bram_addr[12]_i_3_n_0\
    );
\curr_bram_addr[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^curr_bram_addr_reg[12]_0\(1),
      O => \curr_bram_addr[4]_i_2_n_0\
    );
\curr_bram_addr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => curr_bram_addr0,
      D => \curr_bram_addr_reg[12]_i_2_n_6\,
      Q => \^curr_bram_addr_reg[12]_0\(9),
      R => rst_IBUF
    );
\curr_bram_addr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => curr_bram_addr0,
      D => \curr_bram_addr_reg[12]_i_2_n_5\,
      Q => \^curr_bram_addr_reg[12]_0\(10),
      R => rst_IBUF
    );
\curr_bram_addr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => curr_bram_addr0,
      D => \curr_bram_addr_reg[12]_i_2_n_4\,
      Q => \^curr_bram_addr_reg[12]_0\(11),
      R => rst_IBUF
    );
\curr_bram_addr_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \curr_bram_addr_reg[8]_i_1_n_0\,
      CO(3) => \NLW_curr_bram_addr_reg[12]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \curr_bram_addr_reg[12]_i_2_n_1\,
      CO(1) => \curr_bram_addr_reg[12]_i_2_n_2\,
      CO(0) => \curr_bram_addr_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \curr_bram_addr_reg[12]_i_2_n_4\,
      O(2) => \curr_bram_addr_reg[12]_i_2_n_5\,
      O(1) => \curr_bram_addr_reg[12]_i_2_n_6\,
      O(0) => \curr_bram_addr_reg[12]_i_2_n_7\,
      S(3 downto 0) => \^curr_bram_addr_reg[12]_0\(11 downto 8)
    );
\curr_bram_addr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => curr_bram_addr0,
      D => \curr_bram_addr_reg[4]_i_1_n_7\,
      Q => \^curr_bram_addr_reg[12]_0\(0),
      R => rst_IBUF
    );
\curr_bram_addr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => curr_bram_addr0,
      D => \curr_bram_addr_reg[4]_i_1_n_6\,
      Q => \^curr_bram_addr_reg[12]_0\(1),
      R => rst_IBUF
    );
\curr_bram_addr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => curr_bram_addr0,
      D => \curr_bram_addr_reg[4]_i_1_n_5\,
      Q => \^curr_bram_addr_reg[12]_0\(2),
      R => rst_IBUF
    );
\curr_bram_addr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => curr_bram_addr0,
      D => \curr_bram_addr_reg[4]_i_1_n_4\,
      Q => \^curr_bram_addr_reg[12]_0\(3),
      R => rst_IBUF
    );
\curr_bram_addr_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \curr_bram_addr_reg[4]_i_1_n_0\,
      CO(2) => \curr_bram_addr_reg[4]_i_1_n_1\,
      CO(1) => \curr_bram_addr_reg[4]_i_1_n_2\,
      CO(0) => \curr_bram_addr_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^curr_bram_addr_reg[12]_0\(1),
      DI(0) => '0',
      O(3) => \curr_bram_addr_reg[4]_i_1_n_4\,
      O(2) => \curr_bram_addr_reg[4]_i_1_n_5\,
      O(1) => \curr_bram_addr_reg[4]_i_1_n_6\,
      O(0) => \curr_bram_addr_reg[4]_i_1_n_7\,
      S(3 downto 2) => \^curr_bram_addr_reg[12]_0\(3 downto 2),
      S(1) => \curr_bram_addr[4]_i_2_n_0\,
      S(0) => \^curr_bram_addr_reg[12]_0\(0)
    );
\curr_bram_addr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => curr_bram_addr0,
      D => \curr_bram_addr_reg[8]_i_1_n_7\,
      Q => \^curr_bram_addr_reg[12]_0\(4),
      R => rst_IBUF
    );
\curr_bram_addr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => curr_bram_addr0,
      D => \curr_bram_addr_reg[8]_i_1_n_6\,
      Q => \^curr_bram_addr_reg[12]_0\(5),
      R => rst_IBUF
    );
\curr_bram_addr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => curr_bram_addr0,
      D => \curr_bram_addr_reg[8]_i_1_n_5\,
      Q => \^curr_bram_addr_reg[12]_0\(6),
      R => rst_IBUF
    );
\curr_bram_addr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => curr_bram_addr0,
      D => \curr_bram_addr_reg[8]_i_1_n_4\,
      Q => \^curr_bram_addr_reg[12]_0\(7),
      R => rst_IBUF
    );
\curr_bram_addr_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \curr_bram_addr_reg[4]_i_1_n_0\,
      CO(3) => \curr_bram_addr_reg[8]_i_1_n_0\,
      CO(2) => \curr_bram_addr_reg[8]_i_1_n_1\,
      CO(1) => \curr_bram_addr_reg[8]_i_1_n_2\,
      CO(0) => \curr_bram_addr_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \curr_bram_addr_reg[8]_i_1_n_4\,
      O(2) => \curr_bram_addr_reg[8]_i_1_n_5\,
      O(1) => \curr_bram_addr_reg[8]_i_1_n_6\,
      O(0) => \curr_bram_addr_reg[8]_i_1_n_7\,
      S(3 downto 0) => \^curr_bram_addr_reg[12]_0\(7 downto 4)
    );
\curr_bram_addr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => curr_bram_addr0,
      D => \curr_bram_addr_reg[12]_i_2_n_7\,
      Q => \^curr_bram_addr_reg[12]_0\(8),
      R => rst_IBUF
    );
\curr_byte[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \curr_byte_reg[1]_0\,
      I1 => pulse_reg,
      I2 => \FSM_onehot_state_reg_n_0_[5]\,
      I3 => \curr_byte_reg_n_0_[0]\,
      O => \curr_byte[0]_i_1_n_0\
    );
\curr_byte[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => \curr_byte_reg_n_0_[0]\,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => pulse_reg,
      I3 => \curr_byte_reg[1]_0\,
      I4 => \curr_byte_reg_n_0_[1]\,
      O => \curr_byte[1]_i_1_n_0\
    );
\curr_byte_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \curr_byte[0]_i_1_n_0\,
      Q => \curr_byte_reg_n_0_[0]\,
      R => rst_IBUF
    );
\curr_byte_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \curr_byte[1]_i_1_n_0\,
      Q => \curr_byte_reg_n_0_[1]\,
      R => rst_IBUF
    );
\word_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^q\(4),
      D => \word_reg[31]_0\(0),
      Q => word(0),
      R => rst_IBUF
    );
\word_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^q\(4),
      D => \word_reg[31]_0\(10),
      Q => word(10),
      R => rst_IBUF
    );
\word_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^q\(4),
      D => \word_reg[31]_0\(11),
      Q => word(11),
      R => rst_IBUF
    );
\word_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^q\(4),
      D => \word_reg[31]_0\(12),
      Q => word(12),
      R => rst_IBUF
    );
\word_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^q\(4),
      D => \word_reg[31]_0\(13),
      Q => word(13),
      R => rst_IBUF
    );
\word_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^q\(4),
      D => \word_reg[31]_0\(14),
      Q => word(14),
      R => rst_IBUF
    );
\word_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^q\(4),
      D => \word_reg[31]_0\(15),
      Q => word(15),
      R => rst_IBUF
    );
\word_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^q\(4),
      D => \word_reg[31]_0\(16),
      Q => word(16),
      R => rst_IBUF
    );
\word_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^q\(4),
      D => \word_reg[31]_0\(17),
      Q => word(17),
      R => rst_IBUF
    );
\word_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^q\(4),
      D => \word_reg[31]_0\(18),
      Q => word(18),
      R => rst_IBUF
    );
\word_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^q\(4),
      D => \word_reg[31]_0\(19),
      Q => word(19),
      R => rst_IBUF
    );
\word_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^q\(4),
      D => \word_reg[31]_0\(1),
      Q => word(1),
      R => rst_IBUF
    );
\word_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^q\(4),
      D => \word_reg[31]_0\(20),
      Q => word(20),
      R => rst_IBUF
    );
\word_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^q\(4),
      D => \word_reg[31]_0\(21),
      Q => word(21),
      R => rst_IBUF
    );
\word_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^q\(4),
      D => \word_reg[31]_0\(22),
      Q => word(22),
      R => rst_IBUF
    );
\word_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^q\(4),
      D => \word_reg[31]_0\(23),
      Q => word(23),
      R => rst_IBUF
    );
\word_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^q\(4),
      D => \word_reg[31]_0\(24),
      Q => word(24),
      R => rst_IBUF
    );
\word_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^q\(4),
      D => \word_reg[31]_0\(25),
      Q => word(25),
      R => rst_IBUF
    );
\word_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^q\(4),
      D => \word_reg[31]_0\(26),
      Q => word(26),
      R => rst_IBUF
    );
\word_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^q\(4),
      D => \word_reg[31]_0\(27),
      Q => word(27),
      R => rst_IBUF
    );
\word_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^q\(4),
      D => \word_reg[31]_0\(28),
      Q => word(28),
      R => rst_IBUF
    );
\word_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^q\(4),
      D => \word_reg[31]_0\(29),
      Q => word(29),
      R => rst_IBUF
    );
\word_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^q\(4),
      D => \word_reg[31]_0\(2),
      Q => word(2),
      R => rst_IBUF
    );
\word_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^q\(4),
      D => \word_reg[31]_0\(30),
      Q => word(30),
      R => rst_IBUF
    );
\word_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^q\(4),
      D => \word_reg[31]_0\(31),
      Q => word(31),
      R => rst_IBUF
    );
\word_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^q\(4),
      D => \word_reg[31]_0\(3),
      Q => word(3),
      R => rst_IBUF
    );
\word_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^q\(4),
      D => \word_reg[31]_0\(4),
      Q => word(4),
      R => rst_IBUF
    );
\word_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^q\(4),
      D => \word_reg[31]_0\(5),
      Q => word(5),
      R => rst_IBUF
    );
\word_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^q\(4),
      D => \word_reg[31]_0\(6),
      Q => word(6),
      R => rst_IBUF
    );
\word_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^q\(4),
      D => \word_reg[31]_0\(7),
      Q => word(7),
      R => rst_IBUF
    );
\word_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^q\(4),
      D => \word_reg[31]_0\(8),
      Q => word(8),
      R => rst_IBUF
    );
\word_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^q\(4),
      D => \word_reg[31]_0\(9),
      Q => word(9),
      R => rst_IBUF
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sd_bd is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \free_bd_reg[0]_0\ : out STD_LOGIC;
    \free_bd_reg[2]_0\ : out STD_LOGIC;
    ack_o_s : out STD_LOGIC;
    dat_out_s : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \Dat_Int_Status_reg[0]\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    last_a_cmp_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ack_o_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dat_out_s_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bd_mem_reg[31][0]_0\ : in STD_LOGIC;
    we_m_rx_bd : in STD_LOGIC;
    a_cmp_rx_bd_w : in STD_LOGIC
  );
end sd_bd;

architecture STRUCTURE of sd_bd is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \bd_mem[0][15]_i_1_n_0\ : STD_LOGIC;
  signal \bd_mem[10][15]_i_1_n_0\ : STD_LOGIC;
  signal \bd_mem[11][15]_i_1_n_0\ : STD_LOGIC;
  signal \bd_mem[12][15]_i_1_n_0\ : STD_LOGIC;
  signal \bd_mem[13][15]_i_1_n_0\ : STD_LOGIC;
  signal \bd_mem[14][15]_i_1_n_0\ : STD_LOGIC;
  signal \bd_mem[15][15]_i_1_n_0\ : STD_LOGIC;
  signal \bd_mem[16][15]_i_1_n_0\ : STD_LOGIC;
  signal \bd_mem[17][15]_i_1_n_0\ : STD_LOGIC;
  signal \bd_mem[18][15]_i_1_n_0\ : STD_LOGIC;
  signal \bd_mem[19][15]_i_1_n_0\ : STD_LOGIC;
  signal \bd_mem[1][15]_i_1_n_0\ : STD_LOGIC;
  signal \bd_mem[20][15]_i_1_n_0\ : STD_LOGIC;
  signal \bd_mem[21][15]_i_1_n_0\ : STD_LOGIC;
  signal \bd_mem[22][15]_i_1_n_0\ : STD_LOGIC;
  signal \bd_mem[23][15]_i_1_n_0\ : STD_LOGIC;
  signal \bd_mem[24][15]_i_1_n_0\ : STD_LOGIC;
  signal \bd_mem[25][15]_i_1_n_0\ : STD_LOGIC;
  signal \bd_mem[26][15]_i_1_n_0\ : STD_LOGIC;
  signal \bd_mem[27][15]_i_1_n_0\ : STD_LOGIC;
  signal \bd_mem[28][15]_i_1_n_0\ : STD_LOGIC;
  signal \bd_mem[29][15]_i_1_n_0\ : STD_LOGIC;
  signal \bd_mem[2][15]_i_1_n_0\ : STD_LOGIC;
  signal \bd_mem[30][15]_i_1_n_0\ : STD_LOGIC;
  signal \bd_mem[31][15]_i_1_n_0\ : STD_LOGIC;
  signal \bd_mem[3][15]_i_1_n_0\ : STD_LOGIC;
  signal \bd_mem[4][15]_i_1_n_0\ : STD_LOGIC;
  signal \bd_mem[5][15]_i_1_n_0\ : STD_LOGIC;
  signal \bd_mem[6][15]_i_1_n_0\ : STD_LOGIC;
  signal \bd_mem[7][15]_i_1_n_0\ : STD_LOGIC;
  signal \bd_mem[8][15]_i_1_n_0\ : STD_LOGIC;
  signal \bd_mem[9][15]_i_1_n_0\ : STD_LOGIC;
  signal \bd_mem_reg[0]_4\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[10]_14\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[11]_15\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[12]_16\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[13]_17\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[14]_18\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[15]_19\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[16]_20\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[17]_21\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[18]_22\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[19]_23\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[1]_5\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[20]_24\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[21]_25\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[22]_26\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[23]_27\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[24]_28\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[25]_29\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[26]_30\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[27]_31\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[28]_32\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[29]_33\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[2]_6\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[30]_34\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[31]_35\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[3]_7\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[4]_8\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[5]_9\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[6]_10\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[7]_11\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[8]_12\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[9]_13\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \dat_out_s[0]_i_10_n_0\ : STD_LOGIC;
  signal \dat_out_s[0]_i_11_n_0\ : STD_LOGIC;
  signal \dat_out_s[0]_i_12_n_0\ : STD_LOGIC;
  signal \dat_out_s[0]_i_13_n_0\ : STD_LOGIC;
  signal \dat_out_s[0]_i_1_n_0\ : STD_LOGIC;
  signal \dat_out_s[0]_i_6_n_0\ : STD_LOGIC;
  signal \dat_out_s[0]_i_7_n_0\ : STD_LOGIC;
  signal \dat_out_s[0]_i_8_n_0\ : STD_LOGIC;
  signal \dat_out_s[0]_i_9_n_0\ : STD_LOGIC;
  signal \dat_out_s[10]_i_10_n_0\ : STD_LOGIC;
  signal \dat_out_s[10]_i_11_n_0\ : STD_LOGIC;
  signal \dat_out_s[10]_i_12_n_0\ : STD_LOGIC;
  signal \dat_out_s[10]_i_13_n_0\ : STD_LOGIC;
  signal \dat_out_s[10]_i_1_n_0\ : STD_LOGIC;
  signal \dat_out_s[10]_i_6_n_0\ : STD_LOGIC;
  signal \dat_out_s[10]_i_7_n_0\ : STD_LOGIC;
  signal \dat_out_s[10]_i_8_n_0\ : STD_LOGIC;
  signal \dat_out_s[10]_i_9_n_0\ : STD_LOGIC;
  signal \dat_out_s[11]_i_10_n_0\ : STD_LOGIC;
  signal \dat_out_s[11]_i_11_n_0\ : STD_LOGIC;
  signal \dat_out_s[11]_i_12_n_0\ : STD_LOGIC;
  signal \dat_out_s[11]_i_13_n_0\ : STD_LOGIC;
  signal \dat_out_s[11]_i_1_n_0\ : STD_LOGIC;
  signal \dat_out_s[11]_i_6_n_0\ : STD_LOGIC;
  signal \dat_out_s[11]_i_7_n_0\ : STD_LOGIC;
  signal \dat_out_s[11]_i_8_n_0\ : STD_LOGIC;
  signal \dat_out_s[11]_i_9_n_0\ : STD_LOGIC;
  signal \dat_out_s[12]_i_10_n_0\ : STD_LOGIC;
  signal \dat_out_s[12]_i_11_n_0\ : STD_LOGIC;
  signal \dat_out_s[12]_i_12_n_0\ : STD_LOGIC;
  signal \dat_out_s[12]_i_13_n_0\ : STD_LOGIC;
  signal \dat_out_s[12]_i_1_n_0\ : STD_LOGIC;
  signal \dat_out_s[12]_i_6_n_0\ : STD_LOGIC;
  signal \dat_out_s[12]_i_7_n_0\ : STD_LOGIC;
  signal \dat_out_s[12]_i_8_n_0\ : STD_LOGIC;
  signal \dat_out_s[12]_i_9_n_0\ : STD_LOGIC;
  signal \dat_out_s[13]_i_10_n_0\ : STD_LOGIC;
  signal \dat_out_s[13]_i_11_n_0\ : STD_LOGIC;
  signal \dat_out_s[13]_i_12_n_0\ : STD_LOGIC;
  signal \dat_out_s[13]_i_13_n_0\ : STD_LOGIC;
  signal \dat_out_s[13]_i_1_n_0\ : STD_LOGIC;
  signal \dat_out_s[13]_i_6_n_0\ : STD_LOGIC;
  signal \dat_out_s[13]_i_7_n_0\ : STD_LOGIC;
  signal \dat_out_s[13]_i_8_n_0\ : STD_LOGIC;
  signal \dat_out_s[13]_i_9_n_0\ : STD_LOGIC;
  signal \dat_out_s[14]_i_10_n_0\ : STD_LOGIC;
  signal \dat_out_s[14]_i_11_n_0\ : STD_LOGIC;
  signal \dat_out_s[14]_i_12_n_0\ : STD_LOGIC;
  signal \dat_out_s[14]_i_13_n_0\ : STD_LOGIC;
  signal \dat_out_s[14]_i_1_n_0\ : STD_LOGIC;
  signal \dat_out_s[14]_i_6_n_0\ : STD_LOGIC;
  signal \dat_out_s[14]_i_7_n_0\ : STD_LOGIC;
  signal \dat_out_s[14]_i_8_n_0\ : STD_LOGIC;
  signal \dat_out_s[14]_i_9_n_0\ : STD_LOGIC;
  signal \dat_out_s[15]_i_10_n_0\ : STD_LOGIC;
  signal \dat_out_s[15]_i_11_n_0\ : STD_LOGIC;
  signal \dat_out_s[15]_i_12_n_0\ : STD_LOGIC;
  signal \dat_out_s[15]_i_13_n_0\ : STD_LOGIC;
  signal \dat_out_s[15]_i_14_n_0\ : STD_LOGIC;
  signal \dat_out_s[15]_i_2_n_0\ : STD_LOGIC;
  signal \dat_out_s[15]_i_7_n_0\ : STD_LOGIC;
  signal \dat_out_s[15]_i_8_n_0\ : STD_LOGIC;
  signal \dat_out_s[15]_i_9_n_0\ : STD_LOGIC;
  signal \dat_out_s[1]_i_10_n_0\ : STD_LOGIC;
  signal \dat_out_s[1]_i_11_n_0\ : STD_LOGIC;
  signal \dat_out_s[1]_i_12_n_0\ : STD_LOGIC;
  signal \dat_out_s[1]_i_13_n_0\ : STD_LOGIC;
  signal \dat_out_s[1]_i_1_n_0\ : STD_LOGIC;
  signal \dat_out_s[1]_i_6_n_0\ : STD_LOGIC;
  signal \dat_out_s[1]_i_7_n_0\ : STD_LOGIC;
  signal \dat_out_s[1]_i_8_n_0\ : STD_LOGIC;
  signal \dat_out_s[1]_i_9_n_0\ : STD_LOGIC;
  signal \dat_out_s[2]_i_10_n_0\ : STD_LOGIC;
  signal \dat_out_s[2]_i_11_n_0\ : STD_LOGIC;
  signal \dat_out_s[2]_i_12_n_0\ : STD_LOGIC;
  signal \dat_out_s[2]_i_13_n_0\ : STD_LOGIC;
  signal \dat_out_s[2]_i_1_n_0\ : STD_LOGIC;
  signal \dat_out_s[2]_i_6_n_0\ : STD_LOGIC;
  signal \dat_out_s[2]_i_7_n_0\ : STD_LOGIC;
  signal \dat_out_s[2]_i_8_n_0\ : STD_LOGIC;
  signal \dat_out_s[2]_i_9_n_0\ : STD_LOGIC;
  signal \dat_out_s[3]_i_10_n_0\ : STD_LOGIC;
  signal \dat_out_s[3]_i_11_n_0\ : STD_LOGIC;
  signal \dat_out_s[3]_i_12_n_0\ : STD_LOGIC;
  signal \dat_out_s[3]_i_13_n_0\ : STD_LOGIC;
  signal \dat_out_s[3]_i_1_n_0\ : STD_LOGIC;
  signal \dat_out_s[3]_i_6_n_0\ : STD_LOGIC;
  signal \dat_out_s[3]_i_7_n_0\ : STD_LOGIC;
  signal \dat_out_s[3]_i_8_n_0\ : STD_LOGIC;
  signal \dat_out_s[3]_i_9_n_0\ : STD_LOGIC;
  signal \dat_out_s[4]_i_10_n_0\ : STD_LOGIC;
  signal \dat_out_s[4]_i_11_n_0\ : STD_LOGIC;
  signal \dat_out_s[4]_i_12_n_0\ : STD_LOGIC;
  signal \dat_out_s[4]_i_13_n_0\ : STD_LOGIC;
  signal \dat_out_s[4]_i_1_n_0\ : STD_LOGIC;
  signal \dat_out_s[4]_i_6_n_0\ : STD_LOGIC;
  signal \dat_out_s[4]_i_7_n_0\ : STD_LOGIC;
  signal \dat_out_s[4]_i_8_n_0\ : STD_LOGIC;
  signal \dat_out_s[4]_i_9_n_0\ : STD_LOGIC;
  signal \dat_out_s[5]_i_10_n_0\ : STD_LOGIC;
  signal \dat_out_s[5]_i_11_n_0\ : STD_LOGIC;
  signal \dat_out_s[5]_i_12_n_0\ : STD_LOGIC;
  signal \dat_out_s[5]_i_13_n_0\ : STD_LOGIC;
  signal \dat_out_s[5]_i_1_n_0\ : STD_LOGIC;
  signal \dat_out_s[5]_i_6_n_0\ : STD_LOGIC;
  signal \dat_out_s[5]_i_7_n_0\ : STD_LOGIC;
  signal \dat_out_s[5]_i_8_n_0\ : STD_LOGIC;
  signal \dat_out_s[5]_i_9_n_0\ : STD_LOGIC;
  signal \dat_out_s[6]_i_10_n_0\ : STD_LOGIC;
  signal \dat_out_s[6]_i_11_n_0\ : STD_LOGIC;
  signal \dat_out_s[6]_i_12_n_0\ : STD_LOGIC;
  signal \dat_out_s[6]_i_13_n_0\ : STD_LOGIC;
  signal \dat_out_s[6]_i_1_n_0\ : STD_LOGIC;
  signal \dat_out_s[6]_i_6_n_0\ : STD_LOGIC;
  signal \dat_out_s[6]_i_7_n_0\ : STD_LOGIC;
  signal \dat_out_s[6]_i_8_n_0\ : STD_LOGIC;
  signal \dat_out_s[6]_i_9_n_0\ : STD_LOGIC;
  signal \dat_out_s[7]_i_10_n_0\ : STD_LOGIC;
  signal \dat_out_s[7]_i_11_n_0\ : STD_LOGIC;
  signal \dat_out_s[7]_i_12_n_0\ : STD_LOGIC;
  signal \dat_out_s[7]_i_13_n_0\ : STD_LOGIC;
  signal \dat_out_s[7]_i_1_n_0\ : STD_LOGIC;
  signal \dat_out_s[7]_i_6_n_0\ : STD_LOGIC;
  signal \dat_out_s[7]_i_7_n_0\ : STD_LOGIC;
  signal \dat_out_s[7]_i_8_n_0\ : STD_LOGIC;
  signal \dat_out_s[7]_i_9_n_0\ : STD_LOGIC;
  signal \dat_out_s[8]_i_10_n_0\ : STD_LOGIC;
  signal \dat_out_s[8]_i_11_n_0\ : STD_LOGIC;
  signal \dat_out_s[8]_i_12_n_0\ : STD_LOGIC;
  signal \dat_out_s[8]_i_13_n_0\ : STD_LOGIC;
  signal \dat_out_s[8]_i_1_n_0\ : STD_LOGIC;
  signal \dat_out_s[8]_i_6_n_0\ : STD_LOGIC;
  signal \dat_out_s[8]_i_7_n_0\ : STD_LOGIC;
  signal \dat_out_s[8]_i_8_n_0\ : STD_LOGIC;
  signal \dat_out_s[8]_i_9_n_0\ : STD_LOGIC;
  signal \dat_out_s[9]_i_10_n_0\ : STD_LOGIC;
  signal \dat_out_s[9]_i_11_n_0\ : STD_LOGIC;
  signal \dat_out_s[9]_i_12_n_0\ : STD_LOGIC;
  signal \dat_out_s[9]_i_13_n_0\ : STD_LOGIC;
  signal \dat_out_s[9]_i_1_n_0\ : STD_LOGIC;
  signal \dat_out_s[9]_i_6_n_0\ : STD_LOGIC;
  signal \dat_out_s[9]_i_7_n_0\ : STD_LOGIC;
  signal \dat_out_s[9]_i_8_n_0\ : STD_LOGIC;
  signal \dat_out_s[9]_i_9_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[10]_i_3_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[10]_i_4_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[10]_i_5_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[11]_i_5_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[12]_i_4_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[12]_i_5_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[13]_i_3_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[13]_i_4_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[13]_i_5_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[14]_i_3_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[14]_i_4_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[14]_i_5_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[15]_i_4_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[15]_i_5_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[15]_i_6_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[6]_i_4_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[6]_i_5_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[8]_i_4_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[8]_i_5_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[9]_i_3_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[9]_i_4_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[9]_i_5_n_0\ : STD_LOGIC;
  signal \free_bd[0]_i_1_n_0\ : STD_LOGIC;
  signal \free_bd[1]_i_1_n_0\ : STD_LOGIC;
  signal \free_bd[2]_i_1_n_0\ : STD_LOGIC;
  signal \free_bd[3]_i_1_n_0\ : STD_LOGIC;
  signal \free_bd[4]_i_1_n_0\ : STD_LOGIC;
  signal \free_bd[4]_i_2_n_0\ : STD_LOGIC;
  signal free_bd_rx_bd : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal last_a_cmp : STD_LOGIC;
  signal last_a_cmp_i_1_n_0 : STD_LOGIC;
  signal \m_wr_pnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \m_wr_pnt[2]_i_1_n_0\ : STD_LOGIC;
  signal m_wr_pnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \new_bw_i_1__0_n_0\ : STD_LOGIC;
  signal new_bw_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal s_rd_pnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal write_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \free_bd[0]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \free_bd[1]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \free_bd[2]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \m_wr_pnt[1]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \m_wr_pnt[2]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \m_wr_pnt[3]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \m_wr_pnt[4]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \s_rd_pnt[1]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \s_rd_pnt[2]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \s_rd_pnt[3]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \s_rd_pnt[4]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \state[2]_i_3\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \write_cnt[0]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \write_cnt[1]_i_2\ : label is "soft_lutpair164";
  attribute syn_ramstyle : string;
  attribute syn_ramstyle of \write_cnt_reg[0]\ : label is "no_rw_check";
  attribute syn_ramstyle of \write_cnt_reg[1]\ : label is "no_rw_check";
begin
  E(0) <= \^e\(0);
\Dat_Int_Status[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => free_bd_rx_bd(2),
      I1 => free_bd_rx_bd(3),
      I2 => free_bd_rx_bd(0),
      I3 => free_bd_rx_bd(1),
      I4 => \Dat_Int_Status_reg[0]\,
      I5 => free_bd_rx_bd(4),
      O => \free_bd_reg[2]_0\
    );
ack_o_s_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => last_a_cmp_reg_0(0),
      D => ack_o_s_reg_0(0),
      Q => ack_o_s
    );
\bd_mem[0][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => m_wr_pnt_reg(2),
      I1 => m_wr_pnt_reg(4),
      I2 => m_wr_pnt_reg(0),
      I3 => m_wr_pnt_reg(1),
      I4 => m_wr_pnt_reg(3),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[0][15]_i_1_n_0\
    );
\bd_mem[10][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(4),
      I1 => m_wr_pnt_reg(0),
      I2 => m_wr_pnt_reg(3),
      I3 => m_wr_pnt_reg(2),
      I4 => m_wr_pnt_reg(1),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[10][15]_i_1_n_0\
    );
\bd_mem[11][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(3),
      I1 => m_wr_pnt_reg(4),
      I2 => m_wr_pnt_reg(0),
      I3 => m_wr_pnt_reg(1),
      I4 => m_wr_pnt_reg(2),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[11][15]_i_1_n_0\
    );
\bd_mem[12][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(4),
      I1 => m_wr_pnt_reg(1),
      I2 => m_wr_pnt_reg(3),
      I3 => m_wr_pnt_reg(0),
      I4 => m_wr_pnt_reg(2),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[12][15]_i_1_n_0\
    );
\bd_mem[13][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(3),
      I1 => m_wr_pnt_reg(4),
      I2 => m_wr_pnt_reg(0),
      I3 => m_wr_pnt_reg(2),
      I4 => m_wr_pnt_reg(1),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[13][15]_i_1_n_0\
    );
\bd_mem[14][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(3),
      I1 => m_wr_pnt_reg(4),
      I2 => m_wr_pnt_reg(2),
      I3 => m_wr_pnt_reg(1),
      I4 => m_wr_pnt_reg(0),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[14][15]_i_1_n_0\
    );
\bd_mem[15][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(2),
      I1 => m_wr_pnt_reg(3),
      I2 => m_wr_pnt_reg(0),
      I3 => m_wr_pnt_reg(1),
      I4 => m_wr_pnt_reg(4),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[15][15]_i_1_n_0\
    );
\bd_mem[16][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(0),
      I1 => m_wr_pnt_reg(3),
      I2 => m_wr_pnt_reg(1),
      I3 => m_wr_pnt_reg(2),
      I4 => m_wr_pnt_reg(4),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[16][15]_i_1_n_0\
    );
\bd_mem[17][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(1),
      I1 => m_wr_pnt_reg(3),
      I2 => m_wr_pnt_reg(4),
      I3 => m_wr_pnt_reg(2),
      I4 => m_wr_pnt_reg(0),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[17][15]_i_1_n_0\
    );
\bd_mem[18][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(0),
      I1 => m_wr_pnt_reg(3),
      I2 => m_wr_pnt_reg(4),
      I3 => m_wr_pnt_reg(2),
      I4 => m_wr_pnt_reg(1),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[18][15]_i_1_n_0\
    );
\bd_mem[19][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(4),
      I1 => m_wr_pnt_reg(2),
      I2 => m_wr_pnt_reg(0),
      I3 => m_wr_pnt_reg(1),
      I4 => m_wr_pnt_reg(3),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[19][15]_i_1_n_0\
    );
\bd_mem[1][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(4),
      I1 => m_wr_pnt_reg(3),
      I2 => m_wr_pnt_reg(1),
      I3 => m_wr_pnt_reg(2),
      I4 => m_wr_pnt_reg(0),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[1][15]_i_1_n_0\
    );
\bd_mem[20][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(1),
      I1 => m_wr_pnt_reg(3),
      I2 => m_wr_pnt_reg(4),
      I3 => m_wr_pnt_reg(0),
      I4 => m_wr_pnt_reg(2),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[20][15]_i_1_n_0\
    );
\bd_mem[21][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(4),
      I1 => m_wr_pnt_reg(1),
      I2 => m_wr_pnt_reg(0),
      I3 => m_wr_pnt_reg(2),
      I4 => m_wr_pnt_reg(3),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[21][15]_i_1_n_0\
    );
\bd_mem[22][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(4),
      I1 => m_wr_pnt_reg(0),
      I2 => m_wr_pnt_reg(2),
      I3 => m_wr_pnt_reg(1),
      I4 => m_wr_pnt_reg(3),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[22][15]_i_1_n_0\
    );
\bd_mem[23][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(2),
      I1 => m_wr_pnt_reg(4),
      I2 => m_wr_pnt_reg(0),
      I3 => m_wr_pnt_reg(1),
      I4 => m_wr_pnt_reg(3),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[23][15]_i_1_n_0\
    );
\bd_mem[24][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(0),
      I1 => m_wr_pnt_reg(1),
      I2 => m_wr_pnt_reg(3),
      I3 => m_wr_pnt_reg(2),
      I4 => m_wr_pnt_reg(4),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[24][15]_i_1_n_0\
    );
\bd_mem[25][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(3),
      I1 => m_wr_pnt_reg(1),
      I2 => m_wr_pnt_reg(0),
      I3 => m_wr_pnt_reg(4),
      I4 => m_wr_pnt_reg(2),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[25][15]_i_1_n_0\
    );
\bd_mem[26][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(3),
      I1 => m_wr_pnt_reg(0),
      I2 => m_wr_pnt_reg(4),
      I3 => m_wr_pnt_reg(1),
      I4 => m_wr_pnt_reg(2),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[26][15]_i_1_n_0\
    );
\bd_mem[27][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(4),
      I1 => m_wr_pnt_reg(3),
      I2 => m_wr_pnt_reg(0),
      I3 => m_wr_pnt_reg(1),
      I4 => m_wr_pnt_reg(2),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[27][15]_i_1_n_0\
    );
\bd_mem[28][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(3),
      I1 => m_wr_pnt_reg(0),
      I2 => m_wr_pnt_reg(4),
      I3 => m_wr_pnt_reg(2),
      I4 => m_wr_pnt_reg(1),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[28][15]_i_1_n_0\
    );
\bd_mem[29][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(2),
      I1 => m_wr_pnt_reg(3),
      I2 => m_wr_pnt_reg(0),
      I3 => m_wr_pnt_reg(4),
      I4 => m_wr_pnt_reg(1),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[29][15]_i_1_n_0\
    );
\bd_mem[2][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(4),
      I1 => m_wr_pnt_reg(3),
      I2 => m_wr_pnt_reg(0),
      I3 => m_wr_pnt_reg(2),
      I4 => m_wr_pnt_reg(1),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[2][15]_i_1_n_0\
    );
\bd_mem[30][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(2),
      I1 => m_wr_pnt_reg(3),
      I2 => m_wr_pnt_reg(4),
      I3 => m_wr_pnt_reg(1),
      I4 => m_wr_pnt_reg(0),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[30][15]_i_1_n_0\
    );
\bd_mem[31][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(2),
      I1 => m_wr_pnt_reg(4),
      I2 => m_wr_pnt_reg(0),
      I3 => m_wr_pnt_reg(1),
      I4 => m_wr_pnt_reg(3),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[31][15]_i_1_n_0\
    );
\bd_mem[3][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(4),
      I1 => m_wr_pnt_reg(3),
      I2 => m_wr_pnt_reg(1),
      I3 => m_wr_pnt_reg(2),
      I4 => m_wr_pnt_reg(0),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[3][15]_i_1_n_0\
    );
\bd_mem[4][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(4),
      I1 => m_wr_pnt_reg(3),
      I2 => m_wr_pnt_reg(1),
      I3 => m_wr_pnt_reg(0),
      I4 => m_wr_pnt_reg(2),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[4][15]_i_1_n_0\
    );
\bd_mem[5][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(4),
      I1 => m_wr_pnt_reg(3),
      I2 => m_wr_pnt_reg(2),
      I3 => m_wr_pnt_reg(1),
      I4 => m_wr_pnt_reg(0),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[5][15]_i_1_n_0\
    );
\bd_mem[6][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(4),
      I1 => m_wr_pnt_reg(3),
      I2 => m_wr_pnt_reg(2),
      I3 => m_wr_pnt_reg(0),
      I4 => m_wr_pnt_reg(1),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[6][15]_i_1_n_0\
    );
\bd_mem[7][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(2),
      I1 => m_wr_pnt_reg(4),
      I2 => m_wr_pnt_reg(0),
      I3 => m_wr_pnt_reg(1),
      I4 => m_wr_pnt_reg(3),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[7][15]_i_1_n_0\
    );
\bd_mem[8][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(4),
      I1 => m_wr_pnt_reg(0),
      I2 => m_wr_pnt_reg(1),
      I3 => m_wr_pnt_reg(2),
      I4 => m_wr_pnt_reg(3),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[8][15]_i_1_n_0\
    );
\bd_mem[9][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(4),
      I1 => m_wr_pnt_reg(1),
      I2 => m_wr_pnt_reg(3),
      I3 => m_wr_pnt_reg(2),
      I4 => m_wr_pnt_reg(0),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[9][15]_i_1_n_0\
    );
\bd_mem_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[0][15]_i_1_n_0\,
      D => Q(0),
      Q => \bd_mem_reg[0]_4\(0),
      R => '0'
    );
\bd_mem_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[0][15]_i_1_n_0\,
      D => Q(10),
      Q => \bd_mem_reg[0]_4\(10),
      R => '0'
    );
\bd_mem_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[0][15]_i_1_n_0\,
      D => Q(11),
      Q => \bd_mem_reg[0]_4\(11),
      R => '0'
    );
\bd_mem_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[0][15]_i_1_n_0\,
      D => Q(12),
      Q => \bd_mem_reg[0]_4\(12),
      R => '0'
    );
\bd_mem_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[0][15]_i_1_n_0\,
      D => Q(13),
      Q => \bd_mem_reg[0]_4\(13),
      R => '0'
    );
\bd_mem_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[0][15]_i_1_n_0\,
      D => Q(14),
      Q => \bd_mem_reg[0]_4\(14),
      R => '0'
    );
\bd_mem_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[0][15]_i_1_n_0\,
      D => Q(15),
      Q => \bd_mem_reg[0]_4\(15),
      R => '0'
    );
\bd_mem_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[0][15]_i_1_n_0\,
      D => Q(1),
      Q => \bd_mem_reg[0]_4\(1),
      R => '0'
    );
\bd_mem_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[0][15]_i_1_n_0\,
      D => Q(2),
      Q => \bd_mem_reg[0]_4\(2),
      R => '0'
    );
\bd_mem_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[0][15]_i_1_n_0\,
      D => Q(3),
      Q => \bd_mem_reg[0]_4\(3),
      R => '0'
    );
\bd_mem_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[0][15]_i_1_n_0\,
      D => Q(4),
      Q => \bd_mem_reg[0]_4\(4),
      R => '0'
    );
\bd_mem_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[0][15]_i_1_n_0\,
      D => Q(5),
      Q => \bd_mem_reg[0]_4\(5),
      R => '0'
    );
\bd_mem_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[0][15]_i_1_n_0\,
      D => Q(6),
      Q => \bd_mem_reg[0]_4\(6),
      R => '0'
    );
\bd_mem_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[0][15]_i_1_n_0\,
      D => Q(7),
      Q => \bd_mem_reg[0]_4\(7),
      R => '0'
    );
\bd_mem_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[0][15]_i_1_n_0\,
      D => Q(8),
      Q => \bd_mem_reg[0]_4\(8),
      R => '0'
    );
\bd_mem_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[0][15]_i_1_n_0\,
      D => Q(9),
      Q => \bd_mem_reg[0]_4\(9),
      R => '0'
    );
\bd_mem_reg[10][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[10][15]_i_1_n_0\,
      D => Q(0),
      Q => \bd_mem_reg[10]_14\(0),
      R => '0'
    );
\bd_mem_reg[10][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[10][15]_i_1_n_0\,
      D => Q(10),
      Q => \bd_mem_reg[10]_14\(10),
      R => '0'
    );
\bd_mem_reg[10][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[10][15]_i_1_n_0\,
      D => Q(11),
      Q => \bd_mem_reg[10]_14\(11),
      R => '0'
    );
\bd_mem_reg[10][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[10][15]_i_1_n_0\,
      D => Q(12),
      Q => \bd_mem_reg[10]_14\(12),
      R => '0'
    );
\bd_mem_reg[10][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[10][15]_i_1_n_0\,
      D => Q(13),
      Q => \bd_mem_reg[10]_14\(13),
      R => '0'
    );
\bd_mem_reg[10][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[10][15]_i_1_n_0\,
      D => Q(14),
      Q => \bd_mem_reg[10]_14\(14),
      R => '0'
    );
\bd_mem_reg[10][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[10][15]_i_1_n_0\,
      D => Q(15),
      Q => \bd_mem_reg[10]_14\(15),
      R => '0'
    );
\bd_mem_reg[10][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[10][15]_i_1_n_0\,
      D => Q(1),
      Q => \bd_mem_reg[10]_14\(1),
      R => '0'
    );
\bd_mem_reg[10][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[10][15]_i_1_n_0\,
      D => Q(2),
      Q => \bd_mem_reg[10]_14\(2),
      R => '0'
    );
\bd_mem_reg[10][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[10][15]_i_1_n_0\,
      D => Q(3),
      Q => \bd_mem_reg[10]_14\(3),
      R => '0'
    );
\bd_mem_reg[10][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[10][15]_i_1_n_0\,
      D => Q(4),
      Q => \bd_mem_reg[10]_14\(4),
      R => '0'
    );
\bd_mem_reg[10][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[10][15]_i_1_n_0\,
      D => Q(5),
      Q => \bd_mem_reg[10]_14\(5),
      R => '0'
    );
\bd_mem_reg[10][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[10][15]_i_1_n_0\,
      D => Q(6),
      Q => \bd_mem_reg[10]_14\(6),
      R => '0'
    );
\bd_mem_reg[10][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[10][15]_i_1_n_0\,
      D => Q(7),
      Q => \bd_mem_reg[10]_14\(7),
      R => '0'
    );
\bd_mem_reg[10][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[10][15]_i_1_n_0\,
      D => Q(8),
      Q => \bd_mem_reg[10]_14\(8),
      R => '0'
    );
\bd_mem_reg[10][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[10][15]_i_1_n_0\,
      D => Q(9),
      Q => \bd_mem_reg[10]_14\(9),
      R => '0'
    );
\bd_mem_reg[11][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[11][15]_i_1_n_0\,
      D => Q(0),
      Q => \bd_mem_reg[11]_15\(0),
      R => '0'
    );
\bd_mem_reg[11][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[11][15]_i_1_n_0\,
      D => Q(10),
      Q => \bd_mem_reg[11]_15\(10),
      R => '0'
    );
\bd_mem_reg[11][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[11][15]_i_1_n_0\,
      D => Q(11),
      Q => \bd_mem_reg[11]_15\(11),
      R => '0'
    );
\bd_mem_reg[11][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[11][15]_i_1_n_0\,
      D => Q(12),
      Q => \bd_mem_reg[11]_15\(12),
      R => '0'
    );
\bd_mem_reg[11][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[11][15]_i_1_n_0\,
      D => Q(13),
      Q => \bd_mem_reg[11]_15\(13),
      R => '0'
    );
\bd_mem_reg[11][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[11][15]_i_1_n_0\,
      D => Q(14),
      Q => \bd_mem_reg[11]_15\(14),
      R => '0'
    );
\bd_mem_reg[11][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[11][15]_i_1_n_0\,
      D => Q(15),
      Q => \bd_mem_reg[11]_15\(15),
      R => '0'
    );
\bd_mem_reg[11][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[11][15]_i_1_n_0\,
      D => Q(1),
      Q => \bd_mem_reg[11]_15\(1),
      R => '0'
    );
\bd_mem_reg[11][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[11][15]_i_1_n_0\,
      D => Q(2),
      Q => \bd_mem_reg[11]_15\(2),
      R => '0'
    );
\bd_mem_reg[11][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[11][15]_i_1_n_0\,
      D => Q(3),
      Q => \bd_mem_reg[11]_15\(3),
      R => '0'
    );
\bd_mem_reg[11][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[11][15]_i_1_n_0\,
      D => Q(4),
      Q => \bd_mem_reg[11]_15\(4),
      R => '0'
    );
\bd_mem_reg[11][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[11][15]_i_1_n_0\,
      D => Q(5),
      Q => \bd_mem_reg[11]_15\(5),
      R => '0'
    );
\bd_mem_reg[11][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[11][15]_i_1_n_0\,
      D => Q(6),
      Q => \bd_mem_reg[11]_15\(6),
      R => '0'
    );
\bd_mem_reg[11][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[11][15]_i_1_n_0\,
      D => Q(7),
      Q => \bd_mem_reg[11]_15\(7),
      R => '0'
    );
\bd_mem_reg[11][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[11][15]_i_1_n_0\,
      D => Q(8),
      Q => \bd_mem_reg[11]_15\(8),
      R => '0'
    );
\bd_mem_reg[11][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[11][15]_i_1_n_0\,
      D => Q(9),
      Q => \bd_mem_reg[11]_15\(9),
      R => '0'
    );
\bd_mem_reg[12][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[12][15]_i_1_n_0\,
      D => Q(0),
      Q => \bd_mem_reg[12]_16\(0),
      R => '0'
    );
\bd_mem_reg[12][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[12][15]_i_1_n_0\,
      D => Q(10),
      Q => \bd_mem_reg[12]_16\(10),
      R => '0'
    );
\bd_mem_reg[12][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[12][15]_i_1_n_0\,
      D => Q(11),
      Q => \bd_mem_reg[12]_16\(11),
      R => '0'
    );
\bd_mem_reg[12][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[12][15]_i_1_n_0\,
      D => Q(12),
      Q => \bd_mem_reg[12]_16\(12),
      R => '0'
    );
\bd_mem_reg[12][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[12][15]_i_1_n_0\,
      D => Q(13),
      Q => \bd_mem_reg[12]_16\(13),
      R => '0'
    );
\bd_mem_reg[12][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[12][15]_i_1_n_0\,
      D => Q(14),
      Q => \bd_mem_reg[12]_16\(14),
      R => '0'
    );
\bd_mem_reg[12][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[12][15]_i_1_n_0\,
      D => Q(15),
      Q => \bd_mem_reg[12]_16\(15),
      R => '0'
    );
\bd_mem_reg[12][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[12][15]_i_1_n_0\,
      D => Q(1),
      Q => \bd_mem_reg[12]_16\(1),
      R => '0'
    );
\bd_mem_reg[12][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[12][15]_i_1_n_0\,
      D => Q(2),
      Q => \bd_mem_reg[12]_16\(2),
      R => '0'
    );
\bd_mem_reg[12][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[12][15]_i_1_n_0\,
      D => Q(3),
      Q => \bd_mem_reg[12]_16\(3),
      R => '0'
    );
\bd_mem_reg[12][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[12][15]_i_1_n_0\,
      D => Q(4),
      Q => \bd_mem_reg[12]_16\(4),
      R => '0'
    );
\bd_mem_reg[12][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[12][15]_i_1_n_0\,
      D => Q(5),
      Q => \bd_mem_reg[12]_16\(5),
      R => '0'
    );
\bd_mem_reg[12][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[12][15]_i_1_n_0\,
      D => Q(6),
      Q => \bd_mem_reg[12]_16\(6),
      R => '0'
    );
\bd_mem_reg[12][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[12][15]_i_1_n_0\,
      D => Q(7),
      Q => \bd_mem_reg[12]_16\(7),
      R => '0'
    );
\bd_mem_reg[12][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[12][15]_i_1_n_0\,
      D => Q(8),
      Q => \bd_mem_reg[12]_16\(8),
      R => '0'
    );
\bd_mem_reg[12][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[12][15]_i_1_n_0\,
      D => Q(9),
      Q => \bd_mem_reg[12]_16\(9),
      R => '0'
    );
\bd_mem_reg[13][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[13][15]_i_1_n_0\,
      D => Q(0),
      Q => \bd_mem_reg[13]_17\(0),
      R => '0'
    );
\bd_mem_reg[13][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[13][15]_i_1_n_0\,
      D => Q(10),
      Q => \bd_mem_reg[13]_17\(10),
      R => '0'
    );
\bd_mem_reg[13][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[13][15]_i_1_n_0\,
      D => Q(11),
      Q => \bd_mem_reg[13]_17\(11),
      R => '0'
    );
\bd_mem_reg[13][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[13][15]_i_1_n_0\,
      D => Q(12),
      Q => \bd_mem_reg[13]_17\(12),
      R => '0'
    );
\bd_mem_reg[13][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[13][15]_i_1_n_0\,
      D => Q(13),
      Q => \bd_mem_reg[13]_17\(13),
      R => '0'
    );
\bd_mem_reg[13][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[13][15]_i_1_n_0\,
      D => Q(14),
      Q => \bd_mem_reg[13]_17\(14),
      R => '0'
    );
\bd_mem_reg[13][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[13][15]_i_1_n_0\,
      D => Q(15),
      Q => \bd_mem_reg[13]_17\(15),
      R => '0'
    );
\bd_mem_reg[13][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[13][15]_i_1_n_0\,
      D => Q(1),
      Q => \bd_mem_reg[13]_17\(1),
      R => '0'
    );
\bd_mem_reg[13][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[13][15]_i_1_n_0\,
      D => Q(2),
      Q => \bd_mem_reg[13]_17\(2),
      R => '0'
    );
\bd_mem_reg[13][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[13][15]_i_1_n_0\,
      D => Q(3),
      Q => \bd_mem_reg[13]_17\(3),
      R => '0'
    );
\bd_mem_reg[13][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[13][15]_i_1_n_0\,
      D => Q(4),
      Q => \bd_mem_reg[13]_17\(4),
      R => '0'
    );
\bd_mem_reg[13][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[13][15]_i_1_n_0\,
      D => Q(5),
      Q => \bd_mem_reg[13]_17\(5),
      R => '0'
    );
\bd_mem_reg[13][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[13][15]_i_1_n_0\,
      D => Q(6),
      Q => \bd_mem_reg[13]_17\(6),
      R => '0'
    );
\bd_mem_reg[13][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[13][15]_i_1_n_0\,
      D => Q(7),
      Q => \bd_mem_reg[13]_17\(7),
      R => '0'
    );
\bd_mem_reg[13][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[13][15]_i_1_n_0\,
      D => Q(8),
      Q => \bd_mem_reg[13]_17\(8),
      R => '0'
    );
\bd_mem_reg[13][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[13][15]_i_1_n_0\,
      D => Q(9),
      Q => \bd_mem_reg[13]_17\(9),
      R => '0'
    );
\bd_mem_reg[14][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[14][15]_i_1_n_0\,
      D => Q(0),
      Q => \bd_mem_reg[14]_18\(0),
      R => '0'
    );
\bd_mem_reg[14][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[14][15]_i_1_n_0\,
      D => Q(10),
      Q => \bd_mem_reg[14]_18\(10),
      R => '0'
    );
\bd_mem_reg[14][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[14][15]_i_1_n_0\,
      D => Q(11),
      Q => \bd_mem_reg[14]_18\(11),
      R => '0'
    );
\bd_mem_reg[14][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[14][15]_i_1_n_0\,
      D => Q(12),
      Q => \bd_mem_reg[14]_18\(12),
      R => '0'
    );
\bd_mem_reg[14][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[14][15]_i_1_n_0\,
      D => Q(13),
      Q => \bd_mem_reg[14]_18\(13),
      R => '0'
    );
\bd_mem_reg[14][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[14][15]_i_1_n_0\,
      D => Q(14),
      Q => \bd_mem_reg[14]_18\(14),
      R => '0'
    );
\bd_mem_reg[14][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[14][15]_i_1_n_0\,
      D => Q(15),
      Q => \bd_mem_reg[14]_18\(15),
      R => '0'
    );
\bd_mem_reg[14][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[14][15]_i_1_n_0\,
      D => Q(1),
      Q => \bd_mem_reg[14]_18\(1),
      R => '0'
    );
\bd_mem_reg[14][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[14][15]_i_1_n_0\,
      D => Q(2),
      Q => \bd_mem_reg[14]_18\(2),
      R => '0'
    );
\bd_mem_reg[14][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[14][15]_i_1_n_0\,
      D => Q(3),
      Q => \bd_mem_reg[14]_18\(3),
      R => '0'
    );
\bd_mem_reg[14][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[14][15]_i_1_n_0\,
      D => Q(4),
      Q => \bd_mem_reg[14]_18\(4),
      R => '0'
    );
\bd_mem_reg[14][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[14][15]_i_1_n_0\,
      D => Q(5),
      Q => \bd_mem_reg[14]_18\(5),
      R => '0'
    );
\bd_mem_reg[14][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[14][15]_i_1_n_0\,
      D => Q(6),
      Q => \bd_mem_reg[14]_18\(6),
      R => '0'
    );
\bd_mem_reg[14][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[14][15]_i_1_n_0\,
      D => Q(7),
      Q => \bd_mem_reg[14]_18\(7),
      R => '0'
    );
\bd_mem_reg[14][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[14][15]_i_1_n_0\,
      D => Q(8),
      Q => \bd_mem_reg[14]_18\(8),
      R => '0'
    );
\bd_mem_reg[14][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[14][15]_i_1_n_0\,
      D => Q(9),
      Q => \bd_mem_reg[14]_18\(9),
      R => '0'
    );
\bd_mem_reg[15][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[15][15]_i_1_n_0\,
      D => Q(0),
      Q => \bd_mem_reg[15]_19\(0),
      R => '0'
    );
\bd_mem_reg[15][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[15][15]_i_1_n_0\,
      D => Q(10),
      Q => \bd_mem_reg[15]_19\(10),
      R => '0'
    );
\bd_mem_reg[15][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[15][15]_i_1_n_0\,
      D => Q(11),
      Q => \bd_mem_reg[15]_19\(11),
      R => '0'
    );
\bd_mem_reg[15][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[15][15]_i_1_n_0\,
      D => Q(12),
      Q => \bd_mem_reg[15]_19\(12),
      R => '0'
    );
\bd_mem_reg[15][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[15][15]_i_1_n_0\,
      D => Q(13),
      Q => \bd_mem_reg[15]_19\(13),
      R => '0'
    );
\bd_mem_reg[15][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[15][15]_i_1_n_0\,
      D => Q(14),
      Q => \bd_mem_reg[15]_19\(14),
      R => '0'
    );
\bd_mem_reg[15][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[15][15]_i_1_n_0\,
      D => Q(15),
      Q => \bd_mem_reg[15]_19\(15),
      R => '0'
    );
\bd_mem_reg[15][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[15][15]_i_1_n_0\,
      D => Q(1),
      Q => \bd_mem_reg[15]_19\(1),
      R => '0'
    );
\bd_mem_reg[15][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[15][15]_i_1_n_0\,
      D => Q(2),
      Q => \bd_mem_reg[15]_19\(2),
      R => '0'
    );
\bd_mem_reg[15][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[15][15]_i_1_n_0\,
      D => Q(3),
      Q => \bd_mem_reg[15]_19\(3),
      R => '0'
    );
\bd_mem_reg[15][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[15][15]_i_1_n_0\,
      D => Q(4),
      Q => \bd_mem_reg[15]_19\(4),
      R => '0'
    );
\bd_mem_reg[15][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[15][15]_i_1_n_0\,
      D => Q(5),
      Q => \bd_mem_reg[15]_19\(5),
      R => '0'
    );
\bd_mem_reg[15][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[15][15]_i_1_n_0\,
      D => Q(6),
      Q => \bd_mem_reg[15]_19\(6),
      R => '0'
    );
\bd_mem_reg[15][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[15][15]_i_1_n_0\,
      D => Q(7),
      Q => \bd_mem_reg[15]_19\(7),
      R => '0'
    );
\bd_mem_reg[15][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[15][15]_i_1_n_0\,
      D => Q(8),
      Q => \bd_mem_reg[15]_19\(8),
      R => '0'
    );
\bd_mem_reg[15][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[15][15]_i_1_n_0\,
      D => Q(9),
      Q => \bd_mem_reg[15]_19\(9),
      R => '0'
    );
\bd_mem_reg[16][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[16][15]_i_1_n_0\,
      D => Q(0),
      Q => \bd_mem_reg[16]_20\(0),
      R => '0'
    );
\bd_mem_reg[16][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[16][15]_i_1_n_0\,
      D => Q(10),
      Q => \bd_mem_reg[16]_20\(10),
      R => '0'
    );
\bd_mem_reg[16][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[16][15]_i_1_n_0\,
      D => Q(11),
      Q => \bd_mem_reg[16]_20\(11),
      R => '0'
    );
\bd_mem_reg[16][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[16][15]_i_1_n_0\,
      D => Q(12),
      Q => \bd_mem_reg[16]_20\(12),
      R => '0'
    );
\bd_mem_reg[16][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[16][15]_i_1_n_0\,
      D => Q(13),
      Q => \bd_mem_reg[16]_20\(13),
      R => '0'
    );
\bd_mem_reg[16][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[16][15]_i_1_n_0\,
      D => Q(14),
      Q => \bd_mem_reg[16]_20\(14),
      R => '0'
    );
\bd_mem_reg[16][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[16][15]_i_1_n_0\,
      D => Q(15),
      Q => \bd_mem_reg[16]_20\(15),
      R => '0'
    );
\bd_mem_reg[16][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[16][15]_i_1_n_0\,
      D => Q(1),
      Q => \bd_mem_reg[16]_20\(1),
      R => '0'
    );
\bd_mem_reg[16][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[16][15]_i_1_n_0\,
      D => Q(2),
      Q => \bd_mem_reg[16]_20\(2),
      R => '0'
    );
\bd_mem_reg[16][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[16][15]_i_1_n_0\,
      D => Q(3),
      Q => \bd_mem_reg[16]_20\(3),
      R => '0'
    );
\bd_mem_reg[16][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[16][15]_i_1_n_0\,
      D => Q(4),
      Q => \bd_mem_reg[16]_20\(4),
      R => '0'
    );
\bd_mem_reg[16][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[16][15]_i_1_n_0\,
      D => Q(5),
      Q => \bd_mem_reg[16]_20\(5),
      R => '0'
    );
\bd_mem_reg[16][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[16][15]_i_1_n_0\,
      D => Q(6),
      Q => \bd_mem_reg[16]_20\(6),
      R => '0'
    );
\bd_mem_reg[16][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[16][15]_i_1_n_0\,
      D => Q(7),
      Q => \bd_mem_reg[16]_20\(7),
      R => '0'
    );
\bd_mem_reg[16][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[16][15]_i_1_n_0\,
      D => Q(8),
      Q => \bd_mem_reg[16]_20\(8),
      R => '0'
    );
\bd_mem_reg[16][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[16][15]_i_1_n_0\,
      D => Q(9),
      Q => \bd_mem_reg[16]_20\(9),
      R => '0'
    );
\bd_mem_reg[17][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[17][15]_i_1_n_0\,
      D => Q(0),
      Q => \bd_mem_reg[17]_21\(0),
      R => '0'
    );
\bd_mem_reg[17][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[17][15]_i_1_n_0\,
      D => Q(10),
      Q => \bd_mem_reg[17]_21\(10),
      R => '0'
    );
\bd_mem_reg[17][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[17][15]_i_1_n_0\,
      D => Q(11),
      Q => \bd_mem_reg[17]_21\(11),
      R => '0'
    );
\bd_mem_reg[17][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[17][15]_i_1_n_0\,
      D => Q(12),
      Q => \bd_mem_reg[17]_21\(12),
      R => '0'
    );
\bd_mem_reg[17][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[17][15]_i_1_n_0\,
      D => Q(13),
      Q => \bd_mem_reg[17]_21\(13),
      R => '0'
    );
\bd_mem_reg[17][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[17][15]_i_1_n_0\,
      D => Q(14),
      Q => \bd_mem_reg[17]_21\(14),
      R => '0'
    );
\bd_mem_reg[17][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[17][15]_i_1_n_0\,
      D => Q(15),
      Q => \bd_mem_reg[17]_21\(15),
      R => '0'
    );
\bd_mem_reg[17][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[17][15]_i_1_n_0\,
      D => Q(1),
      Q => \bd_mem_reg[17]_21\(1),
      R => '0'
    );
\bd_mem_reg[17][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[17][15]_i_1_n_0\,
      D => Q(2),
      Q => \bd_mem_reg[17]_21\(2),
      R => '0'
    );
\bd_mem_reg[17][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[17][15]_i_1_n_0\,
      D => Q(3),
      Q => \bd_mem_reg[17]_21\(3),
      R => '0'
    );
\bd_mem_reg[17][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[17][15]_i_1_n_0\,
      D => Q(4),
      Q => \bd_mem_reg[17]_21\(4),
      R => '0'
    );
\bd_mem_reg[17][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[17][15]_i_1_n_0\,
      D => Q(5),
      Q => \bd_mem_reg[17]_21\(5),
      R => '0'
    );
\bd_mem_reg[17][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[17][15]_i_1_n_0\,
      D => Q(6),
      Q => \bd_mem_reg[17]_21\(6),
      R => '0'
    );
\bd_mem_reg[17][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[17][15]_i_1_n_0\,
      D => Q(7),
      Q => \bd_mem_reg[17]_21\(7),
      R => '0'
    );
\bd_mem_reg[17][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[17][15]_i_1_n_0\,
      D => Q(8),
      Q => \bd_mem_reg[17]_21\(8),
      R => '0'
    );
\bd_mem_reg[17][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[17][15]_i_1_n_0\,
      D => Q(9),
      Q => \bd_mem_reg[17]_21\(9),
      R => '0'
    );
\bd_mem_reg[18][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[18][15]_i_1_n_0\,
      D => Q(0),
      Q => \bd_mem_reg[18]_22\(0),
      R => '0'
    );
\bd_mem_reg[18][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[18][15]_i_1_n_0\,
      D => Q(10),
      Q => \bd_mem_reg[18]_22\(10),
      R => '0'
    );
\bd_mem_reg[18][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[18][15]_i_1_n_0\,
      D => Q(11),
      Q => \bd_mem_reg[18]_22\(11),
      R => '0'
    );
\bd_mem_reg[18][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[18][15]_i_1_n_0\,
      D => Q(12),
      Q => \bd_mem_reg[18]_22\(12),
      R => '0'
    );
\bd_mem_reg[18][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[18][15]_i_1_n_0\,
      D => Q(13),
      Q => \bd_mem_reg[18]_22\(13),
      R => '0'
    );
\bd_mem_reg[18][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[18][15]_i_1_n_0\,
      D => Q(14),
      Q => \bd_mem_reg[18]_22\(14),
      R => '0'
    );
\bd_mem_reg[18][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[18][15]_i_1_n_0\,
      D => Q(15),
      Q => \bd_mem_reg[18]_22\(15),
      R => '0'
    );
\bd_mem_reg[18][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[18][15]_i_1_n_0\,
      D => Q(1),
      Q => \bd_mem_reg[18]_22\(1),
      R => '0'
    );
\bd_mem_reg[18][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[18][15]_i_1_n_0\,
      D => Q(2),
      Q => \bd_mem_reg[18]_22\(2),
      R => '0'
    );
\bd_mem_reg[18][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[18][15]_i_1_n_0\,
      D => Q(3),
      Q => \bd_mem_reg[18]_22\(3),
      R => '0'
    );
\bd_mem_reg[18][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[18][15]_i_1_n_0\,
      D => Q(4),
      Q => \bd_mem_reg[18]_22\(4),
      R => '0'
    );
\bd_mem_reg[18][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[18][15]_i_1_n_0\,
      D => Q(5),
      Q => \bd_mem_reg[18]_22\(5),
      R => '0'
    );
\bd_mem_reg[18][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[18][15]_i_1_n_0\,
      D => Q(6),
      Q => \bd_mem_reg[18]_22\(6),
      R => '0'
    );
\bd_mem_reg[18][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[18][15]_i_1_n_0\,
      D => Q(7),
      Q => \bd_mem_reg[18]_22\(7),
      R => '0'
    );
\bd_mem_reg[18][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[18][15]_i_1_n_0\,
      D => Q(8),
      Q => \bd_mem_reg[18]_22\(8),
      R => '0'
    );
\bd_mem_reg[18][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[18][15]_i_1_n_0\,
      D => Q(9),
      Q => \bd_mem_reg[18]_22\(9),
      R => '0'
    );
\bd_mem_reg[19][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[19][15]_i_1_n_0\,
      D => Q(0),
      Q => \bd_mem_reg[19]_23\(0),
      R => '0'
    );
\bd_mem_reg[19][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[19][15]_i_1_n_0\,
      D => Q(10),
      Q => \bd_mem_reg[19]_23\(10),
      R => '0'
    );
\bd_mem_reg[19][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[19][15]_i_1_n_0\,
      D => Q(11),
      Q => \bd_mem_reg[19]_23\(11),
      R => '0'
    );
\bd_mem_reg[19][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[19][15]_i_1_n_0\,
      D => Q(12),
      Q => \bd_mem_reg[19]_23\(12),
      R => '0'
    );
\bd_mem_reg[19][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[19][15]_i_1_n_0\,
      D => Q(13),
      Q => \bd_mem_reg[19]_23\(13),
      R => '0'
    );
\bd_mem_reg[19][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[19][15]_i_1_n_0\,
      D => Q(14),
      Q => \bd_mem_reg[19]_23\(14),
      R => '0'
    );
\bd_mem_reg[19][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[19][15]_i_1_n_0\,
      D => Q(15),
      Q => \bd_mem_reg[19]_23\(15),
      R => '0'
    );
\bd_mem_reg[19][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[19][15]_i_1_n_0\,
      D => Q(1),
      Q => \bd_mem_reg[19]_23\(1),
      R => '0'
    );
\bd_mem_reg[19][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[19][15]_i_1_n_0\,
      D => Q(2),
      Q => \bd_mem_reg[19]_23\(2),
      R => '0'
    );
\bd_mem_reg[19][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[19][15]_i_1_n_0\,
      D => Q(3),
      Q => \bd_mem_reg[19]_23\(3),
      R => '0'
    );
\bd_mem_reg[19][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[19][15]_i_1_n_0\,
      D => Q(4),
      Q => \bd_mem_reg[19]_23\(4),
      R => '0'
    );
\bd_mem_reg[19][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[19][15]_i_1_n_0\,
      D => Q(5),
      Q => \bd_mem_reg[19]_23\(5),
      R => '0'
    );
\bd_mem_reg[19][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[19][15]_i_1_n_0\,
      D => Q(6),
      Q => \bd_mem_reg[19]_23\(6),
      R => '0'
    );
\bd_mem_reg[19][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[19][15]_i_1_n_0\,
      D => Q(7),
      Q => \bd_mem_reg[19]_23\(7),
      R => '0'
    );
\bd_mem_reg[19][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[19][15]_i_1_n_0\,
      D => Q(8),
      Q => \bd_mem_reg[19]_23\(8),
      R => '0'
    );
\bd_mem_reg[19][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[19][15]_i_1_n_0\,
      D => Q(9),
      Q => \bd_mem_reg[19]_23\(9),
      R => '0'
    );
\bd_mem_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[1][15]_i_1_n_0\,
      D => Q(0),
      Q => \bd_mem_reg[1]_5\(0),
      R => '0'
    );
\bd_mem_reg[1][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[1][15]_i_1_n_0\,
      D => Q(10),
      Q => \bd_mem_reg[1]_5\(10),
      R => '0'
    );
\bd_mem_reg[1][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[1][15]_i_1_n_0\,
      D => Q(11),
      Q => \bd_mem_reg[1]_5\(11),
      R => '0'
    );
\bd_mem_reg[1][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[1][15]_i_1_n_0\,
      D => Q(12),
      Q => \bd_mem_reg[1]_5\(12),
      R => '0'
    );
\bd_mem_reg[1][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[1][15]_i_1_n_0\,
      D => Q(13),
      Q => \bd_mem_reg[1]_5\(13),
      R => '0'
    );
\bd_mem_reg[1][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[1][15]_i_1_n_0\,
      D => Q(14),
      Q => \bd_mem_reg[1]_5\(14),
      R => '0'
    );
\bd_mem_reg[1][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[1][15]_i_1_n_0\,
      D => Q(15),
      Q => \bd_mem_reg[1]_5\(15),
      R => '0'
    );
\bd_mem_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[1][15]_i_1_n_0\,
      D => Q(1),
      Q => \bd_mem_reg[1]_5\(1),
      R => '0'
    );
\bd_mem_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[1][15]_i_1_n_0\,
      D => Q(2),
      Q => \bd_mem_reg[1]_5\(2),
      R => '0'
    );
\bd_mem_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[1][15]_i_1_n_0\,
      D => Q(3),
      Q => \bd_mem_reg[1]_5\(3),
      R => '0'
    );
\bd_mem_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[1][15]_i_1_n_0\,
      D => Q(4),
      Q => \bd_mem_reg[1]_5\(4),
      R => '0'
    );
\bd_mem_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[1][15]_i_1_n_0\,
      D => Q(5),
      Q => \bd_mem_reg[1]_5\(5),
      R => '0'
    );
\bd_mem_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[1][15]_i_1_n_0\,
      D => Q(6),
      Q => \bd_mem_reg[1]_5\(6),
      R => '0'
    );
\bd_mem_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[1][15]_i_1_n_0\,
      D => Q(7),
      Q => \bd_mem_reg[1]_5\(7),
      R => '0'
    );
\bd_mem_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[1][15]_i_1_n_0\,
      D => Q(8),
      Q => \bd_mem_reg[1]_5\(8),
      R => '0'
    );
\bd_mem_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[1][15]_i_1_n_0\,
      D => Q(9),
      Q => \bd_mem_reg[1]_5\(9),
      R => '0'
    );
\bd_mem_reg[20][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[20][15]_i_1_n_0\,
      D => Q(0),
      Q => \bd_mem_reg[20]_24\(0),
      R => '0'
    );
\bd_mem_reg[20][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[20][15]_i_1_n_0\,
      D => Q(10),
      Q => \bd_mem_reg[20]_24\(10),
      R => '0'
    );
\bd_mem_reg[20][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[20][15]_i_1_n_0\,
      D => Q(11),
      Q => \bd_mem_reg[20]_24\(11),
      R => '0'
    );
\bd_mem_reg[20][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[20][15]_i_1_n_0\,
      D => Q(12),
      Q => \bd_mem_reg[20]_24\(12),
      R => '0'
    );
\bd_mem_reg[20][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[20][15]_i_1_n_0\,
      D => Q(13),
      Q => \bd_mem_reg[20]_24\(13),
      R => '0'
    );
\bd_mem_reg[20][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[20][15]_i_1_n_0\,
      D => Q(14),
      Q => \bd_mem_reg[20]_24\(14),
      R => '0'
    );
\bd_mem_reg[20][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[20][15]_i_1_n_0\,
      D => Q(15),
      Q => \bd_mem_reg[20]_24\(15),
      R => '0'
    );
\bd_mem_reg[20][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[20][15]_i_1_n_0\,
      D => Q(1),
      Q => \bd_mem_reg[20]_24\(1),
      R => '0'
    );
\bd_mem_reg[20][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[20][15]_i_1_n_0\,
      D => Q(2),
      Q => \bd_mem_reg[20]_24\(2),
      R => '0'
    );
\bd_mem_reg[20][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[20][15]_i_1_n_0\,
      D => Q(3),
      Q => \bd_mem_reg[20]_24\(3),
      R => '0'
    );
\bd_mem_reg[20][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[20][15]_i_1_n_0\,
      D => Q(4),
      Q => \bd_mem_reg[20]_24\(4),
      R => '0'
    );
\bd_mem_reg[20][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[20][15]_i_1_n_0\,
      D => Q(5),
      Q => \bd_mem_reg[20]_24\(5),
      R => '0'
    );
\bd_mem_reg[20][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[20][15]_i_1_n_0\,
      D => Q(6),
      Q => \bd_mem_reg[20]_24\(6),
      R => '0'
    );
\bd_mem_reg[20][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[20][15]_i_1_n_0\,
      D => Q(7),
      Q => \bd_mem_reg[20]_24\(7),
      R => '0'
    );
\bd_mem_reg[20][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[20][15]_i_1_n_0\,
      D => Q(8),
      Q => \bd_mem_reg[20]_24\(8),
      R => '0'
    );
\bd_mem_reg[20][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[20][15]_i_1_n_0\,
      D => Q(9),
      Q => \bd_mem_reg[20]_24\(9),
      R => '0'
    );
\bd_mem_reg[21][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[21][15]_i_1_n_0\,
      D => Q(0),
      Q => \bd_mem_reg[21]_25\(0),
      R => '0'
    );
\bd_mem_reg[21][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[21][15]_i_1_n_0\,
      D => Q(10),
      Q => \bd_mem_reg[21]_25\(10),
      R => '0'
    );
\bd_mem_reg[21][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[21][15]_i_1_n_0\,
      D => Q(11),
      Q => \bd_mem_reg[21]_25\(11),
      R => '0'
    );
\bd_mem_reg[21][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[21][15]_i_1_n_0\,
      D => Q(12),
      Q => \bd_mem_reg[21]_25\(12),
      R => '0'
    );
\bd_mem_reg[21][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[21][15]_i_1_n_0\,
      D => Q(13),
      Q => \bd_mem_reg[21]_25\(13),
      R => '0'
    );
\bd_mem_reg[21][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[21][15]_i_1_n_0\,
      D => Q(14),
      Q => \bd_mem_reg[21]_25\(14),
      R => '0'
    );
\bd_mem_reg[21][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[21][15]_i_1_n_0\,
      D => Q(15),
      Q => \bd_mem_reg[21]_25\(15),
      R => '0'
    );
\bd_mem_reg[21][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[21][15]_i_1_n_0\,
      D => Q(1),
      Q => \bd_mem_reg[21]_25\(1),
      R => '0'
    );
\bd_mem_reg[21][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[21][15]_i_1_n_0\,
      D => Q(2),
      Q => \bd_mem_reg[21]_25\(2),
      R => '0'
    );
\bd_mem_reg[21][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[21][15]_i_1_n_0\,
      D => Q(3),
      Q => \bd_mem_reg[21]_25\(3),
      R => '0'
    );
\bd_mem_reg[21][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[21][15]_i_1_n_0\,
      D => Q(4),
      Q => \bd_mem_reg[21]_25\(4),
      R => '0'
    );
\bd_mem_reg[21][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[21][15]_i_1_n_0\,
      D => Q(5),
      Q => \bd_mem_reg[21]_25\(5),
      R => '0'
    );
\bd_mem_reg[21][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[21][15]_i_1_n_0\,
      D => Q(6),
      Q => \bd_mem_reg[21]_25\(6),
      R => '0'
    );
\bd_mem_reg[21][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[21][15]_i_1_n_0\,
      D => Q(7),
      Q => \bd_mem_reg[21]_25\(7),
      R => '0'
    );
\bd_mem_reg[21][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[21][15]_i_1_n_0\,
      D => Q(8),
      Q => \bd_mem_reg[21]_25\(8),
      R => '0'
    );
\bd_mem_reg[21][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[21][15]_i_1_n_0\,
      D => Q(9),
      Q => \bd_mem_reg[21]_25\(9),
      R => '0'
    );
\bd_mem_reg[22][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[22][15]_i_1_n_0\,
      D => Q(0),
      Q => \bd_mem_reg[22]_26\(0),
      R => '0'
    );
\bd_mem_reg[22][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[22][15]_i_1_n_0\,
      D => Q(10),
      Q => \bd_mem_reg[22]_26\(10),
      R => '0'
    );
\bd_mem_reg[22][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[22][15]_i_1_n_0\,
      D => Q(11),
      Q => \bd_mem_reg[22]_26\(11),
      R => '0'
    );
\bd_mem_reg[22][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[22][15]_i_1_n_0\,
      D => Q(12),
      Q => \bd_mem_reg[22]_26\(12),
      R => '0'
    );
\bd_mem_reg[22][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[22][15]_i_1_n_0\,
      D => Q(13),
      Q => \bd_mem_reg[22]_26\(13),
      R => '0'
    );
\bd_mem_reg[22][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[22][15]_i_1_n_0\,
      D => Q(14),
      Q => \bd_mem_reg[22]_26\(14),
      R => '0'
    );
\bd_mem_reg[22][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[22][15]_i_1_n_0\,
      D => Q(15),
      Q => \bd_mem_reg[22]_26\(15),
      R => '0'
    );
\bd_mem_reg[22][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[22][15]_i_1_n_0\,
      D => Q(1),
      Q => \bd_mem_reg[22]_26\(1),
      R => '0'
    );
\bd_mem_reg[22][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[22][15]_i_1_n_0\,
      D => Q(2),
      Q => \bd_mem_reg[22]_26\(2),
      R => '0'
    );
\bd_mem_reg[22][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[22][15]_i_1_n_0\,
      D => Q(3),
      Q => \bd_mem_reg[22]_26\(3),
      R => '0'
    );
\bd_mem_reg[22][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[22][15]_i_1_n_0\,
      D => Q(4),
      Q => \bd_mem_reg[22]_26\(4),
      R => '0'
    );
\bd_mem_reg[22][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[22][15]_i_1_n_0\,
      D => Q(5),
      Q => \bd_mem_reg[22]_26\(5),
      R => '0'
    );
\bd_mem_reg[22][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[22][15]_i_1_n_0\,
      D => Q(6),
      Q => \bd_mem_reg[22]_26\(6),
      R => '0'
    );
\bd_mem_reg[22][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[22][15]_i_1_n_0\,
      D => Q(7),
      Q => \bd_mem_reg[22]_26\(7),
      R => '0'
    );
\bd_mem_reg[22][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[22][15]_i_1_n_0\,
      D => Q(8),
      Q => \bd_mem_reg[22]_26\(8),
      R => '0'
    );
\bd_mem_reg[22][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[22][15]_i_1_n_0\,
      D => Q(9),
      Q => \bd_mem_reg[22]_26\(9),
      R => '0'
    );
\bd_mem_reg[23][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[23][15]_i_1_n_0\,
      D => Q(0),
      Q => \bd_mem_reg[23]_27\(0),
      R => '0'
    );
\bd_mem_reg[23][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[23][15]_i_1_n_0\,
      D => Q(10),
      Q => \bd_mem_reg[23]_27\(10),
      R => '0'
    );
\bd_mem_reg[23][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[23][15]_i_1_n_0\,
      D => Q(11),
      Q => \bd_mem_reg[23]_27\(11),
      R => '0'
    );
\bd_mem_reg[23][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[23][15]_i_1_n_0\,
      D => Q(12),
      Q => \bd_mem_reg[23]_27\(12),
      R => '0'
    );
\bd_mem_reg[23][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[23][15]_i_1_n_0\,
      D => Q(13),
      Q => \bd_mem_reg[23]_27\(13),
      R => '0'
    );
\bd_mem_reg[23][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[23][15]_i_1_n_0\,
      D => Q(14),
      Q => \bd_mem_reg[23]_27\(14),
      R => '0'
    );
\bd_mem_reg[23][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[23][15]_i_1_n_0\,
      D => Q(15),
      Q => \bd_mem_reg[23]_27\(15),
      R => '0'
    );
\bd_mem_reg[23][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[23][15]_i_1_n_0\,
      D => Q(1),
      Q => \bd_mem_reg[23]_27\(1),
      R => '0'
    );
\bd_mem_reg[23][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[23][15]_i_1_n_0\,
      D => Q(2),
      Q => \bd_mem_reg[23]_27\(2),
      R => '0'
    );
\bd_mem_reg[23][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[23][15]_i_1_n_0\,
      D => Q(3),
      Q => \bd_mem_reg[23]_27\(3),
      R => '0'
    );
\bd_mem_reg[23][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[23][15]_i_1_n_0\,
      D => Q(4),
      Q => \bd_mem_reg[23]_27\(4),
      R => '0'
    );
\bd_mem_reg[23][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[23][15]_i_1_n_0\,
      D => Q(5),
      Q => \bd_mem_reg[23]_27\(5),
      R => '0'
    );
\bd_mem_reg[23][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[23][15]_i_1_n_0\,
      D => Q(6),
      Q => \bd_mem_reg[23]_27\(6),
      R => '0'
    );
\bd_mem_reg[23][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[23][15]_i_1_n_0\,
      D => Q(7),
      Q => \bd_mem_reg[23]_27\(7),
      R => '0'
    );
\bd_mem_reg[23][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[23][15]_i_1_n_0\,
      D => Q(8),
      Q => \bd_mem_reg[23]_27\(8),
      R => '0'
    );
\bd_mem_reg[23][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[23][15]_i_1_n_0\,
      D => Q(9),
      Q => \bd_mem_reg[23]_27\(9),
      R => '0'
    );
\bd_mem_reg[24][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[24][15]_i_1_n_0\,
      D => Q(0),
      Q => \bd_mem_reg[24]_28\(0),
      R => '0'
    );
\bd_mem_reg[24][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[24][15]_i_1_n_0\,
      D => Q(10),
      Q => \bd_mem_reg[24]_28\(10),
      R => '0'
    );
\bd_mem_reg[24][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[24][15]_i_1_n_0\,
      D => Q(11),
      Q => \bd_mem_reg[24]_28\(11),
      R => '0'
    );
\bd_mem_reg[24][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[24][15]_i_1_n_0\,
      D => Q(12),
      Q => \bd_mem_reg[24]_28\(12),
      R => '0'
    );
\bd_mem_reg[24][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[24][15]_i_1_n_0\,
      D => Q(13),
      Q => \bd_mem_reg[24]_28\(13),
      R => '0'
    );
\bd_mem_reg[24][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[24][15]_i_1_n_0\,
      D => Q(14),
      Q => \bd_mem_reg[24]_28\(14),
      R => '0'
    );
\bd_mem_reg[24][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[24][15]_i_1_n_0\,
      D => Q(15),
      Q => \bd_mem_reg[24]_28\(15),
      R => '0'
    );
\bd_mem_reg[24][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[24][15]_i_1_n_0\,
      D => Q(1),
      Q => \bd_mem_reg[24]_28\(1),
      R => '0'
    );
\bd_mem_reg[24][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[24][15]_i_1_n_0\,
      D => Q(2),
      Q => \bd_mem_reg[24]_28\(2),
      R => '0'
    );
\bd_mem_reg[24][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[24][15]_i_1_n_0\,
      D => Q(3),
      Q => \bd_mem_reg[24]_28\(3),
      R => '0'
    );
\bd_mem_reg[24][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[24][15]_i_1_n_0\,
      D => Q(4),
      Q => \bd_mem_reg[24]_28\(4),
      R => '0'
    );
\bd_mem_reg[24][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[24][15]_i_1_n_0\,
      D => Q(5),
      Q => \bd_mem_reg[24]_28\(5),
      R => '0'
    );
\bd_mem_reg[24][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[24][15]_i_1_n_0\,
      D => Q(6),
      Q => \bd_mem_reg[24]_28\(6),
      R => '0'
    );
\bd_mem_reg[24][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[24][15]_i_1_n_0\,
      D => Q(7),
      Q => \bd_mem_reg[24]_28\(7),
      R => '0'
    );
\bd_mem_reg[24][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[24][15]_i_1_n_0\,
      D => Q(8),
      Q => \bd_mem_reg[24]_28\(8),
      R => '0'
    );
\bd_mem_reg[24][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[24][15]_i_1_n_0\,
      D => Q(9),
      Q => \bd_mem_reg[24]_28\(9),
      R => '0'
    );
\bd_mem_reg[25][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[25][15]_i_1_n_0\,
      D => Q(0),
      Q => \bd_mem_reg[25]_29\(0),
      R => '0'
    );
\bd_mem_reg[25][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[25][15]_i_1_n_0\,
      D => Q(10),
      Q => \bd_mem_reg[25]_29\(10),
      R => '0'
    );
\bd_mem_reg[25][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[25][15]_i_1_n_0\,
      D => Q(11),
      Q => \bd_mem_reg[25]_29\(11),
      R => '0'
    );
\bd_mem_reg[25][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[25][15]_i_1_n_0\,
      D => Q(12),
      Q => \bd_mem_reg[25]_29\(12),
      R => '0'
    );
\bd_mem_reg[25][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[25][15]_i_1_n_0\,
      D => Q(13),
      Q => \bd_mem_reg[25]_29\(13),
      R => '0'
    );
\bd_mem_reg[25][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[25][15]_i_1_n_0\,
      D => Q(14),
      Q => \bd_mem_reg[25]_29\(14),
      R => '0'
    );
\bd_mem_reg[25][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[25][15]_i_1_n_0\,
      D => Q(15),
      Q => \bd_mem_reg[25]_29\(15),
      R => '0'
    );
\bd_mem_reg[25][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[25][15]_i_1_n_0\,
      D => Q(1),
      Q => \bd_mem_reg[25]_29\(1),
      R => '0'
    );
\bd_mem_reg[25][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[25][15]_i_1_n_0\,
      D => Q(2),
      Q => \bd_mem_reg[25]_29\(2),
      R => '0'
    );
\bd_mem_reg[25][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[25][15]_i_1_n_0\,
      D => Q(3),
      Q => \bd_mem_reg[25]_29\(3),
      R => '0'
    );
\bd_mem_reg[25][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[25][15]_i_1_n_0\,
      D => Q(4),
      Q => \bd_mem_reg[25]_29\(4),
      R => '0'
    );
\bd_mem_reg[25][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[25][15]_i_1_n_0\,
      D => Q(5),
      Q => \bd_mem_reg[25]_29\(5),
      R => '0'
    );
\bd_mem_reg[25][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[25][15]_i_1_n_0\,
      D => Q(6),
      Q => \bd_mem_reg[25]_29\(6),
      R => '0'
    );
\bd_mem_reg[25][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[25][15]_i_1_n_0\,
      D => Q(7),
      Q => \bd_mem_reg[25]_29\(7),
      R => '0'
    );
\bd_mem_reg[25][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[25][15]_i_1_n_0\,
      D => Q(8),
      Q => \bd_mem_reg[25]_29\(8),
      R => '0'
    );
\bd_mem_reg[25][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[25][15]_i_1_n_0\,
      D => Q(9),
      Q => \bd_mem_reg[25]_29\(9),
      R => '0'
    );
\bd_mem_reg[26][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[26][15]_i_1_n_0\,
      D => Q(0),
      Q => \bd_mem_reg[26]_30\(0),
      R => '0'
    );
\bd_mem_reg[26][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[26][15]_i_1_n_0\,
      D => Q(10),
      Q => \bd_mem_reg[26]_30\(10),
      R => '0'
    );
\bd_mem_reg[26][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[26][15]_i_1_n_0\,
      D => Q(11),
      Q => \bd_mem_reg[26]_30\(11),
      R => '0'
    );
\bd_mem_reg[26][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[26][15]_i_1_n_0\,
      D => Q(12),
      Q => \bd_mem_reg[26]_30\(12),
      R => '0'
    );
\bd_mem_reg[26][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[26][15]_i_1_n_0\,
      D => Q(13),
      Q => \bd_mem_reg[26]_30\(13),
      R => '0'
    );
\bd_mem_reg[26][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[26][15]_i_1_n_0\,
      D => Q(14),
      Q => \bd_mem_reg[26]_30\(14),
      R => '0'
    );
\bd_mem_reg[26][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[26][15]_i_1_n_0\,
      D => Q(15),
      Q => \bd_mem_reg[26]_30\(15),
      R => '0'
    );
\bd_mem_reg[26][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[26][15]_i_1_n_0\,
      D => Q(1),
      Q => \bd_mem_reg[26]_30\(1),
      R => '0'
    );
\bd_mem_reg[26][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[26][15]_i_1_n_0\,
      D => Q(2),
      Q => \bd_mem_reg[26]_30\(2),
      R => '0'
    );
\bd_mem_reg[26][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[26][15]_i_1_n_0\,
      D => Q(3),
      Q => \bd_mem_reg[26]_30\(3),
      R => '0'
    );
\bd_mem_reg[26][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[26][15]_i_1_n_0\,
      D => Q(4),
      Q => \bd_mem_reg[26]_30\(4),
      R => '0'
    );
\bd_mem_reg[26][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[26][15]_i_1_n_0\,
      D => Q(5),
      Q => \bd_mem_reg[26]_30\(5),
      R => '0'
    );
\bd_mem_reg[26][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[26][15]_i_1_n_0\,
      D => Q(6),
      Q => \bd_mem_reg[26]_30\(6),
      R => '0'
    );
\bd_mem_reg[26][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[26][15]_i_1_n_0\,
      D => Q(7),
      Q => \bd_mem_reg[26]_30\(7),
      R => '0'
    );
\bd_mem_reg[26][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[26][15]_i_1_n_0\,
      D => Q(8),
      Q => \bd_mem_reg[26]_30\(8),
      R => '0'
    );
\bd_mem_reg[26][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[26][15]_i_1_n_0\,
      D => Q(9),
      Q => \bd_mem_reg[26]_30\(9),
      R => '0'
    );
\bd_mem_reg[27][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[27][15]_i_1_n_0\,
      D => Q(0),
      Q => \bd_mem_reg[27]_31\(0),
      R => '0'
    );
\bd_mem_reg[27][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[27][15]_i_1_n_0\,
      D => Q(10),
      Q => \bd_mem_reg[27]_31\(10),
      R => '0'
    );
\bd_mem_reg[27][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[27][15]_i_1_n_0\,
      D => Q(11),
      Q => \bd_mem_reg[27]_31\(11),
      R => '0'
    );
\bd_mem_reg[27][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[27][15]_i_1_n_0\,
      D => Q(12),
      Q => \bd_mem_reg[27]_31\(12),
      R => '0'
    );
\bd_mem_reg[27][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[27][15]_i_1_n_0\,
      D => Q(13),
      Q => \bd_mem_reg[27]_31\(13),
      R => '0'
    );
\bd_mem_reg[27][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[27][15]_i_1_n_0\,
      D => Q(14),
      Q => \bd_mem_reg[27]_31\(14),
      R => '0'
    );
\bd_mem_reg[27][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[27][15]_i_1_n_0\,
      D => Q(15),
      Q => \bd_mem_reg[27]_31\(15),
      R => '0'
    );
\bd_mem_reg[27][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[27][15]_i_1_n_0\,
      D => Q(1),
      Q => \bd_mem_reg[27]_31\(1),
      R => '0'
    );
\bd_mem_reg[27][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[27][15]_i_1_n_0\,
      D => Q(2),
      Q => \bd_mem_reg[27]_31\(2),
      R => '0'
    );
\bd_mem_reg[27][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[27][15]_i_1_n_0\,
      D => Q(3),
      Q => \bd_mem_reg[27]_31\(3),
      R => '0'
    );
\bd_mem_reg[27][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[27][15]_i_1_n_0\,
      D => Q(4),
      Q => \bd_mem_reg[27]_31\(4),
      R => '0'
    );
\bd_mem_reg[27][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[27][15]_i_1_n_0\,
      D => Q(5),
      Q => \bd_mem_reg[27]_31\(5),
      R => '0'
    );
\bd_mem_reg[27][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[27][15]_i_1_n_0\,
      D => Q(6),
      Q => \bd_mem_reg[27]_31\(6),
      R => '0'
    );
\bd_mem_reg[27][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[27][15]_i_1_n_0\,
      D => Q(7),
      Q => \bd_mem_reg[27]_31\(7),
      R => '0'
    );
\bd_mem_reg[27][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[27][15]_i_1_n_0\,
      D => Q(8),
      Q => \bd_mem_reg[27]_31\(8),
      R => '0'
    );
\bd_mem_reg[27][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[27][15]_i_1_n_0\,
      D => Q(9),
      Q => \bd_mem_reg[27]_31\(9),
      R => '0'
    );
\bd_mem_reg[28][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[28][15]_i_1_n_0\,
      D => Q(0),
      Q => \bd_mem_reg[28]_32\(0),
      R => '0'
    );
\bd_mem_reg[28][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[28][15]_i_1_n_0\,
      D => Q(10),
      Q => \bd_mem_reg[28]_32\(10),
      R => '0'
    );
\bd_mem_reg[28][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[28][15]_i_1_n_0\,
      D => Q(11),
      Q => \bd_mem_reg[28]_32\(11),
      R => '0'
    );
\bd_mem_reg[28][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[28][15]_i_1_n_0\,
      D => Q(12),
      Q => \bd_mem_reg[28]_32\(12),
      R => '0'
    );
\bd_mem_reg[28][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[28][15]_i_1_n_0\,
      D => Q(13),
      Q => \bd_mem_reg[28]_32\(13),
      R => '0'
    );
\bd_mem_reg[28][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[28][15]_i_1_n_0\,
      D => Q(14),
      Q => \bd_mem_reg[28]_32\(14),
      R => '0'
    );
\bd_mem_reg[28][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[28][15]_i_1_n_0\,
      D => Q(15),
      Q => \bd_mem_reg[28]_32\(15),
      R => '0'
    );
\bd_mem_reg[28][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[28][15]_i_1_n_0\,
      D => Q(1),
      Q => \bd_mem_reg[28]_32\(1),
      R => '0'
    );
\bd_mem_reg[28][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[28][15]_i_1_n_0\,
      D => Q(2),
      Q => \bd_mem_reg[28]_32\(2),
      R => '0'
    );
\bd_mem_reg[28][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[28][15]_i_1_n_0\,
      D => Q(3),
      Q => \bd_mem_reg[28]_32\(3),
      R => '0'
    );
\bd_mem_reg[28][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[28][15]_i_1_n_0\,
      D => Q(4),
      Q => \bd_mem_reg[28]_32\(4),
      R => '0'
    );
\bd_mem_reg[28][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[28][15]_i_1_n_0\,
      D => Q(5),
      Q => \bd_mem_reg[28]_32\(5),
      R => '0'
    );
\bd_mem_reg[28][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[28][15]_i_1_n_0\,
      D => Q(6),
      Q => \bd_mem_reg[28]_32\(6),
      R => '0'
    );
\bd_mem_reg[28][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[28][15]_i_1_n_0\,
      D => Q(7),
      Q => \bd_mem_reg[28]_32\(7),
      R => '0'
    );
\bd_mem_reg[28][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[28][15]_i_1_n_0\,
      D => Q(8),
      Q => \bd_mem_reg[28]_32\(8),
      R => '0'
    );
\bd_mem_reg[28][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[28][15]_i_1_n_0\,
      D => Q(9),
      Q => \bd_mem_reg[28]_32\(9),
      R => '0'
    );
\bd_mem_reg[29][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[29][15]_i_1_n_0\,
      D => Q(0),
      Q => \bd_mem_reg[29]_33\(0),
      R => '0'
    );
\bd_mem_reg[29][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[29][15]_i_1_n_0\,
      D => Q(10),
      Q => \bd_mem_reg[29]_33\(10),
      R => '0'
    );
\bd_mem_reg[29][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[29][15]_i_1_n_0\,
      D => Q(11),
      Q => \bd_mem_reg[29]_33\(11),
      R => '0'
    );
\bd_mem_reg[29][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[29][15]_i_1_n_0\,
      D => Q(12),
      Q => \bd_mem_reg[29]_33\(12),
      R => '0'
    );
\bd_mem_reg[29][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[29][15]_i_1_n_0\,
      D => Q(13),
      Q => \bd_mem_reg[29]_33\(13),
      R => '0'
    );
\bd_mem_reg[29][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[29][15]_i_1_n_0\,
      D => Q(14),
      Q => \bd_mem_reg[29]_33\(14),
      R => '0'
    );
\bd_mem_reg[29][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[29][15]_i_1_n_0\,
      D => Q(15),
      Q => \bd_mem_reg[29]_33\(15),
      R => '0'
    );
\bd_mem_reg[29][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[29][15]_i_1_n_0\,
      D => Q(1),
      Q => \bd_mem_reg[29]_33\(1),
      R => '0'
    );
\bd_mem_reg[29][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[29][15]_i_1_n_0\,
      D => Q(2),
      Q => \bd_mem_reg[29]_33\(2),
      R => '0'
    );
\bd_mem_reg[29][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[29][15]_i_1_n_0\,
      D => Q(3),
      Q => \bd_mem_reg[29]_33\(3),
      R => '0'
    );
\bd_mem_reg[29][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[29][15]_i_1_n_0\,
      D => Q(4),
      Q => \bd_mem_reg[29]_33\(4),
      R => '0'
    );
\bd_mem_reg[29][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[29][15]_i_1_n_0\,
      D => Q(5),
      Q => \bd_mem_reg[29]_33\(5),
      R => '0'
    );
\bd_mem_reg[29][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[29][15]_i_1_n_0\,
      D => Q(6),
      Q => \bd_mem_reg[29]_33\(6),
      R => '0'
    );
\bd_mem_reg[29][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[29][15]_i_1_n_0\,
      D => Q(7),
      Q => \bd_mem_reg[29]_33\(7),
      R => '0'
    );
\bd_mem_reg[29][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[29][15]_i_1_n_0\,
      D => Q(8),
      Q => \bd_mem_reg[29]_33\(8),
      R => '0'
    );
\bd_mem_reg[29][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[29][15]_i_1_n_0\,
      D => Q(9),
      Q => \bd_mem_reg[29]_33\(9),
      R => '0'
    );
\bd_mem_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[2][15]_i_1_n_0\,
      D => Q(0),
      Q => \bd_mem_reg[2]_6\(0),
      R => '0'
    );
\bd_mem_reg[2][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[2][15]_i_1_n_0\,
      D => Q(10),
      Q => \bd_mem_reg[2]_6\(10),
      R => '0'
    );
\bd_mem_reg[2][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[2][15]_i_1_n_0\,
      D => Q(11),
      Q => \bd_mem_reg[2]_6\(11),
      R => '0'
    );
\bd_mem_reg[2][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[2][15]_i_1_n_0\,
      D => Q(12),
      Q => \bd_mem_reg[2]_6\(12),
      R => '0'
    );
\bd_mem_reg[2][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[2][15]_i_1_n_0\,
      D => Q(13),
      Q => \bd_mem_reg[2]_6\(13),
      R => '0'
    );
\bd_mem_reg[2][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[2][15]_i_1_n_0\,
      D => Q(14),
      Q => \bd_mem_reg[2]_6\(14),
      R => '0'
    );
\bd_mem_reg[2][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[2][15]_i_1_n_0\,
      D => Q(15),
      Q => \bd_mem_reg[2]_6\(15),
      R => '0'
    );
\bd_mem_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[2][15]_i_1_n_0\,
      D => Q(1),
      Q => \bd_mem_reg[2]_6\(1),
      R => '0'
    );
\bd_mem_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[2][15]_i_1_n_0\,
      D => Q(2),
      Q => \bd_mem_reg[2]_6\(2),
      R => '0'
    );
\bd_mem_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[2][15]_i_1_n_0\,
      D => Q(3),
      Q => \bd_mem_reg[2]_6\(3),
      R => '0'
    );
\bd_mem_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[2][15]_i_1_n_0\,
      D => Q(4),
      Q => \bd_mem_reg[2]_6\(4),
      R => '0'
    );
\bd_mem_reg[2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[2][15]_i_1_n_0\,
      D => Q(5),
      Q => \bd_mem_reg[2]_6\(5),
      R => '0'
    );
\bd_mem_reg[2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[2][15]_i_1_n_0\,
      D => Q(6),
      Q => \bd_mem_reg[2]_6\(6),
      R => '0'
    );
\bd_mem_reg[2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[2][15]_i_1_n_0\,
      D => Q(7),
      Q => \bd_mem_reg[2]_6\(7),
      R => '0'
    );
\bd_mem_reg[2][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[2][15]_i_1_n_0\,
      D => Q(8),
      Q => \bd_mem_reg[2]_6\(8),
      R => '0'
    );
\bd_mem_reg[2][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[2][15]_i_1_n_0\,
      D => Q(9),
      Q => \bd_mem_reg[2]_6\(9),
      R => '0'
    );
\bd_mem_reg[30][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[30][15]_i_1_n_0\,
      D => Q(0),
      Q => \bd_mem_reg[30]_34\(0),
      R => '0'
    );
\bd_mem_reg[30][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[30][15]_i_1_n_0\,
      D => Q(10),
      Q => \bd_mem_reg[30]_34\(10),
      R => '0'
    );
\bd_mem_reg[30][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[30][15]_i_1_n_0\,
      D => Q(11),
      Q => \bd_mem_reg[30]_34\(11),
      R => '0'
    );
\bd_mem_reg[30][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[30][15]_i_1_n_0\,
      D => Q(12),
      Q => \bd_mem_reg[30]_34\(12),
      R => '0'
    );
\bd_mem_reg[30][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[30][15]_i_1_n_0\,
      D => Q(13),
      Q => \bd_mem_reg[30]_34\(13),
      R => '0'
    );
\bd_mem_reg[30][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[30][15]_i_1_n_0\,
      D => Q(14),
      Q => \bd_mem_reg[30]_34\(14),
      R => '0'
    );
\bd_mem_reg[30][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[30][15]_i_1_n_0\,
      D => Q(15),
      Q => \bd_mem_reg[30]_34\(15),
      R => '0'
    );
\bd_mem_reg[30][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[30][15]_i_1_n_0\,
      D => Q(1),
      Q => \bd_mem_reg[30]_34\(1),
      R => '0'
    );
\bd_mem_reg[30][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[30][15]_i_1_n_0\,
      D => Q(2),
      Q => \bd_mem_reg[30]_34\(2),
      R => '0'
    );
\bd_mem_reg[30][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[30][15]_i_1_n_0\,
      D => Q(3),
      Q => \bd_mem_reg[30]_34\(3),
      R => '0'
    );
\bd_mem_reg[30][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[30][15]_i_1_n_0\,
      D => Q(4),
      Q => \bd_mem_reg[30]_34\(4),
      R => '0'
    );
\bd_mem_reg[30][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[30][15]_i_1_n_0\,
      D => Q(5),
      Q => \bd_mem_reg[30]_34\(5),
      R => '0'
    );
\bd_mem_reg[30][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[30][15]_i_1_n_0\,
      D => Q(6),
      Q => \bd_mem_reg[30]_34\(6),
      R => '0'
    );
\bd_mem_reg[30][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[30][15]_i_1_n_0\,
      D => Q(7),
      Q => \bd_mem_reg[30]_34\(7),
      R => '0'
    );
\bd_mem_reg[30][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[30][15]_i_1_n_0\,
      D => Q(8),
      Q => \bd_mem_reg[30]_34\(8),
      R => '0'
    );
\bd_mem_reg[30][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[30][15]_i_1_n_0\,
      D => Q(9),
      Q => \bd_mem_reg[30]_34\(9),
      R => '0'
    );
\bd_mem_reg[31][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[31][15]_i_1_n_0\,
      D => Q(0),
      Q => \bd_mem_reg[31]_35\(0),
      R => '0'
    );
\bd_mem_reg[31][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[31][15]_i_1_n_0\,
      D => Q(10),
      Q => \bd_mem_reg[31]_35\(10),
      R => '0'
    );
\bd_mem_reg[31][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[31][15]_i_1_n_0\,
      D => Q(11),
      Q => \bd_mem_reg[31]_35\(11),
      R => '0'
    );
\bd_mem_reg[31][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[31][15]_i_1_n_0\,
      D => Q(12),
      Q => \bd_mem_reg[31]_35\(12),
      R => '0'
    );
\bd_mem_reg[31][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[31][15]_i_1_n_0\,
      D => Q(13),
      Q => \bd_mem_reg[31]_35\(13),
      R => '0'
    );
\bd_mem_reg[31][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[31][15]_i_1_n_0\,
      D => Q(14),
      Q => \bd_mem_reg[31]_35\(14),
      R => '0'
    );
\bd_mem_reg[31][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[31][15]_i_1_n_0\,
      D => Q(15),
      Q => \bd_mem_reg[31]_35\(15),
      R => '0'
    );
\bd_mem_reg[31][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[31][15]_i_1_n_0\,
      D => Q(1),
      Q => \bd_mem_reg[31]_35\(1),
      R => '0'
    );
\bd_mem_reg[31][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[31][15]_i_1_n_0\,
      D => Q(2),
      Q => \bd_mem_reg[31]_35\(2),
      R => '0'
    );
\bd_mem_reg[31][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[31][15]_i_1_n_0\,
      D => Q(3),
      Q => \bd_mem_reg[31]_35\(3),
      R => '0'
    );
\bd_mem_reg[31][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[31][15]_i_1_n_0\,
      D => Q(4),
      Q => \bd_mem_reg[31]_35\(4),
      R => '0'
    );
\bd_mem_reg[31][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[31][15]_i_1_n_0\,
      D => Q(5),
      Q => \bd_mem_reg[31]_35\(5),
      R => '0'
    );
\bd_mem_reg[31][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[31][15]_i_1_n_0\,
      D => Q(6),
      Q => \bd_mem_reg[31]_35\(6),
      R => '0'
    );
\bd_mem_reg[31][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[31][15]_i_1_n_0\,
      D => Q(7),
      Q => \bd_mem_reg[31]_35\(7),
      R => '0'
    );
\bd_mem_reg[31][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[31][15]_i_1_n_0\,
      D => Q(8),
      Q => \bd_mem_reg[31]_35\(8),
      R => '0'
    );
\bd_mem_reg[31][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[31][15]_i_1_n_0\,
      D => Q(9),
      Q => \bd_mem_reg[31]_35\(9),
      R => '0'
    );
\bd_mem_reg[3][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[3][15]_i_1_n_0\,
      D => Q(0),
      Q => \bd_mem_reg[3]_7\(0),
      R => '0'
    );
\bd_mem_reg[3][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[3][15]_i_1_n_0\,
      D => Q(10),
      Q => \bd_mem_reg[3]_7\(10),
      R => '0'
    );
\bd_mem_reg[3][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[3][15]_i_1_n_0\,
      D => Q(11),
      Q => \bd_mem_reg[3]_7\(11),
      R => '0'
    );
\bd_mem_reg[3][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[3][15]_i_1_n_0\,
      D => Q(12),
      Q => \bd_mem_reg[3]_7\(12),
      R => '0'
    );
\bd_mem_reg[3][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[3][15]_i_1_n_0\,
      D => Q(13),
      Q => \bd_mem_reg[3]_7\(13),
      R => '0'
    );
\bd_mem_reg[3][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[3][15]_i_1_n_0\,
      D => Q(14),
      Q => \bd_mem_reg[3]_7\(14),
      R => '0'
    );
\bd_mem_reg[3][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[3][15]_i_1_n_0\,
      D => Q(15),
      Q => \bd_mem_reg[3]_7\(15),
      R => '0'
    );
\bd_mem_reg[3][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[3][15]_i_1_n_0\,
      D => Q(1),
      Q => \bd_mem_reg[3]_7\(1),
      R => '0'
    );
\bd_mem_reg[3][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[3][15]_i_1_n_0\,
      D => Q(2),
      Q => \bd_mem_reg[3]_7\(2),
      R => '0'
    );
\bd_mem_reg[3][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[3][15]_i_1_n_0\,
      D => Q(3),
      Q => \bd_mem_reg[3]_7\(3),
      R => '0'
    );
\bd_mem_reg[3][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[3][15]_i_1_n_0\,
      D => Q(4),
      Q => \bd_mem_reg[3]_7\(4),
      R => '0'
    );
\bd_mem_reg[3][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[3][15]_i_1_n_0\,
      D => Q(5),
      Q => \bd_mem_reg[3]_7\(5),
      R => '0'
    );
\bd_mem_reg[3][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[3][15]_i_1_n_0\,
      D => Q(6),
      Q => \bd_mem_reg[3]_7\(6),
      R => '0'
    );
\bd_mem_reg[3][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[3][15]_i_1_n_0\,
      D => Q(7),
      Q => \bd_mem_reg[3]_7\(7),
      R => '0'
    );
\bd_mem_reg[3][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[3][15]_i_1_n_0\,
      D => Q(8),
      Q => \bd_mem_reg[3]_7\(8),
      R => '0'
    );
\bd_mem_reg[3][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[3][15]_i_1_n_0\,
      D => Q(9),
      Q => \bd_mem_reg[3]_7\(9),
      R => '0'
    );
\bd_mem_reg[4][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[4][15]_i_1_n_0\,
      D => Q(0),
      Q => \bd_mem_reg[4]_8\(0),
      R => '0'
    );
\bd_mem_reg[4][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[4][15]_i_1_n_0\,
      D => Q(10),
      Q => \bd_mem_reg[4]_8\(10),
      R => '0'
    );
\bd_mem_reg[4][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[4][15]_i_1_n_0\,
      D => Q(11),
      Q => \bd_mem_reg[4]_8\(11),
      R => '0'
    );
\bd_mem_reg[4][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[4][15]_i_1_n_0\,
      D => Q(12),
      Q => \bd_mem_reg[4]_8\(12),
      R => '0'
    );
\bd_mem_reg[4][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[4][15]_i_1_n_0\,
      D => Q(13),
      Q => \bd_mem_reg[4]_8\(13),
      R => '0'
    );
\bd_mem_reg[4][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[4][15]_i_1_n_0\,
      D => Q(14),
      Q => \bd_mem_reg[4]_8\(14),
      R => '0'
    );
\bd_mem_reg[4][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[4][15]_i_1_n_0\,
      D => Q(15),
      Q => \bd_mem_reg[4]_8\(15),
      R => '0'
    );
\bd_mem_reg[4][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[4][15]_i_1_n_0\,
      D => Q(1),
      Q => \bd_mem_reg[4]_8\(1),
      R => '0'
    );
\bd_mem_reg[4][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[4][15]_i_1_n_0\,
      D => Q(2),
      Q => \bd_mem_reg[4]_8\(2),
      R => '0'
    );
\bd_mem_reg[4][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[4][15]_i_1_n_0\,
      D => Q(3),
      Q => \bd_mem_reg[4]_8\(3),
      R => '0'
    );
\bd_mem_reg[4][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[4][15]_i_1_n_0\,
      D => Q(4),
      Q => \bd_mem_reg[4]_8\(4),
      R => '0'
    );
\bd_mem_reg[4][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[4][15]_i_1_n_0\,
      D => Q(5),
      Q => \bd_mem_reg[4]_8\(5),
      R => '0'
    );
\bd_mem_reg[4][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[4][15]_i_1_n_0\,
      D => Q(6),
      Q => \bd_mem_reg[4]_8\(6),
      R => '0'
    );
\bd_mem_reg[4][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[4][15]_i_1_n_0\,
      D => Q(7),
      Q => \bd_mem_reg[4]_8\(7),
      R => '0'
    );
\bd_mem_reg[4][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[4][15]_i_1_n_0\,
      D => Q(8),
      Q => \bd_mem_reg[4]_8\(8),
      R => '0'
    );
\bd_mem_reg[4][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[4][15]_i_1_n_0\,
      D => Q(9),
      Q => \bd_mem_reg[4]_8\(9),
      R => '0'
    );
\bd_mem_reg[5][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[5][15]_i_1_n_0\,
      D => Q(0),
      Q => \bd_mem_reg[5]_9\(0),
      R => '0'
    );
\bd_mem_reg[5][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[5][15]_i_1_n_0\,
      D => Q(10),
      Q => \bd_mem_reg[5]_9\(10),
      R => '0'
    );
\bd_mem_reg[5][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[5][15]_i_1_n_0\,
      D => Q(11),
      Q => \bd_mem_reg[5]_9\(11),
      R => '0'
    );
\bd_mem_reg[5][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[5][15]_i_1_n_0\,
      D => Q(12),
      Q => \bd_mem_reg[5]_9\(12),
      R => '0'
    );
\bd_mem_reg[5][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[5][15]_i_1_n_0\,
      D => Q(13),
      Q => \bd_mem_reg[5]_9\(13),
      R => '0'
    );
\bd_mem_reg[5][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[5][15]_i_1_n_0\,
      D => Q(14),
      Q => \bd_mem_reg[5]_9\(14),
      R => '0'
    );
\bd_mem_reg[5][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[5][15]_i_1_n_0\,
      D => Q(15),
      Q => \bd_mem_reg[5]_9\(15),
      R => '0'
    );
\bd_mem_reg[5][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[5][15]_i_1_n_0\,
      D => Q(1),
      Q => \bd_mem_reg[5]_9\(1),
      R => '0'
    );
\bd_mem_reg[5][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[5][15]_i_1_n_0\,
      D => Q(2),
      Q => \bd_mem_reg[5]_9\(2),
      R => '0'
    );
\bd_mem_reg[5][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[5][15]_i_1_n_0\,
      D => Q(3),
      Q => \bd_mem_reg[5]_9\(3),
      R => '0'
    );
\bd_mem_reg[5][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[5][15]_i_1_n_0\,
      D => Q(4),
      Q => \bd_mem_reg[5]_9\(4),
      R => '0'
    );
\bd_mem_reg[5][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[5][15]_i_1_n_0\,
      D => Q(5),
      Q => \bd_mem_reg[5]_9\(5),
      R => '0'
    );
\bd_mem_reg[5][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[5][15]_i_1_n_0\,
      D => Q(6),
      Q => \bd_mem_reg[5]_9\(6),
      R => '0'
    );
\bd_mem_reg[5][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[5][15]_i_1_n_0\,
      D => Q(7),
      Q => \bd_mem_reg[5]_9\(7),
      R => '0'
    );
\bd_mem_reg[5][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[5][15]_i_1_n_0\,
      D => Q(8),
      Q => \bd_mem_reg[5]_9\(8),
      R => '0'
    );
\bd_mem_reg[5][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[5][15]_i_1_n_0\,
      D => Q(9),
      Q => \bd_mem_reg[5]_9\(9),
      R => '0'
    );
\bd_mem_reg[6][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[6][15]_i_1_n_0\,
      D => Q(0),
      Q => \bd_mem_reg[6]_10\(0),
      R => '0'
    );
\bd_mem_reg[6][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[6][15]_i_1_n_0\,
      D => Q(10),
      Q => \bd_mem_reg[6]_10\(10),
      R => '0'
    );
\bd_mem_reg[6][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[6][15]_i_1_n_0\,
      D => Q(11),
      Q => \bd_mem_reg[6]_10\(11),
      R => '0'
    );
\bd_mem_reg[6][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[6][15]_i_1_n_0\,
      D => Q(12),
      Q => \bd_mem_reg[6]_10\(12),
      R => '0'
    );
\bd_mem_reg[6][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[6][15]_i_1_n_0\,
      D => Q(13),
      Q => \bd_mem_reg[6]_10\(13),
      R => '0'
    );
\bd_mem_reg[6][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[6][15]_i_1_n_0\,
      D => Q(14),
      Q => \bd_mem_reg[6]_10\(14),
      R => '0'
    );
\bd_mem_reg[6][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[6][15]_i_1_n_0\,
      D => Q(15),
      Q => \bd_mem_reg[6]_10\(15),
      R => '0'
    );
\bd_mem_reg[6][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[6][15]_i_1_n_0\,
      D => Q(1),
      Q => \bd_mem_reg[6]_10\(1),
      R => '0'
    );
\bd_mem_reg[6][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[6][15]_i_1_n_0\,
      D => Q(2),
      Q => \bd_mem_reg[6]_10\(2),
      R => '0'
    );
\bd_mem_reg[6][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[6][15]_i_1_n_0\,
      D => Q(3),
      Q => \bd_mem_reg[6]_10\(3),
      R => '0'
    );
\bd_mem_reg[6][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[6][15]_i_1_n_0\,
      D => Q(4),
      Q => \bd_mem_reg[6]_10\(4),
      R => '0'
    );
\bd_mem_reg[6][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[6][15]_i_1_n_0\,
      D => Q(5),
      Q => \bd_mem_reg[6]_10\(5),
      R => '0'
    );
\bd_mem_reg[6][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[6][15]_i_1_n_0\,
      D => Q(6),
      Q => \bd_mem_reg[6]_10\(6),
      R => '0'
    );
\bd_mem_reg[6][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[6][15]_i_1_n_0\,
      D => Q(7),
      Q => \bd_mem_reg[6]_10\(7),
      R => '0'
    );
\bd_mem_reg[6][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[6][15]_i_1_n_0\,
      D => Q(8),
      Q => \bd_mem_reg[6]_10\(8),
      R => '0'
    );
\bd_mem_reg[6][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[6][15]_i_1_n_0\,
      D => Q(9),
      Q => \bd_mem_reg[6]_10\(9),
      R => '0'
    );
\bd_mem_reg[7][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[7][15]_i_1_n_0\,
      D => Q(0),
      Q => \bd_mem_reg[7]_11\(0),
      R => '0'
    );
\bd_mem_reg[7][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[7][15]_i_1_n_0\,
      D => Q(10),
      Q => \bd_mem_reg[7]_11\(10),
      R => '0'
    );
\bd_mem_reg[7][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[7][15]_i_1_n_0\,
      D => Q(11),
      Q => \bd_mem_reg[7]_11\(11),
      R => '0'
    );
\bd_mem_reg[7][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[7][15]_i_1_n_0\,
      D => Q(12),
      Q => \bd_mem_reg[7]_11\(12),
      R => '0'
    );
\bd_mem_reg[7][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[7][15]_i_1_n_0\,
      D => Q(13),
      Q => \bd_mem_reg[7]_11\(13),
      R => '0'
    );
\bd_mem_reg[7][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[7][15]_i_1_n_0\,
      D => Q(14),
      Q => \bd_mem_reg[7]_11\(14),
      R => '0'
    );
\bd_mem_reg[7][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[7][15]_i_1_n_0\,
      D => Q(15),
      Q => \bd_mem_reg[7]_11\(15),
      R => '0'
    );
\bd_mem_reg[7][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[7][15]_i_1_n_0\,
      D => Q(1),
      Q => \bd_mem_reg[7]_11\(1),
      R => '0'
    );
\bd_mem_reg[7][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[7][15]_i_1_n_0\,
      D => Q(2),
      Q => \bd_mem_reg[7]_11\(2),
      R => '0'
    );
\bd_mem_reg[7][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[7][15]_i_1_n_0\,
      D => Q(3),
      Q => \bd_mem_reg[7]_11\(3),
      R => '0'
    );
\bd_mem_reg[7][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[7][15]_i_1_n_0\,
      D => Q(4),
      Q => \bd_mem_reg[7]_11\(4),
      R => '0'
    );
\bd_mem_reg[7][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[7][15]_i_1_n_0\,
      D => Q(5),
      Q => \bd_mem_reg[7]_11\(5),
      R => '0'
    );
\bd_mem_reg[7][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[7][15]_i_1_n_0\,
      D => Q(6),
      Q => \bd_mem_reg[7]_11\(6),
      R => '0'
    );
\bd_mem_reg[7][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[7][15]_i_1_n_0\,
      D => Q(7),
      Q => \bd_mem_reg[7]_11\(7),
      R => '0'
    );
\bd_mem_reg[7][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[7][15]_i_1_n_0\,
      D => Q(8),
      Q => \bd_mem_reg[7]_11\(8),
      R => '0'
    );
\bd_mem_reg[7][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[7][15]_i_1_n_0\,
      D => Q(9),
      Q => \bd_mem_reg[7]_11\(9),
      R => '0'
    );
\bd_mem_reg[8][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[8][15]_i_1_n_0\,
      D => Q(0),
      Q => \bd_mem_reg[8]_12\(0),
      R => '0'
    );
\bd_mem_reg[8][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[8][15]_i_1_n_0\,
      D => Q(10),
      Q => \bd_mem_reg[8]_12\(10),
      R => '0'
    );
\bd_mem_reg[8][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[8][15]_i_1_n_0\,
      D => Q(11),
      Q => \bd_mem_reg[8]_12\(11),
      R => '0'
    );
\bd_mem_reg[8][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[8][15]_i_1_n_0\,
      D => Q(12),
      Q => \bd_mem_reg[8]_12\(12),
      R => '0'
    );
\bd_mem_reg[8][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[8][15]_i_1_n_0\,
      D => Q(13),
      Q => \bd_mem_reg[8]_12\(13),
      R => '0'
    );
\bd_mem_reg[8][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[8][15]_i_1_n_0\,
      D => Q(14),
      Q => \bd_mem_reg[8]_12\(14),
      R => '0'
    );
\bd_mem_reg[8][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[8][15]_i_1_n_0\,
      D => Q(15),
      Q => \bd_mem_reg[8]_12\(15),
      R => '0'
    );
\bd_mem_reg[8][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[8][15]_i_1_n_0\,
      D => Q(1),
      Q => \bd_mem_reg[8]_12\(1),
      R => '0'
    );
\bd_mem_reg[8][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[8][15]_i_1_n_0\,
      D => Q(2),
      Q => \bd_mem_reg[8]_12\(2),
      R => '0'
    );
\bd_mem_reg[8][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[8][15]_i_1_n_0\,
      D => Q(3),
      Q => \bd_mem_reg[8]_12\(3),
      R => '0'
    );
\bd_mem_reg[8][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[8][15]_i_1_n_0\,
      D => Q(4),
      Q => \bd_mem_reg[8]_12\(4),
      R => '0'
    );
\bd_mem_reg[8][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[8][15]_i_1_n_0\,
      D => Q(5),
      Q => \bd_mem_reg[8]_12\(5),
      R => '0'
    );
\bd_mem_reg[8][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[8][15]_i_1_n_0\,
      D => Q(6),
      Q => \bd_mem_reg[8]_12\(6),
      R => '0'
    );
\bd_mem_reg[8][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[8][15]_i_1_n_0\,
      D => Q(7),
      Q => \bd_mem_reg[8]_12\(7),
      R => '0'
    );
\bd_mem_reg[8][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[8][15]_i_1_n_0\,
      D => Q(8),
      Q => \bd_mem_reg[8]_12\(8),
      R => '0'
    );
\bd_mem_reg[8][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[8][15]_i_1_n_0\,
      D => Q(9),
      Q => \bd_mem_reg[8]_12\(9),
      R => '0'
    );
\bd_mem_reg[9][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[9][15]_i_1_n_0\,
      D => Q(0),
      Q => \bd_mem_reg[9]_13\(0),
      R => '0'
    );
\bd_mem_reg[9][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[9][15]_i_1_n_0\,
      D => Q(10),
      Q => \bd_mem_reg[9]_13\(10),
      R => '0'
    );
\bd_mem_reg[9][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[9][15]_i_1_n_0\,
      D => Q(11),
      Q => \bd_mem_reg[9]_13\(11),
      R => '0'
    );
\bd_mem_reg[9][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[9][15]_i_1_n_0\,
      D => Q(12),
      Q => \bd_mem_reg[9]_13\(12),
      R => '0'
    );
\bd_mem_reg[9][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[9][15]_i_1_n_0\,
      D => Q(13),
      Q => \bd_mem_reg[9]_13\(13),
      R => '0'
    );
\bd_mem_reg[9][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[9][15]_i_1_n_0\,
      D => Q(14),
      Q => \bd_mem_reg[9]_13\(14),
      R => '0'
    );
\bd_mem_reg[9][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[9][15]_i_1_n_0\,
      D => Q(15),
      Q => \bd_mem_reg[9]_13\(15),
      R => '0'
    );
\bd_mem_reg[9][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[9][15]_i_1_n_0\,
      D => Q(1),
      Q => \bd_mem_reg[9]_13\(1),
      R => '0'
    );
\bd_mem_reg[9][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[9][15]_i_1_n_0\,
      D => Q(2),
      Q => \bd_mem_reg[9]_13\(2),
      R => '0'
    );
\bd_mem_reg[9][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[9][15]_i_1_n_0\,
      D => Q(3),
      Q => \bd_mem_reg[9]_13\(3),
      R => '0'
    );
\bd_mem_reg[9][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[9][15]_i_1_n_0\,
      D => Q(4),
      Q => \bd_mem_reg[9]_13\(4),
      R => '0'
    );
\bd_mem_reg[9][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[9][15]_i_1_n_0\,
      D => Q(5),
      Q => \bd_mem_reg[9]_13\(5),
      R => '0'
    );
\bd_mem_reg[9][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[9][15]_i_1_n_0\,
      D => Q(6),
      Q => \bd_mem_reg[9]_13\(6),
      R => '0'
    );
\bd_mem_reg[9][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[9][15]_i_1_n_0\,
      D => Q(7),
      Q => \bd_mem_reg[9]_13\(7),
      R => '0'
    );
\bd_mem_reg[9][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[9][15]_i_1_n_0\,
      D => Q(8),
      Q => \bd_mem_reg[9]_13\(8),
      R => '0'
    );
\bd_mem_reg[9][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[9][15]_i_1_n_0\,
      D => Q(9),
      Q => \bd_mem_reg[9]_13\(9),
      R => '0'
    );
\dat_out_s[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dat_out_s_reg[0]_i_2_n_0\,
      I1 => \dat_out_s_reg[0]_i_3_n_0\,
      I2 => s_rd_pnt_reg(4),
      I3 => \dat_out_s_reg[0]_i_4_n_0\,
      I4 => s_rd_pnt_reg(3),
      I5 => \dat_out_s_reg[0]_i_5_n_0\,
      O => \dat_out_s[0]_i_1_n_0\
    );
\dat_out_s[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[11]_15\(0),
      I1 => \bd_mem_reg[10]_14\(0),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[9]_13\(0),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[8]_12\(0),
      O => \dat_out_s[0]_i_10_n_0\
    );
\dat_out_s[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[15]_19\(0),
      I1 => \bd_mem_reg[14]_18\(0),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[13]_17\(0),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[12]_16\(0),
      O => \dat_out_s[0]_i_11_n_0\
    );
\dat_out_s[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[3]_7\(0),
      I1 => \bd_mem_reg[2]_6\(0),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[1]_5\(0),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[0]_4\(0),
      O => \dat_out_s[0]_i_12_n_0\
    );
\dat_out_s[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[7]_11\(0),
      I1 => \bd_mem_reg[6]_10\(0),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[5]_9\(0),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[4]_8\(0),
      O => \dat_out_s[0]_i_13_n_0\
    );
\dat_out_s[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[27]_31\(0),
      I1 => \bd_mem_reg[26]_30\(0),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[25]_29\(0),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[24]_28\(0),
      O => \dat_out_s[0]_i_6_n_0\
    );
\dat_out_s[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[31]_35\(0),
      I1 => \bd_mem_reg[30]_34\(0),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[29]_33\(0),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[28]_32\(0),
      O => \dat_out_s[0]_i_7_n_0\
    );
\dat_out_s[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[19]_23\(0),
      I1 => \bd_mem_reg[18]_22\(0),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[17]_21\(0),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[16]_20\(0),
      O => \dat_out_s[0]_i_8_n_0\
    );
\dat_out_s[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[23]_27\(0),
      I1 => \bd_mem_reg[22]_26\(0),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[21]_25\(0),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[20]_24\(0),
      O => \dat_out_s[0]_i_9_n_0\
    );
\dat_out_s[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dat_out_s_reg[10]_i_2_n_0\,
      I1 => \dat_out_s_reg[10]_i_3_n_0\,
      I2 => s_rd_pnt_reg(4),
      I3 => \dat_out_s_reg[10]_i_4_n_0\,
      I4 => s_rd_pnt_reg(3),
      I5 => \dat_out_s_reg[10]_i_5_n_0\,
      O => \dat_out_s[10]_i_1_n_0\
    );
\dat_out_s[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[11]_15\(10),
      I1 => \bd_mem_reg[10]_14\(10),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[9]_13\(10),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[8]_12\(10),
      O => \dat_out_s[10]_i_10_n_0\
    );
\dat_out_s[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[15]_19\(10),
      I1 => \bd_mem_reg[14]_18\(10),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[13]_17\(10),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[12]_16\(10),
      O => \dat_out_s[10]_i_11_n_0\
    );
\dat_out_s[10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[3]_7\(10),
      I1 => \bd_mem_reg[2]_6\(10),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[1]_5\(10),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[0]_4\(10),
      O => \dat_out_s[10]_i_12_n_0\
    );
\dat_out_s[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[7]_11\(10),
      I1 => \bd_mem_reg[6]_10\(10),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[5]_9\(10),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[4]_8\(10),
      O => \dat_out_s[10]_i_13_n_0\
    );
\dat_out_s[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[27]_31\(10),
      I1 => \bd_mem_reg[26]_30\(10),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[25]_29\(10),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[24]_28\(10),
      O => \dat_out_s[10]_i_6_n_0\
    );
\dat_out_s[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[31]_35\(10),
      I1 => \bd_mem_reg[30]_34\(10),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[29]_33\(10),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[28]_32\(10),
      O => \dat_out_s[10]_i_7_n_0\
    );
\dat_out_s[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[19]_23\(10),
      I1 => \bd_mem_reg[18]_22\(10),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[17]_21\(10),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[16]_20\(10),
      O => \dat_out_s[10]_i_8_n_0\
    );
\dat_out_s[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[23]_27\(10),
      I1 => \bd_mem_reg[22]_26\(10),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[21]_25\(10),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[20]_24\(10),
      O => \dat_out_s[10]_i_9_n_0\
    );
\dat_out_s[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dat_out_s_reg[11]_i_2_n_0\,
      I1 => \dat_out_s_reg[11]_i_3_n_0\,
      I2 => s_rd_pnt_reg(4),
      I3 => \dat_out_s_reg[11]_i_4_n_0\,
      I4 => s_rd_pnt_reg(3),
      I5 => \dat_out_s_reg[11]_i_5_n_0\,
      O => \dat_out_s[11]_i_1_n_0\
    );
\dat_out_s[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[11]_15\(11),
      I1 => \bd_mem_reg[10]_14\(11),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[9]_13\(11),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[8]_12\(11),
      O => \dat_out_s[11]_i_10_n_0\
    );
\dat_out_s[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[15]_19\(11),
      I1 => \bd_mem_reg[14]_18\(11),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[13]_17\(11),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[12]_16\(11),
      O => \dat_out_s[11]_i_11_n_0\
    );
\dat_out_s[11]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[3]_7\(11),
      I1 => \bd_mem_reg[2]_6\(11),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[1]_5\(11),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[0]_4\(11),
      O => \dat_out_s[11]_i_12_n_0\
    );
\dat_out_s[11]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[7]_11\(11),
      I1 => \bd_mem_reg[6]_10\(11),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[5]_9\(11),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[4]_8\(11),
      O => \dat_out_s[11]_i_13_n_0\
    );
\dat_out_s[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[27]_31\(11),
      I1 => \bd_mem_reg[26]_30\(11),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[25]_29\(11),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[24]_28\(11),
      O => \dat_out_s[11]_i_6_n_0\
    );
\dat_out_s[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[31]_35\(11),
      I1 => \bd_mem_reg[30]_34\(11),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[29]_33\(11),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[28]_32\(11),
      O => \dat_out_s[11]_i_7_n_0\
    );
\dat_out_s[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[19]_23\(11),
      I1 => \bd_mem_reg[18]_22\(11),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[17]_21\(11),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[16]_20\(11),
      O => \dat_out_s[11]_i_8_n_0\
    );
\dat_out_s[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[23]_27\(11),
      I1 => \bd_mem_reg[22]_26\(11),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[21]_25\(11),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[20]_24\(11),
      O => \dat_out_s[11]_i_9_n_0\
    );
\dat_out_s[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dat_out_s_reg[12]_i_2_n_0\,
      I1 => \dat_out_s_reg[12]_i_3_n_0\,
      I2 => s_rd_pnt_reg(4),
      I3 => \dat_out_s_reg[12]_i_4_n_0\,
      I4 => s_rd_pnt_reg(3),
      I5 => \dat_out_s_reg[12]_i_5_n_0\,
      O => \dat_out_s[12]_i_1_n_0\
    );
\dat_out_s[12]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[11]_15\(12),
      I1 => \bd_mem_reg[10]_14\(12),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[9]_13\(12),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[8]_12\(12),
      O => \dat_out_s[12]_i_10_n_0\
    );
\dat_out_s[12]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[15]_19\(12),
      I1 => \bd_mem_reg[14]_18\(12),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[13]_17\(12),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[12]_16\(12),
      O => \dat_out_s[12]_i_11_n_0\
    );
\dat_out_s[12]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[3]_7\(12),
      I1 => \bd_mem_reg[2]_6\(12),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[1]_5\(12),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[0]_4\(12),
      O => \dat_out_s[12]_i_12_n_0\
    );
\dat_out_s[12]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[7]_11\(12),
      I1 => \bd_mem_reg[6]_10\(12),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[5]_9\(12),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[4]_8\(12),
      O => \dat_out_s[12]_i_13_n_0\
    );
\dat_out_s[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[27]_31\(12),
      I1 => \bd_mem_reg[26]_30\(12),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[25]_29\(12),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[24]_28\(12),
      O => \dat_out_s[12]_i_6_n_0\
    );
\dat_out_s[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[31]_35\(12),
      I1 => \bd_mem_reg[30]_34\(12),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[29]_33\(12),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[28]_32\(12),
      O => \dat_out_s[12]_i_7_n_0\
    );
\dat_out_s[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[19]_23\(12),
      I1 => \bd_mem_reg[18]_22\(12),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[17]_21\(12),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[16]_20\(12),
      O => \dat_out_s[12]_i_8_n_0\
    );
\dat_out_s[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[23]_27\(12),
      I1 => \bd_mem_reg[22]_26\(12),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[21]_25\(12),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[20]_24\(12),
      O => \dat_out_s[12]_i_9_n_0\
    );
\dat_out_s[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dat_out_s_reg[13]_i_2_n_0\,
      I1 => \dat_out_s_reg[13]_i_3_n_0\,
      I2 => s_rd_pnt_reg(4),
      I3 => \dat_out_s_reg[13]_i_4_n_0\,
      I4 => s_rd_pnt_reg(3),
      I5 => \dat_out_s_reg[13]_i_5_n_0\,
      O => \dat_out_s[13]_i_1_n_0\
    );
\dat_out_s[13]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[11]_15\(13),
      I1 => \bd_mem_reg[10]_14\(13),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[9]_13\(13),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[8]_12\(13),
      O => \dat_out_s[13]_i_10_n_0\
    );
\dat_out_s[13]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[15]_19\(13),
      I1 => \bd_mem_reg[14]_18\(13),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[13]_17\(13),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[12]_16\(13),
      O => \dat_out_s[13]_i_11_n_0\
    );
\dat_out_s[13]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[3]_7\(13),
      I1 => \bd_mem_reg[2]_6\(13),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[1]_5\(13),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[0]_4\(13),
      O => \dat_out_s[13]_i_12_n_0\
    );
\dat_out_s[13]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[7]_11\(13),
      I1 => \bd_mem_reg[6]_10\(13),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[5]_9\(13),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[4]_8\(13),
      O => \dat_out_s[13]_i_13_n_0\
    );
\dat_out_s[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[27]_31\(13),
      I1 => \bd_mem_reg[26]_30\(13),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[25]_29\(13),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[24]_28\(13),
      O => \dat_out_s[13]_i_6_n_0\
    );
\dat_out_s[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[31]_35\(13),
      I1 => \bd_mem_reg[30]_34\(13),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[29]_33\(13),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[28]_32\(13),
      O => \dat_out_s[13]_i_7_n_0\
    );
\dat_out_s[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[19]_23\(13),
      I1 => \bd_mem_reg[18]_22\(13),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[17]_21\(13),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[16]_20\(13),
      O => \dat_out_s[13]_i_8_n_0\
    );
\dat_out_s[13]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[23]_27\(13),
      I1 => \bd_mem_reg[22]_26\(13),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[21]_25\(13),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[20]_24\(13),
      O => \dat_out_s[13]_i_9_n_0\
    );
\dat_out_s[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dat_out_s_reg[14]_i_2_n_0\,
      I1 => \dat_out_s_reg[14]_i_3_n_0\,
      I2 => s_rd_pnt_reg(4),
      I3 => \dat_out_s_reg[14]_i_4_n_0\,
      I4 => s_rd_pnt_reg(3),
      I5 => \dat_out_s_reg[14]_i_5_n_0\,
      O => \dat_out_s[14]_i_1_n_0\
    );
\dat_out_s[14]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[11]_15\(14),
      I1 => \bd_mem_reg[10]_14\(14),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[9]_13\(14),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[8]_12\(14),
      O => \dat_out_s[14]_i_10_n_0\
    );
\dat_out_s[14]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[15]_19\(14),
      I1 => \bd_mem_reg[14]_18\(14),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[13]_17\(14),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[12]_16\(14),
      O => \dat_out_s[14]_i_11_n_0\
    );
\dat_out_s[14]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[3]_7\(14),
      I1 => \bd_mem_reg[2]_6\(14),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[1]_5\(14),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[0]_4\(14),
      O => \dat_out_s[14]_i_12_n_0\
    );
\dat_out_s[14]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[7]_11\(14),
      I1 => \bd_mem_reg[6]_10\(14),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[5]_9\(14),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[4]_8\(14),
      O => \dat_out_s[14]_i_13_n_0\
    );
\dat_out_s[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[27]_31\(14),
      I1 => \bd_mem_reg[26]_30\(14),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[25]_29\(14),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[24]_28\(14),
      O => \dat_out_s[14]_i_6_n_0\
    );
\dat_out_s[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[31]_35\(14),
      I1 => \bd_mem_reg[30]_34\(14),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[29]_33\(14),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[28]_32\(14),
      O => \dat_out_s[14]_i_7_n_0\
    );
\dat_out_s[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[19]_23\(14),
      I1 => \bd_mem_reg[18]_22\(14),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[17]_21\(14),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[16]_20\(14),
      O => \dat_out_s[14]_i_8_n_0\
    );
\dat_out_s[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[23]_27\(14),
      I1 => \bd_mem_reg[22]_26\(14),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[21]_25\(14),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[20]_24\(14),
      O => \dat_out_s[14]_i_9_n_0\
    );
\dat_out_s[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[23]_27\(15),
      I1 => \bd_mem_reg[22]_26\(15),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[21]_25\(15),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[20]_24\(15),
      O => \dat_out_s[15]_i_10_n_0\
    );
\dat_out_s[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[11]_15\(15),
      I1 => \bd_mem_reg[10]_14\(15),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[9]_13\(15),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[8]_12\(15),
      O => \dat_out_s[15]_i_11_n_0\
    );
\dat_out_s[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[15]_19\(15),
      I1 => \bd_mem_reg[14]_18\(15),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[13]_17\(15),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[12]_16\(15),
      O => \dat_out_s[15]_i_12_n_0\
    );
\dat_out_s[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[3]_7\(15),
      I1 => \bd_mem_reg[2]_6\(15),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[1]_5\(15),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[0]_4\(15),
      O => \dat_out_s[15]_i_13_n_0\
    );
\dat_out_s[15]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[7]_11\(15),
      I1 => \bd_mem_reg[6]_10\(15),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[5]_9\(15),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[4]_8\(15),
      O => \dat_out_s[15]_i_14_n_0\
    );
\dat_out_s[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dat_out_s_reg[15]_i_3_n_0\,
      I1 => \dat_out_s_reg[15]_i_4_n_0\,
      I2 => s_rd_pnt_reg(4),
      I3 => \dat_out_s_reg[15]_i_5_n_0\,
      I4 => s_rd_pnt_reg(3),
      I5 => \dat_out_s_reg[15]_i_6_n_0\,
      O => \dat_out_s[15]_i_2_n_0\
    );
\dat_out_s[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[27]_31\(15),
      I1 => \bd_mem_reg[26]_30\(15),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[25]_29\(15),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[24]_28\(15),
      O => \dat_out_s[15]_i_7_n_0\
    );
\dat_out_s[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[31]_35\(15),
      I1 => \bd_mem_reg[30]_34\(15),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[29]_33\(15),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[28]_32\(15),
      O => \dat_out_s[15]_i_8_n_0\
    );
\dat_out_s[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[19]_23\(15),
      I1 => \bd_mem_reg[18]_22\(15),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[17]_21\(15),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[16]_20\(15),
      O => \dat_out_s[15]_i_9_n_0\
    );
\dat_out_s[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dat_out_s_reg[1]_i_2_n_0\,
      I1 => \dat_out_s_reg[1]_i_3_n_0\,
      I2 => s_rd_pnt_reg(4),
      I3 => \dat_out_s_reg[1]_i_4_n_0\,
      I4 => s_rd_pnt_reg(3),
      I5 => \dat_out_s_reg[1]_i_5_n_0\,
      O => \dat_out_s[1]_i_1_n_0\
    );
\dat_out_s[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[11]_15\(1),
      I1 => \bd_mem_reg[10]_14\(1),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[9]_13\(1),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[8]_12\(1),
      O => \dat_out_s[1]_i_10_n_0\
    );
\dat_out_s[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[15]_19\(1),
      I1 => \bd_mem_reg[14]_18\(1),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[13]_17\(1),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[12]_16\(1),
      O => \dat_out_s[1]_i_11_n_0\
    );
\dat_out_s[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[3]_7\(1),
      I1 => \bd_mem_reg[2]_6\(1),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[1]_5\(1),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[0]_4\(1),
      O => \dat_out_s[1]_i_12_n_0\
    );
\dat_out_s[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[7]_11\(1),
      I1 => \bd_mem_reg[6]_10\(1),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[5]_9\(1),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[4]_8\(1),
      O => \dat_out_s[1]_i_13_n_0\
    );
\dat_out_s[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[27]_31\(1),
      I1 => \bd_mem_reg[26]_30\(1),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[25]_29\(1),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[24]_28\(1),
      O => \dat_out_s[1]_i_6_n_0\
    );
\dat_out_s[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[31]_35\(1),
      I1 => \bd_mem_reg[30]_34\(1),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[29]_33\(1),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[28]_32\(1),
      O => \dat_out_s[1]_i_7_n_0\
    );
\dat_out_s[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[19]_23\(1),
      I1 => \bd_mem_reg[18]_22\(1),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[17]_21\(1),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[16]_20\(1),
      O => \dat_out_s[1]_i_8_n_0\
    );
\dat_out_s[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[23]_27\(1),
      I1 => \bd_mem_reg[22]_26\(1),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[21]_25\(1),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[20]_24\(1),
      O => \dat_out_s[1]_i_9_n_0\
    );
\dat_out_s[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dat_out_s_reg[2]_i_2_n_0\,
      I1 => \dat_out_s_reg[2]_i_3_n_0\,
      I2 => s_rd_pnt_reg(4),
      I3 => \dat_out_s_reg[2]_i_4_n_0\,
      I4 => s_rd_pnt_reg(3),
      I5 => \dat_out_s_reg[2]_i_5_n_0\,
      O => \dat_out_s[2]_i_1_n_0\
    );
\dat_out_s[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[11]_15\(2),
      I1 => \bd_mem_reg[10]_14\(2),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[9]_13\(2),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[8]_12\(2),
      O => \dat_out_s[2]_i_10_n_0\
    );
\dat_out_s[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[15]_19\(2),
      I1 => \bd_mem_reg[14]_18\(2),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[13]_17\(2),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[12]_16\(2),
      O => \dat_out_s[2]_i_11_n_0\
    );
\dat_out_s[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[3]_7\(2),
      I1 => \bd_mem_reg[2]_6\(2),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[1]_5\(2),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[0]_4\(2),
      O => \dat_out_s[2]_i_12_n_0\
    );
\dat_out_s[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[7]_11\(2),
      I1 => \bd_mem_reg[6]_10\(2),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[5]_9\(2),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[4]_8\(2),
      O => \dat_out_s[2]_i_13_n_0\
    );
\dat_out_s[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[27]_31\(2),
      I1 => \bd_mem_reg[26]_30\(2),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[25]_29\(2),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[24]_28\(2),
      O => \dat_out_s[2]_i_6_n_0\
    );
\dat_out_s[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[31]_35\(2),
      I1 => \bd_mem_reg[30]_34\(2),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[29]_33\(2),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[28]_32\(2),
      O => \dat_out_s[2]_i_7_n_0\
    );
\dat_out_s[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[19]_23\(2),
      I1 => \bd_mem_reg[18]_22\(2),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[17]_21\(2),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[16]_20\(2),
      O => \dat_out_s[2]_i_8_n_0\
    );
\dat_out_s[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[23]_27\(2),
      I1 => \bd_mem_reg[22]_26\(2),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[21]_25\(2),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[20]_24\(2),
      O => \dat_out_s[2]_i_9_n_0\
    );
\dat_out_s[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dat_out_s_reg[3]_i_2_n_0\,
      I1 => \dat_out_s_reg[3]_i_3_n_0\,
      I2 => s_rd_pnt_reg(4),
      I3 => \dat_out_s_reg[3]_i_4_n_0\,
      I4 => s_rd_pnt_reg(3),
      I5 => \dat_out_s_reg[3]_i_5_n_0\,
      O => \dat_out_s[3]_i_1_n_0\
    );
\dat_out_s[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[11]_15\(3),
      I1 => \bd_mem_reg[10]_14\(3),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[9]_13\(3),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[8]_12\(3),
      O => \dat_out_s[3]_i_10_n_0\
    );
\dat_out_s[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[15]_19\(3),
      I1 => \bd_mem_reg[14]_18\(3),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[13]_17\(3),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[12]_16\(3),
      O => \dat_out_s[3]_i_11_n_0\
    );
\dat_out_s[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[3]_7\(3),
      I1 => \bd_mem_reg[2]_6\(3),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[1]_5\(3),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[0]_4\(3),
      O => \dat_out_s[3]_i_12_n_0\
    );
\dat_out_s[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[7]_11\(3),
      I1 => \bd_mem_reg[6]_10\(3),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[5]_9\(3),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[4]_8\(3),
      O => \dat_out_s[3]_i_13_n_0\
    );
\dat_out_s[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[27]_31\(3),
      I1 => \bd_mem_reg[26]_30\(3),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[25]_29\(3),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[24]_28\(3),
      O => \dat_out_s[3]_i_6_n_0\
    );
\dat_out_s[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[31]_35\(3),
      I1 => \bd_mem_reg[30]_34\(3),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[29]_33\(3),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[28]_32\(3),
      O => \dat_out_s[3]_i_7_n_0\
    );
\dat_out_s[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[19]_23\(3),
      I1 => \bd_mem_reg[18]_22\(3),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[17]_21\(3),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[16]_20\(3),
      O => \dat_out_s[3]_i_8_n_0\
    );
\dat_out_s[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[23]_27\(3),
      I1 => \bd_mem_reg[22]_26\(3),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[21]_25\(3),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[20]_24\(3),
      O => \dat_out_s[3]_i_9_n_0\
    );
\dat_out_s[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dat_out_s_reg[4]_i_2_n_0\,
      I1 => \dat_out_s_reg[4]_i_3_n_0\,
      I2 => s_rd_pnt_reg(4),
      I3 => \dat_out_s_reg[4]_i_4_n_0\,
      I4 => s_rd_pnt_reg(3),
      I5 => \dat_out_s_reg[4]_i_5_n_0\,
      O => \dat_out_s[4]_i_1_n_0\
    );
\dat_out_s[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[11]_15\(4),
      I1 => \bd_mem_reg[10]_14\(4),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[9]_13\(4),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[8]_12\(4),
      O => \dat_out_s[4]_i_10_n_0\
    );
\dat_out_s[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[15]_19\(4),
      I1 => \bd_mem_reg[14]_18\(4),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[13]_17\(4),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[12]_16\(4),
      O => \dat_out_s[4]_i_11_n_0\
    );
\dat_out_s[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[3]_7\(4),
      I1 => \bd_mem_reg[2]_6\(4),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[1]_5\(4),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[0]_4\(4),
      O => \dat_out_s[4]_i_12_n_0\
    );
\dat_out_s[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[7]_11\(4),
      I1 => \bd_mem_reg[6]_10\(4),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[5]_9\(4),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[4]_8\(4),
      O => \dat_out_s[4]_i_13_n_0\
    );
\dat_out_s[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[27]_31\(4),
      I1 => \bd_mem_reg[26]_30\(4),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[25]_29\(4),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[24]_28\(4),
      O => \dat_out_s[4]_i_6_n_0\
    );
\dat_out_s[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[31]_35\(4),
      I1 => \bd_mem_reg[30]_34\(4),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[29]_33\(4),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[28]_32\(4),
      O => \dat_out_s[4]_i_7_n_0\
    );
\dat_out_s[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[19]_23\(4),
      I1 => \bd_mem_reg[18]_22\(4),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[17]_21\(4),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[16]_20\(4),
      O => \dat_out_s[4]_i_8_n_0\
    );
\dat_out_s[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[23]_27\(4),
      I1 => \bd_mem_reg[22]_26\(4),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[21]_25\(4),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[20]_24\(4),
      O => \dat_out_s[4]_i_9_n_0\
    );
\dat_out_s[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dat_out_s_reg[5]_i_2_n_0\,
      I1 => \dat_out_s_reg[5]_i_3_n_0\,
      I2 => s_rd_pnt_reg(4),
      I3 => \dat_out_s_reg[5]_i_4_n_0\,
      I4 => s_rd_pnt_reg(3),
      I5 => \dat_out_s_reg[5]_i_5_n_0\,
      O => \dat_out_s[5]_i_1_n_0\
    );
\dat_out_s[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[11]_15\(5),
      I1 => \bd_mem_reg[10]_14\(5),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[9]_13\(5),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[8]_12\(5),
      O => \dat_out_s[5]_i_10_n_0\
    );
\dat_out_s[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[15]_19\(5),
      I1 => \bd_mem_reg[14]_18\(5),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[13]_17\(5),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[12]_16\(5),
      O => \dat_out_s[5]_i_11_n_0\
    );
\dat_out_s[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[3]_7\(5),
      I1 => \bd_mem_reg[2]_6\(5),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[1]_5\(5),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[0]_4\(5),
      O => \dat_out_s[5]_i_12_n_0\
    );
\dat_out_s[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[7]_11\(5),
      I1 => \bd_mem_reg[6]_10\(5),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[5]_9\(5),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[4]_8\(5),
      O => \dat_out_s[5]_i_13_n_0\
    );
\dat_out_s[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[27]_31\(5),
      I1 => \bd_mem_reg[26]_30\(5),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[25]_29\(5),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[24]_28\(5),
      O => \dat_out_s[5]_i_6_n_0\
    );
\dat_out_s[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[31]_35\(5),
      I1 => \bd_mem_reg[30]_34\(5),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[29]_33\(5),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[28]_32\(5),
      O => \dat_out_s[5]_i_7_n_0\
    );
\dat_out_s[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[19]_23\(5),
      I1 => \bd_mem_reg[18]_22\(5),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[17]_21\(5),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[16]_20\(5),
      O => \dat_out_s[5]_i_8_n_0\
    );
\dat_out_s[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[23]_27\(5),
      I1 => \bd_mem_reg[22]_26\(5),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[21]_25\(5),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[20]_24\(5),
      O => \dat_out_s[5]_i_9_n_0\
    );
\dat_out_s[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dat_out_s_reg[6]_i_2_n_0\,
      I1 => \dat_out_s_reg[6]_i_3_n_0\,
      I2 => s_rd_pnt_reg(4),
      I3 => \dat_out_s_reg[6]_i_4_n_0\,
      I4 => s_rd_pnt_reg(3),
      I5 => \dat_out_s_reg[6]_i_5_n_0\,
      O => \dat_out_s[6]_i_1_n_0\
    );
\dat_out_s[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[11]_15\(6),
      I1 => \bd_mem_reg[10]_14\(6),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[9]_13\(6),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[8]_12\(6),
      O => \dat_out_s[6]_i_10_n_0\
    );
\dat_out_s[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[15]_19\(6),
      I1 => \bd_mem_reg[14]_18\(6),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[13]_17\(6),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[12]_16\(6),
      O => \dat_out_s[6]_i_11_n_0\
    );
\dat_out_s[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[3]_7\(6),
      I1 => \bd_mem_reg[2]_6\(6),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[1]_5\(6),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[0]_4\(6),
      O => \dat_out_s[6]_i_12_n_0\
    );
\dat_out_s[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[7]_11\(6),
      I1 => \bd_mem_reg[6]_10\(6),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[5]_9\(6),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[4]_8\(6),
      O => \dat_out_s[6]_i_13_n_0\
    );
\dat_out_s[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[27]_31\(6),
      I1 => \bd_mem_reg[26]_30\(6),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[25]_29\(6),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[24]_28\(6),
      O => \dat_out_s[6]_i_6_n_0\
    );
\dat_out_s[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[31]_35\(6),
      I1 => \bd_mem_reg[30]_34\(6),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[29]_33\(6),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[28]_32\(6),
      O => \dat_out_s[6]_i_7_n_0\
    );
\dat_out_s[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[19]_23\(6),
      I1 => \bd_mem_reg[18]_22\(6),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[17]_21\(6),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[16]_20\(6),
      O => \dat_out_s[6]_i_8_n_0\
    );
\dat_out_s[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[23]_27\(6),
      I1 => \bd_mem_reg[22]_26\(6),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[21]_25\(6),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[20]_24\(6),
      O => \dat_out_s[6]_i_9_n_0\
    );
\dat_out_s[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dat_out_s_reg[7]_i_2_n_0\,
      I1 => \dat_out_s_reg[7]_i_3_n_0\,
      I2 => s_rd_pnt_reg(4),
      I3 => \dat_out_s_reg[7]_i_4_n_0\,
      I4 => s_rd_pnt_reg(3),
      I5 => \dat_out_s_reg[7]_i_5_n_0\,
      O => \dat_out_s[7]_i_1_n_0\
    );
\dat_out_s[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[11]_15\(7),
      I1 => \bd_mem_reg[10]_14\(7),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[9]_13\(7),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[8]_12\(7),
      O => \dat_out_s[7]_i_10_n_0\
    );
\dat_out_s[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[15]_19\(7),
      I1 => \bd_mem_reg[14]_18\(7),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[13]_17\(7),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[12]_16\(7),
      O => \dat_out_s[7]_i_11_n_0\
    );
\dat_out_s[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[3]_7\(7),
      I1 => \bd_mem_reg[2]_6\(7),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[1]_5\(7),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[0]_4\(7),
      O => \dat_out_s[7]_i_12_n_0\
    );
\dat_out_s[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[7]_11\(7),
      I1 => \bd_mem_reg[6]_10\(7),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[5]_9\(7),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[4]_8\(7),
      O => \dat_out_s[7]_i_13_n_0\
    );
\dat_out_s[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[27]_31\(7),
      I1 => \bd_mem_reg[26]_30\(7),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[25]_29\(7),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[24]_28\(7),
      O => \dat_out_s[7]_i_6_n_0\
    );
\dat_out_s[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[31]_35\(7),
      I1 => \bd_mem_reg[30]_34\(7),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[29]_33\(7),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[28]_32\(7),
      O => \dat_out_s[7]_i_7_n_0\
    );
\dat_out_s[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[19]_23\(7),
      I1 => \bd_mem_reg[18]_22\(7),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[17]_21\(7),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[16]_20\(7),
      O => \dat_out_s[7]_i_8_n_0\
    );
\dat_out_s[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[23]_27\(7),
      I1 => \bd_mem_reg[22]_26\(7),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[21]_25\(7),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[20]_24\(7),
      O => \dat_out_s[7]_i_9_n_0\
    );
\dat_out_s[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dat_out_s_reg[8]_i_2_n_0\,
      I1 => \dat_out_s_reg[8]_i_3_n_0\,
      I2 => s_rd_pnt_reg(4),
      I3 => \dat_out_s_reg[8]_i_4_n_0\,
      I4 => s_rd_pnt_reg(3),
      I5 => \dat_out_s_reg[8]_i_5_n_0\,
      O => \dat_out_s[8]_i_1_n_0\
    );
\dat_out_s[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[11]_15\(8),
      I1 => \bd_mem_reg[10]_14\(8),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[9]_13\(8),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[8]_12\(8),
      O => \dat_out_s[8]_i_10_n_0\
    );
\dat_out_s[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[15]_19\(8),
      I1 => \bd_mem_reg[14]_18\(8),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[13]_17\(8),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[12]_16\(8),
      O => \dat_out_s[8]_i_11_n_0\
    );
\dat_out_s[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[3]_7\(8),
      I1 => \bd_mem_reg[2]_6\(8),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[1]_5\(8),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[0]_4\(8),
      O => \dat_out_s[8]_i_12_n_0\
    );
\dat_out_s[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[7]_11\(8),
      I1 => \bd_mem_reg[6]_10\(8),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[5]_9\(8),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[4]_8\(8),
      O => \dat_out_s[8]_i_13_n_0\
    );
\dat_out_s[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[27]_31\(8),
      I1 => \bd_mem_reg[26]_30\(8),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[25]_29\(8),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[24]_28\(8),
      O => \dat_out_s[8]_i_6_n_0\
    );
\dat_out_s[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[31]_35\(8),
      I1 => \bd_mem_reg[30]_34\(8),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[29]_33\(8),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[28]_32\(8),
      O => \dat_out_s[8]_i_7_n_0\
    );
\dat_out_s[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[19]_23\(8),
      I1 => \bd_mem_reg[18]_22\(8),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[17]_21\(8),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[16]_20\(8),
      O => \dat_out_s[8]_i_8_n_0\
    );
\dat_out_s[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[23]_27\(8),
      I1 => \bd_mem_reg[22]_26\(8),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[21]_25\(8),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[20]_24\(8),
      O => \dat_out_s[8]_i_9_n_0\
    );
\dat_out_s[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dat_out_s_reg[9]_i_2_n_0\,
      I1 => \dat_out_s_reg[9]_i_3_n_0\,
      I2 => s_rd_pnt_reg(4),
      I3 => \dat_out_s_reg[9]_i_4_n_0\,
      I4 => s_rd_pnt_reg(3),
      I5 => \dat_out_s_reg[9]_i_5_n_0\,
      O => \dat_out_s[9]_i_1_n_0\
    );
\dat_out_s[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[11]_15\(9),
      I1 => \bd_mem_reg[10]_14\(9),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[9]_13\(9),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[8]_12\(9),
      O => \dat_out_s[9]_i_10_n_0\
    );
\dat_out_s[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[15]_19\(9),
      I1 => \bd_mem_reg[14]_18\(9),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[13]_17\(9),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[12]_16\(9),
      O => \dat_out_s[9]_i_11_n_0\
    );
\dat_out_s[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[3]_7\(9),
      I1 => \bd_mem_reg[2]_6\(9),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[1]_5\(9),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[0]_4\(9),
      O => \dat_out_s[9]_i_12_n_0\
    );
\dat_out_s[9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[7]_11\(9),
      I1 => \bd_mem_reg[6]_10\(9),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[5]_9\(9),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[4]_8\(9),
      O => \dat_out_s[9]_i_13_n_0\
    );
\dat_out_s[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[27]_31\(9),
      I1 => \bd_mem_reg[26]_30\(9),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[25]_29\(9),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[24]_28\(9),
      O => \dat_out_s[9]_i_6_n_0\
    );
\dat_out_s[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[31]_35\(9),
      I1 => \bd_mem_reg[30]_34\(9),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[29]_33\(9),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[28]_32\(9),
      O => \dat_out_s[9]_i_7_n_0\
    );
\dat_out_s[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[19]_23\(9),
      I1 => \bd_mem_reg[18]_22\(9),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[17]_21\(9),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[16]_20\(9),
      O => \dat_out_s[9]_i_8_n_0\
    );
\dat_out_s[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[23]_27\(9),
      I1 => \bd_mem_reg[22]_26\(9),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[21]_25\(9),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[20]_24\(9),
      O => \dat_out_s[9]_i_9_n_0\
    );
\dat_out_s_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \dat_out_s_reg[0]_0\(0),
      D => \dat_out_s[0]_i_1_n_0\,
      Q => dat_out_s(0),
      R => '0'
    );
\dat_out_s_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[0]_i_6_n_0\,
      I1 => \dat_out_s[0]_i_7_n_0\,
      O => \dat_out_s_reg[0]_i_2_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[0]_i_8_n_0\,
      I1 => \dat_out_s[0]_i_9_n_0\,
      O => \dat_out_s_reg[0]_i_3_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[0]_i_10_n_0\,
      I1 => \dat_out_s[0]_i_11_n_0\,
      O => \dat_out_s_reg[0]_i_4_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[0]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[0]_i_12_n_0\,
      I1 => \dat_out_s[0]_i_13_n_0\,
      O => \dat_out_s_reg[0]_i_5_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \dat_out_s_reg[0]_0\(0),
      D => \dat_out_s[10]_i_1_n_0\,
      Q => dat_out_s(10),
      R => '0'
    );
\dat_out_s_reg[10]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[10]_i_6_n_0\,
      I1 => \dat_out_s[10]_i_7_n_0\,
      O => \dat_out_s_reg[10]_i_2_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[10]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[10]_i_8_n_0\,
      I1 => \dat_out_s[10]_i_9_n_0\,
      O => \dat_out_s_reg[10]_i_3_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[10]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[10]_i_10_n_0\,
      I1 => \dat_out_s[10]_i_11_n_0\,
      O => \dat_out_s_reg[10]_i_4_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[10]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[10]_i_12_n_0\,
      I1 => \dat_out_s[10]_i_13_n_0\,
      O => \dat_out_s_reg[10]_i_5_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \dat_out_s_reg[0]_0\(0),
      D => \dat_out_s[11]_i_1_n_0\,
      Q => dat_out_s(11),
      R => '0'
    );
\dat_out_s_reg[11]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[11]_i_6_n_0\,
      I1 => \dat_out_s[11]_i_7_n_0\,
      O => \dat_out_s_reg[11]_i_2_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[11]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[11]_i_8_n_0\,
      I1 => \dat_out_s[11]_i_9_n_0\,
      O => \dat_out_s_reg[11]_i_3_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[11]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[11]_i_10_n_0\,
      I1 => \dat_out_s[11]_i_11_n_0\,
      O => \dat_out_s_reg[11]_i_4_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[11]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[11]_i_12_n_0\,
      I1 => \dat_out_s[11]_i_13_n_0\,
      O => \dat_out_s_reg[11]_i_5_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \dat_out_s_reg[0]_0\(0),
      D => \dat_out_s[12]_i_1_n_0\,
      Q => dat_out_s(12),
      R => '0'
    );
\dat_out_s_reg[12]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[12]_i_6_n_0\,
      I1 => \dat_out_s[12]_i_7_n_0\,
      O => \dat_out_s_reg[12]_i_2_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[12]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[12]_i_8_n_0\,
      I1 => \dat_out_s[12]_i_9_n_0\,
      O => \dat_out_s_reg[12]_i_3_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[12]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[12]_i_10_n_0\,
      I1 => \dat_out_s[12]_i_11_n_0\,
      O => \dat_out_s_reg[12]_i_4_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[12]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[12]_i_12_n_0\,
      I1 => \dat_out_s[12]_i_13_n_0\,
      O => \dat_out_s_reg[12]_i_5_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \dat_out_s_reg[0]_0\(0),
      D => \dat_out_s[13]_i_1_n_0\,
      Q => dat_out_s(13),
      R => '0'
    );
\dat_out_s_reg[13]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[13]_i_6_n_0\,
      I1 => \dat_out_s[13]_i_7_n_0\,
      O => \dat_out_s_reg[13]_i_2_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[13]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[13]_i_8_n_0\,
      I1 => \dat_out_s[13]_i_9_n_0\,
      O => \dat_out_s_reg[13]_i_3_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[13]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[13]_i_10_n_0\,
      I1 => \dat_out_s[13]_i_11_n_0\,
      O => \dat_out_s_reg[13]_i_4_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[13]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[13]_i_12_n_0\,
      I1 => \dat_out_s[13]_i_13_n_0\,
      O => \dat_out_s_reg[13]_i_5_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \dat_out_s_reg[0]_0\(0),
      D => \dat_out_s[14]_i_1_n_0\,
      Q => dat_out_s(14),
      R => '0'
    );
\dat_out_s_reg[14]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[14]_i_6_n_0\,
      I1 => \dat_out_s[14]_i_7_n_0\,
      O => \dat_out_s_reg[14]_i_2_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[14]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[14]_i_8_n_0\,
      I1 => \dat_out_s[14]_i_9_n_0\,
      O => \dat_out_s_reg[14]_i_3_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[14]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[14]_i_10_n_0\,
      I1 => \dat_out_s[14]_i_11_n_0\,
      O => \dat_out_s_reg[14]_i_4_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[14]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[14]_i_12_n_0\,
      I1 => \dat_out_s[14]_i_13_n_0\,
      O => \dat_out_s_reg[14]_i_5_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \dat_out_s_reg[0]_0\(0),
      D => \dat_out_s[15]_i_2_n_0\,
      Q => dat_out_s(15),
      R => '0'
    );
\dat_out_s_reg[15]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[15]_i_7_n_0\,
      I1 => \dat_out_s[15]_i_8_n_0\,
      O => \dat_out_s_reg[15]_i_3_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[15]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[15]_i_9_n_0\,
      I1 => \dat_out_s[15]_i_10_n_0\,
      O => \dat_out_s_reg[15]_i_4_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[15]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[15]_i_11_n_0\,
      I1 => \dat_out_s[15]_i_12_n_0\,
      O => \dat_out_s_reg[15]_i_5_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[15]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[15]_i_13_n_0\,
      I1 => \dat_out_s[15]_i_14_n_0\,
      O => \dat_out_s_reg[15]_i_6_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \dat_out_s_reg[0]_0\(0),
      D => \dat_out_s[1]_i_1_n_0\,
      Q => dat_out_s(1),
      R => '0'
    );
\dat_out_s_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[1]_i_6_n_0\,
      I1 => \dat_out_s[1]_i_7_n_0\,
      O => \dat_out_s_reg[1]_i_2_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[1]_i_8_n_0\,
      I1 => \dat_out_s[1]_i_9_n_0\,
      O => \dat_out_s_reg[1]_i_3_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[1]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[1]_i_10_n_0\,
      I1 => \dat_out_s[1]_i_11_n_0\,
      O => \dat_out_s_reg[1]_i_4_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[1]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[1]_i_12_n_0\,
      I1 => \dat_out_s[1]_i_13_n_0\,
      O => \dat_out_s_reg[1]_i_5_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \dat_out_s_reg[0]_0\(0),
      D => \dat_out_s[2]_i_1_n_0\,
      Q => dat_out_s(2),
      R => '0'
    );
\dat_out_s_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[2]_i_6_n_0\,
      I1 => \dat_out_s[2]_i_7_n_0\,
      O => \dat_out_s_reg[2]_i_2_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[2]_i_8_n_0\,
      I1 => \dat_out_s[2]_i_9_n_0\,
      O => \dat_out_s_reg[2]_i_3_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[2]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[2]_i_10_n_0\,
      I1 => \dat_out_s[2]_i_11_n_0\,
      O => \dat_out_s_reg[2]_i_4_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[2]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[2]_i_12_n_0\,
      I1 => \dat_out_s[2]_i_13_n_0\,
      O => \dat_out_s_reg[2]_i_5_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \dat_out_s_reg[0]_0\(0),
      D => \dat_out_s[3]_i_1_n_0\,
      Q => dat_out_s(3),
      R => '0'
    );
\dat_out_s_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[3]_i_6_n_0\,
      I1 => \dat_out_s[3]_i_7_n_0\,
      O => \dat_out_s_reg[3]_i_2_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[3]_i_8_n_0\,
      I1 => \dat_out_s[3]_i_9_n_0\,
      O => \dat_out_s_reg[3]_i_3_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[3]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[3]_i_10_n_0\,
      I1 => \dat_out_s[3]_i_11_n_0\,
      O => \dat_out_s_reg[3]_i_4_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[3]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[3]_i_12_n_0\,
      I1 => \dat_out_s[3]_i_13_n_0\,
      O => \dat_out_s_reg[3]_i_5_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \dat_out_s_reg[0]_0\(0),
      D => \dat_out_s[4]_i_1_n_0\,
      Q => dat_out_s(4),
      R => '0'
    );
\dat_out_s_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[4]_i_6_n_0\,
      I1 => \dat_out_s[4]_i_7_n_0\,
      O => \dat_out_s_reg[4]_i_2_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[4]_i_8_n_0\,
      I1 => \dat_out_s[4]_i_9_n_0\,
      O => \dat_out_s_reg[4]_i_3_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[4]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[4]_i_10_n_0\,
      I1 => \dat_out_s[4]_i_11_n_0\,
      O => \dat_out_s_reg[4]_i_4_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[4]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[4]_i_12_n_0\,
      I1 => \dat_out_s[4]_i_13_n_0\,
      O => \dat_out_s_reg[4]_i_5_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \dat_out_s_reg[0]_0\(0),
      D => \dat_out_s[5]_i_1_n_0\,
      Q => dat_out_s(5),
      R => '0'
    );
\dat_out_s_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[5]_i_6_n_0\,
      I1 => \dat_out_s[5]_i_7_n_0\,
      O => \dat_out_s_reg[5]_i_2_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[5]_i_8_n_0\,
      I1 => \dat_out_s[5]_i_9_n_0\,
      O => \dat_out_s_reg[5]_i_3_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[5]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[5]_i_10_n_0\,
      I1 => \dat_out_s[5]_i_11_n_0\,
      O => \dat_out_s_reg[5]_i_4_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[5]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[5]_i_12_n_0\,
      I1 => \dat_out_s[5]_i_13_n_0\,
      O => \dat_out_s_reg[5]_i_5_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \dat_out_s_reg[0]_0\(0),
      D => \dat_out_s[6]_i_1_n_0\,
      Q => dat_out_s(6),
      R => '0'
    );
\dat_out_s_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[6]_i_6_n_0\,
      I1 => \dat_out_s[6]_i_7_n_0\,
      O => \dat_out_s_reg[6]_i_2_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[6]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[6]_i_8_n_0\,
      I1 => \dat_out_s[6]_i_9_n_0\,
      O => \dat_out_s_reg[6]_i_3_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[6]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[6]_i_10_n_0\,
      I1 => \dat_out_s[6]_i_11_n_0\,
      O => \dat_out_s_reg[6]_i_4_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[6]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[6]_i_12_n_0\,
      I1 => \dat_out_s[6]_i_13_n_0\,
      O => \dat_out_s_reg[6]_i_5_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \dat_out_s_reg[0]_0\(0),
      D => \dat_out_s[7]_i_1_n_0\,
      Q => dat_out_s(7),
      R => '0'
    );
\dat_out_s_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[7]_i_6_n_0\,
      I1 => \dat_out_s[7]_i_7_n_0\,
      O => \dat_out_s_reg[7]_i_2_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[7]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[7]_i_8_n_0\,
      I1 => \dat_out_s[7]_i_9_n_0\,
      O => \dat_out_s_reg[7]_i_3_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[7]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[7]_i_10_n_0\,
      I1 => \dat_out_s[7]_i_11_n_0\,
      O => \dat_out_s_reg[7]_i_4_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[7]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[7]_i_12_n_0\,
      I1 => \dat_out_s[7]_i_13_n_0\,
      O => \dat_out_s_reg[7]_i_5_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \dat_out_s_reg[0]_0\(0),
      D => \dat_out_s[8]_i_1_n_0\,
      Q => dat_out_s(8),
      R => '0'
    );
\dat_out_s_reg[8]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[8]_i_6_n_0\,
      I1 => \dat_out_s[8]_i_7_n_0\,
      O => \dat_out_s_reg[8]_i_2_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[8]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[8]_i_8_n_0\,
      I1 => \dat_out_s[8]_i_9_n_0\,
      O => \dat_out_s_reg[8]_i_3_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[8]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[8]_i_10_n_0\,
      I1 => \dat_out_s[8]_i_11_n_0\,
      O => \dat_out_s_reg[8]_i_4_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[8]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[8]_i_12_n_0\,
      I1 => \dat_out_s[8]_i_13_n_0\,
      O => \dat_out_s_reg[8]_i_5_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \dat_out_s_reg[0]_0\(0),
      D => \dat_out_s[9]_i_1_n_0\,
      Q => dat_out_s(9),
      R => '0'
    );
\dat_out_s_reg[9]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[9]_i_6_n_0\,
      I1 => \dat_out_s[9]_i_7_n_0\,
      O => \dat_out_s_reg[9]_i_2_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[9]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[9]_i_8_n_0\,
      I1 => \dat_out_s[9]_i_9_n_0\,
      O => \dat_out_s_reg[9]_i_3_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[9]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[9]_i_10_n_0\,
      I1 => \dat_out_s[9]_i_11_n_0\,
      O => \dat_out_s_reg[9]_i_4_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[9]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[9]_i_12_n_0\,
      I1 => \dat_out_s[9]_i_13_n_0\,
      O => \dat_out_s_reg[9]_i_5_n_0\,
      S => s_rd_pnt_reg(2)
    );
\free_bd[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => free_bd_rx_bd(0),
      O => \free_bd[0]_i_1_n_0\
    );
\free_bd[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => free_bd_rx_bd(0),
      I1 => new_bw_reg_n_0,
      I2 => free_bd_rx_bd(1),
      O => \free_bd[1]_i_1_n_0\
    );
\free_bd[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D2B4"
    )
        port map (
      I0 => free_bd_rx_bd(0),
      I1 => new_bw_reg_n_0,
      I2 => free_bd_rx_bd(2),
      I3 => free_bd_rx_bd(1),
      O => \free_bd[2]_i_1_n_0\
    );
\free_bd[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40FD02"
    )
        port map (
      I0 => new_bw_reg_n_0,
      I1 => free_bd_rx_bd(0),
      I2 => free_bd_rx_bd(1),
      I3 => free_bd_rx_bd(3),
      I4 => free_bd_rx_bd(2),
      O => \free_bd[3]_i_1_n_0\
    );
\free_bd[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => new_bw_reg_n_0,
      I1 => last_a_cmp,
      I2 => a_cmp_rx_bd_w,
      O => \free_bd[4]_i_1_n_0\
    );
\free_bd[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF0800FFEF0010"
    )
        port map (
      I0 => free_bd_rx_bd(1),
      I1 => free_bd_rx_bd(0),
      I2 => new_bw_reg_n_0,
      I3 => free_bd_rx_bd(2),
      I4 => free_bd_rx_bd(4),
      I5 => free_bd_rx_bd(3),
      O => \free_bd[4]_i_2_n_0\
    );
\free_bd_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \free_bd[4]_i_1_n_0\,
      CLR => last_a_cmp_reg_0(0),
      D => \free_bd[0]_i_1_n_0\,
      Q => free_bd_rx_bd(0)
    );
\free_bd_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \free_bd[4]_i_1_n_0\,
      CLR => last_a_cmp_reg_0(0),
      D => \free_bd[1]_i_1_n_0\,
      Q => free_bd_rx_bd(1)
    );
\free_bd_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \free_bd[4]_i_1_n_0\,
      CLR => last_a_cmp_reg_0(0),
      D => \free_bd[2]_i_1_n_0\,
      Q => free_bd_rx_bd(2)
    );
\free_bd_reg[3]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \free_bd[4]_i_1_n_0\,
      D => \free_bd[3]_i_1_n_0\,
      PRE => last_a_cmp_reg_0(0),
      Q => free_bd_rx_bd(3)
    );
\free_bd_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \free_bd[4]_i_1_n_0\,
      CLR => last_a_cmp_reg_0(0),
      D => \free_bd[4]_i_2_n_0\,
      Q => free_bd_rx_bd(4)
    );
last_a_cmp_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => last_a_cmp,
      I1 => new_bw_reg_n_0,
      I2 => a_cmp_rx_bd_w,
      O => last_a_cmp_i_1_n_0
    );
last_a_cmp_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => last_a_cmp_reg_0(0),
      D => last_a_cmp_i_1_n_0,
      Q => last_a_cmp
    );
\m_wr_pnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m_wr_pnt_reg(0),
      O => \m_wr_pnt[0]_i_1_n_0\
    );
\m_wr_pnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_wr_pnt_reg(0),
      I1 => m_wr_pnt_reg(1),
      O => \p_0_in__0\(1)
    );
\m_wr_pnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => m_wr_pnt_reg(0),
      I1 => m_wr_pnt_reg(1),
      I2 => m_wr_pnt_reg(2),
      O => \m_wr_pnt[2]_i_1_n_0\
    );
\m_wr_pnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => m_wr_pnt_reg(1),
      I1 => m_wr_pnt_reg(0),
      I2 => m_wr_pnt_reg(2),
      I3 => m_wr_pnt_reg(3),
      O => \p_0_in__0\(3)
    );
\m_wr_pnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => m_wr_pnt_reg(2),
      I1 => m_wr_pnt_reg(0),
      I2 => m_wr_pnt_reg(1),
      I3 => m_wr_pnt_reg(3),
      I4 => m_wr_pnt_reg(4),
      O => \p_0_in__0\(4)
    );
\m_wr_pnt_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      CLR => last_a_cmp_reg_0(0),
      D => \m_wr_pnt[0]_i_1_n_0\,
      Q => m_wr_pnt_reg(0)
    );
\m_wr_pnt_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      CLR => last_a_cmp_reg_0(0),
      D => \p_0_in__0\(1),
      Q => m_wr_pnt_reg(1)
    );
\m_wr_pnt_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      CLR => last_a_cmp_reg_0(0),
      D => \m_wr_pnt[2]_i_1_n_0\,
      Q => m_wr_pnt_reg(2)
    );
\m_wr_pnt_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      CLR => last_a_cmp_reg_0(0),
      D => \p_0_in__0\(3),
      Q => m_wr_pnt_reg(3)
    );
\m_wr_pnt_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      CLR => last_a_cmp_reg_0(0),
      D => \p_0_in__0\(4),
      Q => m_wr_pnt_reg(4)
    );
\new_bw_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^e\(0),
      I1 => write_cnt(0),
      I2 => write_cnt(1),
      O => \new_bw_i_1__0_n_0\
    );
new_bw_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => last_a_cmp_reg_0(0),
      D => \new_bw_i_1__0_n_0\,
      Q => new_bw_reg_n_0
    );
\s_rd_pnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_rd_pnt_reg(0),
      O => \p_0_in__0__0\(0)
    );
\s_rd_pnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_rd_pnt_reg(0),
      I1 => s_rd_pnt_reg(1),
      O => \p_0_in__0__0\(1)
    );
\s_rd_pnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => s_rd_pnt_reg(0),
      I1 => s_rd_pnt_reg(1),
      I2 => s_rd_pnt_reg(2),
      O => \p_0_in__0__0\(2)
    );
\s_rd_pnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => s_rd_pnt_reg(1),
      I1 => s_rd_pnt_reg(0),
      I2 => s_rd_pnt_reg(2),
      I3 => s_rd_pnt_reg(3),
      O => \p_0_in__0__0\(3)
    );
\s_rd_pnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => s_rd_pnt_reg(2),
      I1 => s_rd_pnt_reg(0),
      I2 => s_rd_pnt_reg(1),
      I3 => s_rd_pnt_reg(3),
      I4 => s_rd_pnt_reg(4),
      O => \p_0_in__0__0\(4)
    );
\s_rd_pnt_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => ack_o_s_reg_0(0),
      CLR => last_a_cmp_reg_0(0),
      D => \p_0_in__0__0\(0),
      Q => s_rd_pnt_reg(0)
    );
\s_rd_pnt_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => ack_o_s_reg_0(0),
      CLR => last_a_cmp_reg_0(0),
      D => \p_0_in__0__0\(1),
      Q => s_rd_pnt_reg(1)
    );
\s_rd_pnt_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => ack_o_s_reg_0(0),
      CLR => last_a_cmp_reg_0(0),
      D => \p_0_in__0__0\(2),
      Q => s_rd_pnt_reg(2)
    );
\s_rd_pnt_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => ack_o_s_reg_0(0),
      CLR => last_a_cmp_reg_0(0),
      D => \p_0_in__0__0\(3),
      Q => s_rd_pnt_reg(3)
    );
\s_rd_pnt_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => ack_o_s_reg_0(0),
      CLR => last_a_cmp_reg_0(0),
      D => \p_0_in__0__0\(4),
      Q => s_rd_pnt_reg(4)
    );
\state[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => free_bd_rx_bd(0),
      I1 => free_bd_rx_bd(4),
      I2 => free_bd_rx_bd(3),
      I3 => free_bd_rx_bd(2),
      I4 => free_bd_rx_bd(1),
      O => \free_bd_reg[0]_0\
    );
\write_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_cnt(0),
      O => p_0_in(0)
    );
\write_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => we_m_rx_bd,
      I1 => free_bd_rx_bd(3),
      I2 => free_bd_rx_bd(2),
      I3 => free_bd_rx_bd(0),
      I4 => free_bd_rx_bd(4),
      I5 => free_bd_rx_bd(1),
      O => \^e\(0)
    );
\write_cnt[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_cnt(0),
      I1 => write_cnt(1),
      O => p_0_in(1)
    );
\write_cnt_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      CLR => last_a_cmp_reg_0(0),
      D => p_0_in(0),
      Q => write_cnt(0)
    );
\write_cnt_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      CLR => last_a_cmp_reg_0(0),
      D => p_0_in(1),
      Q => write_cnt(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sd_bd_1 is
  port (
    free_bd : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \free_bd_reg[0]_0\ : out STD_LOGIC;
    \free_bd_reg[2]_0\ : out STD_LOGIC;
    ack_o_s : out STD_LOGIC;
    dat_out_s : out STD_LOGIC_VECTOR ( 15 downto 0 );
    we_m_tx_bd_reg : out STD_LOGIC;
    \Dat_Int_Status_reg[0]\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    last_a_cmp_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dat_out_s_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    a_cmp_tx_bd_w : in STD_LOGIC;
    \bd_mem_reg[0][0]_0\ : in STD_LOGIC;
    we_m_tx_bd : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sd_bd_1 : entity is "sd_bd";
end sd_bd_1;

architecture STRUCTURE of sd_bd_1 is
  signal bd_mem : STD_LOGIC;
  signal \bd_mem[0][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bd_mem[10][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bd_mem[11][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bd_mem[12][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bd_mem[13][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bd_mem[14][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bd_mem[15][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bd_mem[16][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bd_mem[17][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bd_mem[18][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bd_mem[19][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bd_mem[1][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bd_mem[20][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bd_mem[21][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bd_mem[22][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bd_mem[23][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bd_mem[24][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bd_mem[25][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bd_mem[26][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bd_mem[27][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bd_mem[28][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bd_mem[29][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bd_mem[2][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bd_mem[30][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bd_mem[31][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bd_mem[3][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bd_mem[4][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bd_mem[5][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bd_mem[6][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bd_mem[7][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bd_mem[8][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bd_mem[9][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bd_mem_reg[0]_36\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[10]_46\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[11]_47\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[12]_48\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[13]_49\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[14]_50\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[15]_51\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[16]_52\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[17]_53\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[18]_54\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[19]_55\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[1]_37\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[20]_56\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[21]_57\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[22]_58\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[23]_59\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[24]_60\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[25]_61\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[26]_62\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[27]_63\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[28]_64\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[29]_65\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[2]_38\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[30]_66\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[31]_67\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[3]_39\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[4]_40\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[5]_41\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[6]_42\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[7]_43\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[8]_44\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[9]_45\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \dat_out_s[0]_i_10__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[0]_i_11__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[0]_i_12__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[0]_i_13__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[0]_i_8__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[0]_i_9__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[10]_i_10__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[10]_i_11__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[10]_i_12__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[10]_i_13__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[10]_i_6__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[10]_i_7__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[10]_i_8__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[10]_i_9__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[11]_i_10__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[11]_i_11__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[11]_i_12__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[11]_i_13__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[11]_i_6__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[11]_i_7__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[11]_i_8__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[11]_i_9__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[12]_i_10__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[12]_i_11__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[12]_i_12__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[12]_i_13__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[12]_i_6__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[12]_i_7__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[12]_i_8__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[12]_i_9__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[13]_i_10__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[13]_i_11__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[13]_i_12__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[13]_i_13__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[13]_i_6__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[13]_i_7__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[13]_i_8__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[13]_i_9__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[14]_i_10__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[14]_i_11__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[14]_i_12__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[14]_i_13__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[14]_i_6__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[14]_i_7__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[14]_i_8__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[14]_i_9__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[15]_i_10__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[15]_i_11__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[15]_i_12__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[15]_i_13__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[15]_i_14__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[15]_i_7__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[15]_i_8__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[15]_i_9__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[1]_i_10__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[1]_i_11__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[1]_i_12__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[1]_i_13__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[1]_i_6__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[1]_i_7__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[1]_i_8__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[1]_i_9__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[2]_i_10__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[2]_i_11__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[2]_i_12__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[2]_i_13__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[2]_i_6__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[2]_i_7__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[2]_i_8__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[2]_i_9__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[3]_i_10__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[3]_i_11__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[3]_i_12__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[3]_i_13__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[3]_i_6__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[3]_i_7__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[3]_i_8__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[3]_i_9__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[4]_i_10__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[4]_i_11__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[4]_i_12__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[4]_i_13__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[4]_i_6__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[4]_i_7__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[4]_i_8__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[4]_i_9__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[5]_i_10__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[5]_i_11__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[5]_i_12__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[5]_i_13__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[5]_i_6__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[5]_i_7__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[5]_i_8__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[5]_i_9__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[6]_i_10__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[6]_i_11__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[6]_i_12__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[6]_i_13__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[6]_i_6__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[6]_i_7__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[6]_i_8__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[6]_i_9__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[7]_i_10__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[7]_i_11__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[7]_i_12__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[7]_i_13__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[7]_i_7__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[7]_i_8__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[7]_i_9__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[8]_i_10__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[8]_i_11__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[8]_i_12__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[8]_i_13__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[8]_i_6__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[8]_i_7__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[8]_i_8__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[8]_i_9__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[9]_i_10__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[9]_i_11__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[9]_i_12__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[9]_i_13__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[9]_i_6__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[9]_i_7__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[9]_i_8__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[9]_i_9__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[10]_i_3__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[10]_i_4__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[10]_i_5__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[11]_i_4__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[11]_i_5__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[13]_i_2__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[13]_i_3__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[13]_i_4__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[13]_i_5__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[14]_i_3__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[14]_i_4__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[14]_i_5__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[15]_i_6__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[1]_i_5__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[2]_i_5__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[5]_i_4__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[5]_i_5__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[6]_i_4__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[6]_i_5__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[9]_i_3__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[9]_i_4__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[9]_i_5__0_n_0\ : STD_LOGIC;
  signal \^free_bd\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \free_bd[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \free_bd[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \free_bd[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \free_bd[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \free_bd[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \free_bd[4]_i_2__0_n_0\ : STD_LOGIC;
  signal free_bd_tx_bd : STD_LOGIC_VECTOR ( 3 to 3 );
  signal last_a_cmp : STD_LOGIC;
  signal \last_a_cmp_i_1__0_n_0\ : STD_LOGIC;
  signal \m_wr_pnt[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_wr_pnt[2]_i_1__0_n_0\ : STD_LOGIC;
  signal m_wr_pnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal new_bw : STD_LOGIC;
  signal new_bw_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal s_rd_pnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^we_m_tx_bd_reg\ : STD_LOGIC;
  signal write_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \free_bd[0]_i_1__0\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \free_bd[1]_i_1__0\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \free_bd[2]_i_1__0\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \m_wr_pnt[1]_i_1__0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \m_wr_pnt[2]_i_1__0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \m_wr_pnt[3]_i_1__0\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \m_wr_pnt[4]_i_1__0\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \s_rd_pnt[1]_i_1__0\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \s_rd_pnt[2]_i_1__0\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \s_rd_pnt[3]_i_1__0\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \s_rd_pnt[4]_i_1__0\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \state[2]_i_2\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \write_cnt[0]_i_1__0\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \write_cnt[1]_i_2__0\ : label is "soft_lutpair222";
  attribute syn_ramstyle : string;
  attribute syn_ramstyle of \write_cnt_reg[0]\ : label is "no_rw_check";
  attribute syn_ramstyle of \write_cnt_reg[1]\ : label is "no_rw_check";
begin
  free_bd(3 downto 0) <= \^free_bd\(3 downto 0);
  we_m_tx_bd_reg <= \^we_m_tx_bd_reg\;
\Dat_Int_Status[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \^free_bd\(2),
      I1 => free_bd_tx_bd(3),
      I2 => \^free_bd\(0),
      I3 => \^free_bd\(1),
      I4 => \^free_bd\(3),
      I5 => \Dat_Int_Status_reg[0]\,
      O => \free_bd_reg[2]_0\
    );
ack_o_s_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => last_a_cmp_reg_0(0),
      D => E(0),
      Q => ack_o_s
    );
\bd_mem[0][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => m_wr_pnt_reg(2),
      I1 => m_wr_pnt_reg(4),
      I2 => m_wr_pnt_reg(0),
      I3 => m_wr_pnt_reg(1),
      I4 => m_wr_pnt_reg(3),
      I5 => \bd_mem_reg[0][0]_0\,
      O => \bd_mem[0][15]_i_1__0_n_0\
    );
\bd_mem[10][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(4),
      I1 => m_wr_pnt_reg(0),
      I2 => m_wr_pnt_reg(3),
      I3 => m_wr_pnt_reg(2),
      I4 => m_wr_pnt_reg(1),
      I5 => \bd_mem_reg[0][0]_0\,
      O => \bd_mem[10][15]_i_1__0_n_0\
    );
\bd_mem[11][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(3),
      I1 => m_wr_pnt_reg(4),
      I2 => m_wr_pnt_reg(0),
      I3 => m_wr_pnt_reg(1),
      I4 => m_wr_pnt_reg(2),
      I5 => \bd_mem_reg[0][0]_0\,
      O => \bd_mem[11][15]_i_1__0_n_0\
    );
\bd_mem[12][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(4),
      I1 => m_wr_pnt_reg(1),
      I2 => m_wr_pnt_reg(3),
      I3 => m_wr_pnt_reg(0),
      I4 => m_wr_pnt_reg(2),
      I5 => \bd_mem_reg[0][0]_0\,
      O => \bd_mem[12][15]_i_1__0_n_0\
    );
\bd_mem[13][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(3),
      I1 => m_wr_pnt_reg(4),
      I2 => m_wr_pnt_reg(0),
      I3 => m_wr_pnt_reg(2),
      I4 => m_wr_pnt_reg(1),
      I5 => \bd_mem_reg[0][0]_0\,
      O => \bd_mem[13][15]_i_1__0_n_0\
    );
\bd_mem[14][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(3),
      I1 => m_wr_pnt_reg(4),
      I2 => m_wr_pnt_reg(2),
      I3 => m_wr_pnt_reg(1),
      I4 => m_wr_pnt_reg(0),
      I5 => \bd_mem_reg[0][0]_0\,
      O => \bd_mem[14][15]_i_1__0_n_0\
    );
\bd_mem[15][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(2),
      I1 => m_wr_pnt_reg(3),
      I2 => m_wr_pnt_reg(0),
      I3 => m_wr_pnt_reg(1),
      I4 => m_wr_pnt_reg(4),
      I5 => \bd_mem_reg[0][0]_0\,
      O => \bd_mem[15][15]_i_1__0_n_0\
    );
\bd_mem[16][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(0),
      I1 => m_wr_pnt_reg(3),
      I2 => m_wr_pnt_reg(1),
      I3 => m_wr_pnt_reg(2),
      I4 => m_wr_pnt_reg(4),
      I5 => \bd_mem_reg[0][0]_0\,
      O => \bd_mem[16][15]_i_1__0_n_0\
    );
\bd_mem[17][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(1),
      I1 => m_wr_pnt_reg(3),
      I2 => m_wr_pnt_reg(4),
      I3 => m_wr_pnt_reg(2),
      I4 => m_wr_pnt_reg(0),
      I5 => \bd_mem_reg[0][0]_0\,
      O => \bd_mem[17][15]_i_1__0_n_0\
    );
\bd_mem[18][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(0),
      I1 => m_wr_pnt_reg(3),
      I2 => m_wr_pnt_reg(4),
      I3 => m_wr_pnt_reg(2),
      I4 => m_wr_pnt_reg(1),
      I5 => \bd_mem_reg[0][0]_0\,
      O => \bd_mem[18][15]_i_1__0_n_0\
    );
\bd_mem[19][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(4),
      I1 => m_wr_pnt_reg(2),
      I2 => m_wr_pnt_reg(0),
      I3 => m_wr_pnt_reg(1),
      I4 => m_wr_pnt_reg(3),
      I5 => \bd_mem_reg[0][0]_0\,
      O => \bd_mem[19][15]_i_1__0_n_0\
    );
\bd_mem[1][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(4),
      I1 => m_wr_pnt_reg(3),
      I2 => m_wr_pnt_reg(1),
      I3 => m_wr_pnt_reg(2),
      I4 => m_wr_pnt_reg(0),
      I5 => \bd_mem_reg[0][0]_0\,
      O => \bd_mem[1][15]_i_1__0_n_0\
    );
\bd_mem[20][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(1),
      I1 => m_wr_pnt_reg(3),
      I2 => m_wr_pnt_reg(4),
      I3 => m_wr_pnt_reg(0),
      I4 => m_wr_pnt_reg(2),
      I5 => \bd_mem_reg[0][0]_0\,
      O => \bd_mem[20][15]_i_1__0_n_0\
    );
\bd_mem[21][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(4),
      I1 => m_wr_pnt_reg(1),
      I2 => m_wr_pnt_reg(0),
      I3 => m_wr_pnt_reg(2),
      I4 => m_wr_pnt_reg(3),
      I5 => \bd_mem_reg[0][0]_0\,
      O => \bd_mem[21][15]_i_1__0_n_0\
    );
\bd_mem[22][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(4),
      I1 => m_wr_pnt_reg(0),
      I2 => m_wr_pnt_reg(2),
      I3 => m_wr_pnt_reg(1),
      I4 => m_wr_pnt_reg(3),
      I5 => \bd_mem_reg[0][0]_0\,
      O => \bd_mem[22][15]_i_1__0_n_0\
    );
\bd_mem[23][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(2),
      I1 => m_wr_pnt_reg(4),
      I2 => m_wr_pnt_reg(0),
      I3 => m_wr_pnt_reg(1),
      I4 => m_wr_pnt_reg(3),
      I5 => \bd_mem_reg[0][0]_0\,
      O => \bd_mem[23][15]_i_1__0_n_0\
    );
\bd_mem[24][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(0),
      I1 => m_wr_pnt_reg(1),
      I2 => m_wr_pnt_reg(3),
      I3 => m_wr_pnt_reg(2),
      I4 => m_wr_pnt_reg(4),
      I5 => \bd_mem_reg[0][0]_0\,
      O => \bd_mem[24][15]_i_1__0_n_0\
    );
\bd_mem[25][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(3),
      I1 => m_wr_pnt_reg(1),
      I2 => m_wr_pnt_reg(0),
      I3 => m_wr_pnt_reg(4),
      I4 => m_wr_pnt_reg(2),
      I5 => \bd_mem_reg[0][0]_0\,
      O => \bd_mem[25][15]_i_1__0_n_0\
    );
\bd_mem[26][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(3),
      I1 => m_wr_pnt_reg(0),
      I2 => m_wr_pnt_reg(4),
      I3 => m_wr_pnt_reg(1),
      I4 => m_wr_pnt_reg(2),
      I5 => \bd_mem_reg[0][0]_0\,
      O => \bd_mem[26][15]_i_1__0_n_0\
    );
\bd_mem[27][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(4),
      I1 => m_wr_pnt_reg(3),
      I2 => m_wr_pnt_reg(0),
      I3 => m_wr_pnt_reg(1),
      I4 => m_wr_pnt_reg(2),
      I5 => \bd_mem_reg[0][0]_0\,
      O => \bd_mem[27][15]_i_1__0_n_0\
    );
\bd_mem[28][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(3),
      I1 => m_wr_pnt_reg(0),
      I2 => m_wr_pnt_reg(4),
      I3 => m_wr_pnt_reg(2),
      I4 => m_wr_pnt_reg(1),
      I5 => \bd_mem_reg[0][0]_0\,
      O => \bd_mem[28][15]_i_1__0_n_0\
    );
\bd_mem[29][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(2),
      I1 => m_wr_pnt_reg(3),
      I2 => m_wr_pnt_reg(0),
      I3 => m_wr_pnt_reg(4),
      I4 => m_wr_pnt_reg(1),
      I5 => \bd_mem_reg[0][0]_0\,
      O => \bd_mem[29][15]_i_1__0_n_0\
    );
\bd_mem[2][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(4),
      I1 => m_wr_pnt_reg(3),
      I2 => m_wr_pnt_reg(0),
      I3 => m_wr_pnt_reg(2),
      I4 => m_wr_pnt_reg(1),
      I5 => \bd_mem_reg[0][0]_0\,
      O => \bd_mem[2][15]_i_1__0_n_0\
    );
\bd_mem[30][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(2),
      I1 => m_wr_pnt_reg(3),
      I2 => m_wr_pnt_reg(4),
      I3 => m_wr_pnt_reg(1),
      I4 => m_wr_pnt_reg(0),
      I5 => \bd_mem_reg[0][0]_0\,
      O => \bd_mem[30][15]_i_1__0_n_0\
    );
\bd_mem[31][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(2),
      I1 => m_wr_pnt_reg(4),
      I2 => m_wr_pnt_reg(0),
      I3 => m_wr_pnt_reg(1),
      I4 => m_wr_pnt_reg(3),
      I5 => \bd_mem_reg[0][0]_0\,
      O => \bd_mem[31][15]_i_1__0_n_0\
    );
\bd_mem[3][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(4),
      I1 => m_wr_pnt_reg(3),
      I2 => m_wr_pnt_reg(1),
      I3 => m_wr_pnt_reg(2),
      I4 => m_wr_pnt_reg(0),
      I5 => \bd_mem_reg[0][0]_0\,
      O => \bd_mem[3][15]_i_1__0_n_0\
    );
\bd_mem[4][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(4),
      I1 => m_wr_pnt_reg(3),
      I2 => m_wr_pnt_reg(1),
      I3 => m_wr_pnt_reg(0),
      I4 => m_wr_pnt_reg(2),
      I5 => \bd_mem_reg[0][0]_0\,
      O => \bd_mem[4][15]_i_1__0_n_0\
    );
\bd_mem[5][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(4),
      I1 => m_wr_pnt_reg(3),
      I2 => m_wr_pnt_reg(2),
      I3 => m_wr_pnt_reg(1),
      I4 => m_wr_pnt_reg(0),
      I5 => \bd_mem_reg[0][0]_0\,
      O => \bd_mem[5][15]_i_1__0_n_0\
    );
\bd_mem[6][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(4),
      I1 => m_wr_pnt_reg(3),
      I2 => m_wr_pnt_reg(2),
      I3 => m_wr_pnt_reg(0),
      I4 => m_wr_pnt_reg(1),
      I5 => \bd_mem_reg[0][0]_0\,
      O => \bd_mem[6][15]_i_1__0_n_0\
    );
\bd_mem[7][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(2),
      I1 => m_wr_pnt_reg(4),
      I2 => m_wr_pnt_reg(0),
      I3 => m_wr_pnt_reg(1),
      I4 => m_wr_pnt_reg(3),
      I5 => \bd_mem_reg[0][0]_0\,
      O => \bd_mem[7][15]_i_1__0_n_0\
    );
\bd_mem[8][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(4),
      I1 => m_wr_pnt_reg(0),
      I2 => m_wr_pnt_reg(1),
      I3 => m_wr_pnt_reg(2),
      I4 => m_wr_pnt_reg(3),
      I5 => \bd_mem_reg[0][0]_0\,
      O => \bd_mem[8][15]_i_1__0_n_0\
    );
\bd_mem[9][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(4),
      I1 => m_wr_pnt_reg(1),
      I2 => m_wr_pnt_reg(3),
      I3 => m_wr_pnt_reg(2),
      I4 => m_wr_pnt_reg(0),
      I5 => \bd_mem_reg[0][0]_0\,
      O => \bd_mem[9][15]_i_1__0_n_0\
    );
\bd_mem_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[0][15]_i_1__0_n_0\,
      D => D(0),
      Q => \bd_mem_reg[0]_36\(0),
      R => '0'
    );
\bd_mem_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[0][15]_i_1__0_n_0\,
      D => D(10),
      Q => \bd_mem_reg[0]_36\(10),
      R => '0'
    );
\bd_mem_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[0][15]_i_1__0_n_0\,
      D => D(11),
      Q => \bd_mem_reg[0]_36\(11),
      R => '0'
    );
\bd_mem_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[0][15]_i_1__0_n_0\,
      D => D(12),
      Q => \bd_mem_reg[0]_36\(12),
      R => '0'
    );
\bd_mem_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[0][15]_i_1__0_n_0\,
      D => D(13),
      Q => \bd_mem_reg[0]_36\(13),
      R => '0'
    );
\bd_mem_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[0][15]_i_1__0_n_0\,
      D => D(14),
      Q => \bd_mem_reg[0]_36\(14),
      R => '0'
    );
\bd_mem_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[0][15]_i_1__0_n_0\,
      D => D(15),
      Q => \bd_mem_reg[0]_36\(15),
      R => '0'
    );
\bd_mem_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[0][15]_i_1__0_n_0\,
      D => D(1),
      Q => \bd_mem_reg[0]_36\(1),
      R => '0'
    );
\bd_mem_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[0][15]_i_1__0_n_0\,
      D => D(2),
      Q => \bd_mem_reg[0]_36\(2),
      R => '0'
    );
\bd_mem_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[0][15]_i_1__0_n_0\,
      D => D(3),
      Q => \bd_mem_reg[0]_36\(3),
      R => '0'
    );
\bd_mem_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[0][15]_i_1__0_n_0\,
      D => D(4),
      Q => \bd_mem_reg[0]_36\(4),
      R => '0'
    );
\bd_mem_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[0][15]_i_1__0_n_0\,
      D => D(5),
      Q => \bd_mem_reg[0]_36\(5),
      R => '0'
    );
\bd_mem_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[0][15]_i_1__0_n_0\,
      D => D(6),
      Q => \bd_mem_reg[0]_36\(6),
      R => '0'
    );
\bd_mem_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[0][15]_i_1__0_n_0\,
      D => D(7),
      Q => \bd_mem_reg[0]_36\(7),
      R => '0'
    );
\bd_mem_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[0][15]_i_1__0_n_0\,
      D => D(8),
      Q => \bd_mem_reg[0]_36\(8),
      R => '0'
    );
\bd_mem_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[0][15]_i_1__0_n_0\,
      D => D(9),
      Q => \bd_mem_reg[0]_36\(9),
      R => '0'
    );
\bd_mem_reg[10][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[10][15]_i_1__0_n_0\,
      D => D(0),
      Q => \bd_mem_reg[10]_46\(0),
      R => '0'
    );
\bd_mem_reg[10][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[10][15]_i_1__0_n_0\,
      D => D(10),
      Q => \bd_mem_reg[10]_46\(10),
      R => '0'
    );
\bd_mem_reg[10][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[10][15]_i_1__0_n_0\,
      D => D(11),
      Q => \bd_mem_reg[10]_46\(11),
      R => '0'
    );
\bd_mem_reg[10][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[10][15]_i_1__0_n_0\,
      D => D(12),
      Q => \bd_mem_reg[10]_46\(12),
      R => '0'
    );
\bd_mem_reg[10][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[10][15]_i_1__0_n_0\,
      D => D(13),
      Q => \bd_mem_reg[10]_46\(13),
      R => '0'
    );
\bd_mem_reg[10][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[10][15]_i_1__0_n_0\,
      D => D(14),
      Q => \bd_mem_reg[10]_46\(14),
      R => '0'
    );
\bd_mem_reg[10][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[10][15]_i_1__0_n_0\,
      D => D(15),
      Q => \bd_mem_reg[10]_46\(15),
      R => '0'
    );
\bd_mem_reg[10][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[10][15]_i_1__0_n_0\,
      D => D(1),
      Q => \bd_mem_reg[10]_46\(1),
      R => '0'
    );
\bd_mem_reg[10][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[10][15]_i_1__0_n_0\,
      D => D(2),
      Q => \bd_mem_reg[10]_46\(2),
      R => '0'
    );
\bd_mem_reg[10][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[10][15]_i_1__0_n_0\,
      D => D(3),
      Q => \bd_mem_reg[10]_46\(3),
      R => '0'
    );
\bd_mem_reg[10][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[10][15]_i_1__0_n_0\,
      D => D(4),
      Q => \bd_mem_reg[10]_46\(4),
      R => '0'
    );
\bd_mem_reg[10][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[10][15]_i_1__0_n_0\,
      D => D(5),
      Q => \bd_mem_reg[10]_46\(5),
      R => '0'
    );
\bd_mem_reg[10][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[10][15]_i_1__0_n_0\,
      D => D(6),
      Q => \bd_mem_reg[10]_46\(6),
      R => '0'
    );
\bd_mem_reg[10][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[10][15]_i_1__0_n_0\,
      D => D(7),
      Q => \bd_mem_reg[10]_46\(7),
      R => '0'
    );
\bd_mem_reg[10][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[10][15]_i_1__0_n_0\,
      D => D(8),
      Q => \bd_mem_reg[10]_46\(8),
      R => '0'
    );
\bd_mem_reg[10][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[10][15]_i_1__0_n_0\,
      D => D(9),
      Q => \bd_mem_reg[10]_46\(9),
      R => '0'
    );
\bd_mem_reg[11][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[11][15]_i_1__0_n_0\,
      D => D(0),
      Q => \bd_mem_reg[11]_47\(0),
      R => '0'
    );
\bd_mem_reg[11][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[11][15]_i_1__0_n_0\,
      D => D(10),
      Q => \bd_mem_reg[11]_47\(10),
      R => '0'
    );
\bd_mem_reg[11][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[11][15]_i_1__0_n_0\,
      D => D(11),
      Q => \bd_mem_reg[11]_47\(11),
      R => '0'
    );
\bd_mem_reg[11][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[11][15]_i_1__0_n_0\,
      D => D(12),
      Q => \bd_mem_reg[11]_47\(12),
      R => '0'
    );
\bd_mem_reg[11][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[11][15]_i_1__0_n_0\,
      D => D(13),
      Q => \bd_mem_reg[11]_47\(13),
      R => '0'
    );
\bd_mem_reg[11][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[11][15]_i_1__0_n_0\,
      D => D(14),
      Q => \bd_mem_reg[11]_47\(14),
      R => '0'
    );
\bd_mem_reg[11][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[11][15]_i_1__0_n_0\,
      D => D(15),
      Q => \bd_mem_reg[11]_47\(15),
      R => '0'
    );
\bd_mem_reg[11][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[11][15]_i_1__0_n_0\,
      D => D(1),
      Q => \bd_mem_reg[11]_47\(1),
      R => '0'
    );
\bd_mem_reg[11][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[11][15]_i_1__0_n_0\,
      D => D(2),
      Q => \bd_mem_reg[11]_47\(2),
      R => '0'
    );
\bd_mem_reg[11][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[11][15]_i_1__0_n_0\,
      D => D(3),
      Q => \bd_mem_reg[11]_47\(3),
      R => '0'
    );
\bd_mem_reg[11][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[11][15]_i_1__0_n_0\,
      D => D(4),
      Q => \bd_mem_reg[11]_47\(4),
      R => '0'
    );
\bd_mem_reg[11][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[11][15]_i_1__0_n_0\,
      D => D(5),
      Q => \bd_mem_reg[11]_47\(5),
      R => '0'
    );
\bd_mem_reg[11][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[11][15]_i_1__0_n_0\,
      D => D(6),
      Q => \bd_mem_reg[11]_47\(6),
      R => '0'
    );
\bd_mem_reg[11][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[11][15]_i_1__0_n_0\,
      D => D(7),
      Q => \bd_mem_reg[11]_47\(7),
      R => '0'
    );
\bd_mem_reg[11][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[11][15]_i_1__0_n_0\,
      D => D(8),
      Q => \bd_mem_reg[11]_47\(8),
      R => '0'
    );
\bd_mem_reg[11][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[11][15]_i_1__0_n_0\,
      D => D(9),
      Q => \bd_mem_reg[11]_47\(9),
      R => '0'
    );
\bd_mem_reg[12][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[12][15]_i_1__0_n_0\,
      D => D(0),
      Q => \bd_mem_reg[12]_48\(0),
      R => '0'
    );
\bd_mem_reg[12][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[12][15]_i_1__0_n_0\,
      D => D(10),
      Q => \bd_mem_reg[12]_48\(10),
      R => '0'
    );
\bd_mem_reg[12][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[12][15]_i_1__0_n_0\,
      D => D(11),
      Q => \bd_mem_reg[12]_48\(11),
      R => '0'
    );
\bd_mem_reg[12][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[12][15]_i_1__0_n_0\,
      D => D(12),
      Q => \bd_mem_reg[12]_48\(12),
      R => '0'
    );
\bd_mem_reg[12][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[12][15]_i_1__0_n_0\,
      D => D(13),
      Q => \bd_mem_reg[12]_48\(13),
      R => '0'
    );
\bd_mem_reg[12][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[12][15]_i_1__0_n_0\,
      D => D(14),
      Q => \bd_mem_reg[12]_48\(14),
      R => '0'
    );
\bd_mem_reg[12][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[12][15]_i_1__0_n_0\,
      D => D(15),
      Q => \bd_mem_reg[12]_48\(15),
      R => '0'
    );
\bd_mem_reg[12][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[12][15]_i_1__0_n_0\,
      D => D(1),
      Q => \bd_mem_reg[12]_48\(1),
      R => '0'
    );
\bd_mem_reg[12][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[12][15]_i_1__0_n_0\,
      D => D(2),
      Q => \bd_mem_reg[12]_48\(2),
      R => '0'
    );
\bd_mem_reg[12][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[12][15]_i_1__0_n_0\,
      D => D(3),
      Q => \bd_mem_reg[12]_48\(3),
      R => '0'
    );
\bd_mem_reg[12][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[12][15]_i_1__0_n_0\,
      D => D(4),
      Q => \bd_mem_reg[12]_48\(4),
      R => '0'
    );
\bd_mem_reg[12][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[12][15]_i_1__0_n_0\,
      D => D(5),
      Q => \bd_mem_reg[12]_48\(5),
      R => '0'
    );
\bd_mem_reg[12][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[12][15]_i_1__0_n_0\,
      D => D(6),
      Q => \bd_mem_reg[12]_48\(6),
      R => '0'
    );
\bd_mem_reg[12][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[12][15]_i_1__0_n_0\,
      D => D(7),
      Q => \bd_mem_reg[12]_48\(7),
      R => '0'
    );
\bd_mem_reg[12][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[12][15]_i_1__0_n_0\,
      D => D(8),
      Q => \bd_mem_reg[12]_48\(8),
      R => '0'
    );
\bd_mem_reg[12][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[12][15]_i_1__0_n_0\,
      D => D(9),
      Q => \bd_mem_reg[12]_48\(9),
      R => '0'
    );
\bd_mem_reg[13][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[13][15]_i_1__0_n_0\,
      D => D(0),
      Q => \bd_mem_reg[13]_49\(0),
      R => '0'
    );
\bd_mem_reg[13][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[13][15]_i_1__0_n_0\,
      D => D(10),
      Q => \bd_mem_reg[13]_49\(10),
      R => '0'
    );
\bd_mem_reg[13][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[13][15]_i_1__0_n_0\,
      D => D(11),
      Q => \bd_mem_reg[13]_49\(11),
      R => '0'
    );
\bd_mem_reg[13][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[13][15]_i_1__0_n_0\,
      D => D(12),
      Q => \bd_mem_reg[13]_49\(12),
      R => '0'
    );
\bd_mem_reg[13][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[13][15]_i_1__0_n_0\,
      D => D(13),
      Q => \bd_mem_reg[13]_49\(13),
      R => '0'
    );
\bd_mem_reg[13][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[13][15]_i_1__0_n_0\,
      D => D(14),
      Q => \bd_mem_reg[13]_49\(14),
      R => '0'
    );
\bd_mem_reg[13][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[13][15]_i_1__0_n_0\,
      D => D(15),
      Q => \bd_mem_reg[13]_49\(15),
      R => '0'
    );
\bd_mem_reg[13][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[13][15]_i_1__0_n_0\,
      D => D(1),
      Q => \bd_mem_reg[13]_49\(1),
      R => '0'
    );
\bd_mem_reg[13][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[13][15]_i_1__0_n_0\,
      D => D(2),
      Q => \bd_mem_reg[13]_49\(2),
      R => '0'
    );
\bd_mem_reg[13][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[13][15]_i_1__0_n_0\,
      D => D(3),
      Q => \bd_mem_reg[13]_49\(3),
      R => '0'
    );
\bd_mem_reg[13][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[13][15]_i_1__0_n_0\,
      D => D(4),
      Q => \bd_mem_reg[13]_49\(4),
      R => '0'
    );
\bd_mem_reg[13][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[13][15]_i_1__0_n_0\,
      D => D(5),
      Q => \bd_mem_reg[13]_49\(5),
      R => '0'
    );
\bd_mem_reg[13][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[13][15]_i_1__0_n_0\,
      D => D(6),
      Q => \bd_mem_reg[13]_49\(6),
      R => '0'
    );
\bd_mem_reg[13][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[13][15]_i_1__0_n_0\,
      D => D(7),
      Q => \bd_mem_reg[13]_49\(7),
      R => '0'
    );
\bd_mem_reg[13][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[13][15]_i_1__0_n_0\,
      D => D(8),
      Q => \bd_mem_reg[13]_49\(8),
      R => '0'
    );
\bd_mem_reg[13][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[13][15]_i_1__0_n_0\,
      D => D(9),
      Q => \bd_mem_reg[13]_49\(9),
      R => '0'
    );
\bd_mem_reg[14][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[14][15]_i_1__0_n_0\,
      D => D(0),
      Q => \bd_mem_reg[14]_50\(0),
      R => '0'
    );
\bd_mem_reg[14][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[14][15]_i_1__0_n_0\,
      D => D(10),
      Q => \bd_mem_reg[14]_50\(10),
      R => '0'
    );
\bd_mem_reg[14][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[14][15]_i_1__0_n_0\,
      D => D(11),
      Q => \bd_mem_reg[14]_50\(11),
      R => '0'
    );
\bd_mem_reg[14][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[14][15]_i_1__0_n_0\,
      D => D(12),
      Q => \bd_mem_reg[14]_50\(12),
      R => '0'
    );
\bd_mem_reg[14][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[14][15]_i_1__0_n_0\,
      D => D(13),
      Q => \bd_mem_reg[14]_50\(13),
      R => '0'
    );
\bd_mem_reg[14][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[14][15]_i_1__0_n_0\,
      D => D(14),
      Q => \bd_mem_reg[14]_50\(14),
      R => '0'
    );
\bd_mem_reg[14][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[14][15]_i_1__0_n_0\,
      D => D(15),
      Q => \bd_mem_reg[14]_50\(15),
      R => '0'
    );
\bd_mem_reg[14][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[14][15]_i_1__0_n_0\,
      D => D(1),
      Q => \bd_mem_reg[14]_50\(1),
      R => '0'
    );
\bd_mem_reg[14][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[14][15]_i_1__0_n_0\,
      D => D(2),
      Q => \bd_mem_reg[14]_50\(2),
      R => '0'
    );
\bd_mem_reg[14][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[14][15]_i_1__0_n_0\,
      D => D(3),
      Q => \bd_mem_reg[14]_50\(3),
      R => '0'
    );
\bd_mem_reg[14][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[14][15]_i_1__0_n_0\,
      D => D(4),
      Q => \bd_mem_reg[14]_50\(4),
      R => '0'
    );
\bd_mem_reg[14][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[14][15]_i_1__0_n_0\,
      D => D(5),
      Q => \bd_mem_reg[14]_50\(5),
      R => '0'
    );
\bd_mem_reg[14][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[14][15]_i_1__0_n_0\,
      D => D(6),
      Q => \bd_mem_reg[14]_50\(6),
      R => '0'
    );
\bd_mem_reg[14][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[14][15]_i_1__0_n_0\,
      D => D(7),
      Q => \bd_mem_reg[14]_50\(7),
      R => '0'
    );
\bd_mem_reg[14][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[14][15]_i_1__0_n_0\,
      D => D(8),
      Q => \bd_mem_reg[14]_50\(8),
      R => '0'
    );
\bd_mem_reg[14][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[14][15]_i_1__0_n_0\,
      D => D(9),
      Q => \bd_mem_reg[14]_50\(9),
      R => '0'
    );
\bd_mem_reg[15][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[15][15]_i_1__0_n_0\,
      D => D(0),
      Q => \bd_mem_reg[15]_51\(0),
      R => '0'
    );
\bd_mem_reg[15][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[15][15]_i_1__0_n_0\,
      D => D(10),
      Q => \bd_mem_reg[15]_51\(10),
      R => '0'
    );
\bd_mem_reg[15][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[15][15]_i_1__0_n_0\,
      D => D(11),
      Q => \bd_mem_reg[15]_51\(11),
      R => '0'
    );
\bd_mem_reg[15][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[15][15]_i_1__0_n_0\,
      D => D(12),
      Q => \bd_mem_reg[15]_51\(12),
      R => '0'
    );
\bd_mem_reg[15][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[15][15]_i_1__0_n_0\,
      D => D(13),
      Q => \bd_mem_reg[15]_51\(13),
      R => '0'
    );
\bd_mem_reg[15][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[15][15]_i_1__0_n_0\,
      D => D(14),
      Q => \bd_mem_reg[15]_51\(14),
      R => '0'
    );
\bd_mem_reg[15][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[15][15]_i_1__0_n_0\,
      D => D(15),
      Q => \bd_mem_reg[15]_51\(15),
      R => '0'
    );
\bd_mem_reg[15][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[15][15]_i_1__0_n_0\,
      D => D(1),
      Q => \bd_mem_reg[15]_51\(1),
      R => '0'
    );
\bd_mem_reg[15][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[15][15]_i_1__0_n_0\,
      D => D(2),
      Q => \bd_mem_reg[15]_51\(2),
      R => '0'
    );
\bd_mem_reg[15][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[15][15]_i_1__0_n_0\,
      D => D(3),
      Q => \bd_mem_reg[15]_51\(3),
      R => '0'
    );
\bd_mem_reg[15][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[15][15]_i_1__0_n_0\,
      D => D(4),
      Q => \bd_mem_reg[15]_51\(4),
      R => '0'
    );
\bd_mem_reg[15][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[15][15]_i_1__0_n_0\,
      D => D(5),
      Q => \bd_mem_reg[15]_51\(5),
      R => '0'
    );
\bd_mem_reg[15][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[15][15]_i_1__0_n_0\,
      D => D(6),
      Q => \bd_mem_reg[15]_51\(6),
      R => '0'
    );
\bd_mem_reg[15][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[15][15]_i_1__0_n_0\,
      D => D(7),
      Q => \bd_mem_reg[15]_51\(7),
      R => '0'
    );
\bd_mem_reg[15][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[15][15]_i_1__0_n_0\,
      D => D(8),
      Q => \bd_mem_reg[15]_51\(8),
      R => '0'
    );
\bd_mem_reg[15][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[15][15]_i_1__0_n_0\,
      D => D(9),
      Q => \bd_mem_reg[15]_51\(9),
      R => '0'
    );
\bd_mem_reg[16][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[16][15]_i_1__0_n_0\,
      D => D(0),
      Q => \bd_mem_reg[16]_52\(0),
      R => '0'
    );
\bd_mem_reg[16][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[16][15]_i_1__0_n_0\,
      D => D(10),
      Q => \bd_mem_reg[16]_52\(10),
      R => '0'
    );
\bd_mem_reg[16][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[16][15]_i_1__0_n_0\,
      D => D(11),
      Q => \bd_mem_reg[16]_52\(11),
      R => '0'
    );
\bd_mem_reg[16][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[16][15]_i_1__0_n_0\,
      D => D(12),
      Q => \bd_mem_reg[16]_52\(12),
      R => '0'
    );
\bd_mem_reg[16][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[16][15]_i_1__0_n_0\,
      D => D(13),
      Q => \bd_mem_reg[16]_52\(13),
      R => '0'
    );
\bd_mem_reg[16][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[16][15]_i_1__0_n_0\,
      D => D(14),
      Q => \bd_mem_reg[16]_52\(14),
      R => '0'
    );
\bd_mem_reg[16][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[16][15]_i_1__0_n_0\,
      D => D(15),
      Q => \bd_mem_reg[16]_52\(15),
      R => '0'
    );
\bd_mem_reg[16][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[16][15]_i_1__0_n_0\,
      D => D(1),
      Q => \bd_mem_reg[16]_52\(1),
      R => '0'
    );
\bd_mem_reg[16][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[16][15]_i_1__0_n_0\,
      D => D(2),
      Q => \bd_mem_reg[16]_52\(2),
      R => '0'
    );
\bd_mem_reg[16][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[16][15]_i_1__0_n_0\,
      D => D(3),
      Q => \bd_mem_reg[16]_52\(3),
      R => '0'
    );
\bd_mem_reg[16][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[16][15]_i_1__0_n_0\,
      D => D(4),
      Q => \bd_mem_reg[16]_52\(4),
      R => '0'
    );
\bd_mem_reg[16][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[16][15]_i_1__0_n_0\,
      D => D(5),
      Q => \bd_mem_reg[16]_52\(5),
      R => '0'
    );
\bd_mem_reg[16][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[16][15]_i_1__0_n_0\,
      D => D(6),
      Q => \bd_mem_reg[16]_52\(6),
      R => '0'
    );
\bd_mem_reg[16][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[16][15]_i_1__0_n_0\,
      D => D(7),
      Q => \bd_mem_reg[16]_52\(7),
      R => '0'
    );
\bd_mem_reg[16][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[16][15]_i_1__0_n_0\,
      D => D(8),
      Q => \bd_mem_reg[16]_52\(8),
      R => '0'
    );
\bd_mem_reg[16][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[16][15]_i_1__0_n_0\,
      D => D(9),
      Q => \bd_mem_reg[16]_52\(9),
      R => '0'
    );
\bd_mem_reg[17][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[17][15]_i_1__0_n_0\,
      D => D(0),
      Q => \bd_mem_reg[17]_53\(0),
      R => '0'
    );
\bd_mem_reg[17][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[17][15]_i_1__0_n_0\,
      D => D(10),
      Q => \bd_mem_reg[17]_53\(10),
      R => '0'
    );
\bd_mem_reg[17][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[17][15]_i_1__0_n_0\,
      D => D(11),
      Q => \bd_mem_reg[17]_53\(11),
      R => '0'
    );
\bd_mem_reg[17][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[17][15]_i_1__0_n_0\,
      D => D(12),
      Q => \bd_mem_reg[17]_53\(12),
      R => '0'
    );
\bd_mem_reg[17][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[17][15]_i_1__0_n_0\,
      D => D(13),
      Q => \bd_mem_reg[17]_53\(13),
      R => '0'
    );
\bd_mem_reg[17][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[17][15]_i_1__0_n_0\,
      D => D(14),
      Q => \bd_mem_reg[17]_53\(14),
      R => '0'
    );
\bd_mem_reg[17][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[17][15]_i_1__0_n_0\,
      D => D(15),
      Q => \bd_mem_reg[17]_53\(15),
      R => '0'
    );
\bd_mem_reg[17][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[17][15]_i_1__0_n_0\,
      D => D(1),
      Q => \bd_mem_reg[17]_53\(1),
      R => '0'
    );
\bd_mem_reg[17][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[17][15]_i_1__0_n_0\,
      D => D(2),
      Q => \bd_mem_reg[17]_53\(2),
      R => '0'
    );
\bd_mem_reg[17][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[17][15]_i_1__0_n_0\,
      D => D(3),
      Q => \bd_mem_reg[17]_53\(3),
      R => '0'
    );
\bd_mem_reg[17][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[17][15]_i_1__0_n_0\,
      D => D(4),
      Q => \bd_mem_reg[17]_53\(4),
      R => '0'
    );
\bd_mem_reg[17][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[17][15]_i_1__0_n_0\,
      D => D(5),
      Q => \bd_mem_reg[17]_53\(5),
      R => '0'
    );
\bd_mem_reg[17][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[17][15]_i_1__0_n_0\,
      D => D(6),
      Q => \bd_mem_reg[17]_53\(6),
      R => '0'
    );
\bd_mem_reg[17][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[17][15]_i_1__0_n_0\,
      D => D(7),
      Q => \bd_mem_reg[17]_53\(7),
      R => '0'
    );
\bd_mem_reg[17][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[17][15]_i_1__0_n_0\,
      D => D(8),
      Q => \bd_mem_reg[17]_53\(8),
      R => '0'
    );
\bd_mem_reg[17][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[17][15]_i_1__0_n_0\,
      D => D(9),
      Q => \bd_mem_reg[17]_53\(9),
      R => '0'
    );
\bd_mem_reg[18][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[18][15]_i_1__0_n_0\,
      D => D(0),
      Q => \bd_mem_reg[18]_54\(0),
      R => '0'
    );
\bd_mem_reg[18][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[18][15]_i_1__0_n_0\,
      D => D(10),
      Q => \bd_mem_reg[18]_54\(10),
      R => '0'
    );
\bd_mem_reg[18][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[18][15]_i_1__0_n_0\,
      D => D(11),
      Q => \bd_mem_reg[18]_54\(11),
      R => '0'
    );
\bd_mem_reg[18][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[18][15]_i_1__0_n_0\,
      D => D(12),
      Q => \bd_mem_reg[18]_54\(12),
      R => '0'
    );
\bd_mem_reg[18][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[18][15]_i_1__0_n_0\,
      D => D(13),
      Q => \bd_mem_reg[18]_54\(13),
      R => '0'
    );
\bd_mem_reg[18][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[18][15]_i_1__0_n_0\,
      D => D(14),
      Q => \bd_mem_reg[18]_54\(14),
      R => '0'
    );
\bd_mem_reg[18][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[18][15]_i_1__0_n_0\,
      D => D(15),
      Q => \bd_mem_reg[18]_54\(15),
      R => '0'
    );
\bd_mem_reg[18][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[18][15]_i_1__0_n_0\,
      D => D(1),
      Q => \bd_mem_reg[18]_54\(1),
      R => '0'
    );
\bd_mem_reg[18][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[18][15]_i_1__0_n_0\,
      D => D(2),
      Q => \bd_mem_reg[18]_54\(2),
      R => '0'
    );
\bd_mem_reg[18][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[18][15]_i_1__0_n_0\,
      D => D(3),
      Q => \bd_mem_reg[18]_54\(3),
      R => '0'
    );
\bd_mem_reg[18][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[18][15]_i_1__0_n_0\,
      D => D(4),
      Q => \bd_mem_reg[18]_54\(4),
      R => '0'
    );
\bd_mem_reg[18][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[18][15]_i_1__0_n_0\,
      D => D(5),
      Q => \bd_mem_reg[18]_54\(5),
      R => '0'
    );
\bd_mem_reg[18][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[18][15]_i_1__0_n_0\,
      D => D(6),
      Q => \bd_mem_reg[18]_54\(6),
      R => '0'
    );
\bd_mem_reg[18][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[18][15]_i_1__0_n_0\,
      D => D(7),
      Q => \bd_mem_reg[18]_54\(7),
      R => '0'
    );
\bd_mem_reg[18][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[18][15]_i_1__0_n_0\,
      D => D(8),
      Q => \bd_mem_reg[18]_54\(8),
      R => '0'
    );
\bd_mem_reg[18][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[18][15]_i_1__0_n_0\,
      D => D(9),
      Q => \bd_mem_reg[18]_54\(9),
      R => '0'
    );
\bd_mem_reg[19][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[19][15]_i_1__0_n_0\,
      D => D(0),
      Q => \bd_mem_reg[19]_55\(0),
      R => '0'
    );
\bd_mem_reg[19][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[19][15]_i_1__0_n_0\,
      D => D(10),
      Q => \bd_mem_reg[19]_55\(10),
      R => '0'
    );
\bd_mem_reg[19][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[19][15]_i_1__0_n_0\,
      D => D(11),
      Q => \bd_mem_reg[19]_55\(11),
      R => '0'
    );
\bd_mem_reg[19][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[19][15]_i_1__0_n_0\,
      D => D(12),
      Q => \bd_mem_reg[19]_55\(12),
      R => '0'
    );
\bd_mem_reg[19][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[19][15]_i_1__0_n_0\,
      D => D(13),
      Q => \bd_mem_reg[19]_55\(13),
      R => '0'
    );
\bd_mem_reg[19][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[19][15]_i_1__0_n_0\,
      D => D(14),
      Q => \bd_mem_reg[19]_55\(14),
      R => '0'
    );
\bd_mem_reg[19][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[19][15]_i_1__0_n_0\,
      D => D(15),
      Q => \bd_mem_reg[19]_55\(15),
      R => '0'
    );
\bd_mem_reg[19][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[19][15]_i_1__0_n_0\,
      D => D(1),
      Q => \bd_mem_reg[19]_55\(1),
      R => '0'
    );
\bd_mem_reg[19][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[19][15]_i_1__0_n_0\,
      D => D(2),
      Q => \bd_mem_reg[19]_55\(2),
      R => '0'
    );
\bd_mem_reg[19][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[19][15]_i_1__0_n_0\,
      D => D(3),
      Q => \bd_mem_reg[19]_55\(3),
      R => '0'
    );
\bd_mem_reg[19][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[19][15]_i_1__0_n_0\,
      D => D(4),
      Q => \bd_mem_reg[19]_55\(4),
      R => '0'
    );
\bd_mem_reg[19][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[19][15]_i_1__0_n_0\,
      D => D(5),
      Q => \bd_mem_reg[19]_55\(5),
      R => '0'
    );
\bd_mem_reg[19][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[19][15]_i_1__0_n_0\,
      D => D(6),
      Q => \bd_mem_reg[19]_55\(6),
      R => '0'
    );
\bd_mem_reg[19][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[19][15]_i_1__0_n_0\,
      D => D(7),
      Q => \bd_mem_reg[19]_55\(7),
      R => '0'
    );
\bd_mem_reg[19][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[19][15]_i_1__0_n_0\,
      D => D(8),
      Q => \bd_mem_reg[19]_55\(8),
      R => '0'
    );
\bd_mem_reg[19][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[19][15]_i_1__0_n_0\,
      D => D(9),
      Q => \bd_mem_reg[19]_55\(9),
      R => '0'
    );
\bd_mem_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[1][15]_i_1__0_n_0\,
      D => D(0),
      Q => \bd_mem_reg[1]_37\(0),
      R => '0'
    );
\bd_mem_reg[1][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[1][15]_i_1__0_n_0\,
      D => D(10),
      Q => \bd_mem_reg[1]_37\(10),
      R => '0'
    );
\bd_mem_reg[1][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[1][15]_i_1__0_n_0\,
      D => D(11),
      Q => \bd_mem_reg[1]_37\(11),
      R => '0'
    );
\bd_mem_reg[1][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[1][15]_i_1__0_n_0\,
      D => D(12),
      Q => \bd_mem_reg[1]_37\(12),
      R => '0'
    );
\bd_mem_reg[1][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[1][15]_i_1__0_n_0\,
      D => D(13),
      Q => \bd_mem_reg[1]_37\(13),
      R => '0'
    );
\bd_mem_reg[1][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[1][15]_i_1__0_n_0\,
      D => D(14),
      Q => \bd_mem_reg[1]_37\(14),
      R => '0'
    );
\bd_mem_reg[1][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[1][15]_i_1__0_n_0\,
      D => D(15),
      Q => \bd_mem_reg[1]_37\(15),
      R => '0'
    );
\bd_mem_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[1][15]_i_1__0_n_0\,
      D => D(1),
      Q => \bd_mem_reg[1]_37\(1),
      R => '0'
    );
\bd_mem_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[1][15]_i_1__0_n_0\,
      D => D(2),
      Q => \bd_mem_reg[1]_37\(2),
      R => '0'
    );
\bd_mem_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[1][15]_i_1__0_n_0\,
      D => D(3),
      Q => \bd_mem_reg[1]_37\(3),
      R => '0'
    );
\bd_mem_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[1][15]_i_1__0_n_0\,
      D => D(4),
      Q => \bd_mem_reg[1]_37\(4),
      R => '0'
    );
\bd_mem_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[1][15]_i_1__0_n_0\,
      D => D(5),
      Q => \bd_mem_reg[1]_37\(5),
      R => '0'
    );
\bd_mem_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[1][15]_i_1__0_n_0\,
      D => D(6),
      Q => \bd_mem_reg[1]_37\(6),
      R => '0'
    );
\bd_mem_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[1][15]_i_1__0_n_0\,
      D => D(7),
      Q => \bd_mem_reg[1]_37\(7),
      R => '0'
    );
\bd_mem_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[1][15]_i_1__0_n_0\,
      D => D(8),
      Q => \bd_mem_reg[1]_37\(8),
      R => '0'
    );
\bd_mem_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[1][15]_i_1__0_n_0\,
      D => D(9),
      Q => \bd_mem_reg[1]_37\(9),
      R => '0'
    );
\bd_mem_reg[20][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[20][15]_i_1__0_n_0\,
      D => D(0),
      Q => \bd_mem_reg[20]_56\(0),
      R => '0'
    );
\bd_mem_reg[20][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[20][15]_i_1__0_n_0\,
      D => D(10),
      Q => \bd_mem_reg[20]_56\(10),
      R => '0'
    );
\bd_mem_reg[20][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[20][15]_i_1__0_n_0\,
      D => D(11),
      Q => \bd_mem_reg[20]_56\(11),
      R => '0'
    );
\bd_mem_reg[20][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[20][15]_i_1__0_n_0\,
      D => D(12),
      Q => \bd_mem_reg[20]_56\(12),
      R => '0'
    );
\bd_mem_reg[20][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[20][15]_i_1__0_n_0\,
      D => D(13),
      Q => \bd_mem_reg[20]_56\(13),
      R => '0'
    );
\bd_mem_reg[20][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[20][15]_i_1__0_n_0\,
      D => D(14),
      Q => \bd_mem_reg[20]_56\(14),
      R => '0'
    );
\bd_mem_reg[20][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[20][15]_i_1__0_n_0\,
      D => D(15),
      Q => \bd_mem_reg[20]_56\(15),
      R => '0'
    );
\bd_mem_reg[20][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[20][15]_i_1__0_n_0\,
      D => D(1),
      Q => \bd_mem_reg[20]_56\(1),
      R => '0'
    );
\bd_mem_reg[20][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[20][15]_i_1__0_n_0\,
      D => D(2),
      Q => \bd_mem_reg[20]_56\(2),
      R => '0'
    );
\bd_mem_reg[20][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[20][15]_i_1__0_n_0\,
      D => D(3),
      Q => \bd_mem_reg[20]_56\(3),
      R => '0'
    );
\bd_mem_reg[20][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[20][15]_i_1__0_n_0\,
      D => D(4),
      Q => \bd_mem_reg[20]_56\(4),
      R => '0'
    );
\bd_mem_reg[20][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[20][15]_i_1__0_n_0\,
      D => D(5),
      Q => \bd_mem_reg[20]_56\(5),
      R => '0'
    );
\bd_mem_reg[20][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[20][15]_i_1__0_n_0\,
      D => D(6),
      Q => \bd_mem_reg[20]_56\(6),
      R => '0'
    );
\bd_mem_reg[20][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[20][15]_i_1__0_n_0\,
      D => D(7),
      Q => \bd_mem_reg[20]_56\(7),
      R => '0'
    );
\bd_mem_reg[20][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[20][15]_i_1__0_n_0\,
      D => D(8),
      Q => \bd_mem_reg[20]_56\(8),
      R => '0'
    );
\bd_mem_reg[20][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[20][15]_i_1__0_n_0\,
      D => D(9),
      Q => \bd_mem_reg[20]_56\(9),
      R => '0'
    );
\bd_mem_reg[21][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[21][15]_i_1__0_n_0\,
      D => D(0),
      Q => \bd_mem_reg[21]_57\(0),
      R => '0'
    );
\bd_mem_reg[21][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[21][15]_i_1__0_n_0\,
      D => D(10),
      Q => \bd_mem_reg[21]_57\(10),
      R => '0'
    );
\bd_mem_reg[21][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[21][15]_i_1__0_n_0\,
      D => D(11),
      Q => \bd_mem_reg[21]_57\(11),
      R => '0'
    );
\bd_mem_reg[21][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[21][15]_i_1__0_n_0\,
      D => D(12),
      Q => \bd_mem_reg[21]_57\(12),
      R => '0'
    );
\bd_mem_reg[21][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[21][15]_i_1__0_n_0\,
      D => D(13),
      Q => \bd_mem_reg[21]_57\(13),
      R => '0'
    );
\bd_mem_reg[21][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[21][15]_i_1__0_n_0\,
      D => D(14),
      Q => \bd_mem_reg[21]_57\(14),
      R => '0'
    );
\bd_mem_reg[21][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[21][15]_i_1__0_n_0\,
      D => D(15),
      Q => \bd_mem_reg[21]_57\(15),
      R => '0'
    );
\bd_mem_reg[21][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[21][15]_i_1__0_n_0\,
      D => D(1),
      Q => \bd_mem_reg[21]_57\(1),
      R => '0'
    );
\bd_mem_reg[21][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[21][15]_i_1__0_n_0\,
      D => D(2),
      Q => \bd_mem_reg[21]_57\(2),
      R => '0'
    );
\bd_mem_reg[21][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[21][15]_i_1__0_n_0\,
      D => D(3),
      Q => \bd_mem_reg[21]_57\(3),
      R => '0'
    );
\bd_mem_reg[21][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[21][15]_i_1__0_n_0\,
      D => D(4),
      Q => \bd_mem_reg[21]_57\(4),
      R => '0'
    );
\bd_mem_reg[21][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[21][15]_i_1__0_n_0\,
      D => D(5),
      Q => \bd_mem_reg[21]_57\(5),
      R => '0'
    );
\bd_mem_reg[21][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[21][15]_i_1__0_n_0\,
      D => D(6),
      Q => \bd_mem_reg[21]_57\(6),
      R => '0'
    );
\bd_mem_reg[21][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[21][15]_i_1__0_n_0\,
      D => D(7),
      Q => \bd_mem_reg[21]_57\(7),
      R => '0'
    );
\bd_mem_reg[21][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[21][15]_i_1__0_n_0\,
      D => D(8),
      Q => \bd_mem_reg[21]_57\(8),
      R => '0'
    );
\bd_mem_reg[21][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[21][15]_i_1__0_n_0\,
      D => D(9),
      Q => \bd_mem_reg[21]_57\(9),
      R => '0'
    );
\bd_mem_reg[22][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[22][15]_i_1__0_n_0\,
      D => D(0),
      Q => \bd_mem_reg[22]_58\(0),
      R => '0'
    );
\bd_mem_reg[22][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[22][15]_i_1__0_n_0\,
      D => D(10),
      Q => \bd_mem_reg[22]_58\(10),
      R => '0'
    );
\bd_mem_reg[22][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[22][15]_i_1__0_n_0\,
      D => D(11),
      Q => \bd_mem_reg[22]_58\(11),
      R => '0'
    );
\bd_mem_reg[22][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[22][15]_i_1__0_n_0\,
      D => D(12),
      Q => \bd_mem_reg[22]_58\(12),
      R => '0'
    );
\bd_mem_reg[22][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[22][15]_i_1__0_n_0\,
      D => D(13),
      Q => \bd_mem_reg[22]_58\(13),
      R => '0'
    );
\bd_mem_reg[22][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[22][15]_i_1__0_n_0\,
      D => D(14),
      Q => \bd_mem_reg[22]_58\(14),
      R => '0'
    );
\bd_mem_reg[22][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[22][15]_i_1__0_n_0\,
      D => D(15),
      Q => \bd_mem_reg[22]_58\(15),
      R => '0'
    );
\bd_mem_reg[22][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[22][15]_i_1__0_n_0\,
      D => D(1),
      Q => \bd_mem_reg[22]_58\(1),
      R => '0'
    );
\bd_mem_reg[22][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[22][15]_i_1__0_n_0\,
      D => D(2),
      Q => \bd_mem_reg[22]_58\(2),
      R => '0'
    );
\bd_mem_reg[22][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[22][15]_i_1__0_n_0\,
      D => D(3),
      Q => \bd_mem_reg[22]_58\(3),
      R => '0'
    );
\bd_mem_reg[22][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[22][15]_i_1__0_n_0\,
      D => D(4),
      Q => \bd_mem_reg[22]_58\(4),
      R => '0'
    );
\bd_mem_reg[22][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[22][15]_i_1__0_n_0\,
      D => D(5),
      Q => \bd_mem_reg[22]_58\(5),
      R => '0'
    );
\bd_mem_reg[22][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[22][15]_i_1__0_n_0\,
      D => D(6),
      Q => \bd_mem_reg[22]_58\(6),
      R => '0'
    );
\bd_mem_reg[22][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[22][15]_i_1__0_n_0\,
      D => D(7),
      Q => \bd_mem_reg[22]_58\(7),
      R => '0'
    );
\bd_mem_reg[22][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[22][15]_i_1__0_n_0\,
      D => D(8),
      Q => \bd_mem_reg[22]_58\(8),
      R => '0'
    );
\bd_mem_reg[22][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[22][15]_i_1__0_n_0\,
      D => D(9),
      Q => \bd_mem_reg[22]_58\(9),
      R => '0'
    );
\bd_mem_reg[23][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[23][15]_i_1__0_n_0\,
      D => D(0),
      Q => \bd_mem_reg[23]_59\(0),
      R => '0'
    );
\bd_mem_reg[23][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[23][15]_i_1__0_n_0\,
      D => D(10),
      Q => \bd_mem_reg[23]_59\(10),
      R => '0'
    );
\bd_mem_reg[23][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[23][15]_i_1__0_n_0\,
      D => D(11),
      Q => \bd_mem_reg[23]_59\(11),
      R => '0'
    );
\bd_mem_reg[23][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[23][15]_i_1__0_n_0\,
      D => D(12),
      Q => \bd_mem_reg[23]_59\(12),
      R => '0'
    );
\bd_mem_reg[23][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[23][15]_i_1__0_n_0\,
      D => D(13),
      Q => \bd_mem_reg[23]_59\(13),
      R => '0'
    );
\bd_mem_reg[23][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[23][15]_i_1__0_n_0\,
      D => D(14),
      Q => \bd_mem_reg[23]_59\(14),
      R => '0'
    );
\bd_mem_reg[23][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[23][15]_i_1__0_n_0\,
      D => D(15),
      Q => \bd_mem_reg[23]_59\(15),
      R => '0'
    );
\bd_mem_reg[23][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[23][15]_i_1__0_n_0\,
      D => D(1),
      Q => \bd_mem_reg[23]_59\(1),
      R => '0'
    );
\bd_mem_reg[23][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[23][15]_i_1__0_n_0\,
      D => D(2),
      Q => \bd_mem_reg[23]_59\(2),
      R => '0'
    );
\bd_mem_reg[23][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[23][15]_i_1__0_n_0\,
      D => D(3),
      Q => \bd_mem_reg[23]_59\(3),
      R => '0'
    );
\bd_mem_reg[23][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[23][15]_i_1__0_n_0\,
      D => D(4),
      Q => \bd_mem_reg[23]_59\(4),
      R => '0'
    );
\bd_mem_reg[23][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[23][15]_i_1__0_n_0\,
      D => D(5),
      Q => \bd_mem_reg[23]_59\(5),
      R => '0'
    );
\bd_mem_reg[23][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[23][15]_i_1__0_n_0\,
      D => D(6),
      Q => \bd_mem_reg[23]_59\(6),
      R => '0'
    );
\bd_mem_reg[23][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[23][15]_i_1__0_n_0\,
      D => D(7),
      Q => \bd_mem_reg[23]_59\(7),
      R => '0'
    );
\bd_mem_reg[23][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[23][15]_i_1__0_n_0\,
      D => D(8),
      Q => \bd_mem_reg[23]_59\(8),
      R => '0'
    );
\bd_mem_reg[23][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[23][15]_i_1__0_n_0\,
      D => D(9),
      Q => \bd_mem_reg[23]_59\(9),
      R => '0'
    );
\bd_mem_reg[24][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[24][15]_i_1__0_n_0\,
      D => D(0),
      Q => \bd_mem_reg[24]_60\(0),
      R => '0'
    );
\bd_mem_reg[24][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[24][15]_i_1__0_n_0\,
      D => D(10),
      Q => \bd_mem_reg[24]_60\(10),
      R => '0'
    );
\bd_mem_reg[24][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[24][15]_i_1__0_n_0\,
      D => D(11),
      Q => \bd_mem_reg[24]_60\(11),
      R => '0'
    );
\bd_mem_reg[24][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[24][15]_i_1__0_n_0\,
      D => D(12),
      Q => \bd_mem_reg[24]_60\(12),
      R => '0'
    );
\bd_mem_reg[24][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[24][15]_i_1__0_n_0\,
      D => D(13),
      Q => \bd_mem_reg[24]_60\(13),
      R => '0'
    );
\bd_mem_reg[24][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[24][15]_i_1__0_n_0\,
      D => D(14),
      Q => \bd_mem_reg[24]_60\(14),
      R => '0'
    );
\bd_mem_reg[24][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[24][15]_i_1__0_n_0\,
      D => D(15),
      Q => \bd_mem_reg[24]_60\(15),
      R => '0'
    );
\bd_mem_reg[24][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[24][15]_i_1__0_n_0\,
      D => D(1),
      Q => \bd_mem_reg[24]_60\(1),
      R => '0'
    );
\bd_mem_reg[24][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[24][15]_i_1__0_n_0\,
      D => D(2),
      Q => \bd_mem_reg[24]_60\(2),
      R => '0'
    );
\bd_mem_reg[24][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[24][15]_i_1__0_n_0\,
      D => D(3),
      Q => \bd_mem_reg[24]_60\(3),
      R => '0'
    );
\bd_mem_reg[24][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[24][15]_i_1__0_n_0\,
      D => D(4),
      Q => \bd_mem_reg[24]_60\(4),
      R => '0'
    );
\bd_mem_reg[24][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[24][15]_i_1__0_n_0\,
      D => D(5),
      Q => \bd_mem_reg[24]_60\(5),
      R => '0'
    );
\bd_mem_reg[24][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[24][15]_i_1__0_n_0\,
      D => D(6),
      Q => \bd_mem_reg[24]_60\(6),
      R => '0'
    );
\bd_mem_reg[24][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[24][15]_i_1__0_n_0\,
      D => D(7),
      Q => \bd_mem_reg[24]_60\(7),
      R => '0'
    );
\bd_mem_reg[24][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[24][15]_i_1__0_n_0\,
      D => D(8),
      Q => \bd_mem_reg[24]_60\(8),
      R => '0'
    );
\bd_mem_reg[24][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[24][15]_i_1__0_n_0\,
      D => D(9),
      Q => \bd_mem_reg[24]_60\(9),
      R => '0'
    );
\bd_mem_reg[25][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[25][15]_i_1__0_n_0\,
      D => D(0),
      Q => \bd_mem_reg[25]_61\(0),
      R => '0'
    );
\bd_mem_reg[25][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[25][15]_i_1__0_n_0\,
      D => D(10),
      Q => \bd_mem_reg[25]_61\(10),
      R => '0'
    );
\bd_mem_reg[25][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[25][15]_i_1__0_n_0\,
      D => D(11),
      Q => \bd_mem_reg[25]_61\(11),
      R => '0'
    );
\bd_mem_reg[25][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[25][15]_i_1__0_n_0\,
      D => D(12),
      Q => \bd_mem_reg[25]_61\(12),
      R => '0'
    );
\bd_mem_reg[25][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[25][15]_i_1__0_n_0\,
      D => D(13),
      Q => \bd_mem_reg[25]_61\(13),
      R => '0'
    );
\bd_mem_reg[25][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[25][15]_i_1__0_n_0\,
      D => D(14),
      Q => \bd_mem_reg[25]_61\(14),
      R => '0'
    );
\bd_mem_reg[25][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[25][15]_i_1__0_n_0\,
      D => D(15),
      Q => \bd_mem_reg[25]_61\(15),
      R => '0'
    );
\bd_mem_reg[25][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[25][15]_i_1__0_n_0\,
      D => D(1),
      Q => \bd_mem_reg[25]_61\(1),
      R => '0'
    );
\bd_mem_reg[25][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[25][15]_i_1__0_n_0\,
      D => D(2),
      Q => \bd_mem_reg[25]_61\(2),
      R => '0'
    );
\bd_mem_reg[25][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[25][15]_i_1__0_n_0\,
      D => D(3),
      Q => \bd_mem_reg[25]_61\(3),
      R => '0'
    );
\bd_mem_reg[25][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[25][15]_i_1__0_n_0\,
      D => D(4),
      Q => \bd_mem_reg[25]_61\(4),
      R => '0'
    );
\bd_mem_reg[25][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[25][15]_i_1__0_n_0\,
      D => D(5),
      Q => \bd_mem_reg[25]_61\(5),
      R => '0'
    );
\bd_mem_reg[25][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[25][15]_i_1__0_n_0\,
      D => D(6),
      Q => \bd_mem_reg[25]_61\(6),
      R => '0'
    );
\bd_mem_reg[25][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[25][15]_i_1__0_n_0\,
      D => D(7),
      Q => \bd_mem_reg[25]_61\(7),
      R => '0'
    );
\bd_mem_reg[25][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[25][15]_i_1__0_n_0\,
      D => D(8),
      Q => \bd_mem_reg[25]_61\(8),
      R => '0'
    );
\bd_mem_reg[25][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[25][15]_i_1__0_n_0\,
      D => D(9),
      Q => \bd_mem_reg[25]_61\(9),
      R => '0'
    );
\bd_mem_reg[26][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[26][15]_i_1__0_n_0\,
      D => D(0),
      Q => \bd_mem_reg[26]_62\(0),
      R => '0'
    );
\bd_mem_reg[26][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[26][15]_i_1__0_n_0\,
      D => D(10),
      Q => \bd_mem_reg[26]_62\(10),
      R => '0'
    );
\bd_mem_reg[26][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[26][15]_i_1__0_n_0\,
      D => D(11),
      Q => \bd_mem_reg[26]_62\(11),
      R => '0'
    );
\bd_mem_reg[26][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[26][15]_i_1__0_n_0\,
      D => D(12),
      Q => \bd_mem_reg[26]_62\(12),
      R => '0'
    );
\bd_mem_reg[26][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[26][15]_i_1__0_n_0\,
      D => D(13),
      Q => \bd_mem_reg[26]_62\(13),
      R => '0'
    );
\bd_mem_reg[26][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[26][15]_i_1__0_n_0\,
      D => D(14),
      Q => \bd_mem_reg[26]_62\(14),
      R => '0'
    );
\bd_mem_reg[26][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[26][15]_i_1__0_n_0\,
      D => D(15),
      Q => \bd_mem_reg[26]_62\(15),
      R => '0'
    );
\bd_mem_reg[26][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[26][15]_i_1__0_n_0\,
      D => D(1),
      Q => \bd_mem_reg[26]_62\(1),
      R => '0'
    );
\bd_mem_reg[26][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[26][15]_i_1__0_n_0\,
      D => D(2),
      Q => \bd_mem_reg[26]_62\(2),
      R => '0'
    );
\bd_mem_reg[26][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[26][15]_i_1__0_n_0\,
      D => D(3),
      Q => \bd_mem_reg[26]_62\(3),
      R => '0'
    );
\bd_mem_reg[26][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[26][15]_i_1__0_n_0\,
      D => D(4),
      Q => \bd_mem_reg[26]_62\(4),
      R => '0'
    );
\bd_mem_reg[26][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[26][15]_i_1__0_n_0\,
      D => D(5),
      Q => \bd_mem_reg[26]_62\(5),
      R => '0'
    );
\bd_mem_reg[26][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[26][15]_i_1__0_n_0\,
      D => D(6),
      Q => \bd_mem_reg[26]_62\(6),
      R => '0'
    );
\bd_mem_reg[26][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[26][15]_i_1__0_n_0\,
      D => D(7),
      Q => \bd_mem_reg[26]_62\(7),
      R => '0'
    );
\bd_mem_reg[26][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[26][15]_i_1__0_n_0\,
      D => D(8),
      Q => \bd_mem_reg[26]_62\(8),
      R => '0'
    );
\bd_mem_reg[26][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[26][15]_i_1__0_n_0\,
      D => D(9),
      Q => \bd_mem_reg[26]_62\(9),
      R => '0'
    );
\bd_mem_reg[27][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[27][15]_i_1__0_n_0\,
      D => D(0),
      Q => \bd_mem_reg[27]_63\(0),
      R => '0'
    );
\bd_mem_reg[27][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[27][15]_i_1__0_n_0\,
      D => D(10),
      Q => \bd_mem_reg[27]_63\(10),
      R => '0'
    );
\bd_mem_reg[27][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[27][15]_i_1__0_n_0\,
      D => D(11),
      Q => \bd_mem_reg[27]_63\(11),
      R => '0'
    );
\bd_mem_reg[27][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[27][15]_i_1__0_n_0\,
      D => D(12),
      Q => \bd_mem_reg[27]_63\(12),
      R => '0'
    );
\bd_mem_reg[27][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[27][15]_i_1__0_n_0\,
      D => D(13),
      Q => \bd_mem_reg[27]_63\(13),
      R => '0'
    );
\bd_mem_reg[27][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[27][15]_i_1__0_n_0\,
      D => D(14),
      Q => \bd_mem_reg[27]_63\(14),
      R => '0'
    );
\bd_mem_reg[27][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[27][15]_i_1__0_n_0\,
      D => D(15),
      Q => \bd_mem_reg[27]_63\(15),
      R => '0'
    );
\bd_mem_reg[27][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[27][15]_i_1__0_n_0\,
      D => D(1),
      Q => \bd_mem_reg[27]_63\(1),
      R => '0'
    );
\bd_mem_reg[27][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[27][15]_i_1__0_n_0\,
      D => D(2),
      Q => \bd_mem_reg[27]_63\(2),
      R => '0'
    );
\bd_mem_reg[27][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[27][15]_i_1__0_n_0\,
      D => D(3),
      Q => \bd_mem_reg[27]_63\(3),
      R => '0'
    );
\bd_mem_reg[27][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[27][15]_i_1__0_n_0\,
      D => D(4),
      Q => \bd_mem_reg[27]_63\(4),
      R => '0'
    );
\bd_mem_reg[27][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[27][15]_i_1__0_n_0\,
      D => D(5),
      Q => \bd_mem_reg[27]_63\(5),
      R => '0'
    );
\bd_mem_reg[27][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[27][15]_i_1__0_n_0\,
      D => D(6),
      Q => \bd_mem_reg[27]_63\(6),
      R => '0'
    );
\bd_mem_reg[27][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[27][15]_i_1__0_n_0\,
      D => D(7),
      Q => \bd_mem_reg[27]_63\(7),
      R => '0'
    );
\bd_mem_reg[27][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[27][15]_i_1__0_n_0\,
      D => D(8),
      Q => \bd_mem_reg[27]_63\(8),
      R => '0'
    );
\bd_mem_reg[27][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[27][15]_i_1__0_n_0\,
      D => D(9),
      Q => \bd_mem_reg[27]_63\(9),
      R => '0'
    );
\bd_mem_reg[28][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[28][15]_i_1__0_n_0\,
      D => D(0),
      Q => \bd_mem_reg[28]_64\(0),
      R => '0'
    );
\bd_mem_reg[28][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[28][15]_i_1__0_n_0\,
      D => D(10),
      Q => \bd_mem_reg[28]_64\(10),
      R => '0'
    );
\bd_mem_reg[28][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[28][15]_i_1__0_n_0\,
      D => D(11),
      Q => \bd_mem_reg[28]_64\(11),
      R => '0'
    );
\bd_mem_reg[28][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[28][15]_i_1__0_n_0\,
      D => D(12),
      Q => \bd_mem_reg[28]_64\(12),
      R => '0'
    );
\bd_mem_reg[28][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[28][15]_i_1__0_n_0\,
      D => D(13),
      Q => \bd_mem_reg[28]_64\(13),
      R => '0'
    );
\bd_mem_reg[28][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[28][15]_i_1__0_n_0\,
      D => D(14),
      Q => \bd_mem_reg[28]_64\(14),
      R => '0'
    );
\bd_mem_reg[28][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[28][15]_i_1__0_n_0\,
      D => D(15),
      Q => \bd_mem_reg[28]_64\(15),
      R => '0'
    );
\bd_mem_reg[28][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[28][15]_i_1__0_n_0\,
      D => D(1),
      Q => \bd_mem_reg[28]_64\(1),
      R => '0'
    );
\bd_mem_reg[28][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[28][15]_i_1__0_n_0\,
      D => D(2),
      Q => \bd_mem_reg[28]_64\(2),
      R => '0'
    );
\bd_mem_reg[28][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[28][15]_i_1__0_n_0\,
      D => D(3),
      Q => \bd_mem_reg[28]_64\(3),
      R => '0'
    );
\bd_mem_reg[28][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[28][15]_i_1__0_n_0\,
      D => D(4),
      Q => \bd_mem_reg[28]_64\(4),
      R => '0'
    );
\bd_mem_reg[28][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[28][15]_i_1__0_n_0\,
      D => D(5),
      Q => \bd_mem_reg[28]_64\(5),
      R => '0'
    );
\bd_mem_reg[28][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[28][15]_i_1__0_n_0\,
      D => D(6),
      Q => \bd_mem_reg[28]_64\(6),
      R => '0'
    );
\bd_mem_reg[28][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[28][15]_i_1__0_n_0\,
      D => D(7),
      Q => \bd_mem_reg[28]_64\(7),
      R => '0'
    );
\bd_mem_reg[28][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[28][15]_i_1__0_n_0\,
      D => D(8),
      Q => \bd_mem_reg[28]_64\(8),
      R => '0'
    );
\bd_mem_reg[28][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[28][15]_i_1__0_n_0\,
      D => D(9),
      Q => \bd_mem_reg[28]_64\(9),
      R => '0'
    );
\bd_mem_reg[29][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[29][15]_i_1__0_n_0\,
      D => D(0),
      Q => \bd_mem_reg[29]_65\(0),
      R => '0'
    );
\bd_mem_reg[29][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[29][15]_i_1__0_n_0\,
      D => D(10),
      Q => \bd_mem_reg[29]_65\(10),
      R => '0'
    );
\bd_mem_reg[29][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[29][15]_i_1__0_n_0\,
      D => D(11),
      Q => \bd_mem_reg[29]_65\(11),
      R => '0'
    );
\bd_mem_reg[29][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[29][15]_i_1__0_n_0\,
      D => D(12),
      Q => \bd_mem_reg[29]_65\(12),
      R => '0'
    );
\bd_mem_reg[29][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[29][15]_i_1__0_n_0\,
      D => D(13),
      Q => \bd_mem_reg[29]_65\(13),
      R => '0'
    );
\bd_mem_reg[29][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[29][15]_i_1__0_n_0\,
      D => D(14),
      Q => \bd_mem_reg[29]_65\(14),
      R => '0'
    );
\bd_mem_reg[29][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[29][15]_i_1__0_n_0\,
      D => D(15),
      Q => \bd_mem_reg[29]_65\(15),
      R => '0'
    );
\bd_mem_reg[29][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[29][15]_i_1__0_n_0\,
      D => D(1),
      Q => \bd_mem_reg[29]_65\(1),
      R => '0'
    );
\bd_mem_reg[29][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[29][15]_i_1__0_n_0\,
      D => D(2),
      Q => \bd_mem_reg[29]_65\(2),
      R => '0'
    );
\bd_mem_reg[29][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[29][15]_i_1__0_n_0\,
      D => D(3),
      Q => \bd_mem_reg[29]_65\(3),
      R => '0'
    );
\bd_mem_reg[29][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[29][15]_i_1__0_n_0\,
      D => D(4),
      Q => \bd_mem_reg[29]_65\(4),
      R => '0'
    );
\bd_mem_reg[29][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[29][15]_i_1__0_n_0\,
      D => D(5),
      Q => \bd_mem_reg[29]_65\(5),
      R => '0'
    );
\bd_mem_reg[29][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[29][15]_i_1__0_n_0\,
      D => D(6),
      Q => \bd_mem_reg[29]_65\(6),
      R => '0'
    );
\bd_mem_reg[29][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[29][15]_i_1__0_n_0\,
      D => D(7),
      Q => \bd_mem_reg[29]_65\(7),
      R => '0'
    );
\bd_mem_reg[29][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[29][15]_i_1__0_n_0\,
      D => D(8),
      Q => \bd_mem_reg[29]_65\(8),
      R => '0'
    );
\bd_mem_reg[29][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[29][15]_i_1__0_n_0\,
      D => D(9),
      Q => \bd_mem_reg[29]_65\(9),
      R => '0'
    );
\bd_mem_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[2][15]_i_1__0_n_0\,
      D => D(0),
      Q => \bd_mem_reg[2]_38\(0),
      R => '0'
    );
\bd_mem_reg[2][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[2][15]_i_1__0_n_0\,
      D => D(10),
      Q => \bd_mem_reg[2]_38\(10),
      R => '0'
    );
\bd_mem_reg[2][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[2][15]_i_1__0_n_0\,
      D => D(11),
      Q => \bd_mem_reg[2]_38\(11),
      R => '0'
    );
\bd_mem_reg[2][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[2][15]_i_1__0_n_0\,
      D => D(12),
      Q => \bd_mem_reg[2]_38\(12),
      R => '0'
    );
\bd_mem_reg[2][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[2][15]_i_1__0_n_0\,
      D => D(13),
      Q => \bd_mem_reg[2]_38\(13),
      R => '0'
    );
\bd_mem_reg[2][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[2][15]_i_1__0_n_0\,
      D => D(14),
      Q => \bd_mem_reg[2]_38\(14),
      R => '0'
    );
\bd_mem_reg[2][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[2][15]_i_1__0_n_0\,
      D => D(15),
      Q => \bd_mem_reg[2]_38\(15),
      R => '0'
    );
\bd_mem_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[2][15]_i_1__0_n_0\,
      D => D(1),
      Q => \bd_mem_reg[2]_38\(1),
      R => '0'
    );
\bd_mem_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[2][15]_i_1__0_n_0\,
      D => D(2),
      Q => \bd_mem_reg[2]_38\(2),
      R => '0'
    );
\bd_mem_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[2][15]_i_1__0_n_0\,
      D => D(3),
      Q => \bd_mem_reg[2]_38\(3),
      R => '0'
    );
\bd_mem_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[2][15]_i_1__0_n_0\,
      D => D(4),
      Q => \bd_mem_reg[2]_38\(4),
      R => '0'
    );
\bd_mem_reg[2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[2][15]_i_1__0_n_0\,
      D => D(5),
      Q => \bd_mem_reg[2]_38\(5),
      R => '0'
    );
\bd_mem_reg[2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[2][15]_i_1__0_n_0\,
      D => D(6),
      Q => \bd_mem_reg[2]_38\(6),
      R => '0'
    );
\bd_mem_reg[2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[2][15]_i_1__0_n_0\,
      D => D(7),
      Q => \bd_mem_reg[2]_38\(7),
      R => '0'
    );
\bd_mem_reg[2][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[2][15]_i_1__0_n_0\,
      D => D(8),
      Q => \bd_mem_reg[2]_38\(8),
      R => '0'
    );
\bd_mem_reg[2][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[2][15]_i_1__0_n_0\,
      D => D(9),
      Q => \bd_mem_reg[2]_38\(9),
      R => '0'
    );
\bd_mem_reg[30][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[30][15]_i_1__0_n_0\,
      D => D(0),
      Q => \bd_mem_reg[30]_66\(0),
      R => '0'
    );
\bd_mem_reg[30][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[30][15]_i_1__0_n_0\,
      D => D(10),
      Q => \bd_mem_reg[30]_66\(10),
      R => '0'
    );
\bd_mem_reg[30][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[30][15]_i_1__0_n_0\,
      D => D(11),
      Q => \bd_mem_reg[30]_66\(11),
      R => '0'
    );
\bd_mem_reg[30][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[30][15]_i_1__0_n_0\,
      D => D(12),
      Q => \bd_mem_reg[30]_66\(12),
      R => '0'
    );
\bd_mem_reg[30][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[30][15]_i_1__0_n_0\,
      D => D(13),
      Q => \bd_mem_reg[30]_66\(13),
      R => '0'
    );
\bd_mem_reg[30][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[30][15]_i_1__0_n_0\,
      D => D(14),
      Q => \bd_mem_reg[30]_66\(14),
      R => '0'
    );
\bd_mem_reg[30][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[30][15]_i_1__0_n_0\,
      D => D(15),
      Q => \bd_mem_reg[30]_66\(15),
      R => '0'
    );
\bd_mem_reg[30][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[30][15]_i_1__0_n_0\,
      D => D(1),
      Q => \bd_mem_reg[30]_66\(1),
      R => '0'
    );
\bd_mem_reg[30][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[30][15]_i_1__0_n_0\,
      D => D(2),
      Q => \bd_mem_reg[30]_66\(2),
      R => '0'
    );
\bd_mem_reg[30][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[30][15]_i_1__0_n_0\,
      D => D(3),
      Q => \bd_mem_reg[30]_66\(3),
      R => '0'
    );
\bd_mem_reg[30][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[30][15]_i_1__0_n_0\,
      D => D(4),
      Q => \bd_mem_reg[30]_66\(4),
      R => '0'
    );
\bd_mem_reg[30][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[30][15]_i_1__0_n_0\,
      D => D(5),
      Q => \bd_mem_reg[30]_66\(5),
      R => '0'
    );
\bd_mem_reg[30][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[30][15]_i_1__0_n_0\,
      D => D(6),
      Q => \bd_mem_reg[30]_66\(6),
      R => '0'
    );
\bd_mem_reg[30][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[30][15]_i_1__0_n_0\,
      D => D(7),
      Q => \bd_mem_reg[30]_66\(7),
      R => '0'
    );
\bd_mem_reg[30][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[30][15]_i_1__0_n_0\,
      D => D(8),
      Q => \bd_mem_reg[30]_66\(8),
      R => '0'
    );
\bd_mem_reg[30][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[30][15]_i_1__0_n_0\,
      D => D(9),
      Q => \bd_mem_reg[30]_66\(9),
      R => '0'
    );
\bd_mem_reg[31][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[31][15]_i_1__0_n_0\,
      D => D(0),
      Q => \bd_mem_reg[31]_67\(0),
      R => '0'
    );
\bd_mem_reg[31][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[31][15]_i_1__0_n_0\,
      D => D(10),
      Q => \bd_mem_reg[31]_67\(10),
      R => '0'
    );
\bd_mem_reg[31][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[31][15]_i_1__0_n_0\,
      D => D(11),
      Q => \bd_mem_reg[31]_67\(11),
      R => '0'
    );
\bd_mem_reg[31][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[31][15]_i_1__0_n_0\,
      D => D(12),
      Q => \bd_mem_reg[31]_67\(12),
      R => '0'
    );
\bd_mem_reg[31][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[31][15]_i_1__0_n_0\,
      D => D(13),
      Q => \bd_mem_reg[31]_67\(13),
      R => '0'
    );
\bd_mem_reg[31][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[31][15]_i_1__0_n_0\,
      D => D(14),
      Q => \bd_mem_reg[31]_67\(14),
      R => '0'
    );
\bd_mem_reg[31][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[31][15]_i_1__0_n_0\,
      D => D(15),
      Q => \bd_mem_reg[31]_67\(15),
      R => '0'
    );
\bd_mem_reg[31][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[31][15]_i_1__0_n_0\,
      D => D(1),
      Q => \bd_mem_reg[31]_67\(1),
      R => '0'
    );
\bd_mem_reg[31][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[31][15]_i_1__0_n_0\,
      D => D(2),
      Q => \bd_mem_reg[31]_67\(2),
      R => '0'
    );
\bd_mem_reg[31][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[31][15]_i_1__0_n_0\,
      D => D(3),
      Q => \bd_mem_reg[31]_67\(3),
      R => '0'
    );
\bd_mem_reg[31][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[31][15]_i_1__0_n_0\,
      D => D(4),
      Q => \bd_mem_reg[31]_67\(4),
      R => '0'
    );
\bd_mem_reg[31][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[31][15]_i_1__0_n_0\,
      D => D(5),
      Q => \bd_mem_reg[31]_67\(5),
      R => '0'
    );
\bd_mem_reg[31][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[31][15]_i_1__0_n_0\,
      D => D(6),
      Q => \bd_mem_reg[31]_67\(6),
      R => '0'
    );
\bd_mem_reg[31][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[31][15]_i_1__0_n_0\,
      D => D(7),
      Q => \bd_mem_reg[31]_67\(7),
      R => '0'
    );
\bd_mem_reg[31][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[31][15]_i_1__0_n_0\,
      D => D(8),
      Q => \bd_mem_reg[31]_67\(8),
      R => '0'
    );
\bd_mem_reg[31][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[31][15]_i_1__0_n_0\,
      D => D(9),
      Q => \bd_mem_reg[31]_67\(9),
      R => '0'
    );
\bd_mem_reg[3][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[3][15]_i_1__0_n_0\,
      D => D(0),
      Q => \bd_mem_reg[3]_39\(0),
      R => '0'
    );
\bd_mem_reg[3][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[3][15]_i_1__0_n_0\,
      D => D(10),
      Q => \bd_mem_reg[3]_39\(10),
      R => '0'
    );
\bd_mem_reg[3][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[3][15]_i_1__0_n_0\,
      D => D(11),
      Q => \bd_mem_reg[3]_39\(11),
      R => '0'
    );
\bd_mem_reg[3][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[3][15]_i_1__0_n_0\,
      D => D(12),
      Q => \bd_mem_reg[3]_39\(12),
      R => '0'
    );
\bd_mem_reg[3][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[3][15]_i_1__0_n_0\,
      D => D(13),
      Q => \bd_mem_reg[3]_39\(13),
      R => '0'
    );
\bd_mem_reg[3][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[3][15]_i_1__0_n_0\,
      D => D(14),
      Q => \bd_mem_reg[3]_39\(14),
      R => '0'
    );
\bd_mem_reg[3][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[3][15]_i_1__0_n_0\,
      D => D(15),
      Q => \bd_mem_reg[3]_39\(15),
      R => '0'
    );
\bd_mem_reg[3][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[3][15]_i_1__0_n_0\,
      D => D(1),
      Q => \bd_mem_reg[3]_39\(1),
      R => '0'
    );
\bd_mem_reg[3][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[3][15]_i_1__0_n_0\,
      D => D(2),
      Q => \bd_mem_reg[3]_39\(2),
      R => '0'
    );
\bd_mem_reg[3][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[3][15]_i_1__0_n_0\,
      D => D(3),
      Q => \bd_mem_reg[3]_39\(3),
      R => '0'
    );
\bd_mem_reg[3][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[3][15]_i_1__0_n_0\,
      D => D(4),
      Q => \bd_mem_reg[3]_39\(4),
      R => '0'
    );
\bd_mem_reg[3][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[3][15]_i_1__0_n_0\,
      D => D(5),
      Q => \bd_mem_reg[3]_39\(5),
      R => '0'
    );
\bd_mem_reg[3][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[3][15]_i_1__0_n_0\,
      D => D(6),
      Q => \bd_mem_reg[3]_39\(6),
      R => '0'
    );
\bd_mem_reg[3][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[3][15]_i_1__0_n_0\,
      D => D(7),
      Q => \bd_mem_reg[3]_39\(7),
      R => '0'
    );
\bd_mem_reg[3][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[3][15]_i_1__0_n_0\,
      D => D(8),
      Q => \bd_mem_reg[3]_39\(8),
      R => '0'
    );
\bd_mem_reg[3][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[3][15]_i_1__0_n_0\,
      D => D(9),
      Q => \bd_mem_reg[3]_39\(9),
      R => '0'
    );
\bd_mem_reg[4][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[4][15]_i_1__0_n_0\,
      D => D(0),
      Q => \bd_mem_reg[4]_40\(0),
      R => '0'
    );
\bd_mem_reg[4][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[4][15]_i_1__0_n_0\,
      D => D(10),
      Q => \bd_mem_reg[4]_40\(10),
      R => '0'
    );
\bd_mem_reg[4][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[4][15]_i_1__0_n_0\,
      D => D(11),
      Q => \bd_mem_reg[4]_40\(11),
      R => '0'
    );
\bd_mem_reg[4][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[4][15]_i_1__0_n_0\,
      D => D(12),
      Q => \bd_mem_reg[4]_40\(12),
      R => '0'
    );
\bd_mem_reg[4][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[4][15]_i_1__0_n_0\,
      D => D(13),
      Q => \bd_mem_reg[4]_40\(13),
      R => '0'
    );
\bd_mem_reg[4][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[4][15]_i_1__0_n_0\,
      D => D(14),
      Q => \bd_mem_reg[4]_40\(14),
      R => '0'
    );
\bd_mem_reg[4][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[4][15]_i_1__0_n_0\,
      D => D(15),
      Q => \bd_mem_reg[4]_40\(15),
      R => '0'
    );
\bd_mem_reg[4][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[4][15]_i_1__0_n_0\,
      D => D(1),
      Q => \bd_mem_reg[4]_40\(1),
      R => '0'
    );
\bd_mem_reg[4][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[4][15]_i_1__0_n_0\,
      D => D(2),
      Q => \bd_mem_reg[4]_40\(2),
      R => '0'
    );
\bd_mem_reg[4][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[4][15]_i_1__0_n_0\,
      D => D(3),
      Q => \bd_mem_reg[4]_40\(3),
      R => '0'
    );
\bd_mem_reg[4][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[4][15]_i_1__0_n_0\,
      D => D(4),
      Q => \bd_mem_reg[4]_40\(4),
      R => '0'
    );
\bd_mem_reg[4][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[4][15]_i_1__0_n_0\,
      D => D(5),
      Q => \bd_mem_reg[4]_40\(5),
      R => '0'
    );
\bd_mem_reg[4][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[4][15]_i_1__0_n_0\,
      D => D(6),
      Q => \bd_mem_reg[4]_40\(6),
      R => '0'
    );
\bd_mem_reg[4][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[4][15]_i_1__0_n_0\,
      D => D(7),
      Q => \bd_mem_reg[4]_40\(7),
      R => '0'
    );
\bd_mem_reg[4][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[4][15]_i_1__0_n_0\,
      D => D(8),
      Q => \bd_mem_reg[4]_40\(8),
      R => '0'
    );
\bd_mem_reg[4][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[4][15]_i_1__0_n_0\,
      D => D(9),
      Q => \bd_mem_reg[4]_40\(9),
      R => '0'
    );
\bd_mem_reg[5][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[5][15]_i_1__0_n_0\,
      D => D(0),
      Q => \bd_mem_reg[5]_41\(0),
      R => '0'
    );
\bd_mem_reg[5][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[5][15]_i_1__0_n_0\,
      D => D(10),
      Q => \bd_mem_reg[5]_41\(10),
      R => '0'
    );
\bd_mem_reg[5][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[5][15]_i_1__0_n_0\,
      D => D(11),
      Q => \bd_mem_reg[5]_41\(11),
      R => '0'
    );
\bd_mem_reg[5][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[5][15]_i_1__0_n_0\,
      D => D(12),
      Q => \bd_mem_reg[5]_41\(12),
      R => '0'
    );
\bd_mem_reg[5][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[5][15]_i_1__0_n_0\,
      D => D(13),
      Q => \bd_mem_reg[5]_41\(13),
      R => '0'
    );
\bd_mem_reg[5][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[5][15]_i_1__0_n_0\,
      D => D(14),
      Q => \bd_mem_reg[5]_41\(14),
      R => '0'
    );
\bd_mem_reg[5][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[5][15]_i_1__0_n_0\,
      D => D(15),
      Q => \bd_mem_reg[5]_41\(15),
      R => '0'
    );
\bd_mem_reg[5][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[5][15]_i_1__0_n_0\,
      D => D(1),
      Q => \bd_mem_reg[5]_41\(1),
      R => '0'
    );
\bd_mem_reg[5][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[5][15]_i_1__0_n_0\,
      D => D(2),
      Q => \bd_mem_reg[5]_41\(2),
      R => '0'
    );
\bd_mem_reg[5][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[5][15]_i_1__0_n_0\,
      D => D(3),
      Q => \bd_mem_reg[5]_41\(3),
      R => '0'
    );
\bd_mem_reg[5][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[5][15]_i_1__0_n_0\,
      D => D(4),
      Q => \bd_mem_reg[5]_41\(4),
      R => '0'
    );
\bd_mem_reg[5][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[5][15]_i_1__0_n_0\,
      D => D(5),
      Q => \bd_mem_reg[5]_41\(5),
      R => '0'
    );
\bd_mem_reg[5][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[5][15]_i_1__0_n_0\,
      D => D(6),
      Q => \bd_mem_reg[5]_41\(6),
      R => '0'
    );
\bd_mem_reg[5][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[5][15]_i_1__0_n_0\,
      D => D(7),
      Q => \bd_mem_reg[5]_41\(7),
      R => '0'
    );
\bd_mem_reg[5][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[5][15]_i_1__0_n_0\,
      D => D(8),
      Q => \bd_mem_reg[5]_41\(8),
      R => '0'
    );
\bd_mem_reg[5][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[5][15]_i_1__0_n_0\,
      D => D(9),
      Q => \bd_mem_reg[5]_41\(9),
      R => '0'
    );
\bd_mem_reg[6][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[6][15]_i_1__0_n_0\,
      D => D(0),
      Q => \bd_mem_reg[6]_42\(0),
      R => '0'
    );
\bd_mem_reg[6][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[6][15]_i_1__0_n_0\,
      D => D(10),
      Q => \bd_mem_reg[6]_42\(10),
      R => '0'
    );
\bd_mem_reg[6][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[6][15]_i_1__0_n_0\,
      D => D(11),
      Q => \bd_mem_reg[6]_42\(11),
      R => '0'
    );
\bd_mem_reg[6][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[6][15]_i_1__0_n_0\,
      D => D(12),
      Q => \bd_mem_reg[6]_42\(12),
      R => '0'
    );
\bd_mem_reg[6][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[6][15]_i_1__0_n_0\,
      D => D(13),
      Q => \bd_mem_reg[6]_42\(13),
      R => '0'
    );
\bd_mem_reg[6][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[6][15]_i_1__0_n_0\,
      D => D(14),
      Q => \bd_mem_reg[6]_42\(14),
      R => '0'
    );
\bd_mem_reg[6][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[6][15]_i_1__0_n_0\,
      D => D(15),
      Q => \bd_mem_reg[6]_42\(15),
      R => '0'
    );
\bd_mem_reg[6][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[6][15]_i_1__0_n_0\,
      D => D(1),
      Q => \bd_mem_reg[6]_42\(1),
      R => '0'
    );
\bd_mem_reg[6][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[6][15]_i_1__0_n_0\,
      D => D(2),
      Q => \bd_mem_reg[6]_42\(2),
      R => '0'
    );
\bd_mem_reg[6][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[6][15]_i_1__0_n_0\,
      D => D(3),
      Q => \bd_mem_reg[6]_42\(3),
      R => '0'
    );
\bd_mem_reg[6][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[6][15]_i_1__0_n_0\,
      D => D(4),
      Q => \bd_mem_reg[6]_42\(4),
      R => '0'
    );
\bd_mem_reg[6][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[6][15]_i_1__0_n_0\,
      D => D(5),
      Q => \bd_mem_reg[6]_42\(5),
      R => '0'
    );
\bd_mem_reg[6][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[6][15]_i_1__0_n_0\,
      D => D(6),
      Q => \bd_mem_reg[6]_42\(6),
      R => '0'
    );
\bd_mem_reg[6][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[6][15]_i_1__0_n_0\,
      D => D(7),
      Q => \bd_mem_reg[6]_42\(7),
      R => '0'
    );
\bd_mem_reg[6][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[6][15]_i_1__0_n_0\,
      D => D(8),
      Q => \bd_mem_reg[6]_42\(8),
      R => '0'
    );
\bd_mem_reg[6][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[6][15]_i_1__0_n_0\,
      D => D(9),
      Q => \bd_mem_reg[6]_42\(9),
      R => '0'
    );
\bd_mem_reg[7][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[7][15]_i_1__0_n_0\,
      D => D(0),
      Q => \bd_mem_reg[7]_43\(0),
      R => '0'
    );
\bd_mem_reg[7][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[7][15]_i_1__0_n_0\,
      D => D(10),
      Q => \bd_mem_reg[7]_43\(10),
      R => '0'
    );
\bd_mem_reg[7][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[7][15]_i_1__0_n_0\,
      D => D(11),
      Q => \bd_mem_reg[7]_43\(11),
      R => '0'
    );
\bd_mem_reg[7][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[7][15]_i_1__0_n_0\,
      D => D(12),
      Q => \bd_mem_reg[7]_43\(12),
      R => '0'
    );
\bd_mem_reg[7][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[7][15]_i_1__0_n_0\,
      D => D(13),
      Q => \bd_mem_reg[7]_43\(13),
      R => '0'
    );
\bd_mem_reg[7][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[7][15]_i_1__0_n_0\,
      D => D(14),
      Q => \bd_mem_reg[7]_43\(14),
      R => '0'
    );
\bd_mem_reg[7][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[7][15]_i_1__0_n_0\,
      D => D(15),
      Q => \bd_mem_reg[7]_43\(15),
      R => '0'
    );
\bd_mem_reg[7][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[7][15]_i_1__0_n_0\,
      D => D(1),
      Q => \bd_mem_reg[7]_43\(1),
      R => '0'
    );
\bd_mem_reg[7][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[7][15]_i_1__0_n_0\,
      D => D(2),
      Q => \bd_mem_reg[7]_43\(2),
      R => '0'
    );
\bd_mem_reg[7][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[7][15]_i_1__0_n_0\,
      D => D(3),
      Q => \bd_mem_reg[7]_43\(3),
      R => '0'
    );
\bd_mem_reg[7][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[7][15]_i_1__0_n_0\,
      D => D(4),
      Q => \bd_mem_reg[7]_43\(4),
      R => '0'
    );
\bd_mem_reg[7][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[7][15]_i_1__0_n_0\,
      D => D(5),
      Q => \bd_mem_reg[7]_43\(5),
      R => '0'
    );
\bd_mem_reg[7][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[7][15]_i_1__0_n_0\,
      D => D(6),
      Q => \bd_mem_reg[7]_43\(6),
      R => '0'
    );
\bd_mem_reg[7][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[7][15]_i_1__0_n_0\,
      D => D(7),
      Q => \bd_mem_reg[7]_43\(7),
      R => '0'
    );
\bd_mem_reg[7][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[7][15]_i_1__0_n_0\,
      D => D(8),
      Q => \bd_mem_reg[7]_43\(8),
      R => '0'
    );
\bd_mem_reg[7][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[7][15]_i_1__0_n_0\,
      D => D(9),
      Q => \bd_mem_reg[7]_43\(9),
      R => '0'
    );
\bd_mem_reg[8][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[8][15]_i_1__0_n_0\,
      D => D(0),
      Q => \bd_mem_reg[8]_44\(0),
      R => '0'
    );
\bd_mem_reg[8][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[8][15]_i_1__0_n_0\,
      D => D(10),
      Q => \bd_mem_reg[8]_44\(10),
      R => '0'
    );
\bd_mem_reg[8][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[8][15]_i_1__0_n_0\,
      D => D(11),
      Q => \bd_mem_reg[8]_44\(11),
      R => '0'
    );
\bd_mem_reg[8][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[8][15]_i_1__0_n_0\,
      D => D(12),
      Q => \bd_mem_reg[8]_44\(12),
      R => '0'
    );
\bd_mem_reg[8][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[8][15]_i_1__0_n_0\,
      D => D(13),
      Q => \bd_mem_reg[8]_44\(13),
      R => '0'
    );
\bd_mem_reg[8][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[8][15]_i_1__0_n_0\,
      D => D(14),
      Q => \bd_mem_reg[8]_44\(14),
      R => '0'
    );
\bd_mem_reg[8][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[8][15]_i_1__0_n_0\,
      D => D(15),
      Q => \bd_mem_reg[8]_44\(15),
      R => '0'
    );
\bd_mem_reg[8][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[8][15]_i_1__0_n_0\,
      D => D(1),
      Q => \bd_mem_reg[8]_44\(1),
      R => '0'
    );
\bd_mem_reg[8][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[8][15]_i_1__0_n_0\,
      D => D(2),
      Q => \bd_mem_reg[8]_44\(2),
      R => '0'
    );
\bd_mem_reg[8][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[8][15]_i_1__0_n_0\,
      D => D(3),
      Q => \bd_mem_reg[8]_44\(3),
      R => '0'
    );
\bd_mem_reg[8][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[8][15]_i_1__0_n_0\,
      D => D(4),
      Q => \bd_mem_reg[8]_44\(4),
      R => '0'
    );
\bd_mem_reg[8][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[8][15]_i_1__0_n_0\,
      D => D(5),
      Q => \bd_mem_reg[8]_44\(5),
      R => '0'
    );
\bd_mem_reg[8][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[8][15]_i_1__0_n_0\,
      D => D(6),
      Q => \bd_mem_reg[8]_44\(6),
      R => '0'
    );
\bd_mem_reg[8][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[8][15]_i_1__0_n_0\,
      D => D(7),
      Q => \bd_mem_reg[8]_44\(7),
      R => '0'
    );
\bd_mem_reg[8][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[8][15]_i_1__0_n_0\,
      D => D(8),
      Q => \bd_mem_reg[8]_44\(8),
      R => '0'
    );
\bd_mem_reg[8][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[8][15]_i_1__0_n_0\,
      D => D(9),
      Q => \bd_mem_reg[8]_44\(9),
      R => '0'
    );
\bd_mem_reg[9][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[9][15]_i_1__0_n_0\,
      D => D(0),
      Q => \bd_mem_reg[9]_45\(0),
      R => '0'
    );
\bd_mem_reg[9][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[9][15]_i_1__0_n_0\,
      D => D(10),
      Q => \bd_mem_reg[9]_45\(10),
      R => '0'
    );
\bd_mem_reg[9][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[9][15]_i_1__0_n_0\,
      D => D(11),
      Q => \bd_mem_reg[9]_45\(11),
      R => '0'
    );
\bd_mem_reg[9][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[9][15]_i_1__0_n_0\,
      D => D(12),
      Q => \bd_mem_reg[9]_45\(12),
      R => '0'
    );
\bd_mem_reg[9][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[9][15]_i_1__0_n_0\,
      D => D(13),
      Q => \bd_mem_reg[9]_45\(13),
      R => '0'
    );
\bd_mem_reg[9][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[9][15]_i_1__0_n_0\,
      D => D(14),
      Q => \bd_mem_reg[9]_45\(14),
      R => '0'
    );
\bd_mem_reg[9][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[9][15]_i_1__0_n_0\,
      D => D(15),
      Q => \bd_mem_reg[9]_45\(15),
      R => '0'
    );
\bd_mem_reg[9][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[9][15]_i_1__0_n_0\,
      D => D(1),
      Q => \bd_mem_reg[9]_45\(1),
      R => '0'
    );
\bd_mem_reg[9][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[9][15]_i_1__0_n_0\,
      D => D(2),
      Q => \bd_mem_reg[9]_45\(2),
      R => '0'
    );
\bd_mem_reg[9][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[9][15]_i_1__0_n_0\,
      D => D(3),
      Q => \bd_mem_reg[9]_45\(3),
      R => '0'
    );
\bd_mem_reg[9][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[9][15]_i_1__0_n_0\,
      D => D(4),
      Q => \bd_mem_reg[9]_45\(4),
      R => '0'
    );
\bd_mem_reg[9][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[9][15]_i_1__0_n_0\,
      D => D(5),
      Q => \bd_mem_reg[9]_45\(5),
      R => '0'
    );
\bd_mem_reg[9][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[9][15]_i_1__0_n_0\,
      D => D(6),
      Q => \bd_mem_reg[9]_45\(6),
      R => '0'
    );
\bd_mem_reg[9][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[9][15]_i_1__0_n_0\,
      D => D(7),
      Q => \bd_mem_reg[9]_45\(7),
      R => '0'
    );
\bd_mem_reg[9][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[9][15]_i_1__0_n_0\,
      D => D(8),
      Q => \bd_mem_reg[9]_45\(8),
      R => '0'
    );
\bd_mem_reg[9][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bd_mem[9][15]_i_1__0_n_0\,
      D => D(9),
      Q => \bd_mem_reg[9]_45\(9),
      R => '0'
    );
\dat_out_s[0]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[11]_47\(0),
      I1 => \bd_mem_reg[10]_46\(0),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[9]_45\(0),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[8]_44\(0),
      O => \dat_out_s[0]_i_10__0_n_0\
    );
\dat_out_s[0]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[15]_51\(0),
      I1 => \bd_mem_reg[14]_50\(0),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[13]_49\(0),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[12]_48\(0),
      O => \dat_out_s[0]_i_11__0_n_0\
    );
\dat_out_s[0]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[3]_39\(0),
      I1 => \bd_mem_reg[2]_38\(0),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[1]_37\(0),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[0]_36\(0),
      O => \dat_out_s[0]_i_12__0_n_0\
    );
\dat_out_s[0]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[7]_43\(0),
      I1 => \bd_mem_reg[6]_42\(0),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[5]_41\(0),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[4]_40\(0),
      O => \dat_out_s[0]_i_13__0_n_0\
    );
\dat_out_s[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dat_out_s_reg[0]_i_2__0_n_0\,
      I1 => \dat_out_s_reg[0]_i_3__0_n_0\,
      I2 => s_rd_pnt_reg(4),
      I3 => \dat_out_s_reg[0]_i_4__0_n_0\,
      I4 => s_rd_pnt_reg(3),
      I5 => \dat_out_s_reg[0]_i_5__0_n_0\,
      O => \dat_out_s[0]_i_1__0_n_0\
    );
\dat_out_s[0]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[27]_63\(0),
      I1 => \bd_mem_reg[26]_62\(0),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[25]_61\(0),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[24]_60\(0),
      O => \dat_out_s[0]_i_6__0_n_0\
    );
\dat_out_s[0]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[31]_67\(0),
      I1 => \bd_mem_reg[30]_66\(0),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[29]_65\(0),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[28]_64\(0),
      O => \dat_out_s[0]_i_7__0_n_0\
    );
\dat_out_s[0]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[19]_55\(0),
      I1 => \bd_mem_reg[18]_54\(0),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[17]_53\(0),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[16]_52\(0),
      O => \dat_out_s[0]_i_8__0_n_0\
    );
\dat_out_s[0]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[23]_59\(0),
      I1 => \bd_mem_reg[22]_58\(0),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[21]_57\(0),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[20]_56\(0),
      O => \dat_out_s[0]_i_9__0_n_0\
    );
\dat_out_s[10]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[11]_47\(10),
      I1 => \bd_mem_reg[10]_46\(10),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[9]_45\(10),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[8]_44\(10),
      O => \dat_out_s[10]_i_10__0_n_0\
    );
\dat_out_s[10]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[15]_51\(10),
      I1 => \bd_mem_reg[14]_50\(10),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[13]_49\(10),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[12]_48\(10),
      O => \dat_out_s[10]_i_11__0_n_0\
    );
\dat_out_s[10]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[3]_39\(10),
      I1 => \bd_mem_reg[2]_38\(10),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[1]_37\(10),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[0]_36\(10),
      O => \dat_out_s[10]_i_12__0_n_0\
    );
\dat_out_s[10]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[7]_43\(10),
      I1 => \bd_mem_reg[6]_42\(10),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[5]_41\(10),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[4]_40\(10),
      O => \dat_out_s[10]_i_13__0_n_0\
    );
\dat_out_s[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dat_out_s_reg[10]_i_2__0_n_0\,
      I1 => \dat_out_s_reg[10]_i_3__0_n_0\,
      I2 => s_rd_pnt_reg(4),
      I3 => \dat_out_s_reg[10]_i_4__0_n_0\,
      I4 => s_rd_pnt_reg(3),
      I5 => \dat_out_s_reg[10]_i_5__0_n_0\,
      O => \dat_out_s[10]_i_1__0_n_0\
    );
\dat_out_s[10]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[27]_63\(10),
      I1 => \bd_mem_reg[26]_62\(10),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[25]_61\(10),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[24]_60\(10),
      O => \dat_out_s[10]_i_6__0_n_0\
    );
\dat_out_s[10]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[31]_67\(10),
      I1 => \bd_mem_reg[30]_66\(10),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[29]_65\(10),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[28]_64\(10),
      O => \dat_out_s[10]_i_7__0_n_0\
    );
\dat_out_s[10]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[19]_55\(10),
      I1 => \bd_mem_reg[18]_54\(10),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[17]_53\(10),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[16]_52\(10),
      O => \dat_out_s[10]_i_8__0_n_0\
    );
\dat_out_s[10]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[23]_59\(10),
      I1 => \bd_mem_reg[22]_58\(10),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[21]_57\(10),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[20]_56\(10),
      O => \dat_out_s[10]_i_9__0_n_0\
    );
\dat_out_s[11]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[11]_47\(11),
      I1 => \bd_mem_reg[10]_46\(11),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[9]_45\(11),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[8]_44\(11),
      O => \dat_out_s[11]_i_10__0_n_0\
    );
\dat_out_s[11]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[15]_51\(11),
      I1 => \bd_mem_reg[14]_50\(11),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[13]_49\(11),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[12]_48\(11),
      O => \dat_out_s[11]_i_11__0_n_0\
    );
\dat_out_s[11]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[3]_39\(11),
      I1 => \bd_mem_reg[2]_38\(11),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[1]_37\(11),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[0]_36\(11),
      O => \dat_out_s[11]_i_12__0_n_0\
    );
\dat_out_s[11]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[7]_43\(11),
      I1 => \bd_mem_reg[6]_42\(11),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[5]_41\(11),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[4]_40\(11),
      O => \dat_out_s[11]_i_13__0_n_0\
    );
\dat_out_s[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dat_out_s_reg[11]_i_2__0_n_0\,
      I1 => \dat_out_s_reg[11]_i_3__0_n_0\,
      I2 => s_rd_pnt_reg(4),
      I3 => \dat_out_s_reg[11]_i_4__0_n_0\,
      I4 => s_rd_pnt_reg(3),
      I5 => \dat_out_s_reg[11]_i_5__0_n_0\,
      O => \dat_out_s[11]_i_1__0_n_0\
    );
\dat_out_s[11]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[27]_63\(11),
      I1 => \bd_mem_reg[26]_62\(11),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[25]_61\(11),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[24]_60\(11),
      O => \dat_out_s[11]_i_6__0_n_0\
    );
\dat_out_s[11]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[31]_67\(11),
      I1 => \bd_mem_reg[30]_66\(11),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[29]_65\(11),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[28]_64\(11),
      O => \dat_out_s[11]_i_7__0_n_0\
    );
\dat_out_s[11]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[19]_55\(11),
      I1 => \bd_mem_reg[18]_54\(11),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[17]_53\(11),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[16]_52\(11),
      O => \dat_out_s[11]_i_8__0_n_0\
    );
\dat_out_s[11]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[23]_59\(11),
      I1 => \bd_mem_reg[22]_58\(11),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[21]_57\(11),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[20]_56\(11),
      O => \dat_out_s[11]_i_9__0_n_0\
    );
\dat_out_s[12]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[11]_47\(12),
      I1 => \bd_mem_reg[10]_46\(12),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[9]_45\(12),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[8]_44\(12),
      O => \dat_out_s[12]_i_10__0_n_0\
    );
\dat_out_s[12]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[15]_51\(12),
      I1 => \bd_mem_reg[14]_50\(12),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[13]_49\(12),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[12]_48\(12),
      O => \dat_out_s[12]_i_11__0_n_0\
    );
\dat_out_s[12]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[3]_39\(12),
      I1 => \bd_mem_reg[2]_38\(12),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[1]_37\(12),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[0]_36\(12),
      O => \dat_out_s[12]_i_12__0_n_0\
    );
\dat_out_s[12]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[7]_43\(12),
      I1 => \bd_mem_reg[6]_42\(12),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[5]_41\(12),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[4]_40\(12),
      O => \dat_out_s[12]_i_13__0_n_0\
    );
\dat_out_s[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dat_out_s_reg[12]_i_2__0_n_0\,
      I1 => \dat_out_s_reg[12]_i_3__0_n_0\,
      I2 => s_rd_pnt_reg(4),
      I3 => \dat_out_s_reg[12]_i_4__0_n_0\,
      I4 => s_rd_pnt_reg(3),
      I5 => \dat_out_s_reg[12]_i_5__0_n_0\,
      O => \dat_out_s[12]_i_1__0_n_0\
    );
\dat_out_s[12]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[27]_63\(12),
      I1 => \bd_mem_reg[26]_62\(12),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[25]_61\(12),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[24]_60\(12),
      O => \dat_out_s[12]_i_6__0_n_0\
    );
\dat_out_s[12]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[31]_67\(12),
      I1 => \bd_mem_reg[30]_66\(12),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[29]_65\(12),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[28]_64\(12),
      O => \dat_out_s[12]_i_7__0_n_0\
    );
\dat_out_s[12]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[19]_55\(12),
      I1 => \bd_mem_reg[18]_54\(12),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[17]_53\(12),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[16]_52\(12),
      O => \dat_out_s[12]_i_8__0_n_0\
    );
\dat_out_s[12]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[23]_59\(12),
      I1 => \bd_mem_reg[22]_58\(12),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[21]_57\(12),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[20]_56\(12),
      O => \dat_out_s[12]_i_9__0_n_0\
    );
\dat_out_s[13]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[11]_47\(13),
      I1 => \bd_mem_reg[10]_46\(13),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[9]_45\(13),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[8]_44\(13),
      O => \dat_out_s[13]_i_10__0_n_0\
    );
\dat_out_s[13]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[15]_51\(13),
      I1 => \bd_mem_reg[14]_50\(13),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[13]_49\(13),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[12]_48\(13),
      O => \dat_out_s[13]_i_11__0_n_0\
    );
\dat_out_s[13]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[3]_39\(13),
      I1 => \bd_mem_reg[2]_38\(13),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[1]_37\(13),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[0]_36\(13),
      O => \dat_out_s[13]_i_12__0_n_0\
    );
\dat_out_s[13]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[7]_43\(13),
      I1 => \bd_mem_reg[6]_42\(13),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[5]_41\(13),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[4]_40\(13),
      O => \dat_out_s[13]_i_13__0_n_0\
    );
\dat_out_s[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dat_out_s_reg[13]_i_2__0_n_0\,
      I1 => \dat_out_s_reg[13]_i_3__0_n_0\,
      I2 => s_rd_pnt_reg(4),
      I3 => \dat_out_s_reg[13]_i_4__0_n_0\,
      I4 => s_rd_pnt_reg(3),
      I5 => \dat_out_s_reg[13]_i_5__0_n_0\,
      O => \dat_out_s[13]_i_1__0_n_0\
    );
\dat_out_s[13]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[27]_63\(13),
      I1 => \bd_mem_reg[26]_62\(13),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[25]_61\(13),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[24]_60\(13),
      O => \dat_out_s[13]_i_6__0_n_0\
    );
\dat_out_s[13]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[31]_67\(13),
      I1 => \bd_mem_reg[30]_66\(13),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[29]_65\(13),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[28]_64\(13),
      O => \dat_out_s[13]_i_7__0_n_0\
    );
\dat_out_s[13]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[19]_55\(13),
      I1 => \bd_mem_reg[18]_54\(13),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[17]_53\(13),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[16]_52\(13),
      O => \dat_out_s[13]_i_8__0_n_0\
    );
\dat_out_s[13]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[23]_59\(13),
      I1 => \bd_mem_reg[22]_58\(13),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[21]_57\(13),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[20]_56\(13),
      O => \dat_out_s[13]_i_9__0_n_0\
    );
\dat_out_s[14]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[11]_47\(14),
      I1 => \bd_mem_reg[10]_46\(14),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[9]_45\(14),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[8]_44\(14),
      O => \dat_out_s[14]_i_10__0_n_0\
    );
\dat_out_s[14]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[15]_51\(14),
      I1 => \bd_mem_reg[14]_50\(14),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[13]_49\(14),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[12]_48\(14),
      O => \dat_out_s[14]_i_11__0_n_0\
    );
\dat_out_s[14]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[3]_39\(14),
      I1 => \bd_mem_reg[2]_38\(14),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[1]_37\(14),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[0]_36\(14),
      O => \dat_out_s[14]_i_12__0_n_0\
    );
\dat_out_s[14]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[7]_43\(14),
      I1 => \bd_mem_reg[6]_42\(14),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[5]_41\(14),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[4]_40\(14),
      O => \dat_out_s[14]_i_13__0_n_0\
    );
\dat_out_s[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dat_out_s_reg[14]_i_2__0_n_0\,
      I1 => \dat_out_s_reg[14]_i_3__0_n_0\,
      I2 => s_rd_pnt_reg(4),
      I3 => \dat_out_s_reg[14]_i_4__0_n_0\,
      I4 => s_rd_pnt_reg(3),
      I5 => \dat_out_s_reg[14]_i_5__0_n_0\,
      O => \dat_out_s[14]_i_1__0_n_0\
    );
\dat_out_s[14]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[27]_63\(14),
      I1 => \bd_mem_reg[26]_62\(14),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[25]_61\(14),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[24]_60\(14),
      O => \dat_out_s[14]_i_6__0_n_0\
    );
\dat_out_s[14]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[31]_67\(14),
      I1 => \bd_mem_reg[30]_66\(14),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[29]_65\(14),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[28]_64\(14),
      O => \dat_out_s[14]_i_7__0_n_0\
    );
\dat_out_s[14]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[19]_55\(14),
      I1 => \bd_mem_reg[18]_54\(14),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[17]_53\(14),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[16]_52\(14),
      O => \dat_out_s[14]_i_8__0_n_0\
    );
\dat_out_s[14]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[23]_59\(14),
      I1 => \bd_mem_reg[22]_58\(14),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[21]_57\(14),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[20]_56\(14),
      O => \dat_out_s[14]_i_9__0_n_0\
    );
\dat_out_s[15]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[23]_59\(15),
      I1 => \bd_mem_reg[22]_58\(15),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[21]_57\(15),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[20]_56\(15),
      O => \dat_out_s[15]_i_10__0_n_0\
    );
\dat_out_s[15]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[11]_47\(15),
      I1 => \bd_mem_reg[10]_46\(15),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[9]_45\(15),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[8]_44\(15),
      O => \dat_out_s[15]_i_11__0_n_0\
    );
\dat_out_s[15]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[15]_51\(15),
      I1 => \bd_mem_reg[14]_50\(15),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[13]_49\(15),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[12]_48\(15),
      O => \dat_out_s[15]_i_12__0_n_0\
    );
\dat_out_s[15]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[3]_39\(15),
      I1 => \bd_mem_reg[2]_38\(15),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[1]_37\(15),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[0]_36\(15),
      O => \dat_out_s[15]_i_13__0_n_0\
    );
\dat_out_s[15]_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[7]_43\(15),
      I1 => \bd_mem_reg[6]_42\(15),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[5]_41\(15),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[4]_40\(15),
      O => \dat_out_s[15]_i_14__0_n_0\
    );
\dat_out_s[15]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dat_out_s_reg[15]_i_3__0_n_0\,
      I1 => \dat_out_s_reg[15]_i_4__0_n_0\,
      I2 => s_rd_pnt_reg(4),
      I3 => \dat_out_s_reg[15]_i_5__0_n_0\,
      I4 => s_rd_pnt_reg(3),
      I5 => \dat_out_s_reg[15]_i_6__0_n_0\,
      O => \dat_out_s[15]_i_2__0_n_0\
    );
\dat_out_s[15]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[27]_63\(15),
      I1 => \bd_mem_reg[26]_62\(15),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[25]_61\(15),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[24]_60\(15),
      O => \dat_out_s[15]_i_7__0_n_0\
    );
\dat_out_s[15]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[31]_67\(15),
      I1 => \bd_mem_reg[30]_66\(15),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[29]_65\(15),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[28]_64\(15),
      O => \dat_out_s[15]_i_8__0_n_0\
    );
\dat_out_s[15]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[19]_55\(15),
      I1 => \bd_mem_reg[18]_54\(15),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[17]_53\(15),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[16]_52\(15),
      O => \dat_out_s[15]_i_9__0_n_0\
    );
\dat_out_s[1]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[11]_47\(1),
      I1 => \bd_mem_reg[10]_46\(1),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[9]_45\(1),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[8]_44\(1),
      O => \dat_out_s[1]_i_10__0_n_0\
    );
\dat_out_s[1]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[15]_51\(1),
      I1 => \bd_mem_reg[14]_50\(1),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[13]_49\(1),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[12]_48\(1),
      O => \dat_out_s[1]_i_11__0_n_0\
    );
\dat_out_s[1]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[3]_39\(1),
      I1 => \bd_mem_reg[2]_38\(1),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[1]_37\(1),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[0]_36\(1),
      O => \dat_out_s[1]_i_12__0_n_0\
    );
\dat_out_s[1]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[7]_43\(1),
      I1 => \bd_mem_reg[6]_42\(1),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[5]_41\(1),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[4]_40\(1),
      O => \dat_out_s[1]_i_13__0_n_0\
    );
\dat_out_s[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dat_out_s_reg[1]_i_2__0_n_0\,
      I1 => \dat_out_s_reg[1]_i_3__0_n_0\,
      I2 => s_rd_pnt_reg(4),
      I3 => \dat_out_s_reg[1]_i_4__0_n_0\,
      I4 => s_rd_pnt_reg(3),
      I5 => \dat_out_s_reg[1]_i_5__0_n_0\,
      O => \dat_out_s[1]_i_1__0_n_0\
    );
\dat_out_s[1]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[27]_63\(1),
      I1 => \bd_mem_reg[26]_62\(1),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[25]_61\(1),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[24]_60\(1),
      O => \dat_out_s[1]_i_6__0_n_0\
    );
\dat_out_s[1]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[31]_67\(1),
      I1 => \bd_mem_reg[30]_66\(1),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[29]_65\(1),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[28]_64\(1),
      O => \dat_out_s[1]_i_7__0_n_0\
    );
\dat_out_s[1]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[19]_55\(1),
      I1 => \bd_mem_reg[18]_54\(1),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[17]_53\(1),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[16]_52\(1),
      O => \dat_out_s[1]_i_8__0_n_0\
    );
\dat_out_s[1]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[23]_59\(1),
      I1 => \bd_mem_reg[22]_58\(1),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[21]_57\(1),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[20]_56\(1),
      O => \dat_out_s[1]_i_9__0_n_0\
    );
\dat_out_s[2]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[11]_47\(2),
      I1 => \bd_mem_reg[10]_46\(2),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[9]_45\(2),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[8]_44\(2),
      O => \dat_out_s[2]_i_10__0_n_0\
    );
\dat_out_s[2]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[15]_51\(2),
      I1 => \bd_mem_reg[14]_50\(2),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[13]_49\(2),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[12]_48\(2),
      O => \dat_out_s[2]_i_11__0_n_0\
    );
\dat_out_s[2]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[3]_39\(2),
      I1 => \bd_mem_reg[2]_38\(2),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[1]_37\(2),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[0]_36\(2),
      O => \dat_out_s[2]_i_12__0_n_0\
    );
\dat_out_s[2]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[7]_43\(2),
      I1 => \bd_mem_reg[6]_42\(2),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[5]_41\(2),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[4]_40\(2),
      O => \dat_out_s[2]_i_13__0_n_0\
    );
\dat_out_s[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dat_out_s_reg[2]_i_2__0_n_0\,
      I1 => \dat_out_s_reg[2]_i_3__0_n_0\,
      I2 => s_rd_pnt_reg(4),
      I3 => \dat_out_s_reg[2]_i_4__0_n_0\,
      I4 => s_rd_pnt_reg(3),
      I5 => \dat_out_s_reg[2]_i_5__0_n_0\,
      O => \dat_out_s[2]_i_1__0_n_0\
    );
\dat_out_s[2]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[27]_63\(2),
      I1 => \bd_mem_reg[26]_62\(2),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[25]_61\(2),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[24]_60\(2),
      O => \dat_out_s[2]_i_6__0_n_0\
    );
\dat_out_s[2]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[31]_67\(2),
      I1 => \bd_mem_reg[30]_66\(2),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[29]_65\(2),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[28]_64\(2),
      O => \dat_out_s[2]_i_7__0_n_0\
    );
\dat_out_s[2]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[19]_55\(2),
      I1 => \bd_mem_reg[18]_54\(2),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[17]_53\(2),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[16]_52\(2),
      O => \dat_out_s[2]_i_8__0_n_0\
    );
\dat_out_s[2]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[23]_59\(2),
      I1 => \bd_mem_reg[22]_58\(2),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[21]_57\(2),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[20]_56\(2),
      O => \dat_out_s[2]_i_9__0_n_0\
    );
\dat_out_s[3]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[11]_47\(3),
      I1 => \bd_mem_reg[10]_46\(3),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[9]_45\(3),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[8]_44\(3),
      O => \dat_out_s[3]_i_10__0_n_0\
    );
\dat_out_s[3]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[15]_51\(3),
      I1 => \bd_mem_reg[14]_50\(3),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[13]_49\(3),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[12]_48\(3),
      O => \dat_out_s[3]_i_11__0_n_0\
    );
\dat_out_s[3]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[3]_39\(3),
      I1 => \bd_mem_reg[2]_38\(3),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[1]_37\(3),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[0]_36\(3),
      O => \dat_out_s[3]_i_12__0_n_0\
    );
\dat_out_s[3]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[7]_43\(3),
      I1 => \bd_mem_reg[6]_42\(3),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[5]_41\(3),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[4]_40\(3),
      O => \dat_out_s[3]_i_13__0_n_0\
    );
\dat_out_s[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dat_out_s_reg[3]_i_2__0_n_0\,
      I1 => \dat_out_s_reg[3]_i_3__0_n_0\,
      I2 => s_rd_pnt_reg(4),
      I3 => \dat_out_s_reg[3]_i_4__0_n_0\,
      I4 => s_rd_pnt_reg(3),
      I5 => \dat_out_s_reg[3]_i_5__0_n_0\,
      O => \dat_out_s[3]_i_1__0_n_0\
    );
\dat_out_s[3]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[27]_63\(3),
      I1 => \bd_mem_reg[26]_62\(3),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[25]_61\(3),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[24]_60\(3),
      O => \dat_out_s[3]_i_6__0_n_0\
    );
\dat_out_s[3]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[31]_67\(3),
      I1 => \bd_mem_reg[30]_66\(3),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[29]_65\(3),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[28]_64\(3),
      O => \dat_out_s[3]_i_7__0_n_0\
    );
\dat_out_s[3]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[19]_55\(3),
      I1 => \bd_mem_reg[18]_54\(3),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[17]_53\(3),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[16]_52\(3),
      O => \dat_out_s[3]_i_8__0_n_0\
    );
\dat_out_s[3]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[23]_59\(3),
      I1 => \bd_mem_reg[22]_58\(3),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[21]_57\(3),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[20]_56\(3),
      O => \dat_out_s[3]_i_9__0_n_0\
    );
\dat_out_s[4]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[11]_47\(4),
      I1 => \bd_mem_reg[10]_46\(4),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[9]_45\(4),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[8]_44\(4),
      O => \dat_out_s[4]_i_10__0_n_0\
    );
\dat_out_s[4]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[15]_51\(4),
      I1 => \bd_mem_reg[14]_50\(4),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[13]_49\(4),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[12]_48\(4),
      O => \dat_out_s[4]_i_11__0_n_0\
    );
\dat_out_s[4]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[3]_39\(4),
      I1 => \bd_mem_reg[2]_38\(4),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[1]_37\(4),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[0]_36\(4),
      O => \dat_out_s[4]_i_12__0_n_0\
    );
\dat_out_s[4]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[7]_43\(4),
      I1 => \bd_mem_reg[6]_42\(4),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[5]_41\(4),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[4]_40\(4),
      O => \dat_out_s[4]_i_13__0_n_0\
    );
\dat_out_s[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dat_out_s_reg[4]_i_2__0_n_0\,
      I1 => \dat_out_s_reg[4]_i_3__0_n_0\,
      I2 => s_rd_pnt_reg(4),
      I3 => \dat_out_s_reg[4]_i_4__0_n_0\,
      I4 => s_rd_pnt_reg(3),
      I5 => \dat_out_s_reg[4]_i_5__0_n_0\,
      O => \dat_out_s[4]_i_1__0_n_0\
    );
\dat_out_s[4]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[27]_63\(4),
      I1 => \bd_mem_reg[26]_62\(4),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[25]_61\(4),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[24]_60\(4),
      O => \dat_out_s[4]_i_6__0_n_0\
    );
\dat_out_s[4]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[31]_67\(4),
      I1 => \bd_mem_reg[30]_66\(4),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[29]_65\(4),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[28]_64\(4),
      O => \dat_out_s[4]_i_7__0_n_0\
    );
\dat_out_s[4]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[19]_55\(4),
      I1 => \bd_mem_reg[18]_54\(4),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[17]_53\(4),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[16]_52\(4),
      O => \dat_out_s[4]_i_8__0_n_0\
    );
\dat_out_s[4]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[23]_59\(4),
      I1 => \bd_mem_reg[22]_58\(4),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[21]_57\(4),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[20]_56\(4),
      O => \dat_out_s[4]_i_9__0_n_0\
    );
\dat_out_s[5]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[11]_47\(5),
      I1 => \bd_mem_reg[10]_46\(5),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[9]_45\(5),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[8]_44\(5),
      O => \dat_out_s[5]_i_10__0_n_0\
    );
\dat_out_s[5]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[15]_51\(5),
      I1 => \bd_mem_reg[14]_50\(5),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[13]_49\(5),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[12]_48\(5),
      O => \dat_out_s[5]_i_11__0_n_0\
    );
\dat_out_s[5]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[3]_39\(5),
      I1 => \bd_mem_reg[2]_38\(5),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[1]_37\(5),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[0]_36\(5),
      O => \dat_out_s[5]_i_12__0_n_0\
    );
\dat_out_s[5]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[7]_43\(5),
      I1 => \bd_mem_reg[6]_42\(5),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[5]_41\(5),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[4]_40\(5),
      O => \dat_out_s[5]_i_13__0_n_0\
    );
\dat_out_s[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dat_out_s_reg[5]_i_2__0_n_0\,
      I1 => \dat_out_s_reg[5]_i_3__0_n_0\,
      I2 => s_rd_pnt_reg(4),
      I3 => \dat_out_s_reg[5]_i_4__0_n_0\,
      I4 => s_rd_pnt_reg(3),
      I5 => \dat_out_s_reg[5]_i_5__0_n_0\,
      O => \dat_out_s[5]_i_1__0_n_0\
    );
\dat_out_s[5]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[27]_63\(5),
      I1 => \bd_mem_reg[26]_62\(5),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[25]_61\(5),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[24]_60\(5),
      O => \dat_out_s[5]_i_6__0_n_0\
    );
\dat_out_s[5]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[31]_67\(5),
      I1 => \bd_mem_reg[30]_66\(5),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[29]_65\(5),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[28]_64\(5),
      O => \dat_out_s[5]_i_7__0_n_0\
    );
\dat_out_s[5]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[19]_55\(5),
      I1 => \bd_mem_reg[18]_54\(5),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[17]_53\(5),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[16]_52\(5),
      O => \dat_out_s[5]_i_8__0_n_0\
    );
\dat_out_s[5]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[23]_59\(5),
      I1 => \bd_mem_reg[22]_58\(5),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[21]_57\(5),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[20]_56\(5),
      O => \dat_out_s[5]_i_9__0_n_0\
    );
\dat_out_s[6]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[11]_47\(6),
      I1 => \bd_mem_reg[10]_46\(6),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[9]_45\(6),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[8]_44\(6),
      O => \dat_out_s[6]_i_10__0_n_0\
    );
\dat_out_s[6]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[15]_51\(6),
      I1 => \bd_mem_reg[14]_50\(6),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[13]_49\(6),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[12]_48\(6),
      O => \dat_out_s[6]_i_11__0_n_0\
    );
\dat_out_s[6]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[3]_39\(6),
      I1 => \bd_mem_reg[2]_38\(6),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[1]_37\(6),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[0]_36\(6),
      O => \dat_out_s[6]_i_12__0_n_0\
    );
\dat_out_s[6]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[7]_43\(6),
      I1 => \bd_mem_reg[6]_42\(6),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[5]_41\(6),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[4]_40\(6),
      O => \dat_out_s[6]_i_13__0_n_0\
    );
\dat_out_s[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dat_out_s_reg[6]_i_2__0_n_0\,
      I1 => \dat_out_s_reg[6]_i_3__0_n_0\,
      I2 => s_rd_pnt_reg(4),
      I3 => \dat_out_s_reg[6]_i_4__0_n_0\,
      I4 => s_rd_pnt_reg(3),
      I5 => \dat_out_s_reg[6]_i_5__0_n_0\,
      O => \dat_out_s[6]_i_1__0_n_0\
    );
\dat_out_s[6]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[27]_63\(6),
      I1 => \bd_mem_reg[26]_62\(6),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[25]_61\(6),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[24]_60\(6),
      O => \dat_out_s[6]_i_6__0_n_0\
    );
\dat_out_s[6]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[31]_67\(6),
      I1 => \bd_mem_reg[30]_66\(6),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[29]_65\(6),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[28]_64\(6),
      O => \dat_out_s[6]_i_7__0_n_0\
    );
\dat_out_s[6]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[19]_55\(6),
      I1 => \bd_mem_reg[18]_54\(6),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[17]_53\(6),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[16]_52\(6),
      O => \dat_out_s[6]_i_8__0_n_0\
    );
\dat_out_s[6]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[23]_59\(6),
      I1 => \bd_mem_reg[22]_58\(6),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[21]_57\(6),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[20]_56\(6),
      O => \dat_out_s[6]_i_9__0_n_0\
    );
\dat_out_s[7]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[11]_47\(7),
      I1 => \bd_mem_reg[10]_46\(7),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[9]_45\(7),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[8]_44\(7),
      O => \dat_out_s[7]_i_10__0_n_0\
    );
\dat_out_s[7]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[15]_51\(7),
      I1 => \bd_mem_reg[14]_50\(7),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[13]_49\(7),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[12]_48\(7),
      O => \dat_out_s[7]_i_11__0_n_0\
    );
\dat_out_s[7]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[3]_39\(7),
      I1 => \bd_mem_reg[2]_38\(7),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[1]_37\(7),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[0]_36\(7),
      O => \dat_out_s[7]_i_12__0_n_0\
    );
\dat_out_s[7]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[7]_43\(7),
      I1 => \bd_mem_reg[6]_42\(7),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[5]_41\(7),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[4]_40\(7),
      O => \dat_out_s[7]_i_13__0_n_0\
    );
\dat_out_s[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dat_out_s_reg[7]_i_2__0_n_0\,
      I1 => \dat_out_s_reg[7]_i_3__0_n_0\,
      I2 => s_rd_pnt_reg(4),
      I3 => \dat_out_s_reg[7]_i_4__0_n_0\,
      I4 => s_rd_pnt_reg(3),
      I5 => \dat_out_s_reg[7]_i_5__0_n_0\,
      O => \dat_out_s[7]_i_1__0_n_0\
    );
\dat_out_s[7]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[27]_63\(7),
      I1 => \bd_mem_reg[26]_62\(7),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[25]_61\(7),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[24]_60\(7),
      O => \dat_out_s[7]_i_6__0_n_0\
    );
\dat_out_s[7]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[31]_67\(7),
      I1 => \bd_mem_reg[30]_66\(7),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[29]_65\(7),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[28]_64\(7),
      O => \dat_out_s[7]_i_7__0_n_0\
    );
\dat_out_s[7]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[19]_55\(7),
      I1 => \bd_mem_reg[18]_54\(7),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[17]_53\(7),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[16]_52\(7),
      O => \dat_out_s[7]_i_8__0_n_0\
    );
\dat_out_s[7]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[23]_59\(7),
      I1 => \bd_mem_reg[22]_58\(7),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[21]_57\(7),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[20]_56\(7),
      O => \dat_out_s[7]_i_9__0_n_0\
    );
\dat_out_s[8]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[11]_47\(8),
      I1 => \bd_mem_reg[10]_46\(8),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[9]_45\(8),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[8]_44\(8),
      O => \dat_out_s[8]_i_10__0_n_0\
    );
\dat_out_s[8]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[15]_51\(8),
      I1 => \bd_mem_reg[14]_50\(8),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[13]_49\(8),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[12]_48\(8),
      O => \dat_out_s[8]_i_11__0_n_0\
    );
\dat_out_s[8]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[3]_39\(8),
      I1 => \bd_mem_reg[2]_38\(8),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[1]_37\(8),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[0]_36\(8),
      O => \dat_out_s[8]_i_12__0_n_0\
    );
\dat_out_s[8]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[7]_43\(8),
      I1 => \bd_mem_reg[6]_42\(8),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[5]_41\(8),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[4]_40\(8),
      O => \dat_out_s[8]_i_13__0_n_0\
    );
\dat_out_s[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dat_out_s_reg[8]_i_2__0_n_0\,
      I1 => \dat_out_s_reg[8]_i_3__0_n_0\,
      I2 => s_rd_pnt_reg(4),
      I3 => \dat_out_s_reg[8]_i_4__0_n_0\,
      I4 => s_rd_pnt_reg(3),
      I5 => \dat_out_s_reg[8]_i_5__0_n_0\,
      O => \dat_out_s[8]_i_1__0_n_0\
    );
\dat_out_s[8]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[27]_63\(8),
      I1 => \bd_mem_reg[26]_62\(8),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[25]_61\(8),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[24]_60\(8),
      O => \dat_out_s[8]_i_6__0_n_0\
    );
\dat_out_s[8]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[31]_67\(8),
      I1 => \bd_mem_reg[30]_66\(8),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[29]_65\(8),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[28]_64\(8),
      O => \dat_out_s[8]_i_7__0_n_0\
    );
\dat_out_s[8]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[19]_55\(8),
      I1 => \bd_mem_reg[18]_54\(8),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[17]_53\(8),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[16]_52\(8),
      O => \dat_out_s[8]_i_8__0_n_0\
    );
\dat_out_s[8]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[23]_59\(8),
      I1 => \bd_mem_reg[22]_58\(8),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[21]_57\(8),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[20]_56\(8),
      O => \dat_out_s[8]_i_9__0_n_0\
    );
\dat_out_s[9]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[11]_47\(9),
      I1 => \bd_mem_reg[10]_46\(9),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[9]_45\(9),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[8]_44\(9),
      O => \dat_out_s[9]_i_10__0_n_0\
    );
\dat_out_s[9]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[15]_51\(9),
      I1 => \bd_mem_reg[14]_50\(9),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[13]_49\(9),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[12]_48\(9),
      O => \dat_out_s[9]_i_11__0_n_0\
    );
\dat_out_s[9]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[3]_39\(9),
      I1 => \bd_mem_reg[2]_38\(9),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[1]_37\(9),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[0]_36\(9),
      O => \dat_out_s[9]_i_12__0_n_0\
    );
\dat_out_s[9]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[7]_43\(9),
      I1 => \bd_mem_reg[6]_42\(9),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[5]_41\(9),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[4]_40\(9),
      O => \dat_out_s[9]_i_13__0_n_0\
    );
\dat_out_s[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dat_out_s_reg[9]_i_2__0_n_0\,
      I1 => \dat_out_s_reg[9]_i_3__0_n_0\,
      I2 => s_rd_pnt_reg(4),
      I3 => \dat_out_s_reg[9]_i_4__0_n_0\,
      I4 => s_rd_pnt_reg(3),
      I5 => \dat_out_s_reg[9]_i_5__0_n_0\,
      O => \dat_out_s[9]_i_1__0_n_0\
    );
\dat_out_s[9]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[27]_63\(9),
      I1 => \bd_mem_reg[26]_62\(9),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[25]_61\(9),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[24]_60\(9),
      O => \dat_out_s[9]_i_6__0_n_0\
    );
\dat_out_s[9]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[31]_67\(9),
      I1 => \bd_mem_reg[30]_66\(9),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[29]_65\(9),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[28]_64\(9),
      O => \dat_out_s[9]_i_7__0_n_0\
    );
\dat_out_s[9]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[19]_55\(9),
      I1 => \bd_mem_reg[18]_54\(9),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[17]_53\(9),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[16]_52\(9),
      O => \dat_out_s[9]_i_8__0_n_0\
    );
\dat_out_s[9]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[23]_59\(9),
      I1 => \bd_mem_reg[22]_58\(9),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[21]_57\(9),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[20]_56\(9),
      O => \dat_out_s[9]_i_9__0_n_0\
    );
\dat_out_s_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \dat_out_s_reg[0]_0\(0),
      D => \dat_out_s[0]_i_1__0_n_0\,
      Q => dat_out_s(0),
      R => '0'
    );
\dat_out_s_reg[0]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[0]_i_6__0_n_0\,
      I1 => \dat_out_s[0]_i_7__0_n_0\,
      O => \dat_out_s_reg[0]_i_2__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[0]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[0]_i_8__0_n_0\,
      I1 => \dat_out_s[0]_i_9__0_n_0\,
      O => \dat_out_s_reg[0]_i_3__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[0]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[0]_i_10__0_n_0\,
      I1 => \dat_out_s[0]_i_11__0_n_0\,
      O => \dat_out_s_reg[0]_i_4__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[0]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[0]_i_12__0_n_0\,
      I1 => \dat_out_s[0]_i_13__0_n_0\,
      O => \dat_out_s_reg[0]_i_5__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \dat_out_s_reg[0]_0\(0),
      D => \dat_out_s[10]_i_1__0_n_0\,
      Q => dat_out_s(10),
      R => '0'
    );
\dat_out_s_reg[10]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[10]_i_6__0_n_0\,
      I1 => \dat_out_s[10]_i_7__0_n_0\,
      O => \dat_out_s_reg[10]_i_2__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[10]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[10]_i_8__0_n_0\,
      I1 => \dat_out_s[10]_i_9__0_n_0\,
      O => \dat_out_s_reg[10]_i_3__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[10]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[10]_i_10__0_n_0\,
      I1 => \dat_out_s[10]_i_11__0_n_0\,
      O => \dat_out_s_reg[10]_i_4__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[10]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[10]_i_12__0_n_0\,
      I1 => \dat_out_s[10]_i_13__0_n_0\,
      O => \dat_out_s_reg[10]_i_5__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \dat_out_s_reg[0]_0\(0),
      D => \dat_out_s[11]_i_1__0_n_0\,
      Q => dat_out_s(11),
      R => '0'
    );
\dat_out_s_reg[11]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[11]_i_6__0_n_0\,
      I1 => \dat_out_s[11]_i_7__0_n_0\,
      O => \dat_out_s_reg[11]_i_2__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[11]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[11]_i_8__0_n_0\,
      I1 => \dat_out_s[11]_i_9__0_n_0\,
      O => \dat_out_s_reg[11]_i_3__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[11]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[11]_i_10__0_n_0\,
      I1 => \dat_out_s[11]_i_11__0_n_0\,
      O => \dat_out_s_reg[11]_i_4__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[11]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[11]_i_12__0_n_0\,
      I1 => \dat_out_s[11]_i_13__0_n_0\,
      O => \dat_out_s_reg[11]_i_5__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \dat_out_s_reg[0]_0\(0),
      D => \dat_out_s[12]_i_1__0_n_0\,
      Q => dat_out_s(12),
      R => '0'
    );
\dat_out_s_reg[12]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[12]_i_6__0_n_0\,
      I1 => \dat_out_s[12]_i_7__0_n_0\,
      O => \dat_out_s_reg[12]_i_2__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[12]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[12]_i_8__0_n_0\,
      I1 => \dat_out_s[12]_i_9__0_n_0\,
      O => \dat_out_s_reg[12]_i_3__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[12]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[12]_i_10__0_n_0\,
      I1 => \dat_out_s[12]_i_11__0_n_0\,
      O => \dat_out_s_reg[12]_i_4__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[12]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[12]_i_12__0_n_0\,
      I1 => \dat_out_s[12]_i_13__0_n_0\,
      O => \dat_out_s_reg[12]_i_5__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \dat_out_s_reg[0]_0\(0),
      D => \dat_out_s[13]_i_1__0_n_0\,
      Q => dat_out_s(13),
      R => '0'
    );
\dat_out_s_reg[13]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[13]_i_6__0_n_0\,
      I1 => \dat_out_s[13]_i_7__0_n_0\,
      O => \dat_out_s_reg[13]_i_2__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[13]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[13]_i_8__0_n_0\,
      I1 => \dat_out_s[13]_i_9__0_n_0\,
      O => \dat_out_s_reg[13]_i_3__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[13]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[13]_i_10__0_n_0\,
      I1 => \dat_out_s[13]_i_11__0_n_0\,
      O => \dat_out_s_reg[13]_i_4__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[13]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[13]_i_12__0_n_0\,
      I1 => \dat_out_s[13]_i_13__0_n_0\,
      O => \dat_out_s_reg[13]_i_5__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \dat_out_s_reg[0]_0\(0),
      D => \dat_out_s[14]_i_1__0_n_0\,
      Q => dat_out_s(14),
      R => '0'
    );
\dat_out_s_reg[14]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[14]_i_6__0_n_0\,
      I1 => \dat_out_s[14]_i_7__0_n_0\,
      O => \dat_out_s_reg[14]_i_2__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[14]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[14]_i_8__0_n_0\,
      I1 => \dat_out_s[14]_i_9__0_n_0\,
      O => \dat_out_s_reg[14]_i_3__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[14]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[14]_i_10__0_n_0\,
      I1 => \dat_out_s[14]_i_11__0_n_0\,
      O => \dat_out_s_reg[14]_i_4__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[14]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[14]_i_12__0_n_0\,
      I1 => \dat_out_s[14]_i_13__0_n_0\,
      O => \dat_out_s_reg[14]_i_5__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \dat_out_s_reg[0]_0\(0),
      D => \dat_out_s[15]_i_2__0_n_0\,
      Q => dat_out_s(15),
      R => '0'
    );
\dat_out_s_reg[15]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[15]_i_7__0_n_0\,
      I1 => \dat_out_s[15]_i_8__0_n_0\,
      O => \dat_out_s_reg[15]_i_3__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[15]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[15]_i_9__0_n_0\,
      I1 => \dat_out_s[15]_i_10__0_n_0\,
      O => \dat_out_s_reg[15]_i_4__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[15]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[15]_i_11__0_n_0\,
      I1 => \dat_out_s[15]_i_12__0_n_0\,
      O => \dat_out_s_reg[15]_i_5__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[15]_i_6__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[15]_i_13__0_n_0\,
      I1 => \dat_out_s[15]_i_14__0_n_0\,
      O => \dat_out_s_reg[15]_i_6__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \dat_out_s_reg[0]_0\(0),
      D => \dat_out_s[1]_i_1__0_n_0\,
      Q => dat_out_s(1),
      R => '0'
    );
\dat_out_s_reg[1]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[1]_i_6__0_n_0\,
      I1 => \dat_out_s[1]_i_7__0_n_0\,
      O => \dat_out_s_reg[1]_i_2__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[1]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[1]_i_8__0_n_0\,
      I1 => \dat_out_s[1]_i_9__0_n_0\,
      O => \dat_out_s_reg[1]_i_3__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[1]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[1]_i_10__0_n_0\,
      I1 => \dat_out_s[1]_i_11__0_n_0\,
      O => \dat_out_s_reg[1]_i_4__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[1]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[1]_i_12__0_n_0\,
      I1 => \dat_out_s[1]_i_13__0_n_0\,
      O => \dat_out_s_reg[1]_i_5__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \dat_out_s_reg[0]_0\(0),
      D => \dat_out_s[2]_i_1__0_n_0\,
      Q => dat_out_s(2),
      R => '0'
    );
\dat_out_s_reg[2]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[2]_i_6__0_n_0\,
      I1 => \dat_out_s[2]_i_7__0_n_0\,
      O => \dat_out_s_reg[2]_i_2__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[2]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[2]_i_8__0_n_0\,
      I1 => \dat_out_s[2]_i_9__0_n_0\,
      O => \dat_out_s_reg[2]_i_3__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[2]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[2]_i_10__0_n_0\,
      I1 => \dat_out_s[2]_i_11__0_n_0\,
      O => \dat_out_s_reg[2]_i_4__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[2]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[2]_i_12__0_n_0\,
      I1 => \dat_out_s[2]_i_13__0_n_0\,
      O => \dat_out_s_reg[2]_i_5__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \dat_out_s_reg[0]_0\(0),
      D => \dat_out_s[3]_i_1__0_n_0\,
      Q => dat_out_s(3),
      R => '0'
    );
\dat_out_s_reg[3]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[3]_i_6__0_n_0\,
      I1 => \dat_out_s[3]_i_7__0_n_0\,
      O => \dat_out_s_reg[3]_i_2__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[3]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[3]_i_8__0_n_0\,
      I1 => \dat_out_s[3]_i_9__0_n_0\,
      O => \dat_out_s_reg[3]_i_3__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[3]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[3]_i_10__0_n_0\,
      I1 => \dat_out_s[3]_i_11__0_n_0\,
      O => \dat_out_s_reg[3]_i_4__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[3]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[3]_i_12__0_n_0\,
      I1 => \dat_out_s[3]_i_13__0_n_0\,
      O => \dat_out_s_reg[3]_i_5__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \dat_out_s_reg[0]_0\(0),
      D => \dat_out_s[4]_i_1__0_n_0\,
      Q => dat_out_s(4),
      R => '0'
    );
\dat_out_s_reg[4]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[4]_i_6__0_n_0\,
      I1 => \dat_out_s[4]_i_7__0_n_0\,
      O => \dat_out_s_reg[4]_i_2__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[4]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[4]_i_8__0_n_0\,
      I1 => \dat_out_s[4]_i_9__0_n_0\,
      O => \dat_out_s_reg[4]_i_3__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[4]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[4]_i_10__0_n_0\,
      I1 => \dat_out_s[4]_i_11__0_n_0\,
      O => \dat_out_s_reg[4]_i_4__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[4]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[4]_i_12__0_n_0\,
      I1 => \dat_out_s[4]_i_13__0_n_0\,
      O => \dat_out_s_reg[4]_i_5__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \dat_out_s_reg[0]_0\(0),
      D => \dat_out_s[5]_i_1__0_n_0\,
      Q => dat_out_s(5),
      R => '0'
    );
\dat_out_s_reg[5]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[5]_i_6__0_n_0\,
      I1 => \dat_out_s[5]_i_7__0_n_0\,
      O => \dat_out_s_reg[5]_i_2__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[5]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[5]_i_8__0_n_0\,
      I1 => \dat_out_s[5]_i_9__0_n_0\,
      O => \dat_out_s_reg[5]_i_3__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[5]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[5]_i_10__0_n_0\,
      I1 => \dat_out_s[5]_i_11__0_n_0\,
      O => \dat_out_s_reg[5]_i_4__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[5]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[5]_i_12__0_n_0\,
      I1 => \dat_out_s[5]_i_13__0_n_0\,
      O => \dat_out_s_reg[5]_i_5__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \dat_out_s_reg[0]_0\(0),
      D => \dat_out_s[6]_i_1__0_n_0\,
      Q => dat_out_s(6),
      R => '0'
    );
\dat_out_s_reg[6]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[6]_i_6__0_n_0\,
      I1 => \dat_out_s[6]_i_7__0_n_0\,
      O => \dat_out_s_reg[6]_i_2__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[6]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[6]_i_8__0_n_0\,
      I1 => \dat_out_s[6]_i_9__0_n_0\,
      O => \dat_out_s_reg[6]_i_3__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[6]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[6]_i_10__0_n_0\,
      I1 => \dat_out_s[6]_i_11__0_n_0\,
      O => \dat_out_s_reg[6]_i_4__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[6]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[6]_i_12__0_n_0\,
      I1 => \dat_out_s[6]_i_13__0_n_0\,
      O => \dat_out_s_reg[6]_i_5__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \dat_out_s_reg[0]_0\(0),
      D => \dat_out_s[7]_i_1__0_n_0\,
      Q => dat_out_s(7),
      R => '0'
    );
\dat_out_s_reg[7]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[7]_i_6__0_n_0\,
      I1 => \dat_out_s[7]_i_7__0_n_0\,
      O => \dat_out_s_reg[7]_i_2__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[7]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[7]_i_8__0_n_0\,
      I1 => \dat_out_s[7]_i_9__0_n_0\,
      O => \dat_out_s_reg[7]_i_3__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[7]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[7]_i_10__0_n_0\,
      I1 => \dat_out_s[7]_i_11__0_n_0\,
      O => \dat_out_s_reg[7]_i_4__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[7]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[7]_i_12__0_n_0\,
      I1 => \dat_out_s[7]_i_13__0_n_0\,
      O => \dat_out_s_reg[7]_i_5__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \dat_out_s_reg[0]_0\(0),
      D => \dat_out_s[8]_i_1__0_n_0\,
      Q => dat_out_s(8),
      R => '0'
    );
\dat_out_s_reg[8]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[8]_i_6__0_n_0\,
      I1 => \dat_out_s[8]_i_7__0_n_0\,
      O => \dat_out_s_reg[8]_i_2__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[8]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[8]_i_8__0_n_0\,
      I1 => \dat_out_s[8]_i_9__0_n_0\,
      O => \dat_out_s_reg[8]_i_3__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[8]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[8]_i_10__0_n_0\,
      I1 => \dat_out_s[8]_i_11__0_n_0\,
      O => \dat_out_s_reg[8]_i_4__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[8]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[8]_i_12__0_n_0\,
      I1 => \dat_out_s[8]_i_13__0_n_0\,
      O => \dat_out_s_reg[8]_i_5__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \dat_out_s_reg[0]_0\(0),
      D => \dat_out_s[9]_i_1__0_n_0\,
      Q => dat_out_s(9),
      R => '0'
    );
\dat_out_s_reg[9]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[9]_i_6__0_n_0\,
      I1 => \dat_out_s[9]_i_7__0_n_0\,
      O => \dat_out_s_reg[9]_i_2__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[9]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[9]_i_8__0_n_0\,
      I1 => \dat_out_s[9]_i_9__0_n_0\,
      O => \dat_out_s_reg[9]_i_3__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[9]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[9]_i_10__0_n_0\,
      I1 => \dat_out_s[9]_i_11__0_n_0\,
      O => \dat_out_s_reg[9]_i_4__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[9]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[9]_i_12__0_n_0\,
      I1 => \dat_out_s[9]_i_13__0_n_0\,
      O => \dat_out_s_reg[9]_i_5__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\free_bd[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^free_bd\(0),
      O => \free_bd[0]_i_1__0_n_0\
    );
\free_bd[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^free_bd\(0),
      I1 => new_bw_reg_n_0,
      I2 => \^free_bd\(1),
      O => \free_bd[1]_i_1__0_n_0\
    );
\free_bd[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D2B4"
    )
        port map (
      I0 => \^free_bd\(0),
      I1 => new_bw_reg_n_0,
      I2 => \^free_bd\(2),
      I3 => \^free_bd\(1),
      O => \free_bd[2]_i_1__0_n_0\
    );
\free_bd[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40FD02"
    )
        port map (
      I0 => new_bw_reg_n_0,
      I1 => \^free_bd\(0),
      I2 => \^free_bd\(1),
      I3 => free_bd_tx_bd(3),
      I4 => \^free_bd\(2),
      O => \free_bd[3]_i_1__0_n_0\
    );
\free_bd[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => new_bw_reg_n_0,
      I1 => last_a_cmp,
      I2 => a_cmp_tx_bd_w,
      O => \free_bd[4]_i_1__0_n_0\
    );
\free_bd[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF0800FFEF0010"
    )
        port map (
      I0 => \^free_bd\(1),
      I1 => \^free_bd\(0),
      I2 => new_bw_reg_n_0,
      I3 => \^free_bd\(2),
      I4 => \^free_bd\(3),
      I5 => free_bd_tx_bd(3),
      O => \free_bd[4]_i_2__0_n_0\
    );
\free_bd_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \free_bd[4]_i_1__0_n_0\,
      CLR => last_a_cmp_reg_0(0),
      D => \free_bd[0]_i_1__0_n_0\,
      Q => \^free_bd\(0)
    );
\free_bd_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \free_bd[4]_i_1__0_n_0\,
      CLR => last_a_cmp_reg_0(0),
      D => \free_bd[1]_i_1__0_n_0\,
      Q => \^free_bd\(1)
    );
\free_bd_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \free_bd[4]_i_1__0_n_0\,
      CLR => last_a_cmp_reg_0(0),
      D => \free_bd[2]_i_1__0_n_0\,
      Q => \^free_bd\(2)
    );
\free_bd_reg[3]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \free_bd[4]_i_1__0_n_0\,
      D => \free_bd[3]_i_1__0_n_0\,
      PRE => last_a_cmp_reg_0(0),
      Q => free_bd_tx_bd(3)
    );
\free_bd_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \free_bd[4]_i_1__0_n_0\,
      CLR => last_a_cmp_reg_0(0),
      D => \free_bd[4]_i_2__0_n_0\,
      Q => \^free_bd\(3)
    );
\last_a_cmp_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => last_a_cmp,
      I1 => new_bw_reg_n_0,
      I2 => a_cmp_tx_bd_w,
      O => \last_a_cmp_i_1__0_n_0\
    );
last_a_cmp_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => last_a_cmp_reg_0(0),
      D => \last_a_cmp_i_1__0_n_0\,
      Q => last_a_cmp
    );
\m_wr_pnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m_wr_pnt_reg(0),
      O => \m_wr_pnt[0]_i_1__0_n_0\
    );
\m_wr_pnt[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_wr_pnt_reg(0),
      I1 => m_wr_pnt_reg(1),
      O => \p_0_in__0\(1)
    );
\m_wr_pnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => m_wr_pnt_reg(0),
      I1 => m_wr_pnt_reg(1),
      I2 => m_wr_pnt_reg(2),
      O => \m_wr_pnt[2]_i_1__0_n_0\
    );
\m_wr_pnt[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => m_wr_pnt_reg(1),
      I1 => m_wr_pnt_reg(0),
      I2 => m_wr_pnt_reg(2),
      I3 => m_wr_pnt_reg(3),
      O => \p_0_in__0\(3)
    );
\m_wr_pnt[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => m_wr_pnt_reg(2),
      I1 => m_wr_pnt_reg(0),
      I2 => m_wr_pnt_reg(1),
      I3 => m_wr_pnt_reg(3),
      I4 => m_wr_pnt_reg(4),
      O => \p_0_in__0\(4)
    );
\m_wr_pnt_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => bd_mem,
      CLR => last_a_cmp_reg_0(0),
      D => \m_wr_pnt[0]_i_1__0_n_0\,
      Q => m_wr_pnt_reg(0)
    );
\m_wr_pnt_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => bd_mem,
      CLR => last_a_cmp_reg_0(0),
      D => \p_0_in__0\(1),
      Q => m_wr_pnt_reg(1)
    );
\m_wr_pnt_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => bd_mem,
      CLR => last_a_cmp_reg_0(0),
      D => \m_wr_pnt[2]_i_1__0_n_0\,
      Q => m_wr_pnt_reg(2)
    );
\m_wr_pnt_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => bd_mem,
      CLR => last_a_cmp_reg_0(0),
      D => \p_0_in__0\(3),
      Q => m_wr_pnt_reg(3)
    );
\m_wr_pnt_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => bd_mem,
      CLR => last_a_cmp_reg_0(0),
      D => \p_0_in__0\(4),
      Q => m_wr_pnt_reg(4)
    );
new_bw_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^we_m_tx_bd_reg\,
      I1 => write_cnt(0),
      I2 => write_cnt(1),
      O => new_bw
    );
new_bw_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555557"
    )
        port map (
      I0 => we_m_tx_bd,
      I1 => free_bd_tx_bd(3),
      I2 => \^free_bd\(2),
      I3 => \^free_bd\(0),
      I4 => \^free_bd\(3),
      I5 => \^free_bd\(1),
      O => \^we_m_tx_bd_reg\
    );
new_bw_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => last_a_cmp_reg_0(0),
      D => new_bw,
      Q => new_bw_reg_n_0
    );
\s_rd_pnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_rd_pnt_reg(0),
      O => \p_0_in__0__0\(0)
    );
\s_rd_pnt[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_rd_pnt_reg(0),
      I1 => s_rd_pnt_reg(1),
      O => \p_0_in__0__0\(1)
    );
\s_rd_pnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => s_rd_pnt_reg(0),
      I1 => s_rd_pnt_reg(1),
      I2 => s_rd_pnt_reg(2),
      O => \p_0_in__0__0\(2)
    );
\s_rd_pnt[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => s_rd_pnt_reg(1),
      I1 => s_rd_pnt_reg(0),
      I2 => s_rd_pnt_reg(2),
      I3 => s_rd_pnt_reg(3),
      O => \p_0_in__0__0\(3)
    );
\s_rd_pnt[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => s_rd_pnt_reg(2),
      I1 => s_rd_pnt_reg(0),
      I2 => s_rd_pnt_reg(1),
      I3 => s_rd_pnt_reg(3),
      I4 => s_rd_pnt_reg(4),
      O => \p_0_in__0__0\(4)
    );
\s_rd_pnt_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => last_a_cmp_reg_0(0),
      D => \p_0_in__0__0\(0),
      Q => s_rd_pnt_reg(0)
    );
\s_rd_pnt_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => last_a_cmp_reg_0(0),
      D => \p_0_in__0__0\(1),
      Q => s_rd_pnt_reg(1)
    );
\s_rd_pnt_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => last_a_cmp_reg_0(0),
      D => \p_0_in__0__0\(2),
      Q => s_rd_pnt_reg(2)
    );
\s_rd_pnt_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => last_a_cmp_reg_0(0),
      D => \p_0_in__0__0\(3),
      Q => s_rd_pnt_reg(3)
    );
\s_rd_pnt_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => last_a_cmp_reg_0(0),
      D => \p_0_in__0__0\(4),
      Q => s_rd_pnt_reg(4)
    );
\state[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \^free_bd\(0),
      I1 => \^free_bd\(3),
      I2 => free_bd_tx_bd(3),
      I3 => \^free_bd\(2),
      I4 => \^free_bd\(1),
      O => \free_bd_reg[0]_0\
    );
\write_cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_cnt(0),
      O => p_0_in(0)
    );
\write_cnt[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \^free_bd\(1),
      I1 => \^free_bd\(3),
      I2 => \^free_bd\(0),
      I3 => \^free_bd\(2),
      I4 => free_bd_tx_bd(3),
      I5 => we_m_tx_bd,
      O => bd_mem
    );
\write_cnt[1]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_cnt(0),
      I1 => write_cnt(1),
      O => p_0_in(1)
    );
\write_cnt_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => bd_mem,
      CLR => last_a_cmp_reg_0(0),
      D => p_0_in(0),
      Q => write_cnt(0)
    );
\write_cnt_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => bd_mem,
      CLR => last_a_cmp_reg_0(0),
      D => p_0_in(1),
      Q => write_cnt(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sd_buffer_axi_bram_ctrl_0_0_axi_lite is
  port (
    s_axi_aresetn_0 : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    \GEN_RD_CMD_OPT.GEN_R.axi_rvalid_int_reg_0\ : out STD_LOGIC;
    \GEN_RD_CMD_OPT.axi_bvalid_int_reg_0\ : out STD_LOGIC;
    bram_en_a : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    bram_we_a : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sd_buffer_axi_bram_ctrl_0_0_axi_lite : entity is "axi_lite";
end sd_buffer_axi_bram_ctrl_0_0_axi_lite;

architecture STRUCTURE of sd_buffer_axi_bram_ctrl_0_0_axi_lite is
  signal \FSM_sequential_GEN_RD_CMD_OPT.lite_sm_cs[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_RD_CMD_OPT.GEN_ARREADY.GEN_ARREADY_NORL.axi_arready_1st_addr_i_1_n_0\ : STD_LOGIC;
  signal \GEN_RD_CMD_OPT.GEN_ARREADY.GEN_ARREADY_NORL.rd_cmd_reg_i_1_n_0\ : STD_LOGIC;
  signal \GEN_RD_CMD_OPT.GEN_R.axi_rvalid_int_i_1_n_0\ : STD_LOGIC;
  signal \^gen_rd_cmd_opt.gen_r.axi_rvalid_int_reg_0\ : STD_LOGIC;
  signal \GEN_RD_CMD_OPT.axi_bvalid_int_i_1_n_0\ : STD_LOGIC;
  signal \^gen_rd_cmd_opt.axi_bvalid_int_reg_0\ : STD_LOGIC;
  signal \GEN_RD_CMD_OPT.axi_wready_int_i_1_n_0\ : STD_LOGIC;
  signal \GEN_RD_CMD_OPT.bvalid_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_RD_CMD_OPT.bvalid_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_RD_CMD_OPT.bvalid_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal axi_araddr_cmd : STD_LOGIC;
  signal axi_aresetn_d1 : STD_LOGIC;
  signal axi_aresetn_d2 : STD_LOGIC;
  signal axi_arready_1st_addr : STD_LOGIC;
  signal \axi_wready_cmb0__4\ : STD_LOGIC;
  signal bvalid_cnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal lite_sm_cs : STD_LOGIC_VECTOR ( 2 to 2 );
  signal rd_active : STD_LOGIC;
  signal rd_active_int4_out : STD_LOGIC;
  signal rd_cmd_reg : STD_LOGIC;
  signal \^s_axi_aresetn_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_GEN_RD_CMD_OPT.lite_sm_cs[2]_i_1\ : label is "soft_lutpair2";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_GEN_RD_CMD_OPT.lite_sm_cs_reg[2]\ : label is "rd_data:100,rmw_rd_data:011,rmw_mod_data:010,rmw_wr_data:001,sng_wr_data:101,idle:000";
  attribute SOFT_HLUTNM of \GEN_RD_CMD_OPT.GEN_ARREADY.GEN_ARREADY_NORL.axi_arready_1st_addr_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \GEN_RD_CMD_OPT.GEN_ARREADY.GEN_ARREADY_NORL.rd_active_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \GEN_RD_CMD_OPT.GEN_ARREADY.GEN_ARREADY_NORL.rd_cmd_reg_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of bram_en_a_INST_0 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of bram_en_a_INST_0_i_1 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \bram_we_a[0]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \bram_we_a[1]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \bram_we_a[2]_INST_0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \bram_we_a[3]_INST_0\ : label is "soft_lutpair4";
begin
  \GEN_RD_CMD_OPT.GEN_R.axi_rvalid_int_reg_0\ <= \^gen_rd_cmd_opt.gen_r.axi_rvalid_int_reg_0\;
  \GEN_RD_CMD_OPT.axi_bvalid_int_reg_0\ <= \^gen_rd_cmd_opt.axi_bvalid_int_reg_0\;
  s_axi_aresetn_0 <= \^s_axi_aresetn_0\;
\FSM_sequential_GEN_RD_CMD_OPT.lite_sm_cs[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => lite_sm_cs(2),
      I1 => axi_araddr_cmd,
      I2 => \axi_wready_cmb0__4\,
      O => \FSM_sequential_GEN_RD_CMD_OPT.lite_sm_cs[2]_i_1_n_0\
    );
\FSM_sequential_GEN_RD_CMD_OPT.lite_sm_cs_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_GEN_RD_CMD_OPT.lite_sm_cs[2]_i_1_n_0\,
      Q => lite_sm_cs(2),
      R => \^s_axi_aresetn_0\
    );
\GEN_RD_CMD_OPT.GEN_ARREADY.GEN_ARREADY_NORL.axi_arready_1st_addr_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => axi_aresetn_d2,
      I1 => axi_aresetn_d1,
      I2 => s_axi_arvalid,
      I3 => axi_arready_1st_addr,
      O => \GEN_RD_CMD_OPT.GEN_ARREADY.GEN_ARREADY_NORL.axi_arready_1st_addr_i_1_n_0\
    );
\GEN_RD_CMD_OPT.GEN_ARREADY.GEN_ARREADY_NORL.axi_arready_1st_addr_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_RD_CMD_OPT.GEN_ARREADY.GEN_ARREADY_NORL.axi_arready_1st_addr_i_1_n_0\,
      Q => axi_arready_1st_addr,
      R => \^s_axi_aresetn_0\
    );
\GEN_RD_CMD_OPT.GEN_ARREADY.GEN_ARREADY_NORL.rd_active_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0EEE"
    )
        port map (
      I0 => rd_active,
      I1 => rd_cmd_reg,
      I2 => \^gen_rd_cmd_opt.gen_r.axi_rvalid_int_reg_0\,
      I3 => s_axi_rready,
      O => rd_active_int4_out
    );
\GEN_RD_CMD_OPT.GEN_ARREADY.GEN_ARREADY_NORL.rd_active_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rd_active_int4_out,
      Q => rd_active,
      R => \^s_axi_aresetn_0\
    );
\GEN_RD_CMD_OPT.GEN_ARREADY.GEN_ARREADY_NORL.rd_cmd_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => axi_araddr_cmd,
      I1 => s_axi_rready,
      I2 => \^gen_rd_cmd_opt.gen_r.axi_rvalid_int_reg_0\,
      I3 => rd_cmd_reg,
      O => \GEN_RD_CMD_OPT.GEN_ARREADY.GEN_ARREADY_NORL.rd_cmd_reg_i_1_n_0\
    );
\GEN_RD_CMD_OPT.GEN_ARREADY.GEN_ARREADY_NORL.rd_cmd_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_RD_CMD_OPT.GEN_ARREADY.GEN_ARREADY_NORL.rd_cmd_reg_i_1_n_0\,
      Q => rd_cmd_reg,
      R => \^s_axi_aresetn_0\
    );
\GEN_RD_CMD_OPT.GEN_R.axi_rvalid_int_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => \^gen_rd_cmd_opt.gen_r.axi_rvalid_int_reg_0\,
      I2 => s_axi_rready,
      I3 => axi_araddr_cmd,
      O => \GEN_RD_CMD_OPT.GEN_R.axi_rvalid_int_i_1_n_0\
    );
\GEN_RD_CMD_OPT.GEN_R.axi_rvalid_int_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_RD_CMD_OPT.GEN_R.axi_rvalid_int_i_1_n_0\,
      Q => \^gen_rd_cmd_opt.gen_r.axi_rvalid_int_reg_0\,
      R => '0'
    );
\GEN_RD_CMD_OPT.axi_aresetn_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_aresetn,
      Q => axi_aresetn_d1,
      R => '0'
    );
\GEN_RD_CMD_OPT.axi_aresetn_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_aresetn_d1,
      Q => axi_aresetn_d2,
      R => '0'
    );
\GEN_RD_CMD_OPT.axi_bvalid_int_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA0AAA8AAA8AAA8"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => bvalid_cnt(0),
      I2 => bvalid_cnt(2),
      I3 => bvalid_cnt(1),
      I4 => \^gen_rd_cmd_opt.axi_bvalid_int_reg_0\,
      I5 => s_axi_bready,
      O => \GEN_RD_CMD_OPT.axi_bvalid_int_i_1_n_0\
    );
\GEN_RD_CMD_OPT.axi_bvalid_int_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_RD_CMD_OPT.axi_bvalid_int_i_1_n_0\,
      Q => \^gen_rd_cmd_opt.axi_bvalid_int_reg_0\,
      R => '0'
    );
\GEN_RD_CMD_OPT.axi_wready_int_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000075FF0000"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => axi_arready_1st_addr,
      I2 => rd_active_int4_out,
      I3 => axi_aresetn_d2,
      I4 => \axi_wready_cmb0__4\,
      I5 => lite_sm_cs(2),
      O => \GEN_RD_CMD_OPT.axi_wready_int_i_1_n_0\
    );
\GEN_RD_CMD_OPT.axi_wready_int_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_RD_CMD_OPT.axi_wready_int_i_1_n_0\,
      Q => s_axi_wready,
      R => \^s_axi_aresetn_0\
    );
\GEN_RD_CMD_OPT.bvalid_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0000FFF1FFFE000"
    )
        port map (
      I0 => bvalid_cnt(2),
      I1 => bvalid_cnt(1),
      I2 => \^gen_rd_cmd_opt.axi_bvalid_int_reg_0\,
      I3 => s_axi_bready,
      I4 => \GEN_RD_CMD_OPT.axi_wready_int_i_1_n_0\,
      I5 => bvalid_cnt(0),
      O => \GEN_RD_CMD_OPT.bvalid_cnt[0]_i_1_n_0\
    );
\GEN_RD_CMD_OPT.bvalid_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D52AD52ABF40BF00"
    )
        port map (
      I0 => \GEN_RD_CMD_OPT.axi_wready_int_i_1_n_0\,
      I1 => s_axi_bready,
      I2 => \^gen_rd_cmd_opt.axi_bvalid_int_reg_0\,
      I3 => bvalid_cnt(1),
      I4 => bvalid_cnt(2),
      I5 => bvalid_cnt(0),
      O => \GEN_RD_CMD_OPT.bvalid_cnt[1]_i_1_n_0\
    );
\GEN_RD_CMD_OPT.bvalid_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5FF2A00FFBF0000"
    )
        port map (
      I0 => \GEN_RD_CMD_OPT.axi_wready_int_i_1_n_0\,
      I1 => s_axi_bready,
      I2 => \^gen_rd_cmd_opt.axi_bvalid_int_reg_0\,
      I3 => bvalid_cnt(1),
      I4 => bvalid_cnt(2),
      I5 => bvalid_cnt(0),
      O => \GEN_RD_CMD_OPT.bvalid_cnt[2]_i_1_n_0\
    );
\GEN_RD_CMD_OPT.bvalid_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_RD_CMD_OPT.bvalid_cnt[0]_i_1_n_0\,
      Q => bvalid_cnt(0),
      R => \^s_axi_aresetn_0\
    );
\GEN_RD_CMD_OPT.bvalid_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_RD_CMD_OPT.bvalid_cnt[1]_i_1_n_0\,
      Q => bvalid_cnt(1),
      R => \^s_axi_aresetn_0\
    );
\GEN_RD_CMD_OPT.bvalid_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_RD_CMD_OPT.bvalid_cnt[2]_i_1_n_0\,
      Q => bvalid_cnt(2),
      R => \^s_axi_aresetn_0\
    );
bram_en_a_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => axi_araddr_cmd,
      I2 => lite_sm_cs(2),
      I3 => \axi_wready_cmb0__4\,
      O => bram_en_a
    );
bram_en_a_INST_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A00"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => axi_arready_1st_addr,
      I2 => rd_active_int4_out,
      I3 => axi_aresetn_d2,
      O => axi_araddr_cmd
    );
bram_en_a_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F000000000000"
    )
        port map (
      I0 => bvalid_cnt(1),
      I1 => bvalid_cnt(0),
      I2 => bvalid_cnt(2),
      I3 => \^gen_rd_cmd_opt.gen_r.axi_rvalid_int_reg_0\,
      I4 => s_axi_awvalid,
      I5 => s_axi_wvalid,
      O => \axi_wready_cmb0__4\
    );
bram_rst_a_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_aresetn,
      O => \^s_axi_aresetn_0\
    );
\bram_we_a[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => axi_araddr_cmd,
      I1 => \axi_wready_cmb0__4\,
      I2 => s_axi_wstrb(0),
      I3 => lite_sm_cs(2),
      O => bram_we_a(0)
    );
\bram_we_a[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => axi_araddr_cmd,
      I1 => \axi_wready_cmb0__4\,
      I2 => s_axi_wstrb(1),
      I3 => lite_sm_cs(2),
      O => bram_we_a(1)
    );
\bram_we_a[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => axi_araddr_cmd,
      I1 => \axi_wready_cmb0__4\,
      I2 => s_axi_wstrb(2),
      I3 => lite_sm_cs(2),
      O => bram_we_a(2)
    );
\bram_we_a[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => axi_araddr_cmd,
      I1 => \axi_wready_cmb0__4\,
      I2 => s_axi_wstrb(3),
      I3 => lite_sm_cs(2),
      O => bram_we_a(3)
    );
s_axi_arready_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA020202"
    )
        port map (
      I0 => axi_aresetn_d2,
      I1 => rd_active,
      I2 => rd_cmd_reg,
      I3 => \^gen_rd_cmd_opt.gen_r.axi_rvalid_int_reg_0\,
      I4 => s_axi_rready,
      I5 => axi_arready_1st_addr,
      O => s_axi_arready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sd_buffer_axi_bram_ctrl_0_1_axi_lite is
  port (
    s_axi_aresetn_0 : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    \GEN_RD_CMD_OPT.GEN_R.axi_rvalid_int_reg_0\ : out STD_LOGIC;
    \GEN_RD_CMD_OPT.axi_bvalid_int_reg_0\ : out STD_LOGIC;
    bram_en_a : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    bram_we_a : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sd_buffer_axi_bram_ctrl_0_1_axi_lite : entity is "axi_lite";
end sd_buffer_axi_bram_ctrl_0_1_axi_lite;

architecture STRUCTURE of sd_buffer_axi_bram_ctrl_0_1_axi_lite is
  signal \FSM_sequential_GEN_RD_CMD_OPT.lite_sm_cs[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_RD_CMD_OPT.GEN_ARREADY.GEN_ARREADY_NORL.axi_arready_1st_addr_i_1_n_0\ : STD_LOGIC;
  signal \GEN_RD_CMD_OPT.GEN_ARREADY.GEN_ARREADY_NORL.rd_cmd_reg_i_1_n_0\ : STD_LOGIC;
  signal \GEN_RD_CMD_OPT.GEN_R.axi_rvalid_int_i_1_n_0\ : STD_LOGIC;
  signal \^gen_rd_cmd_opt.gen_r.axi_rvalid_int_reg_0\ : STD_LOGIC;
  signal \GEN_RD_CMD_OPT.axi_bvalid_int_i_1_n_0\ : STD_LOGIC;
  signal \^gen_rd_cmd_opt.axi_bvalid_int_reg_0\ : STD_LOGIC;
  signal \GEN_RD_CMD_OPT.axi_wready_int_i_1_n_0\ : STD_LOGIC;
  signal \GEN_RD_CMD_OPT.bvalid_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_RD_CMD_OPT.bvalid_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_RD_CMD_OPT.bvalid_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal axi_araddr_cmd : STD_LOGIC;
  signal axi_aresetn_d1 : STD_LOGIC;
  signal axi_aresetn_d2 : STD_LOGIC;
  signal axi_arready_1st_addr : STD_LOGIC;
  signal \axi_wready_cmb0__4\ : STD_LOGIC;
  signal bvalid_cnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal lite_sm_cs : STD_LOGIC_VECTOR ( 2 to 2 );
  signal rd_active : STD_LOGIC;
  signal rd_active_int4_out : STD_LOGIC;
  signal rd_cmd_reg : STD_LOGIC;
  signal \^s_axi_aresetn_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_GEN_RD_CMD_OPT.lite_sm_cs[2]_i_1\ : label is "soft_lutpair2";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_GEN_RD_CMD_OPT.lite_sm_cs_reg[2]\ : label is "rd_data:100,rmw_rd_data:011,rmw_mod_data:010,rmw_wr_data:001,sng_wr_data:101,idle:000";
  attribute SOFT_HLUTNM of \GEN_RD_CMD_OPT.GEN_ARREADY.GEN_ARREADY_NORL.axi_arready_1st_addr_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \GEN_RD_CMD_OPT.GEN_ARREADY.GEN_ARREADY_NORL.rd_active_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \GEN_RD_CMD_OPT.GEN_ARREADY.GEN_ARREADY_NORL.rd_cmd_reg_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of bram_en_a_INST_0 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of bram_en_a_INST_0_i_1 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \bram_we_a[0]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \bram_we_a[1]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \bram_we_a[2]_INST_0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \bram_we_a[3]_INST_0\ : label is "soft_lutpair4";
begin
  \GEN_RD_CMD_OPT.GEN_R.axi_rvalid_int_reg_0\ <= \^gen_rd_cmd_opt.gen_r.axi_rvalid_int_reg_0\;
  \GEN_RD_CMD_OPT.axi_bvalid_int_reg_0\ <= \^gen_rd_cmd_opt.axi_bvalid_int_reg_0\;
  s_axi_aresetn_0 <= \^s_axi_aresetn_0\;
\FSM_sequential_GEN_RD_CMD_OPT.lite_sm_cs[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => lite_sm_cs(2),
      I1 => axi_araddr_cmd,
      I2 => \axi_wready_cmb0__4\,
      O => \FSM_sequential_GEN_RD_CMD_OPT.lite_sm_cs[2]_i_1_n_0\
    );
\FSM_sequential_GEN_RD_CMD_OPT.lite_sm_cs_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_GEN_RD_CMD_OPT.lite_sm_cs[2]_i_1_n_0\,
      Q => lite_sm_cs(2),
      R => \^s_axi_aresetn_0\
    );
\GEN_RD_CMD_OPT.GEN_ARREADY.GEN_ARREADY_NORL.axi_arready_1st_addr_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => axi_aresetn_d2,
      I1 => axi_aresetn_d1,
      I2 => s_axi_arvalid,
      I3 => axi_arready_1st_addr,
      O => \GEN_RD_CMD_OPT.GEN_ARREADY.GEN_ARREADY_NORL.axi_arready_1st_addr_i_1_n_0\
    );
\GEN_RD_CMD_OPT.GEN_ARREADY.GEN_ARREADY_NORL.axi_arready_1st_addr_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_RD_CMD_OPT.GEN_ARREADY.GEN_ARREADY_NORL.axi_arready_1st_addr_i_1_n_0\,
      Q => axi_arready_1st_addr,
      R => \^s_axi_aresetn_0\
    );
\GEN_RD_CMD_OPT.GEN_ARREADY.GEN_ARREADY_NORL.rd_active_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0EEE"
    )
        port map (
      I0 => rd_active,
      I1 => rd_cmd_reg,
      I2 => \^gen_rd_cmd_opt.gen_r.axi_rvalid_int_reg_0\,
      I3 => s_axi_rready,
      O => rd_active_int4_out
    );
\GEN_RD_CMD_OPT.GEN_ARREADY.GEN_ARREADY_NORL.rd_active_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rd_active_int4_out,
      Q => rd_active,
      R => \^s_axi_aresetn_0\
    );
\GEN_RD_CMD_OPT.GEN_ARREADY.GEN_ARREADY_NORL.rd_cmd_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => axi_araddr_cmd,
      I1 => s_axi_rready,
      I2 => \^gen_rd_cmd_opt.gen_r.axi_rvalid_int_reg_0\,
      I3 => rd_cmd_reg,
      O => \GEN_RD_CMD_OPT.GEN_ARREADY.GEN_ARREADY_NORL.rd_cmd_reg_i_1_n_0\
    );
\GEN_RD_CMD_OPT.GEN_ARREADY.GEN_ARREADY_NORL.rd_cmd_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_RD_CMD_OPT.GEN_ARREADY.GEN_ARREADY_NORL.rd_cmd_reg_i_1_n_0\,
      Q => rd_cmd_reg,
      R => \^s_axi_aresetn_0\
    );
\GEN_RD_CMD_OPT.GEN_R.axi_rvalid_int_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => \^gen_rd_cmd_opt.gen_r.axi_rvalid_int_reg_0\,
      I2 => s_axi_rready,
      I3 => axi_araddr_cmd,
      O => \GEN_RD_CMD_OPT.GEN_R.axi_rvalid_int_i_1_n_0\
    );
\GEN_RD_CMD_OPT.GEN_R.axi_rvalid_int_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_RD_CMD_OPT.GEN_R.axi_rvalid_int_i_1_n_0\,
      Q => \^gen_rd_cmd_opt.gen_r.axi_rvalid_int_reg_0\,
      R => '0'
    );
\GEN_RD_CMD_OPT.axi_aresetn_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_aresetn,
      Q => axi_aresetn_d1,
      R => '0'
    );
\GEN_RD_CMD_OPT.axi_aresetn_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_aresetn_d1,
      Q => axi_aresetn_d2,
      R => '0'
    );
\GEN_RD_CMD_OPT.axi_bvalid_int_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA0AAA8AAA8AAA8"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => bvalid_cnt(0),
      I2 => bvalid_cnt(2),
      I3 => bvalid_cnt(1),
      I4 => \^gen_rd_cmd_opt.axi_bvalid_int_reg_0\,
      I5 => s_axi_bready,
      O => \GEN_RD_CMD_OPT.axi_bvalid_int_i_1_n_0\
    );
\GEN_RD_CMD_OPT.axi_bvalid_int_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_RD_CMD_OPT.axi_bvalid_int_i_1_n_0\,
      Q => \^gen_rd_cmd_opt.axi_bvalid_int_reg_0\,
      R => '0'
    );
\GEN_RD_CMD_OPT.axi_wready_int_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000075FF0000"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => axi_arready_1st_addr,
      I2 => rd_active_int4_out,
      I3 => axi_aresetn_d2,
      I4 => \axi_wready_cmb0__4\,
      I5 => lite_sm_cs(2),
      O => \GEN_RD_CMD_OPT.axi_wready_int_i_1_n_0\
    );
\GEN_RD_CMD_OPT.axi_wready_int_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_RD_CMD_OPT.axi_wready_int_i_1_n_0\,
      Q => s_axi_wready,
      R => \^s_axi_aresetn_0\
    );
\GEN_RD_CMD_OPT.bvalid_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0000FFF1FFFE000"
    )
        port map (
      I0 => bvalid_cnt(2),
      I1 => bvalid_cnt(1),
      I2 => \^gen_rd_cmd_opt.axi_bvalid_int_reg_0\,
      I3 => s_axi_bready,
      I4 => \GEN_RD_CMD_OPT.axi_wready_int_i_1_n_0\,
      I5 => bvalid_cnt(0),
      O => \GEN_RD_CMD_OPT.bvalid_cnt[0]_i_1_n_0\
    );
\GEN_RD_CMD_OPT.bvalid_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D52AD52ABF40BF00"
    )
        port map (
      I0 => \GEN_RD_CMD_OPT.axi_wready_int_i_1_n_0\,
      I1 => s_axi_bready,
      I2 => \^gen_rd_cmd_opt.axi_bvalid_int_reg_0\,
      I3 => bvalid_cnt(1),
      I4 => bvalid_cnt(2),
      I5 => bvalid_cnt(0),
      O => \GEN_RD_CMD_OPT.bvalid_cnt[1]_i_1_n_0\
    );
\GEN_RD_CMD_OPT.bvalid_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5FF2A00FFBF0000"
    )
        port map (
      I0 => \GEN_RD_CMD_OPT.axi_wready_int_i_1_n_0\,
      I1 => s_axi_bready,
      I2 => \^gen_rd_cmd_opt.axi_bvalid_int_reg_0\,
      I3 => bvalid_cnt(1),
      I4 => bvalid_cnt(2),
      I5 => bvalid_cnt(0),
      O => \GEN_RD_CMD_OPT.bvalid_cnt[2]_i_1_n_0\
    );
\GEN_RD_CMD_OPT.bvalid_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_RD_CMD_OPT.bvalid_cnt[0]_i_1_n_0\,
      Q => bvalid_cnt(0),
      R => \^s_axi_aresetn_0\
    );
\GEN_RD_CMD_OPT.bvalid_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_RD_CMD_OPT.bvalid_cnt[1]_i_1_n_0\,
      Q => bvalid_cnt(1),
      R => \^s_axi_aresetn_0\
    );
\GEN_RD_CMD_OPT.bvalid_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_RD_CMD_OPT.bvalid_cnt[2]_i_1_n_0\,
      Q => bvalid_cnt(2),
      R => \^s_axi_aresetn_0\
    );
bram_en_a_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => axi_araddr_cmd,
      I2 => lite_sm_cs(2),
      I3 => \axi_wready_cmb0__4\,
      O => bram_en_a
    );
bram_en_a_INST_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A00"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => axi_arready_1st_addr,
      I2 => rd_active_int4_out,
      I3 => axi_aresetn_d2,
      O => axi_araddr_cmd
    );
bram_en_a_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F000000000000"
    )
        port map (
      I0 => bvalid_cnt(1),
      I1 => bvalid_cnt(0),
      I2 => bvalid_cnt(2),
      I3 => \^gen_rd_cmd_opt.gen_r.axi_rvalid_int_reg_0\,
      I4 => s_axi_awvalid,
      I5 => s_axi_wvalid,
      O => \axi_wready_cmb0__4\
    );
bram_rst_a_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_aresetn,
      O => \^s_axi_aresetn_0\
    );
\bram_we_a[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => axi_araddr_cmd,
      I1 => \axi_wready_cmb0__4\,
      I2 => s_axi_wstrb(0),
      I3 => lite_sm_cs(2),
      O => bram_we_a(0)
    );
\bram_we_a[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => axi_araddr_cmd,
      I1 => \axi_wready_cmb0__4\,
      I2 => s_axi_wstrb(1),
      I3 => lite_sm_cs(2),
      O => bram_we_a(1)
    );
\bram_we_a[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => axi_araddr_cmd,
      I1 => \axi_wready_cmb0__4\,
      I2 => s_axi_wstrb(2),
      I3 => lite_sm_cs(2),
      O => bram_we_a(2)
    );
\bram_we_a[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => axi_araddr_cmd,
      I1 => \axi_wready_cmb0__4\,
      I2 => s_axi_wstrb(3),
      I3 => lite_sm_cs(2),
      O => bram_we_a(3)
    );
s_axi_arready_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA020202"
    )
        port map (
      I0 => axi_aresetn_d2,
      I1 => rd_active,
      I2 => rd_cmd_reg,
      I3 => \^gen_rd_cmd_opt.gen_r.axi_rvalid_int_reg_0\,
      I4 => s_axi_rready,
      I5 => axi_arready_1st_addr,
      O => s_axi_arready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sd_clock_divider is
  port (
    sd_clk_OBUF : out STD_LOGIC;
    \clock_divider_reg[5]\ : out STD_LOGIC;
    SD_CLK_O_reg_0 : in STD_LOGIC;
    CLK : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
end sd_clock_divider;

architecture STRUCTURE of sd_clock_divider is
  signal \ClockDiv[0]_i_1_n_0\ : STD_LOGIC;
  signal \ClockDiv[1]_i_1_n_0\ : STD_LOGIC;
  signal \ClockDiv[2]_i_1_n_0\ : STD_LOGIC;
  signal \ClockDiv[3]_i_1_n_0\ : STD_LOGIC;
  signal \ClockDiv[4]_i_1_n_0\ : STD_LOGIC;
  signal \ClockDiv[5]_i_1_n_0\ : STD_LOGIC;
  signal \ClockDiv[5]_i_2_n_0\ : STD_LOGIC;
  signal \ClockDiv[6]_i_1_n_0\ : STD_LOGIC;
  signal \ClockDiv[7]_i_1_n_0\ : STD_LOGIC;
  signal \ClockDiv[7]_i_2_n_0\ : STD_LOGIC;
  signal \ClockDiv[7]_i_4_n_0\ : STD_LOGIC;
  signal \ClockDiv[7]_i_5_n_0\ : STD_LOGIC;
  signal ClockDiv_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^clock_divider_reg[5]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ClockDiv[0]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \ClockDiv[1]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \ClockDiv[2]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \ClockDiv[3]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \ClockDiv[6]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \ClockDiv[7]_i_1\ : label is "soft_lutpair41";
begin
  \clock_divider_reg[5]\ <= \^clock_divider_reg[5]\;
\ClockDiv[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ClockDiv_reg(0),
      I1 => \^clock_divider_reg[5]\,
      O => \ClockDiv[0]_i_1_n_0\
    );
\ClockDiv[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => ClockDiv_reg(1),
      I1 => ClockDiv_reg(0),
      I2 => \^clock_divider_reg[5]\,
      O => \ClockDiv[1]_i_1_n_0\
    );
\ClockDiv[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
        port map (
      I0 => ClockDiv_reg(2),
      I1 => ClockDiv_reg(1),
      I2 => ClockDiv_reg(0),
      I3 => \^clock_divider_reg[5]\,
      O => \ClockDiv[2]_i_1_n_0\
    );
\ClockDiv[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AAA"
    )
        port map (
      I0 => ClockDiv_reg(3),
      I1 => ClockDiv_reg(2),
      I2 => ClockDiv_reg(0),
      I3 => ClockDiv_reg(1),
      I4 => \^clock_divider_reg[5]\,
      O => \ClockDiv[3]_i_1_n_0\
    );
\ClockDiv[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006AAAAAAA"
    )
        port map (
      I0 => ClockDiv_reg(4),
      I1 => ClockDiv_reg(3),
      I2 => ClockDiv_reg(1),
      I3 => ClockDiv_reg(0),
      I4 => ClockDiv_reg(2),
      I5 => \^clock_divider_reg[5]\,
      O => \ClockDiv[4]_i_1_n_0\
    );
\ClockDiv[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => ClockDiv_reg(5),
      I1 => \ClockDiv[5]_i_2_n_0\,
      I2 => \^clock_divider_reg[5]\,
      O => \ClockDiv[5]_i_1_n_0\
    );
\ClockDiv[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => ClockDiv_reg(4),
      I1 => ClockDiv_reg(2),
      I2 => ClockDiv_reg(0),
      I3 => ClockDiv_reg(1),
      I4 => ClockDiv_reg(3),
      O => \ClockDiv[5]_i_2_n_0\
    );
\ClockDiv[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => ClockDiv_reg(6),
      I1 => \ClockDiv[7]_i_2_n_0\,
      I2 => \^clock_divider_reg[5]\,
      O => \ClockDiv[6]_i_1_n_0\
    );
\ClockDiv[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
        port map (
      I0 => ClockDiv_reg(7),
      I1 => ClockDiv_reg(6),
      I2 => \ClockDiv[7]_i_2_n_0\,
      I3 => \^clock_divider_reg[5]\,
      O => \ClockDiv[7]_i_1_n_0\
    );
\ClockDiv[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => ClockDiv_reg(5),
      I1 => ClockDiv_reg(3),
      I2 => ClockDiv_reg(1),
      I3 => ClockDiv_reg(0),
      I4 => ClockDiv_reg(2),
      I5 => ClockDiv_reg(4),
      O => \ClockDiv[7]_i_2_n_0\
    );
\ClockDiv[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"81000000"
    )
        port map (
      I0 => Q(4),
      I1 => ClockDiv_reg(7),
      I2 => ClockDiv_reg(6),
      I3 => \ClockDiv[7]_i_4_n_0\,
      I4 => \ClockDiv[7]_i_5_n_0\,
      O => \^clock_divider_reg[5]\
    );
\ClockDiv[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ClockDiv_reg(3),
      I1 => Q(2),
      I2 => Q(4),
      I3 => ClockDiv_reg(5),
      I4 => Q(3),
      I5 => ClockDiv_reg(4),
      O => \ClockDiv[7]_i_4_n_0\
    );
\ClockDiv[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ClockDiv_reg(0),
      I1 => Q(0),
      I2 => Q(4),
      I3 => ClockDiv_reg(2),
      I4 => Q(1),
      I5 => ClockDiv_reg(1),
      O => \ClockDiv[7]_i_5_n_0\
    );
\ClockDiv_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => \ClockDiv[0]_i_1_n_0\,
      Q => ClockDiv_reg(0)
    );
\ClockDiv_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => \ClockDiv[1]_i_1_n_0\,
      Q => ClockDiv_reg(1)
    );
\ClockDiv_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => \ClockDiv[2]_i_1_n_0\,
      Q => ClockDiv_reg(2)
    );
\ClockDiv_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => \ClockDiv[3]_i_1_n_0\,
      Q => ClockDiv_reg(3)
    );
\ClockDiv_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => \ClockDiv[4]_i_1_n_0\,
      Q => ClockDiv_reg(4)
    );
\ClockDiv_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => \ClockDiv[5]_i_1_n_0\,
      Q => ClockDiv_reg(5)
    );
\ClockDiv_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => \ClockDiv[6]_i_1_n_0\,
      Q => ClockDiv_reg(6)
    );
\ClockDiv_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => \ClockDiv[7]_i_1_n_0\,
      Q => ClockDiv_reg(7)
    );
SD_CLK_O_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => SD_CLK_O_reg_0,
      Q => sd_clk_OBUF
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sd_cmd_master is
  port (
    settings : out STD_LOGIC_VECTOR ( 5 downto 0 );
    cmd_out_master : out STD_LOGIC_VECTOR ( 38 downto 0 );
    go_idle : out STD_LOGIC;
    req_out_master : out STD_LOGIC;
    ack_out_master : out STD_LOGIC;
    \Watchdog_Cnt_reg[15]_0\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \Watchdog_Cnt_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    Write_Read : out STD_LOGIC;
    Write_Only2_out : out STD_LOGIC;
    status_reg_w : out STD_LOGIC_VECTOR ( 0 to 0 );
    \RESP_1_REG_reg[31]_0\ : out STD_LOGIC_VECTOR ( 26 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \NORMAL_INT_REG_reg[15]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    req_in_host : in STD_LOGIC;
    CLK : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ack_in_host : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    response_size : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    complete_reg_0 : in STD_LOGIC;
    DECODER_ACK : in STD_LOGIC;
    \NORMAL_INT_REG_reg[2]_0\ : in STD_LOGIC;
    new_cmd : in STD_LOGIC;
    serial_status : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \NORMAL_INT_REG_reg[15]_1\ : in STD_LOGIC;
    \NORMAL_INT_REG[15]_i_2_0\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    Req_internal_in : in STD_LOGIC;
    \cmd_out_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    error_isr_reset : in STD_LOGIC;
    \settings_reg[12]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end sd_cmd_master;

architecture STRUCTURE of sd_cmd_master is
  signal CRC_check_enable : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ERR_INT_REG[0]_i_1_n_0\ : STD_LOGIC;
  signal \ERR_INT_REG[1]_i_1_n_0\ : STD_LOGIC;
  signal \ERR_INT_REG[1]_i_2_n_0\ : STD_LOGIC;
  signal NORMAL_INT_REG0_out : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NORMAL_INT_REG[0]_i_1_n_0\ : STD_LOGIC;
  signal \NORMAL_INT_REG[0]_i_2_n_0\ : STD_LOGIC;
  signal \NORMAL_INT_REG[15]_i_1_n_0\ : STD_LOGIC;
  signal \NORMAL_INT_REG[15]_i_2_n_0\ : STD_LOGIC;
  signal \NORMAL_INT_REG[15]_i_3_n_0\ : STD_LOGIC;
  signal \NORMAL_INT_REG[15]_i_4_n_0\ : STD_LOGIC;
  signal \NORMAL_INT_REG[15]_i_6_n_0\ : STD_LOGIC;
  signal \^normal_int_reg_reg[15]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \RESP_1_REG[31]_i_1_n_0\ : STD_LOGIC;
  signal \STATUS_REG[0]_i_1_n_0\ : STD_LOGIC;
  signal Watchdog_Cnt : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \Watchdog_Cnt[15]_i_1_n_0\ : STD_LOGIC;
  signal \^watchdog_cnt_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Watchdog_Cnt_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \Watchdog_Cnt_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \Watchdog_Cnt_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \Watchdog_Cnt_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \^watchdog_cnt_reg[15]_0\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \Watchdog_Cnt_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \Watchdog_Cnt_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \Watchdog_Cnt_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \Watchdog_Cnt_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \Watchdog_Cnt_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \Watchdog_Cnt_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \Watchdog_Cnt_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \Watchdog_Cnt_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \Watchdog_Cnt_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \Watchdog_Cnt_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \Watchdog_Cnt_reg_n_0_[10]\ : STD_LOGIC;
  signal \Watchdog_Cnt_reg_n_0_[11]\ : STD_LOGIC;
  signal \Watchdog_Cnt_reg_n_0_[12]\ : STD_LOGIC;
  signal \Watchdog_Cnt_reg_n_0_[13]\ : STD_LOGIC;
  signal \Watchdog_Cnt_reg_n_0_[14]\ : STD_LOGIC;
  signal \Watchdog_Cnt_reg_n_0_[15]\ : STD_LOGIC;
  signal \Watchdog_Cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \Watchdog_Cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \Watchdog_Cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \Watchdog_Cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \Watchdog_Cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \Watchdog_Cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \Watchdog_Cnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \Watchdog_Cnt_reg_n_0_[8]\ : STD_LOGIC;
  signal \Watchdog_Cnt_reg_n_0_[9]\ : STD_LOGIC;
  signal ack_in_int : STD_LOGIC;
  signal ack_out_i_1_n_0 : STD_LOGIC;
  signal \^ack_out_master\ : STD_LOGIC;
  signal ack_q : STD_LOGIC;
  signal \^cmd_out_master\ : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal complete : STD_LOGIC;
  signal complete_i_2_n_0 : STD_LOGIC;
  signal complete_i_4_n_0 : STD_LOGIC;
  signal complete_reg_n_0 : STD_LOGIC;
  signal \^go_idle\ : STD_LOGIC;
  signal go_idle_o_i_1_n_0 : STD_LOGIC;
  signal in14 : STD_LOGIC_VECTOR ( 15 downto 14 );
  signal index_check_enable : STD_LOGIC;
  signal next_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal req_in_int : STD_LOGIC;
  signal req_out_i_1_n_0 : STD_LOGIC;
  signal \^req_out_master\ : STD_LOGIC;
  signal req_q : STD_LOGIC;
  signal \^settings\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state_reg_n_0_[1]\ : STD_LOGIC;
  signal \^status_reg_w\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_Watchdog_Cnt_reg[15]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Watchdog_Cnt_reg[15]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \NORMAL_INT_REG[15]_i_4\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \NORMAL_INT_REG[15]_i_5\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \NORMAL_INT_REG[2]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \Watchdog_Cnt[0]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \Watchdog_Cnt[10]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \Watchdog_Cnt[11]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \Watchdog_Cnt[12]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \Watchdog_Cnt[13]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \Watchdog_Cnt[14]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \Watchdog_Cnt[15]_i_2\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \Watchdog_Cnt[1]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \Watchdog_Cnt[2]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \Watchdog_Cnt[3]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \Watchdog_Cnt[4]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \Watchdog_Cnt[5]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \Watchdog_Cnt[6]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \Watchdog_Cnt[7]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \Watchdog_Cnt[8]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \Watchdog_Cnt[9]_i_1\ : label is "soft_lutpair50";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Watchdog_Cnt_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \Watchdog_Cnt_reg[15]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \Watchdog_Cnt_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \Watchdog_Cnt_reg[8]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of Write_Only_i_1 : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of Write_Read_i_1 : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of complete_i_4 : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of go_idle_o_i_1 : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \state[1]_i_1\ : label is "soft_lutpair45";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \state_reg[0]\ : label is "SETUP:010,EXECUTE:100,IDLE:001";
  attribute FSM_ENCODED_STATES of \state_reg[1]\ : label is "SETUP:010,EXECUTE:100,IDLE:001";
  attribute FSM_ENCODED_STATES of \state_reg[2]\ : label is "SETUP:010,EXECUTE:100,IDLE:001";
begin
  D(1 downto 0) <= \^d\(1 downto 0);
  \NORMAL_INT_REG_reg[15]_0\(2 downto 0) <= \^normal_int_reg_reg[15]_0\(2 downto 0);
  \Watchdog_Cnt_reg[0]_0\(0) <= \^watchdog_cnt_reg[0]_0\(0);
  \Watchdog_Cnt_reg[15]_0\(12 downto 0) <= \^watchdog_cnt_reg[15]_0\(12 downto 0);
  ack_out_master <= \^ack_out_master\;
  cmd_out_master(38 downto 0) <= \^cmd_out_master\(38 downto 0);
  go_idle <= \^go_idle\;
  req_out_master <= \^req_out_master\;
  settings(5 downto 0) <= \^settings\(5 downto 0);
  status_reg_w(0) <= \^status_reg_w\(0);
CRC_check_enable_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => state(0),
      I2 => state(2),
      O => CRC_check_enable
    );
CRC_check_enable_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => Q(1),
      Q => \^settings\(2)
    );
\ERR_INT_REG[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFF300000200"
    )
        port map (
      I0 => CO(0),
      I1 => \state_reg_n_0_[1]\,
      I2 => state(0),
      I3 => state(2),
      I4 => error_isr_reset,
      I5 => \^d\(0),
      O => \ERR_INT_REG[0]_i_1_n_0\
    );
\ERR_INT_REG[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000088BF00008880"
    )
        port map (
      I0 => state(2),
      I1 => \ERR_INT_REG[1]_i_2_n_0\,
      I2 => complete_i_2_n_0,
      I3 => CRC_check_enable,
      I4 => error_isr_reset,
      I5 => \^d\(1),
      O => \ERR_INT_REG[1]_i_1_n_0\
    );
\ERR_INT_REG[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^settings\(2),
      I1 => serial_status(0),
      O => \ERR_INT_REG[1]_i_2_n_0\
    );
\ERR_INT_REG_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => \ERR_INT_REG[0]_i_1_n_0\,
      Q => \^d\(0)
    );
\ERR_INT_REG_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => \ERR_INT_REG[1]_i_1_n_0\,
      Q => \^d\(1)
    );
\NORMAL_INT_REG[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555551100000100"
    )
        port map (
      I0 => \NORMAL_INT_REG_reg[2]_0\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \NORMAL_INT_REG[0]_i_2_n_0\,
      I3 => state(2),
      I4 => state(0),
      I5 => \^normal_int_reg_reg[15]_0\(0),
      O => \NORMAL_INT_REG[0]_i_1_n_0\
    );
\NORMAL_INT_REG[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => req_in_int,
      I1 => ack_in_int,
      I2 => serial_status(1),
      O => \NORMAL_INT_REG[0]_i_2_n_0\
    );
\NORMAL_INT_REG[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222F2220"
    )
        port map (
      I0 => \NORMAL_INT_REG[15]_i_2_n_0\,
      I1 => \NORMAL_INT_REG[15]_i_3_n_0\,
      I2 => \NORMAL_INT_REG[15]_i_4_n_0\,
      I3 => p_0_in(0),
      I4 => \^normal_int_reg_reg[15]_0\(2),
      O => \NORMAL_INT_REG[15]_i_1_n_0\
    );
\NORMAL_INT_REG[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD0D0FFD0"
    )
        port map (
      I0 => \NORMAL_INT_REG[15]_i_6_n_0\,
      I1 => \NORMAL_INT_REG_reg[15]_1\,
      I2 => index_check_enable,
      I3 => \^settings\(2),
      I4 => serial_status(0),
      I5 => \NORMAL_INT_REG[0]_i_2_n_0\,
      O => \NORMAL_INT_REG[15]_i_2_n_0\
    );
\NORMAL_INT_REG[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5155FFFF"
    )
        port map (
      I0 => CO(0),
      I1 => req_in_int,
      I2 => ack_in_int,
      I3 => serial_status(1),
      I4 => state(2),
      I5 => \NORMAL_INT_REG_reg[2]_0\,
      O => \NORMAL_INT_REG[15]_i_3_n_0\
    );
\NORMAL_INT_REG[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => state(2),
      I1 => CO(0),
      I2 => \state_reg_n_0_[1]\,
      I3 => state(0),
      O => \NORMAL_INT_REG[15]_i_4_n_0\
    );
\NORMAL_INT_REG[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABEE"
    )
        port map (
      I0 => \NORMAL_INT_REG_reg[2]_0\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \NORMAL_INT_REG[0]_i_2_n_0\,
      I3 => state(2),
      I4 => state(0),
      O => p_0_in(0)
    );
\NORMAL_INT_REG[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^cmd_out_master\(36),
      I1 => \NORMAL_INT_REG[15]_i_2_0\(28),
      I2 => \^cmd_out_master\(37),
      I3 => \NORMAL_INT_REG[15]_i_2_0\(29),
      I4 => \NORMAL_INT_REG[15]_i_2_0\(27),
      I5 => \^cmd_out_master\(35),
      O => \NORMAL_INT_REG[15]_i_6_n_0\
    );
\NORMAL_INT_REG[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5455"
    )
        port map (
      I0 => \NORMAL_INT_REG_reg[2]_0\,
      I1 => state(2),
      I2 => state(0),
      I3 => \state_reg_n_0_[1]\,
      O => NORMAL_INT_REG0_out(2)
    );
\NORMAL_INT_REG_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => \NORMAL_INT_REG[0]_i_1_n_0\,
      Q => \^normal_int_reg_reg[15]_0\(0)
    );
\NORMAL_INT_REG_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => \NORMAL_INT_REG[15]_i_1_n_0\,
      Q => \^normal_int_reg_reg[15]_0\(2)
    );
\NORMAL_INT_REG_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => NORMAL_INT_REG0_out(2),
      Q => \^normal_int_reg_reg[15]_0\(1)
    );
\RESP_1_REG[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => complete_i_2_n_0,
      I1 => \^settings\(0),
      I2 => \^settings\(1),
      O => \RESP_1_REG[31]_i_1_n_0\
    );
\RESP_1_REG_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \RESP_1_REG[31]_i_1_n_0\,
      CLR => AR(0),
      D => \NORMAL_INT_REG[15]_i_2_0\(0),
      Q => \RESP_1_REG_reg[31]_0\(0)
    );
\RESP_1_REG_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \RESP_1_REG[31]_i_1_n_0\,
      CLR => AR(0),
      D => \NORMAL_INT_REG[15]_i_2_0\(7),
      Q => \RESP_1_REG_reg[31]_0\(7)
    );
\RESP_1_REG_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \RESP_1_REG[31]_i_1_n_0\,
      CLR => AR(0),
      D => \NORMAL_INT_REG[15]_i_2_0\(8),
      Q => \RESP_1_REG_reg[31]_0\(8)
    );
\RESP_1_REG_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \RESP_1_REG[31]_i_1_n_0\,
      CLR => AR(0),
      D => \NORMAL_INT_REG[15]_i_2_0\(9),
      Q => \RESP_1_REG_reg[31]_0\(9)
    );
\RESP_1_REG_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \RESP_1_REG[31]_i_1_n_0\,
      CLR => AR(0),
      D => \NORMAL_INT_REG[15]_i_2_0\(10),
      Q => \RESP_1_REG_reg[31]_0\(10)
    );
\RESP_1_REG_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \RESP_1_REG[31]_i_1_n_0\,
      CLR => AR(0),
      D => \NORMAL_INT_REG[15]_i_2_0\(11),
      Q => \RESP_1_REG_reg[31]_0\(11)
    );
\RESP_1_REG_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \RESP_1_REG[31]_i_1_n_0\,
      CLR => AR(0),
      D => \NORMAL_INT_REG[15]_i_2_0\(12),
      Q => \RESP_1_REG_reg[31]_0\(12)
    );
\RESP_1_REG_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \RESP_1_REG[31]_i_1_n_0\,
      CLR => AR(0),
      D => \NORMAL_INT_REG[15]_i_2_0\(13),
      Q => \RESP_1_REG_reg[31]_0\(13)
    );
\RESP_1_REG_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \RESP_1_REG[31]_i_1_n_0\,
      CLR => AR(0),
      D => \NORMAL_INT_REG[15]_i_2_0\(14),
      Q => \RESP_1_REG_reg[31]_0\(14)
    );
\RESP_1_REG_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \RESP_1_REG[31]_i_1_n_0\,
      CLR => AR(0),
      D => \NORMAL_INT_REG[15]_i_2_0\(1),
      Q => \RESP_1_REG_reg[31]_0\(1)
    );
\RESP_1_REG_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \RESP_1_REG[31]_i_1_n_0\,
      CLR => AR(0),
      D => \NORMAL_INT_REG[15]_i_2_0\(15),
      Q => \RESP_1_REG_reg[31]_0\(15)
    );
\RESP_1_REG_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \RESP_1_REG[31]_i_1_n_0\,
      CLR => AR(0),
      D => \NORMAL_INT_REG[15]_i_2_0\(16),
      Q => \RESP_1_REG_reg[31]_0\(16)
    );
\RESP_1_REG_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \RESP_1_REG[31]_i_1_n_0\,
      CLR => AR(0),
      D => \NORMAL_INT_REG[15]_i_2_0\(17),
      Q => \RESP_1_REG_reg[31]_0\(17)
    );
\RESP_1_REG_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \RESP_1_REG[31]_i_1_n_0\,
      CLR => AR(0),
      D => \NORMAL_INT_REG[15]_i_2_0\(18),
      Q => \RESP_1_REG_reg[31]_0\(18)
    );
\RESP_1_REG_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \RESP_1_REG[31]_i_1_n_0\,
      CLR => AR(0),
      D => \NORMAL_INT_REG[15]_i_2_0\(19),
      Q => \RESP_1_REG_reg[31]_0\(19)
    );
\RESP_1_REG_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \RESP_1_REG[31]_i_1_n_0\,
      CLR => AR(0),
      D => \NORMAL_INT_REG[15]_i_2_0\(20),
      Q => \RESP_1_REG_reg[31]_0\(20)
    );
\RESP_1_REG_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \RESP_1_REG[31]_i_1_n_0\,
      CLR => AR(0),
      D => \NORMAL_INT_REG[15]_i_2_0\(21),
      Q => \RESP_1_REG_reg[31]_0\(21)
    );
\RESP_1_REG_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \RESP_1_REG[31]_i_1_n_0\,
      CLR => AR(0),
      D => \NORMAL_INT_REG[15]_i_2_0\(22),
      Q => \RESP_1_REG_reg[31]_0\(22)
    );
\RESP_1_REG_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \RESP_1_REG[31]_i_1_n_0\,
      CLR => AR(0),
      D => \NORMAL_INT_REG[15]_i_2_0\(23),
      Q => \RESP_1_REG_reg[31]_0\(23)
    );
\RESP_1_REG_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \RESP_1_REG[31]_i_1_n_0\,
      CLR => AR(0),
      D => \NORMAL_INT_REG[15]_i_2_0\(24),
      Q => \RESP_1_REG_reg[31]_0\(24)
    );
\RESP_1_REG_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \RESP_1_REG[31]_i_1_n_0\,
      CLR => AR(0),
      D => \NORMAL_INT_REG[15]_i_2_0\(2),
      Q => \RESP_1_REG_reg[31]_0\(2)
    );
\RESP_1_REG_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \RESP_1_REG[31]_i_1_n_0\,
      CLR => AR(0),
      D => \NORMAL_INT_REG[15]_i_2_0\(25),
      Q => \RESP_1_REG_reg[31]_0\(25)
    );
\RESP_1_REG_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \RESP_1_REG[31]_i_1_n_0\,
      CLR => AR(0),
      D => \NORMAL_INT_REG[15]_i_2_0\(26),
      Q => \RESP_1_REG_reg[31]_0\(26)
    );
\RESP_1_REG_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \RESP_1_REG[31]_i_1_n_0\,
      CLR => AR(0),
      D => \NORMAL_INT_REG[15]_i_2_0\(3),
      Q => \RESP_1_REG_reg[31]_0\(3)
    );
\RESP_1_REG_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \RESP_1_REG[31]_i_1_n_0\,
      CLR => AR(0),
      D => \NORMAL_INT_REG[15]_i_2_0\(4),
      Q => \RESP_1_REG_reg[31]_0\(4)
    );
\RESP_1_REG_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \RESP_1_REG[31]_i_1_n_0\,
      CLR => AR(0),
      D => \NORMAL_INT_REG[15]_i_2_0\(5),
      Q => \RESP_1_REG_reg[31]_0\(5)
    );
\RESP_1_REG_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \RESP_1_REG[31]_i_1_n_0\,
      CLR => AR(0),
      D => \NORMAL_INT_REG[15]_i_2_0\(6),
      Q => \RESP_1_REG_reg[31]_0\(6)
    );
\STATUS_REG[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF04"
    )
        port map (
      I0 => state(2),
      I1 => \state_reg_n_0_[1]\,
      I2 => state(0),
      I3 => \^status_reg_w\(0),
      O => \STATUS_REG[0]_i_1_n_0\
    );
\STATUS_REG_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => \STATUS_REG[0]_i_1_n_0\,
      Q => \^status_reg_w\(0)
    );
\Watchdog_Cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state(2),
      I1 => \^watchdog_cnt_reg[0]_0\(0),
      O => Watchdog_Cnt(0)
    );
\Watchdog_Cnt[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(2),
      I1 => \^watchdog_cnt_reg[15]_0\(9),
      O => Watchdog_Cnt(10)
    );
\Watchdog_Cnt[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(2),
      I1 => \^watchdog_cnt_reg[15]_0\(10),
      O => Watchdog_Cnt(11)
    );
\Watchdog_Cnt[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(2),
      I1 => \^watchdog_cnt_reg[15]_0\(11),
      O => Watchdog_Cnt(12)
    );
\Watchdog_Cnt[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(2),
      I1 => \^watchdog_cnt_reg[15]_0\(12),
      O => Watchdog_Cnt(13)
    );
\Watchdog_Cnt[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(2),
      I1 => in14(14),
      O => Watchdog_Cnt(14)
    );
\Watchdog_Cnt[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => state(0),
      I1 => \state_reg_n_0_[1]\,
      I2 => state(2),
      O => \Watchdog_Cnt[15]_i_1_n_0\
    );
\Watchdog_Cnt[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(2),
      I1 => in14(15),
      O => Watchdog_Cnt(15)
    );
\Watchdog_Cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(2),
      I1 => \^watchdog_cnt_reg[15]_0\(0),
      O => Watchdog_Cnt(1)
    );
\Watchdog_Cnt[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(2),
      I1 => \^watchdog_cnt_reg[15]_0\(1),
      O => Watchdog_Cnt(2)
    );
\Watchdog_Cnt[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(2),
      I1 => \^watchdog_cnt_reg[15]_0\(2),
      O => Watchdog_Cnt(3)
    );
\Watchdog_Cnt[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(2),
      I1 => \^watchdog_cnt_reg[15]_0\(3),
      O => Watchdog_Cnt(4)
    );
\Watchdog_Cnt[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(2),
      I1 => \^watchdog_cnt_reg[15]_0\(4),
      O => Watchdog_Cnt(5)
    );
\Watchdog_Cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(2),
      I1 => \^watchdog_cnt_reg[15]_0\(5),
      O => Watchdog_Cnt(6)
    );
\Watchdog_Cnt[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(2),
      I1 => \^watchdog_cnt_reg[15]_0\(6),
      O => Watchdog_Cnt(7)
    );
\Watchdog_Cnt[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(2),
      I1 => \^watchdog_cnt_reg[15]_0\(7),
      O => Watchdog_Cnt(8)
    );
\Watchdog_Cnt[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(2),
      I1 => \^watchdog_cnt_reg[15]_0\(8),
      O => Watchdog_Cnt(9)
    );
\Watchdog_Cnt_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Watchdog_Cnt[15]_i_1_n_0\,
      CLR => AR(0),
      D => Watchdog_Cnt(0),
      Q => \^watchdog_cnt_reg[0]_0\(0)
    );
\Watchdog_Cnt_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Watchdog_Cnt[15]_i_1_n_0\,
      CLR => AR(0),
      D => Watchdog_Cnt(10),
      Q => \Watchdog_Cnt_reg_n_0_[10]\
    );
\Watchdog_Cnt_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Watchdog_Cnt[15]_i_1_n_0\,
      CLR => AR(0),
      D => Watchdog_Cnt(11),
      Q => \Watchdog_Cnt_reg_n_0_[11]\
    );
\Watchdog_Cnt_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Watchdog_Cnt[15]_i_1_n_0\,
      CLR => AR(0),
      D => Watchdog_Cnt(12),
      Q => \Watchdog_Cnt_reg_n_0_[12]\
    );
\Watchdog_Cnt_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Watchdog_Cnt_reg[8]_i_2_n_0\,
      CO(3) => \Watchdog_Cnt_reg[12]_i_2_n_0\,
      CO(2) => \Watchdog_Cnt_reg[12]_i_2_n_1\,
      CO(1) => \Watchdog_Cnt_reg[12]_i_2_n_2\,
      CO(0) => \Watchdog_Cnt_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^watchdog_cnt_reg[15]_0\(11 downto 8),
      S(3) => \Watchdog_Cnt_reg_n_0_[12]\,
      S(2) => \Watchdog_Cnt_reg_n_0_[11]\,
      S(1) => \Watchdog_Cnt_reg_n_0_[10]\,
      S(0) => \Watchdog_Cnt_reg_n_0_[9]\
    );
\Watchdog_Cnt_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Watchdog_Cnt[15]_i_1_n_0\,
      CLR => AR(0),
      D => Watchdog_Cnt(13),
      Q => \Watchdog_Cnt_reg_n_0_[13]\
    );
\Watchdog_Cnt_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Watchdog_Cnt[15]_i_1_n_0\,
      CLR => AR(0),
      D => Watchdog_Cnt(14),
      Q => \Watchdog_Cnt_reg_n_0_[14]\
    );
\Watchdog_Cnt_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Watchdog_Cnt[15]_i_1_n_0\,
      CLR => AR(0),
      D => Watchdog_Cnt(15),
      Q => \Watchdog_Cnt_reg_n_0_[15]\
    );
\Watchdog_Cnt_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Watchdog_Cnt_reg[12]_i_2_n_0\,
      CO(3 downto 2) => \NLW_Watchdog_Cnt_reg[15]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Watchdog_Cnt_reg[15]_i_3_n_2\,
      CO(0) => \Watchdog_Cnt_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_Watchdog_Cnt_reg[15]_i_3_O_UNCONNECTED\(3),
      O(2 downto 1) => in14(15 downto 14),
      O(0) => \^watchdog_cnt_reg[15]_0\(12),
      S(3) => '0',
      S(2) => \Watchdog_Cnt_reg_n_0_[15]\,
      S(1) => \Watchdog_Cnt_reg_n_0_[14]\,
      S(0) => \Watchdog_Cnt_reg_n_0_[13]\
    );
\Watchdog_Cnt_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Watchdog_Cnt[15]_i_1_n_0\,
      CLR => AR(0),
      D => Watchdog_Cnt(1),
      Q => \Watchdog_Cnt_reg_n_0_[1]\
    );
\Watchdog_Cnt_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Watchdog_Cnt[15]_i_1_n_0\,
      CLR => AR(0),
      D => Watchdog_Cnt(2),
      Q => \Watchdog_Cnt_reg_n_0_[2]\
    );
\Watchdog_Cnt_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Watchdog_Cnt[15]_i_1_n_0\,
      CLR => AR(0),
      D => Watchdog_Cnt(3),
      Q => \Watchdog_Cnt_reg_n_0_[3]\
    );
\Watchdog_Cnt_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Watchdog_Cnt[15]_i_1_n_0\,
      CLR => AR(0),
      D => Watchdog_Cnt(4),
      Q => \Watchdog_Cnt_reg_n_0_[4]\
    );
\Watchdog_Cnt_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Watchdog_Cnt_reg[4]_i_2_n_0\,
      CO(2) => \Watchdog_Cnt_reg[4]_i_2_n_1\,
      CO(1) => \Watchdog_Cnt_reg[4]_i_2_n_2\,
      CO(0) => \Watchdog_Cnt_reg[4]_i_2_n_3\,
      CYINIT => \^watchdog_cnt_reg[0]_0\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^watchdog_cnt_reg[15]_0\(3 downto 0),
      S(3) => \Watchdog_Cnt_reg_n_0_[4]\,
      S(2) => \Watchdog_Cnt_reg_n_0_[3]\,
      S(1) => \Watchdog_Cnt_reg_n_0_[2]\,
      S(0) => \Watchdog_Cnt_reg_n_0_[1]\
    );
\Watchdog_Cnt_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Watchdog_Cnt[15]_i_1_n_0\,
      CLR => AR(0),
      D => Watchdog_Cnt(5),
      Q => \Watchdog_Cnt_reg_n_0_[5]\
    );
\Watchdog_Cnt_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Watchdog_Cnt[15]_i_1_n_0\,
      CLR => AR(0),
      D => Watchdog_Cnt(6),
      Q => \Watchdog_Cnt_reg_n_0_[6]\
    );
\Watchdog_Cnt_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Watchdog_Cnt[15]_i_1_n_0\,
      CLR => AR(0),
      D => Watchdog_Cnt(7),
      Q => \Watchdog_Cnt_reg_n_0_[7]\
    );
\Watchdog_Cnt_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Watchdog_Cnt[15]_i_1_n_0\,
      CLR => AR(0),
      D => Watchdog_Cnt(8),
      Q => \Watchdog_Cnt_reg_n_0_[8]\
    );
\Watchdog_Cnt_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Watchdog_Cnt_reg[4]_i_2_n_0\,
      CO(3) => \Watchdog_Cnt_reg[8]_i_2_n_0\,
      CO(2) => \Watchdog_Cnt_reg[8]_i_2_n_1\,
      CO(1) => \Watchdog_Cnt_reg[8]_i_2_n_2\,
      CO(0) => \Watchdog_Cnt_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^watchdog_cnt_reg[15]_0\(7 downto 4),
      S(3) => \Watchdog_Cnt_reg_n_0_[8]\,
      S(2) => \Watchdog_Cnt_reg_n_0_[7]\,
      S(1) => \Watchdog_Cnt_reg_n_0_[6]\,
      S(0) => \Watchdog_Cnt_reg_n_0_[5]\
    );
\Watchdog_Cnt_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Watchdog_Cnt[15]_i_1_n_0\,
      CLR => AR(0),
      D => Watchdog_Cnt(9),
      Q => \Watchdog_Cnt_reg_n_0_[9]\
    );
Write_Only_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => Req_internal_in,
      I1 => \^settings\(1),
      I2 => \^settings\(0),
      O => Write_Only2_out
    );
Write_Read_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => Req_internal_in,
      I1 => \^settings\(1),
      I2 => \^settings\(0),
      O => Write_Read
    );
ack_in_int_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => ack_q,
      Q => ack_in_int
    );
ack_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF2FFAF000200A0"
    )
        port map (
      I0 => req_in_int,
      I1 => ack_in_int,
      I2 => state(0),
      I3 => \state_reg_n_0_[1]\,
      I4 => state(2),
      I5 => \^ack_out_master\,
      O => ack_out_i_1_n_0
    );
ack_out_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => ack_out_i_1_n_0,
      Q => \^ack_out_master\
    );
ack_q_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => ack_in_host,
      Q => ack_q
    );
\cmd_out_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \cmd_out_reg[31]_0\(0),
      Q => \^cmd_out_master\(0)
    );
\cmd_out_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \cmd_out_reg[31]_0\(10),
      Q => \^cmd_out_master\(10)
    );
\cmd_out_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \cmd_out_reg[31]_0\(11),
      Q => \^cmd_out_master\(11)
    );
\cmd_out_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \cmd_out_reg[31]_0\(12),
      Q => \^cmd_out_master\(12)
    );
\cmd_out_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \cmd_out_reg[31]_0\(13),
      Q => \^cmd_out_master\(13)
    );
\cmd_out_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \cmd_out_reg[31]_0\(14),
      Q => \^cmd_out_master\(14)
    );
\cmd_out_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \cmd_out_reg[31]_0\(15),
      Q => \^cmd_out_master\(15)
    );
\cmd_out_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \cmd_out_reg[31]_0\(16),
      Q => \^cmd_out_master\(16)
    );
\cmd_out_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \cmd_out_reg[31]_0\(17),
      Q => \^cmd_out_master\(17)
    );
\cmd_out_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \cmd_out_reg[31]_0\(18),
      Q => \^cmd_out_master\(18)
    );
\cmd_out_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \cmd_out_reg[31]_0\(19),
      Q => \^cmd_out_master\(19)
    );
\cmd_out_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \cmd_out_reg[31]_0\(1),
      Q => \^cmd_out_master\(1)
    );
\cmd_out_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \cmd_out_reg[31]_0\(20),
      Q => \^cmd_out_master\(20)
    );
\cmd_out_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \cmd_out_reg[31]_0\(21),
      Q => \^cmd_out_master\(21)
    );
\cmd_out_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \cmd_out_reg[31]_0\(22),
      Q => \^cmd_out_master\(22)
    );
\cmd_out_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \cmd_out_reg[31]_0\(23),
      Q => \^cmd_out_master\(23)
    );
\cmd_out_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \cmd_out_reg[31]_0\(24),
      Q => \^cmd_out_master\(24)
    );
\cmd_out_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \cmd_out_reg[31]_0\(25),
      Q => \^cmd_out_master\(25)
    );
\cmd_out_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \cmd_out_reg[31]_0\(26),
      Q => \^cmd_out_master\(26)
    );
\cmd_out_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \cmd_out_reg[31]_0\(27),
      Q => \^cmd_out_master\(27)
    );
\cmd_out_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \cmd_out_reg[31]_0\(28),
      Q => \^cmd_out_master\(28)
    );
\cmd_out_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \cmd_out_reg[31]_0\(29),
      Q => \^cmd_out_master\(29)
    );
\cmd_out_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \cmd_out_reg[31]_0\(2),
      Q => \^cmd_out_master\(2)
    );
\cmd_out_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \cmd_out_reg[31]_0\(30),
      Q => \^cmd_out_master\(30)
    );
\cmd_out_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \cmd_out_reg[31]_0\(31),
      Q => \^cmd_out_master\(31)
    );
\cmd_out_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => Q(3),
      Q => \^cmd_out_master\(32)
    );
\cmd_out_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => Q(4),
      Q => \^cmd_out_master\(33)
    );
\cmd_out_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => Q(5),
      Q => \^cmd_out_master\(34)
    );
\cmd_out_reg[35]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => Q(6),
      Q => \^cmd_out_master\(35)
    );
\cmd_out_reg[36]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => Q(7),
      Q => \^cmd_out_master\(36)
    );
\cmd_out_reg[37]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => Q(8),
      Q => \^cmd_out_master\(37)
    );
\cmd_out_reg[38]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => '1',
      Q => \^cmd_out_master\(38)
    );
\cmd_out_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \cmd_out_reg[31]_0\(3),
      Q => \^cmd_out_master\(3)
    );
\cmd_out_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \cmd_out_reg[31]_0\(4),
      Q => \^cmd_out_master\(4)
    );
\cmd_out_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \cmd_out_reg[31]_0\(5),
      Q => \^cmd_out_master\(5)
    );
\cmd_out_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \cmd_out_reg[31]_0\(6),
      Q => \^cmd_out_master\(6)
    );
\cmd_out_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \cmd_out_reg[31]_0\(7),
      Q => \^cmd_out_master\(7)
    );
\cmd_out_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \cmd_out_reg[31]_0\(8),
      Q => \^cmd_out_master\(8)
    );
\cmd_out_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \cmd_out_reg[31]_0\(9),
      Q => \^cmd_out_master\(9)
    );
complete_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAAAAAAAAAAA"
    )
        port map (
      I0 => complete_i_2_n_0,
      I1 => state(2),
      I2 => CO(0),
      I3 => complete_i_4_n_0,
      I4 => complete_reg_0,
      I5 => DECODER_ACK,
      O => complete
    );
complete_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => in14(14),
      I1 => in14(15),
      O => S(0)
    );
complete_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => req_in_int,
      I1 => ack_in_int,
      I2 => serial_status(1),
      I3 => state(2),
      I4 => \state_reg_n_0_[1]\,
      I5 => state(0),
      O => complete_i_2_n_0
    );
complete_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => state(0),
      I1 => \state_reg_n_0_[1]\,
      O => complete_i_4_n_0
    );
complete_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => in14(15),
      I1 => in14(14),
      O => DI(0)
    );
complete_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => complete,
      Q => complete_reg_n_0
    );
go_idle_o_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAFF0040"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => CO(0),
      I2 => state(2),
      I3 => state(0),
      I4 => \^go_idle\,
      O => go_idle_o_i_1_n_0
    );
go_idle_o_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => go_idle_o_i_1_n_0,
      Q => \^go_idle\
    );
index_check_enable_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => Q(2),
      Q => index_check_enable
    );
req_in_int_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => req_q,
      Q => req_in_int
    );
req_out_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF30200"
    )
        port map (
      I0 => ack_in_int,
      I1 => state(0),
      I2 => \state_reg_n_0_[1]\,
      I3 => state(2),
      I4 => \^req_out_master\,
      O => req_out_i_1_n_0
    );
req_out_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => req_out_i_1_n_0,
      Q => \^req_out_master\
    );
req_q_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => req_in_host,
      Q => req_q
    );
\settings_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => response_size(0),
      Q => \^settings\(0)
    );
\settings_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \settings_reg[12]_0\(0),
      Q => \^settings\(3)
    );
\settings_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \settings_reg[12]_0\(1),
      Q => \^settings\(4)
    );
\settings_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => Q(0),
      Q => \^settings\(5)
    );
\settings_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => response_size(1),
      Q => \^settings\(1)
    );
\state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF3F0AF"
    )
        port map (
      I0 => complete_reg_n_0,
      I1 => new_cmd,
      I2 => state(2),
      I3 => \state_reg_n_0_[1]\,
      I4 => state(0),
      O => next_state(0)
    );
\state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"001C0010"
    )
        port map (
      I0 => ack_in_int,
      I1 => state(0),
      I2 => \state_reg_n_0_[1]\,
      I3 => state(2),
      I4 => new_cmd,
      O => next_state(1)
    );
\state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000A30"
    )
        port map (
      I0 => ack_in_int,
      I1 => complete_reg_n_0,
      I2 => state(2),
      I3 => \state_reg_n_0_[1]\,
      I4 => state(0),
      O => next_state(2)
    );
\state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => next_state(0),
      PRE => AR(0),
      Q => state(0)
    );
\state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => next_state(1),
      Q => \state_reg_n_0_[1]\
    );
\state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => next_state(2),
      Q => state(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sd_controller_wb is
  port (
    wb_ack_o_reg_0 : out STD_LOGIC;
    we_m_tx_bd : out STD_LOGIC;
    new_cmd : out STD_LOGIC;
    we_m_rx_bd : out STD_LOGIC;
    cmd_int_busy : out STD_LOGIC;
    Bd_isr_reset : out STD_LOGIC;
    normal_isr_reset : out STD_LOGIC;
    error_isr_reset : out STD_LOGIC;
    int_busy : out STD_LOGIC;
    \wb_dat_o_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \wb_dat_o_reg[5]_0\ : out STD_LOGIC;
    first_io_op_done_reg : out STD_LOGIC;
    RST_IN0 : out STD_LOGIC;
    \software_reset_reg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \software_reset_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \software_reset_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \software_reset_reg_reg[0]_2\ : out STD_LOGIC;
    \software_reset_reg_reg[0]_3\ : out STD_LOGIC;
    \software_reset_reg_reg[0]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \error_int_status_reg_reg[1]\ : out STD_LOGIC;
    \clock_divider_reg[5]_0\ : out STD_LOGIC;
    \clock_divider_reg[5]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \Bd_isr_reg_reg[5]\ : out STD_LOGIC;
    \cmd_setting_reg_reg[13]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \Bd_isr_reg_reg[4]\ : out STD_LOGIC;
    \clock_divider_reg[4]_0\ : out STD_LOGIC;
    \Bd_Status_reg_reg[4]\ : out STD_LOGIC;
    \argument_reg_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \cmd_resp_1_reg[2]\ : out STD_LOGIC;
    \Bd_isr_reg_reg[2]\ : out STD_LOGIC;
    \cmd_resp_1_reg[1]\ : out STD_LOGIC;
    \Bd_Status_reg_reg[1]\ : out STD_LOGIC;
    \cmd_resp_1_reg[0]\ : out STD_LOGIC;
    \software_reset_reg_reg[0]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \we_reg[1]_0\ : out STD_LOGIC;
    \we_reg[0]_0\ : out STD_LOGIC;
    \dat_in_m_tx_bd_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \dat_in_m_rx_bd_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    response_size : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rst_IBUF : in STD_LOGIC;
    wb_ack_o_reg_1 : in STD_LOGIC;
    CLK : in STD_LOGIC;
    we_m_tx_bd_reg_0 : in STD_LOGIC;
    new_cmd_reg_0 : in STD_LOGIC;
    we_m_rx_bd_reg_0 : in STD_LOGIC;
    Bd_isr_reset_reg_0 : in STD_LOGIC;
    normal_isr_reset_reg_0 : in STD_LOGIC;
    error_isr_reset_reg_0 : in STD_LOGIC;
    first_io_op_done : in STD_LOGIC;
    \next_state_reg[0]_i_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    go_idle : in STD_LOGIC;
    \dat_out_s_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dat_out_s_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_rx_fifo : in STD_LOGIC;
    reset_tx_fifo : in STD_LOGIC;
    \bd_mem_reg[0][0]\ : in STD_LOGIC;
    \bd_mem_reg[31][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sd_data_out_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_busy_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_busy0_out : in STD_LOGIC;
    wb_s_we_axi_wb : in STD_LOGIC;
    \wb_dat_o_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wb_dat_o_reg[5]_i_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \wb_dat_o_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \wb_dat_o_reg[1]_2\ : in STD_LOGIC;
    write_req_s : in STD_LOGIC;
    wb_s_cyc_stb_axi_wb : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \argument_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \wb_dat_o[5]_i_6\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \wb_dat_o_reg[4]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    complete_reg_i_5_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    complete_reg_i_3_0 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \we_reg[1]_1\ : in STD_LOGIC;
    \we_reg[0]_1\ : in STD_LOGIC;
    \argument_reg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cmd_setting_reg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cmd_setting_reg_reg[13]_1\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \software_reset_reg_reg[0]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \time_out_reg_reg[13]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \clock_divider_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wb_dat_o_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wb_dat_o_reg[31]_0\ : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \dat_in_m_tx_bd_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dat_in_m_rx_bd_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dat_in_m_rx_bd_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end sd_controller_wb;

architecture STRUCTURE of sd_controller_wb is
  signal \^q\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \^argument_reg_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^clock_divider_reg[5]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal cmd_setting_reg : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^cmd_setting_reg_reg[13]_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal complete_i_11_n_0 : STD_LOGIC;
  signal complete_i_12_n_0 : STD_LOGIC;
  signal complete_i_13_n_0 : STD_LOGIC;
  signal complete_i_14_n_0 : STD_LOGIC;
  signal complete_i_15_n_0 : STD_LOGIC;
  signal complete_i_16_n_0 : STD_LOGIC;
  signal complete_i_17_n_0 : STD_LOGIC;
  signal complete_i_18_n_0 : STD_LOGIC;
  signal complete_i_19_n_0 : STD_LOGIC;
  signal complete_i_20_n_0 : STD_LOGIC;
  signal complete_i_21_n_0 : STD_LOGIC;
  signal complete_i_7_n_0 : STD_LOGIC;
  signal complete_i_8_n_0 : STD_LOGIC;
  signal complete_i_9_n_0 : STD_LOGIC;
  signal complete_reg_i_3_n_1 : STD_LOGIC;
  signal complete_reg_i_3_n_2 : STD_LOGIC;
  signal complete_reg_i_3_n_3 : STD_LOGIC;
  signal complete_reg_i_5_n_0 : STD_LOGIC;
  signal complete_reg_i_5_n_1 : STD_LOGIC;
  signal complete_reg_i_5_n_2 : STD_LOGIC;
  signal complete_reg_i_5_n_3 : STD_LOGIC;
  signal \^int_busy\ : STD_LOGIC;
  signal int_busy_i_1_n_0 : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 15 downto 14 );
  signal \^software_reset_reg_reg[4]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal time_out_reg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^wb_ack_o_reg_0\ : STD_LOGIC;
  signal \wb_dat_o[1]_i_7_n_0\ : STD_LOGIC;
  signal \^wb_dat_o_reg[5]_0\ : STD_LOGIC;
  signal wb_s_dat_wb_axi : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal we_ack_i_1_n_0 : STD_LOGIC;
  signal NLW_complete_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_complete_reg_i_5_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \adr_o[3]_i_3__0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \argument_reg[14]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \argument_reg[15]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \bd_mem[0][15]_i_2\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \bd_mem[0][15]_i_2__0\ : label is "soft_lutpair167";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of complete_reg_i_3 : label is 11;
  attribute COMPARATOR_THRESHOLD of complete_reg_i_5 : label is 11;
  attribute SOFT_HLUTNM of \dat_out_s[15]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \dat_out_s[15]_i_1__0\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \sd_data_out[31]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \settings[0]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \state[2]_i_2__0\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \state[9]_i_2\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \tmp[31]_i_2\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \wb_dat_o[1]_i_7\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of we_ack_i_1 : label is "soft_lutpair166";
begin
  Q(17 downto 0) <= \^q\(17 downto 0);
  \argument_reg_reg[31]_0\(31 downto 0) <= \^argument_reg_reg[31]_0\(31 downto 0);
  \clock_divider_reg[5]_1\(4 downto 0) <= \^clock_divider_reg[5]_1\(4 downto 0);
  \cmd_setting_reg_reg[13]_0\(9 downto 0) <= \^cmd_setting_reg_reg[13]_0\(9 downto 0);
  int_busy <= \^int_busy\;
  \software_reset_reg_reg[4]_0\(3 downto 0) <= \^software_reset_reg_reg[4]_0\(3 downto 0);
  wb_ack_o_reg_0 <= \^wb_ack_o_reg_0\;
  \wb_dat_o_reg[5]_0\ <= \^wb_dat_o_reg[5]_0\;
Bd_isr_reset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => Bd_isr_reset_reg_0,
      Q => Bd_isr_reset,
      R => '0'
    );
\adr_o[3]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rst_IBUF,
      I1 => \^software_reset_reg_reg[4]_0\(0),
      I2 => reset_tx_fifo,
      O => \software_reset_reg_reg[0]_1\(0)
    );
\argument_reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^wb_ack_o_reg_0\,
      I1 => \argument_reg_reg[15]_0\(0),
      I2 => wb_s_cyc_stb_axi_wb,
      O => p_1_in(14)
    );
\argument_reg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^wb_ack_o_reg_0\,
      I1 => \argument_reg_reg[15]_0\(1),
      I2 => wb_s_cyc_stb_axi_wb,
      O => p_1_in(15)
    );
\argument_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \argument_reg_reg[0]_0\(0),
      D => D(0),
      Q => \^argument_reg_reg[31]_0\(0),
      R => rst_IBUF
    );
\argument_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \argument_reg_reg[0]_0\(0),
      D => D(10),
      Q => \^argument_reg_reg[31]_0\(10),
      R => rst_IBUF
    );
\argument_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \argument_reg_reg[0]_0\(0),
      D => D(11),
      Q => \^argument_reg_reg[31]_0\(11),
      R => rst_IBUF
    );
\argument_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \argument_reg_reg[0]_0\(0),
      D => D(12),
      Q => \^argument_reg_reg[31]_0\(12),
      R => rst_IBUF
    );
\argument_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \argument_reg_reg[0]_0\(0),
      D => D(13),
      Q => \^argument_reg_reg[31]_0\(13),
      R => rst_IBUF
    );
\argument_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \argument_reg_reg[0]_0\(0),
      D => p_1_in(14),
      Q => \^argument_reg_reg[31]_0\(14),
      R => rst_IBUF
    );
\argument_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \argument_reg_reg[0]_0\(0),
      D => p_1_in(15),
      Q => \^argument_reg_reg[31]_0\(15),
      R => rst_IBUF
    );
\argument_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \argument_reg_reg[0]_0\(0),
      D => D(14),
      Q => \^argument_reg_reg[31]_0\(16),
      R => rst_IBUF
    );
\argument_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \argument_reg_reg[0]_0\(0),
      D => D(15),
      Q => \^argument_reg_reg[31]_0\(17),
      R => rst_IBUF
    );
\argument_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \argument_reg_reg[0]_0\(0),
      D => D(16),
      Q => \^argument_reg_reg[31]_0\(18),
      R => rst_IBUF
    );
\argument_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \argument_reg_reg[0]_0\(0),
      D => D(17),
      Q => \^argument_reg_reg[31]_0\(19),
      R => rst_IBUF
    );
\argument_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \argument_reg_reg[0]_0\(0),
      D => D(1),
      Q => \^argument_reg_reg[31]_0\(1),
      R => rst_IBUF
    );
\argument_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \argument_reg_reg[0]_0\(0),
      D => D(18),
      Q => \^argument_reg_reg[31]_0\(20),
      R => rst_IBUF
    );
\argument_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \argument_reg_reg[0]_0\(0),
      D => D(19),
      Q => \^argument_reg_reg[31]_0\(21),
      R => rst_IBUF
    );
\argument_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \argument_reg_reg[0]_0\(0),
      D => D(20),
      Q => \^argument_reg_reg[31]_0\(22),
      R => rst_IBUF
    );
\argument_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \argument_reg_reg[0]_0\(0),
      D => D(21),
      Q => \^argument_reg_reg[31]_0\(23),
      R => rst_IBUF
    );
\argument_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \argument_reg_reg[0]_0\(0),
      D => D(22),
      Q => \^argument_reg_reg[31]_0\(24),
      R => rst_IBUF
    );
\argument_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \argument_reg_reg[0]_0\(0),
      D => D(23),
      Q => \^argument_reg_reg[31]_0\(25),
      R => rst_IBUF
    );
\argument_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \argument_reg_reg[0]_0\(0),
      D => D(24),
      Q => \^argument_reg_reg[31]_0\(26),
      R => rst_IBUF
    );
\argument_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \argument_reg_reg[0]_0\(0),
      D => D(25),
      Q => \^argument_reg_reg[31]_0\(27),
      R => rst_IBUF
    );
\argument_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \argument_reg_reg[0]_0\(0),
      D => D(26),
      Q => \^argument_reg_reg[31]_0\(28),
      R => rst_IBUF
    );
\argument_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \argument_reg_reg[0]_0\(0),
      D => D(27),
      Q => \^argument_reg_reg[31]_0\(29),
      R => rst_IBUF
    );
\argument_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \argument_reg_reg[0]_0\(0),
      D => D(2),
      Q => \^argument_reg_reg[31]_0\(2),
      R => rst_IBUF
    );
\argument_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \argument_reg_reg[0]_0\(0),
      D => D(28),
      Q => \^argument_reg_reg[31]_0\(30),
      R => rst_IBUF
    );
\argument_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \argument_reg_reg[0]_0\(0),
      D => D(29),
      Q => \^argument_reg_reg[31]_0\(31),
      R => rst_IBUF
    );
\argument_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \argument_reg_reg[0]_0\(0),
      D => D(3),
      Q => \^argument_reg_reg[31]_0\(3),
      R => rst_IBUF
    );
\argument_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \argument_reg_reg[0]_0\(0),
      D => D(4),
      Q => \^argument_reg_reg[31]_0\(4),
      R => rst_IBUF
    );
\argument_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \argument_reg_reg[0]_0\(0),
      D => D(5),
      Q => \^argument_reg_reg[31]_0\(5),
      R => rst_IBUF
    );
\argument_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \argument_reg_reg[0]_0\(0),
      D => D(6),
      Q => \^argument_reg_reg[31]_0\(6),
      R => rst_IBUF
    );
\argument_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \argument_reg_reg[0]_0\(0),
      D => D(7),
      Q => \^argument_reg_reg[31]_0\(7),
      R => rst_IBUF
    );
\argument_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \argument_reg_reg[0]_0\(0),
      D => D(8),
      Q => \^argument_reg_reg[31]_0\(8),
      R => rst_IBUF
    );
\argument_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \argument_reg_reg[0]_0\(0),
      D => D(9),
      Q => \^argument_reg_reg[31]_0\(9),
      R => rst_IBUF
    );
\bd_mem[0][15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => rst_IBUF,
      I1 => \^software_reset_reg_reg[4]_0\(0),
      I2 => \bd_mem_reg[0][0]\,
      O => \software_reset_reg_reg[0]_2\
    );
\bd_mem[0][15]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => rst_IBUF,
      I1 => \^software_reset_reg_reg[4]_0\(0),
      I2 => \bd_mem_reg[31][0]\(0),
      O => \software_reset_reg_reg[0]_3\
    );
\clock_divider_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \clock_divider_reg[0]_0\(0),
      D => \time_out_reg_reg[13]_0\(0),
      Q => \^clock_divider_reg[5]_1\(0),
      R => rst_IBUF
    );
\clock_divider_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \clock_divider_reg[0]_0\(0),
      D => \time_out_reg_reg[13]_0\(1),
      Q => \^clock_divider_reg[5]_1\(1),
      R => rst_IBUF
    );
\clock_divider_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \clock_divider_reg[0]_0\(0),
      D => \time_out_reg_reg[13]_0\(5),
      Q => \^clock_divider_reg[5]_1\(2),
      R => rst_IBUF
    );
\clock_divider_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \clock_divider_reg[0]_0\(0),
      D => \time_out_reg_reg[13]_0\(2),
      Q => \^clock_divider_reg[5]_1\(3),
      R => rst_IBUF
    );
\clock_divider_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \clock_divider_reg[0]_0\(0),
      D => \time_out_reg_reg[13]_0\(3),
      Q => \^clock_divider_reg[5]_1\(4),
      R => rst_IBUF
    );
\cmd_setting_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_setting_reg_reg[0]_0\(0),
      D => \cmd_setting_reg_reg[13]_1\(0),
      Q => \^cmd_setting_reg_reg[13]_0\(0),
      R => rst_IBUF
    );
\cmd_setting_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_setting_reg_reg[0]_0\(0),
      D => \cmd_setting_reg_reg[13]_1\(7),
      Q => \^cmd_setting_reg_reg[13]_0\(6),
      R => rst_IBUF
    );
\cmd_setting_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_setting_reg_reg[0]_0\(0),
      D => \cmd_setting_reg_reg[13]_1\(8),
      Q => \^cmd_setting_reg_reg[13]_0\(7),
      R => rst_IBUF
    );
\cmd_setting_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_setting_reg_reg[0]_0\(0),
      D => \cmd_setting_reg_reg[13]_1\(9),
      Q => \^cmd_setting_reg_reg[13]_0\(8),
      R => rst_IBUF
    );
\cmd_setting_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_setting_reg_reg[0]_0\(0),
      D => \cmd_setting_reg_reg[13]_1\(10),
      Q => \^cmd_setting_reg_reg[13]_0\(9),
      R => rst_IBUF
    );
\cmd_setting_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_setting_reg_reg[0]_0\(0),
      D => \cmd_setting_reg_reg[13]_1\(1),
      Q => cmd_setting_reg(1),
      R => rst_IBUF
    );
\cmd_setting_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_setting_reg_reg[0]_0\(0),
      D => \cmd_setting_reg_reg[13]_1\(2),
      Q => \^cmd_setting_reg_reg[13]_0\(1),
      R => rst_IBUF
    );
\cmd_setting_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_setting_reg_reg[0]_0\(0),
      D => \cmd_setting_reg_reg[13]_1\(3),
      Q => \^cmd_setting_reg_reg[13]_0\(2),
      R => rst_IBUF
    );
\cmd_setting_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_setting_reg_reg[0]_0\(0),
      D => \cmd_setting_reg_reg[13]_1\(4),
      Q => \^cmd_setting_reg_reg[13]_0\(3),
      R => rst_IBUF
    );
\cmd_setting_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_setting_reg_reg[0]_0\(0),
      D => \cmd_setting_reg_reg[13]_1\(5),
      Q => \^cmd_setting_reg_reg[13]_0\(4),
      R => rst_IBUF
    );
\cmd_setting_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_setting_reg_reg[0]_0\(0),
      D => \cmd_setting_reg_reg[13]_1\(6),
      Q => \^cmd_setting_reg_reg[13]_0\(5),
      R => rst_IBUF
    );
complete_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => time_out_reg(13),
      I1 => complete_reg_i_3_0(12),
      I2 => time_out_reg(12),
      I3 => complete_reg_i_3_0(11),
      O => complete_i_11_n_0
    );
complete_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => time_out_reg(11),
      I1 => complete_reg_i_3_0(10),
      I2 => time_out_reg(10),
      I3 => complete_reg_i_3_0(9),
      O => complete_i_12_n_0
    );
complete_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => complete_reg_i_3_0(8),
      I1 => time_out_reg(9),
      I2 => time_out_reg(8),
      I3 => complete_reg_i_3_0(7),
      O => complete_i_13_n_0
    );
complete_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => complete_reg_i_3_0(6),
      I1 => complete_reg_i_3_0(5),
      I2 => time_out_reg(7),
      O => complete_i_14_n_0
    );
complete_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => time_out_reg(7),
      I1 => complete_reg_i_3_0(4),
      I2 => complete_reg_i_3_0(3),
      I3 => time_out_reg(4),
      O => complete_i_15_n_0
    );
complete_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => complete_reg_i_3_0(2),
      I1 => time_out_reg(9),
      I2 => complete_reg_i_3_0(1),
      I3 => time_out_reg(7),
      O => complete_i_16_n_0
    );
complete_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"222B"
    )
        port map (
      I0 => complete_reg_i_3_0(0),
      I1 => time_out_reg(1),
      I2 => complete_reg_i_5_0(0),
      I3 => time_out_reg(0),
      O => complete_i_17_n_0
    );
complete_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => complete_reg_i_3_0(6),
      I1 => complete_reg_i_3_0(5),
      I2 => time_out_reg(7),
      O => complete_i_18_n_0
    );
complete_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => complete_reg_i_3_0(4),
      I1 => time_out_reg(7),
      I2 => time_out_reg(4),
      I3 => complete_reg_i_3_0(3),
      O => complete_i_19_n_0
    );
complete_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => time_out_reg(9),
      I1 => complete_reg_i_3_0(2),
      I2 => time_out_reg(7),
      I3 => complete_reg_i_3_0(1),
      O => complete_i_20_n_0
    );
complete_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => time_out_reg(0),
      I1 => complete_reg_i_5_0(0),
      I2 => time_out_reg(1),
      I3 => complete_reg_i_3_0(0),
      O => complete_i_21_n_0
    );
complete_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => complete_reg_i_3_0(12),
      I1 => time_out_reg(13),
      I2 => complete_reg_i_3_0(11),
      I3 => time_out_reg(12),
      O => complete_i_7_n_0
    );
complete_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => complete_reg_i_3_0(10),
      I1 => time_out_reg(11),
      I2 => complete_reg_i_3_0(9),
      I3 => time_out_reg(10),
      O => complete_i_8_n_0
    );
complete_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => time_out_reg(9),
      I1 => complete_reg_i_3_0(8),
      I2 => complete_reg_i_3_0(7),
      I3 => time_out_reg(8),
      O => complete_i_9_n_0
    );
complete_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => complete_reg_i_5_n_0,
      CO(3) => CO(0),
      CO(2) => complete_reg_i_3_n_1,
      CO(1) => complete_reg_i_3_n_2,
      CO(0) => complete_reg_i_3_n_3,
      CYINIT => '0',
      DI(3) => DI(0),
      DI(2) => complete_i_7_n_0,
      DI(1) => complete_i_8_n_0,
      DI(0) => complete_i_9_n_0,
      O(3 downto 0) => NLW_complete_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => S(0),
      S(2) => complete_i_11_n_0,
      S(1) => complete_i_12_n_0,
      S(0) => complete_i_13_n_0
    );
complete_reg_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => complete_reg_i_5_n_0,
      CO(2) => complete_reg_i_5_n_1,
      CO(1) => complete_reg_i_5_n_2,
      CO(0) => complete_reg_i_5_n_3,
      CYINIT => '0',
      DI(3) => complete_i_14_n_0,
      DI(2) => complete_i_15_n_0,
      DI(1) => complete_i_16_n_0,
      DI(0) => complete_i_17_n_0,
      O(3 downto 0) => NLW_complete_reg_i_5_O_UNCONNECTED(3 downto 0),
      S(3) => complete_i_18_n_0,
      S(2) => complete_i_19_n_0,
      S(1) => complete_i_20_n_0,
      S(0) => complete_i_21_n_0
    );
\dat_in_m_rx_bd_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \dat_in_m_rx_bd_reg[0]_0\(0),
      D => \dat_in_m_rx_bd_reg[15]_1\(0),
      Q => \dat_in_m_rx_bd_reg[15]_0\(0),
      R => rst_IBUF
    );
\dat_in_m_rx_bd_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \dat_in_m_rx_bd_reg[0]_0\(0),
      D => \dat_in_m_rx_bd_reg[15]_1\(10),
      Q => \dat_in_m_rx_bd_reg[15]_0\(10),
      R => rst_IBUF
    );
\dat_in_m_rx_bd_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \dat_in_m_rx_bd_reg[0]_0\(0),
      D => \dat_in_m_rx_bd_reg[15]_1\(11),
      Q => \dat_in_m_rx_bd_reg[15]_0\(11),
      R => rst_IBUF
    );
\dat_in_m_rx_bd_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \dat_in_m_rx_bd_reg[0]_0\(0),
      D => \dat_in_m_rx_bd_reg[15]_1\(12),
      Q => \dat_in_m_rx_bd_reg[15]_0\(12),
      R => rst_IBUF
    );
\dat_in_m_rx_bd_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \dat_in_m_rx_bd_reg[0]_0\(0),
      D => \dat_in_m_rx_bd_reg[15]_1\(13),
      Q => \dat_in_m_rx_bd_reg[15]_0\(13),
      R => rst_IBUF
    );
\dat_in_m_rx_bd_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \dat_in_m_rx_bd_reg[0]_0\(0),
      D => \dat_in_m_rx_bd_reg[15]_1\(14),
      Q => \dat_in_m_rx_bd_reg[15]_0\(14),
      R => rst_IBUF
    );
\dat_in_m_rx_bd_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \dat_in_m_rx_bd_reg[0]_0\(0),
      D => \dat_in_m_rx_bd_reg[15]_1\(15),
      Q => \dat_in_m_rx_bd_reg[15]_0\(15),
      R => rst_IBUF
    );
\dat_in_m_rx_bd_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \dat_in_m_rx_bd_reg[0]_0\(0),
      D => \dat_in_m_rx_bd_reg[15]_1\(1),
      Q => \dat_in_m_rx_bd_reg[15]_0\(1),
      R => rst_IBUF
    );
\dat_in_m_rx_bd_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \dat_in_m_rx_bd_reg[0]_0\(0),
      D => \dat_in_m_rx_bd_reg[15]_1\(2),
      Q => \dat_in_m_rx_bd_reg[15]_0\(2),
      R => rst_IBUF
    );
\dat_in_m_rx_bd_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \dat_in_m_rx_bd_reg[0]_0\(0),
      D => \dat_in_m_rx_bd_reg[15]_1\(3),
      Q => \dat_in_m_rx_bd_reg[15]_0\(3),
      R => rst_IBUF
    );
\dat_in_m_rx_bd_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \dat_in_m_rx_bd_reg[0]_0\(0),
      D => \dat_in_m_rx_bd_reg[15]_1\(4),
      Q => \dat_in_m_rx_bd_reg[15]_0\(4),
      R => rst_IBUF
    );
\dat_in_m_rx_bd_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \dat_in_m_rx_bd_reg[0]_0\(0),
      D => \dat_in_m_rx_bd_reg[15]_1\(5),
      Q => \dat_in_m_rx_bd_reg[15]_0\(5),
      R => rst_IBUF
    );
\dat_in_m_rx_bd_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \dat_in_m_rx_bd_reg[0]_0\(0),
      D => \dat_in_m_rx_bd_reg[15]_1\(6),
      Q => \dat_in_m_rx_bd_reg[15]_0\(6),
      R => rst_IBUF
    );
\dat_in_m_rx_bd_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \dat_in_m_rx_bd_reg[0]_0\(0),
      D => \dat_in_m_rx_bd_reg[15]_1\(7),
      Q => \dat_in_m_rx_bd_reg[15]_0\(7),
      R => rst_IBUF
    );
\dat_in_m_rx_bd_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \dat_in_m_rx_bd_reg[0]_0\(0),
      D => \dat_in_m_rx_bd_reg[15]_1\(8),
      Q => \dat_in_m_rx_bd_reg[15]_0\(8),
      R => rst_IBUF
    );
\dat_in_m_rx_bd_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \dat_in_m_rx_bd_reg[0]_0\(0),
      D => \dat_in_m_rx_bd_reg[15]_1\(9),
      Q => \dat_in_m_rx_bd_reg[15]_0\(9),
      R => rst_IBUF
    );
\dat_in_m_tx_bd_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \dat_in_m_tx_bd_reg[0]_0\(0),
      D => \dat_in_m_rx_bd_reg[15]_1\(0),
      Q => \dat_in_m_tx_bd_reg[15]_0\(0),
      R => rst_IBUF
    );
\dat_in_m_tx_bd_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \dat_in_m_tx_bd_reg[0]_0\(0),
      D => \dat_in_m_rx_bd_reg[15]_1\(10),
      Q => \dat_in_m_tx_bd_reg[15]_0\(10),
      R => rst_IBUF
    );
\dat_in_m_tx_bd_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \dat_in_m_tx_bd_reg[0]_0\(0),
      D => \dat_in_m_rx_bd_reg[15]_1\(11),
      Q => \dat_in_m_tx_bd_reg[15]_0\(11),
      R => rst_IBUF
    );
\dat_in_m_tx_bd_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \dat_in_m_tx_bd_reg[0]_0\(0),
      D => \dat_in_m_rx_bd_reg[15]_1\(12),
      Q => \dat_in_m_tx_bd_reg[15]_0\(12),
      R => rst_IBUF
    );
\dat_in_m_tx_bd_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \dat_in_m_tx_bd_reg[0]_0\(0),
      D => \dat_in_m_rx_bd_reg[15]_1\(13),
      Q => \dat_in_m_tx_bd_reg[15]_0\(13),
      R => rst_IBUF
    );
\dat_in_m_tx_bd_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \dat_in_m_tx_bd_reg[0]_0\(0),
      D => \dat_in_m_rx_bd_reg[15]_1\(14),
      Q => \dat_in_m_tx_bd_reg[15]_0\(14),
      R => rst_IBUF
    );
\dat_in_m_tx_bd_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \dat_in_m_tx_bd_reg[0]_0\(0),
      D => \dat_in_m_rx_bd_reg[15]_1\(15),
      Q => \dat_in_m_tx_bd_reg[15]_0\(15),
      R => rst_IBUF
    );
\dat_in_m_tx_bd_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \dat_in_m_tx_bd_reg[0]_0\(0),
      D => \dat_in_m_rx_bd_reg[15]_1\(1),
      Q => \dat_in_m_tx_bd_reg[15]_0\(1),
      R => rst_IBUF
    );
\dat_in_m_tx_bd_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \dat_in_m_tx_bd_reg[0]_0\(0),
      D => \dat_in_m_rx_bd_reg[15]_1\(2),
      Q => \dat_in_m_tx_bd_reg[15]_0\(2),
      R => rst_IBUF
    );
\dat_in_m_tx_bd_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \dat_in_m_tx_bd_reg[0]_0\(0),
      D => \dat_in_m_rx_bd_reg[15]_1\(3),
      Q => \dat_in_m_tx_bd_reg[15]_0\(3),
      R => rst_IBUF
    );
\dat_in_m_tx_bd_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \dat_in_m_tx_bd_reg[0]_0\(0),
      D => \dat_in_m_rx_bd_reg[15]_1\(4),
      Q => \dat_in_m_tx_bd_reg[15]_0\(4),
      R => rst_IBUF
    );
\dat_in_m_tx_bd_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \dat_in_m_tx_bd_reg[0]_0\(0),
      D => \dat_in_m_rx_bd_reg[15]_1\(5),
      Q => \dat_in_m_tx_bd_reg[15]_0\(5),
      R => rst_IBUF
    );
\dat_in_m_tx_bd_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \dat_in_m_tx_bd_reg[0]_0\(0),
      D => \dat_in_m_rx_bd_reg[15]_1\(6),
      Q => \dat_in_m_tx_bd_reg[15]_0\(6),
      R => rst_IBUF
    );
\dat_in_m_tx_bd_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \dat_in_m_tx_bd_reg[0]_0\(0),
      D => \dat_in_m_rx_bd_reg[15]_1\(7),
      Q => \dat_in_m_tx_bd_reg[15]_0\(7),
      R => rst_IBUF
    );
\dat_in_m_tx_bd_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \dat_in_m_tx_bd_reg[0]_0\(0),
      D => \dat_in_m_rx_bd_reg[15]_1\(8),
      Q => \dat_in_m_tx_bd_reg[15]_0\(8),
      R => rst_IBUF
    );
\dat_in_m_tx_bd_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \dat_in_m_tx_bd_reg[0]_0\(0),
      D => \dat_in_m_rx_bd_reg[15]_1\(9),
      Q => \dat_in_m_tx_bd_reg[15]_0\(9),
      R => rst_IBUF
    );
\dat_out_s[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => rst_IBUF,
      I1 => \^software_reset_reg_reg[4]_0\(0),
      I2 => \dat_out_s_reg[0]\(0),
      O => E(0)
    );
\dat_out_s[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => rst_IBUF,
      I1 => \^software_reset_reg_reg[4]_0\(0),
      I2 => \dat_out_s_reg[0]_0\(0),
      O => \software_reset_reg_reg[0]_0\(0)
    );
error_isr_reset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => error_isr_reset_reg_0,
      Q => error_isr_reset,
      R => '0'
    );
int_busy_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => rst_IBUF,
      I1 => int_busy_reg_0(0),
      I2 => \^int_busy\,
      I3 => int_busy0_out,
      I4 => wb_s_we_axi_wb,
      O => int_busy_i_1_n_0
    );
int_busy_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => int_busy_i_1_n_0,
      Q => \^int_busy\,
      R => '0'
    );
new_cmd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => new_cmd_reg_0,
      Q => new_cmd,
      R => '0'
    );
\next_state_reg[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \^q\(0),
      I1 => first_io_op_done,
      I2 => \next_state_reg[0]_i_4\(0),
      I3 => \^wb_dat_o_reg[5]_0\,
      O => \wb_dat_o_reg[0]_0\
    );
\next_state_reg[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => first_io_op_done,
      I1 => \^q\(0),
      I2 => wb_s_dat_wb_axi(2),
      I3 => wb_s_dat_wb_axi(1),
      I4 => wb_s_dat_wb_axi(4),
      I5 => wb_s_dat_wb_axi(5),
      O => first_io_op_done_reg
    );
\next_state_reg[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wb_s_dat_wb_axi(5),
      I1 => wb_s_dat_wb_axi(4),
      I2 => wb_s_dat_wb_axi(1),
      I3 => wb_s_dat_wb_axi(2),
      O => \^wb_dat_o_reg[5]_0\
    );
normal_isr_reset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => normal_isr_reset_reg_0,
      Q => normal_isr_reset,
      R => '0'
    );
\sd_data_out[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => rst_IBUF,
      I1 => \^software_reset_reg_reg[4]_0\(0),
      I2 => \sd_data_out_reg[31]\(0),
      O => \software_reset_reg_reg[0]_4\(0)
    );
\settings[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => cmd_setting_reg(1),
      I1 => \^cmd_setting_reg_reg[13]_0\(0),
      O => response_size(0)
    );
\settings[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cmd_setting_reg(1),
      I1 => \^cmd_setting_reg_reg[13]_0\(0),
      O => response_size(1)
    );
\software_reset_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \software_reset_reg_reg[0]_6\(0),
      D => \time_out_reg_reg[13]_0\(0),
      Q => \^software_reset_reg_reg[4]_0\(0),
      R => rst_IBUF
    );
\software_reset_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \software_reset_reg_reg[0]_6\(0),
      D => \time_out_reg_reg[13]_0\(1),
      Q => \^software_reset_reg_reg[4]_0\(1),
      R => rst_IBUF
    );
\software_reset_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \software_reset_reg_reg[0]_6\(0),
      D => \time_out_reg_reg[13]_0\(3),
      Q => \^software_reset_reg_reg[4]_0\(2),
      R => rst_IBUF
    );
\software_reset_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \software_reset_reg_reg[0]_6\(0),
      D => \time_out_reg_reg[13]_0\(2),
      Q => \^software_reset_reg_reg[4]_0\(3),
      R => rst_IBUF
    );
\state[2]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rst_IBUF,
      I1 => \^software_reset_reg_reg[4]_0\(0),
      O => \software_reset_reg_reg[0]_5\(0)
    );
\state[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rst_IBUF,
      I1 => \^software_reset_reg_reg[4]_0\(0),
      I2 => go_idle,
      O => RST_IN0
    );
\time_out_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_setting_reg_reg[13]_1\(2),
      D => \time_out_reg_reg[13]_0\(0),
      Q => time_out_reg(0),
      R => rst_IBUF
    );
\time_out_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_setting_reg_reg[13]_1\(2),
      D => \time_out_reg_reg[13]_0\(6),
      Q => time_out_reg(10),
      R => rst_IBUF
    );
\time_out_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_setting_reg_reg[13]_1\(2),
      D => \time_out_reg_reg[13]_0\(7),
      Q => time_out_reg(11),
      R => rst_IBUF
    );
\time_out_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_setting_reg_reg[13]_1\(2),
      D => \time_out_reg_reg[13]_0\(8),
      Q => time_out_reg(12),
      R => rst_IBUF
    );
\time_out_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_setting_reg_reg[13]_1\(2),
      D => \time_out_reg_reg[13]_0\(9),
      Q => time_out_reg(13),
      R => rst_IBUF
    );
\time_out_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_setting_reg_reg[13]_1\(2),
      D => \time_out_reg_reg[13]_0\(1),
      Q => time_out_reg(1),
      R => rst_IBUF
    );
\time_out_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_setting_reg_reg[13]_1\(2),
      D => \time_out_reg_reg[13]_0\(2),
      Q => time_out_reg(4),
      R => rst_IBUF
    );
\time_out_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_setting_reg_reg[13]_1\(2),
      D => \time_out_reg_reg[13]_0\(3),
      Q => time_out_reg(7),
      R => rst_IBUF
    );
\time_out_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_setting_reg_reg[13]_1\(2),
      D => \time_out_reg_reg[13]_0\(4),
      Q => time_out_reg(8),
      R => rst_IBUF
    );
\time_out_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_setting_reg_reg[13]_1\(2),
      D => \time_out_reg_reg[13]_0\(5),
      Q => time_out_reg(9),
      R => rst_IBUF
    );
\tmp[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rst_IBUF,
      I1 => \^software_reset_reg_reg[4]_0\(0),
      I2 => reset_rx_fifo,
      O => AR(0)
    );
wb_ack_o_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => wb_ack_o_reg_1,
      Q => \^wb_ack_o_reg_0\,
      R => rst_IBUF
    );
\wb_dat_o[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF0CACA"
    )
        port map (
      I0 => \wb_dat_o[5]_i_6\(0),
      I1 => \^clock_divider_reg[5]_1\(0),
      I2 => \wb_dat_o_reg[1]_2\,
      I3 => time_out_reg(0),
      I4 => \wb_dat_o_reg[1]_1\(1),
      O => \cmd_resp_1_reg[0]\
    );
\wb_dat_o[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACAFFFFFACAF0000"
    )
        port map (
      I0 => \wb_dat_o_reg[1]_0\(0),
      I1 => \wb_dat_o_reg[5]_i_2\(0),
      I2 => \wb_dat_o_reg[1]_1\(1),
      I3 => \wb_dat_o_reg[1]_2\,
      I4 => \wb_dat_o_reg[1]_1\(0),
      I5 => \wb_dat_o[1]_i_7_n_0\,
      O => \error_int_status_reg_reg[1]\
    );
\wb_dat_o[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \wb_dat_o_reg[4]_0\(0),
      I1 => \wb_dat_o_reg[1]_2\,
      I2 => \^argument_reg_reg[31]_0\(1),
      I3 => \wb_dat_o_reg[1]_1\(1),
      O => \Bd_Status_reg_reg[1]\
    );
\wb_dat_o[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCAC0CA"
    )
        port map (
      I0 => \wb_dat_o[5]_i_6\(1),
      I1 => \^clock_divider_reg[5]_1\(1),
      I2 => \wb_dat_o_reg[1]_2\,
      I3 => \wb_dat_o_reg[1]_1\(1),
      I4 => time_out_reg(1),
      O => \cmd_resp_1_reg[1]\
    );
\wb_dat_o[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \^clock_divider_reg[5]_1\(1),
      I1 => \wb_dat_o_reg[1]_2\,
      I2 => \wb_dat_o_reg[1]_1\(1),
      I3 => cmd_setting_reg(1),
      O => \wb_dat_o[1]_i_7_n_0\
    );
\wb_dat_o[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333BB333333B800"
    )
        port map (
      I0 => \wb_dat_o_reg[5]_i_2\(1),
      I1 => \wb_dat_o_reg[1]_1\(0),
      I2 => \^clock_divider_reg[5]_1\(4),
      I3 => \wb_dat_o_reg[1]_2\,
      I4 => \wb_dat_o_reg[1]_1\(1),
      I5 => \^cmd_setting_reg_reg[13]_0\(1),
      O => \Bd_isr_reg_reg[2]\
    );
\wb_dat_o[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF0CACA"
    )
        port map (
      I0 => \wb_dat_o[5]_i_6\(2),
      I1 => \^clock_divider_reg[5]_1\(4),
      I2 => \wb_dat_o_reg[1]_2\,
      I3 => time_out_reg(7),
      I4 => \wb_dat_o_reg[1]_1\(1),
      O => \cmd_resp_1_reg[2]\
    );
\wb_dat_o[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800BB33B800"
    )
        port map (
      I0 => \wb_dat_o_reg[5]_i_2\(2),
      I1 => \wb_dat_o_reg[1]_1\(0),
      I2 => \^clock_divider_reg[5]_1\(3),
      I3 => \wb_dat_o_reg[1]_2\,
      I4 => \^cmd_setting_reg_reg[13]_0\(3),
      I5 => \wb_dat_o_reg[1]_1\(1),
      O => \Bd_isr_reg_reg[4]\
    );
\wb_dat_o[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \wb_dat_o_reg[4]_0\(1),
      I1 => \wb_dat_o_reg[1]_2\,
      I2 => \^argument_reg_reg[31]_0\(4),
      I3 => \wb_dat_o_reg[1]_1\(1),
      O => \Bd_Status_reg_reg[4]\
    );
\wb_dat_o[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^clock_divider_reg[5]_1\(3),
      I1 => \wb_dat_o_reg[1]_2\,
      I2 => time_out_reg(4),
      I3 => \wb_dat_o_reg[1]_1\(1),
      I4 => \wb_dat_o[5]_i_6\(3),
      O => \clock_divider_reg[4]_0\
    );
\wb_dat_o[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800BB33B800"
    )
        port map (
      I0 => \wb_dat_o_reg[5]_i_2\(3),
      I1 => \wb_dat_o_reg[1]_1\(0),
      I2 => \^clock_divider_reg[5]_1\(4),
      I3 => \wb_dat_o_reg[1]_2\,
      I4 => \^cmd_setting_reg_reg[13]_0\(1),
      I5 => \wb_dat_o_reg[1]_1\(1),
      O => \Bd_isr_reg_reg[5]\
    );
\wb_dat_o[5]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^clock_divider_reg[5]_1\(4),
      I1 => \wb_dat_o_reg[1]_2\,
      I2 => time_out_reg(7),
      I3 => \wb_dat_o_reg[1]_1\(1),
      I4 => \wb_dat_o[5]_i_6\(4),
      O => \clock_divider_reg[5]_0\
    );
\wb_dat_o_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \wb_dat_o_reg[0]_1\(0),
      D => \wb_dat_o_reg[31]_0\(0),
      Q => \^q\(0),
      R => '0'
    );
\wb_dat_o_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \wb_dat_o_reg[0]_1\(0),
      D => \wb_dat_o_reg[31]_0\(5),
      Q => \^q\(1),
      R => '0'
    );
\wb_dat_o_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \wb_dat_o_reg[0]_1\(0),
      D => \wb_dat_o_reg[31]_0\(6),
      Q => \^q\(2),
      R => '0'
    );
\wb_dat_o_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \wb_dat_o_reg[0]_1\(0),
      D => \wb_dat_o_reg[31]_0\(7),
      Q => \^q\(3),
      R => '0'
    );
\wb_dat_o_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \wb_dat_o_reg[0]_1\(0),
      D => \wb_dat_o_reg[31]_0\(8),
      Q => \^q\(4),
      R => '0'
    );
\wb_dat_o_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \wb_dat_o_reg[0]_1\(0),
      D => \wb_dat_o_reg[31]_0\(9),
      Q => \^q\(5),
      R => '0'
    );
\wb_dat_o_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \wb_dat_o_reg[0]_1\(0),
      D => \wb_dat_o_reg[31]_0\(1),
      Q => wb_s_dat_wb_axi(1),
      R => '0'
    );
\wb_dat_o_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \wb_dat_o_reg[0]_1\(0),
      D => \wb_dat_o_reg[31]_0\(10),
      Q => \^q\(6),
      R => '0'
    );
\wb_dat_o_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \wb_dat_o_reg[0]_1\(0),
      D => \wb_dat_o_reg[31]_0\(11),
      Q => \^q\(7),
      R => '0'
    );
\wb_dat_o_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \wb_dat_o_reg[0]_1\(0),
      D => \wb_dat_o_reg[31]_0\(12),
      Q => \^q\(8),
      R => '0'
    );
\wb_dat_o_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \wb_dat_o_reg[0]_1\(0),
      D => \wb_dat_o_reg[31]_0\(13),
      Q => \^q\(9),
      R => '0'
    );
\wb_dat_o_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \wb_dat_o_reg[0]_1\(0),
      D => \wb_dat_o_reg[31]_0\(14),
      Q => \^q\(10),
      R => '0'
    );
\wb_dat_o_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \wb_dat_o_reg[0]_1\(0),
      D => \wb_dat_o_reg[31]_0\(15),
      Q => \^q\(11),
      R => '0'
    );
\wb_dat_o_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \wb_dat_o_reg[0]_1\(0),
      D => \wb_dat_o_reg[31]_0\(16),
      Q => \^q\(12),
      R => '0'
    );
\wb_dat_o_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \wb_dat_o_reg[0]_1\(0),
      D => \wb_dat_o_reg[31]_0\(17),
      Q => \^q\(13),
      R => '0'
    );
\wb_dat_o_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \wb_dat_o_reg[0]_1\(0),
      D => \wb_dat_o_reg[31]_0\(18),
      Q => \^q\(14),
      R => '0'
    );
\wb_dat_o_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \wb_dat_o_reg[0]_1\(0),
      D => \wb_dat_o_reg[31]_0\(19),
      Q => \^q\(15),
      R => '0'
    );
\wb_dat_o_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \wb_dat_o_reg[0]_1\(0),
      D => \wb_dat_o_reg[31]_0\(2),
      Q => wb_s_dat_wb_axi(2),
      R => '0'
    );
\wb_dat_o_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \wb_dat_o_reg[0]_1\(0),
      D => \wb_dat_o_reg[31]_0\(20),
      Q => \^q\(16),
      R => '0'
    );
\wb_dat_o_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \wb_dat_o_reg[0]_1\(0),
      D => \wb_dat_o_reg[31]_0\(21),
      Q => \^q\(17),
      R => '0'
    );
\wb_dat_o_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \wb_dat_o_reg[0]_1\(0),
      D => \wb_dat_o_reg[31]_0\(3),
      Q => wb_s_dat_wb_axi(4),
      R => '0'
    );
\wb_dat_o_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \wb_dat_o_reg[0]_1\(0),
      D => \wb_dat_o_reg[31]_0\(4),
      Q => wb_s_dat_wb_axi(5),
      R => '0'
    );
we_ack_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^wb_ack_o_reg_0\,
      I1 => write_req_s,
      I2 => rst_IBUF,
      I3 => wb_s_cyc_stb_axi_wb,
      O => we_ack_i_1_n_0
    );
we_ack_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => we_ack_i_1_n_0,
      Q => cmd_int_busy,
      R => '0'
    );
we_m_rx_bd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => we_m_rx_bd_reg_0,
      Q => we_m_rx_bd,
      R => '0'
    );
we_m_tx_bd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => we_m_tx_bd_reg_0,
      Q => we_m_tx_bd,
      R => '0'
    );
\we_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \we_reg[0]_1\,
      Q => \we_reg[0]_0\,
      R => rst_IBUF
    );
\we_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \we_reg[1]_1\,
      Q => \we_reg[1]_0\,
      R => rst_IBUF
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sd_crc_16 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DAT_dat_o_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DAT_dat_o_reg[0]_0\ : in STD_LOGIC;
    \DAT_dat_o_reg[0]_1\ : in STD_LOGIC;
    \DAT_dat_o_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DAT_dat_o_reg[0]_3\ : in STD_LOGIC;
    \DAT_dat_o_reg[0]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sd_clk_OBUF_BUFG : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end sd_crc_16;

architecture STRUCTURE of sd_crc_16 is
  signal \CRC[12]_i_1_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[0]_i_5_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[0]_i_6_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[0]_i_7_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[0]_i_8_n_0\ : STD_LOGIC;
  signal \DAT_dat_o_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \DAT_dat_o_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \DAT_dat_o_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \crc_out[0]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 5 to 5 );
  signal p_3_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CRC[12]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \CRC[5]_i_1\ : label is "soft_lutpair172";
begin
\CRC[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \crc_out[0]_0\(15),
      O => p_3_in
    );
\CRC[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \crc_out[0]_0\(11),
      I1 => \crc_out[0]_0\(15),
      I2 => Q(0),
      O => \CRC[12]_i_1_n_0\
    );
\CRC[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \crc_out[0]_0\(4),
      I1 => \crc_out[0]_0\(15),
      I2 => Q(0),
      O => p_1_out(5)
    );
\CRC_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => p_3_in,
      Q => \crc_out[0]_0\(0)
    );
\CRC_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[0]_0\(9),
      Q => \crc_out[0]_0\(10)
    );
\CRC_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[0]_0\(10),
      Q => \crc_out[0]_0\(11)
    );
\CRC_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => \CRC[12]_i_1_n_0\,
      Q => \crc_out[0]_0\(12)
    );
\CRC_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[0]_0\(12),
      Q => \crc_out[0]_0\(13)
    );
\CRC_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[0]_0\(13),
      Q => \crc_out[0]_0\(14)
    );
\CRC_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[0]_0\(14),
      Q => \crc_out[0]_0\(15)
    );
\CRC_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[0]_0\(0),
      Q => \crc_out[0]_0\(1)
    );
\CRC_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[0]_0\(1),
      Q => \crc_out[0]_0\(2)
    );
\CRC_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[0]_0\(2),
      Q => \crc_out[0]_0\(3)
    );
\CRC_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[0]_0\(3),
      Q => \crc_out[0]_0\(4)
    );
\CRC_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => p_1_out(5),
      Q => \crc_out[0]_0\(5)
    );
\CRC_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[0]_0\(5),
      Q => \crc_out[0]_0\(6)
    );
\CRC_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[0]_0\(6),
      Q => \crc_out[0]_0\(7)
    );
\CRC_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[0]_0\(7),
      Q => \crc_out[0]_0\(8)
    );
\CRC_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[0]_0\(8),
      Q => \crc_out[0]_0\(9)
    );
\DAT_dat_o[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBABBBABBBAAAAA"
    )
        port map (
      I0 => \DAT_dat_o_reg[0]\(0),
      I1 => \DAT_dat_o_reg[0]_0\,
      I2 => \DAT_dat_o_reg[0]_1\,
      I3 => \DAT_dat_o_reg[0]_2\(0),
      I4 => \DAT_dat_o_reg[0]_3\,
      I5 => \DAT_dat_o_reg[0]_i_2_n_0\,
      O => D(0)
    );
\DAT_dat_o[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[0]_0\(2),
      I1 => \crc_out[0]_0\(1),
      I2 => \DAT_dat_o_reg[0]_4\(1),
      I3 => \crc_out[0]_0\(0),
      I4 => \DAT_dat_o_reg[0]_4\(0),
      I5 => \crc_out[0]_0\(15),
      O => \DAT_dat_o[0]_i_5_n_0\
    );
\DAT_dat_o[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[0]_0\(6),
      I1 => \crc_out[0]_0\(5),
      I2 => \DAT_dat_o_reg[0]_4\(1),
      I3 => \crc_out[0]_0\(4),
      I4 => \DAT_dat_o_reg[0]_4\(0),
      I5 => \crc_out[0]_0\(3),
      O => \DAT_dat_o[0]_i_6_n_0\
    );
\DAT_dat_o[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[0]_0\(10),
      I1 => \crc_out[0]_0\(9),
      I2 => \DAT_dat_o_reg[0]_4\(1),
      I3 => \crc_out[0]_0\(8),
      I4 => \DAT_dat_o_reg[0]_4\(0),
      I5 => \crc_out[0]_0\(7),
      O => \DAT_dat_o[0]_i_7_n_0\
    );
\DAT_dat_o[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[0]_0\(14),
      I1 => \crc_out[0]_0\(13),
      I2 => \DAT_dat_o_reg[0]_4\(1),
      I3 => \crc_out[0]_0\(12),
      I4 => \DAT_dat_o_reg[0]_4\(0),
      I5 => \crc_out[0]_0\(11),
      O => \DAT_dat_o[0]_i_8_n_0\
    );
\DAT_dat_o_reg[0]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \DAT_dat_o_reg[0]_i_3_n_0\,
      I1 => \DAT_dat_o_reg[0]_i_4_n_0\,
      O => \DAT_dat_o_reg[0]_i_2_n_0\,
      S => \DAT_dat_o_reg[0]_4\(3)
    );
\DAT_dat_o_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DAT_dat_o[0]_i_5_n_0\,
      I1 => \DAT_dat_o[0]_i_6_n_0\,
      O => \DAT_dat_o_reg[0]_i_3_n_0\,
      S => \DAT_dat_o_reg[0]_4\(2)
    );
\DAT_dat_o_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DAT_dat_o[0]_i_7_n_0\,
      I1 => \DAT_dat_o[0]_i_8_n_0\,
      O => \DAT_dat_o_reg[0]_i_4_n_0\,
      S => \DAT_dat_o_reg[0]_4\(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sd_crc_16_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DAT_dat_o_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DAT_dat_o_reg[1]_0\ : in STD_LOGIC;
    \DAT_dat_o_reg[1]_1\ : in STD_LOGIC;
    \DAT_dat_o_reg[1]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DAT_dat_o_reg[1]_3\ : in STD_LOGIC;
    \DAT_dat_o_reg[1]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sd_clk_OBUF_BUFG : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sd_crc_16_2 : entity is "sd_crc_16";
end sd_crc_16_2;

architecture STRUCTURE of sd_crc_16_2 is
  signal \CRC[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[1]_i_5_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[1]_i_6_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[1]_i_7_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[1]_i_8_n_0\ : STD_LOGIC;
  signal \DAT_dat_o_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \DAT_dat_o_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \DAT_dat_o_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \crc_out[1]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 5 to 5 );
  signal p_3_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CRC[12]_i_1__0\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \CRC[5]_i_1__0\ : label is "soft_lutpair173";
begin
\CRC[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \crc_out[1]_1\(15),
      O => p_3_in
    );
\CRC[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \crc_out[1]_1\(11),
      I1 => \crc_out[1]_1\(15),
      I2 => Q(0),
      O => \CRC[12]_i_1__0_n_0\
    );
\CRC[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \crc_out[1]_1\(4),
      I1 => \crc_out[1]_1\(15),
      I2 => Q(0),
      O => p_1_out(5)
    );
\CRC_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => p_3_in,
      Q => \crc_out[1]_1\(0)
    );
\CRC_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[1]_1\(9),
      Q => \crc_out[1]_1\(10)
    );
\CRC_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[1]_1\(10),
      Q => \crc_out[1]_1\(11)
    );
\CRC_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => \CRC[12]_i_1__0_n_0\,
      Q => \crc_out[1]_1\(12)
    );
\CRC_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[1]_1\(12),
      Q => \crc_out[1]_1\(13)
    );
\CRC_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[1]_1\(13),
      Q => \crc_out[1]_1\(14)
    );
\CRC_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[1]_1\(14),
      Q => \crc_out[1]_1\(15)
    );
\CRC_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[1]_1\(0),
      Q => \crc_out[1]_1\(1)
    );
\CRC_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[1]_1\(1),
      Q => \crc_out[1]_1\(2)
    );
\CRC_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[1]_1\(2),
      Q => \crc_out[1]_1\(3)
    );
\CRC_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[1]_1\(3),
      Q => \crc_out[1]_1\(4)
    );
\CRC_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => p_1_out(5),
      Q => \crc_out[1]_1\(5)
    );
\CRC_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[1]_1\(5),
      Q => \crc_out[1]_1\(6)
    );
\CRC_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[1]_1\(6),
      Q => \crc_out[1]_1\(7)
    );
\CRC_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[1]_1\(7),
      Q => \crc_out[1]_1\(8)
    );
\CRC_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[1]_1\(8),
      Q => \crc_out[1]_1\(9)
    );
\DAT_dat_o[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBABBBABBBAAAAA"
    )
        port map (
      I0 => \DAT_dat_o_reg[1]\(0),
      I1 => \DAT_dat_o_reg[1]_0\,
      I2 => \DAT_dat_o_reg[1]_1\,
      I3 => \DAT_dat_o_reg[1]_2\(0),
      I4 => \DAT_dat_o_reg[1]_3\,
      I5 => \DAT_dat_o_reg[1]_i_2_n_0\,
      O => D(0)
    );
\DAT_dat_o[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[1]_1\(2),
      I1 => \crc_out[1]_1\(1),
      I2 => \DAT_dat_o_reg[1]_4\(1),
      I3 => \crc_out[1]_1\(0),
      I4 => \DAT_dat_o_reg[1]_4\(0),
      I5 => \crc_out[1]_1\(15),
      O => \DAT_dat_o[1]_i_5_n_0\
    );
\DAT_dat_o[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[1]_1\(6),
      I1 => \crc_out[1]_1\(5),
      I2 => \DAT_dat_o_reg[1]_4\(1),
      I3 => \crc_out[1]_1\(4),
      I4 => \DAT_dat_o_reg[1]_4\(0),
      I5 => \crc_out[1]_1\(3),
      O => \DAT_dat_o[1]_i_6_n_0\
    );
\DAT_dat_o[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[1]_1\(10),
      I1 => \crc_out[1]_1\(9),
      I2 => \DAT_dat_o_reg[1]_4\(1),
      I3 => \crc_out[1]_1\(8),
      I4 => \DAT_dat_o_reg[1]_4\(0),
      I5 => \crc_out[1]_1\(7),
      O => \DAT_dat_o[1]_i_7_n_0\
    );
\DAT_dat_o[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[1]_1\(14),
      I1 => \crc_out[1]_1\(13),
      I2 => \DAT_dat_o_reg[1]_4\(1),
      I3 => \crc_out[1]_1\(12),
      I4 => \DAT_dat_o_reg[1]_4\(0),
      I5 => \crc_out[1]_1\(11),
      O => \DAT_dat_o[1]_i_8_n_0\
    );
\DAT_dat_o_reg[1]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \DAT_dat_o_reg[1]_i_3_n_0\,
      I1 => \DAT_dat_o_reg[1]_i_4_n_0\,
      O => \DAT_dat_o_reg[1]_i_2_n_0\,
      S => \DAT_dat_o_reg[1]_4\(3)
    );
\DAT_dat_o_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DAT_dat_o[1]_i_5_n_0\,
      I1 => \DAT_dat_o[1]_i_6_n_0\,
      O => \DAT_dat_o_reg[1]_i_3_n_0\,
      S => \DAT_dat_o_reg[1]_4\(2)
    );
\DAT_dat_o_reg[1]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DAT_dat_o[1]_i_7_n_0\,
      I1 => \DAT_dat_o[1]_i_8_n_0\,
      O => \DAT_dat_o_reg[1]_i_4_n_0\,
      S => \DAT_dat_o_reg[1]_4\(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sd_crc_16_3 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DAT_dat_o_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DAT_dat_o_reg[2]_0\ : in STD_LOGIC;
    \DAT_dat_o_reg[2]_1\ : in STD_LOGIC;
    \DAT_dat_o_reg[2]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DAT_dat_o_reg[2]_3\ : in STD_LOGIC;
    \DAT_dat_o_reg[2]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sd_clk_OBUF_BUFG : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sd_crc_16_3 : entity is "sd_crc_16";
end sd_crc_16_3;

architecture STRUCTURE of sd_crc_16_3 is
  signal \CRC[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[2]_i_5_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[2]_i_6_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[2]_i_7_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[2]_i_8_n_0\ : STD_LOGIC;
  signal \DAT_dat_o_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \DAT_dat_o_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \DAT_dat_o_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \crc_out[2]_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 5 to 5 );
  signal p_3_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CRC[12]_i_1__1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \CRC[5]_i_1__1\ : label is "soft_lutpair174";
begin
\CRC[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \crc_out[2]_2\(15),
      O => p_3_in
    );
\CRC[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \crc_out[2]_2\(11),
      I1 => \crc_out[2]_2\(15),
      I2 => Q(0),
      O => \CRC[12]_i_1__1_n_0\
    );
\CRC[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \crc_out[2]_2\(4),
      I1 => \crc_out[2]_2\(15),
      I2 => Q(0),
      O => p_1_out(5)
    );
\CRC_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => p_3_in,
      Q => \crc_out[2]_2\(0)
    );
\CRC_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[2]_2\(9),
      Q => \crc_out[2]_2\(10)
    );
\CRC_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[2]_2\(10),
      Q => \crc_out[2]_2\(11)
    );
\CRC_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => \CRC[12]_i_1__1_n_0\,
      Q => \crc_out[2]_2\(12)
    );
\CRC_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[2]_2\(12),
      Q => \crc_out[2]_2\(13)
    );
\CRC_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[2]_2\(13),
      Q => \crc_out[2]_2\(14)
    );
\CRC_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[2]_2\(14),
      Q => \crc_out[2]_2\(15)
    );
\CRC_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[2]_2\(0),
      Q => \crc_out[2]_2\(1)
    );
\CRC_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[2]_2\(1),
      Q => \crc_out[2]_2\(2)
    );
\CRC_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[2]_2\(2),
      Q => \crc_out[2]_2\(3)
    );
\CRC_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[2]_2\(3),
      Q => \crc_out[2]_2\(4)
    );
\CRC_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => p_1_out(5),
      Q => \crc_out[2]_2\(5)
    );
\CRC_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[2]_2\(5),
      Q => \crc_out[2]_2\(6)
    );
\CRC_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[2]_2\(6),
      Q => \crc_out[2]_2\(7)
    );
\CRC_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[2]_2\(7),
      Q => \crc_out[2]_2\(8)
    );
\CRC_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[2]_2\(8),
      Q => \crc_out[2]_2\(9)
    );
\DAT_dat_o[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBABBBABBBAAAAA"
    )
        port map (
      I0 => \DAT_dat_o_reg[2]\(0),
      I1 => \DAT_dat_o_reg[2]_0\,
      I2 => \DAT_dat_o_reg[2]_1\,
      I3 => \DAT_dat_o_reg[2]_2\(0),
      I4 => \DAT_dat_o_reg[2]_3\,
      I5 => \DAT_dat_o_reg[2]_i_2_n_0\,
      O => D(0)
    );
\DAT_dat_o[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[2]_2\(2),
      I1 => \crc_out[2]_2\(1),
      I2 => \DAT_dat_o_reg[2]_4\(1),
      I3 => \crc_out[2]_2\(0),
      I4 => \DAT_dat_o_reg[2]_4\(0),
      I5 => \crc_out[2]_2\(15),
      O => \DAT_dat_o[2]_i_5_n_0\
    );
\DAT_dat_o[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[2]_2\(6),
      I1 => \crc_out[2]_2\(5),
      I2 => \DAT_dat_o_reg[2]_4\(1),
      I3 => \crc_out[2]_2\(4),
      I4 => \DAT_dat_o_reg[2]_4\(0),
      I5 => \crc_out[2]_2\(3),
      O => \DAT_dat_o[2]_i_6_n_0\
    );
\DAT_dat_o[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[2]_2\(10),
      I1 => \crc_out[2]_2\(9),
      I2 => \DAT_dat_o_reg[2]_4\(1),
      I3 => \crc_out[2]_2\(8),
      I4 => \DAT_dat_o_reg[2]_4\(0),
      I5 => \crc_out[2]_2\(7),
      O => \DAT_dat_o[2]_i_7_n_0\
    );
\DAT_dat_o[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[2]_2\(14),
      I1 => \crc_out[2]_2\(13),
      I2 => \DAT_dat_o_reg[2]_4\(1),
      I3 => \crc_out[2]_2\(12),
      I4 => \DAT_dat_o_reg[2]_4\(0),
      I5 => \crc_out[2]_2\(11),
      O => \DAT_dat_o[2]_i_8_n_0\
    );
\DAT_dat_o_reg[2]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \DAT_dat_o_reg[2]_i_3_n_0\,
      I1 => \DAT_dat_o_reg[2]_i_4_n_0\,
      O => \DAT_dat_o_reg[2]_i_2_n_0\,
      S => \DAT_dat_o_reg[2]_4\(3)
    );
\DAT_dat_o_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DAT_dat_o[2]_i_5_n_0\,
      I1 => \DAT_dat_o[2]_i_6_n_0\,
      O => \DAT_dat_o_reg[2]_i_3_n_0\,
      S => \DAT_dat_o_reg[2]_4\(2)
    );
\DAT_dat_o_reg[2]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DAT_dat_o[2]_i_7_n_0\,
      I1 => \DAT_dat_o[2]_i_8_n_0\,
      O => \DAT_dat_o_reg[2]_i_4_n_0\,
      S => \DAT_dat_o_reg[2]_4\(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sd_crc_16_4 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DAT_dat_o_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DAT_dat_o_reg[3]_0\ : in STD_LOGIC;
    \DAT_dat_o_reg[3]_1\ : in STD_LOGIC;
    \DAT_dat_o_reg[3]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DAT_dat_o_reg[3]_3\ : in STD_LOGIC;
    \DAT_dat_o_reg[3]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sd_clk_OBUF_BUFG : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sd_crc_16_4 : entity is "sd_crc_16";
end sd_crc_16_4;

architecture STRUCTURE of sd_crc_16_4 is
  signal \CRC[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_10_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_11_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_8_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_9_n_0\ : STD_LOGIC;
  signal \DAT_dat_o_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \DAT_dat_o_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \DAT_dat_o_reg[3]_i_7_n_0\ : STD_LOGIC;
  signal \crc_out[3]_3\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 5 to 5 );
  signal p_3_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CRC[12]_i_1__2\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \CRC[5]_i_1__2\ : label is "soft_lutpair175";
begin
\CRC[0]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \crc_out[3]_3\(15),
      O => p_3_in
    );
\CRC[12]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \crc_out[3]_3\(11),
      I1 => \crc_out[3]_3\(15),
      I2 => Q(0),
      O => \CRC[12]_i_1__2_n_0\
    );
\CRC[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \crc_out[3]_3\(4),
      I1 => \crc_out[3]_3\(15),
      I2 => Q(0),
      O => p_1_out(5)
    );
\CRC_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => p_3_in,
      Q => \crc_out[3]_3\(0)
    );
\CRC_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[3]_3\(9),
      Q => \crc_out[3]_3\(10)
    );
\CRC_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[3]_3\(10),
      Q => \crc_out[3]_3\(11)
    );
\CRC_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => \CRC[12]_i_1__2_n_0\,
      Q => \crc_out[3]_3\(12)
    );
\CRC_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[3]_3\(12),
      Q => \crc_out[3]_3\(13)
    );
\CRC_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[3]_3\(13),
      Q => \crc_out[3]_3\(14)
    );
\CRC_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[3]_3\(14),
      Q => \crc_out[3]_3\(15)
    );
\CRC_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[3]_3\(0),
      Q => \crc_out[3]_3\(1)
    );
\CRC_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[3]_3\(1),
      Q => \crc_out[3]_3\(2)
    );
\CRC_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[3]_3\(2),
      Q => \crc_out[3]_3\(3)
    );
\CRC_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[3]_3\(3),
      Q => \crc_out[3]_3\(4)
    );
\CRC_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => p_1_out(5),
      Q => \crc_out[3]_3\(5)
    );
\CRC_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[3]_3\(5),
      Q => \crc_out[3]_3\(6)
    );
\CRC_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[3]_3\(6),
      Q => \crc_out[3]_3\(7)
    );
\CRC_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[3]_3\(7),
      Q => \crc_out[3]_3\(8)
    );
\CRC_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[3]_3\(8),
      Q => \crc_out[3]_3\(9)
    );
\DAT_dat_o[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[3]_3\(10),
      I1 => \crc_out[3]_3\(9),
      I2 => \DAT_dat_o_reg[3]_4\(1),
      I3 => \crc_out[3]_3\(8),
      I4 => \DAT_dat_o_reg[3]_4\(0),
      I5 => \crc_out[3]_3\(7),
      O => \DAT_dat_o[3]_i_10_n_0\
    );
\DAT_dat_o[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[3]_3\(14),
      I1 => \crc_out[3]_3\(13),
      I2 => \DAT_dat_o_reg[3]_4\(1),
      I3 => \crc_out[3]_3\(12),
      I4 => \DAT_dat_o_reg[3]_4\(0),
      I5 => \crc_out[3]_3\(11),
      O => \DAT_dat_o[3]_i_11_n_0\
    );
\DAT_dat_o[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBABBBABBBAAAAA"
    )
        port map (
      I0 => \DAT_dat_o_reg[3]\(0),
      I1 => \DAT_dat_o_reg[3]_0\,
      I2 => \DAT_dat_o_reg[3]_1\,
      I3 => \DAT_dat_o_reg[3]_2\(0),
      I4 => \DAT_dat_o_reg[3]_3\,
      I5 => \DAT_dat_o_reg[3]_i_4_n_0\,
      O => D(0)
    );
\DAT_dat_o[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[3]_3\(2),
      I1 => \crc_out[3]_3\(1),
      I2 => \DAT_dat_o_reg[3]_4\(1),
      I3 => \crc_out[3]_3\(0),
      I4 => \DAT_dat_o_reg[3]_4\(0),
      I5 => \crc_out[3]_3\(15),
      O => \DAT_dat_o[3]_i_8_n_0\
    );
\DAT_dat_o[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[3]_3\(6),
      I1 => \crc_out[3]_3\(5),
      I2 => \DAT_dat_o_reg[3]_4\(1),
      I3 => \crc_out[3]_3\(4),
      I4 => \DAT_dat_o_reg[3]_4\(0),
      I5 => \crc_out[3]_3\(3),
      O => \DAT_dat_o[3]_i_9_n_0\
    );
\DAT_dat_o_reg[3]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \DAT_dat_o_reg[3]_i_6_n_0\,
      I1 => \DAT_dat_o_reg[3]_i_7_n_0\,
      O => \DAT_dat_o_reg[3]_i_4_n_0\,
      S => \DAT_dat_o_reg[3]_4\(3)
    );
\DAT_dat_o_reg[3]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DAT_dat_o[3]_i_8_n_0\,
      I1 => \DAT_dat_o[3]_i_9_n_0\,
      O => \DAT_dat_o_reg[3]_i_6_n_0\,
      S => \DAT_dat_o_reg[3]_4\(2)
    );
\DAT_dat_o_reg[3]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DAT_dat_o[3]_i_10_n_0\,
      I1 => \DAT_dat_o[3]_i_11_n_0\,
      O => \DAT_dat_o_reg[3]_i_7_n_0\,
      S => \DAT_dat_o_reg[3]_4\(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sd_crc_7 is
  port (
    CRC_Valid_reg : out STD_LOGIC;
    cmd_out_o_reg : out STD_LOGIC;
    CRC_Valid_reg_0 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    CRC_Valid_reg_1 : in STD_LOGIC;
    CRC_Valid_reg_2 : in STD_LOGIC;
    cmd_out_o_reg_0 : in STD_LOGIC;
    cmd_out_o_reg_1 : in STD_LOGIC;
    cmd_out_o_reg_2 : in STD_LOGIC;
    sd_cmd_OBUF : in STD_LOGIC;
    \CRC_reg[0]_0\ : in STD_LOGIC;
    CRC_Valid_reg_3 : in STD_LOGIC;
    CRC_Check_On : in STD_LOGIC;
    CRC_Valid_i_2_0 : in STD_LOGIC;
    CRC_Valid_i_2_1 : in STD_LOGIC;
    CRC_Valid_i_2_2 : in STD_LOGIC;
    CRC_Valid_i_2_3 : in STD_LOGIC;
    CRC_Valid_i_2_4 : in STD_LOGIC;
    CRC_Valid_i_2_5 : in STD_LOGIC;
    cmd_out_o_reg_3 : in STD_LOGIC;
    cmd_out_o_reg_4 : in STD_LOGIC;
    cmd_out_o_reg_5 : in STD_LOGIC;
    cmd_out_o_i_5_0 : in STD_LOGIC;
    cmd_out_o_i_3_0 : in STD_LOGIC;
    cmd_out_o_i_3_1 : in STD_LOGIC;
    cmd_out_o_i_3_2 : in STD_LOGIC;
    cmd_out_o_i_3_3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cmd_out_o_i_3_4 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cmd_out_o_i_15_0 : in STD_LOGIC;
    cmd_out_o_i_15_1 : in STD_LOGIC;
    cmd_out_o_reg_6 : in STD_LOGIC;
    cmd_out_o_reg_7 : in STD_LOGIC;
    cmd_out_o_reg_8 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sd_clk_OBUF_BUFG : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end sd_crc_7;

architecture STRUCTURE of sd_crc_7 is
  signal CRC_VAL : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal CRC_Valid_i_2_n_0 : STD_LOGIC;
  signal CRC_Valid_i_5_n_0 : STD_LOGIC;
  signal CRC_Valid_i_6_n_0 : STD_LOGIC;
  signal CRC_Valid_i_7_n_0 : STD_LOGIC;
  signal cmd_out_o_i_12_n_0 : STD_LOGIC;
  signal cmd_out_o_i_13_n_0 : STD_LOGIC;
  signal cmd_out_o_i_15_n_0 : STD_LOGIC;
  signal cmd_out_o_i_22_n_0 : STD_LOGIC;
  signal cmd_out_o_i_32_n_0 : STD_LOGIC;
  signal cmd_out_o_i_3_n_0 : STD_LOGIC;
  signal cmd_out_o_i_5_n_0 : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CRC[0]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of CRC_Valid_i_7 : label is "soft_lutpair55";
begin
\CRC[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \CRC_reg[0]_0\,
      I1 => CRC_VAL(6),
      O => p_0_in1_in
    );
\CRC[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \CRC_reg[0]_0\,
      I1 => CRC_VAL(6),
      I2 => CRC_VAL(2),
      O => p_1_out(3)
    );
CRC_Valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => CRC_Valid_i_2_n_0,
      I1 => CRC_Valid_reg_0,
      I2 => CO(0),
      I3 => CRC_Valid_reg_1,
      I4 => CRC_Valid_reg_2,
      O => CRC_Valid_reg
    );
CRC_Valid_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"90000000FFFFFFFF"
    )
        port map (
      I0 => CRC_Valid_reg_3,
      I1 => CRC_VAL(0),
      I2 => CRC_Valid_i_5_n_0,
      I3 => CRC_Valid_i_6_n_0,
      I4 => CRC_Valid_i_7_n_0,
      I5 => CRC_Check_On,
      O => CRC_Valid_i_2_n_0
    );
CRC_Valid_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => CRC_VAL(3),
      I1 => CRC_Valid_i_2_2,
      I2 => CRC_VAL(4),
      I3 => CRC_Valid_i_2_3,
      O => CRC_Valid_i_5_n_0
    );
CRC_Valid_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => CRC_VAL(1),
      I1 => CRC_Valid_i_2_4,
      I2 => CRC_VAL(2),
      I3 => CRC_Valid_i_2_5,
      O => CRC_Valid_i_6_n_0
    );
CRC_Valid_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => CRC_VAL(5),
      I1 => CRC_Valid_i_2_0,
      I2 => CRC_VAL(6),
      I3 => CRC_Valid_i_2_1,
      O => CRC_Valid_i_7_n_0
    );
\CRC_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => p_0_in1_in,
      Q => CRC_VAL(0)
    );
\CRC_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => CRC_VAL(0),
      Q => CRC_VAL(1)
    );
\CRC_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => CRC_VAL(1),
      Q => CRC_VAL(2)
    );
\CRC_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => p_1_out(3),
      Q => CRC_VAL(3)
    );
\CRC_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => CRC_VAL(3),
      Q => CRC_VAL(4)
    );
\CRC_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => CRC_VAL(4),
      Q => CRC_VAL(5)
    );
\CRC_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => CRC_VAL(5),
      Q => CRC_VAL(6)
    );
cmd_out_o_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => cmd_out_o_reg_0,
      I1 => cmd_out_o_i_3_n_0,
      I2 => cmd_out_o_reg_1,
      I3 => cmd_out_o_i_5_n_0,
      I4 => cmd_out_o_reg_2,
      I5 => sd_cmd_OBUF,
      O => cmd_out_o_reg
    );
cmd_out_o_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0C008C880C00"
    )
        port map (
      I0 => CRC_VAL(2),
      I1 => cmd_out_o_i_5_0,
      I2 => cmd_out_o_i_3_0,
      I3 => CRC_VAL(0),
      I4 => cmd_out_o_i_3_1,
      I5 => cmd_out_o_i_3_2,
      O => cmd_out_o_i_12_n_0
    );
cmd_out_o_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC000A0000000000"
    )
        port map (
      I0 => CRC_VAL(4),
      I1 => CRC_VAL(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => cmd_out_o_i_5_0,
      O => cmd_out_o_i_13_n_0
    );
cmd_out_o_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C00A0000000A"
    )
        port map (
      I0 => cmd_out_o_i_32_n_0,
      I1 => cmd_out_o_i_3_3,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => cmd_out_o_i_3_4(3),
      O => cmd_out_o_i_15_n_0
    );
cmd_out_o_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000404000000000"
    )
        port map (
      I0 => Q(1),
      I1 => CRC_VAL(5),
      I2 => cmd_out_o_i_5_0,
      I3 => CRC_VAL(1),
      I4 => Q(2),
      I5 => Q(0),
      O => cmd_out_o_i_22_n_0
    );
cmd_out_o_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => cmd_out_o_i_12_n_0,
      I1 => cmd_out_o_i_13_n_0,
      I2 => cmd_out_o_reg_3,
      I3 => cmd_out_o_i_15_n_0,
      I4 => cmd_out_o_reg_4,
      I5 => cmd_out_o_reg_5,
      O => cmd_out_o_i_3_n_0
    );
cmd_out_o_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => CRC_VAL(6),
      I1 => cmd_out_o_i_5_0,
      I2 => cmd_out_o_i_15_0,
      I3 => cmd_out_o_i_3_4(2),
      I4 => cmd_out_o_i_15_1,
      I5 => cmd_out_o_i_3_4(0),
      O => cmd_out_o_i_32_n_0
    );
cmd_out_o_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAFFAAAABABAAAAA"
    )
        port map (
      I0 => cmd_out_o_i_22_n_0,
      I1 => Q(0),
      I2 => cmd_out_o_reg_6,
      I3 => cmd_out_o_reg_7,
      I4 => cmd_out_o_reg_8,
      I5 => cmd_out_o_i_3_4(1),
      O => cmd_out_o_i_5_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sd_data_master is
  port (
    tx_cycle_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    a_cmp_tx_bd_w : out STD_LOGIC;
    re_s_rx_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    a_cmp_rx_bd_w : out STD_LOGIC;
    write_req_s : out STD_LOGIC;
    d_read_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    start_tx_fifo : out STD_LOGIC;
    start_rx_fifo : out STD_LOGIC;
    ack_transfer : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    o_axi_arvalid0 : out STD_LOGIC;
    m_wb_we_o_reg : out STD_LOGIC;
    o_axi_wvalid0 : out STD_LOGIC;
    o_axi_awvalid0 : out STD_LOGIC;
    m_wb_we_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_wb_cyc_o_reg : out STD_LOGIC;
    \state_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    wb_we_reg : out STD_LOGIC;
    m_wb_we_o_reg_1 : out STD_LOGIC;
    start_tx_fifo_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    start_rx_fifo_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cmd_arg_reg[9]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cmd_arg_reg[31]_0\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \cmd_set_reg[12]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    start_tx_fifo_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    o_wb_ack_reg : out STD_LOGIC;
    \bd_cnt_reg[2]_0\ : out STD_LOGIC;
    p_0_in_0 : out STD_LOGIC;
    \cmd_set_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Dat_Int_Status_reg[5]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    start_tx_fifo_reg_2 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    wb_m_strb : out STD_LOGIC;
    trans_complete : in STD_LOGIC;
    CLK : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_0_arready : in STD_LOGIC;
    S_AXI_0_arvalid : in STD_LOGIC;
    m_wb_we_o_rx : in STD_LOGIC;
    S_AXI_0_wready : in STD_LOGIC;
    S_AXI_0_wvalid : in STD_LOGIC;
    S_AXI_0_awready : in STD_LOGIC;
    S_AXI_0_awvalid : in STD_LOGIC;
    S_AXI_0_rvalid : in STD_LOGIC;
    S_AXI_0_bvalid : in STD_LOGIC;
    \err_pending_reg[4]\ : in STD_LOGIC;
    m_wb_stb_o_tx : in STD_LOGIC;
    S_AXI_0_bresp : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_0_rresp : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_IBUF : in STD_LOGIC;
    err_state : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rec_failed_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    wb_we : in STD_LOGIC;
    \o_axi_awaddr_reg[9]_i_2_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \o_axi_awaddr_reg[9]_i_3_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    wb_s_cyc_stb_axi_wb : in STD_LOGIC;
    \cmd_setting_reg_reg[10]\ : in STD_LOGIC;
    \argument_reg_reg[9]\ : in STD_LOGIC;
    \cmd_setting_reg_reg[12]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wb_m_ack : in STD_LOGIC;
    delay_reg : in STD_LOGIC;
    \Dat_Int_Status_reg[2]_0\ : in STD_LOGIC;
    crc_ok : in STD_LOGIC;
    busy_n : in STD_LOGIC;
    ack_o_s : in STD_LOGIC;
    \state_reg[3]_0\ : in STD_LOGIC;
    tx_f : in STD_LOGIC;
    \state_reg[1]_0\ : in STD_LOGIC;
    \state_reg[2]_0\ : in STD_LOGIC;
    we_req_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    we_req_reg_1 : in STD_LOGIC;
    send_done_reg_0 : in STD_LOGIC;
    re_s_rx_reg_1 : in STD_LOGIC;
    \cmd_arg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \cmd_arg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    a_cmp_rx_reg_0 : in STD_LOGIC;
    cmd_busy : in STD_LOGIC;
    \Dat_Int_Status_reg[0]_0\ : in STD_LOGIC;
    \Dat_Int_Status_reg[0]_1\ : in STD_LOGIC;
    \Dat_Int_Status_reg[0]_2\ : in STD_LOGIC;
    \Dat_Int_Status_reg[0]_3\ : in STD_LOGIC
  );
end sd_data_master;

architecture STRUCTURE of sd_data_master is
  signal CIDAT_i_1_n_0 : STD_LOGIC;
  signal CIDAT_i_2_n_0 : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Dat_Int_Status[0]_i_1_n_0\ : STD_LOGIC;
  signal \Dat_Int_Status[0]_i_4_n_0\ : STD_LOGIC;
  signal \Dat_Int_Status[1]_i_1_n_0\ : STD_LOGIC;
  signal \Dat_Int_Status[1]_i_2_n_0\ : STD_LOGIC;
  signal \Dat_Int_Status[1]_i_3_n_0\ : STD_LOGIC;
  signal \Dat_Int_Status[2]_i_1_n_0\ : STD_LOGIC;
  signal \Dat_Int_Status[4]_i_1_n_0\ : STD_LOGIC;
  signal \Dat_Int_Status[4]_i_2_n_0\ : STD_LOGIC;
  signal \Dat_Int_Status[4]_i_3_n_0\ : STD_LOGIC;
  signal \Dat_Int_Status[5]_i_1_n_0\ : STD_LOGIC;
  signal \Dat_Int_Status[5]_i_2_n_0\ : STD_LOGIC;
  signal \^dat_int_status_reg[5]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^a_cmp_rx_bd_w\ : STD_LOGIC;
  signal a_cmp_rx_i_1_n_0 : STD_LOGIC;
  signal \^a_cmp_tx_bd_w\ : STD_LOGIC;
  signal a_cmp_tx_i_1_n_0 : STD_LOGIC;
  signal \^ack_transfer\ : STD_LOGIC;
  signal ack_transfer_i_1_n_0 : STD_LOGIC;
  signal bd_cnt : STD_LOGIC;
  signal \bd_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \bd_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \bd_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \bd_cnt[2]_i_3_n_0\ : STD_LOGIC;
  signal \^bd_cnt_reg[2]_0\ : STD_LOGIC;
  signal \bd_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \bd_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \cmd_arg[15]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_arg[16]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_arg[17]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_arg[18]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_arg[19]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_arg[20]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_arg[21]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_arg[22]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_arg[23]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_arg[24]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_arg[25]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_arg[26]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_arg[27]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_arg[28]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_arg[29]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_arg[30]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_arg[31]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_arg[31]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_arg[31]_i_3_n_0\ : STD_LOGIC;
  signal \cmd_arg[31]_i_4_n_0\ : STD_LOGIC;
  signal \cmd_arg[31]_i_5_n_0\ : STD_LOGIC;
  signal \cmd_arg[31]_i_6_n_0\ : STD_LOGIC;
  signal cmd_arg_s : STD_LOGIC_VECTOR ( 9 downto 8 );
  signal cmd_set0_in : STD_LOGIC_VECTOR ( 11 downto 10 );
  signal \cmd_set[12]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_set[12]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_set[12]_i_3_n_0\ : STD_LOGIC;
  signal \cmd_set[12]_i_4_n_0\ : STD_LOGIC;
  signal \cmd_set[12]_i_5_n_0\ : STD_LOGIC;
  signal cmd_set_s : STD_LOGIC_VECTOR ( 12 downto 8 );
  signal d_read_i_1_n_0 : STD_LOGIC;
  signal d_read_i_2_n_0 : STD_LOGIC;
  signal \^d_read_reg_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal d_write_i_1_n_0 : STD_LOGIC;
  signal d_write_i_3_n_0 : STD_LOGIC;
  signal d_write_i_4_n_0 : STD_LOGIC;
  signal internal_transm_complete : STD_LOGIC;
  signal m_wb_adr_o_rx : STD_LOGIC_VECTOR ( 12 downto 2 );
  signal m_wb_adr_o_tx : STD_LOGIC_VECTOR ( 12 downto 2 );
  signal \^m_wb_we_o_reg\ : STD_LOGIC;
  signal next_state : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \o_axi_awaddr[5]_i_10_n_0\ : STD_LOGIC;
  signal \o_axi_awaddr[5]_i_4_n_0\ : STD_LOGIC;
  signal \o_axi_awaddr[5]_i_5_n_0\ : STD_LOGIC;
  signal \o_axi_awaddr[5]_i_6_n_0\ : STD_LOGIC;
  signal \o_axi_awaddr[5]_i_8_n_0\ : STD_LOGIC;
  signal \o_axi_awaddr[5]_i_9_n_0\ : STD_LOGIC;
  signal \o_axi_awaddr[9]_i_4_n_0\ : STD_LOGIC;
  signal \o_axi_awaddr[9]_i_5_n_0\ : STD_LOGIC;
  signal \o_axi_awaddr[9]_i_6_n_0\ : STD_LOGIC;
  signal \o_axi_awaddr[9]_i_7_n_0\ : STD_LOGIC;
  signal \o_axi_awaddr[9]_i_8_n_0\ : STD_LOGIC;
  signal \o_axi_awaddr[9]_i_9_n_0\ : STD_LOGIC;
  signal \o_axi_awaddr_reg[12]_i_4_n_2\ : STD_LOGIC;
  signal \o_axi_awaddr_reg[12]_i_4_n_3\ : STD_LOGIC;
  signal \o_axi_awaddr_reg[12]_i_5_n_2\ : STD_LOGIC;
  signal \o_axi_awaddr_reg[12]_i_5_n_3\ : STD_LOGIC;
  signal \o_axi_awaddr_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \o_axi_awaddr_reg[5]_i_2_n_1\ : STD_LOGIC;
  signal \o_axi_awaddr_reg[5]_i_2_n_2\ : STD_LOGIC;
  signal \o_axi_awaddr_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal \o_axi_awaddr_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \o_axi_awaddr_reg[5]_i_3_n_1\ : STD_LOGIC;
  signal \o_axi_awaddr_reg[5]_i_3_n_2\ : STD_LOGIC;
  signal \o_axi_awaddr_reg[5]_i_3_n_3\ : STD_LOGIC;
  signal \o_axi_awaddr_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \o_axi_awaddr_reg[9]_i_2_n_1\ : STD_LOGIC;
  signal \o_axi_awaddr_reg[9]_i_2_n_2\ : STD_LOGIC;
  signal \o_axi_awaddr_reg[9]_i_2_n_3\ : STD_LOGIC;
  signal \o_axi_awaddr_reg[9]_i_3_n_0\ : STD_LOGIC;
  signal \o_axi_awaddr_reg[9]_i_3_n_1\ : STD_LOGIC;
  signal \o_axi_awaddr_reg[9]_i_3_n_2\ : STD_LOGIC;
  signal \o_axi_awaddr_reg[9]_i_3_n_3\ : STD_LOGIC;
  signal o_wb_ack_i_2_n_0 : STD_LOGIC;
  signal re_s_rx_i_1_n_0 : STD_LOGIC;
  signal re_s_rx_i_2_n_0 : STD_LOGIC;
  signal \^re_s_rx_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal re_s_tx_i_1_n_0 : STD_LOGIC;
  signal re_s_tx_i_2_n_0 : STD_LOGIC;
  signal re_s_tx_i_3_n_0 : STD_LOGIC;
  signal rec_done_i_1_n_0 : STD_LOGIC;
  signal rec_done_i_2_n_0 : STD_LOGIC;
  signal rec_done_i_3_n_0 : STD_LOGIC;
  signal rec_done_i_4_n_0 : STD_LOGIC;
  signal rec_done_reg_n_0 : STD_LOGIC;
  signal rec_failed : STD_LOGIC;
  signal rec_failed_i_1_n_0 : STD_LOGIC;
  signal rec_failed_reg_n_0 : STD_LOGIC;
  signal resend_try_cnt : STD_LOGIC;
  signal \resend_try_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \resend_try_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \resend_try_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \resend_try_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \resend_try_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \resend_try_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal rx_cycle_i_1_n_0 : STD_LOGIC;
  signal rx_cycle_reg_n_0 : STD_LOGIC;
  signal send_done_i_1_n_0 : STD_LOGIC;
  signal send_done_i_2_n_0 : STD_LOGIC;
  signal send_done_i_3_n_0 : STD_LOGIC;
  signal send_done_i_4_n_0 : STD_LOGIC;
  signal send_done_i_5_n_0 : STD_LOGIC;
  signal send_done_reg_n_0 : STD_LOGIC;
  signal \^start_rx_fifo\ : STD_LOGIC;
  signal start_rx_fifo_i_1_n_0 : STD_LOGIC;
  signal \^start_tx_fifo\ : STD_LOGIC;
  signal start_tx_fifo_i_1_n_0 : STD_LOGIC;
  signal start_tx_fifo_i_2_n_0 : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \state[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \state[3]_i_2_n_0\ : STD_LOGIC;
  signal \state[3]_i_3_n_0\ : STD_LOGIC;
  signal \state[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \state[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \state[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \state[7]_i_5_n_0\ : STD_LOGIC;
  signal \state[7]_i_6_n_0\ : STD_LOGIC;
  signal \^state_reg[5]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \state_reg_n_0_[1]\ : STD_LOGIC;
  signal \state_reg_n_0_[2]\ : STD_LOGIC;
  signal sys_adr : STD_LOGIC_VECTOR ( 12 downto 2 );
  signal \sys_adr[12]_i_1_n_0\ : STD_LOGIC;
  signal trans_done_i_1_n_0 : STD_LOGIC;
  signal trans_done_reg_n_0 : STD_LOGIC;
  signal trans_failed : STD_LOGIC;
  signal trans_failed_i_1_n_0 : STD_LOGIC;
  signal trans_failed_i_2_n_0 : STD_LOGIC;
  signal trans_failed_reg_n_0 : STD_LOGIC;
  signal transm_complete_q : STD_LOGIC;
  signal tx_cycle_i_1_n_0 : STD_LOGIC;
  signal tx_cycle_i_2_n_0 : STD_LOGIC;
  signal \^tx_cycle_reg_0\ : STD_LOGIC;
  signal we_req_i_1_n_0 : STD_LOGIC;
  signal we_req_i_2_n_0 : STD_LOGIC;
  signal \^write_req_s\ : STD_LOGIC;
  signal \NLW_o_axi_awaddr_reg[12]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_o_axi_awaddr_reg[12]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_o_axi_awaddr_reg[12]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_o_axi_awaddr_reg[12]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_o_axi_awaddr_reg[5]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_o_axi_awaddr_reg[5]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of CIDAT_i_2 : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \Dat_Int_Status[0]_i_4\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \Dat_Int_Status[1]_i_3\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \Dat_Int_Status[4]_i_3\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \argument_reg[8]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \bd_cnt[2]_i_3\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \cmd_arg[16]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \cmd_arg[31]_i_6\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \cmd_set[10]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \cmd_set[11]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \cmd_set[12]_i_2\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \cmd_set[12]_i_4\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \cmd_set[12]_i_5\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \cmd_setting_reg[8]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of d_write_i_3 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \din[31]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \o_axi_awaddr[10]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \o_axi_awaddr[11]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \o_axi_awaddr[12]_i_2\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \o_axi_awaddr[12]_i_8\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \o_axi_awaddr[2]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \o_axi_awaddr[7]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \offset[2]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \offset[2]_i_1__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of pending_i_4 : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of pending_i_5 : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of re_s_tx_i_2 : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of rec_done_i_2 : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of rec_done_i_4 : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of rec_failed_i_2 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \resend_try_cnt[1]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \resend_try_cnt[2]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of reset_rx_fifo_i_1 : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of reset_tx_fifo_i_1 : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of send_done_i_2 : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of send_done_i_4 : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of send_done_i_5 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \state[0]_i_2__0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \state[3]_i_3\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \state[7]_i_1__0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \state[7]_i_3__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \state[7]_i_4__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \state[7]_i_5\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \state[7]_i_6\ : label is "soft_lutpair135";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \state_reg[0]\ : label is "GET_RX_BD:000000100,STOP_SEND:010000000,GET_TX_BD:000000010,STOP:001000000,RECIVE_CMD:000010000,IDLE:000000001,DATA_TRANSFER:000100000,SEND_CMD:000001000,STOP_RECIVE_CMD:100000000";
  attribute FSM_ENCODED_STATES of \state_reg[1]\ : label is "GET_RX_BD:000000100,STOP_SEND:010000000,GET_TX_BD:000000010,STOP:001000000,RECIVE_CMD:000010000,IDLE:000000001,DATA_TRANSFER:000100000,SEND_CMD:000001000,STOP_RECIVE_CMD:100000000";
  attribute FSM_ENCODED_STATES of \state_reg[2]\ : label is "GET_RX_BD:000000100,STOP_SEND:010000000,GET_TX_BD:000000010,STOP:001000000,RECIVE_CMD:000010000,IDLE:000000001,DATA_TRANSFER:000100000,SEND_CMD:000001000,STOP_RECIVE_CMD:100000000";
  attribute FSM_ENCODED_STATES of \state_reg[3]\ : label is "GET_RX_BD:000000100,STOP_SEND:010000000,GET_TX_BD:000000010,STOP:001000000,RECIVE_CMD:000010000,IDLE:000000001,DATA_TRANSFER:000100000,SEND_CMD:000001000,STOP_RECIVE_CMD:100000000";
  attribute FSM_ENCODED_STATES of \state_reg[4]\ : label is "GET_RX_BD:000000100,STOP_SEND:010000000,GET_TX_BD:000000010,STOP:001000000,RECIVE_CMD:000010000,IDLE:000000001,DATA_TRANSFER:000100000,SEND_CMD:000001000,STOP_RECIVE_CMD:100000000";
  attribute FSM_ENCODED_STATES of \state_reg[5]\ : label is "GET_RX_BD:000000100,STOP_SEND:010000000,GET_TX_BD:000000010,STOP:001000000,RECIVE_CMD:000010000,IDLE:000000001,DATA_TRANSFER:000100000,SEND_CMD:000001000,STOP_RECIVE_CMD:100000000";
  attribute FSM_ENCODED_STATES of \state_reg[6]\ : label is "GET_RX_BD:000000100,STOP_SEND:010000000,GET_TX_BD:000000010,STOP:001000000,RECIVE_CMD:000010000,IDLE:000000001,DATA_TRANSFER:000100000,SEND_CMD:000001000,STOP_RECIVE_CMD:100000000";
  attribute FSM_ENCODED_STATES of \state_reg[7]\ : label is "GET_RX_BD:000000100,STOP_SEND:010000000,GET_TX_BD:000000010,STOP:001000000,RECIVE_CMD:000010000,IDLE:000000001,DATA_TRANSFER:000100000,SEND_CMD:000001000,STOP_RECIVE_CMD:100000000";
  attribute SOFT_HLUTNM of trans_failed_i_2 : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of tx_cycle_i_2 : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of wb_we_i_1 : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of we_req_i_2 : label is "soft_lutpair124";
begin
  D(0) <= \^d\(0);
  \Dat_Int_Status_reg[5]_0\(4 downto 0) <= \^dat_int_status_reg[5]_0\(4 downto 0);
  E(0) <= \^e\(0);
  a_cmp_rx_bd_w <= \^a_cmp_rx_bd_w\;
  a_cmp_tx_bd_w <= \^a_cmp_tx_bd_w\;
  ack_transfer <= \^ack_transfer\;
  \bd_cnt_reg[2]_0\ <= \^bd_cnt_reg[2]_0\;
  d_read_reg_0(1 downto 0) <= \^d_read_reg_0\(1 downto 0);
  m_wb_we_o_reg <= \^m_wb_we_o_reg\;
  re_s_rx_reg_0(0) <= \^re_s_rx_reg_0\(0);
  start_rx_fifo <= \^start_rx_fifo\;
  start_tx_fifo <= \^start_tx_fifo\;
  \state_reg[5]_0\(0) <= \^state_reg[5]_0\(0);
  tx_cycle_reg_0 <= \^tx_cycle_reg_0\;
  write_req_s <= \^write_req_s\;
CIDAT_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0200"
    )
        port map (
      I0 => CIDAT_i_2_n_0,
      I1 => state(7),
      I2 => \state_reg_n_0_[2]\,
      I3 => \^state_reg[5]_0\(0),
      I4 => \^d\(0),
      O => CIDAT_i_1_n_0
    );
CIDAT_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => state(4),
      I1 => \state_reg_n_0_[1]\,
      I2 => state(3),
      I3 => state(6),
      I4 => state(0),
      O => CIDAT_i_2_n_0
    );
CIDAT_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => CIDAT_i_1_n_0,
      Q => \^d\(0)
    );
\Dat_Int_Status[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2233233322002000"
    )
        port map (
      I0 => \Dat_Int_Status_reg[0]_1\,
      I1 => \Dat_Int_Status_reg[0]_0\,
      I2 => \Dat_Int_Status_reg[0]_2\,
      I3 => \Dat_Int_Status[0]_i_4_n_0\,
      I4 => \Dat_Int_Status_reg[0]_3\,
      I5 => \^dat_int_status_reg[5]_0\(0),
      O => \Dat_Int_Status[0]_i_1_n_0\
    );
\Dat_Int_Status[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \Dat_Int_Status[5]_i_2_n_0\,
      I1 => internal_transm_complete,
      I2 => busy_n,
      I3 => crc_ok,
      O => \Dat_Int_Status[0]_i_4_n_0\
    );
\Dat_Int_Status[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002FF00000200"
    )
        port map (
      I0 => \resend_try_cnt_reg_n_0_[1]\,
      I1 => \resend_try_cnt_reg_n_0_[0]\,
      I2 => \resend_try_cnt_reg_n_0_[2]\,
      I3 => \Dat_Int_Status[1]_i_2_n_0\,
      I4 => \Dat_Int_Status_reg[0]_0\,
      I5 => \^dat_int_status_reg[5]_0\(1),
      O => \Dat_Int_Status[1]_i_1_n_0\
    );
\Dat_Int_Status[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \Dat_Int_Status[1]_i_3_n_0\,
      I1 => \resend_try_cnt_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[2]\,
      I3 => \resend_try_cnt_reg_n_0_[0]\,
      I4 => \resend_try_cnt_reg_n_0_[1]\,
      I5 => CIDAT_i_2_n_0,
      O => \Dat_Int_Status[1]_i_2_n_0\
    );
\Dat_Int_Status[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state(7),
      I1 => \^state_reg[5]_0\(0),
      O => \Dat_Int_Status[1]_i_3_n_0\
    );
\Dat_Int_Status[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F08"
    )
        port map (
      I0 => \Dat_Int_Status_reg[2]_0\,
      I1 => \Dat_Int_Status[5]_i_2_n_0\,
      I2 => \Dat_Int_Status_reg[0]_0\,
      I3 => \^dat_int_status_reg[5]_0\(2),
      O => \Dat_Int_Status[2]_i_1_n_0\
    );
\Dat_Int_Status[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00002000"
    )
        port map (
      I0 => \Dat_Int_Status[4]_i_2_n_0\,
      I1 => rec_failed_reg_0(0),
      I2 => Q(0),
      I3 => \Dat_Int_Status[4]_i_3_n_0\,
      I4 => \Dat_Int_Status_reg[0]_0\,
      I5 => \^dat_int_status_reg[5]_0\(3),
      O => \Dat_Int_Status[4]_i_1_n_0\
    );
\Dat_Int_Status[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \cmd_arg[31]_i_6_n_0\,
      I1 => state(3),
      I2 => \state_reg_n_0_[1]\,
      I3 => state(4),
      I4 => we_req_reg_0(0),
      I5 => we_req_reg_1,
      O => \Dat_Int_Status[4]_i_2_n_0\
    );
\Dat_Int_Status[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF8F"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(4),
      O => \Dat_Int_Status[4]_i_3_n_0\
    );
\Dat_Int_Status[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00004000"
    )
        port map (
      I0 => crc_ok,
      I1 => busy_n,
      I2 => internal_transm_complete,
      I3 => \Dat_Int_Status[5]_i_2_n_0\,
      I4 => \Dat_Int_Status_reg[0]_0\,
      I5 => \^dat_int_status_reg[5]_0\(4),
      O => \Dat_Int_Status[5]_i_1_n_0\
    );
\Dat_Int_Status[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \^state_reg[5]_0\(0),
      I1 => \state_reg_n_0_[2]\,
      I2 => state(7),
      I3 => state(0),
      I4 => state(6),
      I5 => \cmd_set[12]_i_3_n_0\,
      O => \Dat_Int_Status[5]_i_2_n_0\
    );
\Dat_Int_Status_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => \Dat_Int_Status[0]_i_1_n_0\,
      Q => \^dat_int_status_reg[5]_0\(0)
    );
\Dat_Int_Status_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => \Dat_Int_Status[1]_i_1_n_0\,
      Q => \^dat_int_status_reg[5]_0\(1)
    );
\Dat_Int_Status_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => \Dat_Int_Status[2]_i_1_n_0\,
      Q => \^dat_int_status_reg[5]_0\(2)
    );
\Dat_Int_Status_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => \Dat_Int_Status[4]_i_1_n_0\,
      Q => \^dat_int_status_reg[5]_0\(3)
    );
\Dat_Int_Status_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => \Dat_Int_Status[5]_i_1_n_0\,
      Q => \^dat_int_status_reg[5]_0\(4)
    );
a_cmp_rx_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEFAA20"
    )
        port map (
      I0 => a_cmp_rx_reg_0,
      I1 => \^tx_cycle_reg_0\,
      I2 => \Dat_Int_Status[0]_i_4_n_0\,
      I3 => \cmd_arg[31]_i_4_n_0\,
      I4 => \^a_cmp_rx_bd_w\,
      O => a_cmp_rx_i_1_n_0
    );
a_cmp_rx_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => a_cmp_rx_i_1_n_0,
      Q => \^a_cmp_rx_bd_w\
    );
a_cmp_tx_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88BF8880"
    )
        port map (
      I0 => \^state_reg[5]_0\(0),
      I1 => \^tx_cycle_reg_0\,
      I2 => \Dat_Int_Status[0]_i_4_n_0\,
      I3 => \cmd_arg[31]_i_4_n_0\,
      I4 => \^a_cmp_tx_bd_w\,
      O => a_cmp_tx_i_1_n_0
    );
a_cmp_tx_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => a_cmp_tx_i_1_n_0,
      Q => \^a_cmp_tx_bd_w\
    );
ack_transfer_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88BF8880"
    )
        port map (
      I0 => \^state_reg[5]_0\(0),
      I1 => internal_transm_complete,
      I2 => \Dat_Int_Status[5]_i_2_n_0\,
      I3 => \cmd_arg[31]_i_4_n_0\,
      I4 => \^ack_transfer\,
      O => ack_transfer_i_1_n_0
    );
ack_transfer_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => ack_transfer_i_1_n_0,
      Q => \^ack_transfer\
    );
\argument_reg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E2"
    )
        port map (
      I0 => cmd_arg_s(8),
      I1 => wb_s_cyc_stb_axi_wb,
      I2 => \cmd_setting_reg_reg[12]\(0),
      I3 => \cmd_setting_reg_reg[10]\,
      O => \cmd_arg_reg[9]_0\(0)
    );
\argument_reg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02FE"
    )
        port map (
      I0 => cmd_arg_s(9),
      I1 => wb_s_cyc_stb_axi_wb,
      I2 => \cmd_setting_reg_reg[10]\,
      I3 => \argument_reg_reg[9]\,
      O => \cmd_arg_reg[9]_0\(1)
    );
\bd_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF2E00"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \^bd_cnt_reg[2]_0\,
      I3 => bd_cnt,
      I4 => \bd_cnt_reg_n_0_[0]\,
      O => \bd_cnt[0]_i_1_n_0\
    );
\bd_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002EFFFF2E000000"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \^bd_cnt_reg[2]_0\,
      I3 => \bd_cnt_reg_n_0_[0]\,
      I4 => bd_cnt,
      I5 => \bd_cnt_reg_n_0_[1]\,
      O => \bd_cnt[1]_i_1_n_0\
    );
\bd_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CEEEFFFFE0000000"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \bd_cnt_reg_n_0_[1]\,
      I3 => \bd_cnt_reg_n_0_[0]\,
      I4 => bd_cnt,
      I5 => \^bd_cnt_reg[2]_0\,
      O => \bd_cnt[2]_i_1_n_0\
    );
\bd_cnt[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8888F888"
    )
        port map (
      I0 => \bd_cnt[2]_i_3_n_0\,
      I1 => CIDAT_i_2_n_0,
      I2 => \cmd_set[12]_i_5_n_0\,
      I3 => ack_o_s,
      I4 => \^bd_cnt_reg[2]_0\,
      I5 => \cmd_arg[31]_i_4_n_0\,
      O => bd_cnt
    );
\bd_cnt[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => re_s_rx_reg_1,
      I2 => state(7),
      I3 => \^state_reg[5]_0\(0),
      O => \bd_cnt[2]_i_3_n_0\
    );
\bd_cnt_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => \bd_cnt[0]_i_1_n_0\,
      Q => \bd_cnt_reg_n_0_[0]\
    );
\bd_cnt_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => \bd_cnt[1]_i_1_n_0\,
      Q => \bd_cnt_reg_n_0_[1]\
    );
\bd_cnt_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => \bd_cnt[2]_i_1_n_0\,
      Q => \^bd_cnt_reg[2]_0\
    );
\cmd_arg[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0008"
    )
        port map (
      I0 => \cmd_arg[31]_i_3_n_0\,
      I1 => \bd_cnt_reg_n_0_[1]\,
      I2 => \^bd_cnt_reg[2]_0\,
      I3 => \bd_cnt_reg_n_0_[0]\,
      I4 => \cmd_arg[31]_i_4_n_0\,
      O => \cmd_arg[15]_i_1_n_0\
    );
\cmd_arg[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \cmd_arg_reg[15]_0\(0),
      I1 => \cmd_arg_reg[15]_1\(0),
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[1]\,
      O => \cmd_arg[16]_i_1_n_0\
    );
\cmd_arg[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \cmd_arg_reg[15]_0\(1),
      I1 => \cmd_arg_reg[15]_1\(1),
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[1]\,
      O => \cmd_arg[17]_i_1_n_0\
    );
\cmd_arg[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \cmd_arg_reg[15]_0\(2),
      I1 => \cmd_arg_reg[15]_1\(2),
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[1]\,
      O => \cmd_arg[18]_i_1_n_0\
    );
\cmd_arg[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \cmd_arg_reg[15]_0\(3),
      I1 => \cmd_arg_reg[15]_1\(3),
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[1]\,
      O => \cmd_arg[19]_i_1_n_0\
    );
\cmd_arg[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \cmd_arg_reg[15]_0\(4),
      I1 => \cmd_arg_reg[15]_1\(4),
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[1]\,
      O => \cmd_arg[20]_i_1_n_0\
    );
\cmd_arg[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \cmd_arg_reg[15]_0\(5),
      I1 => \cmd_arg_reg[15]_1\(5),
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[1]\,
      O => \cmd_arg[21]_i_1_n_0\
    );
\cmd_arg[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \cmd_arg_reg[15]_0\(6),
      I1 => \cmd_arg_reg[15]_1\(6),
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[1]\,
      O => \cmd_arg[22]_i_1_n_0\
    );
\cmd_arg[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \cmd_arg_reg[15]_0\(7),
      I1 => \cmd_arg_reg[15]_1\(7),
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[1]\,
      O => \cmd_arg[23]_i_1_n_0\
    );
\cmd_arg[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \cmd_arg_reg[15]_0\(8),
      I1 => \cmd_arg_reg[15]_1\(8),
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[1]\,
      O => \cmd_arg[24]_i_1_n_0\
    );
\cmd_arg[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \cmd_arg_reg[15]_0\(9),
      I1 => \cmd_arg_reg[15]_1\(9),
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[1]\,
      O => \cmd_arg[25]_i_1_n_0\
    );
\cmd_arg[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \cmd_arg_reg[15]_0\(10),
      I1 => \cmd_arg_reg[15]_1\(10),
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[1]\,
      O => \cmd_arg[26]_i_1_n_0\
    );
\cmd_arg[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \cmd_arg_reg[15]_0\(11),
      I1 => \cmd_arg_reg[15]_1\(11),
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[1]\,
      O => \cmd_arg[27]_i_1_n_0\
    );
\cmd_arg[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \cmd_arg_reg[15]_0\(12),
      I1 => \cmd_arg_reg[15]_1\(12),
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[1]\,
      O => \cmd_arg[28]_i_1_n_0\
    );
\cmd_arg[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \cmd_arg_reg[15]_0\(13),
      I1 => \cmd_arg_reg[15]_1\(13),
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[1]\,
      O => \cmd_arg[29]_i_1_n_0\
    );
\cmd_arg[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \cmd_arg_reg[15]_0\(14),
      I1 => \cmd_arg_reg[15]_1\(14),
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[1]\,
      O => \cmd_arg[30]_i_1_n_0\
    );
\cmd_arg[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0080"
    )
        port map (
      I0 => \cmd_arg[31]_i_3_n_0\,
      I1 => \bd_cnt_reg_n_0_[1]\,
      I2 => \bd_cnt_reg_n_0_[0]\,
      I3 => \^bd_cnt_reg[2]_0\,
      I4 => \cmd_arg[31]_i_4_n_0\,
      O => \cmd_arg[31]_i_1_n_0\
    );
\cmd_arg[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \cmd_arg_reg[15]_0\(15),
      I1 => \cmd_arg_reg[15]_1\(15),
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[1]\,
      O => \cmd_arg[31]_i_2_n_0\
    );
\cmd_arg[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000C0A0000000A"
    )
        port map (
      I0 => \cmd_arg[31]_i_5_n_0\,
      I1 => \cmd_arg[31]_i_6_n_0\,
      I2 => state(3),
      I3 => \state_reg_n_0_[1]\,
      I4 => state(4),
      I5 => ack_o_s,
      O => \cmd_arg[31]_i_3_n_0\
    );
\cmd_arg[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => state(6),
      I1 => state(0),
      I2 => state(7),
      I3 => \state_reg_n_0_[2]\,
      I4 => \^state_reg[5]_0\(0),
      I5 => \cmd_set[12]_i_3_n_0\,
      O => \cmd_arg[31]_i_4_n_0\
    );
\cmd_arg[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \^state_reg[5]_0\(0),
      I1 => state(7),
      I2 => re_s_rx_reg_1,
      I3 => \state_reg_n_0_[2]\,
      I4 => state(6),
      I5 => state(0),
      O => \cmd_arg[31]_i_5_n_0\
    );
\cmd_arg[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^state_reg[5]_0\(0),
      I1 => \state_reg_n_0_[2]\,
      I2 => state(7),
      I3 => state(6),
      I4 => state(0),
      O => \cmd_arg[31]_i_6_n_0\
    );
\cmd_arg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_arg[15]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[16]_i_1_n_0\,
      Q => \cmd_arg_reg[31]_0\(0)
    );
\cmd_arg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_arg[15]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[26]_i_1_n_0\,
      Q => \cmd_arg_reg[31]_0\(8)
    );
\cmd_arg_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_arg[15]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[27]_i_1_n_0\,
      Q => \cmd_arg_reg[31]_0\(9)
    );
\cmd_arg_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_arg[15]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[28]_i_1_n_0\,
      Q => \cmd_arg_reg[31]_0\(10)
    );
\cmd_arg_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_arg[15]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[29]_i_1_n_0\,
      Q => \cmd_arg_reg[31]_0\(11)
    );
\cmd_arg_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_arg[15]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[30]_i_1_n_0\,
      Q => \cmd_arg_reg[31]_0\(12)
    );
\cmd_arg_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_arg[15]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[31]_i_2_n_0\,
      Q => \cmd_arg_reg[31]_0\(13)
    );
\cmd_arg_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_arg[31]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[16]_i_1_n_0\,
      Q => \cmd_arg_reg[31]_0\(14)
    );
\cmd_arg_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_arg[31]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[17]_i_1_n_0\,
      Q => \cmd_arg_reg[31]_0\(15)
    );
\cmd_arg_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_arg[31]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[18]_i_1_n_0\,
      Q => \cmd_arg_reg[31]_0\(16)
    );
\cmd_arg_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_arg[31]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[19]_i_1_n_0\,
      Q => \cmd_arg_reg[31]_0\(17)
    );
\cmd_arg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_arg[15]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[17]_i_1_n_0\,
      Q => \cmd_arg_reg[31]_0\(1)
    );
\cmd_arg_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_arg[31]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[20]_i_1_n_0\,
      Q => \cmd_arg_reg[31]_0\(18)
    );
\cmd_arg_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_arg[31]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[21]_i_1_n_0\,
      Q => \cmd_arg_reg[31]_0\(19)
    );
\cmd_arg_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_arg[31]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[22]_i_1_n_0\,
      Q => \cmd_arg_reg[31]_0\(20)
    );
\cmd_arg_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_arg[31]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[23]_i_1_n_0\,
      Q => \cmd_arg_reg[31]_0\(21)
    );
\cmd_arg_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_arg[31]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[24]_i_1_n_0\,
      Q => \cmd_arg_reg[31]_0\(22)
    );
\cmd_arg_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_arg[31]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[25]_i_1_n_0\,
      Q => \cmd_arg_reg[31]_0\(23)
    );
\cmd_arg_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_arg[31]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[26]_i_1_n_0\,
      Q => \cmd_arg_reg[31]_0\(24)
    );
\cmd_arg_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_arg[31]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[27]_i_1_n_0\,
      Q => \cmd_arg_reg[31]_0\(25)
    );
\cmd_arg_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_arg[31]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[28]_i_1_n_0\,
      Q => \cmd_arg_reg[31]_0\(26)
    );
\cmd_arg_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_arg[31]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[29]_i_1_n_0\,
      Q => \cmd_arg_reg[31]_0\(27)
    );
\cmd_arg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_arg[15]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[18]_i_1_n_0\,
      Q => \cmd_arg_reg[31]_0\(2)
    );
\cmd_arg_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_arg[31]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[30]_i_1_n_0\,
      Q => \cmd_arg_reg[31]_0\(28)
    );
\cmd_arg_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_arg[31]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[31]_i_2_n_0\,
      Q => \cmd_arg_reg[31]_0\(29)
    );
\cmd_arg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_arg[15]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[19]_i_1_n_0\,
      Q => \cmd_arg_reg[31]_0\(3)
    );
\cmd_arg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_arg[15]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[20]_i_1_n_0\,
      Q => \cmd_arg_reg[31]_0\(4)
    );
\cmd_arg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_arg[15]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[21]_i_1_n_0\,
      Q => \cmd_arg_reg[31]_0\(5)
    );
\cmd_arg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_arg[15]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[22]_i_1_n_0\,
      Q => \cmd_arg_reg[31]_0\(6)
    );
\cmd_arg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_arg[15]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[23]_i_1_n_0\,
      Q => \cmd_arg_reg[31]_0\(7)
    );
\cmd_arg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_arg[15]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[24]_i_1_n_0\,
      Q => cmd_arg_s(8)
    );
\cmd_arg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_arg[15]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[25]_i_1_n_0\,
      Q => cmd_arg_s(9)
    );
\cmd_set[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state(6),
      I1 => \state_reg_n_0_[2]\,
      O => cmd_set0_in(10)
    );
\cmd_set[11]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      O => cmd_set0_in(11)
    );
\cmd_set[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02200000"
    )
        port map (
      I0 => \cmd_set[12]_i_3_n_0\,
      I1 => state(0),
      I2 => \state_reg_n_0_[2]\,
      I3 => state(6),
      I4 => \cmd_set[12]_i_4_n_0\,
      I5 => \cmd_set[12]_i_5_n_0\,
      O => \cmd_set[12]_i_1_n_0\
    );
\cmd_set[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => state(6),
      O => \cmd_set[12]_i_2_n_0\
    );
\cmd_set[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => state(3),
      I1 => \state_reg_n_0_[1]\,
      I2 => state(4),
      O => \cmd_set[12]_i_3_n_0\
    );
\cmd_set[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^state_reg[5]_0\(0),
      I1 => state(7),
      O => \cmd_set[12]_i_4_n_0\
    );
\cmd_set[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => state(3),
      I1 => \state_reg_n_0_[1]\,
      I2 => state(4),
      I3 => \cmd_arg[31]_i_6_n_0\,
      O => \cmd_set[12]_i_5_n_0\
    );
\cmd_set_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_set[12]_i_1_n_0\,
      CLR => AR(0),
      D => cmd_set0_in(10),
      Q => cmd_set_s(10)
    );
\cmd_set_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_set[12]_i_1_n_0\,
      CLR => AR(0),
      D => cmd_set0_in(11),
      Q => cmd_set_s(11)
    );
\cmd_set_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_set[12]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_set[12]_i_2_n_0\,
      Q => cmd_set_s(12)
    );
\cmd_set_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_set[12]_i_1_n_0\,
      CLR => AR(0),
      D => '1',
      Q => \cmd_set_reg[4]_0\(0)
    );
\cmd_set_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_set[12]_i_1_n_0\,
      CLR => AR(0),
      D => \state_reg_n_0_[2]\,
      Q => cmd_set_s(8)
    );
\cmd_setting_reg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E2"
    )
        port map (
      I0 => cmd_set_s(10),
      I1 => wb_s_cyc_stb_axi_wb,
      I2 => \cmd_setting_reg_reg[12]\(1),
      I3 => \cmd_setting_reg_reg[10]\,
      O => \cmd_set_reg[12]_0\(1)
    );
\cmd_setting_reg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E2"
    )
        port map (
      I0 => cmd_set_s(11),
      I1 => wb_s_cyc_stb_axi_wb,
      I2 => \cmd_setting_reg_reg[12]\(2),
      I3 => \cmd_setting_reg_reg[10]\,
      O => \cmd_set_reg[12]_0\(2)
    );
\cmd_setting_reg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E2"
    )
        port map (
      I0 => cmd_set_s(12),
      I1 => wb_s_cyc_stb_axi_wb,
      I2 => \cmd_setting_reg_reg[12]\(3),
      I3 => \cmd_setting_reg_reg[10]\,
      O => \cmd_set_reg[12]_0\(3)
    );
\cmd_setting_reg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E2"
    )
        port map (
      I0 => cmd_set_s(8),
      I1 => wb_s_cyc_stb_axi_wb,
      I2 => \cmd_setting_reg_reg[12]\(0),
      I3 => \cmd_setting_reg_reg[10]\,
      O => \cmd_set_reg[12]_0\(0)
    );
d_read_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABABABAAA8A8A8"
    )
        port map (
      I0 => d_read_i_2_n_0,
      I1 => send_done_i_3_n_0,
      I2 => \Dat_Int_Status[4]_i_2_n_0\,
      I3 => rx_cycle_reg_n_0,
      I4 => rec_done_i_4_n_0,
      I5 => \^d_read_reg_0\(1),
      O => d_read_i_1_n_0
    );
d_read_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEE40000EEE4"
    )
        port map (
      I0 => state(4),
      I1 => state(6),
      I2 => we_req_reg_1,
      I3 => we_req_reg_0(0),
      I4 => state(3),
      I5 => rx_cycle_reg_n_0,
      O => d_read_i_2_n_0
    );
d_read_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => d_read_i_1_n_0,
      Q => \^d_read_reg_0\(1)
    );
d_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B0B0BFF0B0B0B00"
    )
        port map (
      I0 => cmd_busy,
      I1 => state(4),
      I2 => state(0),
      I3 => d_write_i_3_n_0,
      I4 => d_write_i_4_n_0,
      I5 => \^d_read_reg_0\(0),
      O => d_write_i_1_n_0
    );
d_write_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \Dat_Int_Status[4]_i_2_n_0\,
      I1 => send_done_i_3_n_0,
      O => d_write_i_3_n_0
    );
d_write_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rec_done_i_4_n_0,
      I1 => rx_cycle_reg_n_0,
      O => d_write_i_4_n_0
    );
d_write_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => d_write_i_1_n_0,
      Q => \^d_read_reg_0\(0)
    );
delay_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => wb_m_ack,
      I1 => \^start_tx_fifo\,
      I2 => delay_reg,
      O => o_wb_ack_reg
    );
\din[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^start_tx_fifo\,
      I1 => wb_m_ack,
      O => start_tx_fifo_reg_1(0)
    );
\err_pending[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \^m_wb_we_o_reg\,
      I1 => S_AXI_0_rvalid,
      I2 => S_AXI_0_bvalid,
      O => m_wb_we_o_reg_0(0)
    );
internal_transm_complete_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => transm_complete_q,
      Q => internal_transm_complete
    );
o_axi_arvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444FFFF4FFF"
    )
        port map (
      I0 => S_AXI_0_arready,
      I1 => S_AXI_0_arvalid,
      I2 => m_wb_we_o_rx,
      I3 => \^start_rx_fifo\,
      I4 => \^start_tx_fifo\,
      I5 => \^m_wb_we_o_reg\,
      O => o_axi_arvalid0
    );
\o_axi_awaddr[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => m_wb_adr_o_tx(10),
      I1 => \^start_tx_fifo\,
      I2 => \^start_rx_fifo\,
      I3 => m_wb_adr_o_rx(10),
      O => start_tx_fifo_reg_2(8)
    );
\o_axi_awaddr[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => m_wb_adr_o_tx(11),
      I1 => \^start_tx_fifo\,
      I2 => \^start_rx_fifo\,
      I3 => m_wb_adr_o_rx(11),
      O => start_tx_fifo_reg_2(9)
    );
\o_axi_awaddr[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => m_wb_adr_o_tx(12),
      I1 => \^start_tx_fifo\,
      I2 => \^start_rx_fifo\,
      I3 => m_wb_adr_o_rx(12),
      O => start_tx_fifo_reg_2(10)
    );
\o_axi_awaddr[12]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => m_wb_we_o_rx,
      I1 => \^start_rx_fifo\,
      I2 => \^start_tx_fifo\,
      O => m_wb_we_o_reg_1
    );
\o_axi_awaddr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4474B888"
    )
        port map (
      I0 => \o_axi_awaddr_reg[9]_i_2_0\(0),
      I1 => \^start_tx_fifo\,
      I2 => \^start_rx_fifo\,
      I3 => \o_axi_awaddr_reg[9]_i_3_0\(0),
      I4 => sys_adr(2),
      O => start_tx_fifo_reg_2(0)
    );
\o_axi_awaddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => m_wb_adr_o_tx(3),
      I1 => \^start_tx_fifo\,
      I2 => \^start_rx_fifo\,
      I3 => m_wb_adr_o_rx(3),
      O => start_tx_fifo_reg_2(1)
    );
\o_axi_awaddr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => m_wb_adr_o_tx(4),
      I1 => \^start_tx_fifo\,
      I2 => \^start_rx_fifo\,
      I3 => m_wb_adr_o_rx(4),
      O => start_tx_fifo_reg_2(2)
    );
\o_axi_awaddr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => m_wb_adr_o_tx(5),
      I1 => \^start_tx_fifo\,
      I2 => \^start_rx_fifo\,
      I3 => m_wb_adr_o_rx(5),
      O => start_tx_fifo_reg_2(3)
    );
\o_axi_awaddr[5]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sys_adr(3),
      I1 => \o_axi_awaddr_reg[9]_i_3_0\(1),
      O => \o_axi_awaddr[5]_i_10_n_0\
    );
\o_axi_awaddr[5]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sys_adr(2),
      I1 => \o_axi_awaddr_reg[9]_i_3_0\(0),
      O => m_wb_adr_o_rx(2)
    );
\o_axi_awaddr[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sys_adr(5),
      I1 => \o_axi_awaddr_reg[9]_i_2_0\(3),
      O => \o_axi_awaddr[5]_i_4_n_0\
    );
\o_axi_awaddr[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sys_adr(4),
      I1 => \o_axi_awaddr_reg[9]_i_2_0\(2),
      O => \o_axi_awaddr[5]_i_5_n_0\
    );
\o_axi_awaddr[5]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sys_adr(3),
      I1 => \o_axi_awaddr_reg[9]_i_2_0\(1),
      O => \o_axi_awaddr[5]_i_6_n_0\
    );
\o_axi_awaddr[5]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sys_adr(2),
      I1 => \o_axi_awaddr_reg[9]_i_2_0\(0),
      O => m_wb_adr_o_tx(2)
    );
\o_axi_awaddr[5]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sys_adr(5),
      I1 => \o_axi_awaddr_reg[9]_i_3_0\(3),
      O => \o_axi_awaddr[5]_i_8_n_0\
    );
\o_axi_awaddr[5]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sys_adr(4),
      I1 => \o_axi_awaddr_reg[9]_i_3_0\(2),
      O => \o_axi_awaddr[5]_i_9_n_0\
    );
\o_axi_awaddr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => m_wb_adr_o_tx(6),
      I1 => \^start_tx_fifo\,
      I2 => \^start_rx_fifo\,
      I3 => m_wb_adr_o_rx(6),
      O => start_tx_fifo_reg_2(4)
    );
\o_axi_awaddr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => m_wb_adr_o_tx(7),
      I1 => \^start_tx_fifo\,
      I2 => \^start_rx_fifo\,
      I3 => m_wb_adr_o_rx(7),
      O => start_tx_fifo_reg_2(5)
    );
\o_axi_awaddr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => m_wb_adr_o_tx(8),
      I1 => \^start_tx_fifo\,
      I2 => \^start_rx_fifo\,
      I3 => m_wb_adr_o_rx(8),
      O => start_tx_fifo_reg_2(6)
    );
\o_axi_awaddr[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => m_wb_adr_o_tx(9),
      I1 => \^start_tx_fifo\,
      I2 => \^start_rx_fifo\,
      I3 => m_wb_adr_o_rx(9),
      O => start_tx_fifo_reg_2(7)
    );
\o_axi_awaddr[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sys_adr(8),
      I1 => \o_axi_awaddr_reg[9]_i_2_0\(6),
      O => \o_axi_awaddr[9]_i_4_n_0\
    );
\o_axi_awaddr[9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sys_adr(7),
      I1 => \o_axi_awaddr_reg[9]_i_2_0\(5),
      O => \o_axi_awaddr[9]_i_5_n_0\
    );
\o_axi_awaddr[9]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sys_adr(6),
      I1 => \o_axi_awaddr_reg[9]_i_2_0\(4),
      O => \o_axi_awaddr[9]_i_6_n_0\
    );
\o_axi_awaddr[9]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sys_adr(8),
      I1 => \o_axi_awaddr_reg[9]_i_3_0\(6),
      O => \o_axi_awaddr[9]_i_7_n_0\
    );
\o_axi_awaddr[9]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sys_adr(7),
      I1 => \o_axi_awaddr_reg[9]_i_3_0\(5),
      O => \o_axi_awaddr[9]_i_8_n_0\
    );
\o_axi_awaddr[9]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sys_adr(6),
      I1 => \o_axi_awaddr_reg[9]_i_3_0\(4),
      O => \o_axi_awaddr[9]_i_9_n_0\
    );
\o_axi_awaddr_reg[12]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_axi_awaddr_reg[9]_i_2_n_0\,
      CO(3 downto 2) => \NLW_o_axi_awaddr_reg[12]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \o_axi_awaddr_reg[12]_i_4_n_2\,
      CO(0) => \o_axi_awaddr_reg[12]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_o_axi_awaddr_reg[12]_i_4_O_UNCONNECTED\(3),
      O(2 downto 0) => m_wb_adr_o_tx(12 downto 10),
      S(3) => '0',
      S(2 downto 0) => sys_adr(12 downto 10)
    );
\o_axi_awaddr_reg[12]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_axi_awaddr_reg[9]_i_3_n_0\,
      CO(3 downto 2) => \NLW_o_axi_awaddr_reg[12]_i_5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \o_axi_awaddr_reg[12]_i_5_n_2\,
      CO(0) => \o_axi_awaddr_reg[12]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_o_axi_awaddr_reg[12]_i_5_O_UNCONNECTED\(3),
      O(2 downto 0) => m_wb_adr_o_rx(12 downto 10),
      S(3) => '0',
      S(2 downto 0) => sys_adr(12 downto 10)
    );
\o_axi_awaddr_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \o_axi_awaddr_reg[5]_i_2_n_0\,
      CO(2) => \o_axi_awaddr_reg[5]_i_2_n_1\,
      CO(1) => \o_axi_awaddr_reg[5]_i_2_n_2\,
      CO(0) => \o_axi_awaddr_reg[5]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sys_adr(5 downto 2),
      O(3 downto 1) => m_wb_adr_o_tx(5 downto 3),
      O(0) => \NLW_o_axi_awaddr_reg[5]_i_2_O_UNCONNECTED\(0),
      S(3) => \o_axi_awaddr[5]_i_4_n_0\,
      S(2) => \o_axi_awaddr[5]_i_5_n_0\,
      S(1) => \o_axi_awaddr[5]_i_6_n_0\,
      S(0) => m_wb_adr_o_tx(2)
    );
\o_axi_awaddr_reg[5]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \o_axi_awaddr_reg[5]_i_3_n_0\,
      CO(2) => \o_axi_awaddr_reg[5]_i_3_n_1\,
      CO(1) => \o_axi_awaddr_reg[5]_i_3_n_2\,
      CO(0) => \o_axi_awaddr_reg[5]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sys_adr(5 downto 2),
      O(3 downto 1) => m_wb_adr_o_rx(5 downto 3),
      O(0) => \NLW_o_axi_awaddr_reg[5]_i_3_O_UNCONNECTED\(0),
      S(3) => \o_axi_awaddr[5]_i_8_n_0\,
      S(2) => \o_axi_awaddr[5]_i_9_n_0\,
      S(1) => \o_axi_awaddr[5]_i_10_n_0\,
      S(0) => m_wb_adr_o_rx(2)
    );
\o_axi_awaddr_reg[9]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_axi_awaddr_reg[5]_i_2_n_0\,
      CO(3) => \o_axi_awaddr_reg[9]_i_2_n_0\,
      CO(2) => \o_axi_awaddr_reg[9]_i_2_n_1\,
      CO(1) => \o_axi_awaddr_reg[9]_i_2_n_2\,
      CO(0) => \o_axi_awaddr_reg[9]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => sys_adr(8 downto 6),
      O(3 downto 0) => m_wb_adr_o_tx(9 downto 6),
      S(3) => sys_adr(9),
      S(2) => \o_axi_awaddr[9]_i_4_n_0\,
      S(1) => \o_axi_awaddr[9]_i_5_n_0\,
      S(0) => \o_axi_awaddr[9]_i_6_n_0\
    );
\o_axi_awaddr_reg[9]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_axi_awaddr_reg[5]_i_3_n_0\,
      CO(3) => \o_axi_awaddr_reg[9]_i_3_n_0\,
      CO(2) => \o_axi_awaddr_reg[9]_i_3_n_1\,
      CO(1) => \o_axi_awaddr_reg[9]_i_3_n_2\,
      CO(0) => \o_axi_awaddr_reg[9]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => sys_adr(8 downto 6),
      O(3 downto 0) => m_wb_adr_o_rx(9 downto 6),
      S(3) => sys_adr(9),
      S(2) => \o_axi_awaddr[9]_i_7_n_0\,
      S(1) => \o_axi_awaddr[9]_i_8_n_0\,
      S(0) => \o_axi_awaddr[9]_i_9_n_0\
    );
o_axi_awvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444444F444444"
    )
        port map (
      I0 => S_AXI_0_awready,
      I1 => S_AXI_0_awvalid,
      I2 => \^m_wb_we_o_reg\,
      I3 => m_wb_we_o_rx,
      I4 => \^start_rx_fifo\,
      I5 => \^start_tx_fifo\,
      O => o_axi_awvalid0
    );
o_axi_wvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444444F444444"
    )
        port map (
      I0 => S_AXI_0_wready,
      I1 => S_AXI_0_wvalid,
      I2 => \^m_wb_we_o_reg\,
      I3 => m_wb_we_o_rx,
      I4 => \^start_rx_fifo\,
      I5 => \^start_tx_fifo\,
      O => o_axi_wvalid0
    );
o_wb_ack_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000022F2"
    )
        port map (
      I0 => S_AXI_0_bvalid,
      I1 => S_AXI_0_bresp(0),
      I2 => S_AXI_0_rvalid,
      I3 => S_AXI_0_rresp(0),
      I4 => o_wb_ack_i_2_n_0,
      O => m_wb_cyc_o_reg
    );
o_wb_ack_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBABFBFBF"
    )
        port map (
      I0 => rst_IBUF,
      I1 => m_wb_stb_o_tx,
      I2 => \^start_tx_fifo\,
      I3 => \^start_rx_fifo\,
      I4 => m_wb_we_o_rx,
      I5 => err_state,
      O => o_wb_ack_i_2_n_0
    );
\offset[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^start_tx_fifo\,
      I1 => \o_axi_awaddr_reg[9]_i_2_0\(0),
      O => start_tx_fifo_reg_0(0)
    );
\offset[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^start_rx_fifo\,
      I1 => \o_axi_awaddr_reg[9]_i_3_0\(0),
      O => start_rx_fifo_reg_0(0)
    );
pending_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => m_wb_stb_o_tx,
      I1 => \^start_tx_fifo\,
      I2 => \^start_rx_fifo\,
      I3 => m_wb_we_o_rx,
      O => wb_m_strb
    );
pending_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABFFFBF"
    )
        port map (
      I0 => \err_pending_reg[4]\,
      I1 => m_wb_we_o_rx,
      I2 => \^start_rx_fifo\,
      I3 => \^start_tx_fifo\,
      I4 => m_wb_stb_o_tx,
      O => \^m_wb_we_o_reg\
    );
re_s_rx_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3133FFFF31330000"
    )
        port map (
      I0 => re_s_rx_reg_1,
      I1 => state(3),
      I2 => \^bd_cnt_reg[2]_0\,
      I3 => \bd_cnt_reg_n_0_[1]\,
      I4 => re_s_rx_i_2_n_0,
      I5 => \^re_s_rx_reg_0\(0),
      O => re_s_rx_i_1_n_0
    );
re_s_rx_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888F888888888"
    )
        port map (
      I0 => rx_cycle_reg_n_0,
      I1 => rec_done_i_4_n_0,
      I2 => CIDAT_i_2_n_0,
      I3 => state(7),
      I4 => \^state_reg[5]_0\(0),
      I5 => \state_reg_n_0_[2]\,
      O => re_s_rx_i_2_n_0
    );
re_s_rx_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => re_s_rx_i_1_n_0,
      Q => \^re_s_rx_reg_0\(0)
    );
re_s_tx_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFAFFF0020A000"
    )
        port map (
      I0 => re_s_tx_i_2_n_0,
      I1 => rx_cycle_reg_n_0,
      I2 => re_s_tx_i_3_n_0,
      I3 => \state_reg_n_0_[1]\,
      I4 => state(3),
      I5 => \^e\(0),
      O => re_s_tx_i_1_n_0
    );
re_s_tx_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CFBB"
    )
        port map (
      I0 => \bd_cnt_reg_n_0_[0]\,
      I1 => \^bd_cnt_reg[2]_0\,
      I2 => ack_o_s,
      I3 => \bd_cnt_reg_n_0_[1]\,
      I4 => state(3),
      O => re_s_tx_i_2_n_0
    );
re_s_tx_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => state(0),
      I1 => state(6),
      I2 => state(7),
      I3 => \state_reg_n_0_[2]\,
      I4 => \^state_reg[5]_0\(0),
      I5 => state(4),
      O => re_s_tx_i_3_n_0
    );
re_s_tx_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => re_s_tx_i_1_n_0,
      Q => \^e\(0)
    );
rec_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABBBAAAAA888"
    )
        port map (
      I0 => rec_done_i_2_n_0,
      I1 => send_done_i_3_n_0,
      I2 => rec_done_i_3_n_0,
      I3 => \Dat_Int_Status[4]_i_2_n_0\,
      I4 => rec_done_i_4_n_0,
      I5 => rec_done_reg_n_0,
      O => rec_done_i_1_n_0
    );
rec_done_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00404040"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => state(4),
      I3 => Q(2),
      I4 => Q(1),
      O => rec_done_i_2_n_0
    );
rec_done_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000400040"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(0),
      I3 => rec_failed_reg_0(0),
      I4 => Q(2),
      I5 => Q(1),
      O => rec_done_i_3_n_0
    );
rec_done_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => state(3),
      I2 => state(4),
      I3 => \cmd_arg[31]_i_6_n_0\,
      O => rec_done_i_4_n_0
    );
rec_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => rec_done_i_1_n_0,
      Q => rec_done_reg_n_0
    );
rec_failed_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => rec_failed_reg_0(0),
      I1 => Q(0),
      I2 => state(4),
      I3 => rec_failed,
      I4 => rec_failed_reg_n_0,
      O => rec_failed_i_1_n_0
    );
rec_failed_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAA80"
    )
        port map (
      I0 => \Dat_Int_Status[4]_i_2_n_0\,
      I1 => Q(0),
      I2 => \Dat_Int_Status[4]_i_3_n_0\,
      I3 => rec_failed_reg_0(0),
      I4 => send_done_i_3_n_0,
      O => rec_failed
    );
rec_failed_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => rec_failed_i_1_n_0,
      Q => rec_failed_reg_n_0
    );
\resend_try_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => state(7),
      I1 => resend_try_cnt,
      I2 => \resend_try_cnt_reg_n_0_[0]\,
      O => \resend_try_cnt[0]_i_1_n_0\
    );
\resend_try_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F80"
    )
        port map (
      I0 => \resend_try_cnt_reg_n_0_[0]\,
      I1 => state(7),
      I2 => resend_try_cnt,
      I3 => \resend_try_cnt_reg_n_0_[1]\,
      O => \resend_try_cnt[1]_i_1_n_0\
    );
\resend_try_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70FF8000"
    )
        port map (
      I0 => \resend_try_cnt_reg_n_0_[0]\,
      I1 => \resend_try_cnt_reg_n_0_[1]\,
      I2 => state(7),
      I3 => resend_try_cnt,
      I4 => \resend_try_cnt_reg_n_0_[2]\,
      O => \resend_try_cnt[2]_i_1_n_0\
    );
\resend_try_cnt[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000011000000000"
    )
        port map (
      I0 => \^state_reg[5]_0\(0),
      I1 => state(6),
      I2 => state(7),
      I3 => state(0),
      I4 => \state_reg_n_0_[2]\,
      I5 => \cmd_set[12]_i_3_n_0\,
      O => resend_try_cnt
    );
\resend_try_cnt_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => \resend_try_cnt[0]_i_1_n_0\,
      Q => \resend_try_cnt_reg_n_0_[0]\
    );
\resend_try_cnt_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => \resend_try_cnt[1]_i_1_n_0\,
      Q => \resend_try_cnt_reg_n_0_[1]\
    );
\resend_try_cnt_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => \resend_try_cnt[2]_i_1_n_0\,
      Q => \resend_try_cnt_reg_n_0_[2]\
    );
reset_rx_fifo_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^start_rx_fifo\,
      O => p_0_in_0
    );
reset_tx_fifo_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^start_tx_fifo\,
      O => p_0_in
    );
rx_cycle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF00080000"
    )
        port map (
      I0 => \cmd_set[12]_i_4_n_0\,
      I1 => \state_reg_n_0_[2]\,
      I2 => state(0),
      I3 => state(6),
      I4 => \cmd_set[12]_i_3_n_0\,
      I5 => rx_cycle_reg_n_0,
      O => rx_cycle_i_1_n_0
    );
rx_cycle_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => rx_cycle_i_1_n_0,
      Q => rx_cycle_reg_n_0
    );
send_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABABABAAA8A8A8"
    )
        port map (
      I0 => send_done_i_2_n_0,
      I1 => send_done_i_3_n_0,
      I2 => send_done_i_4_n_0,
      I3 => send_done_reg_0,
      I4 => send_done_i_5_n_0,
      I5 => send_done_reg_n_0,
      O => send_done_i_1_n_0
    );
send_done_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => state(4),
      I1 => send_done_reg_0,
      I2 => state(6),
      I3 => state(0),
      O => send_done_i_2_n_0
    );
send_done_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010001000000"
    )
        port map (
      I0 => state(7),
      I1 => \state_reg_n_0_[2]\,
      I2 => \^state_reg[5]_0\(0),
      I3 => \cmd_set[12]_i_3_n_0\,
      I4 => state(6),
      I5 => state(0),
      O => send_done_i_3_n_0
    );
send_done_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => state(4),
      I1 => \state_reg_n_0_[1]\,
      I2 => state(3),
      I3 => \cmd_arg[31]_i_6_n_0\,
      O => send_done_i_4_n_0
    );
send_done_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0020"
    )
        port map (
      I0 => CIDAT_i_2_n_0,
      I1 => \^state_reg[5]_0\(0),
      I2 => state(7),
      I3 => \state_reg_n_0_[2]\,
      I4 => rec_done_i_4_n_0,
      O => send_done_i_5_n_0
    );
send_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => send_done_i_1_n_0,
      Q => send_done_reg_n_0
    );
start_rx_fifo_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA03AB03AA00A800"
    )
        port map (
      I0 => state(4),
      I1 => send_done_i_3_n_0,
      I2 => rec_done_i_4_n_0,
      I3 => rx_cycle_reg_n_0,
      I4 => send_done_i_4_n_0,
      I5 => \^start_rx_fifo\,
      O => start_rx_fifo_i_1_n_0
    );
start_rx_fifo_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => start_rx_fifo_i_1_n_0,
      Q => \^start_rx_fifo\
    );
start_tx_fifo_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F088FFFFF0880000"
    )
        port map (
      I0 => cmd_busy,
      I1 => state(4),
      I2 => ack_o_s,
      I3 => \state_reg_n_0_[1]\,
      I4 => start_tx_fifo_i_2_n_0,
      I5 => \^start_tx_fifo\,
      O => start_tx_fifo_i_1_n_0
    );
start_tx_fifo_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF08000000"
    )
        port map (
      I0 => \cmd_set[12]_i_5_n_0\,
      I1 => ack_o_s,
      I2 => \^bd_cnt_reg[2]_0\,
      I3 => \bd_cnt_reg_n_0_[1]\,
      I4 => \bd_cnt_reg_n_0_[0]\,
      I5 => rec_failed,
      O => start_tx_fifo_i_2_n_0
    );
start_tx_fifo_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => start_tx_fifo_i_1_n_0,
      Q => \^start_tx_fifo\
    );
\state[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF88888F88"
    )
        port map (
      I0 => \^state_reg[5]_0\(0),
      I1 => trans_done_reg_n_0,
      I2 => \state_reg[1]_0\,
      I3 => state(0),
      I4 => \state_reg[2]_0\,
      I5 => \state[0]_i_2__0_n_0\,
      O => next_state(0)
    );
\state[0]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => state(7),
      I1 => send_done_reg_n_0,
      I2 => \state[7]_i_2__0_n_0\,
      O => \state[0]_i_2__0_n_0\
    );
\state[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00700070007000"
    )
        port map (
      I0 => \^bd_cnt_reg[2]_0\,
      I1 => tx_f,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state[7]_i_2__0_n_0\,
      I4 => state(0),
      I5 => \state_reg[1]_0\,
      O => next_state(1)
    );
\state[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4400F40044004400"
    )
        port map (
      I0 => \state[3]_i_3_n_0\,
      I1 => \state_reg_n_0_[2]\,
      I2 => state(0),
      I3 => \state[7]_i_2__0_n_0\,
      I4 => \state_reg[1]_0\,
      I5 => \state_reg[2]_0\,
      O => next_state(2)
    );
\state[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAFFAAEAAA"
    )
        port map (
      I0 => \state[3]_i_2_n_0\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state[3]_i_3_n_0\,
      I3 => \state[7]_i_2__0_n_0\,
      I4 => state(3),
      I5 => send_done_reg_n_0,
      O => next_state(3)
    );
\state[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F4000044440000"
    )
        port map (
      I0 => \state_reg[3]_0\,
      I1 => \state_reg_n_0_[1]\,
      I2 => state(4),
      I3 => rec_done_reg_n_0,
      I4 => \state[7]_i_2__0_n_0\,
      I5 => rec_failed_reg_n_0,
      O => \state[3]_i_2_n_0\
    );
\state[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^bd_cnt_reg[2]_0\,
      I1 => \bd_cnt_reg_n_0_[1]\,
      I2 => \bd_cnt_reg_n_0_[0]\,
      O => \state[3]_i_3_n_0\
    );
\state[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888000088F80000"
    )
        port map (
      I0 => send_done_reg_n_0,
      I1 => state(3),
      I2 => state(4),
      I3 => rec_done_reg_n_0,
      I4 => \state[7]_i_2__0_n_0\,
      I5 => rec_failed_reg_n_0,
      O => next_state(4)
    );
\state[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888000088F80000"
    )
        port map (
      I0 => rec_done_reg_n_0,
      I1 => state(4),
      I2 => \^state_reg[5]_0\(0),
      I3 => trans_done_reg_n_0,
      I4 => \state[7]_i_2__0_n_0\,
      I5 => trans_failed_reg_n_0,
      O => next_state(5)
    );
\state[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \state[7]_i_2__0_n_0\,
      I1 => trans_failed_reg_n_0,
      I2 => trans_done_reg_n_0,
      I3 => \^state_reg[5]_0\(0),
      O => next_state(6)
    );
\state[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C8"
    )
        port map (
      I0 => state(6),
      I1 => \state[7]_i_2__0_n_0\,
      I2 => state(7),
      I3 => send_done_reg_n_0,
      O => next_state(7)
    );
\state[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0012"
    )
        port map (
      I0 => \state[7]_i_3__0_n_0\,
      I1 => \state[7]_i_4__0_n_0\,
      I2 => \state[7]_i_5_n_0\,
      I3 => \state[7]_i_6_n_0\,
      O => \state[7]_i_2__0_n_0\
    );
\state[7]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
        port map (
      I0 => state(0),
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[2]\,
      I3 => state(3),
      O => \state[7]_i_3__0_n_0\
    );
\state[7]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEE8"
    )
        port map (
      I0 => state(0),
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[2]\,
      I3 => state(3),
      O => \state[7]_i_4__0_n_0\
    );
\state[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
        port map (
      I0 => state(4),
      I1 => \^state_reg[5]_0\(0),
      I2 => state(6),
      I3 => state(7),
      O => \state[7]_i_5_n_0\
    );
\state[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEE8"
    )
        port map (
      I0 => state(4),
      I1 => \^state_reg[5]_0\(0),
      I2 => state(6),
      I3 => state(7),
      O => \state[7]_i_6_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => next_state(0),
      PRE => AR(0),
      Q => state(0)
    );
\state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => next_state(1),
      Q => \state_reg_n_0_[1]\
    );
\state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => next_state(2),
      Q => \state_reg_n_0_[2]\
    );
\state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => next_state(3),
      Q => state(3)
    );
\state_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => next_state(4),
      Q => state(4)
    );
\state_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => next_state(5),
      Q => \^state_reg[5]_0\(0)
    );
\state_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => next_state(6),
      Q => state(6)
    );
\state_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => next_state(7),
      Q => state(7)
    );
\sys_adr[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0002"
    )
        port map (
      I0 => \cmd_arg[31]_i_3_n_0\,
      I1 => \^bd_cnt_reg[2]_0\,
      I2 => \bd_cnt_reg_n_0_[1]\,
      I3 => \bd_cnt_reg_n_0_[0]\,
      I4 => \cmd_arg[31]_i_4_n_0\,
      O => \sys_adr[12]_i_1_n_0\
    );
\sys_adr_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \sys_adr[12]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[26]_i_1_n_0\,
      Q => sys_adr(10)
    );
\sys_adr_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \sys_adr[12]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[27]_i_1_n_0\,
      Q => sys_adr(11)
    );
\sys_adr_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \sys_adr[12]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[28]_i_1_n_0\,
      Q => sys_adr(12)
    );
\sys_adr_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \sys_adr[12]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[18]_i_1_n_0\,
      Q => sys_adr(2)
    );
\sys_adr_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \sys_adr[12]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[19]_i_1_n_0\,
      Q => sys_adr(3)
    );
\sys_adr_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \sys_adr[12]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[20]_i_1_n_0\,
      Q => sys_adr(4)
    );
\sys_adr_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \sys_adr[12]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[21]_i_1_n_0\,
      Q => sys_adr(5)
    );
\sys_adr_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \sys_adr[12]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[22]_i_1_n_0\,
      Q => sys_adr(6)
    );
\sys_adr_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \sys_adr[12]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[23]_i_1_n_0\,
      Q => sys_adr(7)
    );
\sys_adr_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \sys_adr[12]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[24]_i_1_n_0\,
      Q => sys_adr(8)
    );
\sys_adr_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \sys_adr[12]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[25]_i_1_n_0\,
      Q => sys_adr(9)
    );
trans_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808080FF80808000"
    )
        port map (
      I0 => crc_ok,
      I1 => busy_n,
      I2 => \^state_reg[5]_0\(0),
      I3 => \Dat_Int_Status[0]_i_4_n_0\,
      I4 => send_done_i_3_n_0,
      I5 => trans_done_reg_n_0,
      O => trans_done_i_1_n_0
    );
trans_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => trans_done_i_1_n_0,
      Q => trans_done_reg_n_0
    );
trans_failed_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F020FFFFF0200000"
    )
        port map (
      I0 => trans_failed_i_2_n_0,
      I1 => crc_ok,
      I2 => \^state_reg[5]_0\(0),
      I3 => \Dat_Int_Status_reg[2]_0\,
      I4 => trans_failed,
      I5 => trans_failed_reg_n_0,
      O => trans_failed_i_1_n_0
    );
trans_failed_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_transm_complete,
      I1 => busy_n,
      O => trans_failed_i_2_n_0
    );
trans_failed_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEEEEAAAAAAAA"
    )
        port map (
      I0 => send_done_i_3_n_0,
      I1 => \Dat_Int_Status_reg[2]_0\,
      I2 => crc_ok,
      I3 => busy_n,
      I4 => internal_transm_complete,
      I5 => \Dat_Int_Status[5]_i_2_n_0\,
      O => trans_failed
    );
trans_failed_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => trans_failed_i_1_n_0,
      Q => trans_failed_reg_n_0
    );
transm_complete_q_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => trans_complete,
      Q => transm_complete_q
    );
tx_cycle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => tx_cycle_i_2_n_0,
      I2 => \^state_reg[5]_0\(0),
      I3 => \state_reg_n_0_[2]\,
      I4 => state(7),
      I5 => \^tx_cycle_reg_0\,
      O => tx_cycle_i_1_n_0
    );
tx_cycle_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000014"
    )
        port map (
      I0 => state(3),
      I1 => state(0),
      I2 => \state_reg_n_0_[1]\,
      I3 => state(6),
      I4 => state(4),
      O => tx_cycle_i_2_n_0
    );
tx_cycle_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => tx_cycle_i_1_n_0,
      Q => \^tx_cycle_reg_0\
    );
wb_we_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888B888"
    )
        port map (
      I0 => wb_we,
      I1 => \^m_wb_we_o_reg\,
      I2 => m_wb_we_o_rx,
      I3 => \^start_rx_fifo\,
      I4 => \^start_tx_fifo\,
      O => wb_we_reg
    );
we_req_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7775777744454444"
    )
        port map (
      I0 => state(4),
      I1 => we_req_i_2_n_0,
      I2 => we_req_reg_1,
      I3 => we_req_reg_0(0),
      I4 => send_done_i_5_n_0,
      I5 => \^write_req_s\,
      O => we_req_i_1_n_0
    );
we_req_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C0080"
    )
        port map (
      I0 => send_done_reg_0,
      I1 => \cmd_arg[31]_i_6_n_0\,
      I2 => state(3),
      I3 => \state_reg_n_0_[1]\,
      I4 => state(4),
      O => we_req_i_2_n_0
    );
we_req_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => we_req_i_1_n_0,
      Q => \^write_req_s\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sd_rx_fifo is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    tx_cycle_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    start_rx_fifo_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    o_wb_ack_reg : out STD_LOGIC;
    wb_free_reg : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sd_clk_OBUF_BUFG : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Dat_Int_Status_reg[2]\ : in STD_LOGIC;
    \Dat_Int_Status_reg[2]_0\ : in STD_LOGIC;
    we_rx : in STD_LOGIC;
    \adr_o_reg[3]_0\ : in STD_LOGIC;
    start_rx_fifo : in STD_LOGIC;
    \m_wb_dat_o_reg[0]\ : in STD_LOGIC;
    wb_m_ack : in STD_LOGIC;
    m_wb_we_o_rx : in STD_LOGIC;
    \tmp_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    CLK : in STD_LOGIC
  );
end sd_rx_fifo;

architecture STRUCTURE of sd_rx_fifo is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal adr_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \adr_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \adr_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \adr_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \adr_i[3]_i_2__0_n_0\ : STD_LOGIC;
  signal adr_o : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal adr_o0 : STD_LOGIC;
  signal \adr_o[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \adr_o[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \adr_o[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \adr_o[3]_i_2__0_n_0\ : STD_LOGIC;
  signal ft : STD_LOGIC;
  signal full09_in : STD_LOGIC;
  signal m_wb_we_o0 : STD_LOGIC;
  signal ram_we : STD_LOGIC;
  signal tmp : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_7_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_7_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_7_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_7_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_7_30_31_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_7_30_31_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_7_30_31_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_7_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \adr_i[0]_i_1__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \adr_i[1]_i_1__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \adr_i[2]_i_1__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \adr_i[3]_i_2__0\ : label is "soft_lutpair145";
  attribute syn_ramstyle : string;
  attribute syn_ramstyle of \adr_i_reg[0]\ : label is "1";
  attribute syn_ramstyle of \adr_i_reg[1]\ : label is "1";
  attribute syn_ramstyle of \adr_i_reg[2]\ : label is "1";
  attribute syn_ramstyle of \adr_i_reg[3]\ : label is "1";
  attribute SOFT_HLUTNM of \adr_o[0]_i_1__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \adr_o[1]_i_1__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \adr_o[2]_i_1__0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \adr_o[3]_i_2__0\ : label is "soft_lutpair144";
  attribute syn_ramstyle of \adr_o_reg[0]\ : label is "1";
  attribute syn_ramstyle of \adr_o_reg[1]\ : label is "1";
  attribute syn_ramstyle of \adr_o_reg[2]\ : label is "1";
  attribute syn_ramstyle of \adr_o_reg[3]\ : label is "1";
  attribute SOFT_HLUTNM of \m_wb_dat_o[31]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of m_wb_we_o_i_2 : label is "soft_lutpair143";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_7_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_5 : label is 256;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_5 : label is "Rx_Fifo/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_5 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_5 : label is 7;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_7_12_17 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_7_12_17 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_7_12_17 : label is "Rx_Fifo/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_12_17 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_7_12_17 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_12_17 : label is 7;
  attribute ram_offset of ram_reg_0_7_12_17 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_12_17 : label is 12;
  attribute ram_slice_end of ram_reg_0_7_12_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_7_18_23 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_7_18_23 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_7_18_23 : label is "Rx_Fifo/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_18_23 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_7_18_23 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_18_23 : label is 7;
  attribute ram_offset of ram_reg_0_7_18_23 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_18_23 : label is 18;
  attribute ram_slice_end of ram_reg_0_7_18_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_7_24_29 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_7_24_29 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_7_24_29 : label is "Rx_Fifo/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_24_29 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_7_24_29 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_24_29 : label is 7;
  attribute ram_offset of ram_reg_0_7_24_29 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_24_29 : label is 24;
  attribute ram_slice_end of ram_reg_0_7_24_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_7_30_31 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_7_30_31 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_7_30_31 : label is "Rx_Fifo/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_30_31 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_7_30_31 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_30_31 : label is 7;
  attribute ram_offset of ram_reg_0_7_30_31 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_30_31 : label is 30;
  attribute ram_slice_end of ram_reg_0_7_30_31 : label is 31;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_7_6_11 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_7_6_11 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_7_6_11 : label is "Rx_Fifo/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_6_11 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_7_6_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_6_11 : label is 7;
  attribute ram_offset of ram_reg_0_7_6_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_6_11 : label is 6;
  attribute ram_slice_end of ram_reg_0_7_6_11 : label is 11;
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\Dat_Int_Status[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88B8B888"
    )
        port map (
      I0 => \Dat_Int_Status_reg[2]\,
      I1 => \Dat_Int_Status_reg[2]_0\,
      I2 => full09_in,
      I3 => adr_i(3),
      I4 => adr_o(3),
      O => tx_cycle_reg
    );
\adr_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adr_i(0),
      O => \adr_i[0]_i_1__0_n_0\
    );
\adr_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => adr_i(0),
      I1 => adr_i(1),
      O => \adr_i[1]_i_1__0_n_0\
    );
\adr_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => adr_i(2),
      I1 => adr_i(0),
      I2 => adr_i(1),
      O => \adr_i[2]_i_1__0_n_0\
    );
\adr_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(0),
      I1 => we_rx,
      I2 => ft,
      O => ram_we
    );
\adr_i[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6CCC"
    )
        port map (
      I0 => adr_i(2),
      I1 => adr_i(3),
      I2 => adr_i(0),
      I3 => adr_i(1),
      O => \adr_i[3]_i_2__0_n_0\
    );
\adr_i_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => ram_we,
      CLR => AR(0),
      D => \adr_i[0]_i_1__0_n_0\,
      Q => adr_i(0)
    );
\adr_i_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => ram_we,
      CLR => AR(0),
      D => \adr_i[1]_i_1__0_n_0\,
      Q => adr_i(1)
    );
\adr_i_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => ram_we,
      CLR => AR(0),
      D => \adr_i[2]_i_1__0_n_0\,
      Q => adr_i(2)
    );
\adr_i_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => ram_we,
      CLR => AR(0),
      D => \adr_i[3]_i_2__0_n_0\,
      Q => adr_i(3)
    );
\adr_o[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adr_o(0),
      O => \adr_o[0]_i_1__0_n_0\
    );
\adr_o[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => adr_o(0),
      I1 => adr_o(1),
      O => \adr_o[1]_i_1__0_n_0\
    );
\adr_o[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => adr_o(2),
      I1 => adr_o(0),
      I2 => adr_o(1),
      O => \adr_o[2]_i_1__0_n_0\
    );
\adr_o[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"28AA"
    )
        port map (
      I0 => \adr_o_reg[3]_0\,
      I1 => adr_o(3),
      I2 => adr_i(3),
      I3 => full09_in,
      O => adr_o0
    );
\adr_o[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6CCC"
    )
        port map (
      I0 => adr_o(2),
      I1 => adr_o(3),
      I2 => adr_o(0),
      I3 => adr_o(1),
      O => \adr_o[3]_i_2__0_n_0\
    );
\adr_o[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => adr_i(0),
      I1 => adr_o(0),
      I2 => adr_o(2),
      I3 => adr_i(2),
      I4 => adr_o(1),
      I5 => adr_i(1),
      O => full09_in
    );
\adr_o_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => adr_o0,
      CLR => AR(0),
      D => \adr_o[0]_i_1__0_n_0\,
      Q => adr_o(0)
    );
\adr_o_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => adr_o0,
      CLR => AR(0),
      D => \adr_o[1]_i_1__0_n_0\,
      Q => adr_o(1)
    );
\adr_o_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => adr_o0,
      CLR => AR(0),
      D => \adr_o[2]_i_1__0_n_0\,
      Q => adr_o(2)
    );
\adr_o_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => adr_o0,
      CLR => AR(0),
      D => \adr_o[3]_i_2__0_n_0\,
      Q => adr_o(3)
    );
ft_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => '1',
      Q => ft
    );
\m_wb_dat_o[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AA20000"
    )
        port map (
      I0 => start_rx_fifo,
      I1 => full09_in,
      I2 => adr_i(3),
      I3 => adr_o(3),
      I4 => \m_wb_dat_o_reg[0]\,
      O => start_rx_fifo_reg(0)
    );
m_wb_we_o_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F300A200"
    )
        port map (
      I0 => m_wb_we_o0,
      I1 => wb_m_ack,
      I2 => \m_wb_dat_o_reg[0]\,
      I3 => start_rx_fifo,
      I4 => m_wb_we_o_rx,
      O => o_wb_ack_reg
    );
m_wb_we_o_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"28AA"
    )
        port map (
      I0 => \m_wb_dat_o_reg[0]\,
      I1 => adr_o(3),
      I2 => adr_i(3),
      I3 => full09_in,
      O => m_wb_we_o0
    );
ram_reg_0_7_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => adr_o(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => adr_o(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => adr_o(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => adr_i(2 downto 0),
      DIA(1 downto 0) => tmp(1 downto 0),
      DIB(1 downto 0) => tmp(3 downto 2),
      DIC(1 downto 0) => tmp(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => D(1 downto 0),
      DOB(1 downto 0) => D(3 downto 2),
      DOC(1 downto 0) => D(5 downto 4),
      DOD(1 downto 0) => NLW_ram_reg_0_7_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => sd_clk_OBUF_BUFG,
      WE => ram_we
    );
ram_reg_0_7_12_17: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => adr_o(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => adr_o(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => adr_o(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => adr_i(2 downto 0),
      DIA(1 downto 0) => tmp(13 downto 12),
      DIB(1 downto 0) => tmp(15 downto 14),
      DIC(1 downto 0) => tmp(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => D(13 downto 12),
      DOB(1 downto 0) => D(15 downto 14),
      DOC(1 downto 0) => D(17 downto 16),
      DOD(1 downto 0) => NLW_ram_reg_0_7_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => sd_clk_OBUF_BUFG,
      WE => ram_we
    );
ram_reg_0_7_18_23: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => adr_o(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => adr_o(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => adr_o(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => adr_i(2 downto 0),
      DIA(1 downto 0) => tmp(19 downto 18),
      DIB(1 downto 0) => tmp(21 downto 20),
      DIC(1 downto 0) => tmp(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => D(19 downto 18),
      DOB(1 downto 0) => D(21 downto 20),
      DOC(1 downto 0) => D(23 downto 22),
      DOD(1 downto 0) => NLW_ram_reg_0_7_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => sd_clk_OBUF_BUFG,
      WE => ram_we
    );
ram_reg_0_7_24_29: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => adr_o(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => adr_o(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => adr_o(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => adr_i(2 downto 0),
      DIA(1 downto 0) => tmp(25 downto 24),
      DIB(1 downto 0) => tmp(27 downto 26),
      DIC(1 downto 0) => tmp(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => D(25 downto 24),
      DOB(1 downto 0) => D(27 downto 26),
      DOC(1 downto 0) => D(29 downto 28),
      DOD(1 downto 0) => NLW_ram_reg_0_7_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => sd_clk_OBUF_BUFG,
      WE => ram_we
    );
ram_reg_0_7_30_31: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => adr_o(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => adr_o(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => adr_o(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => adr_i(2 downto 0),
      DIA(1 downto 0) => tmp(31 downto 30),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => D(31 downto 30),
      DOB(1 downto 0) => NLW_ram_reg_0_7_30_31_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_ram_reg_0_7_30_31_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_7_30_31_DOD_UNCONNECTED(1 downto 0),
      WCLK => sd_clk_OBUF_BUFG,
      WE => ram_we
    );
ram_reg_0_7_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => adr_o(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => adr_o(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => adr_o(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => adr_i(2 downto 0),
      DIA(1 downto 0) => tmp(7 downto 6),
      DIB(1 downto 0) => tmp(9 downto 8),
      DIC(1 downto 0) => tmp(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => D(7 downto 6),
      DOB(1 downto 0) => D(9 downto 8),
      DOC(1 downto 0) => D(11 downto 10),
      DOD(1 downto 0) => NLW_ram_reg_0_7_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => sd_clk_OBUF_BUFG,
      WE => ram_we
    );
\tmp_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => \tmp_reg[3]_0\(0),
      Q => tmp(0)
    );
\tmp_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(2),
      CLR => AR(0),
      D => \tmp_reg[3]_0\(2),
      Q => tmp(10)
    );
\tmp_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(2),
      CLR => AR(0),
      D => \tmp_reg[3]_0\(3),
      Q => tmp(11)
    );
\tmp_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(3),
      CLR => AR(0),
      D => \tmp_reg[3]_0\(0),
      Q => tmp(12)
    );
\tmp_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(3),
      CLR => AR(0),
      D => \tmp_reg[3]_0\(1),
      Q => tmp(13)
    );
\tmp_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(3),
      CLR => AR(0),
      D => \tmp_reg[3]_0\(2),
      Q => tmp(14)
    );
\tmp_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(3),
      CLR => AR(0),
      D => \tmp_reg[3]_0\(3),
      Q => tmp(15)
    );
\tmp_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(4),
      CLR => AR(0),
      D => \tmp_reg[3]_0\(0),
      Q => tmp(16)
    );
\tmp_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(4),
      CLR => AR(0),
      D => \tmp_reg[3]_0\(1),
      Q => tmp(17)
    );
\tmp_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(4),
      CLR => AR(0),
      D => \tmp_reg[3]_0\(2),
      Q => tmp(18)
    );
\tmp_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(4),
      CLR => AR(0),
      D => \tmp_reg[3]_0\(3),
      Q => tmp(19)
    );
\tmp_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => \tmp_reg[3]_0\(1),
      Q => tmp(1)
    );
\tmp_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(5),
      CLR => AR(0),
      D => \tmp_reg[3]_0\(0),
      Q => tmp(20)
    );
\tmp_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(5),
      CLR => AR(0),
      D => \tmp_reg[3]_0\(1),
      Q => tmp(21)
    );
\tmp_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(5),
      CLR => AR(0),
      D => \tmp_reg[3]_0\(2),
      Q => tmp(22)
    );
\tmp_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(5),
      CLR => AR(0),
      D => \tmp_reg[3]_0\(3),
      Q => tmp(23)
    );
\tmp_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(6),
      CLR => AR(0),
      D => \tmp_reg[3]_0\(0),
      Q => tmp(24)
    );
\tmp_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(6),
      CLR => AR(0),
      D => \tmp_reg[3]_0\(1),
      Q => tmp(25)
    );
\tmp_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(6),
      CLR => AR(0),
      D => \tmp_reg[3]_0\(2),
      Q => tmp(26)
    );
\tmp_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(6),
      CLR => AR(0),
      D => \tmp_reg[3]_0\(3),
      Q => tmp(27)
    );
\tmp_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(7),
      CLR => AR(0),
      D => \tmp_reg[3]_0\(0),
      Q => tmp(28)
    );
\tmp_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(7),
      CLR => AR(0),
      D => \tmp_reg[3]_0\(1),
      Q => tmp(29)
    );
\tmp_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => \tmp_reg[3]_0\(2),
      Q => tmp(2)
    );
\tmp_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(7),
      CLR => AR(0),
      D => \tmp_reg[3]_0\(2),
      Q => tmp(30)
    );
\tmp_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(7),
      CLR => AR(0),
      D => \tmp_reg[3]_0\(3),
      Q => tmp(31)
    );
\tmp_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(0),
      CLR => AR(0),
      D => \tmp_reg[3]_0\(3),
      Q => tmp(3)
    );
\tmp_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(1),
      CLR => AR(0),
      D => \tmp_reg[3]_0\(0),
      Q => tmp(4)
    );
\tmp_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(1),
      CLR => AR(0),
      D => \tmp_reg[3]_0\(1),
      Q => tmp(5)
    );
\tmp_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(1),
      CLR => AR(0),
      D => \tmp_reg[3]_0\(2),
      Q => tmp(6)
    );
\tmp_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(1),
      CLR => AR(0),
      D => \tmp_reg[3]_0\(3),
      Q => tmp(7)
    );
\tmp_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(2),
      CLR => AR(0),
      D => \tmp_reg[3]_0\(0),
      Q => tmp(8)
    );
\tmp_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => E(2),
      CLR => AR(0),
      D => \tmp_reg[3]_0\(1),
      Q => tmp(9)
    );
wb_free_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D7558200FFFFFFFF"
    )
        port map (
      I0 => \m_wb_dat_o_reg[0]\,
      I1 => adr_o(3),
      I2 => adr_i(3),
      I3 => full09_in,
      I4 => wb_m_ack,
      I5 => start_rx_fifo,
      O => wb_free_reg
    );
\we_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => we_rx,
      D => \^q\(7),
      PRE => AR(0),
      Q => \^q\(0)
    );
\we_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => we_rx,
      CLR => AR(0),
      D => \^q\(0),
      Q => \^q\(1)
    );
\we_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => we_rx,
      CLR => AR(0),
      D => \^q\(1),
      Q => \^q\(2)
    );
\we_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => we_rx,
      CLR => AR(0),
      D => \^q\(2),
      Q => \^q\(3)
    );
\we_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => we_rx,
      CLR => AR(0),
      D => \^q\(3),
      Q => \^q\(4)
    );
\we_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => we_rx,
      CLR => AR(0),
      D => \^q\(4),
      Q => \^q\(5)
    );
\we_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => we_rx,
      CLR => AR(0),
      D => \^q\(5),
      Q => \^q\(6)
    );
\we_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => we_rx,
      CLR => AR(0),
      D => \^q\(6),
      Q => \^q\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sd_tx_fifo is
  port (
    \adr_i_reg[3]_0\ : out STD_LOGIC;
    tx_f : out STD_LOGIC;
    start_tx_fifo_reg : out STD_LOGIC;
    o_wb_ack_reg : out STD_LOGIC;
    \bd_cnt_reg[2]\ : out STD_LOGIC;
    \^q\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \adr_i_reg[3]_1\ : in STD_LOGIC;
    rd : in STD_LOGIC;
    ackd_reg : in STD_LOGIC;
    wb_m_ack : in STD_LOGIC;
    start_tx_fifo : in STD_LOGIC;
    ackd_reg_0 : in STD_LOGIC;
    m_wb_stb_o_tx : in STD_LOGIC;
    \state[3]_i_2\ : in STD_LOGIC;
    sd_clk_OBUF_BUFG : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end sd_tx_fifo;

architecture STRUCTURE of sd_tx_fifo is
  signal adr_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \adr_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \adr_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \adr_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \adr_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \adr_i[3]_i_2_n_0\ : STD_LOGIC;
  signal adr_o : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal adr_o0 : STD_LOGIC;
  signal \adr_o[0]_i_1_n_0\ : STD_LOGIC;
  signal \adr_o[1]_i_1_n_0\ : STD_LOGIC;
  signal \adr_o[2]_i_1_n_0\ : STD_LOGIC;
  signal \adr_o[3]_i_2_n_0\ : STD_LOGIC;
  signal full00_in : STD_LOGIC;
  signal m_wb_we_o0 : STD_LOGIC;
  signal NLW_ram_reg_0_7_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_7_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_7_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_7_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_7_30_31_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_7_30_31_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_7_30_31_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_7_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Dat_Int_Status[2]_i_3\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of ackd_i_2 : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \adr_i[0]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \adr_i[1]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \adr_i[2]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \adr_i[3]_i_2\ : label is "soft_lutpair152";
  attribute syn_ramstyle : string;
  attribute syn_ramstyle of \adr_i_reg[0]\ : label is "no_rw_check";
  attribute syn_ramstyle of \adr_i_reg[1]\ : label is "no_rw_check";
  attribute syn_ramstyle of \adr_i_reg[2]\ : label is "no_rw_check";
  attribute syn_ramstyle of \adr_i_reg[3]\ : label is "no_rw_check";
  attribute SOFT_HLUTNM of \adr_o[0]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \adr_o[1]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \adr_o[2]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \adr_o[3]_i_2\ : label is "soft_lutpair153";
  attribute syn_ramstyle of \adr_o_reg[0]\ : label is "no_rw_check";
  attribute syn_ramstyle of \adr_o_reg[1]\ : label is "no_rw_check";
  attribute syn_ramstyle of \adr_o_reg[2]\ : label is "no_rw_check";
  attribute syn_ramstyle of \adr_o_reg[3]\ : label is "no_rw_check";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_7_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_5 : label is 256;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_5 : label is "Tx_Fifo/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_5 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_5 : label is 7;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_7_12_17 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_7_12_17 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_7_12_17 : label is "Tx_Fifo/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_12_17 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_7_12_17 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_12_17 : label is 7;
  attribute ram_offset of ram_reg_0_7_12_17 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_12_17 : label is 12;
  attribute ram_slice_end of ram_reg_0_7_12_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_7_18_23 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_7_18_23 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_7_18_23 : label is "Tx_Fifo/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_18_23 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_7_18_23 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_18_23 : label is 7;
  attribute ram_offset of ram_reg_0_7_18_23 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_18_23 : label is 18;
  attribute ram_slice_end of ram_reg_0_7_18_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_7_24_29 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_7_24_29 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_7_24_29 : label is "Tx_Fifo/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_24_29 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_7_24_29 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_24_29 : label is 7;
  attribute ram_offset of ram_reg_0_7_24_29 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_24_29 : label is 24;
  attribute ram_slice_end of ram_reg_0_7_24_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_7_30_31 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_7_30_31 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_7_30_31 : label is "Tx_Fifo/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_30_31 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_7_30_31 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_30_31 : label is 7;
  attribute ram_offset of ram_reg_0_7_30_31 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_30_31 : label is 30;
  attribute ram_slice_end of ram_reg_0_7_30_31 : label is 31;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_7_6_11 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_7_6_11 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_7_6_11 : label is "Tx_Fifo/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_6_11 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_7_6_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_6_11 : label is 7;
  attribute ram_offset of ram_reg_0_7_6_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_6_11 : label is 6;
  attribute ram_slice_end of ram_reg_0_7_6_11 : label is 11;
  attribute SOFT_HLUTNM of \state[1]_i_2__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \state[3]_i_4\ : label is "soft_lutpair151";
begin
\Dat_Int_Status[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => full00_in,
      I1 => adr_i(3),
      I2 => adr_o(3),
      O => \adr_i_reg[3]_0\
    );
ackd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5708"
    )
        port map (
      I0 => start_tx_fifo,
      I1 => ackd_reg_0,
      I2 => m_wb_we_o0,
      I3 => ackd_reg,
      O => start_tx_fifo_reg
    );
ackd_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D700"
    )
        port map (
      I0 => full00_in,
      I1 => adr_i(3),
      I2 => adr_o(3),
      I3 => ackd_reg,
      I4 => wb_m_ack,
      O => m_wb_we_o0
    );
\adr_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adr_i(0),
      O => \adr_i[0]_i_1_n_0\
    );
\adr_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => adr_i(0),
      I1 => adr_i(1),
      O => \adr_i[1]_i_1_n_0\
    );
\adr_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => adr_i(2),
      I1 => adr_i(0),
      I2 => adr_i(1),
      O => \adr_i[2]_i_1_n_0\
    );
\adr_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"82AA"
    )
        port map (
      I0 => \adr_i_reg[3]_1\,
      I1 => adr_o(3),
      I2 => adr_i(3),
      I3 => full00_in,
      O => \adr_i[3]_i_1__0_n_0\
    );
\adr_i[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6CCC"
    )
        port map (
      I0 => adr_i(2),
      I1 => adr_i(3),
      I2 => adr_i(0),
      I3 => adr_i(1),
      O => \adr_i[3]_i_2_n_0\
    );
\adr_i_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \adr_i[3]_i_1__0_n_0\,
      CLR => AR(0),
      D => \adr_i[0]_i_1_n_0\,
      Q => adr_i(0)
    );
\adr_i_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \adr_i[3]_i_1__0_n_0\,
      CLR => AR(0),
      D => \adr_i[1]_i_1_n_0\,
      Q => adr_i(1)
    );
\adr_i_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \adr_i[3]_i_1__0_n_0\,
      CLR => AR(0),
      D => \adr_i[2]_i_1_n_0\,
      Q => adr_i(2)
    );
\adr_i_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \adr_i[3]_i_1__0_n_0\,
      CLR => AR(0),
      D => \adr_i[3]_i_2_n_0\,
      Q => adr_i(3)
    );
\adr_o[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adr_o(0),
      O => \adr_o[0]_i_1_n_0\
    );
\adr_o[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => adr_o(0),
      I1 => adr_o(1),
      O => \adr_o[1]_i_1_n_0\
    );
\adr_o[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => adr_o(2),
      I1 => adr_o(0),
      I2 => adr_o(1),
      O => \adr_o[2]_i_1_n_0\
    );
\adr_o[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"28AA"
    )
        port map (
      I0 => rd,
      I1 => adr_o(3),
      I2 => adr_i(3),
      I3 => full00_in,
      O => adr_o0
    );
\adr_o[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6CCC"
    )
        port map (
      I0 => adr_o(2),
      I1 => adr_o(3),
      I2 => adr_o(0),
      I3 => adr_o(1),
      O => \adr_o[3]_i_2_n_0\
    );
\adr_o[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => adr_i(0),
      I1 => adr_o(0),
      I2 => adr_o(2),
      I3 => adr_i(2),
      I4 => adr_o(1),
      I5 => adr_i(1),
      O => full00_in
    );
\adr_o_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => adr_o0,
      CLR => AR(0),
      D => \adr_o[0]_i_1_n_0\,
      Q => adr_o(0)
    );
\adr_o_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => adr_o0,
      CLR => AR(0),
      D => \adr_o[1]_i_1_n_0\,
      Q => adr_o(1)
    );
\adr_o_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => adr_o0,
      CLR => AR(0),
      D => \adr_o[2]_i_1_n_0\,
      Q => adr_o(2)
    );
\adr_o_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => adr_o0,
      CLR => AR(0),
      D => \adr_o[3]_i_2_n_0\,
      Q => adr_o(3)
    );
m_wb_cyc_o_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0C0"
    )
        port map (
      I0 => wb_m_ack,
      I1 => m_wb_we_o0,
      I2 => start_tx_fifo,
      I3 => m_wb_stb_o_tx,
      O => o_wb_ack_reg
    );
ram_reg_0_7_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => adr_o(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => adr_o(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => adr_o(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => adr_i(2 downto 0),
      DIA(1 downto 0) => Q(1 downto 0),
      DIB(1 downto 0) => Q(3 downto 2),
      DIC(1 downto 0) => Q(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^q\(1 downto 0),
      DOB(1 downto 0) => \^q\(3 downto 2),
      DOC(1 downto 0) => \^q\(5 downto 4),
      DOD(1 downto 0) => NLW_ram_reg_0_7_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => \adr_i[3]_i_1__0_n_0\
    );
ram_reg_0_7_12_17: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => adr_o(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => adr_o(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => adr_o(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => adr_i(2 downto 0),
      DIA(1 downto 0) => Q(13 downto 12),
      DIB(1 downto 0) => Q(15 downto 14),
      DIC(1 downto 0) => Q(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^q\(13 downto 12),
      DOB(1 downto 0) => \^q\(15 downto 14),
      DOC(1 downto 0) => \^q\(17 downto 16),
      DOD(1 downto 0) => NLW_ram_reg_0_7_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => \adr_i[3]_i_1__0_n_0\
    );
ram_reg_0_7_18_23: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => adr_o(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => adr_o(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => adr_o(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => adr_i(2 downto 0),
      DIA(1 downto 0) => Q(19 downto 18),
      DIB(1 downto 0) => Q(21 downto 20),
      DIC(1 downto 0) => Q(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^q\(19 downto 18),
      DOB(1 downto 0) => \^q\(21 downto 20),
      DOC(1 downto 0) => \^q\(23 downto 22),
      DOD(1 downto 0) => NLW_ram_reg_0_7_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => \adr_i[3]_i_1__0_n_0\
    );
ram_reg_0_7_24_29: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => adr_o(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => adr_o(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => adr_o(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => adr_i(2 downto 0),
      DIA(1 downto 0) => Q(25 downto 24),
      DIB(1 downto 0) => Q(27 downto 26),
      DIC(1 downto 0) => Q(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^q\(25 downto 24),
      DOB(1 downto 0) => \^q\(27 downto 26),
      DOC(1 downto 0) => \^q\(29 downto 28),
      DOD(1 downto 0) => NLW_ram_reg_0_7_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => \adr_i[3]_i_1__0_n_0\
    );
ram_reg_0_7_30_31: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => adr_o(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => adr_o(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => adr_o(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => adr_i(2 downto 0),
      DIA(1 downto 0) => Q(31 downto 30),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^q\(31 downto 30),
      DOB(1 downto 0) => NLW_ram_reg_0_7_30_31_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_ram_reg_0_7_30_31_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_7_30_31_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => \adr_i[3]_i_1__0_n_0\
    );
ram_reg_0_7_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => adr_o(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => adr_o(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => adr_o(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => adr_i(2 downto 0),
      DIA(1 downto 0) => Q(7 downto 6),
      DIB(1 downto 0) => Q(9 downto 8),
      DIC(1 downto 0) => Q(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^q\(7 downto 6),
      DOB(1 downto 0) => \^q\(9 downto 8),
      DOC(1 downto 0) => \^q\(11 downto 10),
      DOD(1 downto 0) => NLW_ram_reg_0_7_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => \adr_i[3]_i_1__0_n_0\
    );
\state[1]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => full00_in,
      I1 => adr_i(3),
      I2 => adr_o(3),
      O => tx_f
    );
\state[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D7FF"
    )
        port map (
      I0 => \state[3]_i_2\,
      I1 => adr_o(3),
      I2 => adr_i(3),
      I3 => full00_in,
      O => \bd_cnt_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sdc_cont_axi_converter is
  port (
    first_io_op_done : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wb_s_dat_axi_wb : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \current_cmd_step_reg[3]_0\ : out STD_LOGIC;
    wb_s_we_axi_wb : out STD_LOGIC;
    wb_s_cyc_stb_axi_wb : out STD_LOGIC;
    sd_err_OBUF : out STD_LOGIC;
    sd_ready_OBUF : out STD_LOGIC;
    \state_reg[3]_0\ : out STD_LOGIC;
    \state_reg[3]_1\ : out STD_LOGIC;
    \state_reg[3]_2\ : out STD_LOGIC;
    wb_ack_o_reg : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \cmd_arg_reg[31]\ : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \cmd_resp_1_reg[31]\ : out STD_LOGIC_VECTOR ( 21 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    wb_ack_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    wb_ack_o_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    wb_ack_o_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    wb_ack_o_reg_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \we_reg[0]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    int_busy0_out : out STD_LOGIC;
    \state_reg[3]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[3]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    error_isr_reset_reg : out STD_LOGIC;
    normal_isr_reset_reg : out STD_LOGIC;
    Bd_isr_reset_reg : out STD_LOGIC;
    wb_ack_o_reg_4 : out STD_LOGIC;
    we_req_reg : out STD_LOGIC;
    wb_ack_o_reg_5 : out STD_LOGIC;
    wb_ack_o_reg_6 : out STD_LOGIC;
    rst_IBUF : in STD_LOGIC;
    CLK : in STD_LOGIC;
    \next_state_reg[1]_i_1_0\ : in STD_LOGIC;
    \next_state_reg[1]_i_1_1\ : in STD_LOGIC;
    wb_s_ack_wb_axi : in STD_LOGIC;
    \next_state_reg[4]_i_1_0\ : in STD_LOGIC;
    pulse_reg : in STD_LOGIC;
    \FSM_onehot_state_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_state_reg[3]\ : in STD_LOGIC;
    \next_state_reg[0]_i_1_0\ : in STD_LOGIC;
    \RCA_reg[15]_0\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \next_state_reg[4]_i_1_1\ : in STD_LOGIC;
    \dat_in_m_rx_bd_reg[15]\ : in STD_LOGIC;
    \dat_in_m_rx_bd_reg[15]_0\ : in STD_LOGIC;
    cmd_set : in STD_LOGIC_VECTOR ( 0 to 0 );
    cmd_arg : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \wb_dat_o_reg[1]\ : in STD_LOGIC;
    \wb_dat_o_reg[1]_0\ : in STD_LOGIC;
    write_req_s : in STD_LOGIC;
    \wb_dat_o_reg[31]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \wb_dat_o_reg[31]_0\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \wb_dat_o_reg[15]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \wb_dat_o_reg[2]\ : in STD_LOGIC;
    \wb_dat_o_reg[5]\ : in STD_LOGIC;
    \wb_dat_o_reg[4]\ : in STD_LOGIC;
    \wb_dat_o_reg[4]_0\ : in STD_LOGIC;
    \wb_dat_o_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \wb_dat_o_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \wb_dat_o_reg[5]_i_2_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \wb_dat_o_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wb_dat_o[0]_i_3_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wb_dat_o[0]_i_3_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wb_dat_o_reg[1]_2\ : in STD_LOGIC;
    \wb_dat_o_reg[2]_1\ : in STD_LOGIC;
    \wb_dat_o_reg[5]_i_2_1\ : in STD_LOGIC;
    \wb_dat_o_reg[4]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \wb_dat_o_reg[4]_2\ : in STD_LOGIC;
    \wb_dat_o_reg[0]_0\ : in STD_LOGIC;
    error_isr_reset : in STD_LOGIC;
    normal_isr_reset : in STD_LOGIC;
    Bd_isr_reset : in STD_LOGIC
  );
end sdc_cont_axi_converter;

architecture STRUCTURE of sdc_cont_axi_converter is
  signal Bd_isr_reset_i_3_n_0 : STD_LOGIC;
  signal Bd_isr_reset_i_4_n_0 : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal RCA : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal RCA0 : STD_LOGIC;
  signal \RCA[15]_i_2_n_0\ : STD_LOGIC;
  signal \argument_reg[31]_i_4_n_0\ : STD_LOGIC;
  signal \argument_reg[31]_i_6_n_0\ : STD_LOGIC;
  signal \argument_reg[31]_i_7_n_0\ : STD_LOGIC;
  signal \argument_reg[9]_i_3_n_0\ : STD_LOGIC;
  signal \argument_reg[9]_i_4_n_0\ : STD_LOGIC;
  signal \cmd_setting_reg[13]_i_3_n_0\ : STD_LOGIC;
  signal current_cmd_step0 : STD_LOGIC;
  signal \current_cmd_step[0]_i_1_n_0\ : STD_LOGIC;
  signal current_cmd_step_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^current_cmd_step_reg[3]_0\ : STD_LOGIC;
  signal \dat_in_m_rx_bd[15]_i_2_n_0\ : STD_LOGIC;
  signal \dat_in_m_tx_bd[15]_i_3_n_0\ : STD_LOGIC;
  signal \^first_io_op_done\ : STD_LOGIC;
  signal first_io_op_done_i_1_n_0 : STD_LOGIC;
  signal first_io_op_done_i_2_n_0 : STD_LOGIC;
  signal next_state : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \next_state__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \next_state_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \next_state_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \next_state_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \next_state_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \next_state_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \next_state_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \next_state_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \next_state_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \next_state_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \next_state_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \next_state_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \next_state_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \next_state_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \next_state_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \next_state_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal \next_state_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \next_state_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \next_state_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \next_state_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \next_state_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \next_state_reg[3]_i_7_n_0\ : STD_LOGIC;
  signal \next_state_reg[3]_i_8_n_0\ : STD_LOGIC;
  signal \next_state_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \next_state_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \next_state_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \next_state_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \next_state_reg[4]_i_6_n_0\ : STD_LOGIC;
  signal normal_isr_reset_i_2_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal saved_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \saved_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \saved_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \saved_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \saved_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \saved_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \saved_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \saved_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \sdc_cont_wb/sd_controller_wb0/we_m_rx_bd1\ : STD_LOGIC;
  signal \software_reset_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \software_reset_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \software_reset_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \software_reset_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \software_reset_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \software_reset_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[4]_i_2_n_0\ : STD_LOGIC;
  signal \^state_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^state_reg[3]_0\ : STD_LOGIC;
  signal \state_reg_n_0_[0]\ : STD_LOGIC;
  signal \state_reg_n_0_[2]\ : STD_LOGIC;
  signal \state_reg_n_0_[3]\ : STD_LOGIC;
  signal \state_reg_n_0_[4]\ : STD_LOGIC;
  signal \time_out_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal wb_ack_o_i_2_n_0 : STD_LOGIC;
  signal \wb_dat_o[0]_i_2_n_0\ : STD_LOGIC;
  signal \wb_dat_o[0]_i_3_n_0\ : STD_LOGIC;
  signal \wb_dat_o[0]_i_5_n_0\ : STD_LOGIC;
  signal \wb_dat_o[0]_i_7_n_0\ : STD_LOGIC;
  signal \wb_dat_o[0]_i_8_n_0\ : STD_LOGIC;
  signal \wb_dat_o[0]_i_9_n_0\ : STD_LOGIC;
  signal \wb_dat_o[15]_i_2_n_0\ : STD_LOGIC;
  signal \wb_dat_o[1]_i_2_n_0\ : STD_LOGIC;
  signal \wb_dat_o[1]_i_8_n_0\ : STD_LOGIC;
  signal \wb_dat_o[1]_i_9_n_0\ : STD_LOGIC;
  signal \wb_dat_o[2]_i_2_n_0\ : STD_LOGIC;
  signal \wb_dat_o[2]_i_4_n_0\ : STD_LOGIC;
  signal \wb_dat_o[31]_i_3_n_0\ : STD_LOGIC;
  signal \wb_dat_o[31]_i_6_n_0\ : STD_LOGIC;
  signal \wb_dat_o[4]_i_2_n_0\ : STD_LOGIC;
  signal \wb_dat_o[4]_i_4_n_0\ : STD_LOGIC;
  signal \wb_dat_o[5]_i_3_n_0\ : STD_LOGIC;
  signal \wb_dat_o[5]_i_4_n_0\ : STD_LOGIC;
  signal \wb_dat_o[5]_i_6_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal wb_s_addr_axi_wb : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \^wb_s_cyc_stb_axi_wb\ : STD_LOGIC;
  signal \^wb_s_dat_axi_wb\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^wb_s_we_axi_wb\ : STD_LOGIC;
  signal we_m_rx_bd_i_2_n_0 : STD_LOGIC;
  signal we_m_tx_bd_i_2_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of Bd_isr_reset_i_3 : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of Bd_isr_reset_i_4 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_2\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \RCA[15]_i_2\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \argument_reg[0]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \argument_reg[10]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \argument_reg[11]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \argument_reg[12]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \argument_reg[13]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \argument_reg[1]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \argument_reg[2]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \argument_reg[31]_i_4\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \argument_reg[31]_i_5\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \argument_reg[3]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \argument_reg[4]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \argument_reg[5]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \argument_reg[6]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \argument_reg[7]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \argument_reg[9]_i_3\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \argument_reg[9]_i_4\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \clock_divider[5]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \cmd_setting_reg[0]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \cmd_setting_reg[13]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \cmd_setting_reg[13]_i_2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \cmd_setting_reg[13]_i_3\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \cmd_setting_reg[1]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \cmd_setting_reg[2]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \cmd_setting_reg[3]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \cmd_setting_reg[4]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \cmd_setting_reg[9]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \current_cmd_step[1]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \current_cmd_step[2]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \current_cmd_step[3]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \current_cmd_step[4]_i_2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \dat_in_m_rx_bd[15]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \dat_in_m_tx_bd[15]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of int_busy_i_2 : label is "soft_lutpair11";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \next_state_reg[0]\ : label is "LD";
  attribute SOFT_HLUTNM of \next_state_reg[0]_i_6\ : label is "soft_lutpair34";
  attribute XILINX_LEGACY_PRIM of \next_state_reg[1]\ : label is "LD";
  attribute SOFT_HLUTNM of \next_state_reg[1]_i_6\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \next_state_reg[1]_i_7\ : label is "soft_lutpair39";
  attribute XILINX_LEGACY_PRIM of \next_state_reg[2]\ : label is "LD";
  attribute SOFT_HLUTNM of \next_state_reg[2]_i_4\ : label is "soft_lutpair15";
  attribute XILINX_LEGACY_PRIM of \next_state_reg[3]\ : label is "LD";
  attribute SOFT_HLUTNM of \next_state_reg[3]_i_5\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \next_state_reg[3]_i_6\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \next_state_reg[3]_i_7\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \next_state_reg[3]_i_8\ : label is "soft_lutpair29";
  attribute XILINX_LEGACY_PRIM of \next_state_reg[4]\ : label is "LD";
  attribute SOFT_HLUTNM of \next_state_reg[4]_i_5\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \next_state_reg[4]_i_6\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of normal_isr_reset_i_2 : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \saved_state[0]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \saved_state[2]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \saved_state[3]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of sd_err_OBUF_inst_i_1 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of sd_ready_OBUF_inst_i_1 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \software_reset_reg[0]_i_2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \software_reset_reg[0]_i_3\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \software_reset_reg[0]_i_4\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \software_reset_reg[1]_i_3\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \software_reset_reg[1]_i_4\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \software_reset_reg[2]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \software_reset_reg[4]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \time_out_reg[10]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \time_out_reg[11]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \time_out_reg[12]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \time_out_reg[13]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \time_out_reg[13]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \time_out_reg[8]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of wb_ack_o_i_3 : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \wb_dat_o[15]_i_3\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \wb_dat_o[15]_i_4\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \wb_dat_o[15]_i_5\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \wb_dat_o[31]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \wb_dat_o[31]_i_3\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \wb_dat_o[31]_i_5\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \wb_dat_o[31]_i_6\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \wb_dat_o[4]_i_4\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \wb_dat_o[5]_i_3\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \wb_dat_o[5]_i_4\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \we[0]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \we[1]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of we_m_rx_bd_i_1 : label is "soft_lutpair9";
begin
  Q(0) <= \^q\(0);
  \current_cmd_step_reg[3]_0\ <= \^current_cmd_step_reg[3]_0\;
  first_io_op_done <= \^first_io_op_done\;
  \state_reg[1]_0\(1 downto 0) <= \^state_reg[1]_0\(1 downto 0);
  \state_reg[3]_0\ <= \^state_reg[3]_0\;
  wb_s_cyc_stb_axi_wb <= \^wb_s_cyc_stb_axi_wb\;
  wb_s_dat_axi_wb(9 downto 0) <= \^wb_s_dat_axi_wb\(9 downto 0);
  wb_s_we_axi_wb <= \^wb_s_we_axi_wb\;
Bd_isr_reset_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002222E222"
    )
        port map (
      I0 => Bd_isr_reset,
      I1 => \sdc_cont_wb/sd_controller_wb0/we_m_rx_bd1\,
      I2 => wb_s_addr_axi_wb(2),
      I3 => Bd_isr_reset_i_3_n_0,
      I4 => wb_s_addr_axi_wb(3),
      I5 => Bd_isr_reset_i_4_n_0,
      O => Bd_isr_reset_reg
    );
Bd_isr_reset_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFAFFEBFFAFFAFE"
    )
        port map (
      I0 => wb_s_ack_wb_axi,
      I1 => \^q\(0),
      I2 => \state_reg_n_0_[4]\,
      I3 => \state_reg_n_0_[0]\,
      I4 => \state_reg_n_0_[2]\,
      I5 => \state_reg_n_0_[3]\,
      O => \sdc_cont_wb/sd_controller_wb0/we_m_rx_bd1\
    );
Bd_isr_reset_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state_reg_n_0_[4]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \state_reg_n_0_[2]\,
      O => Bd_isr_reset_i_3_n_0
    );
Bd_isr_reset_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF32"
    )
        port map (
      I0 => \^wb_s_cyc_stb_axi_wb\,
      I1 => \^wb_s_we_axi_wb\,
      I2 => wb_s_ack_wb_axi,
      I3 => rst_IBUF,
      O => Bd_isr_reset_i_4_n_0
    );
\FSM_onehot_state[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFAAAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg[2]\(0),
      I1 => \FSM_onehot_state[3]_i_2_n_0\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \^q\(0),
      I4 => \state_reg_n_0_[3]\,
      I5 => \FSM_onehot_state_reg[2]\(1),
      O => D(0)
    );
\FSM_onehot_state[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000000FFFFFFFF"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_2_n_0\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \^q\(0),
      I3 => \state_reg_n_0_[3]\,
      I4 => \FSM_onehot_state_reg[2]\(1),
      I5 => \FSM_onehot_state_reg[3]\,
      O => D(1)
    );
\FSM_onehot_state[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[4]\,
      O => \FSM_onehot_state[3]_i_2_n_0\
    );
\RCA[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \state_reg_n_0_[3]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state[3]_i_2_n_0\,
      I4 => current_cmd_step_reg(0),
      I5 => \RCA[15]_i_2_n_0\,
      O => RCA0
    );
\RCA[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => current_cmd_step_reg(3),
      I1 => current_cmd_step_reg(1),
      I2 => current_cmd_step_reg(2),
      O => \RCA[15]_i_2_n_0\
    );
\RCA_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => RCA0,
      D => \RCA_reg[15]_0\(2),
      Q => RCA(0),
      R => rst_IBUF
    );
\RCA_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => RCA0,
      D => \RCA_reg[15]_0\(12),
      Q => RCA(10),
      R => rst_IBUF
    );
\RCA_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => RCA0,
      D => \RCA_reg[15]_0\(13),
      Q => RCA(11),
      R => rst_IBUF
    );
\RCA_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => RCA0,
      D => \RCA_reg[15]_0\(14),
      Q => RCA(12),
      R => rst_IBUF
    );
\RCA_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => RCA0,
      D => \RCA_reg[15]_0\(15),
      Q => RCA(13),
      R => rst_IBUF
    );
\RCA_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => RCA0,
      D => \RCA_reg[15]_0\(16),
      Q => RCA(14),
      R => rst_IBUF
    );
\RCA_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => RCA0,
      D => \RCA_reg[15]_0\(17),
      Q => RCA(15),
      R => rst_IBUF
    );
\RCA_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => RCA0,
      D => \RCA_reg[15]_0\(3),
      Q => RCA(1),
      R => rst_IBUF
    );
\RCA_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => RCA0,
      D => \RCA_reg[15]_0\(4),
      Q => RCA(2),
      R => rst_IBUF
    );
\RCA_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => RCA0,
      D => \RCA_reg[15]_0\(5),
      Q => RCA(3),
      R => rst_IBUF
    );
\RCA_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => RCA0,
      D => \RCA_reg[15]_0\(6),
      Q => RCA(4),
      R => rst_IBUF
    );
\RCA_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => RCA0,
      D => \RCA_reg[15]_0\(7),
      Q => RCA(5),
      R => rst_IBUF
    );
\RCA_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => RCA0,
      D => \RCA_reg[15]_0\(8),
      Q => RCA(6),
      R => rst_IBUF
    );
\RCA_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => RCA0,
      D => \RCA_reg[15]_0\(9),
      Q => RCA(7),
      R => rst_IBUF
    );
\RCA_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => RCA0,
      D => \RCA_reg[15]_0\(10),
      Q => RCA(8),
      R => rst_IBUF
    );
\RCA_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => RCA0,
      D => \RCA_reg[15]_0\(11),
      Q => RCA(9),
      R => rst_IBUF
    );
\argument_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \^wb_s_cyc_stb_axi_wb\,
      I1 => \^wb_s_dat_axi_wb\(0),
      I2 => wb_s_ack_wb_axi,
      I3 => cmd_arg(0),
      O => \cmd_arg_reg[31]\(0)
    );
\argument_reg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \^wb_s_cyc_stb_axi_wb\,
      I1 => \^wb_s_dat_axi_wb\(6),
      I2 => wb_s_ack_wb_axi,
      I3 => cmd_arg(8),
      O => \cmd_arg_reg[31]\(8)
    );
\argument_reg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \^wb_s_cyc_stb_axi_wb\,
      I1 => \^wb_s_dat_axi_wb\(7),
      I2 => wb_s_ack_wb_axi,
      I3 => cmd_arg(9),
      O => \cmd_arg_reg[31]\(9)
    );
\argument_reg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \^wb_s_cyc_stb_axi_wb\,
      I1 => \^wb_s_dat_axi_wb\(8),
      I2 => wb_s_ack_wb_axi,
      I3 => cmd_arg(10),
      O => \cmd_arg_reg[31]\(10)
    );
\argument_reg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \^wb_s_cyc_stb_axi_wb\,
      I1 => \^wb_s_dat_axi_wb\(9),
      I2 => wb_s_ack_wb_axi,
      I3 => cmd_arg(11),
      O => \cmd_arg_reg[31]\(11)
    );
\argument_reg[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C055D500C00080"
    )
        port map (
      I0 => \^wb_s_cyc_stb_axi_wb\,
      I1 => \argument_reg[31]_i_7_n_0\,
      I2 => RCA(0),
      I3 => \argument_reg[31]_i_6_n_0\,
      I4 => wb_s_ack_wb_axi,
      I5 => cmd_arg(12),
      O => \cmd_arg_reg[31]\(12)
    );
\argument_reg[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C055D500C00080"
    )
        port map (
      I0 => \^wb_s_cyc_stb_axi_wb\,
      I1 => \argument_reg[31]_i_7_n_0\,
      I2 => RCA(1),
      I3 => \argument_reg[31]_i_6_n_0\,
      I4 => wb_s_ack_wb_axi,
      I5 => cmd_arg(13),
      O => \cmd_arg_reg[31]\(13)
    );
\argument_reg[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C055D500C00080"
    )
        port map (
      I0 => \^wb_s_cyc_stb_axi_wb\,
      I1 => \argument_reg[31]_i_7_n_0\,
      I2 => RCA(2),
      I3 => \argument_reg[31]_i_6_n_0\,
      I4 => wb_s_ack_wb_axi,
      I5 => cmd_arg(14),
      O => \cmd_arg_reg[31]\(14)
    );
\argument_reg[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C055D500C00080"
    )
        port map (
      I0 => \^wb_s_cyc_stb_axi_wb\,
      I1 => \argument_reg[31]_i_7_n_0\,
      I2 => RCA(3),
      I3 => \argument_reg[31]_i_6_n_0\,
      I4 => wb_s_ack_wb_axi,
      I5 => cmd_arg(15),
      O => \cmd_arg_reg[31]\(15)
    );
\argument_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \^wb_s_cyc_stb_axi_wb\,
      I1 => \^wb_s_dat_axi_wb\(1),
      I2 => wb_s_ack_wb_axi,
      I3 => cmd_arg(1),
      O => \cmd_arg_reg[31]\(1)
    );
\argument_reg[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C055D500C00080"
    )
        port map (
      I0 => \^wb_s_cyc_stb_axi_wb\,
      I1 => \argument_reg[31]_i_7_n_0\,
      I2 => RCA(4),
      I3 => \argument_reg[31]_i_6_n_0\,
      I4 => wb_s_ack_wb_axi,
      I5 => cmd_arg(16),
      O => \cmd_arg_reg[31]\(16)
    );
\argument_reg[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C055D500C00080"
    )
        port map (
      I0 => \^wb_s_cyc_stb_axi_wb\,
      I1 => \argument_reg[31]_i_7_n_0\,
      I2 => RCA(5),
      I3 => \argument_reg[31]_i_6_n_0\,
      I4 => wb_s_ack_wb_axi,
      I5 => cmd_arg(17),
      O => \cmd_arg_reg[31]\(17)
    );
\argument_reg[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C055D500C00080"
    )
        port map (
      I0 => \^wb_s_cyc_stb_axi_wb\,
      I1 => \argument_reg[31]_i_7_n_0\,
      I2 => RCA(6),
      I3 => \argument_reg[31]_i_6_n_0\,
      I4 => wb_s_ack_wb_axi,
      I5 => cmd_arg(18),
      O => \cmd_arg_reg[31]\(18)
    );
\argument_reg[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C055D500C00080"
    )
        port map (
      I0 => \^wb_s_cyc_stb_axi_wb\,
      I1 => \argument_reg[31]_i_7_n_0\,
      I2 => RCA(7),
      I3 => \argument_reg[31]_i_6_n_0\,
      I4 => wb_s_ack_wb_axi,
      I5 => cmd_arg(19),
      O => \cmd_arg_reg[31]\(19)
    );
\argument_reg[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C055D500C00080"
    )
        port map (
      I0 => \^wb_s_cyc_stb_axi_wb\,
      I1 => \argument_reg[31]_i_7_n_0\,
      I2 => RCA(8),
      I3 => \argument_reg[31]_i_6_n_0\,
      I4 => wb_s_ack_wb_axi,
      I5 => cmd_arg(20),
      O => \cmd_arg_reg[31]\(20)
    );
\argument_reg[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C055D500C00080"
    )
        port map (
      I0 => \^wb_s_cyc_stb_axi_wb\,
      I1 => \argument_reg[31]_i_7_n_0\,
      I2 => RCA(9),
      I3 => \argument_reg[31]_i_6_n_0\,
      I4 => wb_s_ack_wb_axi,
      I5 => cmd_arg(21),
      O => \cmd_arg_reg[31]\(21)
    );
\argument_reg[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0000002E222222"
    )
        port map (
      I0 => cmd_arg(22),
      I1 => \^wb_s_cyc_stb_axi_wb\,
      I2 => \argument_reg[31]_i_6_n_0\,
      I3 => RCA(10),
      I4 => \argument_reg[31]_i_7_n_0\,
      I5 => wb_s_ack_wb_axi,
      O => \cmd_arg_reg[31]\(22)
    );
\argument_reg[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0000002E222222"
    )
        port map (
      I0 => cmd_arg(23),
      I1 => \^wb_s_cyc_stb_axi_wb\,
      I2 => \argument_reg[31]_i_6_n_0\,
      I3 => RCA(11),
      I4 => \argument_reg[31]_i_7_n_0\,
      I5 => wb_s_ack_wb_axi,
      O => \cmd_arg_reg[31]\(23)
    );
\argument_reg[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0000002E222222"
    )
        port map (
      I0 => cmd_arg(24),
      I1 => \^wb_s_cyc_stb_axi_wb\,
      I2 => \argument_reg[31]_i_6_n_0\,
      I3 => RCA(12),
      I4 => \argument_reg[31]_i_7_n_0\,
      I5 => wb_s_ack_wb_axi,
      O => \cmd_arg_reg[31]\(24)
    );
\argument_reg[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0000002E222222"
    )
        port map (
      I0 => cmd_arg(25),
      I1 => \^wb_s_cyc_stb_axi_wb\,
      I2 => \argument_reg[31]_i_6_n_0\,
      I3 => RCA(13),
      I4 => \argument_reg[31]_i_7_n_0\,
      I5 => wb_s_ack_wb_axi,
      O => \cmd_arg_reg[31]\(25)
    );
\argument_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \^wb_s_cyc_stb_axi_wb\,
      I1 => \^wb_s_dat_axi_wb\(4),
      I2 => wb_s_ack_wb_axi,
      I3 => cmd_arg(2),
      O => \cmd_arg_reg[31]\(2)
    );
\argument_reg[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0000002E222222"
    )
        port map (
      I0 => cmd_arg(26),
      I1 => \^wb_s_cyc_stb_axi_wb\,
      I2 => \argument_reg[31]_i_6_n_0\,
      I3 => RCA(14),
      I4 => \argument_reg[31]_i_7_n_0\,
      I5 => wb_s_ack_wb_axi,
      O => \cmd_arg_reg[31]\(26)
    );
\argument_reg[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0D5C080"
    )
        port map (
      I0 => \^wb_s_cyc_stb_axi_wb\,
      I1 => \argument_reg[31]_i_4_n_0\,
      I2 => \^wb_s_we_axi_wb\,
      I3 => wb_s_ack_wb_axi,
      I4 => write_req_s,
      O => wb_ack_o_reg_1(0)
    );
\argument_reg[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0000002E222222"
    )
        port map (
      I0 => cmd_arg(27),
      I1 => \^wb_s_cyc_stb_axi_wb\,
      I2 => \argument_reg[31]_i_6_n_0\,
      I3 => RCA(15),
      I4 => \argument_reg[31]_i_7_n_0\,
      I5 => wb_s_ack_wb_axi,
      O => \cmd_arg_reg[31]\(27)
    );
\argument_reg[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB65F9E6"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \state_reg_n_0_[4]\,
      I4 => \^q\(0),
      O => \^wb_s_cyc_stb_axi_wb\
    );
\argument_reg[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DCD4C6C7"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[3]\,
      I2 => \state_reg_n_0_[4]\,
      I3 => \^q\(0),
      I4 => \state_reg_n_0_[2]\,
      O => \argument_reg[31]_i_4_n_0\
    );
\argument_reg[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008F09F2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \state_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[3]\,
      I4 => \state_reg_n_0_[4]\,
      O => \^wb_s_we_axi_wb\
    );
\argument_reg[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFB"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[3]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \state_reg_n_0_[4]\,
      O => \argument_reg[31]_i_6_n_0\
    );
\argument_reg[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => current_cmd_step_reg(3),
      I1 => current_cmd_step_reg(1),
      I2 => current_cmd_step_reg(2),
      I3 => current_cmd_step_reg(0),
      I4 => \^q\(0),
      I5 => \state_reg_n_0_[4]\,
      O => \argument_reg[31]_i_7_n_0\
    );
\argument_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5754"
    )
        port map (
      I0 => \^current_cmd_step_reg[3]_0\,
      I1 => \^wb_s_cyc_stb_axi_wb\,
      I2 => wb_s_ack_wb_axi,
      I3 => cmd_arg(3),
      O => \cmd_arg_reg[31]\(3)
    );
\argument_reg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \^wb_s_cyc_stb_axi_wb\,
      I1 => \^wb_s_dat_axi_wb\(3),
      I2 => wb_s_ack_wb_axi,
      I3 => cmd_arg(4),
      O => \cmd_arg_reg[31]\(4)
    );
\argument_reg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \^wb_s_cyc_stb_axi_wb\,
      I1 => \^wb_s_dat_axi_wb\(4),
      I2 => wb_s_ack_wb_axi,
      I3 => cmd_arg(5),
      O => \cmd_arg_reg[31]\(5)
    );
\argument_reg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \^wb_s_cyc_stb_axi_wb\,
      I1 => \^wb_s_dat_axi_wb\(4),
      I2 => wb_s_ack_wb_axi,
      I3 => cmd_arg(6),
      O => \cmd_arg_reg[31]\(6)
    );
\argument_reg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \^wb_s_cyc_stb_axi_wb\,
      I1 => \^wb_s_dat_axi_wb\(4),
      I2 => wb_s_ack_wb_axi,
      I3 => cmd_arg(7),
      O => \cmd_arg_reg[31]\(7)
    );
\argument_reg[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45FFFF45FFFFFFFF"
    )
        port map (
      I0 => \argument_reg[9]_i_3_n_0\,
      I1 => current_cmd_step_reg(3),
      I2 => current_cmd_step_reg(2),
      I3 => \state_reg_n_0_[0]\,
      I4 => \^q\(0),
      I5 => \argument_reg[9]_i_4_n_0\,
      O => \^current_cmd_step_reg[3]_0\
    );
\argument_reg[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0014FFFF"
    )
        port map (
      I0 => current_cmd_step_reg(0),
      I1 => current_cmd_step_reg(3),
      I2 => current_cmd_step_reg(1),
      I3 => current_cmd_step_reg(2),
      I4 => \state_reg_n_0_[0]\,
      O => \argument_reg[9]_i_3_n_0\
    );
\argument_reg[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \state_reg_n_0_[4]\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[3]\,
      O => \argument_reg[9]_i_4_n_0\
    );
\clock_divider[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \state_reg_n_0_[4]\,
      I4 => \^q\(0),
      O => \state_reg[3]_4\(0)
    );
\cmd_setting_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => \^wb_s_cyc_stb_axi_wb\,
      I1 => \^wb_s_dat_axi_wb\(0),
      I2 => wb_s_ack_wb_axi,
      O => wb_ack_o_reg(0)
    );
\cmd_setting_reg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \^wb_s_cyc_stb_axi_wb\,
      I1 => \cmd_setting_reg[13]_i_3_n_0\,
      I2 => wb_s_ack_wb_axi,
      I3 => write_req_s,
      O => wb_ack_o_reg_0(0)
    );
\cmd_setting_reg[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => \^wb_s_cyc_stb_axi_wb\,
      I1 => \^wb_s_dat_axi_wb\(9),
      I2 => wb_s_ack_wb_axi,
      O => wb_ack_o_reg(6)
    );
\cmd_setting_reg[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \state_reg_n_0_[4]\,
      I1 => \state_reg_n_0_[3]\,
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[0]\,
      I4 => \^q\(0),
      O => \cmd_setting_reg[13]_i_3_n_0\
    );
\cmd_setting_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \^wb_s_cyc_stb_axi_wb\,
      I1 => \^wb_s_dat_axi_wb\(1),
      I2 => wb_s_ack_wb_axi,
      I3 => cmd_set(0),
      O => wb_ack_o_reg(1)
    );
\cmd_setting_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \state_reg_n_0_[4]\,
      I4 => \^q\(0),
      O => wb_ack_o_reg(2)
    );
\cmd_setting_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5754"
    )
        port map (
      I0 => \^current_cmd_step_reg[3]_0\,
      I1 => \^wb_s_cyc_stb_axi_wb\,
      I2 => wb_s_ack_wb_axi,
      I3 => cmd_set(0),
      O => wb_ack_o_reg(3)
    );
\cmd_setting_reg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \^wb_s_cyc_stb_axi_wb\,
      I1 => \^wb_s_dat_axi_wb\(3),
      I2 => wb_s_ack_wb_axi,
      I3 => cmd_set(0),
      O => wb_ack_o_reg(4)
    );
\cmd_setting_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^wb_s_cyc_stb_axi_wb\,
      I1 => wb_s_ack_wb_axi,
      I2 => \^current_cmd_step_reg[3]_0\,
      O => wb_ack_o_reg(5)
    );
\current_cmd_step[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => current_cmd_step_reg(0),
      O => \current_cmd_step[0]_i_1_n_0\
    );
\current_cmd_step[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => current_cmd_step_reg(1),
      I1 => current_cmd_step_reg(0),
      O => p_0_in(1)
    );
\current_cmd_step[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => current_cmd_step_reg(2),
      I1 => current_cmd_step_reg(0),
      I2 => current_cmd_step_reg(1),
      O => p_0_in(2)
    );
\current_cmd_step[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => current_cmd_step_reg(3),
      I1 => current_cmd_step_reg(2),
      I2 => current_cmd_step_reg(1),
      I3 => current_cmd_step_reg(0),
      O => p_0_in(3)
    );
\current_cmd_step[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \next_state_reg[4]_i_5_n_0\,
      I1 => next_state(2),
      I2 => next_state(0),
      I3 => next_state(1),
      I4 => next_state(4),
      I5 => next_state(3),
      O => current_cmd_step0
    );
\current_cmd_step[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => current_cmd_step_reg(4),
      I1 => current_cmd_step_reg(0),
      I2 => current_cmd_step_reg(1),
      I3 => current_cmd_step_reg(2),
      I4 => current_cmd_step_reg(3),
      O => p_0_in(4)
    );
\current_cmd_step_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => current_cmd_step0,
      D => \current_cmd_step[0]_i_1_n_0\,
      Q => current_cmd_step_reg(0),
      S => rst_IBUF
    );
\current_cmd_step_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => current_cmd_step0,
      D => p_0_in(1),
      Q => current_cmd_step_reg(1),
      S => rst_IBUF
    );
\current_cmd_step_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => current_cmd_step0,
      D => p_0_in(2),
      Q => current_cmd_step_reg(2),
      S => rst_IBUF
    );
\current_cmd_step_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => current_cmd_step0,
      D => p_0_in(3),
      Q => current_cmd_step_reg(3),
      S => rst_IBUF
    );
\current_cmd_step_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => current_cmd_step0,
      D => p_0_in(4),
      Q => current_cmd_step_reg(4),
      S => rst_IBUF
    );
\dat_in_m_rx_bd[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => \^wb_s_cyc_stb_axi_wb\,
      I1 => \dat_in_m_rx_bd[15]_i_2_n_0\,
      I2 => wb_s_ack_wb_axi,
      O => wb_ack_o_reg_3(0)
    );
\dat_in_m_rx_bd[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000060"
    )
        port map (
      I0 => \dat_in_m_rx_bd_reg[15]\,
      I1 => \dat_in_m_rx_bd_reg[15]_0\,
      I2 => \state_reg_n_0_[4]\,
      I3 => \state_reg_n_0_[3]\,
      I4 => \state_reg_n_0_[2]\,
      I5 => \^q\(0),
      O => \dat_in_m_rx_bd[15]_i_2_n_0\
    );
\dat_in_m_tx_bd[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FB080808080808"
    )
        port map (
      I0 => \^wb_s_dat_axi_wb\(0),
      I1 => \dat_in_m_rx_bd_reg[15]\,
      I2 => \dat_in_m_rx_bd_reg[15]_0\,
      I3 => \argument_reg[31]_i_6_n_0\,
      I4 => RCA(0),
      I5 => \argument_reg[31]_i_7_n_0\,
      O => \we_reg[0]\(0)
    );
\dat_in_m_tx_bd[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808000808"
    )
        port map (
      I0 => \argument_reg[31]_i_7_n_0\,
      I1 => RCA(10),
      I2 => \argument_reg[31]_i_6_n_0\,
      I3 => \dat_in_m_rx_bd_reg[15]_0\,
      I4 => \dat_in_m_rx_bd_reg[15]\,
      I5 => \^wb_s_dat_axi_wb\(6),
      O => \we_reg[0]\(10)
    );
\dat_in_m_tx_bd[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808000808"
    )
        port map (
      I0 => \argument_reg[31]_i_7_n_0\,
      I1 => RCA(11),
      I2 => \argument_reg[31]_i_6_n_0\,
      I3 => \dat_in_m_rx_bd_reg[15]_0\,
      I4 => \dat_in_m_rx_bd_reg[15]\,
      I5 => \^wb_s_dat_axi_wb\(7),
      O => \we_reg[0]\(11)
    );
\dat_in_m_tx_bd[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808000808"
    )
        port map (
      I0 => \argument_reg[31]_i_7_n_0\,
      I1 => RCA(12),
      I2 => \argument_reg[31]_i_6_n_0\,
      I3 => \dat_in_m_rx_bd_reg[15]_0\,
      I4 => \dat_in_m_rx_bd_reg[15]\,
      I5 => \^wb_s_dat_axi_wb\(8),
      O => \we_reg[0]\(12)
    );
\dat_in_m_tx_bd[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808000808"
    )
        port map (
      I0 => \argument_reg[31]_i_7_n_0\,
      I1 => RCA(13),
      I2 => \argument_reg[31]_i_6_n_0\,
      I3 => \dat_in_m_rx_bd_reg[15]_0\,
      I4 => \dat_in_m_rx_bd_reg[15]\,
      I5 => \^wb_s_dat_axi_wb\(9),
      O => \we_reg[0]\(13)
    );
\dat_in_m_tx_bd[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D000000"
    )
        port map (
      I0 => \dat_in_m_rx_bd_reg[15]\,
      I1 => \dat_in_m_rx_bd_reg[15]_0\,
      I2 => \argument_reg[31]_i_6_n_0\,
      I3 => RCA(14),
      I4 => \argument_reg[31]_i_7_n_0\,
      O => \we_reg[0]\(14)
    );
\dat_in_m_tx_bd[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => \^wb_s_cyc_stb_axi_wb\,
      I1 => \dat_in_m_tx_bd[15]_i_3_n_0\,
      I2 => wb_s_ack_wb_axi,
      O => wb_ack_o_reg_2(0)
    );
\dat_in_m_tx_bd[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D000000"
    )
        port map (
      I0 => \dat_in_m_rx_bd_reg[15]\,
      I1 => \dat_in_m_rx_bd_reg[15]_0\,
      I2 => \argument_reg[31]_i_6_n_0\,
      I3 => RCA(15),
      I4 => \argument_reg[31]_i_7_n_0\,
      O => \we_reg[0]\(15)
    );
\dat_in_m_tx_bd[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000006000000000"
    )
        port map (
      I0 => \dat_in_m_rx_bd_reg[15]\,
      I1 => \dat_in_m_rx_bd_reg[15]_0\,
      I2 => \state_reg_n_0_[4]\,
      I3 => \state_reg_n_0_[3]\,
      I4 => \state_reg_n_0_[2]\,
      I5 => \^q\(0),
      O => \dat_in_m_tx_bd[15]_i_3_n_0\
    );
\dat_in_m_tx_bd[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808000808"
    )
        port map (
      I0 => \argument_reg[31]_i_7_n_0\,
      I1 => RCA(1),
      I2 => \argument_reg[31]_i_6_n_0\,
      I3 => \dat_in_m_rx_bd_reg[15]_0\,
      I4 => \dat_in_m_rx_bd_reg[15]\,
      I5 => \^wb_s_dat_axi_wb\(1),
      O => \we_reg[0]\(1)
    );
\dat_in_m_tx_bd[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808000808"
    )
        port map (
      I0 => \argument_reg[31]_i_7_n_0\,
      I1 => RCA(2),
      I2 => \argument_reg[31]_i_6_n_0\,
      I3 => \dat_in_m_rx_bd_reg[15]_0\,
      I4 => \dat_in_m_rx_bd_reg[15]\,
      I5 => \^wb_s_dat_axi_wb\(4),
      O => \we_reg[0]\(2)
    );
\dat_in_m_tx_bd[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800080808FF0808"
    )
        port map (
      I0 => \argument_reg[31]_i_7_n_0\,
      I1 => RCA(3),
      I2 => \argument_reg[31]_i_6_n_0\,
      I3 => \dat_in_m_rx_bd_reg[15]_0\,
      I4 => \dat_in_m_rx_bd_reg[15]\,
      I5 => \^current_cmd_step_reg[3]_0\,
      O => \we_reg[0]\(3)
    );
\dat_in_m_tx_bd[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808000808"
    )
        port map (
      I0 => \argument_reg[31]_i_7_n_0\,
      I1 => RCA(4),
      I2 => \argument_reg[31]_i_6_n_0\,
      I3 => \dat_in_m_rx_bd_reg[15]_0\,
      I4 => \dat_in_m_rx_bd_reg[15]\,
      I5 => \^wb_s_dat_axi_wb\(3),
      O => \we_reg[0]\(4)
    );
\dat_in_m_tx_bd[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808000808"
    )
        port map (
      I0 => \argument_reg[31]_i_7_n_0\,
      I1 => RCA(5),
      I2 => \argument_reg[31]_i_6_n_0\,
      I3 => \dat_in_m_rx_bd_reg[15]_0\,
      I4 => \dat_in_m_rx_bd_reg[15]\,
      I5 => \^wb_s_dat_axi_wb\(4),
      O => \we_reg[0]\(5)
    );
\dat_in_m_tx_bd[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808000808"
    )
        port map (
      I0 => \argument_reg[31]_i_7_n_0\,
      I1 => RCA(6),
      I2 => \argument_reg[31]_i_6_n_0\,
      I3 => \dat_in_m_rx_bd_reg[15]_0\,
      I4 => \dat_in_m_rx_bd_reg[15]\,
      I5 => \^wb_s_dat_axi_wb\(4),
      O => \we_reg[0]\(6)
    );
\dat_in_m_tx_bd[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808000808"
    )
        port map (
      I0 => \argument_reg[31]_i_7_n_0\,
      I1 => RCA(7),
      I2 => \argument_reg[31]_i_6_n_0\,
      I3 => \dat_in_m_rx_bd_reg[15]_0\,
      I4 => \dat_in_m_rx_bd_reg[15]\,
      I5 => \^wb_s_dat_axi_wb\(4),
      O => \we_reg[0]\(7)
    );
\dat_in_m_tx_bd[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808000808"
    )
        port map (
      I0 => \argument_reg[31]_i_7_n_0\,
      I1 => RCA(8),
      I2 => \argument_reg[31]_i_6_n_0\,
      I3 => \dat_in_m_rx_bd_reg[15]_0\,
      I4 => \dat_in_m_rx_bd_reg[15]\,
      I5 => \^wb_s_dat_axi_wb\(5),
      O => \we_reg[0]\(8)
    );
\dat_in_m_tx_bd[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800080808FF0808"
    )
        port map (
      I0 => \argument_reg[31]_i_7_n_0\,
      I1 => RCA(9),
      I2 => \argument_reg[31]_i_6_n_0\,
      I3 => \dat_in_m_rx_bd_reg[15]_0\,
      I4 => \dat_in_m_rx_bd_reg[15]\,
      I5 => \^current_cmd_step_reg[3]_0\,
      O => \we_reg[0]\(9)
    );
error_isr_reset_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FE020202"
    )
        port map (
      I0 => error_isr_reset,
      I1 => \^wb_s_cyc_stb_axi_wb\,
      I2 => wb_s_ack_wb_axi,
      I3 => wb_s_addr_axi_wb(2),
      I4 => normal_isr_reset_i_2_n_0,
      I5 => Bd_isr_reset_i_4_n_0,
      O => error_isr_reset_reg
    );
first_io_op_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF04000000"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \^q\(0),
      I2 => \state_reg_n_0_[3]\,
      I3 => \state_reg_n_0_[4]\,
      I4 => first_io_op_done_i_2_n_0,
      I5 => \^first_io_op_done\,
      O => first_io_op_done_i_1_n_0
    );
first_io_op_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFFF"
    )
        port map (
      I0 => next_state(3),
      I1 => next_state(2),
      I2 => next_state(4),
      I3 => next_state(0),
      I4 => next_state(1),
      I5 => \state_reg_n_0_[2]\,
      O => first_io_op_done_i_2_n_0
    );
first_io_op_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => first_io_op_done_i_1_n_0,
      Q => \^first_io_op_done\,
      R => rst_IBUF
    );
int_busy_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \state_reg_n_0_[4]\,
      I4 => \^q\(0),
      O => int_busy0_out
    );
new_cmd_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0C00000C0A000A"
    )
        port map (
      I0 => write_req_s,
      I1 => \argument_reg[31]_i_4_n_0\,
      I2 => rst_IBUF,
      I3 => wb_s_ack_wb_axi,
      I4 => \^wb_s_we_axi_wb\,
      I5 => \^wb_s_cyc_stb_axi_wb\,
      O => we_req_reg
    );
\next_state_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \next_state__0\(0),
      G => \next_state_reg[4]_i_2_n_0\,
      GE => '1',
      Q => next_state(0)
    );
\next_state_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF31113330"
    )
        port map (
      I0 => \next_state_reg[0]_i_2_n_0\,
      I1 => \state_reg_n_0_[4]\,
      I2 => \next_state_reg[0]_i_3_n_0\,
      I3 => \state_reg_n_0_[0]\,
      I4 => \^q\(0),
      I5 => \next_state_reg[0]_i_4_n_0\,
      O => \next_state__0\(0)
    );
\next_state_reg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCC8A8803008A88"
    )
        port map (
      I0 => \next_state_reg[2]_i_6_n_0\,
      I1 => \state_reg_n_0_[3]\,
      I2 => \saved_state_reg_n_0_[0]\,
      I3 => wb_s_ack_wb_axi,
      I4 => \state_reg_n_0_[0]\,
      I5 => \next_state_reg[1]_i_1_1\,
      O => \next_state_reg[0]_i_2_n_0\
    );
\next_state_reg[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state_reg_n_0_[2]\,
      O => \next_state_reg[0]_i_3_n_0\
    );
\next_state_reg[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FA00FF00FB00"
    )
        port map (
      I0 => \next_state_reg[0]_i_1_0\,
      I1 => \state_reg_n_0_[4]\,
      I2 => \next_state_reg[0]_i_6_n_0\,
      I3 => \state_reg_n_0_[2]\,
      I4 => \state_reg_n_0_[0]\,
      I5 => \state_reg_n_0_[3]\,
      O => \next_state_reg[0]_i_4_n_0\
    );
\next_state_reg[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9998"
    )
        port map (
      I0 => \^q\(0),
      I1 => \state_reg_n_0_[3]\,
      I2 => \saved_state_reg_n_0_[0]\,
      I3 => wb_s_ack_wb_axi,
      O => \next_state_reg[0]_i_6_n_0\
    );
\next_state_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \next_state__0\(1),
      G => \next_state_reg[4]_i_2_n_0\,
      GE => '1',
      Q => next_state(1)
    );
\next_state_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF4FFF4FFF4F4"
    )
        port map (
      I0 => \next_state_reg[1]_i_2_n_0\,
      I1 => \next_state_reg[1]_i_3_n_0\,
      I2 => \next_state_reg[1]_i_4_n_0\,
      I3 => \^q\(0),
      I4 => \next_state_reg[1]_i_5_n_0\,
      I5 => \next_state_reg[1]_i_6_n_0\,
      O => \next_state__0\(1)
    );
\next_state_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AB00AB00AB00FFFF"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \RCA_reg[15]_0\(0),
      I2 => \RCA_reg[15]_0\(1),
      I3 => \state_reg_n_0_[3]\,
      I4 => \next_state_reg[3]_i_8_n_0\,
      I5 => \saved_state_reg_n_0_[1]\,
      O => \next_state_reg[1]_i_2_n_0\
    );
\next_state_reg[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5404555555555555"
    )
        port map (
      I0 => \state_reg_n_0_[4]\,
      I1 => current_cmd_step_reg(3),
      I2 => \next_state_reg[1]_i_7_n_0\,
      I3 => current_cmd_step_reg(0),
      I4 => \RCA_reg[15]_0\(1),
      I5 => \state_reg_n_0_[3]\,
      O => \next_state_reg[1]_i_3_n_0\
    );
\next_state_reg[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF0A800FFF0A800"
    )
        port map (
      I0 => \^q\(0),
      I1 => \next_state_reg[1]_i_1_0\,
      I2 => \state_reg_n_0_[3]\,
      I3 => \state_reg_n_0_[2]\,
      I4 => \state_reg_n_0_[0]\,
      I5 => \next_state_reg[1]_i_1_1\,
      O => \next_state_reg[1]_i_4_n_0\
    );
\next_state_reg[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3355305530553055"
    )
        port map (
      I0 => \state_reg_n_0_[4]\,
      I1 => \state_reg_n_0_[3]\,
      I2 => \saved_state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[2]\,
      I4 => wb_s_ack_wb_axi,
      I5 => \saved_state_reg_n_0_[0]\,
      O => \next_state_reg[1]_i_5_n_0\
    );
\next_state_reg[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[3]\,
      O => \next_state_reg[1]_i_6_n_0\
    );
\next_state_reg[1]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => current_cmd_step_reg(1),
      I1 => current_cmd_step_reg(2),
      O => \next_state_reg[1]_i_7_n_0\
    );
\next_state_reg[2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \next_state__0\(2),
      G => \next_state_reg[4]_i_2_n_0\,
      GE => '1',
      Q => next_state(2)
    );
\next_state_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEEEEEEEEEEEEE"
    )
        port map (
      I0 => \next_state_reg[2]_i_2_n_0\,
      I1 => \next_state_reg[2]_i_3_n_0\,
      I2 => \next_state_reg[2]_i_4_n_0\,
      I3 => \saved_state_reg_n_0_[2]\,
      I4 => \state_reg_n_0_[0]\,
      I5 => wb_s_ack_wb_axi,
      O => \next_state__0\(2)
    );
\next_state_reg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555444044404440"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \next_state_reg[2]_i_5_n_0\,
      I2 => \next_state_reg[2]_i_6_n_0\,
      I3 => \state_reg_n_0_[4]\,
      I4 => \state_reg_n_0_[2]\,
      I5 => \state_reg_n_0_[3]\,
      O => \next_state_reg[2]_i_2_n_0\
    );
\next_state_reg[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880888850505050"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \^q\(0),
      I2 => \state_reg_n_0_[4]\,
      I3 => pulse_reg,
      I4 => \next_state_reg[4]_i_1_0\,
      I5 => \state_reg_n_0_[3]\,
      O => \next_state_reg[2]_i_3_n_0\
    );
\next_state_reg[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[3]\,
      O => \next_state_reg[2]_i_4_n_0\
    );
\next_state_reg[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEBABEBEBEBABABA"
    )
        port map (
      I0 => \next_state_reg[0]_i_1_0\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \^q\(0),
      I3 => \saved_state_reg_n_0_[0]\,
      I4 => wb_s_ack_wb_axi,
      I5 => \saved_state_reg_n_0_[2]\,
      O => \next_state_reg[2]_i_5_n_0\
    );
\next_state_reg[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000888888808"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \RCA_reg[15]_0\(1),
      I2 => current_cmd_step_reg(0),
      I3 => current_cmd_step_reg(1),
      I4 => current_cmd_step_reg(2),
      I5 => current_cmd_step_reg(3),
      O => \next_state_reg[2]_i_6_n_0\
    );
\next_state_reg[3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \next_state__0\(3),
      G => \next_state_reg[4]_i_2_n_0\,
      GE => '1',
      Q => next_state(3)
    );
\next_state_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF10FF10FF10"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \next_state_reg[3]_i_2_n_0\,
      I2 => \next_state_reg[3]_i_3_n_0\,
      I3 => \next_state_reg[3]_i_4_n_0\,
      I4 => \next_state_reg[3]_i_5_n_0\,
      I5 => \next_state_reg[3]_i_6_n_0\,
      O => \next_state__0\(3)
    );
\next_state_reg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011111155555555"
    )
        port map (
      I0 => \^q\(0),
      I1 => \state_reg_n_0_[3]\,
      I2 => wb_s_ack_wb_axi,
      I3 => \saved_state_reg_n_0_[3]\,
      I4 => \state_reg_n_0_[4]\,
      I5 => \state_reg_n_0_[2]\,
      O => \next_state_reg[3]_i_2_n_0\
    );
\next_state_reg[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8000000"
    )
        port map (
      I0 => \^first_io_op_done\,
      I1 => \RCA_reg[15]_0\(0),
      I2 => \next_state_reg[4]_i_1_1\,
      I3 => \state_reg_n_0_[4]\,
      I4 => \state_reg_n_0_[2]\,
      I5 => \next_state_reg[3]_i_7_n_0\,
      O => \next_state_reg[3]_i_3_n_0\
    );
\next_state_reg[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC0000CCCC1000"
    )
        port map (
      I0 => \next_state_reg[3]_i_8_n_0\,
      I1 => \state_reg_n_0_[4]\,
      I2 => \^q\(0),
      I3 => \saved_state_reg_n_0_[3]\,
      I4 => \state_reg_n_0_[3]\,
      I5 => \state_reg_n_0_[2]\,
      O => \next_state_reg[3]_i_4_n_0\
    );
\next_state_reg[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[3]\,
      I2 => \next_state_reg[4]_i_1_0\,
      I3 => pulse_reg,
      O => \next_state_reg[3]_i_5_n_0\
    );
\next_state_reg[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \state_reg_n_0_[2]\,
      O => \next_state_reg[3]_i_6_n_0\
    );
\next_state_reg[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F0FFF0F"
    )
        port map (
      I0 => current_cmd_step_reg(4),
      I1 => \software_reset_reg[1]_i_3_n_0\,
      I2 => \^q\(0),
      I3 => \state_reg_n_0_[3]\,
      I4 => \state_reg_n_0_[2]\,
      O => \next_state_reg[3]_i_7_n_0\
    );
\next_state_reg[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => wb_s_ack_wb_axi,
      O => \next_state_reg[3]_i_8_n_0\
    );
\next_state_reg[4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \next_state__0\(4),
      G => \next_state_reg[4]_i_2_n_0\,
      GE => '1',
      Q => next_state(4)
    );
\next_state_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05C500C0FFFF00C0"
    )
        port map (
      I0 => \next_state_reg[4]_i_3_n_0\,
      I1 => \^q\(0),
      I2 => \state_reg_n_0_[0]\,
      I3 => \next_state_reg[4]_i_4_n_0\,
      I4 => \state_reg_n_0_[4]\,
      I5 => \state_reg_n_0_[2]\,
      O => \next_state__0\(4)
    );
\next_state_reg[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0008AAAA"
    )
        port map (
      I0 => \next_state_reg[4]_i_5_n_0\,
      I1 => \saved_state_reg_n_0_[4]\,
      I2 => \saved_state_reg_n_0_[3]\,
      I3 => \saved_state_reg_n_0_[2]\,
      I4 => \next_state_reg[4]_i_6_n_0\,
      O => \next_state_reg[4]_i_2_n_0\
    );
\next_state_reg[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08000800080008FF"
    )
        port map (
      I0 => \^first_io_op_done\,
      I1 => \RCA_reg[15]_0\(0),
      I2 => \next_state_reg[4]_i_1_1\,
      I3 => \^q\(0),
      I4 => wb_s_ack_wb_axi,
      I5 => \saved_state_reg_n_0_[4]\,
      O => \next_state_reg[4]_i_3_n_0\
    );
\next_state_reg[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFFFFF0FFF"
    )
        port map (
      I0 => \next_state_reg[4]_i_1_0\,
      I1 => pulse_reg,
      I2 => wb_s_ack_wb_axi,
      I3 => \saved_state_reg_n_0_[4]\,
      I4 => \state_reg_n_0_[2]\,
      I5 => \state_reg_n_0_[3]\,
      O => \next_state_reg[4]_i_4_n_0\
    );
\next_state_reg[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[3]\,
      I3 => \^q\(0),
      I4 => \state_reg_n_0_[4]\,
      O => \next_state_reg[4]_i_5_n_0\
    );
\next_state_reg[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \state_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[4]\,
      I3 => \state_reg_n_0_[2]\,
      I4 => wb_s_ack_wb_axi,
      O => \next_state_reg[4]_i_6_n_0\
    );
normal_isr_reset_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002FE0202"
    )
        port map (
      I0 => normal_isr_reset,
      I1 => \^wb_s_cyc_stb_axi_wb\,
      I2 => wb_s_ack_wb_axi,
      I3 => wb_s_addr_axi_wb(2),
      I4 => normal_isr_reset_i_2_n_0,
      I5 => Bd_isr_reset_i_4_n_0,
      O => normal_isr_reset_reg
    );
normal_isr_reset_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[4]\,
      I3 => \state_reg_n_0_[3]\,
      O => normal_isr_reset_i_2_n_0
    );
\saved_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C8FFFF0"
    )
        port map (
      I0 => \state_reg_n_0_[4]\,
      I1 => \^q\(0),
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[3]\,
      I4 => \state_reg_n_0_[0]\,
      O => saved_state(0)
    );
\saved_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BCBCBCBC3C3CF0C0"
    )
        port map (
      I0 => \saved_state[3]_i_2_n_0\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \^q\(0),
      I3 => \state_reg_n_0_[4]\,
      I4 => \state_reg_n_0_[2]\,
      I5 => \state_reg_n_0_[3]\,
      O => saved_state(1)
    );
\saved_state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F70C"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \^q\(0),
      I2 => \state_reg_n_0_[4]\,
      I3 => \state_reg_n_0_[2]\,
      O => saved_state(2)
    );
\saved_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20FFFFFF20200000"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[4]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \saved_state[3]_i_2_n_0\,
      I4 => \^q\(0),
      I5 => \state_reg_n_0_[3]\,
      O => saved_state(3)
    );
\saved_state[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCFB"
    )
        port map (
      I0 => current_cmd_step_reg(0),
      I1 => current_cmd_step_reg(3),
      I2 => current_cmd_step_reg(1),
      I3 => current_cmd_step_reg(2),
      O => \saved_state[3]_i_2_n_0\
    );
\saved_state[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0F2FB4"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \^q\(0),
      I2 => \state_reg_n_0_[3]\,
      I3 => \state_reg_n_0_[2]\,
      I4 => \state_reg_n_0_[4]\,
      O => \saved_state[4]_i_1_n_0\
    );
\saved_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \saved_state[4]_i_1_n_0\,
      D => saved_state(0),
      Q => \saved_state_reg_n_0_[0]\,
      R => rst_IBUF
    );
\saved_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \saved_state[4]_i_1_n_0\,
      D => saved_state(1),
      Q => \saved_state_reg_n_0_[1]\,
      R => rst_IBUF
    );
\saved_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \saved_state[4]_i_1_n_0\,
      D => saved_state(2),
      Q => \saved_state_reg_n_0_[2]\,
      R => rst_IBUF
    );
\saved_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \saved_state[4]_i_1_n_0\,
      D => saved_state(3),
      Q => \saved_state_reg_n_0_[3]\,
      R => rst_IBUF
    );
\saved_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \saved_state[4]_i_1_n_0\,
      D => \state_reg_n_0_[4]\,
      Q => \saved_state_reg_n_0_[4]\,
      R => rst_IBUF
    );
sd_err_OBUF_inst_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000060"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[4]\,
      I2 => \state_reg_n_0_[3]\,
      I3 => \state_reg_n_0_[0]\,
      I4 => \^q\(0),
      O => sd_err_OBUF
    );
sd_ready_OBUF_inst_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[4]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \^q\(0),
      I4 => \state_reg_n_0_[3]\,
      O => sd_ready_OBUF
    );
\software_reset_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000FF000000000"
    )
        port map (
      I0 => \software_reset_reg[0]_i_2_n_0\,
      I1 => \software_reset_reg[0]_i_3_n_0\,
      I2 => \^q\(0),
      I3 => \state_reg_n_0_[2]\,
      I4 => \state_reg_n_0_[0]\,
      I5 => \software_reset_reg[0]_i_4_n_0\,
      O => \^wb_s_dat_axi_wb\(0)
    );
\software_reset_reg[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => current_cmd_step_reg(1),
      I1 => current_cmd_step_reg(3),
      O => \software_reset_reg[0]_i_2_n_0\
    );
\software_reset_reg[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => current_cmd_step_reg(2),
      I1 => current_cmd_step_reg(0),
      O => \software_reset_reg[0]_i_3_n_0\
    );
\software_reset_reg[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_reg_n_0_[4]\,
      I1 => \state_reg_n_0_[3]\,
      O => \software_reset_reg[0]_i_4_n_0\
    );
\software_reset_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D0DD0000000000"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \software_reset_reg[1]_i_2_n_0\,
      I2 => \software_reset_reg[1]_i_3_n_0\,
      I3 => \state_reg_n_0_[2]\,
      I4 => \state_reg_n_0_[3]\,
      I5 => \software_reset_reg[1]_i_4_n_0\,
      O => \^wb_s_dat_axi_wb\(1)
    );
\software_reset_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C000C000804080"
    )
        port map (
      I0 => current_cmd_step_reg(0),
      I1 => \^q\(0),
      I2 => \state_reg_n_0_[2]\,
      I3 => current_cmd_step_reg(3),
      I4 => current_cmd_step_reg(2),
      I5 => current_cmd_step_reg(1),
      O => \software_reset_reg[1]_i_2_n_0\
    );
\software_reset_reg[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => current_cmd_step_reg(2),
      I1 => current_cmd_step_reg(1),
      I2 => current_cmd_step_reg(3),
      I3 => current_cmd_step_reg(0),
      O => \software_reset_reg[1]_i_3_n_0\
    );
\software_reset_reg[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \state_reg_n_0_[4]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \^q\(0),
      O => \software_reset_reg[1]_i_4_n_0\
    );
\software_reset_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \^q\(0),
      I1 => \state_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[3]\,
      I3 => \state_reg_n_0_[2]\,
      I4 => \state_reg_n_0_[4]\,
      O => \^wb_s_dat_axi_wb\(4)
    );
\software_reset_reg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[4]\,
      I3 => \^q\(0),
      O => \state_reg[3]_3\(0)
    );
\software_reset_reg[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A0B4FFFF"
    )
        port map (
      I0 => current_cmd_step_reg(0),
      I1 => current_cmd_step_reg(3),
      I2 => current_cmd_step_reg(1),
      I3 => current_cmd_step_reg(2),
      I4 => \state_reg_n_0_[0]\,
      I5 => \^current_cmd_step_reg[3]_0\,
      O => \^wb_s_dat_axi_wb\(3)
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEFEFFFCCCCCCCC"
    )
        port map (
      I0 => next_state(1),
      I1 => next_state(0),
      I2 => next_state(4),
      I3 => next_state(2),
      I4 => next_state(3),
      I5 => \next_state_reg[4]_i_5_n_0\,
      O => \state[0]_i_1_n_0\
    );
\state[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rst_IBUF,
      I1 => \state[4]_i_2_n_0\,
      O => state(1)
    );
\state[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA28AAAAAAAA822A"
    )
        port map (
      I0 => \next_state_reg[4]_i_5_n_0\,
      I1 => next_state(3),
      I2 => next_state(2),
      I3 => next_state(4),
      I4 => next_state(0),
      I5 => next_state(1),
      O => \state[4]_i_2_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \state[0]_i_1_n_0\,
      Q => \state_reg_n_0_[0]\,
      R => rst_IBUF
    );
\state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => next_state(1),
      Q => \^q\(0),
      R => state(1)
    );
\state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => next_state(2),
      Q => \state_reg_n_0_[2]\,
      R => state(1)
    );
\state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => next_state(3),
      Q => \state_reg_n_0_[3]\,
      R => state(1)
    );
\state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => next_state(4),
      Q => \state_reg_n_0_[4]\,
      R => state(1)
    );
\time_out_reg[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000081C"
    )
        port map (
      I0 => current_cmd_step_reg(2),
      I1 => current_cmd_step_reg(1),
      I2 => current_cmd_step_reg(3),
      I3 => current_cmd_step_reg(0),
      I4 => \time_out_reg[13]_i_2_n_0\,
      O => \^wb_s_dat_axi_wb\(6)
    );
\time_out_reg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => current_cmd_step_reg(3),
      I1 => current_cmd_step_reg(0),
      I2 => current_cmd_step_reg(2),
      I3 => \time_out_reg[13]_i_2_n_0\,
      O => \^wb_s_dat_axi_wb\(7)
    );
\time_out_reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^wb_s_dat_axi_wb\(9),
      I1 => current_cmd_step_reg(2),
      I2 => current_cmd_step_reg(0),
      O => \^wb_s_dat_axi_wb\(8)
    );
\time_out_reg[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000D0"
    )
        port map (
      I0 => current_cmd_step_reg(2),
      I1 => current_cmd_step_reg(0),
      I2 => current_cmd_step_reg(1),
      I3 => current_cmd_step_reg(3),
      I4 => \time_out_reg[13]_i_2_n_0\,
      O => \^wb_s_dat_axi_wb\(9)
    );
\time_out_reg[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \^q\(0),
      I2 => \state_reg_n_0_[3]\,
      I3 => \state_reg_n_0_[2]\,
      I4 => \state_reg_n_0_[4]\,
      O => \time_out_reg[13]_i_2_n_0\
    );
\time_out_reg[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000F08"
    )
        port map (
      I0 => current_cmd_step_reg(2),
      I1 => current_cmd_step_reg(0),
      I2 => current_cmd_step_reg(3),
      I3 => current_cmd_step_reg(1),
      I4 => \time_out_reg[13]_i_2_n_0\,
      O => \^wb_s_dat_axi_wb\(5)
    );
\time_out_reg[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^current_cmd_step_reg[3]_0\,
      O => \^wb_s_dat_axi_wb\(2)
    );
wb_ack_o_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FEFF00000000"
    )
        port map (
      I0 => wb_s_addr_axi_wb(2),
      I1 => wb_ack_o_i_2_n_0,
      I2 => wb_s_addr_axi_wb(3),
      I3 => \^wb_s_we_axi_wb\,
      I4 => wb_s_ack_wb_axi,
      I5 => \^wb_s_cyc_stb_axi_wb\,
      O => wb_ack_o_reg_4
    );
wb_ack_o_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAD5FF"
    )
        port map (
      I0 => \^state_reg[3]_0\,
      I1 => \dat_in_m_rx_bd_reg[15]\,
      I2 => \dat_in_m_rx_bd_reg[15]_0\,
      I3 => \^state_reg[1]_0\(1),
      I4 => wb_s_addr_axi_wb(7),
      I5 => \^state_reg[1]_0\(0),
      O => wb_ack_o_i_2_n_0
    );
wb_ack_o_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[4]\,
      I2 => \state_reg_n_0_[3]\,
      I3 => \^q\(0),
      O => wb_s_addr_axi_wb(7)
    );
\wb_dat_o[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o[0]_i_2_n_0\,
      I1 => \wb_dat_o[0]_i_3_n_0\,
      I2 => wb_s_addr_axi_wb(2),
      I3 => \wb_dat_o_reg[0]_i_4_n_0\,
      I4 => wb_s_addr_axi_wb(3),
      I5 => \wb_dat_o[0]_i_5_n_0\,
      O => \cmd_resp_1_reg[31]\(0)
    );
\wb_dat_o[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0800"
    )
        port map (
      I0 => \wb_dat_o_reg[5]_i_2_0\(0),
      I1 => \^state_reg[3]_0\,
      I2 => \^state_reg[1]_0\(1),
      I3 => \^state_reg[1]_0\(0),
      I4 => \wb_dat_o_reg[0]_0\,
      O => \wb_dat_o[0]_i_2_n_0\
    );
\wb_dat_o[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F088FFFFF0880000"
    )
        port map (
      I0 => \wb_dat_o_reg[5]_i_2_0\(0),
      I1 => \^state_reg[3]_0\,
      I2 => \wb_dat_o_reg[0]\(0),
      I3 => \^state_reg[1]_0\(1),
      I4 => \^state_reg[1]_0\(0),
      I5 => \wb_dat_o[0]_i_7_n_0\,
      O => \wb_dat_o[0]_i_3_n_0\
    );
\wb_dat_o[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888F0FFF000"
    )
        port map (
      I0 => \^state_reg[1]_0\(0),
      I1 => \wb_dat_o_reg[15]\(0),
      I2 => \wb_dat_o_reg[2]_0\(0),
      I3 => \^state_reg[3]_0\,
      I4 => \wb_dat_o_reg[31]_0\(0),
      I5 => \^state_reg[1]_0\(1),
      O => \wb_dat_o[0]_i_5_n_0\
    );
\wb_dat_o[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \^state_reg[1]_0\(1),
      I1 => \^state_reg[3]_0\,
      I2 => \wb_dat_o[0]_i_3_0\(0),
      I3 => \wb_dat_o[0]_i_3_1\(0),
      O => \wb_dat_o[0]_i_7_n_0\
    );
\wb_dat_o[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^state_reg[1]_0\(0),
      I1 => \^state_reg[1]_0\(1),
      I2 => \wb_dat_o_reg[4]_1\(0),
      O => \wb_dat_o[0]_i_8_n_0\
    );
\wb_dat_o[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"404F"
    )
        port map (
      I0 => \^state_reg[1]_0\(0),
      I1 => \wb_dat_o_reg[4]_1\(0),
      I2 => \^state_reg[1]_0\(1),
      I3 => \^state_reg[3]_0\,
      O => \wb_dat_o[0]_i_9_n_0\
    );
\wb_dat_o[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80800F00"
    )
        port map (
      I0 => \wb_dat_o_reg[31]\(0),
      I1 => \wb_dat_o[31]_i_3_n_0\,
      I2 => wb_s_addr_axi_wb(2),
      I3 => \wb_dat_o[15]_i_2_n_0\,
      I4 => wb_s_addr_axi_wb(3),
      O => \cmd_resp_1_reg[31]\(5)
    );
\wb_dat_o[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"880F8800"
    )
        port map (
      I0 => \^state_reg[1]_0\(0),
      I1 => \wb_dat_o_reg[15]\(2),
      I2 => \^state_reg[3]_0\,
      I3 => \^state_reg[1]_0\(1),
      I4 => \wb_dat_o_reg[31]_0\(3),
      O => \wb_dat_o[15]_i_2_n_0\
    );
\wb_dat_o[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0480"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[4]\,
      I3 => \state_reg_n_0_[3]\,
      O => \^state_reg[1]_0\(0)
    );
\wb_dat_o[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45040004"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state_reg_n_0_[4]\,
      I2 => \^q\(0),
      I3 => \state_reg_n_0_[2]\,
      I4 => \state_reg_n_0_[0]\,
      O => \^state_reg[3]_0\
    );
\wb_dat_o[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"001103C2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \state_reg_n_0_[3]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \state_reg_n_0_[2]\,
      I4 => \state_reg_n_0_[4]\,
      O => \^state_reg[1]_0\(1)
    );
\wb_dat_o[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF800080008000"
    )
        port map (
      I0 => \wb_dat_o_reg[31]\(1),
      I1 => \wb_dat_o[31]_i_3_n_0\,
      I2 => wb_s_addr_axi_wb(3),
      I3 => wb_s_addr_axi_wb(2),
      I4 => \wb_dat_o[31]_i_6_n_0\,
      I5 => \wb_dat_o_reg[31]_0\(4),
      O => \cmd_resp_1_reg[31]\(6)
    );
\wb_dat_o[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF800080008000"
    )
        port map (
      I0 => \wb_dat_o_reg[31]\(2),
      I1 => \wb_dat_o[31]_i_3_n_0\,
      I2 => wb_s_addr_axi_wb(3),
      I3 => wb_s_addr_axi_wb(2),
      I4 => \wb_dat_o[31]_i_6_n_0\,
      I5 => \wb_dat_o_reg[31]_0\(5),
      O => \cmd_resp_1_reg[31]\(7)
    );
\wb_dat_o[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF800080008000"
    )
        port map (
      I0 => \wb_dat_o_reg[31]\(3),
      I1 => \wb_dat_o[31]_i_3_n_0\,
      I2 => wb_s_addr_axi_wb(3),
      I3 => wb_s_addr_axi_wb(2),
      I4 => \wb_dat_o[31]_i_6_n_0\,
      I5 => \wb_dat_o_reg[31]_0\(6),
      O => \cmd_resp_1_reg[31]\(8)
    );
\wb_dat_o[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF800080008000"
    )
        port map (
      I0 => \wb_dat_o_reg[31]\(4),
      I1 => \wb_dat_o[31]_i_3_n_0\,
      I2 => wb_s_addr_axi_wb(3),
      I3 => wb_s_addr_axi_wb(2),
      I4 => \wb_dat_o[31]_i_6_n_0\,
      I5 => \wb_dat_o_reg[31]_0\(7),
      O => \cmd_resp_1_reg[31]\(9)
    );
\wb_dat_o[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o[1]_i_2_n_0\,
      I1 => \wb_dat_o_reg[1]\,
      I2 => wb_s_addr_axi_wb(2),
      I3 => \wb_dat_o_reg[1]_i_4_n_0\,
      I4 => wb_s_addr_axi_wb(3),
      I5 => \wb_dat_o_reg[1]_0\,
      O => \cmd_resp_1_reg[31]\(1)
    );
\wb_dat_o[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"31FF3100"
    )
        port map (
      I0 => \^state_reg[3]_0\,
      I1 => \^state_reg[1]_0\(1),
      I2 => \wb_dat_o_reg[5]_i_2_0\(1),
      I3 => \^state_reg[1]_0\(0),
      I4 => \wb_dat_o_reg[1]_2\,
      O => \wb_dat_o[1]_i_2_n_0\
    );
\wb_dat_o[1]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^state_reg[1]_0\(0),
      I1 => \^state_reg[1]_0\(1),
      I2 => \wb_dat_o_reg[4]_1\(1),
      O => \wb_dat_o[1]_i_8_n_0\
    );
\wb_dat_o[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"404F"
    )
        port map (
      I0 => \^state_reg[1]_0\(0),
      I1 => \wb_dat_o_reg[4]_1\(1),
      I2 => \^state_reg[1]_0\(1),
      I3 => \^state_reg[3]_0\,
      O => \wb_dat_o[1]_i_9_n_0\
    );
\wb_dat_o[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF800080008000"
    )
        port map (
      I0 => \wb_dat_o_reg[31]\(5),
      I1 => \wb_dat_o[31]_i_3_n_0\,
      I2 => wb_s_addr_axi_wb(3),
      I3 => wb_s_addr_axi_wb(2),
      I4 => \wb_dat_o[31]_i_6_n_0\,
      I5 => \wb_dat_o_reg[31]_0\(8),
      O => \cmd_resp_1_reg[31]\(10)
    );
\wb_dat_o[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF800080008000"
    )
        port map (
      I0 => \wb_dat_o_reg[31]\(6),
      I1 => \wb_dat_o[31]_i_3_n_0\,
      I2 => wb_s_addr_axi_wb(3),
      I3 => wb_s_addr_axi_wb(2),
      I4 => \wb_dat_o[31]_i_6_n_0\,
      I5 => \wb_dat_o_reg[31]_0\(9),
      O => \cmd_resp_1_reg[31]\(11)
    );
\wb_dat_o[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF800080008000"
    )
        port map (
      I0 => \wb_dat_o_reg[31]\(7),
      I1 => \wb_dat_o[31]_i_3_n_0\,
      I2 => wb_s_addr_axi_wb(3),
      I3 => wb_s_addr_axi_wb(2),
      I4 => \wb_dat_o[31]_i_6_n_0\,
      I5 => \wb_dat_o_reg[31]_0\(10),
      O => \cmd_resp_1_reg[31]\(12)
    );
\wb_dat_o[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF800080008000"
    )
        port map (
      I0 => \wb_dat_o_reg[31]\(8),
      I1 => \wb_dat_o[31]_i_3_n_0\,
      I2 => wb_s_addr_axi_wb(3),
      I3 => wb_s_addr_axi_wb(2),
      I4 => \wb_dat_o[31]_i_6_n_0\,
      I5 => \wb_dat_o_reg[31]_0\(11),
      O => \cmd_resp_1_reg[31]\(13)
    );
\wb_dat_o[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF800080008000"
    )
        port map (
      I0 => \wb_dat_o_reg[31]\(9),
      I1 => \wb_dat_o[31]_i_3_n_0\,
      I2 => wb_s_addr_axi_wb(3),
      I3 => wb_s_addr_axi_wb(2),
      I4 => \wb_dat_o[31]_i_6_n_0\,
      I5 => \wb_dat_o_reg[31]_0\(12),
      O => \cmd_resp_1_reg[31]\(14)
    );
\wb_dat_o[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF800080008000"
    )
        port map (
      I0 => \wb_dat_o_reg[31]\(10),
      I1 => \wb_dat_o[31]_i_3_n_0\,
      I2 => wb_s_addr_axi_wb(3),
      I3 => wb_s_addr_axi_wb(2),
      I4 => \wb_dat_o[31]_i_6_n_0\,
      I5 => \wb_dat_o_reg[31]_0\(13),
      O => \cmd_resp_1_reg[31]\(15)
    );
\wb_dat_o[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF800080008000"
    )
        port map (
      I0 => \wb_dat_o_reg[31]\(11),
      I1 => \wb_dat_o[31]_i_3_n_0\,
      I2 => wb_s_addr_axi_wb(3),
      I3 => wb_s_addr_axi_wb(2),
      I4 => \wb_dat_o[31]_i_6_n_0\,
      I5 => \wb_dat_o_reg[31]_0\(14),
      O => \cmd_resp_1_reg[31]\(16)
    );
\wb_dat_o[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF800080008000"
    )
        port map (
      I0 => \wb_dat_o_reg[31]\(12),
      I1 => \wb_dat_o[31]_i_3_n_0\,
      I2 => wb_s_addr_axi_wb(3),
      I3 => wb_s_addr_axi_wb(2),
      I4 => \wb_dat_o[31]_i_6_n_0\,
      I5 => \wb_dat_o_reg[31]_0\(15),
      O => \cmd_resp_1_reg[31]\(17)
    );
\wb_dat_o[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF800080008000"
    )
        port map (
      I0 => \wb_dat_o_reg[31]\(13),
      I1 => \wb_dat_o[31]_i_3_n_0\,
      I2 => wb_s_addr_axi_wb(3),
      I3 => wb_s_addr_axi_wb(2),
      I4 => \wb_dat_o[31]_i_6_n_0\,
      I5 => \wb_dat_o_reg[31]_0\(16),
      O => \cmd_resp_1_reg[31]\(18)
    );
\wb_dat_o[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF800080008000"
    )
        port map (
      I0 => \wb_dat_o_reg[31]\(14),
      I1 => \wb_dat_o[31]_i_3_n_0\,
      I2 => wb_s_addr_axi_wb(3),
      I3 => wb_s_addr_axi_wb(2),
      I4 => \wb_dat_o[31]_i_6_n_0\,
      I5 => \wb_dat_o_reg[31]_0\(17),
      O => \cmd_resp_1_reg[31]\(19)
    );
\wb_dat_o[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o[2]_i_2_n_0\,
      I1 => \wb_dat_o_reg[2]\,
      I2 => wb_s_addr_axi_wb(2),
      I3 => \wb_dat_o[5]_i_3_n_0\,
      I4 => wb_s_addr_axi_wb(3),
      I5 => \wb_dat_o[2]_i_4_n_0\,
      O => \cmd_resp_1_reg[31]\(2)
    );
\wb_dat_o[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0800"
    )
        port map (
      I0 => \wb_dat_o_reg[5]_i_2_0\(2),
      I1 => \^state_reg[3]_0\,
      I2 => \^state_reg[1]_0\(1),
      I3 => \^state_reg[1]_0\(0),
      I4 => \wb_dat_o_reg[2]_1\,
      O => \wb_dat_o[2]_i_2_n_0\
    );
\wb_dat_o[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888F0FFF000"
    )
        port map (
      I0 => \^state_reg[1]_0\(0),
      I1 => \wb_dat_o_reg[15]\(1),
      I2 => \wb_dat_o_reg[2]_0\(1),
      I3 => \^state_reg[3]_0\,
      I4 => \wb_dat_o_reg[31]_0\(1),
      I5 => \^state_reg[1]_0\(1),
      O => \wb_dat_o[2]_i_4_n_0\
    );
\wb_dat_o[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF800080008000"
    )
        port map (
      I0 => \wb_dat_o_reg[31]\(15),
      I1 => \wb_dat_o[31]_i_3_n_0\,
      I2 => wb_s_addr_axi_wb(3),
      I3 => wb_s_addr_axi_wb(2),
      I4 => \wb_dat_o[31]_i_6_n_0\,
      I5 => \wb_dat_o_reg[31]_0\(18),
      O => \cmd_resp_1_reg[31]\(20)
    );
\wb_dat_o[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DCF9F302"
    )
        port map (
      I0 => \^q\(0),
      I1 => \state_reg_n_0_[4]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \state_reg_n_0_[2]\,
      I4 => \state_reg_n_0_[3]\,
      O => E(0)
    );
\wb_dat_o[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF800080008000"
    )
        port map (
      I0 => \wb_dat_o_reg[31]\(16),
      I1 => \wb_dat_o[31]_i_3_n_0\,
      I2 => wb_s_addr_axi_wb(3),
      I3 => wb_s_addr_axi_wb(2),
      I4 => \wb_dat_o[31]_i_6_n_0\,
      I5 => \wb_dat_o_reg[31]_0\(19),
      O => \cmd_resp_1_reg[31]\(21)
    );
\wb_dat_o[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CEFCE3ED"
    )
        port map (
      I0 => \^q\(0),
      I1 => \state_reg_n_0_[3]\,
      I2 => \state_reg_n_0_[4]\,
      I3 => \state_reg_n_0_[0]\,
      I4 => \state_reg_n_0_[2]\,
      O => \wb_dat_o[31]_i_3_n_0\
    );
\wb_dat_o[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03110010"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state_reg_n_0_[4]\,
      I2 => \^q\(0),
      I3 => \state_reg_n_0_[0]\,
      I4 => \state_reg_n_0_[2]\,
      O => wb_s_addr_axi_wb(3)
    );
\wb_dat_o[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02AA0002"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \^q\(0),
      I2 => \state_reg_n_0_[4]\,
      I3 => \state_reg_n_0_[3]\,
      I4 => \state_reg_n_0_[0]\,
      O => wb_s_addr_axi_wb(2)
    );
\wb_dat_o[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB372C5"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \^q\(0),
      I3 => \state_reg_n_0_[4]\,
      I4 => \state_reg_n_0_[3]\,
      O => \wb_dat_o[31]_i_6_n_0\
    );
\wb_dat_o[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o[4]_i_2_n_0\,
      I1 => \wb_dat_o_reg[4]\,
      I2 => wb_s_addr_axi_wb(2),
      I3 => \wb_dat_o[4]_i_4_n_0\,
      I4 => wb_s_addr_axi_wb(3),
      I5 => \wb_dat_o_reg[4]_0\,
      O => \cmd_resp_1_reg[31]\(3)
    );
\wb_dat_o[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \^state_reg[3]_0\,
      I1 => \wb_dat_o_reg[5]_i_2_0\(3),
      I2 => \^state_reg[1]_0\(0),
      I3 => \wb_dat_o_reg[4]_2\,
      O => \wb_dat_o[4]_i_2_n_0\
    );
\wb_dat_o[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^state_reg[1]_0\(0),
      I1 => \^state_reg[1]_0\(1),
      I2 => \wb_dat_o_reg[4]_1\(3),
      O => \wb_dat_o[4]_i_4_n_0\
    );
\wb_dat_o[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \wb_dat_o_reg[5]_i_2_n_0\,
      I1 => wb_s_addr_axi_wb(2),
      I2 => \wb_dat_o[5]_i_3_n_0\,
      I3 => wb_s_addr_axi_wb(3),
      I4 => \wb_dat_o[5]_i_4_n_0\,
      I5 => \wb_dat_o_reg[31]_0\(2),
      O => \cmd_resp_1_reg[31]\(4)
    );
\wb_dat_o[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^state_reg[1]_0\(0),
      I1 => \^state_reg[1]_0\(1),
      I2 => \wb_dat_o_reg[4]_1\(2),
      O => \wb_dat_o[5]_i_3_n_0\
    );
\wb_dat_o[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDD74A3"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \^q\(0),
      I3 => \state_reg_n_0_[4]\,
      I4 => \state_reg_n_0_[3]\,
      O => \wb_dat_o[5]_i_4_n_0\
    );
\wb_dat_o[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \^state_reg[3]_0\,
      I1 => \wb_dat_o_reg[5]_i_2_0\(4),
      I2 => \^state_reg[1]_0\(0),
      I3 => \wb_dat_o_reg[5]_i_2_1\,
      O => \wb_dat_o[5]_i_6_n_0\
    );
\wb_dat_o_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wb_dat_o[0]_i_8_n_0\,
      I1 => \wb_dat_o[0]_i_9_n_0\,
      O => \wb_dat_o_reg[0]_i_4_n_0\,
      S => \wb_dat_o_reg[1]_1\(0)
    );
\wb_dat_o_reg[1]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wb_dat_o[1]_i_8_n_0\,
      I1 => \wb_dat_o[1]_i_9_n_0\,
      O => \wb_dat_o_reg[1]_i_4_n_0\,
      S => \wb_dat_o_reg[1]_1\(1)
    );
\wb_dat_o_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wb_dat_o_reg[5]\,
      I1 => \wb_dat_o[5]_i_6_n_0\,
      O => \wb_dat_o_reg[5]_i_2_n_0\,
      S => wb_s_addr_axi_wb(3)
    );
\we[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF10"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[4]\,
      I3 => \dat_in_m_rx_bd_reg[15]\,
      O => \state_reg[3]_1\
    );
\we[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF1000"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[4]\,
      I3 => \dat_in_m_rx_bd_reg[15]\,
      I4 => \dat_in_m_rx_bd_reg[15]_0\,
      O => \state_reg[3]_2\
    );
we_m_rx_bd_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000800"
    )
        port map (
      I0 => we_m_rx_bd_i_2_n_0,
      I1 => wb_s_ack_wb_axi,
      I2 => rst_IBUF,
      I3 => \^wb_s_we_axi_wb\,
      I4 => \^wb_s_cyc_stb_axi_wb\,
      O => wb_ack_o_reg_5
    );
we_m_rx_bd_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000600"
    )
        port map (
      I0 => \dat_in_m_rx_bd_reg[15]\,
      I1 => \dat_in_m_rx_bd_reg[15]_0\,
      I2 => \state_reg_n_0_[3]\,
      I3 => \state_reg_n_0_[4]\,
      I4 => \^q\(0),
      I5 => \state_reg_n_0_[2]\,
      O => we_m_rx_bd_i_2_n_0
    );
we_m_tx_bd_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000800"
    )
        port map (
      I0 => we_m_tx_bd_i_2_n_0,
      I1 => wb_s_ack_wb_axi,
      I2 => rst_IBUF,
      I3 => \^wb_s_we_axi_wb\,
      I4 => \^wb_s_cyc_stb_axi_wb\,
      O => wb_ack_o_reg_6
    );
we_m_tx_bd_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000006000000"
    )
        port map (
      I0 => \dat_in_m_rx_bd_reg[15]\,
      I1 => \dat_in_m_rx_bd_reg[15]_0\,
      I2 => \state_reg_n_0_[3]\,
      I3 => \state_reg_n_0_[4]\,
      I4 => \^q\(0),
      I5 => \state_reg_n_0_[2]\,
      O => we_m_tx_bd_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity wbm2axilite is
  port (
    S_AXI_0_arvalid : out STD_LOGIC;
    S_AXI_0_awvalid : out STD_LOGIC;
    S_AXI_0_wvalid : out STD_LOGIC;
    wb_we : out STD_LOGIC;
    err_state : out STD_LOGIC;
    wb_m_ack : out STD_LOGIC;
    full_fifo_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \o_axi_awaddr_reg[12]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \o_axi_wdata_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLK : in STD_LOGIC;
    rst_IBUF : in STD_LOGIC;
    o_axi_arvalid0 : in STD_LOGIC;
    o_axi_awvalid0 : in STD_LOGIC;
    o_axi_wvalid0 : in STD_LOGIC;
    wb_we_reg_0 : in STD_LOGIC;
    o_wb_ack_reg_0 : in STD_LOGIC;
    pending_reg_0 : in STD_LOGIC;
    \o_axi_awaddr_reg[2]_0\ : in STD_LOGIC;
    wb_m_strb : in STD_LOGIC;
    S_AXI_0_rresp : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_0_rvalid : in STD_LOGIC;
    S_AXI_0_bvalid : in STD_LOGIC;
    S_AXI_0_bresp : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_0_wready : in STD_LOGIC;
    S_AXI_0_arready : in STD_LOGIC;
    S_AXI_0_awready : in STD_LOGIC;
    \o_wb_data_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \o_axi_wdata_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end wbm2axilite;

architecture STRUCTURE of wbm2axilite is
  signal \^s_axi_0_arvalid\ : STD_LOGIC;
  signal \^s_axi_0_awvalid\ : STD_LOGIC;
  signal \^s_axi_0_wvalid\ : STD_LOGIC;
  signal axi_reset_state : STD_LOGIC;
  signal axi_reset_state_i_1_n_0 : STD_LOGIC;
  signal err_pending : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \err_pending[4]_i_2_n_0\ : STD_LOGIC;
  signal err_pending_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^err_state\ : STD_LOGIC;
  signal err_state_i_1_n_0 : STD_LOGIC;
  signal err_state_i_2_n_0 : STD_LOGIC;
  signal err_state_i_3_n_0 : STD_LOGIC;
  signal full_fifo_i_1_n_0 : STD_LOGIC;
  signal \^full_fifo_reg_0\ : STD_LOGIC;
  signal full_fifo_reg_n_0 : STD_LOGIC;
  signal \o_axi_awaddr[12]_i_1_n_0\ : STD_LOGIC;
  signal \o_axi_awaddr[12]_i_6_n_0\ : STD_LOGIC;
  signal \o_axi_awaddr[12]_i_7_n_0\ : STD_LOGIC;
  signal outstanding : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \outstanding[4]_i_1_n_0\ : STD_LOGIC;
  signal outstanding_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal pending : STD_LOGIC;
  signal pending_i_1_n_0 : STD_LOGIC;
  signal pending_i_2_n_0 : STD_LOGIC;
  signal pending_i_3_n_0 : STD_LOGIC;
  signal reset_count0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \reset_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \reset_count[3]_i_1_n_0\ : STD_LOGIC;
  signal \reset_count[3]_i_2_n_0\ : STD_LOGIC;
  signal reset_count_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^wb_m_ack\ : STD_LOGIC;
  signal \^wb_we\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \err_pending[0]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \err_pending[1]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \err_pending[2]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \err_pending[3]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \outstanding[0]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \outstanding[1]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \outstanding[2]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \outstanding[3]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \reset_count[0]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \reset_count[1]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \reset_count[2]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \reset_count[3]_i_3\ : label is "soft_lutpair225";
begin
  S_AXI_0_arvalid <= \^s_axi_0_arvalid\;
  S_AXI_0_awvalid <= \^s_axi_0_awvalid\;
  S_AXI_0_wvalid <= \^s_axi_0_wvalid\;
  err_state <= \^err_state\;
  full_fifo_reg_0 <= \^full_fifo_reg_0\;
  wb_m_ack <= \^wb_m_ack\;
  wb_we <= \^wb_we\;
axi_reset_state_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => reset_count_reg(2),
      I1 => reset_count_reg(0),
      I2 => reset_count_reg(1),
      I3 => reset_count_reg(3),
      I4 => axi_reset_state,
      O => axi_reset_state_i_1_n_0
    );
axi_reset_state_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => axi_reset_state_i_1_n_0,
      Q => axi_reset_state,
      S => rst_IBUF
    );
\err_pending[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => err_pending_reg(0),
      O => err_pending(0)
    );
\err_pending[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => pending_reg_0,
      I1 => err_pending_reg(0),
      I2 => err_pending_reg(1),
      O => err_pending(1)
    );
\err_pending[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AA6"
    )
        port map (
      I0 => err_pending_reg(2),
      I1 => pending_reg_0,
      I2 => err_pending_reg(1),
      I3 => err_pending_reg(0),
      O => err_pending(2)
    );
\err_pending[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40FD02"
    )
        port map (
      I0 => pending_reg_0,
      I1 => err_pending_reg(1),
      I2 => err_pending_reg(0),
      I3 => err_pending_reg(3),
      I4 => err_pending_reg(2),
      O => err_pending(3)
    );
\err_pending[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAA9AA"
    )
        port map (
      I0 => err_pending_reg(4),
      I1 => err_pending_reg(3),
      I2 => err_pending_reg(2),
      I3 => pending_reg_0,
      I4 => err_pending_reg(1),
      I5 => err_pending_reg(0),
      O => \err_pending[4]_i_2_n_0\
    );
\err_pending_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => err_pending(0),
      Q => err_pending_reg(0),
      R => rst_IBUF
    );
\err_pending_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => err_pending(1),
      Q => err_pending_reg(1),
      R => rst_IBUF
    );
\err_pending_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => err_pending(2),
      Q => err_pending_reg(2),
      R => rst_IBUF
    );
\err_pending_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => err_pending(3),
      Q => err_pending_reg(3),
      R => rst_IBUF
    );
\err_pending_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \err_pending[4]_i_2_n_0\,
      Q => err_pending_reg(4),
      R => rst_IBUF
    );
err_state_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEAAAAAAAA"
    )
        port map (
      I0 => err_state_i_2_n_0,
      I1 => err_pending_reg(4),
      I2 => err_state_i_3_n_0,
      I3 => err_pending_reg(1),
      I4 => err_pending_reg(0),
      I5 => \^err_state\,
      O => err_state_i_1_n_0
    );
err_state_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F888FFFFF888"
    )
        port map (
      I0 => S_AXI_0_rresp(0),
      I1 => S_AXI_0_rvalid,
      I2 => S_AXI_0_bvalid,
      I3 => S_AXI_0_bresp(0),
      I4 => pending,
      I5 => wb_m_strb,
      O => err_state_i_2_n_0
    );
err_state_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => err_pending_reg(2),
      I1 => err_pending_reg(3),
      O => err_state_i_3_n_0
    );
err_state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => err_state_i_1_n_0,
      Q => \^err_state\,
      R => rst_IBUF
    );
full_fifo_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000400040000000"
    )
        port map (
      I0 => pending_reg_0,
      I1 => outstanding_reg(3),
      I2 => outstanding_reg(2),
      I3 => outstanding_reg(4),
      I4 => outstanding_reg(1),
      I5 => outstanding_reg(0),
      O => full_fifo_i_1_n_0
    );
full_fifo_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => pending_i_2_n_0,
      D => full_fifo_i_1_n_0,
      Q => full_fifo_reg_n_0,
      R => pending_i_1_n_0
    );
o_axi_arvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => o_axi_arvalid0,
      Q => \^s_axi_0_arvalid\,
      R => rst_IBUF
    );
\o_axi_awaddr[12]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^full_fifo_reg_0\,
      O => \o_axi_awaddr[12]_i_1_n_0\
    );
\o_axi_awaddr[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFEFFFEFEFE"
    )
        port map (
      I0 => \o_axi_awaddr[12]_i_6_n_0\,
      I1 => full_fifo_reg_n_0,
      I2 => \o_axi_awaddr[12]_i_7_n_0\,
      I3 => \o_axi_awaddr_reg[2]_0\,
      I4 => pending,
      I5 => \^wb_we\,
      O => \^full_fifo_reg_0\
    );
\o_axi_awaddr[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF2F2FFF2"
    )
        port map (
      I0 => \^s_axi_0_arvalid\,
      I1 => S_AXI_0_arready,
      I2 => axi_reset_state,
      I3 => \^s_axi_0_awvalid\,
      I4 => S_AXI_0_awready,
      I5 => \^err_state\,
      O => \o_axi_awaddr[12]_i_6_n_0\
    );
\o_axi_awaddr[12]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^s_axi_0_wvalid\,
      I1 => S_AXI_0_wready,
      O => \o_axi_awaddr[12]_i_7_n_0\
    );
\o_axi_awaddr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \o_axi_awaddr[12]_i_1_n_0\,
      D => D(8),
      Q => \o_axi_awaddr_reg[12]_0\(8),
      R => '0'
    );
\o_axi_awaddr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \o_axi_awaddr[12]_i_1_n_0\,
      D => D(9),
      Q => \o_axi_awaddr_reg[12]_0\(9),
      R => '0'
    );
\o_axi_awaddr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \o_axi_awaddr[12]_i_1_n_0\,
      D => D(10),
      Q => \o_axi_awaddr_reg[12]_0\(10),
      R => '0'
    );
\o_axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \o_axi_awaddr[12]_i_1_n_0\,
      D => D(0),
      Q => \o_axi_awaddr_reg[12]_0\(0),
      R => '0'
    );
\o_axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \o_axi_awaddr[12]_i_1_n_0\,
      D => D(1),
      Q => \o_axi_awaddr_reg[12]_0\(1),
      R => '0'
    );
\o_axi_awaddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \o_axi_awaddr[12]_i_1_n_0\,
      D => D(2),
      Q => \o_axi_awaddr_reg[12]_0\(2),
      R => '0'
    );
\o_axi_awaddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \o_axi_awaddr[12]_i_1_n_0\,
      D => D(3),
      Q => \o_axi_awaddr_reg[12]_0\(3),
      R => '0'
    );
\o_axi_awaddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \o_axi_awaddr[12]_i_1_n_0\,
      D => D(4),
      Q => \o_axi_awaddr_reg[12]_0\(4),
      R => '0'
    );
\o_axi_awaddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \o_axi_awaddr[12]_i_1_n_0\,
      D => D(5),
      Q => \o_axi_awaddr_reg[12]_0\(5),
      R => '0'
    );
\o_axi_awaddr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \o_axi_awaddr[12]_i_1_n_0\,
      D => D(6),
      Q => \o_axi_awaddr_reg[12]_0\(6),
      R => '0'
    );
\o_axi_awaddr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \o_axi_awaddr[12]_i_1_n_0\,
      D => D(7),
      Q => \o_axi_awaddr_reg[12]_0\(7),
      R => '0'
    );
o_axi_awvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => o_axi_awvalid0,
      Q => \^s_axi_0_awvalid\,
      R => rst_IBUF
    );
\o_axi_wdata_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \o_axi_awaddr[12]_i_1_n_0\,
      D => \o_axi_wdata_reg[31]_1\(0),
      Q => \o_axi_wdata_reg[31]_0\(0),
      R => '0'
    );
\o_axi_wdata_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \o_axi_awaddr[12]_i_1_n_0\,
      D => \o_axi_wdata_reg[31]_1\(10),
      Q => \o_axi_wdata_reg[31]_0\(10),
      R => '0'
    );
\o_axi_wdata_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \o_axi_awaddr[12]_i_1_n_0\,
      D => \o_axi_wdata_reg[31]_1\(11),
      Q => \o_axi_wdata_reg[31]_0\(11),
      R => '0'
    );
\o_axi_wdata_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \o_axi_awaddr[12]_i_1_n_0\,
      D => \o_axi_wdata_reg[31]_1\(12),
      Q => \o_axi_wdata_reg[31]_0\(12),
      R => '0'
    );
\o_axi_wdata_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \o_axi_awaddr[12]_i_1_n_0\,
      D => \o_axi_wdata_reg[31]_1\(13),
      Q => \o_axi_wdata_reg[31]_0\(13),
      R => '0'
    );
\o_axi_wdata_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \o_axi_awaddr[12]_i_1_n_0\,
      D => \o_axi_wdata_reg[31]_1\(14),
      Q => \o_axi_wdata_reg[31]_0\(14),
      R => '0'
    );
\o_axi_wdata_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \o_axi_awaddr[12]_i_1_n_0\,
      D => \o_axi_wdata_reg[31]_1\(15),
      Q => \o_axi_wdata_reg[31]_0\(15),
      R => '0'
    );
\o_axi_wdata_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \o_axi_awaddr[12]_i_1_n_0\,
      D => \o_axi_wdata_reg[31]_1\(16),
      Q => \o_axi_wdata_reg[31]_0\(16),
      R => '0'
    );
\o_axi_wdata_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \o_axi_awaddr[12]_i_1_n_0\,
      D => \o_axi_wdata_reg[31]_1\(17),
      Q => \o_axi_wdata_reg[31]_0\(17),
      R => '0'
    );
\o_axi_wdata_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \o_axi_awaddr[12]_i_1_n_0\,
      D => \o_axi_wdata_reg[31]_1\(18),
      Q => \o_axi_wdata_reg[31]_0\(18),
      R => '0'
    );
\o_axi_wdata_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \o_axi_awaddr[12]_i_1_n_0\,
      D => \o_axi_wdata_reg[31]_1\(19),
      Q => \o_axi_wdata_reg[31]_0\(19),
      R => '0'
    );
\o_axi_wdata_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \o_axi_awaddr[12]_i_1_n_0\,
      D => \o_axi_wdata_reg[31]_1\(1),
      Q => \o_axi_wdata_reg[31]_0\(1),
      R => '0'
    );
\o_axi_wdata_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \o_axi_awaddr[12]_i_1_n_0\,
      D => \o_axi_wdata_reg[31]_1\(20),
      Q => \o_axi_wdata_reg[31]_0\(20),
      R => '0'
    );
\o_axi_wdata_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \o_axi_awaddr[12]_i_1_n_0\,
      D => \o_axi_wdata_reg[31]_1\(21),
      Q => \o_axi_wdata_reg[31]_0\(21),
      R => '0'
    );
\o_axi_wdata_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \o_axi_awaddr[12]_i_1_n_0\,
      D => \o_axi_wdata_reg[31]_1\(22),
      Q => \o_axi_wdata_reg[31]_0\(22),
      R => '0'
    );
\o_axi_wdata_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \o_axi_awaddr[12]_i_1_n_0\,
      D => \o_axi_wdata_reg[31]_1\(23),
      Q => \o_axi_wdata_reg[31]_0\(23),
      R => '0'
    );
\o_axi_wdata_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \o_axi_awaddr[12]_i_1_n_0\,
      D => \o_axi_wdata_reg[31]_1\(24),
      Q => \o_axi_wdata_reg[31]_0\(24),
      R => '0'
    );
\o_axi_wdata_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \o_axi_awaddr[12]_i_1_n_0\,
      D => \o_axi_wdata_reg[31]_1\(25),
      Q => \o_axi_wdata_reg[31]_0\(25),
      R => '0'
    );
\o_axi_wdata_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \o_axi_awaddr[12]_i_1_n_0\,
      D => \o_axi_wdata_reg[31]_1\(26),
      Q => \o_axi_wdata_reg[31]_0\(26),
      R => '0'
    );
\o_axi_wdata_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \o_axi_awaddr[12]_i_1_n_0\,
      D => \o_axi_wdata_reg[31]_1\(27),
      Q => \o_axi_wdata_reg[31]_0\(27),
      R => '0'
    );
\o_axi_wdata_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \o_axi_awaddr[12]_i_1_n_0\,
      D => \o_axi_wdata_reg[31]_1\(28),
      Q => \o_axi_wdata_reg[31]_0\(28),
      R => '0'
    );
\o_axi_wdata_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \o_axi_awaddr[12]_i_1_n_0\,
      D => \o_axi_wdata_reg[31]_1\(29),
      Q => \o_axi_wdata_reg[31]_0\(29),
      R => '0'
    );
\o_axi_wdata_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \o_axi_awaddr[12]_i_1_n_0\,
      D => \o_axi_wdata_reg[31]_1\(2),
      Q => \o_axi_wdata_reg[31]_0\(2),
      R => '0'
    );
\o_axi_wdata_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \o_axi_awaddr[12]_i_1_n_0\,
      D => \o_axi_wdata_reg[31]_1\(30),
      Q => \o_axi_wdata_reg[31]_0\(30),
      R => '0'
    );
\o_axi_wdata_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \o_axi_awaddr[12]_i_1_n_0\,
      D => \o_axi_wdata_reg[31]_1\(31),
      Q => \o_axi_wdata_reg[31]_0\(31),
      R => '0'
    );
\o_axi_wdata_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \o_axi_awaddr[12]_i_1_n_0\,
      D => \o_axi_wdata_reg[31]_1\(3),
      Q => \o_axi_wdata_reg[31]_0\(3),
      R => '0'
    );
\o_axi_wdata_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \o_axi_awaddr[12]_i_1_n_0\,
      D => \o_axi_wdata_reg[31]_1\(4),
      Q => \o_axi_wdata_reg[31]_0\(4),
      R => '0'
    );
\o_axi_wdata_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \o_axi_awaddr[12]_i_1_n_0\,
      D => \o_axi_wdata_reg[31]_1\(5),
      Q => \o_axi_wdata_reg[31]_0\(5),
      R => '0'
    );
\o_axi_wdata_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \o_axi_awaddr[12]_i_1_n_0\,
      D => \o_axi_wdata_reg[31]_1\(6),
      Q => \o_axi_wdata_reg[31]_0\(6),
      R => '0'
    );
\o_axi_wdata_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \o_axi_awaddr[12]_i_1_n_0\,
      D => \o_axi_wdata_reg[31]_1\(7),
      Q => \o_axi_wdata_reg[31]_0\(7),
      R => '0'
    );
\o_axi_wdata_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \o_axi_awaddr[12]_i_1_n_0\,
      D => \o_axi_wdata_reg[31]_1\(8),
      Q => \o_axi_wdata_reg[31]_0\(8),
      R => '0'
    );
\o_axi_wdata_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \o_axi_awaddr[12]_i_1_n_0\,
      D => \o_axi_wdata_reg[31]_1\(9),
      Q => \o_axi_wdata_reg[31]_0\(9),
      R => '0'
    );
o_axi_wvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => o_axi_wvalid0,
      Q => \^s_axi_0_wvalid\,
      R => rst_IBUF
    );
o_wb_ack_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => o_wb_ack_reg_0,
      Q => \^wb_m_ack\,
      R => '0'
    );
\o_wb_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \o_wb_data_reg[31]_0\(0),
      Q => Q(0),
      R => '0'
    );
\o_wb_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \o_wb_data_reg[31]_0\(10),
      Q => Q(10),
      R => '0'
    );
\o_wb_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \o_wb_data_reg[31]_0\(11),
      Q => Q(11),
      R => '0'
    );
\o_wb_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \o_wb_data_reg[31]_0\(12),
      Q => Q(12),
      R => '0'
    );
\o_wb_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \o_wb_data_reg[31]_0\(13),
      Q => Q(13),
      R => '0'
    );
\o_wb_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \o_wb_data_reg[31]_0\(14),
      Q => Q(14),
      R => '0'
    );
\o_wb_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \o_wb_data_reg[31]_0\(15),
      Q => Q(15),
      R => '0'
    );
\o_wb_data_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \o_wb_data_reg[31]_0\(16),
      Q => Q(16),
      R => '0'
    );
\o_wb_data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \o_wb_data_reg[31]_0\(17),
      Q => Q(17),
      R => '0'
    );
\o_wb_data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \o_wb_data_reg[31]_0\(18),
      Q => Q(18),
      R => '0'
    );
\o_wb_data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \o_wb_data_reg[31]_0\(19),
      Q => Q(19),
      R => '0'
    );
\o_wb_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \o_wb_data_reg[31]_0\(1),
      Q => Q(1),
      R => '0'
    );
\o_wb_data_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \o_wb_data_reg[31]_0\(20),
      Q => Q(20),
      R => '0'
    );
\o_wb_data_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \o_wb_data_reg[31]_0\(21),
      Q => Q(21),
      R => '0'
    );
\o_wb_data_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \o_wb_data_reg[31]_0\(22),
      Q => Q(22),
      R => '0'
    );
\o_wb_data_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \o_wb_data_reg[31]_0\(23),
      Q => Q(23),
      R => '0'
    );
\o_wb_data_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \o_wb_data_reg[31]_0\(24),
      Q => Q(24),
      R => '0'
    );
\o_wb_data_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \o_wb_data_reg[31]_0\(25),
      Q => Q(25),
      R => '0'
    );
\o_wb_data_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \o_wb_data_reg[31]_0\(26),
      Q => Q(26),
      R => '0'
    );
\o_wb_data_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \o_wb_data_reg[31]_0\(27),
      Q => Q(27),
      R => '0'
    );
\o_wb_data_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \o_wb_data_reg[31]_0\(28),
      Q => Q(28),
      R => '0'
    );
\o_wb_data_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \o_wb_data_reg[31]_0\(29),
      Q => Q(29),
      R => '0'
    );
\o_wb_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \o_wb_data_reg[31]_0\(2),
      Q => Q(2),
      R => '0'
    );
\o_wb_data_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \o_wb_data_reg[31]_0\(30),
      Q => Q(30),
      R => '0'
    );
\o_wb_data_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \o_wb_data_reg[31]_0\(31),
      Q => Q(31),
      R => '0'
    );
\o_wb_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \o_wb_data_reg[31]_0\(3),
      Q => Q(3),
      R => '0'
    );
\o_wb_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \o_wb_data_reg[31]_0\(4),
      Q => Q(4),
      R => '0'
    );
\o_wb_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \o_wb_data_reg[31]_0\(5),
      Q => Q(5),
      R => '0'
    );
\o_wb_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \o_wb_data_reg[31]_0\(6),
      Q => Q(6),
      R => '0'
    );
\o_wb_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \o_wb_data_reg[31]_0\(7),
      Q => Q(7),
      R => '0'
    );
\o_wb_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \o_wb_data_reg[31]_0\(8),
      Q => Q(8),
      R => '0'
    );
\o_wb_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \o_wb_data_reg[31]_0\(9),
      Q => Q(9),
      R => '0'
    );
\outstanding[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => outstanding_reg(0),
      O => outstanding(0)
    );
\outstanding[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => pending_reg_0,
      I1 => outstanding_reg(0),
      I2 => outstanding_reg(1),
      O => outstanding(1)
    );
\outstanding[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AA6"
    )
        port map (
      I0 => outstanding_reg(2),
      I1 => pending_reg_0,
      I2 => outstanding_reg(1),
      I3 => outstanding_reg(0),
      O => outstanding(2)
    );
\outstanding[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40FD02"
    )
        port map (
      I0 => pending_reg_0,
      I1 => outstanding_reg(0),
      I2 => outstanding_reg(1),
      I3 => outstanding_reg(3),
      I4 => outstanding_reg(2),
      O => outstanding(3)
    );
\outstanding[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AAAAAAAAAAAA9A"
    )
        port map (
      I0 => outstanding_reg(4),
      I1 => outstanding_reg(3),
      I2 => pending_reg_0,
      I3 => outstanding_reg(0),
      I4 => outstanding_reg(1),
      I5 => outstanding_reg(2),
      O => \outstanding[4]_i_1_n_0\
    );
\outstanding_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => pending_i_2_n_0,
      D => outstanding(0),
      Q => outstanding_reg(0),
      R => pending_i_1_n_0
    );
\outstanding_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => pending_i_2_n_0,
      D => outstanding(1),
      Q => outstanding_reg(1),
      R => pending_i_1_n_0
    );
\outstanding_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => pending_i_2_n_0,
      D => outstanding(2),
      Q => outstanding_reg(2),
      R => pending_i_1_n_0
    );
\outstanding_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => pending_i_2_n_0,
      D => outstanding(3),
      Q => outstanding_reg(3),
      R => pending_i_1_n_0
    );
\outstanding_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => pending_i_2_n_0,
      D => \outstanding[4]_i_1_n_0\,
      Q => outstanding_reg(4),
      R => pending_i_1_n_0
    );
pending_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => axi_reset_state,
      I1 => \^err_state\,
      I2 => wb_m_strb,
      I3 => rst_IBUF,
      O => pending_i_1_n_0
    );
pending_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wb_m_ack\,
      I1 => pending_reg_0,
      O => pending_i_2_n_0
    );
pending_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => outstanding_reg(1),
      I1 => outstanding_reg(4),
      I2 => outstanding_reg(2),
      I3 => outstanding_reg(3),
      I4 => pending_reg_0,
      O => pending_i_3_n_0
    );
pending_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => pending_i_2_n_0,
      D => pending_i_3_n_0,
      Q => pending,
      R => pending_i_1_n_0
    );
\reset_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset_count_reg(0),
      O => reset_count0(0)
    );
\reset_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reset_count_reg(0),
      I1 => reset_count_reg(1),
      O => \reset_count[1]_i_1_n_0\
    );
\reset_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => reset_count_reg(2),
      I1 => reset_count_reg(1),
      I2 => reset_count_reg(0),
      O => reset_count0(2)
    );
\reset_count[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000155555555"
    )
        port map (
      I0 => rst_IBUF,
      I1 => reset_count_reg(2),
      I2 => reset_count_reg(0),
      I3 => reset_count_reg(1),
      I4 => reset_count_reg(3),
      I5 => axi_reset_state,
      O => \reset_count[3]_i_1_n_0\
    );
\reset_count[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => rst_IBUF,
      I1 => reset_count_reg(3),
      I2 => reset_count_reg(1),
      I3 => reset_count_reg(0),
      I4 => reset_count_reg(2),
      O => \reset_count[3]_i_2_n_0\
    );
\reset_count[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => reset_count_reg(3),
      I1 => reset_count_reg(2),
      I2 => reset_count_reg(0),
      I3 => reset_count_reg(1),
      O => reset_count0(3)
    );
\reset_count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \reset_count[3]_i_2_n_0\,
      D => reset_count0(0),
      Q => reset_count_reg(0),
      S => \reset_count[3]_i_1_n_0\
    );
\reset_count_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \reset_count[3]_i_2_n_0\,
      D => \reset_count[1]_i_1_n_0\,
      Q => reset_count_reg(1),
      S => \reset_count[3]_i_1_n_0\
    );
\reset_count_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \reset_count[3]_i_2_n_0\,
      D => reset_count0(2),
      Q => reset_count_reg(2),
      S => \reset_count[3]_i_1_n_0\
    );
\reset_count_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \reset_count[3]_i_2_n_0\,
      D => reset_count0(3),
      Q => reset_count_reg(3),
      S => \reset_count[3]_i_1_n_0\
    );
wb_we_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => wb_we_reg_0,
      Q => \^wb_we\,
      R => '0'
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
QGLtnqZzRetDH6gCWT4Js6wuLlZfrNx/VJp3sfR2NF+cxypO5AxN0oDKLJJtmdrtE/ueNDg+Qf7Z
TqBNRojORA==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
B6Ger3hRvfjHkaJ+W8639Kl3TzC9TogLuklOXEiMNdc4Im+DjEUzxb3DKlzu0VW3zxZqjJ3+wsW/
LnRmPCESi5Y9eRJaLFXg79EMfoj4X+nTdHAP6yCfltBADKegZ12gpnB/8ey5yn2KA74LUtPC7jna
iyjqSfsWLGnz6UdXzwk=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
BX+DxgMPRyZbYojCUR9Sk8Lq+3ZigBz4yMFHQkmurfdfDzyTPJCE827eGiPyTenK1QPVhEtf9g06
0BFXq/0COPuU1BWJwdkz1c4dE6/exDwhvEh+hPx3vRY6z8fDEf6aGVIXrHDvrmddehe7yMSIpo+k
aXHR06EEdfHCFY4TggYwhcJVXjkE+ApsVuyfmEfPmYjo8hCWyQyBsUWIOY03q1+MvUjjsmTwgs9g
fh5MY9ToaLfoJxPKdCpsqrBX4LJ+VDGFlAqIcqHTE2jCmPiToZAFXB7fzf1wDjFCBlJyFVDBGi0i
m+CouLSb7X1mvVhdDZgNrZDJMV688Bu3o54vew==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
DaIU/Ddc8USbZ2mURzujJDWDH1JbHl5tFVOOQ2aVaUPIA71yyE38OXVLEtF8rNmujYH30nEeQ+FV
LVJ16aaHw+iiuaqorTM3K5KLohVlN+WlcEtSXHuPNHjw8ddqtzpaX7pH1zqZH+YmfCL5oaNLqDH4
rkBnUl0/Gm/hzSwKjYhXGQFYQ+gGP99OjXakzrAqZzp/Iq4gt+Z5902/JV9thd/isHQImJ0QyK8M
EKM579iPAfXGes2mbiNYHcvDmSPYmW1zlhOE++N1EKeea7j/msnKeyhlC+hGE4Xfn4TVvqgQexCT
rp/wS/MosY6WH1aKFQlFH2hEppA7KXUaQlvG+w==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
XmWoAt4X8hrCJ5yTyug4ajJW5UhfkLNibzjihWzZ4Cr9hQSvWZoTc8rjGsLPbz6Le+/9iI5KxecS
eR0wiAO+G2IkwhZgVBeZdKoFnlnTVAyLjk9wMAFXNyJZM6b1NDbfXlPcUsC6JePvPlwwdWknkSsC
r3KvgkWAS+O3xvRmaNw=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Hw3Y+rShKrXiUViyNU1/O2qv6TgheLHBnFMj1i9MUGrHYqh9pLfLYUgWR7S2vj4jv4S+Ks0BpP4p
dKEqVAFmTCfQNEUHaVcFPkOHgig6L4mhLY6HUUKJoRgiQepgLi/W3V+ZZPQSQFkB3CU4MsJzhXvR
yLcpDriZy8cnAHD87Zi5DrNGBzj3kigJeM0du6lCQbxtF5aEdoaNP+YTnIFtcqYhoYnswQlYt0sV
HKgFA8VzqzL5WYnpH7+1IKmFkJBHkyqHCa9wPK0qCKnxkuDj70YzPVqQ+cocdKU+/gNdpCOdZlci
F2HTxrgfrXndJru3TiDqu4UavqAe0MNuFp3t0w==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
XPVggoWL6aXz+MpODTOZhEUQDa0vfEnUDaYeEHXm2vGyqKJujN2c/FFAFBeBYdJATLsIsQ+BqoPc
pBbcFYXDBfOtFIW2dH6Y1OoD65KyJ/hAq8coa21kFgq4hFat5vzZ2iIfkCpTUr4vDZO7Xne8cZO9
WsHffoTCt5rS59wWm2b8I5R8Eh2TUbQg3RCyrcnD66cvcEnlXe1CNMQ4/loVJpA4IBinBf820Wjc
vw2fZbGI0jXC+ACSHOviH63Xwmn+aRV5Ppkup7IYoon/ieKapRQeASu3TTY37xSBXiInSdtMTzJ6
+4GfO4eSHVriCk/sWbuTBzfRzoSShrnHjzz5LA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2020_08", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
L78XuiswVcgO2gtebzL7SA9BC/jJGAM0v6S9pzmyqL+QYzRneiYeGyDmsW33jEVVSTuNjTXkBLY7
yTOKQruatwe4V0OLi6174saSAmPgerSV1GyLP7KhmusLV/N61avC9TPam+tekhKeE0tds4EnJ3et
4JdLh+SE4Z4pcuqCjB5MFneIYKKWDx7siU6oesAQtoSJOesfMchX63MhOjOHFP/ch+1gHv3T45hg
IGF7V7TrdREVE4f9631tlVJ1o2Dypsmo/76Itz5WCGlTMjAnWXN8IXxKN+PZ3dyt1wjrZm2P/td+
xiGszFnSLrRvw/HferwtSmRx8q0fiHZ88roGTw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
kDX5kq2QEe25429T6vQqBCFvV1McKTJRYfK99ymVNK2GGvGLXSzgwJHwB2fj9rM0wme3zYYY0vQR
x+9F4L7KLlOVY6qY3LB59uDzyXBI3mMZaS905HXHJkdZHWtQWpfHhl27LqL+8FSluaD6F+KFfYOV
CwIOVuCIp/XjxFXpNBik7YiPt4kHOlDA97IXNLnYUn/g1csGqeNWce4UTne50ggWvLYGbTFGmTjT
N67TpUiGRVRCSv8Tax72GWFIMFZk3Tlp68ZUSQEybZMWX1U9XdMdtxfvNGhf8mi5jQJ2SupSzKu4
T/+53IN9T8aLePAiGBKKG1ZBj4y1ZyYA7XYvjw==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 41216)
`protect data_block
EDgLvEspHI5xlxGa29DxxRZ89GlFFV7tTLh41/OY8U0eMMikuch5Mt7fFReiUazKXI/q63Y1OtSU
cADXTbm+DAUcGtkW5SoJ8miAUFS7F0zYONtKFe0teqbhB5/U43GkP3W356KtDDXQsZVSMuiHE9u5
wXv/FxjmQYMp8te1XZzZGUovw+3g5ADArBFJpob12A3zZUb3vvsxr0/YlAuyifZ49gnzzS+Em95Z
FqzrcbUuTg03ihcR8bS9fxXpJA7DWN5qGdBVQmSXnrfZ8Ie4UWGdN99irSe1bawvXrbxAitWgPI+
VGPopx6HrmRvsfBaki0aPUfPMhVGPUuYYLgKw4q6M+xrkaXGSgkrsY/nmf3zHk3wJbG5TOlEGkuT
Sy6KbFs1U/GYslPbBxaugBndQpTvFFB1f1EVyBeaJfJiQG6sOGynceyuKpfMemuVX4O21vDQHgt3
VlCWZkPg0QpyJmwvS8CUlRLMz7313mkAK+QetugfnC5nNjGjnixqBEk0N5Xd31UqTVB+8HS0K1g1
itXX4dv/3LbYv1Q+e/jwIbVhdVq+Z1BYqs0SQgkTZlYc08sdi89o94Bt7EbPU0O9de0bsDgQXCKr
EU2L17nn89VcxONj85Vduo4+NkBEKrDcis8GpeZW3jSjiOgnHlHX8/Zz6XOi8F+w8WLhb8agz3S/
eatbvcilf6FEW2EoRWHyUiUu8zToDfAU7STY4I4Ictd/YU75z02ZSGlGe2RUivMyjmZpf9dPXfzh
gXZylW84gW6aSrjaT9CsNfC9hFHED9mtesNTsoVUfg5djhU8Am+hCUR2Yn98vqA9CWpjb4bpC6/W
82IrJU+n5x5DMEiii59/NsuHYtlJyVYvtTA432tpcxj+YHixuJlO2YqlRO1cMCH30JqvP3ZcLTn1
dv4BilXddwTNCt8oSKjOP3UfM/Zc3AyED8mZzizMX5jGQ6oNC4/M+GC01pXza6W8v8YQjxdobt/G
0qIABzjG5Goo77lTVZxmyXcTMNJPnNtujUH//Qyjp+k+aum0EAZhJ/KUqnrxQ9+dEs3HsIGsfzTu
jaqrWKwg15o480xr1n93a3qc/R6HI3wBgo2NtsG/JZJC8yIJCBGDV/2+8sv8ztf7tQ8RFL5Lo89O
qgr4f/G7gQFQeWr5OSbxLBA/shDO0r7qPCHEBSSlEQU3giS+v1aoDzI6uO1OJvLUtKW+uec+33V+
39ZJnmWXclFpI7vX6/od4GGpQHXBP7C+s4KIZ4UaiRGdc48/xH2Dzim1YZFihRcORRfGdwPd5FMr
O/L5UHztDuaU5JAKqni8M3JglqWfRj0KdZND08aK+fAGHvwspm1eJNwiY2Gme8uIkSZeQf4cdrpV
VS58IEg2g20cJWR7fBWb6JoSbP9RZmV0uMrLx3FPNusA/xCAQCyPbo+T3d0ZBUsKFhmSTtUsTWzE
FdX4ocG68J3JI1aiLw4u9fkB5WEK3TokxnpjqpRWqHycV5u5hsKFB315Iv+1xd3skds1PK/b3ltw
Qz3b20nWn3cMzoK8hEwllLqMYvG/P2QBwTt4GDtgUJb4iBcnn10dRIJ8/P/mrEam6rlnntn2/Zry
mEnzDxaqvxdNCqat4by0oLxcPtmoLMCwnxHz3WWLIifYrZWsnJxBvAKZGdeqmWGGntlVfBWdPPi/
E0lQEVf6v2y8yD7hErA7eEs4iUc9QsvGf/Qd45gquZwSuX2+q02g35SvHLfseTF3cHI3aA6dO9GX
udESOMqd9z+OTnstpaYKzHTwCDo/dB23uIyq+skXXXd4mDhVfx1nMo01uhqvaN3cDqz9XPUp9RFi
KU6j587wWWb2nJpvwp85W8Etv5rdxzdxK7VSfiMnnkaitioDzrgnrCEUbtEf+hiJ5t5HhzTHgmjS
yTOwOtt9Hv1bgQf6zk6iWVp5E2rXZxfZTwMRoY67K46Pskujv6TNUI3SS6NDGOcs841mkc63FbZl
FLpXGLOOPmhE31uuHyrs1yyvFfWuoLs5xbCGZ3m1DmDYNXN0aSvIP1RoqzWjNy240VAHHDsmlvSJ
ur6CjR626O3/NMAXB8Unb/zXIcyuCy/R2H2zysq95dfrL+6n2XWXrKIW+555c9KSz9qUyLS/65wJ
ZDl2gws1zo27uj75mqxuTaaa2w1yCpWMe+ZTS1mbGHPFfPOIIqgJPTId+HC/7n8dlR12Mb+r8KHb
pzP0pV1rXXy/OhadkjUfofGKjkTRV54QNK0MHRV5iox3qZEqAkwil4QKBlsS6cNVEFRXAlCHKAnm
g7NYyKnHbwj4T/bn0xYA6S6+8nY3tAy98z43TW7gQsADMydIo63AFQxLDTuB41X+/QEX/kOqWcVg
OU8yHPC07p6+6ibio7grWtFMHLbK6TdDDg6dsW+Mz8Za4bFgDtnJ2IUThZyrGrG0BawBEur3aw+C
DzracFMhntOx3OBFVYeuHZVkVPtEZ1IG11q1wLPQy6ZKB7GRJfjpw0I6fEuQJfMdBAYLppshpTd6
3OyEyoohcSdY4XM7XeYLa+s/p9lKAD3FQaAli5S0L+Yklu05aELtxVikNlNCpPz1c1wtam4XuypC
Hx36ebV76ktlQfIk/rxc+sD+utHSaGqd6GtMDOqcoat2giduP2RsZNk6hhg5sPLUqSkAqZyq8idu
ld4kwSE3JT76VN0vKbtYKBEEFMS9DFnjZuMOssvrgP7/DklQ1fPmpN8iaTd0D9MdbzL4RsR2zj7E
olLfo03Th+wmGeW91hqdbhRTrdrW9zf8cSeocBS8vkRMGWw/yYBzbdOMZp8XPE+clJ2i55zTqJYR
7emQntOPw6URUWCJ6xzq2A7Vbpt9CJLMTOtxyfK4P13lvs0FQjtM2eRIRfKr2kwc/5lvInLEUKzh
w1rxy6znd4BIw7Q09ajGAtGES67H4bGBlONnEN9JwI2prmjH3wlEaiV0GiR+mvRNmOBTfgd5RqDC
ctMEoY8d0ots+aYmbpatrIKv1zaD6OoVIzItSqs8VvBs1SgG7ZMsqWUP4v4R7177kPCR/i/WOmmm
o1xFAv04WZDubiaAYcRonYmPx8mDrIar6IJ21dDlr+PFFLiqwYHEMGYkJlauHuY1pIe1RZJChHyn
Gr3JgPBA8ApVclj4+N2H8UmgJL742/ZqXyiWPGZeU47nhW+OlehwYUHGLWW1a5i4lBtWPTuRXhOP
u14o09c2Z1LiiDesfLpb1AA0C2kSlP3tOLXElwjFXQfeVen2Q8woKH5gaifsEiZBIhseyG4n1Fwg
oi3TA5Tnq+XwsbBkYTMRgtOpPpg7VsVeQDiN3hdXW8Ga+nLpi3ehC9EwwRrfxKgx8xiKNAIhl44o
ORpNYZCd5ExAZQYSmCKfJoUEfCJT8RtMy8vNVwThWtOgb4rRfmFDKfxnl7JkFnFBPh6Gs7LLQot1
PijgyQPybOHC0Q3isS2oZLxy5xJUBAvG9fNodluamKQpQKIcPniKus0m8bTC3BdJyjiHkawMjuJB
uY1cF0LkCyXSPCLKPiFTT7gtBMBCI4QHRHenaTJ6fk9+qeswViG/TjYkfVwllo37Qjq3PRXbHKhX
mwn0jmG1kfmvum+0D1GqBuxhlipDXrR4+5zmoLHawOEKlYmbH105VGRDhHhB+2yCYYYDbHdra6qx
NVrKKpfZL3N5+bIwrr8G7X+cmOKCnk26SxDr3r7YxLo94Gh4qiq1mCiWKvSR5GGNn+iJiQATLm76
3OPAMVsDqgNYi9oW+xle3x55+c+DgKSZWdtRa+4XhAQ4dhhyEgc4PLb+HYJ9DK5GA/S9hP5jIKcP
3z3e0F1GblgI4VAqfi+o25kW9leivMfErwZLWkHJuHImL3K+EREooOstOSkTYP03bYZ9Q1ll92GU
9LGkQyCVRB1tXKx3+66vyuuLjkg+DAZ6d+qnOI8gx8kuAziTCECMKuLqcpDnX1mlQ/Yia9lfpUT5
/GYU/bWAVaMcqjBcscMDw4rTiZZTUPD/rjCoKpYDz5YD/IhcqEPHJUsUK/XGeckC9erRSnLbMTfa
3PBHEj+tpebYaR4gXdvRbiodCwHCAQOdl/SfvV/bRnYuW3cPreKiTM1upkaYwVEbn5g01Yby0uQG
SxFKc3Qmv7lr/jb8bRdloSAlPaRBCPUxRkkKluvBD3MiHx6TfnvW+ZdyKJUAg/gw9K2yCeku5Shs
NCsMDq3DCD5gKc5+YgmlHYt6MjEZU2uPTuKuWfWZZYdKnTs5gLQi3u+NTetf3zYk+DrTmxmVPWQq
c4sXP4YZhPMOj2GyivC8jB6/rpP1bg9ijSCkbeeKSqxAip1UMa+rOPZL64nQ4uCRUBrGZAl2oMqW
p9PTOmTdFom5zbAFQl3q0NnSItjwm+wHITNrJAcm1ZiaAyCdrp1NZZgx6kI7lypcP7qTe57k8DKK
8IGeM1euPIzGAXoFoXksG1NeoDsRYse6pfWCq18QKSjEZRUqc8sFJ9l6znJi2Gp6ApgflbovfXxn
dwJOqmusNztWvL0Xt2I4aCcSsSgPImgS2vkrsWq06xjFiod5IWQVGTlu7CUY52R9U/MJzrT37qqk
i7qjbzs96tz8pg+euyhK1YDGOkoP+u7vJot2Zqv2KD8UVrr9AdMp2lO/W/7/PQ6WJcKdQm0zckka
lydGLgrIG4Fo2kqswOCs93+9r4sgbKBjlVKwiXEkKxFO6q2jcAjfG+rEG3OSc6RMwiHX7SriXjqg
CKhnlccvQwqYDiQK4j19lc6VwN6ASOB3153JIgS1y1nqbcO4isP+ttDu1BB8rkg9AvcARLRM4YFD
uQ+wZI3Rx10SNmL9C11PMp0pfQThfwZdFRQqJjak926fjpuwah2Czog99LGKduJg+KRwiNjiTNhO
MCAWD6QKk8bVC5FF49p0HrLlxtTO9iqPSlR0Iat1w1SBobIeYYAhI6iBPrGMZf4WykPk9JRoqFc3
dWRO6jSR2WJsFD84z+oMcqWBoQarO8tFNu75lRDuiN/Wsly4ceVVdCMMyJcKABYwZYClOU6gSyd0
D+voBII4lF099Gfp9IGgi8vXU7//Z8zMcbJg1U7U5VoARMOEbAmPqljBGrZzgsj62vVtwdCFFbvK
TsUdE0cstnyNwKnnauDR5FXzloW52BRoo0iVPZCFUIu7Xjbe8jXj5BUINmtrwd481B/umDMD6ISq
3D23YRzVpXFUyl0BwjLUgLfIheH6/e8jb95Es2eGOfcMPPEDugxI9RsyzBE3D90bz9mQU7Zfo2tJ
6mZfoiqfzLd6x91mCRjqyigMO4QHNf5WMhXMDyWI42PZbAV5ucYBJSUeXfmBdYeiuPuaynC9kCSj
Ei+4yQX9au5FFgyvfCpdTBsXSRdF0Y4Io5oaVfJnUHdCDLqNPFtwKEtkXSEUrNxmxiZKx2l9TnNp
oAbO1gjgffvR184LNoCT8RvJwXFhgW8hnd2zlbTNfM1XdlbezqpKUEDuz92mZiElJDOJslTJ1xEi
jZYc9SNU8D9+EMuVP7RSXUL+oI4LRyF8Bpme8jvOLXD2BiLPafOlZZwBxwBdFn0keGtnf9qDBvjy
GfTJWx+Otl+g38sfrRsKyQwU7K/nDFctn9s9PrHU3dvDU/UmH9eqlIVqxyCMuCyl+IfRQ7+gtj6e
1Y1p2h2DBSqOoaFHH6xM2Amlph/VMSwsCRASWKa0FKySjMcCDgxrhy2hXdZodon8Ksrzn30OfMMh
U8iJS9/h7HpnguxgtYbrUaqV0hBeHPRtcA/rCv7sz57Xm4SGY9X9arNQapiPbeXvKCOr3hgS7RYW
+6gQEtkndIRjGxDZgba9WBHx83o/WTbJOYSZlWsz6RrVDLPcJ6t5891RXNhBziD8b35/n2RpS+mN
l+w+2gF0q3197pbWdHpbymHAWhXuGWJa3fDF3zx9sS5rVH+mc4QN/le5LLRPJEJnUiSbW9OOwln3
1/4QuI0QTQ5baej6Vqt6xWrtl2jpqysWr8vb8HY/vvWJwfkbep77ipeiDCFlIgqsXS8pWFY6KAh8
pfDPnLNR+OGOv+mf38HKB6DarAoKTKR75uUqZNx9h9E6QYowGT8lI32Fk+BX3BMqhfZh+Hn+hvA7
3vZAHU5mHq9eH+VRwE7QMVvNNSl/vOXDFXkJUPQLrnVJRjBHeajXPbLQ6KEUi7TcPU6PZ8hmy0HC
hMT2nsQLLwmVfwrG1ri2B9FnFa8uc0I5g8W8jDbwq8GI7ArpV+agPnipfXjuko5uzFNuA8SEVxk4
Ea3JdH5CiBRc+HsFr6nvLcOW0u0PBFtzKp7N/1BW6W+p0VBW0Aw5nCm0BTcTFzo+w82o4/738NoF
F6pp5wq8+mBS+GnlMtwccgKnoYq7RTAcfhD6+iAeGDI+5LFzTgn7+bSrfuJ+x2KN7mLM51fGwuGp
jc7TW66MSpYoxrn5NcznQWDk+NhN8vPIMpLlsNRSbIheZ5Pr1LbnPF5uQvJJVmaXxy9/yd9TLTGx
h+q5cJS690hxzVXzx1fd3PT8Nf+RjwI45ieagqSLtruCqgZm/UKvjWTeMULjVcgeoQK9sOJhGw8B
I+y5fTl5HsVU2eEGI7JcbAMITI6qx+ujx8i8OeqH35G92Afx5CtVorA7n+9IKgAbI0QIPwBpKTcn
On4WEqzB7uH274/UWov9j/6tWFgwQBYZDWuWdMnp7d7mrIthC/Zeg3d8ICTF7DYBpnY/pNUh8vBX
WpNc+D7VkQuQfAX8TpqLkl99NZeCtfkcGh+VU3dAO2GeE5GYPxBIkmc1BVeH0jJuPbtPVbmhZcnQ
wujFKOmK1T+GSeIgReN9VYUhHx1EQ+viy5Bv2JIIaoojfOxtLhMO4IWAHu+KS/sIZWKC97rEYBT7
cgY7J+9lkoFxA7aLbJuXHPtXKCJi+EgsMcebzyJhGv6AiaQIhakGU25wGNFyvIOaZvGVSPyx68YD
+37qV+kRFZE9u8JjyQFutVzLbeiLeZCmk6HNeIyNYfRAaWEsUgmtyLk+XJHacIOqGpKjsRYludoQ
zLsNHmHloSeOnP0+YQPC2kwAdEJyw+n+MwzGUn1i79bwe7QC07RIHP4olFF8vD334b3QWM86K0si
ztNKUCGOrtl/99HqgSE6sjbSwC0U8oaWOpp/iJ0Pos7PBxjfrZrfBcmNqUxss90XIQO/aW5SiviA
g+9sAxdCKercH3FzI/qis+kAYOoi/dgXiKr1Dh3/KwOl9ElDr7oR5JmbjZsI2iokQMriecGKDGja
/oPZOJtEYfusLcYvg93yCpX+xbvHUxOCjN026Au3xkVZ/9a6rx+qiaIb2hA9v/FIOp9riT0N+uVz
RFMFYOKciPQsLnW0XKZ4SqeGnbq2QQinucdXmLxst7wcVHuiHtHcjl2cyMRZWOelOwfPhUm28xqV
DOgyLoW3R420FcyRaKtuItKRCKdeeevai+cVc8aa9vtsK5/9zAfr0mdS9RfqMnRWro+d7Q1roQNM
+tkWKHVgs+z56ZnXQgq7GLf4hPHZxV8RZOMTyzUJZG+bqrY+yKeI2NTdWecoOKw+VvxVPuqIg5nw
gQzATm5shylfWIiCY5WsmCXFAywIJHNdLq7EGz0E7iEaR5kRqwjPhdCpYZHn7GV8XfGIc4KQivod
A7gro/2vDZu1LxYRGEqhE9u6zGdvz6Np55UgPHMgYhR1QVSyg1apJRARb/5IB4kVUdYDHjDkaI5F
ASL8uiZgqoFlpVDBl/8uDGB4N/3bpIX/suFPpjP7TKTm/SbTfQy2trB/E04R+EX7h8tAtxVBaeuV
EsQ1LAcYJAID1fSOfeGnCIcLRnMVQd2RaG8HJMtZBC4s3CV7QMAAQWiShsSGP3rJUDwDrpnCt5Kj
0r1jsFytBYR1ufsur9r+yiUebjyy6S80oE71ed+lx+NETGZsJee5/VHYI6eOnAuJERjmnPMbwh64
1WbYDEqkadQxes4ANOWwDoYohuIVy7sEzVoZL74SwdL3UjVrJV9Ph4EOa7nq/9LH3s/h6CRj8gLZ
5ezQYPwue4mdoBK+x7rCKpChElwwvNUrKqE3k3Sgxo0EVEbS/FYdLasFFr6m7Tc07JC9LxdW0VQ0
GG62O7o/1vX0OlW5MIma+drtMr2QV3iW3xdxKjIFx3s9mgTgphZf7JhySk4GpCctiFM68XyaK1KZ
7A0EhKjA6FHpXckdsZIU3OQuaC08t09tkuRNjDMA+/g3NffG+djApCGKF9XuHCzRSiGNOxaN859G
bVtGDQNItwSc7HZ5ZCS5GAZa0VetdfMq976L/lBkJYpVWqz1lA4G/cBmF3JiMpwtdZFFc3YuCv/I
HoEjqWaRqGPiCSrcFflDCiK77skmb9Mu6PUBtcEllEapnfcecTz5ujEnEUxAqGtvcPgrTp4gf3sJ
V92MfzMwEPE7CnZLf3pCiKk6MnE0rhABH0KEOfrnGXeu5mj2aAwu244LP2mUWJ8l+hdS86Hq1Ar2
Fuk5+N8oJK/cBjnCnYJE7CWTrlNE7YYh6cr/I4kPQtJcBUN/BpeGg3LQqZe0LvDnjbryBtSICX1+
9ELes/+buv9m7CEehTPKDGIG/XqbD70lcFpJ3HmibRE4sDwy4KH9Xq+2lIWG500LX/or/GGeYdDM
2YFpfIguPuoYMvTo/i/j8xn66s5S1hWJq18alKschvFNfynuFVaFdc3xJLYl2j2FMDLrRDQgFStS
ix1JOPfRDzuQrP1asjdmjw0cURJvxGNz9NlFVNv/96bAAgzl840dUUMrFbPlZwEbNW5ArnCnVgP5
lDKfKgUo335r88xu0kbRGDj/ec33kbkO97pZvgvJsW2aci5zDJvJSTh8WFhLdNFR1XKvHJ5l7LeH
UyyTIebMicuvUMd2SDVFJKqF8spfFtFaC+lPaSkT5TOgU44kqB0OhfQydCovBJj7JVyDvB/6m+Fo
6eDni0aldSOtCldyQaDuIdfBexciZwz56QTuyTGmOy7QygyxJkTQM277/LI+XdWyGLcvvZAkQMrp
5z61aniZkuLjsEi3GRupK1vB3IQ0zQSTwEq1XGGrRJ0aQPrVU1P8do2hW92Xt17AljxBfnG+P6BM
slVhCQcNUJfr7L13SSrR9Uo735YeGpIiaQKfbiA915QsoWVyjcUxVXP0ORp19Ls2W3gKCQWPxo7b
ULfsZmPAinQWTz7yla7L950K1nasaXSLJZT11rg+6rk3miy2Z3qfb8jie7MGmRN0Bujz7FW+EAUn
HjF75JLjNddQqk10pvR9NrCgAeDu6DlRiMF5fhK/c9QQ0/NJhvtZRYxs1P97Sw8AY0y1YXj2SV+A
FktGj8T44bFMzdyuJOJQ/x9irlAFhN2LIE7J0d1t9arxArr6rQNM9ALFi12Awgap/WZ4dRimTyUV
/wq3qeul2wUl2he3Sm+7AGi+KMwuXaI+Y8vqG4PHd7wREMi56jtF5OuSYDumGZEh4TcxPwfCYFWc
MOxMi7RAIuaKYBJfAfjEJjWpc1XwASR/7K/x4+zN0/x4F+g71+mhibo7PQO9XLRPDNcRGiDGjXXC
csMDQLCZWB3oT9r+qB4N3j+xE3SlYPx0DNiGcAEf2mCOcANU4EWCWWwh5TK4omk5n1IGkqZjSDme
J6fdpzRKZt04HpGjsEihj6UdsstxEdSNLGPo1Oq753hUssSo/xh6uXemd7/77wtoZgZHdkrLotBD
2H5/Fw2G8ZcaT9cst0zCEWeYqxY3PzOxWbCRGpvz+jUWVCUn+HeYcGGsf9vZlmBERf9CekwT8bWn
Kyhb3Xsa2JDiNjMwwMIB2y4OyriOA1R8AfBdtXwXEldOAEfP+RWAdprJnLqllUvCIGIEEViXMnBm
P68OPOS2q4bKmBFilxrcwGY1OjrUD/wVhpvv35WSW8HRQEs147PV2c72AQEtkuA+ypzRO/pfB9bT
GABobE4VnPFwtX4Su4CHGJIugAdIHrID4VTaMJ/gynReB2sGOmZaJeXBoEBXMbRaRWKU5K08JDmc
LajH/5+WIkaCn2A4hgdZGDN0/OW+pjqkPYhK3Qvfedkn+rzszZX44A7MQSczEo6cDg8ay2Cgr2aX
9bWdIXlG7ik1h49rzJFGZn1oveALvuHlsMlHOlcvgXKB/RkSxA6Dlitqjl6krunwszp9k9a6SunE
vgHykBTR/wy6WDP4Y9ZSl2fckg4b46CzKSgVc6/1qMTZKKbO+qAAfFThOGTowp7uEiiCqmvenkKc
1CHxhxwmW8oHDO35ZbbHKJLo8Ip2creTiQJkX17avvVe0IhAG2fHjlHK00/av8ybwT+Ei1UHoNWW
Taqla3RqghA3f3YFoOOut6wLRljkBfd755T4Qgpgs0tFkQF7qYl5D9fwPojt8oAGaXFCn6UXV9cZ
BTn3Wuzqr4KyHaEk1keKOAWwUHfDpdk82Hiue/aAn9m9/MTRHjgxmXb0Iw5VLsAoSxLvoJOjBqZu
PK/L1jFu8hedHk2pmqOuVNIV4q/wHpoa+YIvtWveSVOA5ljE+vQxIrrFBQKLZ6qXj4G70Ii8YnEl
8+Fa4XOT8ygATzykCyvxjMCCzz/QosPTgPpRS++lC0b2rrDOvHGzPGsKG2xsSlTxbXOpZKR2sm8G
kJeotFzHl6Vh73PJiRvgGdslGWBWOgHsUIojPBKY3glZt+jple+olfT5wZ9Jg3YezdkbbH4zBy0y
J5t4RyHR1Hb4k+jR51K57TzWt2lf1cwLGhVh0NATjRMDsSpGrMbIIy472VtpRjGMOG1Liupp/L3n
B55r0PILe2vL6M3Kd+yLxc01dmycMa6W/KKLa5WS+9FGdlLGDD1nz29nyzOa3Bbpk22WQ2lQBEEG
FU/Pbnw+cpUTo0NZ4wf3r5gyYPeYQZh/1LeuylzjgqkMgeToR32cnTMId0QefFVfMwSLt0ZcXux8
SNyTHvVUV8EKVbmJCAq3Lk13XfQVAac+jDMUhj0b6DaPWLMrNzdY4MqrFRP4mAPEx9mJICciMf9H
1g3zmLELREY2cWsdZaEHMifyEhziocFdSNn6VlcuMK+sB24HsyWah0gKr+bQLpWkAaROzK0OjOtE
xpYsVxsTYkEzVj4ySZPdDwUb2+tLrzYCr1yIHjNYezjIgdsM7N/HiwZGI944rYoNPVlYuXuX2y7E
cKM4oJA4GGXXS3uEivoWoCxn1rDcMhr0IiEZsKhjPdwDgMoaq9wJsWpdr4JlpLrCw3sGuGKHsO9l
puZvriX4QL1uQwqaATRKhc2JCl8I4nL268ZXdk15uydfwHX/WDLABt2BYgQS51Sdj6RCOSmx8CZl
+aK7+pL6ktsXhMqHpz6FKoe7zFupDjZ4mtWfMwf/23VCjKusN4V2dOqpwCK21EI16dJvoWBLiJir
j3LlHOVgqOyeMvsrNakh2WW03BeI4ARexgob/fV78gGUs41wR7Ka7woTPxT+QRznwqErpgHSMmXJ
2CHSX9PnN61KGkXrrYFbkfEnKKsceM7aQdbZfWrLDiWE8eRTmtxfSOtLn8NvVtTbrthMgGW7Rvuy
Zu+nPG48koDb80zWHQ8Cot/iRP/G5E0pABT0IlK2bH0knuHgWrnWbTXsjrbWst1jTKECcF/KFxP2
YiyXAW2ZSvZXLjj6pnMelQxkpyXlcdecGF3YstheP2SMpe5lgof7pJH4EV7R5yM0nn5Qd4pJmfzn
066fuAHTjYWihoj5KSQXDrDQWtRY1PNobW/WSfrhnapQZ4AAA/MkCJ2KuqEAEnDtgFX4qxgaN9mM
hwPni0QF7LHGU2BrqAOo4QmYL0dhHw1oD1TgFRLFSmLnEnKJPT6Bj++Fk7yqPzz5rt3yb/l/A3Th
KCADqMHwgvXLooej8kpwvpT5pq4bgBy/OkWoSO0N7h9ZUEHOOdwdXB+jFJGp9VaxBYFb/ahPPGjQ
JeUbiYsH6kqdSecFNnSTUHJ8ijH8eFqslWwwrjPsde31TXQQHfPyGkWN+3Vyc/UTfe0bQaIDKM6y
7itDAFdQjdZaa+9GPFQ/MsGpGKqu9/ZhUetauw34/8ld03H07HhxTLm3TRb+MSnPBpvu82kVPlOH
tjd6GQWXfetwiy3W3al61WQ7L1leDrhPBTE2+p24HB3ddaFvfL8ygxLXwOdRRLEC54HI6e9YCetV
BV0KHGcTLDbZfhHuysMum+2g3mfuNbBRkukHW2x6iya1Sbz/Vnvdm+6hFrCjljfUFyhBEmQhr24N
12iLuZuOl/uk22zta8+BwTaSWrV6hLA2LOvwlZ2Wbw1iuR/lbkg1yJMpO5HouPCdLCJWUsrN86nC
vQDiOLFPgP1lu0IJ/xlpi+GT5ZXmhsXwrn6KQfhhJK25hheZFgAg0cJCcLLHsGSIuMx25cFi8D/V
rf5oD/jCt3ijiHqAjz1GBNb9uyLPzpQ4pPjNN5Jd4Jy8kasJB7FD5Kh0ZqN79L42j82Wq8z4afWl
bQADfIc/iv3R21pusHW8UVrHGmquIcyuErXY1jUTPxFQn94WDkEMIEatdNx6us1LqSi1A8C0F6Co
Be4kJxN8VBd/dO7kYbh8cIpeqLfbQaeS+9TTlaezg1lPCnM3AK0KGRWqQ1IvtRnvcoRAHHPT14Kv
N+QsAFyyH7O80ejdaVjolSenEv1Nr+KIa42zwxiVrRcTtzRrC1rUZ3E1l8SYhQsCFuXKkZ/idvIP
q9NudJHmwlxrN3awBXgrND7Iyt3+J6bDTqLYZ4STGVJ1gLQoI7XtBaV/BRM51x2EQbH5cnyO+p1o
eYXmA0hxm7jLT/1wbcUSXDn1/kX1WynJE2HBYqQpMb/Hi+FlE+K4YwDaY/74gAZuopWCxQdVcESi
4Y8IS1ro4ovG13nZfJm5MRjHMk7LkqrF3vm/ji/lGZSAxNFTpRlQA90b1pXZablMRMR+q2Q47Vpj
b21uiwb4g/2AMAoQ2Gmi2jGNNXAi1ZGDszrjbFOc/Z2MxYZKzunwV/Cy97cQ3UbTXlHVKbegzaVt
nNEUj7RreTOZa/+FIjs44GjCEnTkUpWbjXZt3ZRmCKpfHvjlrz0xoiL43ykOWiXvFs06A6PBECYM
Lw0D7ZvIgv3nctfJAj0t291SfHGfd+KOx7WB/Rc+cyqGKZRkxy07Q74eNf13GnSMAdMH+FuqHvqc
8gIjc09ViwgFbtQ6UjERljcBkv4jNoWI/JRk4J+ps/6WnfwAe2sVn6cibEWvJzYGHVnJGwXPRsjY
7hH+jZIXcJETlM025WrERPyMD76BrbRIKV3i2DFwyj+fxrAMwRAytX5fFRMB+UbS1Yy+wodeuJnP
DOxzyksqXGeforrC5V1BKWvHS7VxIPnWxNVSk0dnK35q+WG88uwrvAgdsXfDUqRuqLQoQ4tswPyS
HfKOZW8rcX3ZX2RqQLRnYbKBnRtoBVuaeabkfNEJNIK5P6IFpVcp3Yyv3wmebornO7WXmKsPpf44
mgcGM+blfVDn+qc5jN8v+/xxhJylxP+Jmpa9czznC3SNNDSnN4dhQlOVklt96/Bz8/52kwK1/zSq
nIHJ54KbVW/cDsfijNZwITp5VoMF9ig3+F9WGpr5Zj3cJ9pBVz0kOqP7M8f8Liru3w84gyHqREWX
tZaj+GmgrvyC1Htuglbdg6ywedp2ed1BCTDH5hQeGUcwKwGlVNQ5rTmdlyl+HGimPffAJ6Zgwo+4
ZBTcx9lVywSe1tqeNepD+EBW3qonpABkPdGuyokKvDyk9Ro5eoX9J/0yz1dMHuwshMI7mnWIDnJh
oc2dqyw4HtbjltfpiThLKxBMs7D+hQozdJgjwevnIH9OWTSJ4kCXyuoMEFwjM9wfPKrxUxbrr8dC
KCzDJdlVeF3Jabw1MOkex1o6bPDYZPtCDhFomr0OjWeKexH6I2KU4qEofhxWvxs/Hnx5SFfH+Lol
wjDGDkUfbZopUbXUXf3FHZpYSj285oAJF06IS+ff6TIqBrihZNcc3dK/iJ9ZzASkkfVAVyZ/kgkG
A7lG0y4xB+fxNoCM4/EWXVbs2FeKuJfvX1QtlhKEDqI2YErcuTTpAen3cZsBvvEcQ3x14f8JdeQm
NMymec4anRfalFqWqx8Anp9VZhiARlsniLwn7AJeNrxgjM/nZF+1vptx8Ndok70sB2/Raxm894lc
DG8RInyMzf5aEd8Oo+UPP9ysrbUHRMbIBrkQ7GbgPrf6ZEJK0gmffCMyPh5rWMVgQfE9dZDdOwFq
ITySTQb88KFHdpfsZa8bN1pPiZJQne5gBV0yuzVmOX70xCOWYUHIANGASxY6nUdED6LBYUOCgjRB
KN8UoYvx8xp6yMCsoZEaFVo8krjO+tRhs00BZk3pVZT3FkZmuYkptxOyVVkoJ1L3/xEaF9bybea6
/aqO3SxGEtxcQKCmL28/Jm7bAZ7FnbsFrBRge2yT+gosOk/J4w8dnoJtbRTkbldzm0NTb4wqA3UC
1niqxztBcNBmWcpub44FtFBeSUZ7TSxTRAZgIA9HLk27jY8makiH5JnPjLEEQUnqK2mkAoWMw9L1
pqMaxNZ5eoOqZOAeVXFltZc9rJI2XqQzkEilksz/OzSUnmrZKjelzq1Wk5IngwkiuKv7IWjyX9ty
g7jQEuFD4sDkOjnN3o53EKJt/5dGmtt2eV0458vti7zSmY3/Feq0sOohYkZkk0QxXLa80IYfN+SE
p41IofPEM1TCFMgrVl7a0cvCFLJxN8wxdUvuGq6FpNsllrnt1wCoGZ6mKJFK/usE8ub9NWIfIksX
4wHdJmPqPJnJ6SgBgCSDShPST0DCkitsqpNtjMARmUgfa3Yyx0jX+XTkqotKuAPWg0Vee9ldnmsP
VaQ3rh0RzXXiS8IlhMkYZLiJkukJ+oHR92O6pfH3BhzryM7YqAoGi4ve6D7wsHHgPzYUafoBc0wr
Q4AIvi/6N7e8iIVVAql3y0ByJicdjjjy0lla/YVAkoHAQWLKO5rGIxsHKAszsVgUNlGvJwJRnFO0
64djtiCzoZmagKyCTr06ca9MBNrWJmgw2jT123Zl5rt4Kt0PnmSIoFh3kZ1hg/QYUcZAscUPxWIN
WAarMRcb5+uRAFEH8GPkzoFXgOkxCaUlNJ06EaaiqvKAqHY92OnGUWyDp0/N4TAtZMS4M0LoMh5V
qrCiN395+xzsTV+pnWDB1//krHz4yDQDhf6aL7TK8TogKUpVLuXMbBEfPLv/gmz8RcEnEnxGhriO
N18mWw4B+0f28mjbD4wfumC/5ferejkFIveu6sI7cA8YMz/3cGPGjt/HxjbtTqTvJc90RnYsOUfY
bNwIoI1DCrVw+nSrDWgo4gdG2vKQYMwUQjZw37oRvzoI4OkKKTYxmbrcPZ/glFcBo36S6VEMitrC
z+h5rrnVwGcu8F2YHp91uQB63TkNhREe3b8Ws8KQP7FgWjgHcDnD0R7Md7xCnR2pkyp4hpEmZf7E
mq4M59o4O8c1nRm8Bfii9QAfCqIbf0HH/0QArxMbro5oyjsWtKD2BcGPDcgaVGrlE/8aGtw0DiS5
2l3hDFRBiK3y3F4W4RJPxPtQZALJ00J0DHWmFWcEzL17h2YswUxxhnAu5Utt5bauV0RfnRQoYhE/
USCKfj3x7sYP3/qKEUD1mdpwc60bc0rdItD2ETZNVV9ak8JN3PTxqje7GspAZSuRnptG6QbYy6It
uzlQ0Bb3gEEm0l/BgCeYznqvq7zJkW9aMsf9MpS5rg8PxoOgZKo0LQEmSuYAPsH3q2p2PcSgJPgo
6jd4o0c4CTYObPx60C1JdreZIseiBDcu58Wnv/I5f4HLw4LKZXySCTocceXUy8Jdfh7eb5US5DWB
t73pc2wzRhTr1xVSfY08YnJrwMO6GWDbq+eBFnQKTtvtDrNqiwulj95Vs+RKVxMbSWSy2pp5m2Dq
TLAZljlgDv2UPbML6pL1sQk8zxVCD+PwzCAZnG0CMES82nxGEYli9lQ4iMMhe83MiAfhy/se1Ews
sOHdmZGlNXovTuym7ii3c0W3INbRTje5kEo6+yQyBZY4yZH25mHjnbbpPMGsXQOHd88hld/z11iU
qvitBuBZ8nAHRZCJ015uc3SYWPt6qljukZX6cKNwAfb0Gyvbq1+2j9K4h6V+1499HFUKycd3qXOi
cMSLWd9LIEaGNCL1SbuGiU3KZ/aw7Sl5vtTmDe4MMBixpZ3iU9yipeSWZc6K+aQDOSCQz8qw05ch
WXa6nY4+tcWxGZDMOJh+A5TH4+PAFIwd0kR1qWf7DE34I0XCLHcll9M8FqUba1ZlIUyXURpwA8k5
KkFU6ZiM52TprP7lwvCa9aOr5k4RxE46A0Egihjo3DE+Ya0lzzEGM+G1RrPFRytoYaG7aqGF36+z
FTmyLUT5UsJPwA9FPcRGSWUsrOIb8Q+ofegLmpvweq/s5sCTjPHMWteYIPK2Zn1xbJJYE+RD0wHy
5YeDdYPZoUODo8aL/8gghluWJxHH+hHnHuIUFfi3BjxjGEKsSZbX2o76IqHpZrf4jkLedIa57zuQ
QlwCli56sp4asXVNWBxcSqnOLlvFwDCGQEfoQ2x2oMigmQP4d/IrD+Nsz7PYJaM7MF9TGz9GXo5e
xR7MzUqVC3OtyzGNl4JF7myeGSzo6JNlHkiOw3xNV+3W1BQ3Df4xflXKAnc/rqjskERaX1YyRzy6
8Xkm/0055D3hCwYj1Jq+Yb6yKmQ+AZxueqMStRYB8D/MGAf4B314zI4Ces6UWe0pYEWrfmSx/OSg
wMuhgRianser6Ukm4DMlo/ksRa1nIzwAZMVy0aBk7LohGYNmlJH1wlduLBpKo05ngQ+KizaQptf+
8bjLCLJPFKtBzzwlgPnRLk+aZ/4HP8jpGMlaCM6zehY3eemy2XJMHz9UY0GMEiAVHX+8Yj1TdqAq
wTbniu/fNa0M9ZBBvgwkx3xtfzrlOxs0hA7zINBmjYrj+NIcTClyMg7tYKkXaGEKQR58E2kgt3ti
N7Q1XmA0QrGoziBLqaKlbFPl0Sk5nYnQnAXZZierny9gDxAFLdSylhglgvMov3bcWbDj5qYXdUGM
iNFSKxx+gfTQn5z8AysLBD6Gx8OWbWPjVEdhLMHbBa9TQ6QeezgBHG3qFWmVXaIY4l1as2DKhEwi
PXdyFje+D0Hh1aCqhwiMtsHxrewR9GRH1XpCquXt+jBgg7zSbNheFmz9o7RflGFEH8r3SMhRhrB2
PcYZva4WDlcg4V/GqUZ6a5Y9sn5vHLH8SaUFuFGJY4ZeJXP/t2HWfVlTGb+QqwXHqhSqiCfBIJTY
1OUjf4NPk085hfFaBZLpeT9m0hLUfh1C9kyaMKeeuul6A8ls4r7oHwePiSp+xbIKEtbluVYuPT4Z
zy7tc9D5IRiuKkelNSowGNJcJukQHgFsGVtpoGj6lbzg0aPEbNODLAovPN6Z9gDEQmR5yjhlTJQ1
rTqexiIPsSx2nYNyE+q032odpRjVl8fIzs3tRD623AQBzbPkexVv7caaHN/qHP950yYPjQa4MuUm
L29q3SSmnEteGfav2BYHPwPgOmOuA067tNqqYv9qE4XtfBpFQj/zfVsIzBtV8LHe/aT462tfmExs
ksbqIxN5tC2Zd9C2y83dYd4MN4JD4vGN2OLZg4nw5wCsoVc7f1L14fOCB/fvPywgfBM9h6HX6juF
L6EBlppoBC6AKDwrueoQY9OFc7N6BXwga0otv3Cuy5SbhbQWHp3bYf4yRUIn4jDshZrIYWBf+GHg
PMhDS6xAWE23rt27k21l4X5veM17lyMiB4VFUEr+vtLNbmbuWNGQJY2fw1BF4au9ffnm9BmlEOgV
lCm7kCl8tvms6BO78GI8fFiHdBhk6n7qtCQ9zmvctJVx2S2HfKLpBOqFlQMPERfjLo8PxWjdcGo6
ezqS9wP3wa/WUcESVYZ7TLAmu9s9vfO3EaRBdRqqIkRvmn+/+opbZMxcvwPygDWmnKA6JFtY3F7S
6butfenjAqY4ypxX2lLO1Vkdp3IHMx/JFBzo4toLtpqLTYNeqDEshZJF1wwXkCJisedPhybSDM3S
TdXerRsmkdMBIclhyZtNNpz5tCfZ5MxP7VXOhPOwxN1LS+YOShym++1jxoYzUySmfTqPcAq0+fQP
UFpE71chyuj7NrFda/S21i8MLpwmIWSu1wNQHn7BS890m6wyoQuYDoc0RygZYyhoTbqKQA4zr0li
RarbkgSqWp489MeTJOYnSepPtKnOWFmFq+9YkI2TnIa2ZYXuI+0LyzGM+cg3ncmen+ii+ixGFB+b
4L3Kfv4+Ebn1ztPy7b8O+s67+gw9APzwoLqpTvVNkJJuz4spa+5vnJVB9zHubG8HOSZgwnSIlwv/
HVQ0JJabsJxbp8sIWlIBHI4hLK0l9YiiiUS9ZotixyvU93fqwLuQq7PfDlUMENlmlvw3MVW0d6gZ
n1N/vUcv5ahXAnaPfTnV8pX26TLjAkPg/cRh56EW5x0ZIqxDBUCclGjk/O/Ig2amkd1wKSoqvhc9
cFoC1hjlJXZBIJIYuKtbUAzqlxnGNmKmkQRKYpDW7tU/HJhR3ugk/+LezLLX3AFNmSrbPUT9nl7T
ecKcGD0q972S4Gcdi+gPHcE9JaZmbzKVzbbph5szMFO+lgXOMJ3z1vrX1WARo2zLEonsVmY+A9X9
ClXGpG3GMt2M1YIz0FzlSNGAnlS/JCZOjJsMNeLXZcXGlUGy9TeMukUP9o6C0etcCwIF8mXNGuUT
pmUFdm0GeUhtPLH8TdYVl1PjtWVUNcKbe3GoGS4DXGLvnbqn//gXaYl6mLip5/j2ksViRUT4xfBn
HToMgPlTEmw6ZJQDDvzFd/FYWenGZG+cUUVGicit8q3KSy529gtgNm1Wm4p3mJjmV3kZ2Nqic74J
U7QBey4oFtS2JWWuj8H8oBTI+Snl1dNKfZxRbYqbZLUH3wDSZnHt02EcYEL17UqSsfh2dLeCbxrj
TqVP2mUsAB4axiq5jYQwJHj5eQYjCzApUJogAf06rLyIQRDjK9d3uo36vgALfXeLeeSgcTQqosi6
nsFRELM4zovZwDvTerqwW1iOlgYFKt0PAsvYRlEY/uuigcILKH+iyTrPL7QmdcIkTY9UmXj0tccR
MQvepb9xq8LrBSi4ZS/K+Vs1rx65SD+oqAezpvHTGzwfZqhDiZSHczGjNgp6h38RULhpDfTki+xE
OW3KX0/2YvvEvP4fQitnzXWhDNgYL8sxlY0litPB0COETKaWadr+I86mu6B1PGqIv11iPPstYSw0
CURdYLH6Ssn4/56YZt/zkW5PK00IaYWUmkm9BXe56cn6PJYyHeIn8FATPICNcNhuhltDIinnbJby
hAK3B/YpPFxSWYvlG3eYJNEYsUhRJBJ7i3T/v/EO6Us58eECPql99FzJlqAmj2M9H5pDLIimpEPY
vMVMJ919qqQOhBDrt0z0QXY58a/GG19MGMImkt9cffzksv+Pd50fPvw+wM7wuVDwihb1aD+HCEPd
KH8/ZBtwAI5n6Q0kbhuInD9CzsfXQiRMih4WETDVRAu9xfTrUhHddOoJ3rimjZIg+HamKJMMICUN
gMZrwUdE/b8TdCwfmYVBNpLQT6P+UG5sANOCeF/meLtq/Tz+U41Gi44EA9PKjmwoSanPyfwoEOkV
07xtS8l6GMuQSiFzcxFjqZoPCPMzD9AuYyThsFQMU/WJHUCgJPGsGssRc6flTuKKk8Y0tL3IlGUG
vEezQF6RuMlup5LB19EpxXeM3GWf3nudTw9vNUpP5LeMWGacjK4s3qergki/4X84DNmrWQ+KbzB8
DAJiNrFgP0VfBjLR7g26dDfi/lSmzNlIGvPm3o5J/OCY6M1MIJZ2Yy2IjErYYs8tVDxcC7Ph4idd
DXL86O+/9kdNxzEJDG+EwKJ+/TZpoYx7KSWXmz+TpjlKFXLcdarn/1FS3Ip5nurlEVN93BsUcBQq
lQoNe5JWsScuFzT6754xg/iWtJ0qNEX2BlLpRU9AsL1vX6qeFmsSJkjEBtfft9laFwyjyFuvc16k
u3J3u/KqvETF3bFVJyllNMLC/DcAauLSkyPecH034He9zTkxSxsSH6WCXNZ+/C4P/Wx+Nd6JaTq0
e8n7tpTmrkyG9Avt5hBRhSde3lmnVSDtKbyxBBgnoAyqdNRdhB/rAR6qqj2+1DaFUIgtjPyh0ovF
5Z9Iqv9+DAgQsy/bdLJYctwsIDLLVU1i8D8WaHDBy3k85A8LoawV3QnZSBYI7XjCz+sdQTyoWSz9
F3N42HZ2NJfuMVSFBajVjOg+NdrFdm4IPdBoLxKP2/8xATj9HbG+m1yNP4TM80EdIbyICLGkY9qh
s9XF1canvqtYli0B3FcfPliD0NgEyGm6EW76Ow0IUiItXW2BRCQ3msglMvRoXLzXZZL19y/yqBf2
xnr+k7yR/BUmicF/3pyqaom2SnSRLzb86tJr1Z4FeJljMtrvgN182sF2kqetu5xIatpnUvrdbSlG
JzIQdmjD0bYwktT9hV/Y5az2SNidN20RqmlR+rR8lHS+vwFhoOK28dElclSXDdw56nvgS0cixLAU
pChxdK4SRTAxZVJ2ir4LQvpWZoC/omsyqj2Jcc5/vXH3T9ad7T4ot5HCXf0LM6PoyuNuhD1lSrKK
V36O8LNmdnrAgeYf24XbgpiVhq4lsdd2M28oBxkOuiMl1IP51s1yqwZwiWWB/LovZqQHX7NS6Eec
Dew+hCHrkzlRUi9ww4o2Jq0+qM8CuZbHR9SVh7hZf4EdbIU2CcMAIzL289+zuSWrMkgu5f6eFetU
fdwdC5XTszbAB6hb+EV8glAMAeEyxV6yiOa+BuNndDkPlRiPoEFy1zI9J/E6JGs21+6tmqkuT6qs
bJOawvFAOiWE6nuDkKm2ylYKDngu3W5ETA2aAt2TkXvcsVxjYH/Or6I+pxLp9ifc+aVsPt0WjY6n
xK2mZN/A2ilmblUbeuhJjpfs6DvEGuphK40c46Zx+RVQVgLr5gcnFDb3nysqab1z92a+AKMPgqBX
QHutxYXdw72Say113wC4F3DgsbSN2aAyOl57gf1jDm6zWlycEWYECerpsrcnKA0pZUmTJMDDJjwq
8wC/fu5ftl20HC0iDyXRmwO6Au1eoma1YFoRC9Extucx1pvX1wiMNJQflS/w39LBW1GBBkLp0DDV
Rnn792UsBbRdnpqw8gqESargBRnKwOsLn/6vjpnoIH9PB7mWycJW8upq8YGdYZ3wqwqlX/bbjTF+
4w6Q28/vtPCDcNma2elB6zzECOL3LhHTiBDxunmugcxsXFUAq/c91Eg9qCUotx4leP4uX4BflKS3
9vyZncYCF0J4oezrA1ifTTKn4Ee2ljEytoXtpB/kEe+OquYwWjsYl3oyrgRIGMy7uZNA8pOx+avW
K42sRDO2rwFZpu56c9Y9UlndoYBOCIAo3o2e3gTTDeIm/tjfDZnsRGVb8Bmmv+Lk44Q5usUkQ/hy
X7P1N7xLzkWGEwcGWCmRI8y36koL1fGb4XAWSXQDIxLtcYUhahJcAXedCQvpfXTXG/vxMKZB1tOj
5I+ILTAQlcGo8tzB/UTkaunHLQerQ1Tly51gbj1Wca+8irKfmZYSEgcCZFYTb+TGZaE1jcL7l++g
tldpK+kiOBzrhSqv+GMRr7nXyUXJ8ZpscJouL4jET0NDsGrx90eVGDWgmrI5/4BJMjkjPITafV1G
q4jeUqu/LMaeWd3myKvyT3ypjyFBpYXdVVJRYLyQtAaEwF2nna1USHOjHgx53AwBzh5z45YLgWXL
jFsiMyMBxGT7wB+0rd3uo8SCfVZUBNIHpKh4NYVqBJ25T3RHuM/TVfXYAQMtrBDvKTkdyFI8R7sW
IU1CLik5oj1C1Xmq2GlnZNqMwCzV0IyNfXBaQILtXoxYF7qdB8xT41V45mA9bKEjGyyW+4INik8q
wFlB4btlBVg+0PexNSEoWrztj83yf34jha9y9wNNAAF9ysf0U3X3DiiqQ14ozd8bh36WDFUoubnX
bIfyHQhKrDVZSSgP66PCJdXvC+FvbSD2FPXoU6lZ5b4387YfsklxlRH2sYT6Oa+yHNk8BAmAVoC9
otOss/7vp6X5pHixRVyamIYjqyPzcnbdGN1BzbVgu64s1NXOWMZ1cMq3ahIqTp8CGYVfuIHvPhKs
bS4ogS0770RnldHctAkKf80lV1eQJ8bQaJH8Iook/4oGb2wPeJbC8L0gR9KMqifbfePXLQUmkcpT
lcs8OalJlU/Uj3gu2C2eVxYWe+8MoCU8XgpG9+GrRl5GORxs3HnREMHRNKzkh5P/pzdSMeHreeZN
VRl/VkYA0JjG1ucQgVlTr8XtbBiwt8ss1zwBxT6mKrkCrpLwclmA+mBJZl9cl0ty/HqAtbIVXUwF
Dkb7ud3EktUlRDIBBTsLUUUKz02ZD774StFwnABRSSZEK0dE/UShQlZ8cWVe9K63eCD39/sKrsC2
w9TIyruYHAR0Qsb/BIbrCqFarertAILLsBL5LzFpvXyZIBWQgXNaVU23aT0fT4+wiJpdUBTR4Htc
hWxFnSVnD8Dm5H7X3Amd7D87em35azui4GBCWTGMBV57ncr0xNDnUPaTEWf/uji5ln083qQv2Iig
+WHyQW+YBRTKnQOpV96Jsi/WyU9Y//uMprdqj0M6wJBmvevye5LwUZkHyn9gTRKTBT2t1NnIEnKg
XTLJQb5dLwvHY4cCR75jEh5VawhoxrjXUV4j/9WFiUUQHbmR6F8MVqNeGcwt+EDDsKS8KdgjWiCn
C9Pn5UNcxUzMJ9nr9BFxDXeHzZLy1se+4IUSh47Yi31P4rG7fC8hAHTM3bFmnqHCXhAnNvgcWfH3
AuYp00lpfJ89Oy5c/ekzVtc0w6yGQSf3YR1hHmnPal7PAbS4Avc/coJBUufpag9ESzo3hCPtdF+9
IG84UNLKBE4FsRu+Gl/1+0k4Nt+Uv43TEAKJyG7SqGAA/127OTBaHoy3bsTiQ+MVveJ1npQQCf1+
ltQQOJJBxmfqugcmw4X5d4xDY9iO2qBPfRe5Nvque5N2wypm3rirOcsbPPvaoaJpM4yQldQBRiQG
mTbP51ArBYK8+DJzOENhuAEUUrNtvwK1d06VbK+iwyJaWgMeo+cGxo/3eZIFILSujcFjrwvVall3
PhWbmw2Jq9CQ57li0dPILmZ2Kg5eWBUnL0gkDatSoCOixXiO9J+tpaoUG1ldVBFvT7aiIusEiQ9Z
1gQ+sD2ek4pXepWwj4sfuqUoZTj8pSXZ2BzwS9xiuX18xRddQoYpZt7+9rb9KcrFLXRQQt7RvdPc
Q515V/M4P9Njal8mZZ19GWdkPuErzrbv/cER3XxHD+Ah+ei6+KYEA62meh3NTKevBQGchck2tAPn
mp4/lCDT1fb+k3iXIjg4SpBON8KsnTGI2vr0vtk/UIzRBcA5vEUMWZXmlKC1eAzKWkbHMXeyhpNg
N7uiBCHvKYnzgmX1KDY0QHBjGbPTygP9PaqBZJZSYIsCk509qgMsywdov95Bb9XJzpS11NFNyLwx
jYcrAnOXTdFzwuST9bk9TtzCq0F+pe1tuyAsNgmC1Q5wgAHPjHM4RTj3KlIZC1PvNO3GGUjMjam4
/R7RVTYNhvqF1dQazvdzv8siOj6UBpUxLQCN929f9+A17I7PnfIy+TZbLEmgUfa/oQQh3QNWOLPD
gG47PppGdRuN/USJ1Km00VzPJ6byqr3HGEFQdzvzAdXy+4FqkOYO9xGnn9EsyjpZj2aEPARjJC+3
6nLLkLD6s9dptL7TWTB0/M1XWRgNNqtjf9/XDsbdvBQKiedlM4jMb07vmpgQeb1+kAGtFX2q+u05
+yNtnj/DbMI0qUVo0pRl01FRG+aXgljSnSBSzFJKC9fNhT2VQph1DzoeXTL9ZfR2WfPEfqQsLfB7
iPllwTn8OzzIr2TBtN/I7KmY61mcjUccHLzi+LQPtVzPRuWruUMppuXHwcGbRAdvTgTjNBK7POg9
tfTSkx/yNT6Rybl3NBsO96yxoUiBehH8+dDerDE3N0HHgncx4xnZD9CnDf9mR77CDRtpWj/rxFb5
vuvXDQrIJartEAHfZw6VwJZjNsG+cpXGfhp2y4IbOt4/Vlq9DnjLxRku1LheCosfONRgVG8A+flN
cveyLRZCKRs/pjR23a6rWgWuDIqCZp4rKglGTRbkDFGkkzvzjdClfxqAyrS1mk1myWH/Lm1YL19X
dLozue56Jeaoa0qPuVb8uKqH6XURfc3H81yV1/EMhYbQk52G1m/Ssv43H4PwDYNspjj6HNzh3Efh
jR3A8N+5ZPWkOO+pfeKK4oXILfi+cuMrJemAQcx91IyIHvm/Uy4C8FFN2IeHCpNbTlBV4GLGLndG
LYtuMbDR85vRiyRcLu6AAJqVbIs8y2qWf/JwMoSl5vZYvynA/Y0urd7MD205esdbOKgrgMCpT84C
YlH18IHmx30GI6k9JxSYeEfTMyGnPHgBTp0tmL/gmvKUh3fI0GrsuSqvqUG/SbjvOdKES5BwqZVW
gF+v+SEpvP0vAJYrhdCM9K4svKl8DuHbnk+Cy06DC0xh39FLN02tZ1wHAk/LB0Pah5oWgAPRcuZR
/RUUJ4sUCveNN4JS0KgcykwrQBbcMRg8hJs3Xi9w4LEbkMVy1wa9BiQYgQuYVytT9FNZjSXFA4fl
A9oB/wNx6GiMpS3q5/xIcNeMNROkIgeIel7lLdGLW9gRjYDaH3dL+n1hyfAfHmUkBLl70aCba4ee
gKfZ1q06nJTcCJxpQd203uaiFhx9ojisMb5METmO5az+NtqiGIGMHV+VYmktKuIA22DvJOn7IT4h
FHZF2IOVGdLqJumkTzQbrTCSPVlHRRyxu7mUF5XHqtQ30qRNjGObGzvUZDOb2ETIEcb7QmkAhzcS
5VJuCoKF6/kU7ZAYYa6LqJ5gYcvZ/JFbzUEcnIfjpNqaGPosFYiUqG6QKDcV8ngbCSf/hTBr7u76
maQBYeiCX1Rue7x7VtSQ/tQPUY8AoK1I8DB8j2u2NH1sSODqDMkhiQvycQgUdQwNJlTUyBi1gkjz
wgq0aV9CmRR4epbNcOlt/Q+uPjcbbdcFkvjsA4eRMHRtDaR1tFKUkCvVLvMyUC6GWQalh4nV1CcC
ZDkmd3wKfuN/yj0z8u9x2RqrDuC92kNm3qPAm4qzphI2wLJqwtYWjlgAopNNHrkpuvGKmSsoudfq
dDVIDafkFsxSXppo/+m41IAMAK2y9nR+eaqZ/tB53ykcY63VHshP5XO/7wRapbJZOlM541+Hu72Z
iNCztFr1bKT87sQALvDDpCBFeUO8gKgZFZmFby61fW4oXRv0dLAJRUBfTL6rhjwsPQ6mS8ADs8TR
NFrKduPlirIqVuXDHDoYVK/aEkoaXVtefc0L64fbvP+vpOyQamF+OvSAG2JSCKNwzzx4Q7p1+yA2
U5KRktsZBYxzPqlBCeYDkxRIRA4B2C2FN9yR1DyC38cJpw9flg/YP5o2ViiurQroZ2+vrLx3rL2v
aJJE0Xi7vNJ+RMiGuAc9Y//wNuZvAgg6cnhbyplBFeF3P0xQT/Df8NPFiQtYXpwayb+Goa1iqdpt
L5zt1qZJZKpQUFALb5Gjz2Q2jbBJrTpIpO3Azfdyubg5CDgN36fs2KpgvPiI5leQ1GlscaGfEFe2
8+wIHPuvV3f/2j1H0HVIRw5bbzci8XTf5QWr2XmR01JXBEiOf1ii85iDciYgSxDmIo72NRhDinB5
qYcnEeA2XGEpU1+Lj/2lUsQJckfwiURzQqmM7eQPv575BdyKflVsLbXWh0Jj6ZlezENCJQsx4v3I
oH/VzaOI4xfbY0mqwhbN2hNbFTZKyeCWou9BKT+xmVUIOYst6ULuSg4KV8DbEacTaE7Tc6z1/1Gl
vTZzfF6Lw+GPGhlDFF/bqmuuljPgkn3lmgCHYX6C5VS00JjSwCBUxWwb+fvFHiwJcnJeWmSydt7G
CcCWxHXPhEQFn5x5I2T8A6oUp90iKiQFbugn+osHqYwtl//3CD5DHO0GcU1gQbpJ1a+PC54mgxy8
ptuAuW+dTN5sJElLwEN+3rP+ArecziM1OeVLp4sRZP8SEQiMRvS9YBf4vw5yRLizPDCLJxBa+AD8
0RxTPsIeSROMByK1dWa9IWZqCDTmKnbbbqGHb7YRIFENBtq0bFj9jt5BvG4XUmOe4Hvv6Cy+lBjZ
2QTOpO6PiiveWucPgbIPh/phaBIHyxryAIgFu5XOHChcq4toWQnCvQejtkgRors/D5yBB9GRbIW+
kgnmhYo4xtUNIb9jItwYdL3KapBy3OMrocGnPFNuyBmHOtDiQG6bdMXVcLL5cgPHgMtk5F7lLbjW
DFMGl3mmLc+G/dO1q/r2pKhvsSHto2IYBlIbzz+RYysUhSiPRtNbK/NvclAOqMzXdiiNH7n5aX3Y
kuZx14c/EOgeL0/qBTCLvocGBPU8yKnQEaR8Hoh1kNZDO2b2Q5+LoaXIJ6tCN1xPtrbwF+jQv12v
Idd7TBQC9T/bFdIDTpaoqcEZ0xcGBdqPNZ3/ba2w4LOkXASnq7pTkHojeLIClVQgWXvmWzgMPsOm
DS3OpUnxswL18kpZhKTu3AyrJgVDH/zm5G0TNDd95THS50mo+x1jlMnt7gVy4kXuyhOoIp1F6K0o
BVBzjPnbT3jCBYuGmYYME7Dyy2Mt96Pl3A8VtqorjrKUURCFbC+HU8qgrnKj2Ldw77t9q4+sQrBX
cfbjKZECuqTqLi8urcdlG99Q0cYwQT+VbicvyTUBiPljCY9H6vFoH9/ckQpcfhPEldHc72qwFMOF
0k7k0TajoReFZK9bVPwL7anCxRAzT+hB2XHuuMP/hThb12ffBXE1nZ7ISsCZjIU3asYZBw5TJBGx
hhYCytJYZO4pa215+Gspr0d9TdACQA4BGQf/seH/RwuYL3jfa8XTNAIcMRpMaItNKz1FIwCufZnB
CI4VCagN6v/ADyoc53lnQ3HKDFQC2dQk8UEFBdvVUpzUOoHJYmgaxXG3jwPJumnDpR0WtcOG5pcS
HKHL+8pjskAbh6b/KR4i1nYYtPobpX+sfmj29+CHO3AFYN03BpL8i6W0hAMsJF6O0TElFEWNyEbB
jDLrqlodccEc9+dgTHRLNs0dDUBh5Nm1fSnb/T7n2S0UomVYVfITi9aSrCseEiRDLuhgXicAKXvm
wLo7zmn3ffDvZzw2QUZ+eIqBsjRAwfS778ThZSpHBAyute5hRKQ69VRAQLfwyFGPOpUhGLwf7cQ6
mTR/xFp9UsnqxcmeKMNVoCN9w3BgkK64Jp3/khUYetUZbWO9QH7Nb3kh9uPZ9QLkt28zsFuV7f6U
AozQs9fS99XaFUZH55+bbdws5t7zpFK6rXEueCEm3rxk3T6xEhIOy34DQbZG6O8swZJ0vBo922w1
HbNS9rRsS2UMFt6BIWbk35rLMrEqJVcZyANQEkTyO0w8HXLn5kNuNxfkDFzdvY35CR+6Cqk+bpYh
bA8M3fZzb6yFmJ5sI4AhwMaaDoWaZOwCrD3k78yGdie5Nq6bziEHWIU018iEqSSIi64UfjLMFNtj
8D4RMhff2nl1QtURMaD0a8uK3zDqTzWGgTBaz18Ek3+18s+d0WPLrA+/gwSKiv2yUfY3Nr6XcYW/
iTdNs19O58yF8oUswNJbxnZUSdvY5eZj6EWs0h60aKhyO+SG+NFNIavkKh/XfjXBe4BnivbbLMTb
sNZUEKZLylGkZg7JCdr4+yN+Idyeiz8S+i5TB7Wp9yoqXSaLvDH+pKw0ik26QZ92drpksnIUCjTr
BYdkEb0ddNSBDO8kZrowfe1EUUmVWmuuAjFltgWBns4fHAWs2+x/x1ybFo1Z8zSjkk08V7fHu1i4
EJXRs2aNG2jpDmjWWSsvoJJtUZAkSxtMoEqQbcLL1Jzx951OJvdApwK82Sm0ZEoChdbXhIj9aZut
Kuh0BOb1IJ160tBimodNBHWipLlmff+Lib8pnQi+wYC1Kn2QPAcef0ccGY4OecO7GGgQwfu2R80M
1VIeTLpKwRHcWlUiN1fBJB2s5FWcpZGGhnLr2IYKNUOUbzKnvH7duUxX9hjz/pxRG0xinKUVCqt/
eOmccEiSPocJIOfWnUeI2VcBaVtYxkuVt1O190mQklVd0Z8OetcHf3oJQAzxwauAcKQJmrAuLjW5
rGbaTJfnfec7WxgGlRXcIKkwdmKY1CUHOp8Sa6WSaA2DbmZzRkSGPG9xpab48MUD+rioL0JTh9Uv
P/DA7jqrRXjrWJyaNrUXIsxea+ef5McIXEZum4FTj7xT10YnTLyBG7KlkaLT+4WQ/0cLNN6Kpf9I
PIrXyvK5ro2U2o1Zo10mGZe3QZtpVlyWsoycPn3U8UIvzMpgksRX7AEYeYaH6IYKWX/8JZGY2TSB
scgzHagm+s+EjW7NkooR4zWeDgwqMPrRW4esYqtDTYHF7ievkg47zBNCu9rbw/9oM0T5IWN68gEs
R9eFl6n7orFcwkDi292t4lhmAAT5iJyMvLy6CVFu1dbqjBXM0wHPLPzie5MzA8cEwZRq/oppex2f
PfTyzFKH7o17g7GeWRqZpk1Yyaqu5JSTG6pcsLqxm4TeSIHMudehgavuuxqa4TzqA5+BDKNJFJZr
1X6mARqm2Y1yUcfhc4WoxvoYw981VRitCDMJb0RbfF6hXid251WHaiyGfTILkDsCr7yItZqzZNYl
SCcn/6n3JAKpoAN++0poc2VZouPs2bETbr+JyH5QFYOhnMdK5ibWxxfbGQiJp2TxmdeUi03T94ja
/4vs3zSFhZJsqBMYd6Fn3wz07nVaowp0TALC8whlu6fj/lBa0dOoUS/jKetJdNTW5PqwIS+RXlRd
tCa4/BbpGWbHuJzGHRsc1Cdxw2cJo7YgxF7L3BXb+bfnjallW4K2MUDyTt3TK30bTJaS2bm4Eq3N
aSdW89iudCIlUX75XKk/F/gsIPV8OCfzAqTHSX20Wtv5Dhha0aYAKgL3VDLTvPJnOlFdvlgRP1FT
QDxqCFUlSjdmQajQdQvwArC3+4CbaVTlLG3vy1I82G4xG+1vPxO8gRsD2lcO3f0NPVYwLJ2CDBGD
55h0n0qirhgWNU6Kfl+X05Xah7MuieT4+NSDZYLccTG6+iuobmf76p94dn3RD4kMONwog4P9MplV
l6YoI7W17z0djdME8RG5UraaxPSf/qIZXSE0xBRYnuWpIV94o2mmAShd4lA0hFYxCkvcEAVBNmhO
cYBfWErgUxpu+m8zyWWHv01sfeVjQwcUMFfG8wMhxEkJZ/V/sHk5NyPneABR8MRpjyVjjWmXLinD
Hcp+aVzl5nzDG26hUu+xH54rrU6sT/uS7s+jYaD2e+cgvn29I4m7zpEBCICxejs3arp6KiwBDmmO
yHF7ibgqvVKCuKr+Diw/z7q+OIPZ5QJK0tgUXGsaUOb/YhhVjvJqertciSV6ooBbe07eLX5rfle6
JmWGSmLuRsqFPBvzgiVThs8joETQulENzMU3WlHP4N2aC0LEDitrJEYxG6mYg+T5FVk0wk3eGGB6
6qHB4Jr/RrfWhIV5rsE98UmVJsmFPA7Mcu2EKy8iMSOIANlBllU5zIsDwZa3AsgX3cT1Rw2ZFkmO
JCn3fqsUJryO6iSJiqwFF5qka2CPGpXgKNw8TY7LHVOXq48bprxmgfnNx+kccVr8zQZk3v/M41lq
ntu8UnWzrp5CMQoKVxPQv0gcYp4PTROJdqmRLI3pU/P0dh3/41lOClbQUxw7dGbSmBRN/PGR3NpJ
qk9r57y3okyJeWrnn0wdwOmnZ8dDvJ2urpqxqyii4EDcRMXrjrdEwJZhwhp9dV53yr6T7tdqgJAp
OrN8v8xAm44md/KhIOiBMfyjZUT/nb57P6b54rahiDMLK/BmcnlhmRguGwESsD5it7YjZYds9gsh
EoiswxiTPwy2GIHxYOz6aNMFPe7s+bV299w3JC6kIn04xTryxUwp3BuSjjyctb9ooEK1TGRCxTAo
ZPY7y4Kugf1aBUr9rCCxB9ddWtnUywB1UxdnBfcA3yVJdgr1o76q2X1eRSd7DY3wvSl0bXp0aL5Y
Pi6GCOVeYaKQiB7cfToEaA0KEnM5xs0daunRTsGzS/b3Dplt5+GkHx1lVJ45eST8cIeQfnxqxvK2
QZg+mMdLZu3MDECby2e2/Pt0QlerkOZTwzdpMjPWX5S7OJeoGlmbGobGVx9vSwDEgfF6pnT3lBFu
zvRQWsIlSr9Bc14k74aUbS8I1pHwmkGlhmARz3PdU8oVP/aPhJjVPtqNyRf+tsY8I/Uio0GgXlR9
Ol75F9bsBUpjxJrf7FAbpj3tmrOpm9q5ufhyZ6KZxdOM60/LKCnjrZHBCEQCX/OJFmB+l1uTcI+N
HhrSN03SfvlDxApOrtPEVliXnQSRIkn2EkGmLte7vWoveMein5eo0CQU5CKjhFiy7DfC3sioimDw
zDOHE8s2vYJiHDSfS0M+etDZ2a3mx5RAN4/7NzzOGS/pEn4ki52w82XnXPhNaIaZNNSNpT6+VCNV
Qm4L0c63M52wvk9mLEe+LzndeA3LB6LN9ZWb3+j0nlaCb8ZIszhOUUeZiwNuPBHWNAOppMfGIihz
Gx3I+CsfgHTsp42D88b5YAmX2txUNODS4kRSwzMxb7AkMJKmJdMIZ5Fk9MYPV6RtFcDEFaRkwK2X
oou6ksyJGn/nKeokyhgAPBbueZVzv640RgJV15zNjFFGFxdEwbGj7GnvER7hvDDSwwLEl9j9fkQV
bQihy5c584b8BrezJHRljpUrUVM0GuF/D6HoDp6K8p1JKd0nnUcBEz7IzgRu5vxkfEWhasAfmaNB
Od3dLz6Q5fqT1byFXVYLymEEaJWkJro1vN8FpBiyTmtEHA4Yz3DUcm3XGTQD4VVVWUhgdROk7Jbx
UOT3CKT1Bfy2r5dIJ1k4y5S9FEoBP/MUj18NkfKJZkpn38hX/GrGP5/64kUkP/yM+wpQBeXcIF11
IFcHi9uS2Z1DQyv2aKpjNi8Mx18kGEfqp+DWICLA0UAnSDienKN30uzttlApWFuZZSfz0akKtdtX
DsZPOGUnhuBGfhliavXZNSGfr9CN+ojpsmTGnrWw1sgnHY3K7rHbVw/shzBjW0W+rgMgeCkt2n1s
Xx7FtqyxI1lIN8og/ZWIEla7ZdnWTaSaokMcz8Hk09831wELWpzah8XiBUuEz9Ke2OA+y1fa2+x7
MSHR1Dl4inIjNfCZDAkZwIEG2YRfPKiHn6aPhxcbnyPgeu3ShGfwGxlAZpE6YbuBFkITWdIzsMwl
6XcOMFNniCtBT5b9LnjC1fwbo1JK0zewgHgkkQgU6QvUtOTMHwc12HEpFriY5GVciRfka6DDPFdO
9lHX7/YGogNJtkp3baDqdzOny8MCxgLFa7+LdlxTnds0iVkFOo8aK6rK2OqDUftrQ6cnpdA+h7SI
QOEMmEeFfnpA2e+d8ehZEg9uH5VuWi689Jlj978xgaKlsgddl8Q+OkFHa04FZTOyLY7hnKKyl7Vt
h7o9Wp/dNTowk6ISSvPHpq3Qk8pxD5G1cosTXogl3hKTCrCKmEheIBot1U1Z9IZxisjFUHcLgbht
uClPcflOLNr90m/06YC2GvLbHN1EJ++UOt/fapy+Vs1ajtZeVdiKEqsLSrAptoO7seOhgJeG0vqG
fJhuj93afFM7JuS7tbIsjUDJ1smJ5xXHjiQPAuQl3G7BN+ug0VzoEZXl4tJ1jSafeBnouRzqk3FY
hEUJt4QHrKLn1NVXW3W/vfOLw6/jgvRlmugHf6wpMl9nWp+IMZyVfWMGcL8pphm6q2Jd/N16+V4U
Lfm69vfB40TMMDMkSYTZklrJDtHZB9E/R5xMiW76wtMZdaOxoEf6bD741fUmb/+c+0bJvbUPc8Hz
Ab8eafrdiiddwGfYM973XZutc5ixlw7aQIcDhuvsde/6+1J5KwzKQDHJOguUpTBkD4So2ZsZKo8P
3syEsysTwEkkhQ3DH3xUrbZotCgx47fc5ypdf1vHtcBp9x97yk1SMIFx9jK20mjDFxc6wM5TZhPq
HWrlDn1IOJ320Rgs5qY63mn6ctXjxQ7+++EhYjTZbOeE9tggEniL3u/PG+8yu+/41PfXfq2LdQdJ
peaGDbs82FRb0Evo2Vzgi2MUSZsyT90nBeYFrDuqUgCXVlvsFnC0O7ugqB2RO/9f0hKSFT312Xpw
2I/YPvjpKOx/s5s+b1OxpMgUuS6iN+zkyUJIgy0xWJvMrB/sXEpFLjX7an7iRgiDgg2oE9zRMTaO
rRUpa4fQcdFS0fFNwdNNjBHZWhMW9ED8Yt6/hjAg6BB1/sMvLYM0HxP3MhFYgjE9Z4xBtQFyHpN2
tR+CWA58uQ8fz/O8QXtiR9+Gtwx+55wJnX1Zh/uXIpQ2rqFo3/PpVOxrCacyBoD1rws4kTlN4FlZ
43CR3PBCP4o0G65d86GhnCl5z4Zfy27OoMipjqVZlGx/WR03ibqWm4tJ46ZdLuDFT6KHiB0Iv0sq
cEMobdkMV64u7YC1yR1JcIZRSLbsHZBgHm1NOKf+z8ZoHC1mfc/o+YxAhGOs1L0+t+AwCYzF5+DY
WaOWfIMEmxEVq00cXJOjsSgYL8QCJwv5MYJzmGzKLPSxRsiEGwiO4FgyoxLJjD+XTkpKI4qJ5uS+
0f3BDYQ4C9DBCgsL3hF1X1JCP2YM3TQWEuEkS+h3/oUHpYl8lcfKzMxBVKg/MMx/RtxsUUM+TjAi
weL3a20UHIV+0h+DkIwiu2s0okw8WZj3EBiAHooYXJQSbyBdr9drgW6NvRoKavHrRKnoW1WwYAo7
Yb7ri7poFSZsMrYK4jYaKdIlIvBw2QjUjOO/qP1t4aSCsAO+4OGHJj5W+TJYFRm9cNpK7oX9brYg
2wwhbCYY9gCJ9IEm8Evspe5t+30fkT7fOypwsdSNlEpihRm4CEqNYj72QOW0DbnTg8JDjl0CeLlB
e24Fkwqw9d+igI+rn3+Fs69u7T04KhdVfczAYdWxn1zd9Pf2eaJliWaEruh2jtziYn1ACZQQg62F
abZz9WBsWNJXr86xVnmNBX/UGD+r1KUaWLiYsf381w1Qirm3gmzY8ffJ9tWuu0EnmP4FmwHxh0ZM
Q4UouqyAn14i1LdmFbVVRUdXhWqA+zcaavJVs8Lbgl/Kr2ioG4a2gJyL01bquv6AV0KnHplccem4
6frungqnXugA8HflbQxEq2M52Yh98iBBm83+B5KLhNhUucuX8Zq2giy2Jpd2JrR5wgAqdNi5waRu
n9r8ixRFMzMaFmAs602GJQ41YBXKSxC//oa7RwF6Nmd/rYUTVEpiUpZiOFsXRxg+IhJyNQ+DEcqq
vKM1Xb5zB3xueioNQ+uw8xpg+u9cE6DtgxML4c5QfgPyAWpBoRB/TTVCBBC+MhKauMX4fR647778
hUK7VhRkGnBrkcWNCjAsxNCeXEEWcAxcUm30DP0MkZZeK/lmIyJ1Rj9WH6LRh9sUN3m8GOkhfhiU
8cP10UcvxO82eYxI1WNCG7SkDcKseGkJexYCIIG7DcPsuesDEEqnox18Wog2Ww3d20eeH02NlngC
QedyR/srteZYkRe9k8krAn1WJmQuTzK6Hn5iktHXvIMWQGDni0NcG9+3FAhuGdW+u4rrrcML5x/O
i7CSS5+14Acfp3VmfWP21+as0Xsnr8rKD0n4y69srj33zsk8620EoFh2eiTVL/NNFM9gi0ZSnBnI
x0jZ1SPtdomyOQVkUPjtBkeuPQ/IGyzBzXGOl9GNh0Tt1jlkz8rpTfYZQOAlQjOI80Gi3zmmI43o
El4LCxLhkjVNrQzbcWJpKkwBD8hTjq/szO0MKVt6gadzTts2icOWH2HSgK6NbFhOMdTLMEHieC24
h0nn/bFkbaYBXtT1mncul7qje/qS57CiQUqY5AYVcORkQDtUf6fftAHPvZfZyCdI2jDbvGMmNqX1
yHH+fEsbQqqO1nxzSs5YTlqgzKE5AcVCC7ySyJQO1FxXrszNfDDhB9unehKHqpZa9q2xk5bzZqOE
UYBYDfll6Q5O0ubWoNT5mFA6Tu1cb2gNr6wkCMw5a0tvM4tS+eKuxlYnigJQICzJUV3LDIx2MxOs
JEAvo8KzMpnSs+XD1Ogqnzqw2YPQg36/KoeTk06pa17gvG0/w+0MG4RC2hundbN46zaWde97LzHL
i6tfUA0Sbxg/UchHbxTkUzaBZum49AlTyI3GSWiO+amwNb1g0klEb0nanfIpiFUaTKyPdWSDHLTo
lUgOX4M9VNdFKem5UkqyxfGGlwjlfsuLz/tuEuVu1tWiei39/9XdCick7ygmy8KKzqWGxjinLKlJ
NSaTJCUiH+J/LoAupnbR2B4MGliPG0tt8uOT8G53klXrLgHvhs3xB8BH2nK/uSDmVoDT9aL1ifhd
8j0Q6yA/ITb/DI+eowtJL2UR3LJzO7i6irKUHquCeE0zQ5Q9E//aGOYQeix6MY6+fxak+j9yVX6Z
mepIE8IH/vKBeh/Oa4S8N5bK+kEjddyL5zFchx1x8WPtbXuMKao4JaqmFCqAlEB8EyPlXEsIZpjb
/9A1oibjJIaK2+11ta8hChwm3MU4+uS9b71GtknSZyGmXmGv3XxWUz8LU2oA9Ul5u7hFZL/GOXs4
QfRHmu8RejMxhhDBlpQ810CRHyDAiomAeaQ+f26oMSPXCssdK6qCkn7CavlCq1B+qT37/JNYKs75
PQDGjhTLOX0/jPLXGqDvlJQ4veYp2a1Wv+U3aRpgetuuqcl6mDkE5fI2CIYZlpj2iy4MqwwcYjwb
pB5CCGzOCbYViO3fDJP1yClXtgAaTwtjg51ODdr17wDaEJ67dQn33RQHY0SuqfmtgmA7fjNIHvJS
FKk/GPL3BwP0y6omXWZUa5mUdDdf2B+Dr/E816dep7Wi/6QHZADR9m4LaosKz6s4hjD0jKA1DL4Y
iCDhCQjWfv47cy7lRwnR2CqwKo6PtQNyZ4dkS4yQ91gC2ibPQURWErsOXKqciWA1u878f5IA3njU
8GWOTRc8wzXc2A9rWJiMq5SUimwFxo3Pk2f4J9OAaM5DTWo6/MN5RL9sTB67KAvYsG89ew2vn9GL
Iwp+RelM4F5iGd0wcS0O0bjR9lzlLO2ucjpnFhKlVu87tmoyehOTb9ZiBp1MKuVgbY2NWrrH4GE1
e4A9FkdREz6NLLFgIPACL41ZYKr/0JEkaRIEZ/LFUPx74vDTjgms6xx9ne/7EMbFIQVeuubde+MI
r1bb76HW06h7yHssAErh5QhF/vRQtygNlPs1rC2F09819rfPF5Bx0L/bVUuJM8rNvKw/Uxi1XSGt
4kOHfqWVfIb10YyBUcbemQ/Nhj9xlUYXoqIXx17xy8Ukd7NTqRXeLFKTy2rPjtePGAVcOHoH7L8s
9ZZsR7bkaDBYi4JHvkFCQrx0RJK5sS5a6gWGJvGLjS4MUlXoViTVlTIZYT6iocoemRl8x1scduD9
glzkTJD4Rogc/WwMscg8n/2guE1zdp1A/r/Qx9g+yhMQqFticNFJdQ7S3xyXesF+SPo+Rnm0je1j
R1y7eWSG1uoaarFGrzWUCt6V3v52W1Z8En7do9gKaXUSRF/v1wGrES/OkkyWS6fZ4IwmsOHWHwU5
yTSt/d0rxZIQkJT08/odKbsbfPK2B/3JxrEdlxQwYTFQyBF8G+yNEu4KVsLRnXDMUvCbVqrUTIW1
x0FcwCGbo51v1t2YHQOU4hFCR96YU7/82xxJ2ybSqe+Yb3K08N71pASs/kqHwolQdw1s8l1YrPOu
3ZwRE4ZBcpce38JX3r1u6jL00DjasfrdAd9391kVX9hZPs6JZnA6OXFyJdH7eAYouj09WCvlXy61
UliwsmbAERQ3MXrew4GI3dB1lW3jQ5g3a3+m9r+q1FAKEBmL9OIdZJOzrW4FbH447sQFg7vNJBZr
hxMc5mfk7xxS1ELfz/xuoLkL2oZgYuDIUGC+0IYiRt4zPSHBDuDa2W2MizrXLnT2DBNX5NaWlS3P
1nfQduF/D2fBjkS/JPvfEEa5Yw6fJJ56TD3dptSfCHBabPi/MA+LM3AOU8hc8s0LTAvg1pWLqXXp
8xLOkxsvw+Z0xewjWnP/uF9gJ0YgCU+hwztgbooeU7GS6jm+k3EcXEDkvO4veYxMXXaozMRX+Y65
uT1oUWNZ/u/9waejN1rjsfOzDg2lvR4DrJJ8HJspJhUfbTspE66VqSxcAtDQevPGjRTL99IeAvRc
H68LNxyijv5q7Js/tMzHg3nyuYvfqda4yqJ/B2mnS4iaioQclmv9ZITsEQb2fgZyGhNWx1HMYzGz
dd5AdbrKR9kV6N8W00Jb3YBEVwPxlRlsQ7vJ90oDiOkIQ7uBL02FKFCeSwzVw8qvBywQLc7jJSCM
QYUjzlfT93He3jgDgXG4wASF/DU5GDwxsjuIFnxqDux85u1yEUAbhXfrEnU1naYCYgdmKNRtn5g5
E9W7LHDj9bOJJmNCmzUukGHg1SPT3O+Uz7wDlHhISDl/4ArR+ytbWKq0KmX3vPsoJ73wU7q5gI1f
a1RuaGXX9/uT3/RSOI7yy75GU0BuRo5hg89T2FjE9KyyIoeP0MDPBuheAOu2xIzh8tZBjLCagpNB
RoDVdNU8UO0ad5o3oJpPlxGQ/XptYvahRqJ/yzexlYCzCaJ3MnwhOM6NJHWcphUieY7AUulEKx8N
QQ+G9Pe9shoRacGUo9KTMyF3PoqHMKOIiQML/zIrBCB9+uruLLKy3C7gFUkteqNj1olIROHpEGo7
HGZFitci2dNV7voXBEkVUX8HMjplN192YGUxfUDhtbVIv3Zx+fkf64IOZRN4YJEvxqfOLi3jkrJk
In8I7GJuILY3dsibFxuBKZK5b5HIXP9fRaF69tFbnK1+zHvd5vnt98C3+547zIprkQbkTh+CpKQM
mhFXjTjWCEua0FaqpsNka2z5ZL69vtIgtnT88M9Acfpg9BVzrBje/AzKPqU+vtK/FUAmpZppj6R/
6J3i2VAL9Cp39VPPkRyIVpEY3UvCFX2n2BrT9sfEpjD9nJFdiqNeCFtO0GjtRMe2SVLHOEPIjM1G
ejxvSoyLSJJb6zizlm8qnw1Dpz1+C0s6o5SdmFquVm4SBFCIiroWLt7CeJ5oyXOnETjVg/P9Waa1
J/Z7FjYrCMrlibRlKwfTmtTz5KWp5iYEohlXrrLJrWa5ygB4z/dak6ioazYnQa0kAYHEgFsi7xBt
9nQ6GZJghtGUQaOU1ZRd2isaL8V0eJMKLvDZkYc/Mh0VwmhpBE0AIre+iXQaLzWqhPDvQfp+y3z3
uKfll2YgkbYkYFTojZ51o5t4Ry16ljITpfXj1AVeWN2MSSgSa5d8g4pGhFX1vjxum+YqD10mNFmz
MnEs3Vq68sggm3OVwVrCdb0ZEO+WG68c3PIGGW8YNVNm402OVol5Lz5WQWaCMtaA6nzbre5+otMy
Z6Mc4kz60Y0apPi9cWz4MhW0YhwzzTeU3+DYrGAx/XBlliv+wkHJSpp9eGqlBb7v+1ITsq/e+dRR
PXNGo38rF5Vtq5GU70wu1B5JoXNMTJO9xVPSj15sJkFr0BMaG3kwr5vGQjK1GcL4qHx3Ra+gOyUv
+/TrmmXpE2GUArHZsQmzix3xHbBZ2xv261sZPabQPyqlrTsW2wKDwjvHSSswDJtcBsf9IkBMXRWz
NfevFukjU0luLar8etuo8L+wfhu4roSfrxHM04OBAhnN8gwgRJsZSTlVUWMD7x82AC88LcW2V/y0
CaZPKuFBQ8VaKXdDUrjBxPZJs4N5xQxiY4ODtOd/MGRKfwhUHiO5qhDdvu5byQYC2YjEymvStVZ/
qwL5B5K1bEx5lAxArByGBSABvlAnoGWVDzuYVTMBSQcI5oX1km8v8an4ICMGcsrX7W7k9whYSRj6
Xuyjh3yRXWPSv90DaUXmxNwzXjdkjNK7iHP41U4Vu6nVOlYWC4m/QJGxbN9rm98m9LBDKHvIsvch
HhycAKaCgB4d8vmpVIRcTuK6Ob8NThJUs2yYZBvRbcB323NUYte0XvB4U6dPHkw2pInRHDi6NZC6
Zf+u7r4+JdGMFA9eMBCQxBc+MPOE+UUPYp1Afes/hIWZAazs5xZGgeH8upZKWUWzC2PhNH7U0xtA
TWb+Vhu+EQCisL3EBRrPRr5cCpL78unfWMNsmnypROUnvKPa/Hu4fUeg4nxZy9MQilIp2Ajval8p
Ou09dLD4wDLD2S9Y5aw5y3rKM/bYpRoshdVxLwl/f5VRPBdCy7vp/twU0Wiw6X3WpFl6Zru0Aj1u
2Io/VlwD8cf7tmkYOwbRCzE8eO/RVTG4caerm377tUwotku6oz+8xPkKGHpiJLNgOrKjjHuQjlhp
zwhTsk+MJEM64vNjpXGP7qrLHK4ynDgpmS2ic7Q+0XSbcI6Tda3aTxvP67r6Va7jVvV+Q9gQDmcz
LVog0dwrQUOjSgEOVHY2qT/LRsMuqMMs5oqDSWrDRPeRz+I4mqj42QnCrmGQFiaWV9uI8j+xyvqd
c94kvXlkZUkVMTznZXB+skqXgc50Ff6qjPaK7W7cA8cOSRUu4oEaaMZha4twL9Ddn3gfTMs+sZ/y
hG/7SgxH21VuJMzT6OifKH1XePcDtpOL7ADX6uaAUstDHu453VE1txrsLVInGEt9WpcW+nFeuER2
BL4LenIClq5Q243/0FxMPDyQbi1XP4TEAuDOoGCKFR2tmlk1bY5OcoZTm9slvsBwlIPuPWewknvy
xx/FDds5OWUkYAgDJu1eeB5o9Cz8a8bmQ+LLz014zib5pBlDzYMiV/D9URNaE770vDvjknjFW12P
tdqI7E/cNXroHhFiImLYxfTKQqb9yPhBEZGiacCHTQKR0BcBqpOJjR2oWm63uvvkVp0fzohJvYt0
coXeyeqziGcdFR1g55FgdBWy5tY80zRJxcZV0uxiwmonUpJzjrNcsFnWwPVK36e4IoESZCJ97ZIn
bVJf2wH2g+Hg0n99sf4NObpCEA/prWXtr2rULoIrO7QSm1RVcHTUoc1kWLuDSpPn4RVo0ol65V50
n3Gz76jxdKi5LK3Rz0WZYTX5adT5i6oRoEcrW/P+DmzDRE4sSAiYXM9nx9c8PozqUChafjcmI7Sx
trYaFJgUSxhabwitZNp6WFvYLubb5jxdDzhA+KudMpQ/ULJNEtsE8EPfKXoujqtnFXjP2yKYPLkt
mtkdLUnOBAr07KjRa/P1x5+CeaXKfo4+mGQS+dbPQyjZbB+G2cFoPD2p8PbPjcxhFD8jR9ITIGhX
V0S48alOEaQKcQpGSsrX/9o5eNrxyiC4n0vRMJTJU+X2B8mnmYsYvxpaiE/6cmddKzXxSuKhGRh9
qZbehldicxq283NcEaiLE25svOV2/uehAzn55sDMB1eenMhUEz3+Z2/VqMBYtEeUS+s5BGkRyzVT
NsSzgiqW7U29Mx23xnJEom4QrD3kxfmV5/zse8kcd6rYYnyrZiu6MZFYdooOX2rEkMD2LKAs6Mbq
DyT7fWdtJGipuwVmWCi0jNAjvH4GyRsaNh7bw98ZNsSXuoXKVVwURKQ0veC0KF8Eqw+OvBD+cnwH
v4f6RxuOiSv9tWQ/CuM/+vZu7mEEUJnhZCRTy6gkDiWFIl74IayiImGJRGikqIeSsGjLHYkCtJx7
asBFhFU4GAFNURGQ3P41yMjLWgRV4DdGWnGtLhGTy+WP/hAMBVcBZ2JDQ047VOn+GaW2NB2uYQhP
1WLXdJhCHsmynAS995CJykcMI2S8CHugF3JEGlUA4JpGzYf1/YQoNneyNNK6kkBQFuIgRQS/XEBi
BFoon7PfsyKbplSEHSJfZQYID3nE4sYpJRi+csak7mKQkUqUzka/LyT/Re3O+/jfZKCWrISGXnZs
s4MB+nWPc2FciiaQmAxfGpxgzlyf690EHxZGQpy2AoPuNHttVESSZQAbUSn6L0RxjA8GVCsuQkuM
3gcVVDBuLznBDJsuwtAWwvyDVh3K2TNlPNfYXIsiMW49XtlU9jPlwud5ZQJpOCkOSR2f9BSohV+q
UN5Lx5f82f3LxrUBMN6QgZlg1MYlSnJAMEt/h2C+PMSsaaF3N8QkH+jzMY6ccM/6JCdEaWaSX2p+
w3buLHtYX5Eykd8NC9vJcRz7dvs5x0Qxq4wIeBVLhl25TIxODomcXdpvhxb2YpqictXRVoYIg3AP
pGt/6ZNLGlxupIqkW+wI3/HuyGzanm6hZm8QASceRPTo6NyP7/KiAzvB1gi4jJLeL/pO+pby3nQk
knFugtSHLdheY32gLT9hz5ziRn6FA4uWipyhc4Ywc0gHSaF2yiK1dF2kr+3pwqKF9YCts5BmVl6n
OL9PnU4TIqWkAb4+6A1VIw+qMFdeIwdsnmLd4d6V0ygvpW4rgq6r5Jbewj1Uq/11HczHJLEmiuWS
yh8AVUzb+GqELYrTVNuEWlf3ytjzXMCnNFVeOUEL2rWX0tvPQ1NHWWENeoymIdEdRU/qSG+RQf1k
opuNESX0CP854yw20ypHtRw0vArpEZMZ0PPtZ2NShrzzLSXTNU65MOuUOOuBjKa/04qdk1KW4z1G
9+kc1sSRSK7alMRuoTxpPyqzozwnMa/BHavHf2i0gLYcn6cxokeYIScC2wkevAHlyM7Mhq+kFrUf
Gu7YewvdwFFAvMw8my3YvGuz8nFhp+kxC3n1l28a0RH6AKmrj5pvo8SrTQ2lEEH7NKn2QkCVuqcZ
0oiQTskWj7msaLLSCexsSdUWj4TyIOX6rKStBh/XgBupVo1dLuxfb0brWqLa8eOio01ICLSZKZGB
i/QHxh3eKNSpPx/Qt4DjNtIhaT/ruCwQcdxLGl7ZH9d+H+Wu+I6UXOxESM08eSJOIGnLQ/PLd3qy
xDBqcf06Rvk4wYiTQ9CNcjWP/Uw06UTVOXFPugeglwhqO4a/9cdAyIltIKae7x+/R1b3QViQZqzj
oNy1ejiJIlAwxc8rA/NkSUt6mmE4ROjVXWa+xQvYeLW+bVq6ZnI8+J1IXED7zalC2FpqIzNnVxpD
7fQM+SiI7JWzqL35CQSyfrovgPK3PfHk051JjCilmb6ryrUy2yQuwuYX2UZ98Cobh9Bb1EWF0NWO
tvMbLDcRBhJZC+i9cQ/ny3H+hQW++atzwtHABShxLKL6NF8FkMlk6Mmlreip7cIBpUzhub/eT5SW
ndhy4gS5/sNCj9DvARoeBh2XG5A7kvwRD6FC3YxO9PMrkabaw76YD7njbiMU6yCTYaAbp5p8ZBbe
4YL0WeVuuH6+i46qKpmL5A15r1u5HUAdLxHU9TFobA7OtB/meENH8peTFvuHKXIQWXN8++RI1nhF
nehTQllsQmhr/Y1AA7RKes59PD6IvtGYqj872fKg21z4Lq03gJPp/X0rZ+tnhSmf+LJODukfdz/7
udX5niXLN20CBsgIdgSC30GyyovqI9fb5I0NHJUPxc1GLz8s4IInM1vxMdP2ZfMz4A5o5TsDo7uT
pRJxyhVCLLyanxWfxatW0lb2StGH5DAv3LcWu5VVbudTSgP4F5wzWvdqEVdCeiquR/cGMgKciLIa
Jw8vVSYlr/l9keCenRoH01Uvlky46DphSiAYkmbmKLp7w6I42fSydb9gU/YrPw4uUQ8HQ2YjsI8E
lwPoJyWL7lQgOtG2hdZ5+s+ZLMGWzjAVT5c+Ds0V5hmm/9qfcTGs0PngnE+d83jArSCdD8cPl17h
UtJa6u3UNfQyI3xlHefGxW/xRYhrd5Dlo1fgcUU5047n6VnezlwepO3mTXoaW1gI4vphvjxXLvkR
i5WzDq1qTLhY/azPEY4ssrMOJLrgQYBYRTwUP5BybjmNb4NdYGO14Z8ikhz4rCXE0E32IHN4xRmH
zdw9PB6fi+LHg9ith3IrmR11ITqPCeU2Z6X4ahtMwysQS/4n7KZqvQ79g0CbodTrsmAJdbsmBndC
ZHfCOISrrexDIz8egZDfN55TjhFhmLjLRysLxf+iAwnVuIXmPZGjzK/zOvDThO0LDE8wfTr2MB3C
aG+qHaOHrGEgAQrFX5ULo7MgEObjT32yKtdvFe2yCNgLtdHRiEDaab0oQACculvzSxUX2dbU0g8h
c5ykemzzJzqLOSVfkJk4VEypERLybmeiudUFXnlJ6+EHRXxcr+bySn5QG7AuhptP2fqed36VdJWk
n/DTbVXE6cjDVctHSr/fZ84NW8opwpWgCvXVoHWxUGa2hyhya3PdchMDZA3TcUSXOBr1K8d4n7Ss
Tyq7s6OkeTA0/JoXgXCppwTpVlOsqxgSJNsOnj70FzO/GHXANQwSfpE2q1yrr/wvAxN/An3Ai51O
tQbfVYAdIoIZpkfXRYUVXzA609RoyIvkvO2KeVMMZbBXek1yo1uJ6Lm69wLJ3u4skB2CeklhU+ir
K1NVDYTap9vHQw5Yccmk3dt6iHzjz4l2ppghZ8Dl3JSHIy37r0nGfIdeSkDn7FzldnlgNUFzlHrT
V/geAHIg9TOL0/+2e5PbsiS0y/t6cpXRyEot89s5pFOu3UsPfz12nIYCCeAxkS2sPg/oqtnpGGwR
WmTJWOdu6TX7IqOWaYXjD6XWq2/+x6bbKbuZYUJbJvgJyHnl076C6R8O8EDbfbYUe/pSaNZPqMws
MisnFC/61voICUI/YUbBrGJ2m3zQw0m48p4KQA/QrcnzKCx4os5kZ5zu2UNgQGQETyumwoJc/of3
8CMDyW6k2VzA+7iTpytLv5VUgi84CdSefygoyG0F5re8OuDdnp3rJz2GCev8BuPRWbc6vNJYZd89
9BdOz/X80gXlFQH2kqEZ5VhuaynDHl4FjtodZEnzTtJ/hwZorSG+Syk2LNWvpCiHbF0QgJEIiNML
Io9fOq2CP6FXUaDG0uWPn4IyRQtskNYLm3PZSYgfPw4/xCUtnQOEL2Y829jAaqJLAmW19Hvt3lSF
JF8HEyikWH41bWHPRkzW9uGxLNxjCvKHGEsWKe1EhoIIlIqiP96XgyUHborpDqphQz89IfnKsGu1
XC5RqCq9L/aKDlA5EUtS3MYugUIRnlBjLfSt2BmrVr5OQLnex37i8eF27+ZPK3Hcari9QafG1WPQ
IDLN7nBum/9fBgerA3tDOxmBOmBzbKGRuNls9RcRGZ41eTbB+zEWHJ3sC6g291hVT79IT8/Jbq3B
dE15vPHNzP9rFr0EeeqYpCyZsWN24zXz1gu4CpaIdMTCKukFiRsaJAknsVAz9eyhlNp2dUWSMl+f
4LHFPZjbWsF/olf91FCYu+1UnnPrq+oPsWy6+OnBERNfy3TSs9TIx5qZ+rLJCkBgV9lBoq2blVgm
lGXQuJ6BmCokhDh91iSHLu+QF2io2yDAHQvDrdFaksqKiNLJa5tlDk+liOHLSc9JISD6bMB3Vn7R
xVFTnFbH3kfsyYM5f4BXb3M/mG6Y8oknBd0NMTI7RiwiE6LWBSuP9JoQmlt2Ru292mJR7PdEJLBS
5+PRkqYNpTTJYrlwS1EUT1PG4pkjlU1SgiBgOqx3t14U1TBqKTJVY4RXweIXUoR5rvaX7lqcrboO
t3V7f07VQ5Pde7p8vsWaIpSq2ICiqcWCxcK5EzmgGgMCWFAGHdQ9VSyymGX7E7Ix2ryGfYpjwEm4
c8XRwC/Dl8FSbJ/DsBfBhW3JjmR87EiycjtG+eien8Hm+4+ASKCWgPz0vyzwB/mJbShgWZqoqM2e
ncfcmehtK+PRUNmw5CbKBpGZ5kdsfZICcy86QA8V9cJHx0XFFZ1FMGIZtYBFa58lQftm3Ak+a0Nd
7bptb1zFq6dOFvepZGZ8aKu0oZoBLXe3sXVJObDUaaGLWCuIbPlB9OJba6WGaajbmZBgBhz2aNU1
HTwcshQ4V4lcDZYwhegtd3lMeYwk1RNtPIyj/tp6x2jFDG6o4vgdE6VeUPSEIhjuOoZI0Q9kZ6lh
Q6ZQz7p8ocVcfg4nIoTJcR7g5vFY4ggFil0TvcVLy8ArV5PMT0NIwBUjR5E8FwI+q9llJUMUPv5S
k/HxYoe2AJwtuUbAZhsFyfPYyQejz3STa4sR0ofs9GaCl8S2kvH+fU7wOa58sUbVEttPAXp+4oXI
iu7mYhyuz8JoIdkU/uYx02GfHj5nisDOGZrgr9c0ZqCXHT17CLoW2m4kSk3ZULaypPuNbMN8UB2C
feJpMqHbU7j5s1U8CvIgZtbdQIrP3RPl8kVQfEDdNMM5thUJLNfOpKDOLPxNxDkaz+7bgGTrFhWY
YNc7TkogU3+324YqeDkL4rtMc65nkaiT3Ez/5NeC9DWI7b8WmOtsTg6SuikSrm/qQG8+JLUqDcUP
0lvW9Hour6Drhf8QNmQ1H7OqZjKncx++BqnwY8E+S8m8Hc9wyfiDx0lSIvfn5Ldx8nyIgepTVymk
Zf4JF29bP8IshMGMZJuePYgPFd5oR59dhEBCKC/H8OqFs2y8cE49UWHCgjPTHhLRWeVFV0+cisc3
qWwtFOeE7R+gUyQR4Nb0prm6ij7nSNuLA41M74ITMMIdmQ1l0Ok/yMtwEgfMb0jwapk87k22/8Vs
5hINz1H1uIx+7oszZsxhyz7AaMu9DFEoEabwrIExONazyJJZtYfC3MhF1KVbt0+zJYR/iEXGg1cj
+MOP4Y/QyhnunPe7c50/g63fJUKOvW05uuO0ZXPHmg9gNR0TdiJ0NklSERleaA8XmPxGBi3+GaAP
SBZxjza9QscPzUZbITwk5MQCiSrVW3nIdq1K0bxYKRzz/BnGsLQpvzwhuPYL/9axz8j+p00XuJfU
+ExjO6c5q3FV9GyS0H0ey+8tkTNyIHw5hkKKcpWDpmwxcxoHjg0NhI9qSqfZtAfDtNy2WiJ4Hgg0
cptcVs9OiltIez3EjOsKCxdbBl8GGMun3MoLKPIzo9sIYRO0PiufsIQQWI2mOQOTRlC3XqYYiaad
Amf7CO38qWfDd1XQtsSVny3WSLFFwxPs7j+xXxy2fkqb723DNsH0RFtkDt5+0yjwR4ytedV37R96
zgcfKgo6EeZSehGhgCWn+BKJlRjuhTedLB7u6kGW4mNJFHgKpJInrPS7PH5N3YfuDEpncthrMuZa
ak/Pf3bekUc07X7gSid3XSlKWLM1PX01un2Vj6A2mPfuaMJTWS+XjXYpFy7asZ1rtLTcntvlkJqH
AlooJMZI0WX6/P7UA5pwKHsN3NULBqhl0/t+y8J6bd4qxv7K1QIF3z0QZvhJt+inW0HQHOY6ABEd
Z7KhTsbvQwqk0wVkYOqXT2N4DVajB12KCiHWNq5rrfpqE8ahoyv1MsYrIASnSIBfIZf9+JR2iBVq
cfpI6f7jsJFDqUHzZTDUHRhxQ3j97r/+S6Ugn5AJ0yo2RgD7dbOnmvRmMOKWkrtEKWYcjaD1QBdP
bg7Z6TT+xDyy5RrQ/2wAGF67yt2yucSkfZcoOArYmRtRNh5+cN6vMXFovp/Jr5udT1htC7RvML3c
wVjeZP+VFd38iTcnkBw+TKVBSV+d1IWyC5jZO8CY9yX4PBWTrWg3bqsqaTRWgG+NL42UnkfVPPVE
h2uh7iX+LAkufFgxA3k/xeQ2M+PtBwoeR3JMVshCTTCPRmUL9ceTS5r4XVwjYQub8bwTSq/rhIZ+
kaS6kiSKMb8ImmFiMLZB5QcJZTbRnaSWCu0XI7P0PmHsO7cAKlVCIlgoSQ546ZautJJodgeceLcS
JVw/XMsBcIA9eOMKz2Evx/FqpMZTiB/l0kWwaxYnCYd11QKR9nrCogtkWcyDxDTlrZdd6VQu5yrN
1NP/NOe48E/NS6uRYaI4MVR++hpfUozvRxOq+DKEa4RfzdKs8wdSIBbiIRz7twCz+kW08b53J81m
fJiLXFDAoXyjpbl+UYPSCkgmo9w1kP/1UZ6bGPHHYHWDKTviZLd+dkNrJs3RP/wl1K4Pzh3pUb1O
V6Pa3flhIildbdu8hAWnFqLtFWOjTINyqzYz/aotQtd4tcFSkjfKZBOuXjj8c1/MBiKE6BPf7R8S
Tvucw6+t2Wwfls1j/oagW11IVELjcWSPJKVtGOjl+Jl2ww08V5baHAsP/te9f1wZG76xe3bDwHFR
3xlR8GAAVPEOjEDpzaoRR0952RHu+hHv24hhdiSihsNpM3yZ/9/SYtezgUmvdU9qnWoz4XXFP8bB
XM7+5erAlILBzjamjvu2EHDpZb5JSNmEj/OhBTDCXb4iARWVKjat2v8bqYR/7cUrO7ZtZetexnig
MI/lFgWANd9XTMXsSiWd7rUuIJ6xnd8I2s3m9mjRGyqjEEL7mEX/ybqh8K+BZFR2Br9mpG/posd0
GzUWG4xQIw0n8ZBdMvhZCKKJILuU+VWjKhtjkArKXnxXP3VzKcs4puSWkJwSqCeTzE9fKMKJuLP5
ULODJZzWUbrh+5iU+SI4PAxoNqFAPURqibKG4zlySGPjaRihnb51xPYCLkCIrBt5I5idLKIchuvh
UFQJK5qrWOarolPumC4jORe/GO3yTaVpDZ6CyVCpn9ODh7uvdsjouE9aS89NQsgXCt9z9hIJbzLG
cfD5r3GrHkAjoLuIEn3kArVb4nX4V3XQvgGQ1naGySsTWVDatuOgMVo9290oCkeTekCOKzBPOQcT
JhJF3DgujjzL5kH+CrHiMVzFzmJqlrliZcoclzxE+DtX7vZRXZomquFQcLoJocJuJ3Oj9TcXByoN
FGLp7A7T8kSlKs84rVlFGPgBds8dUyPr8Eq5/LgOXeCLVCFJr1LVQhvdLYOdbXEoRZVifnJ3TD66
NwE+N09zIPAF2yTG1fvka6XP5rVZ91J7a6yQzjtJcKz4GxGhBRsHR907rbh1C+fsB5+ZFdCDpJUK
D3vDRVgm56W8ShDdH7wHRITgV7b1z4m8IfrwEyaYGMBBkvQXrHFPT1gSO3uKg7JJR8ZagH6k2tap
oj7PvcUYxdY58mcVIGMZLTkBU4cGkMfLapHuw5Ov5VMI6n2JLFjNAlG/GUSLGrjxq0O3kP7hhtZx
4fQTVYXJFwONIiDhP9p5i9ZcXyHnyrX2I4BKARemafLCbSwGnTu0y9WTcOFv5QwAzQxC5/Fl1ynR
5RtJ/yfVmbPcaPWrrIcwo9l9rJuR89bFMv7fCFoGGnLUIhzCqPpKB5DeLXl/V9uUovNHuGC1VEOM
M5MLgx4anRtnDOY45SEKakPAMz/9Lk/hsIq8MLy19D+rgpfEw/9ZN9wcKIiVkaVseyLOh9zaUerp
Ro6GXbYTupKSbtcRpCk9QCcqHXBHc/1sz3uYjkRvYQOuPB5Vq0J2M7mKCVTuZMs7UTvAYRHZhh5+
+0yLrxsSBL4f6nMGsJBNq0bb24vsNfqb+iR3rtbHYg3ddJYquFoLg18G5fmZNvoFXYTtXbyPVHUh
pFbUJsHQ2lKAF3/UFQvD01ZF3uE+nZmuBcMUKCiZaMMlLTmJxM4AY6+tGITOdtA7ULRKAFy68pmn
66IdrZKuJN6eUz/5j2t6DXf0dOzK/sMjzP5PnTZ2eKzyOmN0w9BiH11NUwsknWsJFZ0B6pbPKkUi
L1ZMjKBbb+F8PywDXO+uRxrhJXAN2s4K1namTyWjw0efu8lk09B9d8fdFRqQmnlSMWl1YALECsjP
Zm77d01cKepb1fDFrW5MT2nqyHepvSVqnWZumCJqMhoYHRb2EqSkbZxTZZIPOT30rx1M+WaZ/X14
AreoSJVPUKIAU76zvQOvqfQ5D5acHFv7Sa6rg1FxYE/pfPvrsv7fNSTVOnUacS0v9XLkS6jj1qCv
8yO902O7B7vd8NjQruIZAzyMqtjWE5P6jqGgwIL5MaCaWCVNQzZewkFdJHz9YISxf0S1UVINMm3x
hI4DKcvVVRdNo1QebRCo10kGdsdcem2DCyiBSuJhpYpY1z/bZF7J4NDrt86CKiwxnOjSuYE7Zp36
SbumQRlQcR3UtGdUHv7Nk3iffOVd1mTNmM2Uy4FdlCYA+e44xJwD/3CO9iigu5ccQkGGx35DkwH2
YqvJzlxahLugPJ8xQ5DKXUME+aeai1olM98X/4xAbf/6jFpxKVhr5SmUos0J9vgT4xpfe9ekpANo
6w1j3IlAeiIzR26s8HeX3rzzDQxhKudDy5DQJKJK0jteTPH4x80Mavk51ZdKskWpppb/7JhItCzE
sbxYdO2lxmSEmg7+Ak3gANMFCYRYDWj8E94+3VaPt56Q3Gm9XXKSaY5I66KkOcW8uR2aQOlT3Ob/
AEEPwUuLheUEVuCLHfxqFL5DcT2jQB4Mna6EEODTCrg8NCUCPRPR3IO7PsaoIJ0X7HYIZ+ERbDzE
hnkJo/2dJ4y+NIxIb1bQkWwjCXRh3XyYTm+l1F+l/9llc9SkZuyF31FsUIaSM2no8Pxk6Wh0rTes
XThBRioKYS23xZeT0KN6mmJBWxqzX9NqtdDtWOG8xEwHWWld2Of+YMfdr9bel2d0gki99rRu0x8T
p8raGNodDzhPGSHUTxf7fZTqETV4qRYl2AbkdeTOtPnakfCBNQp/NBbKUkPZIrK/BcC1bMbH53zo
WbGmuuAyfTNtQaKERDAd3JEXq8bQ4phIB15a7oVIP2slXs69rXTAY3CdxtX75uQNaJZB+9ax2Fnt
PBHeLFpNCoUdq8qC31q11c3zV9cgnDPK8siWP0O9aknNpFnPkpXDSn5HpD/l7wrw09w5+9c4Ms8z
nQY+e6LRiPu6WrmIZheE8AfQlkV61z4ytfJkeUuv2WjbVOy31CehlDbjmg/EIt6r3rCJ2hyzoLEC
Nq11BHqx8huANpFaadtefrgsqPTGwjgmeuZ28BPUX+z3iKlezozP/v2q/4rvgDZMmB7JkPZFFfQN
RKMcL+1Rruk4dtDchyamnndmRzgfc1IGLFs6yPVWlVh/Kg7ikqd0Qq/IOD7SD3im8dgTBCx0QQPb
BOfBvJlLUhRFopyw6vHx0SiUCyPxsPhZLMQdQulJkyDPln1J8/N8pXpeKi7ug5Fr28rez+0vDww7
Jzix+gzDmRlOxwf2ymMsPuPJ5JoV9QoGqzH/pWdeuAY63aFEqATTm+ebn+OGHCM+JFs5TSCgBsvQ
yWPR9y2qlI40KVdDTfd+YDjXFTAuLYSsqFktaSB5yVzIRL75uoVwJBTQ7n29RN7/UCn4rB6LmAOj
6zvhJNDSdalFrD9qyJb1vHVQx0Idv8tYgBFJJnL62raXxhey4eEgspKIjW5UuvHRni4GpYbUqEXx
/zlAAZdnzioQqFP/0hglHmocsYzqjG2gQbBJqsYrX6IySjYKbbRb4GuqDLbgBCrlgwOdG+aSZFHv
FOy7GP+pkZCQaZxI01FAyUHP9Xkvb+Fr3STAoja7CI0XxSEF09xUjz3XW3SP5VBjyudzmpjQV8md
RYUc0fl3+RjLcn/GX3Eo0xxdudvEiuSoBP17nW5Y6nAjzTsSrAKmLl1dOlXXZlEz2mMwETW5oCnL
RUjE5H9O7/rrB9kS+go6nMf0h/WKtY5FZsYHOwzN3eWwm5yGOICCvmEmimmFvzyA0u0KGoemEwuI
fJvYJe8csHvJ7BSVdu96Gm6L0JWTyF0HnMzU9pf2NF6wEbPi+S3rLzehmU5t3hAvYikGG8W04pgW
Ld/eykvcRtxZCiZQ8bJNeIzjZV44gZySLoPr1DOpAHNapVqX7/LjPJx6Aj5BImIbmbWU0S36+zwT
vrw2Aee0tFbLexwfDtO/Xp2GrtpWCvF/F9m6W7YS5N8v0/6Ae2uJqAwD+wJal8zr8PabPoQQlWbA
b7+rdYVVZglpyWX8PgXpiG4qRhyVAqzPy3gjieOzKVHDtsUyuxC965ILSA06Gqr7iAQMoQTfb5nC
a4SQ+6vnp34NBd/jU8f++GFnLSVPbWF6XUx96sDpBm35C9AWLw3NZy1uRRFszTnC6SsU8Pbc199B
KR5y/svvcWTss3QXzEsxyjkZ+CqIoZK35W4r/a8sHZpkxShK4ccFCWFBxnONsnk6YbESW0EuAXbi
ofeWDT4xN5EZGAOh/3dk0M19/KhA6Bw5xPQBgvOd2axwVHttCqLKuD+lHldSuuAsnJzEcd+II7rA
kGD/t1Icy3fnSP2wZAjmh3Z7YxeqXkhZzkxRLRlZWzGdYoeGNru2ntnbMRIhjVxPIeKlydu0YIZ5
UwNYkMC7Xc9lI+Y99brIn0hZKpdtcf0hH9Mb5/O505XKdqCK6n3yWHQjqsZpKBp0BiYPIVfmmHYU
x+iTRDMJwdCsFYTw7MMYFjIVbiYdpPh+1dhbG2ByDk3WoDQuYkIPs/MdcnthLOFGYYWpJ9vV1fI2
uAUEgmqlltjNaKnUniSaBAOARITkuqHrzoOuU6CB5lfTi1zuJZOxfeazpQORgsVrKxYSYqxhSZ0F
61UqY2JDKDc/qnpiHwSkRBtZ7rySTONRE3RMZa34AkXWGhJ1Atxofb5OmJ1vkZ7ySsHErUCL9iRS
CU2s4hO0d/vctNnGJM2acTxELp6K3Ujt32o7XD4Fq7nYsfjCX/D+PHicu0A05QF0Ap5bpCBOioUA
hg6N5vvbQ//Oih4ve6zWyTvu8/qjbC5dbrDARxPz4Bt57sfq8sjBN1u8xAeiragzV9/UFyBP/WV4
Pbzo0aG5Uhgl4eNTq29VybNvIhIOuuf9jgplGtkUBZhjEzKbXbImG1ZFardfT1XItB9slaAZ6wU5
XsEbR7AVS6DnB3FwyDiADzXzeEnL0ndgkSRV9HQhOwXXk3Ioc+II4/TmgL+ZqOdxArG3ErKqE69u
QrXjA6xepvlR9oM2l+at3sBpLMs1JxU0GrVqOaJIRR5udcerG89+kMvynJ9mOTKRk3jYoR/uunIt
H0LHmreYZAgDxfQZlVRO2IIzZoEIxBttWf1t5NFwl18Mw/eC2nJtdJIUGg0KYDyRPH9PFJnKeeex
7L093TkW9EfohHcb9JDl15AWmRAaLLDgWacBjABCt8l+GAYgsYEyO9sqYhiXV6kUardgor37QSHr
zGO/KCM7+d5rRMGPnB6Roya6AUC8fNF/jdu3U5fYGzlu/BHXfl27F9csB0Oay783YlJHDPLniNxQ
RVGsvKchgdRxCOCQFW6lcS2Z1mXcdzNwdKq/wgVfz6ltbs2fN3+1iVqntuMqYH7+g7rVsh/pPsv7
bnhEuRfkxyZqAJ1UvXeG7pWzhGHApaKm2/bBvr/QijTj+IV483K7C8HK4qgQyArN4h0a631jcLm5
6tV3poV/gl0eHP6AnI4DKYIu1QiI/u4v0Nn6M/0SCIWyklbB4yYYFwsHcZJq2eZsfXZ1Z4d11Kcs
w7mqqi1WV67jTPEarmZxldMdMLu6cV3VQKolx5RE8kinJxOVuAQkhJvbG8w2MszehsxNnw4ZTSao
lx38MDfOqy+hZ+7LnQRtOhpR5ALOA2dIBUnBHK1m8w/64DTn3T4IWixkNzNy69MG50pY4zHxenUI
HFxBuaEVETGC5ym48Ay/NH0+CutOjrqObvcZ/oMGnnIxm1+yrp2xLReHQPd9Wi+J69mP+/uRxPXw
jZSqzkzc/DardDG4qI8fThKAM0FkarOEQKhyM0XGhpH7/l4KZBt8PT12vfDFUycON4fP48Vv6Ohh
7Dy5SZClH57wBAX+W2KSHSs12u972V1adYE95byoZjgwToEu6Nhw+UbkDvw+JhmNGoE50xSmZdZj
MsMlwyuaI1duDtNiTRWwn93KYQqRqXlBMDO4yw3xgpJo20f2K0TTWZ5lEzFCVzUz1n3wgplPMBLS
IWfbj68rImxfDyTw3uiJYSFMG0C8xcA8PyRvKjmyxAV0bHTGMf8ojUWqc8fSDMBdlNbtW4f4AeNT
F/nVhne5uSRZpjDvTC8l5rpy86GC+6N+0w5NV7T0yOa18OXcI8UsFkVlKEW6X1o/TkvUcV000Q5/
Nax60ZURvB3Mn4AelgYQmhk8v6er0UCfsIaAeORWvUyWdonI6kT0QHGprmacML4Uq24VAC/uunuF
eZuZCedbyacJzViDYsVlyEmK9f2Q+f1uNS5ngTv4sO7yHv7oM+6zyt4o64eIft8uuXscZzVVihhG
K+SOJqfzO6jFCUiYO1gqCr35j+4bFBgeaTgeapDgwQLhYDYKT+sw2Q+mTnU9X0b2Ws+vVdGyq2nK
atzUGriXD5J434gWE281XV1EnhUxkFSBoeIep2a7VGJuEgT8Yuc+RM9oy901baRLqRsawTHmvVAU
rebD4HWVG8d9ih5h0c09Fj2yoYnjsPRk8A8cHfWICn87k/iuTeueKa7eGL4EDf8Txa/ByP8+hw8a
dGCb8aZ0A91z2yRwDwxBF+8shGIa3S4lruI4pcVgiyoa3+PJKJEUr9bFHMIIBcpkr2yjaMubCYu9
Xq9rqInVgwJB3xG/L7zQjV7Xt4Nxlz5Y+2uLbYK8ltPaf1TiES/gvBRkZIDAuoYdI26VNJ5riJx6
rYERn9/7hvnjMNq3ULXPC/FY5zx/pV83idTzHXpfITU3KUqLEkHHr9pNAcQIBoQ2KbU0wgu9ughl
eR+nUONO+wEcyOX4JFDbYLA0M+YgUWGOZOpXh1IFBlyd0Yr425KxCnJoo0On5Z25+TiHezKWXCT9
IHDaVVf/kYTIHJhZd1Ml1OpizqWX7z8axnNlpitPmqmIcHW+q4+Zo3gr4CNbCtESa5XP0++DUd3i
u2GDeb+uco/4md0PuD0+mKv1AAGiwyBcXphyty7mCnXz5E61wl8VT3y/LYEhloO7QFenRuKIu2UX
Dj9Uhyh71gkaoxIvx0AkP2DwPURTZTENmM91ns3nOgIFZyv5aJvss4C5ky2q+FGFcc18JXcE4Xdb
gS35LDZ/knIB0rwixyBxYDSaUD4kS6aykOyHnW8fzmynG4AwX/E1DuMilwFOoUbpeNFMNJZMYZv/
/5WNrstntIkcIaKlTg8Alqrva/AdO/83go0Y4Pusunous6n5M1Y184Xpybdep6WCyn8mOFPsYHNJ
+Wa0DAIckTF0TpwqUltSzsMJZn5m/HLnnmUD1MF/w4N1vqGTuLx8UciyxECIJORlMjjUz2gDk9eb
Sj9cUyaC2C6+p5Q6R6jzlTJdrv/KmVDcN+i8v2B+RRCxnrhZ1WOasDZ1H0T5G02dB6pkoWyZh31t
TreEoGUm3nkpR4v/psJXcwf2kKfFsMlBwBgAs4mQLSyeQ2jMnLyxyxs2U/yoSMYrXwIFaVjeUABh
yvoZk+mS3prCNBGZBlRBKd4R4ETjmcxpyZO0WwQTsSw3Nl2w+bp1jO5eLUQ8RUCdHV3Ys1n1RPsC
rLD/aoK/aq3pip1ocbja9IbTe3oZPv4V4O4Wp95Sv5V7XiW07OEKE2AAiwb1IB375UJpzl/UyJoK
1FOW2ilCI51S2S801EyOxgM5yeSXpKyMyojobIMnzZ7Ei9ApcO7t6cgS7XqUUPwOQES5d3+22o2y
6zro9dyM8uqzEPlBmYwJT0ntWvuqla2GmItLCz1jvOQRmT7973EWtuQNpf1LGJtZaw6CQ6mZ5+WQ
N3+CMAB40pe9CRqYtuQEWkg+FrApc2M4LpfFnzQvMINWLpbPI1Cu71Fhy2PWu/wbIU71UYmvOn2B
HHfKauGnkj/Nc6GxFsveDhQUfiX85xtXmiFCiERC5gDJrSuLUFcfbDyRUE6oT9fUzTbWQZTTPUFw
7fF+6JuSFHq03M+iQELdwV6oQ1DG7ytF/k9+PhStslsXD1IXntJ2OccEvsr1C2DOnsj9aPsEft3q
TVL2IE/jArnV+P8aZrJmTQwBHYFF7Sw/VpTkZhbsDZ5aXQQ4XXa5yBbmA/zVjYrxXTaQr6ebgh0u
HGFphgeQ9SHpgA5imkISkrwiVvqqnmJ4y7pzEVl6qMxo+U5fqf6AA8HHpWhm6FudKdmqlBUbV8dO
yffLkeyClmY09NsAnn/4yQctSz9U6GRRCSI+uhXiVl5NMQR+Io0xsNUR35/RdsAAhtpYWi1pN3B6
+Rt8yrW6BCOlmHdlyYw7vaULmUZgfnZ4iT5x85d/du6nVhxbqSYx0tPR44laOFFjShPg63o7Jsg3
m06i2CI8EIVNlQUJqxSg7nYg2522trYpkXT93lkdXOVE6NdkB7YTeUo5qlrELFdrDK1PJ858voo1
Z60ypHU5edqechB+9ZDDUC+emcEwJCGqKwTWxNTA8I7vhCALmPqItTO2fhxWibVOt5iSqvEi16K9
8G0oidC/AfHoJxO76OZiRUvwHY9FSePIF1+bsCegMMhI4KbuJh0b6o5nANG5RjolRUxIqyH2o93V
Ed/HI2ofYx2mT65Z0l69Risex5lcvQH9rRL7emH3n3Mgaj8VW9GRQe0VStpaWA+9SDaiAZYbetHb
ow6mvz2s698+BTfdn/hNiqzlmiwyEv0k0Vd4ZHpDp0p8Hs+QXzpIDPvNmox38gs6UpoqQpAXNIK+
dFG9zDc/IL8SV+WlATYE4+HysUSy9szFG/O+GBvg07sSfP6vrnZoxAmxMsxKD1ZFdSI03c6+Cv44
xSz4/wZF6gABEJb0yj4Wp0/KtQb8pMBJRrNBug5glSg1i6+l22e3SUhm51b8ql0PHkszhR4kjMd3
b5KvGUPx9ywOQVdDs0wUODc8qCVDLCuzeaF4FyvO45jyKNpEAhX/qNv1coMDlCwipWKlYhFcpsYr
M7O6eyTd4vBkswc1JfpSqpqAQgPHZZyCtP3I767KJ6Cc3OdBGJDma23iGe2YKdRAdKJLJHrs3Wv0
qo9hRGQaIlVylOT5i/wGHIr7BK18T0GM0AFjEgvATJJcMwny2tXaFGoAGNOiDt5OoS+ua0KAF1v6
hInX6snZ88ToePvzJZuao76XQ/wzYxl5IA7Sjq4Frt01AfpAi2orge0QjR/4WrC9+JVfsyxd1jWp
dPZYVpDlv0rSz/Nl7lpG6P45Kc7aK30YE1vh2BvpIGnMGvCWM1EwRiKZcuwkq1Ao+5zERp3Cucb5
rNj18X0xew4uxqp/NMvzjh5suJKEdXqTu/YxTYW1MwJegaLXGeMapWsh1lSZtEyIM7VSuTUg7gpE
zX3x9pyWb8eyQewOS3Bgg1l5Ugx4VdrzXgrM4GY148u+hbvWye5mZ4LXdLnD7Md7+PakhmUROy4O
Jo/hmmq3Bp/BAHut+VoKurDpnzpPMCeiRd+SvmeVUlMiF2de/wYQ80C+lWnjwsXi4PxHdX8trVJZ
5GKnvoA=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity debounce_pulse_gen is
  port (
    pulse_reg : out STD_LOGIC;
    result_reg : out STD_LOGIC;
    CLK : in STD_LOGIC;
    rst_IBUF : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end debounce_pulse_gen;

architecture STRUCTURE of debounce_pulse_gen is
  signal \^result_reg\ : STD_LOGIC;
begin
  result_reg <= \^result_reg\;
dbcr: entity work.debounce_5
     port map (
      CLK => CLK,
      D(0) => D(0),
      result_reg_0 => \^result_reg\,
      rst_IBUF => rst_IBUF
    );
pulse_reg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => rst_IBUF,
      D => \^result_reg\,
      Q => pulse_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity debounce_pulse_gen_0 is
  port (
    pulse_reg : out STD_LOGIC;
    result_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    result_reg_0 : out STD_LOGIC;
    CLK : in STD_LOGIC;
    rst_IBUF : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \flipflops_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of debounce_pulse_gen_0 : entity is "debounce_pulse_gen";
end debounce_pulse_gen_0;

architecture STRUCTURE of debounce_pulse_gen_0 is
  signal \^pulse_reg\ : STD_LOGIC;
  signal \^result_reg\ : STD_LOGIC;
begin
  pulse_reg <= \^pulse_reg\;
  result_reg <= \^result_reg\;
dbcr: entity work.debounce
     port map (
      CLK => CLK,
      D(1 downto 0) => D(1 downto 0),
      \FSM_onehot_state_reg[1]\ => \^pulse_reg\,
      Q(0) => Q(0),
      \flipflops_reg[0]_0\(0) => \flipflops_reg[0]\(0),
      result_reg_0 => \^result_reg\,
      result_reg_1 => result_reg_0,
      rst_IBUF => rst_IBUF
    );
pulse_reg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => rst_IBUF,
      D => \^result_reg\,
      Q => \^pulse_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sd_buffer_axi_bram_ctrl_0_0_axi_bram_ctrl_top is
  port (
    s_axi_aresetn_0 : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    \GEN_RD_CMD_OPT.GEN_R.axi_rvalid_int_reg\ : out STD_LOGIC;
    \GEN_RD_CMD_OPT.axi_bvalid_int_reg\ : out STD_LOGIC;
    bram_en_a : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    bram_we_a : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sd_buffer_axi_bram_ctrl_0_0_axi_bram_ctrl_top : entity is "axi_bram_ctrl_top";
end sd_buffer_axi_bram_ctrl_0_0_axi_bram_ctrl_top;

architecture STRUCTURE of sd_buffer_axi_bram_ctrl_0_0_axi_bram_ctrl_top is
begin
\GEN_AXI4LITE.I_AXI_LITE\: entity work.sd_buffer_axi_bram_ctrl_0_0_axi_lite
     port map (
      \GEN_RD_CMD_OPT.GEN_R.axi_rvalid_int_reg_0\ => \GEN_RD_CMD_OPT.GEN_R.axi_rvalid_int_reg\,
      \GEN_RD_CMD_OPT.axi_bvalid_int_reg_0\ => \GEN_RD_CMD_OPT.axi_bvalid_int_reg\,
      bram_en_a => bram_en_a,
      bram_we_a(3 downto 0) => bram_we_a(3 downto 0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_aresetn_0 => s_axi_aresetn_0,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_rready => s_axi_rready,
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sd_buffer_axi_bram_ctrl_0_1_axi_bram_ctrl_top is
  port (
    s_axi_aresetn_0 : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    \GEN_RD_CMD_OPT.GEN_R.axi_rvalid_int_reg\ : out STD_LOGIC;
    \GEN_RD_CMD_OPT.axi_bvalid_int_reg\ : out STD_LOGIC;
    bram_en_a : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    bram_we_a : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sd_buffer_axi_bram_ctrl_0_1_axi_bram_ctrl_top : entity is "axi_bram_ctrl_top";
end sd_buffer_axi_bram_ctrl_0_1_axi_bram_ctrl_top;

architecture STRUCTURE of sd_buffer_axi_bram_ctrl_0_1_axi_bram_ctrl_top is
begin
\GEN_AXI4LITE.I_AXI_LITE\: entity work.sd_buffer_axi_bram_ctrl_0_1_axi_lite
     port map (
      \GEN_RD_CMD_OPT.GEN_R.axi_rvalid_int_reg_0\ => \GEN_RD_CMD_OPT.GEN_R.axi_rvalid_int_reg\,
      \GEN_RD_CMD_OPT.axi_bvalid_int_reg_0\ => \GEN_RD_CMD_OPT.axi_bvalid_int_reg\,
      bram_en_a => bram_en_a,
      bram_we_a(3 downto 0) => bram_we_a(3 downto 0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_aresetn_0 => s_axi_aresetn_0,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_rready => s_axi_rready,
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sd_cmd_serial_host is
  port (
    Req_internal_in : out STD_LOGIC;
    DECODER_ACK : out STD_LOGIC;
    FSM_ACK_reg_0 : out STD_LOGIC;
    req_in_host : out STD_LOGIC;
    sd_cmd_OBUF : out STD_LOGIC;
    sd_cmd_TRI : out STD_LOGIC;
    \st_dat_t_reg[1]_0\ : out STD_LOGIC;
    start_dat_t : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \CMD_OUT_reg[32]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 29 downto 0 );
    ack_in_host : out STD_LOGIC;
    serial_status : out STD_LOGIC_VECTOR ( 1 downto 0 );
    req_out_master : in STD_LOGIC;
    sd_clk_OBUF_BUFG : in STD_LOGIC;
    RST_IN0 : in STD_LOGIC;
    settings : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ack_out_master : in STD_LOGIC;
    Write_Only2_out : in STD_LOGIC;
    Write_Read : in STD_LOGIC;
    cmd_out_master : in STD_LOGIC_VECTOR ( 38 downto 0 );
    sd_cmd_IBUF : in STD_LOGIC
  );
end sd_cmd_serial_host;

architecture STRUCTURE of sd_cmd_serial_host is
  signal Ack_internal_in : STD_LOGIC;
  signal \CMD_OUT[0]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[10]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[11]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[12]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[15]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[16]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[17]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[18]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[19]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[1]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[20]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[21]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[22]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[23]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[24]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[25]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[26]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[27]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[28]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[29]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[2]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[30]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[31]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[32]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[33]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[34]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[35]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[36]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[37]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[37]_i_2_n_0\ : STD_LOGIC;
  signal \CMD_OUT[37]_i_3_n_0\ : STD_LOGIC;
  signal \CMD_OUT[4]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[5]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[8]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[9]_i_1_n_0\ : STD_LOGIC;
  signal CRC_7_n_0 : STD_LOGIC;
  signal CRC_7_n_1 : STD_LOGIC;
  signal CRC_Check_On : STD_LOGIC;
  signal CRC_Enable_i_10_n_0 : STD_LOGIC;
  signal CRC_Enable_i_11_n_0 : STD_LOGIC;
  signal CRC_Enable_i_12_n_0 : STD_LOGIC;
  signal CRC_Enable_i_1_n_0 : STD_LOGIC;
  signal CRC_Enable_i_2_n_0 : STD_LOGIC;
  signal CRC_Enable_i_4_n_0 : STD_LOGIC;
  signal CRC_Enable_i_5_n_0 : STD_LOGIC;
  signal CRC_Enable_i_6_n_0 : STD_LOGIC;
  signal CRC_Enable_i_7_n_0 : STD_LOGIC;
  signal CRC_Enable_i_8_n_0 : STD_LOGIC;
  signal CRC_Enable_i_9_n_0 : STD_LOGIC;
  signal CRC_Enable_reg_i_3_n_0 : STD_LOGIC;
  signal CRC_Enable_reg_i_3_n_1 : STD_LOGIC;
  signal CRC_Enable_reg_i_3_n_2 : STD_LOGIC;
  signal CRC_Enable_reg_i_3_n_3 : STD_LOGIC;
  signal CRC_Enable_reg_n_0 : STD_LOGIC;
  signal CRC_IN1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal CRC_IN2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \CRC_IN[0]_i_1_n_0\ : STD_LOGIC;
  signal \CRC_IN[1]_i_1_n_0\ : STD_LOGIC;
  signal \CRC_IN[2]_i_1_n_0\ : STD_LOGIC;
  signal \CRC_IN[3]_i_1_n_0\ : STD_LOGIC;
  signal \CRC_IN[4]_i_1_n_0\ : STD_LOGIC;
  signal \CRC_IN[5]_i_1_n_0\ : STD_LOGIC;
  signal \CRC_IN[6]_i_10_n_0\ : STD_LOGIC;
  signal \CRC_IN[6]_i_11_n_0\ : STD_LOGIC;
  signal \CRC_IN[6]_i_13_n_0\ : STD_LOGIC;
  signal \CRC_IN[6]_i_14_n_0\ : STD_LOGIC;
  signal \CRC_IN[6]_i_15_n_0\ : STD_LOGIC;
  signal \CRC_IN[6]_i_16_n_0\ : STD_LOGIC;
  signal \CRC_IN[6]_i_18_n_0\ : STD_LOGIC;
  signal \CRC_IN[6]_i_19_n_0\ : STD_LOGIC;
  signal \CRC_IN[6]_i_1_n_0\ : STD_LOGIC;
  signal \CRC_IN[6]_i_20_n_0\ : STD_LOGIC;
  signal \CRC_IN[6]_i_21_n_0\ : STD_LOGIC;
  signal \CRC_IN[6]_i_22_n_0\ : STD_LOGIC;
  signal \CRC_IN[6]_i_23_n_0\ : STD_LOGIC;
  signal \CRC_IN[6]_i_24_n_0\ : STD_LOGIC;
  signal \CRC_IN[6]_i_27_n_0\ : STD_LOGIC;
  signal \CRC_IN[6]_i_28_n_0\ : STD_LOGIC;
  signal \CRC_IN[6]_i_29_n_0\ : STD_LOGIC;
  signal \CRC_IN[6]_i_30_n_0\ : STD_LOGIC;
  signal \CRC_IN[6]_i_3_n_0\ : STD_LOGIC;
  signal \CRC_IN[6]_i_4_n_0\ : STD_LOGIC;
  signal \CRC_IN[6]_i_5_n_0\ : STD_LOGIC;
  signal \CRC_IN[6]_i_6_n_0\ : STD_LOGIC;
  signal \CRC_IN[6]_i_7_n_0\ : STD_LOGIC;
  signal \CRC_IN[6]_i_8_n_0\ : STD_LOGIC;
  signal \CRC_IN[6]_i_9_n_0\ : STD_LOGIC;
  signal \CRC_IN_reg[6]_i_12_n_0\ : STD_LOGIC;
  signal \CRC_IN_reg[6]_i_12_n_1\ : STD_LOGIC;
  signal \CRC_IN_reg[6]_i_12_n_2\ : STD_LOGIC;
  signal \CRC_IN_reg[6]_i_12_n_3\ : STD_LOGIC;
  signal \CRC_IN_reg[6]_i_25_n_0\ : STD_LOGIC;
  signal \CRC_IN_reg[6]_i_25_n_1\ : STD_LOGIC;
  signal \CRC_IN_reg[6]_i_25_n_2\ : STD_LOGIC;
  signal \CRC_IN_reg[6]_i_25_n_3\ : STD_LOGIC;
  signal \CRC_IN_reg[6]_i_26_n_3\ : STD_LOGIC;
  signal \CRC_IN_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \CRC_IN_reg[6]_i_2_n_1\ : STD_LOGIC;
  signal \CRC_IN_reg[6]_i_2_n_2\ : STD_LOGIC;
  signal \CRC_IN_reg[6]_i_2_n_3\ : STD_LOGIC;
  signal \CRC_IN_reg_n_0_[0]\ : STD_LOGIC;
  signal \CRC_IN_reg_n_0_[1]\ : STD_LOGIC;
  signal \CRC_IN_reg_n_0_[2]\ : STD_LOGIC;
  signal \CRC_IN_reg_n_0_[3]\ : STD_LOGIC;
  signal \CRC_IN_reg_n_0_[4]\ : STD_LOGIC;
  signal \CRC_IN_reg_n_0_[5]\ : STD_LOGIC;
  signal \CRC_IN_reg_n_0_[6]\ : STD_LOGIC;
  signal CRC_OUT_i_10_n_0 : STD_LOGIC;
  signal CRC_OUT_i_11_n_0 : STD_LOGIC;
  signal CRC_OUT_i_12_n_0 : STD_LOGIC;
  signal CRC_OUT_i_13_n_0 : STD_LOGIC;
  signal CRC_OUT_i_14_n_0 : STD_LOGIC;
  signal CRC_OUT_i_15_n_0 : STD_LOGIC;
  signal CRC_OUT_i_16_n_0 : STD_LOGIC;
  signal CRC_OUT_i_17_n_0 : STD_LOGIC;
  signal CRC_OUT_i_18_n_0 : STD_LOGIC;
  signal CRC_OUT_i_19_n_0 : STD_LOGIC;
  signal CRC_OUT_i_1_n_0 : STD_LOGIC;
  signal CRC_OUT_i_20_n_0 : STD_LOGIC;
  signal CRC_OUT_i_21_n_0 : STD_LOGIC;
  signal CRC_OUT_i_22_n_0 : STD_LOGIC;
  signal CRC_OUT_i_23_n_0 : STD_LOGIC;
  signal CRC_OUT_i_24_n_0 : STD_LOGIC;
  signal CRC_OUT_i_25_n_0 : STD_LOGIC;
  signal CRC_OUT_i_26_n_0 : STD_LOGIC;
  signal CRC_OUT_i_27_n_0 : STD_LOGIC;
  signal CRC_OUT_i_28_n_0 : STD_LOGIC;
  signal CRC_OUT_i_29_n_0 : STD_LOGIC;
  signal CRC_OUT_i_2_n_0 : STD_LOGIC;
  signal CRC_OUT_i_30_n_0 : STD_LOGIC;
  signal CRC_OUT_i_31_n_0 : STD_LOGIC;
  signal CRC_OUT_i_32_n_0 : STD_LOGIC;
  signal CRC_OUT_i_33_n_0 : STD_LOGIC;
  signal CRC_OUT_i_34_n_0 : STD_LOGIC;
  signal CRC_OUT_i_35_n_0 : STD_LOGIC;
  signal CRC_OUT_i_3_n_0 : STD_LOGIC;
  signal CRC_OUT_i_4_n_0 : STD_LOGIC;
  signal CRC_OUT_i_5_n_0 : STD_LOGIC;
  signal CRC_OUT_i_6_n_0 : STD_LOGIC;
  signal CRC_OUT_i_7_n_0 : STD_LOGIC;
  signal CRC_OUT_i_8_n_0 : STD_LOGIC;
  signal CRC_OUT_i_9_n_0 : STD_LOGIC;
  signal CRC_OUT_reg_n_0 : STD_LOGIC;
  signal CRC_RST : STD_LOGIC;
  signal CRC_RST_i_1_n_0 : STD_LOGIC;
  signal CRC_RST_i_3_n_0 : STD_LOGIC;
  signal CRC_RST_reg_n_0 : STD_LOGIC;
  signal CRC_Valid_i_10_n_0 : STD_LOGIC;
  signal CRC_Valid_i_11_n_0 : STD_LOGIC;
  signal CRC_Valid_i_12_n_0 : STD_LOGIC;
  signal CRC_Valid_i_13_n_0 : STD_LOGIC;
  signal CRC_Valid_i_3_n_0 : STD_LOGIC;
  signal CRC_Valid_i_4_n_0 : STD_LOGIC;
  signal CRC_Valid_reg_i_8_n_0 : STD_LOGIC;
  signal CRC_Valid_reg_i_8_n_1 : STD_LOGIC;
  signal CRC_Valid_reg_i_8_n_2 : STD_LOGIC;
  signal CRC_Valid_reg_i_8_n_3 : STD_LOGIC;
  signal CRC_Valid_reg_i_9_n_3 : STD_LOGIC;
  signal CRC_Valid_reg_n_0 : STD_LOGIC;
  signal Cmd_Cnt : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Cmd_Cnt[6]_i_2_n_0\ : STD_LOGIC;
  signal \Cmd_Cnt[7]_i_10_n_0\ : STD_LOGIC;
  signal \Cmd_Cnt[7]_i_1_n_0\ : STD_LOGIC;
  signal \Cmd_Cnt[7]_i_3_n_0\ : STD_LOGIC;
  signal \Cmd_Cnt[7]_i_4_n_0\ : STD_LOGIC;
  signal \Cmd_Cnt[7]_i_5_n_0\ : STD_LOGIC;
  signal \Cmd_Cnt[7]_i_6_n_0\ : STD_LOGIC;
  signal \Cmd_Cnt[7]_i_7_n_0\ : STD_LOGIC;
  signal \Cmd_Cnt[7]_i_8_n_0\ : STD_LOGIC;
  signal \Cmd_Cnt[7]_i_9_n_0\ : STD_LOGIC;
  signal \Cmd_Cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \Cmd_Cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \Cmd_Cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \Cmd_Cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \Cmd_Cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \Cmd_Cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \Cmd_Cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \Cmd_Cnt_reg_n_0_[7]\ : STD_LOGIC;
  signal Crc_Buffering_i_1_n_0 : STD_LOGIC;
  signal Crc_Buffering_i_2_n_0 : STD_LOGIC;
  signal Crc_Buffering_i_3_n_0 : STD_LOGIC;
  signal Crc_Buffering_reg_n_0 : STD_LOGIC;
  signal \^decoder_ack\ : STD_LOGIC;
  signal DECODER_ACK_i_1_n_0 : STD_LOGIC;
  signal \Delay_Cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \Delay_Cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \Delay_Cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \Delay_Cnt[2]_i_2_n_0\ : STD_LOGIC;
  signal \Delay_Cnt[2]_i_3_n_0\ : STD_LOGIC;
  signal \Delay_Cnt[2]_i_4_n_0\ : STD_LOGIC;
  signal \Delay_Cnt[2]_i_5_n_0\ : STD_LOGIC;
  signal \Delay_Cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \Delay_Cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \Delay_Cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal FSM_ACK : STD_LOGIC;
  signal FSM_ACK_i_1_n_0 : STD_LOGIC;
  signal FSM_ACK_i_2_n_0 : STD_LOGIC;
  signal \^fsm_ack_reg_0\ : STD_LOGIC;
  signal In_Buff : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal \Out_Buff[0]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[10]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[11]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[12]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[12]_i_2_n_0\ : STD_LOGIC;
  signal \Out_Buff[15]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[15]_i_2_n_0\ : STD_LOGIC;
  signal \Out_Buff[16]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[16]_i_2_n_0\ : STD_LOGIC;
  signal \Out_Buff[17]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[17]_i_2_n_0\ : STD_LOGIC;
  signal \Out_Buff[18]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[18]_i_2_n_0\ : STD_LOGIC;
  signal \Out_Buff[19]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[19]_i_2_n_0\ : STD_LOGIC;
  signal \Out_Buff[1]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[20]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[21]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[21]_i_2_n_0\ : STD_LOGIC;
  signal \Out_Buff[22]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[23]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[23]_i_2_n_0\ : STD_LOGIC;
  signal \Out_Buff[24]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[24]_i_2_n_0\ : STD_LOGIC;
  signal \Out_Buff[25]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[25]_i_2_n_0\ : STD_LOGIC;
  signal \Out_Buff[26]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[26]_i_2_n_0\ : STD_LOGIC;
  signal \Out_Buff[27]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[27]_i_2_n_0\ : STD_LOGIC;
  signal \Out_Buff[28]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[28]_i_2_n_0\ : STD_LOGIC;
  signal \Out_Buff[29]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[29]_i_2_n_0\ : STD_LOGIC;
  signal \Out_Buff[2]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[30]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[30]_i_2_n_0\ : STD_LOGIC;
  signal \Out_Buff[30]_i_3_n_0\ : STD_LOGIC;
  signal \Out_Buff[31]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[31]_i_2_n_0\ : STD_LOGIC;
  signal \Out_Buff[31]_i_3_n_0\ : STD_LOGIC;
  signal \Out_Buff[32]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[33]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[33]_i_2_n_0\ : STD_LOGIC;
  signal \Out_Buff[33]_i_3_n_0\ : STD_LOGIC;
  signal \Out_Buff[34]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[34]_i_2_n_0\ : STD_LOGIC;
  signal \Out_Buff[34]_i_3_n_0\ : STD_LOGIC;
  signal \Out_Buff[34]_i_4_n_0\ : STD_LOGIC;
  signal \Out_Buff[35]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[35]_i_2_n_0\ : STD_LOGIC;
  signal \Out_Buff[36]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[36]_i_2_n_0\ : STD_LOGIC;
  signal \Out_Buff[36]_i_3_n_0\ : STD_LOGIC;
  signal \Out_Buff[36]_i_4_n_0\ : STD_LOGIC;
  signal \Out_Buff[37]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[37]_i_2_n_0\ : STD_LOGIC;
  signal \Out_Buff[37]_i_3_n_0\ : STD_LOGIC;
  signal \Out_Buff[4]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[5]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[8]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[9]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[0]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[10]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[11]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[12]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[15]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[16]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[17]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[18]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[19]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[1]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[20]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[21]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[22]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[23]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[24]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[25]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[26]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[27]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[28]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[29]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[2]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[30]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[31]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[32]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[33]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[34]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[35]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[36]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[37]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[4]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[5]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[8]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[9]\ : STD_LOGIC;
  signal REQ_OUT_i_10_n_0 : STD_LOGIC;
  signal REQ_OUT_i_1_n_0 : STD_LOGIC;
  signal REQ_OUT_i_2_n_0 : STD_LOGIC;
  signal REQ_OUT_i_3_n_0 : STD_LOGIC;
  signal REQ_OUT_i_4_n_0 : STD_LOGIC;
  signal REQ_OUT_i_5_n_0 : STD_LOGIC;
  signal REQ_OUT_i_6_n_0 : STD_LOGIC;
  signal REQ_OUT_i_7_n_0 : STD_LOGIC;
  signal REQ_OUT_i_8_n_0 : STD_LOGIC;
  signal REQ_OUT_i_9_n_0 : STD_LOGIC;
  signal \^req_internal_in\ : STD_LOGIC;
  signal Response_Size : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal STATUS0_in : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \STATUS[5]_i_1_n_0\ : STD_LOGIC;
  signal \STATUS[6]_i_1_n_0\ : STD_LOGIC;
  signal \STATUS[6]_i_2_n_0\ : STD_LOGIC;
  signal \STATUS[6]_i_3_n_0\ : STD_LOGIC;
  signal Write_Only : STD_LOGIC;
  signal Write_Read_reg_n_0 : STD_LOGIC;
  signal block_read : STD_LOGIC;
  signal block_write : STD_LOGIC;
  signal cmd_in_host : STD_LOGIC_VECTOR ( 34 downto 32 );
  signal cmd_oe_o_i_1_n_0 : STD_LOGIC;
  signal cmd_oe_o_i_2_n_0 : STD_LOGIC;
  signal cmd_out_o_i_10_n_0 : STD_LOGIC;
  signal cmd_out_o_i_11_n_0 : STD_LOGIC;
  signal cmd_out_o_i_14_n_0 : STD_LOGIC;
  signal cmd_out_o_i_16_n_0 : STD_LOGIC;
  signal cmd_out_o_i_17_n_0 : STD_LOGIC;
  signal cmd_out_o_i_18_n_0 : STD_LOGIC;
  signal cmd_out_o_i_19_n_0 : STD_LOGIC;
  signal cmd_out_o_i_20_n_0 : STD_LOGIC;
  signal cmd_out_o_i_21_n_0 : STD_LOGIC;
  signal cmd_out_o_i_23_n_0 : STD_LOGIC;
  signal cmd_out_o_i_24_n_0 : STD_LOGIC;
  signal cmd_out_o_i_25_n_0 : STD_LOGIC;
  signal cmd_out_o_i_26_n_0 : STD_LOGIC;
  signal cmd_out_o_i_27_n_0 : STD_LOGIC;
  signal cmd_out_o_i_28_n_0 : STD_LOGIC;
  signal cmd_out_o_i_29_n_0 : STD_LOGIC;
  signal cmd_out_o_i_2_n_0 : STD_LOGIC;
  signal cmd_out_o_i_30_n_0 : STD_LOGIC;
  signal cmd_out_o_i_31_n_0 : STD_LOGIC;
  signal cmd_out_o_i_33_n_0 : STD_LOGIC;
  signal cmd_out_o_i_34_n_0 : STD_LOGIC;
  signal cmd_out_o_i_35_n_0 : STD_LOGIC;
  signal cmd_out_o_i_36_n_0 : STD_LOGIC;
  signal cmd_out_o_i_37_n_0 : STD_LOGIC;
  signal cmd_out_o_i_4_n_0 : STD_LOGIC;
  signal cmd_out_o_i_6_n_0 : STD_LOGIC;
  signal cmd_out_o_i_7_n_0 : STD_LOGIC;
  signal cmd_out_o_i_8_n_0 : STD_LOGIC;
  signal cmd_out_o_i_9_n_0 : STD_LOGIC;
  signal in8 : STD_LOGIC;
  signal next_state : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \^q\ : STD_LOGIC;
  signal q1 : STD_LOGIC;
  signal \^req_in_host\ : STD_LOGIC;
  signal \^sd_cmd_obuf\ : STD_LOGIC;
  signal \^serial_status\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \st_dat_t[0]_i_1_n_0\ : STD_LOGIC;
  signal \st_dat_t[1]_i_1_n_0\ : STD_LOGIC;
  signal \st_dat_t[1]_i_2_n_0\ : STD_LOGIC;
  signal \st_dat_t[1]_i_3_n_0\ : STD_LOGIC;
  signal \st_dat_t[1]_i_4_n_0\ : STD_LOGIC;
  signal \^start_dat_t\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \state[0]_i_2_n_0\ : STD_LOGIC;
  signal \state[1]_i_3_n_0\ : STD_LOGIC;
  signal \state[1]_i_4_n_0\ : STD_LOGIC;
  signal \state[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \state[5]_i_10_n_0\ : STD_LOGIC;
  signal \state[5]_i_3_n_0\ : STD_LOGIC;
  signal \state[5]_i_4_n_0\ : STD_LOGIC;
  signal \state[5]_i_5_n_0\ : STD_LOGIC;
  signal \state[5]_i_6_n_0\ : STD_LOGIC;
  signal \state[5]_i_7_n_0\ : STD_LOGIC;
  signal \state[5]_i_8_n_0\ : STD_LOGIC;
  signal \state[5]_i_9_n_0\ : STD_LOGIC;
  signal \state[7]_i_2_n_0\ : STD_LOGIC;
  signal \state[7]_i_3_n_0\ : STD_LOGIC;
  signal \state[7]_i_4_n_0\ : STD_LOGIC;
  signal \state[8]_i_2_n_0\ : STD_LOGIC;
  signal \state[8]_i_3_n_0\ : STD_LOGIC;
  signal \state[9]_i_3_n_0\ : STD_LOGIC;
  signal \state[9]_i_4_n_0\ : STD_LOGIC;
  signal \state[9]_i_5_n_0\ : STD_LOGIC;
  signal \state[9]_i_6_n_0\ : STD_LOGIC;
  signal \state[9]_i_7_n_0\ : STD_LOGIC;
  signal \state_reg[5]_i_2_n_1\ : STD_LOGIC;
  signal \state_reg[5]_i_2_n_2\ : STD_LOGIC;
  signal \state_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal word_select : STD_LOGIC_VECTOR ( 1 to 1 );
  signal word_select_counter : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \word_select_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \word_select_counter[4]_i_1_n_0\ : STD_LOGIC;
  signal \word_select_counter[4]_i_3_n_0\ : STD_LOGIC;
  signal \word_select_counter[4]_i_4_n_0\ : STD_LOGIC;
  signal \word_select_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \word_select_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \word_select_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \word_select_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \word_select_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal NLW_CRC_Enable_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_CRC_IN_reg[6]_i_26_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_CRC_IN_reg[6]_i_26_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_CRC_Valid_reg_i_9_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_CRC_Valid_reg_i_9_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_reg[5]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CMD_OUT[10]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \CMD_OUT[11]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \CMD_OUT[12]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \CMD_OUT[15]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \CMD_OUT[16]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \CMD_OUT[17]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \CMD_OUT[18]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \CMD_OUT[19]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \CMD_OUT[1]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \CMD_OUT[20]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \CMD_OUT[21]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \CMD_OUT[22]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \CMD_OUT[23]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \CMD_OUT[24]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \CMD_OUT[25]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \CMD_OUT[26]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \CMD_OUT[27]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \CMD_OUT[28]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \CMD_OUT[29]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \CMD_OUT[2]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \CMD_OUT[30]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \CMD_OUT[31]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \CMD_OUT[32]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \CMD_OUT[33]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \CMD_OUT[34]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \CMD_OUT[35]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \CMD_OUT[36]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \CMD_OUT[37]_i_2\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \CMD_OUT[4]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \CMD_OUT[5]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \CMD_OUT[8]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \CMD_OUT[9]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of CRC_Enable_i_4 : label is "soft_lutpair66";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of CRC_Enable_reg_i_3 : label is 11;
  attribute SOFT_HLUTNM of \CRC_IN[6]_i_13\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \CRC_IN[6]_i_14\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of CRC_OUT_i_14 : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of CRC_OUT_i_21 : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of CRC_OUT_i_22 : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of CRC_OUT_i_24 : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of CRC_OUT_i_25 : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of CRC_OUT_i_26 : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of CRC_OUT_i_28 : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of CRC_OUT_i_30 : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of CRC_OUT_i_32 : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of CRC_OUT_i_33 : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of CRC_OUT_i_8 : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of CRC_OUT_i_9 : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of CRC_RST_i_3 : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of CRC_Valid_i_3 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \Cmd_Cnt[2]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \Cmd_Cnt[3]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \Cmd_Cnt[6]_i_2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \Cmd_Cnt[7]_i_5\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \Cmd_Cnt[7]_i_7\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \Cmd_Cnt[7]_i_8\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \Cmd_Cnt[7]_i_9\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of Crc_Buffering_i_1 : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \Delay_Cnt[0]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \Delay_Cnt[1]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \Delay_Cnt[2]_i_4\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \Delay_Cnt[2]_i_5\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of FSM_ACK_i_2 : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \Out_Buff[12]_i_2\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \Out_Buff[15]_i_2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \Out_Buff[16]_i_2\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \Out_Buff[17]_i_2\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \Out_Buff[18]_i_2\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \Out_Buff[19]_i_2\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \Out_Buff[21]_i_2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \Out_Buff[24]_i_2\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \Out_Buff[25]_i_2\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \Out_Buff[26]_i_2\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \Out_Buff[27]_i_2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \Out_Buff[28]_i_2\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \Out_Buff[29]_i_2\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \Out_Buff[30]_i_2\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \Out_Buff[30]_i_3\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \Out_Buff[31]_i_2\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \Out_Buff[31]_i_3\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \Out_Buff[33]_i_2\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \Out_Buff[33]_i_3\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \Out_Buff[34]_i_2\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \Out_Buff[34]_i_3\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \Out_Buff[34]_i_4\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \Out_Buff[35]_i_2\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \Out_Buff[36]_i_2\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \Out_Buff[36]_i_4\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \Out_Buff[37]_i_2\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of REQ_OUT_i_10 : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of REQ_OUT_i_9 : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \STATUS[6]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \STATUS[6]_i_3\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \STATUS[6]_i_4\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of cmd_oe_o_i_2 : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of cmd_out_o_i_18 : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of cmd_out_o_i_19 : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of cmd_out_o_i_20 : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of cmd_out_o_i_24 : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of cmd_out_o_i_27 : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of cmd_out_o_i_28 : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of cmd_out_o_i_29 : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of cmd_out_o_i_30 : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of cmd_out_o_i_31 : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of cmd_out_o_i_33 : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of cmd_out_o_i_35 : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of cmd_out_o_i_36 : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of cmd_out_o_i_37 : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of cmd_out_o_i_8 : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \st_dat_t[1]_i_4\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \state[0]_i_1__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \state[0]_i_2\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \state[1]_i_2\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \state[1]_i_4\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \state[4]_i_2__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \state[5]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \state[6]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \state[8]_i_3\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \state[9]_i_4\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \state[9]_i_5\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \state[9]_i_6\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \state[9]_i_7\ : label is "soft_lutpair58";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \state_reg[0]\ : label is "DLY_WR:0000001000,DLY_WO:0100000000,WRITE_WO:0010000000,WRITE_WR:0000000100,IDLE:0000000010,ACK_WR:0001000000,READ_WR:0000010000,ACK_WO:1000000000,INIT:0000000001,DLY_READ:0000100000";
  attribute FSM_ENCODED_STATES of \state_reg[1]\ : label is "DLY_WR:0000001000,DLY_WO:0100000000,WRITE_WO:0010000000,WRITE_WR:0000000100,IDLE:0000000010,ACK_WR:0001000000,READ_WR:0000010000,ACK_WO:1000000000,INIT:0000000001,DLY_READ:0000100000";
  attribute FSM_ENCODED_STATES of \state_reg[2]\ : label is "DLY_WR:0000001000,DLY_WO:0100000000,WRITE_WO:0010000000,WRITE_WR:0000000100,IDLE:0000000010,ACK_WR:0001000000,READ_WR:0000010000,ACK_WO:1000000000,INIT:0000000001,DLY_READ:0000100000";
  attribute FSM_ENCODED_STATES of \state_reg[3]\ : label is "DLY_WR:0000001000,DLY_WO:0100000000,WRITE_WO:0010000000,WRITE_WR:0000000100,IDLE:0000000010,ACK_WR:0001000000,READ_WR:0000010000,ACK_WO:1000000000,INIT:0000000001,DLY_READ:0000100000";
  attribute FSM_ENCODED_STATES of \state_reg[4]\ : label is "DLY_WR:0000001000,DLY_WO:0100000000,WRITE_WO:0010000000,WRITE_WR:0000000100,IDLE:0000000010,ACK_WR:0001000000,READ_WR:0000010000,ACK_WO:1000000000,INIT:0000000001,DLY_READ:0000100000";
  attribute FSM_ENCODED_STATES of \state_reg[5]\ : label is "DLY_WR:0000001000,DLY_WO:0100000000,WRITE_WO:0010000000,WRITE_WR:0000000100,IDLE:0000000010,ACK_WR:0001000000,READ_WR:0000010000,ACK_WO:1000000000,INIT:0000000001,DLY_READ:0000100000";
  attribute COMPARATOR_THRESHOLD of \state_reg[5]_i_2\ : label is 11;
  attribute FSM_ENCODED_STATES of \state_reg[6]\ : label is "DLY_WR:0000001000,DLY_WO:0100000000,WRITE_WO:0010000000,WRITE_WR:0000000100,IDLE:0000000010,ACK_WR:0001000000,READ_WR:0000010000,ACK_WO:1000000000,INIT:0000000001,DLY_READ:0000100000";
  attribute FSM_ENCODED_STATES of \state_reg[7]\ : label is "DLY_WR:0000001000,DLY_WO:0100000000,WRITE_WO:0010000000,WRITE_WR:0000000100,IDLE:0000000010,ACK_WR:0001000000,READ_WR:0000010000,ACK_WO:1000000000,INIT:0000000001,DLY_READ:0000100000";
  attribute FSM_ENCODED_STATES of \state_reg[8]\ : label is "DLY_WR:0000001000,DLY_WO:0100000000,WRITE_WO:0010000000,WRITE_WR:0000000100,IDLE:0000000010,ACK_WR:0001000000,READ_WR:0000010000,ACK_WO:1000000000,INIT:0000000001,DLY_READ:0000100000";
  attribute FSM_ENCODED_STATES of \state_reg[9]\ : label is "DLY_WR:0000001000,DLY_WO:0100000000,WRITE_WO:0010000000,WRITE_WR:0000000100,IDLE:0000000010,ACK_WR:0001000000,READ_WR:0000010000,ACK_WO:1000000000,INIT:0000000001,DLY_READ:0000100000";
  attribute SOFT_HLUTNM of \word_select_counter[0]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \word_select_counter[1]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \word_select_counter[2]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \word_select_counter[3]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \word_select_counter[4]_i_3\ : label is "soft_lutpair98";
begin
  DECODER_ACK <= \^decoder_ack\;
  FSM_ACK_reg_0 <= \^fsm_ack_reg_0\;
  Req_internal_in <= \^req_internal_in\;
  req_in_host <= \^req_in_host\;
  sd_cmd_OBUF <= \^sd_cmd_obuf\;
  serial_status(1 downto 0) <= \^serial_status\(1 downto 0);
  start_dat_t(1 downto 0) <= \^start_dat_t\(1 downto 0);
Ack_internal_in_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => RST_IN0,
      D => q1,
      Q => Ack_internal_in
    );
\CMD_OUT[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[0]\,
      O => \CMD_OUT[0]_i_1_n_0\
    );
\CMD_OUT[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[10]\,
      O => \CMD_OUT[10]_i_1_n_0\
    );
\CMD_OUT[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[11]\,
      O => \CMD_OUT[11]_i_1_n_0\
    );
\CMD_OUT[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[12]\,
      O => \CMD_OUT[12]_i_1_n_0\
    );
\CMD_OUT[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[15]\,
      O => \CMD_OUT[15]_i_1_n_0\
    );
\CMD_OUT[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[16]\,
      O => \CMD_OUT[16]_i_1_n_0\
    );
\CMD_OUT[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[17]\,
      O => \CMD_OUT[17]_i_1_n_0\
    );
\CMD_OUT[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[18]\,
      O => \CMD_OUT[18]_i_1_n_0\
    );
\CMD_OUT[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[19]\,
      O => \CMD_OUT[19]_i_1_n_0\
    );
\CMD_OUT[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[1]\,
      O => \CMD_OUT[1]_i_1_n_0\
    );
\CMD_OUT[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[20]\,
      O => \CMD_OUT[20]_i_1_n_0\
    );
\CMD_OUT[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[21]\,
      O => \CMD_OUT[21]_i_1_n_0\
    );
\CMD_OUT[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[22]\,
      O => \CMD_OUT[22]_i_1_n_0\
    );
\CMD_OUT[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[23]\,
      O => \CMD_OUT[23]_i_1_n_0\
    );
\CMD_OUT[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[24]\,
      O => \CMD_OUT[24]_i_1_n_0\
    );
\CMD_OUT[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[25]\,
      O => \CMD_OUT[25]_i_1_n_0\
    );
\CMD_OUT[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[26]\,
      O => \CMD_OUT[26]_i_1_n_0\
    );
\CMD_OUT[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[27]\,
      O => \CMD_OUT[27]_i_1_n_0\
    );
\CMD_OUT[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[28]\,
      O => \CMD_OUT[28]_i_1_n_0\
    );
\CMD_OUT[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[29]\,
      O => \CMD_OUT[29]_i_1_n_0\
    );
\CMD_OUT[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[2]\,
      O => \CMD_OUT[2]_i_1_n_0\
    );
\CMD_OUT[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[30]\,
      O => \CMD_OUT[30]_i_1_n_0\
    );
\CMD_OUT[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[31]\,
      O => \CMD_OUT[31]_i_1_n_0\
    );
\CMD_OUT[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[32]\,
      O => \CMD_OUT[32]_i_1_n_0\
    );
\CMD_OUT[33]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[33]\,
      O => \CMD_OUT[33]_i_1_n_0\
    );
\CMD_OUT[34]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[34]\,
      O => \CMD_OUT[34]_i_1_n_0\
    );
\CMD_OUT[35]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[35]\,
      O => \CMD_OUT[35]_i_1_n_0\
    );
\CMD_OUT[36]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[36]\,
      O => \CMD_OUT[36]_i_1_n_0\
    );
\CMD_OUT[37]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000220"
    )
        port map (
      I0 => \CMD_OUT[37]_i_3_n_0\,
      I1 => state(8),
      I2 => state(5),
      I3 => state(1),
      I4 => state(3),
      O => \CMD_OUT[37]_i_1_n_0\
    );
\CMD_OUT[37]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[37]\,
      O => \CMD_OUT[37]_i_2_n_0\
    );
\CMD_OUT[37]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => state(9),
      I1 => state(6),
      I2 => state(0),
      I3 => state(2),
      I4 => state(7),
      I5 => state(4),
      O => \CMD_OUT[37]_i_3_n_0\
    );
\CMD_OUT[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[4]\,
      O => \CMD_OUT[4]_i_1_n_0\
    );
\CMD_OUT[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[5]\,
      O => \CMD_OUT[5]_i_1_n_0\
    );
\CMD_OUT[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[8]\,
      O => \CMD_OUT[8]_i_1_n_0\
    );
\CMD_OUT[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[9]\,
      O => \CMD_OUT[9]_i_1_n_0\
    );
\CMD_OUT_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[0]_i_1_n_0\,
      Q => Q(0)
    );
\CMD_OUT_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[10]_i_1_n_0\,
      Q => Q(7)
    );
\CMD_OUT_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[11]_i_1_n_0\,
      Q => Q(8)
    );
\CMD_OUT_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[12]_i_1_n_0\,
      Q => Q(9)
    );
\CMD_OUT_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[15]_i_1_n_0\,
      Q => Q(10)
    );
\CMD_OUT_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[16]_i_1_n_0\,
      Q => Q(11)
    );
\CMD_OUT_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[17]_i_1_n_0\,
      Q => Q(12)
    );
\CMD_OUT_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[18]_i_1_n_0\,
      Q => Q(13)
    );
\CMD_OUT_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[19]_i_1_n_0\,
      Q => Q(14)
    );
\CMD_OUT_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[1]_i_1_n_0\,
      Q => Q(1)
    );
\CMD_OUT_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[20]_i_1_n_0\,
      Q => Q(15)
    );
\CMD_OUT_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[21]_i_1_n_0\,
      Q => Q(16)
    );
\CMD_OUT_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[22]_i_1_n_0\,
      Q => Q(17)
    );
\CMD_OUT_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[23]_i_1_n_0\,
      Q => Q(18)
    );
\CMD_OUT_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[24]_i_1_n_0\,
      Q => Q(19)
    );
\CMD_OUT_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[25]_i_1_n_0\,
      Q => Q(20)
    );
\CMD_OUT_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[26]_i_1_n_0\,
      Q => Q(21)
    );
\CMD_OUT_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[27]_i_1_n_0\,
      Q => Q(22)
    );
\CMD_OUT_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[28]_i_1_n_0\,
      Q => Q(23)
    );
\CMD_OUT_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[29]_i_1_n_0\,
      Q => Q(24)
    );
\CMD_OUT_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[2]_i_1_n_0\,
      Q => Q(2)
    );
\CMD_OUT_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[30]_i_1_n_0\,
      Q => Q(25)
    );
\CMD_OUT_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[31]_i_1_n_0\,
      Q => Q(26)
    );
\CMD_OUT_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[32]_i_1_n_0\,
      Q => cmd_in_host(32)
    );
\CMD_OUT_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[33]_i_1_n_0\,
      Q => cmd_in_host(33)
    );
\CMD_OUT_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[34]_i_1_n_0\,
      Q => cmd_in_host(34)
    );
\CMD_OUT_reg[35]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[35]_i_1_n_0\,
      Q => Q(27)
    );
\CMD_OUT_reg[36]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[36]_i_1_n_0\,
      Q => Q(28)
    );
\CMD_OUT_reg[37]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[37]_i_2_n_0\,
      Q => Q(29)
    );
\CMD_OUT_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[4]_i_1_n_0\,
      Q => Q(3)
    );
\CMD_OUT_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[5]_i_1_n_0\,
      Q => Q(4)
    );
\CMD_OUT_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[8]_i_1_n_0\,
      Q => Q(5)
    );
\CMD_OUT_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[9]_i_1_n_0\,
      Q => Q(6)
    );
CRC_7: entity work.sd_crc_7
     port map (
      AR(0) => CRC_RST_reg_n_0,
      CO(0) => CRC_Enable_reg_i_3_n_0,
      CRC_Check_On => CRC_Check_On,
      CRC_Valid_i_2_0 => \CRC_IN_reg_n_0_[5]\,
      CRC_Valid_i_2_1 => \CRC_IN_reg_n_0_[6]\,
      CRC_Valid_i_2_2 => \CRC_IN_reg_n_0_[3]\,
      CRC_Valid_i_2_3 => \CRC_IN_reg_n_0_[4]\,
      CRC_Valid_i_2_4 => \CRC_IN_reg_n_0_[1]\,
      CRC_Valid_i_2_5 => \CRC_IN_reg_n_0_[2]\,
      CRC_Valid_reg => CRC_7_n_0,
      CRC_Valid_reg_0 => CRC_Valid_i_3_n_0,
      CRC_Valid_reg_1 => CRC_Valid_i_4_n_0,
      CRC_Valid_reg_2 => CRC_Valid_reg_n_0,
      CRC_Valid_reg_3 => \CRC_IN_reg_n_0_[0]\,
      \CRC_reg[0]_0\ => CRC_OUT_reg_n_0,
      E(0) => CRC_Enable_reg_n_0,
      Q(2) => \Cmd_Cnt_reg_n_0_[2]\,
      Q(1) => \Cmd_Cnt_reg_n_0_[1]\,
      Q(0) => \Cmd_Cnt_reg_n_0_[0]\,
      cmd_out_o_i_15_0 => cmd_out_o_i_36_n_0,
      cmd_out_o_i_15_1 => cmd_out_o_i_37_n_0,
      cmd_out_o_i_3_0 => \Out_Buff[33]_i_3_n_0\,
      cmd_out_o_i_3_1 => cmd_out_o_i_28_n_0,
      cmd_out_o_i_3_2 => cmd_out_o_i_29_n_0,
      cmd_out_o_i_3_3 => cmd_out_o_i_24_n_0,
      cmd_out_o_i_3_4(3) => In_Buff(34),
      cmd_out_o_i_3_4(2) => In_Buff(31),
      cmd_out_o_i_3_4(1 downto 0) => In_Buff(8 downto 7),
      cmd_out_o_i_5_0 => \st_dat_t[1]_i_4_n_0\,
      cmd_out_o_reg => CRC_7_n_1,
      cmd_out_o_reg_0 => cmd_out_o_i_2_n_0,
      cmd_out_o_reg_1 => cmd_out_o_i_4_n_0,
      cmd_out_o_reg_2 => cmd_out_o_i_6_n_0,
      cmd_out_o_reg_3 => cmd_out_o_i_14_n_0,
      cmd_out_o_reg_4 => cmd_out_o_i_16_n_0,
      cmd_out_o_reg_5 => cmd_out_o_i_17_n_0,
      cmd_out_o_reg_6 => cmd_out_o_i_23_n_0,
      cmd_out_o_reg_7 => \Cmd_Cnt[7]_i_7_n_0\,
      cmd_out_o_reg_8 => cmd_out_o_i_19_n_0,
      sd_clk_OBUF_BUFG => sd_clk_OBUF_BUFG,
      sd_cmd_OBUF => \^sd_cmd_obuf\
    );
CRC_Check_On_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => settings(2),
      Q => CRC_Check_On
    );
CRC_Enable_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAFFFFEAAA0000"
    )
        port map (
      I0 => CRC_Enable_i_2_n_0,
      I1 => CRC_Enable_reg_i_3_n_0,
      I2 => \Cmd_Cnt[7]_i_8_n_0\,
      I3 => state(4),
      I4 => CRC_RST_i_3_n_0,
      I5 => CRC_Enable_reg_n_0,
      O => CRC_Enable_i_1_n_0
    );
CRC_Enable_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[4]\,
      I1 => Response_Size(4),
      I2 => Response_Size(3),
      I3 => \Cmd_Cnt_reg_n_0_[5]\,
      O => CRC_Enable_i_10_n_0
    );
CRC_Enable_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Response_Size(4),
      I1 => \Cmd_Cnt_reg_n_0_[2]\,
      I2 => Response_Size(3),
      I3 => \Cmd_Cnt_reg_n_0_[3]\,
      O => CRC_Enable_i_11_n_0
    );
CRC_Enable_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => Response_Size(4),
      I1 => \Cmd_Cnt_reg_n_0_[1]\,
      I2 => \Cmd_Cnt_reg_n_0_[0]\,
      O => CRC_Enable_i_12_n_0
    );
CRC_Enable_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCCCC4CC4"
    )
        port map (
      I0 => Crc_Buffering_reg_n_0,
      I1 => \Cmd_Cnt[7]_i_9_n_0\,
      I2 => \Cmd_Cnt[6]_i_2_n_0\,
      I3 => \Cmd_Cnt_reg_n_0_[3]\,
      I4 => \Cmd_Cnt_reg_n_0_[4]\,
      I5 => CRC_Enable_i_4_n_0,
      O => CRC_Enable_i_2_n_0
    );
CRC_Enable_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[7]\,
      I1 => \Cmd_Cnt_reg_n_0_[6]\,
      I2 => \Cmd_Cnt_reg_n_0_[5]\,
      O => CRC_Enable_i_4_n_0
    );
CRC_Enable_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => Response_Size(4),
      I1 => \Cmd_Cnt_reg_n_0_[7]\,
      I2 => \Cmd_Cnt_reg_n_0_[6]\,
      O => CRC_Enable_i_5_n_0
    );
CRC_Enable_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Response_Size(4),
      I1 => \Cmd_Cnt_reg_n_0_[4]\,
      I2 => \Cmd_Cnt_reg_n_0_[5]\,
      I3 => Response_Size(3),
      O => CRC_Enable_i_6_n_0
    );
CRC_Enable_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Response_Size(4),
      I1 => \Cmd_Cnt_reg_n_0_[2]\,
      I2 => \Cmd_Cnt_reg_n_0_[3]\,
      I3 => Response_Size(3),
      O => CRC_Enable_i_7_n_0
    );
CRC_Enable_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[1]\,
      I1 => \Cmd_Cnt_reg_n_0_[0]\,
      I2 => Response_Size(4),
      O => CRC_Enable_i_8_n_0
    );
CRC_Enable_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"21"
    )
        port map (
      I0 => Response_Size(4),
      I1 => \Cmd_Cnt_reg_n_0_[7]\,
      I2 => \Cmd_Cnt_reg_n_0_[6]\,
      O => CRC_Enable_i_9_n_0
    );
CRC_Enable_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => RST_IN0,
      D => CRC_Enable_i_1_n_0,
      Q => CRC_Enable_reg_n_0
    );
CRC_Enable_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CRC_Enable_reg_i_3_n_0,
      CO(2) => CRC_Enable_reg_i_3_n_1,
      CO(1) => CRC_Enable_reg_i_3_n_2,
      CO(0) => CRC_Enable_reg_i_3_n_3,
      CYINIT => '0',
      DI(3) => CRC_Enable_i_5_n_0,
      DI(2) => CRC_Enable_i_6_n_0,
      DI(1) => CRC_Enable_i_7_n_0,
      DI(0) => CRC_Enable_i_8_n_0,
      O(3 downto 0) => NLW_CRC_Enable_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => CRC_Enable_i_9_n_0,
      S(2) => CRC_Enable_i_10_n_0,
      S(1) => CRC_Enable_i_11_n_0,
      S(0) => CRC_Enable_i_12_n_0
    );
\CRC_IN[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0100FEFF0000"
    )
        port map (
      I0 => CRC_IN1(2),
      I1 => CRC_IN1(1),
      I2 => CRC_IN1(0),
      I3 => \CRC_IN[6]_i_3_n_0\,
      I4 => \CRC_IN_reg_n_0_[0]\,
      I5 => sd_cmd_IBUF,
      O => \CRC_IN[0]_i_1_n_0\
    );
\CRC_IN[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0200FDFF0000"
    )
        port map (
      I0 => CRC_IN1(0),
      I1 => CRC_IN1(1),
      I2 => CRC_IN1(2),
      I3 => \CRC_IN[6]_i_3_n_0\,
      I4 => \CRC_IN_reg_n_0_[1]\,
      I5 => sd_cmd_IBUF,
      O => \CRC_IN[1]_i_1_n_0\
    );
\CRC_IN[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0400FBFF0000"
    )
        port map (
      I0 => CRC_IN1(2),
      I1 => CRC_IN1(1),
      I2 => CRC_IN1(0),
      I3 => \CRC_IN[6]_i_3_n_0\,
      I4 => \CRC_IN_reg_n_0_[2]\,
      I5 => sd_cmd_IBUF,
      O => \CRC_IN[2]_i_1_n_0\
    );
\CRC_IN[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0800F7FF0000"
    )
        port map (
      I0 => CRC_IN1(0),
      I1 => CRC_IN1(1),
      I2 => CRC_IN1(2),
      I3 => \CRC_IN[6]_i_3_n_0\,
      I4 => \CRC_IN_reg_n_0_[3]\,
      I5 => sd_cmd_IBUF,
      O => \CRC_IN[3]_i_1_n_0\
    );
\CRC_IN[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0400FBFF0000"
    )
        port map (
      I0 => CRC_IN1(1),
      I1 => CRC_IN1(2),
      I2 => CRC_IN1(0),
      I3 => \CRC_IN[6]_i_3_n_0\,
      I4 => \CRC_IN_reg_n_0_[4]\,
      I5 => sd_cmd_IBUF,
      O => \CRC_IN[4]_i_1_n_0\
    );
\CRC_IN[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0800F7FF0000"
    )
        port map (
      I0 => CRC_IN1(0),
      I1 => CRC_IN1(2),
      I2 => CRC_IN1(1),
      I3 => \CRC_IN[6]_i_3_n_0\,
      I4 => \CRC_IN_reg_n_0_[5]\,
      I5 => sd_cmd_IBUF,
      O => \CRC_IN[5]_i_1_n_0\
    );
\CRC_IN[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0800F7FF0000"
    )
        port map (
      I0 => CRC_IN1(2),
      I1 => CRC_IN1(1),
      I2 => CRC_IN1(0),
      I3 => \CRC_IN[6]_i_3_n_0\,
      I4 => \CRC_IN_reg_n_0_[6]\,
      I5 => sd_cmd_IBUF,
      O => \CRC_IN[6]_i_1_n_0\
    );
\CRC_IN[6]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"36"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[0]\,
      I1 => \Cmd_Cnt_reg_n_0_[1]\,
      I2 => Response_Size(4),
      O => \CRC_IN[6]_i_10_n_0\
    );
\CRC_IN[6]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Response_Size(4),
      I1 => \Cmd_Cnt_reg_n_0_[0]\,
      O => \CRC_IN[6]_i_11_n_0\
    );
\CRC_IN[6]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CRC_Valid_i_4_n_0,
      I1 => CRC_Enable_reg_i_3_n_0,
      O => \CRC_IN[6]_i_13_n_0\
    );
\CRC_IN[6]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => CRC_IN2(6),
      I1 => CRC_IN2(5),
      I2 => CRC_Valid_reg_i_9_n_3,
      I3 => CRC_IN2(7),
      O => \CRC_IN[6]_i_14_n_0\
    );
\CRC_IN[6]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEEEEEE"
    )
        port map (
      I0 => CRC_IN2(4),
      I1 => CRC_IN2(3),
      I2 => CRC_IN2(0),
      I3 => CRC_IN2(1),
      I4 => CRC_IN2(2),
      O => \CRC_IN[6]_i_15_n_0\
    );
\CRC_IN[6]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => CRC_IN1(7),
      I1 => \CRC_IN_reg[6]_i_26_n_3\,
      I2 => CRC_IN1(6),
      I3 => CRC_IN1(5),
      O => \CRC_IN[6]_i_16_n_0\
    );
\CRC_IN[6]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[7]\,
      O => p_1_out(7)
    );
\CRC_IN[6]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Response_Size(3),
      I1 => \Cmd_Cnt_reg_n_0_[5]\,
      O => \CRC_IN[6]_i_18_n_0\
    );
\CRC_IN[6]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[5]\,
      I1 => Response_Size(3),
      O => \CRC_IN[6]_i_19_n_0\
    );
\CRC_IN[6]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Response_Size(3),
      I1 => \Cmd_Cnt_reg_n_0_[3]\,
      O => \CRC_IN[6]_i_20_n_0\
    );
\CRC_IN[6]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[6]\,
      I1 => Response_Size(4),
      I2 => \Cmd_Cnt_reg_n_0_[7]\,
      O => \CRC_IN[6]_i_21_n_0\
    );
\CRC_IN[6]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[5]\,
      I1 => Response_Size(3),
      I2 => \Cmd_Cnt_reg_n_0_[6]\,
      I3 => Response_Size(4),
      O => \CRC_IN[6]_i_22_n_0\
    );
\CRC_IN[6]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[4]\,
      I1 => Response_Size(4),
      I2 => Response_Size(3),
      I3 => \Cmd_Cnt_reg_n_0_[5]\,
      O => \CRC_IN[6]_i_23_n_0\
    );
\CRC_IN[6]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[3]\,
      I1 => Response_Size(3),
      I2 => \Cmd_Cnt_reg_n_0_[4]\,
      I3 => Response_Size(4),
      O => \CRC_IN[6]_i_24_n_0\
    );
\CRC_IN[6]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[3]\,
      I1 => Response_Size(3),
      O => \CRC_IN[6]_i_27_n_0\
    );
\CRC_IN[6]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[2]\,
      I1 => Response_Size(4),
      O => \CRC_IN[6]_i_28_n_0\
    );
\CRC_IN[6]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[1]\,
      I1 => Response_Size(4),
      O => \CRC_IN[6]_i_29_n_0\
    );
\CRC_IN[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => CRC_IN1(3),
      I1 => CRC_IN1(4),
      I2 => \CRC_IN[6]_i_13_n_0\,
      I3 => \CRC_IN[6]_i_14_n_0\,
      I4 => \CRC_IN[6]_i_15_n_0\,
      I5 => \CRC_IN[6]_i_16_n_0\,
      O => \CRC_IN[6]_i_3_n_0\
    );
\CRC_IN[6]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[0]\,
      I1 => Response_Size(4),
      O => \CRC_IN[6]_i_30_n_0\
    );
\CRC_IN[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[3]\,
      I1 => Response_Size(3),
      O => \CRC_IN[6]_i_4_n_0\
    );
\CRC_IN[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Response_Size(4),
      I1 => \Cmd_Cnt_reg_n_0_[2]\,
      O => \CRC_IN[6]_i_5_n_0\
    );
\CRC_IN[6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Response_Size(4),
      I1 => \Cmd_Cnt_reg_n_0_[0]\,
      O => \CRC_IN[6]_i_6_n_0\
    );
\CRC_IN[6]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[0]\,
      I1 => Response_Size(4),
      O => \CRC_IN[6]_i_7_n_0\
    );
\CRC_IN[6]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[2]\,
      I1 => Response_Size(4),
      I2 => Response_Size(3),
      I3 => \Cmd_Cnt_reg_n_0_[3]\,
      O => \CRC_IN[6]_i_8_n_0\
    );
\CRC_IN[6]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[2]\,
      I1 => \Cmd_Cnt_reg_n_0_[1]\,
      I2 => Response_Size(4),
      O => \CRC_IN[6]_i_9_n_0\
    );
\CRC_IN_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => RST_IN0,
      D => \CRC_IN[0]_i_1_n_0\,
      Q => \CRC_IN_reg_n_0_[0]\
    );
\CRC_IN_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => RST_IN0,
      D => \CRC_IN[1]_i_1_n_0\,
      Q => \CRC_IN_reg_n_0_[1]\
    );
\CRC_IN_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => RST_IN0,
      D => \CRC_IN[2]_i_1_n_0\,
      Q => \CRC_IN_reg_n_0_[2]\
    );
\CRC_IN_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => RST_IN0,
      D => \CRC_IN[3]_i_1_n_0\,
      Q => \CRC_IN_reg_n_0_[3]\
    );
\CRC_IN_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => RST_IN0,
      D => \CRC_IN[4]_i_1_n_0\,
      Q => \CRC_IN_reg_n_0_[4]\
    );
\CRC_IN_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => RST_IN0,
      D => \CRC_IN[5]_i_1_n_0\,
      Q => \CRC_IN_reg_n_0_[5]\
    );
\CRC_IN_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => RST_IN0,
      D => \CRC_IN[6]_i_1_n_0\,
      Q => \CRC_IN_reg_n_0_[6]\
    );
\CRC_IN_reg[6]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \CRC_IN_reg[6]_i_2_n_0\,
      CO(3) => \CRC_IN_reg[6]_i_12_n_0\,
      CO(2) => \CRC_IN_reg[6]_i_12_n_1\,
      CO(1) => \CRC_IN_reg[6]_i_12_n_2\,
      CO(0) => \CRC_IN_reg[6]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => p_1_out(7),
      DI(2) => \CRC_IN[6]_i_18_n_0\,
      DI(1) => \CRC_IN[6]_i_19_n_0\,
      DI(0) => \CRC_IN[6]_i_20_n_0\,
      O(3 downto 0) => CRC_IN1(7 downto 4),
      S(3) => \CRC_IN[6]_i_21_n_0\,
      S(2) => \CRC_IN[6]_i_22_n_0\,
      S(1) => \CRC_IN[6]_i_23_n_0\,
      S(0) => \CRC_IN[6]_i_24_n_0\
    );
\CRC_IN_reg[6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \CRC_IN_reg[6]_i_2_n_0\,
      CO(2) => \CRC_IN_reg[6]_i_2_n_1\,
      CO(1) => \CRC_IN_reg[6]_i_2_n_2\,
      CO(0) => \CRC_IN_reg[6]_i_2_n_3\,
      CYINIT => '1',
      DI(3) => \CRC_IN[6]_i_4_n_0\,
      DI(2) => \CRC_IN[6]_i_5_n_0\,
      DI(1) => \CRC_IN[6]_i_6_n_0\,
      DI(0) => \CRC_IN[6]_i_7_n_0\,
      O(3 downto 0) => CRC_IN1(3 downto 0),
      S(3) => \CRC_IN[6]_i_8_n_0\,
      S(2) => \CRC_IN[6]_i_9_n_0\,
      S(1) => \CRC_IN[6]_i_10_n_0\,
      S(0) => \CRC_IN[6]_i_11_n_0\
    );
\CRC_IN_reg[6]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \CRC_IN_reg[6]_i_25_n_0\,
      CO(2) => \CRC_IN_reg[6]_i_25_n_1\,
      CO(1) => \CRC_IN_reg[6]_i_25_n_2\,
      CO(0) => \CRC_IN_reg[6]_i_25_n_3\,
      CYINIT => '1',
      DI(3) => \Cmd_Cnt_reg_n_0_[3]\,
      DI(2) => \Cmd_Cnt_reg_n_0_[2]\,
      DI(1) => \Cmd_Cnt_reg_n_0_[1]\,
      DI(0) => \Cmd_Cnt_reg_n_0_[0]\,
      O(3 downto 0) => CRC_IN2(3 downto 0),
      S(3) => \CRC_IN[6]_i_27_n_0\,
      S(2) => \CRC_IN[6]_i_28_n_0\,
      S(1) => \CRC_IN[6]_i_29_n_0\,
      S(0) => \CRC_IN[6]_i_30_n_0\
    );
\CRC_IN_reg[6]_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => \CRC_IN_reg[6]_i_12_n_0\,
      CO(3 downto 1) => \NLW_CRC_IN_reg[6]_i_26_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \CRC_IN_reg[6]_i_26_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_CRC_IN_reg[6]_i_26_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
CRC_OUT_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFFFEFEFE00"
    )
        port map (
      I0 => CRC_OUT_i_2_n_0,
      I1 => CRC_OUT_i_3_n_0,
      I2 => CRC_OUT_i_4_n_0,
      I3 => CRC_OUT_i_5_n_0,
      I4 => CRC_OUT_i_6_n_0,
      I5 => CRC_OUT_reg_n_0,
      O => CRC_OUT_i_1_n_0
    );
CRC_OUT_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAAAAAFFEAAAAA"
    )
        port map (
      I0 => CRC_OUT_i_23_n_0,
      I1 => CRC_OUT_i_24_n_0,
      I2 => CRC_OUT_i_25_n_0,
      I3 => cmd_out_o_i_9_n_0,
      I4 => CRC_OUT_i_9_n_0,
      I5 => \Out_Buff[33]_i_3_n_0\,
      O => CRC_OUT_i_10_n_0
    );
CRC_OUT_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00008A80"
    )
        port map (
      I0 => cmd_out_o_i_19_n_0,
      I1 => In_Buff(15),
      I2 => \Cmd_Cnt_reg_n_0_[3]\,
      I3 => In_Buff(23),
      I4 => state(4),
      I5 => CRC_OUT_i_26_n_0,
      O => CRC_OUT_i_11_n_0
    );
CRC_OUT_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAEAAA"
    )
        port map (
      I0 => CRC_OUT_i_27_n_0,
      I1 => CRC_OUT_i_28_n_0,
      I2 => In_Buff(15),
      I3 => Crc_Buffering_reg_n_0,
      I4 => \Cmd_Cnt_reg_n_0_[3]\,
      I5 => \Cmd_Cnt[6]_i_2_n_0\,
      O => CRC_OUT_i_12_n_0
    );
CRC_OUT_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08080808080808"
    )
        port map (
      I0 => cmd_out_o_i_7_n_0,
      I1 => CRC_OUT_i_9_n_0,
      I2 => \state[1]_i_4_n_0\,
      I3 => CRC_OUT_i_29_n_0,
      I4 => \Out_Buff[34]_i_4_n_0\,
      I5 => Crc_Buffering_reg_n_0,
      O => CRC_OUT_i_13_n_0
    );
CRC_OUT_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sd_cmd_IBUF,
      I1 => state(4),
      O => CRC_OUT_i_14_n_0
    );
CRC_OUT_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF88800080"
    )
        port map (
      I0 => CRC_OUT_i_30_n_0,
      I1 => CRC_OUT_i_28_n_0,
      I2 => In_Buff(19),
      I3 => \Cmd_Cnt_reg_n_0_[3]\,
      I4 => In_Buff(11),
      I5 => CRC_OUT_i_31_n_0,
      O => CRC_OUT_i_15_n_0
    );
CRC_OUT_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888F00000000000"
    )
        port map (
      I0 => CRC_OUT_i_29_n_0,
      I1 => CRC_OUT_i_32_n_0,
      I2 => CRC_OUT_i_33_n_0,
      I3 => cmd_out_o_i_20_n_0,
      I4 => \Cmd_Cnt_reg_n_0_[1]\,
      I5 => \Cmd_Cnt_reg_n_0_[2]\,
      O => CRC_OUT_i_16_n_0
    );
CRC_OUT_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400001000000000"
    )
        port map (
      I0 => state(4),
      I1 => Crc_Buffering_reg_n_0,
      I2 => \Cmd_Cnt_reg_n_0_[2]\,
      I3 => \Cmd_Cnt_reg_n_0_[1]\,
      I4 => \Cmd_Cnt_reg_n_0_[0]\,
      I5 => CRC_OUT_i_34_n_0,
      O => CRC_OUT_i_17_n_0
    );
CRC_OUT_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088800000000000"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[1]\,
      I1 => \Cmd_Cnt_reg_n_0_[2]\,
      I2 => In_Buff(8),
      I3 => \Cmd_Cnt_reg_n_0_[3]\,
      I4 => In_Buff(16),
      I5 => CRC_OUT_i_33_n_0,
      O => CRC_OUT_i_18_n_0
    );
CRC_OUT_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF01FF"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[0]\,
      I1 => \Cmd_Cnt_reg_n_0_[3]\,
      I2 => \Cmd_Cnt_reg_n_0_[4]\,
      I3 => \Cmd_Cnt_reg_n_0_[5]\,
      I4 => \Cmd_Cnt_reg_n_0_[6]\,
      I5 => \Cmd_Cnt_reg_n_0_[7]\,
      O => CRC_OUT_i_19_n_0
    );
CRC_OUT_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFAAAEEAAAAAA"
    )
        port map (
      I0 => CRC_OUT_i_7_n_0,
      I1 => CRC_OUT_i_8_n_0,
      I2 => cmd_out_o_i_21_n_0,
      I3 => CRC_OUT_i_9_n_0,
      I4 => \Cmd_Cnt_reg_n_0_[1]\,
      I5 => \Cmd_Cnt_reg_n_0_[2]\,
      O => CRC_OUT_i_2_n_0
    );
CRC_OUT_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BE888E88B28882"
    )
        port map (
      I0 => In_Buff(37),
      I1 => \Cmd_Cnt_reg_n_0_[5]\,
      I2 => \Cmd_Cnt_reg_n_0_[3]\,
      I3 => \Cmd_Cnt_reg_n_0_[4]\,
      I4 => In_Buff(29),
      I5 => In_Buff(5),
      O => CRC_OUT_i_20_n_0
    );
CRC_OUT_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0108"
    )
        port map (
      I0 => Crc_Buffering_reg_n_0,
      I1 => \Cmd_Cnt_reg_n_0_[0]\,
      I2 => \Cmd_Cnt_reg_n_0_[2]\,
      I3 => \Cmd_Cnt_reg_n_0_[1]\,
      O => CRC_OUT_i_21_n_0
    );
CRC_OUT_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00230020"
    )
        port map (
      I0 => In_Buff(23),
      I1 => \Cmd_Cnt_reg_n_0_[4]\,
      I2 => \Cmd_Cnt_reg_n_0_[3]\,
      I3 => \Cmd_Cnt_reg_n_0_[5]\,
      I4 => In_Buff(31),
      O => CRC_OUT_i_22_n_0
    );
CRC_OUT_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F88888800000000"
    )
        port map (
      I0 => CRC_OUT_i_21_n_0,
      I1 => cmd_out_o_i_30_n_0,
      I2 => \Cmd_Cnt[7]_i_7_n_0\,
      I3 => Crc_Buffering_reg_n_0,
      I4 => In_Buff(7),
      I5 => CRC_OUT_i_28_n_0,
      O => CRC_OUT_i_23_n_0
    );
CRC_OUT_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[4]\,
      I1 => \Cmd_Cnt_reg_n_0_[3]\,
      I2 => \Cmd_Cnt_reg_n_0_[5]\,
      O => CRC_OUT_i_24_n_0
    );
CRC_OUT_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3E0E3202"
    )
        port map (
      I0 => In_Buff(38),
      I1 => \Cmd_Cnt_reg_n_0_[2]\,
      I2 => \Cmd_Cnt_reg_n_0_[1]\,
      I3 => In_Buff(36),
      I4 => In_Buff(34),
      O => CRC_OUT_i_25_n_0
    );
CRC_OUT_i_26: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => In_Buff(7),
      I1 => In_Buff(31),
      I2 => \Cmd_Cnt_reg_n_0_[4]\,
      I3 => \Cmd_Cnt_reg_n_0_[3]\,
      I4 => \Cmd_Cnt_reg_n_0_[5]\,
      O => CRC_OUT_i_26_n_0
    );
CRC_OUT_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[1]\,
      I1 => \Cmd_Cnt_reg_n_0_[2]\,
      I2 => In_Buff(14),
      I3 => \Cmd_Cnt_reg_n_0_[3]\,
      I4 => In_Buff(22),
      I5 => CRC_OUT_i_33_n_0,
      O => CRC_OUT_i_27_n_0
    );
CRC_OUT_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[5]\,
      I1 => \Cmd_Cnt_reg_n_0_[4]\,
      I2 => state(4),
      O => CRC_OUT_i_28_n_0
    );
CRC_OUT_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00008A80"
    )
        port map (
      I0 => cmd_out_o_i_19_n_0,
      I1 => In_Buff(9),
      I2 => \Cmd_Cnt_reg_n_0_[3]\,
      I3 => In_Buff(17),
      I4 => state(4),
      I5 => CRC_OUT_i_35_n_0,
      O => CRC_OUT_i_29_n_0
    );
CRC_OUT_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAABAAAA"
    )
        port map (
      I0 => CRC_OUT_i_10_n_0,
      I1 => \state[1]_i_4_n_0\,
      I2 => \Cmd_Cnt_reg_n_0_[0]\,
      I3 => Crc_Buffering_reg_n_0,
      I4 => CRC_OUT_i_11_n_0,
      I5 => CRC_OUT_i_12_n_0,
      O => CRC_OUT_i_3_n_0
    );
CRC_OUT_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2004"
    )
        port map (
      I0 => Crc_Buffering_reg_n_0,
      I1 => \Cmd_Cnt_reg_n_0_[2]\,
      I2 => \Cmd_Cnt_reg_n_0_[1]\,
      I3 => \Cmd_Cnt_reg_n_0_[0]\,
      O => CRC_OUT_i_30_n_0
    );
CRC_OUT_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022200000000000"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[1]\,
      I1 => \Cmd_Cnt_reg_n_0_[2]\,
      I2 => In_Buff(12),
      I3 => \Cmd_Cnt_reg_n_0_[3]\,
      I4 => In_Buff(20),
      I5 => CRC_OUT_i_33_n_0,
      O => CRC_OUT_i_31_n_0
    );
CRC_OUT_i_32: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[0]\,
      I1 => Crc_Buffering_reg_n_0,
      O => CRC_OUT_i_32_n_0
    );
CRC_OUT_i_33: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040400"
    )
        port map (
      I0 => state(4),
      I1 => \Cmd_Cnt_reg_n_0_[4]\,
      I2 => \Cmd_Cnt_reg_n_0_[5]\,
      I3 => Crc_Buffering_reg_n_0,
      I4 => \Cmd_Cnt_reg_n_0_[0]\,
      O => CRC_OUT_i_33_n_0
    );
CRC_OUT_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BE888E88B28882"
    )
        port map (
      I0 => In_Buff(35),
      I1 => \Cmd_Cnt_reg_n_0_[5]\,
      I2 => \Cmd_Cnt_reg_n_0_[3]\,
      I3 => \Cmd_Cnt_reg_n_0_[4]\,
      I4 => In_Buff(27),
      I5 => In_Buff(3),
      O => CRC_OUT_i_34_n_0
    );
CRC_OUT_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BE888E88B28882"
    )
        port map (
      I0 => In_Buff(33),
      I1 => \Cmd_Cnt_reg_n_0_[5]\,
      I2 => \Cmd_Cnt_reg_n_0_[3]\,
      I3 => \Cmd_Cnt_reg_n_0_[4]\,
      I4 => In_Buff(25),
      I5 => In_Buff(1),
      O => CRC_OUT_i_35_n_0
    );
CRC_OUT_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => CRC_OUT_i_13_n_0,
      I1 => CRC_OUT_i_14_n_0,
      I2 => CRC_OUT_i_15_n_0,
      I3 => CRC_OUT_i_16_n_0,
      I4 => CRC_OUT_i_17_n_0,
      I5 => CRC_OUT_i_18_n_0,
      O => CRC_OUT_i_4_n_0
    );
CRC_OUT_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEFAAEFAAAAAA"
    )
        port map (
      I0 => \word_select_counter[4]_i_3_n_0\,
      I1 => CRC_OUT_i_19_n_0,
      I2 => Crc_Buffering_reg_n_0,
      I3 => REQ_OUT_i_10_n_0,
      I4 => state(7),
      I5 => state(2),
      O => CRC_OUT_i_5_n_0
    );
CRC_OUT_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888C888C888C80"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[4]\,
      I1 => \Cmd_Cnt[7]_i_3_n_0\,
      I2 => \Cmd_Cnt_reg_n_0_[3]\,
      I3 => \Cmd_Cnt_reg_n_0_[0]\,
      I4 => \Cmd_Cnt_reg_n_0_[2]\,
      I5 => \Cmd_Cnt_reg_n_0_[1]\,
      O => CRC_OUT_i_6_n_0
    );
CRC_OUT_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088008800F80088"
    )
        port map (
      I0 => CRC_OUT_i_20_n_0,
      I1 => CRC_OUT_i_21_n_0,
      I2 => CRC_OUT_i_22_n_0,
      I3 => state(4),
      I4 => Crc_Buffering_reg_n_0,
      I5 => \Cmd_Cnt[6]_i_2_n_0\,
      O => CRC_OUT_i_7_n_0
    );
CRC_OUT_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => In_Buff(4),
      I1 => In_Buff(28),
      I2 => \Cmd_Cnt_reg_n_0_[4]\,
      I3 => \Cmd_Cnt_reg_n_0_[3]\,
      I4 => \Cmd_Cnt_reg_n_0_[5]\,
      O => CRC_OUT_i_8_n_0
    );
CRC_OUT_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => Crc_Buffering_reg_n_0,
      I1 => \Cmd_Cnt_reg_n_0_[0]\,
      I2 => state(4),
      O => CRC_OUT_i_9_n_0
    );
CRC_OUT_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => RST_IN0,
      D => CRC_OUT_i_1_n_0,
      Q => CRC_OUT_reg_n_0
    );
CRC_RST_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => CRC_RST,
      I1 => CRC_RST_i_3_n_0,
      I2 => CRC_RST_reg_n_0,
      O => CRC_RST_i_1_n_0
    );
CRC_RST_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF0031"
    )
        port map (
      I0 => state(7),
      I1 => state(4),
      I2 => state(5),
      I3 => state(2),
      I4 => state(3),
      O => CRC_RST
    );
CRC_RST_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \Cmd_Cnt[7]_i_3_n_0\,
      I1 => \Cmd_Cnt[7]_i_6_n_0\,
      I2 => \Cmd_Cnt[7]_i_5_n_0\,
      O => CRC_RST_i_3_n_0
    );
CRC_RST_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      D => CRC_RST_i_1_n_0,
      PRE => RST_IN0,
      Q => CRC_RST_reg_n_0
    );
CRC_Valid_i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[7]\,
      O => CRC_Valid_i_10_n_0
    );
CRC_Valid_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[6]\,
      I1 => Response_Size(4),
      O => CRC_Valid_i_11_n_0
    );
CRC_Valid_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[5]\,
      I1 => Response_Size(3),
      O => CRC_Valid_i_12_n_0
    );
CRC_Valid_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[4]\,
      I1 => Response_Size(4),
      O => CRC_Valid_i_13_n_0
    );
CRC_Valid_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \CRC_IN[6]_i_15_n_0\,
      I1 => CRC_IN2(7),
      I2 => CRC_Valid_reg_i_9_n_3,
      I3 => CRC_IN2(5),
      I4 => CRC_IN2(6),
      O => CRC_Valid_i_3_n_0
    );
CRC_Valid_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => state(4),
      I1 => \Cmd_Cnt[7]_i_8_n_0\,
      I2 => FSM_ACK,
      I3 => state(0),
      I4 => state(2),
      I5 => state(7),
      O => CRC_Valid_i_4_n_0
    );
CRC_Valid_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => RST_IN0,
      D => CRC_7_n_0,
      Q => CRC_Valid_reg_n_0
    );
CRC_Valid_reg_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => \CRC_IN_reg[6]_i_25_n_0\,
      CO(3) => CRC_Valid_reg_i_8_n_0,
      CO(2) => CRC_Valid_reg_i_8_n_1,
      CO(1) => CRC_Valid_reg_i_8_n_2,
      CO(0) => CRC_Valid_reg_i_8_n_3,
      CYINIT => '0',
      DI(3) => \Cmd_Cnt_reg_n_0_[7]\,
      DI(2) => \Cmd_Cnt_reg_n_0_[6]\,
      DI(1) => \Cmd_Cnt_reg_n_0_[5]\,
      DI(0) => \Cmd_Cnt_reg_n_0_[4]\,
      O(3 downto 0) => CRC_IN2(7 downto 4),
      S(3) => CRC_Valid_i_10_n_0,
      S(2) => CRC_Valid_i_11_n_0,
      S(1) => CRC_Valid_i_12_n_0,
      S(0) => CRC_Valid_i_13_n_0
    );
CRC_Valid_reg_i_9: unisim.vcomponents.CARRY4
     port map (
      CI => CRC_Valid_reg_i_8_n_0,
      CO(3 downto 1) => NLW_CRC_Valid_reg_i_9_CO_UNCONNECTED(3 downto 1),
      CO(0) => CRC_Valid_reg_i_9_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_CRC_Valid_reg_i_9_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\Cmd_Cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF0001"
    )
        port map (
      I0 => state(5),
      I1 => state(8),
      I2 => \Cmd_Cnt_reg_n_0_[0]\,
      I3 => state(1),
      I4 => state(3),
      O => Cmd_Cnt(0)
    );
\Cmd_Cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010000"
    )
        port map (
      I0 => state(3),
      I1 => state(1),
      I2 => state(8),
      I3 => state(5),
      I4 => \Cmd_Cnt_reg_n_0_[0]\,
      I5 => \Cmd_Cnt_reg_n_0_[1]\,
      O => Cmd_Cnt(1)
    );
\Cmd_Cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"48C0"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[1]\,
      I1 => \Cmd_Cnt[7]_i_8_n_0\,
      I2 => \Cmd_Cnt_reg_n_0_[2]\,
      I3 => \Cmd_Cnt_reg_n_0_[0]\,
      O => Cmd_Cnt(2)
    );
\Cmd_Cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \Cmd_Cnt[7]_i_8_n_0\,
      I1 => \Cmd_Cnt_reg_n_0_[0]\,
      I2 => \Cmd_Cnt_reg_n_0_[1]\,
      I3 => \Cmd_Cnt_reg_n_0_[2]\,
      I4 => \Cmd_Cnt_reg_n_0_[3]\,
      O => Cmd_Cnt(3)
    );
\Cmd_Cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => \Cmd_Cnt[7]_i_8_n_0\,
      I1 => \Cmd_Cnt_reg_n_0_[4]\,
      I2 => \Cmd_Cnt_reg_n_0_[3]\,
      I3 => \Cmd_Cnt_reg_n_0_[0]\,
      I4 => \Cmd_Cnt_reg_n_0_[1]\,
      I5 => \Cmd_Cnt_reg_n_0_[2]\,
      O => Cmd_Cnt(4)
    );
\Cmd_Cnt[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B040F000"
    )
        port map (
      I0 => \Cmd_Cnt[6]_i_2_n_0\,
      I1 => \Cmd_Cnt_reg_n_0_[3]\,
      I2 => \Cmd_Cnt[7]_i_8_n_0\,
      I3 => \Cmd_Cnt_reg_n_0_[5]\,
      I4 => \Cmd_Cnt_reg_n_0_[4]\,
      O => Cmd_Cnt(5)
    );
\Cmd_Cnt[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F000000800000"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[5]\,
      I1 => \Cmd_Cnt_reg_n_0_[4]\,
      I2 => \Cmd_Cnt_reg_n_0_[3]\,
      I3 => \Cmd_Cnt[6]_i_2_n_0\,
      I4 => \Cmd_Cnt[7]_i_8_n_0\,
      I5 => \Cmd_Cnt_reg_n_0_[6]\,
      O => Cmd_Cnt(6)
    );
\Cmd_Cnt[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[2]\,
      I1 => \Cmd_Cnt_reg_n_0_[1]\,
      I2 => \Cmd_Cnt_reg_n_0_[0]\,
      O => \Cmd_Cnt[6]_i_2_n_0\
    );
\Cmd_Cnt[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF8"
    )
        port map (
      I0 => \Cmd_Cnt[7]_i_3_n_0\,
      I1 => Crc_Buffering_reg_n_0,
      I2 => \Cmd_Cnt[7]_i_4_n_0\,
      I3 => \Cmd_Cnt[7]_i_5_n_0\,
      I4 => \Cmd_Cnt[7]_i_6_n_0\,
      O => \Cmd_Cnt[7]_i_1_n_0\
    );
\Cmd_Cnt[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => state(7),
      I1 => state(2),
      I2 => state(0),
      I3 => state(6),
      I4 => state(9),
      O => \Cmd_Cnt[7]_i_10_n_0\
    );
\Cmd_Cnt[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7000800FF000000"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[5]\,
      I1 => \Cmd_Cnt_reg_n_0_[4]\,
      I2 => \Cmd_Cnt[7]_i_7_n_0\,
      I3 => \Cmd_Cnt[7]_i_8_n_0\,
      I4 => \Cmd_Cnt_reg_n_0_[7]\,
      I5 => \Cmd_Cnt_reg_n_0_[6]\,
      O => Cmd_Cnt(7)
    );
\Cmd_Cnt[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010001000000"
    )
        port map (
      I0 => state(9),
      I1 => state(6),
      I2 => state(0),
      I3 => \Cmd_Cnt[7]_i_9_n_0\,
      I4 => state(7),
      I5 => state(2),
      O => \Cmd_Cnt[7]_i_3_n_0\
    );
\Cmd_Cnt[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => state(6),
      I1 => state(9),
      I2 => state(0),
      I3 => state(2),
      I4 => state(7),
      I5 => \Cmd_Cnt[7]_i_9_n_0\,
      O => \Cmd_Cnt[7]_i_4_n_0\
    );
\Cmd_Cnt[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => state(3),
      I1 => state(1),
      I2 => state(5),
      I3 => state(8),
      I4 => \CMD_OUT[37]_i_3_n_0\,
      O => \Cmd_Cnt[7]_i_5_n_0\
    );
\Cmd_Cnt[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001010600000000"
    )
        port map (
      I0 => state(4),
      I1 => state(3),
      I2 => state(1),
      I3 => state(8),
      I4 => state(5),
      I5 => \Cmd_Cnt[7]_i_10_n_0\,
      O => \Cmd_Cnt[7]_i_6_n_0\
    );
\Cmd_Cnt[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[0]\,
      I1 => \Cmd_Cnt_reg_n_0_[1]\,
      I2 => \Cmd_Cnt_reg_n_0_[2]\,
      I3 => \Cmd_Cnt_reg_n_0_[3]\,
      O => \Cmd_Cnt[7]_i_7_n_0\
    );
\Cmd_Cnt[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => state(3),
      I1 => state(1),
      I2 => state(8),
      I3 => state(5),
      O => \Cmd_Cnt[7]_i_8_n_0\
    );
\Cmd_Cnt[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => state(5),
      I1 => state(8),
      I2 => state(1),
      I3 => state(3),
      I4 => state(4),
      O => \Cmd_Cnt[7]_i_9_n_0\
    );
\Cmd_Cnt_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \Cmd_Cnt[7]_i_1_n_0\,
      CLR => RST_IN0,
      D => Cmd_Cnt(0),
      Q => \Cmd_Cnt_reg_n_0_[0]\
    );
\Cmd_Cnt_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \Cmd_Cnt[7]_i_1_n_0\,
      CLR => RST_IN0,
      D => Cmd_Cnt(1),
      Q => \Cmd_Cnt_reg_n_0_[1]\
    );
\Cmd_Cnt_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \Cmd_Cnt[7]_i_1_n_0\,
      CLR => RST_IN0,
      D => Cmd_Cnt(2),
      Q => \Cmd_Cnt_reg_n_0_[2]\
    );
\Cmd_Cnt_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \Cmd_Cnt[7]_i_1_n_0\,
      CLR => RST_IN0,
      D => Cmd_Cnt(3),
      Q => \Cmd_Cnt_reg_n_0_[3]\
    );
\Cmd_Cnt_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \Cmd_Cnt[7]_i_1_n_0\,
      CLR => RST_IN0,
      D => Cmd_Cnt(4),
      Q => \Cmd_Cnt_reg_n_0_[4]\
    );
\Cmd_Cnt_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \Cmd_Cnt[7]_i_1_n_0\,
      CLR => RST_IN0,
      D => Cmd_Cnt(5),
      Q => \Cmd_Cnt_reg_n_0_[5]\
    );
\Cmd_Cnt_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \Cmd_Cnt[7]_i_1_n_0\,
      CLR => RST_IN0,
      D => Cmd_Cnt(6),
      Q => \Cmd_Cnt_reg_n_0_[6]\
    );
\Cmd_Cnt_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \Cmd_Cnt[7]_i_1_n_0\,
      CLR => RST_IN0,
      D => Cmd_Cnt(7),
      Q => \Cmd_Cnt_reg_n_0_[7]\
    );
Crc_Buffering_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => state(3),
      I1 => state(8),
      I2 => Crc_Buffering_i_2_n_0,
      I3 => Crc_Buffering_reg_n_0,
      O => Crc_Buffering_i_1_n_0
    );
Crc_Buffering_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00140000"
    )
        port map (
      I0 => state(1),
      I1 => state(3),
      I2 => state(8),
      I3 => state(5),
      I4 => \CMD_OUT[37]_i_3_n_0\,
      I5 => Crc_Buffering_i_3_n_0,
      O => Crc_Buffering_i_2_n_0
    );
Crc_Buffering_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Cmd_Cnt[7]_i_3_n_0\,
      I1 => Crc_Buffering_reg_n_0,
      O => Crc_Buffering_i_3_n_0
    );
Crc_Buffering_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => RST_IN0,
      D => Crc_Buffering_i_1_n_0,
      Q => Crc_Buffering_reg_n_0
    );
DECODER_ACK_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^req_internal_in\,
      O => DECODER_ACK_i_1_n_0
    );
DECODER_ACK_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      D => DECODER_ACK_i_1_n_0,
      PRE => RST_IN0,
      Q => \^decoder_ack\
    );
\Delay_Cnt[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F10"
    )
        port map (
      I0 => state(4),
      I1 => state(1),
      I2 => \Delay_Cnt[2]_i_2_n_0\,
      I3 => \Delay_Cnt_reg_n_0_[0]\,
      O => \Delay_Cnt[0]_i_1_n_0\
    );
\Delay_Cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FF1000"
    )
        port map (
      I0 => state(1),
      I1 => state(4),
      I2 => \Delay_Cnt_reg_n_0_[0]\,
      I3 => \Delay_Cnt[2]_i_2_n_0\,
      I4 => \Delay_Cnt_reg_n_0_[1]\,
      O => \Delay_Cnt[1]_i_1_n_0\
    );
\Delay_Cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111FFFF10000000"
    )
        port map (
      I0 => state(1),
      I1 => state(4),
      I2 => \Delay_Cnt_reg_n_0_[1]\,
      I3 => \Delay_Cnt_reg_n_0_[0]\,
      I4 => \Delay_Cnt[2]_i_2_n_0\,
      I5 => \Delay_Cnt_reg_n_0_[2]\,
      O => \Delay_Cnt[2]_i_1_n_0\
    );
\Delay_Cnt[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEEAEEEEEAAAA"
    )
        port map (
      I0 => \Delay_Cnt[2]_i_3_n_0\,
      I1 => \Delay_Cnt[2]_i_4_n_0\,
      I2 => \Delay_Cnt_reg_n_0_[2]\,
      I3 => \Delay_Cnt[2]_i_5_n_0\,
      I4 => state(1),
      I5 => state(3),
      O => \Delay_Cnt[2]_i_2_n_0\
    );
\Delay_Cnt[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000028"
    )
        port map (
      I0 => \Cmd_Cnt[7]_i_10_n_0\,
      I1 => state(5),
      I2 => state(8),
      I3 => state(1),
      I4 => state(3),
      I5 => state(4),
      O => \Delay_Cnt[2]_i_3_n_0\
    );
\Delay_Cnt[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \CMD_OUT[37]_i_3_n_0\,
      I1 => state(8),
      I2 => state(5),
      O => \Delay_Cnt[2]_i_4_n_0\
    );
\Delay_Cnt[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \Delay_Cnt_reg_n_0_[0]\,
      I1 => \Delay_Cnt_reg_n_0_[1]\,
      O => \Delay_Cnt[2]_i_5_n_0\
    );
\Delay_Cnt_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => RST_IN0,
      D => \Delay_Cnt[0]_i_1_n_0\,
      Q => \Delay_Cnt_reg_n_0_[0]\
    );
\Delay_Cnt_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => RST_IN0,
      D => \Delay_Cnt[1]_i_1_n_0\,
      Q => \Delay_Cnt_reg_n_0_[1]\
    );
\Delay_Cnt_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => RST_IN0,
      D => \Delay_Cnt[2]_i_1_n_0\,
      Q => \Delay_Cnt_reg_n_0_[2]\
    );
FSM_ACK_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFFFFFCFC0028"
    )
        port map (
      I0 => FSM_ACK_i_2_n_0,
      I1 => state(9),
      I2 => state(6),
      I3 => state(0),
      I4 => \Cmd_Cnt[7]_i_3_n_0\,
      I5 => \^fsm_ack_reg_0\,
      O => FSM_ACK_i_1_n_0
    );
FSM_ACK_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => state(4),
      I1 => \Cmd_Cnt[7]_i_8_n_0\,
      I2 => state(7),
      I3 => state(2),
      O => FSM_ACK_i_2_n_0
    );
FSM_ACK_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      D => FSM_ACK_i_1_n_0,
      PRE => RST_IN0,
      Q => \^fsm_ack_reg_0\
    );
\FSM_onehot_state[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^start_dat_t\(1),
      I1 => \^start_dat_t\(0),
      O => \st_dat_t_reg[1]_0\
    );
\In_Buff_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(0),
      Q => In_Buff(0)
    );
\In_Buff_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(10),
      Q => In_Buff(10)
    );
\In_Buff_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(11),
      Q => In_Buff(11)
    );
\In_Buff_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(12),
      Q => In_Buff(12)
    );
\In_Buff_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(13),
      Q => In_Buff(13)
    );
\In_Buff_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(14),
      Q => In_Buff(14)
    );
\In_Buff_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(15),
      Q => In_Buff(15)
    );
\In_Buff_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(16),
      Q => In_Buff(16)
    );
\In_Buff_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(17),
      Q => In_Buff(17)
    );
\In_Buff_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(18),
      Q => In_Buff(18)
    );
\In_Buff_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(19),
      Q => In_Buff(19)
    );
\In_Buff_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(1),
      Q => In_Buff(1)
    );
\In_Buff_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(20),
      Q => In_Buff(20)
    );
\In_Buff_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(21),
      Q => In_Buff(21)
    );
\In_Buff_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(22),
      Q => In_Buff(22)
    );
\In_Buff_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(23),
      Q => In_Buff(23)
    );
\In_Buff_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(24),
      Q => In_Buff(24)
    );
\In_Buff_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(25),
      Q => In_Buff(25)
    );
\In_Buff_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(26),
      Q => In_Buff(26)
    );
\In_Buff_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(27),
      Q => In_Buff(27)
    );
\In_Buff_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(28),
      Q => In_Buff(28)
    );
\In_Buff_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(29),
      Q => In_Buff(29)
    );
\In_Buff_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(2),
      Q => In_Buff(2)
    );
\In_Buff_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(30),
      Q => In_Buff(30)
    );
\In_Buff_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(31),
      Q => In_Buff(31)
    );
\In_Buff_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(32),
      Q => In_Buff(32)
    );
\In_Buff_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(33),
      Q => In_Buff(33)
    );
\In_Buff_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(34),
      Q => In_Buff(34)
    );
\In_Buff_reg[35]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(35),
      Q => In_Buff(35)
    );
\In_Buff_reg[36]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(36),
      Q => In_Buff(36)
    );
\In_Buff_reg[37]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(37),
      Q => In_Buff(37)
    );
\In_Buff_reg[38]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(38),
      Q => In_Buff(38)
    );
\In_Buff_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(3),
      Q => In_Buff(3)
    );
\In_Buff_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(4),
      Q => In_Buff(4)
    );
\In_Buff_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(5),
      Q => In_Buff(5)
    );
\In_Buff_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(6),
      Q => In_Buff(6)
    );
\In_Buff_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(7),
      Q => In_Buff(7)
    );
\In_Buff_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(8),
      Q => In_Buff(8)
    );
\In_Buff_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(9),
      Q => In_Buff(9)
    );
\NORMAL_INT_REG[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => cmd_in_host(32),
      I1 => cmd_out_master(32),
      I2 => cmd_out_master(34),
      I3 => cmd_in_host(34),
      I4 => cmd_out_master(33),
      I5 => cmd_in_host(33),
      O => \CMD_OUT_reg[32]_0\
    );
\Out_Buff[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80FF00008000"
    )
        port map (
      I0 => \state[0]_i_2_n_0\,
      I1 => sd_cmd_IBUF,
      I2 => \word_select_counter_reg_n_0_[4]\,
      I3 => \Out_Buff[15]_i_2_n_0\,
      I4 => \Out_Buff[16]_i_2_n_0\,
      I5 => \Out_Buff_reg_n_0_[0]\,
      O => \Out_Buff[0]_i_1_n_0\
    );
\Out_Buff[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FFFFFF80000000"
    )
        port map (
      I0 => \state[0]_i_2_n_0\,
      I1 => sd_cmd_IBUF,
      I2 => \word_select_counter_reg_n_0_[4]\,
      I3 => \Out_Buff[26]_i_2_n_0\,
      I4 => \Out_Buff[15]_i_2_n_0\,
      I5 => \Out_Buff_reg_n_0_[10]\,
      O => \Out_Buff[10]_i_1_n_0\
    );
\Out_Buff[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FFFFFF80000000"
    )
        port map (
      I0 => \state[0]_i_2_n_0\,
      I1 => sd_cmd_IBUF,
      I2 => \word_select_counter_reg_n_0_[4]\,
      I3 => \Out_Buff[27]_i_2_n_0\,
      I4 => \Out_Buff[15]_i_2_n_0\,
      I5 => \Out_Buff_reg_n_0_[11]\,
      O => \Out_Buff[11]_i_1_n_0\
    );
\Out_Buff[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00020000"
    )
        port map (
      I0 => \Out_Buff[12]_i_2_n_0\,
      I1 => \Out_Buff[28]_i_2_n_0\,
      I2 => \word_select_counter_reg_n_0_[2]\,
      I3 => \word_select_counter_reg_n_0_[3]\,
      I4 => \Out_Buff[15]_i_2_n_0\,
      I5 => \Out_Buff_reg_n_0_[12]\,
      O => \Out_Buff[12]_i_1_n_0\
    );
\Out_Buff[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \state[0]_i_2_n_0\,
      I1 => sd_cmd_IBUF,
      I2 => \word_select_counter_reg_n_0_[4]\,
      O => \Out_Buff[12]_i_2_n_0\
    );
\Out_Buff[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FFFFFF80000000"
    )
        port map (
      I0 => \state[0]_i_2_n_0\,
      I1 => sd_cmd_IBUF,
      I2 => \word_select_counter_reg_n_0_[4]\,
      I3 => \Out_Buff[31]_i_2_n_0\,
      I4 => \Out_Buff[15]_i_2_n_0\,
      I5 => \Out_Buff_reg_n_0_[15]\,
      O => \Out_Buff[15]_i_1_n_0\
    );
\Out_Buff[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \word_select_counter[4]_i_3_n_0\,
      I1 => \word_select_counter[4]_i_4_n_0\,
      I2 => \word_select_counter_reg_n_0_[4]\,
      O => \Out_Buff[15]_i_2_n_0\
    );
\Out_Buff[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF08FF00000800"
    )
        port map (
      I0 => \state[0]_i_2_n_0\,
      I1 => sd_cmd_IBUF,
      I2 => \word_select_counter_reg_n_0_[4]\,
      I3 => \Out_Buff[31]_i_3_n_0\,
      I4 => \Out_Buff[16]_i_2_n_0\,
      I5 => \Out_Buff_reg_n_0_[16]\,
      O => \Out_Buff[16]_i_1_n_0\
    );
\Out_Buff[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \word_select_counter_reg_n_0_[3]\,
      I1 => \word_select_counter_reg_n_0_[2]\,
      I2 => \word_select_counter_reg_n_0_[1]\,
      I3 => \word_select_counter_reg_n_0_[0]\,
      O => \Out_Buff[16]_i_2_n_0\
    );
\Out_Buff[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FFFFFF08000000"
    )
        port map (
      I0 => \state[0]_i_2_n_0\,
      I1 => sd_cmd_IBUF,
      I2 => \word_select_counter_reg_n_0_[4]\,
      I3 => \Out_Buff[17]_i_2_n_0\,
      I4 => \Out_Buff[31]_i_3_n_0\,
      I5 => \Out_Buff_reg_n_0_[17]\,
      O => \Out_Buff[17]_i_1_n_0\
    );
\Out_Buff[17]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \word_select_counter_reg_n_0_[0]\,
      I1 => \word_select_counter_reg_n_0_[1]\,
      I2 => \word_select_counter_reg_n_0_[3]\,
      I3 => \word_select_counter_reg_n_0_[2]\,
      O => \Out_Buff[17]_i_2_n_0\
    );
\Out_Buff[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FFFFFF08000000"
    )
        port map (
      I0 => \state[0]_i_2_n_0\,
      I1 => sd_cmd_IBUF,
      I2 => \word_select_counter_reg_n_0_[4]\,
      I3 => \Out_Buff[18]_i_2_n_0\,
      I4 => \Out_Buff[31]_i_3_n_0\,
      I5 => \Out_Buff_reg_n_0_[18]\,
      O => \Out_Buff[18]_i_1_n_0\
    );
\Out_Buff[18]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \word_select_counter_reg_n_0_[1]\,
      I1 => \word_select_counter_reg_n_0_[0]\,
      I2 => \word_select_counter_reg_n_0_[3]\,
      I3 => \word_select_counter_reg_n_0_[2]\,
      O => \Out_Buff[18]_i_2_n_0\
    );
\Out_Buff[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00020000"
    )
        port map (
      I0 => \Out_Buff[30]_i_2_n_0\,
      I1 => \Out_Buff[19]_i_2_n_0\,
      I2 => \word_select_counter_reg_n_0_[0]\,
      I3 => \word_select_counter_reg_n_0_[1]\,
      I4 => \Out_Buff[31]_i_3_n_0\,
      I5 => \Out_Buff_reg_n_0_[19]\,
      O => \Out_Buff[19]_i_1_n_0\
    );
\Out_Buff[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \word_select_counter_reg_n_0_[2]\,
      I1 => \word_select_counter_reg_n_0_[3]\,
      O => \Out_Buff[19]_i_2_n_0\
    );
\Out_Buff[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FFFFFF80000000"
    )
        port map (
      I0 => \state[0]_i_2_n_0\,
      I1 => sd_cmd_IBUF,
      I2 => \word_select_counter_reg_n_0_[4]\,
      I3 => \Out_Buff[17]_i_2_n_0\,
      I4 => \Out_Buff[15]_i_2_n_0\,
      I5 => \Out_Buff_reg_n_0_[1]\,
      O => \Out_Buff[1]_i_1_n_0\
    );
\Out_Buff[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => \Out_Buff[30]_i_2_n_0\,
      I1 => \Out_Buff[28]_i_2_n_0\,
      I2 => \word_select_counter_reg_n_0_[3]\,
      I3 => \word_select_counter_reg_n_0_[2]\,
      I4 => \Out_Buff[31]_i_3_n_0\,
      I5 => \Out_Buff_reg_n_0_[20]\,
      O => \Out_Buff[20]_i_1_n_0\
    );
\Out_Buff[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FFFFFF08000000"
    )
        port map (
      I0 => \state[0]_i_2_n_0\,
      I1 => sd_cmd_IBUF,
      I2 => \word_select_counter_reg_n_0_[4]\,
      I3 => \Out_Buff[21]_i_2_n_0\,
      I4 => \Out_Buff[31]_i_3_n_0\,
      I5 => \Out_Buff_reg_n_0_[21]\,
      O => \Out_Buff[21]_i_1_n_0\
    );
\Out_Buff[21]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \word_select_counter_reg_n_0_[2]\,
      I1 => \word_select_counter_reg_n_0_[3]\,
      I2 => \word_select_counter_reg_n_0_[0]\,
      I3 => \word_select_counter_reg_n_0_[1]\,
      O => \Out_Buff[21]_i_2_n_0\
    );
\Out_Buff[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => \Out_Buff[30]_i_2_n_0\,
      I1 => \Out_Buff[23]_i_2_n_0\,
      I2 => \word_select_counter_reg_n_0_[0]\,
      I3 => \word_select_counter_reg_n_0_[1]\,
      I4 => \Out_Buff[31]_i_3_n_0\,
      I5 => \Out_Buff_reg_n_0_[22]\,
      O => \Out_Buff[22]_i_1_n_0\
    );
\Out_Buff[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => \Out_Buff[30]_i_2_n_0\,
      I1 => \Out_Buff[23]_i_2_n_0\,
      I2 => \word_select_counter_reg_n_0_[0]\,
      I3 => \word_select_counter_reg_n_0_[1]\,
      I4 => \Out_Buff[31]_i_3_n_0\,
      I5 => \Out_Buff_reg_n_0_[23]\,
      O => \Out_Buff[23]_i_1_n_0\
    );
\Out_Buff[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \word_select_counter_reg_n_0_[3]\,
      I1 => \word_select_counter_reg_n_0_[2]\,
      O => \Out_Buff[23]_i_2_n_0\
    );
\Out_Buff[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FFFFFF08000000"
    )
        port map (
      I0 => \state[0]_i_2_n_0\,
      I1 => sd_cmd_IBUF,
      I2 => \word_select_counter_reg_n_0_[4]\,
      I3 => \Out_Buff[24]_i_2_n_0\,
      I4 => \Out_Buff[31]_i_3_n_0\,
      I5 => \Out_Buff_reg_n_0_[24]\,
      O => \Out_Buff[24]_i_1_n_0\
    );
\Out_Buff[24]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \word_select_counter_reg_n_0_[3]\,
      I1 => \word_select_counter_reg_n_0_[2]\,
      I2 => \word_select_counter_reg_n_0_[1]\,
      I3 => \word_select_counter_reg_n_0_[0]\,
      O => \Out_Buff[24]_i_2_n_0\
    );
\Out_Buff[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FFFFFF08000000"
    )
        port map (
      I0 => \state[0]_i_2_n_0\,
      I1 => sd_cmd_IBUF,
      I2 => \word_select_counter_reg_n_0_[4]\,
      I3 => \Out_Buff[25]_i_2_n_0\,
      I4 => \Out_Buff[31]_i_3_n_0\,
      I5 => \Out_Buff_reg_n_0_[25]\,
      O => \Out_Buff[25]_i_1_n_0\
    );
\Out_Buff[25]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \word_select_counter_reg_n_0_[0]\,
      I1 => \word_select_counter_reg_n_0_[1]\,
      I2 => \word_select_counter_reg_n_0_[3]\,
      I3 => \word_select_counter_reg_n_0_[2]\,
      O => \Out_Buff[25]_i_2_n_0\
    );
\Out_Buff[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FFFFFF08000000"
    )
        port map (
      I0 => \state[0]_i_2_n_0\,
      I1 => sd_cmd_IBUF,
      I2 => \word_select_counter_reg_n_0_[4]\,
      I3 => \Out_Buff[26]_i_2_n_0\,
      I4 => \Out_Buff[31]_i_3_n_0\,
      I5 => \Out_Buff_reg_n_0_[26]\,
      O => \Out_Buff[26]_i_1_n_0\
    );
\Out_Buff[26]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \word_select_counter_reg_n_0_[1]\,
      I1 => \word_select_counter_reg_n_0_[0]\,
      I2 => \word_select_counter_reg_n_0_[3]\,
      I3 => \word_select_counter_reg_n_0_[2]\,
      O => \Out_Buff[26]_i_2_n_0\
    );
\Out_Buff[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FFFFFF08000000"
    )
        port map (
      I0 => \state[0]_i_2_n_0\,
      I1 => sd_cmd_IBUF,
      I2 => \word_select_counter_reg_n_0_[4]\,
      I3 => \Out_Buff[27]_i_2_n_0\,
      I4 => \Out_Buff[31]_i_3_n_0\,
      I5 => \Out_Buff_reg_n_0_[27]\,
      O => \Out_Buff[27]_i_1_n_0\
    );
\Out_Buff[27]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \word_select_counter_reg_n_0_[1]\,
      I1 => \word_select_counter_reg_n_0_[0]\,
      I2 => \word_select_counter_reg_n_0_[3]\,
      I3 => \word_select_counter_reg_n_0_[2]\,
      O => \Out_Buff[27]_i_2_n_0\
    );
\Out_Buff[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00020000"
    )
        port map (
      I0 => \Out_Buff[30]_i_2_n_0\,
      I1 => \Out_Buff[28]_i_2_n_0\,
      I2 => \word_select_counter_reg_n_0_[2]\,
      I3 => \word_select_counter_reg_n_0_[3]\,
      I4 => \Out_Buff[31]_i_3_n_0\,
      I5 => \Out_Buff_reg_n_0_[28]\,
      O => \Out_Buff[28]_i_1_n_0\
    );
\Out_Buff[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \word_select_counter_reg_n_0_[0]\,
      I1 => \word_select_counter_reg_n_0_[1]\,
      O => \Out_Buff[28]_i_2_n_0\
    );
\Out_Buff[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => \Out_Buff[30]_i_2_n_0\,
      I1 => \Out_Buff[29]_i_2_n_0\,
      I2 => \word_select_counter_reg_n_0_[2]\,
      I3 => \word_select_counter_reg_n_0_[3]\,
      I4 => \Out_Buff[31]_i_3_n_0\,
      I5 => \Out_Buff_reg_n_0_[29]\,
      O => \Out_Buff[29]_i_1_n_0\
    );
\Out_Buff[29]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \word_select_counter_reg_n_0_[1]\,
      I1 => \word_select_counter_reg_n_0_[0]\,
      O => \Out_Buff[29]_i_2_n_0\
    );
\Out_Buff[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FFFFFF80000000"
    )
        port map (
      I0 => \state[0]_i_2_n_0\,
      I1 => sd_cmd_IBUF,
      I2 => \word_select_counter_reg_n_0_[4]\,
      I3 => \Out_Buff[18]_i_2_n_0\,
      I4 => \Out_Buff[15]_i_2_n_0\,
      I5 => \Out_Buff_reg_n_0_[2]\,
      O => \Out_Buff[2]_i_1_n_0\
    );
\Out_Buff[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => \Out_Buff[30]_i_2_n_0\,
      I1 => \Out_Buff[30]_i_3_n_0\,
      I2 => \word_select_counter_reg_n_0_[2]\,
      I3 => \word_select_counter_reg_n_0_[3]\,
      I4 => \Out_Buff[31]_i_3_n_0\,
      I5 => \Out_Buff_reg_n_0_[30]\,
      O => \Out_Buff[30]_i_1_n_0\
    );
\Out_Buff[30]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \state[0]_i_2_n_0\,
      I1 => sd_cmd_IBUF,
      I2 => \word_select_counter_reg_n_0_[4]\,
      O => \Out_Buff[30]_i_2_n_0\
    );
\Out_Buff[30]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \word_select_counter_reg_n_0_[0]\,
      I1 => \word_select_counter_reg_n_0_[1]\,
      O => \Out_Buff[30]_i_3_n_0\
    );
\Out_Buff[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FFFFFF08000000"
    )
        port map (
      I0 => \state[0]_i_2_n_0\,
      I1 => sd_cmd_IBUF,
      I2 => \word_select_counter_reg_n_0_[4]\,
      I3 => \Out_Buff[31]_i_2_n_0\,
      I4 => \Out_Buff[31]_i_3_n_0\,
      I5 => \Out_Buff_reg_n_0_[31]\,
      O => \Out_Buff[31]_i_1_n_0\
    );
\Out_Buff[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \word_select_counter_reg_n_0_[3]\,
      I1 => \word_select_counter_reg_n_0_[2]\,
      I2 => \word_select_counter_reg_n_0_[1]\,
      I3 => \word_select_counter_reg_n_0_[0]\,
      O => \Out_Buff[31]_i_2_n_0\
    );
\Out_Buff[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \word_select_counter[4]_i_4_n_0\,
      I1 => \word_select_counter_reg_n_0_[4]\,
      I2 => \word_select_counter[4]_i_3_n_0\,
      O => \Out_Buff[31]_i_3_n_0\
    );
\Out_Buff[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0400"
    )
        port map (
      I0 => \Cmd_Cnt[6]_i_2_n_0\,
      I1 => sd_cmd_IBUF,
      I2 => \state[0]_i_2_n_0\,
      I3 => \word_select_counter[4]_i_3_n_0\,
      I4 => \Out_Buff_reg_n_0_[32]\,
      O => \Out_Buff[32]_i_1_n_0\
    );
\Out_Buff[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => \Out_Buff[33]_i_2_n_0\,
      I1 => \Cmd_Cnt_reg_n_0_[1]\,
      I2 => \Cmd_Cnt_reg_n_0_[2]\,
      I3 => \Out_Buff[37]_i_3_n_0\,
      I4 => \word_select_counter[4]_i_3_n_0\,
      I5 => \Out_Buff_reg_n_0_[33]\,
      O => \Out_Buff[33]_i_1_n_0\
    );
\Out_Buff[33]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \Out_Buff[33]_i_3_n_0\,
      I1 => sd_cmd_IBUF,
      O => \Out_Buff[33]_i_2_n_0\
    );
\Out_Buff[33]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[1]\,
      I1 => \Cmd_Cnt_reg_n_0_[2]\,
      O => \Out_Buff[33]_i_3_n_0\
    );
\Out_Buff[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF20000000"
    )
        port map (
      I0 => \Out_Buff[34]_i_2_n_0\,
      I1 => \state[0]_i_2_n_0\,
      I2 => \Out_Buff[34]_i_3_n_0\,
      I3 => \Cmd_Cnt_reg_n_0_[0]\,
      I4 => \word_select_counter[4]_i_3_n_0\,
      I5 => \Out_Buff_reg_n_0_[34]\,
      O => \Out_Buff[34]_i_1_n_0\
    );
\Out_Buff[34]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Out_Buff[34]_i_4_n_0\,
      I1 => sd_cmd_IBUF,
      O => \Out_Buff[34]_i_2_n_0\
    );
\Out_Buff[34]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[2]\,
      I1 => \Cmd_Cnt_reg_n_0_[1]\,
      O => \Out_Buff[34]_i_3_n_0\
    );
\Out_Buff[34]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[1]\,
      I1 => \Cmd_Cnt_reg_n_0_[2]\,
      I2 => \Cmd_Cnt_reg_n_0_[0]\,
      O => \Out_Buff[34]_i_4_n_0\
    );
\Out_Buff[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => \Out_Buff[35]_i_2_n_0\,
      I1 => \Cmd_Cnt_reg_n_0_[2]\,
      I2 => \Cmd_Cnt_reg_n_0_[1]\,
      I3 => \Out_Buff[37]_i_3_n_0\,
      I4 => \word_select_counter[4]_i_3_n_0\,
      I5 => \Out_Buff_reg_n_0_[35]\,
      O => \Out_Buff[35]_i_1_n_0\
    );
\Out_Buff[35]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Out_Buff[34]_i_3_n_0\,
      I1 => sd_cmd_IBUF,
      O => \Out_Buff[35]_i_2_n_0\
    );
\Out_Buff[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF20000000"
    )
        port map (
      I0 => \Out_Buff[36]_i_2_n_0\,
      I1 => \state[0]_i_2_n_0\,
      I2 => \Out_Buff[36]_i_3_n_0\,
      I3 => \Cmd_Cnt_reg_n_0_[0]\,
      I4 => \word_select_counter[4]_i_3_n_0\,
      I5 => \Out_Buff_reg_n_0_[36]\,
      O => \Out_Buff[36]_i_1_n_0\
    );
\Out_Buff[36]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Out_Buff[36]_i_4_n_0\,
      I1 => sd_cmd_IBUF,
      O => \Out_Buff[36]_i_2_n_0\
    );
\Out_Buff[36]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[1]\,
      I1 => \Cmd_Cnt_reg_n_0_[2]\,
      O => \Out_Buff[36]_i_3_n_0\
    );
\Out_Buff[36]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[2]\,
      I1 => \Cmd_Cnt_reg_n_0_[1]\,
      I2 => \Cmd_Cnt_reg_n_0_[0]\,
      O => \Out_Buff[36]_i_4_n_0\
    );
\Out_Buff[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => \Out_Buff[37]_i_2_n_0\,
      I1 => \Cmd_Cnt_reg_n_0_[1]\,
      I2 => \Cmd_Cnt_reg_n_0_[2]\,
      I3 => \Out_Buff[37]_i_3_n_0\,
      I4 => \word_select_counter[4]_i_3_n_0\,
      I5 => \Out_Buff_reg_n_0_[37]\,
      O => \Out_Buff[37]_i_1_n_0\
    );
\Out_Buff[37]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Out_Buff[36]_i_3_n_0\,
      I1 => sd_cmd_IBUF,
      O => \Out_Buff[37]_i_2_n_0\
    );
\Out_Buff[37]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[6]\,
      I1 => \Cmd_Cnt_reg_n_0_[7]\,
      I2 => \Cmd_Cnt_reg_n_0_[4]\,
      I3 => \Cmd_Cnt_reg_n_0_[3]\,
      I4 => \Cmd_Cnt_reg_n_0_[5]\,
      I5 => \Cmd_Cnt_reg_n_0_[0]\,
      O => \Out_Buff[37]_i_3_n_0\
    );
\Out_Buff[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => \Out_Buff[12]_i_2_n_0\,
      I1 => \Out_Buff[28]_i_2_n_0\,
      I2 => \word_select_counter_reg_n_0_[3]\,
      I3 => \word_select_counter_reg_n_0_[2]\,
      I4 => \Out_Buff[15]_i_2_n_0\,
      I5 => \Out_Buff_reg_n_0_[4]\,
      O => \Out_Buff[4]_i_1_n_0\
    );
\Out_Buff[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FFFFFF80000000"
    )
        port map (
      I0 => \state[0]_i_2_n_0\,
      I1 => sd_cmd_IBUF,
      I2 => \word_select_counter_reg_n_0_[4]\,
      I3 => \Out_Buff[21]_i_2_n_0\,
      I4 => \Out_Buff[15]_i_2_n_0\,
      I5 => \Out_Buff_reg_n_0_[5]\,
      O => \Out_Buff[5]_i_1_n_0\
    );
\Out_Buff[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FFFFFF80000000"
    )
        port map (
      I0 => \state[0]_i_2_n_0\,
      I1 => sd_cmd_IBUF,
      I2 => \word_select_counter_reg_n_0_[4]\,
      I3 => \Out_Buff[24]_i_2_n_0\,
      I4 => \Out_Buff[15]_i_2_n_0\,
      I5 => \Out_Buff_reg_n_0_[8]\,
      O => \Out_Buff[8]_i_1_n_0\
    );
\Out_Buff[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FFFFFF80000000"
    )
        port map (
      I0 => \state[0]_i_2_n_0\,
      I1 => sd_cmd_IBUF,
      I2 => \word_select_counter_reg_n_0_[4]\,
      I3 => \Out_Buff[25]_i_2_n_0\,
      I4 => \Out_Buff[15]_i_2_n_0\,
      I5 => \Out_Buff_reg_n_0_[9]\,
      O => \Out_Buff[9]_i_1_n_0\
    );
\Out_Buff_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[0]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[0]\
    );
\Out_Buff_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[10]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[10]\
    );
\Out_Buff_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[11]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[11]\
    );
\Out_Buff_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[12]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[12]\
    );
\Out_Buff_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[15]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[15]\
    );
\Out_Buff_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[16]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[16]\
    );
\Out_Buff_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[17]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[17]\
    );
\Out_Buff_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[18]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[18]\
    );
\Out_Buff_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[19]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[19]\
    );
\Out_Buff_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[1]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[1]\
    );
\Out_Buff_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[20]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[20]\
    );
\Out_Buff_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[21]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[21]\
    );
\Out_Buff_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[22]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[22]\
    );
\Out_Buff_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[23]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[23]\
    );
\Out_Buff_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[24]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[24]\
    );
\Out_Buff_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[25]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[25]\
    );
\Out_Buff_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[26]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[26]\
    );
\Out_Buff_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[27]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[27]\
    );
\Out_Buff_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[28]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[28]\
    );
\Out_Buff_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[29]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[29]\
    );
\Out_Buff_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[2]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[2]\
    );
\Out_Buff_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[30]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[30]\
    );
\Out_Buff_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[31]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[31]\
    );
\Out_Buff_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[32]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[32]\
    );
\Out_Buff_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[33]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[33]\
    );
\Out_Buff_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[34]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[34]\
    );
\Out_Buff_reg[35]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[35]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[35]\
    );
\Out_Buff_reg[36]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[36]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[36]\
    );
\Out_Buff_reg[37]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[37]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[37]\
    );
\Out_Buff_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[4]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[4]\
    );
\Out_Buff_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[5]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[5]\
    );
\Out_Buff_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[8]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[8]\
    );
\Out_Buff_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[9]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[9]\
    );
REQ_OUT_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => REQ_OUT_i_2_n_0,
      I1 => REQ_OUT_i_3_n_0,
      I2 => REQ_OUT_i_4_n_0,
      I3 => REQ_OUT_i_5_n_0,
      I4 => \^req_in_host\,
      O => REQ_OUT_i_1_n_0
    );
REQ_OUT_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => state(4),
      I1 => \Cmd_Cnt[7]_i_8_n_0\,
      I2 => state(0),
      I3 => state(6),
      I4 => state(9),
      O => REQ_OUT_i_10_n_0
    );
REQ_OUT_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF040"
    )
        port map (
      I0 => state(6),
      I1 => STATUS0_in(6),
      I2 => \STATUS[6]_i_3_n_0\,
      I3 => state(3),
      I4 => REQ_OUT_i_6_n_0,
      I5 => REQ_OUT_i_7_n_0,
      O => REQ_OUT_i_2_n_0
    );
REQ_OUT_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000200"
    )
        port map (
      I0 => CRC_Valid_i_4_n_0,
      I1 => \Cmd_Cnt_reg_n_0_[1]\,
      I2 => \Cmd_Cnt_reg_n_0_[2]\,
      I3 => \Cmd_Cnt_reg_n_0_[0]\,
      I4 => \state[0]_i_2_n_0\,
      I5 => REQ_OUT_i_8_n_0,
      O => REQ_OUT_i_3_n_0
    );
REQ_OUT_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888F88888"
    )
        port map (
      I0 => Ack_internal_in,
      I1 => REQ_OUT_i_9_n_0,
      I2 => FSM_ACK_i_2_n_0,
      I3 => state(9),
      I4 => state(6),
      I5 => state(0),
      O => REQ_OUT_i_4_n_0
    );
REQ_OUT_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002800000000"
    )
        port map (
      I0 => REQ_OUT_i_10_n_0,
      I1 => state(7),
      I2 => state(2),
      I3 => \Cmd_Cnt_reg_n_0_[2]\,
      I4 => \Cmd_Cnt_reg_n_0_[1]\,
      I5 => \Out_Buff[37]_i_3_n_0\,
      O => REQ_OUT_i_5_n_0
    );
REQ_OUT_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => state(6),
      I1 => state(4),
      I2 => state(3),
      I3 => STATUS0_in(6),
      I4 => \state[1]_i_4_n_0\,
      I5 => \Out_Buff[37]_i_3_n_0\,
      O => REQ_OUT_i_6_n_0
    );
REQ_OUT_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => cmd_out_o_i_8_n_0,
      I1 => state(3),
      I2 => state(4),
      I3 => state(6),
      I4 => STATUS0_in(6),
      I5 => \state[0]_i_2_n_0\,
      O => REQ_OUT_i_7_n_0
    );
REQ_OUT_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002022000000000"
    )
        port map (
      I0 => \CMD_OUT[37]_i_3_n_0\,
      I1 => state(1),
      I2 => state(3),
      I3 => state(5),
      I4 => state(8),
      I5 => \STATUS[6]_i_3_n_0\,
      O => REQ_OUT_i_8_n_0
    );
REQ_OUT_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \Cmd_Cnt[7]_i_6_n_0\,
      I1 => \Cmd_Cnt[7]_i_3_n_0\,
      O => REQ_OUT_i_9_n_0
    );
REQ_OUT_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => RST_IN0,
      D => REQ_OUT_i_1_n_0,
      Q => \^req_in_host\
    );
Req_internal_in_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => RST_IN0,
      D => \^q\,
      Q => \^req_internal_in\
    );
\Response_Size_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => settings(1),
      Q => Response_Size(3)
    );
\Response_Size_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => settings(0),
      Q => Response_Size(4)
    );
\STATUS[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => state(5),
      I1 => CRC_Valid_reg_n_0,
      I2 => \STATUS[6]_i_2_n_0\,
      I3 => \^serial_status\(0),
      O => \STATUS[5]_i_1_n_0\
    );
\STATUS[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => state(5),
      I1 => state(8),
      I2 => \STATUS[6]_i_2_n_0\,
      I3 => \^serial_status\(1),
      O => \STATUS[6]_i_1_n_0\
    );
\STATUS[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08080800000000"
    )
        port map (
      I0 => \Out_Buff[37]_i_3_n_0\,
      I1 => state(2),
      I2 => \state[1]_i_4_n_0\,
      I3 => \STATUS[6]_i_3_n_0\,
      I4 => STATUS0_in(6),
      I5 => \state[9]_i_3_n_0\,
      O => \STATUS[6]_i_2_n_0\
    );
\STATUS[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \Delay_Cnt_reg_n_0_[2]\,
      I1 => \Delay_Cnt_reg_n_0_[1]\,
      I2 => \Delay_Cnt_reg_n_0_[0]\,
      O => \STATUS[6]_i_3_n_0\
    );
\STATUS[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => state(5),
      I1 => state(8),
      O => STATUS0_in(6)
    );
\STATUS_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => RST_IN0,
      D => \STATUS[5]_i_1_n_0\,
      Q => \^serial_status\(0)
    );
\STATUS_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => RST_IN0,
      D => \STATUS[6]_i_1_n_0\,
      Q => \^serial_status\(1)
    );
Write_Only_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => RST_IN0,
      D => Write_Only2_out,
      Q => Write_Only
    );
Write_Read_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => RST_IN0,
      D => Write_Read,
      Q => Write_Read_reg_n_0
    );
ack_q_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_ack_reg_0\,
      I1 => \^decoder_ack\,
      O => ack_in_host
    );
block_read_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => settings(4),
      Q => block_read
    );
block_write_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => settings(3),
      Q => block_write
    );
cmd_oe_o_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cmd_oe_o_i_2_n_0,
      O => cmd_oe_o_i_1_n_0
    );
cmd_oe_o_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF08"
    )
        port map (
      I0 => Crc_Buffering_reg_n_0,
      I1 => \Cmd_Cnt[7]_i_8_n_0\,
      I2 => state(4),
      I3 => state(0),
      O => cmd_oe_o_i_2_n_0
    );
cmd_oe_o_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \Cmd_Cnt[7]_i_1_n_0\,
      CLR => RST_IN0,
      D => cmd_oe_o_i_1_n_0,
      Q => sd_cmd_TRI
    );
cmd_out_o_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000000F8"
    )
        port map (
      I0 => In_Buff(33),
      I1 => cmd_out_o_i_24_n_0,
      I2 => cmd_out_o_i_25_n_0,
      I3 => \Out_Buff[33]_i_3_n_0\,
      I4 => \Cmd_Cnt_reg_n_0_[0]\,
      I5 => cmd_out_o_i_26_n_0,
      O => cmd_out_o_i_10_n_0
    );
cmd_out_o_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888F888800000000"
    )
        port map (
      I0 => cmd_out_o_i_8_n_0,
      I1 => cmd_out_o_i_27_n_0,
      I2 => \Cmd_Cnt[6]_i_2_n_0\,
      I3 => \Cmd_Cnt_reg_n_0_[3]\,
      I4 => In_Buff(16),
      I5 => cmd_out_o_i_19_n_0,
      O => cmd_out_o_i_11_n_0
    );
cmd_out_o_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEAAAAAAAEAAAAA"
    )
        port map (
      I0 => state(0),
      I1 => cmd_out_o_i_30_n_0,
      I2 => \Out_Buff[36]_i_3_n_0\,
      I3 => \Cmd_Cnt_reg_n_0_[0]\,
      I4 => cmd_out_o_i_19_n_0,
      I5 => cmd_out_o_i_31_n_0,
      O => cmd_out_o_i_14_n_0
    );
cmd_out_o_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8080F0808080"
    )
        port map (
      I0 => In_Buff(38),
      I1 => cmd_out_o_i_8_n_0,
      I2 => cmd_out_o_i_24_n_0,
      I3 => In_Buff(37),
      I4 => cmd_out_o_i_33_n_0,
      I5 => cmd_out_o_i_34_n_0,
      O => cmd_out_o_i_16_n_0
    );
cmd_out_o_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFC000C888C000"
    )
        port map (
      I0 => In_Buff(36),
      I1 => cmd_out_o_i_24_n_0,
      I2 => In_Buff(35),
      I3 => cmd_out_o_i_28_n_0,
      I4 => \Out_Buff[36]_i_4_n_0\,
      I5 => CRC_OUT_i_8_n_0,
      O => cmd_out_o_i_17_n_0
    );
cmd_out_o_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => In_Buff(11),
      I1 => \Cmd_Cnt_reg_n_0_[3]\,
      I2 => In_Buff(19),
      O => cmd_out_o_i_18_n_0
    );
cmd_out_o_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[4]\,
      I1 => \Cmd_Cnt_reg_n_0_[5]\,
      O => cmd_out_o_i_19_n_0
    );
cmd_out_o_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF88F8"
    )
        port map (
      I0 => cmd_out_o_i_7_n_0,
      I1 => cmd_out_o_i_8_n_0,
      I2 => cmd_out_o_i_9_n_0,
      I3 => \Cmd_Cnt[6]_i_2_n_0\,
      I4 => cmd_out_o_i_10_n_0,
      I5 => cmd_out_o_i_11_n_0,
      O => cmd_out_o_i_2_n_0
    );
cmd_out_o_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => In_Buff(10),
      I1 => \Cmd_Cnt_reg_n_0_[3]\,
      I2 => In_Buff(18),
      O => cmd_out_o_i_20_n_0
    );
cmd_out_o_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => In_Buff(2),
      I1 => In_Buff(26),
      I2 => \Cmd_Cnt_reg_n_0_[4]\,
      I3 => \Cmd_Cnt_reg_n_0_[3]\,
      I4 => \Cmd_Cnt_reg_n_0_[5]\,
      O => cmd_out_o_i_21_n_0
    );
cmd_out_o_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0000B8000000B8"
    )
        port map (
      I0 => In_Buff(15),
      I1 => \Cmd_Cnt_reg_n_0_[3]\,
      I2 => In_Buff(23),
      I3 => \Cmd_Cnt_reg_n_0_[1]\,
      I4 => \Cmd_Cnt_reg_n_0_[2]\,
      I5 => cmd_out_o_i_35_n_0,
      O => cmd_out_o_i_23_n_0
    );
cmd_out_o_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0E00F"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[6]\,
      I1 => \Cmd_Cnt_reg_n_0_[7]\,
      I2 => \Cmd_Cnt_reg_n_0_[5]\,
      I3 => \Cmd_Cnt_reg_n_0_[3]\,
      I4 => \Cmd_Cnt_reg_n_0_[4]\,
      O => cmd_out_o_i_24_n_0
    );
cmd_out_o_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => In_Buff(1),
      I1 => In_Buff(25),
      I2 => \Cmd_Cnt_reg_n_0_[4]\,
      I3 => \Cmd_Cnt_reg_n_0_[3]\,
      I4 => \Cmd_Cnt_reg_n_0_[5]\,
      O => cmd_out_o_i_25_n_0
    );
cmd_out_o_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \state[7]_i_4_n_0\,
      I1 => \Cmd_Cnt_reg_n_0_[5]\,
      I2 => \Cmd_Cnt_reg_n_0_[4]\,
      I3 => \Cmd_Cnt_reg_n_0_[0]\,
      I4 => \Cmd_Cnt_reg_n_0_[3]\,
      I5 => \state[1]_i_4_n_0\,
      O => cmd_out_o_i_26_n_0
    );
cmd_out_o_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => In_Buff(14),
      I1 => \Cmd_Cnt_reg_n_0_[3]\,
      I2 => In_Buff(22),
      O => cmd_out_o_i_27_n_0
    );
cmd_out_o_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[1]\,
      I1 => \Cmd_Cnt_reg_n_0_[2]\,
      I2 => \Cmd_Cnt_reg_n_0_[0]\,
      O => cmd_out_o_i_28_n_0
    );
cmd_out_o_i_29: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => In_Buff(3),
      I1 => In_Buff(27),
      I2 => \Cmd_Cnt_reg_n_0_[4]\,
      I3 => \Cmd_Cnt_reg_n_0_[3]\,
      I4 => \Cmd_Cnt_reg_n_0_[5]\,
      O => cmd_out_o_i_29_n_0
    );
cmd_out_o_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => In_Buff(13),
      I1 => \Cmd_Cnt_reg_n_0_[3]\,
      I2 => In_Buff(21),
      O => cmd_out_o_i_30_n_0
    );
cmd_out_o_i_31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => In_Buff(12),
      I1 => \Cmd_Cnt_reg_n_0_[3]\,
      I2 => In_Buff(20),
      O => cmd_out_o_i_31_n_0
    );
cmd_out_o_i_33: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[2]\,
      I1 => \Cmd_Cnt_reg_n_0_[1]\,
      I2 => \Cmd_Cnt_reg_n_0_[0]\,
      O => cmd_out_o_i_33_n_0
    );
cmd_out_o_i_34: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => In_Buff(5),
      I1 => In_Buff(29),
      I2 => \Cmd_Cnt_reg_n_0_[4]\,
      I3 => \Cmd_Cnt_reg_n_0_[3]\,
      I4 => \Cmd_Cnt_reg_n_0_[5]\,
      O => cmd_out_o_i_34_n_0
    );
cmd_out_o_i_35: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => In_Buff(9),
      I1 => \Cmd_Cnt_reg_n_0_[3]\,
      I2 => In_Buff(17),
      O => cmd_out_o_i_35_n_0
    );
cmd_out_o_i_36: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[4]\,
      I1 => \Cmd_Cnt_reg_n_0_[3]\,
      I2 => \Cmd_Cnt_reg_n_0_[5]\,
      O => cmd_out_o_i_36_n_0
    );
cmd_out_o_i_37: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[5]\,
      I1 => \Cmd_Cnt_reg_n_0_[4]\,
      I2 => \Cmd_Cnt_reg_n_0_[3]\,
      O => cmd_out_o_i_37_n_0
    );
cmd_out_o_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF008800C0008800"
    )
        port map (
      I0 => cmd_out_o_i_18_n_0,
      I1 => cmd_out_o_i_19_n_0,
      I2 => cmd_out_o_i_20_n_0,
      I3 => \Out_Buff[34]_i_3_n_0\,
      I4 => \Cmd_Cnt_reg_n_0_[0]\,
      I5 => cmd_out_o_i_21_n_0,
      O => cmd_out_o_i_4_n_0
    );
cmd_out_o_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020002003000"
    )
        port map (
      I0 => Crc_Buffering_reg_n_0,
      I1 => FSM_ACK,
      I2 => state(0),
      I3 => \Cmd_Cnt[7]_i_9_n_0\,
      I4 => state(7),
      I5 => state(2),
      O => cmd_out_o_i_6_n_0
    );
cmd_out_o_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => In_Buff(6),
      I1 => In_Buff(30),
      I2 => \Cmd_Cnt_reg_n_0_[4]\,
      I3 => \Cmd_Cnt_reg_n_0_[3]\,
      I4 => \Cmd_Cnt_reg_n_0_[5]\,
      O => cmd_out_o_i_7_n_0
    );
cmd_out_o_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[0]\,
      I1 => \Cmd_Cnt_reg_n_0_[2]\,
      I2 => \Cmd_Cnt_reg_n_0_[1]\,
      O => cmd_out_o_i_8_n_0
    );
cmd_out_o_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BE888E88B28882"
    )
        port map (
      I0 => In_Buff(32),
      I1 => \Cmd_Cnt_reg_n_0_[5]\,
      I2 => \Cmd_Cnt_reg_n_0_[3]\,
      I3 => \Cmd_Cnt_reg_n_0_[4]\,
      I4 => In_Buff(24),
      I5 => In_Buff(0),
      O => cmd_out_o_i_9_n_0
    );
cmd_out_o_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      D => CRC_7_n_1,
      PRE => RST_IN0,
      Q => \^sd_cmd_obuf\
    );
q1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => RST_IN0,
      D => ack_out_master,
      Q => q1
    );
q_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => RST_IN0,
      D => req_out_master,
      Q => \^q\
    );
\st_dat_t[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E222FFFFE2220000"
    )
        port map (
      I0 => state(4),
      I1 => state(2),
      I2 => block_read,
      I3 => block_write,
      I4 => \st_dat_t[1]_i_2_n_0\,
      I5 => \^start_dat_t\(0),
      O => \st_dat_t[0]_i_1_n_0\
    );
\st_dat_t[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008FFFFF008F0000"
    )
        port map (
      I0 => block_read,
      I1 => block_write,
      I2 => state(4),
      I3 => state(1),
      I4 => \st_dat_t[1]_i_2_n_0\,
      I5 => \^start_dat_t\(1),
      O => \st_dat_t[1]_i_1_n_0\
    );
\st_dat_t[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF22200000"
    )
        port map (
      I0 => CRC_Valid_i_4_n_0,
      I1 => CRC_Enable_reg_i_3_n_0,
      I2 => \CRC_IN[6]_i_14_n_0\,
      I3 => \CRC_IN[6]_i_15_n_0\,
      I4 => block_write,
      I5 => \st_dat_t[1]_i_3_n_0\,
      O => \st_dat_t[1]_i_2_n_0\
    );
\st_dat_t[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \Cmd_Cnt[7]_i_3_n_0\,
      I1 => \Cmd_Cnt[6]_i_2_n_0\,
      I2 => block_read,
      I3 => Crc_Buffering_reg_n_0,
      I4 => \st_dat_t[1]_i_4_n_0\,
      I5 => \Cmd_Cnt[7]_i_5_n_0\,
      O => \st_dat_t[1]_i_3_n_0\
    );
\st_dat_t[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[4]\,
      I1 => \Cmd_Cnt_reg_n_0_[3]\,
      I2 => \Cmd_Cnt_reg_n_0_[5]\,
      I3 => \Cmd_Cnt_reg_n_0_[6]\,
      I4 => \Cmd_Cnt_reg_n_0_[7]\,
      O => \st_dat_t[1]_i_4_n_0\
    );
\st_dat_t_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => RST_IN0,
      D => \st_dat_t[0]_i_1_n_0\,
      Q => \^start_dat_t\(0)
    );
\st_dat_t_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => RST_IN0,
      D => \st_dat_t[1]_i_1_n_0\,
      Q => \^start_dat_t\(1)
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0100FFFF"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[2]\,
      I1 => \Cmd_Cnt_reg_n_0_[1]\,
      I2 => \state[0]_i_2_n_0\,
      I3 => state(0),
      I4 => \state[9]_i_3_n_0\,
      O => next_state(0)
    );
\state[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[5]\,
      I1 => \Cmd_Cnt_reg_n_0_[3]\,
      I2 => \Cmd_Cnt_reg_n_0_[4]\,
      I3 => \Cmd_Cnt_reg_n_0_[7]\,
      I4 => \Cmd_Cnt_reg_n_0_[6]\,
      O => \state[0]_i_2_n_0\
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0B0A0B0A0B0A0"
    )
        port map (
      I0 => FSM_ACK,
      I1 => Write_Only,
      I2 => \state[9]_i_3_n_0\,
      I3 => \state[7]_i_2_n_0\,
      I4 => state(0),
      I5 => \state[1]_i_3_n_0\,
      O => next_state(1)
    );
\state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => state(6),
      I1 => state(9),
      O => FSM_ACK
    );
\state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \state[1]_i_4_n_0\,
      I1 => \Cmd_Cnt_reg_n_0_[6]\,
      I2 => \Cmd_Cnt_reg_n_0_[7]\,
      I3 => \Cmd_Cnt_reg_n_0_[4]\,
      I4 => \Cmd_Cnt_reg_n_0_[3]\,
      I5 => \Cmd_Cnt_reg_n_0_[5]\,
      O => \state[1]_i_3_n_0\
    );
\state[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[1]\,
      I1 => \Cmd_Cnt_reg_n_0_[2]\,
      O => \state[1]_i_4_n_0\
    );
\state[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88880000F8880000"
    )
        port map (
      I0 => Write_Read_reg_n_0,
      I1 => state(1),
      I2 => \state[7]_i_3_n_0\,
      I3 => state(2),
      I4 => \state[9]_i_3_n_0\,
      I5 => \state[7]_i_4_n_0\,
      O => next_state(2)
    );
\state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \state[8]_i_2_n_0\,
      I1 => state(2),
      I2 => \state[4]_i_2__0_n_0\,
      I3 => \state[9]_i_3_n_0\,
      I4 => state(3),
      O => next_state(3)
    );
\state[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4040F040"
    )
        port map (
      I0 => \state[4]_i_2__0_n_0\,
      I1 => state(3),
      I2 => \state[9]_i_3_n_0\,
      I3 => state(4),
      I4 => in8,
      O => next_state(4)
    );
\state[4]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \Delay_Cnt_reg_n_0_[1]\,
      I1 => \Delay_Cnt_reg_n_0_[2]\,
      I2 => sd_cmd_IBUF,
      O => \state[4]_i_2__0_n_0\
    );
\state[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080F080"
    )
        port map (
      I0 => in8,
      I1 => state(4),
      I2 => \state[9]_i_3_n_0\,
      I3 => state(5),
      I4 => Ack_internal_in,
      O => next_state(5)
    );
\state[5]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => Response_Size(4),
      I1 => \Cmd_Cnt_reg_n_0_[1]\,
      I2 => \Cmd_Cnt_reg_n_0_[0]\,
      O => \state[5]_i_10_n_0\
    );
\state[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F570"
    )
        port map (
      I0 => Response_Size(4),
      I1 => Response_Size(3),
      I2 => \Cmd_Cnt_reg_n_0_[7]\,
      I3 => \Cmd_Cnt_reg_n_0_[6]\,
      O => \state[5]_i_3_n_0\
    );
\state[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA0E"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[5]\,
      I1 => \Cmd_Cnt_reg_n_0_[4]\,
      I2 => Response_Size(3),
      I3 => Response_Size(4),
      O => \state[5]_i_4_n_0\
    );
\state[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[2]\,
      I1 => Response_Size(4),
      I2 => Response_Size(3),
      I3 => \Cmd_Cnt_reg_n_0_[3]\,
      O => \state[5]_i_5_n_0\
    );
\state[5]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[1]\,
      I1 => \Cmd_Cnt_reg_n_0_[0]\,
      I2 => Response_Size(4),
      O => \state[5]_i_6_n_0\
    );
\state[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0483"
    )
        port map (
      I0 => Response_Size(3),
      I1 => Response_Size(4),
      I2 => \Cmd_Cnt_reg_n_0_[7]\,
      I3 => \Cmd_Cnt_reg_n_0_[6]\,
      O => \state[5]_i_7_n_0\
    );
\state[5]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1841"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[5]\,
      I1 => \Cmd_Cnt_reg_n_0_[4]\,
      I2 => Response_Size(4),
      I3 => Response_Size(3),
      O => \state[5]_i_8_n_0\
    );
\state[5]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => Response_Size(4),
      I1 => \Cmd_Cnt_reg_n_0_[2]\,
      I2 => Response_Size(3),
      I3 => \Cmd_Cnt_reg_n_0_[3]\,
      O => \state[5]_i_9_n_0\
    );
\state[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => state(5),
      I1 => Ack_internal_in,
      I2 => \state[9]_i_3_n_0\,
      O => next_state(6)
    );
\state[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88880000F8880000"
    )
        port map (
      I0 => \state[7]_i_2_n_0\,
      I1 => Write_Only,
      I2 => \state[7]_i_3_n_0\,
      I3 => state(7),
      I4 => \state[9]_i_3_n_0\,
      I5 => \state[7]_i_4_n_0\,
      O => next_state(7)
    );
\state[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state(1),
      I1 => Write_Read_reg_n_0,
      O => \state[7]_i_2_n_0\
    );
\state[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00FF7FFFFFFF"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[2]\,
      I1 => \Cmd_Cnt_reg_n_0_[1]\,
      I2 => \Cmd_Cnt_reg_n_0_[0]\,
      I3 => \Cmd_Cnt_reg_n_0_[5]\,
      I4 => \Cmd_Cnt_reg_n_0_[3]\,
      I5 => \Cmd_Cnt_reg_n_0_[4]\,
      O => \state[7]_i_3_n_0\
    );
\state[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[6]\,
      I1 => \Cmd_Cnt_reg_n_0_[7]\,
      O => \state[7]_i_4_n_0\
    );
\state[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F008800"
    )
        port map (
      I0 => \state[8]_i_2_n_0\,
      I1 => state(7),
      I2 => \state[8]_i_3_n_0\,
      I3 => \state[9]_i_3_n_0\,
      I4 => state(8),
      O => next_state(8)
    );
\state[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEEEEFEEEEE"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[6]\,
      I1 => \Cmd_Cnt_reg_n_0_[7]\,
      I2 => \Cmd_Cnt_reg_n_0_[3]\,
      I3 => \Cmd_Cnt[6]_i_2_n_0\,
      I4 => \Cmd_Cnt_reg_n_0_[5]\,
      I5 => \Cmd_Cnt_reg_n_0_[4]\,
      O => \state[8]_i_2_n_0\
    );
\state[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => \Delay_Cnt_reg_n_0_[2]\,
      I1 => \Delay_Cnt_reg_n_0_[0]\,
      I2 => \Delay_Cnt_reg_n_0_[1]\,
      I3 => In_Buff(38),
      O => \state[8]_i_3_n_0\
    );
\state[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8808080808080808"
    )
        port map (
      I0 => state(8),
      I1 => \state[9]_i_3_n_0\,
      I2 => In_Buff(38),
      I3 => \Delay_Cnt_reg_n_0_[1]\,
      I4 => \Delay_Cnt_reg_n_0_[0]\,
      I5 => \Delay_Cnt_reg_n_0_[2]\,
      O => next_state(9)
    );
\state[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0012"
    )
        port map (
      I0 => \state[9]_i_4_n_0\,
      I1 => \state[9]_i_5_n_0\,
      I2 => \state[9]_i_6_n_0\,
      I3 => \state[9]_i_7_n_0\,
      O => \state[9]_i_3_n_0\
    );
\state[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(2),
      I3 => state(3),
      I4 => state(4),
      O => \state[9]_i_4_n_0\
    );
\state[9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEE8"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(2),
      I3 => state(3),
      I4 => state(4),
      O => \state[9]_i_5_n_0\
    );
\state[9]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => state(5),
      I1 => state(6),
      I2 => state(7),
      I3 => state(8),
      I4 => state(9),
      O => \state[9]_i_6_n_0\
    );
\state[9]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEE8"
    )
        port map (
      I0 => state(5),
      I1 => state(6),
      I2 => state(7),
      I3 => state(8),
      I4 => state(9),
      O => \state[9]_i_7_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      D => next_state(0),
      PRE => RST_IN0,
      Q => state(0)
    );
\state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => RST_IN0,
      D => next_state(1),
      Q => state(1)
    );
\state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => RST_IN0,
      D => next_state(2),
      Q => state(2)
    );
\state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => RST_IN0,
      D => next_state(3),
      Q => state(3)
    );
\state_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => RST_IN0,
      D => next_state(4),
      Q => state(4)
    );
\state_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => RST_IN0,
      D => next_state(5),
      Q => state(5)
    );
\state_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => in8,
      CO(2) => \state_reg[5]_i_2_n_1\,
      CO(1) => \state_reg[5]_i_2_n_2\,
      CO(0) => \state_reg[5]_i_2_n_3\,
      CYINIT => '1',
      DI(3) => \state[5]_i_3_n_0\,
      DI(2) => \state[5]_i_4_n_0\,
      DI(1) => \state[5]_i_5_n_0\,
      DI(0) => \state[5]_i_6_n_0\,
      O(3 downto 0) => \NLW_state_reg[5]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \state[5]_i_7_n_0\,
      S(2) => \state[5]_i_8_n_0\,
      S(1) => \state[5]_i_9_n_0\,
      S(0) => \state[5]_i_10_n_0\
    );
\state_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => RST_IN0,
      D => next_state(6),
      Q => state(6)
    );
\state_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => RST_IN0,
      D => next_state(7),
      Q => state(7)
    );
\state_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => RST_IN0,
      D => next_state(8),
      Q => state(8)
    );
\state_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => RST_IN0,
      D => next_state(9),
      Q => state(9)
    );
\word_select_counter[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state(4),
      I1 => \word_select_counter_reg_n_0_[0]\,
      O => \word_select_counter[0]_i_1_n_0\
    );
\word_select_counter[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => state(4),
      I1 => \word_select_counter_reg_n_0_[0]\,
      I2 => \word_select_counter_reg_n_0_[1]\,
      O => word_select_counter(1)
    );
\word_select_counter[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => \word_select_counter_reg_n_0_[0]\,
      I1 => \word_select_counter_reg_n_0_[1]\,
      I2 => state(4),
      I3 => \word_select_counter_reg_n_0_[2]\,
      O => word_select_counter(2)
    );
\word_select_counter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F008000"
    )
        port map (
      I0 => \word_select_counter_reg_n_0_[2]\,
      I1 => \word_select_counter_reg_n_0_[0]\,
      I2 => \word_select_counter_reg_n_0_[1]\,
      I3 => state(4),
      I4 => \word_select_counter_reg_n_0_[3]\,
      O => word_select_counter(3)
    );
\word_select_counter[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Cmd_Cnt[7]_i_5_n_0\,
      I1 => \word_select_counter[4]_i_3_n_0\,
      I2 => \word_select_counter[4]_i_4_n_0\,
      O => \word_select_counter[4]_i_1_n_0\
    );
\word_select_counter[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \word_select_counter_reg_n_0_[3]\,
      I1 => \word_select_counter_reg_n_0_[2]\,
      I2 => \word_select_counter_reg_n_0_[1]\,
      I3 => \word_select_counter_reg_n_0_[0]\,
      I4 => state(4),
      I5 => \word_select_counter_reg_n_0_[4]\,
      O => word_select_counter(4)
    );
\word_select_counter[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => CRC_Valid_i_4_n_0,
      I1 => CRC_Enable_reg_i_3_n_0,
      O => \word_select_counter[4]_i_3_n_0\
    );
\word_select_counter[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E000000000001E"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[4]\,
      I1 => \Cmd_Cnt_reg_n_0_[3]\,
      I2 => \Cmd_Cnt_reg_n_0_[5]\,
      I3 => \Cmd_Cnt_reg_n_0_[7]\,
      I4 => \Cmd_Cnt_reg_n_0_[6]\,
      I5 => word_select(1),
      O => \word_select_counter[4]_i_4_n_0\
    );
\word_select_counter_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \word_select_counter[4]_i_1_n_0\,
      CLR => RST_IN0,
      D => \word_select_counter[0]_i_1_n_0\,
      Q => \word_select_counter_reg_n_0_[0]\
    );
\word_select_counter_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \word_select_counter[4]_i_1_n_0\,
      CLR => RST_IN0,
      D => word_select_counter(1),
      Q => \word_select_counter_reg_n_0_[1]\
    );
\word_select_counter_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \word_select_counter[4]_i_1_n_0\,
      CLR => RST_IN0,
      D => word_select_counter(2),
      Q => \word_select_counter_reg_n_0_[2]\
    );
\word_select_counter_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \word_select_counter[4]_i_1_n_0\,
      CLR => RST_IN0,
      D => word_select_counter(3),
      Q => \word_select_counter_reg_n_0_[3]\
    );
\word_select_counter_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \word_select_counter[4]_i_1_n_0\,
      CLR => RST_IN0,
      D => word_select_counter(4),
      Q => \word_select_counter_reg_n_0_[4]\
    );
\word_select_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => settings(5),
      Q => word_select(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sd_data_serial_host is
  port (
    rd : out STD_LOGIC;
    we_rx : out STD_LOGIC;
    busy_n : out STD_LOGIC;
    trans_complete : out STD_LOGIC;
    crc_ok : out STD_LOGIC;
    \sd_dat_TRI[0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    crc_ok_reg_0 : out STD_LOGIC;
    busy_n_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_out_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sd_dat_out_o : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ack_transfer : in STD_LOGIC;
    sd_clk_OBUF_BUFG : in STD_LOGIC;
    crc_ok_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    start_dat_t : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_state_reg[1]_0\ : in STD_LOGIC;
    a_cmp_rx_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \sd_data_out_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end sd_data_serial_host;

architecture STRUCTURE of sd_data_serial_host is
  signal \CRC_16_gen[0].CRC_16_i_n_0\ : STD_LOGIC;
  signal \CRC_16_gen[1].CRC_16_i_n_0\ : STD_LOGIC;
  signal \CRC_16_gen[2].CRC_16_i_n_0\ : STD_LOGIC;
  signal \CRC_16_gen[3].CRC_16_i_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_1_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_3_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_5_n_0\ : STD_LOGIC;
  signal DAT_oe_o_i_1_n_0 : STD_LOGIC;
  signal DAT_oe_o_i_2_n_0 : STD_LOGIC;
  signal DAT_oe_o_i_3_n_0 : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[5]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[6]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[6]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ack_q : STD_LOGIC;
  signal ack_transfer_int : STD_LOGIC;
  signal busy_int : STD_LOGIC;
  signal busy_int_i_1_n_0 : STD_LOGIC;
  signal busy_int_reg_n_0 : STD_LOGIC;
  signal \^busy_n\ : STD_LOGIC;
  signal busy_n_i_1_n_0 : STD_LOGIC;
  signal busy_n_i_2_n_0 : STD_LOGIC;
  signal crc_c : STD_LOGIC;
  signal \crc_c[0]_i_1_n_0\ : STD_LOGIC;
  signal \crc_c[1]_i_1_n_0\ : STD_LOGIC;
  signal \crc_c[2]_i_1_n_0\ : STD_LOGIC;
  signal \crc_c[3]_i_1_n_0\ : STD_LOGIC;
  signal \crc_c[4]_i_2_n_0\ : STD_LOGIC;
  signal \crc_c[4]_i_3_n_0\ : STD_LOGIC;
  signal \crc_c[4]_i_4_n_0\ : STD_LOGIC;
  signal \crc_c[4]_i_5_n_0\ : STD_LOGIC;
  signal \crc_c_reg_n_0_[0]\ : STD_LOGIC;
  signal \crc_c_reg_n_0_[1]\ : STD_LOGIC;
  signal \crc_c_reg_n_0_[2]\ : STD_LOGIC;
  signal \crc_c_reg_n_0_[3]\ : STD_LOGIC;
  signal \crc_c_reg_n_0_[4]\ : STD_LOGIC;
  signal crc_en_i_1_n_0 : STD_LOGIC;
  signal crc_en_i_2_n_0 : STD_LOGIC;
  signal crc_en_i_3_n_0 : STD_LOGIC;
  signal crc_en_i_4_n_0 : STD_LOGIC;
  signal crc_en_i_5_n_0 : STD_LOGIC;
  signal crc_en_reg_n_0 : STD_LOGIC;
  signal crc_in : STD_LOGIC;
  signal \crc_in_reg_n_0_[0]\ : STD_LOGIC;
  signal \crc_in_reg_n_0_[1]\ : STD_LOGIC;
  signal \crc_in_reg_n_0_[2]\ : STD_LOGIC;
  signal \crc_in_reg_n_0_[3]\ : STD_LOGIC;
  signal \^crc_ok\ : STD_LOGIC;
  signal crc_ok_i_1_n_0 : STD_LOGIC;
  signal crc_ok_i_2_n_0 : STD_LOGIC;
  signal crc_rst_i_1_n_0 : STD_LOGIC;
  signal crc_rst_reg_n_0 : STD_LOGIC;
  signal \crc_s[0]_i_1_n_0\ : STD_LOGIC;
  signal \crc_s[1]_i_1_n_0\ : STD_LOGIC;
  signal \crc_s[1]_i_2_n_0\ : STD_LOGIC;
  signal \crc_s[2]_i_1_n_0\ : STD_LOGIC;
  signal \crc_s[2]_i_2_n_0\ : STD_LOGIC;
  signal \crc_s_reg_n_0_[0]\ : STD_LOGIC;
  signal \crc_s_reg_n_0_[1]\ : STD_LOGIC;
  signal \crc_s_reg_n_0_[2]\ : STD_LOGIC;
  signal \crc_status[0]_i_1_n_0\ : STD_LOGIC;
  signal \crc_status[1]_i_1_n_0\ : STD_LOGIC;
  signal \crc_status[2]_i_1_n_0\ : STD_LOGIC;
  signal \crc_status_reg_n_0_[0]\ : STD_LOGIC;
  signal \crc_status_reg_n_0_[1]\ : STD_LOGIC;
  signal \crc_status_reg_n_0_[2]\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal data1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal data2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal data3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal data4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal data5 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal data6 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \data_out[3]_i_1_n_0\ : STD_LOGIC;
  signal \data_send_index[0]_i_1_n_0\ : STD_LOGIC;
  signal \data_send_index[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_send_index[1]_i_2_n_0\ : STD_LOGIC;
  signal \data_send_index[1]_i_3_n_0\ : STD_LOGIC;
  signal \data_send_index[1]_i_4_n_0\ : STD_LOGIC;
  signal \data_send_index[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_send_index[2]_i_2_n_0\ : STD_LOGIC;
  signal \data_send_index[2]_i_3_n_0\ : STD_LOGIC;
  signal \data_send_index_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_send_index_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_send_index_reg_n_0_[2]\ : STD_LOGIC;
  signal in_buff_ptr_i_1_n_0 : STD_LOGIC;
  signal in_buff_ptr_reg_n_0 : STD_LOGIC;
  signal last_din : STD_LOGIC;
  signal \last_din[0]_i_1_n_0\ : STD_LOGIC;
  signal \last_din[0]_i_3_n_0\ : STD_LOGIC;
  signal \last_din[0]_i_4_n_0\ : STD_LOGIC;
  signal \last_din[1]_i_1_n_0\ : STD_LOGIC;
  signal \last_din[1]_i_3_n_0\ : STD_LOGIC;
  signal \last_din[1]_i_4_n_0\ : STD_LOGIC;
  signal \last_din[2]_i_1_n_0\ : STD_LOGIC;
  signal \last_din[2]_i_3_n_0\ : STD_LOGIC;
  signal \last_din[2]_i_4_n_0\ : STD_LOGIC;
  signal \last_din[3]_i_2_n_0\ : STD_LOGIC;
  signal \last_din[3]_i_3_n_0\ : STD_LOGIC;
  signal \last_din[3]_i_5_n_0\ : STD_LOGIC;
  signal \last_din[3]_i_6_n_0\ : STD_LOGIC;
  signal \last_din[3]_i_7_n_0\ : STD_LOGIC;
  signal \last_din[3]_i_8_n_0\ : STD_LOGIC;
  signal \last_din[3]_i_9_n_0\ : STD_LOGIC;
  signal \last_din_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \last_din_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \last_din_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \last_din_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \last_din_reg_n_0_[0]\ : STD_LOGIC;
  signal \last_din_reg_n_0_[1]\ : STD_LOGIC;
  signal \last_din_reg_n_0_[2]\ : STD_LOGIC;
  signal \last_din_reg_n_0_[3]\ : STD_LOGIC;
  signal out_buff_ptr_i_1_n_0 : STD_LOGIC;
  signal out_buff_ptr_i_2_n_0 : STD_LOGIC;
  signal out_buff_ptr_reg_n_0 : STD_LOGIC;
  signal q_start_bit : STD_LOGIC;
  signal q_start_bit_i_1_n_0 : STD_LOGIC;
  signal \^rd\ : STD_LOGIC;
  signal rd_i_1_n_0 : STD_LOGIC;
  signal rd_i_2_n_0 : STD_LOGIC;
  signal \^sd_dat_tri[0]\ : STD_LOGIC;
  signal sd_dat_oe : STD_LOGIC;
  signal \sd_data_out[0]_i_1_n_0\ : STD_LOGIC;
  signal \sd_data_out[10]_i_1_n_0\ : STD_LOGIC;
  signal \sd_data_out[11]_i_1_n_0\ : STD_LOGIC;
  signal \sd_data_out[12]_i_1_n_0\ : STD_LOGIC;
  signal \sd_data_out[13]_i_1_n_0\ : STD_LOGIC;
  signal \sd_data_out[14]_i_1_n_0\ : STD_LOGIC;
  signal \sd_data_out[15]_i_1_n_0\ : STD_LOGIC;
  signal \sd_data_out[16]_i_1_n_0\ : STD_LOGIC;
  signal \sd_data_out[17]_i_1_n_0\ : STD_LOGIC;
  signal \sd_data_out[18]_i_1_n_0\ : STD_LOGIC;
  signal \sd_data_out[19]_i_1_n_0\ : STD_LOGIC;
  signal \sd_data_out[1]_i_1_n_0\ : STD_LOGIC;
  signal \sd_data_out[20]_i_1_n_0\ : STD_LOGIC;
  signal \sd_data_out[21]_i_1_n_0\ : STD_LOGIC;
  signal \sd_data_out[22]_i_1_n_0\ : STD_LOGIC;
  signal \sd_data_out[23]_i_1_n_0\ : STD_LOGIC;
  signal \sd_data_out[24]_i_1_n_0\ : STD_LOGIC;
  signal \sd_data_out[25]_i_1_n_0\ : STD_LOGIC;
  signal \sd_data_out[26]_i_1_n_0\ : STD_LOGIC;
  signal \sd_data_out[27]_i_1_n_0\ : STD_LOGIC;
  signal \sd_data_out[28]_i_1_n_0\ : STD_LOGIC;
  signal \sd_data_out[29]_i_1_n_0\ : STD_LOGIC;
  signal \sd_data_out[2]_i_1_n_0\ : STD_LOGIC;
  signal \sd_data_out[30]_i_1_n_0\ : STD_LOGIC;
  signal \sd_data_out[31]_i_2_n_0\ : STD_LOGIC;
  signal \sd_data_out[3]_i_1_n_0\ : STD_LOGIC;
  signal \sd_data_out[4]_i_1_n_0\ : STD_LOGIC;
  signal \sd_data_out[5]_i_1_n_0\ : STD_LOGIC;
  signal \sd_data_out[6]_i_1_n_0\ : STD_LOGIC;
  signal \sd_data_out[7]_i_1_n_0\ : STD_LOGIC;
  signal \sd_data_out[8]_i_1_n_0\ : STD_LOGIC;
  signal \sd_data_out[9]_i_1_n_0\ : STD_LOGIC;
  signal \sd_data_out_reg_n_0_[0]\ : STD_LOGIC;
  signal \sd_data_out_reg_n_0_[1]\ : STD_LOGIC;
  signal \sd_data_out_reg_n_0_[2]\ : STD_LOGIC;
  signal \sd_data_out_reg_n_0_[3]\ : STD_LOGIC;
  signal \^trans_complete\ : STD_LOGIC;
  signal transf_cnt : STD_LOGIC;
  signal \transf_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \transf_cnt[10]_i_2_n_0\ : STD_LOGIC;
  signal \transf_cnt[10]_i_3_n_0\ : STD_LOGIC;
  signal \transf_cnt[10]_i_4_n_0\ : STD_LOGIC;
  signal \transf_cnt[10]_i_5_n_0\ : STD_LOGIC;
  signal \transf_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \transf_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \transf_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \transf_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \transf_cnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \transf_cnt[5]_i_2_n_0\ : STD_LOGIC;
  signal \transf_cnt[6]_i_1_n_0\ : STD_LOGIC;
  signal \transf_cnt[7]_i_1_n_0\ : STD_LOGIC;
  signal \transf_cnt[8]_i_1_n_0\ : STD_LOGIC;
  signal \transf_cnt[9]_i_1_n_0\ : STD_LOGIC;
  signal \transf_cnt[9]_i_2_n_0\ : STD_LOGIC;
  signal \transf_cnt[9]_i_3_n_0\ : STD_LOGIC;
  signal \transf_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \transf_cnt_reg_n_0_[10]\ : STD_LOGIC;
  signal \transf_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \transf_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \transf_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \transf_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \transf_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \transf_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \transf_cnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \transf_cnt_reg_n_0_[8]\ : STD_LOGIC;
  signal \transf_cnt_reg_n_0_[9]\ : STD_LOGIC;
  signal transm_complete_i_1_n_0 : STD_LOGIC;
  signal transm_complete_i_2_n_0 : STD_LOGIC;
  signal transm_complete_i_3_n_0 : STD_LOGIC;
  signal we_i_1_n_0 : STD_LOGIC;
  signal \^we_rx\ : STD_LOGIC;
  signal \write_buf_0[31]_i_1_n_0\ : STD_LOGIC;
  signal \write_buf_0[31]_i_2_n_0\ : STD_LOGIC;
  signal \write_buf_0_reg_n_0_[0]\ : STD_LOGIC;
  signal \write_buf_0_reg_n_0_[10]\ : STD_LOGIC;
  signal \write_buf_0_reg_n_0_[11]\ : STD_LOGIC;
  signal \write_buf_0_reg_n_0_[12]\ : STD_LOGIC;
  signal \write_buf_0_reg_n_0_[13]\ : STD_LOGIC;
  signal \write_buf_0_reg_n_0_[14]\ : STD_LOGIC;
  signal \write_buf_0_reg_n_0_[15]\ : STD_LOGIC;
  signal \write_buf_0_reg_n_0_[16]\ : STD_LOGIC;
  signal \write_buf_0_reg_n_0_[17]\ : STD_LOGIC;
  signal \write_buf_0_reg_n_0_[18]\ : STD_LOGIC;
  signal \write_buf_0_reg_n_0_[19]\ : STD_LOGIC;
  signal \write_buf_0_reg_n_0_[1]\ : STD_LOGIC;
  signal \write_buf_0_reg_n_0_[20]\ : STD_LOGIC;
  signal \write_buf_0_reg_n_0_[21]\ : STD_LOGIC;
  signal \write_buf_0_reg_n_0_[22]\ : STD_LOGIC;
  signal \write_buf_0_reg_n_0_[23]\ : STD_LOGIC;
  signal \write_buf_0_reg_n_0_[24]\ : STD_LOGIC;
  signal \write_buf_0_reg_n_0_[25]\ : STD_LOGIC;
  signal \write_buf_0_reg_n_0_[26]\ : STD_LOGIC;
  signal \write_buf_0_reg_n_0_[27]\ : STD_LOGIC;
  signal \write_buf_0_reg_n_0_[28]\ : STD_LOGIC;
  signal \write_buf_0_reg_n_0_[29]\ : STD_LOGIC;
  signal \write_buf_0_reg_n_0_[2]\ : STD_LOGIC;
  signal \write_buf_0_reg_n_0_[30]\ : STD_LOGIC;
  signal \write_buf_0_reg_n_0_[31]\ : STD_LOGIC;
  signal \write_buf_0_reg_n_0_[3]\ : STD_LOGIC;
  signal \write_buf_0_reg_n_0_[4]\ : STD_LOGIC;
  signal \write_buf_0_reg_n_0_[5]\ : STD_LOGIC;
  signal \write_buf_0_reg_n_0_[6]\ : STD_LOGIC;
  signal \write_buf_0_reg_n_0_[7]\ : STD_LOGIC;
  signal \write_buf_0_reg_n_0_[8]\ : STD_LOGIC;
  signal \write_buf_0_reg_n_0_[9]\ : STD_LOGIC;
  signal write_buf_1 : STD_LOGIC;
  signal \write_buf_1_reg_n_0_[0]\ : STD_LOGIC;
  signal \write_buf_1_reg_n_0_[10]\ : STD_LOGIC;
  signal \write_buf_1_reg_n_0_[11]\ : STD_LOGIC;
  signal \write_buf_1_reg_n_0_[12]\ : STD_LOGIC;
  signal \write_buf_1_reg_n_0_[13]\ : STD_LOGIC;
  signal \write_buf_1_reg_n_0_[14]\ : STD_LOGIC;
  signal \write_buf_1_reg_n_0_[15]\ : STD_LOGIC;
  signal \write_buf_1_reg_n_0_[16]\ : STD_LOGIC;
  signal \write_buf_1_reg_n_0_[17]\ : STD_LOGIC;
  signal \write_buf_1_reg_n_0_[18]\ : STD_LOGIC;
  signal \write_buf_1_reg_n_0_[19]\ : STD_LOGIC;
  signal \write_buf_1_reg_n_0_[1]\ : STD_LOGIC;
  signal \write_buf_1_reg_n_0_[20]\ : STD_LOGIC;
  signal \write_buf_1_reg_n_0_[21]\ : STD_LOGIC;
  signal \write_buf_1_reg_n_0_[22]\ : STD_LOGIC;
  signal \write_buf_1_reg_n_0_[23]\ : STD_LOGIC;
  signal \write_buf_1_reg_n_0_[24]\ : STD_LOGIC;
  signal \write_buf_1_reg_n_0_[25]\ : STD_LOGIC;
  signal \write_buf_1_reg_n_0_[26]\ : STD_LOGIC;
  signal \write_buf_1_reg_n_0_[27]\ : STD_LOGIC;
  signal \write_buf_1_reg_n_0_[28]\ : STD_LOGIC;
  signal \write_buf_1_reg_n_0_[29]\ : STD_LOGIC;
  signal \write_buf_1_reg_n_0_[2]\ : STD_LOGIC;
  signal \write_buf_1_reg_n_0_[30]\ : STD_LOGIC;
  signal \write_buf_1_reg_n_0_[31]\ : STD_LOGIC;
  signal \write_buf_1_reg_n_0_[3]\ : STD_LOGIC;
  signal \write_buf_1_reg_n_0_[4]\ : STD_LOGIC;
  signal \write_buf_1_reg_n_0_[5]\ : STD_LOGIC;
  signal \write_buf_1_reg_n_0_[6]\ : STD_LOGIC;
  signal \write_buf_1_reg_n_0_[7]\ : STD_LOGIC;
  signal \write_buf_1_reg_n_0_[8]\ : STD_LOGIC;
  signal \write_buf_1_reg_n_0_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DAT_dat_o[3]_i_3\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \Dat_Int_Status[0]_i_2\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_2__0\ : label is "soft_lutpair176";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "iSTATE:0000001,WRITE_DAT:0000100,WRITE_CRC:0001000,WRITE_BUSY:0010000,READ_WAIT:0100000,READ_DAT:1000000,IDLE:0000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "iSTATE:0000001,WRITE_DAT:0000100,WRITE_CRC:0001000,WRITE_BUSY:0010000,READ_WAIT:0100000,READ_DAT:1000000,IDLE:0000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "iSTATE:0000001,WRITE_DAT:0000100,WRITE_CRC:0001000,WRITE_BUSY:0010000,READ_WAIT:0100000,READ_DAT:1000000,IDLE:0000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[4]\ : label is "iSTATE:0000001,WRITE_DAT:0000100,WRITE_CRC:0001000,WRITE_BUSY:0010000,READ_WAIT:0100000,READ_DAT:1000000,IDLE:0000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[5]\ : label is "iSTATE:0000001,WRITE_DAT:0000100,WRITE_CRC:0001000,WRITE_BUSY:0010000,READ_WAIT:0100000,READ_DAT:1000000,IDLE:0000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[6]\ : label is "iSTATE:0000001,WRITE_DAT:0000100,WRITE_CRC:0001000,WRITE_BUSY:0010000,READ_WAIT:0100000,READ_DAT:1000000,IDLE:0000010";
  attribute SOFT_HLUTNM of \Rx_Fifo/tmp[11]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \Rx_Fifo/tmp[15]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \Rx_Fifo/tmp[19]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \Rx_Fifo/tmp[23]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \Rx_Fifo/tmp[27]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \Rx_Fifo/tmp[7]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of a_cmp_rx_i_2 : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of busy_int_i_1 : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of busy_n_i_2 : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \crc_c[0]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \crc_c[1]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \crc_c[4]_i_4\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \crc_c[4]_i_5\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of crc_en_i_2 : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of crc_en_i_4 : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of crc_en_i_5 : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of crc_rst_i_1 : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \crc_s[1]_i_2\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \crc_s[2]_i_2\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \crc_status[0]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \crc_status[1]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \crc_status[2]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \data_send_index[0]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \data_send_index[1]_i_3\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \data_send_index[2]_i_2\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \data_send_index[2]_i_3\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of in_buff_ptr_i_1 : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \last_din[3]_i_5\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \last_din[3]_i_6\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \last_din[3]_i_7\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \sd_data_out[0]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \sd_data_out[10]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \sd_data_out[11]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \sd_data_out[12]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \sd_data_out[13]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \sd_data_out[14]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \sd_data_out[15]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \sd_data_out[16]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \sd_data_out[17]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \sd_data_out[18]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \sd_data_out[19]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \sd_data_out[1]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \sd_data_out[20]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \sd_data_out[21]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \sd_data_out[22]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \sd_data_out[23]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \sd_data_out[24]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \sd_data_out[25]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \sd_data_out[26]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \sd_data_out[27]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \sd_data_out[28]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \sd_data_out[29]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \sd_data_out[2]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \sd_data_out[30]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \sd_data_out[31]_i_2\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \sd_data_out[3]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \sd_data_out[4]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \sd_data_out[5]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \sd_data_out[6]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \sd_data_out[7]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \sd_data_out[8]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \sd_data_out[9]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \tmp[31]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \tmp[3]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \transf_cnt[0]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \transf_cnt[10]_i_2\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \transf_cnt[10]_i_5\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \transf_cnt[1]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \transf_cnt[2]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \transf_cnt[5]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \transf_cnt[5]_i_2\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \transf_cnt[6]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \transf_cnt[7]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \transf_cnt[9]_i_2\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of transm_complete_i_2 : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of transm_complete_i_3 : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \write_buf_0[31]_i_2\ : label is "soft_lutpair177";
begin
  Q(0) <= \^q\(0);
  busy_n <= \^busy_n\;
  crc_ok <= \^crc_ok\;
  rd <= \^rd\;
  \sd_dat_TRI[0]\ <= \^sd_dat_tri[0]\;
  trans_complete <= \^trans_complete\;
  we_rx <= \^we_rx\;
\CRC_16_gen[0].CRC_16_i\: entity work.sd_crc_16
     port map (
      AR(0) => crc_rst_reg_n_0,
      D(0) => \CRC_16_gen[0].CRC_16_i_n_0\,
      \DAT_dat_o_reg[0]\(0) => \FSM_onehot_state_reg_n_0_[1]\,
      \DAT_dat_o_reg[0]_0\ => \data_send_index[1]_i_3_n_0\,
      \DAT_dat_o_reg[0]_1\ => \data_send_index[1]_i_2_n_0\,
      \DAT_dat_o_reg[0]_2\(0) => \last_din_reg_n_0_[0]\,
      \DAT_dat_o_reg[0]_3\ => \crc_c[4]_i_3_n_0\,
      \DAT_dat_o_reg[0]_4\(3) => \crc_c_reg_n_0_[3]\,
      \DAT_dat_o_reg[0]_4\(2) => \crc_c_reg_n_0_[2]\,
      \DAT_dat_o_reg[0]_4\(1) => \crc_c_reg_n_0_[1]\,
      \DAT_dat_o_reg[0]_4\(0) => \crc_c_reg_n_0_[0]\,
      E(0) => crc_en_reg_n_0,
      Q(0) => \crc_in_reg_n_0_[0]\,
      sd_clk_OBUF_BUFG => sd_clk_OBUF_BUFG
    );
\CRC_16_gen[1].CRC_16_i\: entity work.sd_crc_16_2
     port map (
      AR(0) => crc_rst_reg_n_0,
      D(0) => \CRC_16_gen[1].CRC_16_i_n_0\,
      \DAT_dat_o_reg[1]\(0) => \FSM_onehot_state_reg_n_0_[1]\,
      \DAT_dat_o_reg[1]_0\ => \data_send_index[1]_i_3_n_0\,
      \DAT_dat_o_reg[1]_1\ => \data_send_index[1]_i_2_n_0\,
      \DAT_dat_o_reg[1]_2\(0) => \last_din_reg_n_0_[1]\,
      \DAT_dat_o_reg[1]_3\ => \crc_c[4]_i_3_n_0\,
      \DAT_dat_o_reg[1]_4\(3) => \crc_c_reg_n_0_[3]\,
      \DAT_dat_o_reg[1]_4\(2) => \crc_c_reg_n_0_[2]\,
      \DAT_dat_o_reg[1]_4\(1) => \crc_c_reg_n_0_[1]\,
      \DAT_dat_o_reg[1]_4\(0) => \crc_c_reg_n_0_[0]\,
      E(0) => crc_en_reg_n_0,
      Q(0) => \crc_in_reg_n_0_[1]\,
      sd_clk_OBUF_BUFG => sd_clk_OBUF_BUFG
    );
\CRC_16_gen[2].CRC_16_i\: entity work.sd_crc_16_3
     port map (
      AR(0) => crc_rst_reg_n_0,
      D(0) => \CRC_16_gen[2].CRC_16_i_n_0\,
      \DAT_dat_o_reg[2]\(0) => \FSM_onehot_state_reg_n_0_[1]\,
      \DAT_dat_o_reg[2]_0\ => \data_send_index[1]_i_3_n_0\,
      \DAT_dat_o_reg[2]_1\ => \data_send_index[1]_i_2_n_0\,
      \DAT_dat_o_reg[2]_2\(0) => \last_din_reg_n_0_[2]\,
      \DAT_dat_o_reg[2]_3\ => \crc_c[4]_i_3_n_0\,
      \DAT_dat_o_reg[2]_4\(3) => \crc_c_reg_n_0_[3]\,
      \DAT_dat_o_reg[2]_4\(2) => \crc_c_reg_n_0_[2]\,
      \DAT_dat_o_reg[2]_4\(1) => \crc_c_reg_n_0_[1]\,
      \DAT_dat_o_reg[2]_4\(0) => \crc_c_reg_n_0_[0]\,
      E(0) => crc_en_reg_n_0,
      Q(0) => \crc_in_reg_n_0_[2]\,
      sd_clk_OBUF_BUFG => sd_clk_OBUF_BUFG
    );
\CRC_16_gen[3].CRC_16_i\: entity work.sd_crc_16_4
     port map (
      AR(0) => crc_rst_reg_n_0,
      D(0) => \CRC_16_gen[3].CRC_16_i_n_0\,
      \DAT_dat_o_reg[3]\(0) => \FSM_onehot_state_reg_n_0_[1]\,
      \DAT_dat_o_reg[3]_0\ => \data_send_index[1]_i_3_n_0\,
      \DAT_dat_o_reg[3]_1\ => \data_send_index[1]_i_2_n_0\,
      \DAT_dat_o_reg[3]_2\(0) => \last_din_reg_n_0_[3]\,
      \DAT_dat_o_reg[3]_3\ => \crc_c[4]_i_3_n_0\,
      \DAT_dat_o_reg[3]_4\(3) => \crc_c_reg_n_0_[3]\,
      \DAT_dat_o_reg[3]_4\(2) => \crc_c_reg_n_0_[2]\,
      \DAT_dat_o_reg[3]_4\(1) => \crc_c_reg_n_0_[1]\,
      \DAT_dat_o_reg[3]_4\(0) => \crc_c_reg_n_0_[0]\,
      E(0) => crc_en_reg_n_0,
      Q(0) => \crc_in_reg_n_0_[3]\,
      sd_clk_OBUF_BUFG => sd_clk_OBUF_BUFG
    );
\DAT_dat_o[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \DAT_dat_o[3]_i_3_n_0\,
      I1 => \data_send_index[2]_i_3_n_0\,
      I2 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \DAT_dat_o[3]_i_1_n_0\
    );
\DAT_dat_o[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08AA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_onehot_state[3]_i_3_n_0\,
      I2 => \DAT_dat_o[3]_i_5_n_0\,
      I3 => \crc_c[4]_i_3_n_0\,
      O => \DAT_dat_o[3]_i_3_n_0\
    );
\DAT_dat_o[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[3]\,
      I1 => \transf_cnt_reg_n_0_[2]\,
      I2 => \transf_cnt_reg_n_0_[0]\,
      I3 => \transf_cnt_reg_n_0_[4]\,
      I4 => \transf_cnt_reg_n_0_[10]\,
      I5 => \transf_cnt_reg_n_0_[1]\,
      O => \DAT_dat_o[3]_i_5_n_0\
    );
\DAT_dat_o_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \DAT_dat_o[3]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => \CRC_16_gen[0].CRC_16_i_n_0\,
      Q => sd_dat_out_o(0)
    );
\DAT_dat_o_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \DAT_dat_o[3]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => \CRC_16_gen[1].CRC_16_i_n_0\,
      Q => sd_dat_out_o(1)
    );
\DAT_dat_o_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \DAT_dat_o[3]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => \CRC_16_gen[2].CRC_16_i_n_0\,
      Q => sd_dat_out_o(2)
    );
\DAT_dat_o_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \DAT_dat_o[3]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => \CRC_16_gen[3].CRC_16_i_n_0\,
      Q => sd_dat_out_o(3)
    );
DAT_oe_o_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DAT_oe_o_i_2_n_0,
      O => DAT_oe_o_i_1_n_0
    );
DAT_oe_o_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \data_send_index[2]_i_3_n_0\,
      I1 => \DAT_dat_o[3]_i_3_n_0\,
      I2 => DAT_oe_o_i_3_n_0,
      I3 => sd_dat_oe,
      O => DAT_oe_o_i_2_n_0
    );
DAT_oe_o_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFEEE"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => \^q\(0),
      I3 => \data_send_index[1]_i_4_n_0\,
      I4 => \transf_cnt_reg_n_0_[0]\,
      I5 => \FSM_onehot_state_reg_n_0_[5]\,
      O => DAT_oe_o_i_3_n_0
    );
DAT_oe_o_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sd_dat_tri[0]\,
      O => sd_dat_oe
    );
DAT_oe_o_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      D => DAT_oe_o_i_1_n_0,
      PRE => crc_ok_reg_1(0),
      Q => \^sd_dat_tri[0]\
    );
\Dat_Int_Status[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^busy_n\,
      I1 => \^crc_ok\,
      O => busy_n_reg_0
    );
\FSM_onehot_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8FFF0FFF8F0F0"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_onehot_state[3]_i_2__0_n_0\,
      I2 => \FSM_onehot_state[1]_i_2_n_0\,
      I3 => \FSM_onehot_state_reg_n_0_[6]\,
      I4 => \FSM_onehot_state_reg[1]_0\,
      I5 => ack_transfer_int,
      O => \FSM_onehot_state[1]_i_1_n_0\
    );
\FSM_onehot_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF90909090909090"
    )
        port map (
      I0 => start_dat_t(1),
      I1 => start_dat_t(0),
      I2 => \FSM_onehot_state_reg_n_0_[1]\,
      I3 => busy_int_reg_n_0,
      I4 => ack_transfer_int,
      I5 => busy_int,
      O => \FSM_onehot_state[1]_i_2_n_0\
    );
\FSM_onehot_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3F080808"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => start_dat_t(0),
      I2 => start_dat_t(1),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state[3]_i_2__0_n_0\,
      O => \FSM_onehot_state[2]_i_1_n_0\
    );
\FSM_onehot_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00FFFFFE00FE00"
    )
        port map (
      I0 => \crc_status_reg_n_0_[1]\,
      I1 => \crc_status_reg_n_0_[0]\,
      I2 => \crc_status_reg_n_0_[2]\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_state[3]_i_2__0_n_0\,
      I5 => \^q\(0),
      O => \FSM_onehot_state[3]_i_1_n_0\
    );
\FSM_onehot_state[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5700FFFF"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[4]\,
      I1 => \transf_cnt_reg_n_0_[3]\,
      I2 => \transf_cnt_reg_n_0_[2]\,
      I3 => \FSM_onehot_state[3]_i_3_n_0\,
      I4 => \transf_cnt_reg_n_0_[10]\,
      O => \FSM_onehot_state[3]_i_2__0_n_0\
    );
\FSM_onehot_state[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[6]\,
      I1 => \transf_cnt_reg_n_0_[9]\,
      I2 => \transf_cnt_reg_n_0_[5]\,
      I3 => \transf_cnt_reg_n_0_[8]\,
      I4 => \transf_cnt_reg_n_0_[7]\,
      O => \FSM_onehot_state[3]_i_3_n_0\
    );
\FSM_onehot_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7070FF7070707070"
    )
        port map (
      I0 => busy_int_reg_n_0,
      I1 => ack_transfer_int,
      I2 => busy_int,
      I3 => \FSM_onehot_state[4]_i_2_n_0\,
      I4 => \crc_status_reg_n_0_[2]\,
      I5 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \FSM_onehot_state[4]_i_1_n_0\
    );
\FSM_onehot_state[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \crc_status_reg_n_0_[0]\,
      I1 => \crc_status_reg_n_0_[1]\,
      O => \FSM_onehot_state[4]_i_2_n_0\
    );
\FSM_onehot_state[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F888888"
    )
        port map (
      I0 => q_start_bit,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => start_dat_t(0),
      I3 => start_dat_t(1),
      I4 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \FSM_onehot_state[5]_i_1_n_0\
    );
\FSM_onehot_state[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1500FFFF15001500"
    )
        port map (
      I0 => ack_transfer_int,
      I1 => start_dat_t(0),
      I2 => start_dat_t(1),
      I3 => \FSM_onehot_state_reg_n_0_[6]\,
      I4 => q_start_bit,
      I5 => \FSM_onehot_state_reg_n_0_[5]\,
      O => \FSM_onehot_state[6]_i_1_n_0\
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      D => \FSM_onehot_state[1]_i_1_n_0\,
      PRE => crc_ok_reg_1(0),
      Q => \FSM_onehot_state_reg_n_0_[1]\
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => crc_ok_reg_1(0),
      D => \FSM_onehot_state[2]_i_1_n_0\,
      Q => \^q\(0)
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => crc_ok_reg_1(0),
      D => \FSM_onehot_state[3]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[3]\
    );
\FSM_onehot_state_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => crc_ok_reg_1(0),
      D => \FSM_onehot_state[4]_i_1_n_0\,
      Q => busy_int
    );
\FSM_onehot_state_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => crc_ok_reg_1(0),
      D => \FSM_onehot_state[5]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[5]\
    );
\FSM_onehot_state_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => crc_ok_reg_1(0),
      D => \FSM_onehot_state[6]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[6]\
    );
\Rx_Fifo/tmp[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^we_rx\,
      I1 => \tmp_reg[0]\(5),
      O => E(2)
    );
\Rx_Fifo/tmp[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^we_rx\,
      I1 => \tmp_reg[0]\(4),
      O => E(3)
    );
\Rx_Fifo/tmp[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^we_rx\,
      I1 => \tmp_reg[0]\(3),
      O => E(4)
    );
\Rx_Fifo/tmp[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^we_rx\,
      I1 => \tmp_reg[0]\(2),
      O => E(5)
    );
\Rx_Fifo/tmp[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^we_rx\,
      I1 => \tmp_reg[0]\(1),
      O => E(6)
    );
\Rx_Fifo/tmp[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^we_rx\,
      I1 => \tmp_reg[0]\(6),
      O => E(1)
    );
a_cmp_rx_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^crc_ok\,
      I1 => \^busy_n\,
      I2 => a_cmp_rx_reg(0),
      O => crc_ok_reg_0
    );
ack_q_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => crc_ok_reg_1(0),
      D => ack_transfer,
      Q => ack_q
    );
ack_transfer_int_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => crc_ok_reg_1(0),
      D => ack_q,
      Q => ack_transfer_int
    );
busy_int_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => busy_int,
      I1 => busy_int_reg_n_0,
      I2 => \data_out_reg[3]_1\(0),
      O => busy_int_i_1_n_0
    );
busy_int_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => crc_ok_reg_1(0),
      D => busy_int_i_1_n_0,
      Q => busy_int_reg_n_0
    );
busy_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABABABAAAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => \^q\(0),
      I2 => \FSM_onehot_state_reg_n_0_[5]\,
      I3 => busy_n_i_2_n_0,
      I4 => \crc_c[4]_i_4_n_0\,
      I5 => \^busy_n\,
      O => busy_n_i_1_n_0
    );
busy_n_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \crc_c_reg_n_0_[4]\,
      I1 => \crc_c_reg_n_0_[2]\,
      I2 => \crc_c_reg_n_0_[1]\,
      I3 => \crc_c_reg_n_0_[0]\,
      I4 => \crc_c_reg_n_0_[3]\,
      O => busy_n_i_2_n_0
    );
busy_n_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      D => busy_n_i_1_n_0,
      PRE => crc_ok_reg_1(0),
      Q => \^busy_n\
    );
\crc_c[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAFE"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[5]\,
      I1 => \^q\(0),
      I2 => \FSM_onehot_state_reg_n_0_[6]\,
      I3 => \crc_c_reg_n_0_[0]\,
      O => \crc_c[0]_i_1_n_0\
    );
\crc_c[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBEBEBAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[5]\,
      I1 => \crc_c_reg_n_0_[0]\,
      I2 => \crc_c_reg_n_0_[1]\,
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[6]\,
      O => \crc_c[1]_i_1_n_0\
    );
\crc_c[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEBEEEBEEEBAAAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[5]\,
      I1 => \crc_c_reg_n_0_[2]\,
      I2 => \crc_c_reg_n_0_[1]\,
      I3 => \crc_c_reg_n_0_[0]\,
      I4 => \^q\(0),
      I5 => \FSM_onehot_state_reg_n_0_[6]\,
      O => \crc_c[2]_i_1_n_0\
    );
\crc_c[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEEEEEEEB"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[5]\,
      I1 => \crc_c_reg_n_0_[3]\,
      I2 => \crc_c_reg_n_0_[0]\,
      I3 => \crc_c_reg_n_0_[1]\,
      I4 => \crc_c_reg_n_0_[2]\,
      I5 => \transf_cnt[9]_i_2_n_0\,
      O => \crc_c[3]_i_1_n_0\
    );
\crc_c[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF4"
    )
        port map (
      I0 => \crc_c[4]_i_3_n_0\,
      I1 => \^q\(0),
      I2 => \FSM_onehot_state_reg_n_0_[5]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \crc_c[4]_i_4_n_0\,
      O => crc_c
    );
\crc_c[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBEBEBAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => \crc_c_reg_n_0_[4]\,
      I2 => \crc_c[4]_i_5_n_0\,
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[6]\,
      O => \crc_c[4]_i_2_n_0\
    );
\crc_c[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAB"
    )
        port map (
      I0 => rd_i_2_n_0,
      I1 => \crc_c_reg_n_0_[3]\,
      I2 => \crc_c_reg_n_0_[0]\,
      I3 => \crc_c_reg_n_0_[1]\,
      I4 => \crc_c_reg_n_0_[2]\,
      I5 => \crc_c_reg_n_0_[4]\,
      O => \crc_c[4]_i_3_n_0\
    );
\crc_c[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"008F"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[10]\,
      I1 => \transf_cnt_reg_n_0_[0]\,
      I2 => rd_i_2_n_0,
      I3 => \transf_cnt[10]_i_3_n_0\,
      O => \crc_c[4]_i_4_n_0\
    );
\crc_c[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \crc_c_reg_n_0_[3]\,
      I1 => \crc_c_reg_n_0_[0]\,
      I2 => \crc_c_reg_n_0_[1]\,
      I3 => \crc_c_reg_n_0_[2]\,
      O => \crc_c[4]_i_5_n_0\
    );
\crc_c_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => crc_c,
      CLR => crc_ok_reg_1(0),
      D => \crc_c[0]_i_1_n_0\,
      Q => \crc_c_reg_n_0_[0]\
    );
\crc_c_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => crc_c,
      CLR => crc_ok_reg_1(0),
      D => \crc_c[1]_i_1_n_0\,
      Q => \crc_c_reg_n_0_[1]\
    );
\crc_c_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => crc_c,
      CLR => crc_ok_reg_1(0),
      D => \crc_c[2]_i_1_n_0\,
      Q => \crc_c_reg_n_0_[2]\
    );
\crc_c_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => crc_c,
      CLR => crc_ok_reg_1(0),
      D => \crc_c[3]_i_1_n_0\,
      Q => \crc_c_reg_n_0_[3]\
    );
\crc_c_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => crc_c,
      CLR => crc_ok_reg_1(0),
      D => \crc_c[4]_i_2_n_0\,
      Q => \crc_c_reg_n_0_[4]\
    );
crc_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAFFABFFAAFFA8"
    )
        port map (
      I0 => crc_en_i_2_n_0,
      I1 => crc_en_i_3_n_0,
      I2 => crc_en_i_4_n_0,
      I3 => \FSM_onehot_state_reg_n_0_[5]\,
      I4 => \FSM_onehot_state_reg_n_0_[1]\,
      I5 => crc_en_reg_n_0,
      O => crc_en_i_1_n_0
    );
crc_en_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_send_index[1]_i_3_n_0\,
      I1 => \^q\(0),
      O => crc_en_i_2_n_0
    );
crc_en_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8888888AAAAAAAA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \data_send_index[1]_i_3_n_0\,
      I2 => \transf_cnt_reg_n_0_[10]\,
      I3 => \transf_cnt_reg_n_0_[0]\,
      I4 => crc_en_i_5_n_0,
      I5 => \crc_c[4]_i_3_n_0\,
      O => crc_en_i_3_n_0
    );
crc_en_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[10]\,
      I1 => \transf_cnt[10]_i_3_n_0\,
      O => crc_en_i_4_n_0
    );
crc_en_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_3_n_0\,
      I1 => \transf_cnt_reg_n_0_[3]\,
      I2 => \transf_cnt_reg_n_0_[4]\,
      I3 => \transf_cnt_reg_n_0_[1]\,
      I4 => \transf_cnt_reg_n_0_[2]\,
      O => crc_en_i_5_n_0
    );
crc_en_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => crc_ok_reg_1(0),
      D => crc_en_i_1_n_0,
      Q => crc_en_reg_n_0
    );
\crc_in[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
        port map (
      I0 => \data_send_index[2]_i_3_n_0\,
      I1 => \FSM_onehot_state_reg_n_0_[6]\,
      I2 => \transf_cnt_reg_n_0_[10]\,
      I3 => \FSM_onehot_state_reg_n_0_[5]\,
      O => crc_in
    );
\crc_in_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => crc_in,
      CLR => crc_ok_reg_1(0),
      D => \last_din[0]_i_1_n_0\,
      Q => \crc_in_reg_n_0_[0]\
    );
\crc_in_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => crc_in,
      CLR => crc_ok_reg_1(0),
      D => \last_din[1]_i_1_n_0\,
      Q => \crc_in_reg_n_0_[1]\
    );
\crc_in_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => crc_in,
      CLR => crc_ok_reg_1(0),
      D => \last_din[2]_i_1_n_0\,
      Q => \crc_in_reg_n_0_[2]\
    );
\crc_in_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => crc_in,
      CLR => crc_ok_reg_1(0),
      D => \last_din[3]_i_2_n_0\,
      Q => \crc_in_reg_n_0_[3]\
    );
crc_ok_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => crc_ok_i_2_n_0,
      I1 => \^q\(0),
      I2 => \data_out[3]_i_1_n_0\,
      I3 => \crc_c[4]_i_4_n_0\,
      I4 => busy_int,
      I5 => \^crc_ok\,
      O => crc_ok_i_1_n_0
    );
crc_ok_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAABAAA"
    )
        port map (
      I0 => transm_complete_i_2_n_0,
      I1 => \crc_s_reg_n_0_[2]\,
      I2 => busy_int,
      I3 => \crc_s_reg_n_0_[1]\,
      I4 => \crc_s_reg_n_0_[0]\,
      I5 => \data_out[3]_i_1_n_0\,
      O => crc_ok_i_2_n_0
    );
crc_ok_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => crc_ok_reg_1(0),
      D => crc_ok_i_1_n_0,
      Q => \^crc_ok\
    );
crc_rst_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F7F0F0"
    )
        port map (
      I0 => \^q\(0),
      I1 => \data_send_index[1]_i_3_n_0\,
      I2 => \FSM_onehot_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_state_reg_n_0_[5]\,
      I4 => crc_rst_reg_n_0,
      O => crc_rst_i_1_n_0
    );
crc_rst_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      D => crc_rst_i_1_n_0,
      PRE => crc_ok_reg_1(0),
      Q => crc_rst_reg_n_0
    );
\crc_s[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAFB0000AA08"
    )
        port map (
      I0 => \crc_s[2]_i_2_n_0\,
      I1 => \crc_status_reg_n_0_[1]\,
      I2 => \crc_status_reg_n_0_[0]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \crc_s[1]_i_2_n_0\,
      I5 => \crc_s_reg_n_0_[0]\,
      O => \crc_s[0]_i_1_n_0\
    );
\crc_s[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAABF0000AA80"
    )
        port map (
      I0 => \crc_s[2]_i_2_n_0\,
      I1 => \crc_status_reg_n_0_[0]\,
      I2 => \crc_status_reg_n_0_[1]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \crc_s[1]_i_2_n_0\,
      I5 => \crc_s_reg_n_0_[1]\,
      O => \crc_s[1]_i_1_n_0\
    );
\crc_s[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => \crc_status_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \crc_s[1]_i_2_n_0\
    );
\crc_s[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABBBBBBBA8888888"
    )
        port map (
      I0 => \crc_s[2]_i_2_n_0\,
      I1 => \FSM_onehot_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      I3 => \crc_status_reg_n_0_[2]\,
      I4 => \FSM_onehot_state[4]_i_2_n_0\,
      I5 => \crc_s_reg_n_0_[2]\,
      O => \crc_s[2]_i_1_n_0\
    );
\crc_s[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_out_reg[3]_1\(0),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \crc_s[2]_i_2_n_0\
    );
\crc_s_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => crc_ok_reg_1(0),
      D => \crc_s[0]_i_1_n_0\,
      Q => \crc_s_reg_n_0_[0]\
    );
\crc_s_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => crc_ok_reg_1(0),
      D => \crc_s[1]_i_1_n_0\,
      Q => \crc_s_reg_n_0_[1]\
    );
\crc_s_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => crc_ok_reg_1(0),
      D => \crc_s[2]_i_1_n_0\,
      Q => \crc_s_reg_n_0_[2]\
    );
\crc_status[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DE"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_state_reg_n_0_[1]\,
      I2 => \crc_status_reg_n_0_[0]\,
      O => \crc_status[0]_i_1_n_0\
    );
\crc_status[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF4"
    )
        port map (
      I0 => \crc_status_reg_n_0_[0]\,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => \FSM_onehot_state_reg_n_0_[1]\,
      I3 => \crc_status_reg_n_0_[1]\,
      O => \crc_status[1]_i_1_n_0\
    );
\crc_status[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFF10"
    )
        port map (
      I0 => \crc_status_reg_n_0_[0]\,
      I1 => \crc_status_reg_n_0_[1]\,
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \crc_status_reg_n_0_[2]\,
      O => \crc_status[2]_i_1_n_0\
    );
\crc_status_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      D => \crc_status[0]_i_1_n_0\,
      PRE => crc_ok_reg_1(0),
      Q => \crc_status_reg_n_0_[0]\
    );
\crc_status_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      D => \crc_status[1]_i_1_n_0\,
      PRE => crc_ok_reg_1(0),
      Q => \crc_status_reg_n_0_[1]\
    );
\crc_status_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      D => \crc_status[2]_i_1_n_0\,
      PRE => crc_ok_reg_1(0),
      Q => \crc_status_reg_n_0_[2]\
    );
\data_out[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[6]\,
      I1 => \transf_cnt_reg_n_0_[10]\,
      O => \data_out[3]_i_1_n_0\
    );
\data_out_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \data_out[3]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => \data_out_reg[3]_1\(0),
      Q => \data_out_reg[3]_0\(0)
    );
\data_out_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \data_out[3]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => \data_out_reg[3]_1\(1),
      Q => \data_out_reg[3]_0\(1)
    );
\data_out_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \data_out[3]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => \data_out_reg[3]_1\(2),
      Q => \data_out_reg[3]_0\(2)
    );
\data_out_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \data_out[3]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => \data_out_reg[3]_1\(3),
      Q => \data_out_reg[3]_0\(3)
    );
\data_send_index[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F455FB00"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => \data_send_index[1]_i_2_n_0\,
      I2 => \data_send_index[1]_i_3_n_0\,
      I3 => \^q\(0),
      I4 => \data_send_index_reg_n_0_[0]\,
      O => \data_send_index[0]_i_1_n_0\
    );
\data_send_index[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00753333008A0000"
    )
        port map (
      I0 => \data_send_index_reg_n_0_[0]\,
      I1 => \FSM_onehot_state_reg_n_0_[1]\,
      I2 => \data_send_index[1]_i_2_n_0\,
      I3 => \data_send_index[1]_i_3_n_0\,
      I4 => \^q\(0),
      I5 => \data_send_index_reg_n_0_[1]\,
      O => \data_send_index[1]_i_1_n_0\
    );
\data_send_index[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFD00000002"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_3_n_0\,
      I1 => \transf_cnt_reg_n_0_[2]\,
      I2 => \transf_cnt_reg_n_0_[1]\,
      I3 => \transf_cnt_reg_n_0_[3]\,
      I4 => \transf_cnt_reg_n_0_[4]\,
      I5 => \transf_cnt_reg_n_0_[10]\,
      O => \data_send_index[1]_i_2_n_0\
    );
\data_send_index[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[0]\,
      I1 => \data_send_index[1]_i_4_n_0\,
      O => \data_send_index[1]_i_3_n_0\
    );
\data_send_index[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[10]\,
      I1 => \transf_cnt_reg_n_0_[4]\,
      I2 => \transf_cnt_reg_n_0_[3]\,
      I3 => \transf_cnt_reg_n_0_[1]\,
      I4 => \transf_cnt_reg_n_0_[2]\,
      I5 => \FSM_onehot_state[3]_i_3_n_0\,
      O => \data_send_index[1]_i_4_n_0\
    );
\data_send_index[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF80808000"
    )
        port map (
      I0 => \data_send_index[2]_i_2_n_0\,
      I1 => \data_send_index_reg_n_0_[1]\,
      I2 => \data_send_index_reg_n_0_[0]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \data_send_index[2]_i_3_n_0\,
      I5 => \data_send_index_reg_n_0_[2]\,
      O => \data_send_index[2]_i_1_n_0\
    );
\data_send_index[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \data_send_index[1]_i_3_n_0\,
      O => \data_send_index[2]_i_2_n_0\
    );
\data_send_index[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^q\(0),
      I1 => \data_send_index[1]_i_3_n_0\,
      I2 => \data_send_index[1]_i_2_n_0\,
      O => \data_send_index[2]_i_3_n_0\
    );
\data_send_index_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => crc_ok_reg_1(0),
      D => \data_send_index[0]_i_1_n_0\,
      Q => \data_send_index_reg_n_0_[0]\
    );
\data_send_index_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => crc_ok_reg_1(0),
      D => \data_send_index[1]_i_1_n_0\,
      Q => \data_send_index_reg_n_0_[1]\
    );
\data_send_index_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => crc_ok_reg_1(0),
      D => \data_send_index[2]_i_1_n_0\,
      Q => \data_send_index_reg_n_0_[2]\
    );
in_buff_ptr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"308A"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_onehot_state_reg_n_0_[1]\,
      I2 => \write_buf_0[31]_i_2_n_0\,
      I3 => in_buff_ptr_reg_n_0,
      O => in_buff_ptr_i_1_n_0
    );
in_buff_ptr_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => crc_ok_reg_1(0),
      D => in_buff_ptr_i_1_n_0,
      Q => in_buff_ptr_reg_n_0
    );
\last_din[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \data_out_reg[3]_1\(0),
      I1 => \FSM_onehot_state_reg_n_0_[6]\,
      I2 => \^q\(0),
      I3 => \write_buf_0_reg_n_0_[28]\,
      I4 => \last_din[3]_i_3_n_0\,
      I5 => \last_din_reg[0]_i_2_n_0\,
      O => \last_din[0]_i_1_n_0\
    );
\last_din[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(0),
      I1 => data2(0),
      I2 => \data_send_index_reg_n_0_[1]\,
      I3 => data1(0),
      I4 => \data_send_index_reg_n_0_[0]\,
      I5 => data0(0),
      O => \last_din[0]_i_3_n_0\
    );
\last_din[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sd_data_out_reg_n_0_[0]\,
      I1 => data6(0),
      I2 => \data_send_index_reg_n_0_[1]\,
      I3 => data5(0),
      I4 => \data_send_index_reg_n_0_[0]\,
      I5 => data4(0),
      O => \last_din[0]_i_4_n_0\
    );
\last_din[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[6]\,
      I1 => \data_out_reg[3]_1\(1),
      I2 => \^q\(0),
      I3 => \write_buf_0_reg_n_0_[29]\,
      I4 => \last_din[3]_i_3_n_0\,
      I5 => \last_din_reg[1]_i_2_n_0\,
      O => \last_din[1]_i_1_n_0\
    );
\last_din[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(1),
      I1 => data2(1),
      I2 => \data_send_index_reg_n_0_[1]\,
      I3 => data1(1),
      I4 => \data_send_index_reg_n_0_[0]\,
      I5 => data0(1),
      O => \last_din[1]_i_3_n_0\
    );
\last_din[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sd_data_out_reg_n_0_[1]\,
      I1 => data6(1),
      I2 => \data_send_index_reg_n_0_[1]\,
      I3 => data5(1),
      I4 => \data_send_index_reg_n_0_[0]\,
      I5 => data4(1),
      O => \last_din[1]_i_4_n_0\
    );
\last_din[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[6]\,
      I1 => \data_out_reg[3]_1\(2),
      I2 => \^q\(0),
      I3 => \write_buf_0_reg_n_0_[30]\,
      I4 => \last_din[3]_i_3_n_0\,
      I5 => \last_din_reg[2]_i_2_n_0\,
      O => \last_din[2]_i_1_n_0\
    );
\last_din[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(2),
      I1 => data2(2),
      I2 => \data_send_index_reg_n_0_[1]\,
      I3 => data1(2),
      I4 => \data_send_index_reg_n_0_[0]\,
      I5 => data0(2),
      O => \last_din[2]_i_3_n_0\
    );
\last_din[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sd_data_out_reg_n_0_[2]\,
      I1 => data6(2),
      I2 => \data_send_index_reg_n_0_[1]\,
      I3 => data5(2),
      I4 => \data_send_index_reg_n_0_[0]\,
      I5 => data4(2),
      O => \last_din[2]_i_4_n_0\
    );
\last_din[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \data_send_index[2]_i_3_n_0\,
      I1 => \transf_cnt[10]_i_3_n_0\,
      I2 => \transf_cnt_reg_n_0_[10]\,
      O => last_din
    );
\last_din[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[6]\,
      I1 => \data_out_reg[3]_1\(3),
      I2 => \^q\(0),
      I3 => \write_buf_0_reg_n_0_[31]\,
      I4 => \last_din[3]_i_3_n_0\,
      I5 => \last_din_reg[3]_i_4_n_0\,
      O => \last_din[3]_i_2_n_0\
    );
\last_din[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \last_din[3]_i_5_n_0\,
      I1 => \transf_cnt_reg_n_0_[6]\,
      I2 => \transf_cnt_reg_n_0_[5]\,
      I3 => \last_din[3]_i_6_n_0\,
      I4 => \transf_cnt_reg_n_0_[0]\,
      I5 => \last_din[3]_i_7_n_0\,
      O => \last_din[3]_i_3_n_0\
    );
\last_din[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[3]\,
      I1 => \transf_cnt_reg_n_0_[4]\,
      O => \last_din[3]_i_5_n_0\
    );
\last_din[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[8]\,
      I1 => \transf_cnt_reg_n_0_[7]\,
      I2 => \transf_cnt_reg_n_0_[9]\,
      I3 => \transf_cnt_reg_n_0_[10]\,
      O => \last_din[3]_i_6_n_0\
    );
\last_din[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[1]\,
      I1 => \transf_cnt_reg_n_0_[2]\,
      O => \last_din[3]_i_7_n_0\
    );
\last_din[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(3),
      I1 => data2(3),
      I2 => \data_send_index_reg_n_0_[1]\,
      I3 => data1(3),
      I4 => \data_send_index_reg_n_0_[0]\,
      I5 => data0(3),
      O => \last_din[3]_i_8_n_0\
    );
\last_din[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sd_data_out_reg_n_0_[3]\,
      I1 => data6(3),
      I2 => \data_send_index_reg_n_0_[1]\,
      I3 => data5(3),
      I4 => \data_send_index_reg_n_0_[0]\,
      I5 => data4(3),
      O => \last_din[3]_i_9_n_0\
    );
\last_din_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => last_din,
      CLR => crc_ok_reg_1(0),
      D => \last_din[0]_i_1_n_0\,
      Q => \last_din_reg_n_0_[0]\
    );
\last_din_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \last_din[0]_i_3_n_0\,
      I1 => \last_din[0]_i_4_n_0\,
      O => \last_din_reg[0]_i_2_n_0\,
      S => \data_send_index_reg_n_0_[2]\
    );
\last_din_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => last_din,
      CLR => crc_ok_reg_1(0),
      D => \last_din[1]_i_1_n_0\,
      Q => \last_din_reg_n_0_[1]\
    );
\last_din_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \last_din[1]_i_3_n_0\,
      I1 => \last_din[1]_i_4_n_0\,
      O => \last_din_reg[1]_i_2_n_0\,
      S => \data_send_index_reg_n_0_[2]\
    );
\last_din_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => last_din,
      CLR => crc_ok_reg_1(0),
      D => \last_din[2]_i_1_n_0\,
      Q => \last_din_reg_n_0_[2]\
    );
\last_din_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \last_din[2]_i_3_n_0\,
      I1 => \last_din[2]_i_4_n_0\,
      O => \last_din_reg[2]_i_2_n_0\,
      S => \data_send_index_reg_n_0_[2]\
    );
\last_din_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => last_din,
      CLR => crc_ok_reg_1(0),
      D => \last_din[3]_i_2_n_0\,
      Q => \last_din_reg_n_0_[3]\
    );
\last_din_reg[3]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \last_din[3]_i_8_n_0\,
      I1 => \last_din[3]_i_9_n_0\,
      O => \last_din_reg[3]_i_4_n_0\,
      S => \data_send_index_reg_n_0_[2]\
    );
out_buff_ptr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5455AB00"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => \data_send_index[1]_i_2_n_0\,
      I2 => out_buff_ptr_i_2_n_0,
      I3 => \^q\(0),
      I4 => out_buff_ptr_reg_n_0,
      O => out_buff_ptr_i_1_n_0
    );
out_buff_ptr_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \data_send_index_reg_n_0_[1]\,
      I1 => \data_send_index_reg_n_0_[0]\,
      I2 => \data_send_index_reg_n_0_[2]\,
      O => out_buff_ptr_i_2_n_0
    );
out_buff_ptr_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => crc_ok_reg_1(0),
      D => out_buff_ptr_i_1_n_0,
      Q => out_buff_ptr_reg_n_0
    );
q_start_bit_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \data_out_reg[3]_1\(0),
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      O => q_start_bit_i_1_n_0
    );
q_start_bit_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      D => q_start_bit_i_1_n_0,
      PRE => crc_ok_reg_1(0),
      Q => q_start_bit
    );
rd_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222F22222220"
    )
        port map (
      I0 => rd_i_2_n_0,
      I1 => \write_buf_0[31]_i_2_n_0\,
      I2 => \^q\(0),
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \FSM_onehot_state_reg_n_0_[3]\,
      I5 => \^rd\,
      O => rd_i_1_n_0
    );
rd_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00010000FFFFFFFF"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[2]\,
      I1 => \transf_cnt_reg_n_0_[1]\,
      I2 => \transf_cnt_reg_n_0_[4]\,
      I3 => \transf_cnt_reg_n_0_[3]\,
      I4 => \FSM_onehot_state[3]_i_3_n_0\,
      I5 => \transf_cnt_reg_n_0_[10]\,
      O => rd_i_2_n_0
    );
rd_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => crc_ok_reg_1(0),
      D => rd_i_1_n_0,
      Q => \^rd\
    );
\sd_data_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_buf_1_reg_n_0_[0]\,
      I1 => out_buff_ptr_reg_n_0,
      I2 => \write_buf_0_reg_n_0_[0]\,
      O => \sd_data_out[0]_i_1_n_0\
    );
\sd_data_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_buf_1_reg_n_0_[10]\,
      I1 => out_buff_ptr_reg_n_0,
      I2 => \write_buf_0_reg_n_0_[10]\,
      O => \sd_data_out[10]_i_1_n_0\
    );
\sd_data_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_buf_1_reg_n_0_[11]\,
      I1 => out_buff_ptr_reg_n_0,
      I2 => \write_buf_0_reg_n_0_[11]\,
      O => \sd_data_out[11]_i_1_n_0\
    );
\sd_data_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_buf_1_reg_n_0_[12]\,
      I1 => out_buff_ptr_reg_n_0,
      I2 => \write_buf_0_reg_n_0_[12]\,
      O => \sd_data_out[12]_i_1_n_0\
    );
\sd_data_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_buf_1_reg_n_0_[13]\,
      I1 => out_buff_ptr_reg_n_0,
      I2 => \write_buf_0_reg_n_0_[13]\,
      O => \sd_data_out[13]_i_1_n_0\
    );
\sd_data_out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_buf_1_reg_n_0_[14]\,
      I1 => out_buff_ptr_reg_n_0,
      I2 => \write_buf_0_reg_n_0_[14]\,
      O => \sd_data_out[14]_i_1_n_0\
    );
\sd_data_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_buf_1_reg_n_0_[15]\,
      I1 => out_buff_ptr_reg_n_0,
      I2 => \write_buf_0_reg_n_0_[15]\,
      O => \sd_data_out[15]_i_1_n_0\
    );
\sd_data_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_buf_1_reg_n_0_[16]\,
      I1 => out_buff_ptr_reg_n_0,
      I2 => \write_buf_0_reg_n_0_[16]\,
      O => \sd_data_out[16]_i_1_n_0\
    );
\sd_data_out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_buf_1_reg_n_0_[17]\,
      I1 => out_buff_ptr_reg_n_0,
      I2 => \write_buf_0_reg_n_0_[17]\,
      O => \sd_data_out[17]_i_1_n_0\
    );
\sd_data_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_buf_1_reg_n_0_[18]\,
      I1 => out_buff_ptr_reg_n_0,
      I2 => \write_buf_0_reg_n_0_[18]\,
      O => \sd_data_out[18]_i_1_n_0\
    );
\sd_data_out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_buf_1_reg_n_0_[19]\,
      I1 => out_buff_ptr_reg_n_0,
      I2 => \write_buf_0_reg_n_0_[19]\,
      O => \sd_data_out[19]_i_1_n_0\
    );
\sd_data_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_buf_1_reg_n_0_[1]\,
      I1 => out_buff_ptr_reg_n_0,
      I2 => \write_buf_0_reg_n_0_[1]\,
      O => \sd_data_out[1]_i_1_n_0\
    );
\sd_data_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_buf_1_reg_n_0_[20]\,
      I1 => out_buff_ptr_reg_n_0,
      I2 => \write_buf_0_reg_n_0_[20]\,
      O => \sd_data_out[20]_i_1_n_0\
    );
\sd_data_out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_buf_1_reg_n_0_[21]\,
      I1 => out_buff_ptr_reg_n_0,
      I2 => \write_buf_0_reg_n_0_[21]\,
      O => \sd_data_out[21]_i_1_n_0\
    );
\sd_data_out[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_buf_1_reg_n_0_[22]\,
      I1 => out_buff_ptr_reg_n_0,
      I2 => \write_buf_0_reg_n_0_[22]\,
      O => \sd_data_out[22]_i_1_n_0\
    );
\sd_data_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_buf_1_reg_n_0_[23]\,
      I1 => out_buff_ptr_reg_n_0,
      I2 => \write_buf_0_reg_n_0_[23]\,
      O => \sd_data_out[23]_i_1_n_0\
    );
\sd_data_out[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_buf_1_reg_n_0_[24]\,
      I1 => out_buff_ptr_reg_n_0,
      I2 => \write_buf_0_reg_n_0_[24]\,
      O => \sd_data_out[24]_i_1_n_0\
    );
\sd_data_out[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_buf_1_reg_n_0_[25]\,
      I1 => out_buff_ptr_reg_n_0,
      I2 => \write_buf_0_reg_n_0_[25]\,
      O => \sd_data_out[25]_i_1_n_0\
    );
\sd_data_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_buf_1_reg_n_0_[26]\,
      I1 => out_buff_ptr_reg_n_0,
      I2 => \write_buf_0_reg_n_0_[26]\,
      O => \sd_data_out[26]_i_1_n_0\
    );
\sd_data_out[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_buf_1_reg_n_0_[27]\,
      I1 => out_buff_ptr_reg_n_0,
      I2 => \write_buf_0_reg_n_0_[27]\,
      O => \sd_data_out[27]_i_1_n_0\
    );
\sd_data_out[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_buf_1_reg_n_0_[28]\,
      I1 => out_buff_ptr_reg_n_0,
      I2 => \write_buf_0_reg_n_0_[28]\,
      O => \sd_data_out[28]_i_1_n_0\
    );
\sd_data_out[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_buf_1_reg_n_0_[29]\,
      I1 => out_buff_ptr_reg_n_0,
      I2 => \write_buf_0_reg_n_0_[29]\,
      O => \sd_data_out[29]_i_1_n_0\
    );
\sd_data_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_buf_1_reg_n_0_[2]\,
      I1 => out_buff_ptr_reg_n_0,
      I2 => \write_buf_0_reg_n_0_[2]\,
      O => \sd_data_out[2]_i_1_n_0\
    );
\sd_data_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_buf_1_reg_n_0_[30]\,
      I1 => out_buff_ptr_reg_n_0,
      I2 => \write_buf_0_reg_n_0_[30]\,
      O => \sd_data_out[30]_i_1_n_0\
    );
\sd_data_out[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_buf_1_reg_n_0_[31]\,
      I1 => out_buff_ptr_reg_n_0,
      I2 => \write_buf_0_reg_n_0_[31]\,
      O => \sd_data_out[31]_i_2_n_0\
    );
\sd_data_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_buf_1_reg_n_0_[3]\,
      I1 => out_buff_ptr_reg_n_0,
      I2 => \write_buf_0_reg_n_0_[3]\,
      O => \sd_data_out[3]_i_1_n_0\
    );
\sd_data_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_buf_1_reg_n_0_[4]\,
      I1 => out_buff_ptr_reg_n_0,
      I2 => \write_buf_0_reg_n_0_[4]\,
      O => \sd_data_out[4]_i_1_n_0\
    );
\sd_data_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_buf_1_reg_n_0_[5]\,
      I1 => out_buff_ptr_reg_n_0,
      I2 => \write_buf_0_reg_n_0_[5]\,
      O => \sd_data_out[5]_i_1_n_0\
    );
\sd_data_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_buf_1_reg_n_0_[6]\,
      I1 => out_buff_ptr_reg_n_0,
      I2 => \write_buf_0_reg_n_0_[6]\,
      O => \sd_data_out[6]_i_1_n_0\
    );
\sd_data_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_buf_1_reg_n_0_[7]\,
      I1 => out_buff_ptr_reg_n_0,
      I2 => \write_buf_0_reg_n_0_[7]\,
      O => \sd_data_out[7]_i_1_n_0\
    );
\sd_data_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_buf_1_reg_n_0_[8]\,
      I1 => out_buff_ptr_reg_n_0,
      I2 => \write_buf_0_reg_n_0_[8]\,
      O => \sd_data_out[8]_i_1_n_0\
    );
\sd_data_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_buf_1_reg_n_0_[9]\,
      I1 => out_buff_ptr_reg_n_0,
      I2 => \write_buf_0_reg_n_0_[9]\,
      O => \sd_data_out[9]_i_1_n_0\
    );
\sd_data_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \sd_data_out_reg[31]_0\(0),
      D => \sd_data_out[0]_i_1_n_0\,
      Q => \sd_data_out_reg_n_0_[0]\,
      R => '0'
    );
\sd_data_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \sd_data_out_reg[31]_0\(0),
      D => \sd_data_out[10]_i_1_n_0\,
      Q => data5(2),
      R => '0'
    );
\sd_data_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \sd_data_out_reg[31]_0\(0),
      D => \sd_data_out[11]_i_1_n_0\,
      Q => data5(3),
      R => '0'
    );
\sd_data_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \sd_data_out_reg[31]_0\(0),
      D => \sd_data_out[12]_i_1_n_0\,
      Q => data4(0),
      R => '0'
    );
\sd_data_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \sd_data_out_reg[31]_0\(0),
      D => \sd_data_out[13]_i_1_n_0\,
      Q => data4(1),
      R => '0'
    );
\sd_data_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \sd_data_out_reg[31]_0\(0),
      D => \sd_data_out[14]_i_1_n_0\,
      Q => data4(2),
      R => '0'
    );
\sd_data_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \sd_data_out_reg[31]_0\(0),
      D => \sd_data_out[15]_i_1_n_0\,
      Q => data4(3),
      R => '0'
    );
\sd_data_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \sd_data_out_reg[31]_0\(0),
      D => \sd_data_out[16]_i_1_n_0\,
      Q => data3(0),
      R => '0'
    );
\sd_data_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \sd_data_out_reg[31]_0\(0),
      D => \sd_data_out[17]_i_1_n_0\,
      Q => data3(1),
      R => '0'
    );
\sd_data_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \sd_data_out_reg[31]_0\(0),
      D => \sd_data_out[18]_i_1_n_0\,
      Q => data3(2),
      R => '0'
    );
\sd_data_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \sd_data_out_reg[31]_0\(0),
      D => \sd_data_out[19]_i_1_n_0\,
      Q => data3(3),
      R => '0'
    );
\sd_data_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \sd_data_out_reg[31]_0\(0),
      D => \sd_data_out[1]_i_1_n_0\,
      Q => \sd_data_out_reg_n_0_[1]\,
      R => '0'
    );
\sd_data_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \sd_data_out_reg[31]_0\(0),
      D => \sd_data_out[20]_i_1_n_0\,
      Q => data2(0),
      R => '0'
    );
\sd_data_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \sd_data_out_reg[31]_0\(0),
      D => \sd_data_out[21]_i_1_n_0\,
      Q => data2(1),
      R => '0'
    );
\sd_data_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \sd_data_out_reg[31]_0\(0),
      D => \sd_data_out[22]_i_1_n_0\,
      Q => data2(2),
      R => '0'
    );
\sd_data_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \sd_data_out_reg[31]_0\(0),
      D => \sd_data_out[23]_i_1_n_0\,
      Q => data2(3),
      R => '0'
    );
\sd_data_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \sd_data_out_reg[31]_0\(0),
      D => \sd_data_out[24]_i_1_n_0\,
      Q => data1(0),
      R => '0'
    );
\sd_data_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \sd_data_out_reg[31]_0\(0),
      D => \sd_data_out[25]_i_1_n_0\,
      Q => data1(1),
      R => '0'
    );
\sd_data_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \sd_data_out_reg[31]_0\(0),
      D => \sd_data_out[26]_i_1_n_0\,
      Q => data1(2),
      R => '0'
    );
\sd_data_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \sd_data_out_reg[31]_0\(0),
      D => \sd_data_out[27]_i_1_n_0\,
      Q => data1(3),
      R => '0'
    );
\sd_data_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \sd_data_out_reg[31]_0\(0),
      D => \sd_data_out[28]_i_1_n_0\,
      Q => data0(0),
      R => '0'
    );
\sd_data_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \sd_data_out_reg[31]_0\(0),
      D => \sd_data_out[29]_i_1_n_0\,
      Q => data0(1),
      R => '0'
    );
\sd_data_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \sd_data_out_reg[31]_0\(0),
      D => \sd_data_out[2]_i_1_n_0\,
      Q => \sd_data_out_reg_n_0_[2]\,
      R => '0'
    );
\sd_data_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \sd_data_out_reg[31]_0\(0),
      D => \sd_data_out[30]_i_1_n_0\,
      Q => data0(2),
      R => '0'
    );
\sd_data_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \sd_data_out_reg[31]_0\(0),
      D => \sd_data_out[31]_i_2_n_0\,
      Q => data0(3),
      R => '0'
    );
\sd_data_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \sd_data_out_reg[31]_0\(0),
      D => \sd_data_out[3]_i_1_n_0\,
      Q => \sd_data_out_reg_n_0_[3]\,
      R => '0'
    );
\sd_data_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \sd_data_out_reg[31]_0\(0),
      D => \sd_data_out[4]_i_1_n_0\,
      Q => data6(0),
      R => '0'
    );
\sd_data_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \sd_data_out_reg[31]_0\(0),
      D => \sd_data_out[5]_i_1_n_0\,
      Q => data6(1),
      R => '0'
    );
\sd_data_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \sd_data_out_reg[31]_0\(0),
      D => \sd_data_out[6]_i_1_n_0\,
      Q => data6(2),
      R => '0'
    );
\sd_data_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \sd_data_out_reg[31]_0\(0),
      D => \sd_data_out[7]_i_1_n_0\,
      Q => data6(3),
      R => '0'
    );
\sd_data_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \sd_data_out_reg[31]_0\(0),
      D => \sd_data_out[8]_i_1_n_0\,
      Q => data5(0),
      R => '0'
    );
\sd_data_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \sd_data_out_reg[31]_0\(0),
      D => \sd_data_out[9]_i_1_n_0\,
      Q => data5(1),
      R => '0'
    );
\tmp[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^we_rx\,
      I1 => \tmp_reg[0]\(0),
      O => E(7)
    );
\tmp[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^we_rx\,
      I1 => \tmp_reg[0]\(7),
      O => E(0)
    );
\transf_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[0]\,
      I1 => \FSM_onehot_state_reg_n_0_[6]\,
      I2 => \^q\(0),
      O => \transf_cnt[0]_i_1_n_0\
    );
\transf_cnt[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEFEFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_onehot_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_state_reg_n_0_[6]\,
      I3 => \transf_cnt_reg_n_0_[10]\,
      I4 => \transf_cnt[10]_i_3_n_0\,
      O => transf_cnt
    );
\transf_cnt[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0EEEE000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[6]\,
      I1 => \^q\(0),
      I2 => \transf_cnt[10]_i_4_n_0\,
      I3 => \transf_cnt_reg_n_0_[9]\,
      I4 => \transf_cnt_reg_n_0_[10]\,
      O => \transf_cnt[10]_i_2_n_0\
    );
\transf_cnt[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD5FFFF"
    )
        port map (
      I0 => \transf_cnt[10]_i_5_n_0\,
      I1 => \transf_cnt_reg_n_0_[4]\,
      I2 => \transf_cnt_reg_n_0_[0]\,
      I3 => \transf_cnt_reg_n_0_[1]\,
      I4 => \FSM_onehot_state_reg_n_0_[6]\,
      O => \transf_cnt[10]_i_3_n_0\
    );
\transf_cnt[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[8]\,
      I1 => \transf_cnt_reg_n_0_[7]\,
      I2 => \transf_cnt[9]_i_3_n_0\,
      I3 => \transf_cnt_reg_n_0_[6]\,
      O => \transf_cnt[10]_i_4_n_0\
    );
\transf_cnt[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02AA"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_3_n_0\,
      I1 => \transf_cnt_reg_n_0_[2]\,
      I2 => \transf_cnt_reg_n_0_[3]\,
      I3 => \transf_cnt_reg_n_0_[4]\,
      O => \transf_cnt[10]_i_5_n_0\
    );
\transf_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6660"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[0]\,
      I1 => \transf_cnt_reg_n_0_[1]\,
      I2 => \FSM_onehot_state_reg_n_0_[6]\,
      I3 => \^q\(0),
      O => \transf_cnt[1]_i_1_n_0\
    );
\transf_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0EEEE000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[6]\,
      I1 => \^q\(0),
      I2 => \transf_cnt_reg_n_0_[1]\,
      I3 => \transf_cnt_reg_n_0_[0]\,
      I4 => \transf_cnt_reg_n_0_[2]\,
      O => \transf_cnt[2]_i_1_n_0\
    );
\transf_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EEEEEEEE0000000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[6]\,
      I1 => \^q\(0),
      I2 => \transf_cnt_reg_n_0_[0]\,
      I3 => \transf_cnt_reg_n_0_[1]\,
      I4 => \transf_cnt_reg_n_0_[2]\,
      I5 => \transf_cnt_reg_n_0_[3]\,
      O => \transf_cnt[3]_i_1_n_0\
    );
\transf_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555555540000000"
    )
        port map (
      I0 => \transf_cnt[9]_i_2_n_0\,
      I1 => \transf_cnt_reg_n_0_[2]\,
      I2 => \transf_cnt_reg_n_0_[1]\,
      I3 => \transf_cnt_reg_n_0_[0]\,
      I4 => \transf_cnt_reg_n_0_[3]\,
      I5 => \transf_cnt_reg_n_0_[4]\,
      O => \transf_cnt[4]_i_1_n_0\
    );
\transf_cnt[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[6]\,
      I1 => \^q\(0),
      I2 => \transf_cnt[5]_i_2_n_0\,
      I3 => \transf_cnt_reg_n_0_[5]\,
      O => \transf_cnt[5]_i_1_n_0\
    );
\transf_cnt[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[3]\,
      I1 => \transf_cnt_reg_n_0_[0]\,
      I2 => \transf_cnt_reg_n_0_[1]\,
      I3 => \transf_cnt_reg_n_0_[2]\,
      I4 => \transf_cnt_reg_n_0_[4]\,
      O => \transf_cnt[5]_i_2_n_0\
    );
\transf_cnt[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[6]\,
      I1 => \^q\(0),
      I2 => \transf_cnt[9]_i_3_n_0\,
      I3 => \transf_cnt_reg_n_0_[6]\,
      O => \transf_cnt[6]_i_1_n_0\
    );
\transf_cnt[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0EE0E00"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[6]\,
      I1 => \^q\(0),
      I2 => \transf_cnt[9]_i_3_n_0\,
      I3 => \transf_cnt_reg_n_0_[6]\,
      I4 => \transf_cnt_reg_n_0_[7]\,
      O => \transf_cnt[7]_i_1_n_0\
    );
\transf_cnt[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE0EEEEE00E00000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[6]\,
      I1 => \^q\(0),
      I2 => \transf_cnt_reg_n_0_[6]\,
      I3 => \transf_cnt[9]_i_3_n_0\,
      I4 => \transf_cnt_reg_n_0_[7]\,
      I5 => \transf_cnt_reg_n_0_[8]\,
      O => \transf_cnt[8]_i_1_n_0\
    );
\transf_cnt[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5515555500400000"
    )
        port map (
      I0 => \transf_cnt[9]_i_2_n_0\,
      I1 => \transf_cnt_reg_n_0_[8]\,
      I2 => \transf_cnt_reg_n_0_[7]\,
      I3 => \transf_cnt[9]_i_3_n_0\,
      I4 => \transf_cnt_reg_n_0_[6]\,
      I5 => \transf_cnt_reg_n_0_[9]\,
      O => \transf_cnt[9]_i_1_n_0\
    );
\transf_cnt[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_onehot_state_reg_n_0_[6]\,
      O => \transf_cnt[9]_i_2_n_0\
    );
\transf_cnt[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[4]\,
      I1 => \transf_cnt_reg_n_0_[2]\,
      I2 => \transf_cnt_reg_n_0_[1]\,
      I3 => \transf_cnt_reg_n_0_[0]\,
      I4 => \transf_cnt_reg_n_0_[3]\,
      I5 => \transf_cnt_reg_n_0_[5]\,
      O => \transf_cnt[9]_i_3_n_0\
    );
\transf_cnt_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => transf_cnt,
      CLR => crc_ok_reg_1(0),
      D => \transf_cnt[0]_i_1_n_0\,
      Q => \transf_cnt_reg_n_0_[0]\
    );
\transf_cnt_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => transf_cnt,
      CLR => crc_ok_reg_1(0),
      D => \transf_cnt[10]_i_2_n_0\,
      Q => \transf_cnt_reg_n_0_[10]\
    );
\transf_cnt_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => transf_cnt,
      CLR => crc_ok_reg_1(0),
      D => \transf_cnt[1]_i_1_n_0\,
      Q => \transf_cnt_reg_n_0_[1]\
    );
\transf_cnt_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => transf_cnt,
      CLR => crc_ok_reg_1(0),
      D => \transf_cnt[2]_i_1_n_0\,
      Q => \transf_cnt_reg_n_0_[2]\
    );
\transf_cnt_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => transf_cnt,
      CLR => crc_ok_reg_1(0),
      D => \transf_cnt[3]_i_1_n_0\,
      Q => \transf_cnt_reg_n_0_[3]\
    );
\transf_cnt_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => transf_cnt,
      CLR => crc_ok_reg_1(0),
      D => \transf_cnt[4]_i_1_n_0\,
      Q => \transf_cnt_reg_n_0_[4]\
    );
\transf_cnt_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => transf_cnt,
      CLR => crc_ok_reg_1(0),
      D => \transf_cnt[5]_i_1_n_0\,
      Q => \transf_cnt_reg_n_0_[5]\
    );
\transf_cnt_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => transf_cnt,
      CLR => crc_ok_reg_1(0),
      D => \transf_cnt[6]_i_1_n_0\,
      Q => \transf_cnt_reg_n_0_[6]\
    );
\transf_cnt_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => transf_cnt,
      CLR => crc_ok_reg_1(0),
      D => \transf_cnt[7]_i_1_n_0\,
      Q => \transf_cnt_reg_n_0_[7]\
    );
\transf_cnt_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => transf_cnt,
      CLR => crc_ok_reg_1(0),
      D => \transf_cnt[8]_i_1_n_0\,
      Q => \transf_cnt_reg_n_0_[8]\
    );
\transf_cnt_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => transf_cnt,
      CLR => crc_ok_reg_1(0),
      D => \transf_cnt[9]_i_1_n_0\,
      Q => \transf_cnt_reg_n_0_[9]\
    );
transm_complete_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEFEFEFEEECECEC"
    )
        port map (
      I0 => transm_complete_i_2_n_0,
      I1 => busy_int,
      I2 => transm_complete_i_3_n_0,
      I3 => busy_n_i_2_n_0,
      I4 => \crc_c[4]_i_4_n_0\,
      I5 => \^trans_complete\,
      O => transm_complete_i_1_n_0
    );
transm_complete_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[6]\,
      I1 => \transf_cnt_reg_n_0_[10]\,
      I2 => \transf_cnt_reg_n_0_[0]\,
      I3 => rd_i_2_n_0,
      O => transm_complete_i_2_n_0
    );
transm_complete_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      O => transm_complete_i_3_n_0
    );
transm_complete_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => crc_ok_reg_1(0),
      D => transm_complete_i_1_n_0,
      Q => \^trans_complete\
    );
we_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11F100F0"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => \crc_c[4]_i_4_n_0\,
      I2 => \FSM_onehot_state_reg_n_0_[6]\,
      I3 => \transf_cnt_reg_n_0_[10]\,
      I4 => \^we_rx\,
      O => we_i_1_n_0
    );
we_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => '1',
      CLR => crc_ok_reg_1(0),
      D => we_i_1_n_0,
      Q => \^we_rx\
    );
\write_buf_0[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => in_buff_ptr_reg_n_0,
      I1 => \write_buf_0[31]_i_2_n_0\,
      O => \write_buf_0[31]_i_1_n_0\
    );
\write_buf_0[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E00EFFFF"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[0]\,
      I1 => \data_send_index[1]_i_4_n_0\,
      I2 => in_buff_ptr_reg_n_0,
      I3 => out_buff_ptr_reg_n_0,
      I4 => \^q\(0),
      O => \write_buf_0[31]_i_2_n_0\
    );
\write_buf_0_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \write_buf_0[31]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => D(0),
      Q => \write_buf_0_reg_n_0_[0]\
    );
\write_buf_0_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \write_buf_0[31]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => D(10),
      Q => \write_buf_0_reg_n_0_[10]\
    );
\write_buf_0_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \write_buf_0[31]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => D(11),
      Q => \write_buf_0_reg_n_0_[11]\
    );
\write_buf_0_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \write_buf_0[31]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => D(12),
      Q => \write_buf_0_reg_n_0_[12]\
    );
\write_buf_0_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \write_buf_0[31]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => D(13),
      Q => \write_buf_0_reg_n_0_[13]\
    );
\write_buf_0_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \write_buf_0[31]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => D(14),
      Q => \write_buf_0_reg_n_0_[14]\
    );
\write_buf_0_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \write_buf_0[31]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => D(15),
      Q => \write_buf_0_reg_n_0_[15]\
    );
\write_buf_0_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \write_buf_0[31]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => D(16),
      Q => \write_buf_0_reg_n_0_[16]\
    );
\write_buf_0_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \write_buf_0[31]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => D(17),
      Q => \write_buf_0_reg_n_0_[17]\
    );
\write_buf_0_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \write_buf_0[31]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => D(18),
      Q => \write_buf_0_reg_n_0_[18]\
    );
\write_buf_0_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \write_buf_0[31]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => D(19),
      Q => \write_buf_0_reg_n_0_[19]\
    );
\write_buf_0_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \write_buf_0[31]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => D(1),
      Q => \write_buf_0_reg_n_0_[1]\
    );
\write_buf_0_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \write_buf_0[31]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => D(20),
      Q => \write_buf_0_reg_n_0_[20]\
    );
\write_buf_0_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \write_buf_0[31]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => D(21),
      Q => \write_buf_0_reg_n_0_[21]\
    );
\write_buf_0_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \write_buf_0[31]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => D(22),
      Q => \write_buf_0_reg_n_0_[22]\
    );
\write_buf_0_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \write_buf_0[31]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => D(23),
      Q => \write_buf_0_reg_n_0_[23]\
    );
\write_buf_0_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \write_buf_0[31]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => D(24),
      Q => \write_buf_0_reg_n_0_[24]\
    );
\write_buf_0_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \write_buf_0[31]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => D(25),
      Q => \write_buf_0_reg_n_0_[25]\
    );
\write_buf_0_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \write_buf_0[31]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => D(26),
      Q => \write_buf_0_reg_n_0_[26]\
    );
\write_buf_0_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \write_buf_0[31]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => D(27),
      Q => \write_buf_0_reg_n_0_[27]\
    );
\write_buf_0_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \write_buf_0[31]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => D(28),
      Q => \write_buf_0_reg_n_0_[28]\
    );
\write_buf_0_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \write_buf_0[31]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => D(29),
      Q => \write_buf_0_reg_n_0_[29]\
    );
\write_buf_0_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \write_buf_0[31]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => D(2),
      Q => \write_buf_0_reg_n_0_[2]\
    );
\write_buf_0_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \write_buf_0[31]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => D(30),
      Q => \write_buf_0_reg_n_0_[30]\
    );
\write_buf_0_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \write_buf_0[31]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => D(31),
      Q => \write_buf_0_reg_n_0_[31]\
    );
\write_buf_0_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \write_buf_0[31]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => D(3),
      Q => \write_buf_0_reg_n_0_[3]\
    );
\write_buf_0_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \write_buf_0[31]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => D(4),
      Q => \write_buf_0_reg_n_0_[4]\
    );
\write_buf_0_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \write_buf_0[31]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => D(5),
      Q => \write_buf_0_reg_n_0_[5]\
    );
\write_buf_0_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \write_buf_0[31]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => D(6),
      Q => \write_buf_0_reg_n_0_[6]\
    );
\write_buf_0_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \write_buf_0[31]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => D(7),
      Q => \write_buf_0_reg_n_0_[7]\
    );
\write_buf_0_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \write_buf_0[31]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => D(8),
      Q => \write_buf_0_reg_n_0_[8]\
    );
\write_buf_0_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => \write_buf_0[31]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => D(9),
      Q => \write_buf_0_reg_n_0_[9]\
    );
\write_buf_1[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => in_buff_ptr_reg_n_0,
      I1 => \write_buf_0[31]_i_2_n_0\,
      O => write_buf_1
    );
\write_buf_1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => write_buf_1,
      CLR => crc_ok_reg_1(0),
      D => D(0),
      Q => \write_buf_1_reg_n_0_[0]\
    );
\write_buf_1_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => write_buf_1,
      CLR => crc_ok_reg_1(0),
      D => D(10),
      Q => \write_buf_1_reg_n_0_[10]\
    );
\write_buf_1_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => write_buf_1,
      CLR => crc_ok_reg_1(0),
      D => D(11),
      Q => \write_buf_1_reg_n_0_[11]\
    );
\write_buf_1_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => write_buf_1,
      CLR => crc_ok_reg_1(0),
      D => D(12),
      Q => \write_buf_1_reg_n_0_[12]\
    );
\write_buf_1_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => write_buf_1,
      CLR => crc_ok_reg_1(0),
      D => D(13),
      Q => \write_buf_1_reg_n_0_[13]\
    );
\write_buf_1_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => write_buf_1,
      CLR => crc_ok_reg_1(0),
      D => D(14),
      Q => \write_buf_1_reg_n_0_[14]\
    );
\write_buf_1_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => write_buf_1,
      CLR => crc_ok_reg_1(0),
      D => D(15),
      Q => \write_buf_1_reg_n_0_[15]\
    );
\write_buf_1_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => write_buf_1,
      CLR => crc_ok_reg_1(0),
      D => D(16),
      Q => \write_buf_1_reg_n_0_[16]\
    );
\write_buf_1_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => write_buf_1,
      CLR => crc_ok_reg_1(0),
      D => D(17),
      Q => \write_buf_1_reg_n_0_[17]\
    );
\write_buf_1_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => write_buf_1,
      CLR => crc_ok_reg_1(0),
      D => D(18),
      Q => \write_buf_1_reg_n_0_[18]\
    );
\write_buf_1_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => write_buf_1,
      CLR => crc_ok_reg_1(0),
      D => D(19),
      Q => \write_buf_1_reg_n_0_[19]\
    );
\write_buf_1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => write_buf_1,
      CLR => crc_ok_reg_1(0),
      D => D(1),
      Q => \write_buf_1_reg_n_0_[1]\
    );
\write_buf_1_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => write_buf_1,
      CLR => crc_ok_reg_1(0),
      D => D(20),
      Q => \write_buf_1_reg_n_0_[20]\
    );
\write_buf_1_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => write_buf_1,
      CLR => crc_ok_reg_1(0),
      D => D(21),
      Q => \write_buf_1_reg_n_0_[21]\
    );
\write_buf_1_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => write_buf_1,
      CLR => crc_ok_reg_1(0),
      D => D(22),
      Q => \write_buf_1_reg_n_0_[22]\
    );
\write_buf_1_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => write_buf_1,
      CLR => crc_ok_reg_1(0),
      D => D(23),
      Q => \write_buf_1_reg_n_0_[23]\
    );
\write_buf_1_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => write_buf_1,
      CLR => crc_ok_reg_1(0),
      D => D(24),
      Q => \write_buf_1_reg_n_0_[24]\
    );
\write_buf_1_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => write_buf_1,
      CLR => crc_ok_reg_1(0),
      D => D(25),
      Q => \write_buf_1_reg_n_0_[25]\
    );
\write_buf_1_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => write_buf_1,
      CLR => crc_ok_reg_1(0),
      D => D(26),
      Q => \write_buf_1_reg_n_0_[26]\
    );
\write_buf_1_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => write_buf_1,
      CLR => crc_ok_reg_1(0),
      D => D(27),
      Q => \write_buf_1_reg_n_0_[27]\
    );
\write_buf_1_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => write_buf_1,
      CLR => crc_ok_reg_1(0),
      D => D(28),
      Q => \write_buf_1_reg_n_0_[28]\
    );
\write_buf_1_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => write_buf_1,
      CLR => crc_ok_reg_1(0),
      D => D(29),
      Q => \write_buf_1_reg_n_0_[29]\
    );
\write_buf_1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => write_buf_1,
      CLR => crc_ok_reg_1(0),
      D => D(2),
      Q => \write_buf_1_reg_n_0_[2]\
    );
\write_buf_1_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => write_buf_1,
      CLR => crc_ok_reg_1(0),
      D => D(30),
      Q => \write_buf_1_reg_n_0_[30]\
    );
\write_buf_1_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => write_buf_1,
      CLR => crc_ok_reg_1(0),
      D => D(31),
      Q => \write_buf_1_reg_n_0_[31]\
    );
\write_buf_1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => write_buf_1,
      CLR => crc_ok_reg_1(0),
      D => D(3),
      Q => \write_buf_1_reg_n_0_[3]\
    );
\write_buf_1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => write_buf_1,
      CLR => crc_ok_reg_1(0),
      D => D(4),
      Q => \write_buf_1_reg_n_0_[4]\
    );
\write_buf_1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => write_buf_1,
      CLR => crc_ok_reg_1(0),
      D => D(5),
      Q => \write_buf_1_reg_n_0_[5]\
    );
\write_buf_1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => write_buf_1,
      CLR => crc_ok_reg_1(0),
      D => D(6),
      Q => \write_buf_1_reg_n_0_[6]\
    );
\write_buf_1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => write_buf_1,
      CLR => crc_ok_reg_1(0),
      D => D(7),
      Q => \write_buf_1_reg_n_0_[7]\
    );
\write_buf_1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => write_buf_1,
      CLR => crc_ok_reg_1(0),
      D => D(8),
      Q => \write_buf_1_reg_n_0_[8]\
    );
\write_buf_1_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sd_clk_OBUF_BUFG,
      CE => write_buf_1,
      CLR => crc_ok_reg_1(0),
      D => D(9),
      Q => \write_buf_1_reg_n_0_[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sd_fifo_rx_filler is
  port (
    reset_rx_fifo : out STD_LOGIC;
    m_wb_we_o_rx : out STD_LOGIC;
    tx_cycle_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \offset_reg[8]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_wb_dat_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sd_clk_OBUF_BUFG : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    rd_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : in STD_LOGIC;
    wb_m_ack : in STD_LOGIC;
    start_rx_fifo : in STD_LOGIC;
    \Dat_Int_Status_reg[2]\ : in STD_LOGIC;
    \Dat_Int_Status_reg[2]_0\ : in STD_LOGIC;
    we_rx : in STD_LOGIC;
    \tmp_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end sd_fifo_rx_filler;

architecture STRUCTURE of sd_fifo_rx_filler is
  signal Rx_Fifo_n_41 : STD_LOGIC;
  signal Rx_Fifo_n_42 : STD_LOGIC;
  signal Rx_Fifo_n_43 : STD_LOGIC;
  signal \^m_wb_we_o_rx\ : STD_LOGIC;
  signal \offset[8]_i_1_n_0\ : STD_LOGIC;
  signal \offset[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \^offset_reg[8]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 8 downto 3 );
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rd_reg_n_0 : STD_LOGIC;
  signal wb_free_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \offset[4]_i_1__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \offset[5]_i_1__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \offset[7]_i_1__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \offset[8]_i_2__0\ : label is "soft_lutpair149";
begin
  m_wb_we_o_rx <= \^m_wb_we_o_rx\;
  \offset_reg[8]_0\(6 downto 0) <= \^offset_reg[8]_0\(6 downto 0);
Rx_Fifo: entity work.sd_rx_fifo
     port map (
      AR(0) => AR(0),
      CLK => CLK,
      D(31 downto 0) => \^q\(31 downto 0),
      \Dat_Int_Status_reg[2]\ => \Dat_Int_Status_reg[2]\,
      \Dat_Int_Status_reg[2]_0\ => \Dat_Int_Status_reg[2]_0\,
      E(7 downto 0) => E(7 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      \adr_o_reg[3]_0\ => rd_reg_n_0,
      \m_wb_dat_o_reg[0]\ => wb_free_reg_n_0,
      m_wb_we_o_rx => \^m_wb_we_o_rx\,
      o_wb_ack_reg => Rx_Fifo_n_42,
      sd_clk_OBUF_BUFG => sd_clk_OBUF_BUFG,
      start_rx_fifo => start_rx_fifo,
      start_rx_fifo_reg(0) => Rx_Fifo_n_41,
      \tmp_reg[3]_0\(3 downto 0) => \tmp_reg[3]\(3 downto 0),
      tx_cycle_reg => tx_cycle_reg,
      wb_free_reg => Rx_Fifo_n_43,
      wb_m_ack => wb_m_ack,
      we_rx => we_rx
    );
\m_wb_dat_o_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => Rx_Fifo_n_41,
      CLR => rd_reg_0(0),
      D => \^q\(0),
      Q => m_wb_dat_o(0)
    );
\m_wb_dat_o_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => Rx_Fifo_n_41,
      CLR => rd_reg_0(0),
      D => \^q\(10),
      Q => m_wb_dat_o(10)
    );
\m_wb_dat_o_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => Rx_Fifo_n_41,
      CLR => rd_reg_0(0),
      D => \^q\(11),
      Q => m_wb_dat_o(11)
    );
\m_wb_dat_o_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => Rx_Fifo_n_41,
      CLR => rd_reg_0(0),
      D => \^q\(12),
      Q => m_wb_dat_o(12)
    );
\m_wb_dat_o_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => Rx_Fifo_n_41,
      CLR => rd_reg_0(0),
      D => \^q\(13),
      Q => m_wb_dat_o(13)
    );
\m_wb_dat_o_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => Rx_Fifo_n_41,
      CLR => rd_reg_0(0),
      D => \^q\(14),
      Q => m_wb_dat_o(14)
    );
\m_wb_dat_o_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => Rx_Fifo_n_41,
      CLR => rd_reg_0(0),
      D => \^q\(15),
      Q => m_wb_dat_o(15)
    );
\m_wb_dat_o_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => Rx_Fifo_n_41,
      CLR => rd_reg_0(0),
      D => \^q\(16),
      Q => m_wb_dat_o(16)
    );
\m_wb_dat_o_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => Rx_Fifo_n_41,
      CLR => rd_reg_0(0),
      D => \^q\(17),
      Q => m_wb_dat_o(17)
    );
\m_wb_dat_o_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => Rx_Fifo_n_41,
      CLR => rd_reg_0(0),
      D => \^q\(18),
      Q => m_wb_dat_o(18)
    );
\m_wb_dat_o_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => Rx_Fifo_n_41,
      CLR => rd_reg_0(0),
      D => \^q\(19),
      Q => m_wb_dat_o(19)
    );
\m_wb_dat_o_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => Rx_Fifo_n_41,
      CLR => rd_reg_0(0),
      D => \^q\(1),
      Q => m_wb_dat_o(1)
    );
\m_wb_dat_o_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => Rx_Fifo_n_41,
      CLR => rd_reg_0(0),
      D => \^q\(20),
      Q => m_wb_dat_o(20)
    );
\m_wb_dat_o_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => Rx_Fifo_n_41,
      CLR => rd_reg_0(0),
      D => \^q\(21),
      Q => m_wb_dat_o(21)
    );
\m_wb_dat_o_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => Rx_Fifo_n_41,
      CLR => rd_reg_0(0),
      D => \^q\(22),
      Q => m_wb_dat_o(22)
    );
\m_wb_dat_o_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => Rx_Fifo_n_41,
      CLR => rd_reg_0(0),
      D => \^q\(23),
      Q => m_wb_dat_o(23)
    );
\m_wb_dat_o_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => Rx_Fifo_n_41,
      CLR => rd_reg_0(0),
      D => \^q\(24),
      Q => m_wb_dat_o(24)
    );
\m_wb_dat_o_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => Rx_Fifo_n_41,
      CLR => rd_reg_0(0),
      D => \^q\(25),
      Q => m_wb_dat_o(25)
    );
\m_wb_dat_o_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => Rx_Fifo_n_41,
      CLR => rd_reg_0(0),
      D => \^q\(26),
      Q => m_wb_dat_o(26)
    );
\m_wb_dat_o_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => Rx_Fifo_n_41,
      CLR => rd_reg_0(0),
      D => \^q\(27),
      Q => m_wb_dat_o(27)
    );
\m_wb_dat_o_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => Rx_Fifo_n_41,
      CLR => rd_reg_0(0),
      D => \^q\(28),
      Q => m_wb_dat_o(28)
    );
\m_wb_dat_o_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => Rx_Fifo_n_41,
      CLR => rd_reg_0(0),
      D => \^q\(29),
      Q => m_wb_dat_o(29)
    );
\m_wb_dat_o_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => Rx_Fifo_n_41,
      CLR => rd_reg_0(0),
      D => \^q\(2),
      Q => m_wb_dat_o(2)
    );
\m_wb_dat_o_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => Rx_Fifo_n_41,
      CLR => rd_reg_0(0),
      D => \^q\(30),
      Q => m_wb_dat_o(30)
    );
\m_wb_dat_o_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => Rx_Fifo_n_41,
      CLR => rd_reg_0(0),
      D => \^q\(31),
      Q => m_wb_dat_o(31)
    );
\m_wb_dat_o_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => Rx_Fifo_n_41,
      CLR => rd_reg_0(0),
      D => \^q\(3),
      Q => m_wb_dat_o(3)
    );
\m_wb_dat_o_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => Rx_Fifo_n_41,
      CLR => rd_reg_0(0),
      D => \^q\(4),
      Q => m_wb_dat_o(4)
    );
\m_wb_dat_o_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => Rx_Fifo_n_41,
      CLR => rd_reg_0(0),
      D => \^q\(5),
      Q => m_wb_dat_o(5)
    );
\m_wb_dat_o_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => Rx_Fifo_n_41,
      CLR => rd_reg_0(0),
      D => \^q\(6),
      Q => m_wb_dat_o(6)
    );
\m_wb_dat_o_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => Rx_Fifo_n_41,
      CLR => rd_reg_0(0),
      D => \^q\(7),
      Q => m_wb_dat_o(7)
    );
\m_wb_dat_o_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => Rx_Fifo_n_41,
      CLR => rd_reg_0(0),
      D => \^q\(8),
      Q => m_wb_dat_o(8)
    );
\m_wb_dat_o_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => Rx_Fifo_n_41,
      CLR => rd_reg_0(0),
      D => \^q\(9),
      Q => m_wb_dat_o(9)
    );
m_wb_we_o_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => rd_reg_0(0),
      D => Rx_Fifo_n_42,
      Q => \^m_wb_we_o_rx\
    );
\offset[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^offset_reg[8]_0\(1),
      I1 => \^offset_reg[8]_0\(0),
      I2 => start_rx_fifo,
      O => \p_0_in__0\(3)
    );
\offset[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => \^offset_reg[8]_0\(2),
      I1 => \^offset_reg[8]_0\(1),
      I2 => \^offset_reg[8]_0\(0),
      I3 => start_rx_fifo,
      O => \p_0_in__0\(4)
    );
\offset[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => \^offset_reg[8]_0\(3),
      I1 => \^offset_reg[8]_0\(2),
      I2 => \^offset_reg[8]_0\(0),
      I3 => \^offset_reg[8]_0\(1),
      I4 => start_rx_fifo,
      O => \p_0_in__0\(5)
    );
\offset[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => \^offset_reg[8]_0\(4),
      I1 => \^offset_reg[8]_0\(3),
      I2 => \^offset_reg[8]_0\(1),
      I3 => \^offset_reg[8]_0\(0),
      I4 => \^offset_reg[8]_0\(2),
      I5 => start_rx_fifo,
      O => \p_0_in__0\(6)
    );
\offset[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^offset_reg[8]_0\(5),
      I1 => \offset[8]_i_3__0_n_0\,
      I2 => start_rx_fifo,
      O => \p_0_in__0\(7)
    );
\offset[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => wb_free_reg_n_0,
      I1 => wb_m_ack,
      I2 => start_rx_fifo,
      O => \offset[8]_i_1_n_0\
    );
\offset[8]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => \^offset_reg[8]_0\(6),
      I1 => \^offset_reg[8]_0\(5),
      I2 => \offset[8]_i_3__0_n_0\,
      I3 => start_rx_fifo,
      O => \p_0_in__0\(8)
    );
\offset[8]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^offset_reg[8]_0\(4),
      I1 => \^offset_reg[8]_0\(2),
      I2 => \^offset_reg[8]_0\(0),
      I3 => \^offset_reg[8]_0\(1),
      I4 => \^offset_reg[8]_0\(3),
      O => \offset[8]_i_3__0_n_0\
    );
\offset_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \offset[8]_i_1_n_0\,
      CLR => rd_reg_0(0),
      D => D(0),
      Q => \^offset_reg[8]_0\(0)
    );
\offset_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \offset[8]_i_1_n_0\,
      CLR => rd_reg_0(0),
      D => \p_0_in__0\(3),
      Q => \^offset_reg[8]_0\(1)
    );
\offset_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \offset[8]_i_1_n_0\,
      CLR => rd_reg_0(0),
      D => \p_0_in__0\(4),
      Q => \^offset_reg[8]_0\(2)
    );
\offset_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \offset[8]_i_1_n_0\,
      CLR => rd_reg_0(0),
      D => \p_0_in__0\(5),
      Q => \^offset_reg[8]_0\(3)
    );
\offset_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \offset[8]_i_1_n_0\,
      CLR => rd_reg_0(0),
      D => \p_0_in__0\(6),
      Q => \^offset_reg[8]_0\(4)
    );
\offset_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \offset[8]_i_1_n_0\,
      CLR => rd_reg_0(0),
      D => \p_0_in__0\(7),
      Q => \^offset_reg[8]_0\(5)
    );
\offset_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \offset[8]_i_1_n_0\,
      CLR => rd_reg_0(0),
      D => \p_0_in__0\(8),
      Q => \^offset_reg[8]_0\(6)
    );
rd_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => rd_reg_0(0),
      D => Rx_Fifo_n_41,
      Q => rd_reg_n_0
    );
reset_rx_fifo_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_0_in,
      PRE => rd_reg_0(0),
      Q => reset_rx_fifo
    );
wb_free_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => Rx_Fifo_n_43,
      PRE => rd_reg_0(0),
      Q => wb_free_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sd_fifo_tx_filler is
  port (
    reset_tx_fifo : out STD_LOGIC;
    delay_reg_0 : out STD_LOGIC;
    m_wb_stb_o_tx : out STD_LOGIC;
    \adr_i_reg[3]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    tx_f : out STD_LOGIC;
    \bd_cnt_reg[2]\ : out STD_LOGIC;
    \^q\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    p_0_in : in STD_LOGIC;
    CLK : in STD_LOGIC;
    m_wb_cyc_o_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    delay_reg_1 : in STD_LOGIC;
    start_tx_fifo : in STD_LOGIC;
    rd : in STD_LOGIC;
    wb_m_ack : in STD_LOGIC;
    \state[3]_i_2\ : in STD_LOGIC;
    sd_clk_OBUF_BUFG : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \din_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end sd_fifo_tx_filler;

architecture STRUCTURE of sd_fifo_tx_filler is
  signal \^q_1\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal Tx_Fifo_n_2 : STD_LOGIC;
  signal Tx_Fifo_n_3 : STD_LOGIC;
  signal ackd_reg_n_0 : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^delay_reg_0\ : STD_LOGIC;
  signal \^m_wb_stb_o_tx\ : STD_LOGIC;
  signal \offset[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \offset[8]_i_3_n_0\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 8 downto 3 );
  signal wr_tx_i_1_n_0 : STD_LOGIC;
  signal wr_tx_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \offset[4]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \offset[5]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \offset[7]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \offset[8]_i_2\ : label is "soft_lutpair157";
begin
  Q(6 downto 0) <= \^q_1\(6 downto 0);
  delay_reg_0 <= \^delay_reg_0\;
  m_wb_stb_o_tx <= \^m_wb_stb_o_tx\;
Tx_Fifo: entity work.sd_tx_fifo
     port map (
      AR(0) => AR(0),
      CLK => CLK,
      Q(31 downto 0) => \^d\(31 downto 0),
      ackd_reg => ackd_reg_n_0,
      ackd_reg_0 => \^delay_reg_0\,
      \adr_i_reg[3]_0\ => \adr_i_reg[3]\,
      \adr_i_reg[3]_1\ => wr_tx_reg_n_0,
      \bd_cnt_reg[2]\ => \bd_cnt_reg[2]\,
      m_wb_stb_o_tx => \^m_wb_stb_o_tx\,
      o_wb_ack_reg => Tx_Fifo_n_3,
      \^q\(31 downto 0) => \^q\(31 downto 0),
      rd => rd,
      sd_clk_OBUF_BUFG => sd_clk_OBUF_BUFG,
      start_tx_fifo => start_tx_fifo,
      start_tx_fifo_reg => Tx_Fifo_n_2,
      \state[3]_i_2\ => \state[3]_i_2\,
      tx_f => tx_f,
      wb_m_ack => wb_m_ack
    );
ackd_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => Tx_Fifo_n_2,
      PRE => m_wb_cyc_o_reg_0(0),
      Q => ackd_reg_n_0
    );
delay_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => m_wb_cyc_o_reg_0(0),
      D => delay_reg_1,
      Q => \^delay_reg_0\
    );
\din_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => m_wb_cyc_o_reg_0(0),
      D => \din_reg[31]_0\(0),
      Q => \^d\(0)
    );
\din_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => m_wb_cyc_o_reg_0(0),
      D => \din_reg[31]_0\(10),
      Q => \^d\(10)
    );
\din_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => m_wb_cyc_o_reg_0(0),
      D => \din_reg[31]_0\(11),
      Q => \^d\(11)
    );
\din_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => m_wb_cyc_o_reg_0(0),
      D => \din_reg[31]_0\(12),
      Q => \^d\(12)
    );
\din_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => m_wb_cyc_o_reg_0(0),
      D => \din_reg[31]_0\(13),
      Q => \^d\(13)
    );
\din_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => m_wb_cyc_o_reg_0(0),
      D => \din_reg[31]_0\(14),
      Q => \^d\(14)
    );
\din_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => m_wb_cyc_o_reg_0(0),
      D => \din_reg[31]_0\(15),
      Q => \^d\(15)
    );
\din_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => m_wb_cyc_o_reg_0(0),
      D => \din_reg[31]_0\(16),
      Q => \^d\(16)
    );
\din_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => m_wb_cyc_o_reg_0(0),
      D => \din_reg[31]_0\(17),
      Q => \^d\(17)
    );
\din_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => m_wb_cyc_o_reg_0(0),
      D => \din_reg[31]_0\(18),
      Q => \^d\(18)
    );
\din_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => m_wb_cyc_o_reg_0(0),
      D => \din_reg[31]_0\(19),
      Q => \^d\(19)
    );
\din_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => m_wb_cyc_o_reg_0(0),
      D => \din_reg[31]_0\(1),
      Q => \^d\(1)
    );
\din_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => m_wb_cyc_o_reg_0(0),
      D => \din_reg[31]_0\(20),
      Q => \^d\(20)
    );
\din_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => m_wb_cyc_o_reg_0(0),
      D => \din_reg[31]_0\(21),
      Q => \^d\(21)
    );
\din_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => m_wb_cyc_o_reg_0(0),
      D => \din_reg[31]_0\(22),
      Q => \^d\(22)
    );
\din_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => m_wb_cyc_o_reg_0(0),
      D => \din_reg[31]_0\(23),
      Q => \^d\(23)
    );
\din_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => m_wb_cyc_o_reg_0(0),
      D => \din_reg[31]_0\(24),
      Q => \^d\(24)
    );
\din_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => m_wb_cyc_o_reg_0(0),
      D => \din_reg[31]_0\(25),
      Q => \^d\(25)
    );
\din_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => m_wb_cyc_o_reg_0(0),
      D => \din_reg[31]_0\(26),
      Q => \^d\(26)
    );
\din_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => m_wb_cyc_o_reg_0(0),
      D => \din_reg[31]_0\(27),
      Q => \^d\(27)
    );
\din_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => m_wb_cyc_o_reg_0(0),
      D => \din_reg[31]_0\(28),
      Q => \^d\(28)
    );
\din_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => m_wb_cyc_o_reg_0(0),
      D => \din_reg[31]_0\(29),
      Q => \^d\(29)
    );
\din_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => m_wb_cyc_o_reg_0(0),
      D => \din_reg[31]_0\(2),
      Q => \^d\(2)
    );
\din_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => m_wb_cyc_o_reg_0(0),
      D => \din_reg[31]_0\(30),
      Q => \^d\(30)
    );
\din_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => m_wb_cyc_o_reg_0(0),
      D => \din_reg[31]_0\(31),
      Q => \^d\(31)
    );
\din_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => m_wb_cyc_o_reg_0(0),
      D => \din_reg[31]_0\(3),
      Q => \^d\(3)
    );
\din_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => m_wb_cyc_o_reg_0(0),
      D => \din_reg[31]_0\(4),
      Q => \^d\(4)
    );
\din_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => m_wb_cyc_o_reg_0(0),
      D => \din_reg[31]_0\(5),
      Q => \^d\(5)
    );
\din_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => m_wb_cyc_o_reg_0(0),
      D => \din_reg[31]_0\(6),
      Q => \^d\(6)
    );
\din_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => m_wb_cyc_o_reg_0(0),
      D => \din_reg[31]_0\(7),
      Q => \^d\(7)
    );
\din_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => m_wb_cyc_o_reg_0(0),
      D => \din_reg[31]_0\(8),
      Q => \^d\(8)
    );
\din_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => m_wb_cyc_o_reg_0(0),
      D => \din_reg[31]_0\(9),
      Q => \^d\(9)
    );
m_wb_cyc_o_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => m_wb_cyc_o_reg_0(0),
      D => Tx_Fifo_n_3,
      Q => \^m_wb_stb_o_tx\
    );
\offset[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^q_1\(1),
      I1 => \^q_1\(0),
      I2 => start_tx_fifo,
      O => \p_0_in__0\(3)
    );
\offset[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => \^q_1\(2),
      I1 => \^q_1\(1),
      I2 => \^q_1\(0),
      I3 => start_tx_fifo,
      O => \p_0_in__0\(4)
    );
\offset[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => \^q_1\(3),
      I1 => \^q_1\(2),
      I2 => \^q_1\(0),
      I3 => \^q_1\(1),
      I4 => start_tx_fifo,
      O => \p_0_in__0\(5)
    );
\offset[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => \^q_1\(4),
      I1 => \^q_1\(3),
      I2 => \^q_1\(1),
      I3 => \^q_1\(0),
      I4 => \^q_1\(2),
      I5 => start_tx_fifo,
      O => \p_0_in__0\(6)
    );
\offset[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^q_1\(5),
      I1 => \offset[8]_i_3_n_0\,
      I2 => start_tx_fifo,
      O => \p_0_in__0\(7)
    );
\offset[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^delay_reg_0\,
      I1 => start_tx_fifo,
      O => \offset[8]_i_1__0_n_0\
    );
\offset[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => \^q_1\(6),
      I1 => \^q_1\(5),
      I2 => \offset[8]_i_3_n_0\,
      I3 => start_tx_fifo,
      O => \p_0_in__0\(8)
    );
\offset[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^q_1\(4),
      I1 => \^q_1\(2),
      I2 => \^q_1\(0),
      I3 => \^q_1\(1),
      I4 => \^q_1\(3),
      O => \offset[8]_i_3_n_0\
    );
\offset_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \offset[8]_i_1__0_n_0\,
      CLR => m_wb_cyc_o_reg_0(0),
      D => D(0),
      Q => \^q_1\(0)
    );
\offset_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \offset[8]_i_1__0_n_0\,
      CLR => m_wb_cyc_o_reg_0(0),
      D => \p_0_in__0\(3),
      Q => \^q_1\(1)
    );
\offset_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \offset[8]_i_1__0_n_0\,
      CLR => m_wb_cyc_o_reg_0(0),
      D => \p_0_in__0\(4),
      Q => \^q_1\(2)
    );
\offset_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \offset[8]_i_1__0_n_0\,
      CLR => m_wb_cyc_o_reg_0(0),
      D => \p_0_in__0\(5),
      Q => \^q_1\(3)
    );
\offset_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \offset[8]_i_1__0_n_0\,
      CLR => m_wb_cyc_o_reg_0(0),
      D => \p_0_in__0\(6),
      Q => \^q_1\(4)
    );
\offset_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \offset[8]_i_1__0_n_0\,
      CLR => m_wb_cyc_o_reg_0(0),
      D => \p_0_in__0\(7),
      Q => \^q_1\(5)
    );
\offset_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \offset[8]_i_1__0_n_0\,
      CLR => m_wb_cyc_o_reg_0(0),
      D => \p_0_in__0\(8),
      Q => \^q_1\(6)
    );
reset_tx_fifo_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_0_in,
      PRE => m_wb_cyc_o_reg_0(0),
      Q => reset_tx_fifo
    );
wr_tx_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => wb_m_ack,
      I1 => \^delay_reg_0\,
      I2 => start_tx_fifo,
      I3 => wr_tx_reg_n_0,
      O => wr_tx_i_1_n_0
    );
wr_tx_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => m_wb_cyc_o_reg_0(0),
      D => wr_tx_i_1_n_0,
      Q => wr_tx_reg_n_0
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
QGLtnqZzRetDH6gCWT4Js6wuLlZfrNx/VJp3sfR2NF+cxypO5AxN0oDKLJJtmdrtE/ueNDg+Qf7Z
TqBNRojORA==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
B6Ger3hRvfjHkaJ+W8639Kl3TzC9TogLuklOXEiMNdc4Im+DjEUzxb3DKlzu0VW3zxZqjJ3+wsW/
LnRmPCESi5Y9eRJaLFXg79EMfoj4X+nTdHAP6yCfltBADKegZ12gpnB/8ey5yn2KA74LUtPC7jna
iyjqSfsWLGnz6UdXzwk=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
BX+DxgMPRyZbYojCUR9Sk8Lq+3ZigBz4yMFHQkmurfdfDzyTPJCE827eGiPyTenK1QPVhEtf9g06
0BFXq/0COPuU1BWJwdkz1c4dE6/exDwhvEh+hPx3vRY6z8fDEf6aGVIXrHDvrmddehe7yMSIpo+k
aXHR06EEdfHCFY4TggYwhcJVXjkE+ApsVuyfmEfPmYjo8hCWyQyBsUWIOY03q1+MvUjjsmTwgs9g
fh5MY9ToaLfoJxPKdCpsqrBX4LJ+VDGFlAqIcqHTE2jCmPiToZAFXB7fzf1wDjFCBlJyFVDBGi0i
m+CouLSb7X1mvVhdDZgNrZDJMV688Bu3o54vew==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
DaIU/Ddc8USbZ2mURzujJDWDH1JbHl5tFVOOQ2aVaUPIA71yyE38OXVLEtF8rNmujYH30nEeQ+FV
LVJ16aaHw+iiuaqorTM3K5KLohVlN+WlcEtSXHuPNHjw8ddqtzpaX7pH1zqZH+YmfCL5oaNLqDH4
rkBnUl0/Gm/hzSwKjYhXGQFYQ+gGP99OjXakzrAqZzp/Iq4gt+Z5902/JV9thd/isHQImJ0QyK8M
EKM579iPAfXGes2mbiNYHcvDmSPYmW1zlhOE++N1EKeea7j/msnKeyhlC+hGE4Xfn4TVvqgQexCT
rp/wS/MosY6WH1aKFQlFH2hEppA7KXUaQlvG+w==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
XmWoAt4X8hrCJ5yTyug4ajJW5UhfkLNibzjihWzZ4Cr9hQSvWZoTc8rjGsLPbz6Le+/9iI5KxecS
eR0wiAO+G2IkwhZgVBeZdKoFnlnTVAyLjk9wMAFXNyJZM6b1NDbfXlPcUsC6JePvPlwwdWknkSsC
r3KvgkWAS+O3xvRmaNw=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Hw3Y+rShKrXiUViyNU1/O2qv6TgheLHBnFMj1i9MUGrHYqh9pLfLYUgWR7S2vj4jv4S+Ks0BpP4p
dKEqVAFmTCfQNEUHaVcFPkOHgig6L4mhLY6HUUKJoRgiQepgLi/W3V+ZZPQSQFkB3CU4MsJzhXvR
yLcpDriZy8cnAHD87Zi5DrNGBzj3kigJeM0du6lCQbxtF5aEdoaNP+YTnIFtcqYhoYnswQlYt0sV
HKgFA8VzqzL5WYnpH7+1IKmFkJBHkyqHCa9wPK0qCKnxkuDj70YzPVqQ+cocdKU+/gNdpCOdZlci
F2HTxrgfrXndJru3TiDqu4UavqAe0MNuFp3t0w==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
XPVggoWL6aXz+MpODTOZhEUQDa0vfEnUDaYeEHXm2vGyqKJujN2c/FFAFBeBYdJATLsIsQ+BqoPc
pBbcFYXDBfOtFIW2dH6Y1OoD65KyJ/hAq8coa21kFgq4hFat5vzZ2iIfkCpTUr4vDZO7Xne8cZO9
WsHffoTCt5rS59wWm2b8I5R8Eh2TUbQg3RCyrcnD66cvcEnlXe1CNMQ4/loVJpA4IBinBf820Wjc
vw2fZbGI0jXC+ACSHOviH63Xwmn+aRV5Ppkup7IYoon/ieKapRQeASu3TTY37xSBXiInSdtMTzJ6
+4GfO4eSHVriCk/sWbuTBzfRzoSShrnHjzz5LA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2020_08", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
L78XuiswVcgO2gtebzL7SA9BC/jJGAM0v6S9pzmyqL+QYzRneiYeGyDmsW33jEVVSTuNjTXkBLY7
yTOKQruatwe4V0OLi6174saSAmPgerSV1GyLP7KhmusLV/N61avC9TPam+tekhKeE0tds4EnJ3et
4JdLh+SE4Z4pcuqCjB5MFneIYKKWDx7siU6oesAQtoSJOesfMchX63MhOjOHFP/ch+1gHv3T45hg
IGF7V7TrdREVE4f9631tlVJ1o2Dypsmo/76Itz5WCGlTMjAnWXN8IXxKN+PZ3dyt1wjrZm2P/td+
xiGszFnSLrRvw/HferwtSmRx8q0fiHZ88roGTw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
kDX5kq2QEe25429T6vQqBCFvV1McKTJRYfK99ymVNK2GGvGLXSzgwJHwB2fj9rM0wme3zYYY0vQR
x+9F4L7KLlOVY6qY3LB59uDzyXBI3mMZaS905HXHJkdZHWtQWpfHhl27LqL+8FSluaD6F+KFfYOV
CwIOVuCIp/XjxFXpNBik7YiPt4kHOlDA97IXNLnYUn/g1csGqeNWce4UTne50ggWvLYGbTFGmTjT
N67TpUiGRVRCSv8Tax72GWFIMFZk3Tlp68ZUSQEybZMWX1U9XdMdtxfvNGhf8mi5jQJ2SupSzKu4
T/+53IN9T8aLePAiGBKKG1ZBj4y1ZyYA7XYvjw==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 8128)
`protect data_block
EDgLvEspHI5xlxGa29DxxRZ89GlFFV7tTLh41/OY8U0eMMikuch5Mt7fFReiUazKXI/q63Y1OtSU
cADXTbm+DAUcGtkW5SoJ8miAUFS7F0zYONtKFe0teqbhB5/U43GkP3W356KtDDXQsZVSMuiHE9u5
wXv/FxjmQYMp8te1XZzZGUovw+3g5ADArBFJpob1od2kAg42ofSJSL77VCWD8KRuXiw0gKXI/ucr
LQ37eUvYBPvCjDRbOTF+/yPN7VkTMYg+N6yiSv78A5Bu2NjjqJ6JIRk8yuTO+SpBWIxghPwtGOh0
QWUshoFKHJhv8D1Nj1bWMbP9a4Wp6u7332rz6RBvk+Yylqru3REO0XI8/o+hj6kOI3MWSiq7dnIi
mc84YeCSadk7YlFGvgtAyabsDuqFSuzV2EKhhwnRGGMF2IMUXLcVcgPhGY++mpxcoFKmxPRHaKek
Ly2I/TvNI43l8y2soJa5T5v3dHn8AbyuXCUHZmQnb+koCc8YMtGJ99rya8FmvfRyrNF6GA7U43eA
J/v8J9vjd0wb/CTf5odzMCqlvoLZV1EJt3VU6cUyU4vyTPDRuSVAKXgGqqwyXQdgbZFhFKkoF9Sg
ekZqFQpz0GDV+rMMX849Lop/YYSThHIifTQWU7Bg5LkoPyCiylip8PWe2KqSZRP4qzBQoBXoH/8O
YulNDM1RRvcCo0ow7HpV1G7K3vIHQIllQYM3IjZFhEIYqcDAtRqp5m3JEBhyR1oiMByEyTFMI5M+
LrRv5SWbY9X/AyQGRpuNwh1GKzTuAc9q19afSCuRpDQw4TOc6k03G9X3UntEllcqDHkctsnMbNQy
rOhU68QP7WvoPr7DLUzGEWIS8oQlKa4qrC7ouv26bN63yTzLkukJvrLmp6XY/r0sbLz8kFE5BFDk
FwmgD+VNNOBnjmafpgmiynCnsQnM2aeTR+M0flPBkGQ2bIZHYKkiEisdIDJRQF3/uQFzGIBk/YDF
+zvRUvCPdcp3PNEgjfwIY8UVaXn1BfmK680GeAinrjObHg6LCXdLJwXO3uJsE4Gv88mYprhxqVwt
cgXVXZQBQL6SAi/WF8acVE2dF3dHhEBCj+VH4MlkvpDxWOwh72dc9Gy+O9KqXkMX3pQ9m4PVK4E5
KbHrWaYayOJGfK/nV0PWhksnX0laxvAtFl/DNFD7/WXuhe6Nscz4DAy/KWi6PLNXlgd5epvQrr++
Bg2ptDkHDueYe80xnjUVhviBUR6o9cno/yXyXNClWPqwvTkvulYmGE4mSMqKm6sO8BDV2rnBpzBO
Q7YCHrfL5fmb+gYJmBNpjVF8dnosbjVBDtQJDYmww+oR9QFuCYURfZXhzAZNtWoCwFmqntMPnTm3
Iek9TXuo7CxgBkRMny1rewY7srt1xfg+mOLkMNJkGhSVwHng4U/Yy8Ir9AXPKc0bZUF19lEve9SD
QAwt3S5u6+gV2NARdw7P7cV5URwcuJt5jFDCrEvCf8ida8vaegww4w3N+nytzuoZRkImau5k6vHq
Pqrpd+ENhFLZcyXZc/7rUzyxO5QYhZbwKeqN896+33oJpDK9BYkmeJLS4PNEBQvSDlxZ5jdzX1Y4
qSa+5fX80K7YfIFXsOsXbuwkidID3ru8HZY2diZ4vm6xi5vIfAGtnPryxCrxo+cn3SmrXccUt3F4
vKK8prGfruOZj+kRnwMLBBLqKoSOxVA5BpPEuuQjt4kiuMmlAmhk4eSFhXfSVKlCN+vcKySpOife
vwqz0ZANuDWBhu1fcv9fdZLiWUsF2Qzuy0wu5SwrSKLFSD04bQcs6ynofJJ3ZLzJcsnjqBPLzFgO
Fh4PIrFuIY8hnw5LZq6uakpL/0hQydWzpPUtYuY5NRG5aq9akPNG8guEzuC3ngcSKn2T+XRasoWW
RD8rTTxRfIGsPtwjXdKmHNJpAJSttq7YuhAIIFe6LkzhQOyD2a6XEkFTdMCbXC+mYfMVlz8ZkuDT
avwj/KT5ai5T5dDjR5R0IyS0L91/DnNKVRAA1xWR1godPvngSObuM9vDmKJnJr45fxlwENzd1lGu
r190CKQzemRbu3IYEspIFnZkXnkTXkvwUil8YCrlSx6w4LgYoS/zKSBBPOm9+AbqNaFw5fheoreg
58SfOErjBMbi7hZQI/aZr0ASxQGu+K7mT7YEABD0E/CwAcbrOic7+OelfiHvmvRfmQY7Bi/qmLhr
eOW5zz13C4ylcj4pzOMTjTOp+eezePmvloulHO+bfiRLChu9utVdxwNuuimM1kTQxtd1uM/Os/hC
pvLRZMe1hMbOE/6xcfB+YVjR4dgCAmfW0QZcIrN0oC9ABaTRK3SbHkhfBd7y5HjlZP1l1ifQx9NV
mEDFzNMdRz53VbGpd5wKPFL7VZ+99FmWm0UTnAvYzd0AGtvmfCOOdJTFu8LdugYM9+Px4LOR+gyr
G+qGfa0zLouofrik4nvU8zPAqpq+hwBZ3QVV6PZyot+/MHt6/5RTvmtCTn7GeNWLHC11+EvqY5Cm
CMaufv/c7FrvkeVVpchxDAn0raRLl5jqM+Ug5sG0ksArElHlSToerozXm8+eVThSzt/EjtN64N6j
VUpxhaOFde4ZpN+0Pt1KCG/OyT3/O+aSPFmbqhk/7WRZk+V55IZ0V4XJw2BAOessJQbZnX/54td0
Vde0ZOG4+T8kS1ria1QpwtDgI/XGjy9qOW5yBIIUqMReN+O3EslOZFjYTe/sPHr8woOMzH2JWRUu
0iHJVu3qPM/gZhlDw1ZoRUVdEb55n7g8zLlNo1hvsD4Tv3y/zyxOJlt6PuTimXsHNwB7XIIh1mGj
3k53KZVhg8pD/Z4SCXUJEhZHz70on1g/a5dsQeux1TCVo/1kgxyVPbtRxn5ySqEECA4pgN0mckQQ
sxA8HOfnCG7n0KLklcHurStLTCZmcY1aVmURwvkn0rkCnVL3zm7Vd2M+KOa9BMn1Un/t4JIrEr3V
UUWF8SuYhZBchEPTJIGlPwlCrvQcmrJJoSsXPSF5C53UFOvX3kHVv0Ixn1xd4zhYwgc+2cc8TDCW
iaH0GhnT7PDq7tdib/VmNpaaXkd31Y614+LG0QZlp7lxhPGiD959LAkTxggyhDyt5mqQVnVWo+nM
STnCbrjxqpxrB85hWE/5CGlPcRUbW2ihjkLffvmMcJEhadks69z1wTvMOibXg6t70CtwKXtX8q7q
BWy6riAx0Z36kgpIIlXvoNA5pyr2DZPdPWOGrlDQZof5B56kOVc+XQIm7FO2nSmGSFj+0Rx+x964
75cTmVXJfNWHUVQJsBw/Tk92Ap+skNby5jZS5KUXsjRSh6dSrbflpPDevjj/DgWYwS7AXYaCbaYt
y0Ojj0ZiY4f5lXP2mhS15Wz/4ObsvPG9ikuwUvRqvCMWbCl9ku/8RHvepPjpfXeRfHk2XJoV2PUN
WPDv902N1GFpDI0+qwS+eCZ3AGr2p1W9GnISXaNUJxzeb9ndwR8FvCouzAGxPwJ0RDC0/4jL37uo
kenOXOyMaOySNl+TT2/jNIux2v+QVXvHIL21M6tv1F1Ur2B8wc+ILsuTgiy4aBYCNcWU+Qbpet46
C621HrpJLKbLmIaYiftEeFv2Q5fg9wPf9qguPY4ih5G6utWlzC41VIUIFdzbfO2uMY1PkYbDVC9g
dvkOI31L6YL72yH9K+7hPH03aUfkZH2a+gHaHSqAkD7s9xUo7WD9aMUGnsNuZBDWEa35ml8Q3/2X
lBKhPFVwE0VbhOdJAPNgC2mCujC0TQEF336RUbimJGgrNGpyXs3++Q81duWde0IoIZ/bWey2aT1p
nvBi8INkl6Dy3oV5oQBaJwsrwtc++27i84oetrZy5p6FHwjho1v2odoiJWuVPGnq4U4tRJrZwkLG
rZnYjoGI/mFMXIoqsFSyWxSxoZAYCZV9OvYBiTfV47ve0Xeuqnr5e4j30fJdFwHYOQIcqkjwnXsH
aviIbFz2CnHjR9fjj+554gIWyZZmb5AKa60VJrmt2tGdW3jAVcNAeiQQ0Iev4leeU/R4svts38BC
txKlYqHwsJiFlwB76BgFa3AAPLBpCBjHs+XqD8PvLeJdGAMYqsfTS6gE0qUgCYbnTiDB7cAeeWN0
3J/RpFAAPYBDzOsGXCeBicwQOqAcTdyXkA2uJCgRlmSf+Zk0JXV7/69B9fHFSMxp6xOlH6gmV9kz
jpRABJGd7WXM5tnFHadjjAU+GNHGRgL31YVSwzICZd8BMd3BHESrdKvmP83x5w2fPVTqItMqhd+D
xqmyzmj7zipqHsuBq5KgPBhIOQB1/vdIyTTOYZznn3WurrsIU13tuHe4AcSxWC0LWxxojat31UuR
eeAimJ1jc7B5en7p4ejtUzauOVn52RU1uY7QHEmV564wb7ziO0LUwv6lUZYSeunoiwLlgaypMG99
wxz3rP+OVeqd4U7tnrlaVKL5w4GTTv7Sps4tcnESIp8nDtMvPoIiogZEGAp2QKJHhlwUmKOmpRjE
TniRa17d+TLGj+JOOF8sY8GNYM42pGZDl3m4y58bwQFjo3uMnUs3kWbplqPrzxg7So0xNdTdQGOV
HZRROc8jbIAqxyPSaDjtj09elgyZUeTyqt9B/EMcM9HO+9efGnrAlgDCzHostB8xFPOfcRMi6Qja
E2IS8lGsf/np3K6G8q/BR8BIoy4W9PxTK88UyTbOr8cFpNvnUIw0ffvjS5nuTJxBsv8zZnYc+rgb
rCBbomSKRlX4PqjpZsHlIZeG1+7fYFimFZFD87+H5ITrIDeVksZRhfPtRg4WssBichBDeSYZl6D2
0yx3aPfRLirh0POUrVOpw1p86raxWP/BhzTFETCuVUBXIoy/MHAZjehBqJe807EiLY3529DGtwtR
yFBrpK2V5k+XUlMOTU4P9rQ7QcYzYXa/hnZGU2JzCKiseFpV4iIkcv2rmNqSu1+WkblRMLamY2rC
0BqjdesTZejbAM4QBCedXVQmBKVD5CLxkDy0j8f3uk0pUgDmSTJ6IgIA87E/y+IT4zIZ61GdKe/I
NfAaqDfRCG4dCbGB12hbnQEPZbGlC/RO+r3nFhAAgS6t1/27+ISBy6EPu15cLoLuvfZlO9iA5up8
a+Uj/SWXCOtCP4qOxI12Y9AIt+Xhojn/0DBzK59AcD6BHB0V7FhALz1a5vurEvFE1cNBLwy6YN1i
aLPavv1l1nqa69rvNfnUmHEDNBccUSbmQ5eC0aXlisxgLA/KLN25p94BNxdpfwygr1lrWuXeAOHZ
uWWeOp3cylc/qIMtQmzgPFCuE2ONDOTFdBMcjdgbrxqnewoIvsMGCJ2gAHG7QW6Pb4ATx1GBeR2J
m1F2Zv9POBYsRqtSO1QRE8ADOn6ex06Y7ueT/gr1SmDDYviDXWaRZ+YhuSAsvZUCTOPoAGia3Yt/
HMFTS8Sl7F3iKLNLfi5pWspUrBw+Llc3w+khd3YHyNvILopLdMYhhWAC4f8SYdk2wwiHs0aiDoLw
2Oseig569zmM9JHWJTnsgEtAn6UjSFrwmYVKmk9+clIiUjaFqECWGNdxQ8y5usYJZeLhFTAue9YO
o6t0MekfLQPAOL8Wre4kVBdN/3AqEBiq5KCwYYN8ZRihz6gOSq10mM/SbnLOY1PqQ+6iNUNUvkwL
Z9W7+QMETCNAadxeQOHiAqaUL9ZgW0oB/goZajvXCtKsmI0Zh789+Afr7cA0j8g17VbWYua19183
Tb9cRjZEVG2/hQ0Cf8TyjBmyiV4qo1mOB5uAw0nQ8D5lo8xeWtJwvz3JFnIgYbr10DLQnvP9MVBM
/nw1df8xd3CBelZip5Q3WcWPT3F+vrD4H2Ut7VoPybb0T7+y4eH+45SsTEnCi8Nl7aeEnhF2H6XM
l9ZcDlZL9ixWUaKTZ0iFczfcX1XDD02OOEFypmFLF4ELSMx0oDPqX/6043nnehuqn1a0UGPg4yMF
amLiKWTg9GYs0y60P/Al084LFH2Y3TYEq2rHKIPTAROvasgbTKVhh0pVFQP8YRcOf5P7OxfpXnX3
V8KUnpF7jcloK1ljrgVmIddspUMttpZ2Ggh8Q5hTp9KvoML2GEW6GSGpWZvvZmSE70lWgV0XmaSa
UY07FxLPi9tyP5qb7k6r3bwFb3YlOyR95qMsn6TRLaMFapTa1TsqocFKJz9zZUHMaZA6LiF8P/g9
n+4QQOwvpmUuBOmok0VAbHAKGhn5JtQ246F2SydjoYxBn6fmfcWhsHEO13qbfa074gAfxWhrH1N3
DLGYrozuEmGggrUs8Z1VL4dX5lL6rFdoxf1675vE+XSN92JR/r4tool03UfWkwFFJjjWKnMG4zii
nVAN3iDRHvr77ly0Ch8Ato2Y9mnAtvYdNxlkR2318dMG3WjFHrhu/6Hl0JD2vDWSUhVq9QGox0Yo
SVXnKX3MTro2gduV7OgNUz8fboaMjin7JJZ3RzZwa1F0UMlcPAYmDj/fchDcNWdXP7lp2fszQ1JV
QLIcEyCe5P6XgxHa0GlQUdSvp/DTdtFbIHLz3hhlzFOuYFL2ws5M+HOky8OL+W3nWCPopwDtxWr2
lftY/m5u7+SomzpHVVcT1Kmcibpn2P4AHRz3CaV9OTsdwVyKL5VWgAbiK6pgmGqcMS051/SzrOPF
tH2B3B8qmRpS/619TXSGA56UeIqQ3Cj8rOtH51n3sobIMOdITAj3fl/cYVjFFgmcvePSfaOQPjfI
UXdYHdWkBogBhvqI9nfbTGj9H0X/Wa8K38KGOTwgdMEgoAMhV8BKa3SPnurGNZoYvBiHngsI8VT2
ryVDnKty7H3oULBoje5APPcn0SxvIw49N3h24C4FvZH4AAe8tQwRULXKIn6lNmDTUvZQ5uJZZOaT
8OZ5EVbInlx7M9MpW51eA32M+2slR7FQ+VdiDKHC901RxY1xva5x9sM2yE4M9h9/dy5bOCUwhWse
GR33BoaMnAqNF2KQ3wW4iuHHMRUE28DQBQNH4aDPLDPk7+r5C4bXdkiZ+qllQdGHKNSD0JSZ6y0B
DQNt7WCokf/INzrDmX8hVMnPMQin+/Jy7k1C0UOOJyRNuB5Py1j77afCc/NgqpzOeuGsAcedWTBb
9OQ3hpNgdfOyXdbjRwXPm5Be3wDhSmmCARVhkQKcPZlBShm6K6Obfy/s7EmF4U7hjR0nXBBev90C
vLdDxNFdsSyYs0LlEwo3i3QRn6tw94hC9zoQS9Z3zSxfifb+vqHyDW42lz/XryidoiiBtg32Jiqn
L/NCozAJNQbyL85ggTrdP+sBSEGX0NUWF6y3H7FSL7yW8KVN0PZpIlj9Yrv0bCAriDtxbgmfIxTx
qQPgY4/U7AQ/COjNHM7inG+oAh6011iunYcZ41Xi/UaqTgA+pyoTzUelf8f+pNxgoFlSssUxDP6+
TTlMzoYB7Mmi6Z42syT5bkXIx47Px4yiSjO4Fm1RfU3H3xuDlqAlXTdpzJkK6V4qge4De1Tkow0J
3RJLGTPzID7Y8UgHgpG7J3EtUvp1mfeAghDar9iBCwJT9oH2sYWR1em+cVGp1ApygCP7W0h1GzV9
yihnN7n3YvDZAZaQr7DVYnyuXcpC7t3TIbvIwWqImb3Q1zR9pjVA60Mq3uZLjsoiK7VELD5NfYW4
oOn3QLdKqZReD0oX2iX4xQhgtBMjsKUfQNA5+EWZ6ReUTQ6rxLA5CfypM+zs53a9S423lan0TZqJ
Sqe5BKFoiYPFs5vREotuVVCkqDUC0H2yXdlYopevvYaE5cmqR8TMmttSIeYJTZPpVK0Xp3+vjShu
ZFhqnOP8Uyu/Rv6PObLniq7LAT88B6oTyIrb8lMBWwTB0+BPCLNQTIf+jTZn3j8lCBsPApu5l7Zh
qVz+qMY5btrKwNxIHGOq82D3UZqc1GjghwpXV+fSXypV3PdeTWRpqoXq906T3l8zuIx4RpatdJ2+
oWwk2EsIFYMkHMOCkztHLW/plOeCIFAgeT40eBxBEQdOHTSFtfQZ884AxIVUcgzGd/nNtjUXmQUL
RKwfYRYITz7fYGxjNiig8SUa6K3lmLkDgOwFg/RTu+fCq08usjDWP5L6Ntvvs9HS5MKqshsv/USK
e5OLS6Mvr9ikFgA6bVtELbJSO2C/GBR8eSfP8FJFicoNGGohIzCNav1atI3sEAxq0XCb0BWmomGt
p2WicYV53hz3Px35zzVamqZJER1JsuUejwL4kEw2m+3pmRrg8Y3heSr4/D61MGTvq4pqvQ5C3Sbt
vwmXDcVdtuuyNQ3jMpUSkoabRT2VQ4Kn7HRezG6g8kdW4gUIV9HESHwAhKuBnpH823O5nXm4nIOY
Pe4kq5UORpr2NoqB40kMzw3e315/bf9Cf10uslwah7CO9SbWwO4l7F+FD3DP8JDDhZ8z0uw7z9BF
HjL3cFd8NYStikWiOVyjuFzblomjJ/ZCRxVMlV31OKuJo8rKjDOtSVw4OzZYBTncm+llbKEEFd8Z
odIsL1n2I3E2wUO01lP4LOYSZ7esOJ+cZ6dMBTlUtCIVEr6h1V9aHGIbcLMvDcgEBAN7J6KslQPE
QGv+QW0s0u3gDxxH1rhbtKl1jzCYzqrxBTXN7tJaJPCQN8Pao+3OO2Tz1kvqTEFDtyLEy1rABrw2
25GssTxVfI1AWC2Uo6yIY1J6TY2nMKkhig7YuCtkWV5xzx5HwugbxQhlwwLWkvZqja7zNRleKQDR
eQI99ex78MxHlOBqlKLmgd609syzsA7rXr0COwOqNKJf2ASpJAG+zRKcFENNdFfd25FHnSk08ROS
c9t40+EkeJ6a6Q+rLL1pk9stLGgYeWWPce30ln0gstqMrjSr8BrWaG68Ff365qnl7IF8IoJlFzA3
OkGMc03eD7dbsgDoOuhiG9ZraMI2j7QZ8153x1Yu2oNAXund1D0i3aMktcl+rEZ8Uh835c+HfRMk
X7YIodU8nOmlA3bzX7g0ea5jq45PokNYFIlTahry/Bzwg43GJ09tfseaT5xn1jfs9yxUyhNeJ7Vf
1NO6O49xfFN16pzUC3mvWeGd5emHpIiksjKVergnmw31cmMlUwQD0U7k7YglLQU5BUZWLG+a4doY
ob15IsmtPstVsz9jCb7ijYefriLq20rWm3Hj17bXL/XTGfvunHtbNIqTxD3BAD3zBVC1GXMJA5my
oSl2dwqAH2bBL3uQiiHWCv4BxzpkllLmiW8jZ6UkscO+qljDAq/1nchsUSt5IsXXkdz0j3oclw2Y
d29V+N0UH7vtVuiAmuKYQoIQSCAlZu7uRVxvuVFV3Mf0UlrdTZfoDuwwNTNJLpk3w3RbCvX/7emb
4UpQlD4WgQ1TZGZJtDMCs2Lk2krjl/ZO3reeChBKyr6RgpW2VgVxC8XHz2cPkwJ5bJQGiiOB5sMY
qMeufc+JRIGIm5+TeB6ZTdJYIlQpI1KyTD7VtwW2SWkJg1CHlfDt4dL8mY+qN07BVzCr89BRJnHN
aJnkQNgECKq7C6cG2+4JEQ+lZipjn0bSIl92IBYb1jdrMhjFKIkE8Op+eirxEA1nvICpBUbZln6b
TOPhopvMEITlFyYp++BpXQbGYwBSulgriBevsp/egB11N/9A+ZzVMVvaizJxMar+ObQ1jKOBRcUD
e9/bIDSpxWoM58SqHC5BQQ8FjbZ6Y5b0ke5OqyN8fuA/vv8MmXwnLCC120fdw+0cDV2s5SEnh90C
uk8MTwrDu9tnXy34QIp4xbuqKY+5FG5x9ysWvNy9NeWZTE2SmbDfCzJYBVN3XYLiDkvtEjw4uiPo
YIDQBO8+9u2mBuaFAu0120WpgokbjLltAqPbXmYIyxA8C2OmCW8N2TE0g7WwBq78cBKFu0xsLyVZ
KKInaegZyPi7w+i4eA7wbmZ5625dF0jKqPV94ki715I9Dmju3+wUGxST3xZVTSmPg0Acu77bqj3/
tD4QS4Mw2JIA/Kn1oyjfKZazpV9tXQMr8Lk55cOl6CAskYttwbeBvutvoCI2YmRhVNgHZ80xH43F
O67IfhgBeQCvy2CsIE/rU4QnVdB4akivy/RGtsIFTDxaZKeahB5GaHP9rG6Ga+UyhoNnpUIYDPGm
s2BalEQzUPSiV/ZisbPhQ86mpET+zgecBsYP/dMx+ADBr/mZuP5NKZqKxlzhCJv0WPf8F2hfA/Xj
QyZugXaA7ArUYFfkfNK5DAX3bzh7Q4ec/xFykxJM+k07QPTnfesK/fB+2R8ue2kKlxmAbyzFkJi3
Ft9YD2BQUEqqjFvX6Vjmg/1wdV9fq/yNBwJjZigRv/Wb3YdZANwxBeKL/WVcWuHMMxZwJbRp0uqn
lchpbgnNOM07YrWr072RLB4HQlWdL2M2o0FMmCrqah7k49OD8u419ZuJeI4OuYfK5l6SkkAX/eGk
paOtUhUqrvLoF4FNaiEfMPXL+UHV0uAjETkKsObAw2D21sGSnRAKsR2971pae/aU00q8buK6tNit
DQXOfVNouLRH/t6lJsiDGgnm3VY3iuGevQf2VxKvPlTdycKXsfWynm0gmkPD5rftNp6ciTH2aXBK
zcpwT9sk3lL54IAh9dEzeNk7sIJ3sGfVY+deJpQmfbxC8EerAAdUl65TzC0wjLiNEcWsJ4HgJybK
VtaYkP/qGhni+c6fci6jrk1qUpUU+U/Aun2va5nWM4cKB5SOw0aYgB29MLWc4XiMPz1Ly36ZyBm7
x5rJ9x28KmZNZbwbXflJxORSY1/LB526okjsky5rU/AfJXUukjyGM1ctu31QYuIG4m3CIp1e9i0u
FnZToY8BxIgdcHk4RmCd5gMgJcI3kXdN1UTukF5015Ce6Hz1j6HiaJLvMF8c+N91Iw1/ABOgFQar
VoSwF19Jx/WNHvOKGiDa3nUxL7MVIG21hnxZbKi9o2gmTg==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sd_buffer_axi_bram_ctrl_0_0_axi_bram_ctrl is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    ecc_interrupt : out STD_LOGIC;
    ecc_ue : out STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC;
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC;
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_ctrl_awvalid : in STD_LOGIC;
    s_axi_ctrl_awready : out STD_LOGIC;
    s_axi_ctrl_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctrl_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctrl_wvalid : in STD_LOGIC;
    s_axi_ctrl_wready : out STD_LOGIC;
    s_axi_ctrl_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_ctrl_bvalid : out STD_LOGIC;
    s_axi_ctrl_bready : in STD_LOGIC;
    s_axi_ctrl_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctrl_arvalid : in STD_LOGIC;
    s_axi_ctrl_arready : out STD_LOGIC;
    s_axi_ctrl_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctrl_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_ctrl_rvalid : out STD_LOGIC;
    s_axi_ctrl_rready : in STD_LOGIC;
    bram_rst_a : out STD_LOGIC;
    bram_clk_a : out STD_LOGIC;
    bram_en_a : out STD_LOGIC;
    bram_we_a : out STD_LOGIC_VECTOR ( 3 downto 0 );
    bram_addr_a : out STD_LOGIC_VECTOR ( 12 downto 0 );
    bram_wrdata_a : out STD_LOGIC_VECTOR ( 31 downto 0 );
    bram_rddata_a : in STD_LOGIC_VECTOR ( 31 downto 0 );
    bram_rst_b : out STD_LOGIC;
    bram_clk_b : out STD_LOGIC;
    bram_en_b : out STD_LOGIC;
    bram_we_b : out STD_LOGIC_VECTOR ( 3 downto 0 );
    bram_addr_b : out STD_LOGIC_VECTOR ( 12 downto 0 );
    bram_wrdata_b : out STD_LOGIC_VECTOR ( 31 downto 0 );
    bram_rddata_b : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute C_BRAM_ADDR_WIDTH : integer;
  attribute C_BRAM_ADDR_WIDTH of sd_buffer_axi_bram_ctrl_0_0_axi_bram_ctrl : entity is 11;
  attribute C_BRAM_INST_MODE : string;
  attribute C_BRAM_INST_MODE of sd_buffer_axi_bram_ctrl_0_0_axi_bram_ctrl : entity is "EXTERNAL";
  attribute C_ECC : integer;
  attribute C_ECC of sd_buffer_axi_bram_ctrl_0_0_axi_bram_ctrl : entity is 0;
  attribute C_ECC_ONOFF_RESET_VALUE : integer;
  attribute C_ECC_ONOFF_RESET_VALUE of sd_buffer_axi_bram_ctrl_0_0_axi_bram_ctrl : entity is 0;
  attribute C_ECC_TYPE : integer;
  attribute C_ECC_TYPE of sd_buffer_axi_bram_ctrl_0_0_axi_bram_ctrl : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of sd_buffer_axi_bram_ctrl_0_0_axi_bram_ctrl : entity is "artix7";
  attribute C_FAULT_INJECT : integer;
  attribute C_FAULT_INJECT of sd_buffer_axi_bram_ctrl_0_0_axi_bram_ctrl : entity is 0;
  attribute C_MEMORY_DEPTH : integer;
  attribute C_MEMORY_DEPTH of sd_buffer_axi_bram_ctrl_0_0_axi_bram_ctrl : entity is 2048;
  attribute C_RD_CMD_OPTIMIZATION : integer;
  attribute C_RD_CMD_OPTIMIZATION of sd_buffer_axi_bram_ctrl_0_0_axi_bram_ctrl : entity is 1;
  attribute C_READ_LATENCY : integer;
  attribute C_READ_LATENCY of sd_buffer_axi_bram_ctrl_0_0_axi_bram_ctrl : entity is 1;
  attribute C_SINGLE_PORT_BRAM : integer;
  attribute C_SINGLE_PORT_BRAM of sd_buffer_axi_bram_ctrl_0_0_axi_bram_ctrl : entity is 1;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of sd_buffer_axi_bram_ctrl_0_0_axi_bram_ctrl : entity is 13;
  attribute C_S_AXI_CTRL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_ADDR_WIDTH of sd_buffer_axi_bram_ctrl_0_0_axi_bram_ctrl : entity is 32;
  attribute C_S_AXI_CTRL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_DATA_WIDTH of sd_buffer_axi_bram_ctrl_0_0_axi_bram_ctrl : entity is 32;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of sd_buffer_axi_bram_ctrl_0_0_axi_bram_ctrl : entity is 32;
  attribute C_S_AXI_ID_WIDTH : integer;
  attribute C_S_AXI_ID_WIDTH of sd_buffer_axi_bram_ctrl_0_0_axi_bram_ctrl : entity is 1;
  attribute C_S_AXI_PROTOCOL : string;
  attribute C_S_AXI_PROTOCOL of sd_buffer_axi_bram_ctrl_0_0_axi_bram_ctrl : entity is "AXI4LITE";
  attribute C_S_AXI_SUPPORTS_NARROW_BURST : integer;
  attribute C_S_AXI_SUPPORTS_NARROW_BURST of sd_buffer_axi_bram_ctrl_0_0_axi_bram_ctrl : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sd_buffer_axi_bram_ctrl_0_0_axi_bram_ctrl : entity is "axi_bram_ctrl";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of sd_buffer_axi_bram_ctrl_0_0_axi_bram_ctrl : entity is "yes";
end sd_buffer_axi_bram_ctrl_0_0_axi_bram_ctrl;

architecture STRUCTURE of sd_buffer_axi_bram_ctrl_0_0_axi_bram_ctrl is
  signal \<const0>\ : STD_LOGIC;
  signal \^bram_addr_a\ : STD_LOGIC_VECTOR ( 12 downto 2 );
  signal \^bram_rddata_a\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s_axi_aclk\ : STD_LOGIC;
  signal \^s_axi_wdata\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s_axi_wready\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bram_addr_a[10]_INST_0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \bram_addr_a[11]_INST_0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \bram_addr_a[2]_INST_0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \bram_addr_a[3]_INST_0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \bram_addr_a[4]_INST_0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \bram_addr_a[5]_INST_0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \bram_addr_a[6]_INST_0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \bram_addr_a[7]_INST_0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \bram_addr_a[8]_INST_0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \bram_addr_a[9]_INST_0\ : label is "soft_lutpair8";
begin
  \^bram_rddata_a\(31 downto 0) <= bram_rddata_a(31 downto 0);
  \^s_axi_aclk\ <= s_axi_aclk;
  \^s_axi_wdata\(31 downto 0) <= s_axi_wdata(31 downto 0);
  bram_addr_a(12 downto 2) <= \^bram_addr_a\(12 downto 2);
  bram_addr_a(1) <= \<const0>\;
  bram_addr_a(0) <= \<const0>\;
  bram_addr_b(12) <= \<const0>\;
  bram_addr_b(11) <= \<const0>\;
  bram_addr_b(10) <= \<const0>\;
  bram_addr_b(9) <= \<const0>\;
  bram_addr_b(8) <= \<const0>\;
  bram_addr_b(7) <= \<const0>\;
  bram_addr_b(6) <= \<const0>\;
  bram_addr_b(5) <= \<const0>\;
  bram_addr_b(4) <= \<const0>\;
  bram_addr_b(3) <= \<const0>\;
  bram_addr_b(2) <= \<const0>\;
  bram_addr_b(1) <= \<const0>\;
  bram_addr_b(0) <= \<const0>\;
  bram_clk_a <= \^s_axi_aclk\;
  bram_clk_b <= \<const0>\;
  bram_en_b <= \<const0>\;
  bram_rst_b <= \<const0>\;
  bram_we_b(3) <= \<const0>\;
  bram_we_b(2) <= \<const0>\;
  bram_we_b(1) <= \<const0>\;
  bram_we_b(0) <= \<const0>\;
  bram_wrdata_a(31 downto 0) <= \^s_axi_wdata\(31 downto 0);
  bram_wrdata_b(31) <= \<const0>\;
  bram_wrdata_b(30) <= \<const0>\;
  bram_wrdata_b(29) <= \<const0>\;
  bram_wrdata_b(28) <= \<const0>\;
  bram_wrdata_b(27) <= \<const0>\;
  bram_wrdata_b(26) <= \<const0>\;
  bram_wrdata_b(25) <= \<const0>\;
  bram_wrdata_b(24) <= \<const0>\;
  bram_wrdata_b(23) <= \<const0>\;
  bram_wrdata_b(22) <= \<const0>\;
  bram_wrdata_b(21) <= \<const0>\;
  bram_wrdata_b(20) <= \<const0>\;
  bram_wrdata_b(19) <= \<const0>\;
  bram_wrdata_b(18) <= \<const0>\;
  bram_wrdata_b(17) <= \<const0>\;
  bram_wrdata_b(16) <= \<const0>\;
  bram_wrdata_b(15) <= \<const0>\;
  bram_wrdata_b(14) <= \<const0>\;
  bram_wrdata_b(13) <= \<const0>\;
  bram_wrdata_b(12) <= \<const0>\;
  bram_wrdata_b(11) <= \<const0>\;
  bram_wrdata_b(10) <= \<const0>\;
  bram_wrdata_b(9) <= \<const0>\;
  bram_wrdata_b(8) <= \<const0>\;
  bram_wrdata_b(7) <= \<const0>\;
  bram_wrdata_b(6) <= \<const0>\;
  bram_wrdata_b(5) <= \<const0>\;
  bram_wrdata_b(4) <= \<const0>\;
  bram_wrdata_b(3) <= \<const0>\;
  bram_wrdata_b(2) <= \<const0>\;
  bram_wrdata_b(1) <= \<const0>\;
  bram_wrdata_b(0) <= \<const0>\;
  ecc_interrupt <= \<const0>\;
  ecc_ue <= \<const0>\;
  s_axi_awready <= \^s_axi_wready\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_ctrl_arready <= \<const0>\;
  s_axi_ctrl_awready <= \<const0>\;
  s_axi_ctrl_bresp(1) <= \<const0>\;
  s_axi_ctrl_bresp(0) <= \<const0>\;
  s_axi_ctrl_bvalid <= \<const0>\;
  s_axi_ctrl_rdata(31) <= \<const0>\;
  s_axi_ctrl_rdata(30) <= \<const0>\;
  s_axi_ctrl_rdata(29) <= \<const0>\;
  s_axi_ctrl_rdata(28) <= \<const0>\;
  s_axi_ctrl_rdata(27) <= \<const0>\;
  s_axi_ctrl_rdata(26) <= \<const0>\;
  s_axi_ctrl_rdata(25) <= \<const0>\;
  s_axi_ctrl_rdata(24) <= \<const0>\;
  s_axi_ctrl_rdata(23) <= \<const0>\;
  s_axi_ctrl_rdata(22) <= \<const0>\;
  s_axi_ctrl_rdata(21) <= \<const0>\;
  s_axi_ctrl_rdata(20) <= \<const0>\;
  s_axi_ctrl_rdata(19) <= \<const0>\;
  s_axi_ctrl_rdata(18) <= \<const0>\;
  s_axi_ctrl_rdata(17) <= \<const0>\;
  s_axi_ctrl_rdata(16) <= \<const0>\;
  s_axi_ctrl_rdata(15) <= \<const0>\;
  s_axi_ctrl_rdata(14) <= \<const0>\;
  s_axi_ctrl_rdata(13) <= \<const0>\;
  s_axi_ctrl_rdata(12) <= \<const0>\;
  s_axi_ctrl_rdata(11) <= \<const0>\;
  s_axi_ctrl_rdata(10) <= \<const0>\;
  s_axi_ctrl_rdata(9) <= \<const0>\;
  s_axi_ctrl_rdata(8) <= \<const0>\;
  s_axi_ctrl_rdata(7) <= \<const0>\;
  s_axi_ctrl_rdata(6) <= \<const0>\;
  s_axi_ctrl_rdata(5) <= \<const0>\;
  s_axi_ctrl_rdata(4) <= \<const0>\;
  s_axi_ctrl_rdata(3) <= \<const0>\;
  s_axi_ctrl_rdata(2) <= \<const0>\;
  s_axi_ctrl_rdata(1) <= \<const0>\;
  s_axi_ctrl_rdata(0) <= \<const0>\;
  s_axi_ctrl_rresp(1) <= \<const0>\;
  s_axi_ctrl_rresp(0) <= \<const0>\;
  s_axi_ctrl_rvalid <= \<const0>\;
  s_axi_ctrl_wready <= \<const0>\;
  s_axi_rdata(31 downto 0) <= \^bram_rddata_a\(31 downto 0);
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_wready <= \^s_axi_wready\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\bram_addr_a[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(10),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(10),
      O => \^bram_addr_a\(10)
    );
\bram_addr_a[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(11),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(11),
      O => \^bram_addr_a\(11)
    );
\bram_addr_a[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(12),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(12),
      O => \^bram_addr_a\(12)
    );
\bram_addr_a[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(2),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(2),
      O => \^bram_addr_a\(2)
    );
\bram_addr_a[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(3),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(3),
      O => \^bram_addr_a\(3)
    );
\bram_addr_a[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(4),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(4),
      O => \^bram_addr_a\(4)
    );
\bram_addr_a[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(5),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(5),
      O => \^bram_addr_a\(5)
    );
\bram_addr_a[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(6),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(6),
      O => \^bram_addr_a\(6)
    );
\bram_addr_a[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(7),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(7),
      O => \^bram_addr_a\(7)
    );
\bram_addr_a[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(8),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(8),
      O => \^bram_addr_a\(8)
    );
\bram_addr_a[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(9),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(9),
      O => \^bram_addr_a\(9)
    );
\gext_inst.abcv4_0_ext_inst\: entity work.sd_buffer_axi_bram_ctrl_0_0_axi_bram_ctrl_top
     port map (
      \GEN_RD_CMD_OPT.GEN_R.axi_rvalid_int_reg\ => s_axi_rvalid,
      \GEN_RD_CMD_OPT.axi_bvalid_int_reg\ => s_axi_bvalid,
      bram_en_a => bram_en_a,
      bram_we_a(3 downto 0) => bram_we_a(3 downto 0),
      s_axi_aclk => \^s_axi_aclk\,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_aresetn_0 => bram_rst_a,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_rready => s_axi_rready,
      s_axi_wready => \^s_axi_wready\,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sd_buffer_axi_bram_ctrl_0_1_axi_bram_ctrl is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    ecc_interrupt : out STD_LOGIC;
    ecc_ue : out STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC;
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC;
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_ctrl_awvalid : in STD_LOGIC;
    s_axi_ctrl_awready : out STD_LOGIC;
    s_axi_ctrl_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctrl_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctrl_wvalid : in STD_LOGIC;
    s_axi_ctrl_wready : out STD_LOGIC;
    s_axi_ctrl_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_ctrl_bvalid : out STD_LOGIC;
    s_axi_ctrl_bready : in STD_LOGIC;
    s_axi_ctrl_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctrl_arvalid : in STD_LOGIC;
    s_axi_ctrl_arready : out STD_LOGIC;
    s_axi_ctrl_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctrl_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_ctrl_rvalid : out STD_LOGIC;
    s_axi_ctrl_rready : in STD_LOGIC;
    bram_rst_a : out STD_LOGIC;
    bram_clk_a : out STD_LOGIC;
    bram_en_a : out STD_LOGIC;
    bram_we_a : out STD_LOGIC_VECTOR ( 3 downto 0 );
    bram_addr_a : out STD_LOGIC_VECTOR ( 12 downto 0 );
    bram_wrdata_a : out STD_LOGIC_VECTOR ( 31 downto 0 );
    bram_rddata_a : in STD_LOGIC_VECTOR ( 31 downto 0 );
    bram_rst_b : out STD_LOGIC;
    bram_clk_b : out STD_LOGIC;
    bram_en_b : out STD_LOGIC;
    bram_we_b : out STD_LOGIC_VECTOR ( 3 downto 0 );
    bram_addr_b : out STD_LOGIC_VECTOR ( 12 downto 0 );
    bram_wrdata_b : out STD_LOGIC_VECTOR ( 31 downto 0 );
    bram_rddata_b : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute C_BRAM_ADDR_WIDTH : integer;
  attribute C_BRAM_ADDR_WIDTH of sd_buffer_axi_bram_ctrl_0_1_axi_bram_ctrl : entity is 11;
  attribute C_BRAM_INST_MODE : string;
  attribute C_BRAM_INST_MODE of sd_buffer_axi_bram_ctrl_0_1_axi_bram_ctrl : entity is "EXTERNAL";
  attribute C_ECC : integer;
  attribute C_ECC of sd_buffer_axi_bram_ctrl_0_1_axi_bram_ctrl : entity is 0;
  attribute C_ECC_ONOFF_RESET_VALUE : integer;
  attribute C_ECC_ONOFF_RESET_VALUE of sd_buffer_axi_bram_ctrl_0_1_axi_bram_ctrl : entity is 0;
  attribute C_ECC_TYPE : integer;
  attribute C_ECC_TYPE of sd_buffer_axi_bram_ctrl_0_1_axi_bram_ctrl : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of sd_buffer_axi_bram_ctrl_0_1_axi_bram_ctrl : entity is "artix7";
  attribute C_FAULT_INJECT : integer;
  attribute C_FAULT_INJECT of sd_buffer_axi_bram_ctrl_0_1_axi_bram_ctrl : entity is 0;
  attribute C_MEMORY_DEPTH : integer;
  attribute C_MEMORY_DEPTH of sd_buffer_axi_bram_ctrl_0_1_axi_bram_ctrl : entity is 2048;
  attribute C_RD_CMD_OPTIMIZATION : integer;
  attribute C_RD_CMD_OPTIMIZATION of sd_buffer_axi_bram_ctrl_0_1_axi_bram_ctrl : entity is 1;
  attribute C_READ_LATENCY : integer;
  attribute C_READ_LATENCY of sd_buffer_axi_bram_ctrl_0_1_axi_bram_ctrl : entity is 1;
  attribute C_SINGLE_PORT_BRAM : integer;
  attribute C_SINGLE_PORT_BRAM of sd_buffer_axi_bram_ctrl_0_1_axi_bram_ctrl : entity is 1;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of sd_buffer_axi_bram_ctrl_0_1_axi_bram_ctrl : entity is 13;
  attribute C_S_AXI_CTRL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_ADDR_WIDTH of sd_buffer_axi_bram_ctrl_0_1_axi_bram_ctrl : entity is 32;
  attribute C_S_AXI_CTRL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_DATA_WIDTH of sd_buffer_axi_bram_ctrl_0_1_axi_bram_ctrl : entity is 32;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of sd_buffer_axi_bram_ctrl_0_1_axi_bram_ctrl : entity is 32;
  attribute C_S_AXI_ID_WIDTH : integer;
  attribute C_S_AXI_ID_WIDTH of sd_buffer_axi_bram_ctrl_0_1_axi_bram_ctrl : entity is 1;
  attribute C_S_AXI_PROTOCOL : string;
  attribute C_S_AXI_PROTOCOL of sd_buffer_axi_bram_ctrl_0_1_axi_bram_ctrl : entity is "AXI4LITE";
  attribute C_S_AXI_SUPPORTS_NARROW_BURST : integer;
  attribute C_S_AXI_SUPPORTS_NARROW_BURST of sd_buffer_axi_bram_ctrl_0_1_axi_bram_ctrl : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sd_buffer_axi_bram_ctrl_0_1_axi_bram_ctrl : entity is "axi_bram_ctrl";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of sd_buffer_axi_bram_ctrl_0_1_axi_bram_ctrl : entity is "yes";
end sd_buffer_axi_bram_ctrl_0_1_axi_bram_ctrl;

architecture STRUCTURE of sd_buffer_axi_bram_ctrl_0_1_axi_bram_ctrl is
  signal \<const0>\ : STD_LOGIC;
  signal \^bram_addr_a\ : STD_LOGIC_VECTOR ( 12 downto 2 );
  signal \^bram_rddata_a\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s_axi_aclk\ : STD_LOGIC;
  signal \^s_axi_wdata\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s_axi_wready\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bram_addr_a[10]_INST_0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \bram_addr_a[11]_INST_0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \bram_addr_a[2]_INST_0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \bram_addr_a[3]_INST_0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \bram_addr_a[4]_INST_0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \bram_addr_a[5]_INST_0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \bram_addr_a[6]_INST_0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \bram_addr_a[7]_INST_0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \bram_addr_a[8]_INST_0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \bram_addr_a[9]_INST_0\ : label is "soft_lutpair8";
begin
  \^bram_rddata_a\(31 downto 0) <= bram_rddata_a(31 downto 0);
  \^s_axi_aclk\ <= s_axi_aclk;
  \^s_axi_wdata\(31 downto 0) <= s_axi_wdata(31 downto 0);
  bram_addr_a(12 downto 2) <= \^bram_addr_a\(12 downto 2);
  bram_addr_a(1) <= \<const0>\;
  bram_addr_a(0) <= \<const0>\;
  bram_addr_b(12) <= \<const0>\;
  bram_addr_b(11) <= \<const0>\;
  bram_addr_b(10) <= \<const0>\;
  bram_addr_b(9) <= \<const0>\;
  bram_addr_b(8) <= \<const0>\;
  bram_addr_b(7) <= \<const0>\;
  bram_addr_b(6) <= \<const0>\;
  bram_addr_b(5) <= \<const0>\;
  bram_addr_b(4) <= \<const0>\;
  bram_addr_b(3) <= \<const0>\;
  bram_addr_b(2) <= \<const0>\;
  bram_addr_b(1) <= \<const0>\;
  bram_addr_b(0) <= \<const0>\;
  bram_clk_a <= \^s_axi_aclk\;
  bram_clk_b <= \<const0>\;
  bram_en_b <= \<const0>\;
  bram_rst_b <= \<const0>\;
  bram_we_b(3) <= \<const0>\;
  bram_we_b(2) <= \<const0>\;
  bram_we_b(1) <= \<const0>\;
  bram_we_b(0) <= \<const0>\;
  bram_wrdata_a(31 downto 0) <= \^s_axi_wdata\(31 downto 0);
  bram_wrdata_b(31) <= \<const0>\;
  bram_wrdata_b(30) <= \<const0>\;
  bram_wrdata_b(29) <= \<const0>\;
  bram_wrdata_b(28) <= \<const0>\;
  bram_wrdata_b(27) <= \<const0>\;
  bram_wrdata_b(26) <= \<const0>\;
  bram_wrdata_b(25) <= \<const0>\;
  bram_wrdata_b(24) <= \<const0>\;
  bram_wrdata_b(23) <= \<const0>\;
  bram_wrdata_b(22) <= \<const0>\;
  bram_wrdata_b(21) <= \<const0>\;
  bram_wrdata_b(20) <= \<const0>\;
  bram_wrdata_b(19) <= \<const0>\;
  bram_wrdata_b(18) <= \<const0>\;
  bram_wrdata_b(17) <= \<const0>\;
  bram_wrdata_b(16) <= \<const0>\;
  bram_wrdata_b(15) <= \<const0>\;
  bram_wrdata_b(14) <= \<const0>\;
  bram_wrdata_b(13) <= \<const0>\;
  bram_wrdata_b(12) <= \<const0>\;
  bram_wrdata_b(11) <= \<const0>\;
  bram_wrdata_b(10) <= \<const0>\;
  bram_wrdata_b(9) <= \<const0>\;
  bram_wrdata_b(8) <= \<const0>\;
  bram_wrdata_b(7) <= \<const0>\;
  bram_wrdata_b(6) <= \<const0>\;
  bram_wrdata_b(5) <= \<const0>\;
  bram_wrdata_b(4) <= \<const0>\;
  bram_wrdata_b(3) <= \<const0>\;
  bram_wrdata_b(2) <= \<const0>\;
  bram_wrdata_b(1) <= \<const0>\;
  bram_wrdata_b(0) <= \<const0>\;
  ecc_interrupt <= \<const0>\;
  ecc_ue <= \<const0>\;
  s_axi_awready <= \^s_axi_wready\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_ctrl_arready <= \<const0>\;
  s_axi_ctrl_awready <= \<const0>\;
  s_axi_ctrl_bresp(1) <= \<const0>\;
  s_axi_ctrl_bresp(0) <= \<const0>\;
  s_axi_ctrl_bvalid <= \<const0>\;
  s_axi_ctrl_rdata(31) <= \<const0>\;
  s_axi_ctrl_rdata(30) <= \<const0>\;
  s_axi_ctrl_rdata(29) <= \<const0>\;
  s_axi_ctrl_rdata(28) <= \<const0>\;
  s_axi_ctrl_rdata(27) <= \<const0>\;
  s_axi_ctrl_rdata(26) <= \<const0>\;
  s_axi_ctrl_rdata(25) <= \<const0>\;
  s_axi_ctrl_rdata(24) <= \<const0>\;
  s_axi_ctrl_rdata(23) <= \<const0>\;
  s_axi_ctrl_rdata(22) <= \<const0>\;
  s_axi_ctrl_rdata(21) <= \<const0>\;
  s_axi_ctrl_rdata(20) <= \<const0>\;
  s_axi_ctrl_rdata(19) <= \<const0>\;
  s_axi_ctrl_rdata(18) <= \<const0>\;
  s_axi_ctrl_rdata(17) <= \<const0>\;
  s_axi_ctrl_rdata(16) <= \<const0>\;
  s_axi_ctrl_rdata(15) <= \<const0>\;
  s_axi_ctrl_rdata(14) <= \<const0>\;
  s_axi_ctrl_rdata(13) <= \<const0>\;
  s_axi_ctrl_rdata(12) <= \<const0>\;
  s_axi_ctrl_rdata(11) <= \<const0>\;
  s_axi_ctrl_rdata(10) <= \<const0>\;
  s_axi_ctrl_rdata(9) <= \<const0>\;
  s_axi_ctrl_rdata(8) <= \<const0>\;
  s_axi_ctrl_rdata(7) <= \<const0>\;
  s_axi_ctrl_rdata(6) <= \<const0>\;
  s_axi_ctrl_rdata(5) <= \<const0>\;
  s_axi_ctrl_rdata(4) <= \<const0>\;
  s_axi_ctrl_rdata(3) <= \<const0>\;
  s_axi_ctrl_rdata(2) <= \<const0>\;
  s_axi_ctrl_rdata(1) <= \<const0>\;
  s_axi_ctrl_rdata(0) <= \<const0>\;
  s_axi_ctrl_rresp(1) <= \<const0>\;
  s_axi_ctrl_rresp(0) <= \<const0>\;
  s_axi_ctrl_rvalid <= \<const0>\;
  s_axi_ctrl_wready <= \<const0>\;
  s_axi_rdata(31 downto 0) <= \^bram_rddata_a\(31 downto 0);
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_wready <= \^s_axi_wready\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\bram_addr_a[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(10),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(10),
      O => \^bram_addr_a\(10)
    );
\bram_addr_a[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(11),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(11),
      O => \^bram_addr_a\(11)
    );
\bram_addr_a[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(12),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(12),
      O => \^bram_addr_a\(12)
    );
\bram_addr_a[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(2),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(2),
      O => \^bram_addr_a\(2)
    );
\bram_addr_a[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(3),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(3),
      O => \^bram_addr_a\(3)
    );
\bram_addr_a[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(4),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(4),
      O => \^bram_addr_a\(4)
    );
\bram_addr_a[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(5),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(5),
      O => \^bram_addr_a\(5)
    );
\bram_addr_a[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(6),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(6),
      O => \^bram_addr_a\(6)
    );
\bram_addr_a[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(7),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(7),
      O => \^bram_addr_a\(7)
    );
\bram_addr_a[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(8),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(8),
      O => \^bram_addr_a\(8)
    );
\bram_addr_a[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(9),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(9),
      O => \^bram_addr_a\(9)
    );
\gext_inst.abcv4_0_ext_inst\: entity work.sd_buffer_axi_bram_ctrl_0_1_axi_bram_ctrl_top
     port map (
      \GEN_RD_CMD_OPT.GEN_R.axi_rvalid_int_reg\ => s_axi_rvalid,
      \GEN_RD_CMD_OPT.axi_bvalid_int_reg\ => s_axi_bvalid,
      bram_en_a => bram_en_a,
      bram_we_a(3 downto 0) => bram_we_a(3 downto 0),
      s_axi_aclk => \^s_axi_aclk\,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_aresetn_0 => bram_rst_a,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_rready => s_axi_rready,
      s_axi_wready => \^s_axi_wready\,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sdc_controller is
  port (
    wb_s_ack_wb_axi : out STD_LOGIC;
    cmd_int_busy : out STD_LOGIC;
    Bd_isr_reset : out STD_LOGIC;
    normal_isr_reset : out STD_LOGIC;
    error_isr_reset : out STD_LOGIC;
    int_busy : out STD_LOGIC;
    sd_clk_OBUF : out STD_LOGIC;
    o_axi_arvalid0 : out STD_LOGIC;
    m_wb_we_o_reg : out STD_LOGIC;
    o_axi_wvalid0 : out STD_LOGIC;
    o_axi_awvalid0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_wb_cyc_o_reg : out STD_LOGIC;
    \wb_dat_o_reg[0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \wb_dat_o_reg[5]\ : out STD_LOGIC;
    first_io_op_done_reg : out STD_LOGIC;
    \cmd_resp_1_reg[31]_0\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \normal_int_status_reg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    wb_we_reg : out STD_LOGIC;
    m_wb_we_o_reg_0 : out STD_LOGIC;
    load : out STD_LOGIC;
    \software_reset_reg_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \status_reg_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \error_int_status_reg_reg[1]_0\ : out STD_LOGIC;
    \error_int_status_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Bd_isr_reg_reg[5]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    write_req_s : out STD_LOGIC;
    \cmd_arg_reg[31]\ : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \cmd_set_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clock_divider_reg[5]\ : out STD_LOGIC;
    \clock_divider_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Bd_isr_reg_reg[5]_1\ : out STD_LOGIC;
    \cmd_setting_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Bd_isr_reg_reg[4]_0\ : out STD_LOGIC;
    \clock_divider_reg[4]\ : out STD_LOGIC;
    \Bd_Status_reg_reg[4]_0\ : out STD_LOGIC;
    \Bd_Status_reg_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \argument_reg_reg[31]\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \cmd_resp_1_reg[2]_0\ : out STD_LOGIC;
    \Bd_isr_reg_reg[2]_0\ : out STD_LOGIC;
    \cmd_resp_1_reg[1]_0\ : out STD_LOGIC;
    \Bd_Status_reg_reg[1]_0\ : out STD_LOGIC;
    \cmd_resp_1_reg[0]_0\ : out STD_LOGIC;
    \we_reg[1]\ : out STD_LOGIC;
    \we_reg[0]\ : out STD_LOGIC;
    start_tx_fifo_reg : out STD_LOGIC_VECTOR ( 10 downto 0 );
    wb_m_strb : out STD_LOGIC;
    sd_dat_out_o : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sd_dat_TRI[0]\ : out STD_LOGIC;
    status_reg_w : out STD_LOGIC_VECTOR ( 0 to 0 );
    sd_cmd_OBUF : out STD_LOGIC;
    sd_cmd_TRI : out STD_LOGIC;
    m_wb_dat_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rst_IBUF : in STD_LOGIC;
    wb_ack_o_reg : in STD_LOGIC;
    CLK : in STD_LOGIC;
    we_m_tx_bd_reg : in STD_LOGIC;
    new_cmd_reg : in STD_LOGIC;
    we_m_rx_bd_reg : in STD_LOGIC;
    Bd_isr_reset_reg : in STD_LOGIC;
    normal_isr_reset_reg : in STD_LOGIC;
    error_isr_reset_reg : in STD_LOGIC;
    SD_CLK_O_reg : in STD_LOGIC;
    S_AXI_0_arready : in STD_LOGIC;
    S_AXI_0_arvalid : in STD_LOGIC;
    S_AXI_0_wready : in STD_LOGIC;
    S_AXI_0_wvalid : in STD_LOGIC;
    S_AXI_0_awready : in STD_LOGIC;
    S_AXI_0_awvalid : in STD_LOGIC;
    S_AXI_0_rvalid : in STD_LOGIC;
    S_AXI_0_bvalid : in STD_LOGIC;
    \err_pending_reg[4]\ : in STD_LOGIC;
    S_AXI_0_bresp : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_0_rresp : in STD_LOGIC_VECTOR ( 0 to 0 );
    err_state : in STD_LOGIC;
    first_io_op_done : in STD_LOGIC;
    \next_state_reg[0]_i_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wb_m_ack : in STD_LOGIC;
    wb_we : in STD_LOGIC;
    sd_cmd_IBUF : in STD_LOGIC;
    \data_out_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_busy0_out : in STD_LOGIC;
    wb_s_we_axi_wb : in STD_LOGIC;
    \wb_dat_o_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \wb_dat_o_reg[1]_0\ : in STD_LOGIC;
    wb_s_cyc_stb_axi_wb : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \argument_reg_reg[9]\ : in STD_LOGIC;
    \time_out_reg_reg[13]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \we_reg[1]_0\ : in STD_LOGIC;
    \we_reg[0]_0\ : in STD_LOGIC;
    \argument_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cmd_setting_reg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cmd_setting_reg_reg[13]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \software_reset_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \clock_divider_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wb_dat_o_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wb_dat_o_reg[31]\ : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \dat_in_m_tx_bd_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dat_in_m_rx_bd_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dat_in_m_rx_bd_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \status_reg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sd_clk_OBUF_BUFG : in STD_LOGIC;
    \din_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cmd_busy : in STD_LOGIC
  );
end sdc_controller;

architecture STRUCTURE of sdc_controller is
  signal Bd_Status_reg : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \^bd_isr_reg_reg[5]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^bd_isr_reset\ : STD_LOGIC;
  signal DECODER_ACK : STD_LOGIC;
  signal RST_IN0 : STD_LOGIC;
  signal Req_internal_in : STD_LOGIC;
  signal \Rx_Fifo/p_0_in\ : STD_LOGIC;
  signal \Rx_Fifo/p_5_in\ : STD_LOGIC;
  signal \Rx_Fifo/p_8_in\ : STD_LOGIC;
  signal Write_Only2_out : STD_LOGIC;
  signal Write_Read : STD_LOGIC;
  signal a_cmp_rx_bd_w : STD_LOGIC;
  signal a_cmp_tx_bd_w : STD_LOGIC;
  signal ack_in_host : STD_LOGIC;
  signal ack_o_s_rx : STD_LOGIC;
  signal ack_o_s_tx : STD_LOGIC;
  signal ack_out_master : STD_LOGIC;
  signal ack_transfer : STD_LOGIC;
  signal argument_reg : STD_LOGIC_VECTOR ( 14 downto 1 );
  signal \^argument_reg_reg[31]\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal bd_int_st_w : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal bd_mem : STD_LOGIC;
  signal busy_n : STD_LOGIC;
  signal cidat_w : STD_LOGIC;
  signal clock_divider : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \^clock_divider_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal cmd_arg_s : STD_LOGIC_VECTOR ( 15 downto 14 );
  signal cmd_in_host : STD_LOGIC_VECTOR ( 37 downto 0 );
  signal \^cmd_int_busy\ : STD_LOGIC;
  signal cmd_master_1_n_61 : STD_LOGIC;
  signal cmd_master_1_n_62 : STD_LOGIC;
  signal cmd_master_1_n_63 : STD_LOGIC;
  signal cmd_out_master : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal cmd_resp_1 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal cmd_resp_1_w : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cmd_serial_host_1_n_2 : STD_LOGIC;
  signal cmd_serial_host_1_n_6 : STD_LOGIC;
  signal cmd_serial_host_1_n_9 : STD_LOGIC;
  signal cmd_setting_reg : STD_LOGIC_VECTOR ( 13 downto 3 );
  signal complete1 : STD_LOGIC;
  signal crc_ok : STD_LOGIC;
  signal d_read : STD_LOGIC;
  signal d_write : STD_LOGIC;
  signal dat_in_m_rx_bd : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dat_in_m_tx_bd : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dat_out_s_rx_bd : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dat_out_s_tx_bd : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal data_in_rx_fifo : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal data_master_1_n_0 : STD_LOGIC;
  signal data_master_1_n_21 : STD_LOGIC;
  signal data_master_1_n_22 : STD_LOGIC;
  signal data_master_1_n_55 : STD_LOGIC;
  signal data_master_1_n_56 : STD_LOGIC;
  signal data_master_1_n_57 : STD_LOGIC;
  signal data_master_1_n_58 : STD_LOGIC;
  signal data_master_1_n_61 : STD_LOGIC;
  signal data_master_1_n_62 : STD_LOGIC;
  signal data_out_tx_fifo : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal din : STD_LOGIC;
  signal error_int_status_reg : STD_LOGIC_VECTOR ( 1 to 1 );
  signal error_int_status_reg_w : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^error_isr_reset\ : STD_LOGIC;
  signal fifo_filer_rx_n_10 : STD_LOGIC;
  signal fifo_filer_rx_n_2 : STD_LOGIC;
  signal fifo_filer_rx_n_4 : STD_LOGIC;
  signal fifo_filer_rx_n_5 : STD_LOGIC;
  signal fifo_filer_rx_n_6 : STD_LOGIC;
  signal fifo_filer_rx_n_7 : STD_LOGIC;
  signal fifo_filer_rx_n_8 : STD_LOGIC;
  signal fifo_filer_rx_n_9 : STD_LOGIC;
  signal fifo_filer_tx_n_1 : STD_LOGIC;
  signal fifo_filer_tx_n_12 : STD_LOGIC;
  signal fifo_filer_tx_n_3 : STD_LOGIC;
  signal free_bd_tx_bd : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal go_idle : STD_LOGIC;
  signal in14 : STD_LOGIC_VECTOR ( 13 downto 1 );
  signal \^int_busy\ : STD_LOGIC;
  signal m_wb_stb_o_tx : STD_LOGIC;
  signal m_wb_we_o_rx : STD_LOGIC;
  signal new_cmd : STD_LOGIC;
  signal \^normal_int_status_reg_reg[15]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal normal_int_status_reg_w : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^normal_isr_reset\ : STD_LOGIC;
  signal offset_reg : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal offset_reg_1 : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal p_0_in : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 9 downto 8 );
  signal rd : STD_LOGIC;
  signal re_s_rx_bd_w : STD_LOGIC;
  signal re_s_tx_bd_w : STD_LOGIC;
  signal req_in_host : STD_LOGIC;
  signal req_out_master : STD_LOGIC;
  signal reset_rx_fifo : STD_LOGIC;
  signal reset_tx_fifo : STD_LOGIC;
  signal response_size : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rst0 : STD_LOGIC;
  signal rx_bd_n_1 : STD_LOGIC;
  signal rx_bd_n_2 : STD_LOGIC;
  signal sd_controller_wb0_n_35 : STD_LOGIC;
  signal sd_controller_wb0_n_36 : STD_LOGIC;
  signal sd_controller_wb0_n_37 : STD_LOGIC;
  signal sd_controller_wb0_n_38 : STD_LOGIC;
  signal sd_controller_wb0_n_39 : STD_LOGIC;
  signal sd_controller_wb0_n_40 : STD_LOGIC;
  signal sd_controller_wb0_n_41 : STD_LOGIC;
  signal sd_data_out : STD_LOGIC;
  signal sd_data_serial_host_1_n_10 : STD_LOGIC;
  signal sd_data_serial_host_1_n_11 : STD_LOGIC;
  signal sd_data_serial_host_1_n_12 : STD_LOGIC;
  signal sd_data_serial_host_1_n_13 : STD_LOGIC;
  signal sd_data_serial_host_1_n_14 : STD_LOGIC;
  signal sd_data_serial_host_1_n_15 : STD_LOGIC;
  signal sd_data_serial_host_1_n_7 : STD_LOGIC;
  signal sd_data_serial_host_1_n_8 : STD_LOGIC;
  signal serial_status : STD_LOGIC_VECTOR ( 6 downto 5 );
  signal settings : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal start_dat_t : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal start_rx_fifo : STD_LOGIC;
  signal start_tx_fifo : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \^status_reg_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal trans_complete : STD_LOGIC;
  signal tx_bd_n_23 : STD_LOGIC;
  signal tx_bd_n_4 : STD_LOGIC;
  signal tx_bd_n_5 : STD_LOGIC;
  signal tx_f : STD_LOGIC;
  signal \^wb_s_ack_wb_axi\ : STD_LOGIC;
  signal we_m_rx_bd : STD_LOGIC;
  signal we_m_tx_bd : STD_LOGIC;
  signal we_rx : STD_LOGIC;
  signal \^write_req_s\ : STD_LOGIC;
begin
  \Bd_isr_reg_reg[5]_0\(4 downto 0) <= \^bd_isr_reg_reg[5]_0\(4 downto 0);
  Bd_isr_reset <= \^bd_isr_reset\;
  \argument_reg_reg[31]\(19 downto 0) <= \^argument_reg_reg[31]\(19 downto 0);
  \clock_divider_reg[0]\(0) <= \^clock_divider_reg[0]\(0);
  cmd_int_busy <= \^cmd_int_busy\;
  error_isr_reset <= \^error_isr_reset\;
  int_busy <= \^int_busy\;
  \normal_int_status_reg_reg[15]_0\(2 downto 0) <= \^normal_int_status_reg_reg[15]_0\(2 downto 0);
  normal_isr_reset <= \^normal_isr_reset\;
  \status_reg_reg[1]_0\(1 downto 0) <= \^status_reg_reg[1]_0\(1 downto 0);
  wb_s_ack_wb_axi <= \^wb_s_ack_wb_axi\;
  write_req_s <= \^write_req_s\;
\Bd_Status_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => free_bd_tx_bd(0),
      Q => \Bd_Status_reg_reg[2]_0\(0),
      R => '0'
    );
\Bd_Status_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => free_bd_tx_bd(1),
      Q => Bd_Status_reg(1),
      R => '0'
    );
\Bd_Status_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => free_bd_tx_bd(2),
      Q => \Bd_Status_reg_reg[2]_0\(1),
      R => '0'
    );
\Bd_Status_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => free_bd_tx_bd(4),
      Q => Bd_Status_reg(4),
      R => '0'
    );
\Bd_isr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => bd_int_st_w(0),
      Q => \^bd_isr_reg_reg[5]_0\(0),
      R => '0'
    );
\Bd_isr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => bd_int_st_w(1),
      Q => \^bd_isr_reg_reg[5]_0\(1),
      R => '0'
    );
\Bd_isr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => bd_int_st_w(2),
      Q => \^bd_isr_reg_reg[5]_0\(2),
      R => '0'
    );
\Bd_isr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => bd_int_st_w(4),
      Q => \^bd_isr_reg_reg[5]_0\(3),
      R => '0'
    );
\Bd_isr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => bd_int_st_w(5),
      Q => \^bd_isr_reg_reg[5]_0\(4),
      R => '0'
    );
clock_divider_1: entity work.sd_clock_divider
     port map (
      AR(0) => rst0,
      CLK => CLK,
      Q(4 downto 2) => clock_divider(5 downto 3),
      Q(1) => clock_divider(1),
      Q(0) => \^clock_divider_reg[0]\(0),
      SD_CLK_O_reg_0 => SD_CLK_O_reg,
      \clock_divider_reg[5]\ => load,
      sd_clk_OBUF => sd_clk_OBUF
    );
cmd_master_1: entity work.sd_cmd_master
     port map (
      AR(0) => rst0,
      CLK => CLK,
      CO(0) => complete1,
      D(1 downto 0) => error_int_status_reg_w(1 downto 0),
      DECODER_ACK => DECODER_ACK,
      DI(0) => cmd_master_1_n_62,
      \NORMAL_INT_REG[15]_i_2_0\(29 downto 27) => cmd_in_host(37 downto 35),
      \NORMAL_INT_REG[15]_i_2_0\(26 downto 10) => cmd_in_host(31 downto 15),
      \NORMAL_INT_REG[15]_i_2_0\(9 downto 5) => cmd_in_host(12 downto 8),
      \NORMAL_INT_REG[15]_i_2_0\(4 downto 3) => cmd_in_host(5 downto 4),
      \NORMAL_INT_REG[15]_i_2_0\(2 downto 0) => cmd_in_host(2 downto 0),
      \NORMAL_INT_REG_reg[15]_0\(2) => normal_int_status_reg_w(15),
      \NORMAL_INT_REG_reg[15]_0\(1) => normal_int_status_reg_w(2),
      \NORMAL_INT_REG_reg[15]_0\(0) => normal_int_status_reg_w(0),
      \NORMAL_INT_REG_reg[15]_1\ => cmd_serial_host_1_n_9,
      \NORMAL_INT_REG_reg[2]_0\ => \^normal_isr_reset\,
      Q(8 downto 3) => cmd_setting_reg(13 downto 8),
      Q(2 downto 1) => cmd_setting_reg(4 downto 3),
      Q(0) => cmd_setting_reg(7),
      \RESP_1_REG_reg[31]_0\(26 downto 10) => cmd_resp_1_w(31 downto 15),
      \RESP_1_REG_reg[31]_0\(9 downto 5) => cmd_resp_1_w(12 downto 8),
      \RESP_1_REG_reg[31]_0\(4 downto 3) => cmd_resp_1_w(5 downto 4),
      \RESP_1_REG_reg[31]_0\(2 downto 0) => cmd_resp_1_w(2 downto 0),
      Req_internal_in => Req_internal_in,
      S(0) => cmd_master_1_n_63,
      \Watchdog_Cnt_reg[0]_0\(0) => cmd_master_1_n_61,
      \Watchdog_Cnt_reg[15]_0\(12 downto 0) => in14(13 downto 1),
      Write_Only2_out => Write_Only2_out,
      Write_Read => Write_Read,
      ack_in_host => ack_in_host,
      ack_out_master => ack_out_master,
      cmd_out_master(38 downto 0) => cmd_out_master(38 downto 0),
      \cmd_out_reg[31]_0\(31 downto 15) => \^argument_reg_reg[31]\(19 downto 3),
      \cmd_out_reg[31]_0\(14 downto 6) => argument_reg(14 downto 6),
      \cmd_out_reg[31]_0\(5) => \^argument_reg_reg[31]\(2),
      \cmd_out_reg[31]_0\(4 downto 3) => argument_reg(4 downto 3),
      \cmd_out_reg[31]_0\(2) => \^argument_reg_reg[31]\(1),
      \cmd_out_reg[31]_0\(1) => argument_reg(1),
      \cmd_out_reg[31]_0\(0) => \^argument_reg_reg[31]\(0),
      complete_reg_0 => cmd_serial_host_1_n_2,
      error_isr_reset => \^error_isr_reset\,
      go_idle => go_idle,
      new_cmd => new_cmd,
      req_in_host => req_in_host,
      req_out_master => req_out_master,
      response_size(1) => response_size(5),
      response_size(0) => response_size(0),
      serial_status(1 downto 0) => serial_status(6 downto 5),
      settings(5) => settings(14),
      settings(4 downto 3) => settings(12 downto 11),
      settings(2) => settings(7),
      settings(1) => settings(5),
      settings(0) => settings(0),
      \settings_reg[12]_0\(1) => d_read,
      \settings_reg[12]_0\(0) => d_write,
      status_reg_w(0) => status_reg_w(0)
    );
\cmd_resp_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => cmd_resp_1_w(0),
      Q => cmd_resp_1(0),
      R => '0'
    );
\cmd_resp_1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => cmd_resp_1_w(10),
      Q => cmd_resp_1(10),
      R => '0'
    );
\cmd_resp_1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => cmd_resp_1_w(11),
      Q => cmd_resp_1(11),
      R => '0'
    );
\cmd_resp_1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => cmd_resp_1_w(12),
      Q => cmd_resp_1(12),
      R => '0'
    );
\cmd_resp_1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => cmd_resp_1_w(15),
      Q => \cmd_resp_1_reg[31]_0\(0),
      R => '0'
    );
\cmd_resp_1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => cmd_resp_1_w(16),
      Q => \cmd_resp_1_reg[31]_0\(1),
      R => '0'
    );
\cmd_resp_1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => cmd_resp_1_w(17),
      Q => \cmd_resp_1_reg[31]_0\(2),
      R => '0'
    );
\cmd_resp_1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => cmd_resp_1_w(18),
      Q => \cmd_resp_1_reg[31]_0\(3),
      R => '0'
    );
\cmd_resp_1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => cmd_resp_1_w(19),
      Q => \cmd_resp_1_reg[31]_0\(4),
      R => '0'
    );
\cmd_resp_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => cmd_resp_1_w(1),
      Q => cmd_resp_1(1),
      R => '0'
    );
\cmd_resp_1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => cmd_resp_1_w(20),
      Q => \cmd_resp_1_reg[31]_0\(5),
      R => '0'
    );
\cmd_resp_1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => cmd_resp_1_w(21),
      Q => \cmd_resp_1_reg[31]_0\(6),
      R => '0'
    );
\cmd_resp_1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => cmd_resp_1_w(22),
      Q => \cmd_resp_1_reg[31]_0\(7),
      R => '0'
    );
\cmd_resp_1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => cmd_resp_1_w(23),
      Q => \cmd_resp_1_reg[31]_0\(8),
      R => '0'
    );
\cmd_resp_1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => cmd_resp_1_w(24),
      Q => \cmd_resp_1_reg[31]_0\(9),
      R => '0'
    );
\cmd_resp_1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => cmd_resp_1_w(25),
      Q => \cmd_resp_1_reg[31]_0\(10),
      R => '0'
    );
\cmd_resp_1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => cmd_resp_1_w(26),
      Q => \cmd_resp_1_reg[31]_0\(11),
      R => '0'
    );
\cmd_resp_1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => cmd_resp_1_w(27),
      Q => \cmd_resp_1_reg[31]_0\(12),
      R => '0'
    );
\cmd_resp_1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => cmd_resp_1_w(28),
      Q => \cmd_resp_1_reg[31]_0\(13),
      R => '0'
    );
\cmd_resp_1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => cmd_resp_1_w(29),
      Q => \cmd_resp_1_reg[31]_0\(14),
      R => '0'
    );
\cmd_resp_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => cmd_resp_1_w(2),
      Q => cmd_resp_1(2),
      R => '0'
    );
\cmd_resp_1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => cmd_resp_1_w(30),
      Q => \cmd_resp_1_reg[31]_0\(15),
      R => '0'
    );
\cmd_resp_1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => cmd_resp_1_w(31),
      Q => \cmd_resp_1_reg[31]_0\(16),
      R => '0'
    );
\cmd_resp_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => cmd_resp_1_w(4),
      Q => cmd_resp_1(4),
      R => '0'
    );
\cmd_resp_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => cmd_resp_1_w(5),
      Q => cmd_resp_1(5),
      R => '0'
    );
\cmd_resp_1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => cmd_resp_1_w(8),
      Q => cmd_resp_1(8),
      R => '0'
    );
\cmd_resp_1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => cmd_resp_1_w(9),
      Q => cmd_resp_1(9),
      R => '0'
    );
cmd_serial_host_1: entity work.sd_cmd_serial_host
     port map (
      \CMD_OUT_reg[32]_0\ => cmd_serial_host_1_n_9,
      DECODER_ACK => DECODER_ACK,
      FSM_ACK_reg_0 => cmd_serial_host_1_n_2,
      Q(29 downto 27) => cmd_in_host(37 downto 35),
      Q(26 downto 10) => cmd_in_host(31 downto 15),
      Q(9 downto 5) => cmd_in_host(12 downto 8),
      Q(4 downto 3) => cmd_in_host(5 downto 4),
      Q(2 downto 0) => cmd_in_host(2 downto 0),
      RST_IN0 => RST_IN0,
      Req_internal_in => Req_internal_in,
      Write_Only2_out => Write_Only2_out,
      Write_Read => Write_Read,
      ack_in_host => ack_in_host,
      ack_out_master => ack_out_master,
      cmd_out_master(38 downto 0) => cmd_out_master(38 downto 0),
      req_in_host => req_in_host,
      req_out_master => req_out_master,
      sd_clk_OBUF_BUFG => sd_clk_OBUF_BUFG,
      sd_cmd_IBUF => sd_cmd_IBUF,
      sd_cmd_OBUF => sd_cmd_OBUF,
      sd_cmd_TRI => sd_cmd_TRI,
      serial_status(1 downto 0) => serial_status(6 downto 5),
      settings(5) => settings(14),
      settings(4 downto 3) => settings(12 downto 11),
      settings(2) => settings(7),
      settings(1) => settings(5),
      settings(0) => settings(0),
      \st_dat_t_reg[1]_0\ => cmd_serial_host_1_n_6,
      start_dat_t(1 downto 0) => start_dat_t(1 downto 0)
    );
data_master_1: entity work.sd_data_master
     port map (
      AR(0) => rst0,
      CLK => CLK,
      D(0) => cidat_w,
      \Dat_Int_Status_reg[0]_0\ => \^bd_isr_reset\,
      \Dat_Int_Status_reg[0]_1\ => sd_data_serial_host_1_n_8,
      \Dat_Int_Status_reg[0]_2\ => rx_bd_n_2,
      \Dat_Int_Status_reg[0]_3\ => tx_bd_n_5,
      \Dat_Int_Status_reg[2]_0\ => fifo_filer_rx_n_2,
      \Dat_Int_Status_reg[5]_0\(4 downto 3) => bd_int_st_w(5 downto 4),
      \Dat_Int_Status_reg[5]_0\(2 downto 0) => bd_int_st_w(2 downto 0),
      E(0) => re_s_tx_bd_w,
      Q(4 downto 0) => cmd_resp_1(12 downto 8),
      S_AXI_0_arready => S_AXI_0_arready,
      S_AXI_0_arvalid => S_AXI_0_arvalid,
      S_AXI_0_awready => S_AXI_0_awready,
      S_AXI_0_awvalid => S_AXI_0_awvalid,
      S_AXI_0_bresp(0) => S_AXI_0_bresp(0),
      S_AXI_0_bvalid => S_AXI_0_bvalid,
      S_AXI_0_rresp(0) => S_AXI_0_rresp(0),
      S_AXI_0_rvalid => S_AXI_0_rvalid,
      S_AXI_0_wready => S_AXI_0_wready,
      S_AXI_0_wvalid => S_AXI_0_wvalid,
      a_cmp_rx_bd_w => a_cmp_rx_bd_w,
      a_cmp_rx_reg_0 => sd_data_serial_host_1_n_7,
      a_cmp_tx_bd_w => a_cmp_tx_bd_w,
      ack_o_s => ack_o_s_tx,
      ack_transfer => ack_transfer,
      \argument_reg_reg[9]\ => \argument_reg_reg[9]\,
      \bd_cnt_reg[2]_0\ => data_master_1_n_62,
      busy_n => busy_n,
      \cmd_arg_reg[15]_0\(15 downto 0) => dat_out_s_tx_bd(15 downto 0),
      \cmd_arg_reg[15]_1\(15 downto 0) => dat_out_s_rx_bd(15 downto 0),
      \cmd_arg_reg[31]_0\(29 downto 14) => \cmd_arg_reg[31]\(27 downto 12),
      \cmd_arg_reg[31]_0\(13 downto 12) => cmd_arg_s(15 downto 14),
      \cmd_arg_reg[31]_0\(11 downto 0) => \cmd_arg_reg[31]\(11 downto 0),
      \cmd_arg_reg[9]_0\(1 downto 0) => p_1_in(9 downto 8),
      cmd_busy => cmd_busy,
      \cmd_set_reg[12]_0\(3) => data_master_1_n_55,
      \cmd_set_reg[12]_0\(2) => data_master_1_n_56,
      \cmd_set_reg[12]_0\(1) => data_master_1_n_57,
      \cmd_set_reg[12]_0\(0) => data_master_1_n_58,
      \cmd_set_reg[4]_0\(0) => \cmd_set_reg[4]\(0),
      \cmd_setting_reg_reg[10]\ => \^wb_s_ack_wb_axi\,
      \cmd_setting_reg_reg[12]\(3 downto 1) => \time_out_reg_reg[13]\(8 downto 6),
      \cmd_setting_reg_reg[12]\(0) => \time_out_reg_reg[13]\(4),
      crc_ok => crc_ok,
      d_read_reg_0(1) => d_read,
      d_read_reg_0(0) => d_write,
      delay_reg => fifo_filer_tx_n_1,
      \err_pending_reg[4]\ => \err_pending_reg[4]\,
      err_state => err_state,
      m_wb_cyc_o_reg => m_wb_cyc_o_reg,
      m_wb_stb_o_tx => m_wb_stb_o_tx,
      m_wb_we_o_reg => m_wb_we_o_reg,
      m_wb_we_o_reg_0(0) => E(0),
      m_wb_we_o_reg_1 => m_wb_we_o_reg_0,
      m_wb_we_o_rx => m_wb_we_o_rx,
      o_axi_arvalid0 => o_axi_arvalid0,
      \o_axi_awaddr_reg[9]_i_2_0\(6 downto 0) => offset_reg_1(8 downto 2),
      \o_axi_awaddr_reg[9]_i_3_0\(6 downto 0) => offset_reg(8 downto 2),
      o_axi_awvalid0 => o_axi_awvalid0,
      o_axi_wvalid0 => o_axi_wvalid0,
      o_wb_ack_reg => data_master_1_n_61,
      p_0_in => p_0_in_0,
      p_0_in_0 => p_0_in,
      re_s_rx_reg_0(0) => re_s_rx_bd_w,
      re_s_rx_reg_1 => ack_o_s_rx,
      rec_failed_reg_0(0) => \^normal_int_status_reg_reg[15]_0\(2),
      rst_IBUF => rst_IBUF,
      send_done_reg_0 => \^cmd_int_busy\,
      start_rx_fifo => start_rx_fifo,
      start_rx_fifo_reg_0(0) => data_master_1_n_22,
      start_tx_fifo => start_tx_fifo,
      start_tx_fifo_reg_0(0) => data_master_1_n_21,
      start_tx_fifo_reg_1(0) => din,
      start_tx_fifo_reg_2(10 downto 0) => start_tx_fifo_reg(10 downto 0),
      \state_reg[1]_0\ => tx_bd_n_4,
      \state_reg[2]_0\ => rx_bd_n_1,
      \state_reg[3]_0\ => fifo_filer_tx_n_12,
      \state_reg[5]_0\(0) => state(5),
      trans_complete => trans_complete,
      tx_cycle_reg_0 => data_master_1_n_0,
      tx_f => tx_f,
      wb_m_ack => wb_m_ack,
      wb_m_strb => wb_m_strb,
      wb_s_cyc_stb_axi_wb => wb_s_cyc_stb_axi_wb,
      wb_we => wb_we,
      wb_we_reg => wb_we_reg,
      we_req_reg_0(0) => \^status_reg_reg[1]_0\(0),
      we_req_reg_1 => \^int_busy\,
      write_req_s => \^write_req_s\
    );
\error_int_status_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => error_int_status_reg_w(0),
      Q => \error_int_status_reg_reg[0]_0\(0),
      R => '0'
    );
\error_int_status_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => error_int_status_reg_w(1),
      Q => error_int_status_reg(1),
      R => '0'
    );
fifo_filer_rx: entity work.sd_fifo_rx_filler
     port map (
      AR(0) => sd_controller_wb0_n_37,
      CLK => CLK,
      D(0) => data_master_1_n_22,
      \Dat_Int_Status_reg[2]\ => fifo_filer_tx_n_3,
      \Dat_Int_Status_reg[2]_0\ => data_master_1_n_0,
      E(7) => \Rx_Fifo/p_8_in\,
      E(6) => sd_data_serial_host_1_n_10,
      E(5) => sd_data_serial_host_1_n_11,
      E(4) => sd_data_serial_host_1_n_12,
      E(3) => sd_data_serial_host_1_n_13,
      E(2) => sd_data_serial_host_1_n_14,
      E(1) => sd_data_serial_host_1_n_15,
      E(0) => \Rx_Fifo/p_5_in\,
      Q(7) => \Rx_Fifo/p_0_in\,
      Q(6) => fifo_filer_rx_n_4,
      Q(5) => fifo_filer_rx_n_5,
      Q(4) => fifo_filer_rx_n_6,
      Q(3) => fifo_filer_rx_n_7,
      Q(2) => fifo_filer_rx_n_8,
      Q(1) => fifo_filer_rx_n_9,
      Q(0) => fifo_filer_rx_n_10,
      m_wb_dat_o(31 downto 0) => m_wb_dat_o(31 downto 0),
      m_wb_we_o_rx => m_wb_we_o_rx,
      \offset_reg[8]_0\(6 downto 0) => offset_reg(8 downto 2),
      p_0_in => p_0_in,
      rd_reg_0(0) => rst0,
      reset_rx_fifo => reset_rx_fifo,
      sd_clk_OBUF_BUFG => sd_clk_OBUF_BUFG,
      start_rx_fifo => start_rx_fifo,
      \tmp_reg[3]\(3 downto 0) => data_in_rx_fifo(3 downto 0),
      tx_cycle_reg => fifo_filer_rx_n_2,
      wb_m_ack => wb_m_ack,
      we_rx => we_rx
    );
fifo_filer_tx: entity work.sd_fifo_tx_filler
     port map (
      AR(0) => sd_controller_wb0_n_38,
      CLK => CLK,
      D(0) => data_master_1_n_21,
      E(0) => din,
      Q(6 downto 0) => offset_reg_1(8 downto 2),
      \adr_i_reg[3]\ => fifo_filer_tx_n_3,
      \bd_cnt_reg[2]\ => fifo_filer_tx_n_12,
      delay_reg_0 => fifo_filer_tx_n_1,
      delay_reg_1 => data_master_1_n_61,
      \din_reg[31]_0\(31 downto 0) => \din_reg[31]\(31 downto 0),
      m_wb_cyc_o_reg_0(0) => rst0,
      m_wb_stb_o_tx => m_wb_stb_o_tx,
      p_0_in => p_0_in_0,
      \^q\(31 downto 0) => data_out_tx_fifo(31 downto 0),
      rd => rd,
      reset_tx_fifo => reset_tx_fifo,
      sd_clk_OBUF_BUFG => sd_clk_OBUF_BUFG,
      start_tx_fifo => start_tx_fifo,
      \state[3]_i_2\ => data_master_1_n_62,
      tx_f => tx_f,
      wb_m_ack => wb_m_ack
    );
\normal_int_status_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => normal_int_status_reg_w(0),
      Q => \^normal_int_status_reg_reg[15]_0\(0),
      R => '0'
    );
\normal_int_status_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => normal_int_status_reg_w(15),
      Q => \^normal_int_status_reg_reg[15]_0\(2),
      R => '0'
    );
\normal_int_status_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => normal_int_status_reg_w(2),
      Q => \^normal_int_status_reg_reg[15]_0\(1),
      R => '0'
    );
rx_bd: entity work.sd_bd
     port map (
      CLK => CLK,
      \Dat_Int_Status_reg[0]\ => data_master_1_n_0,
      E(0) => bd_mem,
      Q(15 downto 0) => dat_in_m_rx_bd(15 downto 0),
      a_cmp_rx_bd_w => a_cmp_rx_bd_w,
      ack_o_s => ack_o_s_rx,
      ack_o_s_reg_0(0) => re_s_rx_bd_w,
      \bd_mem_reg[31][0]_0\ => sd_controller_wb0_n_40,
      dat_out_s(15 downto 0) => dat_out_s_rx_bd(15 downto 0),
      \dat_out_s_reg[0]_0\(0) => sd_controller_wb0_n_36,
      \free_bd_reg[0]_0\ => rx_bd_n_1,
      \free_bd_reg[2]_0\ => rx_bd_n_2,
      last_a_cmp_reg_0(0) => rst0,
      we_m_rx_bd => we_m_rx_bd
    );
sd_controller_wb0: entity work.sd_controller_wb
     port map (
      AR(0) => sd_controller_wb0_n_37,
      \Bd_Status_reg_reg[1]\ => \Bd_Status_reg_reg[1]_0\,
      \Bd_Status_reg_reg[4]\ => \Bd_Status_reg_reg[4]_0\,
      \Bd_isr_reg_reg[2]\ => \Bd_isr_reg_reg[2]_0\,
      \Bd_isr_reg_reg[4]\ => \Bd_isr_reg_reg[4]_0\,
      \Bd_isr_reg_reg[5]\ => \Bd_isr_reg_reg[5]_1\,
      Bd_isr_reset => \^bd_isr_reset\,
      Bd_isr_reset_reg_0 => Bd_isr_reset_reg,
      CLK => CLK,
      CO(0) => complete1,
      D(29 downto 10) => D(27 downto 8),
      D(9 downto 8) => p_1_in(9 downto 8),
      D(7 downto 0) => D(7 downto 0),
      DI(0) => cmd_master_1_n_62,
      E(0) => sd_controller_wb0_n_35,
      Q(17 downto 0) => Q(17 downto 0),
      RST_IN0 => RST_IN0,
      S(0) => cmd_master_1_n_63,
      \argument_reg_reg[0]_0\(0) => \argument_reg_reg[0]\(0),
      \argument_reg_reg[15]_0\(1 downto 0) => cmd_arg_s(15 downto 14),
      \argument_reg_reg[31]_0\(31 downto 15) => \^argument_reg_reg[31]\(19 downto 3),
      \argument_reg_reg[31]_0\(14 downto 6) => argument_reg(14 downto 6),
      \argument_reg_reg[31]_0\(5) => \^argument_reg_reg[31]\(2),
      \argument_reg_reg[31]_0\(4 downto 3) => argument_reg(4 downto 3),
      \argument_reg_reg[31]_0\(2) => \^argument_reg_reg[31]\(1),
      \argument_reg_reg[31]_0\(1) => argument_reg(1),
      \argument_reg_reg[31]_0\(0) => \^argument_reg_reg[31]\(0),
      \bd_mem_reg[0][0]\ => tx_bd_n_23,
      \bd_mem_reg[31][0]\(0) => bd_mem,
      \clock_divider_reg[0]_0\(0) => \clock_divider_reg[0]_0\(0),
      \clock_divider_reg[4]_0\ => \clock_divider_reg[4]\,
      \clock_divider_reg[5]_0\ => \clock_divider_reg[5]\,
      \clock_divider_reg[5]_1\(4 downto 2) => clock_divider(5 downto 3),
      \clock_divider_reg[5]_1\(1) => clock_divider(1),
      \clock_divider_reg[5]_1\(0) => \^clock_divider_reg[0]\(0),
      cmd_int_busy => \^cmd_int_busy\,
      \cmd_resp_1_reg[0]\ => \cmd_resp_1_reg[0]_0\,
      \cmd_resp_1_reg[1]\ => \cmd_resp_1_reg[1]_0\,
      \cmd_resp_1_reg[2]\ => \cmd_resp_1_reg[2]_0\,
      \cmd_setting_reg_reg[0]_0\(0) => \cmd_setting_reg_reg[0]_0\(0),
      \cmd_setting_reg_reg[13]_0\(9 downto 4) => cmd_setting_reg(13 downto 8),
      \cmd_setting_reg_reg[13]_0\(3 downto 2) => cmd_setting_reg(4 downto 3),
      \cmd_setting_reg_reg[13]_0\(1) => cmd_setting_reg(7),
      \cmd_setting_reg_reg[13]_0\(0) => \cmd_setting_reg_reg[0]\(0),
      \cmd_setting_reg_reg[13]_1\(10) => \cmd_setting_reg_reg[13]\(6),
      \cmd_setting_reg_reg[13]_1\(9) => data_master_1_n_55,
      \cmd_setting_reg_reg[13]_1\(8) => data_master_1_n_56,
      \cmd_setting_reg_reg[13]_1\(7) => data_master_1_n_57,
      \cmd_setting_reg_reg[13]_1\(6) => \cmd_setting_reg_reg[13]\(5),
      \cmd_setting_reg_reg[13]_1\(5) => data_master_1_n_58,
      \cmd_setting_reg_reg[13]_1\(4 downto 0) => \cmd_setting_reg_reg[13]\(4 downto 0),
      complete_reg_i_3_0(12 downto 0) => in14(13 downto 1),
      complete_reg_i_5_0(0) => cmd_master_1_n_61,
      \dat_in_m_rx_bd_reg[0]_0\(0) => \dat_in_m_rx_bd_reg[0]\(0),
      \dat_in_m_rx_bd_reg[15]_0\(15 downto 0) => dat_in_m_rx_bd(15 downto 0),
      \dat_in_m_rx_bd_reg[15]_1\(15 downto 0) => \dat_in_m_rx_bd_reg[15]\(15 downto 0),
      \dat_in_m_tx_bd_reg[0]_0\(0) => \dat_in_m_tx_bd_reg[0]\(0),
      \dat_in_m_tx_bd_reg[15]_0\(15 downto 0) => dat_in_m_tx_bd(15 downto 0),
      \dat_out_s_reg[0]\(0) => re_s_tx_bd_w,
      \dat_out_s_reg[0]_0\(0) => re_s_rx_bd_w,
      \error_int_status_reg_reg[1]\ => \error_int_status_reg_reg[1]_0\,
      error_isr_reset => \^error_isr_reset\,
      error_isr_reset_reg_0 => error_isr_reset_reg,
      first_io_op_done => first_io_op_done,
      first_io_op_done_reg => first_io_op_done_reg,
      go_idle => go_idle,
      int_busy => \^int_busy\,
      int_busy0_out => int_busy0_out,
      int_busy_reg_0(0) => \^status_reg_reg[1]_0\(0),
      new_cmd => new_cmd,
      new_cmd_reg_0 => new_cmd_reg,
      \next_state_reg[0]_i_4\(0) => \next_state_reg[0]_i_4\(0),
      normal_isr_reset => \^normal_isr_reset\,
      normal_isr_reset_reg_0 => normal_isr_reset_reg,
      reset_rx_fifo => reset_rx_fifo,
      reset_tx_fifo => reset_tx_fifo,
      response_size(1) => response_size(5),
      response_size(0) => response_size(0),
      rst_IBUF => rst_IBUF,
      \sd_data_out_reg[31]\(0) => sd_data_out,
      \software_reset_reg_reg[0]_0\(0) => sd_controller_wb0_n_36,
      \software_reset_reg_reg[0]_1\(0) => sd_controller_wb0_n_38,
      \software_reset_reg_reg[0]_2\ => sd_controller_wb0_n_39,
      \software_reset_reg_reg[0]_3\ => sd_controller_wb0_n_40,
      \software_reset_reg_reg[0]_4\(0) => sd_controller_wb0_n_41,
      \software_reset_reg_reg[0]_5\(0) => rst0,
      \software_reset_reg_reg[0]_6\(0) => \software_reset_reg_reg[0]\(0),
      \software_reset_reg_reg[4]_0\(3 downto 0) => \software_reset_reg_reg[4]\(3 downto 0),
      \time_out_reg_reg[13]_0\(9 downto 0) => \time_out_reg_reg[13]\(9 downto 0),
      wb_ack_o_reg_0 => \^wb_s_ack_wb_axi\,
      wb_ack_o_reg_1 => wb_ack_o_reg,
      \wb_dat_o[5]_i_6\(4 downto 3) => cmd_resp_1(5 downto 4),
      \wb_dat_o[5]_i_6\(2 downto 0) => cmd_resp_1(2 downto 0),
      \wb_dat_o_reg[0]_0\ => \wb_dat_o_reg[0]\,
      \wb_dat_o_reg[0]_1\(0) => \wb_dat_o_reg[0]_0\(0),
      \wb_dat_o_reg[1]_0\(0) => error_int_status_reg(1),
      \wb_dat_o_reg[1]_1\(1 downto 0) => \wb_dat_o_reg[1]\(1 downto 0),
      \wb_dat_o_reg[1]_2\ => \wb_dat_o_reg[1]_0\,
      \wb_dat_o_reg[31]_0\(21 downto 0) => \wb_dat_o_reg[31]\(21 downto 0),
      \wb_dat_o_reg[4]_0\(1) => Bd_Status_reg(4),
      \wb_dat_o_reg[4]_0\(0) => Bd_Status_reg(1),
      \wb_dat_o_reg[5]_0\ => \wb_dat_o_reg[5]\,
      \wb_dat_o_reg[5]_i_2\(3 downto 0) => \^bd_isr_reg_reg[5]_0\(4 downto 1),
      wb_s_cyc_stb_axi_wb => wb_s_cyc_stb_axi_wb,
      wb_s_we_axi_wb => wb_s_we_axi_wb,
      we_m_rx_bd => we_m_rx_bd,
      we_m_rx_bd_reg_0 => we_m_rx_bd_reg,
      we_m_tx_bd => we_m_tx_bd,
      we_m_tx_bd_reg_0 => we_m_tx_bd_reg,
      \we_reg[0]_0\ => \we_reg[0]\,
      \we_reg[0]_1\ => \we_reg[0]_0\,
      \we_reg[1]_0\ => \we_reg[1]\,
      \we_reg[1]_1\ => \we_reg[1]_0\,
      write_req_s => \^write_req_s\
    );
sd_data_serial_host_1: entity work.sd_data_serial_host
     port map (
      D(31 downto 0) => data_out_tx_fifo(31 downto 0),
      E(7) => \Rx_Fifo/p_8_in\,
      E(6) => sd_data_serial_host_1_n_10,
      E(5) => sd_data_serial_host_1_n_11,
      E(4) => sd_data_serial_host_1_n_12,
      E(3) => sd_data_serial_host_1_n_13,
      E(2) => sd_data_serial_host_1_n_14,
      E(1) => sd_data_serial_host_1_n_15,
      E(0) => \Rx_Fifo/p_5_in\,
      \FSM_onehot_state_reg[1]_0\ => cmd_serial_host_1_n_6,
      Q(0) => sd_data_out,
      a_cmp_rx_reg(0) => state(5),
      ack_transfer => ack_transfer,
      busy_n => busy_n,
      busy_n_reg_0 => sd_data_serial_host_1_n_8,
      crc_ok => crc_ok,
      crc_ok_reg_0 => sd_data_serial_host_1_n_7,
      crc_ok_reg_1(0) => rst0,
      \data_out_reg[3]_0\(3 downto 0) => data_in_rx_fifo(3 downto 0),
      \data_out_reg[3]_1\(3 downto 0) => \data_out_reg[3]\(3 downto 0),
      rd => rd,
      sd_clk_OBUF_BUFG => sd_clk_OBUF_BUFG,
      \sd_dat_TRI[0]\ => \sd_dat_TRI[0]\,
      sd_dat_out_o(3 downto 0) => sd_dat_out_o(3 downto 0),
      \sd_data_out_reg[31]_0\(0) => sd_controller_wb0_n_41,
      start_dat_t(1 downto 0) => start_dat_t(1 downto 0),
      \tmp_reg[0]\(7) => \Rx_Fifo/p_0_in\,
      \tmp_reg[0]\(6) => fifo_filer_rx_n_4,
      \tmp_reg[0]\(5) => fifo_filer_rx_n_5,
      \tmp_reg[0]\(4) => fifo_filer_rx_n_6,
      \tmp_reg[0]\(3) => fifo_filer_rx_n_7,
      \tmp_reg[0]\(2) => fifo_filer_rx_n_8,
      \tmp_reg[0]\(1) => fifo_filer_rx_n_9,
      \tmp_reg[0]\(0) => fifo_filer_rx_n_10,
      trans_complete => trans_complete,
      we_rx => we_rx
    );
\status_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \status_reg_reg[0]_0\(0),
      Q => \^status_reg_reg[1]_0\(0),
      R => '0'
    );
\status_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => cidat_w,
      Q => \^status_reg_reg[1]_0\(1),
      R => '0'
    );
tx_bd: entity work.sd_bd_1
     port map (
      CLK => CLK,
      D(15 downto 0) => dat_in_m_tx_bd(15 downto 0),
      \Dat_Int_Status_reg[0]\ => data_master_1_n_0,
      E(0) => re_s_tx_bd_w,
      a_cmp_tx_bd_w => a_cmp_tx_bd_w,
      ack_o_s => ack_o_s_tx,
      \bd_mem_reg[0][0]_0\ => sd_controller_wb0_n_39,
      dat_out_s(15 downto 0) => dat_out_s_tx_bd(15 downto 0),
      \dat_out_s_reg[0]_0\(0) => sd_controller_wb0_n_35,
      free_bd(3) => free_bd_tx_bd(4),
      free_bd(2 downto 0) => free_bd_tx_bd(2 downto 0),
      \free_bd_reg[0]_0\ => tx_bd_n_4,
      \free_bd_reg[2]_0\ => tx_bd_n_5,
      last_a_cmp_reg_0(0) => rst0,
      we_m_tx_bd => we_m_tx_bd,
      we_m_tx_bd_reg => tx_bd_n_23
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
QGLtnqZzRetDH6gCWT4Js6wuLlZfrNx/VJp3sfR2NF+cxypO5AxN0oDKLJJtmdrtE/ueNDg+Qf7Z
TqBNRojORA==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
B6Ger3hRvfjHkaJ+W8639Kl3TzC9TogLuklOXEiMNdc4Im+DjEUzxb3DKlzu0VW3zxZqjJ3+wsW/
LnRmPCESi5Y9eRJaLFXg79EMfoj4X+nTdHAP6yCfltBADKegZ12gpnB/8ey5yn2KA74LUtPC7jna
iyjqSfsWLGnz6UdXzwk=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
BX+DxgMPRyZbYojCUR9Sk8Lq+3ZigBz4yMFHQkmurfdfDzyTPJCE827eGiPyTenK1QPVhEtf9g06
0BFXq/0COPuU1BWJwdkz1c4dE6/exDwhvEh+hPx3vRY6z8fDEf6aGVIXrHDvrmddehe7yMSIpo+k
aXHR06EEdfHCFY4TggYwhcJVXjkE+ApsVuyfmEfPmYjo8hCWyQyBsUWIOY03q1+MvUjjsmTwgs9g
fh5MY9ToaLfoJxPKdCpsqrBX4LJ+VDGFlAqIcqHTE2jCmPiToZAFXB7fzf1wDjFCBlJyFVDBGi0i
m+CouLSb7X1mvVhdDZgNrZDJMV688Bu3o54vew==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
DaIU/Ddc8USbZ2mURzujJDWDH1JbHl5tFVOOQ2aVaUPIA71yyE38OXVLEtF8rNmujYH30nEeQ+FV
LVJ16aaHw+iiuaqorTM3K5KLohVlN+WlcEtSXHuPNHjw8ddqtzpaX7pH1zqZH+YmfCL5oaNLqDH4
rkBnUl0/Gm/hzSwKjYhXGQFYQ+gGP99OjXakzrAqZzp/Iq4gt+Z5902/JV9thd/isHQImJ0QyK8M
EKM579iPAfXGes2mbiNYHcvDmSPYmW1zlhOE++N1EKeea7j/msnKeyhlC+hGE4Xfn4TVvqgQexCT
rp/wS/MosY6WH1aKFQlFH2hEppA7KXUaQlvG+w==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
XmWoAt4X8hrCJ5yTyug4ajJW5UhfkLNibzjihWzZ4Cr9hQSvWZoTc8rjGsLPbz6Le+/9iI5KxecS
eR0wiAO+G2IkwhZgVBeZdKoFnlnTVAyLjk9wMAFXNyJZM6b1NDbfXlPcUsC6JePvPlwwdWknkSsC
r3KvgkWAS+O3xvRmaNw=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Hw3Y+rShKrXiUViyNU1/O2qv6TgheLHBnFMj1i9MUGrHYqh9pLfLYUgWR7S2vj4jv4S+Ks0BpP4p
dKEqVAFmTCfQNEUHaVcFPkOHgig6L4mhLY6HUUKJoRgiQepgLi/W3V+ZZPQSQFkB3CU4MsJzhXvR
yLcpDriZy8cnAHD87Zi5DrNGBzj3kigJeM0du6lCQbxtF5aEdoaNP+YTnIFtcqYhoYnswQlYt0sV
HKgFA8VzqzL5WYnpH7+1IKmFkJBHkyqHCa9wPK0qCKnxkuDj70YzPVqQ+cocdKU+/gNdpCOdZlci
F2HTxrgfrXndJru3TiDqu4UavqAe0MNuFp3t0w==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
XPVggoWL6aXz+MpODTOZhEUQDa0vfEnUDaYeEHXm2vGyqKJujN2c/FFAFBeBYdJATLsIsQ+BqoPc
pBbcFYXDBfOtFIW2dH6Y1OoD65KyJ/hAq8coa21kFgq4hFat5vzZ2iIfkCpTUr4vDZO7Xne8cZO9
WsHffoTCt5rS59wWm2b8I5R8Eh2TUbQg3RCyrcnD66cvcEnlXe1CNMQ4/loVJpA4IBinBf820Wjc
vw2fZbGI0jXC+ACSHOviH63Xwmn+aRV5Ppkup7IYoon/ieKapRQeASu3TTY37xSBXiInSdtMTzJ6
+4GfO4eSHVriCk/sWbuTBzfRzoSShrnHjzz5LA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2020_08", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
L78XuiswVcgO2gtebzL7SA9BC/jJGAM0v6S9pzmyqL+QYzRneiYeGyDmsW33jEVVSTuNjTXkBLY7
yTOKQruatwe4V0OLi6174saSAmPgerSV1GyLP7KhmusLV/N61avC9TPam+tekhKeE0tds4EnJ3et
4JdLh+SE4Z4pcuqCjB5MFneIYKKWDx7siU6oesAQtoSJOesfMchX63MhOjOHFP/ch+1gHv3T45hg
IGF7V7TrdREVE4f9631tlVJ1o2Dypsmo/76Itz5WCGlTMjAnWXN8IXxKN+PZ3dyt1wjrZm2P/td+
xiGszFnSLrRvw/HferwtSmRx8q0fiHZ88roGTw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
kDX5kq2QEe25429T6vQqBCFvV1McKTJRYfK99ymVNK2GGvGLXSzgwJHwB2fj9rM0wme3zYYY0vQR
x+9F4L7KLlOVY6qY3LB59uDzyXBI3mMZaS905HXHJkdZHWtQWpfHhl27LqL+8FSluaD6F+KFfYOV
CwIOVuCIp/XjxFXpNBik7YiPt4kHOlDA97IXNLnYUn/g1csGqeNWce4UTne50ggWvLYGbTFGmTjT
N67TpUiGRVRCSv8Tax72GWFIMFZk3Tlp68ZUSQEybZMWX1U9XdMdtxfvNGhf8mi5jQJ2SupSzKu4
T/+53IN9T8aLePAiGBKKG1ZBj4y1ZyYA7XYvjw==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 2576)
`protect data_block
EDgLvEspHI5xlxGa29DxxRZ89GlFFV7tTLh41/OY8U0eMMikuch5Mt7fFReiUazKXI/q63Y1OtSU
cADXTbm+DAUcGtkW5SoJ8miAUFS7F0zYONtKFe0teqbhB5/U43GkP3W356KtDDXQsZVSMuiHE9u5
wXv/FxjmQYMp8te1XZzZGUovw+3g5ADArBFJpob118D581Ju4E8PoU18fNfpB4JJ/aZqPauBYxPA
fGRomQKyMWtHe32hHOty5/ob7k9b4EGhkk+xbHg9gooeFPbkk3JYgP0/WHU2QzRCfU6fdgT1ue7c
dOlgXcibY46Fq52C4x04kxdxaicZ4F28mNsYCZcn/kCR0lYZfTAV/JN8T7gkf/kyAX7k0bMXeKAF
dRhGSGgCu0lHmeigp215q5pmCr2rzEGhC7N/YrXK6UXm8lkjABoGNmM2uQ0FE0JklBrMl83LScm5
o9FY8u7+J58OCrnBW2l6q5k10jUnESam+kzWdfzUpFXpUulKw/gVB6iwdq4uYIRirScDABjGvBvv
QdeVwvhd2lVko8PD7YHuvWPjyVmlXBRcNsRb/GV23e6+wvToNdEiFs9rsgiMqpCLmRkkFWiXc3S0
S6i3TBUu2b43ZyD4a5u0rHBeng5Q4lAnQ+mH8Dnl4UDdR4RgoK/0kRaJ2UY2ZdoJIY0TzA5hPlPj
cfGA3YFmQp7GQfKD533rhOAQVB9XcTc05mqnzorstoC8RkmT8cEKF4g1v7gUyrDtWGE2xYvm+fqt
IlzZR9W1kg4MhsLcHoKr6NmlLoXtnABDezE+rq31QqfjNX3Ztbnd80lExWQrlpJdGABfux3kUPTu
T7DRNpcbSZUtIWlT9Zb9TTt4OCN2QHwRSxPbdVDax0uyjIWQuz/j4265OmCO7JNdvwJ8t9TG5Ybs
4ETtq04LCzQENhaIRLZSzPcYSDxnNHv1hhIuPOyCIKbyxSa2YySNjz6JE7Pq0zV0MWBROEzeQleB
yJan+18ZD8Js63H3KK9hrVNrvP7xB5ysFEpumIa/0Shf10irIeYsGZTX9BKcYNWmyuvtZjQgwFMa
vd3Hy2TlTywdMzLSqX1Qi+blGZvCVM49qGBLCyaHtceJZFZW4M6ooKAU5qxP2UaSIWlLC8shWkgT
qg6PbCvQN8WuB+R64nPkJTEOa6IkJYfImWnrkEcckzrBmmDTAvpaxrKfLRFj/0ODbPZjHzkR9m7K
IGBT1+qkr3vCbstoeSPvffPAQc1mxO6e9R+lJig9Ppv9o3pgMUrFFArWYIbIlpLxlkdRYLAzcD3h
ktlWyDTOkw1crqzZ2PEaKELt6eXk+AcgU3+vC1wfSEZ2M+t9MRHSGE9eGpRLhla+9Uvvspv0pTzX
ic+XovZFU1FkdM1SYZA7thh5iO1N0PxzOwEZOamsOwrHFtChZzAdD/axhNhaQXOhXi3SZTOp4wxc
sJj9hF8/bDVXP+RdXlDMJ98hl5fpt1ZFtJMN1bzIVae5yCD5SAoWlijQ57s3y99EsuEirZwv3+rJ
2yTFEIn4UXCOkOEeLV5CzlsTPu5awRGNz5Ta3XW73zKmTZp9QTZDeB7Grw2jQxBhdv7XAbeQR6SW
6JQ/e8LKwuzDNOVmg7lSgB4lMpsAb549VF3U5ah0iFWV33gFZnKQDFHKjhdSHpUf3G7/UE8yQQmI
pt3fa9Q0Bh9S5gvOPD/hPvmzJyf1vxKH34dlXpb6YgbkM2/LY04ozIXIfjYPvkiRzeQib25engdY
iC4cIGPoUsGzqg7E11cd4rCBk9FkoTW4sUT/AeP3EbeR0RamHmtEczDsAqdSD2SRXt5fRwtPF9kK
N3+wdrUO8arPuGMRqytb5DN5Xq/z8xwbzsOf9ZEZkHa+e9DrS9oMcEfj1C5UAyWKUCMRVlGnNgJl
jrUTsATP/CVJ7BJxa9BRMvcz2rPffZjP1fsUqxTYnz7cH9K8f0ntsD0TOi2d4FCc28S0W2Mkk5CT
Rw1K/RcRnoAJiCP8BeEWL05vUTOVWrrPEyf17mj+ec6GgTYfxtmsflJ20c6jzzoxm2AlBD+lhXKo
3IAzAFyaLvRwGPlSE0h7K/Q0uk08q6oL8wgnA7tOZnkj5IFW4KIGytYivNilxQgmBcPg+q6JA37Z
KJEkuvjiHNSJcHUh5HuU2KXh0kVZigPcNW8sN8X9mxNEYLEg+wFmmJ48iHrAUdNX6KYgjgY8pQk7
Z1tdyooZ555SnTZNo0UMhsoCRgCj5/C1FGwPivYmRvWLN3VeouyKPccZ8qjVqEJmw5JY6OeeGtgR
czaHNHpwA07u3Bd67E/Bc5qPBo8ZEB7oVmwSvi/9DnSEbjdFsVYufXZw+JoMBNH4QYB6/Gbe6PNc
9D7AF8FI95uKyM/3KVjzJir4tolMSQlm4nrXgTzZxtD2xPf6UaRUUnQ4K6gq+b4AemX78Jv5Z1R7
EUeg5GQ9n5totlqSzVmAZaHUEhrVtEf/l+gUac6QFHXWOe2QaI0ueyD5aDi0FyncGfFG17eNeKWZ
hRSlsaog9qQcBOkJDKKM1hgvsKKwy9ZHBVuU7xI9uDdWS411sUNMF+MQKytkPd3pRtnV9r50vEiU
20iXJlOyFK4FjlwrKelozH6W3e5EfT7DymVBTvMLdEEDunQphLH9uEncOG4gJlGfi6kfcKRIZU42
bgwJpIHLy2TBFYvl6Pjl3X4eIUfQQtaJtSeiyco/twsXZFYGxKRjBjIdR7KYwKTquBj9ZKkVUi+D
bEW7RwwD9DfcDngF3BtmnweZXSLN9BY7R2NFfreRZir1zLpSBBdqXdvjyLF18YVCwkQJf1cadJUy
jVCFkTgHiZKxXZjjEyRb+fMI6BVIr0sgcJIvJGfCDNQtFs4ukAIyx0bX09aYKbXy3CmLjxT/UToq
YT/EBRRfLgBNB+EIskYqHE0XPxKIYkNdwiHUoM/LF1hq9iz7Q0K7paKhsV4aiFKS4qtUeMGStzD7
p+35lUFs2NSNN9jM2ZHEbELSHE+P8neeUyv7a05XGI+hwCihZlg6ANyHkr+5jrYixoX+qVoi/TFG
h/dK1vvZXO5W7QjQS95iGHf+d7wW7/Vekw34u2DvDpjFOvqIMmNUsRfjMALAcFTg1p5jrg+qmGR4
c3Iu9OsNekzGfkq+w/0suE24r/l6jLoeDHHlL0AQTOfgLhmQhjvFevPA5XgdfHaSSCbvprOVNLrm
3QdAyJsFh4LTGaT91fDVDqKX0ny4eAM7a2BtHiD9QaLweY3SkpqpUEby3AhxAqhD7HVGU/zT2K0Y
5E6hSVyY+xmHS/6+GJ9gAxjemRGLx0m/irToMvsKlEfI2kI4+3kNZtAcc4eW0jAxugkfGBi/RhgO
O66oXnfCvfuUL8RSbpu/oTadhIiHxTa0tqLtppui3VgvsWgIz6E5GUqaNW5EbGP0Ogu7o6aPBOK2
yfXu7dbGo//cqaA=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sd_buffer_axi_bram_ctrl_0_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    bram_rst_a : out STD_LOGIC;
    bram_clk_a : out STD_LOGIC;
    bram_en_a : out STD_LOGIC;
    bram_we_a : out STD_LOGIC_VECTOR ( 3 downto 0 );
    bram_addr_a : out STD_LOGIC_VECTOR ( 12 downto 0 );
    bram_wrdata_a : out STD_LOGIC_VECTOR ( 31 downto 0 );
    bram_rddata_a : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of sd_buffer_axi_bram_ctrl_0_0 : entity is "sd_buffer_axi_bram_ctrl_0_1,axi_bram_ctrl,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of sd_buffer_axi_bram_ctrl_0_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of sd_buffer_axi_bram_ctrl_0_0 : entity is "axi_bram_ctrl,Vivado 2020.2";
end sd_buffer_axi_bram_ctrl_0_0;

architecture STRUCTURE of sd_buffer_axi_bram_ctrl_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^bram_addr_a\ : STD_LOGIC_VECTOR ( 12 downto 2 );
  signal NLW_U0_bram_clk_b_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_bram_en_b_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_bram_rst_b_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_ecc_interrupt_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_ecc_ue_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_ctrl_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_ctrl_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_ctrl_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_ctrl_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_ctrl_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_bram_addr_a_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_bram_addr_b_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_bram_we_b_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_bram_wrdata_b_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ctrl_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ctrl_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_s_axi_ctrl_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_BRAM_ADDR_WIDTH : integer;
  attribute C_BRAM_ADDR_WIDTH of U0 : label is 11;
  attribute C_BRAM_INST_MODE : string;
  attribute C_BRAM_INST_MODE of U0 : label is "EXTERNAL";
  attribute C_ECC : integer;
  attribute C_ECC of U0 : label is 0;
  attribute C_ECC_ONOFF_RESET_VALUE : integer;
  attribute C_ECC_ONOFF_RESET_VALUE of U0 : label is 0;
  attribute C_ECC_TYPE : integer;
  attribute C_ECC_TYPE of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_FAULT_INJECT : integer;
  attribute C_FAULT_INJECT of U0 : label is 0;
  attribute C_MEMORY_DEPTH : integer;
  attribute C_MEMORY_DEPTH of U0 : label is 2048;
  attribute C_RD_CMD_OPTIMIZATION : integer;
  attribute C_RD_CMD_OPTIMIZATION of U0 : label is 1;
  attribute C_READ_LATENCY : integer;
  attribute C_READ_LATENCY of U0 : label is 1;
  attribute C_SINGLE_PORT_BRAM : integer;
  attribute C_SINGLE_PORT_BRAM of U0 : label is 1;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of U0 : label is 13;
  attribute C_S_AXI_CTRL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_ADDR_WIDTH of U0 : label is 32;
  attribute C_S_AXI_CTRL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_DATA_WIDTH of U0 : label is 32;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of U0 : label is 32;
  attribute C_S_AXI_ID_WIDTH : integer;
  attribute C_S_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_S_AXI_PROTOCOL : string;
  attribute C_S_AXI_PROTOCOL of U0 : label is "AXI4LITE";
  attribute C_S_AXI_SUPPORTS_NARROW_BURST : integer;
  attribute C_S_AXI_SUPPORTS_NARROW_BURST of U0 : label is 0;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of bram_clk_a : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_info of bram_en_a : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of bram_rst_a : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA RST";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of bram_rst_a : signal is "XIL_INTERFACENAME BRAM_PORTA, MASTER_TYPE BRAM_CTRL, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, READ_WRITE_MODE READ_WRITE, READ_LATENCY 1";
  attribute x_interface_info of s_axi_aclk : signal is "xilinx.com:signal:clock:1.0 CLKIF CLK";
  attribute x_interface_parameter of s_axi_aclk : signal is "XIL_INTERFACENAME CLKIF, ASSOCIATED_BUSIF S_AXI:S_AXI_CTRL, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN sd_buffer_clk_100MHz, INSERT_VIP 0";
  attribute x_interface_info of s_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 RSTIF RST";
  attribute x_interface_parameter of s_axi_aresetn : signal is "XIL_INTERFACENAME RSTIF, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute x_interface_info of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute x_interface_info of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute x_interface_info of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute x_interface_info of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute x_interface_info of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute x_interface_info of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute x_interface_info of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute x_interface_info of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute x_interface_info of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute x_interface_info of bram_addr_a : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of bram_rddata_a : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
  attribute x_interface_info of bram_we_a : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
  attribute x_interface_info of bram_wrdata_a : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute x_interface_info of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute x_interface_info of s_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARPROT";
  attribute x_interface_info of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute x_interface_parameter of s_axi_awaddr : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 13, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN sd_buffer_clk_100MHz, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of s_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWPROT";
  attribute x_interface_info of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute x_interface_info of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute x_interface_info of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute x_interface_info of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute x_interface_info of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
begin
  bram_addr_a(12 downto 2) <= \^bram_addr_a\(12 downto 2);
  bram_addr_a(1) <= \<const0>\;
  bram_addr_a(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.sd_buffer_axi_bram_ctrl_0_0_axi_bram_ctrl
     port map (
      bram_addr_a(12 downto 2) => \^bram_addr_a\(12 downto 2),
      bram_addr_a(1 downto 0) => NLW_U0_bram_addr_a_UNCONNECTED(1 downto 0),
      bram_addr_b(12 downto 0) => NLW_U0_bram_addr_b_UNCONNECTED(12 downto 0),
      bram_clk_a => bram_clk_a,
      bram_clk_b => NLW_U0_bram_clk_b_UNCONNECTED,
      bram_en_a => bram_en_a,
      bram_en_b => NLW_U0_bram_en_b_UNCONNECTED,
      bram_rddata_a(31 downto 0) => bram_rddata_a(31 downto 0),
      bram_rddata_b(31 downto 0) => B"00000000000000000000000000000000",
      bram_rst_a => bram_rst_a,
      bram_rst_b => NLW_U0_bram_rst_b_UNCONNECTED,
      bram_we_a(3 downto 0) => bram_we_a(3 downto 0),
      bram_we_b(3 downto 0) => NLW_U0_bram_we_b_UNCONNECTED(3 downto 0),
      bram_wrdata_a(31 downto 0) => bram_wrdata_a(31 downto 0),
      bram_wrdata_b(31 downto 0) => NLW_U0_bram_wrdata_b_UNCONNECTED(31 downto 0),
      ecc_interrupt => NLW_U0_ecc_interrupt_UNCONNECTED,
      ecc_ue => NLW_U0_ecc_ue_UNCONNECTED,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(12 downto 2) => s_axi_araddr(12 downto 2),
      s_axi_araddr(1 downto 0) => B"00",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arready => s_axi_arready,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(12 downto 2) => s_axi_awaddr(12 downto 2),
      s_axi_awaddr(1 downto 0) => B"00",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awready => s_axi_awready,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_ctrl_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_ctrl_arready => NLW_U0_s_axi_ctrl_arready_UNCONNECTED,
      s_axi_ctrl_arvalid => '0',
      s_axi_ctrl_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_ctrl_awready => NLW_U0_s_axi_ctrl_awready_UNCONNECTED,
      s_axi_ctrl_awvalid => '0',
      s_axi_ctrl_bready => '0',
      s_axi_ctrl_bresp(1 downto 0) => NLW_U0_s_axi_ctrl_bresp_UNCONNECTED(1 downto 0),
      s_axi_ctrl_bvalid => NLW_U0_s_axi_ctrl_bvalid_UNCONNECTED,
      s_axi_ctrl_rdata(31 downto 0) => NLW_U0_s_axi_ctrl_rdata_UNCONNECTED(31 downto 0),
      s_axi_ctrl_rready => '0',
      s_axi_ctrl_rresp(1 downto 0) => NLW_U0_s_axi_ctrl_rresp_UNCONNECTED(1 downto 0),
      s_axi_ctrl_rvalid => NLW_U0_s_axi_ctrl_rvalid_UNCONNECTED,
      s_axi_ctrl_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_ctrl_wready => NLW_U0_s_axi_ctrl_wready_UNCONNECTED,
      s_axi_ctrl_wvalid => '0',
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wlast => '0',
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sd_buffer_axi_bram_ctrl_0_1 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    bram_rst_a : out STD_LOGIC;
    bram_clk_a : out STD_LOGIC;
    bram_en_a : out STD_LOGIC;
    bram_we_a : out STD_LOGIC_VECTOR ( 3 downto 0 );
    bram_addr_a : out STD_LOGIC_VECTOR ( 12 downto 0 );
    bram_wrdata_a : out STD_LOGIC_VECTOR ( 31 downto 0 );
    bram_rddata_a : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of sd_buffer_axi_bram_ctrl_0_1 : entity is "sd_buffer_axi_bram_ctrl_0_1,axi_bram_ctrl,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of sd_buffer_axi_bram_ctrl_0_1 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of sd_buffer_axi_bram_ctrl_0_1 : entity is "axi_bram_ctrl,Vivado 2020.2";
end sd_buffer_axi_bram_ctrl_0_1;

architecture STRUCTURE of sd_buffer_axi_bram_ctrl_0_1 is
  signal \<const0>\ : STD_LOGIC;
  signal \^bram_addr_a\ : STD_LOGIC_VECTOR ( 12 downto 2 );
  signal NLW_U0_bram_clk_b_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_bram_en_b_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_bram_rst_b_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_ecc_interrupt_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_ecc_ue_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_ctrl_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_ctrl_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_ctrl_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_ctrl_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_ctrl_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_bram_addr_a_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_bram_addr_b_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_bram_we_b_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_bram_wrdata_b_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ctrl_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ctrl_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_s_axi_ctrl_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_BRAM_ADDR_WIDTH : integer;
  attribute C_BRAM_ADDR_WIDTH of U0 : label is 11;
  attribute C_BRAM_INST_MODE : string;
  attribute C_BRAM_INST_MODE of U0 : label is "EXTERNAL";
  attribute C_ECC : integer;
  attribute C_ECC of U0 : label is 0;
  attribute C_ECC_ONOFF_RESET_VALUE : integer;
  attribute C_ECC_ONOFF_RESET_VALUE of U0 : label is 0;
  attribute C_ECC_TYPE : integer;
  attribute C_ECC_TYPE of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_FAULT_INJECT : integer;
  attribute C_FAULT_INJECT of U0 : label is 0;
  attribute C_MEMORY_DEPTH : integer;
  attribute C_MEMORY_DEPTH of U0 : label is 2048;
  attribute C_RD_CMD_OPTIMIZATION : integer;
  attribute C_RD_CMD_OPTIMIZATION of U0 : label is 1;
  attribute C_READ_LATENCY : integer;
  attribute C_READ_LATENCY of U0 : label is 1;
  attribute C_SINGLE_PORT_BRAM : integer;
  attribute C_SINGLE_PORT_BRAM of U0 : label is 1;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of U0 : label is 13;
  attribute C_S_AXI_CTRL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_ADDR_WIDTH of U0 : label is 32;
  attribute C_S_AXI_CTRL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_DATA_WIDTH of U0 : label is 32;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of U0 : label is 32;
  attribute C_S_AXI_ID_WIDTH : integer;
  attribute C_S_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_S_AXI_PROTOCOL : string;
  attribute C_S_AXI_PROTOCOL of U0 : label is "AXI4LITE";
  attribute C_S_AXI_SUPPORTS_NARROW_BURST : integer;
  attribute C_S_AXI_SUPPORTS_NARROW_BURST of U0 : label is 0;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of bram_clk_a : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_info of bram_en_a : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of bram_rst_a : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA RST";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of bram_rst_a : signal is "XIL_INTERFACENAME BRAM_PORTA, MASTER_TYPE BRAM_CTRL, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, READ_WRITE_MODE READ_WRITE, READ_LATENCY 1";
  attribute x_interface_info of s_axi_aclk : signal is "xilinx.com:signal:clock:1.0 CLKIF CLK";
  attribute x_interface_parameter of s_axi_aclk : signal is "XIL_INTERFACENAME CLKIF, ASSOCIATED_BUSIF S_AXI:S_AXI_CTRL, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN sd_buffer_clk_100MHz, INSERT_VIP 0";
  attribute x_interface_info of s_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 RSTIF RST";
  attribute x_interface_parameter of s_axi_aresetn : signal is "XIL_INTERFACENAME RSTIF, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute x_interface_info of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute x_interface_info of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute x_interface_info of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute x_interface_info of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute x_interface_info of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute x_interface_info of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute x_interface_info of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute x_interface_info of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute x_interface_info of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute x_interface_info of bram_addr_a : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of bram_rddata_a : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
  attribute x_interface_info of bram_we_a : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
  attribute x_interface_info of bram_wrdata_a : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute x_interface_info of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute x_interface_info of s_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARPROT";
  attribute x_interface_info of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute x_interface_parameter of s_axi_awaddr : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 13, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN sd_buffer_clk_100MHz, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of s_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWPROT";
  attribute x_interface_info of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute x_interface_info of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute x_interface_info of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute x_interface_info of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute x_interface_info of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
begin
  bram_addr_a(12 downto 2) <= \^bram_addr_a\(12 downto 2);
  bram_addr_a(1) <= \<const0>\;
  bram_addr_a(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.sd_buffer_axi_bram_ctrl_0_1_axi_bram_ctrl
     port map (
      bram_addr_a(12 downto 2) => \^bram_addr_a\(12 downto 2),
      bram_addr_a(1 downto 0) => NLW_U0_bram_addr_a_UNCONNECTED(1 downto 0),
      bram_addr_b(12 downto 0) => NLW_U0_bram_addr_b_UNCONNECTED(12 downto 0),
      bram_clk_a => bram_clk_a,
      bram_clk_b => NLW_U0_bram_clk_b_UNCONNECTED,
      bram_en_a => bram_en_a,
      bram_en_b => NLW_U0_bram_en_b_UNCONNECTED,
      bram_rddata_a(31 downto 0) => bram_rddata_a(31 downto 0),
      bram_rddata_b(31 downto 0) => B"00000000000000000000000000000000",
      bram_rst_a => bram_rst_a,
      bram_rst_b => NLW_U0_bram_rst_b_UNCONNECTED,
      bram_we_a(3 downto 0) => bram_we_a(3 downto 0),
      bram_we_b(3 downto 0) => NLW_U0_bram_we_b_UNCONNECTED(3 downto 0),
      bram_wrdata_a(31 downto 0) => bram_wrdata_a(31 downto 0),
      bram_wrdata_b(31 downto 0) => NLW_U0_bram_wrdata_b_UNCONNECTED(31 downto 0),
      ecc_interrupt => NLW_U0_ecc_interrupt_UNCONNECTED,
      ecc_ue => NLW_U0_ecc_ue_UNCONNECTED,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(12 downto 2) => s_axi_araddr(12 downto 2),
      s_axi_araddr(1 downto 0) => B"00",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arready => s_axi_arready,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(12 downto 2) => s_axi_awaddr(12 downto 2),
      s_axi_awaddr(1 downto 0) => B"00",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awready => s_axi_awready,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_ctrl_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_ctrl_arready => NLW_U0_s_axi_ctrl_arready_UNCONNECTED,
      s_axi_ctrl_arvalid => '0',
      s_axi_ctrl_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_ctrl_awready => NLW_U0_s_axi_ctrl_awready_UNCONNECTED,
      s_axi_ctrl_awvalid => '0',
      s_axi_ctrl_bready => '0',
      s_axi_ctrl_bresp(1 downto 0) => NLW_U0_s_axi_ctrl_bresp_UNCONNECTED(1 downto 0),
      s_axi_ctrl_bvalid => NLW_U0_s_axi_ctrl_bvalid_UNCONNECTED,
      s_axi_ctrl_rdata(31 downto 0) => NLW_U0_s_axi_ctrl_rdata_UNCONNECTED(31 downto 0),
      s_axi_ctrl_rready => '0',
      s_axi_ctrl_rresp(1 downto 0) => NLW_U0_s_axi_ctrl_rresp_UNCONNECTED(1 downto 0),
      s_axi_ctrl_rvalid => NLW_U0_s_axi_ctrl_rvalid_UNCONNECTED,
      s_axi_ctrl_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_ctrl_wready => NLW_U0_s_axi_ctrl_wready_UNCONNECTED,
      s_axi_ctrl_wvalid => '0',
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wlast => '0',
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sdc_controller_axi is
  port (
    S_AXI_0_arvalid : out STD_LOGIC;
    S_AXI_0_awvalid : out STD_LOGIC;
    S_AXI_0_wvalid : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sd_err_OBUF : out STD_LOGIC;
    sd_ready_OBUF : out STD_LOGIC;
    \o_axi_awaddr_reg[12]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \o_axi_wdata_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sd_cmd_OBUF : out STD_LOGIC;
    sd_cmd_TRI : out STD_LOGIC;
    sd_dat_out_o : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sd_dat_TRI[0]\ : out STD_LOGIC;
    sd_clk_OBUF : out STD_LOGIC;
    CLK : in STD_LOGIC;
    rst_IBUF : in STD_LOGIC;
    S_AXI_0_arready : in STD_LOGIC;
    S_AXI_0_wready : in STD_LOGIC;
    S_AXI_0_awready : in STD_LOGIC;
    S_AXI_0_rvalid : in STD_LOGIC;
    S_AXI_0_bvalid : in STD_LOGIC;
    S_AXI_0_bresp : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_0_rresp : in STD_LOGIC_VECTOR ( 0 to 0 );
    \next_state_reg[1]_i_1\ : in STD_LOGIC;
    \next_state_reg[4]_i_1\ : in STD_LOGIC;
    pulse_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_state_reg[3]\ : in STD_LOGIC;
    sd_cmd_IBUF : in STD_LOGIC;
    \data_out_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_wb_data_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sd_clk_OBUF_BUFG : in STD_LOGIC
  );
end sdc_controller_axi;

architecture STRUCTURE of sdc_controller_axi is
  signal Bd_Status_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Bd_isr_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal Bd_isr_reset : STD_LOGIC;
  signal SD_CLK_O_i_1_n_0 : STD_LOGIC;
  signal \^s_axi_0_arvalid\ : STD_LOGIC;
  signal \^s_axi_0_awvalid\ : STD_LOGIC;
  signal \^s_axi_0_wvalid\ : STD_LOGIC;
  signal argument_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_convert_n_1 : STD_LOGIC;
  signal axi_convert_n_103 : STD_LOGIC;
  signal axi_convert_n_104 : STD_LOGIC;
  signal axi_convert_n_105 : STD_LOGIC;
  signal axi_convert_n_106 : STD_LOGIC;
  signal axi_convert_n_107 : STD_LOGIC;
  signal axi_convert_n_108 : STD_LOGIC;
  signal axi_convert_n_109 : STD_LOGIC;
  signal axi_convert_n_110 : STD_LOGIC;
  signal axi_convert_n_111 : STD_LOGIC;
  signal axi_convert_n_16 : STD_LOGIC;
  signal axi_convert_n_21 : STD_LOGIC;
  signal axi_convert_n_22 : STD_LOGIC;
  signal axi_convert_n_23 : STD_LOGIC;
  signal axi_convert_n_24 : STD_LOGIC;
  signal axi_convert_n_25 : STD_LOGIC;
  signal axi_convert_n_26 : STD_LOGIC;
  signal axi_convert_n_27 : STD_LOGIC;
  signal axi_convert_n_28 : STD_LOGIC;
  signal axi_convert_n_29 : STD_LOGIC;
  signal axi_convert_n_30 : STD_LOGIC;
  signal axi_convert_n_59 : STD_LOGIC;
  signal axi_convert_n_60 : STD_LOGIC;
  signal axi_convert_n_61 : STD_LOGIC;
  signal axi_convert_n_62 : STD_LOGIC;
  signal axi_convert_n_63 : STD_LOGIC;
  signal axi_convert_n_64 : STD_LOGIC;
  signal axi_convert_n_65 : STD_LOGIC;
  signal axi_convert_n_66 : STD_LOGIC;
  signal axi_convert_n_67 : STD_LOGIC;
  signal axi_convert_n_68 : STD_LOGIC;
  signal axi_convert_n_69 : STD_LOGIC;
  signal axi_convert_n_70 : STD_LOGIC;
  signal axi_convert_n_71 : STD_LOGIC;
  signal axi_convert_n_72 : STD_LOGIC;
  signal axi_convert_n_73 : STD_LOGIC;
  signal axi_convert_n_74 : STD_LOGIC;
  signal axi_convert_n_75 : STD_LOGIC;
  signal axi_convert_n_76 : STD_LOGIC;
  signal axi_convert_n_77 : STD_LOGIC;
  signal axi_convert_n_78 : STD_LOGIC;
  signal axi_convert_n_79 : STD_LOGIC;
  signal axi_convert_n_80 : STD_LOGIC;
  signal axi_convert_n_81 : STD_LOGIC;
  signal axi_convert_n_82 : STD_LOGIC;
  signal axi_convert_n_83 : STD_LOGIC;
  signal axi_convert_n_84 : STD_LOGIC;
  signal axi_convert_n_85 : STD_LOGIC;
  signal clock_divider : STD_LOGIC_VECTOR ( 0 to 0 );
  signal cmd_arg_s : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cmd_busy : STD_LOGIC;
  signal cmd_int_busy : STD_LOGIC;
  signal cmd_resp_1 : STD_LOGIC_VECTOR ( 31 downto 15 );
  signal cmd_set_s : STD_LOGIC_VECTOR ( 4 to 4 );
  signal cmd_setting_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal err_state : STD_LOGIC;
  signal error_int_status_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal error_isr_reset : STD_LOGIC;
  signal first_io_op_done : STD_LOGIC;
  signal i_wb_addr : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal int_busy : STD_LOGIC;
  signal load : STD_LOGIC;
  signal normal_int_status_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal normal_isr_reset : STD_LOGIC;
  signal o_axi_arvalid0 : STD_LOGIC;
  signal o_axi_awvalid0 : STD_LOGIC;
  signal o_axi_wvalid0 : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sd_clk_obuf\ : STD_LOGIC;
  signal \sd_controller_wb0/dat_in_m_rx_bd0_in\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sd_controller_wb0/int_busy0_out\ : STD_LOGIC;
  signal \sd_controller_wb0/p_1_in\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sdc_cont_wb_n_100 : STD_LOGIC;
  signal sdc_cont_wb_n_102 : STD_LOGIC;
  signal sdc_cont_wb_n_104 : STD_LOGIC;
  signal sdc_cont_wb_n_105 : STD_LOGIC;
  signal sdc_cont_wb_n_106 : STD_LOGIC;
  signal sdc_cont_wb_n_11 : STD_LOGIC;
  signal sdc_cont_wb_n_12 : STD_LOGIC;
  signal sdc_cont_wb_n_129 : STD_LOGIC;
  signal sdc_cont_wb_n_13 : STD_LOGIC;
  signal sdc_cont_wb_n_130 : STD_LOGIC;
  signal sdc_cont_wb_n_131 : STD_LOGIC;
  signal sdc_cont_wb_n_132 : STD_LOGIC;
  signal sdc_cont_wb_n_133 : STD_LOGIC;
  signal sdc_cont_wb_n_134 : STD_LOGIC;
  signal sdc_cont_wb_n_135 : STD_LOGIC;
  signal sdc_cont_wb_n_32 : STD_LOGIC;
  signal sdc_cont_wb_n_33 : STD_LOGIC;
  signal sdc_cont_wb_n_54 : STD_LOGIC;
  signal sdc_cont_wb_n_55 : STD_LOGIC;
  signal sdc_cont_wb_n_57 : STD_LOGIC;
  signal sdc_cont_wb_n_58 : STD_LOGIC;
  signal sdc_cont_wb_n_59 : STD_LOGIC;
  signal sdc_cont_wb_n_61 : STD_LOGIC;
  signal sdc_cont_wb_n_62 : STD_LOGIC;
  signal sdc_cont_wb_n_63 : STD_LOGIC;
  signal sdc_cont_wb_n_8 : STD_LOGIC;
  signal software_reset_reg : STD_LOGIC;
  signal status_reg_w : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wb_m_ack : STD_LOGIC;
  signal wb_m_dat_conv_m : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal wb_m_dat_m_conv : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal wb_m_strb : STD_LOGIC;
  signal wb_s_ack_wb_axi : STD_LOGIC;
  signal wb_s_addr_axi_wb : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal wb_s_cyc_stb_axi_wb : STD_LOGIC;
  signal wb_s_dat_axi_wb : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal wb_s_dat_wb_axi : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal wb_s_we_axi_wb : STD_LOGIC;
  signal wb_to_axi_n_6 : STD_LOGIC;
  signal wb_we : STD_LOGIC;
  signal write_req_s : STD_LOGIC;
begin
  S_AXI_0_arvalid <= \^s_axi_0_arvalid\;
  S_AXI_0_awvalid <= \^s_axi_0_awvalid\;
  S_AXI_0_wvalid <= \^s_axi_0_wvalid\;
  sd_clk_OBUF <= \^sd_clk_obuf\;
SD_CLK_O_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => load,
      I1 => \^sd_clk_obuf\,
      O => SD_CLK_O_i_1_n_0
    );
axi_convert: entity work.sdc_cont_axi_converter
     port map (
      Bd_isr_reset => Bd_isr_reset,
      Bd_isr_reset_reg => axi_convert_n_107,
      CLK => CLK,
      D(1 downto 0) => D(1 downto 0),
      E(0) => axi_convert_n_81,
      \FSM_onehot_state_reg[2]\(1 downto 0) => Q(1 downto 0),
      \FSM_onehot_state_reg[3]\ => \FSM_onehot_state_reg[3]\,
      Q(0) => axi_convert_n_1,
      \RCA_reg[15]_0\(17 downto 1) => wb_s_dat_wb_axi(31 downto 15),
      \RCA_reg[15]_0\(0) => wb_s_dat_wb_axi(0),
      cmd_arg(27 downto 12) => cmd_arg_s(31 downto 16),
      cmd_arg(11 downto 8) => cmd_arg_s(13 downto 10),
      cmd_arg(7 downto 0) => cmd_arg_s(7 downto 0),
      \cmd_arg_reg[31]\(27 downto 12) => \sd_controller_wb0/p_1_in\(31 downto 16),
      \cmd_arg_reg[31]\(11 downto 8) => \sd_controller_wb0/p_1_in\(13 downto 10),
      \cmd_arg_reg[31]\(7 downto 0) => \sd_controller_wb0/p_1_in\(7 downto 0),
      \cmd_resp_1_reg[31]\(21) => axi_convert_n_59,
      \cmd_resp_1_reg[31]\(20) => axi_convert_n_60,
      \cmd_resp_1_reg[31]\(19) => axi_convert_n_61,
      \cmd_resp_1_reg[31]\(18) => axi_convert_n_62,
      \cmd_resp_1_reg[31]\(17) => axi_convert_n_63,
      \cmd_resp_1_reg[31]\(16) => axi_convert_n_64,
      \cmd_resp_1_reg[31]\(15) => axi_convert_n_65,
      \cmd_resp_1_reg[31]\(14) => axi_convert_n_66,
      \cmd_resp_1_reg[31]\(13) => axi_convert_n_67,
      \cmd_resp_1_reg[31]\(12) => axi_convert_n_68,
      \cmd_resp_1_reg[31]\(11) => axi_convert_n_69,
      \cmd_resp_1_reg[31]\(10) => axi_convert_n_70,
      \cmd_resp_1_reg[31]\(9) => axi_convert_n_71,
      \cmd_resp_1_reg[31]\(8) => axi_convert_n_72,
      \cmd_resp_1_reg[31]\(7) => axi_convert_n_73,
      \cmd_resp_1_reg[31]\(6) => axi_convert_n_74,
      \cmd_resp_1_reg[31]\(5) => axi_convert_n_75,
      \cmd_resp_1_reg[31]\(4) => axi_convert_n_76,
      \cmd_resp_1_reg[31]\(3) => axi_convert_n_77,
      \cmd_resp_1_reg[31]\(2) => axi_convert_n_78,
      \cmd_resp_1_reg[31]\(1) => axi_convert_n_79,
      \cmd_resp_1_reg[31]\(0) => axi_convert_n_80,
      cmd_set(0) => cmd_set_s(4),
      \current_cmd_step_reg[3]_0\ => axi_convert_n_16,
      \dat_in_m_rx_bd_reg[15]\ => sdc_cont_wb_n_135,
      \dat_in_m_rx_bd_reg[15]_0\ => sdc_cont_wb_n_134,
      error_isr_reset => error_isr_reset,
      error_isr_reset_reg => axi_convert_n_105,
      first_io_op_done => first_io_op_done,
      int_busy0_out => \sd_controller_wb0/int_busy0_out\,
      \next_state_reg[0]_i_1_0\ => sdc_cont_wb_n_13,
      \next_state_reg[1]_i_1_0\ => sdc_cont_wb_n_33,
      \next_state_reg[1]_i_1_1\ => \next_state_reg[1]_i_1\,
      \next_state_reg[4]_i_1_0\ => \next_state_reg[4]_i_1\,
      \next_state_reg[4]_i_1_1\ => sdc_cont_wb_n_32,
      normal_isr_reset => normal_isr_reset,
      normal_isr_reset_reg => axi_convert_n_106,
      pulse_reg => pulse_reg,
      rst_IBUF => rst_IBUF,
      sd_err_OBUF => sd_err_OBUF,
      sd_ready_OBUF => sd_ready_OBUF,
      \state_reg[1]_0\(1 downto 0) => wb_s_addr_axi_wb(5 downto 4),
      \state_reg[3]_0\ => axi_convert_n_21,
      \state_reg[3]_1\ => axi_convert_n_22,
      \state_reg[3]_2\ => axi_convert_n_23,
      \state_reg[3]_3\(0) => axi_convert_n_103,
      \state_reg[3]_4\(0) => axi_convert_n_104,
      wb_ack_o_reg(6) => axi_convert_n_24,
      wb_ack_o_reg(5) => axi_convert_n_25,
      wb_ack_o_reg(4) => axi_convert_n_26,
      wb_ack_o_reg(3) => axi_convert_n_27,
      wb_ack_o_reg(2) => axi_convert_n_28,
      wb_ack_o_reg(1) => axi_convert_n_29,
      wb_ack_o_reg(0) => axi_convert_n_30,
      wb_ack_o_reg_0(0) => axi_convert_n_82,
      wb_ack_o_reg_1(0) => axi_convert_n_83,
      wb_ack_o_reg_2(0) => axi_convert_n_84,
      wb_ack_o_reg_3(0) => axi_convert_n_85,
      wb_ack_o_reg_4 => axi_convert_n_108,
      wb_ack_o_reg_5 => axi_convert_n_110,
      wb_ack_o_reg_6 => axi_convert_n_111,
      \wb_dat_o[0]_i_3_0\(0) => clock_divider(0),
      \wb_dat_o[0]_i_3_1\(0) => cmd_setting_reg(0),
      \wb_dat_o_reg[0]\(0) => error_int_status_reg(0),
      \wb_dat_o_reg[0]_0\ => sdc_cont_wb_n_133,
      \wb_dat_o_reg[15]\(2) => normal_int_status_reg(15),
      \wb_dat_o_reg[15]\(1) => normal_int_status_reg(2),
      \wb_dat_o_reg[15]\(0) => normal_int_status_reg(0),
      \wb_dat_o_reg[1]\ => sdc_cont_wb_n_63,
      \wb_dat_o_reg[1]_0\ => sdc_cont_wb_n_132,
      \wb_dat_o_reg[1]_1\(1) => sdc_cont_wb_n_61,
      \wb_dat_o_reg[1]_1\(0) => sdc_cont_wb_n_62,
      \wb_dat_o_reg[1]_2\ => sdc_cont_wb_n_131,
      \wb_dat_o_reg[2]\ => sdc_cont_wb_n_130,
      \wb_dat_o_reg[2]_0\(1) => Bd_Status_reg(2),
      \wb_dat_o_reg[2]_0\(0) => Bd_Status_reg(0),
      \wb_dat_o_reg[2]_1\ => sdc_cont_wb_n_129,
      \wb_dat_o_reg[31]\(16 downto 0) => cmd_resp_1(31 downto 15),
      \wb_dat_o_reg[31]_0\(19 downto 3) => argument_reg(31 downto 15),
      \wb_dat_o_reg[31]_0\(2) => argument_reg(5),
      \wb_dat_o_reg[31]_0\(1) => argument_reg(2),
      \wb_dat_o_reg[31]_0\(0) => argument_reg(0),
      \wb_dat_o_reg[4]\ => sdc_cont_wb_n_104,
      \wb_dat_o_reg[4]_0\ => sdc_cont_wb_n_106,
      \wb_dat_o_reg[4]_1\(3) => sdc_cont_wb_n_57,
      \wb_dat_o_reg[4]_1\(2) => sdc_cont_wb_n_58,
      \wb_dat_o_reg[4]_1\(1) => sdc_cont_wb_n_59,
      \wb_dat_o_reg[4]_1\(0) => software_reset_reg,
      \wb_dat_o_reg[4]_2\ => sdc_cont_wb_n_105,
      \wb_dat_o_reg[5]\ => sdc_cont_wb_n_102,
      \wb_dat_o_reg[5]_i_2_0\(4 downto 3) => Bd_isr_reg(5 downto 4),
      \wb_dat_o_reg[5]_i_2_0\(2 downto 0) => Bd_isr_reg(2 downto 0),
      \wb_dat_o_reg[5]_i_2_1\ => sdc_cont_wb_n_100,
      wb_s_ack_wb_axi => wb_s_ack_wb_axi,
      wb_s_cyc_stb_axi_wb => wb_s_cyc_stb_axi_wb,
      wb_s_dat_axi_wb(9 downto 6) => wb_s_dat_axi_wb(13 downto 10),
      wb_s_dat_axi_wb(5) => wb_s_dat_axi_wb(8),
      wb_s_dat_axi_wb(4 downto 2) => wb_s_dat_axi_wb(5 downto 3),
      wb_s_dat_axi_wb(1 downto 0) => wb_s_dat_axi_wb(1 downto 0),
      wb_s_we_axi_wb => wb_s_we_axi_wb,
      \we_reg[0]\(15 downto 0) => \sd_controller_wb0/dat_in_m_rx_bd0_in\(15 downto 0),
      we_req_reg => axi_convert_n_109,
      write_req_s => write_req_s
    );
d_write_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => int_busy,
      I1 => sdc_cont_wb_n_62,
      O => cmd_busy
    );
sdc_cont_wb: entity work.sdc_controller
     port map (
      \Bd_Status_reg_reg[1]_0\ => sdc_cont_wb_n_132,
      \Bd_Status_reg_reg[2]_0\(1) => Bd_Status_reg(2),
      \Bd_Status_reg_reg[2]_0\(0) => Bd_Status_reg(0),
      \Bd_Status_reg_reg[4]_0\ => sdc_cont_wb_n_106,
      \Bd_isr_reg_reg[2]_0\ => sdc_cont_wb_n_130,
      \Bd_isr_reg_reg[4]_0\ => sdc_cont_wb_n_104,
      \Bd_isr_reg_reg[5]_0\(4 downto 3) => Bd_isr_reg(5 downto 4),
      \Bd_isr_reg_reg[5]_0\(2 downto 0) => Bd_isr_reg(2 downto 0),
      \Bd_isr_reg_reg[5]_1\ => sdc_cont_wb_n_102,
      Bd_isr_reset => Bd_isr_reset,
      Bd_isr_reset_reg => axi_convert_n_107,
      CLK => CLK,
      D(27 downto 12) => \sd_controller_wb0/p_1_in\(31 downto 16),
      D(11 downto 8) => \sd_controller_wb0/p_1_in\(13 downto 10),
      D(7 downto 0) => \sd_controller_wb0/p_1_in\(7 downto 0),
      E(0) => sdc_cont_wb_n_11,
      Q(17 downto 1) => wb_s_dat_wb_axi(31 downto 15),
      Q(0) => wb_s_dat_wb_axi(0),
      SD_CLK_O_reg => SD_CLK_O_i_1_n_0,
      S_AXI_0_arready => S_AXI_0_arready,
      S_AXI_0_arvalid => \^s_axi_0_arvalid\,
      S_AXI_0_awready => S_AXI_0_awready,
      S_AXI_0_awvalid => \^s_axi_0_awvalid\,
      S_AXI_0_bresp(0) => S_AXI_0_bresp(0),
      S_AXI_0_bvalid => S_AXI_0_bvalid,
      S_AXI_0_rresp(0) => S_AXI_0_rresp(0),
      S_AXI_0_rvalid => S_AXI_0_rvalid,
      S_AXI_0_wready => S_AXI_0_wready,
      S_AXI_0_wvalid => \^s_axi_0_wvalid\,
      \argument_reg_reg[0]\(0) => axi_convert_n_83,
      \argument_reg_reg[31]\(19 downto 3) => argument_reg(31 downto 15),
      \argument_reg_reg[31]\(2) => argument_reg(5),
      \argument_reg_reg[31]\(1) => argument_reg(2),
      \argument_reg_reg[31]\(0) => argument_reg(0),
      \argument_reg_reg[9]\ => axi_convert_n_16,
      \clock_divider_reg[0]\(0) => clock_divider(0),
      \clock_divider_reg[0]_0\(0) => axi_convert_n_104,
      \clock_divider_reg[4]\ => sdc_cont_wb_n_105,
      \clock_divider_reg[5]\ => sdc_cont_wb_n_100,
      \cmd_arg_reg[31]\(27 downto 12) => cmd_arg_s(31 downto 16),
      \cmd_arg_reg[31]\(11 downto 8) => cmd_arg_s(13 downto 10),
      \cmd_arg_reg[31]\(7 downto 0) => cmd_arg_s(7 downto 0),
      cmd_busy => cmd_busy,
      cmd_int_busy => cmd_int_busy,
      \cmd_resp_1_reg[0]_0\ => sdc_cont_wb_n_133,
      \cmd_resp_1_reg[1]_0\ => sdc_cont_wb_n_131,
      \cmd_resp_1_reg[2]_0\ => sdc_cont_wb_n_129,
      \cmd_resp_1_reg[31]_0\(16 downto 0) => cmd_resp_1(31 downto 15),
      \cmd_set_reg[4]\(0) => cmd_set_s(4),
      \cmd_setting_reg_reg[0]\(0) => cmd_setting_reg(0),
      \cmd_setting_reg_reg[0]_0\(0) => axi_convert_n_82,
      \cmd_setting_reg_reg[13]\(6) => axi_convert_n_24,
      \cmd_setting_reg_reg[13]\(5) => axi_convert_n_25,
      \cmd_setting_reg_reg[13]\(4) => axi_convert_n_26,
      \cmd_setting_reg_reg[13]\(3) => axi_convert_n_27,
      \cmd_setting_reg_reg[13]\(2) => axi_convert_n_28,
      \cmd_setting_reg_reg[13]\(1) => axi_convert_n_29,
      \cmd_setting_reg_reg[13]\(0) => axi_convert_n_30,
      \dat_in_m_rx_bd_reg[0]\(0) => axi_convert_n_85,
      \dat_in_m_rx_bd_reg[15]\(15 downto 0) => \sd_controller_wb0/dat_in_m_rx_bd0_in\(15 downto 0),
      \dat_in_m_tx_bd_reg[0]\(0) => axi_convert_n_84,
      \data_out_reg[3]\(3 downto 0) => \data_out_reg[3]\(3 downto 0),
      \din_reg[31]\(31 downto 0) => wb_m_dat_conv_m(31 downto 0),
      \err_pending_reg[4]\ => wb_to_axi_n_6,
      err_state => err_state,
      \error_int_status_reg_reg[0]_0\(0) => error_int_status_reg(0),
      \error_int_status_reg_reg[1]_0\ => sdc_cont_wb_n_63,
      error_isr_reset => error_isr_reset,
      error_isr_reset_reg => axi_convert_n_105,
      first_io_op_done => first_io_op_done,
      first_io_op_done_reg => sdc_cont_wb_n_33,
      int_busy => int_busy,
      int_busy0_out => \sd_controller_wb0/int_busy0_out\,
      load => load,
      m_wb_cyc_o_reg => sdc_cont_wb_n_12,
      m_wb_dat_o(31 downto 0) => wb_m_dat_m_conv(31 downto 0),
      m_wb_we_o_reg => sdc_cont_wb_n_8,
      m_wb_we_o_reg_0 => sdc_cont_wb_n_55,
      new_cmd_reg => axi_convert_n_109,
      \next_state_reg[0]_i_4\(0) => axi_convert_n_1,
      \normal_int_status_reg_reg[15]_0\(2) => normal_int_status_reg(15),
      \normal_int_status_reg_reg[15]_0\(1) => normal_int_status_reg(2),
      \normal_int_status_reg_reg[15]_0\(0) => normal_int_status_reg(0),
      normal_isr_reset => normal_isr_reset,
      normal_isr_reset_reg => axi_convert_n_106,
      o_axi_arvalid0 => o_axi_arvalid0,
      o_axi_awvalid0 => o_axi_awvalid0,
      o_axi_wvalid0 => o_axi_wvalid0,
      rst_IBUF => rst_IBUF,
      sd_clk_OBUF => \^sd_clk_obuf\,
      sd_clk_OBUF_BUFG => sd_clk_OBUF_BUFG,
      sd_cmd_IBUF => sd_cmd_IBUF,
      sd_cmd_OBUF => sd_cmd_OBUF,
      sd_cmd_TRI => sd_cmd_TRI,
      \sd_dat_TRI[0]\ => \sd_dat_TRI[0]\,
      sd_dat_out_o(3 downto 0) => sd_dat_out_o(3 downto 0),
      \software_reset_reg_reg[0]\(0) => axi_convert_n_103,
      \software_reset_reg_reg[4]\(3) => sdc_cont_wb_n_57,
      \software_reset_reg_reg[4]\(2) => sdc_cont_wb_n_58,
      \software_reset_reg_reg[4]\(1) => sdc_cont_wb_n_59,
      \software_reset_reg_reg[4]\(0) => software_reset_reg,
      start_tx_fifo_reg(10 downto 0) => i_wb_addr(10 downto 0),
      \status_reg_reg[0]_0\(0) => p_1_out(0),
      \status_reg_reg[1]_0\(1) => sdc_cont_wb_n_61,
      \status_reg_reg[1]_0\(0) => sdc_cont_wb_n_62,
      status_reg_w(0) => status_reg_w(0),
      \time_out_reg_reg[13]\(9 downto 6) => wb_s_dat_axi_wb(13 downto 10),
      \time_out_reg_reg[13]\(5) => wb_s_dat_axi_wb(3),
      \time_out_reg_reg[13]\(4) => wb_s_dat_axi_wb(8),
      \time_out_reg_reg[13]\(3 downto 2) => wb_s_dat_axi_wb(5 downto 4),
      \time_out_reg_reg[13]\(1 downto 0) => wb_s_dat_axi_wb(1 downto 0),
      wb_ack_o_reg => axi_convert_n_108,
      \wb_dat_o_reg[0]\ => sdc_cont_wb_n_13,
      \wb_dat_o_reg[0]_0\(0) => axi_convert_n_81,
      \wb_dat_o_reg[1]\(1 downto 0) => wb_s_addr_axi_wb(5 downto 4),
      \wb_dat_o_reg[1]_0\ => axi_convert_n_21,
      \wb_dat_o_reg[31]\(21) => axi_convert_n_59,
      \wb_dat_o_reg[31]\(20) => axi_convert_n_60,
      \wb_dat_o_reg[31]\(19) => axi_convert_n_61,
      \wb_dat_o_reg[31]\(18) => axi_convert_n_62,
      \wb_dat_o_reg[31]\(17) => axi_convert_n_63,
      \wb_dat_o_reg[31]\(16) => axi_convert_n_64,
      \wb_dat_o_reg[31]\(15) => axi_convert_n_65,
      \wb_dat_o_reg[31]\(14) => axi_convert_n_66,
      \wb_dat_o_reg[31]\(13) => axi_convert_n_67,
      \wb_dat_o_reg[31]\(12) => axi_convert_n_68,
      \wb_dat_o_reg[31]\(11) => axi_convert_n_69,
      \wb_dat_o_reg[31]\(10) => axi_convert_n_70,
      \wb_dat_o_reg[31]\(9) => axi_convert_n_71,
      \wb_dat_o_reg[31]\(8) => axi_convert_n_72,
      \wb_dat_o_reg[31]\(7) => axi_convert_n_73,
      \wb_dat_o_reg[31]\(6) => axi_convert_n_74,
      \wb_dat_o_reg[31]\(5) => axi_convert_n_75,
      \wb_dat_o_reg[31]\(4) => axi_convert_n_76,
      \wb_dat_o_reg[31]\(3) => axi_convert_n_77,
      \wb_dat_o_reg[31]\(2) => axi_convert_n_78,
      \wb_dat_o_reg[31]\(1) => axi_convert_n_79,
      \wb_dat_o_reg[31]\(0) => axi_convert_n_80,
      \wb_dat_o_reg[5]\ => sdc_cont_wb_n_32,
      wb_m_ack => wb_m_ack,
      wb_m_strb => wb_m_strb,
      wb_s_ack_wb_axi => wb_s_ack_wb_axi,
      wb_s_cyc_stb_axi_wb => wb_s_cyc_stb_axi_wb,
      wb_s_we_axi_wb => wb_s_we_axi_wb,
      wb_we => wb_we,
      wb_we_reg => sdc_cont_wb_n_54,
      we_m_rx_bd_reg => axi_convert_n_110,
      we_m_tx_bd_reg => axi_convert_n_111,
      \we_reg[0]\ => sdc_cont_wb_n_135,
      \we_reg[0]_0\ => axi_convert_n_22,
      \we_reg[1]\ => sdc_cont_wb_n_134,
      \we_reg[1]_0\ => axi_convert_n_23,
      write_req_s => write_req_s
    );
\status_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cmd_int_busy,
      I1 => status_reg_w(0),
      O => p_1_out(0)
    );
wb_to_axi: entity work.wbm2axilite
     port map (
      CLK => CLK,
      D(10 downto 0) => i_wb_addr(10 downto 0),
      E(0) => sdc_cont_wb_n_11,
      Q(31 downto 0) => wb_m_dat_conv_m(31 downto 0),
      S_AXI_0_arready => S_AXI_0_arready,
      S_AXI_0_arvalid => \^s_axi_0_arvalid\,
      S_AXI_0_awready => S_AXI_0_awready,
      S_AXI_0_awvalid => \^s_axi_0_awvalid\,
      S_AXI_0_bresp(0) => S_AXI_0_bresp(0),
      S_AXI_0_bvalid => S_AXI_0_bvalid,
      S_AXI_0_rresp(0) => S_AXI_0_rresp(0),
      S_AXI_0_rvalid => S_AXI_0_rvalid,
      S_AXI_0_wready => S_AXI_0_wready,
      S_AXI_0_wvalid => \^s_axi_0_wvalid\,
      err_state => err_state,
      full_fifo_reg_0 => wb_to_axi_n_6,
      o_axi_arvalid0 => o_axi_arvalid0,
      \o_axi_awaddr_reg[12]_0\(10 downto 0) => \o_axi_awaddr_reg[12]\(10 downto 0),
      \o_axi_awaddr_reg[2]_0\ => sdc_cont_wb_n_55,
      o_axi_awvalid0 => o_axi_awvalid0,
      \o_axi_wdata_reg[31]_0\(31 downto 0) => \o_axi_wdata_reg[31]\(31 downto 0),
      \o_axi_wdata_reg[31]_1\(31 downto 0) => wb_m_dat_m_conv(31 downto 0),
      o_axi_wvalid0 => o_axi_wvalid0,
      o_wb_ack_reg_0 => sdc_cont_wb_n_12,
      \o_wb_data_reg[31]_0\(31 downto 0) => \o_wb_data_reg[31]\(31 downto 0),
      pending_reg_0 => sdc_cont_wb_n_8,
      rst_IBUF => rst_IBUF,
      wb_m_ack => wb_m_ack,
      wb_m_strb => wb_m_strb,
      wb_we => wb_we,
      wb_we_reg_0 => sdc_cont_wb_n_54
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
QGLtnqZzRetDH6gCWT4Js6wuLlZfrNx/VJp3sfR2NF+cxypO5AxN0oDKLJJtmdrtE/ueNDg+Qf7Z
TqBNRojORA==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
B6Ger3hRvfjHkaJ+W8639Kl3TzC9TogLuklOXEiMNdc4Im+DjEUzxb3DKlzu0VW3zxZqjJ3+wsW/
LnRmPCESi5Y9eRJaLFXg79EMfoj4X+nTdHAP6yCfltBADKegZ12gpnB/8ey5yn2KA74LUtPC7jna
iyjqSfsWLGnz6UdXzwk=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
BX+DxgMPRyZbYojCUR9Sk8Lq+3ZigBz4yMFHQkmurfdfDzyTPJCE827eGiPyTenK1QPVhEtf9g06
0BFXq/0COPuU1BWJwdkz1c4dE6/exDwhvEh+hPx3vRY6z8fDEf6aGVIXrHDvrmddehe7yMSIpo+k
aXHR06EEdfHCFY4TggYwhcJVXjkE+ApsVuyfmEfPmYjo8hCWyQyBsUWIOY03q1+MvUjjsmTwgs9g
fh5MY9ToaLfoJxPKdCpsqrBX4LJ+VDGFlAqIcqHTE2jCmPiToZAFXB7fzf1wDjFCBlJyFVDBGi0i
m+CouLSb7X1mvVhdDZgNrZDJMV688Bu3o54vew==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
DaIU/Ddc8USbZ2mURzujJDWDH1JbHl5tFVOOQ2aVaUPIA71yyE38OXVLEtF8rNmujYH30nEeQ+FV
LVJ16aaHw+iiuaqorTM3K5KLohVlN+WlcEtSXHuPNHjw8ddqtzpaX7pH1zqZH+YmfCL5oaNLqDH4
rkBnUl0/Gm/hzSwKjYhXGQFYQ+gGP99OjXakzrAqZzp/Iq4gt+Z5902/JV9thd/isHQImJ0QyK8M
EKM579iPAfXGes2mbiNYHcvDmSPYmW1zlhOE++N1EKeea7j/msnKeyhlC+hGE4Xfn4TVvqgQexCT
rp/wS/MosY6WH1aKFQlFH2hEppA7KXUaQlvG+w==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
XmWoAt4X8hrCJ5yTyug4ajJW5UhfkLNibzjihWzZ4Cr9hQSvWZoTc8rjGsLPbz6Le+/9iI5KxecS
eR0wiAO+G2IkwhZgVBeZdKoFnlnTVAyLjk9wMAFXNyJZM6b1NDbfXlPcUsC6JePvPlwwdWknkSsC
r3KvgkWAS+O3xvRmaNw=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Hw3Y+rShKrXiUViyNU1/O2qv6TgheLHBnFMj1i9MUGrHYqh9pLfLYUgWR7S2vj4jv4S+Ks0BpP4p
dKEqVAFmTCfQNEUHaVcFPkOHgig6L4mhLY6HUUKJoRgiQepgLi/W3V+ZZPQSQFkB3CU4MsJzhXvR
yLcpDriZy8cnAHD87Zi5DrNGBzj3kigJeM0du6lCQbxtF5aEdoaNP+YTnIFtcqYhoYnswQlYt0sV
HKgFA8VzqzL5WYnpH7+1IKmFkJBHkyqHCa9wPK0qCKnxkuDj70YzPVqQ+cocdKU+/gNdpCOdZlci
F2HTxrgfrXndJru3TiDqu4UavqAe0MNuFp3t0w==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
XPVggoWL6aXz+MpODTOZhEUQDa0vfEnUDaYeEHXm2vGyqKJujN2c/FFAFBeBYdJATLsIsQ+BqoPc
pBbcFYXDBfOtFIW2dH6Y1OoD65KyJ/hAq8coa21kFgq4hFat5vzZ2iIfkCpTUr4vDZO7Xne8cZO9
WsHffoTCt5rS59wWm2b8I5R8Eh2TUbQg3RCyrcnD66cvcEnlXe1CNMQ4/loVJpA4IBinBf820Wjc
vw2fZbGI0jXC+ACSHOviH63Xwmn+aRV5Ppkup7IYoon/ieKapRQeASu3TTY37xSBXiInSdtMTzJ6
+4GfO4eSHVriCk/sWbuTBzfRzoSShrnHjzz5LA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2020_08", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
L78XuiswVcgO2gtebzL7SA9BC/jJGAM0v6S9pzmyqL+QYzRneiYeGyDmsW33jEVVSTuNjTXkBLY7
yTOKQruatwe4V0OLi6174saSAmPgerSV1GyLP7KhmusLV/N61avC9TPam+tekhKeE0tds4EnJ3et
4JdLh+SE4Z4pcuqCjB5MFneIYKKWDx7siU6oesAQtoSJOesfMchX63MhOjOHFP/ch+1gHv3T45hg
IGF7V7TrdREVE4f9631tlVJ1o2Dypsmo/76Itz5WCGlTMjAnWXN8IXxKN+PZ3dyt1wjrZm2P/td+
xiGszFnSLrRvw/HferwtSmRx8q0fiHZ88roGTw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
kDX5kq2QEe25429T6vQqBCFvV1McKTJRYfK99ymVNK2GGvGLXSzgwJHwB2fj9rM0wme3zYYY0vQR
x+9F4L7KLlOVY6qY3LB59uDzyXBI3mMZaS905HXHJkdZHWtQWpfHhl27LqL+8FSluaD6F+KFfYOV
CwIOVuCIp/XjxFXpNBik7YiPt4kHOlDA97IXNLnYUn/g1csGqeNWce4UTne50ggWvLYGbTFGmTjT
N67TpUiGRVRCSv8Tax72GWFIMFZk3Tlp68ZUSQEybZMWX1U9XdMdtxfvNGhf8mi5jQJ2SupSzKu4
T/+53IN9T8aLePAiGBKKG1ZBj4y1ZyYA7XYvjw==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 21248)
`protect data_block
EDgLvEspHI5xlxGa29DxxRZ89GlFFV7tTLh41/OY8U0eMMikuch5Mt7fFReiUazKXI/q63Y1OtSU
cADXTbm+DAUcGtkW5SoJ8miAUFS7F0zYONtKFe0teqbhB5/U43GkP3W356KtDDXQsZVSMuiHE9u5
wXv/FxjmQYMp8te1XZzZGUovw+3g5ADArBFJpob1+ZHJtH3w7ylli3FunijaBatW1SluosBxXtHg
DIU/4PDbTcvZHvLReXQYfsNHzlPhmbRpeLvDzx1h5s3qoMXUK/qPMulabl68GVADZJ36YXM24q4a
aVYwmYeoXrLsXjpC1pnfCwX8Hg698l5yRw2e1GP1IDeim7NJJqzFTOh1s9fx5Sba9+sTjl2ok/IL
EjSVwXxVBIFmH2ncIv3d3oGjlHPZDLP+T5E2dFLccAfRTZBKn1bxIxqw9d6iErlMgEh6nSoHCNJ7
ZYMXwmM1+6fgpwrRwSI3o+omzdL2cIqhE3w9KynErGKmb3uK1ifx9XGnijowvBGN32pxVxyHlhAG
KS/Ks6f3WI3O9DbMPVdn6zHYjdP394lxnmR6YL1UcECHbX6uiQ7rbvrADgotw+62swj10EJZc3XX
bf7SBbWJJjn9uiAIe/iw1PF1S3Lz9z9XdAscJiEQlAA5E0/6M91sdxCe5KFTiIkjDwGDi1LAxwmL
Lg3Arx6pSm/op9AXHdv0h+NzqgRP2znjKk37qft9A441kr3sD4r7fsiWFzO/xRv8/FaYRdx8nOhs
Nu0stixRpGyXWwAjEiLPmSk5KiPirVE48hxtSZPkeMPt6U3FX1UMLRYNcLNFtrHDkc29LcHSkigZ
oqscR8tx2DAVAM8gKB3evh44QOA030y+mnpd53SM2Fo7/+WQYlB7AABtQL2xUmF/8U76+ufAHJ6M
zrWyLXM0Ag+t8jOhIOF1+NBswP/BoAMMZ5Y8pXEg+nkZtJLViQsAzCcODBdoi65JH/N0V+suSUl/
M83BgF/Xn10LjRzzDgaM2oBjedzD0RL+rn30kw3nSTRfqRIv2DZyyAf5H87MEepgvkt8lac+DQYu
rdXiKccwimZq5PFe5BVQrPihfLHPSElUMhefuOOt2ZyOi16W6cpmQIhcfmD07cP8ZXri+wADhgQc
HGz6HvuWuzg5DIPQSHyDcE19excjk4h18HW9YIAOZNWSloGlo1RS8d6ELMIaOBMs9QVbttz9LFvV
Bbedk9zHuMLNfB3IT/jTvw/xtYDDg4+9DH+5jl/jH6f2z8tr01mX6vIGwQDRtwrNnWu32P79QHCb
1z0u1gx6kRceeG/aoTOUI1I0ZdOR5Qle5vXh6iSRhrygob2UK/0F51oT2RskBMajSdlXtUaDNUql
HIaSxgBepwA8wgcOoIHggdB+cxeCiH+pwureAZxc5S3IleSwD+evpmqbKGvgmW22h/LqDZDRv+jQ
ZdWIWFDq163pRr4TwgWoBggCufmYo3ofWkOVZSIRENjxRFsc/f7QsN8DWmCnMtqpVAohRXdfXTTY
7tKnDRgHp7oHh7ZZv2eJyI9DXIuwfS2WyuBPzrfkLxtWBf/ZlGYyy77fnP8O3/N+pSAtAAthLljx
fQqKSGzZnoFLbTgdN8b6vZ6rl+WvmOkJ0Q1YfDWsmRdU+qVXn/Q/O+tbXt5Y53BK6mYS1sYhaBoj
CkDjbj3MCJ+2fV02Jgs91cjU10TJzFoHCzy0vJbiTy6ANUyatVoKsbPADXvSs/yrUdiNOm8E4eL4
pwL8FW1JEIcL2lrzCrvoXKZ9A/2JyS0YIx4+Ao26ECk7MS5a18RzaggovIsZdj0nYJBJ4yvgLaKZ
vPcT8bnY5sX8GjqAB8N+fLo9BAgYtlyAY43mBm31cfjMVUnm90gUocWGsp86XpWmjcZpmmU+s/cq
CCAjJEpoz0CBeKGAMBYl0NRsrl8CuKGPJo+KkWjMDzjB0gsxdCx+sajIB/vBnJB5wwftmCFN8Swm
7uZk/KOAcTmt591XEjSyB1hyY6JGCQ7g0Kxhr8FNU5JNy2zmciUOZcweeeVfW5fEw6GcG+BQ50hP
TnjNAgIBZ6BGtxqKu2UEDzsjYISryZ/XU81AgRUSPPElHLOglCwOfMj3yspYx4RN025MogSO6NP1
JycwsfBv0M46BU5jRybSB7RF9QfGQD1Gco2gXjx9urCtaQHBIR9cRwHhri0XCGhlfPEmsFFSbTeT
OsCQ0+6DVi5Eeik27CsbPAOBBd74DhOjYm1srbV1p/qsFa1GCIN2olrRgamQWCnPR8+tYgmu8Doo
ar9g3B2akpGquJ7/FU+l/kwmxR8Te6tfzIKtd+Yi/Ug/7QLYKONi/kzI2sNWH2ApM+AIRuWnGdnW
YOOsAstm+GLPuXc49lxIlzZT9HWQ2u09ersGCcBiFvk9yfDR4buZZwvRwjatWSyhvevckTrXGl2h
nN30/6E3Qo/c+9xISAKjAX/muVlbcIkVleK4I/QF2AxpSVdWQYRAfvCz+1xUZ8JUsopDniE/7bRO
r+V6zomlJXd4KLs+w8YnZ+OYKAETaFZ6AViYvzd0MoEPGEc8HHnBCOyUBGU8nf9vFC/t+CC1PAfz
jVggXIEEOpgjmhrCWgFc06+6OQ27bNbSkCnyu2sd8pJ+O2n2IP1lAZiQnCyO6nos7LacZInH0kaX
HrVOLM5p6aT1IPonRWunnSfedtTO2/1T37OhnBGYsb3EtNmwXbNhWAvlNemQ96uKKT9Dr7cgE6BE
zfk9/jfczi2RFZ+8ZHU1L6GgYA3W9Q5buoDP4DIstWFRRKKWRYMHW3P9dZSZE+gdseOtGPEpgnTd
qO4U9jTQGj8j1PY4v+TPpGx7Fym4Pru/izsSDo79ol/S8biKknsFF0VrqRYIDS+kGsr4EqKGIRK4
+pPbRRWO4NtUP2TZzc/d+DlapJJuAv3OeZ1r254C9DxwsdLrWPtOPVrirkqPn7FTilrhrIUcJ39G
YVlKAX7l3wW2A5sEb3WtnNGoAUrctKtwZIJdAc4NWbRSB+RxiwVuQbSjrQPuqnr8K8v1SkFbNgNZ
Ze9VrP+YZ5dCwxVqx6KKXwxgu+qSQKJdMGIweRFC6zbaAIW55HFWL6ShbL4J0QQf4WzMSvwfwYb4
LtUUXM5pn6qsKMSmU+nYjoGNo7x/xNKCFhmXAgzOn4fPPh53LMqBQsuLVV6LOl9vSPRBx9InYSo5
7Ag/H4aHPGIilw5K91Js0q+3U2yJ8oVZZ4CwGw7dRKRFoMX//GUy69StuGyl0bFfUJBAAsQe0Sew
Mx+LsEaitrTN2LK9GEU2IY9QhhNaAkTNmHaNEZ+anIZczPjcvQyzk5/IF6I4g2PdjGuPqhzDk6HG
3oU4+Cz7tgfNvX3wkjQKDjQfVPVg7hXLlHIqe0SqYxV0JA0u2QRogjfN/KC+AuURlxtPMlG73RJP
VBS1Ng5zHG5aRhPNpW18Gf6lbUe8V3Or351xvp55OsqxsJ2/Jl3fTVrTi3VKmjr3l3zQmfpvGdRI
Ncbb3aQUOmv4TcyDCnD7JPGSkZ9xJv3wua7ytNlt2szUyQo6De9HJ5zghB1H64dDdrkdhgUIH76S
ydix7Iwd/staGFH2r7eSTm5dzEzKSPdNUmbeuUawxdQFkThVStpjwiD3NPTtRQFOO1VwYczMQxfZ
B246i0wYFDjrJzIWnVeR7lMGbFKP072doqJzGxgxO0pPCrx1SjSqm90WY813mg7aebUSEcpg4nHE
dZHLuIKKok1DLss+eAoBl/dMSzrU2dEWC3aAi8TppNqs+e1PxNMgdrmyWLE67wUSkmGo/h9zA+Ym
aNTFuhizk5gmh9ldZL2/Js27YvBBODnwX/bMRMz8/IVeYPSo/pK0P6/ZKZ1upkRlpcNRzOcbjSrm
qF7BDocFJbZg2mejioJ8jMH3f6g4ME5y4/3O4RJNfy31GR/ONik2f/sCeZWkjQqf3IOxx+iTEXhV
oK7qaqxp6xDA0N3fbT6TEP0rPNvcf1hrXIBGgjH35CQqXV75kxzeP6r+h9gZLshKvCJTuc3OZsMf
3gl3CzbFq0NiUivd4BdTA75vy10zERicr2IEM5kCqYpPKJ6bQGbIsMK8swTrx+pKmX/z2XdP4x9n
stzWxS3lCenFf4fbuhheCOw8iSgDX4+tmMyrkE50q3gQhlKvVNraW7xof7ksD/5Ots+shlpx/s3e
wOleBYB48NROFxmXQwhfZ0ZkVD/2dh87qkgePQ5yxg81me5L9BzfiBmCWLJEUnLiYJtd+IWM7y6y
3xwfm20VNY0BxWQQtMiLObDdEpHqbh+MfcKDFmW/hfbWqy+o0Wx9lQx1oaj9xaAR3LL5Lgdey4me
qAzI/+ZlculklEUVQob/fJIer6IF0Al9ITdjicLF9FJ9gluA5eFqp2frd0GsTOn6pxE5i6QR2NwN
B3RzJXj6+96Hdcywwf6l/HjFIS1ZdGmOJrPb0P4vTq3hzUIkXUU8VHwz6NZhcXdvsBhQbvm6TeKS
oG77s5W3E3BBDQ71vYMWgcc9oVdxUsUUff12+G8Gv3yZuuWg+x4V9Pxe/NNcICUiRscUHjCk/v9+
90M05F7nB6gqeOqR/Ekeedj5gEsVJE84VqWPJ/giu4yyOpzEeECH2nF2Q8ug/caT6KXkJ1upD86P
vNggEbxxT12PJ9mG9090DujbPhohE0KxmNEr5zs4/Lpq2cTJw856vB3HsbvElN6Zfb0qPUqifCEf
C/EshBLMn3ugO4xaHmuKFo8F3W3vx/cNWFwSfpUP6w39ZE9Aq3w/EmJAnW2XoecblBbZEMSRUh/V
W7t5z1f34bqlAg3DaivlPMyUQ/65tOClnW6/l6vhQ0yYku7f+Ka+YPhgHt36h9XjMHDtaMie5j66
d71An5U1K+yyTM9wWUiOXSoIlfJvRBQqygHyN/Cp+M2yV2VQUiFGCTkZ85TXSQqDrv+7LPOpF+lN
1uszc6Xxc5+i9i3XUFlSChA+i+V6H44+2BF5SpfLXUyTerSf9ArORuT1xSUiYD5SNmooetg4S1cE
Ugw0k0ZHFyL2VsFPKGme+SKPW+SzN6m93SzyomVHS1eGZ+dq+P/si3iofGtgrHyzC7IgVLDW9Exl
GEMlxv0AjmAqt7qJ5i6nZ4kSz6e8BA44qoK0h6mP1i/nNuO6bN3qFTiFDucdrxUlwSzAhGOBLfyT
dLrmJSPHu5rtfosRJ0r6soU04xZ9gGTnzQiyBNnmvv8haBGVbkv8aw1xl3UU+SVRRTAfRUSnNsdS
vznuES4jzchOkz240bB70q6VK5iOaGeRGrMo+1SOfuKCsi7raLZEdz/UmTR+QqJXeCuNCm5DTABL
cfSndI6Bi57dtdKu6zrVA2jqf5hoBil0s2f0pnk59vx/iRrlUtOR9Dxry3rjMudcv/6O/tSx/tED
bfbHmHmN3Qapw9WLKOUue6IQKR7Vi7nmiBp9usvdyWq5Xav5ZWTgtE61Jm4MvdpAOal559EhpYlT
5JLE7d2DBQXd/8S4nsO/o6UPTPRuzRpe++5ofSG9TTIKw1QAJhLsBCtMOl2RbJYRCKMNDXvdxuo0
58uVAOdyIxgJ07yWhgNbKeYV2dx2UanByuCeFHkTd8F+4+hKU6TdBEez7Ry9/1ebMH45LPjS/y/u
KirxDWucOHb09CoDr1UYK/temnZF/tXqHFYV6bdFapO5Bcoxp6+jVo75CU8Yt7C+KI0bW+GGtoTq
B3H8DrJGVhCOEgEp6/ekmxl6o5fjPBv2qmqv+id1M216nBzYVWYSekNqbHJh3P8qgrZlzNbqL9dh
tDymuRCwBmDkBUc8FpBkIFCP1WlR7sxj5+5X/9duYq32ANcaRkvyzIdOCfY9jYjonqt9qLRXbTo7
3NKR07YMAnkyz9m3p2Lj1vt5m4goQFzdev7lQG7FeN4NxIChp2/dnYVmM0GbIaARHm0/yfcaiZYu
Z6s/2he40vzHF+TVjUby2YsrTTgjh/4B5s21rTVtaGNR/WeUDDlyeMMF+HuzSlvr7O6aNXnLjJxV
qu+JfJjwVe+Bku7Q9DoYp8NiklztJjZRZMDuD7fqkIvsxqyZ/W65GZrm4AVeVneHYw5ZCpDP1xgp
KtaI7zb0Ifs4f4sT9fgVejZkhfwbBsqwtNE/HSYpHGozUFwg+JojrBt6Wlwz+IdjD1s9jJa5vWro
XTiBdGrwmtNPgUA8+8gnBAzEWGirqWPJBAH6rDmNOSz5enlz1V5/9UDfxoz9Hh16vU9mJICkLATD
4K6MdHf4v6lt2YgcWqffa+qcN9a9IpuQ6N1eGBO8X5e9EikK3FAbc5szqY8rwPCLefVq12Njb6vq
sdMPHK5fNa4U0/3RbadSxOUrWlZ1MbXOtHiVEgse9cjNbF75lC3OmI5a2U2pH34VUhsQkepj2AYh
LX46U2IRhplAZYpJH/xgramaOZCcZHEtX/CO+MjGKh8GvY/Y35HcOj71pydRUJQ0YGIb4VAIUIID
/9BX+R80+3r5lIgzHj3TE5DQdfLLffNa+xfkfHxj/CJNveWkjm2Bg8ZSIzbpGCVOCNruzQtJ9rBx
LSrd/QLefIJoThZ7gIQny7eUvuTUa8jJLdHTiyjdbM8KjadKyKe73x4D4Sn/hwAn9qtnGXaTvAy1
lwizcgXvk33vAke4ARVbsSTb7HHsVYebZP258HBrr0Op11cbdY8pvXDA7Jzz6ki+TX79dbhzuG00
62N9QINog05zxT32Q7qUeveX1p4NLEwqPtpQeKY2AVxRiqB2Bvm8vuIWgS8LHKzQbqVl1TiVyVO3
u9Of9HDSHa3/9qKGFPLC0mBRAXXHlKjI19TNRNnlkXK4melihx0kTnS3/jf8Kojzml3XEivOSDY/
E8HN60dyaKdXogNTyQq+vR+dmecL8l5Gj3VhzuK9cM1gyCexdkTFZELiYxowjcJOsMurlDrNtyuj
ed0ehpzJh/h33TvbsL16PL+5ttg8IQOJtyBUWPalvbqhNTtgO16Kf/MIRHyTCnrrRpRQBnJnLw5p
7XDwwU/iesEDlVbXVa1gb3pRS0l3Q3yWLKT8MCFEiS2XULMZHkF1uGmw3mjqYXVSkBBl07tlUxcN
DdMWcaVyTGrc8q2xgYN8ZAkhxHxY336+dEQEbbiOwjtrgYEALdx47bSYYZY21dhQ/eFOqoXxsziP
KIp5yyfCiHKjJru7QZIfgzLataErkW29toAngd4kpLDcOVsZMfD74HWMagk+todu5Ztld+bXTZNa
D3RhsZrzLzWK/0W3M0sI58wpK+PYSMKcHvPhitiKg2TEugMti3jNVFdxctsop7tQ8CkpMKBw/JYw
GF08khIK24R+UjbDuWBZe8mjIiukktkYdeWuVT5dQPF8lK5HWRZU/aQe3LZBy9rLof+ZYo430N4n
VNb1K084IoEJBCP45PD5oMGwIhqyIvOL4HvIdZDyuZi9Cd3AMP4wxnNvQDzYnll5GR+9I/J6ejOy
zIg2NVirkSZK8Rng4DTqZfuka3sxELNovqDC7a2JyoZkms8zaO+/hKq9aW2gsUKEnDf+dw+FEvTI
Ao09LbQoNQrmymSKVd78Skv9IAu+QCdX5+i7bHhDGK2EtOcrqOuy1pvjt2JR5uc8YZSUaUAYaS94
13EzrRWznoa9qEuNLLf/UBlTBhNheu+3bPMW/C9wPPz3PMEOfuMez76zOWaHl0uzjXl9uyWC8KdY
nEdhpL2ZQ/LnsChV67ezvrOneM+vCoiBdEC+/AAGfEEnOpS7moh0lhM/BWZRmyNZEXWAOsT+VH3d
/zFyDLr6wk6OHQ/737JwRjlPEhPlO5GNHzj7E0hREYKPGchzTnM2tq2viP/8tBxFoPKtCCquhpcG
VEnApRVcvUHt4SK2kecxrWVgxvev+UXkWnv19xdzFYsc/ywoGI2O0JX6UFpY6lEKdWOZdJqiMFO5
vTPGJvENXcSRK+cRwApFwXdc3RdUIm/20wb4dpCfwNJd5V9pofZS4bP9pUxtiz/lal+L50ZHEg2o
UrcSSLxYjDnLYMljQvaz5sUvRfxggwE6isv4CvITc2hECLGitvQaiDRVIUhzxanqx2LpbGSPSHSC
nnY97FlduVrzJPlmYNsW6UVVBA9fJwXrHQvRq7vrqzjY0XqNwGx32eEVWpKyb6stEjXEnN0asN/j
s9rdTXSqV+apCO2dUd2VcCXUSWaLBOT1IAPybT9eyakbXBB8IqrEJErXdVUQmwoe9ImrQrLxc+nc
ULvOLwiEcqFU/WKTptz5g/Zex1p8P+8KhnyNZyMkxRh9AuyXMyQDH52DyrHAlATn0dsAja6Vx8ey
wGHlyEW3MKsV/vRke+yhFFgoYbviGB+jifrUiof4xIGDzankiwIrVF6/FuZmeno9kVSl1hxPC/De
jpLtBI7SnZsKnG2nBLRRmoEmy1WXwCzkFT0iqS+Txj9U/KEBZ1DFi3NfHf+VLtlE6NTYbF6VVXQL
/43oO8f72ArkyIt1h/IofM+lPm+eQ8et1g4cIchsVHqzWODAd6I+K7sLBHqNA1GTyob5wGs++YyT
4A97nJmn+Pvqe+X3EAdif5Jm6KDCY36ZfwBFGUsjJCe0sjUuBx2bPu52R1WcGhUulMCeMFHtOU04
gDm2vjXe4/3O86n2RCvJfuZsvCJ5F43GRe7ZXYYwSEDf0b/j/W9q1EdXNIk/CBx4fd+lpHXuG+SB
ELSEon/V6RumBMCS8PoksL1V31eX/qAhT0ut5QiC1DlLEZwnUhYfR0cYzT4F0y9Z6xcMR+IYyuS3
lBvGhjXSYCPwjqPGnEYUsgfCKt4SDM24xUiH17QY1VfviPeS0rd7a6unb/CQPJcf9mThfSNL5JQR
U7wVGaMK+s/m5VKaSxvyNQJLe/YwWMxxz4FWdFdgRnHOM4e9yZWTEAe6e/ge8X1oEjnXbw7iY9Kn
fHiiK8SsMiwK6y585KtFPHuIGQ2DJzqFyfBDdpt1by2mUqTsVH1KWKhgMKWNfJye0DBTjz4u2ZAn
KFQjl46VkVHpVZzS2hcqoGH2HPK6foG8o/JyfTNyXN8XaR1sB9DDH23x9RA5e9q/HrM5z+2mIviy
iIx/HX5pXloCPg6xvwg18u4ZybGqQgKb4LdCibq5uWZPDiGEwojGMGCmGDmDg2ooe5AKi15qnXSP
afmbwu2QRPzsffFjqpZ8HcJ+JQXfM0Ex3mzBhkPgVm9RmuCUm8yTwd98RzcN5NgxCfZVY7gPfg6R
ZzWtocMCBdZZFBTUANytiZ7prd8oTpJKl3hPIESBTBxrpQCFK+HfHxpr96SXhowJ9BUnkZrYCVhk
5sMkSKNuXGertZUUcVdIxb8EIsSMthGDY95Hvthki/ihhUo7Ynot87G2cwhPVYjjpXblaW9X55/v
kRc8kENP4q968ZVu67QaYMnnFukfX7D4RfuVaITiKg1xFCMee4j0+KFDzKVdInVYgt1FNvS4UKaA
7D8kSCJGbzGWF+2bzes7TAHitAx8Q1XPCFxonrD7EUC2QsJkivhwFcE1JF2126W89fh7jpcWAN+g
t/0f758uOQYr6AP4CDuJ6X7l3/0b7juB9NRXMwWdZYwz08td+gzlVMm+4qvq7FPwBh93r3CFMYvv
/A6fkBJpDHbWNlzgeZr5KRx783beRa7yyYrpz2ksNtt+EGXFiCTIFuJhw7OQsXxHa418r5eGBLKc
8tzTVWTmAWY87MafHo8b8H/2D+uhHU74eLoP/OeVF5w4DGYor+SqxMfVfX1vcctIxGF0Qz9rPNgF
zss4k3UHtpNapAjghqwLUEJESZQM4pI7/t4DQKdKgCKHFRkpJW5UMxwpyV9cDI5rZGRZYdo6hOdg
pBI+WYf5Zh0vlSw5Pi5e6hCP+yOi/DalW1UUmw9s6NNAhtdAQeF5Wh0mEs4pkzHFJtHZH83c7oNB
warCcEaowrQ/oN2hfbXv7JV0xEQPY2WUtUu95JCPEzkWlCdPb6bJ71nf2xnJQ1jj9gsBc6FvSkii
KDKVvnzLpi5+c8TjlLxlO85mCqccJvP0XxHMXtC9W1/5vTzMV28Mgb7Gl551GGXNGdvqhZbDUkj1
0JsPCeq76owknvLi/dGjPhTd4xDkOLMiPedKEF/c6TDcX43d2judLtiEKlVqmjrnTmV+Bnd+3aKy
+1CVrzg3uC2U8gyZlOMrH79vQ4wR2d8+qN0SWXpGI9FVFnnvLCmYGGO+qlGzZtyWIGgw5woo/SLC
JoB/PK3+ah35bJ7j97jnbVR47sA8lcpKx85bjsAEweS4JvG0jWBK9IpJ4r91JIvYTNn6ESCAWWpf
r+5D6J1RtCqjlAmyojd4yQTCUGBI8APw8sSstvk1P4slgJmOTeyb1Y8diZvw+SFu7u1D5GDBFJnH
omphQH2KUkNI0vW7MzoE/WKoPkEN3lr2gaDDbNa89wCGeEWkXFAUINsJSFWmLmTsCEzDnWLRV9L/
Ku5QZoeDD6+mhz2J1z/gOVp0I8etPoOp7/7sh1BzUVz54aJt8VBmah3QsrsNJNdo9a7C6Xr6n5rN
xuLKRQFhCBcb/pH/nZ/5foHqHaoSyahX8t0ooi8/boWVmFLeXMI3czlaLBQ1BdWw17K7gykcOtXD
xgXTM1Qx05AUcxwoJYE/VW7B/cqMg5BobN7W1RqWD2y3Iyj7lALfZiIj5XPWcW+nmX1526OwVvdc
OhiUda3tYsvIjPsm94dg90j1M0SLAN0CfYn4OnsL0ZaePpMSGOSBDy2LgptyQthdU0yBhAhaylCz
iOkZYfhFrHF4hHMSPo3FW0NiYnMtKXgZd/DtcQeBe7gUiz219yBZTYO+Xk634gNoi4l5S2Twgnt/
w/shHMu0A+ImxvSvLtunFExZigvYA7d0zzDC2cEWXPAtyBGj1c5FjHrtrpVK8O0k1isRl6y/Qqzf
ZTo0CMNnOYr41CFL68xibRDgU9VXzwPCB94Bid86qNPK1bYnlVMbWaMqKG42NBXdInFC2PWBPnD9
3Bc0UOWE/jLUjfP6bDGzE1AIlTgD4+MYZg/MQ7uHJ9BjJr6pN/Ld6qnmdyl8vqFGdClzaG7oUDYr
cgULk4m58E49QCNO2BD7T1/ZfISt9RMinoIHD0C0WStvnwpCds1Mo2LC2KExMc+pYbkVZ9KGxYEI
d9qtMyr6iDjPIAw0CxTTEUbVopjIbELXys0ryOKznBiirFGCcYBPKBrVQECQ97wtd6GFFGZePFT4
/cJW8acofntrtksw3KoZIHODLUFxXqwkdRjCbGVfZSRfG+Du2C/g4tTr2bxeY2uD+Lk8PsKyiWAe
rYGgDRW1+/xLk2ZhUl1RaN/0/MUoNoI0Nzuo9fe7Yiczsd12m7VfxTZt8aCHQKvpaY/SVmUME4T7
4yIm74CCyRd9Spz38XutBhggHDqDqM4FRV3lnLkAynuIlBzU5sKAbL8Zx5x20i7COArA30dtzrdt
R/BvPUd3xz43YqOlpfX4ZGnNU60CZO8CHYL5RQJj4QPuTZW+9uSFO8gEEtrQjUkMZIpA3bgWpHYu
BW6suv4JEn8Jbei5pjq1tFygfwqxaQoHZbu2f4Kx2KWyBFrWW8b0BcgM6xbEnhHvvzvGbi6byjpi
iSZ/c/4RoPh0NZlDS2TNk73Mi3bxdXIQmL9ESzOmOhtyQ0fa7ZQDq4fF9P8dkUAdz5+LMzc1q4XW
muVlaP1rBFLe+BlhWDVL7zQX4QjzQ+z8V5Uj2aYD8+Di4Q1/GaXWkiJbqXqW1jQ6RVxQ78GweDAo
Lg1WhGP9sYt+yJL6PiVzQRGSW0Rlo4XN79K5evX0tWQMZ056RYqvl7R1+iU4btwkxUnM/p8Au6ZK
Ddph+VnLZtBhmWpFvovLVQGb/VWFSIJbNlWa42rc+IaA1dP9bA4x8D7Q1HN5XnaJoiBy0p1JGIdl
7fUkcOBPJRdXJdOtow2Ma1OAl4Tqbm1wJFgAv6dbnCsSR2FSB7+7aajkcYTqtcNcPx5yBAmtzu4t
5qquOA2gWGJ9k+PPpaKey2Fjh69v0uQ2/Hmo8t//Y4b8bHxFNS840KAXzP2Gh6V8KtZPiYq3bN/y
VJYMBVrQOH9SU4m2XzuZYorKF+DdA3PUzkwplOSE4gsxCrgB2LApedyq5gqjZcrGjKTMVtW6/FC9
c2E8BDVS/uycIF7k07aADCjHyE6IfpvO9LpDIc5HM+GKM6xSas1RT+k++/tbS5uApvS6Ac4ASOTT
ERQ6kvkVT7ewNnv7AaFvaX4iPzHaJZ0kH3rrr6QzTVSFM0XxzHErxupBVCcO4k6sgmPdiyBotpF8
ZmoIGa82bPTZDzPG6RvDPBvDRTRluuRX2rRUutd7XKO8wUJR9y6wE7X0gUJJibKGceWxsOSr+hPk
oQHlyT/dDkgk7JkO7Vb/v0Bno7Ag7ew7f/D/rX3HT4gC5canFKe8dd8Oyd0AdTzjYFDUHw+PoQHO
GEgKG7kDVxNWXw1g21zx/XHtofVf9/UpLnQFhJ8FgtBqyNBPpx1TxVq8ebmBq3AcQ03jB0eqFuwg
9OL0Ra0Xs41xE/u5eNl57XytLh+2AxpBpxag1KJudIiwAPYpGTH60T0rP83lCQQXTcPX30X0QXaR
VF362T1hZRTurNvIT2n4G3CNYSGSr8tYm0liVBTiEp+12dktYcDOrxURunqCLR/zlG/JG/oTSpkW
RzCBWf5pMSi79R1VRrdpECacZ9MiTy6K+4IOldzwDYyIa17XH8Fsr2SJr2YFRPdp4X/YlW2cNITz
vO0+Dj9Gu3CUzCEInq5HT49dVrXkGL5OHjbNSXOF0BxffawlmOkuHx870qxE2WBBxszHrjpn7KCn
8w4bA5H11eXpQbfNctoc8QLDdf2QpFK5iCodB0jsIEl/8fdxh00NA6pwGQCznRAt/Eo6MzQzsbqh
JSssrxLJb9d6vB7iVcLWEqe4QXE/olyU77Hct9p9w9bFndjdY770DmOxqT6qJ7atIDF49RxNyHt9
yjf//JyhVcOcw1CpBXT4iEdfOiMcnfAtq04ZRj0oUbKDezyhKuyCsCYM8eScdDP6BcUW7lLNb8mW
MSD/pF/E/nqeXV8N9Z5U1FwhMw5wDy0HfrQ6UofRcA7k4Bv/RWp7QmI+lqvjX3zV3o92ZCSidIjt
usNGy2SAduiGVVM35tchrnZRE5TasQKPk9fJRqBu04gA459IteowewpDXoKkoZNpTn2krxlS9oBi
n1UExt/fLn8Bi0f2EoWCVTj37FOuWTbGVtaHxZpZMRS4KOb9pZKi8XLUPc2imn6Ch9vrsXxt7s4C
OuF6aXJ9o2Fl76/XU3Z0rN/BKTn5F8zxb0sMV9/XWqC97oLPIJkLq8XCEw1VmSc9rh2d8cA7R9EC
b5gEYWfPJC6vlEM8F5jbrAL+YoHNYiDPfebrD3c9C4wF1lx2WlVbRw5S5MKOQ5/6+eUL+U8Yjgdi
KDkh9ZVsW2qTqspwQKK9VF2CziVMcXJ7i4UeRExdZY3PloGLTm44XNbZOpwDxB8J1lRK41IEyS76
XpAk8xAdDI7S2k1QtXgiZasDoMyWLkUdnY54N+FmQlVa0ko4Rhlto99SB9scEgxk0M6WD+TGKKFx
JLrSAfU56XRSk/TlYgXPwYhQDoTLyd0iMiXpTCtwoJsmtOFZPiIUqbu1ZhmTB3EeDYqIgscXPbkQ
QzqTL8DBwRewhJO1p+Iyv1Cpdcbp3iNZJK9yknv1p4avy+YEKsV4SvJ8X0om0ZBuii2644/nSrwg
w/MCbdfkzbzwqJmhkBcT2+Uqzw6KzQIyt3f1MH9+lQy1AruwBiRi7naWlRzgS630YSwhBYqxe71/
4g6vN7orj567lJ8e8Zdta9elT10BhaKnu0GGTvfVawSKMv2toMzZwV3HAtSCQQIMm3DhDf602v48
SSwO7WolRM9ZdUiNtx/1hIrFyE9zUs0S83yygkVMrlGo3OWxi4g9ANvcspNJgrEWJ7RkaQIJou0N
QUAvSK1umKZaMafovWv5YUNDASJShy/AjhECz5oZSH8xCsrSZYMAVuNJrpstBqzqW+0y0kZLlrpl
OFrWN3fAnML43FNdtCRMOUuokZtlxn6BX9JuI9yCQU8T0perRVDQivlW1Xf1zSpAKj0HNdXgfog5
Md7gUvINjqin+1gbOKJLpgbTR1ZfbAvPy0qtD0C2+LNn+IaUgBt7wxuVISo2ZEe33crPHFF5ea3D
4cPuThmdPBgY/uuF7La91MeRRd2pWiLcWNFV4oZ+lYrvICTTdNBUyi8cWiTw733pLyd63NMFXNnq
RLM71bDK/aK937pSQ47GU0pKdsw1qRmeCjsWoMWC8kP0YlmU5oQZrA4qGJoK9RY4ajpsWfhs9gIL
rh6jneY9aZaOi/K0gVevF6ibsF3EUNbkXrZVOsF9muaZozl77jHWIITI/XvhMmXW8tLf9NNQ6cL2
cEBvOSEJ0wJtuCw0IvhEVI8Ze3tGMaxHF7zo3srqgqfhgSLv600R85MIzSKONn8wnnk6McaeEDQh
aH0YzDAilNO1w45qkf7yYW5O297kh5jv3L2c3jNcj6kUEFyRhQKt9+MZ6hrW7g47iROQm3vOuUR9
2vxFjL6AWx4wXbDGDQnN6ufTxuXct70YfeAntyFiR5l1s5rQfGOR55LklRhJJzYqd8NVbJtb/xxD
CJDpiz7P4y6wXMEWs88IVpWD6WpvppJm1bQ/ceryWWwo0s1k+HhzD4GgXm1dP/k/9jgOR04TcWGW
/exmajG/gU7BOjt9YFq6PfwVnS9RXEnefVzqB557wwypVhqcYXavr4iup68f21B43lIStZyMYKYr
Pu839K9kfw90b9C6ApIfmXN6T60DNjhH7nTYNgS5vlGEMotW+DfyTd20XZEU4q9i8NgRBPoAlJxI
G89o+rnYUc5TgaFsiZGVwjTfP9Xviju/eraThXr+43/eOOVSI/KhBxLPNbekTEK3I3J8qtYo1DkD
piVKDweY4JUEIHF2fSbYn53jpALNvSvZ2NAzEB2q+j1PLhFfV2hTOkumo4dyzoDznXI+BMtpjxoK
FCCdZU100jXL76zQ4FaEiyt1dwvDIQEXtRSOvChvRgp391ajhoerD23pnvrCk06eNxDj1GhHtUJZ
+oQVjgJ5o6A8w41M/ixC48yoWKx9sBpPBgEPX4fNm/vICVZbl751jSAaLpWzGYkhkI0nYqlSVDv5
65/qkl6W876c98XPbugiz6teT/qSVyoMIFCaNYxCH+eJg2DpijpYkWH8nmdwmVBs2xe55pYemiA9
dLPTYuRNzUoBTjvC/xzFqc89T6UMgdRis9K+hTnk3waOjVhVeAVz7byVGAfL+1sBa3x+xeGUje+1
2RD5u5akLPrdB76f/9KxMmj0zzW7pqwR8U0WJ57JesqNvVz/tEUalpPZSGUCoJPDvAxtx6H+oZLq
n+uYSlBuKWnudGWDt78/axNZm82XqWDcUq/ksZm1ssrRn5mTit0UMaFkBfH0ffNMBmRfRgpiKgGi
YvNkriUAi2JqtG12+Mp9XoE5w6sVsvzl5FDsSArSiK7/PcBr0DADua608G9tolwtru2dWePUcNFg
3jRkey84pAAa+4goDAa7vRvLTpzDH/y6OvRBnpTQEuYrBraRzi6KXuJuZuVsGblxxDOS1HGp3gc2
O1B79Al+Y23NxXNyu/g1D/3S2iX9cS4nhUJ99NoBY+djrl7PrmmSkvGypiiUWegboFP+xnO+pkpR
aitMymu17OrFHtQCrGLtGshjqsxhUd0hQkgvjoItyIO8HQrBjegHqtjPgmxj7tTf3ACzOl6kr8YS
OJtIFtfvTmDc2tOdQR8ljSsNwnpLejO7FYEVm7uECQhtL4LzQgrBsMCawJtsWx4ixEGILzxLpfOf
9y/CaO0CPiI94qn5HOQac7TIqjfL6rpbPqZJ/RxoL+slJ8hUGyQVx16ud8ftuQErgNxzf0K6b+Tv
wYUuvqIj05oVxEknDakqjKUPUptD5/wsQyrtCNML3lpFxqpATQP7CFWNBDYwZaQAcjt7o5Ticl8b
G2+qdLJN6KNsI6rFuYQ6nGG3xBf1Wwj+IDS8a8KNQmNPrvrxNA8yKc1MuXmZK81z7E0FIXULgTho
tN7p9QU1SsAMGy6248v11pMX0D6EOlqj6nzr+IXTkXLlzEj7pV1Ij0Xbng/PLIL2R+ZrJqKS5Uta
9x8C8dPJ0ejq3A92FIKdpV+IuAjq44MTjYH3vYbOI7eYrXercsyLVUFqUc331D6nbxXyt6KRf4zk
Xyw4v8NzGZRTkw4yAUCdxJ8z8RCWOkx9n2+xRl4Z94QsZs8WOuntiLUC/XJIngpAGayVDHT7d0Pd
2ykkfkD3k8eucJgAJfRALD6hCUln9Qw0F2Mf25hXYp1Gr10zM7dmRmNOTdjhQDwPfUldvGUINJk6
2UGe13MXfOuN3ncB08g8ucqoSVaM3SxinLjQZOcuBSV8Mji8/jaVkxI2crd8YwNMgYC1RvCPDJyT
AH7VzxHKBYJs3tUk0WPUYJ7TU53y8+4gFXoWxzsu+jbQ1+jh0sZIL334WRLC7jvlrI+ahwe3gXg9
AG25nVUTp2l+m0Rr+tj4m4RlCDD2a5bm7xKqfmir6aWm6MqPV6B9AqmsZSlv3lPA+9n3p8ubR+uP
mLtWjggyFaXfOcWUnhs3mxc2iV1pL7ilrFgGgCfJgtQshoX9D7gmhfm3shHp2xJGM673Sp6E97Oq
STugg8VhZkIE1mZhzcVNe3f9E5xenVzRn5bKGTW3RES72eOCU5WljRgmSspamnMOT4ePlPaQSngT
zoBl1RDn8OJcDZm4Po9g8dHd5P0GWriC/fzcsMJueoNgVwR9XtatSE+RPY2Duf3LTBPlsHym0oLo
uic+hQyttjpKuhA9tiv5KHFBYNbNic0im6XTvGFuGBioobroQzvolhnJRNlKeAViMf7ANGQhrah3
XRqrsOMrDZbI5oVaXXrJSFWngE1EKrr99nzI8M/PJYQpqcppfoOqW6bghLZeB673Ix7Ef5iqOl+9
YJRzbhWxbzZj8AMl26QFGWyQLRQqEH0q4MYgb6lEcALoHfKxqmHNgzQpcyQpN3CN7ITbQMO0GQye
8ZG20Q9BYjWJTgBf+sguWqliRz4qIaRNGAbRU5Etfh728OnbEps1hddVSfBLIEfAX8fJk5YC5odF
Tp+TzsBcz2NMmI0BVhTRt12y8V48Qg7qX+XGULEQv4zGoiDy6qZ1cdQXQtEUSm9ewYNeTpymOfxl
ek5vIwa0yAl9yZQERwlugdTj8Ssr0S6Mvhx7Tv71PIsg746uFM1eqLIufOuauVycPLuK8oFfvO6B
3AOaEVP/b+/ItyWUGtfc1BdrFchk/2Kl3YcAH4ye8XsUcFKsPOG8LnC264uKm2d7HbgS2xP+3jNa
0KuI4PkvmSr5x2E8kBWKRmJ+/b5KV2w8mro940N1bGaUxx+TdCMDy51hJIrVj8fp9p4mrCfCLdhH
yei2QM/f5weG8RT48W+gLQbY61pD/Sfo9/nx/EQzy0fPNEC+Y109kRvSlfZnjKlZ2MmFYq5nyXV6
4SdHmsIudtt8Of/U3mnkX042ynWWXGibdlGwPw7Pyfnxu9bngaDRHlSjmf6iEFCUQob3RwT6fFSU
o3ydcPVHntX/HbRJBrNPYUGXBJoBJvxQ4zqew8vsQ8AE4hGt//K1vZulDytk5T+KAWRx1WfKO5Ho
Quu8tOug3v9svdBXqDAYXZboDNb7q16b/UkzT8DP1g4deQuhHp0JjhEfDMDRzOvB8NBHL9EZGGFc
dAXn2GIviBQx5gvIc/XXeTLdStUVjH56NCntVSVTNdCI3QC3xdwPYKKJKstG42hsFELrkKTzYdMS
FgDoBkylU1yvOiRiE7GFC56dsfA1J2AVZl3ufxzUkZkFZadKcvJ9Q4iLCK6DRv3D1d+go/zZTkhG
sLb2UMxiwsEUavE73KyQRtjcDMq92+Q2MeKzJ4lXkLBjr+R0BdEVnptCzDBcj5jHGKl2zENQpHCp
Ju546EDjf3vOoazVWwbJJKBk3mbpjwvakAcIORQ76Ft6J/iSLHNZkA615eIhIy9cMq8zU7qPaWKk
RJMn9twPlLZWKnRxxS99s9lioatOugOp1840+D1t8WsQw3oAknIui36NpOXa3F2NJAMl1GctoIeX
/TygM6CBydOQRAI8gp6xTlUFLpjU+I4GdbDrDfL68MlL5uxYzHqfcEZvq1quDZUubmM1jSi7338B
incyfz70fH6Kl5UgDR/8SLaWfRitOivbePErV1w2AHIQxAUPK1eqE3vy7hLLgc6YgR6J68NmeLyD
psyp2XWL9R2B0Fy/m2nZYWlV1TD58lXG+z7XMcyYz/+nSlN6jRdHYeocZ86QY2p4DfgOgnJuwSAD
ouT0l82gI0QiNz5YX26oDreT9HWkiuDX/AT+en51cLRLGfUV0WMUwFd4x82OPlbLBuMDMNsCj8Mx
fYjSJr9bTusbMnz8j87Hml2agTmQXBiED9X+2PxNMnF6Qx0q+2GxKAeGMT+TDAHEmgFcMSw4miar
JtmXdH3SaUk6FKUukXflLQobX/jnrd5amBG+900b3W2+Z9DO1UCNIm8jc1Ws8GQ3rW/liVViRW66
o5cPuaknFhodY4GvVXnfxGgTui1BSztHyWfmpEwV22jzr4Gt2dmCrNCFsD4oowvwum5YJuSQf/z+
IrqPoWIGBrjSY4HZTX34OF/d5YekgCX1chJ5MurFYrzbN9EOTjxYAT7XtL97LrJ/hDyy48EYbVfS
SW6ok+gOsIOqVhdSKdLMwPa9flFJj1GzfuEBwD2axTS9iPiaSFpejyejwOXTuibXLAAbaWeF5Wkb
35h9tSVI0LYf1s0rakYxy/hvFb5z6wEpqLlGOpYqxWvRKThKkHtaOjDW2FI94ZQQyB9Oh5a/A+YD
VP9t2zFaJQGsusDaiGJZaXfsWtTSvnsDsMAIxmiqMlCwa0QBBZdLVyNK5j6VAXivZSTtMbaGq+WN
f+3BRmHOu8gfLdZ7DnMsdH483PS96v9cyPH7e/UN8FoF7Y9DybDEYMif6nZiLXaBYJ/skWe7bV1G
xkj2AYPFn+Oendalih3wD0mJot+stxtHoH8IXZcqw797cmddWqZILIpssi0rD3U234+CGV5xWTe7
/sJGdT2ob/TRrixBOhxLThrux0U7r55gbrktLr02POctjDZqJDSlsQTXZE8mhP1VsskTEFiVVdzz
ffl96b+yUBi48lZ7sh0zklYYL5TKajVoHlColEx+6x8Se+vVhDv+DaO+4Aq4nI6Zfs1pB/5UVePE
XwSEya8x0+BFzNI3uYUxa1Gfz21Jz3SLQpc24DmNjVqTCaaXqSjSzDZGkQy32yxIqXoQbhC23z52
oZrDG+1gpshTA6LsA1qZlMKtk4XMyAyZLuTFugEyNbvHbaMkv1/r5q9i3asc37XRq+I5sw1QAE1t
Kkv0kb+NLfrw7tsPGIZgcCiURM9w8RtOFDyn0/p6wVT9x9RcEYdruDa5E0rzxFl1qdyCHXQOhrR6
EUmCntNPt0fSpdQrKUEUPy9LlQa4FhS9+cn6TQMTF6e2TgPNZ3lSmChOAOTDzdJEZXTInOXupShJ
S8tFDbY/ajzXzhvyZdCg8TPXN3loc2S616YvRoJmYAoS48KAOCovyNks5M5fhMTYygMwR1XxBTh+
fgSJX6EDM7PlsXf0Lou0hX3O4/HShbJn2OpCOM3StwDenyF9WNa6PpePAG08P936kljGKXUt8fBe
DovZ/l/0anBpK0nHuwmeHkfQtGGc7puUUjyBYuVZsZft8F6fOBPEneB3QMF5scd8+J9PW9zRHagJ
WLPZtbj4J97cFq9nbDZVh3oCwweY0FM1ahRkDXy1/ytO0Qs4F+VmGb7JZG4PZO8tpTP92aNSX6GP
JGWS0JaQCsHrtiD99GQYxiazm8JhPZPhvgkYJV/aMOcGAq+/A4GyVmZkvOcJezjczgb4yPjhKTOy
lfuCZ/Asd2eEofdjeNlmyqE5/n9M06ON9fIBb2jP+TXonRhbTSgpBVTu1Mfi6HebmylzOeRJXCIM
Hbxt2X88d6p5Yh2/3Hu/OSLuVE57G/bhzwEOHXq9kpvvMPv9WUC33o0X9+Xyzk8xDro1/Vy49Yt1
MYXLP7MNx1EuFrVOId2I3O/HbmgL5yOiybDQ/iDz95QQhKxNOtNYtOoHz59AWYRdNU9U6TMOX2Zc
rbcmojrXbhV/DXo43G7zPdB1GoKFD6YeQB6p6nRamkSY/I7/TCGT8llfP96AKb8zCdZTIUKgnJJl
CwIavCIx7KeuzPCgoYVuvnKRo7WxQMXg4+aH7jPZhNXxs6U1+9iaDeaaD/G59Expm2NjDFnLVYup
oIU/wjpGSpoW9KsGL3F3wN9yIaS7Ya8mfVn5O+534sHYXBiwnYVEzjWCDemDvQe4XTnn7HucDQSm
6petHR5vwB16uoiv9vrDDMImk9S3dm2cEp2/mExxhqBQHirsH6WFnHNALdyTqGsBuA0vEpRC4aif
ZFy9DfWWgJ00yuYfsA4wm232uh3WRZ7dyBGIll5D6ktAKTsCp9NStbpsz3sZCieYUhKZ+EtW3KDn
4mm85egfu4NBpnNsz7K6DRQAFcj3G2Alt3smBDOXrGYHnUmtSLPdv8y2jtf2n5jLsQETroq3oyoz
zMDVcXZtL8mKC1GL4Ho9DRuUZXrRdwu3MttRUC0fWqgVW3UbBIm9YJ7rFM5Q2CdyQ3J/GpqFFEYU
BHjr7G4aqvbVZQW6vdqpTEfnl8nK13ldqiteW/miArzIyBcn6+yBG6ctIGoyrkIbvks5e+SNETcv
SkTzyDM4iX7XD4xiQwOYY9wPzDStlVAdOxgX4sf2TIDycY8qXGgItHAspfplTL2Ej6i8XPzgw9bV
Ne2Tk7wsQ0+zlEqJ0j3l0sSwwzURx4RoxnnAQDCSwf09s0Ac3SKEJL+futKr0O1LGm172ZNVyLoC
uq14zGfv5dVLM5SccQVdLHCsxkSUyJxYZZlupVk+IH6HoHUj73ctwexrzrdALm92uOxs4VUMahwA
EdCMJS0FDfh7mk/F+tIExVRIhSW7PLxmQ0TyXYrVdGWBRX3mPQF5uZ3sQO9TwLk5NhdLg4+jddjS
7QcAJrU5/VXt2r9dXNy4PpuQ386YfuSCtrs4hYrUB+Jcb/dLqtXYussgab3tj642eeI6vCSaMygt
fPgoo8IXkBmLhGEUQwgl/nKnGiXXe1bqKuio9Vmhaa/D0EUpGnaEddpSsjvFlOExV0QieAraGp0b
RCwjoKj43gIPN9PCqDscZNWEPKbB59+mIDB4Wb5gjbrtXE1FEc8eBmeCGRuPRQBHaj5BquYzuJiB
sLEVWifmzynFsj0dsSj2Ew5fGs3+rdQZIt6MO9X31Kwf0DRq/ag87aD+tPFgPOm5SgYznjMmnhDp
3+2p+eJ3nCB9PVJJQ0WD7oRubyAXi/wogLOrHIAh9cev/pccvvAUWHkP3WdtfKzxSHUX8hVQMNMn
IapthkPvlaZk2H1mx04zGJ2kcTfhgTQnW41HvOys6Q+RLOb3J+YP7oMZRe2mhCahA6QHpnHbCzrz
NSGrUKO4Ndc9ThSzDV7parLZJkb/UyV0bp98DjYTJcCumb+r5GzPh8+nz3u7EKnXOphj23fsvx0H
A2OEixYI42aE2MfKKuf+XoyFe/JgajRR4nMTW1fzw9jRgFc22C2YIJgv83Lfyr5YgulpbpFlSWGR
tlTkvdjaWW3LA5K9bw+84Kb9v04TPP50XsmQT4Vd2MaLYb/bySRTl1W4rpddK+h6zFz6yuewxKm5
butaudjh2ThtcuDC/18oDfw1nBjvAP03DJSqzcE/d4RYkTHrrpAysXwef0F6oxcaMRbSFnOsC3TQ
D3nyQTjHa9bi0paZzJxWO0xILnjMs6UxrNOPzS8OylKkHjY1e3A0PPpiR5zAkfLWD3LsTkK49JMO
U6lJXSUm1NFmq6xNcK+SXsIWrpMV0ENMmHFC+zVAtw9ILE9G4GomPOfuKTtU1i3O7IoxmiTFp+uy
9ket5zyYlQlDqrTa4DJRH/wrBXigJnuOdKrl6Su9mqz5bb+mpCsJO52ElznfgCRQUUxBoSIHuF9v
KntHKLon92vjtnpCMz8ks70bCV1/9uZQngFxm0LfKuF2Y0tDnbekKD0NnWEI6JgHYYj1UghVDRdi
O4T7cdJlbKzgmBKAUjIYXYTwVRjlUWXfwUIkoad/KAE0lpSUPxPfLm9KAGi7mRusKOItPDW3/1jE
JAXhdrp5jsOsG11j4+9+pkD+MvZuW3Lg/+9taFgM0L6sSsiM6gbXC8M2EifPRAgMM6ulDpch40y0
y9QYq8feukRXGDdb3Bo1vKeJvkfkvR0xmLxKQ4NajWdyMksOxZE6BH1kdkh4hm3Gdjj3xakBfOws
9DJoCe35EsIue/UiEdhToKPLBxdaN6wK6gtq6kFgHi4MYXQLgsRFTYBmBKZ0cnEh4I7i8nnBwzvP
nYZtHBX9+2M6Qpm3YYEbTAoByX5i7Ee9sCsE6wo0N+ri595MW6ikYMq4fEiLBPJdTaPmmmR9mnj/
SNXYFQyc82Q5BMogQzedWSWTpvj/P9HYxqf/njx4poB7v9opatwsEasfl4LLl36P3gfJVxYD3Qfa
SFzykY+vXkz7fH3MxiqPx89EGgRSIuMxi6cvxrAUaUVpoUf5UWHas0yFKv5h23uRqDvTWSoiaa2Q
q+rOXresq0eIiWsPCZQmgrgIRaRabj3Id9oNlJsbXEsR0c++x21XLPm1v5MGvf1XoL/RQlUvCJus
/wzwXiM/UYm58R8+lO6SJ6LPTCEKwlHsyUujvPW8c15pAwH6k9UgYOAr0acxVLX6bIDLry5B6vqM
OamxhBier9VgWt/Q5W9FUzFUH5QKY+GtorVGRYG+z3b8HvOO4FMTPIWFrWwpAcpOIVb9Kj2AHq6Y
cJlp1zsoUqj6NaC5lGMLa2zODlL9aAskYKKXNYpHPe2gvODPEDDitJY2Fc9y7ZYDeBMKuA29LBwN
Tdh3WRQjdKXlBbA0LWH5aT37Vfnuf5Wxz4cy+lbvGnTI7hqY4j7SAu0QWCUbsWamuxN7VBur6MS1
EXug/bOZphfV9TrvgZzo2HFA9QnuqsPWYjURQUlpkbetfvLKrm3Buk/xU4OVCx3+M9OadpBFGKAo
HIYxDU9l/b0FZdVkAdnBek0XFC5lY0Wn45oD0Luhv/7D45WczV528CYrpqs3zAAxal25fZbwG7gh
XYDKMxhGCF3+OIaSslJro63mrzrknhJXOS49zv82QmVDTTU5DtBrzb0pLras7W1w+hjOBhwYDtYz
lfyU2PWhrcIpb5dAImkGsSGUFgZeAAlvYPBeAFbNGsT9yoX80aw+ZaPeQ8ceBI3Czx+C40Svp5GP
Pn0L73epQFT7Pi6llPYaZ2iv4qgZqIEb7fvp73KDIwiMlJB6l52goZUxJ9EAxzkST+LRndMstgkh
cavTZ8lh7AtTPIsIyyFueFTyA3zAnhTBhHuzCSt1TzHBzpc7YpB8584S3iUYRQkQ4YoOjwI62ft1
DjFN1dWghGJagIdgNI/ql+BzmQ5vslRTkEvpSupC7e4QJ68eaKQigXNO/9WtIBu3MUWFPNabJogG
AVPe0lpQMPBrUDReE89LOXWOjA4GqYVLPSwEJnkA6SinUWg/0Z486pthmhIcXGtNQm7Stp1xj63N
sc4LvAk95xLWaWRgQdh2ftnMFowYotTWBmI+33rH6lY5qhutu4v82OTmE+p1pMDy7jfGVZLfdQWk
rh1wHq8Zw4l9R1ai0HEi5kqs9rS+83sDqovWOsYGOVPgKvNBY1K/iNbYmqDhqUNG2OA59WN7RB7Y
NdnyD6Y4xBrvWEAntoEj0sipWED5seUz/M/OCfhJPmwSSV/8bpYpAXKiXt3HhjlmvJPc3WY4yObZ
FBT6BrfOeU/Puyq/vI8Gn3BEy+SXMKal3d0suN2aXIJWvNsm3bTl5XK5YUu6ZJHvHNWjuQYLlRzO
zYj2DkkDr5WqIZzbf3RSTVI28YCayT/A7dLc5D+F0S1KOq0ls7DZ19a0WMmkb5O/TMRxsHIsGBvj
ofaIQzJ+8SsZ7w54nJw6rcOeIVQ9lCTeRQpWvA9urAelolJ9fJu2pxDTwNFtUOK8s8BH9BvagZL7
/wRfHyvi4fsVT3oXd5dZejhI1QLd1REQvyfdcNrSskvdD4YffncH90of8+9ycU8XvJkCQ59Wnn9N
zdd/mvSatxSnZekYue4mq1uUreh07FBl8CeELnxhpx/KKzxDYz7zWAAN38NpL2B1c2LhMQmDReQT
d9C/1p7GpasRTAuqTJnzzZCELbm0a/8rAVMf/rrhZsyNSnropuGlk9BSJl5lRoy6vtwJJFYIz2pO
0Q9MgLUBC0vZ/wSj8eHj7Lu+WfjqnwB9UCKJK6PJx9glsDaqp6l8qIA5707IGmbMgTi3wZxdLo0J
M9Pt7+OD0Xkxd5qOZGJwMuAy49lBJf7TdrdNgSE7z2qmhPTBeEtnaPWqTEwU+fd+5e0R/7LSnm/z
580G0tEG7tKk8UN3ZToso3G5qSHGxknWwZmU1f6+gZdYP3NYWpGijYqLsW9/r5f87ra3bedkwaBJ
qzsUWtxR2SG+j0jwHn7tQnJuPUWahMXDw67ebyzhCMlPuQtpV7ULSWZGsv54epytI6yuJdwW7xWB
qTJMP5MdHDTwhWu7gGFbzZjYcwjuY4r1US/kuxr3L5OcLgtzRWXpp8nLi9hDS4KnVWvD0s36XpTR
XdftaamudQddKw8AMvQ1p5VuiW1t+7EZTmufvuf2xszEb+zbhw04UgTFzQgX/YuFU/XPRtJM4txf
bZuRchZ8G/zX2oKuLW6Sm0F8ACMAcEpm+JxURtMCJokpbJne0vkx8pyW1qXelsBVAfvJd6FtKkI1
8b2PvRMB/0X/2r0DvolJmPyerizn3jKpVUXNGALeV3EJMoQGwyrrg1EPDqg8mi9mC+llW3Cy7t2K
bxi4UhO6W8pbIw8d5pxkrSx/MC8Wi12nEoW4YZghGBGMbQYOy4PZYSLaYyh0l4+HaF7I+7eSoG/4
tM7KWthS+iY1aKas7ur5fiNzCBi/ZciEP3N96vrprbRQkgMHh1/me9SakhTUrXzFh/wQ1uihtesA
ENaUiFUECiARRWx+NytBD+urLlJ4d7P0p0OttvvfhLGdnDttrBSdl/UXjkEDLPYCBe287t9X9oKH
NujrDGu6fODltAZVxYk5yWWEeE4YVhgO0xXIbWYS6ZScE+CIuW6K/SU2oElTX0pbws5iVBndo18x
oL78tED3afui1psxo00s3jVqnNlAA4Kt3U4lCkTvjRH2cc3dM7XZj51DAWbeL3xPlVk8coG4wDc9
l5eNHvhuzAhORAxgVsyBgYWzLKnzICzD34ceRU+kt3u03jBXI6oH+/V7hPRnJDdQxCl25cpcs0Si
JFC5eCKd0wUuB+5KnjDgKCheYSkKLKj4WjqByAoVIuBy9t9gGR8iM0n3x5lO3pu6gtNfovgHad+x
xZfFe9WzNlPruK0gEseQvujl4a2GKYSrXluOv74rN6UIerDtoSwQ54VTOCG6X74IcinI6aGbMuCP
SRgL8DV1cD1u5q+bGUEcB1Y0KdFKzoBawBl3Cs6KV/jyA8P9Aitwc6Rz9eXaM1/txxCNA9Hm+I/L
gFH3jXte05pNBkmfAQFCjj9s1lFyxaqCH0gRBi1/apO3GAmRSptvpZPrVbyJrSF4BF/hwHKQVHMq
2IXbjgfdsgV8PzRBiAG5PwiCa/rtLl21k4RAQJjuTiz+5+rZk72hMShe8omPey+COygQfpcsPmnW
H/xCJjf0e5KCUJ8cXWxzMWcb9OK+8E0+NVHGVnHYmqgqIeXn+aX47WAB+fprrnKJ3g/QlDgE+6vt
tiMdqWRwpPFdYMQGceYp0cqrBe4++fwIXMylu2fd34wKpVf3gw4Bj6gQXSHuiQTWmICKbteWN6k/
Nx9xuFc/jTO4oFLr/XN0ctkRePHmaTXjDg+ljchBd1vS24yZoKw+6oDF5Gbm+LYn2/BOpkyIdjkW
bYvUfKKdQcfqimcEk3KQQHruwY1RtVGeA3Hm6yhcJjh/ejvpDWW46k/uNWFm2vNECA1Kyabvja5E
YfeDQZ/bZo7Fvh0VrpzS0GRYZZPhW5vm/bw1ICfmNs3qnAB3NRBBF1s/V6v8nJxZ2c7kGro7zVuQ
pKUfvzvxGxkQqqfq92vN5pZAI3jYeeGovm43/2IF2yZZ1GrLFwABe8ghOQUaqqxmUCpuBDliCktJ
BK3IGEW0xCGV7H9w/rWUu+h8hcS+ueGEhxRmKvXEsJR1FT+y5RGqeFtZgTDh1VIijwoSvCkXZ2T1
pNgzJ4Jhy4C+MlJ3gFK4SkPuhj0sQELPXVAjE0FXDc847RuuT69SjoYdHdelW9xVNyOzZ0thTJTG
zgQRnMa42BxH42G9dvZPmLIPbEpylbjE9qbR9AgRQ4vtUI9zSJ9N1ZkEp1oX0/5P+qjuW8pBtwjy
WGNCEAj3A26SPYvU5MqdTsHnKvdzHAKv8gCWecyQWMgT6mjIKjZ1DwYQOLwHFPVVQYTZdVwuR3dG
TCi+1W+TLVWdf4tnY9rO7x9WSmkb2iiOORhUXhG65P22EN1miXepB3mMUFwaWVdKS60dY4j3uxJF
zPmtc33oEAm5hbEKQV9GhJl+X+iiVYiqfSZp/1qOD2PjnPPFKCET7CUFsd3qHCiybS7h5GDWukPh
4qSFNQx3o64u78DctmgBoYVJk/jua+YAcfp8QvxN2FU2cZjhgmYKiDsdHE7L+P6MrFkuhm821bhF
lo9NazX5eSYs/gyvaukjdxanqs0bkvOWEoLT09/u/zwK0zSjTBtCP9AwAiiZXOeEodjwUse3Wey1
zcoCh2ImEy3PZeLRtSjI9OOv4UC/JrAnwraFxgKWJ/Ew4+v4DiXRtzr9gwKWnsyOAxMFQhlGosod
TBDGg7u94sjdzBPDmqjWXsjpRA//jd10DqziVcRV9wHjEXXkMAgo5y8/pwfiPwMIRh48GD/QuOBS
FDXIm9GaaouWP2g+pfqtwskY7g/WpedmI+o4FyFSUy1mBHnOvBY0PC3nf7tde0qfc6KHFDz7DN6v
Bb1K/1w4ECvfOsXkzYmfQBAnY2S0Fa1VUK/qUEra+tcMuuRfm9jrODjVfP9+iuln13D7yopqPEwH
td2foh1j2G2PAyKsmWNxVg7eFnDWuOZP3PWbglKCx7Ozogw6ikx6SINVQofvH00M2ndj0/snzmOj
BNAJvzsnwKmpLWP2VbjwU+DOj/iPw+oed28lPsU3Ah83cTWY4+sHNbdLxoldep2N/gBGqYZRXf2a
NioNJwe+AmGmai7ppEVTFhW1HtwvTwTFO24XMSG/B43tB2Gz7RZb/zSOcfWQlXe5IpFtSPj7eFTw
T1v4hL153lFyRxWYIGrpCBTiZfmrlP+ZMeDP2ejH9dRyOjRR1IHfnh4ApfDQhXh+imfWqf5/gMSa
p9fne8qG4dj1hBEjuQwwZgqWsW1kYQYBOtzLX2eit4HVrdsjfgmTBPY4xci5VIMyAAUEAFXMZ300
9QSSY/rU2GwEhbBPBjExUnfm0SFOL9u7TwUwhcuaicBse66FHA/n3842OHyCr12KL/8dFusKs6sz
7KGKN30vSs7lpEtwCMm2ZEwGECRajERj5Fl7YwQLMj1Uf5aZpMQXWr3wy/j8l/MxTioN2la0R/4n
wiLVKlfgTjZGbuUb6eBLpyVNVH9T62Bd4df/G4DlpvY86Lq4iJ2H8tIsWe3kgtbPP/kjiCda3BAR
80MznQIsL4iMECV2vrYtP4wn37tjsGUkQcXmIM+kD4SCZNfjMm62aqiQoEvn6BhdRQqmGuTtm4Ch
OfCly+6Uj9h3NG67IJJ0l4PGL5cKmkSx7fDEKlubLfI6yrVrQ2QvbfnjEP5MRyPvsuq117sUDzjP
A5yXNCHT0JXI/OFoeqwrUeOjhg3S/93NH1CbdPPupQX7I13uGWT2i6Ys+KB5lC2dIL1wE2RKQhYs
EHRvhD+ySivHFLB9jdNZ/8N3CFb9InuSKPxt++J8MgWtT1IHQw/88Cuk6c7IcucC67W6bjqa6oST
A8CGUpPDB+yK0q22agLP2r7pcV5cGgCWhjRHW/aPsRj0CPmnyOcFrI3EdBWcoTf0+0/hdnrJJCxL
0Si1OF8mk4K8ZRfzTTggrhW6MIO1R3PKYCJGgsnaufE8YlD/eBMM856/sP/NlIS7vKTLwStiFWGG
3OB/AldkLj6Ra9wiGjOKKVbl1y2VX9YVpjXsLv4NxKgVyFASxQU1CotNNvDWdd27MPxR0U0UnUhk
zvB5+6jy2e5EecXl9Y7c3SRLbWmxNVP8P3ckyjhxVWRDu385tk6QPEIb2qE=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sd_buffer_blk_mem_gen_0_0 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 3 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 3 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of sd_buffer_blk_mem_gen_0_0 : entity is "sd_buffer_blk_mem_gen_0_0,blk_mem_gen_v8_4_4,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of sd_buffer_blk_mem_gen_0_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of sd_buffer_blk_mem_gen_0_0 : entity is "blk_mem_gen_v8_4_4,Vivado 2020.2";
end sd_buffer_blk_mem_gen_0_0;

architecture STRUCTURE of sd_buffer_blk_mem_gen_0_0 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 32;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 32;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 8;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 1;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 1;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 1;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     10.7492 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 1;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 1;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 1;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "NONE";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "no_coe_file_loaded";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 0;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 2;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 2048;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 2048;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 32;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 32;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 1;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 1;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 1;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 4;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 4;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 2048;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 2048;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 32;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 32;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE BRAM_CTRL, READ_WRITE_MODE READ_WRITE, READ_LATENCY 1";
  attribute x_interface_info of clkb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB CLK";
  attribute x_interface_parameter of clkb : signal is "XIL_INTERFACENAME BRAM_PORTB, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE BRAM_CTRL, READ_WRITE_MODE READ_WRITE, READ_LATENCY 1";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of enb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB EN";
  attribute x_interface_info of rsta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA RST";
  attribute x_interface_info of rstb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB RST";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of addrb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB ADDR";
  attribute x_interface_info of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute x_interface_info of dinb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB DIN";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
  attribute x_interface_info of doutb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB DOUT";
  attribute x_interface_info of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
  attribute x_interface_info of web : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB WE";
begin
U0: entity work.sd_buffer_blk_mem_gen_0_0_blk_mem_gen_v8_4_4
     port map (
      addra(31 downto 13) => B"0000000000000000000",
      addra(12 downto 2) => addra(12 downto 2),
      addra(1 downto 0) => B"00",
      addrb(31 downto 13) => B"0000000000000000000",
      addrb(12 downto 2) => addrb(12 downto 2),
      addrb(1 downto 0) => B"00",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(31 downto 0) => dina(31 downto 0),
      dinb(31 downto 0) => dinb(31 downto 0),
      douta(31 downto 0) => douta(31 downto 0),
      doutb(31 downto 0) => doutb(31 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => enb,
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(31 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(31 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => rsta,
      rsta_busy => rsta_busy,
      rstb => rstb,
      rstb_busy => rstb_busy,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(31 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(31 downto 0),
      s_axi_rdata(31 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(31 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(3 downto 0) => B"0000",
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(3 downto 0) => wea(3 downto 0),
      web(3 downto 0) => web(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sd_buffer is
  port (
    S_AXI_0_araddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    S_AXI_0_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_0_arready : out STD_LOGIC;
    S_AXI_0_arvalid : in STD_LOGIC;
    S_AXI_0_awaddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    S_AXI_0_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_0_awready : out STD_LOGIC;
    S_AXI_0_awvalid : in STD_LOGIC;
    S_AXI_0_bready : in STD_LOGIC;
    S_AXI_0_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_0_bvalid : out STD_LOGIC;
    S_AXI_0_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_0_rready : in STD_LOGIC;
    S_AXI_0_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_0_rvalid : out STD_LOGIC;
    S_AXI_0_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_0_wready : out STD_LOGIC;
    S_AXI_0_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_0_wvalid : in STD_LOGIC;
    S_AXI_1_araddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    S_AXI_1_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_1_arready : out STD_LOGIC;
    S_AXI_1_arvalid : in STD_LOGIC;
    S_AXI_1_awaddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    S_AXI_1_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_1_awready : out STD_LOGIC;
    S_AXI_1_awvalid : in STD_LOGIC;
    S_AXI_1_bready : in STD_LOGIC;
    S_AXI_1_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_1_bvalid : out STD_LOGIC;
    S_AXI_1_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_1_rready : in STD_LOGIC;
    S_AXI_1_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_1_rvalid : out STD_LOGIC;
    S_AXI_1_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_1_wready : out STD_LOGIC;
    S_AXI_1_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_1_wvalid : in STD_LOGIC;
    clk_100MHz : in STD_LOGIC;
    reset_0 : in STD_LOGIC
  );
  attribute hw_handoff : string;
  attribute hw_handoff of sd_buffer : entity is "sd_buffer.hwdef";
end sd_buffer;

architecture STRUCTURE of sd_buffer is
  signal \<const0>\ : STD_LOGIC;
  signal \^s_axi_0_bresp\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^s_axi_0_rresp\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal axi_bram_ctrl_0_BRAM_PORTA_ADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal axi_bram_ctrl_0_BRAM_PORTA_CLK : STD_LOGIC;
  signal axi_bram_ctrl_0_BRAM_PORTA_DIN : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_bram_ctrl_0_BRAM_PORTA_DOUT : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_bram_ctrl_0_BRAM_PORTA_EN : STD_LOGIC;
  signal axi_bram_ctrl_0_BRAM_PORTA_RST : STD_LOGIC;
  signal axi_bram_ctrl_0_BRAM_PORTA_WE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_bram_ctrl_0_n_3 : STD_LOGIC;
  signal axi_bram_ctrl_0_n_39 : STD_LOGIC;
  signal axi_bram_ctrl_1_BRAM_PORTA_ADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal axi_bram_ctrl_1_BRAM_PORTA_CLK : STD_LOGIC;
  signal axi_bram_ctrl_1_BRAM_PORTA_DIN : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_bram_ctrl_1_BRAM_PORTA_DOUT : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_bram_ctrl_1_BRAM_PORTA_EN : STD_LOGIC;
  signal axi_bram_ctrl_1_BRAM_PORTA_RST : STD_LOGIC;
  signal axi_bram_ctrl_1_BRAM_PORTA_WE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_bram_ctrl_1_n_0 : STD_LOGIC;
  signal axi_bram_ctrl_1_n_1 : STD_LOGIC;
  signal axi_bram_ctrl_1_n_2 : STD_LOGIC;
  signal axi_bram_ctrl_1_n_3 : STD_LOGIC;
  signal axi_bram_ctrl_1_n_38 : STD_LOGIC;
  signal axi_bram_ctrl_1_n_39 : STD_LOGIC;
  signal axi_bram_ctrl_1_n_4 : STD_LOGIC;
  signal NLW_blk_mem_gen_0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_blk_mem_gen_0_rstb_busy_UNCONNECTED : STD_LOGIC;
  attribute IMPORTED_FROM : string;
  attribute IMPORTED_FROM of axi_bram_ctrl_0 : label is "c:/Users/Jim/Desktop/Code/Brainfuck/VHDL/BFISA/BFISA.gen/sources_1/bd/sd_buffer/ip/sd_buffer_axi_bram_ctrl_0_0/sd_buffer_axi_bram_ctrl_0_0.dcp";
  attribute IMPORTED_TYPE : string;
  attribute IMPORTED_TYPE of axi_bram_ctrl_0 : label is "CHECKPOINT";
  attribute IS_IMPORTED : boolean;
  attribute IS_IMPORTED of axi_bram_ctrl_0 : label is std.standard.true;
  attribute syn_black_box : string;
  attribute syn_black_box of axi_bram_ctrl_0 : label is "TRUE";
  attribute x_core_info : string;
  attribute x_core_info of axi_bram_ctrl_0 : label is "axi_bram_ctrl,Vivado 2020.2";
  attribute IMPORTED_FROM of axi_bram_ctrl_1 : label is "c:/Users/Jim/Desktop/Code/Brainfuck/VHDL/BFISA/BFISA.gen/sources_1/bd/sd_buffer/ip/sd_buffer_axi_bram_ctrl_0_1/sd_buffer_axi_bram_ctrl_0_1.dcp";
  attribute IMPORTED_TYPE of axi_bram_ctrl_1 : label is "CHECKPOINT";
  attribute IS_IMPORTED of axi_bram_ctrl_1 : label is std.standard.true;
  attribute syn_black_box of axi_bram_ctrl_1 : label is "TRUE";
  attribute x_core_info of axi_bram_ctrl_1 : label is "axi_bram_ctrl,Vivado 2020.2";
  attribute IMPORTED_FROM of blk_mem_gen_0 : label is "c:/Users/Jim/Desktop/Code/Brainfuck/VHDL/BFISA/BFISA.gen/sources_1/bd/sd_buffer/ip/sd_buffer_blk_mem_gen_0_0/sd_buffer_blk_mem_gen_0_0.dcp";
  attribute IMPORTED_TYPE of blk_mem_gen_0 : label is "CHECKPOINT";
  attribute IS_IMPORTED of blk_mem_gen_0 : label is std.standard.true;
  attribute syn_black_box of blk_mem_gen_0 : label is "TRUE";
  attribute x_core_info of blk_mem_gen_0 : label is "blk_mem_gen_v8_4_4,Vivado 2020.2";
  attribute x_interface_info : string;
  attribute x_interface_info of S_AXI_0_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_0 ARREADY";
  attribute x_interface_info of S_AXI_0_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_0 ARVALID";
  attribute x_interface_info of S_AXI_0_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_0 AWREADY";
  attribute x_interface_info of S_AXI_0_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_0 AWVALID";
  attribute x_interface_info of S_AXI_0_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_0 BREADY";
  attribute x_interface_info of S_AXI_0_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_0 BVALID";
  attribute x_interface_info of S_AXI_0_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_0 RREADY";
  attribute x_interface_info of S_AXI_0_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_0 RVALID";
  attribute x_interface_info of S_AXI_0_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_0 WREADY";
  attribute x_interface_info of S_AXI_0_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_0 WVALID";
  attribute x_interface_info of S_AXI_1_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_1 ARREADY";
  attribute x_interface_info of S_AXI_1_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_1 ARVALID";
  attribute x_interface_info of S_AXI_1_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_1 AWREADY";
  attribute x_interface_info of S_AXI_1_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_1 AWVALID";
  attribute x_interface_info of S_AXI_1_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_1 BREADY";
  attribute x_interface_info of S_AXI_1_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_1 BVALID";
  attribute x_interface_info of S_AXI_1_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_1 RREADY";
  attribute x_interface_info of S_AXI_1_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_1 RVALID";
  attribute x_interface_info of S_AXI_1_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_1 WREADY";
  attribute x_interface_info of S_AXI_1_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_1 WVALID";
  attribute x_interface_info of clk_100MHz : signal is "xilinx.com:signal:clock:1.0 CLK.CLK_100MHZ CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clk_100MHz : signal is "XIL_INTERFACENAME CLK.CLK_100MHZ, ASSOCIATED_BUSIF S_AXI_0:S_AXI_1, ASSOCIATED_RESET reset_0, CLK_DOMAIN sd_buffer_clk_100MHz, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.000";
  attribute x_interface_info of reset_0 : signal is "xilinx.com:signal:reset:1.0 RST.RESET_0 RST";
  attribute x_interface_parameter of reset_0 : signal is "XIL_INTERFACENAME RST.RESET_0, INSERT_VIP 0, POLARITY ACTIVE_LOW";
  attribute x_interface_info of S_AXI_0_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI_0 ARADDR";
  attribute x_interface_parameter of S_AXI_0_araddr : signal is "XIL_INTERFACENAME S_AXI_0, ADDR_WIDTH 13, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, CLK_DOMAIN sd_buffer_clk_100MHz, DATA_WIDTH 32, FREQ_HZ 100000000, HAS_BRESP 1, HAS_BURST 0, HAS_CACHE 0, HAS_LOCK 0, HAS_PROT 1, HAS_QOS 0, HAS_REGION 0, HAS_RRESP 1, HAS_WSTRB 1, ID_WIDTH 0, INSERT_VIP 0, MAX_BURST_LENGTH 1, NUM_READ_OUTSTANDING 2, NUM_READ_THREADS 1, NUM_WRITE_OUTSTANDING 2, NUM_WRITE_THREADS 1, PHASE 0.000, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, RUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, SUPPORTS_NARROW_BURST 0, WUSER_BITS_PER_BYTE 0, WUSER_WIDTH 0";
  attribute x_interface_info of S_AXI_0_arprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI_0 ARPROT";
  attribute x_interface_info of S_AXI_0_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI_0 AWADDR";
  attribute x_interface_info of S_AXI_0_awprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI_0 AWPROT";
  attribute x_interface_info of S_AXI_0_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI_0 BRESP";
  attribute x_interface_info of S_AXI_0_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI_0 RDATA";
  attribute x_interface_info of S_AXI_0_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI_0 RRESP";
  attribute x_interface_info of S_AXI_0_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI_0 WDATA";
  attribute x_interface_info of S_AXI_0_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI_0 WSTRB";
  attribute x_interface_info of S_AXI_1_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI_1 ARADDR";
  attribute x_interface_parameter of S_AXI_1_araddr : signal is "XIL_INTERFACENAME S_AXI_1, ADDR_WIDTH 13, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, CLK_DOMAIN sd_buffer_clk_100MHz, DATA_WIDTH 32, FREQ_HZ 100000000, HAS_BRESP 1, HAS_BURST 0, HAS_CACHE 0, HAS_LOCK 0, HAS_PROT 1, HAS_QOS 0, HAS_REGION 0, HAS_RRESP 1, HAS_WSTRB 1, ID_WIDTH 0, INSERT_VIP 0, MAX_BURST_LENGTH 1, NUM_READ_OUTSTANDING 2, NUM_READ_THREADS 1, NUM_WRITE_OUTSTANDING 2, NUM_WRITE_THREADS 1, PHASE 0.000, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, RUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, SUPPORTS_NARROW_BURST 0, WUSER_BITS_PER_BYTE 0, WUSER_WIDTH 0";
  attribute x_interface_info of S_AXI_1_arprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI_1 ARPROT";
  attribute x_interface_info of S_AXI_1_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI_1 AWADDR";
  attribute x_interface_info of S_AXI_1_awprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI_1 AWPROT";
  attribute x_interface_info of S_AXI_1_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI_1 BRESP";
  attribute x_interface_info of S_AXI_1_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI_1 RDATA";
  attribute x_interface_info of S_AXI_1_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI_1 RRESP";
  attribute x_interface_info of S_AXI_1_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI_1 WDATA";
  attribute x_interface_info of S_AXI_1_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI_1 WSTRB";
begin
  S_AXI_0_bresp(1) <= \^s_axi_0_bresp\(1);
  S_AXI_0_bresp(0) <= \<const0>\;
  S_AXI_0_rresp(1) <= \^s_axi_0_rresp\(1);
  S_AXI_0_rresp(0) <= \<const0>\;
  S_AXI_1_awready <= \<const0>\;
  S_AXI_1_bresp(1) <= \<const0>\;
  S_AXI_1_bresp(0) <= \<const0>\;
  S_AXI_1_bvalid <= \<const0>\;
  S_AXI_1_rresp(1) <= \<const0>\;
  S_AXI_1_rresp(0) <= \<const0>\;
  S_AXI_1_wready <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
axi_bram_ctrl_0: entity work.sd_buffer_axi_bram_ctrl_0_0
     port map (
      bram_addr_a(12 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_ADDR(12 downto 0),
      bram_clk_a => axi_bram_ctrl_0_BRAM_PORTA_CLK,
      bram_en_a => axi_bram_ctrl_0_BRAM_PORTA_EN,
      bram_rddata_a(31 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_DOUT(31 downto 0),
      bram_rst_a => axi_bram_ctrl_0_BRAM_PORTA_RST,
      bram_we_a(3 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_WE(3 downto 0),
      bram_wrdata_a(31 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_DIN(31 downto 0),
      s_axi_aclk => clk_100MHz,
      s_axi_araddr(12 downto 2) => S_AXI_0_awaddr(12 downto 2),
      s_axi_araddr(1 downto 0) => B"00",
      s_axi_aresetn => reset_0,
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arready => S_AXI_0_arready,
      s_axi_arvalid => S_AXI_0_arvalid,
      s_axi_awaddr(12 downto 2) => S_AXI_0_awaddr(12 downto 2),
      s_axi_awaddr(1 downto 0) => B"00",
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awready => S_AXI_0_awready,
      s_axi_awvalid => S_AXI_0_awvalid,
      s_axi_bready => '1',
      s_axi_bresp(1) => \^s_axi_0_bresp\(1),
      s_axi_bresp(0) => axi_bram_ctrl_0_n_3,
      s_axi_bvalid => S_AXI_0_bvalid,
      s_axi_rdata(31 downto 0) => S_AXI_0_rdata(31 downto 0),
      s_axi_rready => '1',
      s_axi_rresp(1) => \^s_axi_0_rresp\(1),
      s_axi_rresp(0) => axi_bram_ctrl_0_n_39,
      s_axi_rvalid => S_AXI_0_rvalid,
      s_axi_wdata(31 downto 0) => S_AXI_0_wdata(31 downto 0),
      s_axi_wready => S_AXI_0_wready,
      s_axi_wstrb(3 downto 0) => B"1111",
      s_axi_wvalid => S_AXI_0_wvalid
    );
axi_bram_ctrl_1: entity work.sd_buffer_axi_bram_ctrl_0_1
     port map (
      bram_addr_a(12 downto 0) => axi_bram_ctrl_1_BRAM_PORTA_ADDR(12 downto 0),
      bram_clk_a => axi_bram_ctrl_1_BRAM_PORTA_CLK,
      bram_en_a => axi_bram_ctrl_1_BRAM_PORTA_EN,
      bram_rddata_a(31 downto 0) => axi_bram_ctrl_1_BRAM_PORTA_DOUT(31 downto 0),
      bram_rst_a => axi_bram_ctrl_1_BRAM_PORTA_RST,
      bram_we_a(3 downto 0) => axi_bram_ctrl_1_BRAM_PORTA_WE(3 downto 0),
      bram_wrdata_a(31 downto 0) => axi_bram_ctrl_1_BRAM_PORTA_DIN(31 downto 0),
      s_axi_aclk => clk_100MHz,
      s_axi_araddr(12 downto 1) => S_AXI_1_araddr(12 downto 1),
      s_axi_araddr(0) => '0',
      s_axi_aresetn => reset_0,
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arready => S_AXI_1_arready,
      s_axi_arvalid => S_AXI_1_arvalid,
      s_axi_awaddr(12 downto 0) => B"0000000000000",
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awready => axi_bram_ctrl_1_n_0,
      s_axi_awvalid => '0',
      s_axi_bready => '0',
      s_axi_bresp(1) => axi_bram_ctrl_1_n_2,
      s_axi_bresp(0) => axi_bram_ctrl_1_n_3,
      s_axi_bvalid => axi_bram_ctrl_1_n_4,
      s_axi_rdata(31 downto 0) => S_AXI_1_rdata(31 downto 0),
      s_axi_rready => S_AXI_1_rready,
      s_axi_rresp(1) => axi_bram_ctrl_1_n_38,
      s_axi_rresp(0) => axi_bram_ctrl_1_n_39,
      s_axi_rvalid => S_AXI_1_rvalid,
      s_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_wready => axi_bram_ctrl_1_n_1,
      s_axi_wstrb(3 downto 0) => B"0000",
      s_axi_wvalid => '0'
    );
blk_mem_gen_0: entity work.sd_buffer_blk_mem_gen_0_0
     port map (
      addra(31 downto 13) => B"0000000000000000000",
      addra(12 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_ADDR(12 downto 0),
      addrb(31 downto 13) => B"0000000000000000000",
      addrb(12 downto 0) => axi_bram_ctrl_1_BRAM_PORTA_ADDR(12 downto 0),
      clka => axi_bram_ctrl_0_BRAM_PORTA_CLK,
      clkb => axi_bram_ctrl_1_BRAM_PORTA_CLK,
      dina(31 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_DIN(31 downto 0),
      dinb(31 downto 0) => axi_bram_ctrl_1_BRAM_PORTA_DIN(31 downto 0),
      douta(31 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_DOUT(31 downto 0),
      doutb(31 downto 0) => axi_bram_ctrl_1_BRAM_PORTA_DOUT(31 downto 0),
      ena => axi_bram_ctrl_0_BRAM_PORTA_EN,
      enb => axi_bram_ctrl_1_BRAM_PORTA_EN,
      rsta => axi_bram_ctrl_0_BRAM_PORTA_RST,
      rsta_busy => NLW_blk_mem_gen_0_rsta_busy_UNCONNECTED,
      rstb => axi_bram_ctrl_1_BRAM_PORTA_RST,
      rstb_busy => NLW_blk_mem_gen_0_rstb_busy_UNCONNECTED,
      wea(3 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_WE(3 downto 0),
      web(3 downto 0) => axi_bram_ctrl_1_BRAM_PORTA_WE(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sd_axi_tester is
  port (
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    sd_ready : out STD_LOGIC;
    sd_err : out STD_LOGIC;
    start_btn : in STD_LOGIC;
    continue_btn : in STD_LOGIC;
    byte_disp : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sd_clk : out STD_LOGIC;
    sd_cmd : inout STD_LOGIC;
    sd_dat : inout STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of sd_axi_tester : entity is true;
end sd_axi_tester;

architecture STRUCTURE of sd_axi_tester is
  signal axi_ar_addr_tester : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal axi_ar_ready_sd : STD_LOGIC;
  signal axi_ar_ready_tester : STD_LOGIC;
  signal axi_ar_valid_sd : STD_LOGIC;
  signal axi_ar_valid_tester : STD_LOGIC;
  signal axi_aw_addr_sd : STD_LOGIC_VECTOR ( 12 downto 2 );
  signal axi_aw_ready_sd : STD_LOGIC;
  signal axi_aw_valid_sd : STD_LOGIC;
  signal axi_rd_data_sd : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_rd_data_tester : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_rd_ready_tester : STD_LOGIC;
  signal axi_rd_resp_sd : STD_LOGIC_VECTOR ( 1 to 1 );
  signal axi_rd_valid_sd : STD_LOGIC;
  signal axi_rd_valid_tester : STD_LOGIC;
  signal axi_wd_data_sd : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_wd_ready_sd : STD_LOGIC;
  signal axi_wd_valid_sd : STD_LOGIC;
  signal axi_wr_resp_sd : STD_LOGIC_VECTOR ( 1 to 1 );
  signal axi_wr_valid_sd : STD_LOGIC;
  signal byte_disp_OBUF : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal clk_IBUF : STD_LOGIC;
  signal clk_IBUF_BUFG : STD_LOGIC;
  signal cont_dbcr_n_1 : STD_LOGIC;
  signal continue_btn_IBUF : STD_LOGIC;
  signal pulse_reg : STD_LOGIC;
  signal pulse_reg_0 : STD_LOGIC;
  signal reset_0 : STD_LOGIC;
  signal rst_IBUF : STD_LOGIC;
  signal sd_axi_cont_n_3 : STD_LOGIC;
  signal sd_axi_cont_n_4 : STD_LOGIC;
  signal sd_clk_OBUF : STD_LOGIC;
  signal sd_clk_OBUF_BUFG : STD_LOGIC;
  signal sd_cmd_IBUF : STD_LOGIC;
  signal sd_cmd_OBUF : STD_LOGIC;
  signal sd_cmd_TRI : STD_LOGIC;
  signal sd_dat_IBUF : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sd_dat_OBUF : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sd_dat_TRI[0]\ : STD_LOGIC;
  signal sd_err_OBUF : STD_LOGIC;
  signal sd_ready_OBUF : STD_LOGIC;
  signal start_btn_IBUF : STD_LOGIC;
  signal strt_dbcr_n_1 : STD_LOGIC;
  signal strt_dbcr_n_2 : STD_LOGIC;
  signal strt_dbcr_n_3 : STD_LOGIC;
  signal strt_dbcr_n_4 : STD_LOGIC;
  signal test_sm_n_0 : STD_LOGIC;
  signal test_sm_n_3 : STD_LOGIC;
  signal test_sm_n_4 : STD_LOGIC;
  signal test_sm_n_5 : STD_LOGIC;
  signal NLW_sd_buffer_inst_S_AXI_1_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_sd_buffer_inst_S_AXI_1_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_sd_buffer_inst_S_AXI_1_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_sd_buffer_inst_S_AXI_0_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_sd_buffer_inst_S_AXI_0_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_sd_buffer_inst_S_AXI_1_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_sd_buffer_inst_S_AXI_1_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute hw_handoff : string;
  attribute hw_handoff of sd_buffer_inst : label is "sd_buffer.hwdef";
begin
\byte_disp_OBUF[0]_inst\: unisim.vcomponents.OBUF
     port map (
      I => byte_disp_OBUF(0),
      O => byte_disp(0)
    );
\byte_disp_OBUF[1]_inst\: unisim.vcomponents.OBUF
     port map (
      I => byte_disp_OBUF(1),
      O => byte_disp(1)
    );
\byte_disp_OBUF[2]_inst\: unisim.vcomponents.OBUF
     port map (
      I => byte_disp_OBUF(2),
      O => byte_disp(2)
    );
\byte_disp_OBUF[3]_inst\: unisim.vcomponents.OBUF
     port map (
      I => byte_disp_OBUF(3),
      O => byte_disp(3)
    );
\byte_disp_OBUF[4]_inst\: unisim.vcomponents.OBUF
     port map (
      I => byte_disp_OBUF(4),
      O => byte_disp(4)
    );
\byte_disp_OBUF[5]_inst\: unisim.vcomponents.OBUF
     port map (
      I => byte_disp_OBUF(5),
      O => byte_disp(5)
    );
\byte_disp_OBUF[6]_inst\: unisim.vcomponents.OBUF
     port map (
      I => byte_disp_OBUF(6),
      O => byte_disp(6)
    );
\byte_disp_OBUF[7]_inst\: unisim.vcomponents.OBUF
     port map (
      I => byte_disp_OBUF(7),
      O => byte_disp(7)
    );
clk_IBUF_BUFG_inst: unisim.vcomponents.BUFG
     port map (
      I => clk_IBUF,
      O => clk_IBUF_BUFG
    );
clk_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => clk,
      O => clk_IBUF
    );
cont_dbcr: entity work.debounce_pulse_gen
     port map (
      CLK => clk_IBUF_BUFG,
      D(0) => continue_btn_IBUF,
      pulse_reg => pulse_reg,
      result_reg => cont_dbcr_n_1,
      rst_IBUF => rst_IBUF
    );
continue_btn_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => continue_btn,
      O => continue_btn_IBUF
    );
rst_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => rst,
      O => rst_IBUF
    );
sd_axi_cont: entity work.sdc_controller_axi
     port map (
      CLK => clk_IBUF_BUFG,
      D(1) => sd_axi_cont_n_3,
      D(0) => sd_axi_cont_n_4,
      \FSM_onehot_state_reg[3]\ => test_sm_n_0,
      Q(1) => test_sm_n_3,
      Q(0) => test_sm_n_4,
      S_AXI_0_arready => axi_ar_ready_sd,
      S_AXI_0_arvalid => axi_ar_valid_sd,
      S_AXI_0_awready => axi_aw_ready_sd,
      S_AXI_0_awvalid => axi_aw_valid_sd,
      S_AXI_0_bresp(0) => axi_wr_resp_sd(1),
      S_AXI_0_bvalid => axi_wr_valid_sd,
      S_AXI_0_rresp(0) => axi_rd_resp_sd(1),
      S_AXI_0_rvalid => axi_rd_valid_sd,
      S_AXI_0_wready => axi_wd_ready_sd,
      S_AXI_0_wvalid => axi_wd_valid_sd,
      \data_out_reg[3]\(3 downto 0) => sd_dat_IBUF(3 downto 0),
      \next_state_reg[1]_i_1\ => strt_dbcr_n_4,
      \next_state_reg[4]_i_1\ => strt_dbcr_n_1,
      \o_axi_awaddr_reg[12]\(10 downto 0) => axi_aw_addr_sd(12 downto 2),
      \o_axi_wdata_reg[31]\(31 downto 0) => axi_wd_data_sd(31 downto 0),
      \o_wb_data_reg[31]\(31 downto 0) => axi_rd_data_sd(31 downto 0),
      pulse_reg => pulse_reg_0,
      rst_IBUF => rst_IBUF,
      sd_clk_OBUF => sd_clk_OBUF,
      sd_clk_OBUF_BUFG => sd_clk_OBUF_BUFG,
      sd_cmd_IBUF => sd_cmd_IBUF,
      sd_cmd_OBUF => sd_cmd_OBUF,
      sd_cmd_TRI => sd_cmd_TRI,
      \sd_dat_TRI[0]\ => \sd_dat_TRI[0]\,
      sd_dat_out_o(3 downto 0) => sd_dat_OBUF(3 downto 0),
      sd_err_OBUF => sd_err_OBUF,
      sd_ready_OBUF => sd_ready_OBUF
    );
sd_buffer_inst: entity work.sd_buffer
     port map (
      S_AXI_0_araddr(12 downto 0) => B"0000000000000",
      S_AXI_0_arprot(2 downto 0) => B"000",
      S_AXI_0_arready => axi_ar_ready_sd,
      S_AXI_0_arvalid => axi_ar_valid_sd,
      S_AXI_0_awaddr(12 downto 2) => axi_aw_addr_sd(12 downto 2),
      S_AXI_0_awaddr(1 downto 0) => B"00",
      S_AXI_0_awprot(2 downto 0) => B"000",
      S_AXI_0_awready => axi_aw_ready_sd,
      S_AXI_0_awvalid => axi_aw_valid_sd,
      S_AXI_0_bready => '1',
      S_AXI_0_bresp(1) => axi_wr_resp_sd(1),
      S_AXI_0_bresp(0) => NLW_sd_buffer_inst_S_AXI_0_bresp_UNCONNECTED(0),
      S_AXI_0_bvalid => axi_wr_valid_sd,
      S_AXI_0_rdata(31 downto 0) => axi_rd_data_sd(31 downto 0),
      S_AXI_0_rready => '1',
      S_AXI_0_rresp(1) => axi_rd_resp_sd(1),
      S_AXI_0_rresp(0) => NLW_sd_buffer_inst_S_AXI_0_rresp_UNCONNECTED(0),
      S_AXI_0_rvalid => axi_rd_valid_sd,
      S_AXI_0_wdata(31 downto 0) => axi_wd_data_sd(31 downto 0),
      S_AXI_0_wready => axi_wd_ready_sd,
      S_AXI_0_wstrb(3 downto 0) => B"1111",
      S_AXI_0_wvalid => axi_wd_valid_sd,
      S_AXI_1_araddr(12 downto 1) => axi_ar_addr_tester(12 downto 1),
      S_AXI_1_araddr(0) => '0',
      S_AXI_1_arprot(2 downto 0) => B"000",
      S_AXI_1_arready => axi_ar_ready_tester,
      S_AXI_1_arvalid => axi_ar_valid_tester,
      S_AXI_1_awaddr(12 downto 0) => B"0000000000000",
      S_AXI_1_awprot(2 downto 0) => B"000",
      S_AXI_1_awready => NLW_sd_buffer_inst_S_AXI_1_awready_UNCONNECTED,
      S_AXI_1_awvalid => '0',
      S_AXI_1_bready => '0',
      S_AXI_1_bresp(1 downto 0) => NLW_sd_buffer_inst_S_AXI_1_bresp_UNCONNECTED(1 downto 0),
      S_AXI_1_bvalid => NLW_sd_buffer_inst_S_AXI_1_bvalid_UNCONNECTED,
      S_AXI_1_rdata(31 downto 0) => axi_rd_data_tester(31 downto 0),
      S_AXI_1_rready => axi_rd_ready_tester,
      S_AXI_1_rresp(1 downto 0) => NLW_sd_buffer_inst_S_AXI_1_rresp_UNCONNECTED(1 downto 0),
      S_AXI_1_rvalid => axi_rd_valid_tester,
      S_AXI_1_wdata(31 downto 0) => B"00000000000000000000000000000000",
      S_AXI_1_wready => NLW_sd_buffer_inst_S_AXI_1_wready_UNCONNECTED,
      S_AXI_1_wstrb(3 downto 0) => B"0000",
      S_AXI_1_wvalid => '0',
      clk_100MHz => clk_IBUF_BUFG,
      reset_0 => reset_0
    );
sd_buffer_inst_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst_IBUF,
      O => reset_0
    );
sd_clk_OBUF_BUFG_inst: unisim.vcomponents.BUFG
     port map (
      I => sd_clk_OBUF,
      O => sd_clk_OBUF_BUFG
    );
sd_clk_OBUF_inst: unisim.vcomponents.OBUF
     port map (
      I => sd_clk_OBUF_BUFG,
      O => sd_clk
    );
sd_cmd_IOBUF_inst: unisim.vcomponents.IOBUF
     port map (
      I => sd_cmd_OBUF,
      IO => sd_cmd,
      O => sd_cmd_IBUF,
      T => sd_cmd_TRI
    );
\sd_dat_IOBUF[0]_inst\: unisim.vcomponents.IOBUF
     port map (
      I => sd_dat_OBUF(0),
      IO => sd_dat(0),
      O => sd_dat_IBUF(0),
      T => \sd_dat_TRI[0]\
    );
\sd_dat_IOBUF[1]_inst\: unisim.vcomponents.IOBUF
     port map (
      I => sd_dat_OBUF(1),
      IO => sd_dat(1),
      O => sd_dat_IBUF(1),
      T => \sd_dat_TRI[0]\
    );
\sd_dat_IOBUF[2]_inst\: unisim.vcomponents.IOBUF
     port map (
      I => sd_dat_OBUF(2),
      IO => sd_dat(2),
      O => sd_dat_IBUF(2),
      T => \sd_dat_TRI[0]\
    );
\sd_dat_IOBUF[3]_inst\: unisim.vcomponents.IOBUF
     port map (
      I => sd_dat_OBUF(3),
      IO => sd_dat(3),
      O => sd_dat_IBUF(3),
      T => \sd_dat_TRI[0]\
    );
sd_err_OBUF_inst: unisim.vcomponents.OBUF
     port map (
      I => sd_err_OBUF,
      O => sd_err
    );
sd_ready_OBUF_inst: unisim.vcomponents.OBUF
     port map (
      I => sd_ready_OBUF,
      O => sd_ready
    );
start_btn_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => start_btn,
      O => start_btn_IBUF
    );
strt_dbcr: entity work.debounce_pulse_gen_0
     port map (
      CLK => clk_IBUF_BUFG,
      D(1) => strt_dbcr_n_2,
      D(0) => strt_dbcr_n_3,
      Q(0) => test_sm_n_5,
      \flipflops_reg[0]\(0) => start_btn_IBUF,
      pulse_reg => pulse_reg_0,
      result_reg => strt_dbcr_n_1,
      result_reg_0 => strt_dbcr_n_4,
      rst_IBUF => rst_IBUF
    );
test_sm: entity work.sd_axi_tester_sm
     port map (
      CLK => clk_IBUF_BUFG,
      D(3) => sd_axi_cont_n_3,
      D(2) => sd_axi_cont_n_4,
      D(1) => strt_dbcr_n_2,
      D(0) => strt_dbcr_n_3,
      \FSM_onehot_state_reg[3]_0\ => test_sm_n_0,
      Q(4) => axi_rd_ready_tester,
      Q(3) => axi_ar_valid_tester,
      Q(2) => test_sm_n_3,
      Q(1) => test_sm_n_4,
      Q(0) => test_sm_n_5,
      S_AXI_1_arready => axi_ar_ready_tester,
      S_AXI_1_rvalid => axi_rd_valid_tester,
      byte_disp_OBUF(7 downto 0) => byte_disp_OBUF(7 downto 0),
      \curr_bram_addr_reg[12]_0\(11 downto 0) => axi_ar_addr_tester(12 downto 1),
      \curr_byte_reg[1]_0\ => cont_dbcr_n_1,
      pulse_reg => pulse_reg,
      rst_IBUF => rst_IBUF,
      \word_reg[31]_0\(31 downto 0) => axi_rd_data_tester(31 downto 0)
    );
end STRUCTURE;
