@IEEEtranBSTCTL{IEEEexample:BSTcontrol,
  CTLuse_forced_etal       = "yes",
  CTLmax_names_forced_etal = "1",
  CTLnames_show_etal       = "1" 
}

%@string {ASPLOS = "Proceedings of the International Conference on Architectural
%		Support for Programming Languages and Operation Systems (ASPLOS)"}
@string {ASPLOS = "ASPLOS"}


%@string {ISCA = "Proceedings of the International Symposium on Computer Architecture (ISCA)"}
@string {ISCA = "ISCA"}


%@string {MICRO = "Proceedings of the International Symposium on Microarchitecture (MICRO)"}
@string {MICRO = "MICRO"}

%@string {HPCA = "Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA)"}
@string {HPCA = "HPCA"}

%@string {ICCD = "Proceedings of the International Conference on Computer Design (ICCD)"}
@string {ICCD = "ICCD"}

%@string {PACT = "Proceedings of the International Conference on Parallel
%                   Architectures and Compilation Techniques (PACT)"}
@string {PACT = "PACT"}



@string {UTCS = "Department of Computer Sciences, The University of Texas at Austin"}
@string {UTECE = "Department of Electrical and Computer Engineering, The University of Texas at Austin"}

%@string {PPoPP = "Proceedings of the Symposium on Principles and Practice of Parallel Programming"}
@string {PPoPP = "PPoPP"}

%@string {OSDI = "USENIX Symposium on Operating Systems Design and Implementation (OSDI)"},
@string {OSDI = "OSDI"},

%@string {ISSCC = "Proceedings of the International Solid State Circuits Conference (ISSCC)"}
@string {ISSCC = "ISSCC"}


%@string {VLSI = "Proceedings of the International Symposia on VLSI Technology
%  and Circuits (VLSI)"}
@string {VLSI = "VLSI"}


%@string {ISPASS = "Proceedings of the International Symposium on Performance
%  Analysis of Systems and Software (ISPASS)"}
@string {ISPASS = "ISPASS"}


%@string {SOSP = "Proceedings of the ACM Symposium on Operating System Principles"}
@string {SOSP = "SOSP"}


%@string {JSSC = "IEEE Journal of Solid-State Circuits (JSSC)"}
@string {JSSC = "JSSC"}


%@string {SC = "Proceedings of the ACM/IEEE Conference on Supercomputing (SC)"}
@string {SC = "SC"}

%@string {SPAA = "Proceedings of the ACM Symposium on Parallel Algorithms and Architectures"}
@string {SPAA = "SPAA"}

@string {IEEETC = "IEEE Transactions on Computers"}

@string {ACMTC = "ACM Transactions on Computer Systems"}

@string {CACM = "Communications of the ACM"}

%@string {PLDI = "Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation"}
@string {PLDI = "PLDI"}

%@string {DAC = "Design Automation Conference"}
@string {DAC = "DAC"}

%@string {IEDM = "Proceedings of the International Electron Devices Meeting"}
@string {IEDM = "IEDM"}

%@string {FPGA = "Proceedings of the International Symposium on Field Programmable Gate Arrays (FPGA)"}
@string {FPGA = "FPGA"}

%@string {FPL = "Proceedings of the International Conference on Field Programmable Logic and Applications (FPL)"}
@string {FPL = "FPL"}


%@string {IPDPS = "Proceedings of the International Parallel and Distributed Processing Symposium"}
@string {IPDPS = "IPDPS"}

%@string {HPDC = "Proceedings of the International Symposium on High-Performance Parallel and Distributed Computing"}
@string {HPDC = "HPDC"}


%@string {OOPSLA = "Proceedings of the International Conference on Object Oriented Programming Systems Languages and Applications"}
@string {OOPSLA = "OOPSLA"}

%@string {VEE = "Proceedings of the Conference on Virtual Execution Environments"}
@string {VEE = "VEE"}

%@string {ICS = "Proceedings of the International Conference on Supercomputing (ICS)"}
@string {ICS = "ICS"}

%@string {NIPS = "Proceedings of the Conference on Neural Information Processing Systems (NeurIPS)"}
@string {NIPS = "NeurIPS"}


%@string {CVPR = "Proceedings of the Conference on Computer Vision and Pattern Recognition (CVPR)"}
@string {CVPR = "CVPR"}


%@string {MEMSYS = "Proceedings of the International Symposium on Memory System
%  (MEMSYS)"}
@string {MEMSYS = "MEMSYS"}

%@string {ICML = "Proceedings of the International Conference on Machine Learning
%  (ICML)"}
@string {ICML = "ICML"}

  
%@string {ICCAD = "Proceedings of the International Conference on Computer-Aided
%  Design (ICCAD)"}
@string {ICCAD = "ICCAD"}

%@string {TACO = "ACM Transactions on Architecture and Code Optimization (TACO)"}
@string {TACO = "TACO"}

%@string {JETCAS = "IEEE Journal on Emerging and Selected Topics in Circuits and Systems"}
@string {JETCAS = "JETCAS"}


@INPROCEEDINGS{bora_generators,
author={B. {Nikolic}},
booktitle={ESSCIRC Conference 2015 - 41st European Solid-State Circuits Conference (ESSCIRC)},
title={Simpler, more efficient design},
year={2015}
}

@INPROCEEDINGS{bora_generators2,
author={B. {Nikolic} and E. {Alon} and K. {Asanovic}},
booktitle={ESSCIRC 2018 - IEEE 44th European Solid State Circuits Conference (ESSCIRC)},
title={Generating the Next Wave of Custom Silicon},
year={2018}
}

@article{why-systolic,
  title={Why systolic architectures?},
  author={Kung, Hsiang-Tsung},
  journal={IEEE computer},
  year={1982}
}

@book{algoinfo,
  EDITOR = {Antal Iványi},
  TITLE = {{Algorithms of Informatics}},
  PUBLISHER = {Kempelen Farkas Hallgatói Információs Központ},
  year={2011}
}

@techreport{kungconv,
  title={{A Systolic 2-D Convolution Chip}},
  author={Kung, HT and Song, Siang Wun},
  year={1981},
  institution={CMU}
}

@article{celio2015berkeley,
  title={The Berkeley Out-of-Order Machine (BOOM): An industry-competitive, synthesizable, parameterized RISC-V processor},
  author={Celio, Christopher and Patterson, David A and Asanovic, Krste},
  journal={EECS Department, University of California, Berkeley, Tech. Rep. UCB/EECS-2015-167},
  year={2015}
}
@unpublished{kungSmallArrays,
title= {Don't Use a Single Large Systolic Array, Use Many Small Ones Instead},
author = {H. T. Kung},
year = {2019},
note= {Workshop on ML for Systems at ISCA}
}

@article{mobilenet,
  author    = {Andrew G. Howard and
               Menglong Zhu and
               Bo Chen and
               Dmitry Kalenichenko and
               Weijun Wang and
               Tobias Weyand and
               Marco Andreetto and
               Hartwig Adam},
  title     = {{MobileNets: Efficient Convolutional Neural Networks for Mobile Vision
               Applications}},
  journal   = {CoRR},
  year      = {2017}
}

@misc{gemmini-repo,
  title="{Gemmini: Berkeley Deep-Learning Accelerator Infrastructure}",
  howpublished = {\url{https://github.com/ucb-bar/gemmini}},
}
@INPROCEEDINGS{chipyard2020-ieeemicro,
  author = "Alon Amid and David Biancolin and Abraham Gonzalez and Daniel Grubb and Sagar Karandikar and Harrison Liew and Albert
Magyar and Howard Mao and Albert Ou and Nathan Pemberton and Paul Rigge and Colin Schmidt and John Wright and Jerry
Zhao and Yakun Sophia Shao and Krste Asanovic and Borivoje Nikolic",
  title = "{Chipyard: Integrated Design, Simulation, and Implementation Framework for Custom SoCs}",
  year = "July/August, 2020",
  booktitle = "{IEEE Micro}",
}


@inproceedings{shao2014-isca,
  title={{Aladdin: A Pre-RTL, Power-Performance Accelerator Simulator Enabling Large Design Space Exploration of Customized Architectures}},
  author={Shao, Yakun Sophia and Reagen, Brandon and Wei, Gu-Yeon and Brooks, David},
  booktitle=ISCA,
  year={2014},
}


@inproceedings{shao2019-micro,
  title={{Simba: Scaling Deep-Learning Inference with  Multi-Chip-Module-based
  Architecture}},
  author={Yakun Sophia Shao and Jason Clemons and Rangharajan Venkatesan and
 Brian Zimmer and Matthew Fojtik and Nan Jiang and Ben Keller and Alicia
      Klinefelter and Nathaniel Pinckney and Priyanka Raina and Stephen G. Tell
  and Yanqing Zhang and William J. Dally and Joel S. Emer and C. Thomas Gray and
  Stephen W. Keckler and Brucek Khailany},
	booktitle=MICRO,
	year={2019},
}

@inproceedings{ngiam2011multimodal,
  title={Multimodal deep learning},
  author={Ngiam, Jiquan and Khosla, Aditya and Kim, Mingyu and Nam, Juhan and Lee, Honglak and Ng, Andrew Y},
  booktitle=ICML,
  year={2011}
}
@inproceedings{lu2013speech,
  title={Speech enhancement based on deep denoising autoencoder.},
  author={Lu, Xugang and Tsao, Yu and Matsuda, Shigeki and Hori, Chiori},
  booktitle={Interspeech},
  year={2013}
}
@inproceedings{sainath2012auto,
  title={Auto-encoder bottleneck features using deep belief networks},
  author={Sainath, Tara N and Kingsbury, Brian and Ramabhadran, Bhuvana},
  booktitle={IEEE international conference on acoustics, speech and signal processing (ICASSP)},
  year={2012}
}
@inproceedings{meier2011better,
  title={Better digit recognition with a committee of simple neural nets},
  author={Meier, Ueli and Ciresan, Dan Claudiu and Gambardella, Luca Maria and Schmidhuber, Jurgen},
  booktitle={International Conference on Document Analysis and Recognition},
  year={2011}
}
@article{claudiu2010deep,
  title={Deep big simple neural nets excel on handwritten digit recognition},
  author={Claudiu Ciresan, Dan and Meier, Ueli and Gambardella, Luca Maria and Schmidhuber, Juergen},
  journal={arXiv},
  year={2010}
}
@inproceedings{ben1999fast,
  title={Fast face detection using MLP and FFT},
  author={Ben-Yacoub, Souheil and Fasel, B and Luettin, Juergen},
  booktitle={Second International Conference on Audio and Video-based Biometric Person Authentication},
  year={1999}
}
@inproceedings{smith1982,
 author = {Smith, James E.},
 title = {Decoupled Access/Execute Computer Architectures},
 booktitle=ISCA,
 year = {1982}
} 

@inproceedings{tpu,
 author = {Jouppi, Norman P. and Young, Cliff and Patil, Nishant and Patterson, David and Agrawal, Gaurav and Bajwa, Raminder and Bates, Sarah and Bhatia, Suresh and Boden, Nan and Borchers, Al and Boyle, Rick and Cantin, Pierre-luc and Chao, Clifford and Clark, Chris and Coriell, Jeremy and Daley, Mike and Dau, Matt and Dean, Jeffrey and Gelb, Ben and Ghaemmaghami, Tara Vazir and Gottipati, Rajendra and Gulland, William and Hagmann, Robert and Ho, C. Richard and Hogberg, Doug and Hu, John and Hundt, Robert and Hurt, Dan and Ibarz, Julian and Jaffey, Aaron and Jaworski, Alek and Kaplan, Alexander and Khaitan, Harshit and Killebrew, Daniel and Koch, Andy and Kumar, Naveen and Lacy, Steve and Laudon, James and Law, James and Le, Diemthu and Leary, Chris and Liu, Zhuyuan and Lucke, Kyle and Lundin, Alan and MacKean, Gordon and Maggiore, Adriana and Mahony, Maire and Miller, Kieran and Nagarajan, Rahul and Narayanaswami, Ravi and Ni, Ray and Nix, Kathy and Norrie, Thomas and Omernick, Mark and Penukonda, Narayana and Phelps, Andy and Ross, Jonathan and Ross, Matt and Salek, Amir and Samadiani, Emad and Severn, Chris and Sizikov, Gregory and Snelham, Matthew and Souter, Jed and Steinberg, Dan and Swing, Andy and Tan, Mercedes and Thorson, Gregory and Tian, Bo and Toma, Horia and Tuttle, Erick and Vasudevan, Vijay and Walter, Richard and Wang, Walter and Wilcox, Eric and Yoon, Doe Hyun},
 title = {{In-Datacenter Performance Analysis of a Tensor Processing Unit}},
 booktitle=ISCA,
 year = {2017}
}

@misc{tpu2_3,
  author = {Google},
  title = {System Architecture | Cloud TPU | Google Cloud},
  year = 2019,
  howpublished = {\url{https://cloud.google.com/tpu/docs/system-architecture}},
  note = {Accessed: 2019-07-15}
}

@inproceedings{samsung,
  title={{An 11.5 TOPS/W 1024-MAC Butterfly Structure Dual-Core Sparsity-Aware Neural Processing Unit in 8nm Flagship Mobile SoC}},
  author={Song, Jinook and Cho, Yunkyo and Park, Jun-Seok and Jang, Jun-Woo and Leev, Sehwan and Song, Joon-Ho and Lee, Jae-Gon and Kang, Inyup},
  booktitle=ISSCC,
  year={2019}
}

@misc{nvdla,
  author = {NVIDIA},
  title = {NVIDIA Deep Learning Accelerator},
  year = 2019,
  howpublished = {\url{http://nvdla.org/}},
  note = {Accessed: 2019-08-1}
}

@inproceedings{neuflow,
  title={{NeuFlow: A runtime reconfigurable dataflow processor for vision}},
  author={Farabet, Cl{\'e}ment and Martini, Berin and Corda, Benoit and Akselrod, Polina and Culurciello, Eugenio and LeCun, Yann},
  booktitle=CVPR,
  year={2011}
}

@INPROCEEDINGS{shidiannao,
  author={Z. {Du} and R. {Fasthuber} and T. {Chen} and P. {Ienne} and L. {Li} and T. {Luo} and X. {Feng} and Y. {Chen} and O. {Temam}},
  booktitle=ISCA,
  title={{ShiDianNao: Shifting vision processing closer to the sensor}},
  year={2015}
}

@article{eyeriss,
  title={{Eyeriss: An Energy-Efficient Reconfigurable Accelerator for Deep Convolutional Neural Networks}},
  author={Chen, Yu-Hsin and Krishna, Tushar and Emer, Joel S and Sze, Vivienne},
  journal=JSSC,
  year={2017}
}

@ARTICLE{eyeriss2,
author={Y. {Chen} and T. {Yang} and J. {Emer} and V. {Sze}},
journal={JETCAS},
title={{Eyeriss v2: A Flexible Accelerator for Emerging Deep Neural Networks on Mobile Devices}},
year={2019}
}

@inproceedings{polysa,
  title={{PolySA: polyhedral-based systolic array auto-compilation}},
  author={Cong, Jason and Wang, Jie},
  booktitle=ICCAD,
  year={2018}
}


@article{overrrated,
  author    = {Xuan Yang and
               Mingyu Gao and
               Jing Pu and
               Ankita Nayak and
               Qiaoyi Liu and
               Steven Bell and
               Jeff Setter and
               Kaidi Cao and
               Heonjae Ha and
               Christos Kozyrakis and
               Mark Horowitz},
  title     = {{DNN Dataflow Choice Is Overrated}},
  journal   = {CoRR},
  year      = {2018},
  url       = {http://arxiv.org/abs/1809.04070}
}

@inproceedings{squeeze,
  title={Co-design of deep neural nets and neural net accelerators for embedded vision applications},
  author={Kwon, Kiseok and Amid, Alon and Gholami, Amir and Wu, Bichen and Asanovic, Krste and Keutzer, Kurt},
  booktitle=DAC,
  year={2018}
}

@techreport{tilelink,
    title={SiFive TileLink Specification},
    author={Cook, Henry M and Waterman, Andrew S and Lee, Yunsup},
    institution={SiFive Inc.},
    year={2018},
    note={\url{https://www.sifive.com/documentation/tilelink/tilelink-spec/}}
}

@inproceedings{imagenet,
  title={Imagenet classification with deep convolutional neural networks},
  author={Krizhevsky, Alex and Sutskever, Ilya and Hinton, Geoffrey E},
  booktitle={Advances in neural information processing systems},
  year={2012}
}

@article{deeplearning,
  title={{Deep learning}},
  author={LeCun, Yann and Bengio, Yoshua and Hinton, Geoffrey},
  journal={Nature},
  year={2015}
}

@inproceedings{sutskever2014sequence,
  title={{Sequence to Sequence Learning with Neural Networks}},
  author={Sutskever, Ilya and Vinyals, Oriol and Le, Quoc V},
  booktitle={Advances in neural information processing systems},
  year={2014}
}

@techreport{rocket,
    Author = {Asanovic, Krste and Avizienis, Rimas and Bachrach, Jonathan and Beamer, Scott and Biancolin, David and Celio, Christopher and Cook, Henry and Dabbelt, Daniel and Hauser, John and Izraelevitz, Adam and Karandikar, Sagar and Keller, Ben and Kim, Donggyu and Koenig, John and Lee, Yunsup and Love, Eric and Maas, Martin and Magyar, Albert and Mao, Howard and Moreto, Miquel and Ou, Albert and Patterson, David A. and Richards, Brian and Schmidt, Colin and Twigg, Stephen and Vo, Huy and Waterman, Andrew},
    Title = {The Rocket Chip Generator},
    Institution = {EECS Department, University of California, Berkeley},
    Year = {2016},
}

@misc{park2018,
  Author = {Jongsoo Park and Maxim Naumov and Protonu Basu and Summer Deng and Aravind Kalaiah and Daya Khudia and James Law and Parth Malani and Andrey Malevich and Satish Nadathur and Juan Pino and Martin Schatz and Alexander Sidorov and Viswanath Sivakumar and Andrew Tulloch and Xiaodong Wang and Yiming Wu and Hector Yuen and Utku Diril and Dmytro Dzhulgakov and Kim Hazelwood and Bill Jia and Yangqing Jia and Lin Qiao and Vijay Rao and Nadav Rotem and Sungjoo Yoo and Mikhail Smelyanskiy},
  Title = {Deep Learning Inference in Facebook Data Centers: Characterization, Performance Optimizations and Hardware Implications},
  Year = {2018},
  Eprint = {arXiv:1811.09886},
}

@article{BERT2018,
  author    = {Jacob Devlin and
               Ming{-}Wei Chang and
               Kenton Lee and
               Kristina Toutanova},
  title     = {{BERT:} Pre-training of Deep Bidirectional Transformers for Language
               Understanding},
  journal   = {arXiv},
  year      = {2018}
}

@article{farzad2019rocketnvdla,
  title={{Integrating NVIDIA Deep Learning Accelerator (NVDLA) with RISC-V SoC on FireSim}},
  author={Farshchi, Farzad and Huang, Qijing and Yun, Heechul},
  booktitle={Second Workshop on Energy Efficient Machine Learning and Cognitive Computing},
  year={2019}
}

@INPROCEEDINGS{seldridge,
  author={S. {Eldridge} and A. {Waterland} and M. {Seltzer} and J. {Appavoo} and A. {Joshi}},
  booktitle=PACT,
  title={Towards General-Purpose Neural Network Computing},
  year={2015}
}

@inproceedings{karandikar2018firesim,
  author={S. {Karandikar} and H. {Mao} and D. {Kim} and D. {Biancolin} and A. {Amid} and D. {Lee} and N. {Pemberton} and E. {Amaro} and C. {Schmidt} and A. {Chopra} and Q. {Huang} and K. {Kovacs} and B. {Nikolic} and R. {Katz} and J. {Bachrach} and K. {Asanovic}}, 
  booktitle=ISCA,
  title={{FireSim: FPGA-Accelerated Cycle-Exact Scale-Out System Simulation in the Public Cloud}}, 
  year={2018},
}

@inproceedings{chisel,
 author = {Bachrach, Jonathan and Vo, Huy and Richards, Brian and Lee, Yunsup and Waterman, Andrew and Avi\v{z}ienis, Rimas and Wawrzynek, John and Asanovi\'{c}, Krste},
 title = {{Chisel: Constructing Hardware in a Scala Embedded Language}},
 booktitle=DAC,
 year = {2012}
}

@INPROCEEDINGS{systolic-sparse-cnn-channel-fusion,
  author={J. {Wang} and S. {Yu} and J. {Yue} and Z. {Yuan} and Z. {Yuan} and H. {Yang} and X. {Li} and Y. {Liu}},
  booktitle={DAC},
  title={High {PE} Utilization {CNN} Accelerator with Channel Fusion Supporting Pattern-Compressed Sparse Neural Networks}, 
  year={2020},
  volume={},
  number={},
  pages={},
  doi={10.1109/DAC18072.2020.9218630}}

@inproceedings{biancolin2019fased,
 author = {Biancolin, David and Karandikar, Sagar and Kim, Donggyu and Koenig, Jack and Waterman, Andrew and Bachrach, Jonathan and Asanovi\'c, Krste},
 title = {FASED: FPGA-Accelerated Simulation and Evaluation of DRAM},
 booktitle=FPGA,
 year = {2019}
}

@inproceedings{shao2016co,
  title={Co-designing accelerators and soc interfaces using gem5-aladdin},
  author={Shao, Yakun Sophia and Xi, Sam Likun and Srinivasan, Vijayalakshmi and Wei, Gu-Yeon and Brooks, David},
  booktitle=MICRO,
  year={2016}
}

@article{han2015deep,
  title={Deep compression: Compressing deep neural networks with pruning, trained quantization and huffman coding},
  author={Han, Song and Mao, Huizi and Dally, William J},
  journal={arXiv preprint arXiv:1510.00149},
  year={2015}
}

@article{jacob2017,
  author    = {Benoit Jacob and
               Skirmantas Kligys and
               Bo Chen and
               Menglong Zhu and
               Matthew Tang and
               Andrew G. Howard and
               Hartwig Adam and
               Dmitry Kalenichenko},
  title     = {Quantization and Training of Neural Networks for Efficient Integer-Arithmetic-Only
               Inference},
  journal   = {CoRR},
  year      = {2017}
}

@article{lin2017deep,
  title={Deep gradient compression: Reducing the communication bandwidth for distributed training},
  author={Lin, Yujun and Han, Song and Mao, Huizi and Wang, Yu and Dally, William J},
  journal={arXiv preprint arXiv:1712.01887},
  year={2017}
}

@inproceedings{kung1979systolic,
  title={Systolic arrays (for VLSI)},
  author={Kung, HT and Leiserson, Charles E},
  booktitle={Sparse Matrix Proceedings},
  year={1979}
}

@INPROCEEDINGS{algo-hardware-codesign-for-in-memory,
  author={H. {Kim} and Y. {Kim} and S. {Ryu} and J. -J. {Kim}},
  booktitle={DAC}, 
  title={Algorithm/Hardware Co-Design for In-Memory Neural Network Computing with Minimal Peripheral Circuit Overhead}, 
  year={2020},
  volume={},
  number={},
  pages={},
  doi={10.1109/DAC18072.2020.9218657}}
  
%%%%%%%%%%%%%% FPGA-Based DNN Accelerators %%%%%%%%%%%%%%%%%%
@inproceedings{wang2016,
	author = {Ying Wang and Jie Xu and Yinhe Han and Huawei Li and Xiaowei Li},
	title = {{DeepBurning}: automatic generation of {FPGA}-based learning accelerators for the neural network family},
	booktitle=DAC,
	year = 2016
}

@inproceedings{zeng2018,
	author = {Hanqing Zeng and Ren Chen and Chi Zhang and Viktor Prasanna},
	title = {A Framework for Generating High Throughput {CNN} Implementations on {FPGAs}},
	booktitle=FPGA,
	year = 2018
}

@inproceedings{shen2018,
	author = {Junzhong Shen and You Huang and Zelong Wang and Yuran Qiao and Mei Wen and Chunyuan Zhang},
	title = {Towards a Uniform Template-based Architecture for Accelerating 2D and 3D {CNNs} on {FPGA}},
	booktitle=FPGA,
	year = 2018
}

@INPROCEEDINGS{automated-systolic-cnn-fpgas,
  author={ {Xuechao Wei} and  {Cody Hao Yu} and  {Peng Zhang} and  {Youxiang Chen} and  {Yuxin Wang} and  {Han Hu} and  {Yun Liang} and J. {Cong}},
  booktitle={DAC}, 
  title={Automated systolic array architecture synthesis for high throughput CNN inference on FPGAs}, 
  year={2017},
  volume={},
  number={},
  pages={},
  doi={10.1145/3061639.3062207}}

@INPROCEEDINGS{hybrid-dnn,
  author={H. {Ye} and X. {Zhang} and Z. {Huang} and G. {Chen} and D. {Chen}},
  booktitle={DAC}, 
  title={{HybridDNN}: A Framework for High-Performance Hybrid DNN Accelerator Design and Implementation}, 
  year={2020},
  volume={},
  number={},
  pages={},
  doi={10.1109/DAC18072.2020.9218684}}

@INPROCEEDINGS{deepburning,
  author={Y. {Wang} and J. {Xu} and Y. {Han} and H. {Li} and X. {Li}},
  booktitle={DAC}, 
  title={DeepBurning: Automatic generation of FPGA-based learning accelerators for the Neural Network family}, 
  year={2016},
  volume={},
  number={},
  pages={},
  doi={10.1145/2897937.2898002}}

@inproceedings{dicecco2016,
	author = {Roberto DiCecco and Griffin Lacey and Jasmina Vasiljevic and Paul Chow and Graham Taylor and Shawki Areibi},
	title = {Caffeinated {FPGAs}: {FPGA} framework For Convolutional Neural Networks},
	booktitle=FPT,
	year = 2016
}

@inproceedings{guan2017,
	author = {Yijin Guan and Hao Liang and Ningyi Xu and Wenqiang Wang and Shaoshuai Shi and Xi Chen and Guangyu Sun and Wei Zhang and Jason Cong},
	title = {{FP}-{DNN}: An Automated Framework for Mapping Deep Neural Networks onto {FPGAs} with {RTL}-{HLS} Hybrid Templates},
	booktitle=FCCM,
	year = 2017,
}

@article{guo2018,
	author = {Kaiyuan Guo and Lingzhi Sui and Jiantao Qiu and Jincheng Yu and Junbin Wang and Song Yao and Song Han and Yu Wang and Huazhong Yang},
	title = {Angel-Eye: A Complete Design Flow for Mapping {CNN} Onto Embedded {FPGA}},
	journal = {{IEEE} Transactions on Computer-Aided Design of Integrated Circuits and Systems},
	year = 2018,
}

@inproceedings{zhang2018,
 author = {Zhang, Xiaofan and Wang, Junsong and Zhu, Chao and Lin, Yonghua and Xiong, Jinjun and Hwu, Wen-mei and Chen, Deming},
 title = {{DNNBuilder: An Automated Tool for Building High-performance DNN Hardware Accelerators for FPGAs}},
 booktitle=ICCAD,
 year = {2018}
}

@inproceedings{zhang2015,
 author = {Zhang, Chen and Li, Peng and Sun, Guangyu and Guan, Yijin and Xiao, Bingjun and Cong, Jason},
 title = {Optimizing FPGA-based Accelerator Design for Deep Convolutional Neural Networks},
 booktitle=FPGA,
 year = {2015}
}

@INPROCEEDINGS{venieris2016,
  author={S. I. {Venieris} and C. {Bouganis}},
  booktitle=FCCM,
  title={fpgaConvNet: A Framework for Mapping Convolutional Neural Networks on FPGAs},
  year={2016}
}

@inproceedings{sharma2016,
  title={From high-level deep neural models to FPGAs},
  author={Sharma, Hardik and Park, Jongse and Mahajan, Divya and Amaro, Emmanuel and Kim, Joon Kyung and Shao, Chenkai and Mishra, Asit and Esmaeilzadeh, Hadi},
  booktitle= {MICRO},
  year={2016}
}

@inproceedings{zhang2017,
  title = {Improving the Performance of OpenCL-based FPGA Accelerator for Convolutional Neural Network},
  author = {Jialiang Zhang and Jing Li},
  year = {2017},
  booktitle= {FPGA},
}

@ARTICLE{wang2017,
  author={C. {Wang} and L. {Gong} and Q. {Yu} and X. {Li} and Y. {Xie} and X. {Zhou}},
  journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
  title={DLAU: A Scalable Deep Learning Accelerator Unit on FPGA},
  year={2017}
}

%%%%%%%%%%%%SIMULATED ACCELERATORS%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
@INPROCEEDINGS{yazdani2016,
author={R. {Yazdani} and A. {Segura} and J. {Arnau} and A. {Gonzalez}},
booktitle={2016 49th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)},
title={An ultra low-power hardware accelerator for automatic speech recognition},
year={2016},
volume={},
number={},
pages={1-12},
doi={10.1109/MICRO.2016.7783750},
ISSN={},
month={Oct},}

@INPROCEEDINGS{song2017,
author={L. {Song} and X. {Qian} and H. {Li} and Y. {Chen}},
booktitle=HPCA,
title={PipeLayer: A Pipelined ReRAM-Based Accelerator for Deep Learning},
year={2017},
}

@INPROCEEDINGS{srivastava2018,
author={P. {Srivastava} and M. {Kang} and S. K. {Gonugondla} and S. {Lim} and J. {Choi} and V. {Adve} and N. S. {Kim} and N. {Shanbhag}},
booktitle=ISCA,
title={PROMISE: An End-to-End Design of a Programmable Mixed-Signal Accelerator for Machine-Learning Algorithms},
year={2018},
}

@inproceedings{sharify2018,
 author = {Sharify, Sayeh and Lascorz, Alberto Delmas and Siu, Kevin and Judd, Patrick and Moshovos, Andreas},
 title = {Loom: Exploiting Weight and Activation Precisions to Accelerate Convolutional Neural Networks},
 booktitle=DAC,
 year = {2018}
} 

@INPROCEEDINGS{angizi2018,
  author={S. {Angizi} and Z. {He} and D. {Fan}},
  booktitle=ICCAD,
  title={DIMA: A Depthwise CNN In-Memory Accelerator},
  year={2018}
}

@inproceedings{min2019,
 author = {Min, Chuhan and Mao, Jiachen and Li, Hai and Chen, Yiran},
 title = {NeuralHMC: An Efficient HMC-based Accelerator for Deep Neural Networks},
 booktitle=ASPDAC,
 year = {2019}
} 

@INPROCEEDINGS{nowatzki2017,
author={T. {Nowatzki} and V. {Gangadhar} and N. {Ardalani} and K. {Sankaralingam}},
booktitle=ISCA,
title={Stream-dataflow acceleration},
year={2017}
}

%%%%%%%%%%%% TVM/VTA %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
@inproceedings {chen2018,
author = {Tianqi Chen and Thierry Moreau and Ziheng Jiang and Lianmin Zheng and Eddie Yan and Haichen Shen and Meghan Cowan and Leyuan Wang and Yuwei Hu and Luis Ceze and Carlos Guestrin and Arvind Krishnamurthy},
title = {{TVM}: An Automated End-to-End Optimizing Compiler for Deep Learning},
booktitle=OSDI,
year = {2018}
}

@article{moreau2018,
  author    = {Thierry Moreau and
               Tianqi Chen and
               Ziheng Jiang and
               Luis Ceze and
               Carlos Guestrin and
               Arvind Krishnamurthy},
  title     = {{VTA: An Open Hardware-Software Stack for Deep Learning}},
  journal   = {CoRR},
  year      = {2018}
}

%%%%%%%%%%%%PROCESSING IN MEMORY%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
@INPROCEEDINGS{liu2018,
author={J. {Liu} and H. {Zhao} and M. A. {Ogleari} and D. {Li} and J. {Zhao}},
booktitle=MICRO,
title={Processing-in-Memory for Energy-Efficient Neural Network Training: A Heterogeneous Approach},
year={2018}
}

@INPROCEEDINGS{chi2016,
author={P. {Chi} and S. {Li} and C. {Xu} and T. {Zhang} and J. {Zhao} and Y. {Liu} and Y. {Wang} and Y. {Xie}},
booktitle=ISCA,
title={{PRIME: A Novel Processing-in-Memory Architecture for Neural Network Computation in ReRAM-Based Main Memory}},
year={2016}
}

@inproceedings{yan2018,
 author = {Yan, Hao and Cherian, Hebin R. and Ahn, Ethan C. and Duan, Lide},
 title = {CELIA: A Device and Architecture Co-Design Framework for STT-MRAM-Based Deep Learning Acceleration},
 booktitle=ICS,
 year = {2018}
} 

@conference{zha2019,
title = {{Liquid Silicon: A Nonvolatile Fully Programmable Processing-In-Memory Processor with Monolithically Integrated ReRAM for Big Data/Machine Learning Applications}},
author = {Yue Zha and Etienne Nowak and Jing Li},
booktitle=VLSI,
year = {2019}
}

@inproceedings{ji2019,
 author = {Ji, Yu and Zhang, Youyang and Xie, Xinfeng and Li, Shuangchen and Wang, Peiqi and Hu, Xing and Zhang, Youhui and Xie, Yuan},
 title = {{FPSA: A Full System Stack Solution for Reconfigurable ReRAM-based NN Accelerator Architecture}},
 booktitle=ASPLOS,
 year = {2019}
} 

@INPROCEEDINGS{chang2019,
  author={L. {Chang} and X. {Ma} and Z. {Wang} and Y. {Zhang} and W. {Zhao} and Y. {Xie}},
  booktitle=DATE,
  title={CORN: In-Buffer Computing for Binary Neural Network},
  year={2019}
}

%%%%%%%%%%%%ISSCC/VLSI Accelerators%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

@inproceedings{ueyoshi2018quest,
author={K. {Ueyoshi} and K. {Ando} and K. {Hirose} and S. {Takamaeda-Yamazaki} and J. {Kadomoto} and T. {Miyata} and M. {Hamada} and T. {Kuroda} and M. {Motomura}}, 
booktitle=ISSCC,
title={QUEST: A 7.49TOPS multi-purpose log-quantized DNN inference engine stacked on 96MB 3D SRAM using inductive-coupling technology in 40nm CMOS}, 
year={2018}
}

@inproceedings{lee2018unpu,
author={J. {Lee} and C. {Kim} and S. {Kang} and D. {Shin} and S. {Kim} and H. {Yoo}}, 
booktitle=ISSCC,
title={UNPU: A 50.6TOPS/W unified deep neural network accelerator with 1b-to-16b fully-variable weight bit-precision}, 
year={2018}
}
@INPROCEEDINGS{bankman2018always,
author={D. {Bankman} and L. {Yang} and B. {Moons} and M. {Verhelst} and B. {Murmann}},
booktitle=ISSCC,
title={An always-on 3.8$\mu$J/86\% CIFAR-10 mixed-signal binary CNN processor with all memory on chip in 28nm CMOS},
year={2018}
}

@inproceedings{karnik2018cm,
author={T. {Karnik} and D. {Kurian} and P. {Aseron} and R. {Dorrance} and E. {Alpman} and A. {Nicoara} and R. {Popov} and L. {Azarenkov} and M. {Moiseev} and L. {Zhao} and S. {Ghosh} and R. {Misoczki} and A. {Gupta} and M. {Akhila} and S. {Muthukumar} and S. {Bhandari} and Y. {Satish} and K. {Jain} and R. {Flory} and C. {Kanthapanit} and E. {Quijano} and B. {Jackson} and H. {Luo} and S. {Kim} and V. {Vaidya} and A. {Elsherbini} and R. {Liu} and F. {Sheikh} and O. {Tickoo} and I. {Klotchkov} and M. {Sastry} and S. {Sun} and M. {Bhartiya} and A. {Srinivasan} and Y. {Hoskote} and H. {Wang} and V. {De}}, 
booktitle=ISSCC,
title={A cm-scale self-powered intelligent and secure IoT edge mote featuring an ultra-low-power SoC in 14nm tri-gate CMOS}, 
year={2018}, 
}

@inproceedings{shin201714,
author={D. {Shin} and J. {Lee} and J. {Lee} and H. {Yoo}}, 
booktitle=ISSCC,
title={14.2 DNPU: An 8.1TOPS/W reconfigurable CNN-RNN processor for general-purpose deep neural networks}, 
year={2017}, 
}

@inproceedings{yin20171,
author={S. {Yin} and P. {Ouyang} and S. {Tang} and F. {Tu} and X. {Li} and L. {Liu} and S. {Wei}}, 
booktitle=VLSI,
title={A 1.06-to-5.09 TOPS/W reconfigurable hybrid-neural-network processor for deep learning applications}, 
year={2017}, 
}

@inproceedings{ando2017brein,
author={K. {Ando} and K. {Ueyoshi} and K. {Orimo} and H. {Yonekawa} and S. {Sato} and H. {Nakahara} and M. {Ikebe} and T. {Asai} and S. {Takamaeda-Yamazaki} and T. {Kuroda} and M. {Motomura}}, 
booktitle=VLSI,
title={BRein memory: A 13-layer 4.2 K neuron/0.8 M synapse binary/ternary reconfigurable in-memory deep neural network accelerator in 65 nm CMOS}, 
year={2017}, 
}

@inproceedings{kim20192, 
author={C. {Kim} and S. {Kang} and D. {Shin} and S. {Choi} and Y. {Kim} and H. {Yoo}}, 
booktitle=ISSCC,
title={A 2.1TFLOPS/W Mobile Deep RL Accelerator with Transposable PE Array and Experience Compression}, 
year={2019}, 
}
@inproceedings{yue20197, 
author={J. {Yue} and R. {Liu} and W. {Sun} and Z. {Yuan} and Z. {Wang} and Y. {Tu} and Y. {Chen} and A. {Ren} and Y. {Wang} and M. {Chang} and X. {Li} and H. {Yang} and Y. {Liu}}, 
booktitle=ISSCC,
title={A 65nm 0.39-to-140.3TOPS/W 1-to-12b Unified Neural Network Processor Using Block-Circulant-Enabled Transpose-Domain Acceleration with 8.1 × Higher TOPS/mm2and 6T HBST-TRAM-Based 2D Data-Reuse Architecture}, 
year={2019}, 
}

@inproceedings{lee20197,
author={J. {Lee} and J. {Lee} and D. {Han} and J. {Lee} and G. {Park} and H. {Yoo}}, 
booktitle=ISSCC,
title={7.7 LNPU: A 25.3TFLOPS/W Sparse Deep-Neural-Network Learning Processor with Fine-Grained Mixed Precision of FP8-FP16}, 
year={2019}, 
}

@inproceedings{sayal201914,
author={A. {Sayal} and S. {Fathima} and S. S. T. {Nibhanupudi} and J. P. {Kulkarni}}, 
booktitle=ISSCC,
title={14.4 All-Digital Time-Domain CNN Engine Using Bidirectional Memory Delay Lines for Energy-Efficient Edge Computing}, 
year={2019}, 
}

%%%%%%%%%%%%%%%%%%%ISCA/MICRO/ASPLOS/HPCA Accelerators%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

@inproceedings{han2016eie,
author={S. {Han} and X. {Liu} and H. {Mao} and J. {Pu} and A. {Pedram} and M. A. {Horowitz} and W. J. {Dally}}, 
booktitle=ISCA,
title={EIE: Efficient Inference Engine on Compressed Deep Neural Network}, 
year={2016}, 
}

@inproceedings{lu2017flexflow,
author={W. {Lu} and G. {Yan} and J. {Li} and S. {Gong} and Y. {Han} and X. {Li}}, 
booktitle=HPCA,
title={FlexFlow: A Flexible Dataflow Accelerator Architecture for Convolutional Neural Networks},
year={2017}, 
}

@inproceedings{hegde2018morph,
author={K. {Hegde} and R. {Agrawal} and Y. {Yao} and C. W. {Fletcher}}, 
booktitle=MICRO,
title={Morph: Flexible Acceleration for 3D CNN-Based Video Understanding}, 
year={2018}, 
}

@article{mahler2017dex,
  title={{Dex-Net 2.0: Deep Learning to Plan Robust Grasps with Synthetic Point Clouds and Analytic Grasp Metrics}},
  author={Mahler, Jeffrey and Liang, Jacky and Niyaz, Sherdil and Laskey, Michael and Doan, Richard and Liu, Xinyu and Ojea, Juan Aparicio and Goldberg, Ken},
  journal={arXiv preprint arXiv:1703.09312},
  year={2017}
}

@article{brockman2016openai,
  title={{OpenAI Gym}},
  author={Brockman, Greg and Cheung, Vicki and Pettersson, Ludwig and Schneider, Jonas and Schulman, John and Tang, Jie and Zaremba, Wojciech},
  journal={arXiv},
  year={2016}
}

@article{fixynn2019sysml,
  author    = {Paul N. Whatmough and
               Chuteng Zhou and
               Patrick Hansen and
               Shreyas K. Venkataramanaiah and
               Jae{-}sun Seo and
               Matthew Mattina},
  title     = {FixyNN: Efficient Hardware for Mobile Computer Vision via Transfer
               Learning},
  journal   = {CoRR},
  year      = {2019},
}

@article{maestro2019,
  author    = {Hyoukjun Kwon and
               Michael Pellauer and
               Tushar Krishna},
  title     = {{MAESTRO:} An Open-source Infrastructure for Modeling Dataflows within
               Deep Learning Accelerators},
  journal   = {CoRR},
  year      = {2018},
}

@inproceedings{caffecontroll,
 author = {Hadjis, Stefan and Abuzaid, Firas and Zhang, Ce and R{\'e}, Christopher},
 title = {Caffe Con Troll: Shallow Ideas to Speed Up Deep Learning},
 booktitle = {Proceedings of the Fourth Workshop on Data Analytics in the Cloud},
 year = {2015},
}

@article{cudnn,
  author    = {Sharan Chetlur and
               Cliff Woolley and
               Philippe Vandermersch and
               Jonathan Cohen and
               John Tran and
               Bryan Catanzaro and
               Evan Shelhamer},
  title     = {{cuDNN: Efficient Primitives for Deep Learning}},
  journal   = {CoRR},
  year      = {2014},
}

@article{posits,
	year = 2017,
	title = {Beating Floating Point at its Own Game: Posit Arithmetic},
	journal = {Supercomputing Frontiers and Innovations},
	author={John L. Gustafson, Isaac Yonemoto}
}

@misc{mlperf,
  title = {MLPerf},
  year = 2019,
  howpublished = {\url{https://mlperf.org/}},
}

@misc{onnx,
  title = {{ONNX: Open Neural Network Exchange}},
  howpublished = {\url{https://onnx.ai/}},
}

@misc{onnxruntime,
  title = {{ONNX Runtime: Optimize and Accelerate Machine Learning Inferencing
  and Training}},
  howpublished = {\url{https://microsoft.github.io/onnxruntime/}},
}


@misc{nvidia,
  author={NVIDIA},
  title={NVIDIA TURING GPU ARCHITECTURE},
  year={2018},
  howpublished={\url{https://www.nvidia.com/content/dam/en-zz/Solutions/design-visualization/technologies/turing-architecture/NVIDIA-Turing-Architecture-Whitepaper.pdf}},
}

@misc{nvdla-wikichip,
  author={WikiChip},
  title={NVDLA},
  year={2018},
  howpublished={\url{https://en.wikichip.org/wiki/nvidia/microarchitectures/nvdla}},
  note={Accessed: 2020-06-11}
}

@article{nvdla-ariane,
  title={Ariane+ NVDLA: Seamless Third-Party IP Integration with ESP},
  author={Giri, Davide and Chiu, Kuan-Lin and Eichler, Guy and Mantovani, Paolo and Chandramoorthy, Nandhini and Carloni, Luca P}
}

%%%%%%%%%%%conv%%%%%%%%%%%



%%%%%%%%%%%%SDDMM%%%%%%%%%%%%%%%%%
@inproceedings{Canny2013BigDA,
  title={{Big Data Analytics with Small Footprint: Squaring the Cloud}},
  author={John F. Canny and Huasha Zhao},
  booktitle={ACM SIGKDD International Conference on Knowledge Discovery and Data Mining},
  year={2013}
}

@techreport{SpMV_CSR,
    author = {Nathan Bell and Michael Garland},
    title = {Efficient Sparse Matrix-Vector Multiplication on {CUDA}},
    year = 2008,
    institution = {NVIDIA Corporation},
}

@misc{snapnets,
 author  = {Jure Leskovec and Andrej Krevl},
 title = {{SNAP Datasets}: {Stanford} Large Network Dataset Collection},
 howpublished = {\url{http://snap.stanford.edu/data}},
year = 2014
}

@inproceedings{networkrepo,
     title={{The Network Data Repository with Interactive Graph Analytics and Visualization}},
     author={Ryan A. Rossi and Nesreen K. Ahmed},
     booktitle={AAAI},
     url={http://networkrepository.com},
     year={2015}
}

@INPROCEEDINGS{kelp,
  author={H. {Zhu} and D. {Lo} and L. {Cheng} and R. {Govindaraju} and P. {Ranganathan} and M. {Erez}},
  booktitle=HPCA,
  title={{Kelp: QoS for Accelerated Machine Learning Systems}}, 
  year={2019},
  }
  
@inproceedings{venkatesan2019magnet,
  title={{MAGNet: A Modular Accelerator Generator for Neural Networks}},
  author={Venkatesan, Rangharajan and Shao, Yakun Sophia and Wang, Miaorong and Clemons, Jason and Dai, Steve and Fojtik, Matthew and Keller, Ben and Klinefelter, Alicia and Pinckney, Nathaniel Ross and Raina, Priyanka and others},
  booktitle=ICCAD,
  year={2019},
}  
  
@INPROCEEDINGS{tabla,
  author={D. {Mahajan} and J. {Park} and E. {Amaro} and H. {Sharma} and A. {Yazdanbakhsh} and J. K. {Kim} and H. {Esmaeilzadeh}},
  booktitle=HPCA,
  title={{TABLA: A unified template-based framework for accelerating statistical machine learning}}, 
  year={2016},
 }

@article{chipyard,
  author={Amid, Alon and Biancolin, David and Gonzalez, Abraham and Grubb, Daniel and Karandikar, Sagar and Liew, Harrison and Magyar,   Albert and Mao, Howard and Ou, Albert and Pemberton, Nathan and Rigge, Paul and Schmidt, Colin and Wright, John and Zhao, Jerry and Shao, Yakun Sophia and Asanovi\'{c}, Krste and Nikoli\'{c}, Borivoje}, 
  journal={IEEE Micro},
  title={{Chipyard: Integrated Design, Simulation, and Implementation Framework for Custom SoCs}},
  year={2020},
}

@inproceedings{Hammer,
author={Wang, Edward and Schmidt, Colin and  Izraelevitz, Adam and Wright, John and Nikoli\'{c}, Borivoje and Alon, Elad and Bachrach, Jonathan},
booktitle={Twenty First International Symposium on Quality Electronic Design, 2020. Proceedings.},
title={{A Methodology for Reusable Physical Design}},
year={2020},
month={March}}

@Misc{genus,
title =    {RTL Design, Genus Style},
organization={Cadence},
year={2015},
howpublished = {\url{https://www.cadence.com/content/cadence-www/global/en_US/home/multimedia.html.html/content/dam/cadence-www/global/en_US/videos/tools/digital_design_signoff/rtl_design_genus_style}}
}


@Misc{nvdla-perf,
title =    {{NVDLA Open Source Performance}},
organization={NVIDIA},
year={2015},
howpublished = {\url{https://github.com/nvdla/hw/blob/nvdlav1/perf/NVDLA_OpenSource_Performance.xlsx}}
}



@misc{i2016squeezenet,
    title={{SqueezeNet: AlexNet-level accuracy with 50x fewer parameters and <0.5MB model size}},
    author={Forrest N. Iandola and Song Han and Matthew W. Moskewicz and Khalid Ashraf and William J. Dally and Kurt Keutzer},
    year={2016},
    eprint={1602.07360},
    archivePrefix={arXiv},
    primaryClass={cs.CV}
}

@inproceedings{kwon2018co,
  title={{Co-design of deep neural nets and neural net accelerators for embedded vision applications}},
  author={Kwon, Kiseok and Amid, Alon and Gholami, Amir and Wu, Bichen and Asanovic, Krste and Keutzer, Kurt},
  booktitle={DAC},
  year={2018},
}

@inproceedings{chetlur2014cudnn,
  title={{cudnn: Efficient primitives for deep learning}},
  author={Chetlur, Sharan and Woolley, Cliff and Vandermersch, Philippe and Cohen, Jonathan and Tran, John and Catanzaro, Bryan and Shelhamer, Evan},
  booktitle={arXiv preprint arXiv:1410.0759},
  year={2014}
}

@inproceedings{omnix,
  title={{OmniX: an accelerator-centric OS for omni-programmable systems}},
  author={Silberstein, Mark},
  booktitle={HotOS},
  year={2017}
}

@inproceedings{krste-os,
  title={{A Case for OS-Friendly Hardware Accelerators}},
  author={Vo, Huy and Lee, Yunsup and Waterman, Andrew and Asanovic, Krste},
  booktitle={Workshop on the Interaction between Operating System and Computer Architecture (WIVOSCA), at the International Symposium on Computer Architecture (ISCA)},
  year={2013}
}

@misc{hardfloat,
  author = {Hauser, John},
  title = {Hardfloat},
  publisher = {GitHub},
  howpublished = {\url{https://github.com/ucb-bar/berkeley-hardfloat}}
}

@inproceedings{power2014supporting,
  title={Supporting x86-64 address translation for 100s of GPU lanes},
  author={Power, Jason and Hill, Mark D and Wood, David A},
  booktitle={2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA)},
  pages={568--578},
  year={2014},
  organization={IEEE}
}

@article{kirin-perf,
   title={Neural Network Inference on Mobile SoCs},
   journal={IEEE Design and Test},
   publisher={Institute of Electrical and Electronics Engineers (IEEE)},
   author={Wang, Siqi and Pathania, Anuj and Mitra, Tulika},
   year={2020},
}

@article{lustig2013tlb,
  title={TLB improvements for chip multiprocessors: Inter-core cooperative prefetchers and shared last-level TLBs},
  author={Lustig, Daniel and Bhattacharjee, Abhishek and Martonosi, Margaret},
  journal={TACO},
  year={2013},
}

@inproceedings{sparse-tpu,
  title={Sparse-{TPU}: Adapting Systolic Arrays for Sparse Matrices},
  author={He, Xin and Pal, Subhankar and Amarnath, Aporva and Feng, Siying and Park, Dong-Hyeon and Rovinski, Austin and Ye, Haojie and Chen, Yuhan and Dreslinski, Ronald and Mudge, Trevor},
  booktitle={ICS},
  year={2020}
}

@INPROCEEDINGS{sparse-train,
  author={P. {Dai} and J. {Yang} and X. {Ye} and X. {Cheng} and J. {Luo} and L. {Song} and Y. {Chen} and W. {Zhao}},
  booktitle={DAC}, 
  title={{SparseTrain}: Exploiting Dataflow Sparsity for Efficient Convolutional Neural Networks Training}, 
  year={2020},
  volume={},
  number={},
  pages={},
  doi={10.1109/DAC18072.2020.9218710}}

