{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1595610389890 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1595610389892 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 24 19:06:29 2020 " "Processing started: Fri Jul 24 19:06:29 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1595610389892 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595610389892 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595610389892 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1595610390017 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1595610390017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FIFO_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FIFO_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIFO_tb-arch " "Found design unit 1: FIFO_tb-arch" {  } { { "FIFO_tb.vhd" "" { Text "/home/daniel/RES_SS_2020/project/FIFO_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595610395149 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO_tb " "Found entity 1: FIFO_tb" {  } { { "FIFO_tb.vhd" "" { Text "/home/daniel/RES_SS_2020/project/FIFO_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595610395149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595610395149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FIFO.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FIFO.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIFO-behav " "Found design unit 1: FIFO-behav" {  } { { "FIFO.vhd" "" { Text "/home/daniel/RES_SS_2020/project/FIFO.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595610395149 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "FIFO.vhd" "" { Text "/home/daniel/RES_SS_2020/project/FIFO.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595610395149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595610395149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "REG_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file REG_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_tb-arch " "Found design unit 1: REG_tb-arch" {  } { { "REG_tb.vhd" "" { Text "/home/daniel/RES_SS_2020/project/REG_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595610395149 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_tb " "Found entity 1: REG_tb" {  } { { "REG_tb.vhd" "" { Text "/home/daniel/RES_SS_2020/project/REG_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595610395149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595610395149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CTRL.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CTRL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CTRL-behav " "Found design unit 1: CTRL-behav" {  } { { "CTRL.vhd" "" { Text "/home/daniel/RES_SS_2020/project/CTRL.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595610395150 ""} { "Info" "ISGN_ENTITY_NAME" "1 CTRL " "Found entity 1: CTRL" {  } { { "CTRL.vhd" "" { Text "/home/daniel/RES_SS_2020/project/CTRL.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595610395150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595610395150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ASU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ASU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ASU-behav " "Found design unit 1: ASU-behav" {  } { { "ASU.vhd" "" { Text "/home/daniel/RES_SS_2020/project/ASU.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595610395150 ""} { "Info" "ISGN_ENTITY_NAME" "1 ASU " "Found entity 1: ASU" {  } { { "ASU.vhd" "" { Text "/home/daniel/RES_SS_2020/project/ASU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595610395150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595610395150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_tb-arch " "Found design unit 1: ALU_tb-arch" {  } { { "ALU_tb.vhd" "" { Text "/home/daniel/RES_SS_2020/project/ALU_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595610395151 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.vhd" "" { Text "/home/daniel/RES_SS_2020/project/ALU_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595610395151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595610395151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behav " "Found design unit 1: ALU-behav" {  } { { "ALU.vhd" "" { Text "/home/daniel/RES_SS_2020/project/ALU.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595610395151 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/home/daniel/RES_SS_2020/project/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595610395151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595610395151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "REG.vhd 2 1 " "Found 2 design units, including 1 entities, in source file REG.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG-behav " "Found design unit 1: REG-behav" {  } { { "REG.vhd" "" { Text "/home/daniel/RES_SS_2020/project/REG.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595610395151 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG " "Found entity 1: REG" {  } { { "REG.vhd" "" { Text "/home/daniel/RES_SS_2020/project/REG.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595610395151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595610395151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "/home/daniel/RES_SS_2020/project/RAM.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595610395152 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "/home/daniel/RES_SS_2020/project/RAM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595610395152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595610395152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-SYN " "Found design unit 1: rom-SYN" {  } { { "ROM.vhd" "" { Text "/home/daniel/RES_SS_2020/project/ROM.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595610395152 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "/home/daniel/RES_SS_2020/project/ROM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595610395152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595610395152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CLK.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CLK.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk-SYN " "Found design unit 1: clk-SYN" {  } { { "CLK.vhd" "" { Text "/home/daniel/RES_SS_2020/project/CLK.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595610395153 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK " "Found entity 1: CLK" {  } { { "CLK.vhd" "" { Text "/home/daniel/RES_SS_2020/project/CLK.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595610395153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595610395153 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CTRL " "Elaborating entity \"CTRL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1595610395194 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ouput CTRL.vhd(10) " "VHDL Signal Declaration warning at CTRL.vhd(10): used implicit default value for signal \"ouput\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CTRL.vhd" "" { Text "/home/daniel/RES_SS_2020/project/CTRL.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1595610395195 "|CTRL"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "IR CTRL.vhd(129) " "VHDL Signal Declaration warning at CTRL.vhd(129): used implicit default value for signal \"IR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CTRL.vhd" "" { Text "/home/daniel/RES_SS_2020/project/CTRL.vhd" 129 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1595610395195 "|CTRL"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "PC_BRANCH CTRL.vhd(135) " "VHDL Signal Declaration warning at CTRL.vhd(135): used explicit default value for signal \"PC_BRANCH\" because signal was never assigned a value" {  } { { "CTRL.vhd" "" { Text "/home/daniel/RES_SS_2020/project/CTRL.vhd" 135 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1595610395195 "|CTRL"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "INSTRUCTION_FIFO_FULL CTRL.vhd(138) " "VHDL Signal Declaration warning at CTRL.vhd(138): used explicit default value for signal \"INSTRUCTION_FIFO_FULL\" because signal was never assigned a value" {  } { { "CTRL.vhd" "" { Text "/home/daniel/RES_SS_2020/project/CTRL.vhd" 138 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1595610395195 "|CTRL"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "INSTRUCTION_FIFO_EMPTY CTRL.vhd(139) " "VHDL Signal Declaration warning at CTRL.vhd(139): used explicit default value for signal \"INSTRUCTION_FIFO_EMPTY\" because signal was never assigned a value" {  } { { "CTRL.vhd" "" { Text "/home/daniel/RES_SS_2020/project/CTRL.vhd" 139 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1595610395195 "|CTRL"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "RESET_FETCH CTRL.vhd(142) " "VHDL Signal Declaration warning at CTRL.vhd(142): used explicit default value for signal \"RESET_FETCH\" because signal was never assigned a value" {  } { { "CTRL.vhd" "" { Text "/home/daniel/RES_SS_2020/project/CTRL.vhd" 142 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1595610395195 "|CTRL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "INSTRUCTION_FIFO_WREN CTRL.vhd(144) " "Verilog HDL or VHDL warning at CTRL.vhd(144): object \"INSTRUCTION_FIFO_WREN\" assigned a value but never read" {  } { { "CTRL.vhd" "" { Text "/home/daniel/RES_SS_2020/project/CTRL.vhd" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1595610395195 "|CTRL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "INSTRUCTION_FIFO_RDEN CTRL.vhd(145) " "Verilog HDL or VHDL warning at CTRL.vhd(145): object \"INSTRUCTION_FIFO_RDEN\" assigned a value but never read" {  } { { "CTRL.vhd" "" { Text "/home/daniel/RES_SS_2020/project/CTRL.vhd" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1595610395195 "|CTRL"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ALU_ENABLE CTRL.vhd(156) " "VHDL Signal Declaration warning at CTRL.vhd(156): used explicit default value for signal \"ALU_ENABLE\" because signal was never assigned a value" {  } { { "CTRL.vhd" "" { Text "/home/daniel/RES_SS_2020/project/CTRL.vhd" 156 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1595610395195 "|CTRL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "REG_ADDR_1 CTRL.vhd(159) " "Verilog HDL or VHDL warning at CTRL.vhd(159): object \"REG_ADDR_1\" assigned a value but never read" {  } { { "CTRL.vhd" "" { Text "/home/daniel/RES_SS_2020/project/CTRL.vhd" 159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1595610395195 "|CTRL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "REG_ADDR_2 CTRL.vhd(160) " "Verilog HDL or VHDL warning at CTRL.vhd(160): object \"REG_ADDR_2\" assigned a value but never read" {  } { { "CTRL.vhd" "" { Text "/home/daniel/RES_SS_2020/project/CTRL.vhd" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1595610395195 "|CTRL"}
{ "Error" "EVRFX_VHDL_INCOMPLETE_CASE" "CTRL.vhd(205) " "VHDL Case Statement error at CTRL.vhd(205): Case Statement choices must cover all possible values of expression" {  } { { "CTRL.vhd" "" { Text "/home/daniel/RES_SS_2020/project/CTRL.vhd" 205 0 0 } }  } 0 10313 "VHDL Case Statement error at %1!s!: Case Statement choices must cover all possible values of expression" 0 0 "Analysis & Synthesis" 0 -1 1595610395196 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1595610395196 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "911 " "Peak virtual memory: 911 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1595610395263 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jul 24 19:06:35 2020 " "Processing ended: Fri Jul 24 19:06:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1595610395263 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1595610395263 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1595610395263 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1595610395263 ""}
