Execute     source -notrace -encoding utf-8 C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command     ap_source done; 0.201 sec.
INFO-FLOW: Workspace C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls opened at Tue May 27 19:56:24 +0800 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 0.234 sec.
Execute   apply_ini C:/Users/liuut/Desktop/Project/test/hls_test/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:\Users\liuut\Desktop\Project\modules\matadd.cpp' from C:/Users/liuut/Desktop/Project/test/hls_test/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:\Users\liuut\Desktop\Project\modules\matadd.cpp' from C:/Users/liuut/Desktop/Project/test/hls_test/hls_config.cfg(10)
Execute     add_files C:\Users\liuut\Desktop\Project\modules\matadd.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/liuut/Desktop/Project/modules/matadd.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:\Users\liuut\Desktop\Project\modules\attention.cpp' from C:/Users/liuut/Desktop/Project/test/hls_test/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:\Users\liuut\Desktop\Project\modules\attention.cpp' from C:/Users/liuut/Desktop/Project/test/hls_test/hls_config.cfg(11)
Execute     add_files C:\Users\liuut\Desktop\Project\modules\attention.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/liuut/Desktop/Project/modules/attention.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:\Users\liuut\Desktop\Project\modules\matmul.cpp' from C:/Users/liuut/Desktop/Project/test/hls_test/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:\Users\liuut\Desktop\Project\modules\matmul.cpp' from C:/Users/liuut/Desktop/Project/test/hls_test/hls_config.cfg(12)
Execute     add_files C:\Users\liuut\Desktop\Project\modules\matmul.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/liuut/Desktop/Project/modules/matmul.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:\Users\liuut\Desktop\Project\modules\maxval_1D.cpp' from C:/Users/liuut/Desktop/Project/test/hls_test/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:\Users\liuut\Desktop\Project\modules\maxval_1D.cpp' from C:/Users/liuut/Desktop/Project/test/hls_test/hls_config.cfg(13)
Execute     add_files C:\Users\liuut\Desktop\Project\modules\maxval_1D.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/liuut/Desktop/Project/modules/maxval_1D.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:\Users\liuut\Desktop\Project\modules\softmax.cpp' from C:/Users/liuut/Desktop/Project/test/hls_test/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:\Users\liuut\Desktop\Project\modules\softmax.cpp' from C:/Users/liuut/Desktop/Project/test/hls_test/hls_config.cfg(14)
Execute     add_files C:\Users\liuut\Desktop\Project\modules\softmax.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/liuut/Desktop/Project/modules/softmax.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:\Users\liuut\Desktop\Project\modules\transpose.cpp' from C:/Users/liuut/Desktop/Project/test/hls_test/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:\Users\liuut\Desktop\Project\modules\transpose.cpp' from C:/Users/liuut/Desktop/Project/test/hls_test/hls_config.cfg(15)
Execute     add_files C:\Users\liuut\Desktop\Project\modules\transpose.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/liuut/Desktop/Project/modules/transpose.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:\Users\liuut\Desktop\Project\testbenches\top_tb.cpp' from C:/Users/liuut/Desktop/Project/test/hls_test/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:\Users\liuut\Desktop\Project\testbenches\top_tb.cpp' from C:/Users/liuut/Desktop/Project/test/hls_test/hls_config.cfg(16)
Execute     add_files -tb C:\Users\liuut\Desktop\Project\testbenches\top_tb.cpp 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/liuut/Desktop/Project/testbenches/top_tb.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=attention' from C:/Users/liuut/Desktop/Project/test/hls_test/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'syn.top=attention' from C:/Users/liuut/Desktop/Project/test/hls_test/hls_config.cfg(17)
Execute     set_top attention 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vitis' from C:/Users/liuut/Desktop/Project/test/hls_test/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' from C:/Users/liuut/Desktop/Project/test/hls_test/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vitis configuration: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Execute     send_msg_by_id INFO @200-1465@%s 'part=xcu50-fsvh2104-2-e' from C:/Users/liuut/Desktop/Project/test/hls_test/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xcu50-fsvh2104-2-e' from C:/Users/liuut/Desktop/Project/test/hls_test/hls_config.cfg(1)
Execute     set_part xcu50-fsvh2104-2-e 
Execute       create_platform xcu50-fsvh2104-2-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
Command       create_platform done; 2.329 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.457 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=300MHz' from C:/Users/liuut/Desktop/Project/test/hls_test/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'clock=300MHz' from C:/Users/liuut/Desktop/Project/test/hls_test/hls_config.cfg(7)
Execute     create_clock -period 300MHz 
Execute       ap_set_clock -name default -period 3.333 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
Execute     send_msg_by_id INFO @200-1465@%s 'clock_uncertainty=0.4ns' from C:/Users/liuut/Desktop/Project/test/hls_test/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=0.4ns' from C:/Users/liuut/Desktop/Project/test/hls_test/hls_config.cfg(8)
Execute     set_clock_uncertainty 0.4ns 
Execute       ap_set_clock -name default -uncertainty 0.4 -unit ns 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.4ns.
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=1' from C:/Users/liuut/Desktop/Project/test/hls_test/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from C:/Users/liuut/Desktop/Project/test/hls_test/hls_config.cfg(9)
Execute     config_csim -code_analyzer=1 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from C:/Users/liuut/Desktop/Project/test/hls_test/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Users/liuut/Desktop/Project/test/hls_test/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 2.592 sec.
Execute   apply_ini C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/config.cmdline 
Execute   ::AP::init_summary_file csynth 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 4.114 seconds; current allocated memory: 274.117 MB.
Execute       set_directive_top attention -name=attention 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file 'C:/Users/liuut/Desktop/Project/modules/transpose.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling C:/Users/liuut/Desktop/Project/modules/transpose.cpp as C++
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang C:/Users/liuut/Desktop/Project/modules/transpose.cpp -foptimization-record-file=C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/transpose.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis/2024.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3.333 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/transpose.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e > C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/transpose.cpp.clang.out.log 2> C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/transpose.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.6 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/transpose.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e > C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/clang.out.log 2> C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/transpose.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/.systemc_flag -fix-errors C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/transpose.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.296 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/transpose.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/all.directive.json -fix-errors C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/transpose.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.25 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/transpose.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/transpose.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/transpose.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/transpose.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/transpose.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.293 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/transpose.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/transpose.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/transpose.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/transpose.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/transpose.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/transpose.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3.333 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/transpose.bc {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e > C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/transpose.pp.0.cpp.clang.out.log 2> C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/transpose.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'C:/Users/liuut/Desktop/Project/modules/softmax.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling C:/Users/liuut/Desktop/Project/modules/softmax.cpp as C++
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang C:/Users/liuut/Desktop/Project/modules/softmax.cpp -foptimization-record-file=C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/softmax.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis/2024.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3.333 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/softmax.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e > C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/softmax.cpp.clang.out.log 2> C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/softmax.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.8 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/softmax.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e > C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/clang.out.log 2> C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/softmax.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/.systemc_flag -fix-errors C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/softmax.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.225 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/softmax.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/all.directive.json -fix-errors C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/softmax.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.232 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/softmax.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/softmax.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/softmax.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/softmax.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/softmax.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.382 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/softmax.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/softmax.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/softmax.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/softmax.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/softmax.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/softmax.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3.333 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/softmax.bc {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e > C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/softmax.pp.0.cpp.clang.out.log 2> C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/softmax.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'C:/Users/liuut/Desktop/Project/modules/maxval_1D.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling C:/Users/liuut/Desktop/Project/modules/maxval_1D.cpp as C++
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang C:/Users/liuut/Desktop/Project/modules/maxval_1D.cpp -foptimization-record-file=C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/maxval_1D.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis/2024.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3.333 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/maxval_1D.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e > C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/maxval_1D.cpp.clang.out.log 2> C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/maxval_1D.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.7 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/maxval_1D.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e > C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/clang.out.log 2> C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/maxval_1D.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/.systemc_flag -fix-errors C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/maxval_1D.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.142 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/maxval_1D.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/all.directive.json -fix-errors C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/maxval_1D.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.156 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/maxval_1D.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/maxval_1D.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/maxval_1D.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/maxval_1D.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/maxval_1D.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.247 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/maxval_1D.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/maxval_1D.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/maxval_1D.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/maxval_1D.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/maxval_1D.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/maxval_1D.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3.333 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/maxval_1D.bc {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e > C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/maxval_1D.pp.0.cpp.clang.out.log 2> C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/maxval_1D.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'C:/Users/liuut/Desktop/Project/modules/matmul.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling C:/Users/liuut/Desktop/Project/modules/matmul.cpp as C++
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang C:/Users/liuut/Desktop/Project/modules/matmul.cpp -foptimization-record-file=C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/matmul.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis/2024.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3.333 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/matmul.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e > C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/matmul.cpp.clang.out.log 2> C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/matmul.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.5 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/matmul.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e > C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/clang.out.log 2> C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/matmul.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/.systemc_flag -fix-errors C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/matmul.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.141 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/matmul.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/all.directive.json -fix-errors C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/matmul.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.195 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/matmul.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/matmul.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/matmul.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/matmul.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/matmul.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.248 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/matmul.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/matmul.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/matmul.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/matmul.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/matmul.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/matmul.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3.333 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/matmul.bc {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e > C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/matmul.pp.0.cpp.clang.out.log 2> C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/matmul.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'C:/Users/liuut/Desktop/Project/modules/attention.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling C:/Users/liuut/Desktop/Project/modules/attention.cpp as C++
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang C:/Users/liuut/Desktop/Project/modules/attention.cpp -foptimization-record-file=C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis/2024.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3.333 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e > C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention.cpp.clang.out.log 2> C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.6 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e > C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/clang.out.log 2> C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/.systemc_flag -fix-errors C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.162 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/all.directive.json -fix-errors C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.232 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.422 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3.333 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention.bc {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e > C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention.pp.0.cpp.clang.out.log 2> C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'C:/Users/liuut/Desktop/Project/modules/matadd.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling C:/Users/liuut/Desktop/Project/modules/matadd.cpp as C++
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang C:/Users/liuut/Desktop/Project/modules/matadd.cpp -foptimization-record-file=C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/matadd.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis/2024.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3.333 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/matadd.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e > C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/matadd.cpp.clang.out.log 2> C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/matadd.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.7 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/matadd.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e > C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/clang.out.log 2> C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/matadd.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/.systemc_flag -fix-errors C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/matadd.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.142 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/matadd.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/all.directive.json -fix-errors C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/matadd.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.22 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/matadd.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/matadd.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/matadd.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/matadd.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/matadd.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.251 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/matadd.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/matadd.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/matadd.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/matadd.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/matadd.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/matadd.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3.333 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/matadd.bc {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e > C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/matadd.pp.0.cpp.clang.out.log 2> C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/matadd.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 17.349 seconds; current allocated memory: 277.180 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/transpose.g.bc" "C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/softmax.g.bc" "C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/maxval_1D.g.bc" "C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/matmul.g.bc" "C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention.g.bc" "C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/matadd.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/transpose.g.bc C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/softmax.g.bc C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/maxval_1D.g.bc C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/matmul.g.bc C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention.g.bc C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/matadd.g.bc -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/a.g.ld.0.bc > C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Command       run_link_or_opt done; 0.313 sec.
Execute       run_link_or_opt -opt -out C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.314 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command       run_link_or_opt done; 2.714 sec.
Execute       run_link_or_opt -opt -out C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=attention -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=attention -reflow-float-conversion -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 1.165 sec.
Execute       run_link_or_opt -out C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libfloatconversion_39.bc -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Command       run_link_or_opt done; 0.128 sec.
Execute       run_link_or_opt -opt -out C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=attention 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=attention -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.123 sec.
Execute       send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=attention -mllvm -hls-db-dir -mllvm C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/../../kernel.xml -mllvm -top-io-mapping-info=C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=64 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -mllvm -default-clock-period=3.333 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=0.4 -x ir C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e 2> C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,350 Compile/Link C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,350 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 328 Unroll/Inline (step 1) C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 328 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 204 Unroll/Inline (step 2) C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 204 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 183 Unroll/Inline (step 3) C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 183 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 152 Unroll/Inline (step 4) C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 152 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 156 Array/Struct (step 1) C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 156 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 156 Array/Struct (step 2) C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 156 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 156 Array/Struct (step 3) C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 156 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 156 Array/Struct (step 4) C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 156 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 157 Array/Struct (step 5) C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 157 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 157 Performance (step 1) C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 157 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 169 Performance (step 2) C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 169 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 250 Performance (step 3) C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 250 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 232 Performance (step 4) C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 232 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 229 HW Transforms (step 1) C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 229 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 265 HW Transforms (step 2) C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 265 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/report/csynth_design_size.rpt
Command       send_msg_by_id done; 0.859 sec.
INFO: [HLS 214-359] Unrolling loop 'VITIS_LOOP_11_3' (C:/Users/liuut/Desktop/Project/modules/matmul.cpp:11:30) in function 'matmul<2, 2, 3>': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2). (C:/Users/liuut/Desktop/Project/modules/matmul.cpp:2:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_11_3' (C:/Users/liuut/Desktop/Project/modules/matmul.cpp:11:30) in function 'matmul<2, 2, 3>' completely with a factor of 2 (C:/Users/liuut/Desktop/Project/modules/matmul.cpp:2:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_11_3' (C:/Users/liuut/Desktop/Project/modules/matmul.cpp:11:30) in function 'matmul<2, 3, 2>' partially with a factor of 2 (C:/Users/liuut/Desktop/Project/modules/matmul.cpp:2:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'void transpose<2, 3>(int (*) [2], int (*) [3])' into 'attention(int (*) [3], int (*) [3], int (*) [3], int (*) [3], int)' (C:/Users/liuut/Desktop/Project/modules/attention.cpp:12:0)
INFO: [HLS 214-178] Inlining function 'void matmul<2, 3, 2>(int (*) [2], int (*) [3], int (*) [2])' into 'attention(int (*) [3], int (*) [3], int (*) [3], int (*) [3], int)' (C:/Users/liuut/Desktop/Project/modules/attention.cpp:12:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'attention(int (*) [3], int (*) [3], int (*) [3], int (*) [3], int)' (C:/Users/liuut/Desktop/Project/modules/attention.cpp:12:0)
INFO: [HLS 214-178] Inlining function 'void matmul<2, 2, 3>(int (*) [3], int (*) [2], int (*) [3])' into 'attention(int (*) [3], int (*) [3], int (*) [3], int (*) [3], int)' (C:/Users/liuut/Desktop/Project/modules/attention.cpp:12:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_8_2> at C:/Users/liuut/Desktop/Project/modules/transpose.cpp:8:25 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_11_3> at C:/Users/liuut/Desktop/Project/modules/matmul.cpp:11:30 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_26_2> at C:/Users/liuut/Desktop/Project/modules/attention.cpp:26:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_32_4> at C:/Users/liuut/Desktop/Project/modules/attention.cpp:32:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_8_1> at C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8:18 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_9_2' is marked as complete unroll implied by the pipeline pragma (C:/Users/liuut/Desktop/Project/modules/matmul.cpp:9:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_2' (C:/Users/liuut/Desktop/Project/modules/matmul.cpp:9:25) in function 'attention' completely with a factor of 3 (C:/Users/liuut/Desktop/Project/modules/attention.cpp:12:0)
INFO: [HLS 214-421] Automatically partitioning small array 'out' completely based on array size. (C:/Users/liuut/Desktop/Project/modules/attention.cpp:22:9)
INFO: [HLS 214-421] Automatically partitioning small array 'qk_scaled' completely based on array size. (C:/Users/liuut/Desktop/Project/modules/attention.cpp:24:9)
INFO: [HLS 214-421] Automatically partitioning small array 'in1' completely based on array size. (C:/Users/liuut/Desktop/Project/modules/attention.cpp:30:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'qk' due to pipeline pragma (C:/Users/liuut/Desktop/Project/modules/attention.cpp:22:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'qk' due to pipeline pragma (C:/Users/liuut/Desktop/Project/modules/attention.cpp:22:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'qk_scaled' due to pipeline pragma (C:/Users/liuut/Desktop/Project/modules/attention.cpp:24:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'qk_scaled' due to pipeline pragma (C:/Users/liuut/Desktop/Project/modules/attention.cpp:24:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'qk_scaled_exp' due to pipeline pragma (C:/Users/liuut/Desktop/Project/modules/attention.cpp:30:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'qk_scaled_exp' due to pipeline pragma (C:/Users/liuut/Desktop/Project/modules/attention.cpp:30:9)
INFO: [HLS 214-248] Applying array_partition to 'qk': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (C:/Users/liuut/Desktop/Project/modules/attention.cpp:22:9)
INFO: [HLS 214-248] Applying array_partition to 'qk_scaled': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (C:/Users/liuut/Desktop/Project/modules/attention.cpp:24:9)
INFO: [HLS 214-248] Applying array_partition to 'qk_scaled_exp': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (C:/Users/liuut/Desktop/Project/modules/attention.cpp:30:9)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/../../kernel.xml -> C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 13.596 seconds; current allocated memory: 279.488 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 279.496 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top attention -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/a.g.0.bc -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 285.285 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/a.g.1.bc -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/a.g.2.prechk.bc -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 288.188 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/a.g.1.bc to C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/a.o.1.bc -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 0.108 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/a.o.1.tmp.bc -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/liuut/Desktop/Project/modules/matmul.cpp:11:54) to (C:/Users/liuut/Desktop/Project/modules/matmul.cpp:11:30) in function 'attention'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15:23) to (C:/Users/liuut/Desktop/Project/modules/matmul.cpp:9:25) in function 'attention'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/liuut/Desktop/Project/modules/attention.cpp:24:9) to (C:/Users/liuut/Desktop/Project/modules/attention.cpp:26:26) in function 'attention'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/liuut/Desktop/Project/modules/attention.cpp:30:9) to (C:/Users/liuut/Desktop/Project/modules/attention.cpp:32:26) in function 'attention'... converting 4 basic blocks.
Command         transform done; 1.454 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.569 seconds; current allocated memory: 311.066 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/a.o.2.bc -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_7_1'(C:/Users/liuut/Desktop/Project/modules/transpose.cpp:7:18) and 'VITIS_LOOP_8_2'(C:/Users/liuut/Desktop/Project/modules/transpose.cpp:8:25) in function 'attention' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_9_2'(C:/Users/liuut/Desktop/Project/modules/matmul.cpp:9:25) and 'VITIS_LOOP_11_3'(C:/Users/liuut/Desktop/Project/modules/matmul.cpp:11:30) in function 'attention' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_8_1'(C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8:18) and 'VITIS_LOOP_9_2'(C:/Users/liuut/Desktop/Project/modules/matmul.cpp:9:25) in function 'attention' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_25_1'(C:/Users/liuut/Desktop/Project/modules/attention.cpp:25:22) and 'VITIS_LOOP_26_2'(C:/Users/liuut/Desktop/Project/modules/attention.cpp:26:26) in function 'attention' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_31_3'(C:/Users/liuut/Desktop/Project/modules/attention.cpp:31:22) and 'VITIS_LOOP_32_4'(C:/Users/liuut/Desktop/Project/modules/attention.cpp:32:26) in function 'attention' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_7_1' (C:/Users/liuut/Desktop/Project/modules/transpose.cpp:7:18) in function 'attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_9_2' (C:/Users/liuut/Desktop/Project/modules/matmul.cpp:9:25) in function 'attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_8_1' (C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8:18) in function 'attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_1' (C:/Users/liuut/Desktop/Project/modules/attention.cpp:25:22) in function 'attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_31_3' (C:/Users/liuut/Desktop/Project/modules/attention.cpp:31:22) in function 'attention'.
Execute           auto_get_db
Command         transform done; 0.475 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/a.o.3.bc -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.575 seconds; current allocated memory: 350.594 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 2.392 sec.
Command     elaborate done; 33.367 sec.
Execute     ap_eval exec zip -j C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.498 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'attention' ...
Execute       ap_set_top_model attention 
Execute       get_model_list attention -filter all-wo-channel -topdown 
Execute       preproc_iomode -model attention 
Execute       preproc_iomode -model attention_Pipeline_VITIS_LOOP_8_1 
Execute       preproc_iomode -model attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4 
Execute       preproc_iomode -model attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2 
Execute       preproc_iomode -model attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 
Execute       preproc_iomode -model attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2 
Execute       get_model_list attention -filter all-wo-channel 
INFO-FLOW: Model list for configure: attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2 attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2 attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4 attention_Pipeline_VITIS_LOOP_8_1 attention
INFO-FLOW: Configuring Module : attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2 ...
Execute       set_default_model attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2 
Execute       apply_spec_resource_limit attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2 
INFO-FLOW: Configuring Module : attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 ...
Execute       set_default_model attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 
Execute       apply_spec_resource_limit attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 
INFO-FLOW: Configuring Module : attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2 ...
Execute       set_default_model attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2 
Execute       apply_spec_resource_limit attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2 
INFO-FLOW: Configuring Module : attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4 ...
Execute       set_default_model attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4 
Execute       apply_spec_resource_limit attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4 
INFO-FLOW: Configuring Module : attention_Pipeline_VITIS_LOOP_8_1 ...
Execute       set_default_model attention_Pipeline_VITIS_LOOP_8_1 
Execute       apply_spec_resource_limit attention_Pipeline_VITIS_LOOP_8_1 
INFO-FLOW: Configuring Module : attention ...
Execute       set_default_model attention 
Execute       apply_spec_resource_limit attention 
INFO-FLOW: Model list for preprocess: attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2 attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2 attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4 attention_Pipeline_VITIS_LOOP_8_1 attention
INFO-FLOW: Preprocessing Module: attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2 ...
Execute       set_default_model attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2 
Execute       cdfg_preprocess -model attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2 
Execute       rtl_gen_preprocess attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2 
INFO-FLOW: Preprocessing Module: attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 ...
Execute       set_default_model attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 
Execute       cdfg_preprocess -model attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 
Execute       rtl_gen_preprocess attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 
INFO-FLOW: Preprocessing Module: attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2 ...
Execute       set_default_model attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2 
Execute       cdfg_preprocess -model attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2 
Execute       rtl_gen_preprocess attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2 
INFO-FLOW: Preprocessing Module: attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4 ...
Execute       set_default_model attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4 
Execute       cdfg_preprocess -model attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4 
Execute       rtl_gen_preprocess attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4 
INFO-FLOW: Preprocessing Module: attention_Pipeline_VITIS_LOOP_8_1 ...
Execute       set_default_model attention_Pipeline_VITIS_LOOP_8_1 
Execute       cdfg_preprocess -model attention_Pipeline_VITIS_LOOP_8_1 
Execute       rtl_gen_preprocess attention_Pipeline_VITIS_LOOP_8_1 
INFO-FLOW: Preprocessing Module: attention ...
Execute       set_default_model attention 
Execute       cdfg_preprocess -model attention 
Execute       rtl_gen_preprocess attention 
INFO-FLOW: Model list for synthesis: attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2 attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2 attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4 attention_Pipeline_VITIS_LOOP_8_1 attention
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2 
Execute       schedule -model attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_7_1_VITIS_LOOP_8_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_7_1_VITIS_LOOP_8_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.203 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.846 seconds; current allocated memory: 354.145 MB.
Execute       syn_report -verbosereport -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2.verbose.sched.rpt 
Execute         list_part -family xcu50-fsvh2104-2-e 
Execute           ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute       db_write -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2.sched.adb -f 
INFO-FLOW: Finish scheduling attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2.
Execute       set_default_model attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2 
Execute       bind -model attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 355.215 MB.
Execute       syn_report -verbosereport -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2.verbose.bind.rpt 
Execute         list_part -family xcu50-fsvh2104-2-e 
Execute           ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute       db_write -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2.bind.adb -f 
INFO-FLOW: Finish binding attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 
Execute       schedule -model attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.151 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.433 seconds; current allocated memory: 356.023 MB.
Execute       syn_report -verbosereport -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3.verbose.sched.rpt 
Execute         list_part -family xcu50-fsvh2104-2-e 
Execute           ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute       db_write -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3.sched.adb -f 
INFO-FLOW: Finish scheduling attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3.
Execute       set_default_model attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 
Execute       bind -model attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.132 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 356.074 MB.
Execute       syn_report -verbosereport -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3.verbose.bind.rpt 
Execute         list_part -family xcu50-fsvh2104-2-e 
Execute           ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute       db_write -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3.bind.adb -f 
INFO-FLOW: Finish binding attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2 
Execute       schedule -model attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 36, loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.111 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 356.465 MB.
Execute       syn_report -verbosereport -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2.verbose.sched.rpt 
Execute         list_part -family xcu50-fsvh2104-2-e 
Execute           ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute       db_write -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2.sched.adb -f 
INFO-FLOW: Finish scheduling attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2.
Execute       set_default_model attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2 
Execute       bind -model attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 356.531 MB.
Execute       syn_report -verbosereport -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2.verbose.bind.rpt 
Execute         list_part -family xcu50-fsvh2104-2-e 
Execute           ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute       db_write -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2.bind.adb -f 
INFO-FLOW: Finish binding attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4 
Execute       schedule -model attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3_VITIS_LOOP_32_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 27, loop 'VITIS_LOOP_31_3_VITIS_LOOP_32_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.127 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 357.059 MB.
Execute       syn_report -verbosereport -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4.verbose.sched.rpt 
Execute         list_part -family xcu50-fsvh2104-2-e 
Execute           ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute       db_write -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4.sched.adb -f 
INFO-FLOW: Finish scheduling attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4.
Execute       set_default_model attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4 
Execute       bind -model attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.131 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 357.195 MB.
Execute       syn_report -verbosereport -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4.verbose.bind.rpt 
Execute         list_part -family xcu50-fsvh2104-2-e 
Execute           ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute       db_write -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4.bind.adb -f 
INFO-FLOW: Finish binding attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'attention_Pipeline_VITIS_LOOP_8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model attention_Pipeline_VITIS_LOOP_8_1 
Execute       schedule -model attention_Pipeline_VITIS_LOOP_8_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-885] The II Violation in module 'attention_Pipeline_VITIS_LOOP_8_1' (loop 'VITIS_LOOP_8_1'): Unable to schedule 'store' operation 0 bit ('out_r_addr_1_write_ln15', C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36) of variable 'sum', C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36 on array 'out_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.678 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.785 seconds; current allocated memory: 357.531 MB.
Execute       syn_report -verbosereport -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention_Pipeline_VITIS_LOOP_8_1.verbose.sched.rpt 
Execute         list_part -family xcu50-fsvh2104-2-e 
Execute           ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute       db_write -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention_Pipeline_VITIS_LOOP_8_1.sched.adb -f 
INFO-FLOW: Finish scheduling attention_Pipeline_VITIS_LOOP_8_1.
Execute       set_default_model attention_Pipeline_VITIS_LOOP_8_1 
Execute       bind -model attention_Pipeline_VITIS_LOOP_8_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.122 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 357.812 MB.
Execute       syn_report -verbosereport -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention_Pipeline_VITIS_LOOP_8_1.verbose.bind.rpt 
Execute         list_part -family xcu50-fsvh2104-2-e 
Execute           ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute       db_write -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention_Pipeline_VITIS_LOOP_8_1.bind.adb -f 
INFO-FLOW: Finish binding attention_Pipeline_VITIS_LOOP_8_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'attention' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model attention 
Execute       schedule -model attention 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 358.059 MB.
Execute       syn_report -verbosereport -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention.verbose.sched.rpt 
Execute         list_part -family xcu50-fsvh2104-2-e 
Execute           ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute       db_write -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention.sched.adb -f 
INFO-FLOW: Finish scheduling attention.
Execute       set_default_model attention 
Execute       bind -model attention 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.127 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 358.488 MB.
Execute       syn_report -verbosereport -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention.verbose.bind.rpt 
Execute         list_part -family xcu50-fsvh2104-2-e 
Execute           ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute       db_write -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention.bind.adb -f 
INFO-FLOW: Finish binding attention.
Execute       get_model_list attention -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2 
Execute       rtl_gen_preprocess attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 
Execute       rtl_gen_preprocess attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2 
Execute       rtl_gen_preprocess attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4 
Execute       rtl_gen_preprocess attention_Pipeline_VITIS_LOOP_8_1 
Execute       rtl_gen_preprocess attention 
INFO-FLOW: Model list for RTL generation: attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2 attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2 attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4 attention_Pipeline_VITIS_LOOP_8_1 attention
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2 -top_prefix attention_ -sub_prefix attention_ -mg_file C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2' pipeline 'VITIS_LOOP_7_1_VITIS_LOOP_8_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2/k_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2/k_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 359.926 MB.
Execute       source C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention.rtl_wrap.cfg.tcl 
Execute       gen_rtl attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2 -style xilinx -f -lang vhdl -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/vhdl/attention_attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2 
Execute       gen_rtl attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2 -style xilinx -f -lang vlog -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/verilog/attention_attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2 
Execute       syn_report -csynth -model attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2 -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/report/attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_csynth.rpt 
Execute         list_part -family xcu50-fsvh2104-2-e 
Execute           ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute       syn_report -rtlxml -model attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2 -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/report/attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_csynth.xml 
Execute         list_part -family xcu50-fsvh2104-2-e 
Execute           ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute       syn_report -verbosereport -model attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2 -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2.verbose.rpt 
Execute         list_part -family xcu50-fsvh2104-2-e 
Execute           ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute       db_write -model attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2 -f -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2.adb 
Execute       db_write -model attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2 -bindview -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2 -p C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 -top_prefix attention_ -sub_prefix attention_ -mg_file C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3' pipeline 'VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3/q_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3/q_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3/q_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3/q_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3'.
Command       create_rtl_model done; 0.199 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.412 seconds; current allocated memory: 363.156 MB.
Execute       source C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention.rtl_wrap.cfg.tcl 
Execute       gen_rtl attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 -style xilinx -f -lang vhdl -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/vhdl/attention_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 
Execute       gen_rtl attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 -style xilinx -f -lang vlog -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/verilog/attention_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 
Execute       syn_report -csynth -model attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/report/attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_csynth.rpt 
Execute         list_part -family xcu50-fsvh2104-2-e 
Execute           ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute       syn_report -rtlxml -model attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/report/attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_csynth.xml 
Execute         list_part -family xcu50-fsvh2104-2-e 
Execute           ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute       syn_report -verbosereport -model attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3.verbose.rpt 
Execute         list_part -family xcu50-fsvh2104-2-e 
Execute           ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute       db_write -model attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 -f -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3.adb 
Execute       db_write -model attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 -bindview -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 -p C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2 -top_prefix attention_ -sub_prefix attention_ -mg_file C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2' pipeline 'VITIS_LOOP_25_1_VITIS_LOOP_26_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_32ns_32ns_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2'.
Command       create_rtl_model done; 0.155 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.931 seconds; current allocated memory: 366.609 MB.
Execute       source C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention.rtl_wrap.cfg.tcl 
Execute       gen_rtl attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2 -style xilinx -f -lang vhdl -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/vhdl/attention_attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2 
Execute       gen_rtl attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2 -style xilinx -f -lang vlog -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/verilog/attention_attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2 
Execute       syn_report -csynth -model attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2 -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/report/attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_csynth.rpt 
Execute         list_part -family xcu50-fsvh2104-2-e 
Execute           ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute       syn_report -rtlxml -model attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2 -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/report/attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_csynth.xml 
Execute         list_part -family xcu50-fsvh2104-2-e 
Execute           ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute       syn_report -verbosereport -model attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2 -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2.verbose.rpt 
Execute         list_part -family xcu50-fsvh2104-2-e 
Execute           ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute       db_write -model attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2 -f -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2.adb 
Execute       db_write -model attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2 -bindview -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2 -p C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4 -top_prefix attention_ -sub_prefix attention_ -mg_file C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4' pipeline 'VITIS_LOOP_31_3_VITIS_LOOP_32_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_20_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4'.
Command       create_rtl_model done; 0.256 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.615 seconds; current allocated memory: 369.188 MB.
Execute       source C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention.rtl_wrap.cfg.tcl 
Execute       gen_rtl attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4 -style xilinx -f -lang vhdl -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/vhdl/attention_attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4 
Execute       gen_rtl attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4 -style xilinx -f -lang vlog -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/verilog/attention_attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4 
Execute       syn_report -csynth -model attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4 -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/report/attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4_csynth.rpt 
Execute         list_part -family xcu50-fsvh2104-2-e 
Execute           ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute       syn_report -rtlxml -model attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4 -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/report/attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4_csynth.xml 
Execute         list_part -family xcu50-fsvh2104-2-e 
Execute           ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute       syn_report -verbosereport -model attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4 -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4.verbose.rpt 
Execute         list_part -family xcu50-fsvh2104-2-e 
Execute           ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute       db_write -model attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4 -f -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4.adb 
Execute       db_write -model attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4 -bindview -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4 -p C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'attention_Pipeline_VITIS_LOOP_8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model attention_Pipeline_VITIS_LOOP_8_1 -top_prefix attention_ -sub_prefix attention_ -mg_file C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention_Pipeline_VITIS_LOOP_8_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'attention_Pipeline_VITIS_LOOP_8_1' pipeline 'VITIS_LOOP_8_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'attention_Pipeline_VITIS_LOOP_8_1'.
Command       create_rtl_model done; 0.104 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.655 seconds; current allocated memory: 371.594 MB.
Execute       source C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention.rtl_wrap.cfg.tcl 
Execute       gen_rtl attention_Pipeline_VITIS_LOOP_8_1 -style xilinx -f -lang vhdl -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/vhdl/attention_attention_Pipeline_VITIS_LOOP_8_1 
Execute       gen_rtl attention_Pipeline_VITIS_LOOP_8_1 -style xilinx -f -lang vlog -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/verilog/attention_attention_Pipeline_VITIS_LOOP_8_1 
Execute       syn_report -csynth -model attention_Pipeline_VITIS_LOOP_8_1 -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/report/attention_Pipeline_VITIS_LOOP_8_1_csynth.rpt 
Execute         list_part -family xcu50-fsvh2104-2-e 
Execute           ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute       syn_report -rtlxml -model attention_Pipeline_VITIS_LOOP_8_1 -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/report/attention_Pipeline_VITIS_LOOP_8_1_csynth.xml 
Execute         list_part -family xcu50-fsvh2104-2-e 
Execute           ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute       syn_report -verbosereport -model attention_Pipeline_VITIS_LOOP_8_1 -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention_Pipeline_VITIS_LOOP_8_1.verbose.rpt 
Execute         list_part -family xcu50-fsvh2104-2-e 
Execute           ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute       db_write -model attention_Pipeline_VITIS_LOOP_8_1 -f -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention_Pipeline_VITIS_LOOP_8_1.adb 
Execute       db_write -model attention_Pipeline_VITIS_LOOP_8_1 -bindview -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info attention_Pipeline_VITIS_LOOP_8_1 -p C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention_Pipeline_VITIS_LOOP_8_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'attention' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model attention -top_prefix  -sub_prefix attention_ -mg_file C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'attention/out_r' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'attention/q' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'attention/k' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'attention/v' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'attention/d_k' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'attention' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'd_k' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Setting dangling out port 'attention/q_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'attention/q_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'attention/q_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'attention/q_Din_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'attention/k_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'attention/k_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'attention/v_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'attention/v_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'attention/v_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'attention/v_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'attention'.
INFO: [RTMG 210-278] Implementing memory 'attention_k_t_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.865 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.209 seconds; current allocated memory: 373.715 MB.
Execute       source C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention.rtl_wrap.cfg.tcl 
Execute       gen_rtl attention -istop -style xilinx -f -lang vhdl -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/vhdl/attention 
Execute       gen_rtl attention -istop -style xilinx -f -lang vlog -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/verilog/attention 
Execute       syn_report -csynth -model attention -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/report/attention_csynth.rpt 
Execute         list_part -family xcu50-fsvh2104-2-e 
Execute           ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute       syn_report -rtlxml -model attention -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/report/attention_csynth.xml 
Execute         list_part -family xcu50-fsvh2104-2-e 
Execute           ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute       syn_report -verbosereport -model attention -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention.verbose.rpt 
Execute         list_part -family xcu50-fsvh2104-2-e 
Execute           ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute       db_write -model attention -f -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention.adb 
Execute       db_write -model attention -bindview -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info attention -p C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention 
Execute       export_constraint_db -f -tool general -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention.constraint.tcl 
Execute       syn_report -designview -model attention -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention.design.xml 
Execute       syn_report -csynthDesign -model attention -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/report/csynth.rpt -MHOut C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xcu50-fsvh2104-2-e 
Execute           ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute       syn_report -wcfg -model attention -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model attention -o C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention.protoinst 
Execute       sc_get_clocks attention 
Execute       sc_get_portdomain attention 
INFO-FLOW: Model list for RTL component generation: attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2 attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2 attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4 attention_Pipeline_VITIS_LOOP_8_1 attention
INFO-FLOW: Handling components in module [attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2] ... 
Execute       source C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2.compgen.tcl 
INFO-FLOW: Found component attention_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model attention_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3] ... 
Execute       source C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3.compgen.tcl 
INFO-FLOW: Found component attention_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model attention_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2] ... 
Execute       source C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2.compgen.tcl 
INFO-FLOW: Found component attention_sdiv_32ns_32ns_32_36_1.
INFO-FLOW: Append model attention_sdiv_32ns_32ns_32_36_1
INFO-FLOW: Found component attention_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model attention_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4] ... 
Execute       source C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4.compgen.tcl 
INFO-FLOW: Found component attention_sitodp_32ns_64_4_no_dsp_1.
INFO-FLOW: Append model attention_sitodp_32ns_64_4_no_dsp_1
INFO-FLOW: Found component attention_dexp_64ns_64ns_64_20_full_dsp_1.
INFO-FLOW: Append model attention_dexp_64ns_64ns_64_20_full_dsp_1
INFO-FLOW: Found component attention_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model attention_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [attention_Pipeline_VITIS_LOOP_8_1] ... 
Execute       source C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention_Pipeline_VITIS_LOOP_8_1.compgen.tcl 
INFO-FLOW: Found component attention_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model attention_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [attention] ... 
Execute       source C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention.compgen.tcl 
INFO-FLOW: Found component attention_mul_32s_32s_32_2_1.
INFO-FLOW: Append model attention_mul_32s_32s_32_2_1
INFO-FLOW: Found component attention_mul_32s_32s_32_2_1.
INFO-FLOW: Append model attention_mul_32s_32s_32_2_1
INFO-FLOW: Found component attention_k_t_RAM_AUTO_1R1W.
INFO-FLOW: Append model attention_k_t_RAM_AUTO_1R1W
INFO-FLOW: Found component attention_control_s_axi.
INFO-FLOW: Append model attention_control_s_axi
INFO-FLOW: Append model attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2
INFO-FLOW: Append model attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3
INFO-FLOW: Append model attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2
INFO-FLOW: Append model attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4
INFO-FLOW: Append model attention_Pipeline_VITIS_LOOP_8_1
INFO-FLOW: Append model attention
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: attention_flow_control_loop_pipe_sequential_init attention_flow_control_loop_pipe_sequential_init attention_sdiv_32ns_32ns_32_36_1 attention_flow_control_loop_pipe_sequential_init attention_sitodp_32ns_64_4_no_dsp_1 attention_dexp_64ns_64ns_64_20_full_dsp_1 attention_flow_control_loop_pipe_sequential_init attention_flow_control_loop_pipe_sequential_init attention_mul_32s_32s_32_2_1 attention_mul_32s_32s_32_2_1 attention_k_t_RAM_AUTO_1R1W attention_control_s_axi attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2 attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2 attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4 attention_Pipeline_VITIS_LOOP_8_1 attention
INFO-FLOW: Generating C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model attention_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model attention_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model attention_sdiv_32ns_32ns_32_36_1
INFO-FLOW: To file: write model attention_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model attention_sitodp_32ns_64_4_no_dsp_1
INFO-FLOW: To file: write model attention_dexp_64ns_64ns_64_20_full_dsp_1
INFO-FLOW: To file: write model attention_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model attention_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model attention_mul_32s_32s_32_2_1
INFO-FLOW: To file: write model attention_mul_32s_32s_32_2_1
INFO-FLOW: To file: write model attention_k_t_RAM_AUTO_1R1W
INFO-FLOW: To file: write model attention_control_s_axi
INFO-FLOW: To file: write model attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2
INFO-FLOW: To file: write model attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3
INFO-FLOW: To file: write model attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2
INFO-FLOW: To file: write model attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4
INFO-FLOW: To file: write model attention_Pipeline_VITIS_LOOP_8_1
INFO-FLOW: To file: write model attention
INFO-FLOW: Generating C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.104 sec.
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.148 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=3.333 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/vhdl' dstVlogDir='C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/vlog' tclDir='C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db' modelList='attention_flow_control_loop_pipe_sequential_init
attention_flow_control_loop_pipe_sequential_init
attention_sdiv_32ns_32ns_32_36_1
attention_flow_control_loop_pipe_sequential_init
attention_sitodp_32ns_64_4_no_dsp_1
attention_dexp_64ns_64ns_64_20_full_dsp_1
attention_flow_control_loop_pipe_sequential_init
attention_flow_control_loop_pipe_sequential_init
attention_mul_32s_32s_32_2_1
attention_mul_32s_32s_32_2_1
attention_k_t_RAM_AUTO_1R1W
attention_control_s_axi
attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2
attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3
attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2
attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4
attention_Pipeline_VITIS_LOOP_8_1
attention
' expOnly='0'
Execute       source C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2.compgen.tcl 
Execute       source C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3.compgen.tcl 
Execute       source C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2.compgen.tcl 
Execute       source C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4.compgen.tcl 
Execute       source C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention_Pipeline_VITIS_LOOP_8_1.compgen.tcl 
Execute       source C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.59 seconds; current allocated memory: 377.730 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='attention_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.6 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='attention_flow_control_loop_pipe_sequential_init
attention_flow_control_loop_pipe_sequential_init
attention_sdiv_32ns_32ns_32_36_1
attention_flow_control_loop_pipe_sequential_init
attention_sitodp_32ns_64_4_no_dsp_1
attention_dexp_64ns_64ns_64_20_full_dsp_1
attention_flow_control_loop_pipe_sequential_init
attention_flow_control_loop_pipe_sequential_init
attention_mul_32s_32s_32_2_1
attention_mul_32s_32s_32_2_1
attention_k_t_RAM_AUTO_1R1W
attention_control_s_axi
attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2
attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3
attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2
attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4
attention_Pipeline_VITIS_LOOP_8_1
attention
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention.tbgen.tcl 
Execute       source C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention.compgen.dataonly.tcl 
Execute       source C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention.compgen.dataonly.tcl 
Execute       source C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention.rtl_wrap.cfg.tcl 
Execute       source C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention.compgen.dataonly.tcl 
Execute       source C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2.tbgen.tcl 
Execute       source C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3.tbgen.tcl 
Execute       source C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2.tbgen.tcl 
Execute       source C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4.tbgen.tcl 
Execute       source C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention_Pipeline_VITIS_LOOP_8_1.tbgen.tcl 
Execute       source C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention.tbgen.tcl 
Execute       source C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/attention.constraint.tcl 
Execute       sc_get_clocks attention 
Execute       source C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/impl/misc/attention_dexp_64ns_64ns_64_20_full_dsp_1_ip.tcl 
Execute       source C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/impl/misc/attention_sitodp_32ns_64_4_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST attention MODULE2INSTS {attention attention attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2 grp_attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_181 attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189 attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2 grp_attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_200 attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4 grp_attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4_fu_214 attention_Pipeline_VITIS_LOOP_8_1 grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226} INST2MODULE {attention attention grp_attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_181 attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2 grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189 attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 grp_attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_200 attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2 grp_attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4_fu_214 attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4 grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226 attention_Pipeline_VITIS_LOOP_8_1} INSTDATA {attention {DEPTH 1 CHILDREN {grp_attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_181 grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189 grp_attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_200 grp_attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4_fu_214 grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226}} grp_attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_181 {DEPTH 2 CHILDREN {}} grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189 {DEPTH 2 CHILDREN {}} grp_attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_200 {DEPTH 2 CHILDREN {}} grp_attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4_fu_214 {DEPTH 2 CHILDREN {}} grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226 {DEPTH 2 CHILDREN {}}} MODULEDATA {attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln7_fu_103_p2 SOURCE C:/Users/liuut/Desktop/Project/modules/transpose.cpp:7 VARIABLE icmp_ln7 LOOP VITIS_LOOP_7_1_VITIS_LOOP_8_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_1_fu_109_p2 SOURCE C:/Users/liuut/Desktop/Project/modules/transpose.cpp:7 VARIABLE add_ln7_1 LOOP VITIS_LOOP_7_1_VITIS_LOOP_8_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_fu_121_p2 SOURCE C:/Users/liuut/Desktop/Project/modules/transpose.cpp:7 VARIABLE add_ln7 LOOP VITIS_LOOP_7_1_VITIS_LOOP_8_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln8_fu_127_p2 SOURCE C:/Users/liuut/Desktop/Project/modules/transpose.cpp:8 VARIABLE icmp_ln8 LOOP VITIS_LOOP_7_1_VITIS_LOOP_8_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln7_fu_133_p3 SOURCE C:/Users/liuut/Desktop/Project/modules/transpose.cpp:7 VARIABLE select_ln7 LOOP VITIS_LOOP_7_1_VITIS_LOOP_8_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln7_1_fu_141_p3 SOURCE C:/Users/liuut/Desktop/Project/modules/transpose.cpp:7 VARIABLE select_ln7_1 LOOP VITIS_LOOP_7_1_VITIS_LOOP_8_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_fu_198_p2 SOURCE C:/Users/liuut/Desktop/Project/modules/transpose.cpp:9 VARIABLE add_ln9 LOOP VITIS_LOOP_7_1_VITIS_LOOP_8_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_fu_204_p2 SOURCE C:/Users/liuut/Desktop/Project/modules/transpose.cpp:8 VARIABLE add_ln8 LOOP VITIS_LOOP_7_1_VITIS_LOOP_8_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln8_fu_260_p2 SOURCE C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8 VARIABLE icmp_ln8 LOOP VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_fu_266_p2 SOURCE C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8 VARIABLE add_ln8 LOOP VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_1_fu_314_p2 SOURCE C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8 VARIABLE add_ln8_1 LOOP VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln9_fu_275_p2 SOURCE C:/Users/liuut/Desktop/Project/modules/matmul.cpp:9 VARIABLE icmp_ln9 LOOP VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln22_fu_570_p3 SOURCE C:/Users/liuut/Desktop/Project/modules/attention.cpp:22 VARIABLE select_ln22 LOOP VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln22_1_fu_577_p3 SOURCE C:/Users/liuut/Desktop/Project/modules/attention.cpp:22 VARIABLE select_ln22_1 LOOP VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln22_2_fu_584_p3 SOURCE C:/Users/liuut/Desktop/Project/modules/attention.cpp:22 VARIABLE select_ln22_2 LOOP VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln22_3_fu_591_p3 SOURCE C:/Users/liuut/Desktop/Project/modules/attention.cpp:22 VARIABLE select_ln22_3 LOOP VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln22_4_fu_320_p3 SOURCE C:/Users/liuut/Desktop/Project/modules/attention.cpp:22 VARIABLE select_ln22_4 LOOP VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln22_5_fu_327_p3 SOURCE C:/Users/liuut/Desktop/Project/modules/attention.cpp:22 VARIABLE select_ln22_5 LOOP VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln22_fu_334_p2 SOURCE C:/Users/liuut/Desktop/Project/modules/attention.cpp:22 VARIABLE or_ln22 LOOP VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln22_6_fu_598_p3 SOURCE C:/Users/liuut/Desktop/Project/modules/attention.cpp:22 VARIABLE select_ln22_6 LOOP VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME exit_cond_1_i1314_fu_339_p2 SOURCE {} VARIABLE exit_cond_1_i1314 LOOP VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln22_1_fu_345_p2 SOURCE C:/Users/liuut/Desktop/Project/modules/attention.cpp:22 VARIABLE or_ln22_1 LOOP VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_fu_350_p3 SOURCE C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8 VARIABLE select_ln8 LOOP VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_fu_357_p2 SOURCE C:/Users/liuut/Desktop/Project/modules/matmul.cpp:9 VARIABLE add_ln9 LOOP VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME k_1_mid2_fu_363_p3 SOURCE C:/Users/liuut/Desktop/Project/modules/attention.cpp:22 VARIABLE k_1_mid2 LOOP VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_exit_cond_1_i13_mid233_fu_371_p2 SOURCE C:/Users/liuut/Desktop/Project/modules/attention.cpp:22 VARIABLE not_exit_cond_1_i13_mid233 LOOP VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME cmp6_new_phi_0_i_mid2_fu_377_p2 SOURCE C:/Users/liuut/Desktop/Project/modules/attention.cpp:22 VARIABLE cmp6_new_phi_0_i_mid2 LOOP VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sum_mid2_fu_605_p3 SOURCE C:/Users/liuut/Desktop/Project/modules/attention.cpp:22 VARIABLE sum_mid2 LOOP VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln9_fu_612_p3 SOURCE C:/Users/liuut/Desktop/Project/modules/matmul.cpp:9 VARIABLE select_ln9 LOOP VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln9_1_fu_619_p3 SOURCE C:/Users/liuut/Desktop/Project/modules/matmul.cpp:9 VARIABLE select_ln9_1 LOOP VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln9_2_fu_626_p3 SOURCE C:/Users/liuut/Desktop/Project/modules/matmul.cpp:9 VARIABLE select_ln9_2 LOOP VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln9_3_fu_633_p3 SOURCE C:/Users/liuut/Desktop/Project/modules/matmul.cpp:9 VARIABLE select_ln9_3 LOOP VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln9_4_fu_383_p3 SOURCE C:/Users/liuut/Desktop/Project/modules/matmul.cpp:9 VARIABLE select_ln9_4 LOOP VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln13_fu_407_p2 SOURCE C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13 VARIABLE sub_ln13 LOOP VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cond_fu_413_p2 SOURCE C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8 VARIABLE cond LOOP VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_fu_423_p2 SOURCE C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13 VARIABLE add_ln13 LOOP VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_1_fu_440_p2 SOURCE C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13 VARIABLE add_ln13_1 LOOP VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_2_fu_471_p2 SOURCE C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13 VARIABLE add_ln13_2 LOOP VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_3_fu_490_p2 SOURCE C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13 VARIABLE add_ln13_3 LOOP VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_1_fu_640_p2 SOURCE C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13 VARIABLE sum_1 LOOP VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sum_2_fu_645_p3 SOURCE C:/Users/liuut/Desktop/Project/modules/attention.cpp:22 VARIABLE sum_2 LOOP VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sum_3_fu_652_p3 SOURCE C:/Users/liuut/Desktop/Project/modules/attention.cpp:22 VARIABLE sum_3 LOOP VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln11_fu_501_p2 SOURCE C:/Users/liuut/Desktop/Project/modules/matmul.cpp:11 VARIABLE icmp_ln11 LOOP VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_1_fu_507_p2 SOURCE C:/Users/liuut/Desktop/Project/modules/matmul.cpp:11 VARIABLE k_1 LOOP VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_4_fu_659_p2 SOURCE C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13 VARIABLE sum_4 LOOP VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sum_5_fu_664_p3 SOURCE C:/Users/liuut/Desktop/Project/modules/matmul.cpp:11 VARIABLE sum_5 LOOP VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME qk_9_fu_671_p3 SOURCE C:/Users/liuut/Desktop/Project/modules/matmul.cpp:11 VARIABLE qk_9 LOOP VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln11_1_fu_513_p2 SOURCE C:/Users/liuut/Desktop/Project/modules/matmul.cpp:11 VARIABLE icmp_ln11_1 LOOP VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln15_fu_519_p2 SOURCE C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15 VARIABLE icmp_ln15 LOOP VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln15_fu_678_p3 SOURCE C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15 VARIABLE select_ln15 LOOP VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln15_1_fu_685_p3 SOURCE C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15 VARIABLE select_ln15_1 LOOP VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln15_2_fu_692_p3 SOURCE C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15 VARIABLE select_ln15_2 LOOP VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln15_3_fu_699_p3 SOURCE C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15 VARIABLE select_ln15_3 LOOP VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME qk_5_fu_706_p3 SOURCE C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8 VARIABLE qk_5 LOOP VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME qk_6_fu_713_p3 SOURCE C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8 VARIABLE qk_6 LOOP VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME qk_7_fu_720_p3 SOURCE C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8 VARIABLE qk_7 LOOP VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME qk_8_fu_727_p3 SOURCE C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8 VARIABLE qk_8 LOOP VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_1_fu_281_p2 SOURCE C:/Users/liuut/Desktop/Project/modules/matmul.cpp:9 VARIABLE add_ln9_1 LOOP VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln9_5_fu_287_p3 SOURCE C:/Users/liuut/Desktop/Project/modules/matmul.cpp:9 VARIABLE select_ln9_5 LOOP VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln25_fu_158_p2 SOURCE C:/Users/liuut/Desktop/Project/modules/attention.cpp:25 VARIABLE icmp_ln25 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_1_fu_164_p2 SOURCE C:/Users/liuut/Desktop/Project/modules/attention.cpp:25 VARIABLE add_ln25_1 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_fu_180_p2 SOURCE C:/Users/liuut/Desktop/Project/modules/attention.cpp:25 VARIABLE add_ln25 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln26_fu_186_p2 SOURCE C:/Users/liuut/Desktop/Project/modules/attention.cpp:26 VARIABLE icmp_ln26 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_fu_192_p2 SOURCE C:/Users/liuut/Desktop/Project/modules/attention.cpp:24 VARIABLE xor_ln24 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_fu_198_p2 SOURCE C:/Users/liuut/Desktop/Project/modules/attention.cpp:24 VARIABLE and_ln24 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln25_fu_204_p3 SOURCE C:/Users/liuut/Desktop/Project/modules/attention.cpp:25 VARIABLE select_ln25 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cond58_fu_212_p2 SOURCE C:/Users/liuut/Desktop/Project/modules/attention.cpp:25 VARIABLE cond58 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_fu_218_p2 SOURCE C:/Users/liuut/Desktop/Project/modules/attention.cpp:25 VARIABLE empty LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln27_4_fu_224_p3 SOURCE C:/Users/liuut/Desktop/Project/modules/attention.cpp:27 VARIABLE select_ln27_4 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln27_5_fu_232_p3 SOURCE C:/Users/liuut/Desktop/Project/modules/attention.cpp:27 VARIABLE select_ln27_5 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME grp_fu_248_p0 SOURCE C:/Users/liuut/Desktop/Project/modules/attention.cpp:27 VARIABLE select_ln27_6 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 35 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_32ns_32ns_32_36_1_U9 SOURCE C:/Users/liuut/Desktop/Project/modules/attention.cpp:27 VARIABLE sdiv_ln27 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln27_fu_254_p2 SOURCE C:/Users/liuut/Desktop/Project/modules/attention.cpp:27 VARIABLE xor_ln27 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln27_fu_260_p2 SOURCE C:/Users/liuut/Desktop/Project/modules/attention.cpp:27 VARIABLE or_ln27 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln27_fu_301_p3 SOURCE C:/Users/liuut/Desktop/Project/modules/attention.cpp:27 VARIABLE select_ln27 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln27_1_fu_308_p3 SOURCE C:/Users/liuut/Desktop/Project/modules/attention.cpp:27 VARIABLE select_ln27_1 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln27_2_fu_315_p3 SOURCE C:/Users/liuut/Desktop/Project/modules/attention.cpp:27 VARIABLE select_ln27_2 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln27_3_fu_322_p3 SOURCE C:/Users/liuut/Desktop/Project/modules/attention.cpp:27 VARIABLE select_ln27_3 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME qk_scaled_7_fu_329_p3 SOURCE C:/Users/liuut/Desktop/Project/modules/attention.cpp:25 VARIABLE qk_scaled_7 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME qk_scaled_6_fu_336_p3 SOURCE C:/Users/liuut/Desktop/Project/modules/attention.cpp:25 VARIABLE qk_scaled_6 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME qk_scaled_5_fu_343_p3 SOURCE C:/Users/liuut/Desktop/Project/modules/attention.cpp:25 VARIABLE qk_scaled_5 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME qk_scaled_4_fu_350_p3 SOURCE C:/Users/liuut/Desktop/Project/modules/attention.cpp:25 VARIABLE qk_scaled_4 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln26_fu_266_p3 SOURCE C:/Users/liuut/Desktop/Project/modules/attention.cpp:26 VARIABLE select_ln26 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_186_p2 SOURCE C:/Users/liuut/Desktop/Project/modules/attention.cpp:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3_VITIS_LOOP_32_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_1_fu_192_p2 SOURCE C:/Users/liuut/Desktop/Project/modules/attention.cpp:31 VARIABLE add_ln31_1 LOOP VITIS_LOOP_31_3_VITIS_LOOP_32_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_208_p2 SOURCE C:/Users/liuut/Desktop/Project/modules/attention.cpp:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3_VITIS_LOOP_32_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln32_fu_214_p2 SOURCE C:/Users/liuut/Desktop/Project/modules/attention.cpp:32 VARIABLE icmp_ln32 LOOP VITIS_LOOP_31_3_VITIS_LOOP_32_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln30_fu_220_p2 SOURCE C:/Users/liuut/Desktop/Project/modules/attention.cpp:30 VARIABLE xor_ln30 LOOP VITIS_LOOP_31_3_VITIS_LOOP_32_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln30_fu_226_p2 SOURCE C:/Users/liuut/Desktop/Project/modules/attention.cpp:30 VARIABLE and_ln30 LOOP VITIS_LOOP_31_3_VITIS_LOOP_32_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_fu_232_p3 SOURCE C:/Users/liuut/Desktop/Project/modules/attention.cpp:31 VARIABLE select_ln31 LOOP VITIS_LOOP_31_3_VITIS_LOOP_32_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cond60_fu_240_p2 SOURCE C:/Users/liuut/Desktop/Project/modules/attention.cpp:31 VARIABLE cond60 LOOP VITIS_LOOP_31_3_VITIS_LOOP_32_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_fu_246_p2 SOURCE C:/Users/liuut/Desktop/Project/modules/attention.cpp:31 VARIABLE empty LOOP VITIS_LOOP_31_3_VITIS_LOOP_32_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln33_4_fu_252_p3 SOURCE C:/Users/liuut/Desktop/Project/modules/attention.cpp:33 VARIABLE select_ln33_4 LOOP VITIS_LOOP_31_3_VITIS_LOOP_32_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln33_5_fu_260_p3 SOURCE C:/Users/liuut/Desktop/Project/modules/attention.cpp:33 VARIABLE select_ln33_5 LOOP VITIS_LOOP_31_3_VITIS_LOOP_32_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln33_6_fu_268_p3 SOURCE C:/Users/liuut/Desktop/Project/modules/attention.cpp:33 VARIABLE select_ln33_6 LOOP VITIS_LOOP_31_3_VITIS_LOOP_32_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 3 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_32ns_64_4_no_dsp_1_U20 SOURCE C:/Users/liuut/Desktop/Project/modules/attention.cpp:33 VARIABLE conv LOOP VITIS_LOOP_31_3_VITIS_LOOP_32_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fulldsp LATENCY 19 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_20_full_dsp_1_U21 SOURCE C:/Users/liuut/Desktop/Project/modules/attention.cpp:33 VARIABLE dc LOOP VITIS_LOOP_31_3_VITIS_LOOP_32_4 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln486_fu_352_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486} VARIABLE add_ln486 LOOP VITIS_LOOP_31_3_VITIS_LOOP_32_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln18_fu_366_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18} VARIABLE sub_ln18 LOOP VITIS_LOOP_31_3_VITIS_LOOP_32_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln18_fu_376_p3 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18} VARIABLE select_ln18 LOOP VITIS_LOOP_31_3_VITIS_LOOP_32_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln18_fu_392_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18} VARIABLE lshr_ln18 LOOP VITIS_LOOP_31_3_VITIS_LOOP_32_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln18_fu_398_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18} VARIABLE shl_ln18 LOOP VITIS_LOOP_31_3_VITIS_LOOP_32_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME val_fu_424_p3 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18} VARIABLE val LOOP VITIS_LOOP_31_3_VITIS_LOOP_32_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_1_fu_444_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59} VARIABLE result_1 LOOP VITIS_LOOP_31_3_VITIS_LOOP_32_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME result_2_fu_449_p3 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59} VARIABLE result_2 LOOP VITIS_LOOP_31_3_VITIS_LOOP_32_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln33_fu_276_p2 SOURCE C:/Users/liuut/Desktop/Project/modules/attention.cpp:33 VARIABLE xor_ln33 LOOP VITIS_LOOP_31_3_VITIS_LOOP_32_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln33_fu_282_p2 SOURCE C:/Users/liuut/Desktop/Project/modules/attention.cpp:33 VARIABLE or_ln33 LOOP VITIS_LOOP_31_3_VITIS_LOOP_32_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln33_fu_455_p3 SOURCE C:/Users/liuut/Desktop/Project/modules/attention.cpp:33 VARIABLE select_ln33 LOOP VITIS_LOOP_31_3_VITIS_LOOP_32_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln33_1_fu_462_p3 SOURCE C:/Users/liuut/Desktop/Project/modules/attention.cpp:33 VARIABLE select_ln33_1 LOOP VITIS_LOOP_31_3_VITIS_LOOP_32_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln33_2_fu_469_p3 SOURCE C:/Users/liuut/Desktop/Project/modules/attention.cpp:33 VARIABLE select_ln33_2 LOOP VITIS_LOOP_31_3_VITIS_LOOP_32_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln33_3_fu_476_p3 SOURCE C:/Users/liuut/Desktop/Project/modules/attention.cpp:33 VARIABLE select_ln33_3 LOOP VITIS_LOOP_31_3_VITIS_LOOP_32_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME qk_scaled_exp_7_fu_483_p3 SOURCE C:/Users/liuut/Desktop/Project/modules/attention.cpp:31 VARIABLE qk_scaled_exp_7 LOOP VITIS_LOOP_31_3_VITIS_LOOP_32_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME qk_scaled_exp_6_fu_490_p3 SOURCE C:/Users/liuut/Desktop/Project/modules/attention.cpp:31 VARIABLE qk_scaled_exp_6 LOOP VITIS_LOOP_31_3_VITIS_LOOP_32_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME qk_scaled_exp_5_fu_497_p3 SOURCE C:/Users/liuut/Desktop/Project/modules/attention.cpp:31 VARIABLE qk_scaled_exp_5 LOOP VITIS_LOOP_31_3_VITIS_LOOP_32_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME qk_scaled_exp_4_fu_504_p3 SOURCE C:/Users/liuut/Desktop/Project/modules/attention.cpp:31 VARIABLE qk_scaled_exp_4 LOOP VITIS_LOOP_31_3_VITIS_LOOP_32_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln32_fu_288_p3 SOURCE C:/Users/liuut/Desktop/Project/modules/attention.cpp:32 VARIABLE select_ln32 LOOP VITIS_LOOP_31_3_VITIS_LOOP_32_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 26 BRAM 0 URAM 0}} attention_Pipeline_VITIS_LOOP_8_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln8_fu_185_p2 SOURCE C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8 VARIABLE icmp_ln8 LOOP VITIS_LOOP_8_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_fu_191_p2 SOURCE C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8 VARIABLE add_ln8 LOOP VITIS_LOOP_8_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln15_fu_235_p2 SOURCE C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15 VARIABLE sub_ln15 LOOP VITIS_LOOP_8_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_fu_253_p2 SOURCE C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15 VARIABLE add_ln15 LOOP VITIS_LOOP_8_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_1_fu_263_p2 SOURCE C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15 VARIABLE add_ln15_1 LOOP VITIS_LOOP_8_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_fu_197_p2 SOURCE C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15 VARIABLE empty LOOP VITIS_LOOP_8_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_3_fu_208_p3 SOURCE C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15 VARIABLE tmp_3 LOOP VITIS_LOOP_8_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_4_fu_215_p3 SOURCE C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15 VARIABLE tmp_4 LOOP VITIS_LOOP_8_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_fu_246_p2 SOURCE C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13 VARIABLE sum LOOP VITIS_LOOP_8_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U34 SOURCE C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13 VARIABLE mul_ln13_2 LOOP VITIS_LOOP_8_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_7_fu_273_p2 SOURCE C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13 VARIABLE sum_7 LOOP VITIS_LOOP_8_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U34 SOURCE C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13 VARIABLE mul_ln13_5 LOOP VITIS_LOOP_8_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_8_fu_279_p2 SOURCE C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13 VARIABLE sum_8 LOOP VITIS_LOOP_8_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 3 BRAM 0 URAM 0}} attention {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME k_t_U SOURCE C:/Users/liuut/Desktop/Project/modules/attention.cpp:20 VARIABLE k_t LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 6 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE ram PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U46 SOURCE {} VARIABLE v_load_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ram} VISIBLE false}} AREA {DSP 35 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: DBG:PRAGMA:  Found gen_csynth_sec_pragma data problems (3):
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../../modules/attention.cpp:22:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc C:/Users/liuut/Desktop/Project/modules/attention.cpp:22:9 msg_body {array_partition dim=2 type=complete  variable=qk 1 attention C:/Users/liuut/Desktop/Project/modules/attention.cpp:22:9 qk}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../../modules/attention.cpp:24:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc C:/Users/liuut/Desktop/Project/modules/attention.cpp:24:9 msg_body {array_partition dim=2 type=complete  variable=qk_scaled 1 attention C:/Users/liuut/Desktop/Project/modules/attention.cpp:24:9 qk_scaled}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../../modules/attention.cpp:30:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc C:/Users/liuut/Desktop/Project/modules/attention.cpp:30:9 msg_body {array_partition dim=2 type=complete  variable=qk_scaled_exp 1 attention C:/Users/liuut/Desktop/Project/modules/attention.cpp:30:9 qk_scaled_exp}
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.127 seconds; current allocated memory: 384.957 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for attention.
INFO: [VLOG 209-307] Generating Verilog RTL for attention.
Execute       syn_report -model attention -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 341.41 MHz
Command     autosyn done; 11.489 sec.
Command   csynth_design done; 45.493 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
