// Seed: 2698208185
`default_nettype wire `default_nettype wire `timescale 1 ps / 1ps
module module_0 (
    output id_0,
    output id_1,
    input id_2,
    output id_3,
    input logic id_4
);
  assign id_1 = 1;
  logic id_5;
  always @(id_2 or posedge id_5) begin
    id_3 <= 1;
  end
  logic id_6;
  assign id_1 = 1;
  assign id_6 = id_2;
endmodule
