<profile>

<section name = "Vitis HLS Report for 'lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_left_bytes'" level="0">
<item name = "Date">Tue Oct 28 22:02:31 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">hls</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">15.00 ns, 7.026 ns, 1.50 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">66, 66, 0.990 us, 0.990 us, 65, 65, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- lz_left_bytes">64, 64, 3, 2, 2, 32, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 24, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 100, -</column>
<column name="Register">-, -, 13, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="l_3_fu_81_p2">+, 0, 0, 14, 7, 2</column>
<column name="ap_block_pp0_stage0_01001_grp2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_01001_grp1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage1_iter0_grp1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1_grp2">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_l_2">9, 2, 7, 14</column>
<column name="compressdStream_blk_n">9, 2, 1, 2</column>
<column name="compressdStream_din">14, 3, 32, 96</column>
<column name="inStream_blk_n">9, 2, 1, 2</column>
<column name="l_fu_48">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="l_fu_48">7, 0, 7, 0</column>
<column name="tmp_reg_109">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, lzCompress&lt;6, 4, 65536, 6, 1, 4096, 64&gt;_Pipeline_lz_left_bytes, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, lzCompress&lt;6, 4, 65536, 6, 1, 4096, 64&gt;_Pipeline_lz_left_bytes, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, lzCompress&lt;6, 4, 65536, 6, 1, 4096, 64&gt;_Pipeline_lz_left_bytes, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, lzCompress&lt;6, 4, 65536, 6, 1, 4096, 64&gt;_Pipeline_lz_left_bytes, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, lzCompress&lt;6, 4, 65536, 6, 1, 4096, 64&gt;_Pipeline_lz_left_bytes, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, lzCompress&lt;6, 4, 65536, 6, 1, 4096, 64&gt;_Pipeline_lz_left_bytes, return value</column>
<column name="inStream_dout">in, 8, ap_fifo, inStream, pointer</column>
<column name="inStream_empty_n">in, 1, ap_fifo, inStream, pointer</column>
<column name="inStream_read">out, 1, ap_fifo, inStream, pointer</column>
<column name="compressdStream_din">out, 32, ap_fifo, compressdStream, pointer</column>
<column name="compressdStream_full_n">in, 1, ap_fifo, compressdStream, pointer</column>
<column name="compressdStream_write">out, 1, ap_fifo, compressdStream, pointer</column>
<column name="compressdStream_num_data_valid">in, 4, ap_fifo, compressdStream, pointer</column>
<column name="compressdStream_fifo_cap">in, 4, ap_fifo, compressdStream, pointer</column>
</table>
</item>
</section>
</profile>
