#-----------------------------------------------------------
# Vivado v2023.2.1 (64-bit)
# SW Build 4081461 on Thu Dec 14 12:24:51 MST 2023
# IP Build 4080415 on Thu Dec 14 21:01:57 MST 2023
# SharedData Build 4077621 on Mon Dec 11 00:23:44 MST 2023
# Start of session at: Sun Mar  3 19:43:07 2024
# Process ID: 25620
# Current directory: D:/verilog_practice/project_line_buffer_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent35532 D:\verilog_practice\project_line_buffer_2\project_line_buffer_2.xpr
# Log file: D:/verilog_practice/project_line_buffer_2/vivado.log
# Journal file: D:/verilog_practice/project_line_buffer_2\vivado.jou
# Running On: LAPTOP-D2TRK901, OS: Windows, CPU Frequency: 3194 MHz, CPU Physical cores: 16, Host memory: 33719 MB
#-----------------------------------------------------------
start_gui
open_project D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.xpr
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
open_hw_target {localhost:3121/xilinx_tcf/Digilent/210183BB4709A}
set_property PROGRAM.FILE {D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.runs/impl_1/camera_vga_display_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.runs/impl_1/camera_vga_display_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
close [ open D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/sources_1/new/line_buffer.v w ]
add_files D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/sources_1/new/line_buffer.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/sources_1/new/color_to_gray.v] -no_script -reset -force -quiet
remove_files  D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/sources_1/new/color_to_gray.v
export_ip_user_files -of_objects  [get_files D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci
export_ip_user_files -of_objects  [get_files D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/sources_1/ip/line_buffer_0/line_buffer_0.xci] -no_script -reset -force -quiet
remove_files  D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/sources_1/ip/line_buffer_0/line_buffer_0.xci
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name fifo_generator_0
set_property -dict [list \
  CONFIG.Input_Data_Width {4} \
  CONFIG.Input_Depth {512} \
  CONFIG.Performance_Options {First_Word_Fall_Through} \
] [get_ips fifo_generator_0]
generate_target {instantiation_template} [get_files d:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  d:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
catch { config_ip_cache -export [get_ips -all fifo_generator_0] }
export_ip_user_files -of_objects [get_files d:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -directory D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.ip_user_files/sim_scripts -ip_user_files_dir D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.ip_user_files -ipstatic_source_dir D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.cache/compile_simlib/modelsim} {questa=D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.cache/compile_simlib/questa} {riviera=D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.cache/compile_simlib/riviera} {activehdl=D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files d:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -reset -force -quiet
remove_files  d:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name line_fifo
set_property -dict [list \
  CONFIG.Data_Count {false} \
  CONFIG.Input_Data_Width {4} \
  CONFIG.Input_Depth {512} \
  CONFIG.Performance_Options {First_Word_Fall_Through} \
] [get_ips line_fifo]
generate_target {instantiation_template} [get_files d:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/sources_1/ip/line_fifo/line_fifo.xci]
update_compile_order -fileset sources_1
close [ open D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/sources_1/new/matrix_3x3.v w ]
add_files D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/sources_1/new/matrix_3x3.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
