`timescale 1 ns/100 ps;
module tb_decoder7seg ()
	
	reg [3:0] decoderin_s;
	wire [6:0] decoderout_s;

	Decoder7Seg DUT_7SD(decoderin_s, decoderout_s);

	

endmodule

