#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sat Apr 03 10:47:53 2021
# Process ID: 14212
# Current directory: D:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.runs/design_1_cnn_conv_d4x4_k3x3_0_0_synth_1
# Command line: vivado.exe -log design_1_cnn_conv_d4x4_k3x3_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_cnn_conv_d4x4_k3x3_0_0.tcl
# Log file: D:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.runs/design_1_cnn_conv_d4x4_k3x3_0_0_synth_1/design_1_cnn_conv_d4x4_k3x3_0_0.vds
# Journal file: D:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.runs/design_1_cnn_conv_d4x4_k3x3_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_cnn_conv_d4x4_k3x3_0_0.tcl -notrace
Command: synth_design -top design_1_cnn_conv_d4x4_k3x3_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17704 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 366.250 ; gain = 156.031
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_cnn_conv_d4x4_k3x3_0_0' [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ip/design_1_cnn_conv_d4x4_k3x3_0_0/synth/design_1_cnn_conv_d4x4_k3x3_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'cnn_conv_d4x4_k3x3' [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3x3.v:12]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state4 bound to: 9'b000000100 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state7 bound to: 9'b000010000 
	Parameter ap_ST_fsm_state8 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state9 bound to: 9'b001000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state22 bound to: 9'b100000000 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv2_0 bound to: 2'b00 
	Parameter ap_const_lv2_2 bound to: 2'b10 
	Parameter ap_const_lv2_3 bound to: 2'b11 
	Parameter ap_const_lv2_1 bound to: 2'b01 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv32_3 bound to: 3 - type: integer 
	Parameter ap_const_lv32_7 bound to: 7 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ap_const_int64_8 bound to: 8 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ap_const_lv32_5 bound to: 5 - type: integer 
	Parameter ap_const_lv32_6 bound to: 6 - type: integer 
	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
	Parameter ap_const_lv3_2 bound to: 3'b010 
	Parameter ap_const_lv3_0 bound to: 3'b000 
	Parameter ap_const_lv32_4 bound to: 4 - type: integer 
	Parameter ap_const_lv5_0 bound to: 5'b00000 
	Parameter ap_const_lv4_F bound to: 4'b1111 
	Parameter ap_const_lv4_0 bound to: 4'b0000 
	Parameter ap_const_lv6_0 bound to: 6'b000000 
	Parameter ap_const_lv3_4 bound to: 3'b100 
	Parameter ap_const_lv3_1 bound to: 3'b001 
	Parameter ap_const_lv5_10 bound to: 5'b10000 
	Parameter ap_const_lv5_1 bound to: 5'b00001 
	Parameter ap_const_lv32_1F bound to: 31 - type: integer 
	Parameter ap_const_lv28_1 bound to: 28'b0000000000000000000000000001 
	Parameter ap_const_lv32_1A bound to: 26 - type: integer 
	Parameter ap_const_lv27_0 bound to: 27'b000000000000000000000000000 
	Parameter ap_const_lv32_8 bound to: 8 - type: integer 
	Parameter C_S_AXI_CTRL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3x3.v:140]
INFO: [Synth 8-638] synthesizing module 'cnn_conv_d4x4_k3x3_CTRL_s_axi' [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3x3_CTRL_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 7'b0000000 
	Parameter ADDR_GIE bound to: 7'b0000100 
	Parameter ADDR_IER bound to: 7'b0001000 
	Parameter ADDR_ISR bound to: 7'b0001100 
	Parameter ADDR_CTRL_DATA_0 bound to: 7'b0010000 
	Parameter ADDR_CTRL_CTRL bound to: 7'b0010100 
	Parameter ADDR_KERNEL_0_DATA_0 bound to: 7'b0011000 
	Parameter ADDR_KERNEL_0_CTRL bound to: 7'b0011100 
	Parameter ADDR_KERNEL_1_DATA_0 bound to: 7'b0100000 
	Parameter ADDR_KERNEL_1_CTRL bound to: 7'b0100100 
	Parameter ADDR_KERNEL_2_DATA_0 bound to: 7'b0101000 
	Parameter ADDR_KERNEL_2_CTRL bound to: 7'b0101100 
	Parameter ADDR_KERNEL_3_DATA_0 bound to: 7'b0110000 
	Parameter ADDR_KERNEL_3_CTRL bound to: 7'b0110100 
	Parameter ADDR_KERNEL_4_DATA_0 bound to: 7'b0111000 
	Parameter ADDR_KERNEL_4_CTRL bound to: 7'b0111100 
	Parameter ADDR_KERNEL_5_DATA_0 bound to: 7'b1000000 
	Parameter ADDR_KERNEL_5_CTRL bound to: 7'b1000100 
	Parameter ADDR_KERNEL_6_DATA_0 bound to: 7'b1001000 
	Parameter ADDR_KERNEL_6_CTRL bound to: 7'b1001100 
	Parameter ADDR_KERNEL_7_DATA_0 bound to: 7'b1010000 
	Parameter ADDR_KERNEL_7_CTRL bound to: 7'b1010100 
	Parameter ADDR_KERNEL_8_DATA_0 bound to: 7'b1011000 
	Parameter ADDR_KERNEL_8_CTRL bound to: 7'b1011100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter ADDR_BITS bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3x3_CTRL_s_axi.v:257]
INFO: [Synth 8-256] done synthesizing module 'cnn_conv_d4x4_k3x3_CTRL_s_axi' (1#1) [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3x3_CTRL_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'fixed_point_mul' [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/fixed_point_mul.v:10]
	Parameter ap_const_lv32_1F bound to: 31 - type: integer 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv32_A bound to: 10 - type: integer 
	Parameter ap_const_lv23_0 bound to: 23'b00000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'cnn_conv_d4x4_k3xbkb' [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3xbkb.v:41]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_conv_d4x4_k3xbkb_MulnS_0' [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3xbkb.v:11]
INFO: [Synth 8-256] done synthesizing module 'cnn_conv_d4x4_k3xbkb_MulnS_0' (2#1) [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3xbkb.v:11]
INFO: [Synth 8-256] done synthesizing module 'cnn_conv_d4x4_k3xbkb' (3#1) [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3xbkb.v:41]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/fixed_point_mul.v:106]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/fixed_point_mul.v:108]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/fixed_point_mul.v:110]
INFO: [Synth 8-256] done synthesizing module 'fixed_point_mul' (4#1) [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/fixed_point_mul.v:10]
INFO: [Synth 8-638] synthesizing module 'cnn_conv_d4x4_k3xcud' [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3xcud.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnn_conv_d4x4_k3xcud' (5#1) [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3xcud.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3x3.v:1773]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3x3.v:1813]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3x3.v:1815]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3x3.v:1817]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3x3.v:1819]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3x3.v:1821]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3x3.v:1823]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3x3.v:1825]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3x3.v:1827]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3x3.v:1829]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3x3.v:1831]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3x3.v:1833]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3x3.v:1835]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3x3.v:1837]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3x3.v:1839]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3x3.v:1841]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3x3.v:1843]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3x3.v:1845]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3x3.v:1847]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3x3.v:1849]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3x3.v:1851]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3x3.v:1853]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3x3.v:1855]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3x3.v:1857]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3x3.v:1859]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3x3.v:1861]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3x3.v:1973]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3x3.v:2053]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3x3.v:2055]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3x3.v:2061]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3x3.v:2069]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3x3.v:2073]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3x3.v:2075]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3x3.v:2077]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3x3.v:2079]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3x3.v:2081]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3x3.v:2083]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3x3.v:2085]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3x3.v:2087]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3x3.v:2089]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3x3.v:2093]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3x3.v:2103]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3x3.v:2107]
INFO: [Synth 8-256] done synthesizing module 'cnn_conv_d4x4_k3x3' (6#1) [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3x3.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_cnn_conv_d4x4_k3x3_0_0' (7#1) [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ip/design_1_cnn_conv_d4x4_k3x3_0_0/synth/design_1_cnn_conv_d4x4_k3x3_0_0.v:57]
WARNING: [Synth 8-3331] design cnn_conv_d4x4_k3xbkb has unconnected port reset
WARNING: [Synth 8-3331] design cnn_conv_d4x4_k3x3 has unconnected port inStream_TKEEP[3]
WARNING: [Synth 8-3331] design cnn_conv_d4x4_k3x3 has unconnected port inStream_TKEEP[2]
WARNING: [Synth 8-3331] design cnn_conv_d4x4_k3x3 has unconnected port inStream_TKEEP[1]
WARNING: [Synth 8-3331] design cnn_conv_d4x4_k3x3 has unconnected port inStream_TKEEP[0]
WARNING: [Synth 8-3331] design cnn_conv_d4x4_k3x3 has unconnected port inStream_TSTRB[3]
WARNING: [Synth 8-3331] design cnn_conv_d4x4_k3x3 has unconnected port inStream_TSTRB[2]
WARNING: [Synth 8-3331] design cnn_conv_d4x4_k3x3 has unconnected port inStream_TSTRB[1]
WARNING: [Synth 8-3331] design cnn_conv_d4x4_k3x3 has unconnected port inStream_TSTRB[0]
WARNING: [Synth 8-3331] design cnn_conv_d4x4_k3x3 has unconnected port inStream_TUSER[1]
WARNING: [Synth 8-3331] design cnn_conv_d4x4_k3x3 has unconnected port inStream_TUSER[0]
WARNING: [Synth 8-3331] design cnn_conv_d4x4_k3x3 has unconnected port inStream_TLAST[0]
WARNING: [Synth 8-3331] design cnn_conv_d4x4_k3x3 has unconnected port inStream_TID[4]
WARNING: [Synth 8-3331] design cnn_conv_d4x4_k3x3 has unconnected port inStream_TID[3]
WARNING: [Synth 8-3331] design cnn_conv_d4x4_k3x3 has unconnected port inStream_TID[2]
WARNING: [Synth 8-3331] design cnn_conv_d4x4_k3x3 has unconnected port inStream_TID[1]
WARNING: [Synth 8-3331] design cnn_conv_d4x4_k3x3 has unconnected port inStream_TID[0]
WARNING: [Synth 8-3331] design cnn_conv_d4x4_k3x3 has unconnected port inStream_TDEST[5]
WARNING: [Synth 8-3331] design cnn_conv_d4x4_k3x3 has unconnected port inStream_TDEST[4]
WARNING: [Synth 8-3331] design cnn_conv_d4x4_k3x3 has unconnected port inStream_TDEST[3]
WARNING: [Synth 8-3331] design cnn_conv_d4x4_k3x3 has unconnected port inStream_TDEST[2]
WARNING: [Synth 8-3331] design cnn_conv_d4x4_k3x3 has unconnected port inStream_TDEST[1]
WARNING: [Synth 8-3331] design cnn_conv_d4x4_k3x3 has unconnected port inStream_TDEST[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 406.152 ; gain = 195.934
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 406.152 ; gain = 195.934
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ip/design_1_cnn_conv_d4x4_k3x3_0_0/constraints/cnn_conv_d4x4_k3x3_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ip/design_1_cnn_conv_d4x4_k3x3_0_0/constraints/cnn_conv_d4x4_k3x3_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.runs/design_1_cnn_conv_d4x4_k3x3_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.runs/design_1_cnn_conv_d4x4_k3x3_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.307 . Memory (MB): peak = 740.824 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 740.824 ; gain = 530.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 740.824 ; gain = 530.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 740.824 ; gain = 530.605
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3x3.v:1967]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3x3.v:1999]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3x3.v:1991]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3x3.v:1993]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3x3.v:1967]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3x3.v:1999]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3x3.v:1991]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3x3.v:1993]
WARNING: [Synth 8-3936] Found unconnected internal register 'ctrl_read_reg_1533_reg' and it is trimmed from '32' to '1' bits. [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3x3.v:1302]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3x3.v:1967]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3x3.v:1999]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3x3.v:1991]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3x3.v:1993]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond1_fu_667_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond4_fu_703_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_796_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_983_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sel_tmp4_fu_1226_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp3_fu_1221_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp2_fu_1216_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_808_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond2_fu_1028_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cond_fu_677_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp9_fu_729_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp7_fu_724_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp_fu_719_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cond1_fu_866_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cond3_mid1_fu_840_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cond2_fu_846_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_i_fu_1054_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_i_15_fu_1096_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 740.824 ; gain = 530.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 19    
	   2 Input     27 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 2     
	   2 Input     24 Bit       Adders := 4     
	   2 Input     23 Bit       Adders := 9     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 9     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 243   
	               25 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               22 Bit    Registers := 9     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 15    
	                1 Bit    Registers := 50    
+---Multipliers : 
	                32x32  Multipliers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 53    
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 9     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 18    
	   4 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 55    
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cnn_conv_d4x4_k3x3_CTRL_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 11    
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module cnn_conv_d4x4_k3xbkb_MulnS_0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module fixed_point_mul 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     23 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 16    
	               22 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module cnn_conv_d4x4_k3xcud 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module cnn_conv_d4x4_k3x3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     27 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 2     
	   2 Input     24 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 34    
	               25 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 13    
	                1 Bit    Registers := 43    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 19    
	   2 Input     27 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 18    
	   4 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 53    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg.
DSP Report: register cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register A is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg' and it is trimmed from '48' to '15' bits. [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3xbkb.v:26]
WARNING: [Synth 8-3936] Found unconnected internal register 'cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg' and it is trimmed from '48' to '17' bits. [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3xbkb.v:26]
WARNING: [Synth 8-3936] Found unconnected internal register 'cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg' and it is trimmed from '48' to '17' bits. [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3xbkb.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg' and it is trimmed from '48' to '17' bits. [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0c57/hdl/verilog/cnn_conv_d4x4_k3xbkb.v:33]
DSP Report: Generating DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg.
DSP Report: register cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register A is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg.
DSP Report: register cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register A is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg.
DSP Report: register cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register A is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg.
DSP Report: register cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register A is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg.
DSP Report: register cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register A is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg.
DSP Report: register cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register A is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg.
DSP Report: register cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register A is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg.
DSP Report: register cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register A is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff2_reg.
INFO: [Synth 8-5544] ROM "sel_tmp3_fu_1221_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp4_fu_1226_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp2_fu_1216_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3331] design fixed_point_mul has unconnected port ap_rst
WARNING: [Synth 8-3331] design cnn_conv_d4x4_k3x3 has unconnected port inStream_TKEEP[3]
WARNING: [Synth 8-3331] design cnn_conv_d4x4_k3x3 has unconnected port inStream_TKEEP[2]
WARNING: [Synth 8-3331] design cnn_conv_d4x4_k3x3 has unconnected port inStream_TKEEP[1]
WARNING: [Synth 8-3331] design cnn_conv_d4x4_k3x3 has unconnected port inStream_TKEEP[0]
WARNING: [Synth 8-3331] design cnn_conv_d4x4_k3x3 has unconnected port inStream_TSTRB[3]
WARNING: [Synth 8-3331] design cnn_conv_d4x4_k3x3 has unconnected port inStream_TSTRB[2]
WARNING: [Synth 8-3331] design cnn_conv_d4x4_k3x3 has unconnected port inStream_TSTRB[1]
WARNING: [Synth 8-3331] design cnn_conv_d4x4_k3x3 has unconnected port inStream_TSTRB[0]
WARNING: [Synth 8-3331] design cnn_conv_d4x4_k3x3 has unconnected port inStream_TUSER[1]
WARNING: [Synth 8-3331] design cnn_conv_d4x4_k3x3 has unconnected port inStream_TUSER[0]
WARNING: [Synth 8-3331] design cnn_conv_d4x4_k3x3 has unconnected port inStream_TLAST[0]
WARNING: [Synth 8-3331] design cnn_conv_d4x4_k3x3 has unconnected port inStream_TID[4]
WARNING: [Synth 8-3331] design cnn_conv_d4x4_k3x3 has unconnected port inStream_TID[3]
WARNING: [Synth 8-3331] design cnn_conv_d4x4_k3x3 has unconnected port inStream_TID[2]
WARNING: [Synth 8-3331] design cnn_conv_d4x4_k3x3 has unconnected port inStream_TID[1]
WARNING: [Synth 8-3331] design cnn_conv_d4x4_k3x3 has unconnected port inStream_TID[0]
WARNING: [Synth 8-3331] design cnn_conv_d4x4_k3x3 has unconnected port inStream_TDEST[5]
WARNING: [Synth 8-3331] design cnn_conv_d4x4_k3x3 has unconnected port inStream_TDEST[4]
WARNING: [Synth 8-3331] design cnn_conv_d4x4_k3x3 has unconnected port inStream_TDEST[3]
WARNING: [Synth 8-3331] design cnn_conv_d4x4_k3x3 has unconnected port inStream_TDEST[2]
WARNING: [Synth 8-3331] design cnn_conv_d4x4_k3x3 has unconnected port inStream_TDEST[1]
WARNING: [Synth 8-3331] design cnn_conv_d4x4_k3x3 has unconnected port inStream_TDEST[0]
INFO: [Synth 8-3886] merging instance 'inst/outStream_V_data_V_1_payload_B_reg[26]' (FDE) to 'inst/outStream_V_data_V_1_payload_B_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/outStream_V_data_V_1_payload_A_reg[26]' (FDE) to 'inst/outStream_V_data_V_1_payload_A_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/outStream_V_data_V_1_payload_B_reg[27]' (FDE) to 'inst/outStream_V_data_V_1_payload_B_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/outStream_V_data_V_1_payload_A_reg[27]' (FDE) to 'inst/outStream_V_data_V_1_payload_A_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/outStream_V_data_V_1_payload_B_reg[28]' (FDE) to 'inst/outStream_V_data_V_1_payload_B_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/outStream_V_data_V_1_payload_A_reg[28]' (FDE) to 'inst/outStream_V_data_V_1_payload_A_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/outStream_V_data_V_1_payload_B_reg[29]' (FDE) to 'inst/outStream_V_data_V_1_payload_B_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/outStream_V_data_V_1_payload_A_reg[29]' (FDE) to 'inst/outStream_V_data_V_1_payload_A_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/outStream_V_data_V_1_payload_B_reg[30]' (FDE) to 'inst/outStream_V_data_V_1_payload_B_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/outStream_V_data_V_1_payload_A_reg[30]' (FDE) to 'inst/outStream_V_data_V_1_payload_A_reg[31]'
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[30]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[29]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[28]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[27]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[26]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[25]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[24]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[23]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[22]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[21]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[20]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[19]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[18]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[17]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[16]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[15]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[14]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[13]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[12]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[11]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[10]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[9]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[8]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[7]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[6]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[5]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[4]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[3]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[2]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[1]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[0]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[30]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[29]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[28]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[27]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[26]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[25]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[24]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[23]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[22]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[21]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[20]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[19]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[18]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[17]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[16]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[15]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[14]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[13]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[12]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[11]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[10]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[9]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[8]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[7]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[6]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[5]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[4]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[3]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[2]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[1]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[0]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[30]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[29]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[28]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[27]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[26]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[25]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[24]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[23]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[22]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[21]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[20]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[19]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[18]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[17]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[16]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[15]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[14]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[13]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[12]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[11]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[10]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[9]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[8]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[7]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[6]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[5]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[4]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[3]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[2]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[1]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[0]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter3_a_read_reg_122_reg[30]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter3_a_read_reg_122_reg[29]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter3_a_read_reg_122_reg[28]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter3_a_read_reg_122_reg[27]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter3_a_read_reg_122_reg[26]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter3_a_read_reg_122_reg[25]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter3_a_read_reg_122_reg[24]) is unused and will be removed from module fixed_point_mul.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 740.824 ; gain = 530.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+----------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fixed_point_mul | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fixed_point_mul | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fixed_point_mul | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fixed_point_mul | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fixed_point_mul | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fixed_point_mul | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fixed_point_mul | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fixed_point_mul | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fixed_point_mul | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fixed_point_mul | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
+----------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:56 . Memory (MB): peak = 758.625 ; gain = 548.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:57 . Memory (MB): peak = 778.059 ; gain = 567.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:01:00 . Memory (MB): peak = 807.129 ; gain = 596.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:01:01 . Memory (MB): peak = 807.129 ; gain = 596.910
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:01:01 . Memory (MB): peak = 807.129 ; gain = 596.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:01:02 . Memory (MB): peak = 807.129 ; gain = 596.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:01:02 . Memory (MB): peak = 807.129 ; gain = 596.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:01:02 . Memory (MB): peak = 807.129 ; gain = 596.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:01:02 . Memory (MB): peak = 807.129 ; gain = 596.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+-----------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+-----------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|cnn_conv_d4x4_k3x3 | grp_fixed_point_mul_fu_594/ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn_conv_d4x4_k3x3 | grp_fixed_point_mul_fu_594/ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn_conv_d4x4_k3x3 | grp_fixed_point_mul_fu_594/tmp_1_reg_137_reg[6]                             | 4      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|cnn_conv_d4x4_k3x3 | grp_fixed_point_mul_fu_601/ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn_conv_d4x4_k3x3 | grp_fixed_point_mul_fu_601/ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn_conv_d4x4_k3x3 | grp_fixed_point_mul_fu_601/tmp_1_reg_137_reg[6]                             | 4      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|cnn_conv_d4x4_k3x3 | grp_fixed_point_mul_fu_608/ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn_conv_d4x4_k3x3 | grp_fixed_point_mul_fu_608/ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn_conv_d4x4_k3x3 | grp_fixed_point_mul_fu_608/tmp_1_reg_137_reg[6]                             | 4      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|cnn_conv_d4x4_k3x3 | grp_fixed_point_mul_fu_615/ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn_conv_d4x4_k3x3 | grp_fixed_point_mul_fu_615/ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn_conv_d4x4_k3x3 | grp_fixed_point_mul_fu_615/tmp_1_reg_137_reg[6]                             | 4      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|cnn_conv_d4x4_k3x3 | grp_fixed_point_mul_fu_622/ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn_conv_d4x4_k3x3 | grp_fixed_point_mul_fu_622/ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn_conv_d4x4_k3x3 | grp_fixed_point_mul_fu_622/tmp_1_reg_137_reg[6]                             | 4      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|cnn_conv_d4x4_k3x3 | grp_fixed_point_mul_fu_630/ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn_conv_d4x4_k3x3 | grp_fixed_point_mul_fu_630/ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn_conv_d4x4_k3x3 | grp_fixed_point_mul_fu_630/tmp_1_reg_137_reg[6]                             | 4      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|cnn_conv_d4x4_k3x3 | grp_fixed_point_mul_fu_638/ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn_conv_d4x4_k3x3 | grp_fixed_point_mul_fu_638/ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn_conv_d4x4_k3x3 | grp_fixed_point_mul_fu_638/tmp_1_reg_137_reg[6]                             | 4      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|cnn_conv_d4x4_k3x3 | grp_fixed_point_mul_fu_645/ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn_conv_d4x4_k3x3 | grp_fixed_point_mul_fu_645/ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn_conv_d4x4_k3x3 | grp_fixed_point_mul_fu_645/tmp_1_reg_137_reg[6]                             | 4      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|cnn_conv_d4x4_k3x3 | grp_fixed_point_mul_fu_653/ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn_conv_d4x4_k3x3 | grp_fixed_point_mul_fu_653/ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn_conv_d4x4_k3x3 | grp_fixed_point_mul_fu_653/tmp_1_reg_137_reg[6]                             | 4      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|cnn_conv_d4x4_k3x3 | ap_pipeline_reg_pp3_iter8_p_i_reg_1732_reg[0]                               | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn_conv_d4x4_k3x3 | ap_enable_reg_pp3_iter10_reg                                                | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+-------------------+-----------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   278|
|2     |DSP48E1   |     9|
|3     |DSP48E1_2 |     9|
|4     |DSP48E1_3 |     9|
|5     |LUT1      |   786|
|6     |LUT2      |   137|
|7     |LUT3      |   866|
|8     |LUT4      |   332|
|9     |LUT5      |   444|
|10    |LUT6      |   383|
|11    |MUXF7     |     2|
|12    |SRL16E    |    83|
|13    |FDRE      |  2745|
|14    |FDSE      |     5|
+------+----------+------+

Report Instance Areas: 
+------+---------------------------------------+--------------------------------+------+
|      |Instance                               |Module                          |Cells |
+------+---------------------------------------+--------------------------------+------+
|1     |top                                    |                                |  6088|
|2     |  inst                                 |cnn_conv_d4x4_k3x3              |  6088|
|3     |    cnn_conv_d4x4_k3x3_CTRL_s_axi_U    |cnn_conv_d4x4_k3x3_CTRL_s_axi   |  1514|
|4     |    cnn_conv_d4x4_k3xcud_U3            |cnn_conv_d4x4_k3xcud            |    32|
|5     |    cnn_conv_d4x4_k3xcud_U4            |cnn_conv_d4x4_k3xcud_0          |    96|
|6     |    grp_fixed_point_mul_fu_594         |fixed_point_mul                 |   190|
|7     |      cnn_conv_d4x4_k3xbkb_U0          |cnn_conv_d4x4_k3xbkb_23         |    40|
|8     |        cnn_conv_d4x4_k3xbkb_MulnS_0_U |cnn_conv_d4x4_k3xbkb_MulnS_0_24 |    40|
|9     |    grp_fixed_point_mul_fu_601         |fixed_point_mul_1               |   242|
|10    |      cnn_conv_d4x4_k3xbkb_U0          |cnn_conv_d4x4_k3xbkb_21         |    40|
|11    |        cnn_conv_d4x4_k3xbkb_MulnS_0_U |cnn_conv_d4x4_k3xbkb_MulnS_0_22 |    40|
|12    |    grp_fixed_point_mul_fu_608         |fixed_point_mul_2               |   190|
|13    |      cnn_conv_d4x4_k3xbkb_U0          |cnn_conv_d4x4_k3xbkb_19         |    40|
|14    |        cnn_conv_d4x4_k3xbkb_MulnS_0_U |cnn_conv_d4x4_k3xbkb_MulnS_0_20 |    40|
|15    |    grp_fixed_point_mul_fu_615         |fixed_point_mul_3               |   241|
|16    |      cnn_conv_d4x4_k3xbkb_U0          |cnn_conv_d4x4_k3xbkb_17         |    40|
|17    |        cnn_conv_d4x4_k3xbkb_MulnS_0_U |cnn_conv_d4x4_k3xbkb_MulnS_0_18 |    40|
|18    |    grp_fixed_point_mul_fu_622         |fixed_point_mul_4               |   223|
|19    |      cnn_conv_d4x4_k3xbkb_U0          |cnn_conv_d4x4_k3xbkb_15         |    40|
|20    |        cnn_conv_d4x4_k3xbkb_MulnS_0_U |cnn_conv_d4x4_k3xbkb_MulnS_0_16 |    40|
|21    |    grp_fixed_point_mul_fu_630         |fixed_point_mul_5               |   213|
|22    |      cnn_conv_d4x4_k3xbkb_U0          |cnn_conv_d4x4_k3xbkb_13         |    40|
|23    |        cnn_conv_d4x4_k3xbkb_MulnS_0_U |cnn_conv_d4x4_k3xbkb_MulnS_0_14 |    40|
|24    |    grp_fixed_point_mul_fu_638         |fixed_point_mul_6               |   190|
|25    |      cnn_conv_d4x4_k3xbkb_U0          |cnn_conv_d4x4_k3xbkb_11         |    40|
|26    |        cnn_conv_d4x4_k3xbkb_MulnS_0_U |cnn_conv_d4x4_k3xbkb_MulnS_0_12 |    40|
|27    |    grp_fixed_point_mul_fu_645         |fixed_point_mul_7               |   248|
|28    |      cnn_conv_d4x4_k3xbkb_U0          |cnn_conv_d4x4_k3xbkb_9          |    40|
|29    |        cnn_conv_d4x4_k3xbkb_MulnS_0_U |cnn_conv_d4x4_k3xbkb_MulnS_0_10 |    40|
|30    |    grp_fixed_point_mul_fu_653         |fixed_point_mul_8               |   246|
|31    |      cnn_conv_d4x4_k3xbkb_U0          |cnn_conv_d4x4_k3xbkb            |    43|
|32    |        cnn_conv_d4x4_k3xbkb_MulnS_0_U |cnn_conv_d4x4_k3xbkb_MulnS_0    |    43|
+------+---------------------------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:01:02 . Memory (MB): peak = 807.129 ; gain = 596.910
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 526 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:45 . Memory (MB): peak = 807.129 ; gain = 183.496
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:01:02 . Memory (MB): peak = 807.129 ; gain = 596.910
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 305 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ip/design_1_cnn_conv_d4x4_k3x3_0_0/constraints/cnn_conv_d4x4_k3x3_ooc.xdc] for cell 'inst'
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ip/design_1_cnn_conv_d4x4_k3x3_0_0/constraints/cnn_conv_d4x4_k3x3_ooc.xdc:6]
Finished Parsing XDC File [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ip/design_1_cnn_conv_d4x4_k3x3_0_0/constraints/cnn_conv_d4x4_k3x3_ooc.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
73 Infos, 197 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:59 . Memory (MB): peak = 807.129 ; gain = 518.168
INFO: [Common 17-1381] The checkpoint 'D:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.runs/design_1_cnn_conv_d4x4_k3x3_0_0_synth_1/design_1_cnn_conv_d4x4_k3x3_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ip/design_1_cnn_conv_d4x4_k3x3_0_0/design_1_cnn_conv_d4x4_k3x3_0_0.xci
INFO: [Coretcl 2-1174] Renamed 31 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.runs/design_1_cnn_conv_d4x4_k3x3_0_0_synth_1/design_1_cnn_conv_d4x4_k3x3_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 807.129 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Apr 03 10:49:05 2021...
