
[options]
isa rv32ic
solver yices

[depth]
insn            20
reg       15    30
liveness  1  10 30
unique    1  10 30
causal    10    30
pc_bwd 	  10    30

[defines]
`define DEBUGNETS

[defines liveness]
`define IBEX_FAIRNESS


[script-sources]
read_verilog -sv @basedir@/cores/@core@/wrapper.sv
read_verilog -sv @basedir@/cores/@core@/src/formal/ibex.v
