#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55fe067c03c0 .scope module, "fetchUnit" "fetchUnit" 2 4;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "instruction";
o0x78eabe4b71c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55fe067ebeb0_0 .net "clk", 0 0, o0x78eabe4b71c8;  0 drivers
v0x55fe067ebf70_0 .net "instruction", 31 0, L_0x55fe067f7120;  1 drivers
v0x55fe067ec030_0 .var "pc", 31 0;
o0x78eabe4b71f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55fe067ec0d0_0 .net "reset", 0 0, o0x78eabe4b71f8;  0 drivers
E_0x55fe06777550 .event posedge, v0x55fe067ec0d0_0, v0x55fe067ebeb0_0;
S_0x55fe067ba2d0 .scope module, "memory" "inst_memory" 2 14, 3 1 0, S_0x55fe067c03c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
L_0x55fe067f7120 .functor BUFZ 32, L_0x55fe067f6e00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55fe067ad5a0_0 .net *"_ivl_0", 31 0, L_0x55fe067f6e00;  1 drivers
v0x55fe06786540_0 .net *"_ivl_3", 7 0, L_0x55fe067f6ea0;  1 drivers
v0x55fe067969f0_0 .net *"_ivl_4", 9 0, L_0x55fe067f6f90;  1 drivers
L_0x78eabe46e018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55fe067a8d00_0 .net *"_ivl_7", 1 0, L_0x78eabe46e018;  1 drivers
v0x55fe067ac310_0 .net "address", 31 0, v0x55fe067ec030_0;  1 drivers
v0x55fe067afcd0_0 .var/i "i", 31 0;
v0x55fe067ebcb0_0 .net "instruction", 31 0, L_0x55fe067f7120;  alias, 1 drivers
v0x55fe067ebd90 .array "memory", 0 255, 31 0;
L_0x55fe067f6e00 .array/port v0x55fe067ebd90, L_0x55fe067f6f90;
L_0x55fe067f6ea0 .part v0x55fe067ec030_0, 2, 8;
L_0x55fe067f6f90 .concat [ 8 2 0 0], L_0x55fe067f6ea0, L_0x78eabe46e018;
S_0x55fe067c44b0 .scope module, "tb_mips_single_cycle" "tb_mips_single_cycle" 4 4;
 .timescale -9 -9;
v0x55fe067f6c50_0 .var "clk", 0 0;
v0x55fe067f6cf0_0 .var "reset", 0 0;
S_0x55fe067ec1d0 .scope module, "uut" "mips_single_cycle" 4 9, 5 18 0, S_0x55fe067c44b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_0x55fe068093d0 .functor AND 1, L_0x55fe06808b20, v0x55fe067ee390_0, C4<1>, C4<1>;
v0x55fe067f5130_0 .net "ALU_operation", 2 0, v0x55fe067edd50_0;  1 drivers
v0x55fe067f5240_0 .net "ALU_result", 31 0, v0x55fe067ed7b0_0;  1 drivers
v0x55fe067f5300_0 .net "ALUop", 1 0, v0x55fe067ee210_0;  1 drivers
v0x55fe067f53f0_0 .net "Zero", 0 0, L_0x55fe06808b20;  1 drivers
v0x55fe067f5490_0 .net "added4_instruction4", 31 0, L_0x55fe068075d0;  1 drivers
v0x55fe067f5580_0 .net "adder32_result", 31 0, L_0x55fe06809330;  1 drivers
v0x55fe067f5640_0 .net "aluSrc", 0 0, v0x55fe067ee2f0_0;  1 drivers
v0x55fe067f5730_0 .net "and_zero_branch", 0 0, L_0x55fe068093d0;  1 drivers
v0x55fe067f57d0_0 .net "branch", 0 0, v0x55fe067ee390_0;  1 drivers
v0x55fe067f5900_0 .net "clk", 0 0, v0x55fe067f6c50_0;  1 drivers
v0x55fe067f59a0_0 .net "instruction_PC", 31 0, v0x55fe067f4290_0;  1 drivers
v0x55fe067f5a40_0 .net "instruction_fetch_unit", 31 0, L_0x55fe067f74b0;  1 drivers
v0x55fe067f5ae0_0 .net "instruction_jump_calc", 31 0, v0x55fe067f1aa0_0;  1 drivers
v0x55fe067f5bd0_0 .net "instruction_mux_register", 4 0, v0x55fe067f3cc0_0;  1 drivers
v0x55fe067f5ce0_0 .net "jump", 0 0, v0x55fe067ee460_0;  1 drivers
v0x55fe067f5dd0_0 .net "memRead", 0 0, v0x55fe067ee520_0;  1 drivers
v0x55fe067f5ec0_0 .net "memToReg", 0 0, v0x55fe067ee630_0;  1 drivers
v0x55fe067f5fb0_0 .net "memWrite", 0 0, v0x55fe067ee6f0_0;  1 drivers
v0x55fe067f60a0_0 .net "mux_adder32_result", 31 0, v0x55fe067f27c0_0;  1 drivers
v0x55fe067f61b0_0 .net "mux_alu_result_alu_B", 31 0, v0x55fe067f2030_0;  1 drivers
v0x55fe067f62c0_0 .net "mux_dataMem_write_data", 31 0, v0x55fe067f2f10_0;  1 drivers
v0x55fe067f63d0_0 .net "next_pc", 31 0, v0x55fe067f34c0_0;  1 drivers
v0x55fe067f64e0_0 .net "readData", 31 0, L_0x55fe06809060;  1 drivers
v0x55fe067f65f0_0 .net "readData1", 31 0, L_0x55fe06807670;  1 drivers
v0x55fe067f6700_0 .net "readData2", 31 0, L_0x55fe06807e50;  1 drivers
v0x55fe067f67c0_0 .net "regDst", 0 0, v0x55fe067ee890_0;  1 drivers
v0x55fe067f68b0_0 .net "regWrite", 0 0, v0x55fe067ee950_0;  1 drivers
v0x55fe067f69a0_0 .net "reset", 0 0, v0x55fe067f6cf0_0;  1 drivers
v0x55fe067f6a40_0 .net "shiftLeft2_signExtended_offset", 31 0, L_0x55fe068091f0;  1 drivers
v0x55fe067f6b30_0 .net "signExtended_offset", 31 0, L_0x55fe068087c0;  1 drivers
L_0x55fe06807730 .part L_0x55fe067f74b0, 0, 26;
L_0x55fe068077d0 .part L_0x55fe067f74b0, 26, 6;
L_0x55fe06807900 .part L_0x55fe067f74b0, 16, 5;
L_0x55fe068079a0 .part L_0x55fe067f74b0, 11, 5;
L_0x55fe06807f50 .part L_0x55fe067f74b0, 21, 5;
L_0x55fe06808040 .part L_0x55fe067f74b0, 16, 5;
L_0x55fe06808860 .part L_0x55fe067f74b0, 0, 16;
L_0x55fe06808900 .part L_0x55fe067f74b0, 0, 6;
S_0x55fe067ec3d0 .scope module, "adder32" "adder32" 5 132, 6 1 0, S_0x55fe067ec1d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
v0x55fe067ec640_0 .net "a", 31 0, L_0x55fe068075d0;  alias, 1 drivers
v0x55fe067ec740_0 .net "b", 31 0, L_0x55fe068091f0;  alias, 1 drivers
v0x55fe067ec820_0 .net "sum", 31 0, L_0x55fe06809330;  alias, 1 drivers
L_0x55fe06809330 .arith/sum 32, L_0x55fe068075d0, L_0x55fe068091f0;
S_0x55fe067ec960 .scope module, "adder4" "adder4" 5 43, 7 1 0, S_0x55fe067ec1d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
L_0x78eabe46e0a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55fe067ecb40_0 .net/2u *"_ivl_0", 31 0, L_0x78eabe46e0a8;  1 drivers
v0x55fe067ecc40_0 .net "in", 31 0, v0x55fe067f4290_0;  alias, 1 drivers
v0x55fe067ecd20_0 .net "out", 31 0, L_0x55fe068075d0;  alias, 1 drivers
L_0x55fe068075d0 .arith/sum 32, v0x55fe067f4290_0, L_0x78eabe46e0a8;
S_0x55fe067ece30 .scope module, "alu" "alu" 5 103, 8 1 0, S_0x55fe067ec1d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "operation";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "Zero";
v0x55fe067ed090_0 .net "A", 31 0, L_0x55fe06807670;  alias, 1 drivers
v0x55fe067ed170_0 .net "B", 31 0, v0x55fe067f2030_0;  alias, 1 drivers
v0x55fe067ed250_0 .net "Zero", 0 0, L_0x55fe06808b20;  alias, 1 drivers
L_0x78eabe46e180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fe067ed320_0 .net/2u *"_ivl_0", 31 0, L_0x78eabe46e180;  1 drivers
v0x55fe067ed400_0 .net *"_ivl_2", 0 0, L_0x55fe068089f0;  1 drivers
L_0x78eabe46e1c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55fe067ed510_0 .net/2u *"_ivl_4", 0 0, L_0x78eabe46e1c8;  1 drivers
L_0x78eabe46e210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fe067ed5f0_0 .net/2u *"_ivl_6", 0 0, L_0x78eabe46e210;  1 drivers
v0x55fe067ed6d0_0 .net "operation", 2 0, v0x55fe067edd50_0;  alias, 1 drivers
v0x55fe067ed7b0_0 .var "result", 31 0;
E_0x55fe067d4dc0 .event anyedge, v0x55fe067ed6d0_0, v0x55fe067ed090_0, v0x55fe067ed170_0;
L_0x55fe068089f0 .cmp/eq 32, v0x55fe067ed7b0_0, L_0x78eabe46e180;
L_0x55fe06808b20 .functor MUXZ 1, L_0x78eabe46e210, L_0x78eabe46e1c8, L_0x55fe068089f0, C4<>;
S_0x55fe067ed930 .scope module, "aluControl" "aluControl" 5 90, 9 1 0, S_0x55fe067ec1d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "ALUop";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 3 "result";
v0x55fe067edb70_0 .net "ALUop", 1 0, v0x55fe067ee210_0;  alias, 1 drivers
v0x55fe067edc70_0 .net "funct", 5 0, L_0x55fe06808900;  1 drivers
v0x55fe067edd50_0 .var "result", 2 0;
E_0x55fe067d4e00 .event anyedge, v0x55fe067edb70_0, v0x55fe067edc70_0;
S_0x55fe067ede80 .scope module, "controlunit" "control_unit" 5 55, 10 1 0, S_0x55fe067ec1d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "opCode";
    .port_info 1 /OUTPUT 2 "ALUop";
    .port_info 2 /OUTPUT 1 "regDst";
    .port_info 3 /OUTPUT 1 "jump";
    .port_info 4 /OUTPUT 1 "branch";
    .port_info 5 /OUTPUT 1 "memRead";
    .port_info 6 /OUTPUT 1 "memToReg";
    .port_info 7 /OUTPUT 1 "memWrite";
    .port_info 8 /OUTPUT 1 "aluSrc";
    .port_info 9 /OUTPUT 1 "regWrite";
v0x55fe067ee210_0 .var "ALUop", 1 0;
v0x55fe067ee2f0_0 .var "aluSrc", 0 0;
v0x55fe067ee390_0 .var "branch", 0 0;
v0x55fe067ee460_0 .var "jump", 0 0;
v0x55fe067ee520_0 .var "memRead", 0 0;
v0x55fe067ee630_0 .var "memToReg", 0 0;
v0x55fe067ee6f0_0 .var "memWrite", 0 0;
v0x55fe067ee7b0_0 .net "opCode", 5 0, L_0x55fe068077d0;  1 drivers
v0x55fe067ee890_0 .var "regDst", 0 0;
v0x55fe067ee950_0 .var "regWrite", 0 0;
E_0x55fe067ee1b0 .event anyedge, v0x55fe067ee7b0_0;
S_0x55fe067eebb0 .scope module, "dataMem" "data_memory" 5 111, 11 1 0, S_0x55fe067ec1d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "memRead";
    .port_info 2 /INPUT 1 "memWrite";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 32 "writeData";
    .port_info 5 /OUTPUT 32 "readData";
v0x55fe067eeea0_0 .net *"_ivl_0", 31 0, L_0x55fe06808d00;  1 drivers
v0x55fe067eefa0_0 .net *"_ivl_3", 7 0, L_0x55fe06808da0;  1 drivers
v0x55fe067ef080_0 .net *"_ivl_4", 9 0, L_0x55fe06808e40;  1 drivers
L_0x78eabe46e258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55fe067ef140_0 .net *"_ivl_7", 1 0, L_0x78eabe46e258;  1 drivers
L_0x78eabe46e2a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fe067ef220_0 .net/2u *"_ivl_8", 31 0, L_0x78eabe46e2a0;  1 drivers
v0x55fe067ef350_0 .net "address", 31 0, v0x55fe067ed7b0_0;  alias, 1 drivers
v0x55fe067ef410_0 .net "clk", 0 0, v0x55fe067f6c50_0;  alias, 1 drivers
o0x78eabe4b7cd8 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0x55fe067ef4b0_0 .net "index", 6 0, o0x78eabe4b7cd8;  0 drivers
v0x55fe067ef590_0 .net "memRead", 0 0, v0x55fe067ee520_0;  alias, 1 drivers
v0x55fe067ef6f0_0 .net "memWrite", 0 0, v0x55fe067ee6f0_0;  alias, 1 drivers
v0x55fe067ef7c0 .array "memory", 0 255, 31 0;
v0x55fe067ef860_0 .net "readData", 31 0, L_0x55fe06809060;  alias, 1 drivers
v0x55fe067ef920_0 .net "writeData", 31 0, L_0x55fe06807e50;  alias, 1 drivers
E_0x55fe067eee20 .event anyedge, v0x55fe067ee6f0_0, v0x55fe067ef920_0, v0x55fe067ef4b0_0;
L_0x55fe06808d00 .array/port v0x55fe067ef7c0, L_0x55fe06808e40;
L_0x55fe06808da0 .part v0x55fe067ed7b0_0, 1, 8;
L_0x55fe06808e40 .concat [ 8 2 0 0], L_0x55fe06808da0, L_0x78eabe46e258;
L_0x55fe06809060 .functor MUXZ 32, L_0x78eabe46e2a0, L_0x55fe06808d00, v0x55fe067ee520_0, C4<>;
S_0x55fe067efb00 .scope module, "fileRegisters" "file_registers" 5 75, 12 1 0, S_0x55fe067ec1d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 5 "readRegister1";
    .port_info 1 /INPUT 5 "readRegister2";
    .port_info 2 /INPUT 5 "writeRegister";
    .port_info 3 /INPUT 32 "writeData";
    .port_info 4 /INPUT 1 "regWrite";
    .port_info 5 /OUTPUT 32 "readData1";
    .port_info 6 /OUTPUT 32 "readData2";
L_0x55fe06807670 .functor BUFZ 32, L_0x55fe06807a40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55fe06807e50 .functor BUFZ 32, L_0x55fe06807c20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55fe067efdc0_0 .net *"_ivl_0", 31 0, L_0x55fe06807a40;  1 drivers
v0x55fe067efec0_0 .net *"_ivl_10", 6 0, L_0x55fe06807cc0;  1 drivers
L_0x78eabe46e138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55fe067effa0_0 .net *"_ivl_13", 1 0, L_0x78eabe46e138;  1 drivers
v0x55fe067f0090_0 .net *"_ivl_2", 6 0, L_0x55fe06807ae0;  1 drivers
L_0x78eabe46e0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55fe067f0170_0 .net *"_ivl_5", 1 0, L_0x78eabe46e0f0;  1 drivers
v0x55fe067f02a0_0 .net *"_ivl_8", 31 0, L_0x55fe06807c20;  1 drivers
v0x55fe067f0380_0 .var/i "i", 31 0;
v0x55fe067f0460_0 .net "readData1", 31 0, L_0x55fe06807670;  alias, 1 drivers
v0x55fe067f0520_0 .net "readData2", 31 0, L_0x55fe06807e50;  alias, 1 drivers
v0x55fe067f0680_0 .net "readRegister1", 4 0, L_0x55fe06807f50;  1 drivers
v0x55fe067f0740_0 .net "readRegister2", 4 0, L_0x55fe06808040;  1 drivers
v0x55fe067f0820_0 .net "regWrite", 0 0, v0x55fe067ee950_0;  alias, 1 drivers
v0x55fe067f08f0 .array "registers", 0 31, 31 0;
v0x55fe067f0990_0 .net "writeData", 31 0, v0x55fe067f2f10_0;  alias, 1 drivers
v0x55fe067f0a70_0 .net "writeRegister", 4 0, v0x55fe067f3cc0_0;  alias, 1 drivers
E_0x55fe067efd40 .event anyedge, v0x55fe067ee950_0, v0x55fe067f0a70_0, v0x55fe067f0990_0;
L_0x55fe06807a40 .array/port v0x55fe067f08f0, L_0x55fe06807ae0;
L_0x55fe06807ae0 .concat [ 5 2 0 0], L_0x55fe06807f50, L_0x78eabe46e0f0;
L_0x55fe06807c20 .array/port v0x55fe067f08f0, L_0x55fe06807cc0;
L_0x55fe06807cc0 .concat [ 5 2 0 0], L_0x55fe06808040, L_0x78eabe46e138;
S_0x55fe067f0c70 .scope module, "instMem" "inst_memory" 5 38, 3 1 0, S_0x55fe067ec1d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
L_0x55fe067f74b0 .functor BUFZ 32, L_0x55fe067f7230, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55fe067f0e20_0 .net *"_ivl_0", 31 0, L_0x55fe067f7230;  1 drivers
v0x55fe067f0f20_0 .net *"_ivl_3", 7 0, L_0x55fe067f72d0;  1 drivers
v0x55fe067f1000_0 .net *"_ivl_4", 9 0, L_0x55fe067f7370;  1 drivers
L_0x78eabe46e060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55fe067f10f0_0 .net *"_ivl_7", 1 0, L_0x78eabe46e060;  1 drivers
v0x55fe067f11d0_0 .net "address", 31 0, v0x55fe067f4290_0;  alias, 1 drivers
v0x55fe067f12e0_0 .var/i "i", 31 0;
v0x55fe067f13a0_0 .net "instruction", 31 0, L_0x55fe067f74b0;  alias, 1 drivers
v0x55fe067f1480 .array "memory", 0 255, 31 0;
L_0x55fe067f7230 .array/port v0x55fe067f1480, L_0x55fe067f7370;
L_0x55fe067f72d0 .part v0x55fe067f4290_0, 2, 8;
L_0x55fe067f7370 .concat [ 8 2 0 0], L_0x55fe067f72d0, L_0x78eabe46e060;
S_0x55fe067f15a0 .scope module, "jumpAddress" "jumpAddressCalc" 5 49, 13 1 0, S_0x55fe067ec1d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 26 "immediate";
    .port_info 2 /OUTPUT 32 "jumpAddress";
v0x55fe067f1890_0 .net "PC", 31 0, L_0x55fe068075d0;  alias, 1 drivers
v0x55fe067f19c0_0 .net "immediate", 25 0, L_0x55fe06807730;  1 drivers
v0x55fe067f1aa0_0 .var "jumpAddress", 31 0;
E_0x55fe067f1810 .event anyedge, v0x55fe067ec640_0, v0x55fe067f19c0_0;
S_0x55fe067f1be0 .scope module, "muxALU" "mux_alu" 5 96, 14 1 0, S_0x55fe067ec1d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "readData2";
    .port_info 1 /INPUT 32 "signal_extend";
    .port_info 2 /INPUT 1 "aluSrc";
    .port_info 3 /OUTPUT 32 "result";
v0x55fe067f1e50_0 .net "aluSrc", 0 0, v0x55fe067ee2f0_0;  alias, 1 drivers
v0x55fe067f1f40_0 .net "readData2", 31 0, L_0x55fe06807e50;  alias, 1 drivers
v0x55fe067f2030_0 .var "result", 31 0;
v0x55fe067f2100_0 .net "signal_extend", 31 0, L_0x55fe068087c0;  alias, 1 drivers
E_0x55fe067f1df0 .event anyedge, v0x55fe067ee2f0_0, v0x55fe067ef920_0, v0x55fe067f2100_0;
S_0x55fe067f2270 .scope module, "muxAdder32" "mux_adder32" 5 140, 15 1 0, S_0x55fe067ec1d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "adder_result";
    .port_info 1 /INPUT 32 "adder32_result";
    .port_info 2 /INPUT 1 "and_zero_branch";
    .port_info 3 /OUTPUT 32 "result";
v0x55fe067f2540_0 .net "adder32_result", 31 0, L_0x55fe06809330;  alias, 1 drivers
v0x55fe067f2650_0 .net "adder_result", 31 0, L_0x55fe068075d0;  alias, 1 drivers
v0x55fe067f26f0_0 .net "and_zero_branch", 0 0, L_0x55fe068093d0;  alias, 1 drivers
v0x55fe067f27c0_0 .var "result", 31 0;
E_0x55fe067f24c0 .event anyedge, v0x55fe067f26f0_0, v0x55fe067ec640_0, v0x55fe067ec820_0;
S_0x55fe067f2950 .scope module, "muxDataMem" "mux_dataMem" 5 120, 16 1 0, S_0x55fe067ec1d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "readData";
    .port_info 1 /INPUT 32 "ALU_result";
    .port_info 2 /INPUT 1 "memtoReg";
    .port_info 3 /OUTPUT 32 "result";
v0x55fe067f2c20_0 .net "ALU_result", 31 0, v0x55fe067ed7b0_0;  alias, 1 drivers
v0x55fe067f2d50_0 .net "memtoReg", 0 0, v0x55fe067ee630_0;  alias, 1 drivers
v0x55fe067f2e10_0 .net "readData", 31 0, L_0x55fe06809060;  alias, 1 drivers
v0x55fe067f2f10_0 .var "result", 31 0;
E_0x55fe067f2ba0 .event anyedge, v0x55fe067ee630_0, v0x55fe067ed7b0_0, v0x55fe067ef860_0;
S_0x55fe067f3030 .scope module, "muxJump" "mux_jump" 5 147, 17 1 0, S_0x55fe067ec1d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "jumpAddress";
    .port_info 1 /INPUT 32 "usual_instruction";
    .port_info 2 /INPUT 1 "jump";
    .port_info 3 /OUTPUT 32 "result";
v0x55fe067f3300_0 .net "jump", 0 0, v0x55fe067ee460_0;  alias, 1 drivers
v0x55fe067f33f0_0 .net "jumpAddress", 31 0, v0x55fe067f1aa0_0;  alias, 1 drivers
v0x55fe067f34c0_0 .var "result", 31 0;
v0x55fe067f3590_0 .net "usual_instruction", 31 0, v0x55fe067f27c0_0;  alias, 1 drivers
E_0x55fe067f3280 .event anyedge, v0x55fe067ee460_0, v0x55fe067f27c0_0, v0x55fe067f1aa0_0;
S_0x55fe067f3710 .scope module, "muxRegisters" "mux_registers" 5 68, 18 1 0, S_0x55fe067ec1d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 5 "instruction1";
    .port_info 1 /INPUT 5 "instruction2";
    .port_info 2 /INPUT 1 "regDst";
    .port_info 3 /OUTPUT 5 "result";
v0x55fe067f39e0_0 .net "instruction1", 4 0, L_0x55fe06807900;  1 drivers
v0x55fe067f3ae0_0 .net "instruction2", 4 0, L_0x55fe068079a0;  1 drivers
v0x55fe067f3bc0_0 .net "regDst", 0 0, v0x55fe067ee890_0;  alias, 1 drivers
v0x55fe067f3cc0_0 .var "result", 4 0;
E_0x55fe067f3960 .event anyedge, v0x55fe067ee890_0, v0x55fe067f39e0_0, v0x55fe067f3ae0_0;
S_0x55fe067f3e00 .scope module, "pc" "pc" 5 31, 19 1 0, S_0x55fe067ec1d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "next_pc";
    .port_info 3 /OUTPUT 32 "pc";
v0x55fe067f40d0_0 .net "clk", 0 0, v0x55fe067f6c50_0;  alias, 1 drivers
v0x55fe067f41c0_0 .net "next_pc", 31 0, v0x55fe067f34c0_0;  alias, 1 drivers
v0x55fe067f4290_0 .var "pc", 31 0;
v0x55fe067f43b0_0 .net "reset", 0 0, v0x55fe067f6cf0_0;  alias, 1 drivers
E_0x55fe067f4050 .event posedge, v0x55fe067f43b0_0, v0x55fe067ef410_0;
S_0x55fe067f44d0 .scope module, "shiftLeft2" "shiftLeft2" 5 127, 20 1 0, S_0x55fe067ec1d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
v0x55fe067f4710_0 .net *"_ivl_2", 29 0, L_0x55fe06809150;  1 drivers
L_0x78eabe46e2e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55fe067f4810_0 .net *"_ivl_4", 1 0, L_0x78eabe46e2e8;  1 drivers
v0x55fe067f48f0_0 .net "in", 31 0, L_0x55fe068087c0;  alias, 1 drivers
v0x55fe067f49c0_0 .net "out", 31 0, L_0x55fe068091f0;  alias, 1 drivers
L_0x55fe06809150 .part L_0x55fe068087c0, 0, 30;
L_0x55fe068091f0 .concat [ 2 30 0 0], L_0x78eabe46e2e8, L_0x55fe06809150;
S_0x55fe067f4ad0 .scope module, "singnExtend" "signal_extend" 5 85, 21 1 0, S_0x55fe067ec1d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 32 "out";
v0x55fe067f4cf0_0 .net *"_ivl_1", 0 0, L_0x55fe06808280;  1 drivers
v0x55fe067f4df0_0 .net *"_ivl_2", 15 0, L_0x55fe06808320;  1 drivers
v0x55fe067f4ed0_0 .net "in", 15 0, L_0x55fe06808860;  1 drivers
v0x55fe067f4fc0_0 .net "out", 31 0, L_0x55fe068087c0;  alias, 1 drivers
L_0x55fe06808280 .part L_0x55fe06808860, 15, 1;
LS_0x55fe06808320_0_0 .concat [ 1 1 1 1], L_0x55fe06808280, L_0x55fe06808280, L_0x55fe06808280, L_0x55fe06808280;
LS_0x55fe06808320_0_4 .concat [ 1 1 1 1], L_0x55fe06808280, L_0x55fe06808280, L_0x55fe06808280, L_0x55fe06808280;
LS_0x55fe06808320_0_8 .concat [ 1 1 1 1], L_0x55fe06808280, L_0x55fe06808280, L_0x55fe06808280, L_0x55fe06808280;
LS_0x55fe06808320_0_12 .concat [ 1 1 1 1], L_0x55fe06808280, L_0x55fe06808280, L_0x55fe06808280, L_0x55fe06808280;
L_0x55fe06808320 .concat [ 4 4 4 4], LS_0x55fe06808320_0_0, LS_0x55fe06808320_0_4, LS_0x55fe06808320_0_8, LS_0x55fe06808320_0_12;
L_0x55fe068087c0 .concat [ 16 16 0 0], L_0x55fe06808860, L_0x55fe06808320;
    .scope S_0x55fe067ba2d0;
T_0 ;
    %pushi/vec4 2370371584, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe067ebd90, 4, 0;
    %pushi/vec4 2372534272, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe067ebd90, 4, 0;
    %pushi/vec4 19552288, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe067ebd90, 4, 0;
    %pushi/vec4 19554341, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe067ebd90, 4, 0;
    %pushi/vec4 23881764, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe067ebd90, 4, 0;
    %pushi/vec4 2908225540, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe067ebd90, 4, 0;
    %pushi/vec4 138412032, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe067ebd90, 4, 0;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x55fe067afcd0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x55fe067afcd0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55fe067afcd0_0;
    %store/vec4a v0x55fe067ebd90, 4, 0;
    %load/vec4 v0x55fe067afcd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55fe067afcd0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x55fe067c03c0;
T_1 ;
    %wait E_0x55fe06777550;
    %load/vec4 v0x55fe067ec0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fe067ec030_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55fe067ec030_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55fe067ec030_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55fe067f3e00;
T_2 ;
    %wait E_0x55fe067f4050;
    %load/vec4 v0x55fe067f43b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fe067f4290_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55fe067f41c0_0;
    %assign/vec4 v0x55fe067f4290_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55fe067f0c70;
T_3 ;
    %pushi/vec4 2370371584, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe067f1480, 4, 0;
    %pushi/vec4 2372534272, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe067f1480, 4, 0;
    %pushi/vec4 19552288, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe067f1480, 4, 0;
    %pushi/vec4 19554341, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe067f1480, 4, 0;
    %pushi/vec4 23881764, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe067f1480, 4, 0;
    %pushi/vec4 2908225540, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe067f1480, 4, 0;
    %pushi/vec4 138412032, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe067f1480, 4, 0;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x55fe067f12e0_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x55fe067f12e0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55fe067f12e0_0;
    %store/vec4a v0x55fe067f1480, 4, 0;
    %load/vec4 v0x55fe067f12e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55fe067f12e0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x55fe067f15a0;
T_4 ;
    %wait E_0x55fe067f1810;
    %load/vec4 v0x55fe067f1890_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x55fe067f19c0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x55fe067f1aa0_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55fe067ede80;
T_5 ;
    %wait E_0x55fe067ee1b0;
    %load/vec4 v0x55fe067ee7b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 0, 0, 10;
    %split/vec4 1;
    %assign/vec4 v0x55fe067ee460_0, 0;
    %split/vec4 2;
    %assign/vec4 v0x55fe067ee210_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55fe067ee390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55fe067ee6f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55fe067ee520_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55fe067ee950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55fe067ee630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55fe067ee2f0_0, 0;
    %assign/vec4 v0x55fe067ee890_0, 0;
    %jmp T_5.6;
T_5.0 ;
    %pushi/vec4 580, 0, 10;
    %split/vec4 1;
    %assign/vec4 v0x55fe067ee460_0, 0;
    %split/vec4 2;
    %assign/vec4 v0x55fe067ee210_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55fe067ee390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55fe067ee6f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55fe067ee520_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55fe067ee950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55fe067ee630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55fe067ee2f0_0, 0;
    %assign/vec4 v0x55fe067ee890_0, 0;
    %jmp T_5.6;
T_5.1 ;
    %pushi/vec4 480, 0, 10;
    %split/vec4 1;
    %assign/vec4 v0x55fe067ee460_0, 0;
    %split/vec4 2;
    %assign/vec4 v0x55fe067ee210_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55fe067ee390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55fe067ee6f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55fe067ee520_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55fe067ee950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55fe067ee630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55fe067ee2f0_0, 0;
    %assign/vec4 v0x55fe067ee890_0, 0;
    %jmp T_5.6;
T_5.2 ;
    %pushi/vec4 272, 0, 10;
    %split/vec4 1;
    %assign/vec4 v0x55fe067ee460_0, 0;
    %split/vec4 2;
    %assign/vec4 v0x55fe067ee210_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55fe067ee390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55fe067ee6f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55fe067ee520_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55fe067ee950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55fe067ee630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55fe067ee2f0_0, 0;
    %assign/vec4 v0x55fe067ee890_0, 0;
    %jmp T_5.6;
T_5.3 ;
    %pushi/vec4 10, 0, 10;
    %split/vec4 1;
    %assign/vec4 v0x55fe067ee460_0, 0;
    %split/vec4 2;
    %assign/vec4 v0x55fe067ee210_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55fe067ee390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55fe067ee6f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55fe067ee520_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55fe067ee950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55fe067ee630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55fe067ee2f0_0, 0;
    %assign/vec4 v0x55fe067ee890_0, 0;
    %jmp T_5.6;
T_5.4 ;
    %pushi/vec4 1, 0, 10;
    %split/vec4 1;
    %assign/vec4 v0x55fe067ee460_0, 0;
    %split/vec4 2;
    %assign/vec4 v0x55fe067ee210_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55fe067ee390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55fe067ee6f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55fe067ee520_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55fe067ee950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55fe067ee630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55fe067ee2f0_0, 0;
    %assign/vec4 v0x55fe067ee890_0, 0;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55fe067f3710;
T_6 ;
    %wait E_0x55fe067f3960;
    %load/vec4 v0x55fe067f3bc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %load/vec4 v0x55fe067f3ae0_0;
    %assign/vec4 v0x55fe067f3cc0_0, 0;
    %jmp T_6.2;
T_6.0 ;
    %load/vec4 v0x55fe067f39e0_0;
    %assign/vec4 v0x55fe067f3cc0_0, 0;
    %jmp T_6.2;
T_6.2 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55fe067efb00;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fe067f0380_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x55fe067f0380_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55fe067f0380_0;
    %store/vec4a v0x55fe067f08f0, 4, 0;
    %load/vec4 v0x55fe067f0380_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55fe067f0380_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x55fe067efb00;
T_8 ;
    %wait E_0x55fe067efd40;
    %load/vec4 v0x55fe067f0820_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.2, 9;
    %load/vec4 v0x55fe067f0a70_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_8.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x55fe067f0990_0;
    %load/vec4 v0x55fe067f0a70_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fe067f08f0, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55fe067ed930;
T_9 ;
    %wait E_0x55fe067d4e00;
    %load/vec4 v0x55fe067edb70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x55fe067edd50_0, 0;
    %jmp T_9.4;
T_9.0 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55fe067edd50_0, 0;
    %jmp T_9.4;
T_9.1 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55fe067edd50_0, 0;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v0x55fe067edc70_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x55fe067edd50_0, 0;
    %jmp T_9.11;
T_9.5 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55fe067edd50_0, 0;
    %jmp T_9.11;
T_9.6 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55fe067edd50_0, 0;
    %jmp T_9.11;
T_9.7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55fe067edd50_0, 0;
    %jmp T_9.11;
T_9.8 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55fe067edd50_0, 0;
    %jmp T_9.11;
T_9.9 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55fe067edd50_0, 0;
    %jmp T_9.11;
T_9.11 ;
    %pop/vec4 1;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55fe067f1be0;
T_10 ;
    %wait E_0x55fe067f1df0;
    %load/vec4 v0x55fe067f1e50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %load/vec4 v0x55fe067f2100_0;
    %assign/vec4 v0x55fe067f2030_0, 0;
    %jmp T_10.2;
T_10.0 ;
    %load/vec4 v0x55fe067f1f40_0;
    %assign/vec4 v0x55fe067f2030_0, 0;
    %jmp T_10.2;
T_10.2 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55fe067ece30;
T_11 ;
    %wait E_0x55fe067d4dc0;
    %load/vec4 v0x55fe067ed6d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fe067ed7b0_0, 0;
    %jmp T_11.7;
T_11.0 ;
    %load/vec4 v0x55fe067ed090_0;
    %load/vec4 v0x55fe067ed170_0;
    %and;
    %assign/vec4 v0x55fe067ed7b0_0, 0;
    %jmp T_11.7;
T_11.1 ;
    %load/vec4 v0x55fe067ed090_0;
    %load/vec4 v0x55fe067ed170_0;
    %or;
    %assign/vec4 v0x55fe067ed7b0_0, 0;
    %jmp T_11.7;
T_11.2 ;
    %load/vec4 v0x55fe067ed090_0;
    %load/vec4 v0x55fe067ed170_0;
    %add;
    %assign/vec4 v0x55fe067ed7b0_0, 0;
    %jmp T_11.7;
T_11.3 ;
    %load/vec4 v0x55fe067ed090_0;
    %load/vec4 v0x55fe067ed170_0;
    %sub;
    %assign/vec4 v0x55fe067ed7b0_0, 0;
    %jmp T_11.7;
T_11.4 ;
    %load/vec4 v0x55fe067ed090_0;
    %load/vec4 v0x55fe067ed170_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_11.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.9, 8;
T_11.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.9, 8;
 ; End of false expr.
    %blend;
T_11.9;
    %assign/vec4 v0x55fe067ed7b0_0, 0;
    %jmp T_11.7;
T_11.5 ;
    %load/vec4 v0x55fe067ed090_0;
    %load/vec4 v0x55fe067ed170_0;
    %or;
    %inv;
    %assign/vec4 v0x55fe067ed7b0_0, 0;
    %jmp T_11.7;
T_11.7 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55fe067eebb0;
T_12 ;
    %pushi/vec4 2863311530, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe067ef7c0, 4, 0;
    %pushi/vec4 3435973836, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe067ef7c0, 4, 0;
    %pushi/vec4 4042322160, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe067ef7c0, 4, 0;
    %pushi/vec4 252645135, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe067ef7c0, 4, 0;
    %pushi/vec4 858993459, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe067ef7c0, 4, 0;
    %pushi/vec4 1431655765, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe067ef7c0, 4, 0;
    %pushi/vec4 2576980377, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe067ef7c0, 4, 0;
    %pushi/vec4 1717986918, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe067ef7c0, 4, 0;
    %pushi/vec4 65535, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe067ef7c0, 4, 0;
    %pushi/vec4 4294901760, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe067ef7c0, 4, 0;
    %pushi/vec4 2147516417, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe067ef7c0, 4, 0;
    %pushi/vec4 2147450878, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe067ef7c0, 4, 0;
    %pushi/vec4 1107575300, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe067ef7c0, 4, 0;
    %pushi/vec4 286331153, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe067ef7c0, 4, 0;
    %pushi/vec4 3817792398, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe067ef7c0, 4, 0;
    %pushi/vec4 2864360122, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe067ef7c0, 4, 0;
    %pushi/vec4 2151710784, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe067ef7c0, 4, 0;
    %pushi/vec4 2143256511, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe067ef7c0, 4, 0;
    %pushi/vec4 741092396, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe067ef7c0, 4, 0;
    %pushi/vec4 3553874899, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe067ef7c0, 4, 0;
    %pushi/vec4 1515870810, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe067ef7c0, 4, 0;
    %pushi/vec4 1010580540, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe067ef7c0, 4, 0;
    %pushi/vec4 4228842480, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe067ef7c0, 4, 0;
    %pushi/vec4 267448335, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe067ef7c0, 4, 0;
    %pushi/vec4 2829625512, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe067ef7c0, 4, 0;
    %pushi/vec4 1465341783, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe067ef7c0, 4, 0;
    %pushi/vec4 3476278476, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe067ef7c0, 4, 0;
    %pushi/vec4 856437516, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe067ef7c0, 4, 0;
    %pushi/vec4 1768515945, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe067ef7c0, 4, 0;
    %pushi/vec4 2526451350, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe067ef7c0, 4, 0;
    %pushi/vec4 66062304, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe067ef7c0, 4, 0;
    %pushi/vec4 3759136783, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe067ef7c0, 4, 0;
    %end;
    .thread T_12;
    .scope S_0x55fe067eebb0;
T_13 ;
    %wait E_0x55fe067eee20;
    %load/vec4 v0x55fe067ef6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x55fe067ef920_0;
    %load/vec4 v0x55fe067ef4b0_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x55fe067ef7c0, 4, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55fe067f2950;
T_14 ;
    %wait E_0x55fe067f2ba0;
    %load/vec4 v0x55fe067f2d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %load/vec4 v0x55fe067f2e10_0;
    %assign/vec4 v0x55fe067f2f10_0, 0;
    %jmp T_14.2;
T_14.0 ;
    %load/vec4 v0x55fe067f2c20_0;
    %assign/vec4 v0x55fe067f2f10_0, 0;
    %jmp T_14.2;
T_14.2 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x55fe067f2270;
T_15 ;
    %wait E_0x55fe067f24c0;
    %load/vec4 v0x55fe067f26f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %load/vec4 v0x55fe067f2540_0;
    %assign/vec4 v0x55fe067f27c0_0, 0;
    %jmp T_15.2;
T_15.0 ;
    %load/vec4 v0x55fe067f2650_0;
    %assign/vec4 v0x55fe067f27c0_0, 0;
    %jmp T_15.2;
T_15.2 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x55fe067f3030;
T_16 ;
    %wait E_0x55fe067f3280;
    %load/vec4 v0x55fe067f3300_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %load/vec4 v0x55fe067f33f0_0;
    %assign/vec4 v0x55fe067f34c0_0, 0;
    %jmp T_16.2;
T_16.0 ;
    %load/vec4 v0x55fe067f3590_0;
    %assign/vec4 v0x55fe067f34c0_0, 0;
    %jmp T_16.2;
T_16.2 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x55fe067c44b0;
T_17 ;
    %delay 5, 0;
    %load/vec4 v0x55fe067f6c50_0;
    %inv;
    %store/vec4 v0x55fe067f6c50_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55fe067c44b0;
T_18 ;
    %vpi_call 4 20 "$dumpfile", "mips_single_cycle_tb.vcd" {0 0 0};
    %vpi_call 4 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55fe067c44b0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe067f6c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe067f6cf0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe067f6cf0_0, 0, 1;
    %delay 40, 0;
    %delay 20, 0;
    %delay 20, 0;
    %delay 20, 0;
    %delay 20, 0;
    %delay 10, 0;
    %vpi_call 4 41 "$finish" {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x55fe067c44b0;
T_19 ;
    %vpi_call 4 46 "$monitor", "Time: %0d | PC: %h | Instruction: %h | ReadData1: %h | ReadData2: %h | ALUResult: %h | MemReadData: %h | NextPC: %h", $time, v0x55fe067f59a0_0, v0x55fe067f5a40_0, v0x55fe067f65f0_0, v0x55fe067f6700_0, v0x55fe067f5240_0, v0x55fe067f64e0_0, v0x55fe067f63d0_0 {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 22;
    "N/A";
    "<interactive>";
    "./fetchUnit.v";
    "./inst_memory.v";
    "tb_mips_single_cycle.v";
    "./mips_single_cycle.v";
    "./adder32.v";
    "./adder4.v";
    "./alu.v";
    "./aluControl.v";
    "./control_unit.v";
    "./data_memory.v";
    "./file_registers.v";
    "./jumpAddressCalc.v";
    "./mux_alu.v";
    "./mux_adder32.v";
    "./mux_dataMem.v";
    "./mux_jump.v";
    "./mux_registers.v";
    "./PC.v";
    "./shiftLeft2.v";
    "./signal_extend.v";
