// Seed: 1122024362
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  id_6 :
  assert property (@(negedge 1) 1 * -1)
    if (-1) begin : LABEL_0
      id_4 = -1;
    end
  parameter id_7 = -1'b0;
  assign id_6 = id_2 == 1;
  initial id_6 <<= id_2 - id_6;
  wire id_8;
endmodule
module module_1;
  assign id_1 = id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_2 = 0;
  wire id_2;
endmodule
