#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x287b470 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x287b600 .scope module, "tb" "tb" 3 61;
 .timescale -12 -12;
L_0x2863f80 .functor NOT 1, L_0x28bcf90, C4<0>, C4<0>, C4<0>;
L_0x28bcde0 .functor XOR 10, L_0x28bcc10, L_0x28bcd40, C4<0000000000>, C4<0000000000>;
L_0x28bcef0 .functor XOR 10, L_0x28bcde0, L_0x28bce50, C4<0000000000>, C4<0000000000>;
v0x28b8ba0_0 .net *"_ivl_10", 9 0, L_0x28bce50;  1 drivers
v0x28b8ca0_0 .net *"_ivl_12", 9 0, L_0x28bcef0;  1 drivers
v0x28b8d80_0 .net *"_ivl_2", 9 0, L_0x28bcb70;  1 drivers
v0x28b8e40_0 .net *"_ivl_4", 9 0, L_0x28bcc10;  1 drivers
v0x28b8f20_0 .net *"_ivl_6", 9 0, L_0x28bcd40;  1 drivers
v0x28b9050_0 .net *"_ivl_8", 9 0, L_0x28bcde0;  1 drivers
v0x28b9130_0 .var "clk", 0 0;
v0x28b91d0_0 .net "in", 3 0, v0x28b6000_0;  1 drivers
v0x28b9270_0 .net "out_any_dut", 3 1, L_0x28bb730;  1 drivers
v0x28b9330_0 .net "out_any_ref", 3 1, L_0x2864540;  1 drivers
v0x28b9400_0 .net "out_both_dut", 2 0, L_0x28bac00;  1 drivers
v0x28b94d0_0 .net "out_both_ref", 2 0, L_0x2864270;  1 drivers
v0x28b95a0_0 .net "out_different_dut", 3 0, L_0x28bc4e0;  1 drivers
v0x28b9670_0 .net "out_different_ref", 3 0, L_0x2864790;  1 drivers
v0x28b9740_0 .var/2u "stats1", 287 0;
v0x28b9800_0 .var/2u "strobe", 0 0;
v0x28b98c0_0 .net "tb_match", 0 0, L_0x28bcf90;  1 drivers
v0x28b9990_0 .net "tb_mismatch", 0 0, L_0x2863f80;  1 drivers
v0x28b9a30_0 .net "wavedrom_enable", 0 0, v0x28b6160_0;  1 drivers
v0x28b9b00_0 .net "wavedrom_title", 511 0, v0x28b6200_0;  1 drivers
E_0x28751e0/0 .event negedge, v0x28b5f40_0;
E_0x28751e0/1 .event posedge, v0x28b5f40_0;
E_0x28751e0 .event/or E_0x28751e0/0, E_0x28751e0/1;
L_0x28bcb70 .concat [ 4 3 3 0], L_0x2864790, L_0x2864540, L_0x2864270;
L_0x28bcc10 .concat [ 4 3 3 0], L_0x2864790, L_0x2864540, L_0x2864270;
L_0x28bcd40 .concat [ 4 3 3 0], L_0x28bc4e0, L_0x28bb730, L_0x28bac00;
L_0x28bce50 .concat [ 4 3 3 0], L_0x2864790, L_0x2864540, L_0x2864270;
L_0x28bcf90 .cmp/eeq 10, L_0x28bcb70, L_0x28bcef0;
S_0x287b790 .scope module, "good1" "reference_module" 3 108, 3 4 0, S_0x287b600;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 3 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0x2864270 .functor AND 3, L_0x28b9c00, L_0x28b9ca0, C4<111>, C4<111>;
L_0x2864540 .functor OR 3, L_0x28b9e30, L_0x28b9ed0, C4<000>, C4<000>;
L_0x2864790 .functor XOR 4, v0x28b6000_0, L_0x28ba320, C4<0000>, C4<0000>;
v0x2863770_0 .net *"_ivl_1", 2 0, L_0x28b9c00;  1 drivers
v0x2863ab0_0 .net *"_ivl_13", 0 0, L_0x28ba090;  1 drivers
v0x2863d80_0 .net *"_ivl_15", 2 0, L_0x28ba240;  1 drivers
v0x2864090_0 .net *"_ivl_16", 3 0, L_0x28ba320;  1 drivers
v0x2864380_0 .net *"_ivl_3", 2 0, L_0x28b9ca0;  1 drivers
v0x2864650_0 .net *"_ivl_7", 2 0, L_0x28b9e30;  1 drivers
v0x2864860_0 .net *"_ivl_9", 2 0, L_0x28b9ed0;  1 drivers
v0x28b5310_0 .net "in", 3 0, v0x28b6000_0;  alias, 1 drivers
v0x28b53f0_0 .net "out_any", 3 1, L_0x2864540;  alias, 1 drivers
v0x28b5560_0 .net "out_both", 2 0, L_0x2864270;  alias, 1 drivers
v0x28b5640_0 .net "out_different", 3 0, L_0x2864790;  alias, 1 drivers
L_0x28b9c00 .part v0x28b6000_0, 0, 3;
L_0x28b9ca0 .part v0x28b6000_0, 1, 3;
L_0x28b9e30 .part v0x28b6000_0, 0, 3;
L_0x28b9ed0 .part v0x28b6000_0, 1, 3;
L_0x28ba090 .part v0x28b6000_0, 0, 1;
L_0x28ba240 .part v0x28b6000_0, 1, 3;
L_0x28ba320 .concat [ 3 1 0 0], L_0x28ba240, L_0x28ba090;
S_0x28b57a0 .scope module, "stim1" "stimulus_gen" 3 104, 3 18 0, S_0x287b600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 4 "in";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x28b5f40_0 .net "clk", 0 0, v0x28b9130_0;  1 drivers
v0x28b6000_0 .var "in", 3 0;
v0x28b60c0_0 .net "tb_match", 0 0, L_0x28bcf90;  alias, 1 drivers
v0x28b6160_0 .var "wavedrom_enable", 0 0;
v0x28b6200_0 .var "wavedrom_title", 511 0;
E_0x2874d70 .event posedge, v0x28b5f40_0;
E_0x2875660 .event negedge, v0x28b5f40_0;
S_0x28b5a40 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x28b57a0;
 .timescale -12 -12;
v0x28b5c40_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x28b5d40 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x28b57a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x28b63d0 .scope module, "top_module1" "top_module" 3 114, 4 1 0, S_0x287b600;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 3 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0x287c3d0 .functor AND 1, L_0x28ba780, L_0x28ba850, C4<1>, C4<1>;
L_0x288dfe0 .functor AND 1, L_0x28ba9e0, L_0x28baac0, C4<1>, C4<1>;
L_0x288e050 .functor AND 1, L_0x28bade0, L_0x28bae80, C4<1>, C4<1>;
L_0x28bb390 .functor OR 1, L_0x28bafd0, L_0x28bb280, C4<0>, C4<0>;
L_0x28bb320 .functor OR 1, L_0x28bb4d0, L_0x28bb570, C4<0>, C4<0>;
L_0x28bba90 .functor OR 1, L_0x28bb8c0, L_0x28bb9f0, C4<0>, C4<0>;
L_0x28bbe10 .functor XOR 1, L_0x28bbc30, L_0x28bbd70, C4<0>, C4<0>;
L_0x28bc070 .functor XOR 1, L_0x28bbf20, L_0x28bbcd0, C4<0>, C4<0>;
L_0x28bc3d0 .functor XOR 1, L_0x28bc1d0, L_0x28bc330, C4<0>, C4<0>;
L_0x28bc9b0 .functor XOR 1, L_0x28bc790, L_0x28bc830, C4<0>, C4<0>;
v0x28b6640_0 .net *"_ivl_1", 2 0, L_0x28ba500;  1 drivers
v0x28b6720_0 .net *"_ivl_11", 0 0, L_0x28ba850;  1 drivers
v0x28b6800_0 .net *"_ivl_12", 0 0, L_0x287c3d0;  1 drivers
v0x28b68f0_0 .net *"_ivl_17", 0 0, L_0x28ba9e0;  1 drivers
v0x28b69d0_0 .net *"_ivl_19", 0 0, L_0x28baac0;  1 drivers
v0x28b6b00_0 .net *"_ivl_20", 0 0, L_0x288dfe0;  1 drivers
v0x28b6be0_0 .net *"_ivl_26", 0 0, L_0x28bade0;  1 drivers
v0x28b6cc0_0 .net *"_ivl_28", 0 0, L_0x28bae80;  1 drivers
v0x28b6da0_0 .net *"_ivl_29", 0 0, L_0x288e050;  1 drivers
v0x28b6f10_0 .net *"_ivl_3", 0 0, L_0x28ba5a0;  1 drivers
v0x28b6ff0_0 .net *"_ivl_34", 0 0, L_0x28bafd0;  1 drivers
v0x28b70d0_0 .net *"_ivl_36", 0 0, L_0x28bb280;  1 drivers
v0x28b71b0_0 .net *"_ivl_37", 0 0, L_0x28bb390;  1 drivers
v0x28b7290_0 .net *"_ivl_42", 0 0, L_0x28bb4d0;  1 drivers
v0x28b7370_0 .net *"_ivl_44", 0 0, L_0x28bb570;  1 drivers
v0x28b7450_0 .net *"_ivl_45", 0 0, L_0x28bb320;  1 drivers
v0x28b7530_0 .net *"_ivl_51", 0 0, L_0x28bb8c0;  1 drivers
v0x28b7610_0 .net *"_ivl_53", 0 0, L_0x28bb9f0;  1 drivers
v0x28b76f0_0 .net *"_ivl_54", 0 0, L_0x28bba90;  1 drivers
v0x28b77d0_0 .net *"_ivl_59", 0 0, L_0x28bbc30;  1 drivers
v0x28b78b0_0 .net *"_ivl_61", 0 0, L_0x28bbd70;  1 drivers
v0x28b7990_0 .net *"_ivl_62", 0 0, L_0x28bbe10;  1 drivers
v0x28b7a50_0 .net *"_ivl_67", 0 0, L_0x28bbf20;  1 drivers
v0x28b7b30_0 .net *"_ivl_69", 0 0, L_0x28bbcd0;  1 drivers
v0x28b7c10_0 .net *"_ivl_70", 0 0, L_0x28bc070;  1 drivers
v0x28b7cd0_0 .net *"_ivl_75", 0 0, L_0x28bc1d0;  1 drivers
v0x28b7db0_0 .net *"_ivl_77", 0 0, L_0x28bc330;  1 drivers
v0x28b7e90_0 .net *"_ivl_78", 0 0, L_0x28bc3d0;  1 drivers
v0x28b7f50_0 .net *"_ivl_84", 0 0, L_0x28bc790;  1 drivers
v0x28b8030_0 .net *"_ivl_86", 0 0, L_0x28bc830;  1 drivers
v0x28b8110_0 .net *"_ivl_87", 0 0, L_0x28bc9b0;  1 drivers
v0x28b81d0_0 .net *"_ivl_9", 0 0, L_0x28ba780;  1 drivers
v0x28b82b0_0 .net "in", 3 0, v0x28b6000_0;  alias, 1 drivers
v0x28b8580_0 .net "in_shifted", 3 0, L_0x28ba640;  1 drivers
v0x28b8660_0 .net "out_any", 3 1, L_0x28bb730;  alias, 1 drivers
v0x28b8740_0 .net "out_both", 2 0, L_0x28bac00;  alias, 1 drivers
v0x28b8820_0 .net "out_different", 3 0, L_0x28bc4e0;  alias, 1 drivers
L_0x28ba500 .part v0x28b6000_0, 0, 3;
L_0x28ba5a0 .part v0x28b6000_0, 3, 1;
L_0x28ba640 .concat [ 1 3 0 0], L_0x28ba5a0, L_0x28ba500;
L_0x28ba780 .part v0x28b6000_0, 0, 1;
L_0x28ba850 .part L_0x28ba640, 0, 1;
L_0x28ba9e0 .part v0x28b6000_0, 1, 1;
L_0x28baac0 .part L_0x28ba640, 1, 1;
L_0x28bac00 .concat8 [ 1 1 1 0], L_0x287c3d0, L_0x288dfe0, L_0x288e050;
L_0x28bade0 .part v0x28b6000_0, 2, 1;
L_0x28bae80 .part L_0x28ba640, 2, 1;
L_0x28bafd0 .part v0x28b6000_0, 1, 1;
L_0x28bb280 .part L_0x28ba640, 1, 1;
L_0x28bb4d0 .part v0x28b6000_0, 2, 1;
L_0x28bb570 .part L_0x28ba640, 2, 1;
L_0x28bb730 .concat8 [ 1 1 1 0], L_0x28bb390, L_0x28bb320, L_0x28bba90;
L_0x28bb8c0 .part v0x28b6000_0, 3, 1;
L_0x28bb9f0 .part v0x28b6000_0, 0, 1;
L_0x28bbc30 .part v0x28b6000_0, 0, 1;
L_0x28bbd70 .part L_0x28ba640, 0, 1;
L_0x28bbf20 .part v0x28b6000_0, 1, 1;
L_0x28bbcd0 .part L_0x28ba640, 1, 1;
L_0x28bc1d0 .part v0x28b6000_0, 2, 1;
L_0x28bc330 .part L_0x28ba640, 2, 1;
L_0x28bc4e0 .concat8 [ 1 1 1 1], L_0x28bbe10, L_0x28bc070, L_0x28bc3d0, L_0x28bc9b0;
L_0x28bc790 .part v0x28b6000_0, 3, 1;
L_0x28bc830 .part v0x28b6000_0, 0, 1;
S_0x28b8980 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 122, 3 122 0, S_0x287b600;
 .timescale -12 -12;
E_0x285ca20 .event anyedge, v0x28b9800_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x28b9800_0;
    %nor/r;
    %assign/vec4 v0x28b9800_0, 0;
    %wait E_0x285ca20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x28b57a0;
T_3 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x28b6000_0, 0;
    %wait E_0x2875660;
    %wait E_0x2874d70;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x28b6000_0, 0;
    %wait E_0x2874d70;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x28b6000_0, 0;
    %wait E_0x2874d70;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x28b6000_0, 0;
    %wait E_0x2874d70;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x28b6000_0, 0;
    %wait E_0x2874d70;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x28b6000_0, 0;
    %wait E_0x2875660;
    %fork TD_tb.stim1.wavedrom_stop, S_0x28b5d40;
    %join;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x28b6000_0, 0;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2875660;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x28b6000_0, 0;
    %wait E_0x2874d70;
    %vpi_func 3 54 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x28b6000_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 56 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x287b600;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28b9130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28b9800_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x287b600;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x28b9130_0;
    %inv;
    %store/vec4 v0x28b9130_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x287b600;
T_6 ;
    %vpi_call/w 3 96 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 97 "$dumpvars", 32'sb00000000000000000000000000000001, v0x28b5f40_0, v0x28b9990_0, v0x28b91d0_0, v0x28b94d0_0, v0x28b9400_0, v0x28b9330_0, v0x28b9270_0, v0x28b9670_0, v0x28b95a0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x287b600;
T_7 ;
    %load/vec4 v0x28b9740_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x28b9740_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x28b9740_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 132 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_7.1 ;
    %load/vec4 v0x28b9740_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x28b9740_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28b9740_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 133 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 134 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_7.3 ;
    %load/vec4 v0x28b9740_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x28b9740_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x28b9740_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 135 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 136 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_7.5 ;
    %load/vec4 v0x28b9740_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x28b9740_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 138 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 139 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x28b9740_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x28b9740_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 140 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x287b600;
T_8 ;
    %wait E_0x28751e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28b9740_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28b9740_0, 4, 32;
    %load/vec4 v0x28b98c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x28b9740_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 151 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28b9740_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28b9740_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28b9740_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x28b94d0_0;
    %load/vec4 v0x28b94d0_0;
    %load/vec4 v0x28b9400_0;
    %xor;
    %load/vec4 v0x28b94d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x28b9740_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28b9740_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x28b9740_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28b9740_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x28b9330_0;
    %load/vec4 v0x28b9330_0;
    %load/vec4 v0x28b9270_0;
    %xor;
    %load/vec4 v0x28b9330_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x28b9740_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 158 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28b9740_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x28b9740_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28b9740_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x28b9670_0;
    %load/vec4 v0x28b9670_0;
    %load/vec4 v0x28b95a0_0;
    %xor;
    %load/vec4 v0x28b9670_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x28b9740_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 161 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28b9740_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x28b9740_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28b9740_0, 4, 32;
T_8.12 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gatesv/gatesv_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/gatesv/iter0/response12/top_module.sv";
