
---------- Begin Simulation Statistics ----------
final_tick                                64825655500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 137417                       # Simulator instruction rate (inst/s)
host_mem_usage                                 684952                       # Number of bytes of host memory used
host_op_rate                                   150378                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   727.71                       # Real time elapsed on the host
host_tick_rate                               89081436                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109431937                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.064826                       # Number of seconds simulated
sim_ticks                                 64825655500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             86.970998                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8735314                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10043939                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                350                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            152061                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          16614712                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             300033                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          610111                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           310078                       # Number of indirect misses.
system.cpu.branchPred.lookups                20722044                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050607                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1113                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109431937                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.296513                       # CPI: cycles per instruction
system.cpu.discardedOps                        704226                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49889602                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17238014                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10039528                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        14677178                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.771300                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        129651311                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955303     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241252      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154720      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120626      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44544      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166465      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646465     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534197     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431937                       # Class of committed instruction
system.cpu.tickCycles                       114974133                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1822                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         11937                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        91767                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       869507                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          105                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1739636                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            105                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  64825655500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                402                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1698                       # Transaction distribution
system.membus.trans_dist::CleanEvict              124                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9713                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9713                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           402                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        22052                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  22052                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      3024128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3024128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             10115                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   10115    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               10115                       # Request fanout histogram
system.membus.respLayer1.occupancy          176603000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            41779500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  64825655500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            860356                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        22684                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       847178                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1565                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9779                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9779                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        847300                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        13056                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2541778                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        67993                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2609771                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    433786368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     11218176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              445004544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1926                       # Total snoops (count)
system.tol2bus.snoopTraffic                    434688                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           872061                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.105357                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.307013                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 780183     89.46%     89.46% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  91878     10.54%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             872061                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4342474000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         102759995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        3812850000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  64825655500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst               847070                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                12945                       # number of demand (read+write) hits
system.l2.demand_hits::total                   860015                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              847070                       # number of overall hits
system.l2.overall_hits::.cpu.data               12945                       # number of overall hits
system.l2.overall_hits::total                  860015                       # number of overall hits
system.l2.demand_misses::.cpu.inst                230                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               9890                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10120                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               230                       # number of overall misses
system.l2.overall_misses::.cpu.data              9890                       # number of overall misses
system.l2.overall_misses::total                 10120                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     21907000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    992271500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1014178500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     21907000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    992271500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1014178500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           847300                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            22835                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               870135                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          847300                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           22835                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              870135                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000271                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.433107                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.011630                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000271                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.433107                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.011630                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 95247.826087                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 100330.788675                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100215.266798                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 95247.826087                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 100330.788675                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100215.266798                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1698                       # number of writebacks
system.l2.writebacks::total                      1698                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           230                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          9885                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10115                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          230                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         9885                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            10115                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     19607000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    892994500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    912601500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     19607000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    892994500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    912601500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000271                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.432888                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.011625                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000271                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.432888                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.011625                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 85247.826087                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 90338.340921                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90222.590213                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 85247.826087                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 90338.340921                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90222.590213                       # average overall mshr miss latency
system.l2.replacements                           1926                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        20986                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            20986                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        20986                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        20986                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       755503                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           755503                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       755503                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       755503                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                66                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    66                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            9713                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9713                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    974196000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     974196000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          9779                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9779                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.993251                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.993251                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 100298.157109                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100298.157109                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         9713                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9713                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    877066000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    877066000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.993251                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.993251                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 90298.157109                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90298.157109                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         847070                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             847070                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          230                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              230                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     21907000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     21907000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       847300                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         847300                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000271                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000271                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 95247.826087                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95247.826087                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          230                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          230                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     19607000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     19607000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000271                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000271                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 85247.826087                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85247.826087                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         12879                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             12879                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          177                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             177                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     18075500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     18075500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        13056                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         13056                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.013557                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.013557                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 102121.468927                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102121.468927                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          172                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          172                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     15928500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     15928500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.013174                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.013174                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 92607.558140                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92607.558140                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  64825655500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  6624.710139                       # Cycle average of tags in use
system.l2.tags.total_refs                     1647863                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     10118                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    162.864499                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.745918                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       149.835563                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      6474.128659                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000091                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.018290                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.790299                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.808680                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           85                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          829                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         7270                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13193070                       # Number of tag accesses
system.l2.tags.data_accesses                 13193070                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  64825655500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          58880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2530560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2589440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        58880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         58880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       434688                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          434688                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             230                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            9885                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               10115                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1698                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1698                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            908282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          39036397                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              39944679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       908282                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           908282                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        6705493                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              6705493                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        6705493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           908282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         39036397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             46650172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      6792.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       920.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     39540.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.014705516750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          338                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          338                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               68831                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6447                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       10115                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1698                       # Number of write requests accepted
system.mem_ctrls.readBursts                     40460                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6792                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              436                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      15.11                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    918592500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  202300000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1677217500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     22703.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41453.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    32156                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    5976                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.48                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.99                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 40460                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6792                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   10070                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   10071                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10071                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   10072                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         9101                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    332.151632                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   304.335134                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   172.310785                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           40      0.44%      0.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           35      0.38%      0.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7092     77.93%     78.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           23      0.25%     79.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1377     15.13%     94.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           20      0.22%     94.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          233      2.56%     96.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           24      0.26%     97.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          257      2.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         9101                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          338                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     119.692308                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.537651                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1562.799527                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          336     99.41%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.30%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-29695            1      0.30%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           338                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          338                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      20.038462                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     20.035283                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.379364                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              334     98.82%     98.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.30%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.89%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           338                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2589440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  433472                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2589440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               434688                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        39.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         6.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     39.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      6.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   64815441000                       # Total gap between requests
system.mem_ctrls.avgGap                    5486789.22                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        58880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2530560                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       433472                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 908282.369778736844                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 39036396.631577447057                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6686735.315773244016                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          920                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        39540                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         6792                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     33391250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1643826250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 853306717500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     36294.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41573.75                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 125634086.79                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             32529840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             17290020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           145113360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           17476560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5116878000.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       7871088960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      18264766560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        31465143300                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        485.381028                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  47395612500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2164500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  15265543000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             32451300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             17248275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           143771040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           17878500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5116878000.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       7645185990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      18455000640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        31428413745                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        484.814438                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  47893174750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2164500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  14767980750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     64825655500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  64825655500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     25157154                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         25157154                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     25157154                       # number of overall hits
system.cpu.icache.overall_hits::total        25157154                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       847300                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         847300                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       847300                       # number of overall misses
system.cpu.icache.overall_misses::total        847300                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  11953804000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  11953804000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  11953804000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  11953804000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     26004454                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     26004454                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     26004454                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     26004454                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.032583                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.032583                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.032583                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.032583                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14108.112829                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14108.112829                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14108.112829                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14108.112829                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       847178                       # number of writebacks
system.cpu.icache.writebacks::total            847178                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       847300                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       847300                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       847300                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       847300                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  11106504000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  11106504000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  11106504000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  11106504000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.032583                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.032583                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.032583                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.032583                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13108.112829                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13108.112829                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13108.112829                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13108.112829                       # average overall mshr miss latency
system.cpu.icache.replacements                 847178                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     25157154                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        25157154                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       847300                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        847300                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  11953804000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  11953804000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     26004454                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     26004454                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.032583                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.032583                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14108.112829                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14108.112829                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       847300                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       847300                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  11106504000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  11106504000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.032583                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.032583                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13108.112829                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13108.112829                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  64825655500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           121.975654                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            26004454                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            847300                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             30.690964                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            102500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   121.975654                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.952935                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.952935                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          101                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          52856208                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         52856208                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  64825655500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  64825655500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  64825655500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     34675973                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34675973                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34679299                       # number of overall hits
system.cpu.dcache.overall_hits::total        34679299                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        27955                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          27955                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        27990                       # number of overall misses
system.cpu.dcache.overall_misses::total         27990                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1569499000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1569499000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1569499000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1569499000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34703928                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34703928                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34707289                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34707289                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000806                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000806                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000806                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000806                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56143.766768                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56143.766768                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56073.561986                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56073.561986                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        20986                       # number of writebacks
system.cpu.dcache.writebacks::total             20986                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         5138                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         5138                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         5138                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         5138                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        22817                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        22817                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        22835                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        22835                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1161939000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1161939000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1162566500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1162566500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000657                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000657                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000658                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000658                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 50924.266994                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 50924.266994                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 50911.604992                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 50911.604992                       # average overall mshr miss latency
system.cpu.dcache.replacements                  22323                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20479779                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20479779                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13976                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13976                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    204369000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    204369000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20493755                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20493755                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000682                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000682                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 14622.853463                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14622.853463                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          938                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          938                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        13038                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        13038                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    172380500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    172380500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000636                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000636                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13221.391318                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13221.391318                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14196194                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14196194                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        13979                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        13979                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1365130000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1365130000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14210173                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14210173                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000984                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000984                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 97655.769368                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 97655.769368                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         4200                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4200                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         9779                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9779                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    989558500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    989558500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000688                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000688                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 101192.197566                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 101192.197566                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3326                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3326                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           35                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           35                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.010414                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.010414                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           18                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           18                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       627500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       627500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.005356                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.005356                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 34861.111111                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 34861.111111                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  64825655500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           508.697616                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34880298                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             22835                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1527.492796                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   508.697616                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.993550                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.993550                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          225                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          245                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          69793741                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         69793741                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  64825655500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  64825655500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
