example-0: 
// This is a finite state machine that recognizes the sequence 101 on the input signal x. 
module adv_fsm(
input clk,
input reset,
input x,
output z ); 
reg [1:0] present_state, next_state;
parameter IDLE=0, S1=1, S10=2, S101=3;
// output signal z is asserted to 1 when present_state is S101 
// present_state is reset to IDLE when rset is high
// otherwise it is assigned next state
// if present_state is IDLE, next_state is assigned S1 if x is 1, otherwise next_state stays at IDLE
// if present_state is S1, next_state is assigned S10 if x is 0, otherwise next_state stays at IDLE 
// if present_state is S10, next_state is assigned S101 if x is 1, otherwise next_state stays at IDLE 
// if present_state is S101, next_state is assigned IDLE


always @(present_state, x)
case (present_state)
IDLE: if (x) next_state = S1;
else next_state = IDLE;
S1: if (!x) next_state = S10;
else next_state = IDLE;
S10: if (x) next_state = S101;
else next_state = IDLE;
S101: next_state = IDLE;
default: next_state = IDLE;
endcase

always @(present_state, x)
case (present_state)
IDLE: z = 0;
S1: z = 0;
S10: z = 0;
S101: z = 1;
default: z = 0;
endcase

always @(posedge clk)
begin
if (reset) present_state = IDLE;
else present
================================================================
example-1: 
// This is a finite state machine that recognizes the sequence 101 on the input signal x. 
module adv_fsm(
input clk,
input reset,
input x,
output z ); 
reg [1:0] present_state, next_state;
parameter IDLE=0, S1=1, S10=2, S101=3;
// output signal z is asserted to 1 when present_state is S101 
// present_state is reset to IDLE when rset is high
// otherwise it is assigned next state
// if present_state is IDLE, next_state is assigned S1 if x is 1, otherwise next_state stays at IDLE
// if present_state is S1, next_state is assigned S10 if x is 0, otherwise next_state stays at IDLE 
// if present_state is S10, next_state is assigned S101 if x is 1, otherwise next_state stays at IDLE 
// if present_state is S101, next_state is assigned IDLE


// sequential code for FF's 
always @(posedge clk or posedge reset)
begin
if (reset) 
begin 
present_state <= IDLE; // non- blocking procedural assignment
end 
else 
present_state <= next_state; // blocking procedural assignment
end

always @(present_state or x) 
begin 
case(present_state) 
IDLE: if (x) 
begin 
next_state = S1; 
z=0; 
end 
else 
begin 
next_state = IDLE; 
z=0; 
end 
S1: if (x) 
begin 
next_state = S10; 
z=0; 
end 
else 
begin 
next_state = IDLE; 
z=0; 
end 
S
================================================================
example-2: 
// This is a finite state machine that recognizes the sequence 101 on the input signal x. 
module adv_fsm(
input clk,
input reset,
input x,
output z ); 
reg [1:0] present_state, next_state;
parameter IDLE=0, S1=1, S10=2, S101=3;
// output signal z is asserted to 1 when present_state is S101 
// present_state is reset to IDLE when rset is high
// otherwise it is assigned next state
// if present_state is IDLE, next_state is assigned S1 if x is 1, otherwise next_state stays at IDLE
// if present_state is S1, next_state is assigned S10 if x is 0, otherwise next_state stays at IDLE 
// if present_state is S10, next_state is assigned S101 if x is 1, otherwise next_state stays at IDLE 
// if present_state is S101, next_state is assigned IDLE



always@(posedge clk, posedge reset)
begin 
if(reset)
present_state <= IDLE;
else
present_state <= next_state;
// if the system is out of sequence, present_state is assigned to IDLE and the next_state is assigned to the correct value
end 

always@(present_state,x)
begin
case(present_state)
IDLE: 
begin
if(x)
next_state = S1;
else 
next_state = IDLE;
end
S1:
begin
if(~x)
next_state = S10;
else
next_state = IDLE;
end
S10:
begin
if(x)
next_state = S101;
else 
next_state = IDLE;
end
S101:
next_state = ID
================================================================
