{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 22 15:40:16 2017 " "Info: Processing started: Fri Sep 22 15:40:16 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off initDigital -c initDigital " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off initDigital -c initDigital" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "initDigital.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file initDigital.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 initDigital-beh " "Info: Found design unit 1: initDigital-beh" {  } { { "initDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/initDigtial/initDigital.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 initDigital " "Info: Found entity 1: initDigital" {  } { { "initDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/initDigtial/initDigital.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "initDigital " "Info: Elaborating entity \"initDigital\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tempNStime initDigital.vhd(14) " "Warning (10631): VHDL Process Statement warning at initDigital.vhd(14): inferring latch(es) for signal or variable \"tempNStime\", which holds its previous value in one or more paths through the process" {  } { { "initDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/initDigtial/initDigital.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tempEWtime initDigital.vhd(14) " "Warning (10631): VHDL Process Statement warning at initDigital.vhd(14): inferring latch(es) for signal or variable \"tempEWtime\", which holds its previous value in one or more paths through the process" {  } { { "initDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/initDigtial/initDigital.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempEWtime\[0\] initDigital.vhd(18) " "Info (10041): Inferred latch for \"tempEWtime\[0\]\" at initDigital.vhd(18)" {  } { { "initDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/initDigtial/initDigital.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempEWtime\[1\] initDigital.vhd(18) " "Info (10041): Inferred latch for \"tempEWtime\[1\]\" at initDigital.vhd(18)" {  } { { "initDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/initDigtial/initDigital.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempEWtime\[2\] initDigital.vhd(18) " "Info (10041): Inferred latch for \"tempEWtime\[2\]\" at initDigital.vhd(18)" {  } { { "initDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/initDigtial/initDigital.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempEWtime\[3\] initDigital.vhd(18) " "Info (10041): Inferred latch for \"tempEWtime\[3\]\" at initDigital.vhd(18)" {  } { { "initDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/initDigtial/initDigital.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempEWtime\[4\] initDigital.vhd(18) " "Info (10041): Inferred latch for \"tempEWtime\[4\]\" at initDigital.vhd(18)" {  } { { "initDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/initDigtial/initDigital.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempEWtime\[5\] initDigital.vhd(18) " "Info (10041): Inferred latch for \"tempEWtime\[5\]\" at initDigital.vhd(18)" {  } { { "initDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/initDigtial/initDigital.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempEWtime\[6\] initDigital.vhd(18) " "Info (10041): Inferred latch for \"tempEWtime\[6\]\" at initDigital.vhd(18)" {  } { { "initDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/initDigtial/initDigital.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempNStime\[0\] initDigital.vhd(18) " "Info (10041): Inferred latch for \"tempNStime\[0\]\" at initDigital.vhd(18)" {  } { { "initDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/initDigtial/initDigital.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempNStime\[1\] initDigital.vhd(18) " "Info (10041): Inferred latch for \"tempNStime\[1\]\" at initDigital.vhd(18)" {  } { { "initDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/initDigtial/initDigital.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempNStime\[2\] initDigital.vhd(18) " "Info (10041): Inferred latch for \"tempNStime\[2\]\" at initDigital.vhd(18)" {  } { { "initDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/initDigtial/initDigital.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempNStime\[3\] initDigital.vhd(18) " "Info (10041): Inferred latch for \"tempNStime\[3\]\" at initDigital.vhd(18)" {  } { { "initDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/initDigtial/initDigital.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempNStime\[4\] initDigital.vhd(18) " "Info (10041): Inferred latch for \"tempNStime\[4\]\" at initDigital.vhd(18)" {  } { { "initDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/initDigtial/initDigital.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempNStime\[5\] initDigital.vhd(18) " "Info (10041): Inferred latch for \"tempNStime\[5\]\" at initDigital.vhd(18)" {  } { { "initDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/initDigtial/initDigital.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempNStime\[6\] initDigital.vhd(18) " "Info (10041): Inferred latch for \"tempNStime\[6\]\" at initDigital.vhd(18)" {  } { { "initDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/initDigtial/initDigital.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "tempEWtime\[0\] " "Warning: Latch tempEWtime\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR stateQ\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal stateQ\[1\]" {  } { { "initDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/initDigtial/initDigital.vhd" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "initDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/initDigtial/initDigital.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "tempEWtime\[1\] " "Warning: Latch tempEWtime\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE stateQ\[1\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal stateQ\[1\]" {  } { { "initDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/initDigtial/initDigital.vhd" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "initDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/initDigtial/initDigital.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "tempEWtime\[2\] " "Warning: Latch tempEWtime\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE stateQ\[1\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal stateQ\[1\]" {  } { { "initDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/initDigtial/initDigital.vhd" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "initDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/initDigtial/initDigital.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "nsTime\[3\] GND " "Warning (13410): Pin \"nsTime\[3\]\" is stuck at GND" {  } { { "initDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/initDigtial/initDigital.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "nsTime\[4\] GND " "Warning (13410): Pin \"nsTime\[4\]\" is stuck at GND" {  } { { "initDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/initDigtial/initDigital.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "nsTime\[5\] GND " "Warning (13410): Pin \"nsTime\[5\]\" is stuck at GND" {  } { { "initDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/initDigtial/initDigital.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "nsTime\[6\] GND " "Warning (13410): Pin \"nsTime\[6\]\" is stuck at GND" {  } { { "initDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/initDigtial/initDigital.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ewTime\[3\] GND " "Warning (13410): Pin \"ewTime\[3\]\" is stuck at GND" {  } { { "initDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/initDigtial/initDigital.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ewTime\[4\] GND " "Warning (13410): Pin \"ewTime\[4\]\" is stuck at GND" {  } { { "initDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/initDigtial/initDigital.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ewTime\[5\] GND " "Warning (13410): Pin \"ewTime\[5\]\" is stuck at GND" {  } { { "initDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/initDigtial/initDigital.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ewTime\[6\] GND " "Warning (13410): Pin \"ewTime\[6\]\" is stuck at GND" {  } { { "initDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/initDigtial/initDigital.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25 " "Info: Implemented 25 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Info: Implemented 14 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Info: Implemented 9 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Info: Peak virtual memory: 235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 22 15:40:16 2017 " "Info: Processing ended: Fri Sep 22 15:40:16 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
