40
1|15th International Conference on High-Performance Computer Architecture (HPCA-15 2009), 14-18 February 2009, Raleigh, North Carolina, USA.|n/a
2|An intelligent IT infrastructure for the future.|Prith Banerjee|34|34|0|0
3|Techniques for bandwidth-efficient prefetching of linked data structures in hybrid prefetching systems.|Eiman Ebrahimi,Onur Mutlu,Yale N. Patt|74|66|0|9
4|Voltage emergency prediction: Using signatures to reduce operating margins.|Vijay Janapa Reddi,Meeta Sharma Gupta,Glenn H. Holloway,Gu-Yeon Wei,Michael D. Smith,David M. Brooks|50|46|1|9
5|A low-radix and low-diameter 3D interconnection network design.|Yi Xu,Yu Du,Bo Zhao,Xiuyi Zhou,Youtao Zhang,Jun Yang|75|71|0|0
6|Adaptive Spill-Receive for robust high-performance caching in CMPs.|Moinuddin K. Qureshi|107|100|0|0
7|Design and implementation of software-managed caches for multicores with local memory.|Sangmin Seo,Jaejin Lee,Zehra Sura|47|43|0|5
8|In-Network Snoop Ordering (INSO): Snoopy coherence on unordered interconnects.|Niket Agarwal,Li-Shiuan Peh,Niraj K. Jha|56|49|0|9
9|Practical off-chip meta-data for temporal memory streaming.|Thomas F. Wenisch,Michael Ferdman,Anastasia Ailamaki,Babak Falsafi,Andreas Moshovos|21|21|0|2
10|Soft error vulnerability aware process variation mitigation.|Xin Fu,Tao Li,José A. B. Fortes|16|13|0|1
11|Accurate microarchitecture-level fault modeling for studying hardware faults.|Man-Lap Li,Pradeep Ramachandran,Ulya R. Karpuzcu,Siva Kumar Sastry Hari,Sarita V. Adve|73|67|0|7
12|Eliminating microarchitectural dependency from Architectural Vulnerability.|Vilas Sridharan,David R. Kaeli|75|70|0|7
13|Versatile prediction and fast estimation of Architectural Vulnerability Factor from processor performance metrics.|Lide Duan,Bin Li,Lu Peng|45|45|3|7
14|Opportunities beyond single-core microprocessors.|Mark D. Hill|2|1|0|0
15|Multi-core demands multi-interfaces.|Yale N. Patt|0|0|0|0
16|Elastic-buffer flow control for on-chip networks.|George Michelogiannakis,James D. Balfour,William J. Dally|91|85|0|7
17|Express Cube Topologies for on-Chip Interconnects.|Boris Grot,Joel Hestness,Stephen W. Keckler,Onur Mutlu|139|130|1|7
18|Design and evaluation of a hierarchical on-chip interconnect for next-generation CMPs.|Reetuparna Das,Soumya Eachempati,Asit K. Mishra,Narayanan Vijaykrishnan,Chita R. Das|158|148|0|3
19|Architectural Contesting.|Hashem Hashemi Najaf-abadi,Eric Rotenberg|20|18|0|4
20|Lightweight predication support for out of order processors.|Mark Stephenson,Lixin Zhang,Ram Rangan|1|1|0|0
21|Blueshift: Designing processors for timing speculation from the ground up.|Brian Greskamp,Lu Wan,Ulya R. Karpuzcu,Jeffrey J. Cook,Josep Torrellas,Deming Chen,Craig B. Zilles|71|68|0|6
22|PageNUCA: Selected policies for page-grain locality management in large shared chip-multiprocessor caches.|Mainak Chaudhuri|79|74|4|0
23|A novel architecture of the 3D stacked MRAM L2 cache for CMPs.|Guangyu Sun,Xiangyu Dong,Yuan Xie,Jian Li,Yiran Chen|287|271|1|47
24|Dynamic hardware-assisted software-controlled page placement to manage capacity allocation and sharing within large caches.|Manu Awasthi,Kshitij Sudan,Rajeev Balasubramonian,John B. Carter|90|80|0|3
25|Optimizing communication and capacity in a 3D stacked reconfigurable cache hierarchy.|Niti Madan,Li Zhao,Naveen Muralimanohar,Aniruddha N. Udipi,Rajeev Balasubramonian,Ravishankar Iyer,Srihari Makineni,Donald Newell|55|49|1|4
26|Reconciling specialization and flexibility through compound circuits.|Sami Yehia,Sylvain Girbal,Hugues Berry,Olivier Temam|33|29|0|3
27|CAMP: A technique to estimate per-structure power at run-time using a few simple parameters.|Michael D. Powell,Arijit Biswas,Joel S. Emer,Shubhendu S. Mukherjee,Basit R. Sheikh,Shrirang M. Yardi|65|63|4|1
28|Variation-aware dynamic voltage/frequency scaling.|Sebastian Herbert,Diana Marculescu|99|91|5|6
29|Bridging the computation gap between programmable processors and hardwired accelerators.|Kevin Fan,Manjunath Kudlur,Ganesh S. Dasika,Scott A. Mahlke|64|58|0|0
30|Industrial perspectives panel.|Parthasarathy Ranganathan|0|0|0|0
31|A first-order fine-grained multithreaded throughput model.|Xi E. Chen,Tor M. Aamodt|64|60|0|2
32|Characterization of Direct Cache Access on multi-core systems and 10GbE.|Amit Kumar,Ram Huggahalli,Srihari Makineni|26|26|0|1
33|MRR: Enabling fully adaptive multicast routing for CMP interconnection networks.|Pablo Abad Fidalgo,Valentin Puente,José-Ángel Gregorio|51|48|0|6
34|Prediction router: Yet another low latency on-chip router architecture.|Hiroki Matsutani,Michihiro Koibuchi,Hideharu Amano,Tsutomu Yoshinaga|75|69|2|8
35|Fast complete memory consistency verification.|Yunji Chen,Yi Lv,Weiwu Hu,Tianshi Chen,Haihua Shen,Pengyu Wang,Hong Pan|30|28|0|9
36|Hardware-software integrated approaches to defend against software cache-based side channel attacks.|Jingfei Kong,Onur Aciiçmez,Jean-Pierre Seifert,Huiyang Zhou|40|36|1|1
37|Dacota: Post-silicon validation of the memory subsystem in multi-core designs.|Andrew DeOrio,Ilya Wagner,Valeria Bertacco|42|40|0|6
38|Criticality-based optimizations for efficient load processing.|Samantika Subramaniam,Anne Bracy,Hong Wang,Gabriel H. Loh|14|12|0|1
39|iCFP: Tolerating all-level cache misses in in-order processors.|Andrew D. Hilton,Santosh Nagarakatte,Amir Roth|44|43|1|5
40|Feedback mechanisms for improving probabilistic memory prefetching.|Ibrahim Hur,Calvin Lin|13|13|1|0
