ncverilog: 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s039: Started on Apr 14, 2020 at 08:35:46 CST
ncverilog
	header.v
	IPF_tb.v
	IPF_syn.v
	-v
	/theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt_udp.v
	-v
	/theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt.v
	-v
	/theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt_neg.v
	+define+SDF
	+access+r
	+define+MODE0
Loading snapshot worklib.IPF_tb:v .................... Done
*Verdi3* Loading libsscore_ius152.so
*Verdi3* : Enable Parallel Dumping.
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
ncsim: *W,RMEMAR: $readmem warning: address incremented out of range. Too many data words read
	at line 19 of file "./mul_data_w.dat". Current address: 18, address range: [0:17].
            File: ./IPF_tb.v, line = 95, pos = 25
           Scope: IPF_tb
            Time: 0 FS + 0

FSDB Dumper for IUS, Release Verdi3_L-2016.06-SP1-1, Linux, 09/27/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'IPF_syn.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : Enable +mda dumping.
*Verdi3* : End of traversing.
start

1

GOGO!!

3

4

2

pn

END in W

END compute  0-7 I ~

END in 5*5 W

END compute second round 55~ 

END compute 0-7i 

END in 7*7 W

END compute second round(8i) 

END compute 3 round(8i) 

END compute 4 round(8i)~ 

END compute first round(16i) , 7*7 1st round~ 

END compute first round(8i) , 7*7 2nd round~ 

END compute 0-7i 

END in W

END compute padding~

finish~

Simulation complete via $finish(1) at time 645 NS + 0
./IPF_tb.v:1202 	    repeat(20)@(posedge clk) ;   $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s039: Exiting on Apr 14, 2020 at 08:39:19 CST  (total: 00:03:33)
