Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat May 25 00:10:57 2019
| Host         : DESKTOP-9NGIUQU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.462        0.000                      0                10012        0.031        0.000                      0                10012        4.020        0.000                       0                  4272  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.462        0.000                      0                10012        0.031        0.000                      0                10012        4.020        0.000                       0                  4272  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.462ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.462ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.799ns  (logic 1.664ns (21.337%)  route 6.135ns (78.663%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 12.695 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4272, routed)        1.650     2.944    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X44Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=116, routed)         1.490     4.890    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/Q[2]
    SLICE_X49Y77         LUT3 (Prop_lut3_I1_O)        0.152     5.042 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.726     5.768    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_atarget_enc_reg[0]_0
    SLICE_X50Y77         LUT6 (Prop_lut6_I4_O)        0.326     6.094 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[2]_INST_0_i_1/O
                         net (fo=5, routed)           0.951     7.045    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_enc_reg[0]_0
    SLICE_X51Y87         LUT5 (Prop_lut5_I3_O)        0.150     7.195 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[2]_INST_0/O
                         net (fo=18, routed)          0.889     8.084    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/m_axi_OUT_r_WREADY
    SLICE_X38Y84         LUT5 (Prop_lut5_I3_O)        0.332     8.416 r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf[8]_i_1/O
                         net (fo=22, routed)          0.711     9.127    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/pop
    SLICE_X32Y83         LUT6 (Prop_lut6_I5_O)        0.124     9.251 f  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg_i_18/O
                         net (fo=8, routed)           0.638     9.889    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg_i_18_n_0
    SLICE_X33Y83         LUT4 (Prop_lut4_I3_O)        0.124    10.013 r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg_i_7__1/O
                         net (fo=2, routed)           0.730    10.743    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg_i_7__1_n_0
    RAMB18_X2Y34         RAMB18E1                                     r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4272, routed)        1.516    12.695    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/ap_clk
    RAMB18_X2Y34         RAMB18E1                                     r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
                         clock pessimism              0.229    12.924    
                         clock uncertainty           -0.154    12.770    
    RAMB18_X2Y34         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    12.204    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                         12.204    
                         arrival time                         -10.743    
  -------------------------------------------------------------------
                         slack                                  1.462    

Slack (MET) :             1.490ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.770ns  (logic 1.664ns (21.415%)  route 6.106ns (78.585%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 12.695 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4272, routed)        1.650     2.944    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X44Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=116, routed)         1.490     4.890    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/Q[2]
    SLICE_X49Y77         LUT3 (Prop_lut3_I1_O)        0.152     5.042 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.726     5.768    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_atarget_enc_reg[0]_0
    SLICE_X50Y77         LUT6 (Prop_lut6_I4_O)        0.326     6.094 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[2]_INST_0_i_1/O
                         net (fo=5, routed)           0.951     7.045    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_enc_reg[0]_0
    SLICE_X51Y87         LUT5 (Prop_lut5_I3_O)        0.150     7.195 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[2]_INST_0/O
                         net (fo=18, routed)          0.889     8.084    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/m_axi_OUT_r_WREADY
    SLICE_X38Y84         LUT5 (Prop_lut5_I3_O)        0.332     8.416 r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf[8]_i_1/O
                         net (fo=22, routed)          0.711     9.127    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/pop
    SLICE_X32Y83         LUT6 (Prop_lut6_I5_O)        0.124     9.251 f  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg_i_18/O
                         net (fo=8, routed)           0.489     9.740    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg_i_18_n_0
    SLICE_X34Y83         LUT5 (Prop_lut5_I1_O)        0.124     9.864 r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg_i_1__1/O
                         net (fo=2, routed)           0.850    10.714    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg_i_1__1_n_0
    RAMB18_X2Y34         RAMB18E1                                     r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4272, routed)        1.516    12.695    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/ap_clk
    RAMB18_X2Y34         RAMB18E1                                     r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
                         clock pessimism              0.229    12.924    
                         clock uncertainty           -0.154    12.770    
    RAMB18_X2Y34         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    12.204    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                         12.204    
                         arrival time                         -10.714    
  -------------------------------------------------------------------
                         slack                                  1.490    

Slack (MET) :             1.509ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.751ns  (logic 1.664ns (21.468%)  route 6.087ns (78.532%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 12.695 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4272, routed)        1.650     2.944    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X44Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=116, routed)         1.490     4.890    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/Q[2]
    SLICE_X49Y77         LUT3 (Prop_lut3_I1_O)        0.152     5.042 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.726     5.768    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_atarget_enc_reg[0]_0
    SLICE_X50Y77         LUT6 (Prop_lut6_I4_O)        0.326     6.094 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[2]_INST_0_i_1/O
                         net (fo=5, routed)           0.951     7.045    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_enc_reg[0]_0
    SLICE_X51Y87         LUT5 (Prop_lut5_I3_O)        0.150     7.195 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[2]_INST_0/O
                         net (fo=18, routed)          0.889     8.084    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/m_axi_OUT_r_WREADY
    SLICE_X38Y84         LUT5 (Prop_lut5_I3_O)        0.332     8.416 r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf[8]_i_1/O
                         net (fo=22, routed)          0.711     9.127    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/pop
    SLICE_X32Y83         LUT6 (Prop_lut6_I5_O)        0.124     9.251 f  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg_i_18/O
                         net (fo=8, routed)           0.500     9.751    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg_i_18_n_0
    SLICE_X34Y83         LUT5 (Prop_lut5_I1_O)        0.124     9.875 r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg_i_6__1/O
                         net (fo=2, routed)           0.819    10.695    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg_i_6__1_n_0
    RAMB18_X2Y34         RAMB18E1                                     r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4272, routed)        1.516    12.695    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/ap_clk
    RAMB18_X2Y34         RAMB18E1                                     r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
                         clock pessimism              0.229    12.924    
                         clock uncertainty           -0.154    12.770    
    RAMB18_X2Y34         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    12.204    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                         12.204    
                         arrival time                         -10.695    
  -------------------------------------------------------------------
                         slack                                  1.509    

Slack (MET) :             1.571ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.690ns  (logic 1.664ns (21.640%)  route 6.026ns (78.360%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 12.695 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4272, routed)        1.650     2.944    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X44Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=116, routed)         1.490     4.890    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/Q[2]
    SLICE_X49Y77         LUT3 (Prop_lut3_I1_O)        0.152     5.042 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.726     5.768    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_atarget_enc_reg[0]_0
    SLICE_X50Y77         LUT6 (Prop_lut6_I4_O)        0.326     6.094 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[2]_INST_0_i_1/O
                         net (fo=5, routed)           0.951     7.045    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_enc_reg[0]_0
    SLICE_X51Y87         LUT5 (Prop_lut5_I3_O)        0.150     7.195 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[2]_INST_0/O
                         net (fo=18, routed)          0.889     8.084    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/m_axi_OUT_r_WREADY
    SLICE_X38Y84         LUT5 (Prop_lut5_I3_O)        0.332     8.416 r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf[8]_i_1/O
                         net (fo=22, routed)          0.711     9.127    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/pop
    SLICE_X32Y83         LUT6 (Prop_lut6_I5_O)        0.124     9.251 f  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg_i_18/O
                         net (fo=8, routed)           0.512     9.763    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg_i_18_n_0
    SLICE_X34Y83         LUT4 (Prop_lut4_I1_O)        0.124     9.887 r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg_i_2__1/O
                         net (fo=2, routed)           0.747    10.634    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg_i_2__1_n_0
    RAMB18_X2Y34         RAMB18E1                                     r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4272, routed)        1.516    12.695    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/ap_clk
    RAMB18_X2Y34         RAMB18E1                                     r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
                         clock pessimism              0.229    12.924    
                         clock uncertainty           -0.154    12.770    
    RAMB18_X2Y34         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    12.204    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                         12.204    
                         arrival time                         -10.634    
  -------------------------------------------------------------------
                         slack                                  1.571    

Slack (MET) :             1.593ns  (required time - arrival time)
  Source:                 design_1_i/RC_RECEIVER_0/U0/RC_RECEIVER_CTRL_s_axi_U/int_SBUS_data/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/RC_RECEIVER_0/U0/RC_RECEIVER_TEST_REV_s_axi_U/int_reverse_out/gen_write[1].mem_reg_3/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.719ns  (logic 3.213ns (41.626%)  route 4.506ns (58.374%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4272, routed)        1.676     2.970    design_1_i/RC_RECEIVER_0/U0/RC_RECEIVER_CTRL_s_axi_U/int_SBUS_data/ap_clk
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/RC_RECEIVER_0/U0/RC_RECEIVER_CTRL_s_axi_U/int_SBUS_data/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      2.454     5.424 f  design_1_i/RC_RECEIVER_0/U0/RC_RECEIVER_CTRL_s_axi_U/int_SBUS_data/gen_write[1].mem_reg/DOADO[29]
                         net (fo=2, routed)           1.478     6.903    design_1_i/RC_RECEIVER_0/U0/RC_RECEIVER_CTRL_s_axi_U/DOADO[29]
    SLICE_X34Y70         LUT6 (Prop_lut6_I0_O)        0.124     7.027 f  design_1_i/RC_RECEIVER_0/U0/RC_RECEIVER_CTRL_s_axi_U/reg_1469[5]_i_3/O
                         net (fo=1, routed)           0.000     7.027    design_1_i/RC_RECEIVER_0/U0/RC_RECEIVER_CTRL_s_axi_U/reg_1469[5]_i_3_n_0
    SLICE_X34Y70         MUXF7 (Prop_muxf7_I1_O)      0.214     7.241 f  design_1_i/RC_RECEIVER_0/U0/RC_RECEIVER_CTRL_s_axi_U/reg_1469_reg[5]_i_1/O
                         net (fo=27, routed)          1.029     8.270    design_1_i/RC_RECEIVER_0/U0/RC_RECEIVER_CTRL_s_axi_U/int_SBUS_data/int_SBUS_data_shift_reg[0]_0
    SLICE_X44Y63         LUT3 (Prop_lut3_I1_O)        0.297     8.567 r  design_1_i/RC_RECEIVER_0/U0/RC_RECEIVER_CTRL_s_axi_U/int_SBUS_data/gen_write[1].mem_reg_0_i_30/O
                         net (fo=2, routed)           0.718     9.284    design_1_i/RC_RECEIVER_0/U0/RC_RECEIVER_CTRL_s_axi_U/int_SBUS_data/gen_write[1].mem_reg_0_i_30_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I3_O)        0.124     9.408 r  design_1_i/RC_RECEIVER_0/U0/RC_RECEIVER_CTRL_s_axi_U/int_SBUS_data/gen_write[1].mem_reg_0_i_1__0/O
                         net (fo=4, routed)           1.281    10.689    design_1_i/RC_RECEIVER_0/U0/RC_RECEIVER_TEST_REV_s_axi_U/int_reverse_out/ap_CS_fsm_reg[25]
    RAMB36_X3Y16         RAMB36E1                                     r  design_1_i/RC_RECEIVER_0/U0/RC_RECEIVER_TEST_REV_s_axi_U/int_reverse_out/gen_write[1].mem_reg_3/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4272, routed)        1.571    12.750    design_1_i/RC_RECEIVER_0/U0/RC_RECEIVER_TEST_REV_s_axi_U/int_reverse_out/ap_clk
    RAMB36_X3Y16         RAMB36E1                                     r  design_1_i/RC_RECEIVER_0/U0/RC_RECEIVER_TEST_REV_s_axi_U/int_reverse_out/gen_write[1].mem_reg_3/CLKARDCLK
                         clock pessimism              0.129    12.879    
                         clock uncertainty           -0.154    12.725    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.282    design_1_i/RC_RECEIVER_0/U0/RC_RECEIVER_TEST_REV_s_axi_U/int_reverse_out/gen_write[1].mem_reg_3
  -------------------------------------------------------------------
                         required time                         12.282    
                         arrival time                         -10.689    
  -------------------------------------------------------------------
                         slack                                  1.593    

Slack (MET) :             1.678ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.583ns  (logic 1.664ns (21.945%)  route 5.919ns (78.055%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 12.695 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4272, routed)        1.650     2.944    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X44Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=116, routed)         1.490     4.890    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/Q[2]
    SLICE_X49Y77         LUT3 (Prop_lut3_I1_O)        0.152     5.042 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.726     5.768    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_atarget_enc_reg[0]_0
    SLICE_X50Y77         LUT6 (Prop_lut6_I4_O)        0.326     6.094 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[2]_INST_0_i_1/O
                         net (fo=5, routed)           0.951     7.045    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_enc_reg[0]_0
    SLICE_X51Y87         LUT5 (Prop_lut5_I3_O)        0.150     7.195 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[2]_INST_0/O
                         net (fo=18, routed)          0.889     8.084    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/m_axi_OUT_r_WREADY
    SLICE_X38Y84         LUT5 (Prop_lut5_I3_O)        0.332     8.416 r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf[8]_i_1/O
                         net (fo=22, routed)          0.711     9.127    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/pop
    SLICE_X32Y83         LUT6 (Prop_lut6_I5_O)        0.124     9.251 f  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg_i_18/O
                         net (fo=8, routed)           0.547     9.798    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg_i_18_n_0
    SLICE_X33Y83         LUT6 (Prop_lut6_I1_O)        0.124     9.922 r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg_i_5__1/O
                         net (fo=2, routed)           0.604    10.527    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg_i_5__1_n_0
    RAMB18_X2Y34         RAMB18E1                                     r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4272, routed)        1.516    12.695    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/ap_clk
    RAMB18_X2Y34         RAMB18E1                                     r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
                         clock pessimism              0.229    12.924    
                         clock uncertainty           -0.154    12.770    
    RAMB18_X2Y34         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    12.204    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                         12.204    
                         arrival time                         -10.527    
  -------------------------------------------------------------------
                         slack                                  1.678    

Slack (MET) :             1.703ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.558ns  (logic 1.664ns (22.017%)  route 5.894ns (77.983%))
  Logic Levels:           6  (LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 12.695 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4272, routed)        1.650     2.944    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X44Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=116, routed)         1.490     4.890    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/Q[2]
    SLICE_X49Y77         LUT3 (Prop_lut3_I1_O)        0.152     5.042 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.726     5.768    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_atarget_enc_reg[0]_0
    SLICE_X50Y77         LUT6 (Prop_lut6_I4_O)        0.326     6.094 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[2]_INST_0_i_1/O
                         net (fo=5, routed)           0.951     7.045    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_enc_reg[0]_0
    SLICE_X51Y87         LUT5 (Prop_lut5_I3_O)        0.150     7.195 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[2]_INST_0/O
                         net (fo=18, routed)          0.889     8.084    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/m_axi_OUT_r_WREADY
    SLICE_X38Y84         LUT5 (Prop_lut5_I3_O)        0.332     8.416 r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf[8]_i_1/O
                         net (fo=22, routed)          0.711     9.127    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/pop
    SLICE_X32Y83         LUT6 (Prop_lut6_I5_O)        0.124     9.251 f  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg_i_18/O
                         net (fo=8, routed)           0.381     9.632    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg_i_18_n_0
    SLICE_X32Y84         LUT3 (Prop_lut3_I2_O)        0.124     9.756 r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg_i_8__0/O
                         net (fo=2, routed)           0.746    10.502    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg_i_8__0_n_0
    RAMB18_X2Y34         RAMB18E1                                     r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4272, routed)        1.516    12.695    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/ap_clk
    RAMB18_X2Y34         RAMB18E1                                     r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
                         clock pessimism              0.229    12.924    
                         clock uncertainty           -0.154    12.770    
    RAMB18_X2Y34         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    12.204    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                         12.204    
                         arrival time                         -10.502    
  -------------------------------------------------------------------
                         slack                                  1.703    

Slack (MET) :             1.727ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.533ns  (logic 1.664ns (22.088%)  route 5.869ns (77.912%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 12.695 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4272, routed)        1.650     2.944    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X44Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=116, routed)         1.490     4.890    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/Q[2]
    SLICE_X49Y77         LUT3 (Prop_lut3_I1_O)        0.152     5.042 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.726     5.768    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_atarget_enc_reg[0]_0
    SLICE_X50Y77         LUT6 (Prop_lut6_I4_O)        0.326     6.094 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[2]_INST_0_i_1/O
                         net (fo=5, routed)           0.951     7.045    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_enc_reg[0]_0
    SLICE_X51Y87         LUT5 (Prop_lut5_I3_O)        0.150     7.195 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[2]_INST_0/O
                         net (fo=18, routed)          0.889     8.084    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/m_axi_OUT_r_WREADY
    SLICE_X38Y84         LUT5 (Prop_lut5_I3_O)        0.332     8.416 r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf[8]_i_1/O
                         net (fo=22, routed)          0.711     9.127    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/pop
    SLICE_X32Y83         LUT6 (Prop_lut6_I5_O)        0.124     9.251 f  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg_i_18/O
                         net (fo=8, routed)           0.231     9.482    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg_i_18_n_0
    SLICE_X32Y83         LUT6 (Prop_lut6_I1_O)        0.124     9.606 r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg_i_4__1/O
                         net (fo=2, routed)           0.872    10.477    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg_i_4__1_n_0
    RAMB18_X2Y34         RAMB18E1                                     r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4272, routed)        1.516    12.695    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/ap_clk
    RAMB18_X2Y34         RAMB18E1                                     r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
                         clock pessimism              0.229    12.924    
                         clock uncertainty           -0.154    12.770    
    RAMB18_X2Y34         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    12.204    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                         12.204    
                         arrival time                         -10.477    
  -------------------------------------------------------------------
                         slack                                  1.727    

Slack (MET) :             1.750ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/RC_RECEIVER_0/U0/RC_RECEIVER_TEST_NORM_s_axi_U/int_norm_out/gen_write[1].mem_reg_1/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.464ns  (logic 1.907ns (25.550%)  route 5.557ns (74.450%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4272, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=2, routed)           1.968     6.333    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X51Y87         LUT6 (Prop_lut6_I1_O)        0.124     6.457 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0_i_1/O
                         net (fo=10, routed)          0.981     7.438    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_bvalid_i_reg_0
    SLICE_X48Y77         LUT2 (Prop_lut2_I1_O)        0.117     7.555 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[4]_INST_0/O
                         net (fo=8, routed)           1.100     8.655    design_1_i/RC_RECEIVER_0/U0/RC_RECEIVER_TEST_NORM_s_axi_U/int_norm_out/s_axi_TEST_NORM_WVALID
    SLICE_X32Y74         LUT3 (Prop_lut3_I2_O)        0.332     8.987 r  design_1_i/RC_RECEIVER_0/U0/RC_RECEIVER_TEST_NORM_s_axi_U/int_norm_out/gen_write[1].mem_reg_1_i_1/O
                         net (fo=1, routed)           1.507    10.494    design_1_i/RC_RECEIVER_0/U0/RC_RECEIVER_TEST_NORM_s_axi_U/int_norm_out/gen_write[1].mem_reg_1_i_1_n_0
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/RC_RECEIVER_0/U0/RC_RECEIVER_TEST_NORM_s_axi_U/int_norm_out/gen_write[1].mem_reg_1/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4272, routed)        1.522    12.701    design_1_i/RC_RECEIVER_0/U0/RC_RECEIVER_TEST_NORM_s_axi_U/int_norm_out/ap_clk
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/RC_RECEIVER_0/U0/RC_RECEIVER_TEST_NORM_s_axi_U/int_norm_out/gen_write[1].mem_reg_1/CLKBWRCLK
                         clock pessimism              0.229    12.930    
                         clock uncertainty           -0.154    12.776    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    12.244    design_1_i/RC_RECEIVER_0/U0/RC_RECEIVER_TEST_NORM_s_axi_U/int_norm_out/gen_write[1].mem_reg_1
  -------------------------------------------------------------------
                         required time                         12.244    
                         arrival time                         -10.494    
  -------------------------------------------------------------------
                         slack                                  1.750    

Slack (MET) :             1.763ns  (required time - arrival time)
  Source:                 design_1_i/RC_RECEIVER_0/U0/RC_RECEIVER_CTRL_s_axi_U/int_SBUS_data/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/RC_RECEIVER_0/U0/RC_RECEIVER_TEST_REV_s_axi_U/int_reverse_out/gen_write[1].mem_reg_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.587ns  (logic 3.213ns (42.350%)  route 4.374ns (57.650%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4272, routed)        1.676     2.970    design_1_i/RC_RECEIVER_0/U0/RC_RECEIVER_CTRL_s_axi_U/int_SBUS_data/ap_clk
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/RC_RECEIVER_0/U0/RC_RECEIVER_CTRL_s_axi_U/int_SBUS_data/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      2.454     5.424 f  design_1_i/RC_RECEIVER_0/U0/RC_RECEIVER_CTRL_s_axi_U/int_SBUS_data/gen_write[1].mem_reg/DOADO[29]
                         net (fo=2, routed)           1.478     6.903    design_1_i/RC_RECEIVER_0/U0/RC_RECEIVER_CTRL_s_axi_U/DOADO[29]
    SLICE_X34Y70         LUT6 (Prop_lut6_I0_O)        0.124     7.027 f  design_1_i/RC_RECEIVER_0/U0/RC_RECEIVER_CTRL_s_axi_U/reg_1469[5]_i_3/O
                         net (fo=1, routed)           0.000     7.027    design_1_i/RC_RECEIVER_0/U0/RC_RECEIVER_CTRL_s_axi_U/reg_1469[5]_i_3_n_0
    SLICE_X34Y70         MUXF7 (Prop_muxf7_I1_O)      0.214     7.241 f  design_1_i/RC_RECEIVER_0/U0/RC_RECEIVER_CTRL_s_axi_U/reg_1469_reg[5]_i_1/O
                         net (fo=27, routed)          1.029     8.270    design_1_i/RC_RECEIVER_0/U0/RC_RECEIVER_CTRL_s_axi_U/int_SBUS_data/int_SBUS_data_shift_reg[0]_0
    SLICE_X44Y63         LUT3 (Prop_lut3_I1_O)        0.297     8.567 r  design_1_i/RC_RECEIVER_0/U0/RC_RECEIVER_CTRL_s_axi_U/int_SBUS_data/gen_write[1].mem_reg_0_i_30/O
                         net (fo=2, routed)           0.718     9.284    design_1_i/RC_RECEIVER_0/U0/RC_RECEIVER_CTRL_s_axi_U/int_SBUS_data/gen_write[1].mem_reg_0_i_30_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I3_O)        0.124     9.408 r  design_1_i/RC_RECEIVER_0/U0/RC_RECEIVER_CTRL_s_axi_U/int_SBUS_data/gen_write[1].mem_reg_0_i_1__0/O
                         net (fo=4, routed)           1.149    10.557    design_1_i/RC_RECEIVER_0/U0/RC_RECEIVER_TEST_REV_s_axi_U/int_reverse_out/ap_CS_fsm_reg[25]
    RAMB36_X2Y15         RAMB36E1                                     r  design_1_i/RC_RECEIVER_0/U0/RC_RECEIVER_TEST_REV_s_axi_U/int_reverse_out/gen_write[1].mem_reg_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4272, routed)        1.509    12.688    design_1_i/RC_RECEIVER_0/U0/RC_RECEIVER_TEST_REV_s_axi_U/int_reverse_out/ap_clk
    RAMB36_X2Y15         RAMB36E1                                     r  design_1_i/RC_RECEIVER_0/U0/RC_RECEIVER_TEST_REV_s_axi_U/int_reverse_out/gen_write[1].mem_reg_1/CLKARDCLK
                         clock pessimism              0.229    12.917    
                         clock uncertainty           -0.154    12.763    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.320    design_1_i/RC_RECEIVER_0/U0/RC_RECEIVER_TEST_REV_s_axi_U/int_reverse_out/gen_write[1].mem_reg_1
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                         -10.557    
  -------------------------------------------------------------------
                         slack                                  1.763    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/RC_RECEIVER_0/U0/reg_1485_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/RC_RECEIVER_0/U0/channels_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.355%)  route 0.217ns (60.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4272, routed)        0.553     0.889    design_1_i/RC_RECEIVER_0/U0/ap_clk
    SLICE_X49Y61         FDRE                                         r  design_1_i/RC_RECEIVER_0/U0/reg_1485_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/RC_RECEIVER_0/U0/reg_1485_reg[2]/Q
                         net (fo=2, routed)           0.217     1.247    design_1_i/RC_RECEIVER_0/U0/reg_1485[2]
    SLICE_X51Y63         FDRE                                         r  design_1_i/RC_RECEIVER_0/U0/channels_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4272, routed)        0.815     1.181    design_1_i/RC_RECEIVER_0/U0/ap_clk
    SLICE_X51Y63         FDRE                                         r  design_1_i/RC_RECEIVER_0/U0/channels_1_reg[2]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X51Y63         FDRE (Hold_fdre_C_D)         0.070     1.216    design_1_i/RC_RECEIVER_0/U0/channels_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/AXI_UART_DRIVER_0/U0/firstSample_load_reg_541_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_UART_DRIVER_0/U0/calibrationSuccess_l_reg_582_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.302%)  route 0.225ns (54.698%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4272, routed)        0.552     0.888    design_1_i/AXI_UART_DRIVER_0/U0/ap_clk
    SLICE_X47Y84         FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/U0/firstSample_load_reg_541_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/AXI_UART_DRIVER_0/U0/firstSample_load_reg_541_reg[0]/Q
                         net (fo=6, routed)           0.225     1.253    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/fifo_resp_to_user/firstSample_load_reg_541
    SLICE_X50Y83         LUT6 (Prop_lut6_I1_O)        0.045     1.298 r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/fifo_resp_to_user/calibrationSuccess_l_reg_582[0]_i_1/O
                         net (fo=1, routed)           0.000     1.298    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U_n_60
    SLICE_X50Y83         FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/U0/calibrationSuccess_l_reg_582_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4272, routed)        0.813     1.179    design_1_i/AXI_UART_DRIVER_0/U0/ap_clk
    SLICE_X50Y83         FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/U0/calibrationSuccess_l_reg_582_reg[0]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X50Y83         FDRE (Hold_fdre_C_D)         0.121     1.265    design_1_i/AXI_UART_DRIVER_0/U0/calibrationSuccess_l_reg_582_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rdata/mem_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.248%)  route 0.119ns (45.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4272, routed)        0.550     0.886    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X33Y80         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[2]/Q
                         net (fo=2, routed)           0.119     1.146    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rdata/m_axi_UART_RDATA[2]
    RAMB18_X2Y32         RAMB18E1                                     r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rdata/mem_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4272, routed)        0.858     1.224    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rdata/ap_clk
    RAMB18_X2Y32         RAMB18E1                                     r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rdata/mem_reg/CLKBWRCLK
                         clock pessimism             -0.281     0.943    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[2])
                                                      0.155     1.098    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rdata/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/AXI_UART_DRIVER_0/U0/ap_CS_fsm_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_UART_DRIVER_0/U0/ap_CS_fsm_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.907%)  route 0.227ns (58.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4272, routed)        0.546     0.882    design_1_i/AXI_UART_DRIVER_0/U0/ap_clk
    SLICE_X50Y82         FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/U0/ap_CS_fsm_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.164     1.046 r  design_1_i/AXI_UART_DRIVER_0/U0/ap_CS_fsm_reg[39]/Q
                         net (fo=2, routed)           0.227     1.273    design_1_i/AXI_UART_DRIVER_0/U0/ap_CS_fsm_reg_n_0_[39]
    SLICE_X47Y83         FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/U0/ap_CS_fsm_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4272, routed)        0.817     1.183    design_1_i/AXI_UART_DRIVER_0/U0/ap_clk
    SLICE_X47Y83         FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/U0/ap_CS_fsm_reg[40]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X47Y83         FDRE (Hold_fdre_C_D)         0.070     1.218    design_1_i/AXI_UART_DRIVER_0/U0/ap_CS_fsm_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rdata/mem_reg/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.336%)  route 0.108ns (39.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4272, routed)        0.551     0.887    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X32Y81         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[30]/Q
                         net (fo=1, routed)           0.108     1.158    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rdata/m_axi_UART_RDATA[30]
    RAMB18_X2Y32         RAMB18E1                                     r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rdata/mem_reg/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4272, routed)        0.858     1.224    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rdata/ap_clk
    RAMB18_X2Y32         RAMB18E1                                     r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rdata/mem_reg/CLKBWRCLK
                         clock pessimism             -0.281     0.943    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[14])
                                                      0.155     1.098    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rdata/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rdata/mem_reg/DIPADIP[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.068%)  route 0.141ns (49.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4272, routed)        0.550     0.886    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X33Y80         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[33]/Q
                         net (fo=1, routed)           0.141     1.167    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rdata/m_axi_UART_RRESP[1]
    RAMB18_X2Y32         RAMB18E1                                     r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rdata/mem_reg/DIPADIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4272, routed)        0.858     1.224    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rdata/ap_clk
    RAMB18_X2Y32         RAMB18E1                                     r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rdata/mem_reg/CLKBWRCLK
                         clock pessimism             -0.281     0.943    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIPADIP[1])
                                                      0.155     1.098    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rdata/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/RC_RECEIVER_0/U0/reg_1477_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/RC_RECEIVER_0/U0/channels_13_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.019%)  route 0.250ns (63.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4272, routed)        0.552     0.888    design_1_i/RC_RECEIVER_0/U0/ap_clk
    SLICE_X47Y65         FDRE                                         r  design_1_i/RC_RECEIVER_0/U0/reg_1477_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/RC_RECEIVER_0/U0/reg_1477_reg[7]/Q
                         net (fo=4, routed)           0.250     1.279    design_1_i/RC_RECEIVER_0/U0/reg_1477[7]
    SLICE_X50Y63         FDRE                                         r  design_1_i/RC_RECEIVER_0/U0/channels_13_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4272, routed)        0.815     1.181    design_1_i/RC_RECEIVER_0/U0/ap_clk
    SLICE_X50Y63         FDRE                                         r  design_1_i/RC_RECEIVER_0/U0/channels_13_reg[8]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X50Y63         FDRE (Hold_fdre_C_D)         0.063     1.209    design_1_i/RC_RECEIVER_0/U0/channels_13_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/RC_RECEIVER_0/U0/reg_1477_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/RC_RECEIVER_0/U0/channels_13_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.461%)  route 0.232ns (58.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4272, routed)        0.552     0.888    design_1_i/RC_RECEIVER_0/U0/ap_clk
    SLICE_X46Y64         FDRE                                         r  design_1_i/RC_RECEIVER_0/U0/reg_1477_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y64         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_1_i/RC_RECEIVER_0/U0/reg_1477_reg[6]/Q
                         net (fo=4, routed)           0.232     1.283    design_1_i/RC_RECEIVER_0/U0/reg_1477[6]
    SLICE_X50Y61         FDRE                                         r  design_1_i/RC_RECEIVER_0/U0/channels_13_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4272, routed)        0.818     1.184    design_1_i/RC_RECEIVER_0/U0/ap_clk
    SLICE_X50Y61         FDRE                                         r  design_1_i/RC_RECEIVER_0/U0/channels_13_reg[7]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X50Y61         FDRE (Hold_fdre_C_D)         0.060     1.209    design_1_i/RC_RECEIVER_0/U0/channels_13_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.164ns (35.892%)  route 0.293ns (64.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4272, routed)        0.548     0.884    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X50Y86         FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p1_reg[1]/Q
                         net (fo=2, routed)           0.293     1.341    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rreq/in[0]
    SLICE_X46Y96         SRL16E                                       r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4272, routed)        0.824     1.190    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X46Y96         SRL16E                                       r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5/CLK
                         clock pessimism             -0.035     1.155    
    SLICE_X46Y96         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.264    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/RC_RECEIVER_0/U0/reg_1481_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/RC_RECEIVER_0/U0/channels_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.309%)  route 0.258ns (64.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4272, routed)        0.551     0.887    design_1_i/RC_RECEIVER_0/U0/ap_clk
    SLICE_X49Y64         FDRE                                         r  design_1_i/RC_RECEIVER_0/U0/reg_1481_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/RC_RECEIVER_0/U0/reg_1481_reg[1]/Q
                         net (fo=4, routed)           0.258     1.286    design_1_i/RC_RECEIVER_0/U0/reg_1481[1]
    SLICE_X50Y59         FDRE                                         r  design_1_i/RC_RECEIVER_0/U0/channels_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4272, routed)        0.819     1.185    design_1_i/RC_RECEIVER_0/U0/ap_clk
    SLICE_X50Y59         FDRE                                         r  design_1_i/RC_RECEIVER_0/U0/channels_2_reg[3]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X50Y59         FDRE (Hold_fdre_C_D)         0.059     1.209    design_1_i/RC_RECEIVER_0/U0/channels_2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.077    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y9    design_1_i/RC_RECEIVER_0/U0/RC_RECEIVER_TEST_NORM_s_axi_U/int_norm_out/gen_write[1].mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y9    design_1_i/RC_RECEIVER_0/U0/RC_RECEIVER_TEST_NORM_s_axi_U/int_norm_out/gen_write[1].mem_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y13   design_1_i/RC_RECEIVER_0/U0/RC_RECEIVER_TEST_CHAN_s_axi_U/int_channel_data/gen_write[1].mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y13   design_1_i/RC_RECEIVER_0/U0/RC_RECEIVER_TEST_CHAN_s_axi_U/int_channel_data/gen_write[1].mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y15   design_1_i/RC_RECEIVER_0/U0/RC_RECEIVER_TEST_REV_s_axi_U/int_reverse_out/gen_write[1].mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y15   design_1_i/RC_RECEIVER_0/U0/RC_RECEIVER_TEST_REV_s_axi_U/int_reverse_out/gen_write[1].mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y34   design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y14   design_1_i/RC_RECEIVER_0/U0/RC_RECEIVER_TEST_CHAN_s_axi_U/int_channel_data/gen_write[1].mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y14   design_1_i/RC_RECEIVER_0/U0/RC_RECEIVER_TEST_CHAN_s_axi_U/int_channel_data/gen_write[1].mem_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y15   design_1_i/RC_RECEIVER_0/U0/RC_RECEIVER_TEST_REV_s_axi_U/int_reverse_out/gen_write[1].mem_reg_2/CLKARDCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y79   design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y79   design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y79   design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y79   design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y81   design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y88   design_1_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y88   design_1_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y88   design_1_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y88   design_1_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y89   design_1_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y106  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y106  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y104  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y104  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y104  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y104  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y104  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y104  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y104  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y104  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK



