v18.03_REL1.4

* Test #65: Exclude pci-pci bridges and host bridge from no_snoop bit test.
* Test #84: Bug fix - Use GSIV from SPCR table to generate UART interrupts.
* Test #63: Bug fix - Use device class to identify PCI host bridge device. 

v18.02_REL1.3

* Test #84: Fix issue where Uart interrupt test returns garbage value when interrupt is not generated.
* Test #62: Made a logical change to the PCI test loop and the error conditions.
* Test #59: Fixed the issue where bdf=0 was treated as an invalid configuration.

v17.10_REL1.2

* Test #61: Bug fixed in reading PCIE RC Cache Coherency attributes from IORT.
* Test #15: Improved test robustness w.r.t caches.
* Test #70: Made wakeup test architecturally consistent by using WFI to suspend a PE.
* Test #58: Removed MSI vector uniqueness test from runlist. Will be added back after design fix.
* Test #81: Fixed incorrect looping condition in main test loop.
* Test #63: Read DMA mask instead of BAR attributes to test addressabilty of masters.

v17.10_REL1.1

* Enhanced PSCI_CPU_ON error handling to wait for a pending PSCI_CPU_OFF operation to complete.
* PciIo protocol is used to read ECAM address space in case the PCI endpoint is emulated in UEFI.
* Increased sizes of the info tables to handle a wider range of platforms.
