{"Source Block": ["hdl/library/common/ad_tdd_control.v@169:179@HdlIdDef", "  reg   [21:0]    tdd_rx_on_1_d = 22'h0;\n  reg   [21:0]    tdd_rx_off_1_d = 22'h0;\n  reg   [21:0]    tdd_tx_on_1_d = 22'h0;\n  reg   [21:0]    tdd_tx_off_1_d = 22'h0;\n\n  reg   [21:0]    tdd_tx_dp_on_1_d = 22'h0;\n  reg   [21:0]    tdd_tx_dp_off_1_d = 22'h0;\n\n  reg   [21:0]    tdd_vco_rx_on_2_d = 22'h0;\n  reg   [21:0]    tdd_vco_rx_off_2_d = 22'h0;\n  reg   [21:0]    tdd_vco_tx_on_2_d = 22'h0;\n"], "Clone Blocks": [["hdl/library/common/ad_tdd_control.v@167:177", "  reg   [21:0]    tdd_vco_tx_off_1_d = 22'h0;\n\n  reg   [21:0]    tdd_rx_on_1_d = 22'h0;\n  reg   [21:0]    tdd_rx_off_1_d = 22'h0;\n  reg   [21:0]    tdd_tx_on_1_d = 22'h0;\n  reg   [21:0]    tdd_tx_off_1_d = 22'h0;\n\n  reg   [21:0]    tdd_tx_dp_on_1_d = 22'h0;\n  reg   [21:0]    tdd_tx_dp_off_1_d = 22'h0;\n\n  reg   [21:0]    tdd_vco_rx_on_2_d = 22'h0;\n"], ["hdl/library/common/ad_tdd_control.v@182:192", "  reg   [21:0]    tdd_rx_on_2_d = 22'h0;\n  reg   [21:0]    tdd_rx_off_2_d = 22'h0;\n  reg   [21:0]    tdd_tx_on_2_d = 22'h0;\n  reg   [21:0]    tdd_tx_off_2_d = 22'h0;\n\n  reg   [21:0]    tdd_tx_dp_on_2_d = 22'h0;\n  reg   [21:0]    tdd_tx_dp_off_2_d = 22'h0;\n\n  reg             tdd_tx_dp_en = 1'b0;\n  reg             tdd_rx_vco_en = 1'b0;\n  reg             tdd_tx_vco_en = 1'b0;\n"], ["hdl/library/common/ad_tdd_control.v@172:182", "  reg   [21:0]    tdd_tx_off_1_d = 22'h0;\n\n  reg   [21:0]    tdd_tx_dp_on_1_d = 22'h0;\n  reg   [21:0]    tdd_tx_dp_off_1_d = 22'h0;\n\n  reg   [21:0]    tdd_vco_rx_on_2_d = 22'h0;\n  reg   [21:0]    tdd_vco_rx_off_2_d = 22'h0;\n  reg   [21:0]    tdd_vco_tx_on_2_d = 22'h0;\n  reg   [21:0]    tdd_vco_tx_off_2_d = 22'h0;\n\n  reg   [21:0]    tdd_rx_on_2_d = 22'h0;\n"], ["hdl/library/common/ad_tdd_control.v@165:175", "  reg   [21:0]    tdd_vco_rx_off_1_d = 22'h0;\n  reg   [21:0]    tdd_vco_tx_on_1_d = 22'h0;\n  reg   [21:0]    tdd_vco_tx_off_1_d = 22'h0;\n\n  reg   [21:0]    tdd_rx_on_1_d = 22'h0;\n  reg   [21:0]    tdd_rx_off_1_d = 22'h0;\n  reg   [21:0]    tdd_tx_on_1_d = 22'h0;\n  reg   [21:0]    tdd_tx_off_1_d = 22'h0;\n\n  reg   [21:0]    tdd_tx_dp_on_1_d = 22'h0;\n  reg   [21:0]    tdd_tx_dp_off_1_d = 22'h0;\n"], ["hdl/library/common/up_tdd_cntrl.v@186:196", "  reg     [21:0]  up_tdd_vco_rx_off_2 = 22'h0;\n  reg     [21:0]  up_tdd_vco_tx_on_2 = 22'h0;\n  reg     [21:0]  up_tdd_vco_tx_off_2 = 22'h0;\n  reg     [21:0]  up_tdd_rx_on_2 = 22'h0;\n  reg     [21:0]  up_tdd_rx_off_2 = 22'h0;\n  reg     [21:0]  up_tdd_tx_on_2 = 22'h0;\n  reg     [21:0]  up_tdd_tx_off_2 = 22'h0;\n  reg     [21:0]  up_tdd_tx_dp_on_2 = 22'h0;\n  reg     [21:0]  up_tdd_tx_dp_off_2 = 22'h0;\n\n  // internal signals\n"], ["hdl/library/common/ad_tdd_control.v@164:174", "  reg   [21:0]    tdd_vco_rx_on_1_d = 22'h0;\n  reg   [21:0]    tdd_vco_rx_off_1_d = 22'h0;\n  reg   [21:0]    tdd_vco_tx_on_1_d = 22'h0;\n  reg   [21:0]    tdd_vco_tx_off_1_d = 22'h0;\n\n  reg   [21:0]    tdd_rx_on_1_d = 22'h0;\n  reg   [21:0]    tdd_rx_off_1_d = 22'h0;\n  reg   [21:0]    tdd_tx_on_1_d = 22'h0;\n  reg   [21:0]    tdd_tx_off_1_d = 22'h0;\n\n  reg   [21:0]    tdd_tx_dp_on_1_d = 22'h0;\n"], ["hdl/library/common/ad_tdd_control.v@174:184", "  reg   [21:0]    tdd_tx_dp_on_1_d = 22'h0;\n  reg   [21:0]    tdd_tx_dp_off_1_d = 22'h0;\n\n  reg   [21:0]    tdd_vco_rx_on_2_d = 22'h0;\n  reg   [21:0]    tdd_vco_rx_off_2_d = 22'h0;\n  reg   [21:0]    tdd_vco_tx_on_2_d = 22'h0;\n  reg   [21:0]    tdd_vco_tx_off_2_d = 22'h0;\n\n  reg   [21:0]    tdd_rx_on_2_d = 22'h0;\n  reg   [21:0]    tdd_rx_off_2_d = 22'h0;\n  reg   [21:0]    tdd_tx_on_2_d = 22'h0;\n"], ["hdl/library/common/ad_tdd_control.v@175:185", "  reg   [21:0]    tdd_tx_dp_off_1_d = 22'h0;\n\n  reg   [21:0]    tdd_vco_rx_on_2_d = 22'h0;\n  reg   [21:0]    tdd_vco_rx_off_2_d = 22'h0;\n  reg   [21:0]    tdd_vco_tx_on_2_d = 22'h0;\n  reg   [21:0]    tdd_vco_tx_off_2_d = 22'h0;\n\n  reg   [21:0]    tdd_rx_on_2_d = 22'h0;\n  reg   [21:0]    tdd_rx_off_2_d = 22'h0;\n  reg   [21:0]    tdd_tx_on_2_d = 22'h0;\n  reg   [21:0]    tdd_tx_off_2_d = 22'h0;\n"], ["hdl/library/common/ad_tdd_control.v@170:180", "  reg   [21:0]    tdd_rx_off_1_d = 22'h0;\n  reg   [21:0]    tdd_tx_on_1_d = 22'h0;\n  reg   [21:0]    tdd_tx_off_1_d = 22'h0;\n\n  reg   [21:0]    tdd_tx_dp_on_1_d = 22'h0;\n  reg   [21:0]    tdd_tx_dp_off_1_d = 22'h0;\n\n  reg   [21:0]    tdd_vco_rx_on_2_d = 22'h0;\n  reg   [21:0]    tdd_vco_rx_off_2_d = 22'h0;\n  reg   [21:0]    tdd_vco_tx_on_2_d = 22'h0;\n  reg   [21:0]    tdd_vco_tx_off_2_d = 22'h0;\n"], ["hdl/library/common/ad_tdd_control.v@162:172", "  reg   [ 7:0]    tdd_tx_dp_delay_d = 8'h0;\n\n  reg   [21:0]    tdd_vco_rx_on_1_d = 22'h0;\n  reg   [21:0]    tdd_vco_rx_off_1_d = 22'h0;\n  reg   [21:0]    tdd_vco_tx_on_1_d = 22'h0;\n  reg   [21:0]    tdd_vco_tx_off_1_d = 22'h0;\n\n  reg   [21:0]    tdd_rx_on_1_d = 22'h0;\n  reg   [21:0]    tdd_rx_off_1_d = 22'h0;\n  reg   [21:0]    tdd_tx_on_1_d = 22'h0;\n  reg   [21:0]    tdd_tx_off_1_d = 22'h0;\n"], ["hdl/library/common/ad_tdd_control.v@179:189", "  reg   [21:0]    tdd_vco_tx_on_2_d = 22'h0;\n  reg   [21:0]    tdd_vco_tx_off_2_d = 22'h0;\n\n  reg   [21:0]    tdd_rx_on_2_d = 22'h0;\n  reg   [21:0]    tdd_rx_off_2_d = 22'h0;\n  reg   [21:0]    tdd_tx_on_2_d = 22'h0;\n  reg   [21:0]    tdd_tx_off_2_d = 22'h0;\n\n  reg   [21:0]    tdd_tx_dp_on_2_d = 22'h0;\n  reg   [21:0]    tdd_tx_dp_off_2_d = 22'h0;\n\n"], ["hdl/library/common/ad_tdd_control.v@161:171", "  reg             tdd_infinite_burst_d = 1'h0;\n  reg   [ 7:0]    tdd_tx_dp_delay_d = 8'h0;\n\n  reg   [21:0]    tdd_vco_rx_on_1_d = 22'h0;\n  reg   [21:0]    tdd_vco_rx_off_1_d = 22'h0;\n  reg   [21:0]    tdd_vco_tx_on_1_d = 22'h0;\n  reg   [21:0]    tdd_vco_tx_off_1_d = 22'h0;\n\n  reg   [21:0]    tdd_rx_on_1_d = 22'h0;\n  reg   [21:0]    tdd_rx_off_1_d = 22'h0;\n  reg   [21:0]    tdd_tx_on_1_d = 22'h0;\n"], ["hdl/library/common/ad_tdd_control.v@178:188", "  reg   [21:0]    tdd_vco_rx_off_2_d = 22'h0;\n  reg   [21:0]    tdd_vco_tx_on_2_d = 22'h0;\n  reg   [21:0]    tdd_vco_tx_off_2_d = 22'h0;\n\n  reg   [21:0]    tdd_rx_on_2_d = 22'h0;\n  reg   [21:0]    tdd_rx_off_2_d = 22'h0;\n  reg   [21:0]    tdd_tx_on_2_d = 22'h0;\n  reg   [21:0]    tdd_tx_off_2_d = 22'h0;\n\n  reg   [21:0]    tdd_tx_dp_on_2_d = 22'h0;\n  reg   [21:0]    tdd_tx_dp_off_2_d = 22'h0;\n"], ["hdl/library/common/ad_tdd_control.v@180:190", "  reg   [21:0]    tdd_vco_tx_off_2_d = 22'h0;\n\n  reg   [21:0]    tdd_rx_on_2_d = 22'h0;\n  reg   [21:0]    tdd_rx_off_2_d = 22'h0;\n  reg   [21:0]    tdd_tx_on_2_d = 22'h0;\n  reg   [21:0]    tdd_tx_off_2_d = 22'h0;\n\n  reg   [21:0]    tdd_tx_dp_on_2_d = 22'h0;\n  reg   [21:0]    tdd_tx_dp_off_2_d = 22'h0;\n\n  reg             tdd_tx_dp_en = 1'b0;\n"], ["hdl/library/common/ad_tdd_control.v@159:169", "  reg             tdd_burst_en_d = 1'h0;\n  reg   [ 5:0]    tdd_burst_count_d = 5'h0;\n  reg             tdd_infinite_burst_d = 1'h0;\n  reg   [ 7:0]    tdd_tx_dp_delay_d = 8'h0;\n\n  reg   [21:0]    tdd_vco_rx_on_1_d = 22'h0;\n  reg   [21:0]    tdd_vco_rx_off_1_d = 22'h0;\n  reg   [21:0]    tdd_vco_tx_on_1_d = 22'h0;\n  reg   [21:0]    tdd_vco_tx_off_1_d = 22'h0;\n\n  reg   [21:0]    tdd_rx_on_1_d = 22'h0;\n"], ["hdl/library/common/ad_tdd_control.v@160:170", "  reg   [ 5:0]    tdd_burst_count_d = 5'h0;\n  reg             tdd_infinite_burst_d = 1'h0;\n  reg   [ 7:0]    tdd_tx_dp_delay_d = 8'h0;\n\n  reg   [21:0]    tdd_vco_rx_on_1_d = 22'h0;\n  reg   [21:0]    tdd_vco_rx_off_1_d = 22'h0;\n  reg   [21:0]    tdd_vco_tx_on_1_d = 22'h0;\n  reg   [21:0]    tdd_vco_tx_off_1_d = 22'h0;\n\n  reg   [21:0]    tdd_rx_on_1_d = 22'h0;\n  reg   [21:0]    tdd_rx_off_1_d = 22'h0;\n"], ["hdl/library/common/ad_tdd_control.v@173:183", "\n  reg   [21:0]    tdd_tx_dp_on_1_d = 22'h0;\n  reg   [21:0]    tdd_tx_dp_off_1_d = 22'h0;\n\n  reg   [21:0]    tdd_vco_rx_on_2_d = 22'h0;\n  reg   [21:0]    tdd_vco_rx_off_2_d = 22'h0;\n  reg   [21:0]    tdd_vco_tx_on_2_d = 22'h0;\n  reg   [21:0]    tdd_vco_tx_off_2_d = 22'h0;\n\n  reg   [21:0]    tdd_rx_on_2_d = 22'h0;\n  reg   [21:0]    tdd_rx_off_2_d = 22'h0;\n"], ["hdl/library/common/ad_tdd_control.v@177:187", "  reg   [21:0]    tdd_vco_rx_on_2_d = 22'h0;\n  reg   [21:0]    tdd_vco_rx_off_2_d = 22'h0;\n  reg   [21:0]    tdd_vco_tx_on_2_d = 22'h0;\n  reg   [21:0]    tdd_vco_tx_off_2_d = 22'h0;\n\n  reg   [21:0]    tdd_rx_on_2_d = 22'h0;\n  reg   [21:0]    tdd_rx_off_2_d = 22'h0;\n  reg   [21:0]    tdd_tx_on_2_d = 22'h0;\n  reg   [21:0]    tdd_tx_off_2_d = 22'h0;\n\n  reg   [21:0]    tdd_tx_dp_on_2_d = 22'h0;\n"], ["hdl/library/common/ad_tdd_control.v@166:176", "  reg   [21:0]    tdd_vco_tx_on_1_d = 22'h0;\n  reg   [21:0]    tdd_vco_tx_off_1_d = 22'h0;\n\n  reg   [21:0]    tdd_rx_on_1_d = 22'h0;\n  reg   [21:0]    tdd_rx_off_1_d = 22'h0;\n  reg   [21:0]    tdd_tx_on_1_d = 22'h0;\n  reg   [21:0]    tdd_tx_off_1_d = 22'h0;\n\n  reg   [21:0]    tdd_tx_dp_on_1_d = 22'h0;\n  reg   [21:0]    tdd_tx_dp_off_1_d = 22'h0;\n\n"]], "Diff Content": {"Delete": [[174, "  reg   [21:0]    tdd_tx_dp_on_1_d = 22'h0;\n"]], "Add": []}}