\doxysection{stm32l4xx\+\_\+hal\+\_\+rcc.\+h}
\hypertarget{stm32l4xx__hal__rcc_8h_source}{}\label{stm32l4xx__hal__rcc_8h_source}\index{Drivers/STM32L4xx\_HAL\_Driver/Inc/stm32l4xx\_hal\_rcc.h@{Drivers/STM32L4xx\_HAL\_Driver/Inc/stm32l4xx\_hal\_rcc.h}}
\mbox{\hyperlink{stm32l4xx__hal__rcc_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ }
\DoxyCodeLine{00018\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00019\ \textcolor{preprocessor}{\#ifndef\ STM32L4xx\_HAL\_RCC\_H}}
\DoxyCodeLine{00020\ \textcolor{preprocessor}{\#define\ STM32L4xx\_HAL\_RCC\_H}}
\DoxyCodeLine{00021\ }
\DoxyCodeLine{00022\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00023\ \ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{00024\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00025\ }
\DoxyCodeLine{00026\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00027\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32l4xx__hal__def_8h}{stm32l4xx\_hal\_def.h}}"{}}}
\DoxyCodeLine{00028\ }
\DoxyCodeLine{00037\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00045\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00046\ \{}
\DoxyCodeLine{00047\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a6cbaf84f6566af15e6e4f97a339d5759}{PLLState}};\ \ \ }
\DoxyCodeLine{00050\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a72806832a179af8756b9330de7f7c6a8}{PLLSource}};\ \ }
\DoxyCodeLine{00053\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_af8ae37696b35fd358c1ec1f6391158a4}{PLLM}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00057\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a2482608639ebfffc51a41135c979369b}{PLLN}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00060\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLP\_SUPPORT)}}
\DoxyCodeLine{00061\ \ \ uint32\_t\ PLLP;\ \ \ \ \ \ \ }
\DoxyCodeLine{00063\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLP\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00064\ }
\DoxyCodeLine{00065\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a2b69dfec4b8ab52d649a71d141892691}{PLLQ}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00068\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a41208d1f84fc268f14fed2c825d07fbc}{PLLR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00073\ \}\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def}{RCC\_PLLInitTypeDef}};}
\DoxyCodeLine{00074\ }
\DoxyCodeLine{00078\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00079\ \{}
\DoxyCodeLine{00080\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_af9e7bc89cab81c1705d94c74c7a81088}{OscillatorType}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00083\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7e05d6eec98ed8cdaba00ca3d167ff72}{HSEState}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00086\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7c1294e9407e69e80fe034caf35fe7ea}{LSEState}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00089\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a39b62cae65fe7a251000354e5bba8cb6}{HSIState}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00092\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a9b2e48e452d0c334f2b9473216064560}{HSICalibrationValue}};\ \ }
\DoxyCodeLine{00098\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a955de90db8882fde02c4fb59c7c000f0}{LSIState}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00100\ \textcolor{preprocessor}{\#if\ defined(RCC\_CSR\_LSIPREDIV)}}
\DoxyCodeLine{00101\ }
\DoxyCodeLine{00102\ \ \ uint32\_t\ LSIDiv;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00104\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CSR\_LSIPREDIV\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00105\ }
\DoxyCodeLine{00106\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_ae195d3c855a814b931f7cf57e4fc3fe6}{MSIState}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00109\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a62152a6e80ade492afa6753ea2acc673}{MSICalibrationValue}};\ \ }
\DoxyCodeLine{00112\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_adaab402d37223348fcc96aeaf7643045}{MSIClockRange}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00115\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a8055a66f494074422f14b2b7def4cd2f}{HSI48State}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00118\ \ \ \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def}{RCC\_PLLInitTypeDef}}\ \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_af76de5ee86798f0c3a4c83c84dfa58be}{PLL}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00120\ \}\mbox{\hyperlink{struct_r_c_c___osc_init_type_def}{RCC\_OscInitTypeDef}};}
\DoxyCodeLine{00121\ }
\DoxyCodeLine{00125\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00126\ \{}
\DoxyCodeLine{00127\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a93a53676a1cfc5b55b8b990e7ff4dac5}{ClockType}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00130\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a4ceff1fdbf423e347c63052ca2c1d7e1}{SYSCLKSource}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00133\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_abd9bcaa8dcf4b816462ee2930ab3e993}{AHBCLKDivider}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00136\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a21ceb024102adc3c4dc7eb270cf02ebd}{APB1CLKDivider}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00139\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_aa75c110cd93855d49249f38da8cf94f7}{APB2CLKDivider}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00142\ \}\mbox{\hyperlink{struct_r_c_c___clk_init_type_def}{RCC\_ClkInitTypeDef}};}
\DoxyCodeLine{00143\ }
\DoxyCodeLine{00148\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00156\ \textcolor{preprocessor}{\#define\ RCC\_DBP\_TIMEOUT\_VALUE\ \ \ \ \ \ \ \ \ \ 2U\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ 2\ ms\ (minimum\ Tick\ +\ 1)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00157\ \textcolor{preprocessor}{\#define\ RCC\_LSE\_TIMEOUT\_VALUE\ \ \ \ \ \ \ \ \ \ LSE\_STARTUP\_TIMEOUT}}
\DoxyCodeLine{00165\ \textcolor{preprocessor}{\#define\ RCC\_OSCILLATORTYPE\_NONE\ \ \ \ \ \ \ \ 0x00000000U\ \ \ }}
\DoxyCodeLine{00166\ \textcolor{preprocessor}{\#define\ RCC\_OSCILLATORTYPE\_HSE\ \ \ \ \ \ \ \ \ 0x00000001U\ \ \ }}
\DoxyCodeLine{00167\ \textcolor{preprocessor}{\#define\ RCC\_OSCILLATORTYPE\_HSI\ \ \ \ \ \ \ \ \ 0x00000002U\ \ \ }}
\DoxyCodeLine{00168\ \textcolor{preprocessor}{\#define\ RCC\_OSCILLATORTYPE\_LSE\ \ \ \ \ \ \ \ \ 0x00000004U\ \ \ }}
\DoxyCodeLine{00169\ \textcolor{preprocessor}{\#define\ RCC\_OSCILLATORTYPE\_LSI\ \ \ \ \ \ \ \ \ 0x00000008U\ \ \ }}
\DoxyCodeLine{00170\ \textcolor{preprocessor}{\#define\ RCC\_OSCILLATORTYPE\_MSI\ \ \ \ \ \ \ \ \ 0x00000010U\ \ \ }}
\DoxyCodeLine{00171\ \textcolor{preprocessor}{\#if\ defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{00172\ \textcolor{preprocessor}{\#define\ RCC\_OSCILLATORTYPE\_HSI48\ \ \ \ \ \ \ 0x00000020U\ \ \ }}
\DoxyCodeLine{00173\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_HSI48\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00181\ \textcolor{preprocessor}{\#define\ RCC\_HSE\_OFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00182\ \textcolor{preprocessor}{\#define\ RCC\_HSE\_ON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSEON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00183\ \textcolor{preprocessor}{\#define\ RCC\_HSE\_BYPASS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CR\_HSEBYP\ |\ RCC\_CR\_HSEON)\ }}
\DoxyCodeLine{00191\ \textcolor{preprocessor}{\#define\ RCC\_LSE\_OFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00192\ \textcolor{preprocessor}{\#define\ RCC\_LSE\_ON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSEON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00193\ \textcolor{preprocessor}{\#define\ RCC\_LSE\_BYPASS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_BDCR\_LSEBYP\ |\ RCC\_BDCR\_LSEON)\ \ \ \ }}
\DoxyCodeLine{00194\ \textcolor{preprocessor}{\#if\ defined(RCC\_BDCR\_LSESYSDIS)}}
\DoxyCodeLine{00195\ \textcolor{preprocessor}{\#define\ RCC\_LSE\_ON\_RTC\_ONLY\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_BDCR\_LSESYSDIS\ |\ RCC\_BDCR\_LSEON)\ }}
\DoxyCodeLine{00196\ \textcolor{preprocessor}{\#define\ RCC\_LSE\_BYPASS\_RTC\_ONLY\ \ \ \ \ \ \ \ (RCC\_BDCR\_LSEBYP\ |\ RCC\_BDCR\_LSESYSDIS\ |\ RCC\_BDCR\_LSEON)\ }}
\DoxyCodeLine{00197\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_BDCR\_LSESYSDIS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00205\ \textcolor{preprocessor}{\#define\ RCC\_HSI\_OFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ }}
\DoxyCodeLine{00206\ \textcolor{preprocessor}{\#define\ RCC\_HSI\_ON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSION\ \ }}
\DoxyCodeLine{00208\ \textcolor{preprocessor}{\#if\ defined(RCC\_ICSCR\_HSITRIM\_6)}}
\DoxyCodeLine{00209\ \textcolor{preprocessor}{\#define\ RCC\_HSICALIBRATION\_DEFAULT\ \ \ \ \ 0x40U\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00210\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00211\ \textcolor{preprocessor}{\#define\ RCC\_HSICALIBRATION\_DEFAULT\ \ \ \ \ 0x10U\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00212\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_ICSCR\_HSITRIM\_6\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00220\ \textcolor{preprocessor}{\#define\ RCC\_LSI\_OFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ }}
\DoxyCodeLine{00221\ \textcolor{preprocessor}{\#define\ RCC\_LSI\_ON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_LSION\ }}
\DoxyCodeLine{00225\ \textcolor{preprocessor}{\#if\ defined(RCC\_CSR\_LSIPREDIV)}}
\DoxyCodeLine{00226\ }
\DoxyCodeLine{00230\ \textcolor{preprocessor}{\#define\ RCC\_LSI\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ }}
\DoxyCodeLine{00231\ \textcolor{preprocessor}{\#define\ RCC\_LSI\_DIV128\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_LSIPREDIV\ }}
\DoxyCodeLine{00235\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CSR\_LSIPREDIV\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00236\ }
\DoxyCodeLine{00240\ \textcolor{preprocessor}{\#define\ RCC\_MSI\_OFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ }}
\DoxyCodeLine{00241\ \textcolor{preprocessor}{\#define\ RCC\_MSI\_ON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_MSION\ \ }}
\DoxyCodeLine{00243\ \textcolor{preprocessor}{\#define\ RCC\_MSICALIBRATION\_DEFAULT\ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00248\ \textcolor{preprocessor}{\#if\ defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{00252\ \textcolor{preprocessor}{\#define\ RCC\_HSI48\_OFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ }}
\DoxyCodeLine{00253\ \textcolor{preprocessor}{\#define\ RCC\_HSI48\_ON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CRRCR\_HSI48ON\ }}
\DoxyCodeLine{00257\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00261\ \textcolor{preprocessor}{\#define\ RCC\_HSI48\_OFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ }}
\DoxyCodeLine{00265\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_HSI48\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00266\ }
\DoxyCodeLine{00270\ \textcolor{preprocessor}{\#define\ RCC\_PLL\_NONE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ }}
\DoxyCodeLine{00271\ \textcolor{preprocessor}{\#define\ RCC\_PLL\_OFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000001U\ \ \ }}
\DoxyCodeLine{00272\ \textcolor{preprocessor}{\#define\ RCC\_PLL\_ON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000002U\ \ \ }}
\DoxyCodeLine{00277\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLP\_SUPPORT)}}
\DoxyCodeLine{00281\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLP\_DIV\_2\_31\_SUPPORT)}}
\DoxyCodeLine{00282\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000002U\ \ \ }}
\DoxyCodeLine{00283\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000003U\ \ \ }}
\DoxyCodeLine{00284\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000004U\ \ \ }}
\DoxyCodeLine{00285\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000005U\ \ \ }}
\DoxyCodeLine{00286\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000006U\ \ \ }}
\DoxyCodeLine{00287\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000007U\ \ \ }}
\DoxyCodeLine{00288\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000008U\ \ \ }}
\DoxyCodeLine{00289\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000009U\ \ \ }}
\DoxyCodeLine{00290\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000000AU\ \ \ }}
\DoxyCodeLine{00291\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000000BU\ \ \ }}
\DoxyCodeLine{00292\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000000CU\ \ \ }}
\DoxyCodeLine{00293\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000000DU\ \ \ }}
\DoxyCodeLine{00294\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000000EU\ \ \ }}
\DoxyCodeLine{00295\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000000FU\ \ \ }}
\DoxyCodeLine{00296\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000010U\ \ \ }}
\DoxyCodeLine{00297\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV17\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000011U\ \ \ }}
\DoxyCodeLine{00298\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV18\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000012U\ \ \ }}
\DoxyCodeLine{00299\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV19\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000013U\ \ \ }}
\DoxyCodeLine{00300\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV20\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000014U\ \ \ }}
\DoxyCodeLine{00301\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV21\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000015U\ \ \ }}
\DoxyCodeLine{00302\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV22\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000016U\ \ \ }}
\DoxyCodeLine{00303\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV23\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000017U\ \ \ }}
\DoxyCodeLine{00304\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV24\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000018U\ \ \ }}
\DoxyCodeLine{00305\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV25\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000019U\ \ \ }}
\DoxyCodeLine{00306\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV26\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000001AU\ \ \ }}
\DoxyCodeLine{00307\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV27\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000001BU\ \ \ }}
\DoxyCodeLine{00308\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV28\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000001CU\ \ \ }}
\DoxyCodeLine{00309\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV29\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000001DU\ \ \ }}
\DoxyCodeLine{00310\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV30\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000001EU\ \ \ }}
\DoxyCodeLine{00311\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV31\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000001FU\ \ \ }}
\DoxyCodeLine{00312\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00313\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000007U\ \ \ }}
\DoxyCodeLine{00314\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV17\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000011U\ \ \ }}
\DoxyCodeLine{00315\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLP\_DIV\_2\_31\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00319\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLP\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00320\ }
\DoxyCodeLine{00324\ \textcolor{preprocessor}{\#define\ RCC\_PLLQ\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000002U\ \ \ }}
\DoxyCodeLine{00325\ \textcolor{preprocessor}{\#define\ RCC\_PLLQ\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000004U\ \ \ }}
\DoxyCodeLine{00326\ \textcolor{preprocessor}{\#define\ RCC\_PLLQ\_DIV6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000006U\ \ \ }}
\DoxyCodeLine{00327\ \textcolor{preprocessor}{\#define\ RCC\_PLLQ\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000008U\ \ \ }}
\DoxyCodeLine{00335\ \textcolor{preprocessor}{\#define\ RCC\_PLLR\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000002U\ \ \ }}
\DoxyCodeLine{00336\ \textcolor{preprocessor}{\#define\ RCC\_PLLR\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000004U\ \ \ }}
\DoxyCodeLine{00337\ \textcolor{preprocessor}{\#define\ RCC\_PLLR\_DIV6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000006U\ \ \ }}
\DoxyCodeLine{00338\ \textcolor{preprocessor}{\#define\ RCC\_PLLR\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000008U\ \ \ }}
\DoxyCodeLine{00346\ \textcolor{preprocessor}{\#define\ RCC\_PLLSOURCE\_NONE\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00347\ \textcolor{preprocessor}{\#define\ RCC\_PLLSOURCE\_MSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLSRC\_MSI\ \ }}
\DoxyCodeLine{00348\ \textcolor{preprocessor}{\#define\ RCC\_PLLSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLSRC\_HSI\ \ }}
\DoxyCodeLine{00349\ \textcolor{preprocessor}{\#define\ RCC\_PLLSOURCE\_HSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLSRC\_HSE\ \ }}
\DoxyCodeLine{00357\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI2\_SUPPORT)}}
\DoxyCodeLine{00358\ \textcolor{preprocessor}{\#define\ RCC\_PLL\_SAI3CLK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLPEN\ \ \ \ \ \ }}
\DoxyCodeLine{00359\ \textcolor{preprocessor}{\#elif\ defined(RCC\_PLLSAI1\_SUPPORT)}}
\DoxyCodeLine{00360\ \textcolor{preprocessor}{\#define\ RCC\_PLL\_SAI2CLK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLPEN\ \ \ \ \ \ }}
\DoxyCodeLine{00361\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI2\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00362\ \textcolor{preprocessor}{\#define\ RCC\_PLL\_48M1CLK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLQEN\ \ \ \ \ \ }}
\DoxyCodeLine{00363\ \textcolor{preprocessor}{\#define\ RCC\_PLL\_SYSCLK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLREN\ \ \ \ \ \ }}
\DoxyCodeLine{00367\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI1\_SUPPORT)}}
\DoxyCodeLine{00368\ }
\DoxyCodeLine{00372\ \textcolor{preprocessor}{\#define\ RCC\_PLLSAI1\_SAI1CLK\ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLSAI1CFGR\_PLLSAI1PEN\ }}
\DoxyCodeLine{00373\ \textcolor{preprocessor}{\#define\ RCC\_PLLSAI1\_48M2CLK\ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLSAI1CFGR\_PLLSAI1QEN\ }}
\DoxyCodeLine{00374\ \textcolor{preprocessor}{\#define\ RCC\_PLLSAI1\_ADC1CLK\ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLSAI1CFGR\_PLLSAI1REN\ }}
\DoxyCodeLine{00378\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI1\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00379\ }
\DoxyCodeLine{00380\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI2\_SUPPORT)}}
\DoxyCodeLine{00381\ }
\DoxyCodeLine{00385\ \textcolor{preprocessor}{\#define\ RCC\_PLLSAI2\_SAI2CLK\ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLSAI2CFGR\_PLLSAI2PEN\ }}
\DoxyCodeLine{00386\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI2Q\_DIV\_SUPPORT)}}
\DoxyCodeLine{00387\ \textcolor{preprocessor}{\#define\ RCC\_PLLSAI2\_DSICLK\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLSAI2CFGR\_PLLSAI2QEN\ }}
\DoxyCodeLine{00388\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI2Q\_DIV\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00389\ \textcolor{preprocessor}{\#if\ defined(STM32L471xx)\ ||\ defined(STM32L475xx)\ ||\ defined(STM32L476xx)\ ||\ defined(STM32L485xx)\ ||\ defined(STM32L486xx)\ ||\ defined(STM32L496xx)\ ||\ defined(STM32L4A6xx)}}
\DoxyCodeLine{00390\ \textcolor{preprocessor}{\#define\ RCC\_PLLSAI2\_ADC2CLK\ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLSAI2CFGR\_PLLSAI2REN\ }}
\DoxyCodeLine{00391\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00392\ \textcolor{preprocessor}{\#define\ RCC\_PLLSAI2\_LTDCCLK\ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLSAI2CFGR\_PLLSAI2REN\ }}
\DoxyCodeLine{00393\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32L471xx\ ||\ STM32L475xx\ ||\ STM32L476xx\ ||\ STM32L485xx\ ||\ STM32L486xx\ ||\ STM32L496xx\ ||\ STM32L4A6xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00398\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI2\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00399\ }
\DoxyCodeLine{00403\ \textcolor{preprocessor}{\#define\ RCC\_MSIRANGE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_MSIRANGE\_0\ \ }}
\DoxyCodeLine{00404\ \textcolor{preprocessor}{\#define\ RCC\_MSIRANGE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_MSIRANGE\_1\ \ }}
\DoxyCodeLine{00405\ \textcolor{preprocessor}{\#define\ RCC\_MSIRANGE\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_MSIRANGE\_2\ \ }}
\DoxyCodeLine{00406\ \textcolor{preprocessor}{\#define\ RCC\_MSIRANGE\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_MSIRANGE\_3\ \ }}
\DoxyCodeLine{00407\ \textcolor{preprocessor}{\#define\ RCC\_MSIRANGE\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_MSIRANGE\_4\ \ }}
\DoxyCodeLine{00408\ \textcolor{preprocessor}{\#define\ RCC\_MSIRANGE\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_MSIRANGE\_5\ \ }}
\DoxyCodeLine{00409\ \textcolor{preprocessor}{\#define\ RCC\_MSIRANGE\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_MSIRANGE\_6\ \ }}
\DoxyCodeLine{00410\ \textcolor{preprocessor}{\#define\ RCC\_MSIRANGE\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_MSIRANGE\_7\ \ }}
\DoxyCodeLine{00411\ \textcolor{preprocessor}{\#define\ RCC\_MSIRANGE\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_MSIRANGE\_8\ \ }}
\DoxyCodeLine{00412\ \textcolor{preprocessor}{\#define\ RCC\_MSIRANGE\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_MSIRANGE\_9\ \ }}
\DoxyCodeLine{00413\ \textcolor{preprocessor}{\#define\ RCC\_MSIRANGE\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_MSIRANGE\_10\ }}
\DoxyCodeLine{00414\ \textcolor{preprocessor}{\#define\ RCC\_MSIRANGE\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_MSIRANGE\_11\ }}
\DoxyCodeLine{00422\ \textcolor{preprocessor}{\#define\ RCC\_CLOCKTYPE\_SYSCLK\ \ \ \ \ \ \ \ \ \ \ 0x00000001U\ \ \ }}
\DoxyCodeLine{00423\ \textcolor{preprocessor}{\#define\ RCC\_CLOCKTYPE\_HCLK\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000002U\ \ \ }}
\DoxyCodeLine{00424\ \textcolor{preprocessor}{\#define\ RCC\_CLOCKTYPE\_PCLK1\ \ \ \ \ \ \ \ \ \ \ \ 0x00000004U\ \ \ }}
\DoxyCodeLine{00425\ \textcolor{preprocessor}{\#define\ RCC\_CLOCKTYPE\_PCLK2\ \ \ \ \ \ \ \ \ \ \ \ 0x00000008U\ \ \ }}
\DoxyCodeLine{00433\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLKSOURCE\_MSI\ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_SW\_MSI\ \ \ \ }}
\DoxyCodeLine{00434\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_SW\_HSI\ \ \ \ }}
\DoxyCodeLine{00435\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLKSOURCE\_HSE\ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_SW\_HSE\ \ \ \ }}
\DoxyCodeLine{00436\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLKSOURCE\_PLLCLK\ \ \ \ \ \ \ \ RCC\_CFGR\_SW\_PLL\ \ \ \ }}
\DoxyCodeLine{00444\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLKSOURCE\_STATUS\_MSI\ \ \ \ RCC\_CFGR\_SWS\_MSI\ \ \ }}
\DoxyCodeLine{00445\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLKSOURCE\_STATUS\_HSI\ \ \ \ RCC\_CFGR\_SWS\_HSI\ \ \ }}
\DoxyCodeLine{00446\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLKSOURCE\_STATUS\_HSE\ \ \ \ RCC\_CFGR\_SWS\_HSE\ \ \ }}
\DoxyCodeLine{00447\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLKSOURCE\_STATUS\_PLLCLK\ RCC\_CFGR\_SWS\_PLL\ \ \ }}
\DoxyCodeLine{00455\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV1\ \ \ }}
\DoxyCodeLine{00456\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV2\ \ \ }}
\DoxyCodeLine{00457\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV4\ \ \ }}
\DoxyCodeLine{00458\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV8\ \ \ }}
\DoxyCodeLine{00459\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV16\ \ }}
\DoxyCodeLine{00460\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV64\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV64\ \ }}
\DoxyCodeLine{00461\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV128\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV128\ }}
\DoxyCodeLine{00462\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV256\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV256\ }}
\DoxyCodeLine{00463\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV512\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV512\ }}
\DoxyCodeLine{00471\ \textcolor{preprocessor}{\#define\ RCC\_HCLK\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE1\_DIV1\ \ }}
\DoxyCodeLine{00472\ \textcolor{preprocessor}{\#define\ RCC\_HCLK\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE1\_DIV2\ \ }}
\DoxyCodeLine{00473\ \textcolor{preprocessor}{\#define\ RCC\_HCLK\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE1\_DIV4\ \ }}
\DoxyCodeLine{00474\ \textcolor{preprocessor}{\#define\ RCC\_HCLK\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE1\_DIV8\ \ }}
\DoxyCodeLine{00475\ \textcolor{preprocessor}{\#define\ RCC\_HCLK\_DIV16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE1\_DIV16\ }}
\DoxyCodeLine{00483\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_NONE\ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00484\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_LSE\ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_RTCSEL\_0\ \ \ \ }}
\DoxyCodeLine{00485\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_LSI\ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_RTCSEL\_1\ \ \ \ }}
\DoxyCodeLine{00486\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV32\ \ \ \ \ RCC\_BDCR\_RTCSEL\ \ \ \ \ \ }}
\DoxyCodeLine{00494\ \textcolor{preprocessor}{\#define\ RCC\_MCO1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00495\ \textcolor{preprocessor}{\#define\ RCC\_MCO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_MCO1\ \ \ \ \ \ }}
\DoxyCodeLine{00503\ \textcolor{preprocessor}{\#define\ RCC\_MCO1SOURCE\_NOCLOCK\ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00504\ \textcolor{preprocessor}{\#define\ RCC\_MCO1SOURCE\_SYSCLK\ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCOSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00505\ \textcolor{preprocessor}{\#define\ RCC\_MCO1SOURCE\_MSI\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCOSEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00506\ \textcolor{preprocessor}{\#define\ RCC\_MCO1SOURCE\_HSI\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_MCOSEL\_0|\ RCC\_CFGR\_MCOSEL\_1)\ }}
\DoxyCodeLine{00507\ \textcolor{preprocessor}{\#define\ RCC\_MCO1SOURCE\_HSE\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCOSEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00508\ \textcolor{preprocessor}{\#define\ RCC\_MCO1SOURCE\_PLLCLK\ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_MCOSEL\_0|RCC\_CFGR\_MCOSEL\_2)\ \ }}
\DoxyCodeLine{00509\ \textcolor{preprocessor}{\#define\ RCC\_MCO1SOURCE\_LSI\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_MCOSEL\_1|RCC\_CFGR\_MCOSEL\_2)\ \ }}
\DoxyCodeLine{00510\ \textcolor{preprocessor}{\#define\ RCC\_MCO1SOURCE\_LSE\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_MCOSEL\_0|RCC\_CFGR\_MCOSEL\_1|RCC\_CFGR\_MCOSEL\_2)\ }}
\DoxyCodeLine{00511\ \textcolor{preprocessor}{\#if\ defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{00512\ \textcolor{preprocessor}{\#define\ RCC\_MCO1SOURCE\_HSI48\ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCOSEL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00513\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_HSI48\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00521\ \textcolor{preprocessor}{\#define\ RCC\_MCODIV\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCOPRE\_DIV1\ \ \ \ \ }}
\DoxyCodeLine{00522\ \textcolor{preprocessor}{\#define\ RCC\_MCODIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCOPRE\_DIV2\ \ \ \ \ }}
\DoxyCodeLine{00523\ \textcolor{preprocessor}{\#define\ RCC\_MCODIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCOPRE\_DIV4\ \ \ \ \ }}
\DoxyCodeLine{00524\ \textcolor{preprocessor}{\#define\ RCC\_MCODIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCOPRE\_DIV8\ \ \ \ \ }}
\DoxyCodeLine{00525\ \textcolor{preprocessor}{\#define\ RCC\_MCODIV\_16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCOPRE\_DIV16\ \ \ \ }}
\DoxyCodeLine{00533\ \textcolor{preprocessor}{\#define\ RCC\_IT\_LSIRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_LSIRDYF\ \ \ \ \ \ }}
\DoxyCodeLine{00534\ \textcolor{preprocessor}{\#define\ RCC\_IT\_LSERDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_LSERDYF\ \ \ \ \ \ }}
\DoxyCodeLine{00535\ \textcolor{preprocessor}{\#define\ RCC\_IT\_MSIRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_MSIRDYF\ \ \ \ \ \ }}
\DoxyCodeLine{00536\ \textcolor{preprocessor}{\#define\ RCC\_IT\_HSIRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_HSIRDYF\ \ \ \ \ \ }}
\DoxyCodeLine{00537\ \textcolor{preprocessor}{\#define\ RCC\_IT\_HSERDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_HSERDYF\ \ \ \ \ \ }}
\DoxyCodeLine{00538\ \textcolor{preprocessor}{\#define\ RCC\_IT\_PLLRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_PLLRDYF\ \ \ \ \ \ }}
\DoxyCodeLine{00539\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI1\_SUPPORT)}}
\DoxyCodeLine{00540\ \textcolor{preprocessor}{\#define\ RCC\_IT\_PLLSAI1RDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_PLLSAI1RDYF\ \ }}
\DoxyCodeLine{00541\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI1\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00542\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI2\_SUPPORT)}}
\DoxyCodeLine{00543\ \textcolor{preprocessor}{\#define\ RCC\_IT\_PLLSAI2RDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_PLLSAI2RDYF\ \ }}
\DoxyCodeLine{00544\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI2\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00545\ \textcolor{preprocessor}{\#define\ RCC\_IT\_CSS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_CSSF\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00546\ \textcolor{preprocessor}{\#define\ RCC\_IT\_LSECSS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_LSECSSF\ \ \ \ \ }}
\DoxyCodeLine{00547\ \textcolor{preprocessor}{\#if\ defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{00548\ \textcolor{preprocessor}{\#define\ RCC\_IT\_HSI48RDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_HSI48RDYF\ \ \ }}
\DoxyCodeLine{00549\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_HSI48\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00564\ \textcolor{comment}{/*\ Flags\ in\ the\ CR\ register\ */}}
\DoxyCodeLine{00565\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_MSIRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CR\_REG\_INDEX\ <<\ 5U)\ |\ RCC\_CR\_MSIRDY\_Pos)\ }}
\DoxyCodeLine{00566\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_HSIRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CR\_REG\_INDEX\ <<\ 5U)\ |\ RCC\_CR\_HSIRDY\_Pos)\ }}
\DoxyCodeLine{00567\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_HSERDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CR\_REG\_INDEX\ <<\ 5U)\ |\ RCC\_CR\_HSERDY\_Pos)\ }}
\DoxyCodeLine{00568\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_PLLRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CR\_REG\_INDEX\ <<\ 5U)\ |\ RCC\_CR\_PLLRDY\_Pos)\ }}
\DoxyCodeLine{00569\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI1\_SUPPORT)}}
\DoxyCodeLine{00570\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_PLLSAI1RDY\ \ \ \ \ \ \ \ \ \ \ \ ((CR\_REG\_INDEX\ <<\ 5U)\ |\ RCC\_CR\_PLLSAI1RDY\_Pos)\ }}
\DoxyCodeLine{00571\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI1\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00572\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI2\_SUPPORT)}}
\DoxyCodeLine{00573\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_PLLSAI2RDY\ \ \ \ \ \ \ \ \ \ \ \ ((CR\_REG\_INDEX\ <<\ 5U)\ |\ RCC\_CR\_PLLSAI2RDY\_Pos)\ }}
\DoxyCodeLine{00574\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI2\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00575\ }
\DoxyCodeLine{00576\ \textcolor{comment}{/*\ Flags\ in\ the\ BDCR\ register\ */}}
\DoxyCodeLine{00577\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_LSERDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BDCR\_REG\_INDEX\ <<\ 5U)\ |\ RCC\_BDCR\_LSERDY\_Pos)\ \ }}
\DoxyCodeLine{00578\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_LSECSSD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BDCR\_REG\_INDEX\ <<\ 5U)\ |\ RCC\_BDCR\_LSECSSD\_Pos)\ }}
\DoxyCodeLine{00580\ \textcolor{comment}{/*\ Flags\ in\ the\ CSR\ register\ */}}
\DoxyCodeLine{00581\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_LSIRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CSR\_REG\_INDEX\ <<\ 5U)\ |\ RCC\_CSR\_LSIRDY\_Pos)\ \ \ \ }}
\DoxyCodeLine{00582\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_FWRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CSR\_REG\_INDEX\ <<\ 5U)\ |\ RCC\_CSR\_FWRSTF\_Pos)\ \ \ \ }}
\DoxyCodeLine{00583\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_OBLRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CSR\_REG\_INDEX\ <<\ 5U)\ |\ RCC\_CSR\_OBLRSTF\_Pos)\ \ \ }}
\DoxyCodeLine{00584\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_PINRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CSR\_REG\_INDEX\ <<\ 5U)\ |\ RCC\_CSR\_PINRSTF\_Pos)\ \ \ }}
\DoxyCodeLine{00585\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_BORRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CSR\_REG\_INDEX\ <<\ 5U)\ |\ RCC\_CSR\_BORRSTF\_Pos)\ \ \ }}
\DoxyCodeLine{00586\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_SFTRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CSR\_REG\_INDEX\ <<\ 5U)\ |\ RCC\_CSR\_SFTRSTF\_Pos)\ \ \ }}
\DoxyCodeLine{00587\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_IWDGRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CSR\_REG\_INDEX\ <<\ 5U)\ |\ RCC\_CSR\_IWDGRSTF\_Pos)\ \ }}
\DoxyCodeLine{00588\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_WWDGRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CSR\_REG\_INDEX\ <<\ 5U)\ |\ RCC\_CSR\_WWDGRSTF\_Pos)\ \ }}
\DoxyCodeLine{00589\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_LPWRRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CSR\_REG\_INDEX\ <<\ 5U)\ |\ RCC\_CSR\_LPWRRSTF\_Pos)\ \ }}
\DoxyCodeLine{00591\ \textcolor{preprocessor}{\#if\ defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{00592\ \textcolor{comment}{/*\ Flags\ in\ the\ CRRCR\ register\ */}}
\DoxyCodeLine{00593\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_HSI48RDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CRRCR\_REG\_INDEX\ <<\ 5U)\ |\ RCC\_CRRCR\_HSI48RDY\_Pos)\ }}
\DoxyCodeLine{00594\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_HSI48\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00602\ \textcolor{preprocessor}{\#define\ RCC\_LSEDRIVE\_LOW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00603\ \textcolor{preprocessor}{\#define\ RCC\_LSEDRIVE\_MEDIUMLOW\ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSEDRV\_0\ \ \ }}
\DoxyCodeLine{00604\ \textcolor{preprocessor}{\#define\ RCC\_LSEDRIVE\_MEDIUMHIGH\ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSEDRV\_1\ \ \ }}
\DoxyCodeLine{00605\ \textcolor{preprocessor}{\#define\ RCC\_LSEDRIVE\_HIGH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSEDRV\ \ \ \ \ }}
\DoxyCodeLine{00613\ \textcolor{preprocessor}{\#define\ RCC\_STOP\_WAKEUPCLOCK\_MSI\ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00614\ \textcolor{preprocessor}{\#define\ RCC\_STOP\_WAKEUPCLOCK\_HSI\ \ \ \ \ \ \ RCC\_CFGR\_STOPWUCK\ \ \ \ \ }}
\DoxyCodeLine{00623\ \textcolor{comment}{/*\ Exported\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00624\ }
\DoxyCodeLine{00637\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA1\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00638\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00639\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_DMA1EN);\ \(\backslash\)}}
\DoxyCodeLine{00640\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00641\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_DMA1EN);\ \(\backslash\)}}
\DoxyCodeLine{00642\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00643\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00644\ }
\DoxyCodeLine{00645\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00646\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00647\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_DMA2EN);\ \(\backslash\)}}
\DoxyCodeLine{00648\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00649\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_DMA2EN);\ \(\backslash\)}}
\DoxyCodeLine{00650\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00651\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00652\ }
\DoxyCodeLine{00653\ \textcolor{preprocessor}{\#if\ defined(DMAMUX1)}}
\DoxyCodeLine{00654\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMAMUX1\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00655\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00656\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_DMAMUX1EN);\ \(\backslash\)}}
\DoxyCodeLine{00657\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00658\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_DMAMUX1EN);\ \(\backslash\)}}
\DoxyCodeLine{00659\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00660\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00661\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DMAMUX1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00662\ }
\DoxyCodeLine{00663\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLASH\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00664\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00665\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_FLASHEN);\ \(\backslash\)}}
\DoxyCodeLine{00666\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00667\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_FLASHEN);\ \(\backslash\)}}
\DoxyCodeLine{00668\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00669\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00670\ }
\DoxyCodeLine{00671\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00672\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00673\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_CRCEN);\ \(\backslash\)}}
\DoxyCodeLine{00674\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00675\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_CRCEN);\ \(\backslash\)}}
\DoxyCodeLine{00676\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00677\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00678\ }
\DoxyCodeLine{00679\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TSC\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00680\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00681\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_TSCEN);\ \(\backslash\)}}
\DoxyCodeLine{00682\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00683\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_TSCEN);\ \(\backslash\)}}
\DoxyCodeLine{00684\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00685\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00686\ }
\DoxyCodeLine{00687\ \textcolor{preprocessor}{\#if\ defined(DMA2D)}}
\DoxyCodeLine{00688\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2D\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00689\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00690\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_DMA2DEN);\ \(\backslash\)}}
\DoxyCodeLine{00691\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00692\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_DMA2DEN);\ \(\backslash\)}}
\DoxyCodeLine{00693\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00694\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00695\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DMA2D\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00696\ }
\DoxyCodeLine{00697\ \textcolor{preprocessor}{\#if\ defined(GFXMMU)}}
\DoxyCodeLine{00698\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GFXMMU\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00699\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00700\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GFXMMUEN);\ \(\backslash\)}}
\DoxyCodeLine{00701\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00702\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GFXMMUEN);\ \(\backslash\)}}
\DoxyCodeLine{00703\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00704\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00705\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GFXMMU\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00706\ }
\DoxyCodeLine{00707\ }
\DoxyCodeLine{00708\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_DMA1EN)}}
\DoxyCodeLine{00709\ }
\DoxyCodeLine{00710\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_DMA2EN)}}
\DoxyCodeLine{00711\ }
\DoxyCodeLine{00712\ \textcolor{preprocessor}{\#if\ defined(DMAMUX1)}}
\DoxyCodeLine{00713\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMAMUX1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_DMAMUX1EN)}}
\DoxyCodeLine{00714\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DMAMUX1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00715\ }
\DoxyCodeLine{00716\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLASH\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_FLASHEN)}}
\DoxyCodeLine{00717\ }
\DoxyCodeLine{00718\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_CRCEN)}}
\DoxyCodeLine{00719\ }
\DoxyCodeLine{00720\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TSC\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_TSCEN)}}
\DoxyCodeLine{00721\ }
\DoxyCodeLine{00722\ \textcolor{preprocessor}{\#if\ defined(DMA2D)}}
\DoxyCodeLine{00723\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2D\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_DMA2DEN)}}
\DoxyCodeLine{00724\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DMA2D\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00725\ }
\DoxyCodeLine{00726\ \textcolor{preprocessor}{\#if\ defined(GFXMMU)}}
\DoxyCodeLine{00727\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GFXMMU\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GFXMMUEN)}}
\DoxyCodeLine{00728\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GFXMMU\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00729\ }
\DoxyCodeLine{00742\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00743\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00744\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOAEN);\ \(\backslash\)}}
\DoxyCodeLine{00745\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00746\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOAEN);\ \(\backslash\)}}
\DoxyCodeLine{00747\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00748\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00749\ }
\DoxyCodeLine{00750\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00751\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00752\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOBEN);\ \(\backslash\)}}
\DoxyCodeLine{00753\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00754\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOBEN);\ \(\backslash\)}}
\DoxyCodeLine{00755\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00756\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00757\ }
\DoxyCodeLine{00758\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00759\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00760\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOCEN);\ \(\backslash\)}}
\DoxyCodeLine{00761\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00762\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOCEN);\ \(\backslash\)}}
\DoxyCodeLine{00763\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00764\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00765\ }
\DoxyCodeLine{00766\ \textcolor{preprocessor}{\#if\ defined(GPIOD)}}
\DoxyCodeLine{00767\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00768\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00769\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIODEN);\ \(\backslash\)}}
\DoxyCodeLine{00770\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00771\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIODEN);\ \(\backslash\)}}
\DoxyCodeLine{00772\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00773\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00774\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOD\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00775\ }
\DoxyCodeLine{00776\ \textcolor{preprocessor}{\#if\ defined(GPIOE)}}
\DoxyCodeLine{00777\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00778\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00779\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOEEN);\ \(\backslash\)}}
\DoxyCodeLine{00780\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00781\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOEEN);\ \(\backslash\)}}
\DoxyCodeLine{00782\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00783\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00784\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00785\ }
\DoxyCodeLine{00786\ \textcolor{preprocessor}{\#if\ defined(GPIOF)}}
\DoxyCodeLine{00787\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00788\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00789\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOFEN);\ \(\backslash\)}}
\DoxyCodeLine{00790\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00791\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOFEN);\ \(\backslash\)}}
\DoxyCodeLine{00792\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00793\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00794\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOF\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00795\ }
\DoxyCodeLine{00796\ \textcolor{preprocessor}{\#if\ defined(GPIOG)}}
\DoxyCodeLine{00797\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00798\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00799\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOGEN);\ \(\backslash\)}}
\DoxyCodeLine{00800\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00801\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOGEN);\ \(\backslash\)}}
\DoxyCodeLine{00802\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00803\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00804\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOG\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00805\ }
\DoxyCodeLine{00806\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOH\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00807\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00808\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOHEN);\ \(\backslash\)}}
\DoxyCodeLine{00809\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00810\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOHEN);\ \(\backslash\)}}
\DoxyCodeLine{00811\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00812\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00813\ }
\DoxyCodeLine{00814\ \textcolor{preprocessor}{\#if\ defined(GPIOI)}}
\DoxyCodeLine{00815\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOI\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00816\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00817\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOIEN);\ \(\backslash\)}}
\DoxyCodeLine{00818\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00819\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOIEN);\ \(\backslash\)}}
\DoxyCodeLine{00820\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00821\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00822\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00823\ }
\DoxyCodeLine{00824\ \textcolor{preprocessor}{\#if\ defined(USB\_OTG\_FS)}}
\DoxyCodeLine{00825\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_ENABLE()\ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00826\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00827\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_OTGFSEN);\ \(\backslash\)}}
\DoxyCodeLine{00828\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00829\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_OTGFSEN);\ \(\backslash\)}}
\DoxyCodeLine{00830\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00831\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00832\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USB\_OTG\_FS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00833\ }
\DoxyCodeLine{00834\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00835\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00836\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_ADCEN);\ \(\backslash\)}}
\DoxyCodeLine{00837\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00838\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_ADCEN);\ \(\backslash\)}}
\DoxyCodeLine{00839\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00840\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00841\ }
\DoxyCodeLine{00842\ \textcolor{preprocessor}{\#if\ defined(DCMI)}}
\DoxyCodeLine{00843\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00844\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00845\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_DCMIEN);\ \(\backslash\)}}
\DoxyCodeLine{00846\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00847\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_DCMIEN);\ \(\backslash\)}}
\DoxyCodeLine{00848\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00849\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00850\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DCMI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00851\ }
\DoxyCodeLine{00852\ \textcolor{preprocessor}{\#if\ defined(PKA)}}
\DoxyCodeLine{00853\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PKA\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00854\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00855\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_PKAEN);\ \(\backslash\)}}
\DoxyCodeLine{00856\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00857\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_PKAEN);\ \(\backslash\)}}
\DoxyCodeLine{00858\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00859\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00860\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PKA\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00861\ }
\DoxyCodeLine{00862\ \textcolor{preprocessor}{\#if\ defined(AES)}}
\DoxyCodeLine{00863\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AES\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00864\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00865\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_AESEN);\ \(\backslash\)}}
\DoxyCodeLine{00866\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00867\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_AESEN);\ \(\backslash\)}}
\DoxyCodeLine{00868\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00869\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00870\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ AES\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00871\ }
\DoxyCodeLine{00872\ \textcolor{preprocessor}{\#if\ defined(HASH)}}
\DoxyCodeLine{00873\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HASH\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00874\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00875\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_HASHEN);\ \(\backslash\)}}
\DoxyCodeLine{00876\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00877\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_HASHEN);\ \(\backslash\)}}
\DoxyCodeLine{00878\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00879\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00880\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HASH\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00881\ }
\DoxyCodeLine{00882\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00883\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00884\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_RNGEN);\ \(\backslash\)}}
\DoxyCodeLine{00885\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00886\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_RNGEN);\ \(\backslash\)}}
\DoxyCodeLine{00887\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00888\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00889\ }
\DoxyCodeLine{00890\ \textcolor{preprocessor}{\#if\ defined(OCTOSPIM)}}
\DoxyCodeLine{00891\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OSPIM\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00892\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00893\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_OSPIMEN);\ \(\backslash\)}}
\DoxyCodeLine{00894\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00895\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_OSPIMEN);\ \(\backslash\)}}
\DoxyCodeLine{00896\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00897\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00898\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ OCTOSPIM\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00899\ }
\DoxyCodeLine{00900\ \textcolor{preprocessor}{\#if\ defined(SDMMC1)\ \&\&\ defined(RCC\_AHB2ENR\_SDMMC1EN)}}
\DoxyCodeLine{00901\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDMMC1\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00902\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00903\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_SDMMC1EN);\ \(\backslash\)}}
\DoxyCodeLine{00904\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00905\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_SDMMC1EN);\ \(\backslash\)}}
\DoxyCodeLine{00906\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00907\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00908\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SDMMC1\ \&\&\ RCC\_AHB2ENR\_SDMMC1EN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00909\ }
\DoxyCodeLine{00910\ \textcolor{preprocessor}{\#if\ defined(SDMMC2)}}
\DoxyCodeLine{00911\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDMMC2\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00912\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00913\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_SDMMC2EN);\ \(\backslash\)}}
\DoxyCodeLine{00914\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00915\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_SDMMC2EN);\ \(\backslash\)}}
\DoxyCodeLine{00916\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00917\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00918\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SDMMC2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00919\ }
\DoxyCodeLine{00920\ }
\DoxyCodeLine{00921\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOAEN)}}
\DoxyCodeLine{00922\ }
\DoxyCodeLine{00923\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOBEN)}}
\DoxyCodeLine{00924\ }
\DoxyCodeLine{00925\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOCEN)}}
\DoxyCodeLine{00926\ }
\DoxyCodeLine{00927\ \textcolor{preprocessor}{\#if\ defined(GPIOD)}}
\DoxyCodeLine{00928\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIODEN)}}
\DoxyCodeLine{00929\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOD\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00930\ }
\DoxyCodeLine{00931\ \textcolor{preprocessor}{\#if\ defined(GPIOE)}}
\DoxyCodeLine{00932\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOEEN)}}
\DoxyCodeLine{00933\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00934\ }
\DoxyCodeLine{00935\ \textcolor{preprocessor}{\#if\ defined(GPIOF)}}
\DoxyCodeLine{00936\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOFEN)}}
\DoxyCodeLine{00937\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOF\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00938\ }
\DoxyCodeLine{00939\ \textcolor{preprocessor}{\#if\ defined(GPIOG)}}
\DoxyCodeLine{00940\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOGEN)}}
\DoxyCodeLine{00941\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOG\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00942\ }
\DoxyCodeLine{00943\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOH\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOHEN)}}
\DoxyCodeLine{00944\ }
\DoxyCodeLine{00945\ \textcolor{preprocessor}{\#if\ defined(GPIOI)}}
\DoxyCodeLine{00946\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOI\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOIEN)}}
\DoxyCodeLine{00947\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00948\ }
\DoxyCodeLine{00949\ \textcolor{preprocessor}{\#if\ defined(USB\_OTG\_FS)}}
\DoxyCodeLine{00950\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_OTGFSEN);}}
\DoxyCodeLine{00951\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USB\_OTG\_FS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00952\ }
\DoxyCodeLine{00953\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_ADCEN)}}
\DoxyCodeLine{00954\ }
\DoxyCodeLine{00955\ \textcolor{preprocessor}{\#if\ defined(DCMI)}}
\DoxyCodeLine{00956\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_DCMIEN)}}
\DoxyCodeLine{00957\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DCMI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00958\ }
\DoxyCodeLine{00959\ \textcolor{preprocessor}{\#if\ defined(PKA)}}
\DoxyCodeLine{00960\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PKA\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_PKAEN)}}
\DoxyCodeLine{00961\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PKA\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00962\ }
\DoxyCodeLine{00963\ \textcolor{preprocessor}{\#if\ defined(AES)}}
\DoxyCodeLine{00964\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AES\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_AESEN);}}
\DoxyCodeLine{00965\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ AES\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00966\ }
\DoxyCodeLine{00967\ \textcolor{preprocessor}{\#if\ defined(HASH)}}
\DoxyCodeLine{00968\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HASH\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_HASHEN)}}
\DoxyCodeLine{00969\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HASH\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00970\ }
\DoxyCodeLine{00971\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_RNGEN)}}
\DoxyCodeLine{00972\ }
\DoxyCodeLine{00973\ \textcolor{preprocessor}{\#if\ defined(OCTOSPIM)}}
\DoxyCodeLine{00974\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OSPIM\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_OSPIMEN)}}
\DoxyCodeLine{00975\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ OCTOSPIM\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00976\ }
\DoxyCodeLine{00977\ \textcolor{preprocessor}{\#if\ defined(SDMMC1)\ \&\&\ defined(RCC\_AHB2ENR\_SDMMC1EN)}}
\DoxyCodeLine{00978\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDMMC1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_SDMMC1EN)}}
\DoxyCodeLine{00979\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SDMMC1\ \&\&\ RCC\_AHB2ENR\_SDMMC1EN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00980\ }
\DoxyCodeLine{00981\ \textcolor{preprocessor}{\#if\ defined(SDMMC2)}}
\DoxyCodeLine{00982\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDMMC2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_SDMMC2EN)}}
\DoxyCodeLine{00983\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SDMMC2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00984\ }
\DoxyCodeLine{00997\ \textcolor{preprocessor}{\#if\ defined(FMC\_BANK1)}}
\DoxyCodeLine{00998\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMC\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00999\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01000\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_FMCEN);\ \(\backslash\)}}
\DoxyCodeLine{01001\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01002\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_FMCEN);\ \(\backslash\)}}
\DoxyCodeLine{01003\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01004\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01005\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_BANK1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01006\ }
\DoxyCodeLine{01007\ \textcolor{preprocessor}{\#if\ defined(QUADSPI)}}
\DoxyCodeLine{01008\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01009\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01010\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_QSPIEN);\ \(\backslash\)}}
\DoxyCodeLine{01011\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01012\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_QSPIEN);\ \(\backslash\)}}
\DoxyCodeLine{01013\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01014\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01015\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ QUADSPI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01016\ }
\DoxyCodeLine{01017\ \textcolor{preprocessor}{\#if\ defined(OCTOSPI1)}}
\DoxyCodeLine{01018\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OSPI1\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01019\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01020\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_OSPI1EN);\ \(\backslash\)}}
\DoxyCodeLine{01021\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01022\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_OSPI1EN);\ \(\backslash\)}}
\DoxyCodeLine{01023\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01024\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01025\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ OCTOSPI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01026\ }
\DoxyCodeLine{01027\ \textcolor{preprocessor}{\#if\ defined(OCTOSPI2)}}
\DoxyCodeLine{01028\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OSPI2\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01029\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01030\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_OSPI2EN);\ \(\backslash\)}}
\DoxyCodeLine{01031\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01032\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_OSPI2EN);\ \(\backslash\)}}
\DoxyCodeLine{01033\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01034\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01035\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ OCTOSPI2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01036\ }
\DoxyCodeLine{01037\ \textcolor{preprocessor}{\#if\ defined(FMC\_BANK1)}}
\DoxyCodeLine{01038\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMC\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_FMCEN)}}
\DoxyCodeLine{01039\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_BANK1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01040\ }
\DoxyCodeLine{01041\ \textcolor{preprocessor}{\#if\ defined(QUADSPI)}}
\DoxyCodeLine{01042\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_QSPIEN)}}
\DoxyCodeLine{01043\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ QUADSPI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01044\ }
\DoxyCodeLine{01045\ \textcolor{preprocessor}{\#if\ defined(OCTOSPI1)}}
\DoxyCodeLine{01046\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OSPI1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_OSPI1EN)}}
\DoxyCodeLine{01047\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ OCTOSPI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01048\ }
\DoxyCodeLine{01049\ \textcolor{preprocessor}{\#if\ defined(OCTOSPI2)}}
\DoxyCodeLine{01050\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OSPI2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_OSPI2EN)}}
\DoxyCodeLine{01051\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ OCTOSPI2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01052\ }
\DoxyCodeLine{01065\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01066\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01067\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_TIM2EN);\ \(\backslash\)}}
\DoxyCodeLine{01068\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01069\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_TIM2EN);\ \(\backslash\)}}
\DoxyCodeLine{01070\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01071\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01072\ }
\DoxyCodeLine{01073\ \textcolor{preprocessor}{\#if\ defined(TIM3)}}
\DoxyCodeLine{01074\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01075\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01076\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_TIM3EN);\ \(\backslash\)}}
\DoxyCodeLine{01077\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01078\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_TIM3EN);\ \(\backslash\)}}
\DoxyCodeLine{01079\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01080\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01081\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01082\ }
\DoxyCodeLine{01083\ \textcolor{preprocessor}{\#if\ defined(TIM4)}}
\DoxyCodeLine{01084\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01085\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01086\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_TIM4EN);\ \(\backslash\)}}
\DoxyCodeLine{01087\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01088\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_TIM4EN);\ \(\backslash\)}}
\DoxyCodeLine{01089\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01090\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01091\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01092\ }
\DoxyCodeLine{01093\ \textcolor{preprocessor}{\#if\ defined(TIM5)}}
\DoxyCodeLine{01094\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM5\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01095\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01096\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_TIM5EN);\ \(\backslash\)}}
\DoxyCodeLine{01097\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01098\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_TIM5EN);\ \(\backslash\)}}
\DoxyCodeLine{01099\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01100\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01101\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01102\ }
\DoxyCodeLine{01103\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01104\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01105\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_TIM6EN);\ \(\backslash\)}}
\DoxyCodeLine{01106\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01107\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_TIM6EN);\ \(\backslash\)}}
\DoxyCodeLine{01108\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01109\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01110\ }
\DoxyCodeLine{01111\ \textcolor{preprocessor}{\#if\ defined(TIM7)}}
\DoxyCodeLine{01112\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01113\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01114\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_TIM7EN);\ \(\backslash\)}}
\DoxyCodeLine{01115\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01116\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_TIM7EN);\ \(\backslash\)}}
\DoxyCodeLine{01117\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01118\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01119\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM7\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01120\ }
\DoxyCodeLine{01121\ \textcolor{preprocessor}{\#if\ defined(LCD)}}
\DoxyCodeLine{01122\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LCD\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01123\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01124\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_LCDEN);\ \(\backslash\)}}
\DoxyCodeLine{01125\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01126\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_LCDEN);\ \(\backslash\)}}
\DoxyCodeLine{01127\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01128\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01129\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LCD\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01130\ }
\DoxyCodeLine{01131\ \textcolor{preprocessor}{\#if\ defined(RCC\_APB1ENR1\_RTCAPBEN)}}
\DoxyCodeLine{01132\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTCAPB\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01133\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01134\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_RTCAPBEN);\ \(\backslash\)}}
\DoxyCodeLine{01135\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01136\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_RTCAPBEN);\ \(\backslash\)}}
\DoxyCodeLine{01137\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01138\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01139\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_APB1ENR1\_RTCAPBEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01140\ }
\DoxyCodeLine{01141\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_WWDG\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01142\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01143\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_WWDGEN);\ \(\backslash\)}}
\DoxyCodeLine{01144\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01145\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_WWDGEN);\ \(\backslash\)}}
\DoxyCodeLine{01146\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01147\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01148\ }
\DoxyCodeLine{01149\ \textcolor{preprocessor}{\#if\ defined(SPI2)}}
\DoxyCodeLine{01150\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01151\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01152\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_SPI2EN);\ \(\backslash\)}}
\DoxyCodeLine{01153\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01154\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_SPI2EN);\ \(\backslash\)}}
\DoxyCodeLine{01155\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01156\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01157\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPI2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01158\ }
\DoxyCodeLine{01159\ \textcolor{preprocessor}{\#if\ defined(SPI3)}}
\DoxyCodeLine{01160\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01161\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01162\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_SPI3EN);\ \(\backslash\)}}
\DoxyCodeLine{01163\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01164\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_SPI3EN);\ \(\backslash\)}}
\DoxyCodeLine{01165\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01166\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01167\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPI3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01168\ }
\DoxyCodeLine{01169\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01170\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01171\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_USART2EN);\ \(\backslash\)}}
\DoxyCodeLine{01172\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01173\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_USART2EN);\ \(\backslash\)}}
\DoxyCodeLine{01174\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01175\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01176\ }
\DoxyCodeLine{01177\ \textcolor{preprocessor}{\#if\ defined(USART3)}}
\DoxyCodeLine{01178\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01179\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01180\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_USART3EN);\ \(\backslash\)}}
\DoxyCodeLine{01181\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01182\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_USART3EN);\ \(\backslash\)}}
\DoxyCodeLine{01183\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01184\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01185\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01186\ }
\DoxyCodeLine{01187\ \textcolor{preprocessor}{\#if\ defined(UART4)}}
\DoxyCodeLine{01188\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01189\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01190\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_UART4EN);\ \(\backslash\)}}
\DoxyCodeLine{01191\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01192\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_UART4EN);\ \(\backslash\)}}
\DoxyCodeLine{01193\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01194\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01195\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UART4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01196\ }
\DoxyCodeLine{01197\ \textcolor{preprocessor}{\#if\ defined(UART5)}}
\DoxyCodeLine{01198\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01199\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01200\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_UART5EN);\ \(\backslash\)}}
\DoxyCodeLine{01201\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01202\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_UART5EN);\ \(\backslash\)}}
\DoxyCodeLine{01203\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01204\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01205\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UART5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01206\ }
\DoxyCodeLine{01207\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01208\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01209\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_I2C1EN);\ \(\backslash\)}}
\DoxyCodeLine{01210\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01211\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_I2C1EN);\ \(\backslash\)}}
\DoxyCodeLine{01212\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01213\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01214\ }
\DoxyCodeLine{01215\ \textcolor{preprocessor}{\#if\ defined(I2C2)}}
\DoxyCodeLine{01216\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01217\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01218\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_I2C2EN);\ \(\backslash\)}}
\DoxyCodeLine{01219\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01220\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_I2C2EN);\ \(\backslash\)}}
\DoxyCodeLine{01221\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01222\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01223\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01224\ }
\DoxyCodeLine{01225\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01226\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01227\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_I2C3EN);\ \(\backslash\)}}
\DoxyCodeLine{01228\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01229\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_I2C3EN);\ \(\backslash\)}}
\DoxyCodeLine{01230\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01231\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01232\ }
\DoxyCodeLine{01233\ \textcolor{preprocessor}{\#if\ defined(I2C4)}}
\DoxyCodeLine{01234\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C4\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01235\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01236\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR2,\ RCC\_APB1ENR2\_I2C4EN);\ \(\backslash\)}}
\DoxyCodeLine{01237\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01238\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR2,\ RCC\_APB1ENR2\_I2C4EN);\ \(\backslash\)}}
\DoxyCodeLine{01239\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01240\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01241\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01242\ }
\DoxyCodeLine{01243\ \textcolor{preprocessor}{\#if\ defined(CRS)}}
\DoxyCodeLine{01244\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01245\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01246\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_CRSEN);\ \(\backslash\)}}
\DoxyCodeLine{01247\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01248\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_CRSEN);\ \(\backslash\)}}
\DoxyCodeLine{01249\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01250\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01251\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CRS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01252\ }
\DoxyCodeLine{01253\ \textcolor{preprocessor}{\#if\ defined(CAN1)}}
\DoxyCodeLine{01254\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01255\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01256\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_CAN1EN);\ \(\backslash\)}}
\DoxyCodeLine{01257\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01258\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_CAN1EN);\ \(\backslash\)}}
\DoxyCodeLine{01259\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01260\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01261\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CAN1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01262\ }
\DoxyCodeLine{01263\ \textcolor{preprocessor}{\#if\ defined(CAN2)}}
\DoxyCodeLine{01264\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01265\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01266\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_CAN2EN);\ \(\backslash\)}}
\DoxyCodeLine{01267\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01268\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_CAN2EN);\ \(\backslash\)}}
\DoxyCodeLine{01269\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01270\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01271\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CAN2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01272\ }
\DoxyCodeLine{01273\ \textcolor{preprocessor}{\#if\ defined(USB)}}
\DoxyCodeLine{01274\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01275\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01276\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_USBFSEN);\ \(\backslash\)}}
\DoxyCodeLine{01277\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01278\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_USBFSEN);\ \(\backslash\)}}
\DoxyCodeLine{01279\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01280\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01281\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USB\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01282\ }
\DoxyCodeLine{01283\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PWR\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01284\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01285\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_PWREN);\ \(\backslash\)}}
\DoxyCodeLine{01286\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01287\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_PWREN);\ \(\backslash\)}}
\DoxyCodeLine{01288\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01289\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01290\ }
\DoxyCodeLine{01291\ \textcolor{preprocessor}{\#if\ defined(DAC1)}}
\DoxyCodeLine{01292\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC1\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01293\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01294\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_DAC1EN);\ \(\backslash\)}}
\DoxyCodeLine{01295\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01296\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_DAC1EN);\ \(\backslash\)}}
\DoxyCodeLine{01297\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01298\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01299\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DAC1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01300\ }
\DoxyCodeLine{01301\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OPAMP\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01302\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01303\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_OPAMPEN);\ \(\backslash\)}}
\DoxyCodeLine{01304\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01305\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_OPAMPEN);\ \(\backslash\)}}
\DoxyCodeLine{01306\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01307\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01308\ }
\DoxyCodeLine{01309\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01310\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01311\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_LPTIM1EN);\ \(\backslash\)}}
\DoxyCodeLine{01312\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01313\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_LPTIM1EN);\ \(\backslash\)}}
\DoxyCodeLine{01314\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01315\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01316\ }
\DoxyCodeLine{01317\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART1\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01318\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01319\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR2,\ RCC\_APB1ENR2\_LPUART1EN);\ \(\backslash\)}}
\DoxyCodeLine{01320\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01321\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR2,\ RCC\_APB1ENR2\_LPUART1EN);\ \(\backslash\)}}
\DoxyCodeLine{01322\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01323\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01324\ }
\DoxyCodeLine{01325\ \textcolor{preprocessor}{\#if\ defined(SWPMI1)}}
\DoxyCodeLine{01326\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SWPMI1\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01327\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01328\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR2,\ RCC\_APB1ENR2\_SWPMI1EN);\ \(\backslash\)}}
\DoxyCodeLine{01329\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01330\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR2,\ RCC\_APB1ENR2\_SWPMI1EN);\ \(\backslash\)}}
\DoxyCodeLine{01331\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01332\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01333\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SWPMI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01334\ }
\DoxyCodeLine{01335\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM2\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01336\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01337\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR2,\ RCC\_APB1ENR2\_LPTIM2EN);\ \(\backslash\)}}
\DoxyCodeLine{01338\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01339\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR2,\ RCC\_APB1ENR2\_LPTIM2EN);\ \(\backslash\)}}
\DoxyCodeLine{01340\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01341\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01342\ }
\DoxyCodeLine{01343\ }
\DoxyCodeLine{01344\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_TIM2EN)}}
\DoxyCodeLine{01345\ }
\DoxyCodeLine{01346\ \textcolor{preprocessor}{\#if\ defined(TIM3)}}
\DoxyCodeLine{01347\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_TIM3EN)}}
\DoxyCodeLine{01348\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01349\ }
\DoxyCodeLine{01350\ \textcolor{preprocessor}{\#if\ defined(TIM4)}}
\DoxyCodeLine{01351\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_TIM4EN)}}
\DoxyCodeLine{01352\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01353\ }
\DoxyCodeLine{01354\ \textcolor{preprocessor}{\#if\ defined(TIM5)}}
\DoxyCodeLine{01355\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM5\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_TIM5EN)}}
\DoxyCodeLine{01356\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01357\ }
\DoxyCodeLine{01358\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_TIM6EN)}}
\DoxyCodeLine{01359\ }
\DoxyCodeLine{01360\ \textcolor{preprocessor}{\#if\ defined(TIM7)}}
\DoxyCodeLine{01361\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_TIM7EN)}}
\DoxyCodeLine{01362\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM7\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01363\ }
\DoxyCodeLine{01364\ \textcolor{preprocessor}{\#if\ defined(LCD)}}
\DoxyCodeLine{01365\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LCD\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_LCDEN);}}
\DoxyCodeLine{01366\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LCD\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01367\ }
\DoxyCodeLine{01368\ \textcolor{preprocessor}{\#if\ defined(RCC\_APB1ENR1\_RTCAPBEN)}}
\DoxyCodeLine{01369\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTCAPB\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_RTCAPBEN);}}
\DoxyCodeLine{01370\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_APB1ENR1\_RTCAPBEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01371\ }
\DoxyCodeLine{01372\ \textcolor{preprocessor}{\#if\ defined(SPI2)}}
\DoxyCodeLine{01373\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_SPI2EN)}}
\DoxyCodeLine{01374\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPI2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01375\ }
\DoxyCodeLine{01376\ \textcolor{preprocessor}{\#if\ defined(SPI3)}}
\DoxyCodeLine{01377\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_SPI3EN)}}
\DoxyCodeLine{01378\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPI3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01379\ }
\DoxyCodeLine{01380\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_USART2EN)}}
\DoxyCodeLine{01381\ }
\DoxyCodeLine{01382\ \textcolor{preprocessor}{\#if\ defined(USART3)}}
\DoxyCodeLine{01383\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_USART3EN)}}
\DoxyCodeLine{01384\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01385\ }
\DoxyCodeLine{01386\ \textcolor{preprocessor}{\#if\ defined(UART4)}}
\DoxyCodeLine{01387\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_UART4EN)}}
\DoxyCodeLine{01388\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UART4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01389\ }
\DoxyCodeLine{01390\ \textcolor{preprocessor}{\#if\ defined(UART5)}}
\DoxyCodeLine{01391\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_UART5EN)}}
\DoxyCodeLine{01392\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UART5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01393\ }
\DoxyCodeLine{01394\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_I2C1EN)}}
\DoxyCodeLine{01395\ }
\DoxyCodeLine{01396\ \textcolor{preprocessor}{\#if\ defined(I2C2)}}
\DoxyCodeLine{01397\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_I2C2EN)}}
\DoxyCodeLine{01398\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01399\ }
\DoxyCodeLine{01400\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_I2C3EN)}}
\DoxyCodeLine{01401\ }
\DoxyCodeLine{01402\ \textcolor{preprocessor}{\#if\ defined(I2C4)}}
\DoxyCodeLine{01403\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C4\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1ENR2,\ RCC\_APB1ENR2\_I2C4EN)}}
\DoxyCodeLine{01404\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01405\ }
\DoxyCodeLine{01406\ \textcolor{preprocessor}{\#if\ defined(CRS)}}
\DoxyCodeLine{01407\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_CRSEN);}}
\DoxyCodeLine{01408\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CRS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01409\ }
\DoxyCodeLine{01410\ \textcolor{preprocessor}{\#if\ defined(CAN1)}}
\DoxyCodeLine{01411\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_CAN1EN)}}
\DoxyCodeLine{01412\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CAN1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01413\ }
\DoxyCodeLine{01414\ \textcolor{preprocessor}{\#if\ defined(CAN2)}}
\DoxyCodeLine{01415\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_CAN2EN)}}
\DoxyCodeLine{01416\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CAN2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01417\ }
\DoxyCodeLine{01418\ \textcolor{preprocessor}{\#if\ defined(USB)}}
\DoxyCodeLine{01419\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_USBFSEN);}}
\DoxyCodeLine{01420\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USB\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01421\ }
\DoxyCodeLine{01422\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PWR\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_PWREN)}}
\DoxyCodeLine{01423\ }
\DoxyCodeLine{01424\ \textcolor{preprocessor}{\#if\ defined(DAC1)}}
\DoxyCodeLine{01425\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_DAC1EN)}}
\DoxyCodeLine{01426\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DAC1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01427\ }
\DoxyCodeLine{01428\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OPAMP\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_OPAMPEN)}}
\DoxyCodeLine{01429\ }
\DoxyCodeLine{01430\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_LPTIM1EN)}}
\DoxyCodeLine{01431\ }
\DoxyCodeLine{01432\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1ENR2,\ RCC\_APB1ENR2\_LPUART1EN)}}
\DoxyCodeLine{01433\ }
\DoxyCodeLine{01434\ \textcolor{preprocessor}{\#if\ defined(SWPMI1)}}
\DoxyCodeLine{01435\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SWPMI1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1ENR2,\ RCC\_APB1ENR2\_SWPMI1EN)}}
\DoxyCodeLine{01436\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SWPMI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01437\ }
\DoxyCodeLine{01438\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1ENR2,\ RCC\_APB1ENR2\_LPTIM2EN)}}
\DoxyCodeLine{01439\ }
\DoxyCodeLine{01452\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SYSCFG\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01453\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01454\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SYSCFGEN);\ \(\backslash\)}}
\DoxyCodeLine{01455\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01456\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SYSCFGEN);\ \(\backslash\)}}
\DoxyCodeLine{01457\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01458\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01459\ }
\DoxyCodeLine{01460\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FIREWALL\_CLK\_ENABLE()\ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01461\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01462\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_FWEN);\ \(\backslash\)}}
\DoxyCodeLine{01463\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01464\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_FWEN);\ \(\backslash\)}}
\DoxyCodeLine{01465\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01466\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01467\ }
\DoxyCodeLine{01468\ \textcolor{preprocessor}{\#if\ defined(SDMMC1)\ \&\&\ defined(RCC\_APB2ENR\_SDMMC1EN)}}
\DoxyCodeLine{01469\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDMMC1\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01470\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01471\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SDMMC1EN);\ \(\backslash\)}}
\DoxyCodeLine{01472\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01473\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SDMMC1EN);\ \(\backslash\)}}
\DoxyCodeLine{01474\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01475\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01476\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SDMMC1\ \&\&\ RCC\_APB2ENR\_SDMMC1EN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01477\ }
\DoxyCodeLine{01478\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01479\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01480\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM1EN);\ \(\backslash\)}}
\DoxyCodeLine{01481\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01482\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM1EN);\ \(\backslash\)}}
\DoxyCodeLine{01483\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01484\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01485\ }
\DoxyCodeLine{01486\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01487\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01488\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI1EN);\ \(\backslash\)}}
\DoxyCodeLine{01489\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01490\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI1EN);\ \(\backslash\)}}
\DoxyCodeLine{01491\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01492\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01493\ }
\DoxyCodeLine{01494\ \textcolor{preprocessor}{\#if\ defined(TIM8)}}
\DoxyCodeLine{01495\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01496\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01497\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM8EN);\ \(\backslash\)}}
\DoxyCodeLine{01498\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01499\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM8EN);\ \(\backslash\)}}
\DoxyCodeLine{01500\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01501\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01502\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM8\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01503\ }
\DoxyCodeLine{01504\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01505\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01506\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_USART1EN);\ \(\backslash\)}}
\DoxyCodeLine{01507\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01508\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_USART1EN);\ \(\backslash\)}}
\DoxyCodeLine{01509\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01510\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01511\ }
\DoxyCodeLine{01512\ }
\DoxyCodeLine{01513\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM15\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01514\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01515\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM15EN);\ \(\backslash\)}}
\DoxyCodeLine{01516\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01517\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM15EN);\ \(\backslash\)}}
\DoxyCodeLine{01518\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01519\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01520\ }
\DoxyCodeLine{01521\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM16\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01522\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01523\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM16EN);\ \(\backslash\)}}
\DoxyCodeLine{01524\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01525\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM16EN);\ \(\backslash\)}}
\DoxyCodeLine{01526\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01527\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01528\ }
\DoxyCodeLine{01529\ \textcolor{preprocessor}{\#if\ defined(TIM17)}}
\DoxyCodeLine{01530\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM17\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01531\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01532\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM17EN);\ \(\backslash\)}}
\DoxyCodeLine{01533\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01534\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM17EN);\ \(\backslash\)}}
\DoxyCodeLine{01535\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01536\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01537\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM17\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01538\ }
\DoxyCodeLine{01539\ \textcolor{preprocessor}{\#if\ defined(SAI1)}}
\DoxyCodeLine{01540\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01541\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01542\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SAI1EN);\ \(\backslash\)}}
\DoxyCodeLine{01543\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01544\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SAI1EN);\ \(\backslash\)}}
\DoxyCodeLine{01545\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01546\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01547\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01548\ }
\DoxyCodeLine{01549\ \textcolor{preprocessor}{\#if\ defined(SAI2)}}
\DoxyCodeLine{01550\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI2\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01551\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01552\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SAI2EN);\ \(\backslash\)}}
\DoxyCodeLine{01553\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01554\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SAI2EN);\ \(\backslash\)}}
\DoxyCodeLine{01555\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01556\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01557\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01558\ }
\DoxyCodeLine{01559\ \textcolor{preprocessor}{\#if\ defined(DFSDM1\_Filter0)}}
\DoxyCodeLine{01560\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM1\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01561\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01562\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_DFSDM1EN);\ \(\backslash\)}}
\DoxyCodeLine{01563\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01564\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_DFSDM1EN);\ \(\backslash\)}}
\DoxyCodeLine{01565\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01566\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01567\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DFSDM1\_Filter0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01568\ }
\DoxyCodeLine{01569\ \textcolor{preprocessor}{\#if\ defined(LTDC)}}
\DoxyCodeLine{01570\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LTDC\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01571\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01572\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_LTDCEN);\ \(\backslash\)}}
\DoxyCodeLine{01573\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01574\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_LTDCEN);\ \(\backslash\)}}
\DoxyCodeLine{01575\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01576\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01577\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LTDC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01578\ }
\DoxyCodeLine{01579\ \textcolor{preprocessor}{\#if\ defined(DSI)}}
\DoxyCodeLine{01580\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DSI\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01581\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01582\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_DSIEN);\ \(\backslash\)}}
\DoxyCodeLine{01583\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01584\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_DSIEN);\ \(\backslash\)}}
\DoxyCodeLine{01585\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01586\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01587\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DSI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01588\ }
\DoxyCodeLine{01589\ }
\DoxyCodeLine{01590\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SYSCFG\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SYSCFGEN)}}
\DoxyCodeLine{01591\ }
\DoxyCodeLine{01592\ \textcolor{preprocessor}{\#if\ defined(SDMMC1)\ \&\&\ defined(RCC\_APB2ENR\_SDMMC1EN)}}
\DoxyCodeLine{01593\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDMMC1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SDMMC1EN)}}
\DoxyCodeLine{01594\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SDMMC1\ \&\&\ RCC\_APB2ENR\_SDMMC1EN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01595\ }
\DoxyCodeLine{01596\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM1EN)}}
\DoxyCodeLine{01597\ }
\DoxyCodeLine{01598\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI1EN)}}
\DoxyCodeLine{01599\ }
\DoxyCodeLine{01600\ \textcolor{preprocessor}{\#if\ defined(TIM8)}}
\DoxyCodeLine{01601\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM8EN)}}
\DoxyCodeLine{01602\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM8\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01603\ }
\DoxyCodeLine{01604\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_USART1EN)}}
\DoxyCodeLine{01605\ }
\DoxyCodeLine{01606\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM15\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM15EN)}}
\DoxyCodeLine{01607\ }
\DoxyCodeLine{01608\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM16\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM16EN)}}
\DoxyCodeLine{01609\ }
\DoxyCodeLine{01610\ \textcolor{preprocessor}{\#if\ defined(TIM17)}}
\DoxyCodeLine{01611\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM17\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM17EN)}}
\DoxyCodeLine{01612\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM17\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01613\ }
\DoxyCodeLine{01614\ \textcolor{preprocessor}{\#if\ defined(SAI1)}}
\DoxyCodeLine{01615\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SAI1EN)}}
\DoxyCodeLine{01616\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01617\ }
\DoxyCodeLine{01618\ \textcolor{preprocessor}{\#if\ defined(SAI2)}}
\DoxyCodeLine{01619\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SAI2EN)}}
\DoxyCodeLine{01620\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01621\ }
\DoxyCodeLine{01622\ \textcolor{preprocessor}{\#if\ defined(DFSDM1\_Filter0)}}
\DoxyCodeLine{01623\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_DFSDM1EN)}}
\DoxyCodeLine{01624\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DFSDM1\_Filter0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01625\ }
\DoxyCodeLine{01626\ \textcolor{preprocessor}{\#if\ defined(LTDC)}}
\DoxyCodeLine{01627\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LTDC\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_LTDCEN)}}
\DoxyCodeLine{01628\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LTDC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01629\ }
\DoxyCodeLine{01630\ \textcolor{preprocessor}{\#if\ defined(DSI)}}
\DoxyCodeLine{01631\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DSI\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_DSIEN)}}
\DoxyCodeLine{01632\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DSI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01633\ }
\DoxyCodeLine{01646\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_DMA1EN)\ !=\ 0U)}}
\DoxyCodeLine{01647\ }
\DoxyCodeLine{01648\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_DMA2EN)\ !=\ 0U)}}
\DoxyCodeLine{01649\ }
\DoxyCodeLine{01650\ \textcolor{preprocessor}{\#if\ defined(DMAMUX1)}}
\DoxyCodeLine{01651\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMAMUX1\_IS\_CLK\_ENABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_DMAMUX1EN)\ !=\ 0U)}}
\DoxyCodeLine{01652\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DMAMUX1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01653\ }
\DoxyCodeLine{01654\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLASH\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_FLASHEN)\ !=\ 0U)}}
\DoxyCodeLine{01655\ }
\DoxyCodeLine{01656\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_CRCEN)\ !=\ 0U)}}
\DoxyCodeLine{01657\ }
\DoxyCodeLine{01658\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TSC\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_TSCEN)\ !=\ 0U)}}
\DoxyCodeLine{01659\ }
\DoxyCodeLine{01660\ \textcolor{preprocessor}{\#if\ defined(DMA2D)}}
\DoxyCodeLine{01661\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2D\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_DMA2DEN)\ !=\ 0U)}}
\DoxyCodeLine{01662\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DMA2D\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01663\ }
\DoxyCodeLine{01664\ \textcolor{preprocessor}{\#if\ defined(GFXMMU)}}
\DoxyCodeLine{01665\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GFXMMU\_IS\_CLK\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GFXMMUEN)\ !=\ 0U)}}
\DoxyCodeLine{01666\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GFXMMU\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01667\ }
\DoxyCodeLine{01668\ }
\DoxyCodeLine{01669\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA1\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_DMA1EN)\ ==\ 0U)}}
\DoxyCodeLine{01670\ }
\DoxyCodeLine{01671\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_DMA2EN)\ ==\ 0U)}}
\DoxyCodeLine{01672\ }
\DoxyCodeLine{01673\ \textcolor{preprocessor}{\#if\ defined(DMAMUX1)}}
\DoxyCodeLine{01674\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMAMUX1\_IS\_CLK\_DISABLED()\ \ \ \ (READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_DMAMUX1EN)\ ==\ 0U)}}
\DoxyCodeLine{01675\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DMAMUX1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01676\ }
\DoxyCodeLine{01677\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLASH\_IS\_CLK\_DISABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_FLASHEN)\ ==\ 0U)}}
\DoxyCodeLine{01678\ }
\DoxyCodeLine{01679\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_CRCEN)\ ==\ 0U)}}
\DoxyCodeLine{01680\ }
\DoxyCodeLine{01681\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TSC\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_TSCEN)\ ==\ 0U)}}
\DoxyCodeLine{01682\ }
\DoxyCodeLine{01683\ \textcolor{preprocessor}{\#if\ defined(DMA2D)}}
\DoxyCodeLine{01684\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2D\_IS\_CLK\_DISABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_DMA2DEN)\ ==\ 0U)}}
\DoxyCodeLine{01685\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DMA2D\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01686\ }
\DoxyCodeLine{01687\ \textcolor{preprocessor}{\#if\ defined(GFXMMU)}}
\DoxyCodeLine{01688\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GFXMMU\_IS\_CLK\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GFXMMUEN)\ ==\ 0U)}}
\DoxyCodeLine{01689\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GFXMMU\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01690\ }
\DoxyCodeLine{01703\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOAEN)\ !=\ 0U)}}
\DoxyCodeLine{01704\ }
\DoxyCodeLine{01705\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOBEN)\ !=\ 0U)}}
\DoxyCodeLine{01706\ }
\DoxyCodeLine{01707\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOCEN)\ !=\ 0U)}}
\DoxyCodeLine{01708\ }
\DoxyCodeLine{01709\ \textcolor{preprocessor}{\#if\ defined(GPIOD)}}
\DoxyCodeLine{01710\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIODEN)\ !=\ 0U)}}
\DoxyCodeLine{01711\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOD\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01712\ }
\DoxyCodeLine{01713\ \textcolor{preprocessor}{\#if\ defined(GPIOE)}}
\DoxyCodeLine{01714\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOEEN)\ !=\ 0U)}}
\DoxyCodeLine{01715\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01716\ }
\DoxyCodeLine{01717\ \textcolor{preprocessor}{\#if\ defined(GPIOF)}}
\DoxyCodeLine{01718\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOFEN)\ !=\ 0U)}}
\DoxyCodeLine{01719\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOF\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01720\ }
\DoxyCodeLine{01721\ \textcolor{preprocessor}{\#if\ defined(GPIOG)}}
\DoxyCodeLine{01722\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOGEN)\ !=\ 0U)}}
\DoxyCodeLine{01723\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOG\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01724\ }
\DoxyCodeLine{01725\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOH\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOHEN)\ !=\ 0U)}}
\DoxyCodeLine{01726\ }
\DoxyCodeLine{01727\ \textcolor{preprocessor}{\#if\ defined(GPIOI)}}
\DoxyCodeLine{01728\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOI\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOIEN)\ !=\ 0U)}}
\DoxyCodeLine{01729\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01730\ }
\DoxyCodeLine{01731\ \textcolor{preprocessor}{\#if\ defined(USB\_OTG\_FS)}}
\DoxyCodeLine{01732\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_IS\_CLK\_ENABLED()\ \ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_OTGFSEN)\ !=\ 0U)}}
\DoxyCodeLine{01733\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USB\_OTG\_FS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01734\ }
\DoxyCodeLine{01735\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_ADCEN)\ !=\ 0U)}}
\DoxyCodeLine{01736\ }
\DoxyCodeLine{01737\ \textcolor{preprocessor}{\#if\ defined(DCMI)}}
\DoxyCodeLine{01738\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_DCMIEN)\ !=\ 0U)}}
\DoxyCodeLine{01739\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DCMI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01740\ }
\DoxyCodeLine{01741\ \textcolor{preprocessor}{\#if\ defined(PKA)}}
\DoxyCodeLine{01742\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PKA\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_PKAEN)\ !=\ 0U)}}
\DoxyCodeLine{01743\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PKA\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01744\ }
\DoxyCodeLine{01745\ \textcolor{preprocessor}{\#if\ defined(AES)}}
\DoxyCodeLine{01746\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AES\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_AESEN)\ !=\ 0U)}}
\DoxyCodeLine{01747\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ AES\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01748\ }
\DoxyCodeLine{01749\ \textcolor{preprocessor}{\#if\ defined(HASH)}}
\DoxyCodeLine{01750\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HASH\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_HASHEN)\ !=\ 0U)}}
\DoxyCodeLine{01751\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HASH\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01752\ }
\DoxyCodeLine{01753\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_RNGEN)\ !=\ 0U)}}
\DoxyCodeLine{01754\ }
\DoxyCodeLine{01755\ \textcolor{preprocessor}{\#if\ defined(OCTOSPIM)}}
\DoxyCodeLine{01756\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OSPIM\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_OSPIMEN)\ !=\ 0U)}}
\DoxyCodeLine{01757\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ OCTOSPIM\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01758\ }
\DoxyCodeLine{01759\ \textcolor{preprocessor}{\#if\ defined(SDMMC1)\ \&\&\ defined(RCC\_AHB2ENR\_SDMMC1EN)}}
\DoxyCodeLine{01760\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDMMC1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_SDMMC1EN)\ !=\ 0U)}}
\DoxyCodeLine{01761\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SDMMC1\ \&\&\ RCC\_AHB2ENR\_SDMMC1EN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01762\ }
\DoxyCodeLine{01763\ \textcolor{preprocessor}{\#if\ defined(SDMMC2)}}
\DoxyCodeLine{01764\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDMMC2\_IS\_CLK\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_SDMMC2EN)\ !=\ 0U)}}
\DoxyCodeLine{01765\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SDMMC2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01766\ }
\DoxyCodeLine{01767\ }
\DoxyCodeLine{01768\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_IS\_CLK\_DISABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOAEN)\ ==\ 0U)}}
\DoxyCodeLine{01769\ }
\DoxyCodeLine{01770\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_IS\_CLK\_DISABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOBEN)\ ==\ 0U)}}
\DoxyCodeLine{01771\ }
\DoxyCodeLine{01772\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_IS\_CLK\_DISABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOCEN)\ ==\ 0U)}}
\DoxyCodeLine{01773\ }
\DoxyCodeLine{01774\ \textcolor{preprocessor}{\#if\ defined(GPIOD)}}
\DoxyCodeLine{01775\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_DISABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIODEN)\ ==\ 0U)}}
\DoxyCodeLine{01776\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOD\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01777\ }
\DoxyCodeLine{01778\ \textcolor{preprocessor}{\#if\ defined(GPIOE)}}
\DoxyCodeLine{01779\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_DISABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOEEN)\ ==\ 0U)}}
\DoxyCodeLine{01780\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01781\ }
\DoxyCodeLine{01782\ \textcolor{preprocessor}{\#if\ defined(GPIOF)}}
\DoxyCodeLine{01783\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_IS\_CLK\_DISABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOFEN)\ ==\ 0U)}}
\DoxyCodeLine{01784\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOF\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01785\ }
\DoxyCodeLine{01786\ \textcolor{preprocessor}{\#if\ defined(GPIOG)}}
\DoxyCodeLine{01787\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_IS\_CLK\_DISABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOGEN)\ ==\ 0U)}}
\DoxyCodeLine{01788\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOG\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01789\ }
\DoxyCodeLine{01790\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOH\_IS\_CLK\_DISABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOHEN)\ ==\ 0U)}}
\DoxyCodeLine{01791\ }
\DoxyCodeLine{01792\ \textcolor{preprocessor}{\#if\ defined(GPIOI)}}
\DoxyCodeLine{01793\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOI\_IS\_CLK\_DISABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOIEN)\ ==\ 0U)}}
\DoxyCodeLine{01794\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01795\ }
\DoxyCodeLine{01796\ \textcolor{preprocessor}{\#if\ defined(USB\_OTG\_FS)}}
\DoxyCodeLine{01797\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_IS\_CLK\_DISABLED()\ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_OTGFSEN)\ ==\ 0U)}}
\DoxyCodeLine{01798\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USB\_OTG\_FS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01799\ }
\DoxyCodeLine{01800\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_ADCEN)\ ==\ 0U)}}
\DoxyCodeLine{01801\ }
\DoxyCodeLine{01802\ \textcolor{preprocessor}{\#if\ defined(DCMI)}}
\DoxyCodeLine{01803\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_DCMIEN)\ ==\ 0U)}}
\DoxyCodeLine{01804\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DCMI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01805\ }
\DoxyCodeLine{01806\ \textcolor{preprocessor}{\#if\ defined(PKA)}}
\DoxyCodeLine{01807\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PKA\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_PKAEN)\ ==\ 0U)}}
\DoxyCodeLine{01808\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PKA\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01809\ }
\DoxyCodeLine{01810\ \textcolor{preprocessor}{\#if\ defined(AES)}}
\DoxyCodeLine{01811\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AES\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_AESEN)\ ==\ 0U)}}
\DoxyCodeLine{01812\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ AES\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01813\ }
\DoxyCodeLine{01814\ \textcolor{preprocessor}{\#if\ defined(HASH)}}
\DoxyCodeLine{01815\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HASH\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_HASHEN)\ ==\ 0U)}}
\DoxyCodeLine{01816\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HASH\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01817\ }
\DoxyCodeLine{01818\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_RNGEN)\ ==\ 0U)}}
\DoxyCodeLine{01819\ }
\DoxyCodeLine{01820\ \textcolor{preprocessor}{\#if\ defined(OCTOSPIM)}}
\DoxyCodeLine{01821\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OSPIM\_IS\_CLK\_DISABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_OSPIMEN)\ ==\ 0U)}}
\DoxyCodeLine{01822\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ OCTOSPIM\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01823\ }
\DoxyCodeLine{01824\ \textcolor{preprocessor}{\#if\ defined(SDMMC1)\ \&\&\ defined(RCC\_AHB2ENR\_SDMMC1EN)}}
\DoxyCodeLine{01825\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDMMC1\_IS\_CLK\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_SDMMC1EN)\ ==\ 0U)}}
\DoxyCodeLine{01826\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SDMMC1\ \&\&\ RCC\_AHB2ENR\_SDMMC1EN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01827\ }
\DoxyCodeLine{01828\ \textcolor{preprocessor}{\#if\ defined(SDMMC2)}}
\DoxyCodeLine{01829\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDMMC2\_IS\_CLK\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_SDMMC2EN)\ ==\ 0U)}}
\DoxyCodeLine{01830\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SDMMC2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01831\ }
\DoxyCodeLine{01844\ \textcolor{preprocessor}{\#if\ defined(FMC\_BANK1)}}
\DoxyCodeLine{01845\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMC\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_FMCEN)\ !=\ 0U)}}
\DoxyCodeLine{01846\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_BANK1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01847\ }
\DoxyCodeLine{01848\ \textcolor{preprocessor}{\#if\ defined(QUADSPI)}}
\DoxyCodeLine{01849\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_QSPIEN)\ !=\ 0U)}}
\DoxyCodeLine{01850\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ QUADSPI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01851\ }
\DoxyCodeLine{01852\ \textcolor{preprocessor}{\#if\ defined(OCTOSPI1)}}
\DoxyCodeLine{01853\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OSPI1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_OSPI1EN)\ !=\ 0U)}}
\DoxyCodeLine{01854\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ OCTOSPI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01855\ }
\DoxyCodeLine{01856\ \textcolor{preprocessor}{\#if\ defined(OCTOSPI2)}}
\DoxyCodeLine{01857\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OSPI2\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_OSPI2EN)\ !=\ 0U)}}
\DoxyCodeLine{01858\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ OCTOSPI2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01859\ }
\DoxyCodeLine{01860\ \textcolor{preprocessor}{\#if\ defined(FMC\_BANK1)}}
\DoxyCodeLine{01861\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMC\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_FMCEN)\ ==\ 0U)}}
\DoxyCodeLine{01862\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_BANK1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01863\ }
\DoxyCodeLine{01864\ \textcolor{preprocessor}{\#if\ defined(QUADSPI)}}
\DoxyCodeLine{01865\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_QSPIEN)\ ==\ 0U)}}
\DoxyCodeLine{01866\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ QUADSPI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01867\ }
\DoxyCodeLine{01868\ \textcolor{preprocessor}{\#if\ defined(OCTOSPI1)}}
\DoxyCodeLine{01869\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OSPI1\_IS\_CLK\_DISABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_OSPI1EN)\ ==\ 0U)}}
\DoxyCodeLine{01870\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ OCTOSPI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01871\ }
\DoxyCodeLine{01872\ \textcolor{preprocessor}{\#if\ defined(OCTOSPI2)}}
\DoxyCodeLine{01873\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OSPI2\_IS\_CLK\_DISABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_OSPI2EN)\ ==\ 0U)}}
\DoxyCodeLine{01874\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ OCTOSPI2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01875\ }
\DoxyCodeLine{01888\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_TIM2EN)\ !=\ 0U)}}
\DoxyCodeLine{01889\ }
\DoxyCodeLine{01890\ \textcolor{preprocessor}{\#if\ defined(TIM3)}}
\DoxyCodeLine{01891\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_TIM3EN)\ !=\ 0U)}}
\DoxyCodeLine{01892\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01893\ }
\DoxyCodeLine{01894\ \textcolor{preprocessor}{\#if\ defined(TIM4)}}
\DoxyCodeLine{01895\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_TIM4EN)\ !=\ 0U)}}
\DoxyCodeLine{01896\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01897\ }
\DoxyCodeLine{01898\ \textcolor{preprocessor}{\#if\ defined(TIM5)}}
\DoxyCodeLine{01899\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM5\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_TIM5EN)\ !=\ 0U)}}
\DoxyCodeLine{01900\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01901\ }
\DoxyCodeLine{01902\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_TIM6EN)\ !=\ 0U)}}
\DoxyCodeLine{01903\ }
\DoxyCodeLine{01904\ \textcolor{preprocessor}{\#if\ defined(TIM7)}}
\DoxyCodeLine{01905\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_TIM7EN)\ !=\ 0U)}}
\DoxyCodeLine{01906\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM7\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01907\ }
\DoxyCodeLine{01908\ \textcolor{preprocessor}{\#if\ defined(LCD)}}
\DoxyCodeLine{01909\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LCD\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_LCDEN)\ !=\ 0U)}}
\DoxyCodeLine{01910\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LCD\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01911\ }
\DoxyCodeLine{01912\ \textcolor{preprocessor}{\#if\ defined(RCC\_APB1ENR1\_RTCAPBEN)}}
\DoxyCodeLine{01913\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTCAPB\_IS\_CLK\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_RTCAPBEN)\ !=\ 0U)}}
\DoxyCodeLine{01914\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_APB1ENR1\_RTCAPBEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01915\ }
\DoxyCodeLine{01916\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_WWDG\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_WWDGEN)\ !=\ 0U)}}
\DoxyCodeLine{01917\ }
\DoxyCodeLine{01918\ \textcolor{preprocessor}{\#if\ defined(SPI2)}}
\DoxyCodeLine{01919\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_SPI2EN)\ !=\ 0U)}}
\DoxyCodeLine{01920\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPI2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01921\ }
\DoxyCodeLine{01922\ \textcolor{preprocessor}{\#if\ defined(SPI3)}}
\DoxyCodeLine{01923\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_SPI3EN)\ !=\ 0U)}}
\DoxyCodeLine{01924\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPI3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01925\ }
\DoxyCodeLine{01926\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_IS\_CLK\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_USART2EN)\ !=\ 0U)}}
\DoxyCodeLine{01927\ }
\DoxyCodeLine{01928\ \textcolor{preprocessor}{\#if\ defined(USART3)}}
\DoxyCodeLine{01929\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_IS\_CLK\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_USART3EN)\ !=\ 0U)}}
\DoxyCodeLine{01930\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01931\ }
\DoxyCodeLine{01932\ \textcolor{preprocessor}{\#if\ defined(UART4)}}
\DoxyCodeLine{01933\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_UART4EN)\ !=\ 0U)}}
\DoxyCodeLine{01934\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UART4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01935\ }
\DoxyCodeLine{01936\ \textcolor{preprocessor}{\#if\ defined(UART5)}}
\DoxyCodeLine{01937\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_UART5EN)\ !=\ 0U)}}
\DoxyCodeLine{01938\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UART5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01939\ }
\DoxyCodeLine{01940\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_I2C1EN)\ !=\ 0U)}}
\DoxyCodeLine{01941\ }
\DoxyCodeLine{01942\ \textcolor{preprocessor}{\#if\ defined(I2C2)}}
\DoxyCodeLine{01943\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_I2C2EN)\ !=\ 0U)}}
\DoxyCodeLine{01944\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01945\ }
\DoxyCodeLine{01946\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_I2C3EN)\ !=\ 0U)}}
\DoxyCodeLine{01947\ }
\DoxyCodeLine{01948\ \textcolor{preprocessor}{\#if\ defined(I2C4)}}
\DoxyCodeLine{01949\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C4\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR2,\ RCC\_APB1ENR2\_I2C4EN)\ !=\ 0U)}}
\DoxyCodeLine{01950\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01951\ }
\DoxyCodeLine{01952\ \textcolor{preprocessor}{\#if\ defined(CRS)}}
\DoxyCodeLine{01953\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_CRSEN)\ !=\ 0U)}}
\DoxyCodeLine{01954\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CRS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01955\ }
\DoxyCodeLine{01956\ \textcolor{preprocessor}{\#if\ defined(CAN1)}}
\DoxyCodeLine{01957\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_CAN1EN)\ !=\ 0U)}}
\DoxyCodeLine{01958\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CAN1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01959\ }
\DoxyCodeLine{01960\ \textcolor{preprocessor}{\#if\ defined(CAN2)}}
\DoxyCodeLine{01961\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_CAN2EN)\ !=\ 0U)}}
\DoxyCodeLine{01962\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CAN2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01963\ }
\DoxyCodeLine{01964\ \textcolor{preprocessor}{\#if\ defined(USB)}}
\DoxyCodeLine{01965\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_USBFSEN)\ !=\ 0U)}}
\DoxyCodeLine{01966\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USB\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01967\ }
\DoxyCodeLine{01968\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PWR\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_PWREN)\ !=\ 0U)}}
\DoxyCodeLine{01969\ }
\DoxyCodeLine{01970\ \textcolor{preprocessor}{\#if\ defined(DAC1)}}
\DoxyCodeLine{01971\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_DAC1EN)\ !=\ 0U)}}
\DoxyCodeLine{01972\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DAC1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01973\ }
\DoxyCodeLine{01974\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OPAMP\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_OPAMPEN)\ !=\ 0U)}}
\DoxyCodeLine{01975\ }
\DoxyCodeLine{01976\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_LPTIM1EN)\ !=\ 0U)}}
\DoxyCodeLine{01977\ }
\DoxyCodeLine{01978\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART1\_IS\_CLK\_ENABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR2,\ RCC\_APB1ENR2\_LPUART1EN)\ !=\ 0U)}}
\DoxyCodeLine{01979\ }
\DoxyCodeLine{01980\ \textcolor{preprocessor}{\#if\ defined(SWPMI1)}}
\DoxyCodeLine{01981\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SWPMI1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR2,\ RCC\_APB1ENR2\_SWPMI1EN)\ !=\ 0U)}}
\DoxyCodeLine{01982\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SWPMI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01983\ }
\DoxyCodeLine{01984\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM2\_IS\_CLK\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR2,\ RCC\_APB1ENR2\_LPTIM2EN)\ !=\ 0U)}}
\DoxyCodeLine{01985\ }
\DoxyCodeLine{01986\ }
\DoxyCodeLine{01987\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_TIM2EN)\ ==\ 0U)}}
\DoxyCodeLine{01988\ }
\DoxyCodeLine{01989\ \textcolor{preprocessor}{\#if\ defined(TIM3)}}
\DoxyCodeLine{01990\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_TIM3EN)\ ==\ 0U)}}
\DoxyCodeLine{01991\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01992\ }
\DoxyCodeLine{01993\ \textcolor{preprocessor}{\#if\ defined(TIM4)}}
\DoxyCodeLine{01994\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_TIM4EN)\ ==\ 0U)}}
\DoxyCodeLine{01995\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01996\ }
\DoxyCodeLine{01997\ \textcolor{preprocessor}{\#if\ defined(TIM5)}}
\DoxyCodeLine{01998\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM5\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_TIM5EN)\ ==\ 0U)}}
\DoxyCodeLine{01999\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02000\ }
\DoxyCodeLine{02001\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_TIM6EN)\ ==\ 0U)}}
\DoxyCodeLine{02002\ }
\DoxyCodeLine{02003\ \textcolor{preprocessor}{\#if\ defined(TIM7)}}
\DoxyCodeLine{02004\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_TIM7EN)\ ==\ 0U)}}
\DoxyCodeLine{02005\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM7\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02006\ }
\DoxyCodeLine{02007\ \textcolor{preprocessor}{\#if\ defined(LCD)}}
\DoxyCodeLine{02008\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LCD\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_LCDEN)\ ==\ 0U)}}
\DoxyCodeLine{02009\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LCD\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02010\ }
\DoxyCodeLine{02011\ \textcolor{preprocessor}{\#if\ defined(RCC\_APB1ENR1\_RTCAPBEN)}}
\DoxyCodeLine{02012\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTCAPB\_IS\_CLK\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_RTCAPBEN)\ ==\ 0U)}}
\DoxyCodeLine{02013\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_APB1ENR1\_RTCAPBEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02014\ }
\DoxyCodeLine{02015\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_WWDG\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_WWDGEN)\ ==\ 0U)}}
\DoxyCodeLine{02016\ }
\DoxyCodeLine{02017\ \textcolor{preprocessor}{\#if\ defined(SPI2)}}
\DoxyCodeLine{02018\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_SPI2EN)\ ==\ 0U)}}
\DoxyCodeLine{02019\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPI2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02020\ }
\DoxyCodeLine{02021\ \textcolor{preprocessor}{\#if\ defined(SPI3)}}
\DoxyCodeLine{02022\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_SPI3EN)\ ==\ 0U)}}
\DoxyCodeLine{02023\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPI3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02024\ }
\DoxyCodeLine{02025\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_IS\_CLK\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_USART2EN)\ ==\ 0U)}}
\DoxyCodeLine{02026\ }
\DoxyCodeLine{02027\ \textcolor{preprocessor}{\#if\ defined(USART3)}}
\DoxyCodeLine{02028\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_IS\_CLK\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_USART3EN)\ ==\ 0U)}}
\DoxyCodeLine{02029\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02030\ }
\DoxyCodeLine{02031\ \textcolor{preprocessor}{\#if\ defined(UART4)}}
\DoxyCodeLine{02032\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_IS\_CLK\_DISABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_UART4EN)\ ==\ 0U)}}
\DoxyCodeLine{02033\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UART4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02034\ }
\DoxyCodeLine{02035\ \textcolor{preprocessor}{\#if\ defined(UART5)}}
\DoxyCodeLine{02036\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_IS\_CLK\_DISABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_UART5EN)\ ==\ 0U)}}
\DoxyCodeLine{02037\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UART5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02038\ }
\DoxyCodeLine{02039\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_I2C1EN)\ ==\ 0U)}}
\DoxyCodeLine{02040\ }
\DoxyCodeLine{02041\ \textcolor{preprocessor}{\#if\ defined(I2C2)}}
\DoxyCodeLine{02042\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_I2C2EN)\ ==\ 0U)}}
\DoxyCodeLine{02043\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02044\ }
\DoxyCodeLine{02045\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_I2C3EN)\ ==\ 0U)}}
\DoxyCodeLine{02046\ }
\DoxyCodeLine{02047\ \textcolor{preprocessor}{\#if\ defined(I2C4)}}
\DoxyCodeLine{02048\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C4\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR2,\ RCC\_APB1ENR2\_I2C4EN)\ ==\ 0U)}}
\DoxyCodeLine{02049\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02050\ }
\DoxyCodeLine{02051\ \textcolor{preprocessor}{\#if\ defined(CRS)}}
\DoxyCodeLine{02052\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_CRSEN)\ ==\ 0U)}}
\DoxyCodeLine{02053\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CRS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02054\ }
\DoxyCodeLine{02055\ \textcolor{preprocessor}{\#if\ defined(CAN1)}}
\DoxyCodeLine{02056\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_CAN1EN)\ ==\ 0U)}}
\DoxyCodeLine{02057\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CAN1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02058\ }
\DoxyCodeLine{02059\ \textcolor{preprocessor}{\#if\ defined(CAN2)}}
\DoxyCodeLine{02060\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_CAN2EN)\ ==\ 0U)}}
\DoxyCodeLine{02061\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CAN2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02062\ }
\DoxyCodeLine{02063\ \textcolor{preprocessor}{\#if\ defined(USB)}}
\DoxyCodeLine{02064\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_USBFSEN)\ ==\ 0U)}}
\DoxyCodeLine{02065\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USB\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02066\ }
\DoxyCodeLine{02067\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PWR\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_PWREN)\ ==\ 0U)}}
\DoxyCodeLine{02068\ }
\DoxyCodeLine{02069\ \textcolor{preprocessor}{\#if\ defined(DAC1)}}
\DoxyCodeLine{02070\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC1\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_DAC1EN)\ ==\ 0U)}}
\DoxyCodeLine{02071\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DAC1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02072\ }
\DoxyCodeLine{02073\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OPAMP\_IS\_CLK\_DISABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_OPAMPEN)\ ==\ 0U)}}
\DoxyCodeLine{02074\ }
\DoxyCodeLine{02075\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_LPTIM1EN)\ ==\ 0U)}}
\DoxyCodeLine{02076\ }
\DoxyCodeLine{02077\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART1\_IS\_CLK\_DISABLED()\ \ \ \ (READ\_BIT(RCC-\/>APB1ENR2,\ RCC\_APB1ENR2\_LPUART1EN)\ ==\ 0U)}}
\DoxyCodeLine{02078\ }
\DoxyCodeLine{02079\ \textcolor{preprocessor}{\#if\ defined(SWPMI1)}}
\DoxyCodeLine{02080\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SWPMI1\_IS\_CLK\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR2,\ RCC\_APB1ENR2\_SWPMI1EN)\ ==\ 0U)}}
\DoxyCodeLine{02081\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SWPMI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02082\ }
\DoxyCodeLine{02083\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM2\_IS\_CLK\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR2,\ RCC\_APB1ENR2\_LPTIM2EN)\ ==\ 0U)}}
\DoxyCodeLine{02084\ }
\DoxyCodeLine{02097\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SYSCFGEN)\ !=\ 0U)}}
\DoxyCodeLine{02098\ }
\DoxyCodeLine{02099\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FIREWALL\_IS\_CLK\_ENABLED()\ \ \ \ (READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_FWEN)\ !=\ 0U)}}
\DoxyCodeLine{02100\ }
\DoxyCodeLine{02101\ \textcolor{preprocessor}{\#if\ defined(SDMMC1)\ \&\&\ defined(RCC\_APB2ENR\_SDMMC1EN)}}
\DoxyCodeLine{02102\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDMMC1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SDMMC1EN)\ !=\ 0U)}}
\DoxyCodeLine{02103\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SDMMC1\ \&\&\ RCC\_APB2ENR\_SDMMC1EN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02104\ }
\DoxyCodeLine{02105\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM1EN)\ !=\ 0U)}}
\DoxyCodeLine{02106\ }
\DoxyCodeLine{02107\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI1EN)\ !=\ 0U)}}
\DoxyCodeLine{02108\ }
\DoxyCodeLine{02109\ \textcolor{preprocessor}{\#if\ defined(TIM8)}}
\DoxyCodeLine{02110\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM8EN)\ !=\ 0U)}}
\DoxyCodeLine{02111\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM8\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02112\ }
\DoxyCodeLine{02113\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_USART1EN)\ !=\ 0U)}}
\DoxyCodeLine{02114\ }
\DoxyCodeLine{02115\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM15\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM15EN)\ !=\ 0U)}}
\DoxyCodeLine{02116\ }
\DoxyCodeLine{02117\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM16\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM16EN)\ !=\ 0U)}}
\DoxyCodeLine{02118\ }
\DoxyCodeLine{02119\ \textcolor{preprocessor}{\#if\ defined(TIM17)}}
\DoxyCodeLine{02120\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM17\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM17EN)\ !=\ 0U)}}
\DoxyCodeLine{02121\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM17\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02122\ }
\DoxyCodeLine{02123\ \textcolor{preprocessor}{\#if\ defined(SAI1)}}
\DoxyCodeLine{02124\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SAI1EN)\ !=\ 0U)}}
\DoxyCodeLine{02125\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02126\ }
\DoxyCodeLine{02127\ \textcolor{preprocessor}{\#if\ defined(SAI2)}}
\DoxyCodeLine{02128\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI2\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SAI2EN)\ !=\ 0U)}}
\DoxyCodeLine{02129\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02130\ }
\DoxyCodeLine{02131\ \textcolor{preprocessor}{\#if\ defined(DFSDM1\_Filter0)}}
\DoxyCodeLine{02132\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_DFSDM1EN)\ !=\ 0U)}}
\DoxyCodeLine{02133\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DFSDM1\_Filter0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02134\ }
\DoxyCodeLine{02135\ \textcolor{preprocessor}{\#if\ defined(LTDC)}}
\DoxyCodeLine{02136\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LTDC\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_LTDCEN)\ !=\ 0U)}}
\DoxyCodeLine{02137\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LTDC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02138\ }
\DoxyCodeLine{02139\ \textcolor{preprocessor}{\#if\ defined(DSI)}}
\DoxyCodeLine{02140\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DSI\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_DSIEN)\ !=\ 0U)}}
\DoxyCodeLine{02141\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DSI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02142\ }
\DoxyCodeLine{02143\ }
\DoxyCodeLine{02144\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SYSCFGEN)\ ==\ 0U)}}
\DoxyCodeLine{02145\ }
\DoxyCodeLine{02146\ \textcolor{preprocessor}{\#if\ defined(SDMMC1)\ \&\&\ defined(RCC\_APB2ENR\_SDMMC1EN)}}
\DoxyCodeLine{02147\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDMMC1\_IS\_CLK\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SDMMC1EN)\ ==\ 0U)}}
\DoxyCodeLine{02148\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SDMMC1\ \&\&\ RCC\_APB2ENR\_SDMMC1EN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02149\ }
\DoxyCodeLine{02150\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM1EN)\ ==\ 0U)}}
\DoxyCodeLine{02151\ }
\DoxyCodeLine{02152\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI1EN)\ ==\ 0U)}}
\DoxyCodeLine{02153\ }
\DoxyCodeLine{02154\ \textcolor{preprocessor}{\#if\ defined(TIM8)}}
\DoxyCodeLine{02155\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM8EN)\ ==\ 0U)}}
\DoxyCodeLine{02156\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM8\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02157\ }
\DoxyCodeLine{02158\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_IS\_CLK\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_USART1EN)\ ==\ 0U)}}
\DoxyCodeLine{02159\ }
\DoxyCodeLine{02160\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM15\_IS\_CLK\_DISABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM15EN)\ ==\ 0U)}}
\DoxyCodeLine{02161\ }
\DoxyCodeLine{02162\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM16\_IS\_CLK\_DISABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM16EN)\ ==\ 0U)}}
\DoxyCodeLine{02163\ }
\DoxyCodeLine{02164\ \textcolor{preprocessor}{\#if\ defined(TIM17)}}
\DoxyCodeLine{02165\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM17\_IS\_CLK\_DISABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM17EN)\ ==\ 0U)}}
\DoxyCodeLine{02166\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM17\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02167\ }
\DoxyCodeLine{02168\ \textcolor{preprocessor}{\#if\ defined(SAI1)}}
\DoxyCodeLine{02169\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SAI1EN)\ ==\ 0U)}}
\DoxyCodeLine{02170\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02171\ }
\DoxyCodeLine{02172\ \textcolor{preprocessor}{\#if\ defined(SAI2)}}
\DoxyCodeLine{02173\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI2\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SAI2EN)\ ==\ 0U)}}
\DoxyCodeLine{02174\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02175\ }
\DoxyCodeLine{02176\ \textcolor{preprocessor}{\#if\ defined(DFSDM1\_Filter0)}}
\DoxyCodeLine{02177\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM1\_IS\_CLK\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_DFSDM1EN)\ ==\ 0U)}}
\DoxyCodeLine{02178\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DFSDM1\_Filter0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02179\ }
\DoxyCodeLine{02180\ \textcolor{preprocessor}{\#if\ defined(LTDC)}}
\DoxyCodeLine{02181\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LTDC\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_LTDCEN)\ ==\ 0U)}}
\DoxyCodeLine{02182\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LTDC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02183\ }
\DoxyCodeLine{02184\ \textcolor{preprocessor}{\#if\ defined(DSI)}}
\DoxyCodeLine{02185\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DSI\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_DSIEN)\ ==\ 0U)}}
\DoxyCodeLine{02186\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DSI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02187\ }
\DoxyCodeLine{02196\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB1\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ WRITE\_REG(RCC-\/>AHB1RSTR,\ 0xFFFFFFFFUL)}}
\DoxyCodeLine{02197\ }
\DoxyCodeLine{02198\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA1\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1RSTR,\ RCC\_AHB1RSTR\_DMA1RST)}}
\DoxyCodeLine{02199\ }
\DoxyCodeLine{02200\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1RSTR,\ RCC\_AHB1RSTR\_DMA2RST)}}
\DoxyCodeLine{02201\ }
\DoxyCodeLine{02202\ \textcolor{preprocessor}{\#if\ defined(DMAMUX1)}}
\DoxyCodeLine{02203\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMAMUX1\_FORCE\_RESET()\ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1RSTR,\ RCC\_AHB1RSTR\_DMAMUX1RST)}}
\DoxyCodeLine{02204\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DMAMUX1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02205\ }
\DoxyCodeLine{02206\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLASH\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1RSTR,\ RCC\_AHB1RSTR\_FLASHRST)}}
\DoxyCodeLine{02207\ }
\DoxyCodeLine{02208\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1RSTR,\ RCC\_AHB1RSTR\_CRCRST)}}
\DoxyCodeLine{02209\ }
\DoxyCodeLine{02210\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TSC\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1RSTR,\ RCC\_AHB1RSTR\_TSCRST)}}
\DoxyCodeLine{02211\ }
\DoxyCodeLine{02212\ \textcolor{preprocessor}{\#if\ defined(DMA2D)}}
\DoxyCodeLine{02213\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2D\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1RSTR,\ RCC\_AHB1RSTR\_DMA2DRST)}}
\DoxyCodeLine{02214\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DMA2D\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02215\ }
\DoxyCodeLine{02216\ \textcolor{preprocessor}{\#if\ defined(GFXMMU)}}
\DoxyCodeLine{02217\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GFXMMU\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1RSTR,\ RCC\_AHB1RSTR\_GFXMMURST)}}
\DoxyCodeLine{02218\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GFXMMU\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02219\ }
\DoxyCodeLine{02220\ }
\DoxyCodeLine{02221\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB1\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ WRITE\_REG(RCC-\/>AHB1RSTR,\ 0x00000000UL)}}
\DoxyCodeLine{02222\ }
\DoxyCodeLine{02223\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA1\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB1RSTR,\ RCC\_AHB1RSTR\_DMA1RST)}}
\DoxyCodeLine{02224\ }
\DoxyCodeLine{02225\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB1RSTR,\ RCC\_AHB1RSTR\_DMA2RST)}}
\DoxyCodeLine{02226\ }
\DoxyCodeLine{02227\ \textcolor{preprocessor}{\#if\ defined(DMAMUX1)}}
\DoxyCodeLine{02228\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMAMUX1\_RELEASE\_RESET()\ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB1RSTR,\ RCC\_AHB1RSTR\_DMAMUX1RST)}}
\DoxyCodeLine{02229\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DMAMUX1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02230\ }
\DoxyCodeLine{02231\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLASH\_RELEASE\_RESET()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB1RSTR,\ RCC\_AHB1RSTR\_FLASHRST)}}
\DoxyCodeLine{02232\ }
\DoxyCodeLine{02233\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB1RSTR,\ RCC\_AHB1RSTR\_CRCRST)}}
\DoxyCodeLine{02234\ }
\DoxyCodeLine{02235\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TSC\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB1RSTR,\ RCC\_AHB1RSTR\_TSCRST)}}
\DoxyCodeLine{02236\ }
\DoxyCodeLine{02237\ \textcolor{preprocessor}{\#if\ defined(DMA2D)}}
\DoxyCodeLine{02238\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2D\_RELEASE\_RESET()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB1RSTR,\ RCC\_AHB1RSTR\_DMA2DRST)}}
\DoxyCodeLine{02239\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DMA2D\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02240\ }
\DoxyCodeLine{02241\ \textcolor{preprocessor}{\#if\ defined(GFXMMU)}}
\DoxyCodeLine{02242\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GFXMMU\_RELEASE\_RESET()\ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB1RSTR,\ RCC\_AHB1RSTR\_GFXMMURST)}}
\DoxyCodeLine{02243\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GFXMMU\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02244\ }
\DoxyCodeLine{02253\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB2\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ WRITE\_REG(RCC-\/>AHB2RSTR,\ 0xFFFFFFFFUL)}}
\DoxyCodeLine{02254\ }
\DoxyCodeLine{02255\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_GPIOARST)}}
\DoxyCodeLine{02256\ }
\DoxyCodeLine{02257\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_GPIOBRST)}}
\DoxyCodeLine{02258\ }
\DoxyCodeLine{02259\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_GPIOCRST)}}
\DoxyCodeLine{02260\ }
\DoxyCodeLine{02261\ \textcolor{preprocessor}{\#if\ defined(GPIOD)}}
\DoxyCodeLine{02262\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_GPIODRST)}}
\DoxyCodeLine{02263\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOD\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02264\ }
\DoxyCodeLine{02265\ \textcolor{preprocessor}{\#if\ defined(GPIOE)}}
\DoxyCodeLine{02266\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_GPIOERST)}}
\DoxyCodeLine{02267\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02268\ }
\DoxyCodeLine{02269\ \textcolor{preprocessor}{\#if\ defined(GPIOF)}}
\DoxyCodeLine{02270\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_GPIOFRST)}}
\DoxyCodeLine{02271\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOF\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02272\ }
\DoxyCodeLine{02273\ \textcolor{preprocessor}{\#if\ defined(GPIOG)}}
\DoxyCodeLine{02274\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_GPIOGRST)}}
\DoxyCodeLine{02275\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOG\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02276\ }
\DoxyCodeLine{02277\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOH\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_GPIOHRST)}}
\DoxyCodeLine{02278\ }
\DoxyCodeLine{02279\ \textcolor{preprocessor}{\#if\ defined(GPIOI)}}
\DoxyCodeLine{02280\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOI\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_GPIOIRST)}}
\DoxyCodeLine{02281\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02282\ }
\DoxyCodeLine{02283\ \textcolor{preprocessor}{\#if\ defined(USB\_OTG\_FS)}}
\DoxyCodeLine{02284\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_FORCE\_RESET()\ \ \ \ \ SET\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_OTGFSRST)}}
\DoxyCodeLine{02285\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USB\_OTG\_FS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02286\ }
\DoxyCodeLine{02287\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_ADCRST)}}
\DoxyCodeLine{02288\ }
\DoxyCodeLine{02289\ \textcolor{preprocessor}{\#if\ defined(DCMI)}}
\DoxyCodeLine{02290\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_DCMIRST)}}
\DoxyCodeLine{02291\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DCMI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02292\ }
\DoxyCodeLine{02293\ \textcolor{preprocessor}{\#if\ defined(PKA)}}
\DoxyCodeLine{02294\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PKA\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_PKARST)}}
\DoxyCodeLine{02295\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PKA\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02296\ }
\DoxyCodeLine{02297\ \textcolor{preprocessor}{\#if\ defined(AES)}}
\DoxyCodeLine{02298\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AES\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_AESRST)}}
\DoxyCodeLine{02299\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ AES\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02300\ }
\DoxyCodeLine{02301\ \textcolor{preprocessor}{\#if\ defined(HASH)}}
\DoxyCodeLine{02302\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HASH\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_HASHRST)}}
\DoxyCodeLine{02303\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HASH\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02304\ }
\DoxyCodeLine{02305\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_RNGRST)}}
\DoxyCodeLine{02306\ }
\DoxyCodeLine{02307\ \textcolor{preprocessor}{\#if\ defined(OCTOSPIM)}}
\DoxyCodeLine{02308\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OSPIM\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_OSPIMRST)}}
\DoxyCodeLine{02309\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ OCTOSPIM\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02310\ }
\DoxyCodeLine{02311\ \textcolor{preprocessor}{\#if\ defined(SDMMC1)\ \&\&\ defined(RCC\_AHB2RSTR\_SDMMC1RST)}}
\DoxyCodeLine{02312\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDMMC1\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_SDMMC1RST)}}
\DoxyCodeLine{02313\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SDMMC1\ \&\&\ RCC\_AHB2RSTR\_SDMMC1RST\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02314\ }
\DoxyCodeLine{02315\ \textcolor{preprocessor}{\#if\ defined(SDMMC2)}}
\DoxyCodeLine{02316\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDMMC2\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_SDMMC2RST)}}
\DoxyCodeLine{02317\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SDMMC2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02318\ }
\DoxyCodeLine{02319\ }
\DoxyCodeLine{02320\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB2\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ WRITE\_REG(RCC-\/>AHB2RSTR,\ 0x00000000UL)}}
\DoxyCodeLine{02321\ }
\DoxyCodeLine{02322\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_RELEASE\_RESET()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_GPIOARST)}}
\DoxyCodeLine{02323\ }
\DoxyCodeLine{02324\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_RELEASE\_RESET()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_GPIOBRST)}}
\DoxyCodeLine{02325\ }
\DoxyCodeLine{02326\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_RELEASE\_RESET()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_GPIOCRST)}}
\DoxyCodeLine{02327\ }
\DoxyCodeLine{02328\ \textcolor{preprocessor}{\#if\ defined(GPIOD)}}
\DoxyCodeLine{02329\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_RELEASE\_RESET()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_GPIODRST)}}
\DoxyCodeLine{02330\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOD\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02331\ }
\DoxyCodeLine{02332\ \textcolor{preprocessor}{\#if\ defined(GPIOE)}}
\DoxyCodeLine{02333\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_RELEASE\_RESET()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_GPIOERST)}}
\DoxyCodeLine{02334\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02335\ }
\DoxyCodeLine{02336\ \textcolor{preprocessor}{\#if\ defined(GPIOF)}}
\DoxyCodeLine{02337\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_RELEASE\_RESET()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_GPIOFRST)}}
\DoxyCodeLine{02338\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOF\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02339\ }
\DoxyCodeLine{02340\ \textcolor{preprocessor}{\#if\ defined(GPIOG)}}
\DoxyCodeLine{02341\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_RELEASE\_RESET()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_GPIOGRST)}}
\DoxyCodeLine{02342\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOG\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02343\ }
\DoxyCodeLine{02344\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOH\_RELEASE\_RESET()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_GPIOHRST)}}
\DoxyCodeLine{02345\ }
\DoxyCodeLine{02346\ \textcolor{preprocessor}{\#if\ defined(GPIOI)}}
\DoxyCodeLine{02347\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOI\_RELEASE\_RESET()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_GPIOIRST)}}
\DoxyCodeLine{02348\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02349\ }
\DoxyCodeLine{02350\ \textcolor{preprocessor}{\#if\ defined(USB\_OTG\_FS)}}
\DoxyCodeLine{02351\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_RELEASE\_RESET()\ \ \ CLEAR\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_OTGFSRST)}}
\DoxyCodeLine{02352\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USB\_OTG\_FS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02353\ }
\DoxyCodeLine{02354\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_ADCRST)}}
\DoxyCodeLine{02355\ }
\DoxyCodeLine{02356\ \textcolor{preprocessor}{\#if\ defined(DCMI)}}
\DoxyCodeLine{02357\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_DCMIRST)}}
\DoxyCodeLine{02358\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DCMI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02359\ }
\DoxyCodeLine{02360\ \textcolor{preprocessor}{\#if\ defined(PKA)}}
\DoxyCodeLine{02361\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PKA\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_PKARST)}}
\DoxyCodeLine{02362\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PKA\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02363\ }
\DoxyCodeLine{02364\ \textcolor{preprocessor}{\#if\ defined(AES)}}
\DoxyCodeLine{02365\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AES\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_AESRST)}}
\DoxyCodeLine{02366\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ AES\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02367\ }
\DoxyCodeLine{02368\ \textcolor{preprocessor}{\#if\ defined(HASH)}}
\DoxyCodeLine{02369\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HASH\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_HASHRST)}}
\DoxyCodeLine{02370\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HASH\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02371\ }
\DoxyCodeLine{02372\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_RNGRST)}}
\DoxyCodeLine{02373\ }
\DoxyCodeLine{02374\ \textcolor{preprocessor}{\#if\ defined(OCTOSPIM)}}
\DoxyCodeLine{02375\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OSPIM\_RELEASE\_RESET()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_OSPIMRST)}}
\DoxyCodeLine{02376\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ OCTOSPIM\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02377\ }
\DoxyCodeLine{02378\ \textcolor{preprocessor}{\#if\ defined(SDMMC1)\ \&\&\ defined(RCC\_AHB2RSTR\_SDMMC1RST)}}
\DoxyCodeLine{02379\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDMMC1\_RELEASE\_RESET()\ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_SDMMC1RST)}}
\DoxyCodeLine{02380\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SDMMC1\ \&\&\ RCC\_AHB2RSTR\_SDMMC1RST\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02381\ }
\DoxyCodeLine{02382\ \textcolor{preprocessor}{\#if\ defined(SDMMC2)}}
\DoxyCodeLine{02383\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDMMC2\_RELEASE\_RESET()\ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_SDMMC2RST)}}
\DoxyCodeLine{02384\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SDMMC2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02385\ }
\DoxyCodeLine{02394\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB3\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ WRITE\_REG(RCC-\/>AHB3RSTR,\ 0xFFFFFFFFUL)}}
\DoxyCodeLine{02395\ }
\DoxyCodeLine{02396\ \textcolor{preprocessor}{\#if\ defined(FMC\_BANK1)}}
\DoxyCodeLine{02397\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMC\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB3RSTR,\ RCC\_AHB3RSTR\_FMCRST)}}
\DoxyCodeLine{02398\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_BANK1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02399\ }
\DoxyCodeLine{02400\ \textcolor{preprocessor}{\#if\ defined(QUADSPI)}}
\DoxyCodeLine{02401\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB3RSTR,\ RCC\_AHB3RSTR\_QSPIRST)}}
\DoxyCodeLine{02402\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ QUADSPI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02403\ }
\DoxyCodeLine{02404\ \textcolor{preprocessor}{\#if\ defined(OCTOSPI1)}}
\DoxyCodeLine{02405\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OSPI1\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB3RSTR,\ RCC\_AHB3RSTR\_OSPI1RST)}}
\DoxyCodeLine{02406\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ OCTOSPI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02407\ }
\DoxyCodeLine{02408\ \textcolor{preprocessor}{\#if\ defined(OCTOSPI2)}}
\DoxyCodeLine{02409\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OSPI2\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB3RSTR,\ RCC\_AHB3RSTR\_OSPI2RST)}}
\DoxyCodeLine{02410\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ OCTOSPI2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02411\ }
\DoxyCodeLine{02412\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB3\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ WRITE\_REG(RCC-\/>AHB3RSTR,\ 0x00000000UL)}}
\DoxyCodeLine{02413\ }
\DoxyCodeLine{02414\ \textcolor{preprocessor}{\#if\ defined(FMC\_BANK1)}}
\DoxyCodeLine{02415\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMC\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB3RSTR,\ RCC\_AHB3RSTR\_FMCRST)}}
\DoxyCodeLine{02416\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_BANK1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02417\ }
\DoxyCodeLine{02418\ \textcolor{preprocessor}{\#if\ defined(QUADSPI)}}
\DoxyCodeLine{02419\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB3RSTR,\ RCC\_AHB3RSTR\_QSPIRST)}}
\DoxyCodeLine{02420\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ QUADSPI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02421\ }
\DoxyCodeLine{02422\ \textcolor{preprocessor}{\#if\ defined(OCTOSPI1)}}
\DoxyCodeLine{02423\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OSPI1\_RELEASE\_RESET()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB3RSTR,\ RCC\_AHB3RSTR\_OSPI1RST)}}
\DoxyCodeLine{02424\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ OCTOSPI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02425\ }
\DoxyCodeLine{02426\ \textcolor{preprocessor}{\#if\ defined(OCTOSPI2)}}
\DoxyCodeLine{02427\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OSPI2\_RELEASE\_RESET()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB3RSTR,\ RCC\_AHB3RSTR\_OSPI2RST)}}
\DoxyCodeLine{02428\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ OCTOSPI2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02429\ }
\DoxyCodeLine{02438\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB1\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{02439\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ WRITE\_REG(RCC-\/>APB1RSTR1,\ 0xFFFFFFFFUL);\ \(\backslash\)}}
\DoxyCodeLine{02440\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ WRITE\_REG(RCC-\/>APB1RSTR2,\ 0xFFFFFFFFUL);\ \(\backslash\)}}
\DoxyCodeLine{02441\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{02442\ }
\DoxyCodeLine{02443\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_TIM2RST)}}
\DoxyCodeLine{02444\ }
\DoxyCodeLine{02445\ \textcolor{preprocessor}{\#if\ defined(TIM3)}}
\DoxyCodeLine{02446\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_TIM3RST)}}
\DoxyCodeLine{02447\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02448\ }
\DoxyCodeLine{02449\ \textcolor{preprocessor}{\#if\ defined(TIM4)}}
\DoxyCodeLine{02450\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_TIM4RST)}}
\DoxyCodeLine{02451\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02452\ }
\DoxyCodeLine{02453\ \textcolor{preprocessor}{\#if\ defined(TIM5)}}
\DoxyCodeLine{02454\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM5\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_TIM5RST)}}
\DoxyCodeLine{02455\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02456\ }
\DoxyCodeLine{02457\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_TIM6RST)}}
\DoxyCodeLine{02458\ }
\DoxyCodeLine{02459\ \textcolor{preprocessor}{\#if\ defined(TIM7)}}
\DoxyCodeLine{02460\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_TIM7RST)}}
\DoxyCodeLine{02461\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM7\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02462\ }
\DoxyCodeLine{02463\ \textcolor{preprocessor}{\#if\ defined(LCD)}}
\DoxyCodeLine{02464\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LCD\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_LCDRST)}}
\DoxyCodeLine{02465\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LCD\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02466\ }
\DoxyCodeLine{02467\ \textcolor{preprocessor}{\#if\ defined(SPI2)}}
\DoxyCodeLine{02468\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_SPI2RST)}}
\DoxyCodeLine{02469\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPI2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02470\ }
\DoxyCodeLine{02471\ \textcolor{preprocessor}{\#if\ defined(SPI3)}}
\DoxyCodeLine{02472\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_SPI3RST)}}
\DoxyCodeLine{02473\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPI3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02474\ }
\DoxyCodeLine{02475\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_USART2RST)}}
\DoxyCodeLine{02476\ }
\DoxyCodeLine{02477\ \textcolor{preprocessor}{\#if\ defined(USART3)}}
\DoxyCodeLine{02478\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_USART3RST)}}
\DoxyCodeLine{02479\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02480\ }
\DoxyCodeLine{02481\ \textcolor{preprocessor}{\#if\ defined(UART4)}}
\DoxyCodeLine{02482\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_UART4RST)}}
\DoxyCodeLine{02483\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UART4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02484\ }
\DoxyCodeLine{02485\ \textcolor{preprocessor}{\#if\ defined(UART5)}}
\DoxyCodeLine{02486\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_UART5RST)}}
\DoxyCodeLine{02487\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UART5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02488\ }
\DoxyCodeLine{02489\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_I2C1RST)}}
\DoxyCodeLine{02490\ }
\DoxyCodeLine{02491\ \textcolor{preprocessor}{\#if\ defined(I2C2)}}
\DoxyCodeLine{02492\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_I2C2RST)}}
\DoxyCodeLine{02493\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02494\ }
\DoxyCodeLine{02495\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_I2C3RST)}}
\DoxyCodeLine{02496\ }
\DoxyCodeLine{02497\ \textcolor{preprocessor}{\#if\ defined(I2C4)}}
\DoxyCodeLine{02498\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C4\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1RSTR2,\ RCC\_APB1RSTR2\_I2C4RST)}}
\DoxyCodeLine{02499\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02500\ }
\DoxyCodeLine{02501\ \textcolor{preprocessor}{\#if\ defined(CRS)}}
\DoxyCodeLine{02502\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_CRSRST)}}
\DoxyCodeLine{02503\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CRS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02504\ }
\DoxyCodeLine{02505\ \textcolor{preprocessor}{\#if\ defined(CAN1)}}
\DoxyCodeLine{02506\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_CAN1RST)}}
\DoxyCodeLine{02507\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CAN1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02508\ }
\DoxyCodeLine{02509\ \textcolor{preprocessor}{\#if\ defined(CAN2)}}
\DoxyCodeLine{02510\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_CAN2RST)}}
\DoxyCodeLine{02511\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CAN2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02512\ }
\DoxyCodeLine{02513\ \textcolor{preprocessor}{\#if\ defined(USB)}}
\DoxyCodeLine{02514\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_USBFSRST)}}
\DoxyCodeLine{02515\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USB\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02516\ }
\DoxyCodeLine{02517\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PWR\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_PWRRST)}}
\DoxyCodeLine{02518\ }
\DoxyCodeLine{02519\ \textcolor{preprocessor}{\#if\ defined(DAC1)}}
\DoxyCodeLine{02520\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC1\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_DAC1RST)}}
\DoxyCodeLine{02521\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DAC1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02522\ }
\DoxyCodeLine{02523\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OPAMP\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_OPAMPRST)}}
\DoxyCodeLine{02524\ }
\DoxyCodeLine{02525\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_LPTIM1RST)}}
\DoxyCodeLine{02526\ }
\DoxyCodeLine{02527\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART1\_FORCE\_RESET()\ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1RSTR2,\ RCC\_APB1RSTR2\_LPUART1RST)}}
\DoxyCodeLine{02528\ }
\DoxyCodeLine{02529\ \textcolor{preprocessor}{\#if\ defined(SWPMI1)}}
\DoxyCodeLine{02530\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SWPMI1\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1RSTR2,\ RCC\_APB1RSTR2\_SWPMI1RST)}}
\DoxyCodeLine{02531\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SWPMI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02532\ }
\DoxyCodeLine{02533\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM2\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1RSTR2,\ RCC\_APB1RSTR2\_LPTIM2RST)}}
\DoxyCodeLine{02534\ }
\DoxyCodeLine{02535\ }
\DoxyCodeLine{02536\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB1\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{02537\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ WRITE\_REG(RCC-\/>APB1RSTR1,\ 0x00000000UL);\ \(\backslash\)}}
\DoxyCodeLine{02538\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ WRITE\_REG(RCC-\/>APB1RSTR2,\ 0x00000000UL);\ \(\backslash\)}}
\DoxyCodeLine{02539\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{02540\ }
\DoxyCodeLine{02541\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_TIM2RST)}}
\DoxyCodeLine{02542\ }
\DoxyCodeLine{02543\ \textcolor{preprocessor}{\#if\ defined(TIM3)}}
\DoxyCodeLine{02544\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_TIM3RST)}}
\DoxyCodeLine{02545\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02546\ }
\DoxyCodeLine{02547\ \textcolor{preprocessor}{\#if\ defined(TIM4)}}
\DoxyCodeLine{02548\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_TIM4RST)}}
\DoxyCodeLine{02549\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02550\ }
\DoxyCodeLine{02551\ \textcolor{preprocessor}{\#if\ defined(TIM5)}}
\DoxyCodeLine{02552\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM5\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_TIM5RST)}}
\DoxyCodeLine{02553\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02554\ }
\DoxyCodeLine{02555\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_TIM6RST)}}
\DoxyCodeLine{02556\ }
\DoxyCodeLine{02557\ \textcolor{preprocessor}{\#if\ defined(TIM7)}}
\DoxyCodeLine{02558\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_TIM7RST)}}
\DoxyCodeLine{02559\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM7\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02560\ }
\DoxyCodeLine{02561\ \textcolor{preprocessor}{\#if\ defined(LCD)}}
\DoxyCodeLine{02562\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LCD\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_LCDRST)}}
\DoxyCodeLine{02563\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LCD\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02564\ }
\DoxyCodeLine{02565\ \textcolor{preprocessor}{\#if\ defined(SPI2)}}
\DoxyCodeLine{02566\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_SPI2RST)}}
\DoxyCodeLine{02567\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPI2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02568\ }
\DoxyCodeLine{02569\ \textcolor{preprocessor}{\#if\ defined(SPI3)}}
\DoxyCodeLine{02570\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_SPI3RST)}}
\DoxyCodeLine{02571\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPI3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02572\ }
\DoxyCodeLine{02573\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_RELEASE\_RESET()\ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_USART2RST)}}
\DoxyCodeLine{02574\ }
\DoxyCodeLine{02575\ \textcolor{preprocessor}{\#if\ defined(USART3)}}
\DoxyCodeLine{02576\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_RELEASE\_RESET()\ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_USART3RST)}}
\DoxyCodeLine{02577\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02578\ }
\DoxyCodeLine{02579\ \textcolor{preprocessor}{\#if\ defined(UART4)}}
\DoxyCodeLine{02580\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_RELEASE\_RESET()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_UART4RST)}}
\DoxyCodeLine{02581\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UART4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02582\ }
\DoxyCodeLine{02583\ \textcolor{preprocessor}{\#if\ defined(UART5)}}
\DoxyCodeLine{02584\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_RELEASE\_RESET()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_UART5RST)}}
\DoxyCodeLine{02585\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UART5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02586\ }
\DoxyCodeLine{02587\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_I2C1RST)}}
\DoxyCodeLine{02588\ }
\DoxyCodeLine{02589\ \textcolor{preprocessor}{\#if\ defined(I2C2)}}
\DoxyCodeLine{02590\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_I2C2RST)}}
\DoxyCodeLine{02591\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02592\ }
\DoxyCodeLine{02593\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_I2C3RST)}}
\DoxyCodeLine{02594\ }
\DoxyCodeLine{02595\ \textcolor{preprocessor}{\#if\ defined(I2C4)}}
\DoxyCodeLine{02596\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C4\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1RSTR2,\ RCC\_APB1RSTR2\_I2C4RST)}}
\DoxyCodeLine{02597\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02598\ }
\DoxyCodeLine{02599\ \textcolor{preprocessor}{\#if\ defined(CRS)}}
\DoxyCodeLine{02600\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_CRSRST)}}
\DoxyCodeLine{02601\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CRS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02602\ }
\DoxyCodeLine{02603\ \textcolor{preprocessor}{\#if\ defined(CAN1)}}
\DoxyCodeLine{02604\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_CAN1RST)}}
\DoxyCodeLine{02605\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CAN1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02606\ }
\DoxyCodeLine{02607\ \textcolor{preprocessor}{\#if\ defined(CAN2)}}
\DoxyCodeLine{02608\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_CAN2RST)}}
\DoxyCodeLine{02609\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CAN2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02610\ }
\DoxyCodeLine{02611\ \textcolor{preprocessor}{\#if\ defined(USB)}}
\DoxyCodeLine{02612\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_USBFSRST)}}
\DoxyCodeLine{02613\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USB\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02614\ }
\DoxyCodeLine{02615\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PWR\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_PWRRST)}}
\DoxyCodeLine{02616\ }
\DoxyCodeLine{02617\ \textcolor{preprocessor}{\#if\ defined(DAC1)}}
\DoxyCodeLine{02618\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC1\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_DAC1RST)}}
\DoxyCodeLine{02619\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DAC1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02620\ }
\DoxyCodeLine{02621\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OPAMP\_RELEASE\_RESET()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_OPAMPRST)}}
\DoxyCodeLine{02622\ }
\DoxyCodeLine{02623\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_RELEASE\_RESET()\ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_LPTIM1RST)}}
\DoxyCodeLine{02624\ }
\DoxyCodeLine{02625\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART1\_RELEASE\_RESET()\ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1RSTR2,\ RCC\_APB1RSTR2\_LPUART1RST)}}
\DoxyCodeLine{02626\ }
\DoxyCodeLine{02627\ \textcolor{preprocessor}{\#if\ defined(SWPMI1)}}
\DoxyCodeLine{02628\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SWPMI1\_RELEASE\_RESET()\ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1RSTR2,\ RCC\_APB1RSTR2\_SWPMI1RST)}}
\DoxyCodeLine{02629\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SWPMI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02630\ }
\DoxyCodeLine{02631\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM2\_RELEASE\_RESET()\ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1RSTR2,\ RCC\_APB1RSTR2\_LPTIM2RST)}}
\DoxyCodeLine{02632\ }
\DoxyCodeLine{02641\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB2\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ WRITE\_REG(RCC-\/>APB2RSTR,\ 0xFFFFFFFFUL)}}
\DoxyCodeLine{02642\ }
\DoxyCodeLine{02643\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SYSCFG\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2RSTR,\ RCC\_APB2RSTR\_SYSCFGRST)}}
\DoxyCodeLine{02644\ }
\DoxyCodeLine{02645\ \textcolor{preprocessor}{\#if\ defined(SDMMC1)\ \&\&\ defined(RCC\_APB2RSTR\_SDMMC1RST)}}
\DoxyCodeLine{02646\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDMMC1\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2RSTR,\ RCC\_APB2RSTR\_SDMMC1RST)}}
\DoxyCodeLine{02647\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SDMMC1\ \&\&\ RCC\_APB2RSTR\_SDMMC1RST\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02648\ }
\DoxyCodeLine{02649\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2RSTR,\ RCC\_APB2RSTR\_TIM1RST)}}
\DoxyCodeLine{02650\ }
\DoxyCodeLine{02651\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2RSTR,\ RCC\_APB2RSTR\_SPI1RST)}}
\DoxyCodeLine{02652\ }
\DoxyCodeLine{02653\ \textcolor{preprocessor}{\#if\ defined(TIM8)}}
\DoxyCodeLine{02654\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2RSTR,\ RCC\_APB2RSTR\_TIM8RST)}}
\DoxyCodeLine{02655\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM8\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02656\ }
\DoxyCodeLine{02657\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2RSTR,\ RCC\_APB2RSTR\_USART1RST)}}
\DoxyCodeLine{02658\ }
\DoxyCodeLine{02659\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM15\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2RSTR,\ RCC\_APB2RSTR\_TIM15RST)}}
\DoxyCodeLine{02660\ }
\DoxyCodeLine{02661\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM16\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2RSTR,\ RCC\_APB2RSTR\_TIM16RST)}}
\DoxyCodeLine{02662\ }
\DoxyCodeLine{02663\ \textcolor{preprocessor}{\#if\ defined(TIM17)}}
\DoxyCodeLine{02664\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM17\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2RSTR,\ RCC\_APB2RSTR\_TIM17RST)}}
\DoxyCodeLine{02665\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM17\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02666\ }
\DoxyCodeLine{02667\ \textcolor{preprocessor}{\#if\ defined(SAI1)}}
\DoxyCodeLine{02668\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2RSTR,\ RCC\_APB2RSTR\_SAI1RST)}}
\DoxyCodeLine{02669\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02670\ }
\DoxyCodeLine{02671\ \textcolor{preprocessor}{\#if\ defined(SAI2)}}
\DoxyCodeLine{02672\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI2\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2RSTR,\ RCC\_APB2RSTR\_SAI2RST)}}
\DoxyCodeLine{02673\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02674\ }
\DoxyCodeLine{02675\ \textcolor{preprocessor}{\#if\ defined(DFSDM1\_Filter0)}}
\DoxyCodeLine{02676\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM1\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2RSTR,\ RCC\_APB2RSTR\_DFSDM1RST)}}
\DoxyCodeLine{02677\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DFSDM1\_Filter0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02678\ }
\DoxyCodeLine{02679\ \textcolor{preprocessor}{\#if\ defined(LTDC)}}
\DoxyCodeLine{02680\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LTDC\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2RSTR,\ RCC\_APB2RSTR\_LTDCRST)}}
\DoxyCodeLine{02681\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LTDC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02682\ }
\DoxyCodeLine{02683\ \textcolor{preprocessor}{\#if\ defined(DSI)}}
\DoxyCodeLine{02684\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DSI\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2RSTR,\ RCC\_APB2RSTR\_DSIRST)}}
\DoxyCodeLine{02685\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DSI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02686\ }
\DoxyCodeLine{02687\ }
\DoxyCodeLine{02688\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB2\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ WRITE\_REG(RCC-\/>APB2RSTR,\ 0x00000000UL)}}
\DoxyCodeLine{02689\ }
\DoxyCodeLine{02690\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SYSCFG\_RELEASE\_RESET()\ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB2RSTR,\ RCC\_APB2RSTR\_SYSCFGRST)}}
\DoxyCodeLine{02691\ }
\DoxyCodeLine{02692\ \textcolor{preprocessor}{\#if\ defined(SDMMC1)\ \&\&\ defined(RCC\_APB2RSTR\_SDMMC1RST)}}
\DoxyCodeLine{02693\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDMMC1\_RELEASE\_RESET()\ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB2RSTR,\ RCC\_APB2RSTR\_SDMMC1RST)}}
\DoxyCodeLine{02694\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SDMMC1\ \&\&\ RCC\_APB2RSTR\_SDMMC1RST\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02695\ }
\DoxyCodeLine{02696\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB2RSTR,\ RCC\_APB2RSTR\_TIM1RST)}}
\DoxyCodeLine{02697\ }
\DoxyCodeLine{02698\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB2RSTR,\ RCC\_APB2RSTR\_SPI1RST)}}
\DoxyCodeLine{02699\ }
\DoxyCodeLine{02700\ \textcolor{preprocessor}{\#if\ defined(TIM8)}}
\DoxyCodeLine{02701\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB2RSTR,\ RCC\_APB2RSTR\_TIM8RST)}}
\DoxyCodeLine{02702\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM8\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02703\ }
\DoxyCodeLine{02704\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_RELEASE\_RESET()\ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB2RSTR,\ RCC\_APB2RSTR\_USART1RST)}}
\DoxyCodeLine{02705\ }
\DoxyCodeLine{02706\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM15\_RELEASE\_RESET()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB2RSTR,\ RCC\_APB2RSTR\_TIM15RST)}}
\DoxyCodeLine{02707\ }
\DoxyCodeLine{02708\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM16\_RELEASE\_RESET()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB2RSTR,\ RCC\_APB2RSTR\_TIM16RST)}}
\DoxyCodeLine{02709\ }
\DoxyCodeLine{02710\ \textcolor{preprocessor}{\#if\ defined(TIM17)}}
\DoxyCodeLine{02711\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM17\_RELEASE\_RESET()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB2RSTR,\ RCC\_APB2RSTR\_TIM17RST)}}
\DoxyCodeLine{02712\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM17\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02713\ }
\DoxyCodeLine{02714\ \textcolor{preprocessor}{\#if\ defined(SAI1)}}
\DoxyCodeLine{02715\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB2RSTR,\ RCC\_APB2RSTR\_SAI1RST)}}
\DoxyCodeLine{02716\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02717\ }
\DoxyCodeLine{02718\ \textcolor{preprocessor}{\#if\ defined(SAI2)}}
\DoxyCodeLine{02719\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI2\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB2RSTR,\ RCC\_APB2RSTR\_SAI2RST)}}
\DoxyCodeLine{02720\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02721\ }
\DoxyCodeLine{02722\ \textcolor{preprocessor}{\#if\ defined(DFSDM1\_Filter0)}}
\DoxyCodeLine{02723\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM1\_RELEASE\_RESET()\ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB2RSTR,\ RCC\_APB2RSTR\_DFSDM1RST)}}
\DoxyCodeLine{02724\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DFSDM1\_Filter0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02725\ }
\DoxyCodeLine{02726\ \textcolor{preprocessor}{\#if\ defined(LTDC)}}
\DoxyCodeLine{02727\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LTDC\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB2RSTR,\ RCC\_APB2RSTR\_LTDCRST)}}
\DoxyCodeLine{02728\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LTDC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02729\ }
\DoxyCodeLine{02730\ \textcolor{preprocessor}{\#if\ defined(DSI)}}
\DoxyCodeLine{02731\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DSI\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB2RSTR,\ RCC\_APB2RSTR\_DSIRST)}}
\DoxyCodeLine{02732\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DSI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02733\ }
\DoxyCodeLine{02747\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_DMA1SMEN)}}
\DoxyCodeLine{02748\ }
\DoxyCodeLine{02749\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_DMA2SMEN)}}
\DoxyCodeLine{02750\ }
\DoxyCodeLine{02751\ \textcolor{preprocessor}{\#if\ defined(DMAMUX1)}}
\DoxyCodeLine{02752\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMAMUX1\_CLK\_SLEEP\_ENABLE()\ \ \ SET\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_DMAMUX1SMEN)}}
\DoxyCodeLine{02753\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DMAMUX1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02754\ }
\DoxyCodeLine{02755\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLASH\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ SET\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_FLASHSMEN)}}
\DoxyCodeLine{02756\ }
\DoxyCodeLine{02757\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ SET\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_SRAM1SMEN)}}
\DoxyCodeLine{02758\ }
\DoxyCodeLine{02759\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_CRCSMEN)}}
\DoxyCodeLine{02760\ }
\DoxyCodeLine{02761\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TSC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_TSCSMEN)}}
\DoxyCodeLine{02762\ }
\DoxyCodeLine{02763\ \textcolor{preprocessor}{\#if\ defined(DMA2D)}}
\DoxyCodeLine{02764\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2D\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ SET\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_DMA2DSMEN)}}
\DoxyCodeLine{02765\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DMA2D\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02766\ }
\DoxyCodeLine{02767\ \textcolor{preprocessor}{\#if\ defined(GFXMMU)}}
\DoxyCodeLine{02768\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GFXMMU\_CLK\_SLEEP\_ENABLE()\ \ \ \ SET\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_GFXMMUSMEN)}}
\DoxyCodeLine{02769\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GFXMMU\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02770\ }
\DoxyCodeLine{02771\ }
\DoxyCodeLine{02772\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_DMA1SMEN)}}
\DoxyCodeLine{02773\ }
\DoxyCodeLine{02774\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_DMA2SMEN)}}
\DoxyCodeLine{02775\ }
\DoxyCodeLine{02776\ \textcolor{preprocessor}{\#if\ defined(DMAMUX1)}}
\DoxyCodeLine{02777\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMAMUX1\_CLK\_SLEEP\_DISABLE()\ \ CLEAR\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_DMAMUX1SMEN)}}
\DoxyCodeLine{02778\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DMAMUX1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02779\ }
\DoxyCodeLine{02780\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLASH\_CLK\_SLEEP\_DISABLE()\ \ \ \ CLEAR\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_FLASHSMEN)}}
\DoxyCodeLine{02781\ }
\DoxyCodeLine{02782\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_DISABLE()\ \ \ \ CLEAR\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_SRAM1SMEN)}}
\DoxyCodeLine{02783\ }
\DoxyCodeLine{02784\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_CRCSMEN)}}
\DoxyCodeLine{02785\ }
\DoxyCodeLine{02786\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TSC\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_TSCSMEN)}}
\DoxyCodeLine{02787\ }
\DoxyCodeLine{02788\ \textcolor{preprocessor}{\#if\ defined(DMA2D)}}
\DoxyCodeLine{02789\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2D\_CLK\_SLEEP\_DISABLE()\ \ \ \ CLEAR\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_DMA2DSMEN)}}
\DoxyCodeLine{02790\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DMA2D\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02791\ }
\DoxyCodeLine{02792\ \textcolor{preprocessor}{\#if\ defined(GFXMMU)}}
\DoxyCodeLine{02793\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GFXMMU\_CLK\_SLEEP\_DISABLE()\ \ \ CLEAR\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_GFXMMUSMEN)}}
\DoxyCodeLine{02794\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GFXMMU\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02795\ }
\DoxyCodeLine{02809\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ SET\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_GPIOASMEN)}}
\DoxyCodeLine{02810\ }
\DoxyCodeLine{02811\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ SET\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_GPIOBSMEN)}}
\DoxyCodeLine{02812\ }
\DoxyCodeLine{02813\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ SET\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_GPIOCSMEN)}}
\DoxyCodeLine{02814\ }
\DoxyCodeLine{02815\ \textcolor{preprocessor}{\#if\ defined(GPIOD)}}
\DoxyCodeLine{02816\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ SET\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_GPIODSMEN)}}
\DoxyCodeLine{02817\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOD\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02818\ }
\DoxyCodeLine{02819\ \textcolor{preprocessor}{\#if\ defined(GPIOE)}}
\DoxyCodeLine{02820\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ SET\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_GPIOESMEN)}}
\DoxyCodeLine{02821\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02822\ }
\DoxyCodeLine{02823\ \textcolor{preprocessor}{\#if\ defined(GPIOF)}}
\DoxyCodeLine{02824\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ SET\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_GPIOFSMEN)}}
\DoxyCodeLine{02825\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOF\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02826\ }
\DoxyCodeLine{02827\ \textcolor{preprocessor}{\#if\ defined(GPIOG)}}
\DoxyCodeLine{02828\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ SET\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_GPIOGSMEN)}}
\DoxyCodeLine{02829\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOG\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02830\ }
\DoxyCodeLine{02831\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOH\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ SET\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_GPIOHSMEN)}}
\DoxyCodeLine{02832\ }
\DoxyCodeLine{02833\ \textcolor{preprocessor}{\#if\ defined(GPIOI)}}
\DoxyCodeLine{02834\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOI\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ SET\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_GPIOISMEN)}}
\DoxyCodeLine{02835\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02836\ }
\DoxyCodeLine{02837\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ SET\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_SRAM2SMEN)}}
\DoxyCodeLine{02838\ }
\DoxyCodeLine{02839\ \textcolor{preprocessor}{\#if\ defined(SRAM3)}}
\DoxyCodeLine{02840\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM3\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ SET\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_SRAM3SMEN)}}
\DoxyCodeLine{02841\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SRAM3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02842\ }
\DoxyCodeLine{02843\ \textcolor{preprocessor}{\#if\ defined(USB\_OTG\_FS)}}
\DoxyCodeLine{02844\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_SLEEP\_ENABLE()\ \ SET\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_OTGFSSMEN)}}
\DoxyCodeLine{02845\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USB\_OTG\_FS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02846\ }
\DoxyCodeLine{02847\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_ADCSMEN)}}
\DoxyCodeLine{02848\ }
\DoxyCodeLine{02849\ \textcolor{preprocessor}{\#if\ defined(DCMI)}}
\DoxyCodeLine{02850\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_DCMISMEN)}}
\DoxyCodeLine{02851\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DCMI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02852\ }
\DoxyCodeLine{02853\ \textcolor{preprocessor}{\#if\ defined(PKA)}}
\DoxyCodeLine{02854\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PKA\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_PKASMEN)}}
\DoxyCodeLine{02855\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PKA\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02856\ }
\DoxyCodeLine{02857\ \textcolor{preprocessor}{\#if\ defined(AES)}}
\DoxyCodeLine{02858\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AES\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_AESSMEN)}}
\DoxyCodeLine{02859\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ AES\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02860\ }
\DoxyCodeLine{02861\ \textcolor{preprocessor}{\#if\ defined(HASH)}}
\DoxyCodeLine{02862\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HASH\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_HASHSMEN)}}
\DoxyCodeLine{02863\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HASH\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02864\ }
\DoxyCodeLine{02865\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_RNGSMEN)}}
\DoxyCodeLine{02866\ }
\DoxyCodeLine{02867\ \textcolor{preprocessor}{\#if\ defined(OCTOSPIM)}}
\DoxyCodeLine{02868\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OSPIM\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ SET\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_OSPIMSMEN)}}
\DoxyCodeLine{02869\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ OCTOSPIM\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02870\ }
\DoxyCodeLine{02871\ \textcolor{preprocessor}{\#if\ defined(SDMMC1)\ \&\&\ defined(RCC\_AHB2SMENR\_SDMMC1SMEN)}}
\DoxyCodeLine{02872\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDMMC1\_CLK\_SLEEP\_ENABLE()\ \ \ \ SET\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_SDMMC1SMEN)}}
\DoxyCodeLine{02873\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SDMMC1\ \&\&\ RCC\_AHB2SMENR\_SDMMC1SMEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02874\ }
\DoxyCodeLine{02875\ \textcolor{preprocessor}{\#if\ defined(SDMMC2)}}
\DoxyCodeLine{02876\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDMMC2\_CLK\_SLEEP\_ENABLE()\ \ \ \ SET\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_SDMMC2SMEN)}}
\DoxyCodeLine{02877\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SDMMC2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02878\ }
\DoxyCodeLine{02879\ }
\DoxyCodeLine{02880\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_CLK\_SLEEP\_DISABLE()\ \ \ \ CLEAR\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_GPIOASMEN)}}
\DoxyCodeLine{02881\ }
\DoxyCodeLine{02882\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_CLK\_SLEEP\_DISABLE()\ \ \ \ CLEAR\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_GPIOBSMEN)}}
\DoxyCodeLine{02883\ }
\DoxyCodeLine{02884\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_CLK\_SLEEP\_DISABLE()\ \ \ \ CLEAR\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_GPIOCSMEN)}}
\DoxyCodeLine{02885\ }
\DoxyCodeLine{02886\ \textcolor{preprocessor}{\#if\ defined(GPIOD)}}
\DoxyCodeLine{02887\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_DISABLE()\ \ \ \ CLEAR\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_GPIODSMEN)}}
\DoxyCodeLine{02888\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOD\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02889\ }
\DoxyCodeLine{02890\ \textcolor{preprocessor}{\#if\ defined(GPIOE)}}
\DoxyCodeLine{02891\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_DISABLE()\ \ \ \ CLEAR\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_GPIOESMEN)}}
\DoxyCodeLine{02892\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02893\ }
\DoxyCodeLine{02894\ \textcolor{preprocessor}{\#if\ defined(GPIOF)}}
\DoxyCodeLine{02895\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_DISABLE()\ \ \ \ CLEAR\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_GPIOFSMEN)}}
\DoxyCodeLine{02896\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOF\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02897\ }
\DoxyCodeLine{02898\ \textcolor{preprocessor}{\#if\ defined(GPIOG)}}
\DoxyCodeLine{02899\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_CLK\_SLEEP\_DISABLE()\ \ \ \ CLEAR\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_GPIOGSMEN)}}
\DoxyCodeLine{02900\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOG\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02901\ }
\DoxyCodeLine{02902\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOH\_CLK\_SLEEP\_DISABLE()\ \ \ \ CLEAR\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_GPIOHSMEN)}}
\DoxyCodeLine{02903\ }
\DoxyCodeLine{02904\ \textcolor{preprocessor}{\#if\ defined(GPIOI)}}
\DoxyCodeLine{02905\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOI\_CLK\_SLEEP\_DISABLE()\ \ \ \ CLEAR\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_GPIOISMEN)}}
\DoxyCodeLine{02906\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02907\ }
\DoxyCodeLine{02908\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM2\_CLK\_SLEEP\_DISABLE()\ \ \ \ CLEAR\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_SRAM2SMEN)}}
\DoxyCodeLine{02909\ }
\DoxyCodeLine{02910\ \textcolor{preprocessor}{\#if\ defined(SRAM3)}}
\DoxyCodeLine{02911\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM3\_IS\_CLK\_SLEEP\_DISABLE()\ \ \ \ CLEAR\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_SRAM3SMEN)}}
\DoxyCodeLine{02912\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SRAM3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02913\ }
\DoxyCodeLine{02914\ \textcolor{preprocessor}{\#if\ defined(USB\_OTG\_FS)}}
\DoxyCodeLine{02915\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_SLEEP\_DISABLE()\ CLEAR\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_OTGFSSMEN)}}
\DoxyCodeLine{02916\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USB\_OTG\_FS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02917\ }
\DoxyCodeLine{02918\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_ADCSMEN)}}
\DoxyCodeLine{02919\ }
\DoxyCodeLine{02920\ \textcolor{preprocessor}{\#if\ defined(DCMI)}}
\DoxyCodeLine{02921\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_DCMISMEN)}}
\DoxyCodeLine{02922\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DCMI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02923\ }
\DoxyCodeLine{02924\ \textcolor{preprocessor}{\#if\ defined(PKA)}}
\DoxyCodeLine{02925\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PKA\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_PKASMEN)}}
\DoxyCodeLine{02926\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PKA\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02927\ }
\DoxyCodeLine{02928\ \textcolor{preprocessor}{\#if\ defined(AES)}}
\DoxyCodeLine{02929\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AES\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_AESSMEN)}}
\DoxyCodeLine{02930\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ AES\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02931\ }
\DoxyCodeLine{02932\ \textcolor{preprocessor}{\#if\ defined(HASH)}}
\DoxyCodeLine{02933\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HASH\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_HASHSMEN)}}
\DoxyCodeLine{02934\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HASH\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02935\ }
\DoxyCodeLine{02936\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_RNGSMEN)}}
\DoxyCodeLine{02937\ }
\DoxyCodeLine{02938\ \textcolor{preprocessor}{\#if\ defined(OCTOSPIM)}}
\DoxyCodeLine{02939\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OSPIM\_CLK\_SLEEP\_DISABLE()\ \ \ \ CLEAR\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_OSPIMSMEN)}}
\DoxyCodeLine{02940\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ OCTOSPIM\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02941\ }
\DoxyCodeLine{02942\ \textcolor{preprocessor}{\#if\ defined(SDMMC1)\ \&\&\ defined(RCC\_AHB2SMENR\_SDMMC1SMEN)}}
\DoxyCodeLine{02943\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDMMC1\_CLK\_SLEEP\_DISABLE()\ \ \ CLEAR\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_SDMMC1SMEN)}}
\DoxyCodeLine{02944\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SDMMC1\ \&\&\ RCC\_AHB2SMENR\_SDMMC1SMEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02945\ }
\DoxyCodeLine{02946\ \textcolor{preprocessor}{\#if\ defined(SDMMC2)}}
\DoxyCodeLine{02947\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDMMC2\_CLK\_SLEEP\_DISABLE()\ \ \ CLEAR\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_SDMMC2SMEN)}}
\DoxyCodeLine{02948\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SDMMC2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02949\ }
\DoxyCodeLine{02963\ \textcolor{preprocessor}{\#if\ defined(QUADSPI)}}
\DoxyCodeLine{02964\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>AHB3SMENR,\ RCC\_AHB3SMENR\_QSPISMEN)}}
\DoxyCodeLine{02965\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ QUADSPI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02966\ }
\DoxyCodeLine{02967\ \textcolor{preprocessor}{\#if\ defined(OCTOSPI1)}}
\DoxyCodeLine{02968\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OSPI1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ SET\_BIT(RCC-\/>AHB3SMENR,\ RCC\_AHB3SMENR\_OSPI1SMEN)}}
\DoxyCodeLine{02969\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ OCTOSPI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02970\ }
\DoxyCodeLine{02971\ \textcolor{preprocessor}{\#if\ defined(OCTOSPI2)}}
\DoxyCodeLine{02972\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OSPI2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ SET\_BIT(RCC-\/>AHB3SMENR,\ RCC\_AHB3SMENR\_OSPI2SMEN)}}
\DoxyCodeLine{02973\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ OCTOSPI2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02974\ }
\DoxyCodeLine{02975\ \textcolor{preprocessor}{\#if\ defined(FMC\_BANK1)}}
\DoxyCodeLine{02976\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB3SMENR,\ RCC\_AHB3SMENR\_FMCSMEN)}}
\DoxyCodeLine{02977\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_BANK1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02978\ }
\DoxyCodeLine{02979\ \textcolor{preprocessor}{\#if\ defined(QUADSPI)}}
\DoxyCodeLine{02980\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB3SMENR,\ RCC\_AHB3SMENR\_QSPISMEN)}}
\DoxyCodeLine{02981\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ QUADSPI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02982\ }
\DoxyCodeLine{02983\ \textcolor{preprocessor}{\#if\ defined(OCTOSPI1)}}
\DoxyCodeLine{02984\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OSPI1\_CLK\_SLEEP\_DISABLE()\ \ \ \ CLEAR\_BIT(RCC-\/>AHB3SMENR,\ RCC\_AHB3SMENR\_OSPI1SMEN)}}
\DoxyCodeLine{02985\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ OCTOSPI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02986\ }
\DoxyCodeLine{02987\ \textcolor{preprocessor}{\#if\ defined(OCTOSPI2)}}
\DoxyCodeLine{02988\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OSPI2\_CLK\_SLEEP\_DISABLE()\ \ \ \ CLEAR\_BIT(RCC-\/>AHB3SMENR,\ RCC\_AHB3SMENR\_OSPI2SMEN)}}
\DoxyCodeLine{02989\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ OCTOSPI2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02990\ }
\DoxyCodeLine{02991\ \textcolor{preprocessor}{\#if\ defined(FMC\_BANK1)}}
\DoxyCodeLine{02992\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMC\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB3SMENR,\ RCC\_AHB3SMENR\_FMCSMEN)}}
\DoxyCodeLine{02993\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_BANK1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02994\ }
\DoxyCodeLine{03008\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_TIM2SMEN)}}
\DoxyCodeLine{03009\ }
\DoxyCodeLine{03010\ \textcolor{preprocessor}{\#if\ defined(TIM3)}}
\DoxyCodeLine{03011\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_TIM3SMEN)}}
\DoxyCodeLine{03012\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03013\ }
\DoxyCodeLine{03014\ \textcolor{preprocessor}{\#if\ defined(TIM4)}}
\DoxyCodeLine{03015\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_TIM4SMEN)}}
\DoxyCodeLine{03016\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03017\ }
\DoxyCodeLine{03018\ \textcolor{preprocessor}{\#if\ defined(TIM5)}}
\DoxyCodeLine{03019\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM5\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_TIM5SMEN)}}
\DoxyCodeLine{03020\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03021\ }
\DoxyCodeLine{03022\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_TIM6SMEN)}}
\DoxyCodeLine{03023\ }
\DoxyCodeLine{03024\ \textcolor{preprocessor}{\#if\ defined(TIM7)}}
\DoxyCodeLine{03025\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_TIM7SMEN)}}
\DoxyCodeLine{03026\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM7\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03027\ }
\DoxyCodeLine{03028\ \textcolor{preprocessor}{\#if\ defined(LCD)}}
\DoxyCodeLine{03029\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LCD\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_LCDSMEN)}}
\DoxyCodeLine{03030\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LCD\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03031\ }
\DoxyCodeLine{03032\ \textcolor{preprocessor}{\#if\ defined(RCC\_APB1SMENR1\_RTCAPBSMEN)}}
\DoxyCodeLine{03033\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTCAPB\_CLK\_SLEEP\_ENABLE()\ \ \ \ SET\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_RTCAPBSMEN)}}
\DoxyCodeLine{03034\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_APB1SMENR1\_RTCAPBSMEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03035\ }
\DoxyCodeLine{03036\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_WWDG\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_WWDGSMEN)}}
\DoxyCodeLine{03037\ }
\DoxyCodeLine{03038\ \textcolor{preprocessor}{\#if\ defined(SPI2)}}
\DoxyCodeLine{03039\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_SPI2SMEN)}}
\DoxyCodeLine{03040\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPI2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03041\ }
\DoxyCodeLine{03042\ \textcolor{preprocessor}{\#if\ defined(SPI3)}}
\DoxyCodeLine{03043\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_SPI3SMEN)}}
\DoxyCodeLine{03044\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPI3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03045\ }
\DoxyCodeLine{03046\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_ENABLE()\ \ \ \ SET\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_USART2SMEN)}}
\DoxyCodeLine{03047\ }
\DoxyCodeLine{03048\ \textcolor{preprocessor}{\#if\ defined(USART3)}}
\DoxyCodeLine{03049\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_CLK\_SLEEP\_ENABLE()\ \ \ \ SET\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_USART3SMEN)}}
\DoxyCodeLine{03050\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03051\ }
\DoxyCodeLine{03052\ \textcolor{preprocessor}{\#if\ defined(UART4)}}
\DoxyCodeLine{03053\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ SET\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_UART4SMEN)}}
\DoxyCodeLine{03054\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UART4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03055\ }
\DoxyCodeLine{03056\ \textcolor{preprocessor}{\#if\ defined(UART5)}}
\DoxyCodeLine{03057\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ SET\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_UART5SMEN)}}
\DoxyCodeLine{03058\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UART5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03059\ }
\DoxyCodeLine{03060\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_I2C1SMEN)}}
\DoxyCodeLine{03061\ }
\DoxyCodeLine{03062\ \textcolor{preprocessor}{\#if\ defined(I2C2)}}
\DoxyCodeLine{03063\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_I2C2SMEN)}}
\DoxyCodeLine{03064\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03065\ }
\DoxyCodeLine{03066\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_I2C3SMEN)}}
\DoxyCodeLine{03067\ }
\DoxyCodeLine{03068\ \textcolor{preprocessor}{\#if\ defined(I2C4)}}
\DoxyCodeLine{03069\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C4\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>APB1SMENR2,\ RCC\_APB1SMENR2\_I2C4SMEN)}}
\DoxyCodeLine{03070\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03071\ }
\DoxyCodeLine{03072\ \textcolor{preprocessor}{\#if\ defined(CRS)}}
\DoxyCodeLine{03073\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_CRSSMEN)}}
\DoxyCodeLine{03074\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CRS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03075\ }
\DoxyCodeLine{03076\ \textcolor{preprocessor}{\#if\ defined(CAN1)}}
\DoxyCodeLine{03077\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_CAN1SMEN)}}
\DoxyCodeLine{03078\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CAN1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03079\ }
\DoxyCodeLine{03080\ \textcolor{preprocessor}{\#if\ defined(CAN2)}}
\DoxyCodeLine{03081\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_CAN2SMEN)}}
\DoxyCodeLine{03082\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CAN2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03083\ }
\DoxyCodeLine{03084\ \textcolor{preprocessor}{\#if\ defined(USB)}}
\DoxyCodeLine{03085\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_USBFSSMEN)}}
\DoxyCodeLine{03086\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USB\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03087\ }
\DoxyCodeLine{03088\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PWR\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_PWRSMEN)}}
\DoxyCodeLine{03089\ }
\DoxyCodeLine{03090\ \textcolor{preprocessor}{\#if\ defined(DAC1)}}
\DoxyCodeLine{03091\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_DAC1SMEN)}}
\DoxyCodeLine{03092\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DAC1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03093\ }
\DoxyCodeLine{03094\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OPAMP\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ SET\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_OPAMPSMEN)}}
\DoxyCodeLine{03095\ }
\DoxyCodeLine{03096\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_CLK\_SLEEP\_ENABLE()\ \ \ \ SET\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_LPTIM1SMEN)}}
\DoxyCodeLine{03097\ }
\DoxyCodeLine{03098\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART1\_CLK\_SLEEP\_ENABLE()\ \ \ SET\_BIT(RCC-\/>APB1SMENR2,\ RCC\_APB1SMENR2\_LPUART1SMEN)}}
\DoxyCodeLine{03099\ }
\DoxyCodeLine{03100\ \textcolor{preprocessor}{\#if\ defined(SWPMI1)}}
\DoxyCodeLine{03101\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SWPMI1\_CLK\_SLEEP\_ENABLE()\ \ \ \ SET\_BIT(RCC-\/>APB1SMENR2,\ RCC\_APB1SMENR2\_SWPMI1SMEN)}}
\DoxyCodeLine{03102\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SWPMI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03103\ }
\DoxyCodeLine{03104\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM2\_CLK\_SLEEP\_ENABLE()\ \ \ \ SET\_BIT(RCC-\/>APB1SMENR2,\ RCC\_APB1SMENR2\_LPTIM2SMEN)}}
\DoxyCodeLine{03105\ }
\DoxyCodeLine{03106\ }
\DoxyCodeLine{03107\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_TIM2SMEN)}}
\DoxyCodeLine{03108\ }
\DoxyCodeLine{03109\ \textcolor{preprocessor}{\#if\ defined(TIM3)}}
\DoxyCodeLine{03110\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_TIM3SMEN)}}
\DoxyCodeLine{03111\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03112\ }
\DoxyCodeLine{03113\ \textcolor{preprocessor}{\#if\ defined(TIM4)}}
\DoxyCodeLine{03114\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_TIM4SMEN)}}
\DoxyCodeLine{03115\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03116\ }
\DoxyCodeLine{03117\ \textcolor{preprocessor}{\#if\ defined(TIM5)}}
\DoxyCodeLine{03118\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM5\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_TIM5SMEN)}}
\DoxyCodeLine{03119\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03120\ }
\DoxyCodeLine{03121\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_TIM6SMEN)}}
\DoxyCodeLine{03122\ }
\DoxyCodeLine{03123\ \textcolor{preprocessor}{\#if\ defined(TIM7)}}
\DoxyCodeLine{03124\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_TIM7SMEN)}}
\DoxyCodeLine{03125\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM7\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03126\ }
\DoxyCodeLine{03127\ \textcolor{preprocessor}{\#if\ defined(LCD)}}
\DoxyCodeLine{03128\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LCD\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_LCDSMEN)}}
\DoxyCodeLine{03129\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LCD\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03130\ }
\DoxyCodeLine{03131\ \textcolor{preprocessor}{\#if\ defined(RCC\_APB1SMENR1\_RTCAPBSMEN)}}
\DoxyCodeLine{03132\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTCAPB\_CLK\_SLEEP\_DISABLE()\ \ \ CLEAR\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_RTCAPBSMEN)}}
\DoxyCodeLine{03133\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_APB1SMENR1\_RTCAPBSMEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03134\ }
\DoxyCodeLine{03135\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_WWDG\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_WWDGSMEN)}}
\DoxyCodeLine{03136\ }
\DoxyCodeLine{03137\ \textcolor{preprocessor}{\#if\ defined(SPI2)}}
\DoxyCodeLine{03138\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_SPI2SMEN)}}
\DoxyCodeLine{03139\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPI2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03140\ }
\DoxyCodeLine{03141\ \textcolor{preprocessor}{\#if\ defined(SPI3)}}
\DoxyCodeLine{03142\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_SPI3SMEN)}}
\DoxyCodeLine{03143\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPI3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03144\ }
\DoxyCodeLine{03145\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_DISABLE()\ \ \ CLEAR\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_USART2SMEN)}}
\DoxyCodeLine{03146\ }
\DoxyCodeLine{03147\ \textcolor{preprocessor}{\#if\ defined(USART3)}}
\DoxyCodeLine{03148\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_CLK\_SLEEP\_DISABLE()\ \ \ CLEAR\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_USART3SMEN)}}
\DoxyCodeLine{03149\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03150\ }
\DoxyCodeLine{03151\ \textcolor{preprocessor}{\#if\ defined(UART4)}}
\DoxyCodeLine{03152\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_CLK\_SLEEP\_DISABLE()\ \ \ \ CLEAR\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_UART4SMEN)}}
\DoxyCodeLine{03153\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UART4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03154\ }
\DoxyCodeLine{03155\ \textcolor{preprocessor}{\#if\ defined(UART5)}}
\DoxyCodeLine{03156\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_CLK\_SLEEP\_DISABLE()\ \ \ \ CLEAR\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_UART5SMEN)}}
\DoxyCodeLine{03157\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UART5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03158\ }
\DoxyCodeLine{03159\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_I2C1SMEN)}}
\DoxyCodeLine{03160\ }
\DoxyCodeLine{03161\ \textcolor{preprocessor}{\#if\ defined(I2C2)}}
\DoxyCodeLine{03162\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_I2C2SMEN)}}
\DoxyCodeLine{03163\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03164\ }
\DoxyCodeLine{03165\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_I2C3SMEN)}}
\DoxyCodeLine{03166\ }
\DoxyCodeLine{03167\ \textcolor{preprocessor}{\#if\ defined(I2C4)}}
\DoxyCodeLine{03168\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C4\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1SMENR2,\ RCC\_APB1SMENR2\_I2C4SMEN)}}
\DoxyCodeLine{03169\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03170\ }
\DoxyCodeLine{03171\ \textcolor{preprocessor}{\#if\ defined(CRS)}}
\DoxyCodeLine{03172\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_CRSSMEN)}}
\DoxyCodeLine{03173\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CRS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03174\ }
\DoxyCodeLine{03175\ \textcolor{preprocessor}{\#if\ defined(CAN1)}}
\DoxyCodeLine{03176\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_CAN1SMEN)}}
\DoxyCodeLine{03177\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CAN1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03178\ }
\DoxyCodeLine{03179\ \textcolor{preprocessor}{\#if\ defined(CAN2)}}
\DoxyCodeLine{03180\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_CAN2SMEN)}}
\DoxyCodeLine{03181\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CAN2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03182\ }
\DoxyCodeLine{03183\ \textcolor{preprocessor}{\#if\ defined(USB)}}
\DoxyCodeLine{03184\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_USBFSSMEN)}}
\DoxyCodeLine{03185\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USB\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03186\ }
\DoxyCodeLine{03187\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PWR\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_PWRSMEN)}}
\DoxyCodeLine{03188\ }
\DoxyCodeLine{03189\ \textcolor{preprocessor}{\#if\ defined(DAC1)}}
\DoxyCodeLine{03190\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_DAC1SMEN)}}
\DoxyCodeLine{03191\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DAC1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03192\ }
\DoxyCodeLine{03193\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OPAMP\_CLK\_SLEEP\_DISABLE()\ \ \ \ CLEAR\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_OPAMPSMEN)}}
\DoxyCodeLine{03194\ }
\DoxyCodeLine{03195\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_CLK\_SLEEP\_DISABLE()\ \ \ CLEAR\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_LPTIM1SMEN)}}
\DoxyCodeLine{03196\ }
\DoxyCodeLine{03197\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART1\_CLK\_SLEEP\_DISABLE()\ \ CLEAR\_BIT(RCC-\/>APB1SMENR2,\ RCC\_APB1SMENR2\_LPUART1SMEN)}}
\DoxyCodeLine{03198\ }
\DoxyCodeLine{03199\ \textcolor{preprocessor}{\#if\ defined(SWPMI1)}}
\DoxyCodeLine{03200\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SWPMI1\_CLK\_SLEEP\_DISABLE()\ \ \ CLEAR\_BIT(RCC-\/>APB1SMENR2,\ RCC\_APB1SMENR2\_SWPMI1SMEN)}}
\DoxyCodeLine{03201\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SWPMI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03202\ }
\DoxyCodeLine{03203\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM2\_CLK\_SLEEP\_DISABLE()\ \ \ CLEAR\_BIT(RCC-\/>APB1SMENR2,\ RCC\_APB1SMENR2\_LPTIM2SMEN)}}
\DoxyCodeLine{03204\ }
\DoxyCodeLine{03218\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SYSCFG\_CLK\_SLEEP\_ENABLE()\ \ \ \ SET\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_SYSCFGSMEN)}}
\DoxyCodeLine{03219\ }
\DoxyCodeLine{03220\ \textcolor{preprocessor}{\#if\ defined(SDMMC1)\ \&\&\ defined(RCC\_APB2SMENR\_SDMMC1SMEN)}}
\DoxyCodeLine{03221\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDMMC1\_CLK\_SLEEP\_ENABLE()\ \ \ \ SET\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_SDMMC1SMEN)}}
\DoxyCodeLine{03222\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SDMMC1\ \&\&\ RCC\_APB2SMENR\_SDMMC1SMEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03223\ }
\DoxyCodeLine{03224\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_TIM1SMEN)}}
\DoxyCodeLine{03225\ }
\DoxyCodeLine{03226\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_SPI1SMEN)}}
\DoxyCodeLine{03227\ }
\DoxyCodeLine{03228\ \textcolor{preprocessor}{\#if\ defined(TIM8)}}
\DoxyCodeLine{03229\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_TIM8SMEN)}}
\DoxyCodeLine{03230\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM8\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03231\ }
\DoxyCodeLine{03232\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_CLK\_SLEEP\_ENABLE()\ \ \ \ SET\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_USART1SMEN)}}
\DoxyCodeLine{03233\ }
\DoxyCodeLine{03234\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM15\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ SET\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_TIM15SMEN)}}
\DoxyCodeLine{03235\ }
\DoxyCodeLine{03236\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM16\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ SET\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_TIM16SMEN)}}
\DoxyCodeLine{03237\ }
\DoxyCodeLine{03238\ \textcolor{preprocessor}{\#if\ defined(TIM17)}}
\DoxyCodeLine{03239\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM17\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ SET\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_TIM17SMEN)}}
\DoxyCodeLine{03240\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM17\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03241\ }
\DoxyCodeLine{03242\ \textcolor{preprocessor}{\#if\ defined(SAI1)}}
\DoxyCodeLine{03243\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_SAI1SMEN)}}
\DoxyCodeLine{03244\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03245\ }
\DoxyCodeLine{03246\ \textcolor{preprocessor}{\#if\ defined(SAI2)}}
\DoxyCodeLine{03247\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_SAI2SMEN)}}
\DoxyCodeLine{03248\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03249\ }
\DoxyCodeLine{03250\ \textcolor{preprocessor}{\#if\ defined(DFSDM1\_Filter0)}}
\DoxyCodeLine{03251\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM1\_CLK\_SLEEP\_ENABLE()\ \ \ \ SET\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_DFSDM1SMEN)}}
\DoxyCodeLine{03252\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DFSDM1\_Filter0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03253\ }
\DoxyCodeLine{03254\ \textcolor{preprocessor}{\#if\ defined(LTDC)}}
\DoxyCodeLine{03255\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LTDC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_LTDCSMEN)}}
\DoxyCodeLine{03256\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LTDC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03257\ }
\DoxyCodeLine{03258\ \textcolor{preprocessor}{\#if\ defined(DSI)}}
\DoxyCodeLine{03259\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DSI\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_DSISMEN)}}
\DoxyCodeLine{03260\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DSI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03261\ }
\DoxyCodeLine{03262\ }
\DoxyCodeLine{03263\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SYSCFG\_CLK\_SLEEP\_DISABLE()\ \ \ CLEAR\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_SYSCFGSMEN)}}
\DoxyCodeLine{03264\ }
\DoxyCodeLine{03265\ \textcolor{preprocessor}{\#if\ defined(SDMMC1)\ \&\&\ defined(RCC\_APB2SMENR\_SDMMC1SMEN)}}
\DoxyCodeLine{03266\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDMMC1\_CLK\_SLEEP\_DISABLE()\ \ \ CLEAR\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_SDMMC1SMEN)}}
\DoxyCodeLine{03267\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SDMMC1\ \&\&\ RCC\_APB2SMENR\_SDMMC1SMEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03268\ }
\DoxyCodeLine{03269\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_TIM1SMEN)}}
\DoxyCodeLine{03270\ }
\DoxyCodeLine{03271\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_SPI1SMEN)}}
\DoxyCodeLine{03272\ }
\DoxyCodeLine{03273\ \textcolor{preprocessor}{\#if\ defined(TIM8)}}
\DoxyCodeLine{03274\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_TIM8SMEN)}}
\DoxyCodeLine{03275\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM8\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03276\ }
\DoxyCodeLine{03277\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_CLK\_SLEEP\_DISABLE()\ \ \ CLEAR\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_USART1SMEN)}}
\DoxyCodeLine{03278\ }
\DoxyCodeLine{03279\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM15\_CLK\_SLEEP\_DISABLE()\ \ \ \ CLEAR\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_TIM15SMEN)}}
\DoxyCodeLine{03280\ }
\DoxyCodeLine{03281\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM16\_CLK\_SLEEP\_DISABLE()\ \ \ \ CLEAR\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_TIM16SMEN)}}
\DoxyCodeLine{03282\ }
\DoxyCodeLine{03283\ \textcolor{preprocessor}{\#if\ defined(TIM17)}}
\DoxyCodeLine{03284\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM17\_CLK\_SLEEP\_DISABLE()\ \ \ \ CLEAR\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_TIM17SMEN)}}
\DoxyCodeLine{03285\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM17\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03286\ }
\DoxyCodeLine{03287\ \textcolor{preprocessor}{\#if\ defined(SAI1)}}
\DoxyCodeLine{03288\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_SAI1SMEN)}}
\DoxyCodeLine{03289\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03290\ }
\DoxyCodeLine{03291\ \textcolor{preprocessor}{\#if\ defined(SAI2)}}
\DoxyCodeLine{03292\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_SAI2SMEN)}}
\DoxyCodeLine{03293\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03294\ }
\DoxyCodeLine{03295\ \textcolor{preprocessor}{\#if\ defined(DFSDM1\_Filter0)}}
\DoxyCodeLine{03296\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM1\_CLK\_SLEEP\_DISABLE()\ \ \ CLEAR\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_DFSDM1SMEN)}}
\DoxyCodeLine{03297\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DFSDM1\_Filter0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03298\ }
\DoxyCodeLine{03299\ \textcolor{preprocessor}{\#if\ defined(LTDC)}}
\DoxyCodeLine{03300\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LTDC\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_LTDCSMEN)}}
\DoxyCodeLine{03301\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LTDC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03302\ }
\DoxyCodeLine{03303\ \textcolor{preprocessor}{\#if\ defined(DSI)}}
\DoxyCodeLine{03304\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DSI\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_DSISMEN)}}
\DoxyCodeLine{03305\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DSI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03306\ }
\DoxyCodeLine{03320\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ (READ\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_DMA1SMEN)\ !=\ 0U)}}
\DoxyCodeLine{03321\ }
\DoxyCodeLine{03322\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ (READ\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_DMA2SMEN)\ !=\ 0U)}}
\DoxyCodeLine{03323\ }
\DoxyCodeLine{03324\ \textcolor{preprocessor}{\#if\ defined(DMAMUX1)}}
\DoxyCodeLine{03325\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMAMUX1\_IS\_CLK\_SLEEP\_ENABLED()\ (READ\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_DMAMUX1SMEN)\ !=\ 0U)}}
\DoxyCodeLine{03326\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DMAMUX1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03327\ }
\DoxyCodeLine{03328\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLASH\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ (READ\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_FLASHSMEN)\ !=\ 0U)}}
\DoxyCodeLine{03329\ }
\DoxyCodeLine{03330\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ (READ\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_SRAM1SMEN)\ !=\ 0U)}}
\DoxyCodeLine{03331\ }
\DoxyCodeLine{03332\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_CRCSMEN)\ !=\ 0U)}}
\DoxyCodeLine{03333\ }
\DoxyCodeLine{03334\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TSC\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_TSCSMEN)\ !=\ 0U)}}
\DoxyCodeLine{03335\ }
\DoxyCodeLine{03336\ \textcolor{preprocessor}{\#if\ defined(DMA2D)}}
\DoxyCodeLine{03337\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2D\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ (READ\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_DMA2DSMEN)\ !=\ 0U)}}
\DoxyCodeLine{03338\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DMA2D\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03339\ }
\DoxyCodeLine{03340\ \textcolor{preprocessor}{\#if\ defined(GFXMMU)}}
\DoxyCodeLine{03341\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GFXMMU\_IS\_CLK\_SLEEP\_ENABLED()\ \ (READ\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_GFXMMUSMEN)\ !=\ 0U)}}
\DoxyCodeLine{03342\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GFXMMU\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03343\ }
\DoxyCodeLine{03344\ }
\DoxyCodeLine{03345\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA1\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ (READ\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_DMA1SMEN)\ ==\ 0U)}}
\DoxyCodeLine{03346\ }
\DoxyCodeLine{03347\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ (READ\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_DMA2SMEN)\ ==\ 0U)}}
\DoxyCodeLine{03348\ }
\DoxyCodeLine{03349\ \textcolor{preprocessor}{\#if\ defined(DMAMUX1)}}
\DoxyCodeLine{03350\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMAMUX1\_IS\_CLK\_SLEEP\_DISABLED()\ (READ\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_DMAMUX1SMEN)\ ==\ 0U)}}
\DoxyCodeLine{03351\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DMAMUX1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03352\ }
\DoxyCodeLine{03353\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLASH\_IS\_CLK\_SLEEP\_DISABLED()\ \ (READ\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_FLASHSMEN)\ ==\ 0U)}}
\DoxyCodeLine{03354\ }
\DoxyCodeLine{03355\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM1\_IS\_CLK\_SLEEP\_DISABLED()\ \ (READ\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_SRAM1SMEN)\ ==\ 0U)}}
\DoxyCodeLine{03356\ }
\DoxyCodeLine{03357\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ (READ\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_CRCSMEN)\ ==\ 0U)}}
\DoxyCodeLine{03358\ }
\DoxyCodeLine{03359\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TSC\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ (READ\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_TSCSMEN)\ ==\ 0U)}}
\DoxyCodeLine{03360\ }
\DoxyCodeLine{03361\ \textcolor{preprocessor}{\#if\ defined(DMA2D)}}
\DoxyCodeLine{03362\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2D\_IS\_CLK\_SLEEP\_DISABLED()\ \ (READ\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_DMA2DSMEN)\ ==\ 0U)}}
\DoxyCodeLine{03363\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DMA2D\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03364\ }
\DoxyCodeLine{03365\ \textcolor{preprocessor}{\#if\ defined(GFXMMU)}}
\DoxyCodeLine{03366\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GFXMMU\_IS\_CLK\_SLEEP\_DISABLED()\ (READ\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_GFXMMUSMEN)\ ==\ 0U)}}
\DoxyCodeLine{03367\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GFXMMU\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03368\ }
\DoxyCodeLine{03382\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_GPIOASMEN)\ !=\ 0U)}}
\DoxyCodeLine{03383\ }
\DoxyCodeLine{03384\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_GPIOBSMEN)\ !=\ 0U)}}
\DoxyCodeLine{03385\ }
\DoxyCodeLine{03386\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_GPIOCSMEN)\ !=\ 0U)}}
\DoxyCodeLine{03387\ }
\DoxyCodeLine{03388\ \textcolor{preprocessor}{\#if\ defined(GPIOD)}}
\DoxyCodeLine{03389\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_GPIODSMEN)\ !=\ 0U)}}
\DoxyCodeLine{03390\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOD\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03391\ }
\DoxyCodeLine{03392\ \textcolor{preprocessor}{\#if\ defined(GPIOE)}}
\DoxyCodeLine{03393\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_GPIOESMEN)\ !=\ 0U)}}
\DoxyCodeLine{03394\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03395\ }
\DoxyCodeLine{03396\ \textcolor{preprocessor}{\#if\ defined(GPIOF)}}
\DoxyCodeLine{03397\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_GPIOFSMEN)\ !=\ 0U)}}
\DoxyCodeLine{03398\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOF\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03399\ }
\DoxyCodeLine{03400\ \textcolor{preprocessor}{\#if\ defined(GPIOG)}}
\DoxyCodeLine{03401\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_GPIOGSMEN)\ !=\ 0U)}}
\DoxyCodeLine{03402\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOG\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03403\ }
\DoxyCodeLine{03404\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOH\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_GPIOHSMEN)\ !=\ 0U)}}
\DoxyCodeLine{03405\ }
\DoxyCodeLine{03406\ \textcolor{preprocessor}{\#if\ defined(GPIOI)}}
\DoxyCodeLine{03407\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOI\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_GPIOISMEN)\ !=\ 0U)}}
\DoxyCodeLine{03408\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03409\ }
\DoxyCodeLine{03410\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM2\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_SRAM2SMEN)\ !=\ 0U)}}
\DoxyCodeLine{03411\ }
\DoxyCodeLine{03412\ \textcolor{preprocessor}{\#if\ defined(SRAM3)}}
\DoxyCodeLine{03413\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM3\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_SRAM3SMEN)\ !=\ 0U)}}
\DoxyCodeLine{03414\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SRAM3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03415\ }
\DoxyCodeLine{03416\ \textcolor{preprocessor}{\#if\ defined(USB\_OTG\_FS)}}
\DoxyCodeLine{03417\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_IS\_CLK\_SLEEP\_ENABLED()\ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_OTGFSSMEN)\ !=\ 0U)}}
\DoxyCodeLine{03418\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USB\_OTG\_FS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03419\ }
\DoxyCodeLine{03420\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_ADCSMEN)\ !=\ 0U)}}
\DoxyCodeLine{03421\ }
\DoxyCodeLine{03422\ \textcolor{preprocessor}{\#if\ defined(DCMI)}}
\DoxyCodeLine{03423\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_DCMISMEN)\ !=\ 0U)}}
\DoxyCodeLine{03424\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DCMI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03425\ }
\DoxyCodeLine{03426\ \textcolor{preprocessor}{\#if\ defined(PKA)}}
\DoxyCodeLine{03427\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PKA\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_PKASMEN)\ !=\ 0U)}}
\DoxyCodeLine{03428\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PKA\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03429\ }
\DoxyCodeLine{03430\ \textcolor{preprocessor}{\#if\ defined(AES)}}
\DoxyCodeLine{03431\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AES\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_AESSMEN)\ !=\ 0U)}}
\DoxyCodeLine{03432\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ AES\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03433\ }
\DoxyCodeLine{03434\ \textcolor{preprocessor}{\#if\ defined(HASH)}}
\DoxyCodeLine{03435\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HASH\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_HASHSMEN)\ !=\ 0U)}}
\DoxyCodeLine{03436\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HASH\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03437\ }
\DoxyCodeLine{03438\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_RNGSMEN)\ !=\ 0U)}}
\DoxyCodeLine{03439\ }
\DoxyCodeLine{03440\ \textcolor{preprocessor}{\#if\ defined(OCTOSPIM)}}
\DoxyCodeLine{03441\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OSPIM\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_OSPIMSMEN)\ !=\ 0U)}}
\DoxyCodeLine{03442\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ OCTOSPIM\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03443\ }
\DoxyCodeLine{03444\ \textcolor{preprocessor}{\#if\ defined(SDMMC1)\ \&\&\ defined(RCC\_AHB2SMENR\_SDMMC1SMEN)}}
\DoxyCodeLine{03445\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDMMC1\_IS\_CLK\_SLEEP\_ENABLED()\ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_SDMMC1SMEN)\ !=\ 0U)}}
\DoxyCodeLine{03446\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SDMMC1\ \&\&\ RCC\_AHB2SMENR\_SDMMC1SMEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03447\ }
\DoxyCodeLine{03448\ \textcolor{preprocessor}{\#if\ defined(SDMMC2)}}
\DoxyCodeLine{03449\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDMMC2\_IS\_CLK\_SLEEP\_ENABLED()\ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_SDMMC2SMEN)\ !=\ 0U)}}
\DoxyCodeLine{03450\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SDMMC2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03451\ }
\DoxyCodeLine{03452\ }
\DoxyCodeLine{03453\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_IS\_CLK\_SLEEP\_DISABLED()\ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_GPIOASMEN)\ ==\ 0U)}}
\DoxyCodeLine{03454\ }
\DoxyCodeLine{03455\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_IS\_CLK\_SLEEP\_DISABLED()\ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_GPIOBSMEN)\ ==\ 0U)}}
\DoxyCodeLine{03456\ }
\DoxyCodeLine{03457\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_IS\_CLK\_SLEEP\_DISABLED()\ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_GPIOCSMEN)\ ==\ 0U)}}
\DoxyCodeLine{03458\ }
\DoxyCodeLine{03459\ \textcolor{preprocessor}{\#if\ defined(GPIOD)}}
\DoxyCodeLine{03460\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_SLEEP\_DISABLED()\ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_GPIODSMEN)\ ==\ 0U)}}
\DoxyCodeLine{03461\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOD\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03462\ }
\DoxyCodeLine{03463\ \textcolor{preprocessor}{\#if\ defined(GPIOE)}}
\DoxyCodeLine{03464\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_SLEEP\_DISABLED()\ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_GPIOESMEN)\ ==\ 0U)}}
\DoxyCodeLine{03465\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03466\ }
\DoxyCodeLine{03467\ \textcolor{preprocessor}{\#if\ defined(GPIOF)}}
\DoxyCodeLine{03468\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_IS\_CLK\_SLEEP\_DISABLED()\ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_GPIOFSMEN)\ ==\ 0U)}}
\DoxyCodeLine{03469\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOF\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03470\ }
\DoxyCodeLine{03471\ \textcolor{preprocessor}{\#if\ defined(GPIOG)}}
\DoxyCodeLine{03472\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_IS\_CLK\_SLEEP\_DISABLED()\ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_GPIOGSMEN)\ ==\ 0U)}}
\DoxyCodeLine{03473\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOG\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03474\ }
\DoxyCodeLine{03475\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOH\_IS\_CLK\_SLEEP\_DISABLED()\ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_GPIOHSMEN)\ ==\ 0U)}}
\DoxyCodeLine{03476\ }
\DoxyCodeLine{03477\ \textcolor{preprocessor}{\#if\ defined(GPIOI)}}
\DoxyCodeLine{03478\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOI\_IS\_CLK\_SLEEP\_DISABLED()\ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_GPIOISMEN)\ ==\ 0U)}}
\DoxyCodeLine{03479\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03480\ }
\DoxyCodeLine{03481\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM2\_IS\_CLK\_SLEEP\_DISABLED()\ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_SRAM2SMEN)\ ==\ 0U)}}
\DoxyCodeLine{03482\ }
\DoxyCodeLine{03483\ \textcolor{preprocessor}{\#if\ defined(SRAM3)}}
\DoxyCodeLine{03484\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM3\_IS\_CLK\_SLEEP\_DISABLED()\ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_SRAM3SMEN)\ ==\ 0U)}}
\DoxyCodeLine{03485\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SRAM3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03486\ }
\DoxyCodeLine{03487\ \textcolor{preprocessor}{\#if\ defined(USB\_OTG\_FS)}}
\DoxyCodeLine{03488\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_IS\_CLK\_SLEEP\_DISABLED()\ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_OTGFSSMEN)\ ==\ 0U)}}
\DoxyCodeLine{03489\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USB\_OTG\_FS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03490\ }
\DoxyCodeLine{03491\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_ADCSMEN)\ ==\ 0U)}}
\DoxyCodeLine{03492\ }
\DoxyCodeLine{03493\ \textcolor{preprocessor}{\#if\ defined(DCMI)}}
\DoxyCodeLine{03494\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_DCMISMEN)\ ==\ 0U)}}
\DoxyCodeLine{03495\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DCMI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03496\ }
\DoxyCodeLine{03497\ \textcolor{preprocessor}{\#if\ defined(PKA)}}
\DoxyCodeLine{03498\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PKA\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_PKASMEN)\ ==\ 0U)}}
\DoxyCodeLine{03499\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PKA\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03500\ }
\DoxyCodeLine{03501\ \textcolor{preprocessor}{\#if\ defined(AES)}}
\DoxyCodeLine{03502\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AES\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_AESSMEN)\ ==\ 0U)}}
\DoxyCodeLine{03503\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ AES\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03504\ }
\DoxyCodeLine{03505\ \textcolor{preprocessor}{\#if\ defined(HASH)}}
\DoxyCodeLine{03506\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HASH\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_HASHSMEN)\ ==\ 0U)}}
\DoxyCodeLine{03507\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HASH\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03508\ }
\DoxyCodeLine{03509\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_RNGSMEN)\ ==\ 0U)}}
\DoxyCodeLine{03510\ }
\DoxyCodeLine{03511\ \textcolor{preprocessor}{\#if\ defined(OCTOSPIM)}}
\DoxyCodeLine{03512\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OSPIM\_IS\_CLK\_SLEEP\_DISABLED()\ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_OSPIMSMEN)\ ==\ 0U)}}
\DoxyCodeLine{03513\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ OCTOSPIM\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03514\ }
\DoxyCodeLine{03515\ \textcolor{preprocessor}{\#if\ defined(SDMMC1)\ \&\&\ defined(RCC\_AHB2SMENR\_SDMMC1SMEN)}}
\DoxyCodeLine{03516\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDMMC1\_IS\_CLK\_SLEEP\_DISABLED()\ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_SDMMC1SMEN)\ ==\ 0U)}}
\DoxyCodeLine{03517\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SDMMC1\ \&\&\ RCC\_AHB2SMENR\_SDMMC1SMEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03518\ }
\DoxyCodeLine{03519\ \textcolor{preprocessor}{\#if\ defined(SDMMC2)}}
\DoxyCodeLine{03520\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDMMC2\_IS\_CLK\_SLEEP\_DISABLED()\ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_SDMMC2SMEN)\ ==\ 0U)}}
\DoxyCodeLine{03521\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SDMMC2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03522\ }
\DoxyCodeLine{03536\ \textcolor{preprocessor}{\#if\ defined(QUADSPI)}}
\DoxyCodeLine{03537\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ (READ\_BIT(RCC-\/>AHB3SMENR,\ RCC\_AHB3SMENR\_QSPISMEN)\ !=\ 0U)}}
\DoxyCodeLine{03538\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ QUADSPI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03539\ }
\DoxyCodeLine{03540\ \textcolor{preprocessor}{\#if\ defined(OCTOSPI1)}}
\DoxyCodeLine{03541\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OSPI1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ (READ\_BIT(RCC-\/>AHB3SMENR,\ RCC\_AHB3SMENR\_OSPI1SMEN)\ !=\ 0U)}}
\DoxyCodeLine{03542\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ OCTOSPI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03543\ }
\DoxyCodeLine{03544\ \textcolor{preprocessor}{\#if\ defined(OCTOSPI2)}}
\DoxyCodeLine{03545\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OSPI2\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ (READ\_BIT(RCC-\/>AHB3SMENR,\ RCC\_AHB3SMENR\_OSPI2SMEN)\ !=\ 0U)}}
\DoxyCodeLine{03546\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ OCTOSPI2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03547\ }
\DoxyCodeLine{03548\ \textcolor{preprocessor}{\#if\ defined(FMC\_BANK1)}}
\DoxyCodeLine{03549\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMC\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>AHB3SMENR,\ RCC\_AHB3SMENR\_FMCSMEN)\ !=\ 0U)}}
\DoxyCodeLine{03550\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_BANK1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03551\ }
\DoxyCodeLine{03552\ }
\DoxyCodeLine{03553\ \textcolor{preprocessor}{\#if\ defined(QUADSPI)}}
\DoxyCodeLine{03554\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ (READ\_BIT(RCC-\/>AHB3SMENR,\ RCC\_AHB3SMENR\_QSPISMEN)\ ==\ 0U)}}
\DoxyCodeLine{03555\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ QUADSPI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03556\ }
\DoxyCodeLine{03557\ \textcolor{preprocessor}{\#if\ defined(OCTOSPI1)}}
\DoxyCodeLine{03558\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OSPI1\_IS\_CLK\_SLEEP\_DISABLED()\ \ (READ\_BIT(RCC-\/>AHB3SMENR,\ RCC\_AHB3SMENR\_OSPI1SMEN)\ ==\ 0U)}}
\DoxyCodeLine{03559\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ OCTOSPI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03560\ }
\DoxyCodeLine{03561\ \textcolor{preprocessor}{\#if\ defined(OCTOSPI2)}}
\DoxyCodeLine{03562\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OSPI2\_IS\_CLK\_SLEEP\_DISABLED()\ \ (READ\_BIT(RCC-\/>AHB3SMENR,\ RCC\_AHB3SMENR\_OSPI2SMEN)\ ==\ 0U)}}
\DoxyCodeLine{03563\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ OCTOSPI2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03564\ }
\DoxyCodeLine{03565\ \textcolor{preprocessor}{\#if\ defined(FMC\_BANK1)}}
\DoxyCodeLine{03566\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMC\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ (READ\_BIT(RCC-\/>AHB3SMENR,\ RCC\_AHB3SMENR\_FMCSMEN)\ ==\ 0U)}}
\DoxyCodeLine{03567\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_BANK1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03568\ }
\DoxyCodeLine{03582\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_TIM2SMEN)\ !=\ 0U)}}
\DoxyCodeLine{03583\ }
\DoxyCodeLine{03584\ \textcolor{preprocessor}{\#if\ defined(TIM3)}}
\DoxyCodeLine{03585\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_TIM3SMEN)\ !=\ 0U)}}
\DoxyCodeLine{03586\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03587\ }
\DoxyCodeLine{03588\ \textcolor{preprocessor}{\#if\ defined(TIM4)}}
\DoxyCodeLine{03589\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_TIM4SMEN)\ !=\ 0U)}}
\DoxyCodeLine{03590\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03591\ }
\DoxyCodeLine{03592\ \textcolor{preprocessor}{\#if\ defined(TIM5)}}
\DoxyCodeLine{03593\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM5\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_TIM5SMEN)\ !=\ 0U)}}
\DoxyCodeLine{03594\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03595\ }
\DoxyCodeLine{03596\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_TIM6SMEN)\ !=\ 0U)}}
\DoxyCodeLine{03597\ }
\DoxyCodeLine{03598\ \textcolor{preprocessor}{\#if\ defined(TIM7)}}
\DoxyCodeLine{03599\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_TIM7SMEN)\ !=\ 0U)}}
\DoxyCodeLine{03600\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM7\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03601\ }
\DoxyCodeLine{03602\ \textcolor{preprocessor}{\#if\ defined(LCD)}}
\DoxyCodeLine{03603\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LCD\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_LCDSMEN)\ !=\ 0U)}}
\DoxyCodeLine{03604\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LCD\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03605\ }
\DoxyCodeLine{03606\ \textcolor{preprocessor}{\#if\ defined(RCC\_APB1SMENR1\_RTCAPBSMEN)}}
\DoxyCodeLine{03607\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTCAPB\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_RTCAPBSMEN)\ !=\ 0U)}}
\DoxyCodeLine{03608\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_APB1SMENR1\_RTCAPBSMEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03609\ }
\DoxyCodeLine{03610\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_WWDG\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_WWDGSMEN)\ !=\ 0U)}}
\DoxyCodeLine{03611\ }
\DoxyCodeLine{03612\ \textcolor{preprocessor}{\#if\ defined(SPI2)}}
\DoxyCodeLine{03613\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_SPI2SMEN)\ !=\ 0U)}}
\DoxyCodeLine{03614\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPI2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03615\ }
\DoxyCodeLine{03616\ \textcolor{preprocessor}{\#if\ defined(SPI3)}}
\DoxyCodeLine{03617\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_SPI3SMEN)\ !=\ 0U)}}
\DoxyCodeLine{03618\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPI3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03619\ }
\DoxyCodeLine{03620\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_USART2SMEN)\ !=\ 0U)}}
\DoxyCodeLine{03621\ }
\DoxyCodeLine{03622\ \textcolor{preprocessor}{\#if\ defined(USART3)}}
\DoxyCodeLine{03623\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_USART3SMEN)\ !=\ 0U)}}
\DoxyCodeLine{03624\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03625\ }
\DoxyCodeLine{03626\ \textcolor{preprocessor}{\#if\ defined(UART4)}}
\DoxyCodeLine{03627\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_UART4SMEN)\ !=\ 0U)}}
\DoxyCodeLine{03628\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UART4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03629\ }
\DoxyCodeLine{03630\ \textcolor{preprocessor}{\#if\ defined(UART5)}}
\DoxyCodeLine{03631\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_UART5SMEN)\ !=\ 0U)}}
\DoxyCodeLine{03632\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UART5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03633\ }
\DoxyCodeLine{03634\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_I2C1SMEN)\ !=\ 0U)}}
\DoxyCodeLine{03635\ }
\DoxyCodeLine{03636\ \textcolor{preprocessor}{\#if\ defined(I2C2)}}
\DoxyCodeLine{03637\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_I2C2SMEN)\ !=\ 0U)}}
\DoxyCodeLine{03638\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03639\ }
\DoxyCodeLine{03640\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_I2C3SMEN)\ !=\ 0U)}}
\DoxyCodeLine{03641\ }
\DoxyCodeLine{03642\ \textcolor{preprocessor}{\#if\ defined(I2C4)}}
\DoxyCodeLine{03643\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C4\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR2,\ RCC\_APB1SMENR2\_I2C4SMEN)\ !=\ 0U)}}
\DoxyCodeLine{03644\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03645\ }
\DoxyCodeLine{03646\ \textcolor{preprocessor}{\#if\ defined(CRS)}}
\DoxyCodeLine{03647\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_CRSSMEN)\ !=\ 0U)}}
\DoxyCodeLine{03648\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CRS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03649\ }
\DoxyCodeLine{03650\ \textcolor{preprocessor}{\#if\ defined(CAN1)}}
\DoxyCodeLine{03651\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_CAN1SMEN)\ !=\ 0U)}}
\DoxyCodeLine{03652\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CAN1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03653\ }
\DoxyCodeLine{03654\ \textcolor{preprocessor}{\#if\ defined(CAN2)}}
\DoxyCodeLine{03655\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_CAN2SMEN)\ !=\ 0U)}}
\DoxyCodeLine{03656\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CAN2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03657\ }
\DoxyCodeLine{03658\ \textcolor{preprocessor}{\#if\ defined(USB)}}
\DoxyCodeLine{03659\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_USBFSSMEN)\ !=\ 0U)}}
\DoxyCodeLine{03660\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USB\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03661\ }
\DoxyCodeLine{03662\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PWR\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_PWRSMEN)\ !=\ 0U)}}
\DoxyCodeLine{03663\ }
\DoxyCodeLine{03664\ \textcolor{preprocessor}{\#if\ defined(DAC1)}}
\DoxyCodeLine{03665\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_DAC1SMEN)\ !=\ 0U)}}
\DoxyCodeLine{03666\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DAC1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03667\ }
\DoxyCodeLine{03668\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OPAMP\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_OPAMPSMEN)\ !=\ 0U)}}
\DoxyCodeLine{03669\ }
\DoxyCodeLine{03670\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_LPTIM1SMEN)\ !=\ 0U)}}
\DoxyCodeLine{03671\ }
\DoxyCodeLine{03672\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ (READ\_BIT(RCC-\/>APB1SMENR2,\ RCC\_APB1SMENR2\_LPUART1SMEN)\ !=\ 0U)}}
\DoxyCodeLine{03673\ }
\DoxyCodeLine{03674\ \textcolor{preprocessor}{\#if\ defined(SWPMI1)}}
\DoxyCodeLine{03675\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SWPMI1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR2,\ RCC\_APB1SMENR2\_SWPMI1SMEN)\ !=\ 0U)}}
\DoxyCodeLine{03676\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SWPMI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03677\ }
\DoxyCodeLine{03678\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM2\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR2,\ RCC\_APB1SMENR2\_LPTIM2SMEN)\ !=\ 0U)}}
\DoxyCodeLine{03679\ }
\DoxyCodeLine{03680\ }
\DoxyCodeLine{03681\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_TIM2SMEN)\ ==\ 0U)}}
\DoxyCodeLine{03682\ }
\DoxyCodeLine{03683\ \textcolor{preprocessor}{\#if\ defined(TIM3)}}
\DoxyCodeLine{03684\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_TIM3SMEN)\ ==\ 0U)}}
\DoxyCodeLine{03685\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03686\ }
\DoxyCodeLine{03687\ \textcolor{preprocessor}{\#if\ defined(TIM4)}}
\DoxyCodeLine{03688\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_TIM4SMEN)\ ==\ 0U)}}
\DoxyCodeLine{03689\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03690\ }
\DoxyCodeLine{03691\ \textcolor{preprocessor}{\#if\ defined(TIM5)}}
\DoxyCodeLine{03692\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM5\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_TIM5SMEN)\ ==\ 0U)}}
\DoxyCodeLine{03693\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03694\ }
\DoxyCodeLine{03695\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_TIM6SMEN)\ ==\ 0U)}}
\DoxyCodeLine{03696\ }
\DoxyCodeLine{03697\ \textcolor{preprocessor}{\#if\ defined(TIM7)}}
\DoxyCodeLine{03698\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_TIM7SMEN)\ ==\ 0U)}}
\DoxyCodeLine{03699\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM7\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03700\ }
\DoxyCodeLine{03701\ \textcolor{preprocessor}{\#if\ defined(LCD)}}
\DoxyCodeLine{03702\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LCD\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_LCDSMEN)\ ==\ 0U)}}
\DoxyCodeLine{03703\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LCD\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03704\ }
\DoxyCodeLine{03705\ \textcolor{preprocessor}{\#if\ defined(RCC\_APB1SMENR1\_RTCAPBSMEN)}}
\DoxyCodeLine{03706\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTCAPB\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_RTCAPBSMEN)\ ==\ 0U)}}
\DoxyCodeLine{03707\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_APB1SMENR1\_RTCAPBSMEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03708\ }
\DoxyCodeLine{03709\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_WWDG\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_WWDGSMEN)\ ==\ 0U)}}
\DoxyCodeLine{03710\ }
\DoxyCodeLine{03711\ \textcolor{preprocessor}{\#if\ defined(SPI2)}}
\DoxyCodeLine{03712\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_SPI2SMEN)\ ==\ 0U)}}
\DoxyCodeLine{03713\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPI2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03714\ }
\DoxyCodeLine{03715\ \textcolor{preprocessor}{\#if\ defined(SPI3)}}
\DoxyCodeLine{03716\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_SPI3SMEN)\ ==\ 0U)}}
\DoxyCodeLine{03717\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPI3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03718\ }
\DoxyCodeLine{03719\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_USART2SMEN)\ ==\ 0U)}}
\DoxyCodeLine{03720\ }
\DoxyCodeLine{03721\ \textcolor{preprocessor}{\#if\ defined(USART3)}}
\DoxyCodeLine{03722\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_USART3SMEN)\ ==\ 0U)}}
\DoxyCodeLine{03723\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03724\ }
\DoxyCodeLine{03725\ \textcolor{preprocessor}{\#if\ defined(UART4)}}
\DoxyCodeLine{03726\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_UART4SMEN)\ ==\ 0U)}}
\DoxyCodeLine{03727\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UART4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03728\ }
\DoxyCodeLine{03729\ \textcolor{preprocessor}{\#if\ defined(UART5)}}
\DoxyCodeLine{03730\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_UART5SMEN)\ ==\ 0U)}}
\DoxyCodeLine{03731\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UART5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03732\ }
\DoxyCodeLine{03733\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_I2C1SMEN)\ ==\ 0U)}}
\DoxyCodeLine{03734\ }
\DoxyCodeLine{03735\ \textcolor{preprocessor}{\#if\ defined(I2C2)}}
\DoxyCodeLine{03736\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_I2C2SMEN)\ ==\ 0U)}}
\DoxyCodeLine{03737\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03738\ }
\DoxyCodeLine{03739\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_I2C3SMEN)\ ==\ 0U)}}
\DoxyCodeLine{03740\ }
\DoxyCodeLine{03741\ \textcolor{preprocessor}{\#if\ defined(I2C4)}}
\DoxyCodeLine{03742\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C4\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR2,\ RCC\_APB1SMENR2\_I2C4SMEN)\ ==\ 0U)}}
\DoxyCodeLine{03743\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03744\ }
\DoxyCodeLine{03745\ \textcolor{preprocessor}{\#if\ defined(CRS)}}
\DoxyCodeLine{03746\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_CRSSMEN)\ ==\ 0U)}}
\DoxyCodeLine{03747\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CRS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03748\ }
\DoxyCodeLine{03749\ \textcolor{preprocessor}{\#if\ defined(CAN1)}}
\DoxyCodeLine{03750\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_CAN1SMEN)\ ==\ 0U)}}
\DoxyCodeLine{03751\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CAN1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03752\ }
\DoxyCodeLine{03753\ \textcolor{preprocessor}{\#if\ defined(CAN2)}}
\DoxyCodeLine{03754\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_CAN2SMEN)\ ==\ 0U)}}
\DoxyCodeLine{03755\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CAN2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03756\ }
\DoxyCodeLine{03757\ \textcolor{preprocessor}{\#if\ defined(USB)}}
\DoxyCodeLine{03758\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_USBFSSMEN)\ ==\ 0U)}}
\DoxyCodeLine{03759\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USB\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03760\ }
\DoxyCodeLine{03761\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PWR\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_PWRSMEN)\ ==\ 0U)}}
\DoxyCodeLine{03762\ }
\DoxyCodeLine{03763\ \textcolor{preprocessor}{\#if\ defined(DAC1)}}
\DoxyCodeLine{03764\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC1\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_DAC1SMEN)\ ==\ 0U)}}
\DoxyCodeLine{03765\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DAC1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03766\ }
\DoxyCodeLine{03767\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OPAMP\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_OPAMPSMEN)\ ==\ 0U)}}
\DoxyCodeLine{03768\ }
\DoxyCodeLine{03769\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_LPTIM1SMEN)\ ==\ 0U)}}
\DoxyCodeLine{03770\ }
\DoxyCodeLine{03771\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART1\_IS\_CLK\_SLEEP\_DISABLED()\ \ (READ\_BIT(RCC-\/>APB1SMENR2,\ RCC\_APB1SMENR2\_LPUART1SMEN)\ ==\ 0U)}}
\DoxyCodeLine{03772\ }
\DoxyCodeLine{03773\ \textcolor{preprocessor}{\#if\ defined(SWPMI1)}}
\DoxyCodeLine{03774\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SWPMI1\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ (READ\_BIT(RCC-\/>APB1SMENR2,\ RCC\_APB1SMENR2\_SWPMI1SMEN)\ ==\ 0U)}}
\DoxyCodeLine{03775\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SWPMI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03776\ }
\DoxyCodeLine{03777\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM2\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ (READ\_BIT(RCC-\/>APB1SMENR2,\ RCC\_APB1SMENR2\_LPTIM2SMEN)\ ==\ 0U)}}
\DoxyCodeLine{03778\ }
\DoxyCodeLine{03792\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ (READ\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_SYSCFGSMEN)\ !=\ 0U)}}
\DoxyCodeLine{03793\ }
\DoxyCodeLine{03794\ \textcolor{preprocessor}{\#if\ defined(SDMMC1)\ \&\&\ defined(RCC\_APB2SMENR\_SDMMC1SMEN)}}
\DoxyCodeLine{03795\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDMMC1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ (READ\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_SDMMC1SMEN)\ !=\ 0U)}}
\DoxyCodeLine{03796\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SDMMC1\ \&\&\ RCC\_APB2SMENR\_SDMMC1SMEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03797\ }
\DoxyCodeLine{03798\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_TIM1SMEN)\ !=\ 0U)}}
\DoxyCodeLine{03799\ }
\DoxyCodeLine{03800\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_SPI1SMEN)\ !=\ 0U)}}
\DoxyCodeLine{03801\ }
\DoxyCodeLine{03802\ \textcolor{preprocessor}{\#if\ defined(TIM8)}}
\DoxyCodeLine{03803\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_TIM8SMEN)\ !=\ 0U)}}
\DoxyCodeLine{03804\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM8\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03805\ }
\DoxyCodeLine{03806\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ (READ\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_USART1SMEN)\ !=\ 0U)}}
\DoxyCodeLine{03807\ }
\DoxyCodeLine{03808\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM15\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_TIM15SMEN)\ !=\ 0U)}}
\DoxyCodeLine{03809\ }
\DoxyCodeLine{03810\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM16\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_TIM16SMEN)\ !=\ 0U)}}
\DoxyCodeLine{03811\ }
\DoxyCodeLine{03812\ \textcolor{preprocessor}{\#if\ defined(TIM17)}}
\DoxyCodeLine{03813\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM17\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_TIM17SMEN)\ !=\ 0U)}}
\DoxyCodeLine{03814\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM17\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03815\ }
\DoxyCodeLine{03816\ \textcolor{preprocessor}{\#if\ defined(SAI1)}}
\DoxyCodeLine{03817\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_SAI1SMEN)\ !=\ 0U)}}
\DoxyCodeLine{03818\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03819\ }
\DoxyCodeLine{03820\ \textcolor{preprocessor}{\#if\ defined(SAI2)}}
\DoxyCodeLine{03821\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI2\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_SAI2SMEN)\ !=\ 0U)}}
\DoxyCodeLine{03822\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03823\ }
\DoxyCodeLine{03824\ \textcolor{preprocessor}{\#if\ defined(DFSDM1\_Filter0)}}
\DoxyCodeLine{03825\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ (READ\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_DFSDM1SMEN)\ !=\ 0U)}}
\DoxyCodeLine{03826\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DFSDM1\_Filter0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03827\ }
\DoxyCodeLine{03828\ \textcolor{preprocessor}{\#if\ defined(LTDC)}}
\DoxyCodeLine{03829\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LTDC\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_LTDCSMEN)\ !=\ 0U)}}
\DoxyCodeLine{03830\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LTDC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03831\ }
\DoxyCodeLine{03832\ \textcolor{preprocessor}{\#if\ defined(DSI)}}
\DoxyCodeLine{03833\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DSI\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_DSISMEN)\ !=\ 0U)}}
\DoxyCodeLine{03834\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DSI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03835\ }
\DoxyCodeLine{03836\ }
\DoxyCodeLine{03837\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ (READ\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_SYSCFGSMEN)\ ==\ 0U)}}
\DoxyCodeLine{03838\ }
\DoxyCodeLine{03839\ \textcolor{preprocessor}{\#if\ defined(SDMMC1)\ \&\&\ defined(RCC\_APB2SMENR\_SDMMC1SMEN)}}
\DoxyCodeLine{03840\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDMMC1\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ (READ\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_SDMMC1SMEN)\ ==\ 0U)}}
\DoxyCodeLine{03841\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SDMMC1\ \&\&\ RCC\_APB2SMENR\_SDMMC1SMEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03842\ }
\DoxyCodeLine{03843\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_TIM1SMEN)\ ==\ 0U)}}
\DoxyCodeLine{03844\ }
\DoxyCodeLine{03845\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_SPI1SMEN)\ ==\ 0U)}}
\DoxyCodeLine{03846\ }
\DoxyCodeLine{03847\ \textcolor{preprocessor}{\#if\ defined(TIM8)}}
\DoxyCodeLine{03848\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_TIM8SMEN)\ ==\ 0U)}}
\DoxyCodeLine{03849\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM8\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03850\ }
\DoxyCodeLine{03851\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ (READ\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_USART1SMEN)\ ==\ 0U)}}
\DoxyCodeLine{03852\ }
\DoxyCodeLine{03853\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM15\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ (READ\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_TIM15SMEN)\ ==\ 0U)}}
\DoxyCodeLine{03854\ }
\DoxyCodeLine{03855\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM16\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ (READ\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_TIM16SMEN)\ ==\ 0U)}}
\DoxyCodeLine{03856\ }
\DoxyCodeLine{03857\ \textcolor{preprocessor}{\#if\ defined(TIM17)}}
\DoxyCodeLine{03858\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM17\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ (READ\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_TIM17SMEN)\ ==\ 0U)}}
\DoxyCodeLine{03859\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM17\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03860\ }
\DoxyCodeLine{03861\ \textcolor{preprocessor}{\#if\ defined(SAI1)}}
\DoxyCodeLine{03862\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_SAI1SMEN)\ ==\ 0U)}}
\DoxyCodeLine{03863\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03864\ }
\DoxyCodeLine{03865\ \textcolor{preprocessor}{\#if\ defined(SAI2)}}
\DoxyCodeLine{03866\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI2\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_SAI2SMEN)\ ==\ 0U)}}
\DoxyCodeLine{03867\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03868\ }
\DoxyCodeLine{03869\ \textcolor{preprocessor}{\#if\ defined(DFSDM1\_Filter0)}}
\DoxyCodeLine{03870\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM1\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ (READ\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_DFSDM1SMEN)\ ==\ 0U)}}
\DoxyCodeLine{03871\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DFSDM1\_Filter0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03872\ }
\DoxyCodeLine{03873\ \textcolor{preprocessor}{\#if\ defined(LTDC)}}
\DoxyCodeLine{03874\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LTDC\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_LTDCSMEN)\ ==\ 0U)}}
\DoxyCodeLine{03875\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LTDC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03876\ }
\DoxyCodeLine{03877\ \textcolor{preprocessor}{\#if\ defined(DSI)}}
\DoxyCodeLine{03878\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DSI\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_DSISMEN)\ ==\ 0U)}}
\DoxyCodeLine{03879\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DSI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03880\ }
\DoxyCodeLine{03895\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BACKUPRESET\_FORCE()\ \ \ SET\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_BDRST)}}
\DoxyCodeLine{03896\ }
\DoxyCodeLine{03897\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BACKUPRESET\_RELEASE()\ CLEAR\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_BDRST)}}
\DoxyCodeLine{03898\ }
\DoxyCodeLine{03915\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTC\_ENABLE()\ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_RTCEN)}}
\DoxyCodeLine{03916\ }
\DoxyCodeLine{03917\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTC\_DISABLE()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_RTCEN)}}
\DoxyCodeLine{03918\ }
\DoxyCodeLine{03939\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSI\_ENABLE()\ \ SET\_BIT(RCC-\/>CR,\ RCC\_CR\_HSION)}}
\DoxyCodeLine{03940\ }
\DoxyCodeLine{03941\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSI\_DISABLE()\ CLEAR\_BIT(RCC-\/>CR,\ RCC\_CR\_HSION)}}
\DoxyCodeLine{03942\ }
\DoxyCodeLine{03952\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSI\_CALIBRATIONVALUE\_ADJUST(\_\_HSICALIBRATIONVALUE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{03953\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>ICSCR,\ RCC\_ICSCR\_HSITRIM,\ (\_\_HSICALIBRATIONVALUE\_\_)\ <<\ RCC\_ICSCR\_HSITRIM\_Pos)}}
\DoxyCodeLine{03954\ }
\DoxyCodeLine{03962\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSIAUTOMATIC\_START\_ENABLE()\ \ \ SET\_BIT(RCC-\/>CR,\ RCC\_CR\_HSIASFS)}}
\DoxyCodeLine{03963\ }
\DoxyCodeLine{03964\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSIAUTOMATIC\_START\_DISABLE()\ \ CLEAR\_BIT(RCC-\/>CR,\ RCC\_CR\_HSIASFS)}}
\DoxyCodeLine{03965\ }
\DoxyCodeLine{03975\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSISTOP\_ENABLE()\ \ \ \ \ SET\_BIT(RCC-\/>CR,\ RCC\_CR\_HSIKERON)}}
\DoxyCodeLine{03976\ }
\DoxyCodeLine{03977\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSISTOP\_DISABLE()\ \ \ \ CLEAR\_BIT(RCC-\/>CR,\ RCC\_CR\_HSIKERON)}}
\DoxyCodeLine{03978\ }
\DoxyCodeLine{03996\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_MSI\_ENABLE()\ \ SET\_BIT(RCC-\/>CR,\ RCC\_CR\_MSION)}}
\DoxyCodeLine{03997\ }
\DoxyCodeLine{03998\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_MSI\_DISABLE()\ CLEAR\_BIT(RCC-\/>CR,\ RCC\_CR\_MSION)}}
\DoxyCodeLine{03999\ }
\DoxyCodeLine{04010\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_MSI\_CALIBRATIONVALUE\_ADJUST(\_\_MSICALIBRATIONVALUE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{04011\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>ICSCR,\ RCC\_ICSCR\_MSITRIM,\ (\_\_MSICALIBRATIONVALUE\_\_)\ <<\ RCC\_ICSCR\_MSITRIM\_Pos)}}
\DoxyCodeLine{04012\ }
\DoxyCodeLine{04039\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_MSI\_RANGE\_CONFIG(\_\_MSIRANGEVALUE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{04040\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{04041\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>CR,\ RCC\_CR\_MSIRGSEL);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{04042\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CR,\ RCC\_CR\_MSIRANGE,\ (\_\_MSIRANGEVALUE\_\_));\ \(\backslash\)}}
\DoxyCodeLine{04043\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{04044\ }
\DoxyCodeLine{04056\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_MSI\_STANDBY\_RANGE\_CONFIG(\_\_MSIRANGEVALUE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{04057\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CSR,\ RCC\_CSR\_MSISRANGE,\ (\_\_MSIRANGEVALUE\_\_)\ <<\ 4U)}}
\DoxyCodeLine{04058\ }
\DoxyCodeLine{04075\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_MSI\_RANGE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{04076\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((READ\_BIT(RCC-\/>CR,\ RCC\_CR\_MSIRGSEL)\ !=\ 0U)\ ?\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{04077\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ READ\_BIT(RCC-\/>CR,\ RCC\_CR\_MSIRANGE)\ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{04078\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>CSR,\ RCC\_CSR\_MSISRANGE)\ >>\ 4U))}}
\DoxyCodeLine{04079\ }
\DoxyCodeLine{04089\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSI\_ENABLE()\ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>CSR,\ RCC\_CSR\_LSION)}}
\DoxyCodeLine{04090\ }
\DoxyCodeLine{04091\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSI\_DISABLE()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>CSR,\ RCC\_CSR\_LSION)}}
\DoxyCodeLine{04092\ }
\DoxyCodeLine{04116\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSE\_CONFIG(\_\_STATE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{04117\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{04118\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ if((\_\_STATE\_\_)\ ==\ RCC\_HSE\_ON)\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{04119\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{04120\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>CR,\ RCC\_CR\_HSEON);\ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{04121\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{04122\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ else\ if((\_\_STATE\_\_)\ ==\ RCC\_HSE\_BYPASS)\ \(\backslash\)}}
\DoxyCodeLine{04123\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{04124\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>CR,\ RCC\_CR\_HSEBYP);\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{04125\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>CR,\ RCC\_CR\_HSEON);\ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{04126\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{04127\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ else\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{04128\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{04129\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>CR,\ RCC\_CR\_HSEON);\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{04130\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>CR,\ RCC\_CR\_HSEBYP);\ \ \ \(\backslash\)}}
\DoxyCodeLine{04131\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{04132\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{04133\ }
\DoxyCodeLine{04154\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSE\_CONFIG(\_\_STATE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{04155\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{04156\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ if((\_\_STATE\_\_)\ ==\ RCC\_LSE\_ON)\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{04157\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{04158\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSEON);\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{04159\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{04160\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ else\ if((\_\_STATE\_\_)\ ==\ RCC\_LSE\_BYPASS)\ \ \ \(\backslash\)}}
\DoxyCodeLine{04161\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{04162\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSEBYP);\ \ \ \(\backslash\)}}
\DoxyCodeLine{04163\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSEON);\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{04164\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{04165\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ else\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{04166\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{04167\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSEON);\ \ \(\backslash\)}}
\DoxyCodeLine{04168\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSEBYP);\ \(\backslash\)}}
\DoxyCodeLine{04169\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{04170\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{04171\ }
\DoxyCodeLine{04172\ \textcolor{preprocessor}{\#if\ defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{04173\ }
\DoxyCodeLine{04181\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSI48\_ENABLE()\ \ SET\_BIT(RCC-\/>CRRCR,\ RCC\_CRRCR\_HSI48ON)}}
\DoxyCodeLine{04182\ }
\DoxyCodeLine{04183\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSI48\_DISABLE()\ CLEAR\_BIT(RCC-\/>CRRCR,\ RCC\_CRRCR\_HSI48ON)}}
\DoxyCodeLine{04184\ }
\DoxyCodeLine{04185\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_HSI48\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04186\ }
\DoxyCodeLine{04211\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTC\_CONFIG(\_\_RTC\_CLKSOURCE\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{04212\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(\ RCC-\/>BDCR,\ RCC\_BDCR\_RTCSEL,\ (\_\_RTC\_CLKSOURCE\_\_))}}
\DoxyCodeLine{04213\ }
\DoxyCodeLine{04214\ }
\DoxyCodeLine{04222\ \textcolor{preprocessor}{\#define\ \ \_\_HAL\_RCC\_GET\_RTC\_SOURCE()\ (READ\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_RTCSEL))}}
\DoxyCodeLine{04223\ }
\DoxyCodeLine{04232\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLL\_ENABLE()\ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>CR,\ RCC\_CR\_PLLON)}}
\DoxyCodeLine{04233\ }
\DoxyCodeLine{04234\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLL\_DISABLE()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>CR,\ RCC\_CR\_PLLON)}}
\DoxyCodeLine{04235\ }
\DoxyCodeLine{04248\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLL\_PLLSOURCE\_CONFIG(\_\_PLLSOURCE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{04249\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLSRC,\ (\_\_PLLSOURCE\_\_))}}
\DoxyCodeLine{04250\ }
\DoxyCodeLine{04262\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLL\_PLLM\_CONFIG(\_\_PLLM\_\_)\ \(\backslash\)}}
\DoxyCodeLine{04263\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLM,\ ((\_\_PLLM\_\_)\ -\/\ 1)\ <<\ 4U)}}
\DoxyCodeLine{04264\ }
\DoxyCodeLine{04304\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLP\_DIV\_2\_31\_SUPPORT)}}
\DoxyCodeLine{04305\ }
\DoxyCodeLine{04306\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLL\_CONFIG(\_\_PLLSOURCE\_\_,\ \_\_PLLM\_\_,\ \_\_PLLN\_\_,\ \_\_PLLP\_\_,\ \_\_PLLQ\_\_,\_\_PLLR\_\_\ )\ \(\backslash\)}}
\DoxyCodeLine{04307\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ \(\backslash\)}}
\DoxyCodeLine{04308\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLSRC\ |\ RCC\_PLLCFGR\_PLLM\ |\ RCC\_PLLCFGR\_PLLN\ |\ \(\backslash\)}}
\DoxyCodeLine{04309\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLQ\ |\ RCC\_PLLCFGR\_PLLR\ |\ RCC\_PLLCFGR\_PLLP\ |\ RCC\_PLLCFGR\_PLLPDIV),\ \(\backslash\)}}
\DoxyCodeLine{04310\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLSOURCE\_\_)\ |\ \(\backslash\)}}
\DoxyCodeLine{04311\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_PLLM\_\_)\ -\/\ 1U)\ <<\ RCC\_PLLCFGR\_PLLM\_Pos)\ |\ \(\backslash\)}}
\DoxyCodeLine{04312\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLN\_\_)\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)\ |\ \(\backslash\)}}
\DoxyCodeLine{04313\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_PLLQ\_\_)\ >>\ 1U)\ -\/\ 1U)\ <<\ RCC\_PLLCFGR\_PLLQ\_Pos)\ |\ \(\backslash\)}}
\DoxyCodeLine{04314\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_PLLR\_\_)\ >>\ 1U)\ -\/\ 1U)\ <<\ RCC\_PLLCFGR\_PLLR\_Pos)\ |\ \(\backslash\)}}
\DoxyCodeLine{04315\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)(\_\_PLLP\_\_)\ <<\ RCC\_PLLCFGR\_PLLPDIV\_Pos)))}}
\DoxyCodeLine{04316\ }
\DoxyCodeLine{04317\ \textcolor{preprocessor}{\#elif\ defined(RCC\_PLLP\_SUPPORT)}}
\DoxyCodeLine{04318\ }
\DoxyCodeLine{04319\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLL\_CONFIG(\_\_PLLSOURCE\_\_,\ \_\_PLLM\_\_,\ \_\_PLLN\_\_,\ \_\_PLLP\_\_,\ \_\_PLLQ\_\_,\_\_PLLR\_\_\ )\ \(\backslash\)}}
\DoxyCodeLine{04320\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ \(\backslash\)}}
\DoxyCodeLine{04321\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLSRC\ |\ RCC\_PLLCFGR\_PLLM\ |\ RCC\_PLLCFGR\_PLLN\ |\ \(\backslash\)}}
\DoxyCodeLine{04322\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLQ\ |\ RCC\_PLLCFGR\_PLLR\ |\ RCC\_PLLCFGR\_PLLP),\ \(\backslash\)}}
\DoxyCodeLine{04323\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLSOURCE\_\_)\ |\ \(\backslash\)}}
\DoxyCodeLine{04324\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_PLLM\_\_)\ -\/\ 1U)\ <<\ RCC\_PLLCFGR\_PLLM\_Pos)\ |\ \(\backslash\)}}
\DoxyCodeLine{04325\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLN\_\_)\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)\ |\ \(\backslash\)}}
\DoxyCodeLine{04326\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_PLLQ\_\_)\ >>\ 1U)\ -\/\ 1U)\ <<\ RCC\_PLLCFGR\_PLLQ\_Pos)\ |\ \(\backslash\)}}
\DoxyCodeLine{04327\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_PLLR\_\_)\ >>\ 1U)\ -\/\ 1U)\ <<\ RCC\_PLLCFGR\_PLLR\_Pos)\ |\ \(\backslash\)}}
\DoxyCodeLine{04328\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_PLLP\_\_)\ >>\ 4U)\ <<\ RCC\_PLLCFGR\_PLLP\_Pos)))}}
\DoxyCodeLine{04329\ }
\DoxyCodeLine{04330\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{04331\ }
\DoxyCodeLine{04332\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLL\_CONFIG(\_\_PLLSOURCE\_\_,\ \_\_PLLM\_\_,\ \_\_PLLN\_\_,\ \_\_PLLQ\_\_,\_\_PLLR\_\_\ )\ \(\backslash\)}}
\DoxyCodeLine{04333\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ \(\backslash\)}}
\DoxyCodeLine{04334\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLSRC\ |\ RCC\_PLLCFGR\_PLLM\ |\ RCC\_PLLCFGR\_PLLN\ |\ \(\backslash\)}}
\DoxyCodeLine{04335\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLQ\ |\ RCC\_PLLCFGR\_PLLR),\ \(\backslash\)}}
\DoxyCodeLine{04336\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLSOURCE\_\_)\ |\ \(\backslash\)}}
\DoxyCodeLine{04337\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_PLLM\_\_)\ -\/\ 1U)\ <<\ RCC\_PLLCFGR\_PLLM\_Pos)\ |\ \(\backslash\)}}
\DoxyCodeLine{04338\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLN\_\_)\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)\ |\ \(\backslash\)}}
\DoxyCodeLine{04339\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_PLLQ\_\_)\ >>\ 1U)\ -\/\ 1U)\ <<\ RCC\_PLLCFGR\_PLLQ\_Pos)\ |\ \(\backslash\)}}
\DoxyCodeLine{04340\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_PLLR\_\_)\ >>\ 1U)\ -\/\ 1U)\ <<\ RCC\_PLLCFGR\_PLLR\_Pos)))}}
\DoxyCodeLine{04341\ }
\DoxyCodeLine{04342\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLP\_DIV\_2\_31\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04343\ }
\DoxyCodeLine{04352\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_PLL\_OSCSOURCE()\ (READ\_BIT(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLSRC))}}
\DoxyCodeLine{04353\ }
\DoxyCodeLine{04368\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLCLKOUT\_ENABLE(\_\_PLLCLOCKOUT\_\_)\ \ \ SET\_BIT(RCC-\/>PLLCFGR,\ (\_\_PLLCLOCKOUT\_\_))}}
\DoxyCodeLine{04369\ }
\DoxyCodeLine{04370\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLCLKOUT\_DISABLE(\_\_PLLCLOCKOUT\_\_)\ \ CLEAR\_BIT(RCC-\/>PLLCFGR,\ (\_\_PLLCLOCKOUT\_\_))}}
\DoxyCodeLine{04371\ }
\DoxyCodeLine{04383\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_PLLCLKOUT\_CONFIG(\_\_PLLCLOCKOUT\_\_)\ \ READ\_BIT(RCC-\/>PLLCFGR,\ (\_\_PLLCLOCKOUT\_\_))}}
\DoxyCodeLine{04384\ }
\DoxyCodeLine{04395\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SYSCLK\_CONFIG(\_\_SYSCLKSOURCE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{04396\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CFGR,\ RCC\_CFGR\_SW,\ (\_\_SYSCLKSOURCE\_\_))}}
\DoxyCodeLine{04397\ }
\DoxyCodeLine{04406\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_SYSCLK\_SOURCE()\ (READ\_BIT(RCC-\/>CFGR,\ RCC\_CFGR\_SWS))}}
\DoxyCodeLine{04407\ }
\DoxyCodeLine{04422\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSEDRIVE\_CONFIG(\_\_LSEDRIVE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{04423\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>BDCR,\ RCC\_BDCR\_LSEDRV,\ (\_\_LSEDRIVE\_\_))}}
\DoxyCodeLine{04424\ }
\DoxyCodeLine{04433\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_WAKEUPSTOP\_CLK\_CONFIG(\_\_STOPWUCLK\_\_)\ \(\backslash\)}}
\DoxyCodeLine{04434\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CFGR,\ RCC\_CFGR\_STOPWUCK,\ (\_\_STOPWUCLK\_\_))}}
\DoxyCodeLine{04435\ }
\DoxyCodeLine{04436\ }
\DoxyCodeLine{04462\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_MCO1\_CONFIG(\_\_MCOCLKSOURCE\_\_,\ \_\_MCODIV\_\_)\ \(\backslash\)}}
\DoxyCodeLine{04463\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CFGR,\ (RCC\_CFGR\_MCOSEL\ |\ RCC\_CFGR\_MCOPRE),\ ((\_\_MCOCLKSOURCE\_\_)\ |\ (\_\_MCODIV\_\_)))}}
\DoxyCodeLine{04464\ }
\DoxyCodeLine{04490\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ENABLE\_IT(\_\_INTERRUPT\_\_)\ SET\_BIT(RCC-\/>CIER,\ (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{04491\ }
\DoxyCodeLine{04512\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DISABLE\_IT(\_\_INTERRUPT\_\_)\ CLEAR\_BIT(RCC-\/>CIER,\ (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{04513\ }
\DoxyCodeLine{04535\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CLEAR\_IT(\_\_INTERRUPT\_\_)\ WRITE\_REG(RCC-\/>CICR,\ (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{04536\ }
\DoxyCodeLine{04558\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_IT(\_\_INTERRUPT\_\_)\ (READ\_BIT(RCC-\/>CIFR,\ (\_\_INTERRUPT\_\_))\ ==\ (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{04559\ }
\DoxyCodeLine{04565\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CLEAR\_RESET\_FLAGS()\ SET\_BIT(RCC-\/>CSR,\ RCC\_CSR\_RMVF)}}
\DoxyCodeLine{04566\ }
\DoxyCodeLine{04595\ \textcolor{preprocessor}{\#if\ defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{04596\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_FLAG(\_\_FLAG\_\_)\ (((((((\_\_FLAG\_\_)\ >>\ 5U)\ ==\ 1U)\ ?\ RCC-\/>CR\ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{04597\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_FLAG\_\_)\ >>\ 5U)\ ==\ 4U)\ ?\ RCC-\/>CRRCR\ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{04598\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_FLAG\_\_)\ >>\ 5U)\ ==\ 2U)\ ?\ RCC-\/>BDCR\ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{04599\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_FLAG\_\_)\ >>\ 5U)\ ==\ 3U)\ ?\ RCC-\/>CSR\ :\ RCC-\/>CIFR))))\ \&\ \ \ \(\backslash\)}}
\DoxyCodeLine{04600\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U\ <<\ ((\_\_FLAG\_\_)\ \&\ RCC\_FLAG\_MASK)))\ !=\ 0U)\ ?\ 1U\ :\ 0U)}}
\DoxyCodeLine{04601\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{04602\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_FLAG(\_\_FLAG\_\_)\ (((((((\_\_FLAG\_\_)\ >>\ 5U)\ ==\ 1U)\ ?\ RCC-\/>CR\ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{04603\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_FLAG\_\_)\ >>\ 5U)\ ==\ 2U)\ ?\ RCC-\/>BDCR\ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{04604\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_FLAG\_\_)\ >>\ 5U)\ ==\ 3U)\ ?\ RCC-\/>CSR\ :\ RCC-\/>CIFR)))\ \&\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{04605\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U\ <<\ ((\_\_FLAG\_\_)\ \&\ RCC\_FLAG\_MASK)))\ !=\ 0U)\ ?\ 1U\ :\ 0U)}}
\DoxyCodeLine{04606\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_HSI48\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04607\ }
\DoxyCodeLine{04616\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{04620\ \textcolor{comment}{/*\ Defines\ used\ for\ Flags\ */}}
\DoxyCodeLine{04621\ \textcolor{preprocessor}{\#define\ CR\_REG\_INDEX\ \ \ \ \ \ \ \ \ \ \ \ \ \ 1U}}
\DoxyCodeLine{04622\ \textcolor{preprocessor}{\#define\ BDCR\_REG\_INDEX\ \ \ \ \ \ \ \ \ \ \ \ 2U}}
\DoxyCodeLine{04623\ \textcolor{preprocessor}{\#define\ CSR\_REG\_INDEX\ \ \ \ \ \ \ \ \ \ \ \ \ 3U}}
\DoxyCodeLine{04624\ \textcolor{preprocessor}{\#if\ defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{04625\ \textcolor{preprocessor}{\#define\ CRRCR\_REG\_INDEX\ \ \ \ \ \ \ \ \ \ \ 4U}}
\DoxyCodeLine{04626\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_HSI48\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04627\ }
\DoxyCodeLine{04628\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ 0x1FU}}
\DoxyCodeLine{04629\ }
\DoxyCodeLine{04630\ \textcolor{comment}{/*\ Defines\ Oscillator\ Masks\ */}}
\DoxyCodeLine{04631\ \textcolor{preprocessor}{\#if\ defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{04632\ \textcolor{preprocessor}{\#define\ RCC\_OSCILLATORTYPE\_ALL\ \ \ \ \ \ \ \ \ \ (RCC\_OSCILLATORTYPE\_HSE\ |\ RCC\_OSCILLATORTYPE\_HSI\ |\ RCC\_OSCILLATORTYPE\_HSI48\ |\ RCC\_OSCILLATORTYPE\_MSI\ |\ RCC\_OSCILLATORTYPE\_LSI\ |\ RCC\_OSCILLATORTYPE\_LSE)\ \ }}
\DoxyCodeLine{04633\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{04634\ \textcolor{preprocessor}{\#define\ RCC\_OSCILLATORTYPE\_ALL\ \ \ \ \ \ \ \ \ \ (RCC\_OSCILLATORTYPE\_HSE\ |\ RCC\_OSCILLATORTYPE\_HSI\ |\ RCC\_OSCILLATORTYPE\_MSI\ |\ RCC\_OSCILLATORTYPE\_LSI\ |\ RCC\_OSCILLATORTYPE\_LSE)\ \ }}
\DoxyCodeLine{04635\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_HSI48\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04636\ }
\DoxyCodeLine{04640\ \textcolor{preprocessor}{\#define\ RCC\_RESET\_FLAG\_OBL\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_OBLRSTF\ \ \ \ }}
\DoxyCodeLine{04641\ \textcolor{preprocessor}{\#define\ RCC\_RESET\_FLAG\_PIN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_PINRSTF\ \ \ \ }}
\DoxyCodeLine{04642\ \textcolor{preprocessor}{\#define\ RCC\_RESET\_FLAG\_PWR\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_BORRSTF\ \ \ \ }}
\DoxyCodeLine{04643\ \textcolor{preprocessor}{\#define\ RCC\_RESET\_FLAG\_SW\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_SFTRSTF\ \ \ \ }}
\DoxyCodeLine{04644\ \textcolor{preprocessor}{\#define\ RCC\_RESET\_FLAG\_IWDG\ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_IWDGRSTF\ \ \ }}
\DoxyCodeLine{04645\ \textcolor{preprocessor}{\#define\ RCC\_RESET\_FLAG\_WWDG\ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_WWDGRSTF\ \ \ }}
\DoxyCodeLine{04646\ \textcolor{preprocessor}{\#define\ RCC\_RESET\_FLAG\_LPWR\ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_LPWRRSTF\ \ \ }}
\DoxyCodeLine{04647\ \textcolor{preprocessor}{\#define\ RCC\_RESET\_FLAG\_ALL\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_RESET\_FLAG\_OBL\ |\ RCC\_RESET\_FLAG\_PIN\ |\ RCC\_RESET\_FLAG\_PWR\ |\ \(\backslash\)}}
\DoxyCodeLine{04648\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_RESET\_FLAG\_SW\ |\ RCC\_RESET\_FLAG\_IWDG\ |\ RCC\_RESET\_FLAG\_WWDG\ |\ \(\backslash\)}}
\DoxyCodeLine{04649\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_RESET\_FLAG\_LPWR)}}
\DoxyCodeLine{04658\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{04663\ \textcolor{preprocessor}{\#define\ IS\_RCC\_OSCILLATORTYPE(\_\_OSCILLATOR\_\_)\ \ (((\_\_OSCILLATOR\_\_)\ ==\ RCC\_OSCILLATORTYPE\_NONE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{04664\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_OSCILLATOR\_\_)\ \&\ \string~RCC\_OSCILLATORTYPE\_ALL)\ ==\ 0x00U))}}
\DoxyCodeLine{04665\ }
\DoxyCodeLine{04666\ \textcolor{preprocessor}{\#define\ IS\_RCC\_HSE(\_\_HSE\_\_)\ \ (((\_\_HSE\_\_)\ ==\ RCC\_HSE\_OFF)\ ||\ ((\_\_HSE\_\_)\ ==\ RCC\_HSE\_ON)\ ||\ \(\backslash\)}}
\DoxyCodeLine{04667\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_HSE\_\_)\ ==\ RCC\_HSE\_BYPASS))}}
\DoxyCodeLine{04668\ }
\DoxyCodeLine{04669\ \textcolor{preprocessor}{\#if\ defined(RCC\_BDCR\_LSESYSDIS)}}
\DoxyCodeLine{04670\ \textcolor{preprocessor}{\#define\ IS\_RCC\_LSE(\_\_LSE\_\_)\ \ (((\_\_LSE\_\_)\ ==\ RCC\_LSE\_OFF)\ ||\ ((\_\_LSE\_\_)\ ==\ RCC\_LSE\_ON)\ ||\ ((\_\_LSE\_\_)\ ==\ RCC\_LSE\_BYPASS\_RTC\_ONLY)\ ||\ \(\backslash\)}}
\DoxyCodeLine{04671\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LSE\_\_)\ ==\ RCC\_LSE\_ON\_RTC\_ONLY)\ ||\ ((\_\_LSE\_\_)\ ==\ RCC\_LSE\_BYPASS))}}
\DoxyCodeLine{04672\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{04673\ \textcolor{preprocessor}{\#define\ IS\_RCC\_LSE(\_\_LSE\_\_)\ \ (((\_\_LSE\_\_)\ ==\ RCC\_LSE\_OFF)\ ||\ ((\_\_LSE\_\_)\ ==\ RCC\_LSE\_ON)\ ||\ \(\backslash\)}}
\DoxyCodeLine{04674\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LSE\_\_)\ ==\ RCC\_LSE\_BYPASS))}}
\DoxyCodeLine{04675\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_BDCR\_LSESYSDIS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04676\ }
\DoxyCodeLine{04677\ \textcolor{preprocessor}{\#define\ IS\_RCC\_HSI(\_\_HSI\_\_)\ \ (((\_\_HSI\_\_)\ ==\ RCC\_HSI\_OFF)\ ||\ ((\_\_HSI\_\_)\ ==\ RCC\_HSI\_ON))}}
\DoxyCodeLine{04678\ }
\DoxyCodeLine{04679\ \textcolor{preprocessor}{\#define\ IS\_RCC\_HSI\_CALIBRATION\_VALUE(\_\_VALUE\_\_)\ ((\_\_VALUE\_\_)\ <=\ (RCC\_ICSCR\_HSITRIM\ >>\ RCC\_ICSCR\_HSITRIM\_Pos))}}
\DoxyCodeLine{04680\ }
\DoxyCodeLine{04681\ \textcolor{preprocessor}{\#define\ IS\_RCC\_LSI(\_\_LSI\_\_)\ \ (((\_\_LSI\_\_)\ ==\ RCC\_LSI\_OFF)\ ||\ ((\_\_LSI\_\_)\ ==\ RCC\_LSI\_ON))}}
\DoxyCodeLine{04682\ }
\DoxyCodeLine{04683\ \textcolor{preprocessor}{\#if\ defined(RCC\_CSR\_LSIPREDIV)}}
\DoxyCodeLine{04684\ \textcolor{preprocessor}{\#define\ IS\_RCC\_LSIDIV(\_\_LSIDIV\_\_)\ \ (((\_\_LSIDIV\_\_)\ ==\ RCC\_LSI\_DIV1)\ ||\ ((\_\_LSIDIV\_\_)\ ==\ RCC\_LSI\_DIV128))}}
\DoxyCodeLine{04685\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CSR\_LSIPREDIV\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04686\ }
\DoxyCodeLine{04687\ \textcolor{preprocessor}{\#define\ IS\_RCC\_MSI(\_\_MSI\_\_)\ \ (((\_\_MSI\_\_)\ ==\ RCC\_MSI\_OFF)\ ||\ ((\_\_MSI\_\_)\ ==\ RCC\_MSI\_ON))}}
\DoxyCodeLine{04688\ }
\DoxyCodeLine{04689\ \textcolor{preprocessor}{\#define\ IS\_RCC\_MSICALIBRATION\_VALUE(\_\_VALUE\_\_)\ ((\_\_VALUE\_\_)\ <=\ 255U)}}
\DoxyCodeLine{04690\ }
\DoxyCodeLine{04691\ \textcolor{preprocessor}{\#if\ defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{04692\ \textcolor{preprocessor}{\#define\ IS\_RCC\_HSI48(\_\_HSI48\_\_)\ \ (((\_\_HSI48\_\_)\ ==\ RCC\_HSI48\_OFF)\ ||\ ((\_\_HSI48\_\_)\ ==\ RCC\_HSI48\_ON))}}
\DoxyCodeLine{04693\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_HSI48\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04694\ }
\DoxyCodeLine{04695\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLL(\_\_PLL\_\_)\ (((\_\_PLL\_\_)\ ==\ RCC\_PLL\_NONE)\ ||((\_\_PLL\_\_)\ ==\ RCC\_PLL\_OFF)\ ||\ \(\backslash\)}}
\DoxyCodeLine{04696\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLL\_\_)\ ==\ RCC\_PLL\_ON))}}
\DoxyCodeLine{04697\ }
\DoxyCodeLine{04698\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLSOURCE(\_\_SOURCE\_\_)\ (((\_\_SOURCE\_\_)\ ==\ RCC\_PLLSOURCE\_NONE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{04699\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_PLLSOURCE\_MSI)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{04700\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_PLLSOURCE\_HSI)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{04701\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_PLLSOURCE\_HSE))}}
\DoxyCodeLine{04702\ }
\DoxyCodeLine{04703\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLM\_DIV\_1\_16\_SUPPORT)}}
\DoxyCodeLine{04704\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLM\_VALUE(\_\_VALUE\_\_)\ ((1U\ <=\ (\_\_VALUE\_\_))\ \&\&\ ((\_\_VALUE\_\_)\ <=\ 16U))}}
\DoxyCodeLine{04705\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{04706\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLM\_VALUE(\_\_VALUE\_\_)\ ((1U\ <=\ (\_\_VALUE\_\_))\ \&\&\ ((\_\_VALUE\_\_)\ <=\ 8U))}}
\DoxyCodeLine{04707\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*RCC\_PLLM\_DIV\_1\_16\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04708\ }
\DoxyCodeLine{04709\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLN\_VALUE(\_\_VALUE\_\_)\ ((8U\ <=\ (\_\_VALUE\_\_))\ \&\&\ ((\_\_VALUE\_\_)\ <=\ 86U))}}
\DoxyCodeLine{04710\ }
\DoxyCodeLine{04711\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLP\_DIV\_2\_31\_SUPPORT)}}
\DoxyCodeLine{04712\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLP\_VALUE(\_\_VALUE\_\_)\ (((\_\_VALUE\_\_)\ >=\ 2U)\ \&\&\ ((\_\_VALUE\_\_)\ <=\ 31U))}}
\DoxyCodeLine{04713\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{04714\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLP\_VALUE(\_\_VALUE\_\_)\ (((\_\_VALUE\_\_)\ ==\ 7U)\ ||\ ((\_\_VALUE\_\_)\ ==\ 17U))}}
\DoxyCodeLine{04715\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*RCC\_PLLP\_DIV\_2\_31\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04716\ }
\DoxyCodeLine{04717\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLQ\_VALUE(\_\_VALUE\_\_)\ (((\_\_VALUE\_\_)\ ==\ 2U)\ ||\ ((\_\_VALUE\_\_)\ ==\ 4U)\ ||\ \(\backslash\)}}
\DoxyCodeLine{04718\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ 6U)\ ||\ ((\_\_VALUE\_\_)\ ==\ 8U))}}
\DoxyCodeLine{04719\ }
\DoxyCodeLine{04720\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLR\_VALUE(\_\_VALUE\_\_)\ (((\_\_VALUE\_\_)\ ==\ 2U)\ ||\ ((\_\_VALUE\_\_)\ ==\ 4U)\ ||\ \(\backslash\)}}
\DoxyCodeLine{04721\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ 6U)\ ||\ ((\_\_VALUE\_\_)\ ==\ 8U))}}
\DoxyCodeLine{04722\ }
\DoxyCodeLine{04723\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI1\_SUPPORT)}}
\DoxyCodeLine{04724\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLSAI1CLOCKOUT\_VALUE(\_\_VALUE\_\_)\ (((((\_\_VALUE\_\_)\ \&\ RCC\_PLLSAI1\_SAI1CLK)\ ==\ RCC\_PLLSAI1\_SAI1CLK)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{04725\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_VALUE\_\_)\ \&\ RCC\_PLLSAI1\_48M2CLK)\ ==\ RCC\_PLLSAI1\_48M2CLK)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{04726\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_VALUE\_\_)\ \&\ RCC\_PLLSAI1\_ADC1CLK)\ ==\ RCC\_PLLSAI1\_ADC1CLK))\ \&\&\ \(\backslash\)}}
\DoxyCodeLine{04727\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_VALUE\_\_)\ \&\ \string~(RCC\_PLLSAI1\_SAI1CLK|RCC\_PLLSAI1\_48M2CLK|RCC\_PLLSAI1\_ADC1CLK))\ ==\ 0U))}}
\DoxyCodeLine{04728\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI1\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04729\ }
\DoxyCodeLine{04730\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI2\_SUPPORT)}}
\DoxyCodeLine{04731\ \textcolor{preprocessor}{\#if\ defined(STM32L471xx)\ ||\ defined(STM32L475xx)\ ||\ defined(STM32L476xx)\ ||\ defined(STM32L485xx)\ ||\ defined(STM32L486xx)\ ||\ defined(STM32L496xx)\ ||\ defined(STM32L4A6xx)}}
\DoxyCodeLine{04732\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLSAI2CLOCKOUT\_VALUE(\_\_VALUE\_\_)\ (((((\_\_VALUE\_\_)\ \&\ RCC\_PLLSAI2\_SAI2CLK)\ ==\ RCC\_PLLSAI2\_SAI2CLK)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{04733\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_VALUE\_\_)\ \&\ RCC\_PLLSAI2\_ADC2CLK)\ ==\ RCC\_PLLSAI2\_ADC2CLK))\ \&\&\ \(\backslash\)}}
\DoxyCodeLine{04734\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_VALUE\_\_)\ \&\ \string~(RCC\_PLLSAI2\_SAI2CLK|RCC\_PLLSAI2\_ADC2CLK))\ ==\ 0U))}}
\DoxyCodeLine{04735\ \textcolor{preprocessor}{\#elif\ defined(STM32L4P5xx)\ ||\ defined(STM32L4Q5xx)\ ||\ defined(STM32L4R5xx)\ ||\ defined(STM32L4R7xx)\ ||\ defined(STM32L4R9xx)\ ||\ defined(STM32L4S5xx)\ ||\ defined(STM32L4S7xx)\ ||\ defined(STM32L4S9xx)}}
\DoxyCodeLine{04736\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLSAI2CLOCKOUT\_VALUE(\_\_VALUE\_\_)\ (((((\_\_VALUE\_\_)\ \&\ RCC\_PLLSAI2\_SAI2CLK)\ ==\ RCC\_PLLSAI2\_SAI2CLK)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{04737\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_VALUE\_\_)\ \&\ RCC\_PLLSAI2\_DSICLK)\ \ ==\ RCC\_PLLSAI2\_DSICLK)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{04738\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_VALUE\_\_)\ \&\ RCC\_PLLSAI2\_LTDCCLK)\ ==\ RCC\_PLLSAI2\_LTDCCLK))\ \&\&\ \(\backslash\)}}
\DoxyCodeLine{04739\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_VALUE\_\_)\ \&\ \string~(RCC\_PLLSAI2\_SAI2CLK|RCC\_PLLSAI2\_DSICLK|RCC\_PLLSAI2\_LTDCCLK))\ ==\ 0U))}}
\DoxyCodeLine{04740\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32L471xx\ ||\ STM32L475xx\ ||\ STM32L476xx\ ||\ STM32L485xx\ ||\ STM32L486xx\ ||\ STM32L496xx\ ||\ STM32L4A6xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04741\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI2\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04742\ }
\DoxyCodeLine{04743\ \textcolor{preprocessor}{\#define\ IS\_RCC\_MSI\_CLOCK\_RANGE(\_\_RANGE\_\_)\ (((\_\_RANGE\_\_)\ ==\ RCC\_MSIRANGE\_0)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{04744\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_RANGE\_\_)\ ==\ RCC\_MSIRANGE\_1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{04745\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_RANGE\_\_)\ ==\ RCC\_MSIRANGE\_2)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{04746\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_RANGE\_\_)\ ==\ RCC\_MSIRANGE\_3)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{04747\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_RANGE\_\_)\ ==\ RCC\_MSIRANGE\_4)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{04748\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_RANGE\_\_)\ ==\ RCC\_MSIRANGE\_5)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{04749\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_RANGE\_\_)\ ==\ RCC\_MSIRANGE\_6)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{04750\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_RANGE\_\_)\ ==\ RCC\_MSIRANGE\_7)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{04751\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_RANGE\_\_)\ ==\ RCC\_MSIRANGE\_8)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{04752\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_RANGE\_\_)\ ==\ RCC\_MSIRANGE\_9)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{04753\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_RANGE\_\_)\ ==\ RCC\_MSIRANGE\_10)\ ||\ \(\backslash\)}}
\DoxyCodeLine{04754\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_RANGE\_\_)\ ==\ RCC\_MSIRANGE\_11))}}
\DoxyCodeLine{04755\ }
\DoxyCodeLine{04756\ \textcolor{preprocessor}{\#define\ IS\_RCC\_MSI\_STANDBY\_CLOCK\_RANGE(\_\_RANGE\_\_)\ (((\_\_RANGE\_\_)\ ==\ RCC\_MSIRANGE\_4)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{04757\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_RANGE\_\_)\ ==\ RCC\_MSIRANGE\_5)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{04758\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_RANGE\_\_)\ ==\ RCC\_MSIRANGE\_6)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{04759\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_RANGE\_\_)\ ==\ RCC\_MSIRANGE\_7))}}
\DoxyCodeLine{04760\ }
\DoxyCodeLine{04761\ \textcolor{preprocessor}{\#define\ IS\_RCC\_CLOCKTYPE(\_\_CLK\_\_)\ \ ((1U\ <=\ (\_\_CLK\_\_))\ \&\&\ ((\_\_CLK\_\_)\ <=\ 15U))}}
\DoxyCodeLine{04762\ }
\DoxyCodeLine{04763\ \textcolor{preprocessor}{\#define\ IS\_RCC\_SYSCLKSOURCE(\_\_SOURCE\_\_)\ (((\_\_SOURCE\_\_)\ ==\ RCC\_SYSCLKSOURCE\_MSI)\ ||\ \(\backslash\)}}
\DoxyCodeLine{04764\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SYSCLKSOURCE\_HSI)\ ||\ \(\backslash\)}}
\DoxyCodeLine{04765\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SYSCLKSOURCE\_HSE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{04766\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SYSCLKSOURCE\_PLLCLK))}}
\DoxyCodeLine{04767\ }
\DoxyCodeLine{04768\ \textcolor{preprocessor}{\#define\ IS\_RCC\_HCLK(\_\_HCLK\_\_)\ (((\_\_HCLK\_\_)\ ==\ RCC\_SYSCLK\_DIV1)\ \ \ ||\ ((\_\_HCLK\_\_)\ ==\ RCC\_SYSCLK\_DIV2)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{04769\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_HCLK\_\_)\ ==\ RCC\_SYSCLK\_DIV4)\ \ \ ||\ ((\_\_HCLK\_\_)\ ==\ RCC\_SYSCLK\_DIV8)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{04770\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_HCLK\_\_)\ ==\ RCC\_SYSCLK\_DIV16)\ \ ||\ ((\_\_HCLK\_\_)\ ==\ RCC\_SYSCLK\_DIV64)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{04771\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_HCLK\_\_)\ ==\ RCC\_SYSCLK\_DIV128)\ ||\ ((\_\_HCLK\_\_)\ ==\ RCC\_SYSCLK\_DIV256)\ ||\ \(\backslash\)}}
\DoxyCodeLine{04772\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_HCLK\_\_)\ ==\ RCC\_SYSCLK\_DIV512))}}
\DoxyCodeLine{04773\ }
\DoxyCodeLine{04774\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PCLK(\_\_PCLK\_\_)\ (((\_\_PCLK\_\_)\ ==\ RCC\_HCLK\_DIV1)\ ||\ ((\_\_PCLK\_\_)\ ==\ RCC\_HCLK\_DIV2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{04775\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PCLK\_\_)\ ==\ RCC\_HCLK\_DIV4)\ ||\ ((\_\_PCLK\_\_)\ ==\ RCC\_HCLK\_DIV8)\ ||\ \(\backslash\)}}
\DoxyCodeLine{04776\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PCLK\_\_)\ ==\ RCC\_HCLK\_DIV16))}}
\DoxyCodeLine{04777\ }
\DoxyCodeLine{04778\ \textcolor{preprocessor}{\#define\ IS\_RCC\_RTCCLKSOURCE(\_\_SOURCE\_\_)\ (((\_\_SOURCE\_\_)\ ==\ RCC\_RTCCLKSOURCE\_NONE)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{04779\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_RTCCLKSOURCE\_LSE)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{04780\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_RTCCLKSOURCE\_LSI)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{04781\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV32))}}
\DoxyCodeLine{04782\ }
\DoxyCodeLine{04783\ \textcolor{preprocessor}{\#define\ IS\_RCC\_MCO(\_\_MCOX\_\_)\ ((\_\_MCOX\_\_)\ ==\ RCC\_MCO1)}}
\DoxyCodeLine{04784\ }
\DoxyCodeLine{04785\ \textcolor{preprocessor}{\#if\ defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{04786\ \textcolor{preprocessor}{\#define\ IS\_RCC\_MCO1SOURCE(\_\_SOURCE\_\_)\ (((\_\_SOURCE\_\_)\ ==\ RCC\_MCO1SOURCE\_NOCLOCK)\ ||\ \(\backslash\)}}
\DoxyCodeLine{04787\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO1SOURCE\_SYSCLK)\ ||\ \(\backslash\)}}
\DoxyCodeLine{04788\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO1SOURCE\_MSI)\ ||\ \(\backslash\)}}
\DoxyCodeLine{04789\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO1SOURCE\_HSI)\ ||\ \(\backslash\)}}
\DoxyCodeLine{04790\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO1SOURCE\_HSE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{04791\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO1SOURCE\_PLLCLK)\ ||\ \(\backslash\)}}
\DoxyCodeLine{04792\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO1SOURCE\_LSI)\ ||\ \(\backslash\)}}
\DoxyCodeLine{04793\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO1SOURCE\_LSE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{04794\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO1SOURCE\_HSI48))}}
\DoxyCodeLine{04795\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{04796\ \textcolor{preprocessor}{\#define\ IS\_RCC\_MCO1SOURCE(\_\_SOURCE\_\_)\ (((\_\_SOURCE\_\_)\ ==\ RCC\_MCO1SOURCE\_NOCLOCK)\ ||\ \(\backslash\)}}
\DoxyCodeLine{04797\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO1SOURCE\_SYSCLK)\ ||\ \(\backslash\)}}
\DoxyCodeLine{04798\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO1SOURCE\_MSI)\ ||\ \(\backslash\)}}
\DoxyCodeLine{04799\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO1SOURCE\_HSI)\ ||\ \(\backslash\)}}
\DoxyCodeLine{04800\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO1SOURCE\_HSE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{04801\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO1SOURCE\_PLLCLK)\ ||\ \(\backslash\)}}
\DoxyCodeLine{04802\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO1SOURCE\_LSI)\ ||\ \(\backslash\)}}
\DoxyCodeLine{04803\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO1SOURCE\_LSE))}}
\DoxyCodeLine{04804\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_HSI48\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04805\ }
\DoxyCodeLine{04806\ \textcolor{preprocessor}{\#define\ IS\_RCC\_MCODIV(\_\_DIV\_\_)\ (((\_\_DIV\_\_)\ ==\ RCC\_MCODIV\_1)\ ||\ ((\_\_DIV\_\_)\ ==\ RCC\_MCODIV\_2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{04807\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DIV\_\_)\ ==\ RCC\_MCODIV\_4)\ ||\ ((\_\_DIV\_\_)\ ==\ RCC\_MCODIV\_8)\ ||\ \(\backslash\)}}
\DoxyCodeLine{04808\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DIV\_\_)\ ==\ RCC\_MCODIV\_16))}}
\DoxyCodeLine{04809\ }
\DoxyCodeLine{04810\ \textcolor{preprocessor}{\#define\ IS\_RCC\_LSE\_DRIVE(\_\_DRIVE\_\_)\ (((\_\_DRIVE\_\_)\ ==\ RCC\_LSEDRIVE\_LOW)\ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{04811\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DRIVE\_\_)\ ==\ RCC\_LSEDRIVE\_MEDIUMLOW)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{04812\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DRIVE\_\_)\ ==\ RCC\_LSEDRIVE\_MEDIUMHIGH)\ ||\ \(\backslash\)}}
\DoxyCodeLine{04813\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DRIVE\_\_)\ ==\ RCC\_LSEDRIVE\_HIGH))}}
\DoxyCodeLine{04814\ }
\DoxyCodeLine{04815\ \textcolor{preprocessor}{\#define\ IS\_RCC\_STOP\_WAKEUPCLOCK(\_\_SOURCE\_\_)\ (((\_\_SOURCE\_\_)\ ==\ RCC\_STOP\_WAKEUPCLOCK\_MSI)\ ||\ \(\backslash\)}}
\DoxyCodeLine{04816\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_STOP\_WAKEUPCLOCK\_HSI))}}
\DoxyCodeLine{04821\ \textcolor{comment}{/*\ Include\ RCC\ HAL\ Extended\ module\ */}}
\DoxyCodeLine{04822\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32l4xx__hal__rcc__ex_8h}{stm32l4xx\_hal\_rcc\_ex.h}}"{}}}
\DoxyCodeLine{04823\ }
\DoxyCodeLine{04824\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{04834\ \textcolor{comment}{/*\ Initialization\ and\ de-\/initialization\ functions\ \ ******************************/}}
\DoxyCodeLine{04835\ \mbox{\hyperlink{stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_RCC\_DeInit(\textcolor{keywordtype}{void});}
\DoxyCodeLine{04836\ \mbox{\hyperlink{stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_RCC\_OscConfig(\mbox{\hyperlink{struct_r_c_c___osc_init_type_def}{RCC\_OscInitTypeDef}}\ *RCC\_OscInitStruct);}
\DoxyCodeLine{04837\ \mbox{\hyperlink{stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_RCC\_ClockConfig(\mbox{\hyperlink{struct_r_c_c___clk_init_type_def}{RCC\_ClkInitTypeDef}}\ *RCC\_ClkInitStruct,\ uint32\_t\ FLatency);}
\DoxyCodeLine{04838\ }
\DoxyCodeLine{04847\ \textcolor{comment}{/*\ Peripheral\ Control\ functions\ \ ************************************************/}}
\DoxyCodeLine{04848\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCC\_MCOConfig(uint32\_t\ RCC\_MCOx,\ uint32\_t\ RCC\_MCOSource,\ uint32\_t\ RCC\_MCODiv);}
\DoxyCodeLine{04849\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCC\_EnableCSS(\textcolor{keywordtype}{void});}
\DoxyCodeLine{04850\ uint32\_t\ \ \ \ \ \ \ \ \ \ HAL\_RCC\_GetSysClockFreq(\textcolor{keywordtype}{void});}
\DoxyCodeLine{04851\ uint32\_t\ \ \ \ \ \ \ \ \ \ HAL\_RCC\_GetHCLKFreq(\textcolor{keywordtype}{void});}
\DoxyCodeLine{04852\ uint32\_t\ \ \ \ \ \ \ \ \ \ HAL\_RCC\_GetPCLK1Freq(\textcolor{keywordtype}{void});}
\DoxyCodeLine{04853\ uint32\_t\ \ \ \ \ \ \ \ \ \ HAL\_RCC\_GetPCLK2Freq(\textcolor{keywordtype}{void});}
\DoxyCodeLine{04854\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCC\_GetOscConfig(\mbox{\hyperlink{struct_r_c_c___osc_init_type_def}{RCC\_OscInitTypeDef}}\ *RCC\_OscInitStruct);}
\DoxyCodeLine{04855\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCC\_GetClockConfig(\mbox{\hyperlink{struct_r_c_c___clk_init_type_def}{RCC\_ClkInitTypeDef}}\ *RCC\_ClkInitStruct,\ uint32\_t\ *pFLatency);}
\DoxyCodeLine{04856\ \textcolor{comment}{/*\ CSS\ NMI\ IRQ\ handler\ */}}
\DoxyCodeLine{04857\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCC\_NMI\_IRQHandler(\textcolor{keywordtype}{void});}
\DoxyCodeLine{04858\ \textcolor{comment}{/*\ User\ Callbacks\ in\ non\ blocking\ mode\ (IT\ mode)\ */}}
\DoxyCodeLine{04859\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCC\_CSSCallback(\textcolor{keywordtype}{void});}
\DoxyCodeLine{04860\ }
\DoxyCodeLine{04861\ uint32\_t\ \ \ \ \ \ \ \ \ \ HAL\_RCC\_GetResetSource(\textcolor{keywordtype}{void});}
\DoxyCodeLine{04878\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{04879\ \}}
\DoxyCodeLine{04880\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{04881\ }
\DoxyCodeLine{04882\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32L4xx\_HAL\_RCC\_H\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04883\ }

\end{DoxyCode}
