#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Mar 15 17:33:48 2020
# Process ID: 26336
# Current directory: F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26420 F:\Repos\MIPS-CPU-HDL\Single-Cycle-MIPS\Single-Cycle-MIPS.xpr
# Log file: F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/vivado.log
# Journal file: F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sim_1/new/cpu_tb.sv] -no_script -reset -force -quiet
remove_files  -fileset sim_1 F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sim_1/new/cpu_tb.sv
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
source cpu_tb.tcl
close_sim
synth_design -rtl -name rtl_1
close_design
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
launch_simulation
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
source cpu_tb.tcl
add_bp {F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/dmem.sv} 45
remove_bps -file {F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/dmem.sv} -line 45
close_sim
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
source cpu_tb.tcl
set_property -name {xsim.simulate.log_all_signals} -value {true} -objects [get_filesets sim_1]
close_sim
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
source cpu_tb.tcl
close_sim
