DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
]
instances [
(Instance
name "v4_emac_block"
duLibraryName "ethernet_v4"
duName "eth2x_block"
elements [
]
mwi 0
uid 1925,0
)
(Instance
name "client_side_FIFO_emac0"
duLibraryName "ethernet_v4"
duName "eth_fifo_8"
elements [
(GiElement
name "FULL_DUPLEX_ONLY"
type "boolean"
value "false"
)
]
mwi 0
uid 2891,0
)
(Instance
name "client_side_FIFO_emac1"
duLibraryName "ethernet_v4"
duName "eth_fifo_8"
elements [
(GiElement
name "FULL_DUPLEX_ONLY"
type "boolean"
value "false"
)
]
mwi 0
uid 3237,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb1"
number "1"
)
(EmbeddedInstance
name "gen_tx_reset_emac0"
number "2"
)
(EmbeddedInstance
name "gen_rx_reset_emac0"
number "3"
)
(EmbeddedInstance
name "regipgen_emac0"
number "4"
)
(EmbeddedInstance
name "gen_tx_reset_emac1"
number "5"
)
(EmbeddedInstance
name "gen_rx_reset_emac1"
number "6"
)
(EmbeddedInstance
name "regipgen_emac1"
number "7"
)
(EmbeddedInstance
name "eb2"
number "8"
)
]
properties [
(HdrProperty
class "HDS"
name "DocView"
value "eth2x_locallink.vhd"
)
(HdrProperty
class "HDS"
name "DocViewState"
value "1297077788"
)
]
)
version "30.1"
appVersion "2010.2a (Build 7)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/warren/slhc/trunk/hds_project/../ethernet_v4/src"
)
(vvPair
variable "HDSDir"
value "/home/warren/slhc/trunk/hds_project/../ethernet_v4/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/warren/slhc/trunk/hds_project/../ethernet_v4/hds/eth2x_locallink/@t@o@p_@l@e@v@e@l.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/warren/slhc/trunk/hds_project/../ethernet_v4/hds/eth2x_locallink/@t@o@p_@l@e@v@e@l.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/warren/slhc/trunk/hds_project/../ethernet_v4/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "TOP_LEVEL"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "/home/warren/slhc/trunk/hds_project/../ethernet_v4/hds/eth2x_locallink"
)
(vvPair
variable "d_logical"
value "/home/warren/slhc/trunk/hds_project/../ethernet_v4/hds/eth2x_locallink"
)
(vvPair
variable "date"
value "03/10/11"
)
(vvPair
variable "day"
value "Thu"
)
(vvPair
variable "day_long"
value "Thursday"
)
(vvPair
variable "dd"
value "10"
)
(vvPair
variable "entity_name"
value "eth2x_locallink"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "@t@o@p_@l@e@v@e@l.bd"
)
(vvPair
variable "f_logical"
value "TOP_LEVEL.bd"
)
(vvPair
variable "f_noext"
value "@t@o@p_@l@e@v@e@l"
)
(vvPair
variable "group"
value "warren"
)
(vvPair
variable "host"
value "mbb"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "ethernet_v4"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../ethernet_v4/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/../ethernet_v4/sim/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/../ethernet_v4/ps"
)
(vvPair
variable "mm"
value "03"
)
(vvPair
variable "module_name"
value "eth2x_locallink"
)
(vvPair
variable "month"
value "Mar"
)
(vvPair
variable "month_long"
value "March"
)
(vvPair
variable "p"
value "/home/warren/slhc/trunk/hds_project/../ethernet_v4/hds/eth2x_locallink/@t@o@p_@l@e@v@e@l.bd"
)
(vvPair
variable "p_logical"
value "/home/warren/slhc/trunk/hds_project/../ethernet_v4/hds/eth2x_locallink/TOP_LEVEL.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hsio"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "@t@o@p_@l@e@v@e@l"
)
(vvPair
variable "this_file_logical"
value "TOP_LEVEL"
)
(vvPair
variable "time"
value "10:25:27"
)
(vvPair
variable "unit"
value "eth2x_locallink"
)
(vvPair
variable "user"
value "warren"
)
(vvPair
variable "version"
value "2010.2a (Build 7)"
)
(vvPair
variable "view"
value "TOP_LEVEL"
)
(vvPair
variable "year"
value "2011"
)
(vvPair
variable "yy"
value "11"
)
]
)
LanguageMgr "VhdlLangMgr"
optionalChildren [
*1 (Net
uid 11,0
decl (Decl
n "tx_clk_0_i"
t "std_logic"
prec "-- client interface clocking signals - EMAC0"
preAdd 0
o 108
suid 2,0
)
declText (MLText
uid 12,0
va (VaSet
isHidden 1
)
xt "16000,233000,32500,235000"
st "-- client interface clocking signals - EMAC0
SIGNAL tx_clk_0_i                : std_logic
"
)
)
*2 (Net
uid 13,0
decl (Decl
n "rx_clk_0_i"
t "std_logic"
o 109
suid 3,0
)
declText (MLText
uid 14,0
va (VaSet
isHidden 1
)
xt "16000,235000,30900,236000"
st "SIGNAL rx_clk_0_i                : std_logic
"
)
)
*3 (Net
uid 15,0
decl (Decl
n "tx_data_0_i"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- internal client interface connections - EMAC0
  -- transmitter interface"
preAdd 0
o 110
suid 4,0
)
declText (MLText
uid 16,0
va (VaSet
isHidden 1
)
xt "16000,236000,39100,239000"
st "-- internal client interface connections - EMAC0
  -- transmitter interface
SIGNAL tx_data_0_i               : std_logic_vector(7 downto 0)
"
)
)
*4 (Net
uid 17,0
decl (Decl
n "tx_data_valid_0_i"
t "std_logic"
o 111
suid 5,0
)
declText (MLText
uid 18,0
va (VaSet
isHidden 1
)
xt "16000,239000,32400,240000"
st "SIGNAL tx_data_valid_0_i         : std_logic
"
)
)
*5 (Net
uid 19,0
decl (Decl
n "tx_underrun_0_i"
t "std_logic"
o 112
suid 6,0
)
declText (MLText
uid 20,0
va (VaSet
isHidden 1
)
xt "16000,240000,32200,241000"
st "SIGNAL tx_underrun_0_i           : std_logic
"
)
)
*6 (Net
uid 21,0
decl (Decl
n "tx_ack_0_i"
t "std_logic"
o 113
suid 7,0
)
declText (MLText
uid 22,0
va (VaSet
isHidden 1
)
xt "16000,241000,31100,242000"
st "SIGNAL tx_ack_0_i                : std_logic
"
)
)
*7 (Net
uid 23,0
decl (Decl
n "tx_collision_0_i"
t "std_logic"
o 114
suid 8,0
)
declText (MLText
uid 24,0
va (VaSet
isHidden 1
)
xt "16000,242000,31800,243000"
st "SIGNAL tx_collision_0_i          : std_logic
"
)
)
*8 (Net
uid 25,0
decl (Decl
n "tx_retransmit_0_i"
t "std_logic"
o 115
suid 9,0
)
declText (MLText
uid 26,0
va (VaSet
isHidden 1
)
xt "16000,243000,32200,244000"
st "SIGNAL tx_retransmit_0_i         : std_logic
"
)
)
*9 (Net
uid 27,0
decl (Decl
n "rx_data_0_i"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- receiver interface"
preAdd 0
o 116
suid 10,0
)
declText (MLText
uid 28,0
va (VaSet
isHidden 1
)
xt "16000,244000,39100,246000"
st "-- receiver interface
SIGNAL rx_data_0_i               : std_logic_vector(7 downto 0)
"
)
)
*10 (Net
uid 29,0
decl (Decl
n "rx_data_valid_0_i"
t "std_logic"
o 117
suid 11,0
)
declText (MLText
uid 30,0
va (VaSet
isHidden 1
)
xt "16000,246000,32400,247000"
st "SIGNAL rx_data_valid_0_i         : std_logic
"
)
)
*11 (Net
uid 31,0
decl (Decl
n "rx_good_frame_0_i"
t "std_logic"
o 118
suid 12,0
)
declText (MLText
uid 32,0
va (VaSet
isHidden 1
)
xt "16000,247000,33000,248000"
st "SIGNAL rx_good_frame_0_i         : std_logic
"
)
)
*12 (Net
uid 33,0
decl (Decl
n "rx_bad_frame_0_i"
t "std_logic"
o 119
suid 13,0
)
declText (MLText
uid 34,0
va (VaSet
isHidden 1
)
xt "16000,248000,32600,249000"
st "SIGNAL rx_bad_frame_0_i          : std_logic
"
)
)
*13 (Net
uid 35,0
decl (Decl
n "rx_data_0_r"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- registers for the MAC receiver output"
preAdd 0
o 120
suid 14,0
)
declText (MLText
uid 36,0
va (VaSet
isHidden 1
)
xt "16000,249000,39200,251000"
st "-- registers for the MAC receiver output
SIGNAL rx_data_0_r               : std_logic_vector(7 downto 0)
"
)
)
*14 (Net
uid 37,0
decl (Decl
n "rx_data_valid_0_r"
t "std_logic"
o 121
suid 15,0
)
declText (MLText
uid 38,0
va (VaSet
isHidden 1
)
xt "16000,251000,32500,252000"
st "SIGNAL rx_data_valid_0_r         : std_logic
"
)
)
*15 (Net
uid 39,0
decl (Decl
n "rx_good_frame_0_r"
t "std_logic"
o 122
suid 16,0
)
declText (MLText
uid 40,0
va (VaSet
isHidden 1
)
xt "16000,252000,33100,253000"
st "SIGNAL rx_good_frame_0_r         : std_logic
"
)
)
*16 (Net
uid 41,0
decl (Decl
n "rx_bad_frame_0_r"
t "std_logic"
o 123
suid 17,0
)
declText (MLText
uid 42,0
va (VaSet
isHidden 1
)
xt "16000,253000,32700,254000"
st "SIGNAL rx_bad_frame_0_r          : std_logic
"
)
)
*17 (Net
uid 45,0
decl (Decl
n "tx_reset_0_i"
t "std_logic"
o 124
suid 19,0
)
declText (MLText
uid 46,0
va (VaSet
isHidden 1
)
xt "16000,254000,31300,255000"
st "SIGNAL tx_reset_0_i              : std_logic
"
)
)
*18 (Net
uid 49,0
decl (Decl
n "rx_reset_0_i"
t "std_logic"
o 125
suid 21,0
)
declText (MLText
uid 50,0
va (VaSet
isHidden 1
)
xt "16000,255000,31300,256000"
st "SIGNAL rx_reset_0_i              : std_logic
"
)
)
*19 (Net
uid 51,0
decl (Decl
n "resetdone_0_i"
t "std_logic"
prec "attribute async_reg : string;
ATTRIBUTE async_reg OF rx_pre_reset_0_i : signal IS \"true\";
ATTRIBUTE async_reg OF tx_pre_reset_0_i : signal IS \"true\";"
preAdd 0
o 126
suid 22,0
)
declText (MLText
uid 52,0
va (VaSet
isHidden 1
)
xt "16000,256000,39100,260000"
st "attribute async_reg : string;
ATTRIBUTE async_reg OF rx_pre_reset_0_i : signal IS \"true\";
ATTRIBUTE async_reg OF tx_pre_reset_0_i : signal IS \"true\";
SIGNAL resetdone_0_i             : std_logic
"
)
)
*20 (Net
uid 53,0
decl (Decl
n "tx_clk_1_i"
t "std_logic"
prec "-- client interface clocking signals - EMAC1"
preAdd 0
o 127
suid 23,0
)
declText (MLText
uid 54,0
va (VaSet
isHidden 1
)
xt "16000,260000,32500,262000"
st "-- client interface clocking signals - EMAC1
SIGNAL tx_clk_1_i                : std_logic
"
)
)
*21 (Net
uid 55,0
decl (Decl
n "rx_clk_1_i"
t "std_logic"
o 128
suid 24,0
)
declText (MLText
uid 56,0
va (VaSet
isHidden 1
)
xt "16000,262000,30900,263000"
st "SIGNAL rx_clk_1_i                : std_logic
"
)
)
*22 (Net
uid 57,0
decl (Decl
n "tx_data_1_i"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- internal client interface connections - EMAC1
  -- transmitter interface"
preAdd 0
o 129
suid 25,0
)
declText (MLText
uid 58,0
va (VaSet
isHidden 1
)
xt "16000,263000,39100,266000"
st "-- internal client interface connections - EMAC1
  -- transmitter interface
SIGNAL tx_data_1_i               : std_logic_vector(7 downto 0)
"
)
)
*23 (Net
uid 59,0
decl (Decl
n "tx_data_valid_1_i"
t "std_logic"
o 130
suid 26,0
)
declText (MLText
uid 60,0
va (VaSet
isHidden 1
)
xt "16000,266000,32400,267000"
st "SIGNAL tx_data_valid_1_i         : std_logic
"
)
)
*24 (Net
uid 61,0
decl (Decl
n "tx_underrun_1_i"
t "std_logic"
o 131
suid 27,0
)
declText (MLText
uid 62,0
va (VaSet
isHidden 1
)
xt "16000,267000,32200,268000"
st "SIGNAL tx_underrun_1_i           : std_logic
"
)
)
*25 (Net
uid 63,0
decl (Decl
n "tx_ack_1_i"
t "std_logic"
o 132
suid 28,0
)
declText (MLText
uid 64,0
va (VaSet
isHidden 1
)
xt "16000,268000,31100,269000"
st "SIGNAL tx_ack_1_i                : std_logic
"
)
)
*26 (Net
uid 65,0
decl (Decl
n "tx_collision_1_i"
t "std_logic"
o 133
suid 29,0
)
declText (MLText
uid 66,0
va (VaSet
isHidden 1
)
xt "16000,269000,31800,270000"
st "SIGNAL tx_collision_1_i          : std_logic
"
)
)
*27 (Net
uid 67,0
decl (Decl
n "tx_retransmit_1_i"
t "std_logic"
o 134
suid 30,0
)
declText (MLText
uid 68,0
va (VaSet
isHidden 1
)
xt "16000,270000,32200,271000"
st "SIGNAL tx_retransmit_1_i         : std_logic
"
)
)
*28 (Net
uid 69,0
decl (Decl
n "rx_data_1_i"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- receiver interface"
preAdd 0
o 135
suid 31,0
)
declText (MLText
uid 70,0
va (VaSet
isHidden 1
)
xt "16000,271000,39100,273000"
st "-- receiver interface
SIGNAL rx_data_1_i               : std_logic_vector(7 downto 0)
"
)
)
*29 (Net
uid 71,0
decl (Decl
n "rx_data_valid_1_i"
t "std_logic"
o 136
suid 32,0
)
declText (MLText
uid 72,0
va (VaSet
isHidden 1
)
xt "16000,273000,32400,274000"
st "SIGNAL rx_data_valid_1_i         : std_logic
"
)
)
*30 (Net
uid 73,0
decl (Decl
n "rx_good_frame_1_i"
t "std_logic"
o 137
suid 33,0
)
declText (MLText
uid 74,0
va (VaSet
isHidden 1
)
xt "16000,274000,33000,275000"
st "SIGNAL rx_good_frame_1_i         : std_logic
"
)
)
*31 (Net
uid 75,0
decl (Decl
n "rx_bad_frame_1_i"
t "std_logic"
o 138
suid 34,0
)
declText (MLText
uid 76,0
va (VaSet
isHidden 1
)
xt "16000,275000,32600,276000"
st "SIGNAL rx_bad_frame_1_i          : std_logic
"
)
)
*32 (Net
uid 77,0
decl (Decl
n "rx_data_1_r"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- registers for the MAC receiver output"
preAdd 0
o 139
suid 35,0
)
declText (MLText
uid 78,0
va (VaSet
isHidden 1
)
xt "16000,276000,39200,278000"
st "-- registers for the MAC receiver output
SIGNAL rx_data_1_r               : std_logic_vector(7 downto 0)
"
)
)
*33 (Net
uid 79,0
decl (Decl
n "rx_data_valid_1_r"
t "std_logic"
o 140
suid 36,0
)
declText (MLText
uid 80,0
va (VaSet
isHidden 1
)
xt "16000,278000,32500,279000"
st "SIGNAL rx_data_valid_1_r         : std_logic
"
)
)
*34 (Net
uid 81,0
decl (Decl
n "rx_good_frame_1_r"
t "std_logic"
o 141
suid 37,0
)
declText (MLText
uid 82,0
va (VaSet
isHidden 1
)
xt "16000,279000,33100,280000"
st "SIGNAL rx_good_frame_1_r         : std_logic
"
)
)
*35 (Net
uid 83,0
decl (Decl
n "rx_bad_frame_1_r"
t "std_logic"
o 142
suid 38,0
)
declText (MLText
uid 84,0
va (VaSet
isHidden 1
)
xt "16000,280000,32700,281000"
st "SIGNAL rx_bad_frame_1_r          : std_logic
"
)
)
*36 (Net
uid 87,0
decl (Decl
n "tx_reset_1_i"
t "std_logic"
o 143
suid 40,0
)
declText (MLText
uid 88,0
va (VaSet
isHidden 1
)
xt "16000,281000,31300,282000"
st "SIGNAL tx_reset_1_i              : std_logic
"
)
)
*37 (Net
uid 91,0
decl (Decl
n "rx_reset_1_i"
t "std_logic"
o 144
suid 42,0
)
declText (MLText
uid 92,0
va (VaSet
isHidden 1
)
xt "16000,282000,31300,283000"
st "SIGNAL rx_reset_1_i              : std_logic
"
)
)
*38 (Net
uid 93,0
decl (Decl
n "resetdone_1_i"
t "std_logic"
o 145
suid 43,0
)
declText (MLText
uid 94,0
va (VaSet
isHidden 1
)
xt "16000,283000,31700,284000"
st "SIGNAL resetdone_1_i             : std_logic
"
)
)
*39 (PortIoIn
uid 95,0
shape (CompositeShape
uid 96,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 97,0
sl 0
ro 270
xt "45000,-375,46500,375"
)
(Line
uid 98,0
sl 0
ro 270
xt "46500,0,47000,0"
pts [
"46500,0"
"47000,0"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 99,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 100,0
va (VaSet
)
xt "36400,-500,44000,500"
st "RX_LL_CLOCK_0"
ju 2
blo "44000,300"
tm "WireNameMgr"
)
)
)
*40 (Net
uid 101,0
decl (Decl
n "RX_LL_CLOCK_0"
t "std_logic"
prec "-- Local link Receiver Interface - EMAC0"
preAdd 0
posAdd 0
o 1
suid 44,0
)
declText (MLText
uid 102,0
va (VaSet
isHidden 1
)
xt "16000,86000,31300,88000"
st "-- Local link Receiver Interface - EMAC0
RX_LL_CLOCK_0             : std_logic
"
)
)
*41 (PortIoIn
uid 109,0
shape (CompositeShape
uid 110,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 111,0
sl 0
ro 270
xt "45000,625,46500,1375"
)
(Line
uid 112,0
sl 0
ro 270
xt "46500,1000,47000,1000"
pts [
"46500,1000"
"47000,1000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 113,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 114,0
va (VaSet
)
xt "36500,500,44000,1500"
st "RX_LL_RESET_0"
ju 2
blo "44000,1300"
tm "WireNameMgr"
)
)
)
*42 (Net
uid 115,0
decl (Decl
n "RX_LL_RESET_0"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 45,0
)
declText (MLText
uid 116,0
va (VaSet
isHidden 1
)
xt "16000,88000,30000,89000"
st "RX_LL_RESET_0             : std_logic
"
)
)
*43 (PortIoOut
uid 123,0
shape (CompositeShape
uid 124,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 125,0
sl 0
ro 270
xt "67500,-375,69000,375"
)
(Line
uid 126,0
sl 0
ro 270
xt "67000,0,67500,0"
pts [
"67000,0"
"67500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 127,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 128,0
va (VaSet
)
xt "70000,-500,76900,500"
st "RX_LL_DATA_0"
blo "70000,300"
tm "WireNameMgr"
)
)
)
*44 (Net
uid 129,0
decl (Decl
n "RX_LL_DATA_0"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 3
suid 46,0
)
declText (MLText
uid 130,0
va (VaSet
isHidden 1
)
xt "16000,89000,37400,90000"
st "RX_LL_DATA_0              : std_logic_vector(7 downto 0)
"
)
)
*45 (PortIoOut
uid 137,0
shape (CompositeShape
uid 138,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 139,0
sl 0
ro 270
xt "67500,625,69000,1375"
)
(Line
uid 140,0
sl 0
ro 270
xt "67000,1000,67500,1000"
pts [
"67000,1000"
"67500,1000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 141,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 142,0
va (VaSet
)
xt "70000,500,77500,1500"
st "RX_LL_SOF_N_0"
blo "70000,1300"
tm "WireNameMgr"
)
)
)
*46 (Net
uid 143,0
decl (Decl
n "RX_LL_SOF_N_0"
t "std_logic"
preAdd 0
posAdd 0
o 4
suid 47,0
)
declText (MLText
uid 144,0
va (VaSet
isHidden 1
)
xt "16000,90000,30000,91000"
st "RX_LL_SOF_N_0             : std_logic
"
)
)
*47 (PortIoOut
uid 151,0
shape (CompositeShape
uid 152,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 153,0
sl 0
ro 270
xt "67500,1625,69000,2375"
)
(Line
uid 154,0
sl 0
ro 270
xt "67000,2000,67500,2000"
pts [
"67000,2000"
"67500,2000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 155,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 156,0
va (VaSet
)
xt "70000,1500,77500,2500"
st "RX_LL_EOF_N_0"
blo "70000,2300"
tm "WireNameMgr"
)
)
)
*48 (Net
uid 157,0
decl (Decl
n "RX_LL_EOF_N_0"
t "std_logic"
preAdd 0
posAdd 0
o 5
suid 48,0
)
declText (MLText
uid 158,0
va (VaSet
isHidden 1
)
xt "16000,91000,30000,92000"
st "RX_LL_EOF_N_0             : std_logic
"
)
)
*49 (PortIoOut
uid 165,0
shape (CompositeShape
uid 166,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 167,0
sl 0
ro 270
xt "67500,2625,69000,3375"
)
(Line
uid 168,0
sl 0
ro 270
xt "67000,3000,67500,3000"
pts [
"67000,3000"
"67500,3000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 169,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 170,0
va (VaSet
)
xt "70000,2500,79900,3500"
st "RX_LL_SRC_RDY_N_0"
blo "70000,3300"
tm "WireNameMgr"
)
)
)
*50 (Net
uid 171,0
decl (Decl
n "RX_LL_SRC_RDY_N_0"
t "std_logic"
preAdd 0
posAdd 0
o 6
suid 49,0
)
declText (MLText
uid 172,0
va (VaSet
isHidden 1
)
xt "16000,92000,31600,93000"
st "RX_LL_SRC_RDY_N_0         : std_logic
"
)
)
*51 (PortIoIn
uid 179,0
shape (CompositeShape
uid 180,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 181,0
sl 0
ro 270
xt "45000,1625,46500,2375"
)
(Line
uid 182,0
sl 0
ro 270
xt "46500,2000,47000,2000"
pts [
"46500,2000"
"47000,2000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 183,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 184,0
va (VaSet
)
xt "34300,1500,44000,2500"
st "RX_LL_DST_RDY_N_0"
ju 2
blo "44000,2300"
tm "WireNameMgr"
)
)
)
*52 (Net
uid 185,0
decl (Decl
n "RX_LL_DST_RDY_N_0"
t "std_logic"
preAdd 0
posAdd 0
o 7
suid 50,0
)
declText (MLText
uid 186,0
va (VaSet
isHidden 1
)
xt "16000,93000,31400,94000"
st "RX_LL_DST_RDY_N_0         : std_logic
"
)
)
*53 (PortIoOut
uid 193,0
shape (CompositeShape
uid 194,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 195,0
sl 0
ro 270
xt "67500,3625,69000,4375"
)
(Line
uid 196,0
sl 0
ro 270
xt "67000,4000,67500,4000"
pts [
"67000,4000"
"67500,4000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 197,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 198,0
va (VaSet
)
xt "70000,3500,80200,4500"
st "RX_LL_FIFO_STATUS_0"
blo "70000,4300"
tm "WireNameMgr"
)
)
)
*54 (Net
uid 199,0
decl (Decl
n "RX_LL_FIFO_STATUS_0"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 8
suid 51,0
)
declText (MLText
uid 200,0
va (VaSet
isHidden 1
)
xt "16000,94000,39300,95000"
st "RX_LL_FIFO_STATUS_0       : std_logic_vector(3 downto 0)
"
)
)
*55 (PortIoIn
uid 207,0
shape (CompositeShape
uid 208,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 209,0
sl 0
ro 270
xt "45000,2625,46500,3375"
)
(Line
uid 210,0
sl 0
ro 270
xt "46500,3000,47000,3000"
pts [
"46500,3000"
"47000,3000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 211,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 212,0
va (VaSet
)
xt "36600,2500,44000,3500"
st "TX_LL_CLOCK_0"
ju 2
blo "44000,3300"
tm "WireNameMgr"
)
)
)
*56 (Net
uid 213,0
decl (Decl
n "TX_LL_CLOCK_0"
t "std_logic"
prec "-- Local link Transmitter Interface - EMAC0"
preAdd 0
posAdd 0
o 9
suid 52,0
)
declText (MLText
uid 214,0
va (VaSet
isHidden 1
)
xt "16000,95000,32200,97000"
st "-- Local link Transmitter Interface - EMAC0
TX_LL_CLOCK_0             : std_logic
"
)
)
*57 (PortIoIn
uid 221,0
shape (CompositeShape
uid 222,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 223,0
sl 0
ro 270
xt "45000,3625,46500,4375"
)
(Line
uid 224,0
sl 0
ro 270
xt "46500,4000,47000,4000"
pts [
"46500,4000"
"47000,4000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 225,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 226,0
va (VaSet
)
xt "36700,3500,44000,4500"
st "TX_LL_RESET_0"
ju 2
blo "44000,4300"
tm "WireNameMgr"
)
)
)
*58 (Net
uid 227,0
decl (Decl
n "TX_LL_RESET_0"
t "std_logic"
preAdd 0
posAdd 0
o 10
suid 53,0
)
declText (MLText
uid 228,0
va (VaSet
isHidden 1
)
xt "16000,97000,29800,98000"
st "TX_LL_RESET_0             : std_logic
"
)
)
*59 (PortIoIn
uid 235,0
shape (CompositeShape
uid 236,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 237,0
sl 0
ro 270
xt "45000,4625,46500,5375"
)
(Line
uid 238,0
sl 0
ro 270
xt "46500,5000,47000,5000"
pts [
"46500,5000"
"47000,5000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 239,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 240,0
va (VaSet
)
xt "37300,4500,44000,5500"
st "TX_LL_DATA_0"
ju 2
blo "44000,5300"
tm "WireNameMgr"
)
)
)
*60 (Net
uid 241,0
decl (Decl
n "TX_LL_DATA_0"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 11
suid 54,0
)
declText (MLText
uid 242,0
va (VaSet
isHidden 1
)
xt "16000,98000,37200,99000"
st "TX_LL_DATA_0              : std_logic_vector(7 downto 0)
"
)
)
*61 (PortIoIn
uid 249,0
shape (CompositeShape
uid 250,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 251,0
sl 0
ro 270
xt "45000,5625,46500,6375"
)
(Line
uid 252,0
sl 0
ro 270
xt "46500,6000,47000,6000"
pts [
"46500,6000"
"47000,6000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 253,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 254,0
va (VaSet
)
xt "36700,5500,44000,6500"
st "TX_LL_SOF_N_0"
ju 2
blo "44000,6300"
tm "WireNameMgr"
)
)
)
*62 (Net
uid 255,0
decl (Decl
n "TX_LL_SOF_N_0"
t "std_logic"
preAdd 0
posAdd 0
o 12
suid 55,0
)
declText (MLText
uid 256,0
va (VaSet
isHidden 1
)
xt "16000,99000,29800,100000"
st "TX_LL_SOF_N_0             : std_logic
"
)
)
*63 (PortIoIn
uid 263,0
shape (CompositeShape
uid 264,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 265,0
sl 0
ro 270
xt "45000,6625,46500,7375"
)
(Line
uid 266,0
sl 0
ro 270
xt "46500,7000,47000,7000"
pts [
"46500,7000"
"47000,7000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 267,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 268,0
va (VaSet
)
xt "36700,6500,44000,7500"
st "TX_LL_EOF_N_0"
ju 2
blo "44000,7300"
tm "WireNameMgr"
)
)
)
*64 (Net
uid 269,0
decl (Decl
n "TX_LL_EOF_N_0"
t "std_logic"
preAdd 0
posAdd 0
o 13
suid 56,0
)
declText (MLText
uid 270,0
va (VaSet
isHidden 1
)
xt "16000,100000,29800,101000"
st "TX_LL_EOF_N_0             : std_logic
"
)
)
*65 (PortIoIn
uid 277,0
shape (CompositeShape
uid 278,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 279,0
sl 0
ro 270
xt "45000,7625,46500,8375"
)
(Line
uid 280,0
sl 0
ro 270
xt "46500,8000,47000,8000"
pts [
"46500,8000"
"47000,8000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 281,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 282,0
va (VaSet
)
xt "34300,7500,44000,8500"
st "TX_LL_SRC_RDY_N_0"
ju 2
blo "44000,8300"
tm "WireNameMgr"
)
)
)
*66 (Net
uid 283,0
decl (Decl
n "TX_LL_SRC_RDY_N_0"
t "std_logic"
preAdd 0
posAdd 0
o 14
suid 57,0
)
declText (MLText
uid 284,0
va (VaSet
isHidden 1
)
xt "16000,101000,31400,102000"
st "TX_LL_SRC_RDY_N_0         : std_logic
"
)
)
*67 (PortIoOut
uid 291,0
shape (CompositeShape
uid 292,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 293,0
sl 0
ro 270
xt "67500,4625,69000,5375"
)
(Line
uid 294,0
sl 0
ro 270
xt "67000,5000,67500,5000"
pts [
"67000,5000"
"67500,5000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 295,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 296,0
va (VaSet
)
xt "70000,4500,79500,5500"
st "TX_LL_DST_RDY_N_0"
blo "70000,5300"
tm "WireNameMgr"
)
)
)
*68 (Net
uid 297,0
decl (Decl
n "TX_LL_DST_RDY_N_0"
t "std_logic"
preAdd 0
posAdd 0
o 15
suid 58,0
)
declText (MLText
uid 298,0
va (VaSet
isHidden 1
)
xt "16000,102000,31200,103000"
st "TX_LL_DST_RDY_N_0         : std_logic
"
)
)
*69 (PortIoOut
uid 305,0
shape (CompositeShape
uid 306,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 307,0
sl 0
ro 270
xt "75500,13625,77000,14375"
)
(Line
uid 308,0
sl 0
ro 270
xt "75000,14000,75500,14000"
pts [
"75000,14000"
"75500,14000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 309,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 310,0
va (VaSet
)
xt "78000,13500,87900,14500"
st "EMAC0CLIENTRXDVLD"
blo "78000,14300"
tm "WireNameMgr"
)
)
)
*70 (Net
uid 311,0
decl (Decl
n "EMAC0CLIENTRXDVLD"
t "std_logic"
prec "-- Client Receiver Interface - EMAC0"
preAdd 0
posAdd 0
o 16
suid 59,0
)
declText (MLText
uid 312,0
va (VaSet
isHidden 1
)
xt "16000,103000,31600,105000"
st "-- Client Receiver Interface - EMAC0
EMAC0CLIENTRXDVLD         : std_logic
"
)
)
*71 (PortIoOut
uid 319,0
shape (CompositeShape
uid 320,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 321,0
sl 0
ro 270
xt "36500,28625,38000,29375"
)
(Line
uid 322,0
sl 0
ro 270
xt "36000,29000,36500,29000"
pts [
"36000,29000"
"36500,29000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 323,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 324,0
va (VaSet
)
xt "39000,28500,52000,29500"
st "EMAC0CLIENTRXFRAMEDROP"
blo "39000,29300"
tm "WireNameMgr"
)
)
)
*72 (Net
uid 325,0
decl (Decl
n "EMAC0CLIENTRXFRAMEDROP"
t "std_logic"
preAdd 0
posAdd 0
o 17
suid 60,0
)
declText (MLText
uid 326,0
va (VaSet
isHidden 1
)
xt "16000,105000,33700,106000"
st "EMAC0CLIENTRXFRAMEDROP    : std_logic
"
)
)
*73 (PortIoOut
uid 333,0
shape (CompositeShape
uid 334,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 335,0
sl 0
ro 270
xt "36500,29625,38000,30375"
)
(Line
uid 336,0
sl 0
ro 270
xt "36000,30000,36500,30000"
pts [
"36000,30000"
"36500,30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 337,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 338,0
va (VaSet
)
xt "39000,29500,49200,30500"
st "EMAC0CLIENTRXSTATS"
blo "39000,30300"
tm "WireNameMgr"
)
)
)
*74 (Net
uid 339,0
decl (Decl
n "EMAC0CLIENTRXSTATS"
t "std_logic_vector"
b "(6 downto 0)"
preAdd 0
posAdd 0
o 18
suid 61,0
)
declText (MLText
uid 340,0
va (VaSet
isHidden 1
)
xt "16000,106000,39500,107000"
st "EMAC0CLIENTRXSTATS        : std_logic_vector(6 downto 0)
"
)
)
*75 (PortIoOut
uid 347,0
shape (CompositeShape
uid 348,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 349,0
sl 0
ro 270
xt "36500,30625,38000,31375"
)
(Line
uid 350,0
sl 0
ro 270
xt "36000,31000,36500,31000"
pts [
"36000,31000"
"36500,31000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 351,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 352,0
va (VaSet
)
xt "39000,30500,50900,31500"
st "EMAC0CLIENTRXSTATSVLD"
blo "39000,31300"
tm "WireNameMgr"
)
)
)
*76 (Net
uid 353,0
decl (Decl
n "EMAC0CLIENTRXSTATSVLD"
t "std_logic"
preAdd 0
posAdd 0
o 19
suid 62,0
)
declText (MLText
uid 354,0
va (VaSet
isHidden 1
)
xt "16000,107000,32800,108000"
st "EMAC0CLIENTRXSTATSVLD     : std_logic
"
)
)
*77 (PortIoOut
uid 361,0
shape (CompositeShape
uid 362,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 363,0
sl 0
ro 270
xt "36500,31625,38000,32375"
)
(Line
uid 364,0
sl 0
ro 270
xt "36000,32000,36500,32000"
pts [
"36000,32000"
"36500,32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 365,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 366,0
va (VaSet
)
xt "39000,31500,53100,32500"
st "EMAC0CLIENTRXSTATSBYTEVLD"
blo "39000,32300"
tm "WireNameMgr"
)
)
)
*78 (Net
uid 367,0
decl (Decl
n "EMAC0CLIENTRXSTATSBYTEVLD"
t "std_logic"
preAdd 0
posAdd 0
o 20
suid 63,0
)
declText (MLText
uid 368,0
va (VaSet
isHidden 1
)
xt "16000,108000,34200,109000"
st "EMAC0CLIENTRXSTATSBYTEVLD : std_logic
"
)
)
*79 (PortIoIn
uid 375,0
shape (CompositeShape
uid 376,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 377,0
sl 0
ro 270
xt "4000,28625,5500,29375"
)
(Line
uid 378,0
sl 0
ro 270
xt "5500,29000,6000,29000"
pts [
"5500,29000"
"6000,29000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 379,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 380,0
va (VaSet
)
xt "-8600,28500,3000,29500"
st "CLIENTEMAC0TXIFGDELAY"
ju 2
blo "3000,29300"
tm "WireNameMgr"
)
)
)
*80 (Net
uid 381,0
decl (Decl
n "CLIENTEMAC0TXIFGDELAY"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- Client Transmitter Interface - EMAC0"
preAdd 0
posAdd 0
o 21
suid 64,0
)
declText (MLText
uid 382,0
va (VaSet
isHidden 1
)
xt "16000,109000,40300,111000"
st "-- Client Transmitter Interface - EMAC0
CLIENTEMAC0TXIFGDELAY     : std_logic_vector(7 downto 0)
"
)
)
*81 (PortIoOut
uid 389,0
shape (CompositeShape
uid 390,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 391,0
sl 0
ro 270
xt "36500,32625,38000,33375"
)
(Line
uid 392,0
sl 0
ro 270
xt "36000,33000,36500,33000"
pts [
"36000,33000"
"36500,33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 393,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 394,0
va (VaSet
)
xt "39000,32500,49000,33500"
st "EMAC0CLIENTTXSTATS"
blo "39000,33300"
tm "WireNameMgr"
)
)
)
*82 (Net
uid 395,0
decl (Decl
n "EMAC0CLIENTTXSTATS"
t "std_logic"
preAdd 0
posAdd 0
o 22
suid 65,0
)
declText (MLText
uid 396,0
va (VaSet
isHidden 1
)
xt "16000,111000,31500,112000"
st "EMAC0CLIENTTXSTATS        : std_logic
"
)
)
*83 (PortIoOut
uid 403,0
shape (CompositeShape
uid 404,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 405,0
sl 0
ro 270
xt "36500,33625,38000,34375"
)
(Line
uid 406,0
sl 0
ro 270
xt "36000,34000,36500,34000"
pts [
"36000,34000"
"36500,34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 407,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 408,0
va (VaSet
)
xt "39000,33500,50700,34500"
st "EMAC0CLIENTTXSTATSVLD"
blo "39000,34300"
tm "WireNameMgr"
)
)
)
*84 (Net
uid 409,0
decl (Decl
n "EMAC0CLIENTTXSTATSVLD"
t "std_logic"
preAdd 0
posAdd 0
o 23
suid 66,0
)
declText (MLText
uid 410,0
va (VaSet
isHidden 1
)
xt "16000,112000,32600,113000"
st "EMAC0CLIENTTXSTATSVLD     : std_logic
"
)
)
*85 (PortIoOut
uid 417,0
shape (CompositeShape
uid 418,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 419,0
sl 0
ro 270
xt "36500,34625,38000,35375"
)
(Line
uid 420,0
sl 0
ro 270
xt "36000,35000,36500,35000"
pts [
"36000,35000"
"36500,35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 421,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 422,0
va (VaSet
)
xt "39000,34500,52900,35500"
st "EMAC0CLIENTTXSTATSBYTEVLD"
blo "39000,35300"
tm "WireNameMgr"
)
)
)
*86 (Net
uid 423,0
decl (Decl
n "EMAC0CLIENTTXSTATSBYTEVLD"
t "std_logic"
preAdd 0
posAdd 0
o 24
suid 67,0
)
declText (MLText
uid 424,0
va (VaSet
isHidden 1
)
xt "16000,113000,34000,114000"
st "EMAC0CLIENTTXSTATSBYTEVLD : std_logic
"
)
)
*87 (PortIoIn
uid 431,0
shape (CompositeShape
uid 432,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 433,0
sl 0
ro 270
xt "4000,29625,5500,30375"
)
(Line
uid 434,0
sl 0
ro 270
xt "5500,30000,6000,30000"
pts [
"5500,30000"
"6000,30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 435,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 436,0
va (VaSet
)
xt "-8200,29500,3000,30500"
st "CLIENTEMAC0PAUSEREQ"
ju 2
blo "3000,30300"
tm "WireNameMgr"
)
)
)
*88 (Net
uid 437,0
decl (Decl
n "CLIENTEMAC0PAUSEREQ"
t "std_logic"
prec "-- MAC Control Interface - EMAC0"
preAdd 0
posAdd 0
o 25
suid 68,0
)
declText (MLText
uid 438,0
va (VaSet
isHidden 1
)
xt "16000,114000,32500,116000"
st "-- MAC Control Interface - EMAC0
CLIENTEMAC0PAUSEREQ       : std_logic
"
)
)
*89 (PortIoIn
uid 445,0
shape (CompositeShape
uid 446,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 447,0
sl 0
ro 270
xt "4000,30625,5500,31375"
)
(Line
uid 448,0
sl 0
ro 270
xt "5500,31000,6000,31000"
pts [
"5500,31000"
"6000,31000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 449,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 450,0
va (VaSet
)
xt "-8100,30500,3000,31500"
st "CLIENTEMAC0PAUSEVAL"
ju 2
blo "3000,31300"
tm "WireNameMgr"
)
)
)
*90 (Net
uid 451,0
decl (Decl
n "CLIENTEMAC0PAUSEVAL"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 26
suid 69,0
)
declText (MLText
uid 452,0
va (VaSet
isHidden 1
)
xt "16000,116000,40700,117000"
st "CLIENTEMAC0PAUSEVAL       : std_logic_vector(15 downto 0)
"
)
)
*91 (PortIoOut
uid 459,0
shape (CompositeShape
uid 460,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 461,0
sl 0
ro 270
xt "36500,35625,38000,36375"
)
(Line
uid 462,0
sl 0
ro 270
xt "36000,36000,36500,36000"
pts [
"36000,36000"
"36500,36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 463,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 464,0
va (VaSet
)
xt "39000,35500,52800,36500"
st "EMAC0CLIENTSYNCACQSTATUS"
blo "39000,36300"
tm "WireNameMgr"
)
)
)
*92 (Net
uid 465,0
decl (Decl
n "EMAC0CLIENTSYNCACQSTATUS"
t "std_logic"
prec "--EMAC-MGT link status"
preAdd 0
posAdd 0
o 27
suid 70,0
)
declText (MLText
uid 466,0
va (VaSet
isHidden 1
)
xt "16000,117000,34100,119000"
st "--EMAC-MGT link status
EMAC0CLIENTSYNCACQSTATUS  : std_logic
"
)
)
*93 (PortIoOut
uid 473,0
shape (CompositeShape
uid 474,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 475,0
sl 0
ro 270
xt "75500,12625,77000,13375"
)
(Line
uid 476,0
sl 0
ro 270
xt "75000,13000,75500,13000"
pts [
"75000,13000"
"75500,13000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 477,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 478,0
va (VaSet
)
xt "78000,12500,86300,13500"
st "RX_CLIENT_CLK_0"
blo "78000,13300"
tm "WireNameMgr"
)
)
)
*94 (Net
uid 479,0
decl (Decl
n "RX_CLIENT_CLK_0"
t "std_logic"
prec "-- Clock Signals - EMAC0"
preAdd 0
posAdd 0
o 28
suid 71,0
)
declText (MLText
uid 480,0
va (VaSet
isHidden 1
)
xt "16000,119000,30400,121000"
st "-- Clock Signals - EMAC0
RX_CLIENT_CLK_0           : std_logic
"
)
)
*95 (PortIoOut
uid 487,0
shape (CompositeShape
uid 488,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 489,0
sl 0
ro 270
xt "75500,11625,77000,12375"
)
(Line
uid 490,0
sl 0
ro 270
xt "75000,12000,75500,12000"
pts [
"75000,12000"
"75500,12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 491,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 492,0
va (VaSet
)
xt "78000,11500,86100,12500"
st "TX_CLIENT_CLK_0"
blo "78000,12300"
tm "WireNameMgr"
)
)
)
*96 (Net
uid 493,0
decl (Decl
n "TX_CLIENT_CLK_0"
t "std_logic"
preAdd 0
posAdd 0
o 29
suid 72,0
)
declText (MLText
uid 494,0
va (VaSet
isHidden 1
)
xt "16000,121000,30200,122000"
st "TX_CLIENT_CLK_0           : std_logic
"
)
)
*97 (PortIoOut
uid 501,0
shape (CompositeShape
uid 502,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 503,0
sl 0
ro 270
xt "36500,36625,38000,37375"
)
(Line
uid 504,0
sl 0
ro 270
xt "36000,37000,36500,37000"
pts [
"36000,37000"
"36500,37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 505,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 506,0
va (VaSet
)
xt "39000,36500,41600,37500"
st "TXP_0"
blo "39000,37300"
tm "WireNameMgr"
)
)
)
*98 (Net
uid 507,0
decl (Decl
n "TXP_0"
t "std_logic"
prec "-- 1000BASE-X PCS/PMA Interface - EMAC0"
preAdd 0
posAdd 0
o 30
suid 73,0
)
declText (MLText
uid 508,0
va (VaSet
isHidden 1
)
xt "16000,122000,33800,124000"
st "-- 1000BASE-X PCS/PMA Interface - EMAC0
TXP_0                     : std_logic
"
)
)
*99 (PortIoOut
uid 515,0
shape (CompositeShape
uid 516,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 517,0
sl 0
ro 270
xt "36500,37625,38000,38375"
)
(Line
uid 518,0
sl 0
ro 270
xt "36000,38000,36500,38000"
pts [
"36000,38000"
"36500,38000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 519,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 520,0
va (VaSet
)
xt "39000,37500,41600,38500"
st "TXN_0"
blo "39000,38300"
tm "WireNameMgr"
)
)
)
*100 (Net
uid 521,0
decl (Decl
n "TXN_0"
t "std_logic"
preAdd 0
posAdd 0
o 31
suid 74,0
)
declText (MLText
uid 522,0
va (VaSet
isHidden 1
)
xt "16000,124000,27200,125000"
st "TXN_0                     : std_logic
"
)
)
*101 (PortIoIn
uid 529,0
shape (CompositeShape
uid 530,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 531,0
sl 0
ro 270
xt "4000,31625,5500,32375"
)
(Line
uid 532,0
sl 0
ro 270
xt "5500,32000,6000,32000"
pts [
"5500,32000"
"6000,32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 533,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 534,0
va (VaSet
)
xt "200,31500,3000,32500"
st "RXP_0"
ju 2
blo "3000,32300"
tm "WireNameMgr"
)
)
)
*102 (Net
uid 535,0
decl (Decl
n "RXP_0"
t "std_logic"
preAdd 0
posAdd 0
o 32
suid 75,0
)
declText (MLText
uid 536,0
va (VaSet
isHidden 1
)
xt "16000,125000,27400,126000"
st "RXP_0                     : std_logic
"
)
)
*103 (PortIoIn
uid 543,0
shape (CompositeShape
uid 544,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 545,0
sl 0
ro 270
xt "4000,32625,5500,33375"
)
(Line
uid 546,0
sl 0
ro 270
xt "5500,33000,6000,33000"
pts [
"5500,33000"
"6000,33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 547,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 548,0
va (VaSet
)
xt "200,32500,3000,33500"
st "RXN_0"
ju 2
blo "3000,33300"
tm "WireNameMgr"
)
)
)
*104 (Net
uid 549,0
decl (Decl
n "RXN_0"
t "std_logic"
preAdd 0
posAdd 0
o 33
suid 76,0
)
declText (MLText
uid 550,0
va (VaSet
isHidden 1
)
xt "16000,126000,27400,127000"
st "RXN_0                     : std_logic
"
)
)
*105 (PortIoIn
uid 557,0
shape (CompositeShape
uid 558,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 559,0
sl 0
ro 270
xt "4000,33625,5500,34375"
)
(Line
uid 560,0
sl 0
ro 270
xt "5500,34000,6000,34000"
pts [
"5500,34000"
"6000,34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 561,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 562,0
va (VaSet
)
xt "-1000,33500,3000,34500"
st "PHYAD_0"
ju 2
blo "3000,34300"
tm "WireNameMgr"
)
)
)
*106 (Net
uid 563,0
decl (Decl
n "PHYAD_0"
t "std_logic_vector"
b "(4 downto 0)"
preAdd 0
posAdd 0
o 34
suid 77,0
)
declText (MLText
uid 564,0
va (VaSet
isHidden 1
)
xt "16000,127000,36000,128000"
st "PHYAD_0                   : std_logic_vector(4 downto 0)
"
)
)
*107 (PortIoOut
uid 571,0
shape (CompositeShape
uid 572,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 573,0
sl 0
ro 270
xt "75500,6625,77000,7375"
)
(Line
uid 574,0
sl 0
ro 270
xt "75000,7000,75500,7000"
pts [
"75000,7000"
"75500,7000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 575,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 576,0
va (VaSet
)
xt "78000,6500,84700,7500"
st "RESETDONE_0"
blo "78000,7300"
tm "WireNameMgr"
)
)
)
*108 (Net
uid 577,0
decl (Decl
n "RESETDONE_0"
t "std_logic"
preAdd 0
posAdd 0
o 35
suid 78,0
)
declText (MLText
uid 578,0
va (VaSet
isHidden 1
)
xt "16000,128000,29600,129000"
st "RESETDONE_0               : std_logic
"
)
)
*109 (PortIoOut
uid 585,0
shape (CompositeShape
uid 586,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 587,0
sl 0
ro 270
xt "36500,38625,38000,39375"
)
(Line
uid 588,0
sl 0
ro 270
xt "36000,39000,36500,39000"
pts [
"36000,39000"
"36500,39000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 589,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 590,0
va (VaSet
)
xt "39000,38500,41900,39500"
st "MDC_0"
blo "39000,39300"
tm "WireNameMgr"
)
)
)
*110 (Net
uid 591,0
decl (Decl
n "MDC_0"
t "std_logic"
prec "-- MDIO Interface - EMAC0"
preAdd 0
o 36
suid 79,0
)
declText (MLText
uid 592,0
va (VaSet
isHidden 1
)
xt "16000,129000,27500,131000"
st "-- MDIO Interface - EMAC0
MDC_0                     : std_logic
"
)
)
*111 (PortIoIn
uid 599,0
shape (CompositeShape
uid 600,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 601,0
sl 0
ro 270
xt "4000,34625,5500,35375"
)
(Line
uid 602,0
sl 0
ro 270
xt "5500,35000,6000,35000"
pts [
"5500,35000"
"6000,35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 603,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 604,0
va (VaSet
)
xt "-800,34500,3000,35500"
st "MDIO_0_I"
ju 2
blo "3000,35300"
tm "WireNameMgr"
)
)
)
*112 (Net
uid 605,0
decl (Decl
n "MDIO_0_I"
t "std_logic"
o 37
suid 80,0
)
declText (MLText
uid 606,0
va (VaSet
isHidden 1
)
xt "16000,131000,27800,132000"
st "MDIO_0_I                  : std_logic
"
)
)
*113 (PortIoOut
uid 613,0
shape (CompositeShape
uid 614,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 615,0
sl 0
ro 270
xt "36500,39625,38000,40375"
)
(Line
uid 616,0
sl 0
ro 270
xt "36000,40000,36500,40000"
pts [
"36000,40000"
"36500,40000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 617,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 618,0
va (VaSet
)
xt "39000,39500,43200,40500"
st "MDIO_0_O"
blo "39000,40300"
tm "WireNameMgr"
)
)
)
*114 (Net
uid 619,0
decl (Decl
n "MDIO_0_O"
t "std_logic"
o 38
suid 81,0
)
declText (MLText
uid 620,0
va (VaSet
isHidden 1
)
xt "16000,132000,28200,133000"
st "MDIO_0_O                  : std_logic
"
)
)
*115 (PortIoOut
uid 627,0
shape (CompositeShape
uid 628,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 629,0
sl 0
ro 270
xt "36500,40625,38000,41375"
)
(Line
uid 630,0
sl 0
ro 270
xt "36000,41000,36500,41000"
pts [
"36000,41000"
"36500,41000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 631,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 632,0
va (VaSet
)
xt "39000,40500,43000,41500"
st "MDIO_0_T"
blo "39000,41300"
tm "WireNameMgr"
)
)
)
*116 (Net
uid 633,0
decl (Decl
n "MDIO_0_T"
t "std_logic"
o 39
suid 82,0
)
declText (MLText
uid 634,0
va (VaSet
isHidden 1
)
xt "16000,133000,28000,134000"
st "MDIO_0_T                  : std_logic
"
)
)
*117 (PortIoIn
uid 641,0
shape (CompositeShape
uid 642,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 643,0
sl 0
ro 270
xt "45000,41625,46500,42375"
)
(Line
uid 644,0
sl 0
ro 270
xt "46500,42000,47000,42000"
pts [
"46500,42000"
"47000,42000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 645,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 646,0
va (VaSet
)
xt "36400,41500,44000,42500"
st "RX_LL_CLOCK_1"
ju 2
blo "44000,42300"
tm "WireNameMgr"
)
)
)
*118 (Net
uid 647,0
decl (Decl
n "RX_LL_CLOCK_1"
t "std_logic"
prec "-- Local link Receiver Interface - EMAC1"
preAdd 0
posAdd 0
o 40
suid 83,0
)
declText (MLText
uid 648,0
va (VaSet
isHidden 1
)
xt "16000,134000,31300,136000"
st "-- Local link Receiver Interface - EMAC1
RX_LL_CLOCK_1             : std_logic
"
)
)
*119 (PortIoIn
uid 655,0
shape (CompositeShape
uid 656,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 657,0
sl 0
ro 270
xt "45000,42625,46500,43375"
)
(Line
uid 658,0
sl 0
ro 270
xt "46500,43000,47000,43000"
pts [
"46500,43000"
"47000,43000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 659,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 660,0
va (VaSet
)
xt "36500,42500,44000,43500"
st "RX_LL_RESET_1"
ju 2
blo "44000,43300"
tm "WireNameMgr"
)
)
)
*120 (Net
uid 661,0
decl (Decl
n "RX_LL_RESET_1"
t "std_logic"
preAdd 0
posAdd 0
o 41
suid 84,0
)
declText (MLText
uid 662,0
va (VaSet
isHidden 1
)
xt "16000,136000,30000,137000"
st "RX_LL_RESET_1             : std_logic
"
)
)
*121 (PortIoOut
uid 669,0
shape (CompositeShape
uid 670,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 671,0
sl 0
ro 270
xt "67500,41625,69000,42375"
)
(Line
uid 672,0
sl 0
ro 270
xt "67000,42000,67500,42000"
pts [
"67000,42000"
"67500,42000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 673,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 674,0
va (VaSet
)
xt "70000,41500,76900,42500"
st "RX_LL_DATA_1"
blo "70000,42300"
tm "WireNameMgr"
)
)
)
*122 (Net
uid 675,0
decl (Decl
n "RX_LL_DATA_1"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 42
suid 85,0
)
declText (MLText
uid 676,0
va (VaSet
isHidden 1
)
xt "16000,137000,37400,138000"
st "RX_LL_DATA_1              : std_logic_vector(7 downto 0)
"
)
)
*123 (PortIoOut
uid 683,0
shape (CompositeShape
uid 684,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 685,0
sl 0
ro 270
xt "67500,42625,69000,43375"
)
(Line
uid 686,0
sl 0
ro 270
xt "67000,43000,67500,43000"
pts [
"67000,43000"
"67500,43000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 687,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 688,0
va (VaSet
)
xt "70000,42500,77500,43500"
st "RX_LL_SOF_N_1"
blo "70000,43300"
tm "WireNameMgr"
)
)
)
*124 (Net
uid 689,0
decl (Decl
n "RX_LL_SOF_N_1"
t "std_logic"
preAdd 0
posAdd 0
o 43
suid 86,0
)
declText (MLText
uid 690,0
va (VaSet
isHidden 1
)
xt "16000,138000,30000,139000"
st "RX_LL_SOF_N_1             : std_logic
"
)
)
*125 (PortIoOut
uid 697,0
shape (CompositeShape
uid 698,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 699,0
sl 0
ro 270
xt "67500,43625,69000,44375"
)
(Line
uid 700,0
sl 0
ro 270
xt "67000,44000,67500,44000"
pts [
"67000,44000"
"67500,44000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 701,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 702,0
va (VaSet
)
xt "70000,43500,77500,44500"
st "RX_LL_EOF_N_1"
blo "70000,44300"
tm "WireNameMgr"
)
)
)
*126 (Net
uid 703,0
decl (Decl
n "RX_LL_EOF_N_1"
t "std_logic"
preAdd 0
posAdd 0
o 44
suid 87,0
)
declText (MLText
uid 704,0
va (VaSet
isHidden 1
)
xt "16000,139000,30000,140000"
st "RX_LL_EOF_N_1             : std_logic
"
)
)
*127 (PortIoOut
uid 711,0
shape (CompositeShape
uid 712,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 713,0
sl 0
ro 270
xt "67500,44625,69000,45375"
)
(Line
uid 714,0
sl 0
ro 270
xt "67000,45000,67500,45000"
pts [
"67000,45000"
"67500,45000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 715,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 716,0
va (VaSet
)
xt "70000,44500,79900,45500"
st "RX_LL_SRC_RDY_N_1"
blo "70000,45300"
tm "WireNameMgr"
)
)
)
*128 (Net
uid 717,0
decl (Decl
n "RX_LL_SRC_RDY_N_1"
t "std_logic"
preAdd 0
posAdd 0
o 45
suid 88,0
)
declText (MLText
uid 718,0
va (VaSet
isHidden 1
)
xt "16000,140000,31600,141000"
st "RX_LL_SRC_RDY_N_1         : std_logic
"
)
)
*129 (PortIoIn
uid 725,0
shape (CompositeShape
uid 726,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 727,0
sl 0
ro 270
xt "45000,43625,46500,44375"
)
(Line
uid 728,0
sl 0
ro 270
xt "46500,44000,47000,44000"
pts [
"46500,44000"
"47000,44000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 729,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 730,0
va (VaSet
)
xt "34300,43500,44000,44500"
st "RX_LL_DST_RDY_N_1"
ju 2
blo "44000,44300"
tm "WireNameMgr"
)
)
)
*130 (Net
uid 731,0
decl (Decl
n "RX_LL_DST_RDY_N_1"
t "std_logic"
preAdd 0
posAdd 0
o 46
suid 89,0
)
declText (MLText
uid 732,0
va (VaSet
isHidden 1
)
xt "16000,141000,31400,142000"
st "RX_LL_DST_RDY_N_1         : std_logic
"
)
)
*131 (PortIoOut
uid 739,0
shape (CompositeShape
uid 740,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 741,0
sl 0
ro 270
xt "67500,45625,69000,46375"
)
(Line
uid 742,0
sl 0
ro 270
xt "67000,46000,67500,46000"
pts [
"67000,46000"
"67500,46000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 743,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 744,0
va (VaSet
)
xt "70000,45500,80200,46500"
st "RX_LL_FIFO_STATUS_1"
blo "70000,46300"
tm "WireNameMgr"
)
)
)
*132 (Net
uid 745,0
decl (Decl
n "RX_LL_FIFO_STATUS_1"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 47
suid 90,0
)
declText (MLText
uid 746,0
va (VaSet
isHidden 1
)
xt "16000,142000,39300,143000"
st "RX_LL_FIFO_STATUS_1       : std_logic_vector(3 downto 0)
"
)
)
*133 (PortIoIn
uid 753,0
shape (CompositeShape
uid 754,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 755,0
sl 0
ro 270
xt "45000,44625,46500,45375"
)
(Line
uid 756,0
sl 0
ro 270
xt "46500,45000,47000,45000"
pts [
"46500,45000"
"47000,45000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 757,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 758,0
va (VaSet
)
xt "36600,44500,44000,45500"
st "TX_LL_CLOCK_1"
ju 2
blo "44000,45300"
tm "WireNameMgr"
)
)
)
*134 (Net
uid 759,0
decl (Decl
n "TX_LL_CLOCK_1"
t "std_logic"
prec "-- Local link Transmitter Interface - EMAC1"
preAdd 0
posAdd 0
o 48
suid 91,0
)
declText (MLText
uid 760,0
va (VaSet
isHidden 1
)
xt "16000,143000,32200,145000"
st "-- Local link Transmitter Interface - EMAC1
TX_LL_CLOCK_1             : std_logic
"
)
)
*135 (PortIoIn
uid 767,0
shape (CompositeShape
uid 768,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 769,0
sl 0
ro 270
xt "45000,45625,46500,46375"
)
(Line
uid 770,0
sl 0
ro 270
xt "46500,46000,47000,46000"
pts [
"46500,46000"
"47000,46000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 771,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 772,0
va (VaSet
)
xt "36700,45500,44000,46500"
st "TX_LL_RESET_1"
ju 2
blo "44000,46300"
tm "WireNameMgr"
)
)
)
*136 (Net
uid 773,0
decl (Decl
n "TX_LL_RESET_1"
t "std_logic"
preAdd 0
posAdd 0
o 49
suid 92,0
)
declText (MLText
uid 774,0
va (VaSet
isHidden 1
)
xt "16000,145000,29800,146000"
st "TX_LL_RESET_1             : std_logic
"
)
)
*137 (PortIoIn
uid 781,0
shape (CompositeShape
uid 782,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 783,0
sl 0
ro 270
xt "45000,46625,46500,47375"
)
(Line
uid 784,0
sl 0
ro 270
xt "46500,47000,47000,47000"
pts [
"46500,47000"
"47000,47000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 785,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 786,0
va (VaSet
)
xt "37300,46500,44000,47500"
st "TX_LL_DATA_1"
ju 2
blo "44000,47300"
tm "WireNameMgr"
)
)
)
*138 (Net
uid 787,0
decl (Decl
n "TX_LL_DATA_1"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 50
suid 93,0
)
declText (MLText
uid 788,0
va (VaSet
isHidden 1
)
xt "16000,146000,37200,147000"
st "TX_LL_DATA_1              : std_logic_vector(7 downto 0)
"
)
)
*139 (PortIoIn
uid 795,0
shape (CompositeShape
uid 796,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 797,0
sl 0
ro 270
xt "45000,47625,46500,48375"
)
(Line
uid 798,0
sl 0
ro 270
xt "46500,48000,47000,48000"
pts [
"46500,48000"
"47000,48000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 799,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 800,0
va (VaSet
)
xt "36700,47500,44000,48500"
st "TX_LL_SOF_N_1"
ju 2
blo "44000,48300"
tm "WireNameMgr"
)
)
)
*140 (Net
uid 801,0
decl (Decl
n "TX_LL_SOF_N_1"
t "std_logic"
preAdd 0
posAdd 0
o 51
suid 94,0
)
declText (MLText
uid 802,0
va (VaSet
isHidden 1
)
xt "16000,147000,29800,148000"
st "TX_LL_SOF_N_1             : std_logic
"
)
)
*141 (PortIoIn
uid 809,0
shape (CompositeShape
uid 810,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 811,0
sl 0
ro 270
xt "45000,48625,46500,49375"
)
(Line
uid 812,0
sl 0
ro 270
xt "46500,49000,47000,49000"
pts [
"46500,49000"
"47000,49000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 813,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 814,0
va (VaSet
)
xt "36700,48500,44000,49500"
st "TX_LL_EOF_N_1"
ju 2
blo "44000,49300"
tm "WireNameMgr"
)
)
)
*142 (Net
uid 815,0
decl (Decl
n "TX_LL_EOF_N_1"
t "std_logic"
preAdd 0
posAdd 0
o 52
suid 95,0
)
declText (MLText
uid 816,0
va (VaSet
isHidden 1
)
xt "16000,148000,29800,149000"
st "TX_LL_EOF_N_1             : std_logic
"
)
)
*143 (PortIoIn
uid 823,0
shape (CompositeShape
uid 824,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 825,0
sl 0
ro 270
xt "45000,49625,46500,50375"
)
(Line
uid 826,0
sl 0
ro 270
xt "46500,50000,47000,50000"
pts [
"46500,50000"
"47000,50000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 827,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 828,0
va (VaSet
)
xt "34300,49500,44000,50500"
st "TX_LL_SRC_RDY_N_1"
ju 2
blo "44000,50300"
tm "WireNameMgr"
)
)
)
*144 (Net
uid 829,0
decl (Decl
n "TX_LL_SRC_RDY_N_1"
t "std_logic"
preAdd 0
posAdd 0
o 53
suid 96,0
)
declText (MLText
uid 830,0
va (VaSet
isHidden 1
)
xt "16000,149000,31400,150000"
st "TX_LL_SRC_RDY_N_1         : std_logic
"
)
)
*145 (PortIoOut
uid 837,0
shape (CompositeShape
uid 838,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 839,0
sl 0
ro 270
xt "67500,46625,69000,47375"
)
(Line
uid 840,0
sl 0
ro 270
xt "67000,47000,67500,47000"
pts [
"67000,47000"
"67500,47000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 841,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 842,0
va (VaSet
)
xt "70000,46500,79500,47500"
st "TX_LL_DST_RDY_N_1"
blo "70000,47300"
tm "WireNameMgr"
)
)
)
*146 (Net
uid 843,0
decl (Decl
n "TX_LL_DST_RDY_N_1"
t "std_logic"
preAdd 0
posAdd 0
o 54
suid 97,0
)
declText (MLText
uid 844,0
va (VaSet
isHidden 1
)
xt "16000,150000,31200,151000"
st "TX_LL_DST_RDY_N_1         : std_logic
"
)
)
*147 (PortIoOut
uid 851,0
shape (CompositeShape
uid 852,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 853,0
sl 0
ro 270
xt "75500,7625,77000,8375"
)
(Line
uid 854,0
sl 0
ro 270
xt "75000,8000,75500,8000"
pts [
"75000,8000"
"75500,8000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 855,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 856,0
va (VaSet
)
xt "78000,7500,87900,8500"
st "EMAC1CLIENTRXDVLD"
blo "78000,8300"
tm "WireNameMgr"
)
)
)
*148 (Net
uid 857,0
decl (Decl
n "EMAC1CLIENTRXDVLD"
t "std_logic"
prec "-- Client Receiver Interface - EMAC1"
preAdd 0
posAdd 0
o 55
suid 98,0
)
declText (MLText
uid 858,0
va (VaSet
isHidden 1
)
xt "16000,151000,31600,153000"
st "-- Client Receiver Interface - EMAC1
EMAC1CLIENTRXDVLD         : std_logic
"
)
)
*149 (PortIoOut
uid 865,0
shape (CompositeShape
uid 866,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 867,0
sl 0
ro 270
xt "36500,41625,38000,42375"
)
(Line
uid 868,0
sl 0
ro 270
xt "36000,42000,36500,42000"
pts [
"36000,42000"
"36500,42000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 869,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 870,0
va (VaSet
)
xt "39000,41500,52000,42500"
st "EMAC1CLIENTRXFRAMEDROP"
blo "39000,42300"
tm "WireNameMgr"
)
)
)
*150 (Net
uid 871,0
decl (Decl
n "EMAC1CLIENTRXFRAMEDROP"
t "std_logic"
preAdd 0
posAdd 0
o 56
suid 99,0
)
declText (MLText
uid 872,0
va (VaSet
isHidden 1
)
xt "16000,153000,33700,154000"
st "EMAC1CLIENTRXFRAMEDROP    : std_logic
"
)
)
*151 (PortIoOut
uid 879,0
shape (CompositeShape
uid 880,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 881,0
sl 0
ro 270
xt "36500,42625,38000,43375"
)
(Line
uid 882,0
sl 0
ro 270
xt "36000,43000,36500,43000"
pts [
"36000,43000"
"36500,43000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 883,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 884,0
va (VaSet
)
xt "39000,42500,49200,43500"
st "EMAC1CLIENTRXSTATS"
blo "39000,43300"
tm "WireNameMgr"
)
)
)
*152 (Net
uid 885,0
decl (Decl
n "EMAC1CLIENTRXSTATS"
t "std_logic_vector"
b "(6 downto 0)"
preAdd 0
posAdd 0
o 57
suid 100,0
)
declText (MLText
uid 886,0
va (VaSet
isHidden 1
)
xt "16000,154000,39500,155000"
st "EMAC1CLIENTRXSTATS        : std_logic_vector(6 downto 0)
"
)
)
*153 (PortIoOut
uid 893,0
shape (CompositeShape
uid 894,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 895,0
sl 0
ro 270
xt "36500,43625,38000,44375"
)
(Line
uid 896,0
sl 0
ro 270
xt "36000,44000,36500,44000"
pts [
"36000,44000"
"36500,44000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 897,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 898,0
va (VaSet
)
xt "39000,43500,50900,44500"
st "EMAC1CLIENTRXSTATSVLD"
blo "39000,44300"
tm "WireNameMgr"
)
)
)
*154 (Net
uid 899,0
decl (Decl
n "EMAC1CLIENTRXSTATSVLD"
t "std_logic"
preAdd 0
posAdd 0
o 58
suid 101,0
)
declText (MLText
uid 900,0
va (VaSet
isHidden 1
)
xt "16000,155000,32800,156000"
st "EMAC1CLIENTRXSTATSVLD     : std_logic
"
)
)
*155 (PortIoOut
uid 907,0
shape (CompositeShape
uid 908,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 909,0
sl 0
ro 270
xt "36500,44625,38000,45375"
)
(Line
uid 910,0
sl 0
ro 270
xt "36000,45000,36500,45000"
pts [
"36000,45000"
"36500,45000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 911,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 912,0
va (VaSet
)
xt "39000,44500,53100,45500"
st "EMAC1CLIENTRXSTATSBYTEVLD"
blo "39000,45300"
tm "WireNameMgr"
)
)
)
*156 (Net
uid 913,0
decl (Decl
n "EMAC1CLIENTRXSTATSBYTEVLD"
t "std_logic"
preAdd 0
posAdd 0
o 59
suid 102,0
)
declText (MLText
uid 914,0
va (VaSet
isHidden 1
)
xt "16000,156000,34200,157000"
st "EMAC1CLIENTRXSTATSBYTEVLD : std_logic
"
)
)
*157 (PortIoIn
uid 921,0
shape (CompositeShape
uid 922,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 923,0
sl 0
ro 270
xt "4000,35625,5500,36375"
)
(Line
uid 924,0
sl 0
ro 270
xt "5500,36000,6000,36000"
pts [
"5500,36000"
"6000,36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 925,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 926,0
va (VaSet
)
xt "-8600,35500,3000,36500"
st "CLIENTEMAC1TXIFGDELAY"
ju 2
blo "3000,36300"
tm "WireNameMgr"
)
)
)
*158 (Net
uid 927,0
decl (Decl
n "CLIENTEMAC1TXIFGDELAY"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- Client Transmitter Interface - EMAC1"
preAdd 0
posAdd 0
o 60
suid 103,0
)
declText (MLText
uid 928,0
va (VaSet
isHidden 1
)
xt "16000,157000,40300,159000"
st "-- Client Transmitter Interface - EMAC1
CLIENTEMAC1TXIFGDELAY     : std_logic_vector(7 downto 0)
"
)
)
*159 (PortIoOut
uid 935,0
shape (CompositeShape
uid 936,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 937,0
sl 0
ro 270
xt "36500,45625,38000,46375"
)
(Line
uid 938,0
sl 0
ro 270
xt "36000,46000,36500,46000"
pts [
"36000,46000"
"36500,46000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 939,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 940,0
va (VaSet
)
xt "39000,45500,49000,46500"
st "EMAC1CLIENTTXSTATS"
blo "39000,46300"
tm "WireNameMgr"
)
)
)
*160 (Net
uid 941,0
decl (Decl
n "EMAC1CLIENTTXSTATS"
t "std_logic"
preAdd 0
posAdd 0
o 61
suid 104,0
)
declText (MLText
uid 942,0
va (VaSet
isHidden 1
)
xt "16000,159000,31500,160000"
st "EMAC1CLIENTTXSTATS        : std_logic
"
)
)
*161 (PortIoOut
uid 949,0
shape (CompositeShape
uid 950,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 951,0
sl 0
ro 270
xt "36500,46625,38000,47375"
)
(Line
uid 952,0
sl 0
ro 270
xt "36000,47000,36500,47000"
pts [
"36000,47000"
"36500,47000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 953,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 954,0
va (VaSet
)
xt "39000,46500,50700,47500"
st "EMAC1CLIENTTXSTATSVLD"
blo "39000,47300"
tm "WireNameMgr"
)
)
)
*162 (Net
uid 955,0
decl (Decl
n "EMAC1CLIENTTXSTATSVLD"
t "std_logic"
preAdd 0
posAdd 0
o 62
suid 105,0
)
declText (MLText
uid 956,0
va (VaSet
isHidden 1
)
xt "16000,160000,32600,161000"
st "EMAC1CLIENTTXSTATSVLD     : std_logic
"
)
)
*163 (PortIoOut
uid 963,0
shape (CompositeShape
uid 964,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 965,0
sl 0
ro 270
xt "36500,47625,38000,48375"
)
(Line
uid 966,0
sl 0
ro 270
xt "36000,48000,36500,48000"
pts [
"36000,48000"
"36500,48000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 967,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 968,0
va (VaSet
)
xt "39000,47500,52900,48500"
st "EMAC1CLIENTTXSTATSBYTEVLD"
blo "39000,48300"
tm "WireNameMgr"
)
)
)
*164 (Net
uid 969,0
decl (Decl
n "EMAC1CLIENTTXSTATSBYTEVLD"
t "std_logic"
preAdd 0
posAdd 0
o 63
suid 106,0
)
declText (MLText
uid 970,0
va (VaSet
isHidden 1
)
xt "16000,161000,34000,162000"
st "EMAC1CLIENTTXSTATSBYTEVLD : std_logic
"
)
)
*165 (PortIoIn
uid 977,0
shape (CompositeShape
uid 978,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 979,0
sl 0
ro 270
xt "4000,36625,5500,37375"
)
(Line
uid 980,0
sl 0
ro 270
xt "5500,37000,6000,37000"
pts [
"5500,37000"
"6000,37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 981,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 982,0
va (VaSet
)
xt "-8200,36500,3000,37500"
st "CLIENTEMAC1PAUSEREQ"
ju 2
blo "3000,37300"
tm "WireNameMgr"
)
)
)
*166 (Net
uid 983,0
decl (Decl
n "CLIENTEMAC1PAUSEREQ"
t "std_logic"
prec "-- MAC Control Interface - EMAC1"
preAdd 0
posAdd 0
o 64
suid 107,0
)
declText (MLText
uid 984,0
va (VaSet
isHidden 1
)
xt "16000,162000,32500,164000"
st "-- MAC Control Interface - EMAC1
CLIENTEMAC1PAUSEREQ       : std_logic
"
)
)
*167 (PortIoIn
uid 991,0
shape (CompositeShape
uid 992,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 993,0
sl 0
ro 270
xt "4000,37625,5500,38375"
)
(Line
uid 994,0
sl 0
ro 270
xt "5500,38000,6000,38000"
pts [
"5500,38000"
"6000,38000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 995,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 996,0
va (VaSet
)
xt "-8100,37500,3000,38500"
st "CLIENTEMAC1PAUSEVAL"
ju 2
blo "3000,38300"
tm "WireNameMgr"
)
)
)
*168 (Net
uid 997,0
decl (Decl
n "CLIENTEMAC1PAUSEVAL"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 65
suid 108,0
)
declText (MLText
uid 998,0
va (VaSet
isHidden 1
)
xt "16000,164000,40700,165000"
st "CLIENTEMAC1PAUSEVAL       : std_logic_vector(15 downto 0)
"
)
)
*169 (PortIoOut
uid 1005,0
shape (CompositeShape
uid 1006,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1007,0
sl 0
ro 270
xt "36500,48625,38000,49375"
)
(Line
uid 1008,0
sl 0
ro 270
xt "36000,49000,36500,49000"
pts [
"36000,49000"
"36500,49000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1009,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1010,0
va (VaSet
)
xt "39000,48500,52800,49500"
st "EMAC1CLIENTSYNCACQSTATUS"
blo "39000,49300"
tm "WireNameMgr"
)
)
)
*170 (Net
uid 1011,0
decl (Decl
n "EMAC1CLIENTSYNCACQSTATUS"
t "std_logic"
prec "--EMAC-MGT link status"
preAdd 0
posAdd 0
o 66
suid 109,0
)
declText (MLText
uid 1012,0
va (VaSet
isHidden 1
)
xt "16000,165000,34100,167000"
st "--EMAC-MGT link status
EMAC1CLIENTSYNCACQSTATUS  : std_logic
"
)
)
*171 (PortIoOut
uid 1019,0
shape (CompositeShape
uid 1020,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1021,0
sl 0
ro 270
xt "75500,8625,77000,9375"
)
(Line
uid 1022,0
sl 0
ro 270
xt "75000,9000,75500,9000"
pts [
"75000,9000"
"75500,9000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1023,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1024,0
va (VaSet
)
xt "78000,8500,86300,9500"
st "RX_CLIENT_CLK_1"
blo "78000,9300"
tm "WireNameMgr"
)
)
)
*172 (Net
uid 1025,0
decl (Decl
n "RX_CLIENT_CLK_1"
t "std_logic"
prec "-- Clock Signals - EMAC1"
preAdd 0
posAdd 0
o 67
suid 110,0
)
declText (MLText
uid 1026,0
va (VaSet
isHidden 1
)
xt "16000,167000,30400,169000"
st "-- Clock Signals - EMAC1
RX_CLIENT_CLK_1           : std_logic
"
)
)
*173 (PortIoOut
uid 1033,0
shape (CompositeShape
uid 1034,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1035,0
sl 0
ro 270
xt "75500,9625,77000,10375"
)
(Line
uid 1036,0
sl 0
ro 270
xt "75000,10000,75500,10000"
pts [
"75000,10000"
"75500,10000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1037,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1038,0
va (VaSet
)
xt "78000,9500,86100,10500"
st "TX_CLIENT_CLK_1"
blo "78000,10300"
tm "WireNameMgr"
)
)
)
*174 (Net
uid 1039,0
decl (Decl
n "TX_CLIENT_CLK_1"
t "std_logic"
preAdd 0
posAdd 0
o 68
suid 111,0
)
declText (MLText
uid 1040,0
va (VaSet
isHidden 1
)
xt "16000,169000,30200,170000"
st "TX_CLIENT_CLK_1           : std_logic
"
)
)
*175 (PortIoOut
uid 1047,0
shape (CompositeShape
uid 1048,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1049,0
sl 0
ro 270
xt "36500,49625,38000,50375"
)
(Line
uid 1050,0
sl 0
ro 270
xt "36000,50000,36500,50000"
pts [
"36000,50000"
"36500,50000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1051,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1052,0
va (VaSet
)
xt "39000,49500,41600,50500"
st "TXP_1"
blo "39000,50300"
tm "WireNameMgr"
)
)
)
*176 (Net
uid 1053,0
decl (Decl
n "TXP_1"
t "std_logic"
prec "-- 1000BASE-X PCS/PMA Interface - EMAC1"
preAdd 0
posAdd 0
o 69
suid 112,0
)
declText (MLText
uid 1054,0
va (VaSet
isHidden 1
)
xt "16000,170000,33800,172000"
st "-- 1000BASE-X PCS/PMA Interface - EMAC1
TXP_1                     : std_logic
"
)
)
*177 (PortIoOut
uid 1061,0
shape (CompositeShape
uid 1062,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1063,0
sl 0
ro 270
xt "36500,50625,38000,51375"
)
(Line
uid 1064,0
sl 0
ro 270
xt "36000,51000,36500,51000"
pts [
"36000,51000"
"36500,51000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1065,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1066,0
va (VaSet
)
xt "39000,50500,41600,51500"
st "TXN_1"
blo "39000,51300"
tm "WireNameMgr"
)
)
)
*178 (Net
uid 1067,0
decl (Decl
n "TXN_1"
t "std_logic"
preAdd 0
posAdd 0
o 70
suid 113,0
)
declText (MLText
uid 1068,0
va (VaSet
isHidden 1
)
xt "16000,172000,27200,173000"
st "TXN_1                     : std_logic
"
)
)
*179 (PortIoIn
uid 1075,0
shape (CompositeShape
uid 1076,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1077,0
sl 0
ro 270
xt "4000,38625,5500,39375"
)
(Line
uid 1078,0
sl 0
ro 270
xt "5500,39000,6000,39000"
pts [
"5500,39000"
"6000,39000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1079,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1080,0
va (VaSet
)
xt "200,38500,3000,39500"
st "RXP_1"
ju 2
blo "3000,39300"
tm "WireNameMgr"
)
)
)
*180 (Net
uid 1081,0
decl (Decl
n "RXP_1"
t "std_logic"
preAdd 0
posAdd 0
o 71
suid 114,0
)
declText (MLText
uid 1082,0
va (VaSet
isHidden 1
)
xt "16000,173000,27400,174000"
st "RXP_1                     : std_logic
"
)
)
*181 (PortIoIn
uid 1089,0
shape (CompositeShape
uid 1090,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1091,0
sl 0
ro 270
xt "4000,39625,5500,40375"
)
(Line
uid 1092,0
sl 0
ro 270
xt "5500,40000,6000,40000"
pts [
"5500,40000"
"6000,40000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1093,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1094,0
va (VaSet
)
xt "200,39500,3000,40500"
st "RXN_1"
ju 2
blo "3000,40300"
tm "WireNameMgr"
)
)
)
*182 (Net
uid 1095,0
decl (Decl
n "RXN_1"
t "std_logic"
preAdd 0
posAdd 0
o 72
suid 115,0
)
declText (MLText
uid 1096,0
va (VaSet
isHidden 1
)
xt "16000,174000,27400,175000"
st "RXN_1                     : std_logic
"
)
)
*183 (PortIoIn
uid 1103,0
shape (CompositeShape
uid 1104,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1105,0
sl 0
ro 270
xt "4000,40625,5500,41375"
)
(Line
uid 1106,0
sl 0
ro 270
xt "5500,41000,6000,41000"
pts [
"5500,41000"
"6000,41000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1107,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1108,0
va (VaSet
)
xt "-1000,40500,3000,41500"
st "PHYAD_1"
ju 2
blo "3000,41300"
tm "WireNameMgr"
)
)
)
*184 (Net
uid 1109,0
decl (Decl
n "PHYAD_1"
t "std_logic_vector"
b "(4 downto 0)"
preAdd 0
posAdd 0
o 73
suid 116,0
)
declText (MLText
uid 1110,0
va (VaSet
isHidden 1
)
xt "16000,175000,36000,176000"
st "PHYAD_1                   : std_logic_vector(4 downto 0)
"
)
)
*185 (PortIoOut
uid 1117,0
shape (CompositeShape
uid 1118,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1119,0
sl 0
ro 270
xt "75500,10625,77000,11375"
)
(Line
uid 1120,0
sl 0
ro 270
xt "75000,11000,75500,11000"
pts [
"75000,11000"
"75500,11000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1121,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1122,0
va (VaSet
)
xt "78000,10500,84700,11500"
st "RESETDONE_1"
blo "78000,11300"
tm "WireNameMgr"
)
)
)
*186 (Net
uid 1123,0
decl (Decl
n "RESETDONE_1"
t "std_logic"
preAdd 0
posAdd 0
o 74
suid 117,0
)
declText (MLText
uid 1124,0
va (VaSet
isHidden 1
)
xt "16000,176000,29600,177000"
st "RESETDONE_1               : std_logic
"
)
)
*187 (PortIoOut
uid 1131,0
shape (CompositeShape
uid 1132,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1133,0
sl 0
ro 270
xt "36500,51625,38000,52375"
)
(Line
uid 1134,0
sl 0
ro 270
xt "36000,52000,36500,52000"
pts [
"36000,52000"
"36500,52000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1135,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1136,0
va (VaSet
)
xt "39000,51500,41900,52500"
st "MDC_1"
blo "39000,52300"
tm "WireNameMgr"
)
)
)
*188 (Net
uid 1137,0
decl (Decl
n "MDC_1"
t "std_logic"
prec "-- MDIO Interface - EMAC1"
preAdd 0
o 75
suid 118,0
)
declText (MLText
uid 1138,0
va (VaSet
isHidden 1
)
xt "16000,177000,27500,179000"
st "-- MDIO Interface - EMAC1
MDC_1                     : std_logic
"
)
)
*189 (PortIoIn
uid 1145,0
shape (CompositeShape
uid 1146,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1147,0
sl 0
ro 270
xt "4000,41625,5500,42375"
)
(Line
uid 1148,0
sl 0
ro 270
xt "5500,42000,6000,42000"
pts [
"5500,42000"
"6000,42000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1149,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1150,0
va (VaSet
)
xt "-800,41500,3000,42500"
st "MDIO_1_I"
ju 2
blo "3000,42300"
tm "WireNameMgr"
)
)
)
*190 (Net
uid 1151,0
decl (Decl
n "MDIO_1_I"
t "std_logic"
o 76
suid 119,0
)
declText (MLText
uid 1152,0
va (VaSet
isHidden 1
)
xt "16000,179000,27800,180000"
st "MDIO_1_I                  : std_logic
"
)
)
*191 (PortIoOut
uid 1159,0
shape (CompositeShape
uid 1160,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1161,0
sl 0
ro 270
xt "36500,52625,38000,53375"
)
(Line
uid 1162,0
sl 0
ro 270
xt "36000,53000,36500,53000"
pts [
"36000,53000"
"36500,53000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1163,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1164,0
va (VaSet
)
xt "39000,52500,43200,53500"
st "MDIO_1_O"
blo "39000,53300"
tm "WireNameMgr"
)
)
)
*192 (Net
uid 1165,0
decl (Decl
n "MDIO_1_O"
t "std_logic"
o 77
suid 120,0
)
declText (MLText
uid 1166,0
va (VaSet
isHidden 1
)
xt "16000,180000,28200,181000"
st "MDIO_1_O                  : std_logic
"
)
)
*193 (PortIoOut
uid 1173,0
shape (CompositeShape
uid 1174,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1175,0
sl 0
ro 270
xt "36500,53625,38000,54375"
)
(Line
uid 1176,0
sl 0
ro 270
xt "36000,54000,36500,54000"
pts [
"36000,54000"
"36500,54000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1177,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1178,0
va (VaSet
)
xt "39000,53500,43000,54500"
st "MDIO_1_T"
blo "39000,54300"
tm "WireNameMgr"
)
)
)
*194 (Net
uid 1179,0
decl (Decl
n "MDIO_1_T"
t "std_logic"
posAdd 0
o 78
suid 121,0
)
declText (MLText
uid 1180,0
va (VaSet
isHidden 1
)
xt "16000,181000,28000,182000"
st "MDIO_1_T                  : std_logic
"
)
)
*195 (PortIoIn
uid 1187,0
shape (CompositeShape
uid 1188,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1189,0
sl 0
ro 270
xt "4000,42625,5500,43375"
)
(Line
uid 1190,0
sl 0
ro 270
xt "5500,43000,6000,43000"
pts [
"5500,43000"
"6000,43000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1191,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1192,0
va (VaSet
)
xt "-3300,42500,3000,43500"
st "HOSTOPCODE"
ju 2
blo "3000,43300"
tm "WireNameMgr"
)
)
)
*196 (Net
uid 1193,0
decl (Decl
n "HOSTOPCODE"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Generic Host Interface"
preAdd 0
o 79
suid 122,0
)
declText (MLText
uid 1194,0
va (VaSet
isHidden 1
)
xt "16000,182000,37200,184000"
st "-- Generic Host Interface
HOSTOPCODE                : std_logic_vector(1 downto 0)
"
)
)
*197 (PortIoIn
uid 1201,0
shape (CompositeShape
uid 1202,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1203,0
sl 0
ro 270
xt "4000,43625,5500,44375"
)
(Line
uid 1204,0
sl 0
ro 270
xt "5500,44000,6000,44000"
pts [
"5500,44000"
"6000,44000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1205,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1206,0
va (VaSet
)
xt "-1000,43500,3000,44500"
st "HOSTREQ"
ju 2
blo "3000,44300"
tm "WireNameMgr"
)
)
)
*198 (Net
uid 1207,0
decl (Decl
n "HOSTREQ"
t "std_logic"
o 80
suid 123,0
)
declText (MLText
uid 1208,0
va (VaSet
isHidden 1
)
xt "16000,184000,28200,185000"
st "HOSTREQ                   : std_logic
"
)
)
*199 (PortIoIn
uid 1215,0
shape (CompositeShape
uid 1216,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1217,0
sl 0
ro 270
xt "4000,44625,5500,45375"
)
(Line
uid 1218,0
sl 0
ro 270
xt "5500,45000,6000,45000"
pts [
"5500,45000"
"6000,45000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1219,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1220,0
va (VaSet
)
xt "-3200,44500,3000,45500"
st "HOSTMIIMSEL"
ju 2
blo "3000,45300"
tm "WireNameMgr"
)
)
)
*200 (Net
uid 1221,0
decl (Decl
n "HOSTMIIMSEL"
t "std_logic"
o 81
suid 124,0
)
declText (MLText
uid 1222,0
va (VaSet
isHidden 1
)
xt "16000,185000,29100,186000"
st "HOSTMIIMSEL               : std_logic
"
)
)
*201 (PortIoIn
uid 1229,0
shape (CompositeShape
uid 1230,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1231,0
sl 0
ro 270
xt "4000,45625,5500,46375"
)
(Line
uid 1232,0
sl 0
ro 270
xt "5500,46000,6000,46000"
pts [
"5500,46000"
"6000,46000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1233,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1234,0
va (VaSet
)
xt "-1600,45500,3000,46500"
st "HOSTADDR"
ju 2
blo "3000,46300"
tm "WireNameMgr"
)
)
)
*202 (Net
uid 1235,0
decl (Decl
n "HOSTADDR"
t "std_logic_vector"
b "(9 downto 0)"
o 82
suid 125,0
)
declText (MLText
uid 1236,0
va (VaSet
isHidden 1
)
xt "16000,186000,36400,187000"
st "HOSTADDR                  : std_logic_vector(9 downto 0)
"
)
)
*203 (PortIoIn
uid 1243,0
shape (CompositeShape
uid 1244,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1245,0
sl 0
ro 270
xt "4000,46625,5500,47375"
)
(Line
uid 1246,0
sl 0
ro 270
xt "5500,47000,6000,47000"
pts [
"5500,47000"
"6000,47000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1247,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1248,0
va (VaSet
)
xt "-3200,46500,3000,47500"
st "HOSTWRDATA"
ju 2
blo "3000,47300"
tm "WireNameMgr"
)
)
)
*204 (Net
uid 1249,0
decl (Decl
n "HOSTWRDATA"
t "std_logic_vector"
b "(31 downto 0)"
o 83
suid 126,0
)
declText (MLText
uid 1250,0
va (VaSet
isHidden 1
)
xt "16000,187000,37600,188000"
st "HOSTWRDATA                : std_logic_vector(31 downto 0)
"
)
)
*205 (PortIoOut
uid 1257,0
shape (CompositeShape
uid 1258,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1259,0
sl 0
ro 270
xt "36500,54625,38000,55375"
)
(Line
uid 1260,0
sl 0
ro 270
xt "36000,55000,36500,55000"
pts [
"36000,55000"
"36500,55000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1261,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1262,0
va (VaSet
)
xt "39000,54500,45300,55500"
st "HOSTMIIMRDY"
blo "39000,55300"
tm "WireNameMgr"
)
)
)
*206 (Net
uid 1263,0
decl (Decl
n "HOSTMIIMRDY"
t "std_logic"
o 84
suid 127,0
)
declText (MLText
uid 1264,0
va (VaSet
isHidden 1
)
xt "16000,188000,29200,189000"
st "HOSTMIIMRDY               : std_logic
"
)
)
*207 (PortIoOut
uid 1271,0
shape (CompositeShape
uid 1272,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1273,0
sl 0
ro 270
xt "36500,55625,38000,56375"
)
(Line
uid 1274,0
sl 0
ro 270
xt "36000,56000,36500,56000"
pts [
"36000,56000"
"36500,56000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1275,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1276,0
va (VaSet
)
xt "39000,55500,45100,56500"
st "HOSTRDDATA"
blo "39000,56300"
tm "WireNameMgr"
)
)
)
*208 (Net
uid 1277,0
decl (Decl
n "HOSTRDDATA"
t "std_logic_vector"
b "(31 downto 0)"
o 85
suid 128,0
)
declText (MLText
uid 1278,0
va (VaSet
isHidden 1
)
xt "16000,189000,37500,190000"
st "HOSTRDDATA                : std_logic_vector(31 downto 0)
"
)
)
*209 (PortIoIn
uid 1285,0
shape (CompositeShape
uid 1286,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1287,0
sl 0
ro 270
xt "4000,47625,5500,48375"
)
(Line
uid 1288,0
sl 0
ro 270
xt "5500,48000,6000,48000"
pts [
"5500,48000"
"6000,48000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1289,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1290,0
va (VaSet
)
xt "-4400,47500,3000,48500"
st "HOSTEMAC1SEL"
ju 2
blo "3000,48300"
tm "WireNameMgr"
)
)
)
*210 (Net
uid 1291,0
decl (Decl
n "HOSTEMAC1SEL"
t "std_logic"
o 86
suid 129,0
)
declText (MLText
uid 1292,0
va (VaSet
isHidden 1
)
xt "16000,190000,30100,191000"
st "HOSTEMAC1SEL              : std_logic
"
)
)
*211 (PortIoIn
uid 1299,0
shape (CompositeShape
uid 1300,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1301,0
sl 0
ro 270
xt "4000,48625,5500,49375"
)
(Line
uid 1302,0
sl 0
ro 270
xt "5500,49000,6000,49000"
pts [
"5500,49000"
"6000,49000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1303,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1304,0
va (VaSet
)
xt "-900,48500,3000,49500"
st "HOSTCLK"
ju 2
blo "3000,49300"
tm "WireNameMgr"
)
)
)
*212 (Net
uid 1305,0
decl (Decl
n "HOSTCLK"
t "std_logic"
preAdd 0
posAdd 0
o 87
suid 130,0
)
declText (MLText
uid 1306,0
va (VaSet
isHidden 1
)
xt "16000,191000,28100,192000"
st "HOSTCLK                   : std_logic
"
)
)
*213 (PortIoIn
uid 1313,0
shape (CompositeShape
uid 1314,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1315,0
sl 0
ro 270
xt "4000,49625,5500,50375"
)
(Line
uid 1316,0
sl 0
ro 270
xt "5500,50000,6000,50000"
pts [
"5500,50000"
"6000,50000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1317,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1318,0
va (VaSet
)
xt "-1500,49500,3000,50500"
st "MGTCLK_P"
ju 2
blo "3000,50300"
tm "WireNameMgr"
)
)
)
*214 (Net
uid 1319,0
decl (Decl
n "MGTCLK_P"
t "std_logic"
prec "-- 1000BASE-X PCS/PMA RocketIO Reference Clock buffer inputs"
preAdd 0
posAdd 0
o 88
suid 131,0
)
declText (MLText
uid 1320,0
va (VaSet
isHidden 1
)
xt "16000,192000,41400,194000"
st "-- 1000BASE-X PCS/PMA RocketIO Reference Clock buffer inputs
MGTCLK_P                  : std_logic
"
)
)
*215 (PortIoIn
uid 1327,0
shape (CompositeShape
uid 1328,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1329,0
sl 0
ro 270
xt "4000,50625,5500,51375"
)
(Line
uid 1330,0
sl 0
ro 270
xt "5500,51000,6000,51000"
pts [
"5500,51000"
"6000,51000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1331,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1332,0
va (VaSet
)
xt "-1500,50500,3000,51500"
st "MGTCLK_N"
ju 2
blo "3000,51300"
tm "WireNameMgr"
)
)
)
*216 (Net
uid 1333,0
decl (Decl
n "MGTCLK_N"
t "std_logic"
preAdd 0
posAdd 0
o 89
suid 132,0
)
declText (MLText
uid 1334,0
va (VaSet
isHidden 1
)
xt "16000,194000,28500,195000"
st "MGTCLK_N                  : std_logic
"
)
)
*217 (PortIoIn
uid 1341,0
shape (CompositeShape
uid 1342,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1343,0
sl 0
ro 270
xt "4000,51625,5500,52375"
)
(Line
uid 1344,0
sl 0
ro 270
xt "5500,52000,6000,52000"
pts [
"5500,52000"
"6000,52000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1345,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1346,0
va (VaSet
)
xt "700,51500,3000,52500"
st "DCLK"
ju 2
blo "3000,52300"
tm "WireNameMgr"
)
)
)
*218 (Net
uid 1347,0
decl (Decl
n "DCLK"
t "std_logic"
preAdd 0
posAdd 0
o 90
suid 133,0
)
declText (MLText
uid 1348,0
va (VaSet
isHidden 1
)
xt "16000,195000,27100,196000"
st "DCLK                      : std_logic
"
)
)
*219 (PortIoIn
uid 1355,0
shape (CompositeShape
uid 1356,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1357,0
sl 0
ro 270
xt "4000,52625,5500,53375"
)
(Line
uid 1358,0
sl 0
ro 270
xt "5500,53000,6000,53000"
pts [
"5500,53000"
"6000,53000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1359,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1360,0
va (VaSet
)
xt "-1600,52500,3000,53500"
st "REFCLK1_i"
ju 2
blo "3000,53300"
tm "WireNameMgr"
)
)
)
*220 (Net
uid 1361,0
decl (Decl
n "REFCLK1_i"
t "std_logic"
prec "-- *** mod start"
preAdd 0
o 91
suid 134,0
)
declText (MLText
uid 1362,0
va (VaSet
isHidden 1
)
xt "16000,196000,28400,198000"
st "-- *** mod start
REFCLK1_i                 : std_logic
"
)
)
*221 (PortIoIn
uid 1369,0
shape (CompositeShape
uid 1370,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1371,0
sl 0
ro 270
xt "4000,53625,5500,54375"
)
(Line
uid 1372,0
sl 0
ro 270
xt "5500,54000,6000,54000"
pts [
"5500,54000"
"6000,54000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1373,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1374,0
va (VaSet
)
xt "-1600,53500,3000,54500"
st "REFCLK2_i"
ju 2
blo "3000,54300"
tm "WireNameMgr"
)
)
)
*222 (Net
uid 1375,0
decl (Decl
n "REFCLK2_i"
t "std_logic"
o 92
suid 135,0
)
declText (MLText
uid 1376,0
va (VaSet
isHidden 1
)
xt "16000,198000,28400,199000"
st "REFCLK2_i                 : std_logic
"
)
)
*223 (PortIoOut
uid 1383,0
shape (CompositeShape
uid 1384,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1385,0
sl 0
ro 270
xt "67500,5625,69000,6375"
)
(Line
uid 1386,0
sl 0
ro 270
xt "67000,6000,67500,6000"
pts [
"67000,6000"
"67500,6000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1387,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1388,0
va (VaSet
)
xt "70000,5500,75500,6500"
st "tx0_fifo_stat"
blo "70000,6300"
tm "WireNameMgr"
)
)
)
*224 (Net
uid 1389,0
decl (Decl
n "tx0_fifo_stat"
t "std_logic_vector"
b "(3 downto 0)"
o 93
suid 136,0
)
declText (MLText
uid 1390,0
va (VaSet
isHidden 1
)
xt "16000,199000,35800,200000"
st "tx0_fifo_stat             : std_logic_vector(3 downto 0)
"
)
)
*225 (PortIoOut
uid 1397,0
shape (CompositeShape
uid 1398,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1399,0
sl 0
ro 270
xt "67500,6625,69000,7375"
)
(Line
uid 1400,0
sl 0
ro 270
xt "67000,7000,67500,7000"
pts [
"67000,7000"
"67500,7000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1401,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1402,0
va (VaSet
)
xt "70000,6500,75600,7500"
st "tx0_overflow"
blo "70000,7300"
tm "WireNameMgr"
)
)
)
*226 (Net
uid 1403,0
decl (Decl
n "tx0_overflow"
t "std_logic"
o 94
suid 137,0
)
declText (MLText
uid 1404,0
va (VaSet
isHidden 1
)
xt "16000,200000,28300,201000"
st "tx0_overflow              : std_logic
"
)
)
*227 (PortIoOut
uid 1411,0
shape (CompositeShape
uid 1412,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1413,0
sl 0
ro 270
xt "67500,7625,69000,8375"
)
(Line
uid 1414,0
sl 0
ro 270
xt "67000,8000,67500,8000"
pts [
"67000,8000"
"67500,8000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1415,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1416,0
va (VaSet
)
xt "70000,7500,75600,8500"
st "rx0_overflow"
blo "70000,8300"
tm "WireNameMgr"
)
)
)
*228 (Net
uid 1417,0
decl (Decl
n "rx0_overflow"
t "std_logic"
o 95
suid 138,0
)
declText (MLText
uid 1418,0
va (VaSet
isHidden 1
)
xt "16000,201000,28300,202000"
st "rx0_overflow              : std_logic
"
)
)
*229 (PortIoOut
uid 1425,0
shape (CompositeShape
uid 1426,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1427,0
sl 0
ro 270
xt "67500,47625,69000,48375"
)
(Line
uid 1428,0
sl 0
ro 270
xt "67000,48000,67500,48000"
pts [
"67000,48000"
"67500,48000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1429,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1430,0
va (VaSet
)
xt "70000,47500,75500,48500"
st "tx1_fifo_stat"
blo "70000,48300"
tm "WireNameMgr"
)
)
)
*230 (Net
uid 1431,0
decl (Decl
n "tx1_fifo_stat"
t "std_logic_vector"
b "(3 downto 0)"
o 96
suid 139,0
)
declText (MLText
uid 1432,0
va (VaSet
isHidden 1
)
xt "16000,202000,35800,203000"
st "tx1_fifo_stat             : std_logic_vector(3 downto 0)
"
)
)
*231 (PortIoOut
uid 1439,0
shape (CompositeShape
uid 1440,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1441,0
sl 0
ro 270
xt "67500,48625,69000,49375"
)
(Line
uid 1442,0
sl 0
ro 270
xt "67000,49000,67500,49000"
pts [
"67000,49000"
"67500,49000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1443,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1444,0
va (VaSet
)
xt "70000,48500,75600,49500"
st "tx1_overflow"
blo "70000,49300"
tm "WireNameMgr"
)
)
)
*232 (Net
uid 1445,0
decl (Decl
n "tx1_overflow"
t "std_logic"
o 97
suid 140,0
)
declText (MLText
uid 1446,0
va (VaSet
isHidden 1
)
xt "16000,203000,28300,204000"
st "tx1_overflow              : std_logic
"
)
)
*233 (PortIoOut
uid 1453,0
shape (CompositeShape
uid 1454,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1455,0
sl 0
ro 270
xt "67500,49625,69000,50375"
)
(Line
uid 1456,0
sl 0
ro 270
xt "67000,50000,67500,50000"
pts [
"67000,50000"
"67500,50000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1457,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1458,0
va (VaSet
)
xt "70000,49500,75600,50500"
st "rx1_overflow"
blo "70000,50300"
tm "WireNameMgr"
)
)
)
*234 (Net
uid 1459,0
decl (Decl
n "rx1_overflow"
t "std_logic"
posAdd 0
o 98
suid 141,0
)
declText (MLText
uid 1460,0
va (VaSet
isHidden 1
)
xt "16000,204000,28300,205000"
st "rx1_overflow              : std_logic
"
)
)
*235 (PortIoOut
uid 1467,0
shape (CompositeShape
uid 1468,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1469,0
sl 0
ro 270
xt "75500,14625,77000,15375"
)
(Line
uid 1470,0
sl 0
ro 270
xt "75000,15000,75500,15000"
pts [
"75000,15000"
"75500,15000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1471,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1472,0
va (VaSet
)
xt "78000,14500,81000,15500"
st "tx0_ack"
blo "78000,15300"
tm "WireNameMgr"
)
)
)
*236 (Net
uid 1473,0
decl (Decl
n "tx0_ack"
t "std_logic"
o 99
suid 142,0
)
declText (MLText
uid 1474,0
va (VaSet
isHidden 1
)
xt "16000,205000,27200,206000"
st "tx0_ack                   : std_logic
"
)
)
*237 (PortIoOut
uid 1481,0
shape (CompositeShape
uid 1482,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1483,0
sl 0
ro 270
xt "75500,15625,77000,16375"
)
(Line
uid 1484,0
sl 0
ro 270
xt "75000,16000,75500,16000"
pts [
"75000,16000"
"75500,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1485,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1486,0
va (VaSet
)
xt "78000,15500,83400,16500"
st "tx0_collision"
blo "78000,16300"
tm "WireNameMgr"
)
)
)
*238 (Net
uid 1487,0
decl (Decl
n "tx0_collision"
t "std_logic"
o 100
suid 143,0
)
declText (MLText
uid 1488,0
va (VaSet
isHidden 1
)
xt "16000,206000,27900,207000"
st "tx0_collision             : std_logic
"
)
)
*239 (PortIoOut
uid 1495,0
shape (CompositeShape
uid 1496,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1497,0
sl 0
ro 270
xt "75500,16625,77000,17375"
)
(Line
uid 1498,0
sl 0
ro 270
xt "75000,17000,75500,17000"
pts [
"75000,17000"
"75500,17000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1499,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1500,0
va (VaSet
)
xt "78000,16500,84000,17500"
st "tx0_retransmit"
blo "78000,17300"
tm "WireNameMgr"
)
)
)
*240 (Net
uid 1501,0
decl (Decl
n "tx0_retransmit"
t "std_logic"
o 101
suid 144,0
)
declText (MLText
uid 1502,0
va (VaSet
isHidden 1
)
xt "16000,207000,28300,208000"
st "tx0_retransmit            : std_logic
"
)
)
*241 (PortIoOut
uid 1509,0
shape (CompositeShape
uid 1510,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1511,0
sl 0
ro 270
xt "75500,17625,77000,18375"
)
(Line
uid 1512,0
sl 0
ro 270
xt "75000,18000,75500,18000"
pts [
"75000,18000"
"75500,18000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1513,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1514,0
va (VaSet
)
xt "78000,17500,81000,18500"
st "tx1_ack"
blo "78000,18300"
tm "WireNameMgr"
)
)
)
*242 (Net
uid 1515,0
decl (Decl
n "tx1_ack"
t "std_logic"
o 102
suid 145,0
)
declText (MLText
uid 1516,0
va (VaSet
isHidden 1
)
xt "16000,208000,27200,209000"
st "tx1_ack                   : std_logic
"
)
)
*243 (PortIoOut
uid 1523,0
shape (CompositeShape
uid 1524,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1525,0
sl 0
ro 270
xt "75500,18625,77000,19375"
)
(Line
uid 1526,0
sl 0
ro 270
xt "75000,19000,75500,19000"
pts [
"75000,19000"
"75500,19000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1527,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1528,0
va (VaSet
)
xt "78000,18500,83400,19500"
st "tx1_collision"
blo "78000,19300"
tm "WireNameMgr"
)
)
)
*244 (Net
uid 1529,0
decl (Decl
n "tx1_collision"
t "std_logic"
o 103
suid 146,0
)
declText (MLText
uid 1530,0
va (VaSet
isHidden 1
)
xt "16000,209000,27900,210000"
st "tx1_collision             : std_logic
"
)
)
*245 (PortIoOut
uid 1537,0
shape (CompositeShape
uid 1538,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1539,0
sl 0
ro 270
xt "75500,19625,77000,20375"
)
(Line
uid 1540,0
sl 0
ro 270
xt "75000,20000,75500,20000"
pts [
"75000,20000"
"75500,20000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1541,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1542,0
va (VaSet
)
xt "78000,19500,84000,20500"
st "tx1_retransmit"
blo "78000,20300"
tm "WireNameMgr"
)
)
)
*246 (Net
uid 1543,0
decl (Decl
n "tx1_retransmit"
t "std_logic"
o 104
suid 147,0
)
declText (MLText
uid 1544,0
va (VaSet
isHidden 1
)
xt "16000,210000,28300,211000"
st "tx1_retransmit            : std_logic
"
)
)
*247 (PortIoOut
uid 1551,0
shape (CompositeShape
uid 1552,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1553,0
sl 0
ro 270
xt "75500,20625,77000,21375"
)
(Line
uid 1554,0
sl 0
ro 270
xt "75000,21000,75500,21000"
pts [
"75000,21000"
"75500,21000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1555,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1556,0
va (VaSet
)
xt "78000,20500,84600,21500"
st "an0_interrupt_o"
blo "78000,21300"
tm "WireNameMgr"
)
)
)
*248 (Net
uid 1557,0
decl (Decl
n "an0_interrupt_o"
t "std_logic"
o 105
suid 148,0
)
declText (MLText
uid 1558,0
va (VaSet
isHidden 1
)
xt "16000,211000,28700,212000"
st "an0_interrupt_o           : std_logic
"
)
)
*249 (PortIoOut
uid 1565,0
shape (CompositeShape
uid 1566,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1567,0
sl 0
ro 270
xt "75500,69625,77000,70375"
)
(Line
uid 1568,0
sl 0
ro 270
xt "75000,70000,75500,70000"
pts [
"75000,70000"
"75500,70000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1569,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1570,0
va (VaSet
)
xt "78000,69500,84600,70500"
st "an1_interrupt_o"
blo "78000,70300"
tm "WireNameMgr"
)
)
)
*250 (Net
uid 1571,0
decl (Decl
n "an1_interrupt_o"
t "std_logic"
o 106
suid 149,0
)
declText (MLText
uid 1572,0
va (VaSet
isHidden 1
)
xt "16000,212000,28700,213000"
st "an1_interrupt_o           : std_logic
"
)
)
*251 (PortIoIn
uid 1579,0
shape (CompositeShape
uid 1580,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1581,0
sl 0
ro 270
xt "-4000,4625,-2500,5375"
)
(Line
uid 1582,0
sl 0
ro 270
xt "-2500,5000,-2000,5000"
pts [
"-2500,5000"
"-2000,5000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1583,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1584,0
va (VaSet
)
xt "-7800,4500,-5000,5500"
st "RESET"
ju 2
blo "-5000,5300"
tm "WireNameMgr"
)
)
)
*252 (Net
uid 1585,0
decl (Decl
n "RESET"
t "std_logic"
prec "-- *** mod end

-- Asynchronous Reset"
preAdd 0
posAdd 0
o 107
suid 150,0
)
declText (MLText
uid 1586,0
va (VaSet
isHidden 1
)
xt "16000,213000,27400,217000"
st "-- *** mod end

    -- Asynchronous Reset
RESET                     : std_logic
"
)
)
*253 (SaComponent
uid 1925,0
optionalChildren [
*254 (CptPort
uid 1935,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1936,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,68625,35750,69375"
)
tg (CPTG
uid 1937,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1938,0
va (VaSet
)
xt "25700,68500,34000,69500"
st "RX_CLIENT_CLK_0"
ju 2
blo "34000,69300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RX_CLIENT_CLK_0"
t "std_logic"
prec "-- Client Receiver Interface - EMAC0"
preAdd 0
posAdd 0
o 1
)
)
)
*255 (CptPort
uid 1939,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1940,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "35000,64625,35750,65375"
)
tg (CPTG
uid 1941,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1942,0
va (VaSet
)
xt "25800,64500,34000,65500"
st "EMAC0CLIENTRXD"
ju 2
blo "34000,65300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXD"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 2
)
)
)
*256 (CptPort
uid 1943,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1944,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "35000,65625,35750,66375"
)
tg (CPTG
uid 1945,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1946,0
va (VaSet
)
xt "24100,65500,34000,66500"
st "EMAC0CLIENTRXDVLD"
ju 2
blo "34000,66300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXDVLD"
t "std_logic"
preAdd 0
posAdd 0
o 3
)
)
)
*257 (CptPort
uid 1947,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1948,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "35000,61625,35750,62375"
)
tg (CPTG
uid 1949,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1950,0
va (VaSet
)
xt "21000,61500,34000,62500"
st "EMAC0CLIENTRXGOODFRAME"
ju 2
blo "34000,62300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXGOODFRAME"
t "std_logic"
preAdd 0
posAdd 0
o 4
)
)
)
*258 (CptPort
uid 1951,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1952,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "35000,62625,35750,63375"
)
tg (CPTG
uid 1953,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1954,0
va (VaSet
)
xt "21600,62500,34000,63500"
st "EMAC0CLIENTRXBADFRAME"
ju 2
blo "34000,63300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXBADFRAME"
t "std_logic"
preAdd 0
posAdd 0
o 5
)
)
)
*259 (CptPort
uid 1955,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1956,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "35000,28625,35750,29375"
)
tg (CPTG
uid 1957,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1958,0
va (VaSet
)
xt "21000,28500,34000,29500"
st "EMAC0CLIENTRXFRAMEDROP"
ju 2
blo "34000,29300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXFRAMEDROP"
t "std_logic"
preAdd 0
posAdd 0
o 6
)
)
)
*260 (CptPort
uid 1959,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1960,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "35000,29625,35750,30375"
)
tg (CPTG
uid 1961,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1962,0
va (VaSet
)
xt "23800,29500,34000,30500"
st "EMAC0CLIENTRXSTATS"
ju 2
blo "34000,30300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXSTATS"
t "std_logic_vector"
b "(6 downto 0)"
preAdd 0
posAdd 0
o 7
)
)
)
*261 (CptPort
uid 1963,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1964,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "35000,30625,35750,31375"
)
tg (CPTG
uid 1965,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1966,0
va (VaSet
)
xt "22100,30500,34000,31500"
st "EMAC0CLIENTRXSTATSVLD"
ju 2
blo "34000,31300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXSTATSVLD"
t "std_logic"
preAdd 0
posAdd 0
o 8
)
)
)
*262 (CptPort
uid 1967,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1968,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "35000,31625,35750,32375"
)
tg (CPTG
uid 1969,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1970,0
va (VaSet
)
xt "19900,31500,34000,32500"
st "EMAC0CLIENTRXSTATSBYTEVLD"
ju 2
blo "34000,32300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXSTATSBYTEVLD"
t "std_logic"
preAdd 0
posAdd 0
o 9
)
)
)
*263 (CptPort
uid 1971,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1972,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,69625,35750,70375"
)
tg (CPTG
uid 1973,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1974,0
va (VaSet
)
xt "25900,69500,34000,70500"
st "TX_CLIENT_CLK_0"
ju 2
blo "34000,70300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TX_CLIENT_CLK_0"
t "std_logic"
prec "-- Client Transmitter Interface - EMAC0"
preAdd 0
posAdd 0
o 10
)
)
)
*264 (CptPort
uid 1975,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1976,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,54625,7000,55375"
)
tg (CPTG
uid 1977,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1978,0
va (VaSet
)
xt "8000,54500,16000,55500"
st "CLIENTEMAC0TXD"
blo "8000,55300"
)
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC0TXD"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 11
)
)
)
*265 (CptPort
uid 1979,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1980,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,55625,7000,56375"
)
tg (CPTG
uid 1981,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1982,0
va (VaSet
)
xt "8000,55500,17700,56500"
st "CLIENTEMAC0TXDVLD"
blo "8000,56300"
)
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC0TXDVLD"
t "std_logic"
preAdd 0
posAdd 0
o 12
)
)
)
*266 (CptPort
uid 1983,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1984,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,70625,35750,71375"
)
tg (CPTG
uid 1985,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1986,0
va (VaSet
)
xt "24800,70500,34000,71500"
st "EMAC0CLIENTTXACK"
ju 2
blo "34000,71300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTTXACK"
t "std_logic"
preAdd 0
posAdd 0
o 13
)
)
)
*267 (CptPort
uid 1987,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1988,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,56625,7000,57375"
)
tg (CPTG
uid 1989,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1990,0
va (VaSet
)
xt "8000,56500,19900,57500"
st "CLIENTEMAC0TXFIRSTBYTE"
blo "8000,57300"
)
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC0TXFIRSTBYTE"
t "std_logic"
preAdd 0
posAdd 0
o 14
)
)
)
*268 (CptPort
uid 1991,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1992,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,57625,7000,58375"
)
tg (CPTG
uid 1993,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1994,0
va (VaSet
)
xt "8000,57500,20200,58500"
st "CLIENTEMAC0TXUNDERRUN"
blo "8000,58300"
)
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC0TXUNDERRUN"
t "std_logic"
preAdd 0
posAdd 0
o 15
)
)
)
*269 (CptPort
uid 1995,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1996,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,71625,35750,72375"
)
tg (CPTG
uid 1997,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1998,0
va (VaSet
)
xt "22200,71500,34000,72500"
st "EMAC0CLIENTTXCOLLISION"
ju 2
blo "34000,72300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTTXCOLLISION"
t "std_logic"
preAdd 0
posAdd 0
o 16
)
)
)
*270 (CptPort
uid 1999,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2000,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,72625,35750,73375"
)
tg (CPTG
uid 2001,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2002,0
va (VaSet
)
xt "21300,72500,34000,73500"
st "EMAC0CLIENTTXRETRANSMIT"
ju 2
blo "34000,73300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTTXRETRANSMIT"
t "std_logic"
preAdd 0
posAdd 0
o 17
)
)
)
*271 (CptPort
uid 2003,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2004,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,28625,7000,29375"
)
tg (CPTG
uid 2005,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2006,0
va (VaSet
)
xt "8000,28500,19600,29500"
st "CLIENTEMAC0TXIFGDELAY"
blo "8000,29300"
)
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC0TXIFGDELAY"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 18
)
)
)
*272 (CptPort
uid 2007,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2008,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "35000,32625,35750,33375"
)
tg (CPTG
uid 2009,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2010,0
va (VaSet
)
xt "24000,32500,34000,33500"
st "EMAC0CLIENTTXSTATS"
ju 2
blo "34000,33300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTTXSTATS"
t "std_logic"
preAdd 0
posAdd 0
o 19
)
)
)
*273 (CptPort
uid 2011,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2012,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "35000,33625,35750,34375"
)
tg (CPTG
uid 2013,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2014,0
va (VaSet
)
xt "22300,33500,34000,34500"
st "EMAC0CLIENTTXSTATSVLD"
ju 2
blo "34000,34300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTTXSTATSVLD"
t "std_logic"
preAdd 0
posAdd 0
o 20
)
)
)
*274 (CptPort
uid 2015,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2016,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "35000,34625,35750,35375"
)
tg (CPTG
uid 2017,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2018,0
va (VaSet
)
xt "20100,34500,34000,35500"
st "EMAC0CLIENTTXSTATSBYTEVLD"
ju 2
blo "34000,35300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTTXSTATSBYTEVLD"
t "std_logic"
preAdd 0
posAdd 0
o 21
)
)
)
*275 (CptPort
uid 2019,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2020,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,29625,7000,30375"
)
tg (CPTG
uid 2021,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2022,0
va (VaSet
)
xt "8000,29500,19200,30500"
st "CLIENTEMAC0PAUSEREQ"
blo "8000,30300"
)
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC0PAUSEREQ"
t "std_logic"
prec "-- MAC Control Interface - EMAC0"
preAdd 0
posAdd 0
o 22
)
)
)
*276 (CptPort
uid 2023,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2024,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,30625,7000,31375"
)
tg (CPTG
uid 2025,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2026,0
va (VaSet
)
xt "8000,30500,19100,31500"
st "CLIENTEMAC0PAUSEVAL"
blo "8000,31300"
)
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC0PAUSEVAL"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 23
)
)
)
*277 (CptPort
uid 2027,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2028,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "35000,35625,35750,36375"
)
tg (CPTG
uid 2029,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2030,0
va (VaSet
)
xt "20200,35500,34000,36500"
st "EMAC0CLIENTSYNCACQSTATUS"
ju 2
blo "34000,36300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTSYNCACQSTATUS"
t "std_logic"
prec "--EMAC-MGT link status"
preAdd 0
posAdd 0
o 24
)
)
)
*278 (CptPort
uid 2031,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2032,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "35000,36625,35750,37375"
)
tg (CPTG
uid 2033,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2034,0
va (VaSet
)
xt "31400,36500,34000,37500"
st "TXP_0"
ju 2
blo "34000,37300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TXP_0"
t "std_logic"
prec "-- Clock Signals - EMAC0
      -- 1000BASE-X PCS/PMA Interface - EMAC0"
preAdd 0
posAdd 0
o 25
)
)
)
*279 (CptPort
uid 2035,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2036,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "35000,37625,35750,38375"
)
tg (CPTG
uid 2037,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2038,0
va (VaSet
)
xt "31400,37500,34000,38500"
st "TXN_0"
ju 2
blo "34000,38300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TXN_0"
t "std_logic"
preAdd 0
posAdd 0
o 26
)
)
)
*280 (CptPort
uid 2039,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2040,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,31625,7000,32375"
)
tg (CPTG
uid 2041,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2042,0
va (VaSet
)
xt "8000,31500,10800,32500"
st "RXP_0"
blo "8000,32300"
)
)
thePort (LogicalPort
decl (Decl
n "RXP_0"
t "std_logic"
preAdd 0
posAdd 0
o 27
)
)
)
*281 (CptPort
uid 2043,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2044,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,32625,7000,33375"
)
tg (CPTG
uid 2045,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2046,0
va (VaSet
)
xt "8000,32500,10800,33500"
st "RXN_0"
blo "8000,33300"
)
)
thePort (LogicalPort
decl (Decl
n "RXN_0"
t "std_logic"
preAdd 0
posAdd 0
o 28
)
)
)
*282 (CptPort
uid 2047,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2048,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,33625,7000,34375"
)
tg (CPTG
uid 2049,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2050,0
va (VaSet
)
xt "8000,33500,12000,34500"
st "PHYAD_0"
blo "8000,34300"
)
)
thePort (LogicalPort
decl (Decl
n "PHYAD_0"
t "std_logic_vector"
b "(4 downto 0)"
preAdd 0
posAdd 0
o 29
)
)
)
*283 (CptPort
uid 2051,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2052,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "35000,63625,35750,64375"
)
tg (CPTG
uid 2053,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2054,0
va (VaSet
)
xt "27300,63500,34000,64500"
st "RESETDONE_0"
ju 2
blo "34000,64300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RESETDONE_0"
t "std_logic"
preAdd 0
posAdd 0
o 30
)
)
)
*284 (CptPort
uid 2055,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2056,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "35000,38625,35750,39375"
)
tg (CPTG
uid 2057,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2058,0
va (VaSet
)
xt "31100,38500,34000,39500"
st "MDC_0"
ju 2
blo "34000,39300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MDC_0"
t "std_logic"
prec "-- MDIO Interface - EMAC0"
preAdd 0
posAdd 0
o 31
)
)
)
*285 (CptPort
uid 2059,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2060,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,34625,7000,35375"
)
tg (CPTG
uid 2061,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2062,0
va (VaSet
)
xt "8000,34500,11800,35500"
st "MDIO_0_I"
blo "8000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "MDIO_0_I"
t "std_logic"
preAdd 0
posAdd 0
o 32
)
)
)
*286 (CptPort
uid 2063,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2064,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "35000,39625,35750,40375"
)
tg (CPTG
uid 2065,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2066,0
va (VaSet
)
xt "29800,39500,34000,40500"
st "MDIO_0_O"
ju 2
blo "34000,40300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MDIO_0_O"
t "std_logic"
preAdd 0
posAdd 0
o 33
)
)
)
*287 (CptPort
uid 2067,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2068,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "35000,40625,35750,41375"
)
tg (CPTG
uid 2069,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2070,0
va (VaSet
)
xt "30000,40500,34000,41500"
st "MDIO_0_T"
ju 2
blo "34000,41300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MDIO_0_T"
t "std_logic"
preAdd 0
posAdd 0
o 34
)
)
)
*288 (CptPort
uid 2071,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2072,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,73625,35750,74375"
)
tg (CPTG
uid 2073,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2074,0
va (VaSet
)
xt "25700,73500,34000,74500"
st "RX_CLIENT_CLK_1"
ju 2
blo "34000,74300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RX_CLIENT_CLK_1"
t "std_logic"
prec "-- Client Receiver Interface - EMAC1"
preAdd 0
posAdd 0
o 35
)
)
)
*289 (CptPort
uid 2075,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2076,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "35000,66625,35750,67375"
)
tg (CPTG
uid 2077,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2078,0
va (VaSet
)
xt "25800,66500,34000,67500"
st "EMAC1CLIENTRXD"
ju 2
blo "34000,67300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTRXD"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 36
)
)
)
*290 (CptPort
uid 2079,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2080,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "35000,67625,35750,68375"
)
tg (CPTG
uid 2081,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2082,0
va (VaSet
)
xt "24100,67500,34000,68500"
st "EMAC1CLIENTRXDVLD"
ju 2
blo "34000,68300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTRXDVLD"
t "std_logic"
preAdd 0
posAdd 0
o 37
)
)
)
*291 (CptPort
uid 2083,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2084,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "35000,59625,35750,60375"
)
tg (CPTG
uid 2085,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2086,0
va (VaSet
)
xt "21000,59500,34000,60500"
st "EMAC1CLIENTRXGOODFRAME"
ju 2
blo "34000,60300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTRXGOODFRAME"
t "std_logic"
preAdd 0
posAdd 0
o 38
)
)
)
*292 (CptPort
uid 2087,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2088,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "35000,60625,35750,61375"
)
tg (CPTG
uid 2089,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2090,0
va (VaSet
)
xt "21600,60500,34000,61500"
st "EMAC1CLIENTRXBADFRAME"
ju 2
blo "34000,61300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTRXBADFRAME"
t "std_logic"
preAdd 0
posAdd 0
o 39
)
)
)
*293 (CptPort
uid 2091,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2092,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "35000,41625,35750,42375"
)
tg (CPTG
uid 2093,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2094,0
va (VaSet
)
xt "21000,41500,34000,42500"
st "EMAC1CLIENTRXFRAMEDROP"
ju 2
blo "34000,42300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTRXFRAMEDROP"
t "std_logic"
preAdd 0
posAdd 0
o 40
)
)
)
*294 (CptPort
uid 2095,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2096,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "35000,42625,35750,43375"
)
tg (CPTG
uid 2097,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2098,0
va (VaSet
)
xt "23800,42500,34000,43500"
st "EMAC1CLIENTRXSTATS"
ju 2
blo "34000,43300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTRXSTATS"
t "std_logic_vector"
b "(6 downto 0)"
preAdd 0
posAdd 0
o 41
)
)
)
*295 (CptPort
uid 2099,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2100,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "35000,43625,35750,44375"
)
tg (CPTG
uid 2101,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2102,0
va (VaSet
)
xt "22100,43500,34000,44500"
st "EMAC1CLIENTRXSTATSVLD"
ju 2
blo "34000,44300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTRXSTATSVLD"
t "std_logic"
preAdd 0
posAdd 0
o 42
)
)
)
*296 (CptPort
uid 2103,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2104,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "35000,44625,35750,45375"
)
tg (CPTG
uid 2105,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2106,0
va (VaSet
)
xt "19900,44500,34000,45500"
st "EMAC1CLIENTRXSTATSBYTEVLD"
ju 2
blo "34000,45300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTRXSTATSBYTEVLD"
t "std_logic"
preAdd 0
posAdd 0
o 43
)
)
)
*297 (CptPort
uid 2107,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2108,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,74625,35750,75375"
)
tg (CPTG
uid 2109,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2110,0
va (VaSet
)
xt "25900,74500,34000,75500"
st "TX_CLIENT_CLK_1"
ju 2
blo "34000,75300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TX_CLIENT_CLK_1"
t "std_logic"
prec "-- Client Transmitter Interface - EMAC1"
preAdd 0
posAdd 0
o 44
)
)
)
*298 (CptPort
uid 2111,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2112,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,58625,7000,59375"
)
tg (CPTG
uid 2113,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2114,0
va (VaSet
)
xt "8000,58500,16000,59500"
st "CLIENTEMAC1TXD"
blo "8000,59300"
)
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC1TXD"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 45
)
)
)
*299 (CptPort
uid 2115,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2116,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,59625,7000,60375"
)
tg (CPTG
uid 2117,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2118,0
va (VaSet
)
xt "8000,59500,17700,60500"
st "CLIENTEMAC1TXDVLD"
blo "8000,60300"
)
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC1TXDVLD"
t "std_logic"
preAdd 0
posAdd 0
o 46
)
)
)
*300 (CptPort
uid 2119,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2120,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,75625,35750,76375"
)
tg (CPTG
uid 2121,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2122,0
va (VaSet
)
xt "24800,75500,34000,76500"
st "EMAC1CLIENTTXACK"
ju 2
blo "34000,76300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTTXACK"
t "std_logic"
preAdd 0
posAdd 0
o 47
)
)
)
*301 (CptPort
uid 2123,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2124,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,60625,7000,61375"
)
tg (CPTG
uid 2125,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2126,0
va (VaSet
)
xt "8000,60500,19900,61500"
st "CLIENTEMAC1TXFIRSTBYTE"
blo "8000,61300"
)
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC1TXFIRSTBYTE"
t "std_logic"
preAdd 0
posAdd 0
o 48
)
)
)
*302 (CptPort
uid 2127,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2128,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,61625,7000,62375"
)
tg (CPTG
uid 2129,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2130,0
va (VaSet
)
xt "8000,61500,20200,62500"
st "CLIENTEMAC1TXUNDERRUN"
blo "8000,62300"
)
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC1TXUNDERRUN"
t "std_logic"
preAdd 0
posAdd 0
o 49
)
)
)
*303 (CptPort
uid 2131,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2132,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,64125,35750,64875"
)
tg (CPTG
uid 2133,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2134,0
va (VaSet
)
xt "22200,64000,34000,65000"
st "EMAC1CLIENTTXCOLLISION"
ju 2
blo "34000,64800"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTTXCOLLISION"
t "std_logic"
preAdd 0
posAdd 0
o 50
)
)
)
*304 (CptPort
uid 2135,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2136,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,65125,35750,65875"
)
tg (CPTG
uid 2137,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2138,0
va (VaSet
)
xt "21300,65000,34000,66000"
st "EMAC1CLIENTTXRETRANSMIT"
ju 2
blo "34000,65800"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTTXRETRANSMIT"
t "std_logic"
preAdd 0
posAdd 0
o 51
)
)
)
*305 (CptPort
uid 2139,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2140,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,35625,7000,36375"
)
tg (CPTG
uid 2141,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2142,0
va (VaSet
)
xt "8000,35500,19600,36500"
st "CLIENTEMAC1TXIFGDELAY"
blo "8000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC1TXIFGDELAY"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 52
)
)
)
*306 (CptPort
uid 2143,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2144,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "35000,45625,35750,46375"
)
tg (CPTG
uid 2145,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2146,0
va (VaSet
)
xt "24000,45500,34000,46500"
st "EMAC1CLIENTTXSTATS"
ju 2
blo "34000,46300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTTXSTATS"
t "std_logic"
preAdd 0
posAdd 0
o 53
)
)
)
*307 (CptPort
uid 2147,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2148,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "35000,46625,35750,47375"
)
tg (CPTG
uid 2149,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2150,0
va (VaSet
)
xt "22300,46500,34000,47500"
st "EMAC1CLIENTTXSTATSVLD"
ju 2
blo "34000,47300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTTXSTATSVLD"
t "std_logic"
preAdd 0
posAdd 0
o 54
)
)
)
*308 (CptPort
uid 2151,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2152,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "35000,47625,35750,48375"
)
tg (CPTG
uid 2153,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2154,0
va (VaSet
)
xt "20100,47500,34000,48500"
st "EMAC1CLIENTTXSTATSBYTEVLD"
ju 2
blo "34000,48300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTTXSTATSBYTEVLD"
t "std_logic"
preAdd 0
posAdd 0
o 55
)
)
)
*309 (CptPort
uid 2155,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2156,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,36625,7000,37375"
)
tg (CPTG
uid 2157,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2158,0
va (VaSet
)
xt "8000,36500,19200,37500"
st "CLIENTEMAC1PAUSEREQ"
blo "8000,37300"
)
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC1PAUSEREQ"
t "std_logic"
prec "-- MAC Control Interface - EMAC1"
preAdd 0
posAdd 0
o 56
)
)
)
*310 (CptPort
uid 2159,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2160,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,37625,7000,38375"
)
tg (CPTG
uid 2161,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2162,0
va (VaSet
)
xt "8000,37500,19100,38500"
st "CLIENTEMAC1PAUSEVAL"
blo "8000,38300"
)
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC1PAUSEVAL"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 57
)
)
)
*311 (CptPort
uid 2163,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2164,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "35000,48625,35750,49375"
)
tg (CPTG
uid 2165,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2166,0
va (VaSet
)
xt "20200,48500,34000,49500"
st "EMAC1CLIENTSYNCACQSTATUS"
ju 2
blo "34000,49300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTSYNCACQSTATUS"
t "std_logic"
prec "--EMAC-MGT link status"
preAdd 0
posAdd 0
o 58
)
)
)
*312 (CptPort
uid 2167,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2168,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "35000,49625,35750,50375"
)
tg (CPTG
uid 2169,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2170,0
va (VaSet
)
xt "31400,49500,34000,50500"
st "TXP_1"
ju 2
blo "34000,50300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TXP_1"
t "std_logic"
prec "-- Clock Signals - EMAC1
      -- 1000BASE-X PCS/PMA Interface - EMAC1"
preAdd 0
posAdd 0
o 59
)
)
)
*313 (CptPort
uid 2171,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2172,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "35000,50625,35750,51375"
)
tg (CPTG
uid 2173,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2174,0
va (VaSet
)
xt "31400,50500,34000,51500"
st "TXN_1"
ju 2
blo "34000,51300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TXN_1"
t "std_logic"
preAdd 0
posAdd 0
o 60
)
)
)
*314 (CptPort
uid 2175,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2176,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,38625,7000,39375"
)
tg (CPTG
uid 2177,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2178,0
va (VaSet
)
xt "8000,38500,10800,39500"
st "RXP_1"
blo "8000,39300"
)
)
thePort (LogicalPort
decl (Decl
n "RXP_1"
t "std_logic"
preAdd 0
posAdd 0
o 61
)
)
)
*315 (CptPort
uid 2179,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2180,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,39625,7000,40375"
)
tg (CPTG
uid 2181,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2182,0
va (VaSet
)
xt "8000,39500,10800,40500"
st "RXN_1"
blo "8000,40300"
)
)
thePort (LogicalPort
decl (Decl
n "RXN_1"
t "std_logic"
preAdd 0
posAdd 0
o 62
)
)
)
*316 (CptPort
uid 2183,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2184,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,40625,7000,41375"
)
tg (CPTG
uid 2185,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2186,0
va (VaSet
)
xt "8000,40500,12000,41500"
st "PHYAD_1"
blo "8000,41300"
)
)
thePort (LogicalPort
decl (Decl
n "PHYAD_1"
t "std_logic_vector"
b "(4 downto 0)"
preAdd 0
posAdd 0
o 63
)
)
)
*317 (CptPort
uid 2187,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2188,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "35000,58625,35750,59375"
)
tg (CPTG
uid 2189,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2190,0
va (VaSet
)
xt "27300,58500,34000,59500"
st "RESETDONE_1"
ju 2
blo "34000,59300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RESETDONE_1"
t "std_logic"
preAdd 0
posAdd 0
o 64
)
)
)
*318 (CptPort
uid 2191,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2192,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "35000,51625,35750,52375"
)
tg (CPTG
uid 2193,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2194,0
va (VaSet
)
xt "31100,51500,34000,52500"
st "MDC_1"
ju 2
blo "34000,52300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MDC_1"
t "std_logic"
prec "-- MDIO Interface - EMAC1"
preAdd 0
posAdd 0
o 65
)
)
)
*319 (CptPort
uid 2195,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2196,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,41625,7000,42375"
)
tg (CPTG
uid 2197,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2198,0
va (VaSet
)
xt "8000,41500,11800,42500"
st "MDIO_1_I"
blo "8000,42300"
)
)
thePort (LogicalPort
decl (Decl
n "MDIO_1_I"
t "std_logic"
preAdd 0
posAdd 0
o 66
)
)
)
*320 (CptPort
uid 2199,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2200,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "35000,52625,35750,53375"
)
tg (CPTG
uid 2201,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2202,0
va (VaSet
)
xt "29800,52500,34000,53500"
st "MDIO_1_O"
ju 2
blo "34000,53300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MDIO_1_O"
t "std_logic"
preAdd 0
posAdd 0
o 67
)
)
)
*321 (CptPort
uid 2203,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2204,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "35000,53625,35750,54375"
)
tg (CPTG
uid 2205,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2206,0
va (VaSet
)
xt "30000,53500,34000,54500"
st "MDIO_1_T"
ju 2
blo "34000,54300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MDIO_1_T"
t "std_logic"
preAdd 0
posAdd 0
o 68
)
)
)
*322 (CptPort
uid 2207,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2208,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,42625,7000,43375"
)
tg (CPTG
uid 2209,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2210,0
va (VaSet
)
xt "8000,42500,14300,43500"
st "HOSTOPCODE"
blo "8000,43300"
)
)
thePort (LogicalPort
decl (Decl
n "HOSTOPCODE"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Generic Host Interface"
preAdd 0
posAdd 0
o 69
)
)
)
*323 (CptPort
uid 2211,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2212,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,43625,7000,44375"
)
tg (CPTG
uid 2213,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2214,0
va (VaSet
)
xt "8000,43500,12000,44500"
st "HOSTREQ"
blo "8000,44300"
)
)
thePort (LogicalPort
decl (Decl
n "HOSTREQ"
t "std_logic"
preAdd 0
posAdd 0
o 70
)
)
)
*324 (CptPort
uid 2215,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2216,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,44625,7000,45375"
)
tg (CPTG
uid 2217,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2218,0
va (VaSet
)
xt "8000,44500,14200,45500"
st "HOSTMIIMSEL"
blo "8000,45300"
)
)
thePort (LogicalPort
decl (Decl
n "HOSTMIIMSEL"
t "std_logic"
preAdd 0
posAdd 0
o 71
)
)
)
*325 (CptPort
uid 2219,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2220,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,45625,7000,46375"
)
tg (CPTG
uid 2221,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2222,0
va (VaSet
)
xt "8000,45500,12600,46500"
st "HOSTADDR"
blo "8000,46300"
)
)
thePort (LogicalPort
decl (Decl
n "HOSTADDR"
t "std_logic_vector"
b "(9 downto 0)"
preAdd 0
posAdd 0
o 72
)
)
)
*326 (CptPort
uid 2223,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2224,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,46625,7000,47375"
)
tg (CPTG
uid 2225,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2226,0
va (VaSet
)
xt "8000,46500,14200,47500"
st "HOSTWRDATA"
blo "8000,47300"
)
)
thePort (LogicalPort
decl (Decl
n "HOSTWRDATA"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 73
)
)
)
*327 (CptPort
uid 2227,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2228,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "35000,54625,35750,55375"
)
tg (CPTG
uid 2229,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2230,0
va (VaSet
)
xt "27700,54500,34000,55500"
st "HOSTMIIMRDY"
ju 2
blo "34000,55300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "HOSTMIIMRDY"
t "std_logic"
preAdd 0
posAdd 0
o 74
)
)
)
*328 (CptPort
uid 2231,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2232,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "35000,55625,35750,56375"
)
tg (CPTG
uid 2233,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2234,0
va (VaSet
)
xt "27900,55500,34000,56500"
st "HOSTRDDATA"
ju 2
blo "34000,56300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "HOSTRDDATA"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 75
)
)
)
*329 (CptPort
uid 2235,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2236,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,47625,7000,48375"
)
tg (CPTG
uid 2237,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2238,0
va (VaSet
)
xt "8000,47500,15400,48500"
st "HOSTEMAC1SEL"
blo "8000,48300"
)
)
thePort (LogicalPort
decl (Decl
n "HOSTEMAC1SEL"
t "std_logic"
preAdd 0
posAdd 0
o 76
)
)
)
*330 (CptPort
uid 2239,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2240,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,48625,7000,49375"
)
tg (CPTG
uid 2241,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2242,0
va (VaSet
)
xt "8000,48500,11900,49500"
st "HOSTCLK"
blo "8000,49300"
)
)
thePort (LogicalPort
decl (Decl
n "HOSTCLK"
t "std_logic"
preAdd 0
posAdd 0
o 77
)
)
)
*331 (CptPort
uid 2243,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2244,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,49625,7000,50375"
)
tg (CPTG
uid 2245,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2246,0
va (VaSet
)
xt "8000,49500,12500,50500"
st "MGTCLK_P"
blo "8000,50300"
)
)
thePort (LogicalPort
decl (Decl
n "MGTCLK_P"
t "std_logic"
prec "-- 1000BASE-X PCS/PMA RocketIO Reference Clock buffer inputs"
preAdd 0
posAdd 0
o 78
)
)
)
*332 (CptPort
uid 2247,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2248,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,50625,7000,51375"
)
tg (CPTG
uid 2249,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2250,0
va (VaSet
)
xt "8000,50500,12500,51500"
st "MGTCLK_N"
blo "8000,51300"
)
)
thePort (LogicalPort
decl (Decl
n "MGTCLK_N"
t "std_logic"
preAdd 0
posAdd 0
o 79
)
)
)
*333 (CptPort
uid 2251,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2252,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,51625,7000,52375"
)
tg (CPTG
uid 2253,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2254,0
va (VaSet
)
xt "8000,51500,10300,52500"
st "DCLK"
blo "8000,52300"
)
)
thePort (LogicalPort
decl (Decl
n "DCLK"
t "std_logic"
preAdd 0
posAdd 0
o 80
)
)
)
*334 (CptPort
uid 2255,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2256,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,52625,7000,53375"
)
tg (CPTG
uid 2257,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2258,0
va (VaSet
)
xt "8000,52500,12600,53500"
st "REFCLK1_i"
blo "8000,53300"
)
)
thePort (LogicalPort
decl (Decl
n "REFCLK1_i"
t "std_logic"
prec "-- *** mod start"
preAdd 0
posAdd 0
o 81
)
)
)
*335 (CptPort
uid 2259,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2260,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,53625,7000,54375"
)
tg (CPTG
uid 2261,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2262,0
va (VaSet
)
xt "8000,53500,12600,54500"
st "REFCLK2_i"
blo "8000,54300"
)
)
thePort (LogicalPort
decl (Decl
n "REFCLK2_i"
t "std_logic"
preAdd 0
posAdd 0
o 82
)
)
)
*336 (CptPort
uid 2263,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2264,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,62625,7000,63375"
)
tg (CPTG
uid 2265,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2266,0
va (VaSet
)
xt "8000,62500,10800,63500"
st "RESET"
blo "8000,63300"
)
)
thePort (LogicalPort
decl (Decl
n "RESET"
t "std_logic"
prec "-- *** mod end  
        
      -- Asynchronous Reset"
preAdd 0
posAdd 0
o 83
)
)
)
*337 (PortMapFrame
uid 2267,0
ps "PortMapFrameStrategy"
shape (RectFrame
uid 2268,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "5000,26000,37000,79000"
)
portMapText (BiTextGroup
uid 2269,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
uid 2270,0
va (VaSet
isHidden 1
)
xt "37000,79000,66200,143000"
st "EMAC0CLIENTRXD => rx_data_0_i,
EMAC0CLIENTRXDVLD => rx_data_valid_0_i,
EMAC0CLIENTRXGOODFRAME => rx_good_frame_0_i,
EMAC0CLIENTRXBADFRAME => rx_bad_frame_0_i,
EMAC0CLIENTRXFRAMEDROP => EMAC0CLIENTRXFRAMEDROP,
EMAC0CLIENTRXSTATS => EMAC0CLIENTRXSTATS,
EMAC0CLIENTRXSTATSVLD => EMAC0CLIENTRXSTATSVLD,
EMAC0CLIENTRXSTATSBYTEVLD => EMAC0CLIENTRXSTATSBYTEVLD,
CLIENTEMAC0TXIFGDELAY => CLIENTEMAC0TXIFGDELAY,
EMAC0CLIENTTXSTATS => EMAC0CLIENTTXSTATS,
EMAC0CLIENTTXSTATSVLD => EMAC0CLIENTTXSTATSVLD,
EMAC0CLIENTTXSTATSBYTEVLD => EMAC0CLIENTTXSTATSBYTEVLD,
CLIENTEMAC0PAUSEREQ => CLIENTEMAC0PAUSEREQ,
CLIENTEMAC0PAUSEVAL => CLIENTEMAC0PAUSEVAL,
EMAC0CLIENTSYNCACQSTATUS => EMAC0CLIENTSYNCACQSTATUS,
TXP_0 => TXP_0,
TXN_0 => TXN_0,
RXP_0 => RXP_0,
RXN_0 => RXN_0,
PHYAD_0 => PHYAD_0,
RESETDONE_0 => resetdone_0_i,
MDC_0 => MDC_0,
MDIO_0_I => MDIO_0_I,
MDIO_0_O => MDIO_0_O,
MDIO_0_T => MDIO_0_T,
EMAC1CLIENTRXD => rx_data_1_i,
EMAC1CLIENTRXDVLD => rx_data_valid_1_i,
EMAC1CLIENTRXGOODFRAME => rx_good_frame_1_i,
EMAC1CLIENTRXBADFRAME => rx_bad_frame_1_i,
EMAC1CLIENTRXFRAMEDROP => EMAC1CLIENTRXFRAMEDROP,
EMAC1CLIENTRXSTATS => EMAC1CLIENTRXSTATS,
EMAC1CLIENTRXSTATSVLD => EMAC1CLIENTRXSTATSVLD,
EMAC1CLIENTRXSTATSBYTEVLD => EMAC1CLIENTRXSTATSBYTEVLD,
CLIENTEMAC1TXIFGDELAY => CLIENTEMAC1TXIFGDELAY,
EMAC1CLIENTTXSTATS => EMAC1CLIENTTXSTATS,
EMAC1CLIENTTXSTATSVLD => EMAC1CLIENTTXSTATSVLD,
EMAC1CLIENTTXSTATSBYTEVLD => EMAC1CLIENTTXSTATSBYTEVLD,
CLIENTEMAC1PAUSEREQ => CLIENTEMAC1PAUSEREQ,
CLIENTEMAC1PAUSEVAL => CLIENTEMAC1PAUSEVAL,
EMAC1CLIENTSYNCACQSTATUS => EMAC1CLIENTSYNCACQSTATUS,
TXP_1 => TXP_1,
TXN_1 => TXN_1,
RXP_1 => RXP_1,
RXN_1 => RXN_1,
PHYAD_1 => PHYAD_1,
RESETDONE_1 => resetdone_1_i,
MDC_1 => MDC_1,
MDIO_1_I => MDIO_1_I,
MDIO_1_O => MDIO_1_O,
MDIO_1_T => MDIO_1_T,
HOSTOPCODE => HOSTOPCODE,
HOSTREQ => HOSTREQ,
HOSTMIIMSEL => HOSTMIIMSEL,
HOSTADDR => HOSTADDR,
HOSTWRDATA => HOSTWRDATA,
HOSTMIIMRDY => HOSTMIIMRDY,
HOSTRDDATA => HOSTRDDATA,
HOSTEMAC1SEL => HOSTEMAC1SEL,
HOSTCLK => HOSTCLK,
MGTCLK_P => MGTCLK_P,
MGTCLK_N => MGTCLK_N,
DCLK => DCLK,
REFCLK1_i => REFCLK1_i,
REFCLK2_i => REFCLK2_i,"
)
second (MLText
uid 2271,0
va (VaSet
isHidden 1
)
xt "37000,143000,57900,161000"
st "CLIENTEMAC0TXFIRSTBYTE => '0',
CLIENTEMAC1TXFIRSTBYTE => '0',
EMAC0CLIENTTXCOLLISION => tx_collision_0_i,
EMAC0CLIENTTXRETRANSMIT => tx_retransmit_0_i,
EMAC0CLIENTTXACK => tx_ack_0_i,
TX_CLIENT_CLK_0 => tx_clk_0_i,
RX_CLIENT_CLK_0 => rx_clk_0_i,
EMAC1CLIENTTXACK => tx_ack_1_i,
TX_CLIENT_CLK_1 => tx_clk_1_i,
EMAC1CLIENTTXCOLLISION => tx_collision_1_i,
EMAC1CLIENTTXRETRANSMIT => tx_retransmit_1_i,
RX_CLIENT_CLK_1 => rx_clk_1_i,
CLIENTEMAC0TXDVLD => tx_data_valid_0_i,
CLIENTEMAC0TXUNDERRUN => tx_underrun_0_i,
CLIENTEMAC0TXD => tx_data_0_i,
CLIENTEMAC1TXD => tx_data_1_i,
CLIENTEMAC1TXDVLD => tx_data_valid_1_i,
CLIENTEMAC1TXUNDERRUN => tx_underrun_1_i"
tm "PortMapTextMgr"
)
)
)
*338 (CommentText
uid 2752,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 2753,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "22500,70500,37500,74500"
)
text (MLText
uid 2754,0
va (VaSet
isHidden 1
fg "0,0,32768"
)
xt "22700,70700,37600,74700"
st "
------------------------------------------------------------------------
   Instantiate the EMAC Wrapper (eth2x_block.vhd)
  ------------------------------------------------------------------------

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15000
)
included 1
)
]
shape (Rectangle
uid 1926,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "7000,28000,35000,77000"
)
showPorts 0
oxt "31000,20000,62000,105000"
ttg (MlTextGroup
uid 1927,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*339 (Text
uid 1928,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "17650,76000,23050,77000"
st "ethernet_v4"
blo "17650,76800"
tm "BdLibraryNameMgr"
)
*340 (Text
uid 1929,0
va (VaSet
font "helvetica,8,1"
)
xt "17650,77000,23150,78000"
st "eth2x_block"
blo "17650,77800"
tm "CptNameMgr"
)
*341 (Text
uid 1930,0
va (VaSet
font "helvetica,8,1"
)
xt "17650,78000,24350,79000"
st "v4_emac_block"
blo "17650,78800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1931,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1932,0
text (MLText
uid 1933,0
va (VaSet
isHidden 1
)
xt "1250,4500,1250,4500"
)
header ""
)
elements [
]
includeGenericsInHDL 0
)
viewicon (ZoomableIcon
uid 1934,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "7250,75250,8750,76750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*342 (SaComponent
uid 2891,0
optionalChildren [
*343 (CptPort
uid 2901,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2902,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,15625,48000,16375"
)
tg (CPTG
uid 2903,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2904,0
va (VaSet
)
xt "49000,15500,51300,16500"
st "tx_clk"
blo "49000,16300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_clk"
t "std_logic"
prec "-- Transmit FIFO MAC TX Interface"
eolc "-- MAC transmit clock"
preAdd 0
posAdd 0
o 1
)
)
)
*344 (CptPort
uid 2905,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2906,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "47250,9625,48000,10375"
)
tg (CPTG
uid 2907,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2908,0
va (VaSet
)
xt "49000,9500,52100,10500"
st "tx_reset"
blo "49000,10300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_reset"
t "std_logic"
eolc "-- Synchronous reset (tx_clk)"
preAdd 0
posAdd 0
o 2
)
)
)
*345 (CptPort
uid 2909,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2910,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,16625,48000,17375"
)
tg (CPTG
uid 2911,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2912,0
va (VaSet
)
xt "49000,16500,52700,17500"
st "tx_enable"
blo "49000,17300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_enable"
t "std_logic"
eolc "-- Clock enable for tx_clk"
preAdd 0
posAdd 0
o 3
)
)
)
*346 (CptPort
uid 2913,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2914,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66000,8625,66750,9375"
)
tg (CPTG
uid 2915,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2916,0
va (VaSet
)
xt "62100,8500,65000,9500"
st "tx_data"
ju 2
blo "65000,9300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_data"
t "std_logic_vector"
b "(7 downto 0)"
eolc "-- Data to MAC transmitter"
preAdd 0
posAdd 0
o 4
)
)
)
*347 (CptPort
uid 2917,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2918,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66000,9625,66750,10375"
)
tg (CPTG
uid 2919,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2920,0
va (VaSet
)
xt "59300,9500,65000,10500"
st "tx_data_valid"
ju 2
blo "65000,10300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_data_valid"
t "std_logic"
eolc "-- Valid signal to MAC transmitter"
preAdd 0
posAdd 0
o 5
)
)
)
*348 (CptPort
uid 2921,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2922,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,17625,48000,18375"
)
tg (CPTG
uid 2923,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2924,0
va (VaSet
)
xt "49000,17500,51500,18500"
st "tx_ack"
blo "49000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_ack"
t "std_logic"
eolc "-- Ack signal from MAC transmitter"
preAdd 0
posAdd 0
o 6
)
)
)
*349 (CptPort
uid 2925,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2926,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66000,10625,66750,11375"
)
tg (CPTG
uid 2927,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2928,0
va (VaSet
)
xt "59900,10500,65000,11500"
st "tx_underrun"
ju 2
blo "65000,11300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_underrun"
t "std_logic"
eolc "-- Underrun signal to MAC transmitter"
preAdd 0
posAdd 0
o 7
)
)
)
*350 (CptPort
uid 2929,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2930,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,18625,48000,19375"
)
tg (CPTG
uid 2931,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2932,0
va (VaSet
)
xt "49000,18500,53900,19500"
st "tx_collision"
blo "49000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_collision"
t "std_logic"
eolc "-- Collsion signal from MAC transmitter"
preAdd 0
posAdd 0
o 8
)
)
)
*351 (CptPort
uid 2933,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2934,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,19625,48000,20375"
)
tg (CPTG
uid 2935,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2936,0
va (VaSet
)
xt "49000,19500,54500,20500"
st "tx_retransmit"
blo "49000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_retransmit"
t "std_logic"
eolc "-- Retransmit signal from MAC transmitter"
preAdd 0
posAdd 0
o 9
)
)
)
*352 (CptPort
uid 2937,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2938,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "47250,2625,48000,3375"
)
tg (CPTG
uid 2939,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2940,0
va (VaSet
)
xt "49000,2500,53600,3500"
st "tx_ll_clock"
blo "49000,3300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_ll_clock"
t "std_logic"
prec "-- Transmit FIFO Local-link Interface"
eolc "-- Local link write clock"
preAdd 0
posAdd 0
o 10
)
)
)
*353 (CptPort
uid 2941,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2942,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "47250,3625,48000,4375"
)
tg (CPTG
uid 2943,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2944,0
va (VaSet
)
xt "49000,3500,53500,4500"
st "tx_ll_reset"
blo "49000,4300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_ll_reset"
t "std_logic"
eolc "-- synchronous reset (tx_ll_clock)"
preAdd 0
posAdd 0
o 11
)
)
)
*354 (CptPort
uid 2945,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2946,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "47250,4625,48000,5375"
)
tg (CPTG
uid 2947,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2948,0
va (VaSet
)
xt "49000,4500,54500,5500"
st "tx_ll_data_in"
blo "49000,5300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_ll_data_in"
t "std_logic_vector"
b "(7 downto 0)"
eolc "-- Data to Tx FIFO"
preAdd 0
posAdd 0
o 12
)
)
)
*355 (CptPort
uid 2949,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2950,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "47250,5625,48000,6375"
)
tg (CPTG
uid 2951,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2952,0
va (VaSet
)
xt "49000,5500,55100,6500"
st "tx_ll_sof_in_n"
blo "49000,6300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_ll_sof_in_n"
t "std_logic"
eolc "-- sof indicator to FIFO"
preAdd 0
posAdd 0
o 13
)
)
)
*356 (CptPort
uid 2953,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2954,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "47250,6625,48000,7375"
)
tg (CPTG
uid 2955,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2956,0
va (VaSet
)
xt "49000,6500,55100,7500"
st "tx_ll_eof_in_n"
blo "49000,7300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_ll_eof_in_n"
t "std_logic"
eolc "-- eof indicator to FIFO"
preAdd 0
posAdd 0
o 14
)
)
)
*357 (CptPort
uid 2957,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2958,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "47250,7625,48000,8375"
)
tg (CPTG
uid 2959,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2960,0
va (VaSet
)
xt "49000,7500,56700,8500"
st "tx_ll_src_rdy_in_n"
blo "49000,8300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_ll_src_rdy_in_n"
t "std_logic"
eolc "-- src ready indicator to FIFO"
preAdd 0
posAdd 0
o 15
)
)
)
*358 (CptPort
uid 2961,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2962,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "66000,4625,66750,5375"
)
tg (CPTG
uid 2963,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2964,0
va (VaSet
)
xt "56700,4500,65000,5500"
st "tx_ll_dst_rdy_out_n"
ju 2
blo "65000,5300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_ll_dst_rdy_out_n"
t "std_logic"
eolc "-- dst ready indicator from FIFO"
preAdd 0
posAdd 0
o 16
)
)
)
*359 (CptPort
uid 2965,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2966,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "66000,5625,66750,6375"
)
tg (CPTG
uid 2967,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2968,0
va (VaSet
)
xt "59200,5500,65000,6500"
st "tx_fifo_status"
ju 2
blo "65000,6300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_fifo_status"
t "std_logic_vector"
b "(3 downto 0)"
eolc "-- FIFO memory status"
preAdd 0
posAdd 0
o 17
)
)
)
*360 (CptPort
uid 2969,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2970,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "66000,6625,66750,7375"
)
tg (CPTG
uid 2971,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2972,0
va (VaSet
)
xt "59900,6500,65000,7500"
st "tx_overflow"
ju 2
blo "65000,7300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_overflow"
t "std_logic"
eolc "-- FIFO overflow indicator from FIFO"
preAdd 0
posAdd 0
o 18
)
)
)
*361 (CptPort
uid 2973,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2974,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,20625,48000,21375"
)
tg (CPTG
uid 2975,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2976,0
va (VaSet
)
xt "49000,20500,51300,21500"
st "rx_clk"
blo "49000,21300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_clk"
t "std_logic"
prec "-- Receive FIFO MAC RX Interface"
eolc "-- MAC receive clock"
preAdd 0
posAdd 0
o 19
)
)
)
*362 (CptPort
uid 2977,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2978,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "47250,10625,48000,11375"
)
tg (CPTG
uid 2979,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2980,0
va (VaSet
)
xt "49000,10500,52100,11500"
st "rx_reset"
blo "49000,11300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_reset"
t "std_logic"
eolc "-- Synchronous reset (rx_clk)"
preAdd 0
posAdd 0
o 20
)
)
)
*363 (CptPort
uid 2981,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2982,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,10625,48000,11375"
)
tg (CPTG
uid 2983,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2984,0
va (VaSet
)
xt "49000,10500,52700,11500"
st "rx_enable"
blo "49000,11300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_enable"
t "std_logic"
eolc "-- Clock enable for rx_clk"
preAdd 0
posAdd 0
o 21
)
)
)
*364 (CptPort
uid 2985,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2986,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "47250,11625,48000,12375"
)
tg (CPTG
uid 2987,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2988,0
va (VaSet
)
xt "49000,11500,51900,12500"
st "rx_data"
blo "49000,12300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_data"
t "std_logic_vector"
b "(7 downto 0)"
eolc "-- Data from MAC receiver"
preAdd 0
posAdd 0
o 22
)
)
)
*365 (CptPort
uid 2989,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2990,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "47250,12625,48000,13375"
)
tg (CPTG
uid 2991,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2992,0
va (VaSet
)
xt "49000,12500,54700,13500"
st "rx_data_valid"
blo "49000,13300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_data_valid"
t "std_logic"
eolc "-- Valid signal from MAC receiver"
preAdd 0
posAdd 0
o 23
)
)
)
*366 (CptPort
uid 2993,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2994,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "47250,13625,48000,14375"
)
tg (CPTG
uid 2995,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2996,0
va (VaSet
)
xt "49000,13500,55300,14500"
st "rx_good_frame"
blo "49000,14300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_good_frame"
t "std_logic"
eolc "-- Good frame indicator from MAC receiver"
preAdd 0
posAdd 0
o 24
)
)
)
*367 (CptPort
uid 2997,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2998,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "47250,14625,48000,15375"
)
tg (CPTG
uid 2999,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3000,0
va (VaSet
)
xt "49000,14500,54700,15500"
st "rx_bad_frame"
blo "49000,15300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_bad_frame"
t "std_logic"
eolc "-- Bad frame indicator from MAC receiver"
preAdd 0
posAdd 0
o 25
)
)
)
*368 (CptPort
uid 3001,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3002,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "66000,7625,66750,8375"
)
tg (CPTG
uid 3003,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3004,0
va (VaSet
)
xt "59900,7500,65000,8500"
st "rx_overflow"
ju 2
blo "65000,8300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_overflow"
t "std_logic"
eolc "-- FIFO overflow indicator from FIFO"
preAdd 0
posAdd 0
o 26
)
)
)
*369 (CptPort
uid 3005,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3006,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "47250,-375,48000,375"
)
tg (CPTG
uid 3007,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3008,0
va (VaSet
)
xt "49000,-500,53600,500"
st "rx_ll_clock"
blo "49000,300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_ll_clock"
t "std_logic"
prec "-- Receive FIFO Local-link Interface"
eolc "-- Local link read clock"
preAdd 0
posAdd 0
o 27
)
)
)
*370 (CptPort
uid 3009,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3010,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "47250,625,48000,1375"
)
tg (CPTG
uid 3011,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3012,0
va (VaSet
)
xt "49000,500,53500,1500"
st "rx_ll_reset"
blo "49000,1300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_ll_reset"
t "std_logic"
eolc "-- synchronous reset (rx_ll_clock)"
preAdd 0
posAdd 0
o 28
)
)
)
*371 (CptPort
uid 3013,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3014,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "66000,-375,66750,375"
)
tg (CPTG
uid 3015,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3016,0
va (VaSet
)
xt "59000,-500,65000,500"
st "rx_ll_data_out"
ju 2
blo "65000,300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_ll_data_out"
t "std_logic_vector"
b "(7 downto 0)"
eolc "-- Data from Rx FIFO"
preAdd 0
posAdd 0
o 29
)
)
)
*372 (CptPort
uid 3017,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3018,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "66000,625,66750,1375"
)
tg (CPTG
uid 3019,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3020,0
va (VaSet
)
xt "58400,500,65000,1500"
st "rx_ll_sof_out_n"
ju 2
blo "65000,1300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_ll_sof_out_n"
t "std_logic"
eolc "-- sof indicator from FIFO"
preAdd 0
posAdd 0
o 30
)
)
)
*373 (CptPort
uid 3021,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3022,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "66000,1625,66750,2375"
)
tg (CPTG
uid 3023,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3024,0
va (VaSet
)
xt "58400,1500,65000,2500"
st "rx_ll_eof_out_n"
ju 2
blo "65000,2300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_ll_eof_out_n"
t "std_logic"
eolc "-- eof indicator from FIFO"
preAdd 0
posAdd 0
o 31
)
)
)
*374 (CptPort
uid 3025,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3026,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "66000,2625,66750,3375"
)
tg (CPTG
uid 3027,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3028,0
va (VaSet
)
xt "56800,2500,65000,3500"
st "rx_ll_src_rdy_out_n"
ju 2
blo "65000,3300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_ll_src_rdy_out_n"
t "std_logic"
eolc "-- src ready indicator from FIFO"
preAdd 0
posAdd 0
o 32
)
)
)
*375 (CptPort
uid 3029,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3030,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "47250,1625,48000,2375"
)
tg (CPTG
uid 3031,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3032,0
va (VaSet
)
xt "49000,1500,56800,2500"
st "rx_ll_dst_rdy_in_n"
blo "49000,2300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_ll_dst_rdy_in_n"
t "std_logic"
eolc "-- dst ready indicator to FIFO"
preAdd 0
posAdd 0
o 33
)
)
)
*376 (CptPort
uid 3033,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3034,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "66000,3625,66750,4375"
)
tg (CPTG
uid 3035,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3036,0
va (VaSet
)
xt "59200,3500,65000,4500"
st "rx_fifo_status"
ju 2
blo "65000,4300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_fifo_status"
t "std_logic_vector"
b "(3 downto 0)"
eolc "-- FIFO memory status"
preAdd 0
posAdd 0
o 34
)
)
)
*377 (PortMapFrame
uid 3037,0
ps "PortMapFrameStrategy"
shape (RectFrame
uid 3038,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "46000,-3000,68000,24000"
)
portMapText (BiTextGroup
uid 3039,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
uid 3040,0
va (VaSet
isHidden 1
)
xt "68000,24000,87100,48000"
st "rx_bad_frame => rx_bad_frame_0_r,
rx_data => rx_data_0_r,
rx_data_valid => rx_data_valid_0_r,
rx_good_frame => rx_good_frame_0_r,
rx_ll_clock => RX_LL_CLOCK_0,
rx_ll_dst_rdy_in_n => RX_LL_DST_RDY_N_0,
rx_ll_reset => RX_LL_RESET_0,
rx_reset => rx_reset_0_i,
tx_ll_clock => TX_LL_CLOCK_0,
tx_ll_data_in => TX_LL_DATA_0,
tx_ll_eof_in_n => TX_LL_EOF_N_0,
tx_ll_reset => TX_LL_RESET_0,
tx_ll_sof_in_n => TX_LL_SOF_N_0,
tx_ll_src_rdy_in_n => TX_LL_SRC_RDY_N_0,
tx_reset => tx_reset_0_i,
rx_fifo_status => RX_LL_FIFO_STATUS_0,
rx_ll_data_out => RX_LL_DATA_0,
rx_ll_eof_out_n => RX_LL_EOF_N_0,
rx_ll_sof_out_n => RX_LL_SOF_N_0,
rx_ll_src_rdy_out_n => RX_LL_SRC_RDY_N_0,
rx_overflow => rx0_overflow,
tx_fifo_status => tx0_fifo_stat,
tx_ll_dst_rdy_out_n => TX_LL_DST_RDY_N_0,
tx_overflow => tx0_overflow,"
)
second (MLText
uid 3041,0
va (VaSet
isHidden 1
)
xt "68000,48000,82100,58000"
st "tx_enable => '1',
rx_enable => '1',
tx_ack => tx_ack_0_i,
tx_collision => tx_collision_0_i,
tx_retransmit => tx_retransmit_0_i,
tx_clk => tx_clk_0_i,
rx_clk => rx_clk_0_i,
tx_data => tx_data_0_i,
tx_data_valid => tx_data_valid_0_i,
tx_underrun => tx_underrun_0_i"
tm "PortMapTextMgr"
)
)
)
*378 (CommentText
uid 3234,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 3235,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "48000,-1000,63000,3000"
)
text (MLText
uid 3236,0
va (VaSet
isHidden 1
fg "0,0,32768"
)
xt "48200,-800,63100,3200"
st "
--------------------------------------------------------------------
   Instantiate the client side FIFO for EMAC0
  --------------------------------------------------------------------

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15000
)
included 1
)
]
shape (Rectangle
uid 2892,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "48000,-1000,66000,22000"
)
showPorts 0
ttg (MlTextGroup
uid 2893,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*379 (Text
uid 2894,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "51900,21000,57300,22000"
st "ethernet_v4"
blo "51900,21800"
tm "BdLibraryNameMgr"
)
*380 (Text
uid 2895,0
va (VaSet
font "helvetica,8,1"
)
xt "51900,22000,56500,23000"
st "eth_fifo_8"
blo "51900,22800"
tm "CptNameMgr"
)
*381 (Text
uid 2896,0
va (VaSet
font "helvetica,8,1"
)
xt "51900,23000,62100,24000"
st "client_side_FIFO_emac0"
blo "51900,23800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2897,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2898,0
text (MLText
uid 2899,0
va (VaSet
isHidden 1
)
xt "51000,4000,68100,5000"
st "FULL_DUPLEX_ONLY = false    ( boolean )  
"
)
header ""
)
elements [
(GiElement
name "FULL_DUPLEX_ONLY"
type "boolean"
value "false"
)
]
)
viewicon (ZoomableIcon
uid 2900,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "48250,20250,49750,21750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*382 (SaComponent
uid 3237,0
optionalChildren [
*383 (CptPort
uid 3247,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3248,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,57625,48000,58375"
)
tg (CPTG
uid 3249,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3250,0
va (VaSet
)
xt "49000,57500,51300,58500"
st "tx_clk"
blo "49000,58300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_clk"
t "std_logic"
prec "-- Transmit FIFO MAC TX Interface"
eolc "-- MAC transmit clock"
preAdd 0
posAdd 0
o 1
)
)
)
*384 (CptPort
uid 3251,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3252,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "47250,51625,48000,52375"
)
tg (CPTG
uid 3253,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3254,0
va (VaSet
)
xt "49000,51500,52100,52500"
st "tx_reset"
blo "49000,52300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_reset"
t "std_logic"
eolc "-- Synchronous reset (tx_clk)"
preAdd 0
posAdd 0
o 2
)
)
)
*385 (CptPort
uid 3255,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3256,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,58625,48000,59375"
)
tg (CPTG
uid 3257,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3258,0
va (VaSet
)
xt "49000,58500,52700,59500"
st "tx_enable"
blo "49000,59300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_enable"
t "std_logic"
eolc "-- Clock enable for tx_clk"
preAdd 0
posAdd 0
o 3
)
)
)
*386 (CptPort
uid 3259,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3260,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66000,50625,66750,51375"
)
tg (CPTG
uid 3261,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3262,0
va (VaSet
)
xt "62100,50500,65000,51500"
st "tx_data"
ju 2
blo "65000,51300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_data"
t "std_logic_vector"
b "(7 downto 0)"
eolc "-- Data to MAC transmitter"
preAdd 0
posAdd 0
o 4
)
)
)
*387 (CptPort
uid 3263,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3264,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66000,51625,66750,52375"
)
tg (CPTG
uid 3265,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3266,0
va (VaSet
)
xt "59300,51500,65000,52500"
st "tx_data_valid"
ju 2
blo "65000,52300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_data_valid"
t "std_logic"
eolc "-- Valid signal to MAC transmitter"
preAdd 0
posAdd 0
o 5
)
)
)
*388 (CptPort
uid 3267,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3268,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,59625,48000,60375"
)
tg (CPTG
uid 3269,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3270,0
va (VaSet
)
xt "49000,59500,51500,60500"
st "tx_ack"
blo "49000,60300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_ack"
t "std_logic"
eolc "-- Ack signal from MAC transmitter"
preAdd 0
posAdd 0
o 6
)
)
)
*389 (CptPort
uid 3271,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3272,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66000,52625,66750,53375"
)
tg (CPTG
uid 3273,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3274,0
va (VaSet
)
xt "59900,52500,65000,53500"
st "tx_underrun"
ju 2
blo "65000,53300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_underrun"
t "std_logic"
eolc "-- Underrun signal to MAC transmitter"
preAdd 0
posAdd 0
o 7
)
)
)
*390 (CptPort
uid 3275,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3276,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,60625,48000,61375"
)
tg (CPTG
uid 3277,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3278,0
va (VaSet
)
xt "49000,60500,53900,61500"
st "tx_collision"
blo "49000,61300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_collision"
t "std_logic"
eolc "-- Collsion signal from MAC transmitter"
preAdd 0
posAdd 0
o 8
)
)
)
*391 (CptPort
uid 3279,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3280,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,61625,48000,62375"
)
tg (CPTG
uid 3281,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3282,0
va (VaSet
)
xt "49000,61500,54500,62500"
st "tx_retransmit"
blo "49000,62300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_retransmit"
t "std_logic"
eolc "-- Retransmit signal from MAC transmitter"
preAdd 0
posAdd 0
o 9
)
)
)
*392 (CptPort
uid 3283,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3284,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "47250,44625,48000,45375"
)
tg (CPTG
uid 3285,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3286,0
va (VaSet
)
xt "49000,44500,53600,45500"
st "tx_ll_clock"
blo "49000,45300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_ll_clock"
t "std_logic"
prec "-- Transmit FIFO Local-link Interface"
eolc "-- Local link write clock"
preAdd 0
posAdd 0
o 10
)
)
)
*393 (CptPort
uid 3287,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3288,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "47250,45625,48000,46375"
)
tg (CPTG
uid 3289,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3290,0
va (VaSet
)
xt "49000,45500,53500,46500"
st "tx_ll_reset"
blo "49000,46300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_ll_reset"
t "std_logic"
eolc "-- synchronous reset (tx_ll_clock)"
preAdd 0
posAdd 0
o 11
)
)
)
*394 (CptPort
uid 3291,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3292,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "47250,46625,48000,47375"
)
tg (CPTG
uid 3293,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3294,0
va (VaSet
)
xt "49000,46500,54500,47500"
st "tx_ll_data_in"
blo "49000,47300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_ll_data_in"
t "std_logic_vector"
b "(7 downto 0)"
eolc "-- Data to Tx FIFO"
preAdd 0
posAdd 0
o 12
)
)
)
*395 (CptPort
uid 3295,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3296,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "47250,47625,48000,48375"
)
tg (CPTG
uid 3297,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3298,0
va (VaSet
)
xt "49000,47500,55100,48500"
st "tx_ll_sof_in_n"
blo "49000,48300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_ll_sof_in_n"
t "std_logic"
eolc "-- sof indicator to FIFO"
preAdd 0
posAdd 0
o 13
)
)
)
*396 (CptPort
uid 3299,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3300,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "47250,48625,48000,49375"
)
tg (CPTG
uid 3301,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3302,0
va (VaSet
)
xt "49000,48500,55100,49500"
st "tx_ll_eof_in_n"
blo "49000,49300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_ll_eof_in_n"
t "std_logic"
eolc "-- eof indicator to FIFO"
preAdd 0
posAdd 0
o 14
)
)
)
*397 (CptPort
uid 3303,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3304,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "47250,49625,48000,50375"
)
tg (CPTG
uid 3305,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3306,0
va (VaSet
)
xt "49000,49500,56700,50500"
st "tx_ll_src_rdy_in_n"
blo "49000,50300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_ll_src_rdy_in_n"
t "std_logic"
eolc "-- src ready indicator to FIFO"
preAdd 0
posAdd 0
o 15
)
)
)
*398 (CptPort
uid 3307,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3308,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "66000,46625,66750,47375"
)
tg (CPTG
uid 3309,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3310,0
va (VaSet
)
xt "56700,46500,65000,47500"
st "tx_ll_dst_rdy_out_n"
ju 2
blo "65000,47300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_ll_dst_rdy_out_n"
t "std_logic"
eolc "-- dst ready indicator from FIFO"
preAdd 0
posAdd 0
o 16
)
)
)
*399 (CptPort
uid 3311,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3312,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "66000,47625,66750,48375"
)
tg (CPTG
uid 3313,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3314,0
va (VaSet
)
xt "59200,47500,65000,48500"
st "tx_fifo_status"
ju 2
blo "65000,48300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_fifo_status"
t "std_logic_vector"
b "(3 downto 0)"
eolc "-- FIFO memory status"
preAdd 0
posAdd 0
o 17
)
)
)
*400 (CptPort
uid 3315,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3316,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "66000,48625,66750,49375"
)
tg (CPTG
uid 3317,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3318,0
va (VaSet
)
xt "59900,48500,65000,49500"
st "tx_overflow"
ju 2
blo "65000,49300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_overflow"
t "std_logic"
eolc "-- FIFO overflow indicator from FIFO"
preAdd 0
posAdd 0
o 18
)
)
)
*401 (CptPort
uid 3319,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3320,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,62625,48000,63375"
)
tg (CPTG
uid 3321,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3322,0
va (VaSet
)
xt "49000,62500,51300,63500"
st "rx_clk"
blo "49000,63300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_clk"
t "std_logic"
prec "-- Receive FIFO MAC RX Interface"
eolc "-- MAC receive clock"
preAdd 0
posAdd 0
o 19
)
)
)
*402 (CptPort
uid 3323,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3324,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "47250,52625,48000,53375"
)
tg (CPTG
uid 3325,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3326,0
va (VaSet
)
xt "49000,52500,52100,53500"
st "rx_reset"
blo "49000,53300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_reset"
t "std_logic"
eolc "-- Synchronous reset (rx_clk)"
preAdd 0
posAdd 0
o 20
)
)
)
*403 (CptPort
uid 3327,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3328,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,52625,48000,53375"
)
tg (CPTG
uid 3329,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3330,0
va (VaSet
)
xt "49000,52500,52700,53500"
st "rx_enable"
blo "49000,53300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_enable"
t "std_logic"
eolc "-- Clock enable for rx_clk"
preAdd 0
posAdd 0
o 21
)
)
)
*404 (CptPort
uid 3331,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3332,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "47250,53625,48000,54375"
)
tg (CPTG
uid 3333,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3334,0
va (VaSet
)
xt "49000,53500,51900,54500"
st "rx_data"
blo "49000,54300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_data"
t "std_logic_vector"
b "(7 downto 0)"
eolc "-- Data from MAC receiver"
preAdd 0
posAdd 0
o 22
)
)
)
*405 (CptPort
uid 3335,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3336,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "47250,54625,48000,55375"
)
tg (CPTG
uid 3337,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3338,0
va (VaSet
)
xt "49000,54500,54700,55500"
st "rx_data_valid"
blo "49000,55300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_data_valid"
t "std_logic"
eolc "-- Valid signal from MAC receiver"
preAdd 0
posAdd 0
o 23
)
)
)
*406 (CptPort
uid 3339,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3340,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "47250,55625,48000,56375"
)
tg (CPTG
uid 3341,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3342,0
va (VaSet
)
xt "49000,55500,55300,56500"
st "rx_good_frame"
blo "49000,56300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_good_frame"
t "std_logic"
eolc "-- Good frame indicator from MAC receiver"
preAdd 0
posAdd 0
o 24
)
)
)
*407 (CptPort
uid 3343,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3344,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "47250,56625,48000,57375"
)
tg (CPTG
uid 3345,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3346,0
va (VaSet
)
xt "49000,56500,54700,57500"
st "rx_bad_frame"
blo "49000,57300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_bad_frame"
t "std_logic"
eolc "-- Bad frame indicator from MAC receiver"
preAdd 0
posAdd 0
o 25
)
)
)
*408 (CptPort
uid 3347,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3348,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "66000,49625,66750,50375"
)
tg (CPTG
uid 3349,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3350,0
va (VaSet
)
xt "59900,49500,65000,50500"
st "rx_overflow"
ju 2
blo "65000,50300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_overflow"
t "std_logic"
eolc "-- FIFO overflow indicator from FIFO"
preAdd 0
posAdd 0
o 26
)
)
)
*409 (CptPort
uid 3351,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3352,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "47250,41625,48000,42375"
)
tg (CPTG
uid 3353,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3354,0
va (VaSet
)
xt "49000,41500,53600,42500"
st "rx_ll_clock"
blo "49000,42300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_ll_clock"
t "std_logic"
prec "-- Receive FIFO Local-link Interface"
eolc "-- Local link read clock"
preAdd 0
posAdd 0
o 27
)
)
)
*410 (CptPort
uid 3355,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3356,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "47250,42625,48000,43375"
)
tg (CPTG
uid 3357,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3358,0
va (VaSet
)
xt "49000,42500,53500,43500"
st "rx_ll_reset"
blo "49000,43300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_ll_reset"
t "std_logic"
eolc "-- synchronous reset (rx_ll_clock)"
preAdd 0
posAdd 0
o 28
)
)
)
*411 (CptPort
uid 3359,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3360,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "66000,41625,66750,42375"
)
tg (CPTG
uid 3361,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3362,0
va (VaSet
)
xt "59000,41500,65000,42500"
st "rx_ll_data_out"
ju 2
blo "65000,42300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_ll_data_out"
t "std_logic_vector"
b "(7 downto 0)"
eolc "-- Data from Rx FIFO"
preAdd 0
posAdd 0
o 29
)
)
)
*412 (CptPort
uid 3363,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3364,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "66000,42625,66750,43375"
)
tg (CPTG
uid 3365,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3366,0
va (VaSet
)
xt "58400,42500,65000,43500"
st "rx_ll_sof_out_n"
ju 2
blo "65000,43300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_ll_sof_out_n"
t "std_logic"
eolc "-- sof indicator from FIFO"
preAdd 0
posAdd 0
o 30
)
)
)
*413 (CptPort
uid 3367,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3368,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "66000,43625,66750,44375"
)
tg (CPTG
uid 3369,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3370,0
va (VaSet
)
xt "58400,43500,65000,44500"
st "rx_ll_eof_out_n"
ju 2
blo "65000,44300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_ll_eof_out_n"
t "std_logic"
eolc "-- eof indicator from FIFO"
preAdd 0
posAdd 0
o 31
)
)
)
*414 (CptPort
uid 3371,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3372,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "66000,44625,66750,45375"
)
tg (CPTG
uid 3373,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3374,0
va (VaSet
)
xt "56800,44500,65000,45500"
st "rx_ll_src_rdy_out_n"
ju 2
blo "65000,45300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_ll_src_rdy_out_n"
t "std_logic"
eolc "-- src ready indicator from FIFO"
preAdd 0
posAdd 0
o 32
)
)
)
*415 (CptPort
uid 3375,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3376,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "47250,43625,48000,44375"
)
tg (CPTG
uid 3377,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3378,0
va (VaSet
)
xt "49000,43500,56800,44500"
st "rx_ll_dst_rdy_in_n"
blo "49000,44300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_ll_dst_rdy_in_n"
t "std_logic"
eolc "-- dst ready indicator to FIFO"
preAdd 0
posAdd 0
o 33
)
)
)
*416 (CptPort
uid 3379,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3380,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "66000,45625,66750,46375"
)
tg (CPTG
uid 3381,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3382,0
va (VaSet
)
xt "59200,45500,65000,46500"
st "rx_fifo_status"
ju 2
blo "65000,46300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_fifo_status"
t "std_logic_vector"
b "(3 downto 0)"
eolc "-- FIFO memory status"
preAdd 0
posAdd 0
o 34
)
)
)
*417 (PortMapFrame
uid 3383,0
ps "PortMapFrameStrategy"
shape (RectFrame
uid 3384,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "46000,39000,68000,66000"
)
portMapText (BiTextGroup
uid 3385,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
uid 3386,0
va (VaSet
isHidden 1
)
xt "68000,66000,87100,90000"
st "rx_bad_frame => rx_bad_frame_1_r,
rx_data => rx_data_1_r,
rx_data_valid => rx_data_valid_1_r,
rx_good_frame => rx_good_frame_1_r,
rx_ll_clock => RX_LL_CLOCK_1,
rx_ll_dst_rdy_in_n => RX_LL_DST_RDY_N_1,
rx_ll_reset => RX_LL_RESET_1,
rx_reset => rx_reset_1_i,
tx_ll_clock => TX_LL_CLOCK_1,
tx_ll_data_in => TX_LL_DATA_1,
tx_ll_eof_in_n => TX_LL_EOF_N_1,
tx_ll_reset => TX_LL_RESET_1,
tx_ll_sof_in_n => TX_LL_SOF_N_1,
tx_ll_src_rdy_in_n => TX_LL_SRC_RDY_N_1,
tx_reset => tx_reset_1_i,
rx_fifo_status => RX_LL_FIFO_STATUS_1,
rx_ll_data_out => RX_LL_DATA_1,
rx_ll_eof_out_n => RX_LL_EOF_N_1,
rx_ll_sof_out_n => RX_LL_SOF_N_1,
rx_ll_src_rdy_out_n => RX_LL_SRC_RDY_N_1,
rx_overflow => rx1_overflow,
tx_fifo_status => tx1_fifo_stat,
tx_ll_dst_rdy_out_n => TX_LL_DST_RDY_N_1,
tx_overflow => tx1_overflow,"
)
second (MLText
uid 3387,0
va (VaSet
isHidden 1
)
xt "68000,90000,82100,100000"
st "tx_enable => '1',
rx_enable => '1',
tx_clk => tx_clk_1_i,
tx_ack => tx_ack_1_i,
tx_collision => tx_collision_1_i,
tx_retransmit => tx_retransmit_1_i,
rx_clk => rx_clk_1_i,
tx_data => tx_data_1_i,
tx_data_valid => tx_data_valid_1_i,
tx_underrun => tx_underrun_1_i"
tm "PortMapTextMgr"
)
)
)
*418 (CommentText
uid 3580,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 3581,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "48000,41000,63000,45000"
)
text (MLText
uid 3582,0
va (VaSet
isHidden 1
fg "0,0,32768"
)
xt "48200,41200,63100,45200"
st "
--------------------------------------------------------------------
   Instantiate the client side FIFO for EMAC1
  --------------------------------------------------------------------

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15000
)
included 1
)
]
shape (Rectangle
uid 3238,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "48000,41000,66000,64000"
)
showPorts 0
ttg (MlTextGroup
uid 3239,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*419 (Text
uid 3240,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "51900,63000,57300,64000"
st "ethernet_v4"
blo "51900,63800"
tm "BdLibraryNameMgr"
)
*420 (Text
uid 3241,0
va (VaSet
font "helvetica,8,1"
)
xt "51900,64000,56500,65000"
st "eth_fifo_8"
blo "51900,64800"
tm "CptNameMgr"
)
*421 (Text
uid 3242,0
va (VaSet
font "helvetica,8,1"
)
xt "51900,65000,62100,66000"
st "client_side_FIFO_emac1"
blo "51900,65800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3243,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3244,0
text (MLText
uid 3245,0
va (VaSet
isHidden 1
)
xt "51000,46000,68100,47000"
st "FULL_DUPLEX_ONLY = false    ( boolean )  
"
)
header ""
)
elements [
(GiElement
name "FULL_DUPLEX_ONLY"
type "boolean"
value "false"
)
]
)
viewicon (ZoomableIcon
uid 3246,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "48250,62250,49750,63750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*422 (HdlText
uid 3583,0
optionalChildren [
*423 (EmbeddedText
uid 3589,0
commentText (CommentText
uid 3590,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 3591,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "9000,2000,27000,7000"
)
text (MLText
uid 3592,0
va (VaSet
isHidden 1
)
xt "9200,2200,23400,6200"
st "
-- *** mod start
  tx0_ack        <= tx_ack_0_i;
tx0_collision  <= tx_collision_0_i;
tx0_retransmit <= tx_retransmit_0_i;
tx1_ack        <= tx_ack_1_i;
tx1_collision  <= tx_collision_1_i;
tx1_retransmit <= tx_retransmit_1_i;
-- *** mod end

  ---------------------------------------------------------------------------
  -- Asynchronous Reset Input
  ---------------------------------------------------------------------------
  reset_i <= RESET;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 3584,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "1000,-8000,4000,-5000"
)
ttg (MlTextGroup
uid 3585,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*424 (Text
uid 3586,0
va (VaSet
font "helvetica,8,1"
)
xt "1750,-7500,3250,-6500"
st "eb1"
blo "1750,-6700"
tm "HdlTextNameMgr"
)
*425 (Text
uid 3587,0
va (VaSet
font "helvetica,8,1"
)
xt "1750,-6500,2250,-5500"
st "1"
blo "1750,-5700"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 3588,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "1250,-6750,2750,-5250"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*426 (HdlText
uid 3593,0
optionalChildren [
*427 (EmbeddedText
uid 3599,0
commentText (CommentText
uid 3600,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 3601,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "20000,2000,38000,7000"
)
text (MLText
uid 3602,0
va (VaSet
isHidden 1
)
xt "20200,2200,37600,6200"
st "
-- Create synchronous reset in the transmitter clock domain.
  gen_tx_reset_emac0 : process (tx_clk_0_i, reset_i)
  begin
    if reset_i = '1' then
      tx_pre_reset_0_i               <= (others => '1');
      tx_reset_0_i                   <= '1';
    elsif tx_clk_0_i'event and tx_clk_0_i = '1' then
      if resetdone_0_i = '1' then
        tx_pre_reset_0_i(0)          <= '0';
        tx_pre_reset_0_i(5 downto 1) <= tx_pre_reset_0_i(4 downto 0);
        tx_reset_0_i                 <= tx_pre_reset_0_i(5);
      end if;
    end if;
  end process gen_tx_reset_emac0;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 3594,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "12000,-8000,15000,-5000"
)
ttg (MlTextGroup
uid 3595,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*428 (Text
uid 3596,0
va (VaSet
font "helvetica,8,1"
)
xt "8950,-7500,18050,-6500"
st "gen_tx_reset_emac0"
blo "8950,-6700"
tm "HdlTextNameMgr"
)
*429 (Text
uid 3597,0
va (VaSet
font "helvetica,8,1"
)
xt "8950,-6500,9450,-5500"
st "2"
blo "8950,-5700"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 3598,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "12250,-6750,13750,-5250"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*430 (HdlText
uid 3603,0
optionalChildren [
*431 (EmbeddedText
uid 3609,0
commentText (CommentText
uid 3610,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 3611,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "31000,2000,49000,7000"
)
text (MLText
uid 3612,0
va (VaSet
isHidden 1
)
xt "31200,2200,48300,6200"
st "
-- Create synchronous reset in the receiver clock domain.
  gen_rx_reset_emac0 : process (rx_clk_0_i, reset_i)
  begin
    if reset_i = '1' then
      rx_pre_reset_0_i               <= (others => '1');
      rx_reset_0_i                   <= '1';
    elsif rx_clk_0_i'event and rx_clk_0_i = '1' then
      if resetdone_0_i = '1' then
        rx_pre_reset_0_i(0)          <= '0';
        rx_pre_reset_0_i(5 downto 1) <= rx_pre_reset_0_i(4 downto 0);
        rx_reset_0_i                 <= rx_pre_reset_0_i(5);
      end if;
    end if;
  end process gen_rx_reset_emac0;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 3604,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "23000,-8000,26000,-5000"
)
ttg (MlTextGroup
uid 3605,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*432 (Text
uid 3606,0
va (VaSet
font "helvetica,8,1"
)
xt "19950,-7500,29050,-6500"
st "gen_rx_reset_emac0"
blo "19950,-6700"
tm "HdlTextNameMgr"
)
*433 (Text
uid 3607,0
va (VaSet
font "helvetica,8,1"
)
xt "19950,-6500,20450,-5500"
st "3"
blo "19950,-5700"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 3608,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "23250,-6750,24750,-5250"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*434 (HdlText
uid 3613,0
optionalChildren [
*435 (EmbeddedText
uid 3619,0
commentText (CommentText
uid 3620,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 3621,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "42000,2000,60000,7000"
)
text (MLText
uid 3622,0
va (VaSet
isHidden 1
)
xt "42200,2200,59800,6200"
st "
----------------------------------------------------------------------
  -- Register the receiver outputs from EMAC0 before routing 
  -- to the FIFO
  ----------------------------------------------------------------------
  regipgen_emac0 : process(rx_clk_0_i, reset_i)
  begin
    if reset_i = '1' then
      rx_data_0_r         <= (others => '0');
      rx_data_valid_0_r   <= '0';
      rx_good_frame_0_r   <= '0';
      rx_bad_frame_0_r    <= '0';
    elsif rx_clk_0_i'event and rx_clk_0_i = '1' then
      if resetdone_0_i = '1' then
        rx_data_0_r       <= rx_data_0_i;
        rx_data_valid_0_r <= rx_data_valid_0_i;
        rx_good_frame_0_r <= rx_good_frame_0_i;
        rx_bad_frame_0_r  <= rx_bad_frame_0_i;
      end if;
    end if;
  end process regipgen_emac0;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 3614,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "34000,-8000,37000,-5000"
)
ttg (MlTextGroup
uid 3615,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*436 (Text
uid 3616,0
va (VaSet
font "helvetica,8,1"
)
xt "31950,-7500,39050,-6500"
st "regipgen_emac0"
blo "31950,-6700"
tm "HdlTextNameMgr"
)
*437 (Text
uid 3617,0
va (VaSet
font "helvetica,8,1"
)
xt "31950,-6500,32450,-5500"
st "4"
blo "31950,-5700"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 3618,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "34250,-6750,35750,-5250"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*438 (HdlText
uid 3623,0
optionalChildren [
*439 (EmbeddedText
uid 3629,0
commentText (CommentText
uid 3630,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 3631,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "53000,2000,71000,7000"
)
text (MLText
uid 3632,0
va (VaSet
isHidden 1
)
xt "53200,2200,70600,6200"
st "
-- Create synchronous reset in the transmitter clock domain.
  gen_tx_reset_emac1 : process (tx_clk_1_i, reset_i)
  begin
    if reset_i = '1' then
      tx_pre_reset_1_i               <= (others => '1');
      tx_reset_1_i                   <= '1';
    elsif tx_clk_1_i'event and tx_clk_1_i = '1' then
      if resetdone_1_i = '1' then
        tx_pre_reset_1_i(0)          <= '0';
        tx_pre_reset_1_i(5 downto 1) <= tx_pre_reset_1_i(4 downto 0);
        tx_reset_1_i                 <= tx_pre_reset_1_i(5);
      end if;
    end if;
  end process gen_tx_reset_emac1;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 3624,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "45000,-8000,48000,-5000"
)
ttg (MlTextGroup
uid 3625,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*440 (Text
uid 3626,0
va (VaSet
font "helvetica,8,1"
)
xt "41950,-7500,51050,-6500"
st "gen_tx_reset_emac1"
blo "41950,-6700"
tm "HdlTextNameMgr"
)
*441 (Text
uid 3627,0
va (VaSet
font "helvetica,8,1"
)
xt "41950,-6500,42450,-5500"
st "5"
blo "41950,-5700"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 3628,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "45250,-6750,46750,-5250"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*442 (HdlText
uid 3633,0
optionalChildren [
*443 (EmbeddedText
uid 3639,0
commentText (CommentText
uid 3640,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 3641,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "64000,2000,82000,7000"
)
text (MLText
uid 3642,0
va (VaSet
isHidden 1
)
xt "64200,2200,81300,6200"
st "
-- Create synchronous reset in the receiver clock domain.
  gen_rx_reset_emac1 : process (rx_clk_1_i, reset_i)
  begin
    if reset_i = '1' then
      rx_pre_reset_1_i               <= (others => '1');
      rx_reset_1_i                   <= '1';
    elsif rx_clk_1_i'event and rx_clk_1_i = '1' then
      if resetdone_1_i = '1' then
        rx_pre_reset_1_i(0)          <= '0';
        rx_pre_reset_1_i(5 downto 1) <= rx_pre_reset_1_i(4 downto 0);
        rx_reset_1_i                 <= rx_pre_reset_1_i(5);
      end if;
    end if;
  end process gen_rx_reset_emac1;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 3634,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "56000,-8000,59000,-5000"
)
ttg (MlTextGroup
uid 3635,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*444 (Text
uid 3636,0
va (VaSet
font "helvetica,8,1"
)
xt "52950,-7500,62050,-6500"
st "gen_rx_reset_emac1"
blo "52950,-6700"
tm "HdlTextNameMgr"
)
*445 (Text
uid 3637,0
va (VaSet
font "helvetica,8,1"
)
xt "52950,-6500,53450,-5500"
st "6"
blo "52950,-5700"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 3638,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "56250,-6750,57750,-5250"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*446 (HdlText
uid 3643,0
optionalChildren [
*447 (EmbeddedText
uid 3649,0
commentText (CommentText
uid 3650,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 3651,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "75000,2000,93000,7000"
)
text (MLText
uid 3652,0
va (VaSet
isHidden 1
)
xt "75200,2200,92800,6200"
st "
----------------------------------------------------------------------
  -- Register the receiver outputs from EMAC1 before routing 
  -- to the FIFO
  ----------------------------------------------------------------------
  regipgen_emac1 : process(rx_clk_1_i, reset_i)
  begin
    if reset_i = '1' then
      rx_data_1_r         <= (others => '0');
      rx_data_valid_1_r   <= '0';
      rx_good_frame_1_r   <= '0';
      rx_bad_frame_1_r    <= '0';
    elsif rx_clk_1_i'event and rx_clk_1_i = '1' then
      if resetdone_1_i = '1' then
        rx_data_1_r       <= rx_data_1_i;
        rx_data_valid_1_r <= rx_data_valid_1_i;
        rx_good_frame_1_r <= rx_good_frame_1_i;
        rx_bad_frame_1_r  <= rx_bad_frame_1_i;
      end if;
    end if;
  end process regipgen_emac1;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 3644,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "67000,-8000,70000,-5000"
)
ttg (MlTextGroup
uid 3645,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*448 (Text
uid 3646,0
va (VaSet
font "helvetica,8,1"
)
xt "64950,-7500,72050,-6500"
st "regipgen_emac1"
blo "64950,-6700"
tm "HdlTextNameMgr"
)
*449 (Text
uid 3647,0
va (VaSet
font "helvetica,8,1"
)
xt "64950,-6500,65450,-5500"
st "7"
blo "64950,-5700"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 3648,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "67250,-6750,68750,-5250"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*450 (HdlText
uid 3653,0
optionalChildren [
*451 (EmbeddedText
uid 3659,0
commentText (CommentText
uid 3660,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 3661,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "86000,2000,104000,7000"
)
text (MLText
uid 3662,0
va (VaSet
isHidden 1
)
xt "86200,2200,103300,6200"
st "
-- EMAC0 Client outputs to upper levels and user logic
  EMAC0CLIENTRXDVLD <= rx_data_valid_0_i;
RX_CLIENT_CLK_0   <= rx_clk_0_i;
TX_CLIENT_CLK_0   <= tx_clk_0_i;
RESETDONE_0       <= resetdone_0_i;
-- EMAC1 Client clock outputs to upper levels and user logic
  EMAC1CLIENTRXDVLD <= rx_data_valid_1_i;
RX_CLIENT_CLK_1   <= rx_clk_1_i;
TX_CLIENT_CLK_1   <= tx_clk_1_i;
RESETDONE_1       <= resetdone_1_i;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 3654,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "78000,-8000,81000,-5000"
)
ttg (MlTextGroup
uid 3655,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*452 (Text
uid 3656,0
va (VaSet
font "helvetica,8,1"
)
xt "78750,-7500,80250,-6500"
st "eb2"
blo "78750,-6700"
tm "HdlTextNameMgr"
)
*453 (Text
uid 3657,0
va (VaSet
font "helvetica,8,1"
)
xt "78750,-6500,79250,-5500"
st "8"
blo "78750,-5700"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 3658,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "78250,-6750,79750,-5250"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*454 (CommentText
uid 3663,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 3664,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-4000,-16000,11000,-12000"
)
text (MLText
uid 3665,0
va (VaSet
isHidden 1
fg "0,0,32768"
)
xt "-3800,-15800,3600,-14800"
st "
 hds interface_end

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15000
)
included 4
)
*455 (BundleNet
uid 3666,0
bundleNetName "bundle_v4_emac_block_client_side_FIFO_emac0_0"
bundleContents [
*456 (Wire
uid 3676,0
shape (OrthoPolyLine
uid 3677,0
sl 0
va (VaSet
vasetType 3
)
xt "286000,117500,289500,139000"
pts [
"286000,117500"
"289500,139000"
]
)
sat 32
eat 16
cm 0
stc 0
st 0
si 0
tg (WTG
uid 3680,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3681,0
sl 0
va (VaSet
isHidden 1
)
xt "279000,117000,285600,118000"
st "tx_collision_0_i"
blo "279000,117800"
tm "WireNameMgr"
)
)
on &7
)
*457 (Wire
uid 3682,0
shape (OrthoPolyLine
uid 3683,0
sl 0
va (VaSet
vasetType 3
)
xt "286000,118500,289500,140000"
pts [
"286000,118500"
"289500,140000"
]
)
sat 32
eat 16
cm 0
stc 0
st 0
si 0
tg (WTG
uid 3686,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3687,0
sl 0
va (VaSet
isHidden 1
)
xt "279000,118000,286200,119000"
st "tx_retransmit_0_i"
blo "279000,118800"
tm "WireNameMgr"
)
)
on &8
)
*458 (Wire
uid 3688,0
shape (OrthoPolyLine
uid 3689,0
sl 0
va (VaSet
vasetType 3
)
xt "286000,116500,289500,138000"
pts [
"286000,116500"
"289500,138000"
]
)
sat 32
eat 16
cm 0
stc 0
st 0
si 0
tg (WTG
uid 3692,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3693,0
sl 0
va (VaSet
isHidden 1
)
xt "281000,116000,285700,117000"
st "tx_ack_0_i"
blo "281000,116800"
tm "WireNameMgr"
)
)
on &6
)
*459 (Wire
uid 3694,0
shape (OrthoPolyLine
uid 3695,0
sl 0
va (VaSet
vasetType 3
)
xt "286000,115500,289500,137000"
pts [
"286000,115500"
"289500,137000"
]
)
sat 32
eat 16
cm 0
stc 0
st 0
si 0
tg (WTG
uid 3698,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3699,0
sl 0
va (VaSet
isHidden 1
)
xt "282000,115000,286500,116000"
st "tx_clk_0_i"
blo "282000,115800"
tm "WireNameMgr"
)
)
on &1
)
*460 (Wire
uid 3700,0
shape (OrthoPolyLine
uid 3701,0
sl 0
va (VaSet
vasetType 3
)
xt "286000,103500,289500,111000"
pts [
"286000,103500"
"289500,111000"
]
)
sat 32
eat 16
cm 0
stc 0
st 0
si 0
tg (WTG
uid 3704,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3705,0
sl 0
va (VaSet
isHidden 1
)
xt "282000,103000,286500,104000"
st "rx_clk_0_i"
blo "282000,103800"
tm "WireNameMgr"
)
)
on &2
)
]
)
*461 (BundleNet
uid 3706,0
bundleNetName "bundle_v4_emac_block_client_side_FIFO_emac1_0"
bundleContents [
*462 (Wire
uid 3716,0
shape (OrthoPolyLine
uid 3717,0
sl 0
va (VaSet
vasetType 3
)
xt "286000,138500,289500,175000"
pts [
"286000,138500"
"289500,175000"
]
)
sat 32
eat 16
cm 0
stc 0
st 0
si 0
tg (WTG
uid 3720,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3721,0
sl 0
va (VaSet
isHidden 1
)
xt "281000,138000,285700,139000"
st "tx_ack_1_i"
blo "281000,138800"
tm "WireNameMgr"
)
)
on &25
)
*463 (Wire
uid 3722,0
shape (OrthoPolyLine
uid 3723,0
sl 0
va (VaSet
vasetType 3
)
xt "286000,137500,289500,174000"
pts [
"286000,137500"
"289500,174000"
]
)
sat 32
eat 16
cm 0
stc 0
st 0
si 0
tg (WTG
uid 3726,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3727,0
sl 0
va (VaSet
isHidden 1
)
xt "282000,137000,286500,138000"
st "tx_clk_1_i"
blo "282000,137800"
tm "WireNameMgr"
)
)
on &20
)
*464 (Wire
uid 3728,0
shape (OrthoPolyLine
uid 3729,0
sl 0
va (VaSet
vasetType 3
)
xt "286000,139500,289500,176000"
pts [
"286000,139500"
"289500,176000"
]
)
sat 32
eat 16
cm 0
stc 0
st 0
si 0
tg (WTG
uid 3732,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3733,0
sl 0
va (VaSet
isHidden 1
)
xt "279000,139000,285600,140000"
st "tx_collision_1_i"
blo "279000,139800"
tm "WireNameMgr"
)
)
on &26
)
*465 (Wire
uid 3734,0
shape (OrthoPolyLine
uid 3735,0
sl 0
va (VaSet
vasetType 3
)
xt "286000,140500,289500,177000"
pts [
"286000,140500"
"289500,177000"
]
)
sat 32
eat 16
cm 0
stc 0
st 0
si 0
tg (WTG
uid 3738,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3739,0
sl 0
va (VaSet
isHidden 1
)
xt "279000,140000,286200,141000"
st "tx_retransmit_1_i"
blo "279000,140800"
tm "WireNameMgr"
)
)
on &27
)
*466 (Wire
uid 3740,0
shape (OrthoPolyLine
uid 3741,0
sl 0
va (VaSet
vasetType 3
)
xt "286000,129500,289500,166000"
pts [
"286000,129500"
"289500,166000"
]
)
sat 32
eat 16
cm 0
stc 0
st 0
si 0
tg (WTG
uid 3744,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3745,0
sl 0
va (VaSet
isHidden 1
)
xt "282000,129000,286500,130000"
st "rx_clk_1_i"
blo "282000,129800"
tm "WireNameMgr"
)
)
on &21
)
]
)
*467 (BundleNet
uid 3746,0
bundleNetName "bundle_client_side_FIFO_emac0_v4_emac_block_0"
bundleContents [
*468 (Wire
uid 3756,0
shape (OrthoPolyLine
uid 3757,0
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "532000,2000,535000,3000"
pts [
"532000,2000"
"535000,3000"
]
)
sat 32
eat 16
sty 1
cm 0
stc 0
st 0
si 0
tg (WTG
uid 3760,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3761,0
sl 0
va (VaSet
isHidden 1
)
xt "525000,1000,530100,2000"
st "tx_data_0_i"
blo "525000,1800"
tm "WireNameMgr"
)
)
on &3
)
*469 (Wire
uid 3762,0
shape (OrthoPolyLine
uid 3763,0
sl 0
va (VaSet
vasetType 3
)
xt "532000,3000,535000,5000"
pts [
"532000,3000"
"535000,5000"
]
)
sat 32
eat 16
cm 0
stc 0
st 0
si 0
tg (WTG
uid 3766,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3767,0
sl 0
va (VaSet
isHidden 1
)
xt "525000,2000,532400,3000"
st "tx_data_valid_0_i"
blo "525000,2800"
tm "WireNameMgr"
)
)
on &4
)
*470 (Wire
uid 3768,0
shape (OrthoPolyLine
uid 3769,0
sl 0
va (VaSet
vasetType 3
)
xt "532000,4000,535000,7000"
pts [
"532000,4000"
"535000,7000"
]
)
sat 32
eat 16
cm 0
stc 0
st 0
si 0
tg (WTG
uid 3772,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3773,0
sl 0
va (VaSet
isHidden 1
)
xt "525000,3000,531800,4000"
st "tx_underrun_0_i"
blo "525000,3800"
tm "WireNameMgr"
)
)
on &5
)
]
)
*471 (BundleNet
uid 3774,0
bundleNetName "bundle_client_side_FIFO_emac1_v4_emac_block_0"
bundleContents [
*472 (Wire
uid 3784,0
shape (OrthoPolyLine
uid 3785,0
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "532000,117000,535000,118000"
pts [
"532000,117000"
"535000,118000"
]
)
sat 32
eat 16
sty 1
cm 0
stc 0
st 0
si 0
tg (WTG
uid 3788,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3789,0
sl 0
va (VaSet
isHidden 1
)
xt "525000,116000,530100,117000"
st "tx_data_1_i"
blo "525000,116800"
tm "WireNameMgr"
)
)
on &22
)
*473 (Wire
uid 3790,0
shape (OrthoPolyLine
uid 3791,0
sl 0
va (VaSet
vasetType 3
)
xt "532000,118000,535000,120000"
pts [
"532000,118000"
"535000,120000"
]
)
sat 32
eat 16
cm 0
stc 0
st 0
si 0
tg (WTG
uid 3794,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3795,0
sl 0
va (VaSet
isHidden 1
)
xt "525000,117000,532400,118000"
st "tx_data_valid_1_i"
blo "525000,117800"
tm "WireNameMgr"
)
)
on &23
)
*474 (Wire
uid 3796,0
shape (OrthoPolyLine
uid 3797,0
sl 0
va (VaSet
vasetType 3
)
xt "532000,119000,535000,122000"
pts [
"532000,119000"
"535000,122000"
]
)
sat 32
eat 16
cm 0
stc 0
st 0
si 0
tg (WTG
uid 3800,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3801,0
sl 0
va (VaSet
isHidden 1
)
xt "525000,118000,531800,119000"
st "tx_underrun_1_i"
blo "525000,118800"
tm "WireNameMgr"
)
)
on &24
)
]
)
*475 (Panel
uid 3802,0
shape (RectFrame
uid 3803,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "-4000,-10000,86000,-3000"
)
title (TextAssociate
uid 3804,0
ps "TopLeftStrategy"
text (Text
uid 3805,0
va (VaSet
font "helvetica,8,1"
)
xt "-3000,-9000,-200,-8000"
st "Panel0"
blo "-3000,-8200"
tm "PanelText"
)
)
allowRouting 0
)
*476 (Property
uid 3806,0
pclass "HDS"
pname "DocView"
pvalue "eth2x_locallink.vhd"
ptn "String"
)
*477 (Property
uid 3807,0
pclass "HDS"
pname "DocViewState"
pvalue "1297077788"
ptn "String"
)
*478 (Wire
uid 103,0
shape (OrthoPolyLine
uid 104,0
va (VaSet
vasetType 3
)
xt "47000,0,48000,0"
pts [
"47000,0"
"48000,0"
]
)
start &39
end &369
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 107,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 108,0
va (VaSet
isHidden 1
)
xt "44000,-1000,51600,0"
st "RX_LL_CLOCK_0"
blo "44000,-200"
tm "WireNameMgr"
)
)
on &40
)
*479 (Wire
uid 117,0
shape (OrthoPolyLine
uid 118,0
va (VaSet
vasetType 3
)
xt "47000,1000,48000,1000"
pts [
"47000,1000"
"48000,1000"
]
)
start &41
end &370
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 121,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 122,0
va (VaSet
isHidden 1
)
xt "44000,0,51500,1000"
st "RX_LL_RESET_0"
blo "44000,800"
tm "WireNameMgr"
)
)
on &42
)
*480 (Wire
uid 187,0
shape (OrthoPolyLine
uid 188,0
va (VaSet
vasetType 3
)
xt "47000,2000,48000,2000"
pts [
"47000,2000"
"48000,2000"
]
)
start &51
end &375
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 191,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 192,0
va (VaSet
isHidden 1
)
xt "43000,1000,52700,2000"
st "RX_LL_DST_RDY_N_0"
blo "43000,1800"
tm "WireNameMgr"
)
)
on &52
)
*481 (Wire
uid 215,0
shape (OrthoPolyLine
uid 216,0
va (VaSet
vasetType 3
)
xt "47000,3000,48000,3000"
pts [
"47000,3000"
"48000,3000"
]
)
start &55
end &352
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 219,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 220,0
va (VaSet
isHidden 1
)
xt "44000,2000,51400,3000"
st "TX_LL_CLOCK_0"
blo "44000,2800"
tm "WireNameMgr"
)
)
on &56
)
*482 (Wire
uid 229,0
shape (OrthoPolyLine
uid 230,0
va (VaSet
vasetType 3
)
xt "47000,4000,48000,4000"
pts [
"47000,4000"
"48000,4000"
]
)
start &57
end &353
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 233,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 234,0
va (VaSet
isHidden 1
)
xt "44000,3000,51300,4000"
st "TX_LL_RESET_0"
blo "44000,3800"
tm "WireNameMgr"
)
)
on &58
)
*483 (Wire
uid 243,0
shape (OrthoPolyLine
uid 244,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "47000,5000,48000,5000"
pts [
"47000,5000"
"48000,5000"
]
)
start &59
end &354
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 247,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 248,0
va (VaSet
isHidden 1
)
xt "43000,4000,49700,5000"
st "TX_LL_DATA_0"
blo "43000,4800"
tm "WireNameMgr"
)
)
on &60
)
*484 (Wire
uid 257,0
shape (OrthoPolyLine
uid 258,0
va (VaSet
vasetType 3
)
xt "47000,6000,48000,6000"
pts [
"47000,6000"
"48000,6000"
]
)
start &61
end &355
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 261,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 262,0
va (VaSet
isHidden 1
)
xt "44000,5000,51300,6000"
st "TX_LL_SOF_N_0"
blo "44000,5800"
tm "WireNameMgr"
)
)
on &62
)
*485 (Wire
uid 271,0
shape (OrthoPolyLine
uid 272,0
va (VaSet
vasetType 3
)
xt "47000,7000,48000,7000"
pts [
"47000,7000"
"48000,7000"
]
)
start &63
end &356
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 275,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 276,0
va (VaSet
isHidden 1
)
xt "44000,6000,51300,7000"
st "TX_LL_EOF_N_0"
blo "44000,6800"
tm "WireNameMgr"
)
)
on &64
)
*486 (Wire
uid 285,0
shape (OrthoPolyLine
uid 286,0
va (VaSet
vasetType 3
)
xt "47000,8000,48000,8000"
pts [
"47000,8000"
"48000,8000"
]
)
start &65
end &357
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 289,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 290,0
va (VaSet
isHidden 1
)
xt "43000,7000,52700,8000"
st "TX_LL_SRC_RDY_N_0"
blo "43000,7800"
tm "WireNameMgr"
)
)
on &66
)
*487 (Wire
uid 313,0
shape (OrthoPolyLine
uid 314,0
va (VaSet
vasetType 3
)
xt "73000,14000,75000,14000"
pts [
"73000,14000"
"75000,14000"
]
)
end &69
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 317,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 318,0
va (VaSet
isHidden 1
)
xt "63000,13000,72900,14000"
st "EMAC0CLIENTRXDVLD"
blo "63000,13800"
tm "WireNameMgr"
)
)
on &70
)
*488 (Wire
uid 383,0
shape (OrthoPolyLine
uid 384,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,29000,7000,29000"
pts [
"6000,29000"
"7000,29000"
]
)
start &79
end &271
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 387,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 388,0
va (VaSet
isHidden 1
)
xt "-1000,28000,10600,29000"
st "CLIENTEMAC0TXIFGDELAY"
blo "-1000,28800"
tm "WireNameMgr"
)
)
on &80
)
*489 (Wire
uid 439,0
shape (OrthoPolyLine
uid 440,0
va (VaSet
vasetType 3
)
xt "6000,30000,7000,30000"
pts [
"6000,30000"
"7000,30000"
]
)
start &87
end &275
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 443,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 444,0
va (VaSet
isHidden 1
)
xt "1000,29000,12200,30000"
st "CLIENTEMAC0PAUSEREQ"
blo "1000,29800"
tm "WireNameMgr"
)
)
on &88
)
*490 (Wire
uid 453,0
shape (OrthoPolyLine
uid 454,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,31000,7000,31000"
pts [
"6000,31000"
"7000,31000"
]
)
start &89
end &276
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 457,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 458,0
va (VaSet
isHidden 1
)
xt "-1000,30000,10100,31000"
st "CLIENTEMAC0PAUSEVAL"
blo "-1000,30800"
tm "WireNameMgr"
)
)
on &90
)
*491 (Wire
uid 481,0
shape (OrthoPolyLine
uid 482,0
va (VaSet
vasetType 3
)
xt "73000,13000,75000,13000"
pts [
"73000,13000"
"75000,13000"
]
)
end &93
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 485,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 486,0
va (VaSet
isHidden 1
)
xt "65000,12000,73300,13000"
st "RX_CLIENT_CLK_0"
blo "65000,12800"
tm "WireNameMgr"
)
)
on &94
)
*492 (Wire
uid 495,0
shape (OrthoPolyLine
uid 496,0
va (VaSet
vasetType 3
)
xt "73000,12000,75000,12000"
pts [
"73000,12000"
"75000,12000"
]
)
end &95
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 499,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 500,0
va (VaSet
isHidden 1
)
xt "65000,11000,73100,12000"
st "TX_CLIENT_CLK_0"
blo "65000,11800"
tm "WireNameMgr"
)
)
on &96
)
*493 (Wire
uid 537,0
shape (OrthoPolyLine
uid 538,0
va (VaSet
vasetType 3
)
xt "6000,32000,7000,32000"
pts [
"6000,32000"
"7000,32000"
]
)
start &101
end &280
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 541,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 542,0
va (VaSet
isHidden 1
)
xt "5000,31000,7800,32000"
st "RXP_0"
blo "5000,31800"
tm "WireNameMgr"
)
)
on &102
)
*494 (Wire
uid 551,0
shape (OrthoPolyLine
uid 552,0
va (VaSet
vasetType 3
)
xt "6000,33000,7000,33000"
pts [
"6000,33000"
"7000,33000"
]
)
start &103
end &281
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 555,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 556,0
va (VaSet
isHidden 1
)
xt "5000,32000,7800,33000"
st "RXN_0"
blo "5000,32800"
tm "WireNameMgr"
)
)
on &104
)
*495 (Wire
uid 565,0
shape (OrthoPolyLine
uid 566,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,34000,7000,34000"
pts [
"6000,34000"
"7000,34000"
]
)
start &105
end &282
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 569,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 570,0
va (VaSet
isHidden 1
)
xt "3000,33000,7000,34000"
st "PHYAD_0"
blo "3000,33800"
tm "WireNameMgr"
)
)
on &106
)
*496 (Wire
uid 579,0
shape (OrthoPolyLine
uid 580,0
va (VaSet
vasetType 3
)
xt "73000,7000,75000,7000"
pts [
"73000,7000"
"75000,7000"
]
)
end &107
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 583,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 584,0
va (VaSet
isHidden 1
)
xt "66000,6000,72700,7000"
st "RESETDONE_0"
blo "66000,6800"
tm "WireNameMgr"
)
)
on &108
)
*497 (Wire
uid 607,0
shape (OrthoPolyLine
uid 608,0
va (VaSet
vasetType 3
)
xt "6000,35000,7000,35000"
pts [
"6000,35000"
"7000,35000"
]
)
start &111
end &285
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 611,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 612,0
va (VaSet
isHidden 1
)
xt "5000,34000,8800,35000"
st "MDIO_0_I"
blo "5000,34800"
tm "WireNameMgr"
)
)
on &112
)
*498 (Wire
uid 649,0
shape (OrthoPolyLine
uid 650,0
va (VaSet
vasetType 3
)
xt "47000,42000,48000,42000"
pts [
"47000,42000"
"48000,42000"
]
)
start &117
end &409
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 653,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 654,0
va (VaSet
isHidden 1
)
xt "44000,41000,51600,42000"
st "RX_LL_CLOCK_1"
blo "44000,41800"
tm "WireNameMgr"
)
)
on &118
)
*499 (Wire
uid 663,0
shape (OrthoPolyLine
uid 664,0
va (VaSet
vasetType 3
)
xt "47000,43000,48000,43000"
pts [
"47000,43000"
"48000,43000"
]
)
start &119
end &410
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 667,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 668,0
va (VaSet
isHidden 1
)
xt "44000,42000,51500,43000"
st "RX_LL_RESET_1"
blo "44000,42800"
tm "WireNameMgr"
)
)
on &120
)
*500 (Wire
uid 733,0
shape (OrthoPolyLine
uid 734,0
va (VaSet
vasetType 3
)
xt "47000,44000,48000,44000"
pts [
"47000,44000"
"48000,44000"
]
)
start &129
end &415
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 737,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 738,0
va (VaSet
isHidden 1
)
xt "43000,43000,52700,44000"
st "RX_LL_DST_RDY_N_1"
blo "43000,43800"
tm "WireNameMgr"
)
)
on &130
)
*501 (Wire
uid 761,0
shape (OrthoPolyLine
uid 762,0
va (VaSet
vasetType 3
)
xt "47000,45000,48000,45000"
pts [
"47000,45000"
"48000,45000"
]
)
start &133
end &392
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 765,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 766,0
va (VaSet
isHidden 1
)
xt "44000,44000,51400,45000"
st "TX_LL_CLOCK_1"
blo "44000,44800"
tm "WireNameMgr"
)
)
on &134
)
*502 (Wire
uid 775,0
shape (OrthoPolyLine
uid 776,0
va (VaSet
vasetType 3
)
xt "47000,46000,48000,46000"
pts [
"47000,46000"
"48000,46000"
]
)
start &135
end &393
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 779,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 780,0
va (VaSet
isHidden 1
)
xt "44000,45000,51300,46000"
st "TX_LL_RESET_1"
blo "44000,45800"
tm "WireNameMgr"
)
)
on &136
)
*503 (Wire
uid 789,0
shape (OrthoPolyLine
uid 790,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "47000,47000,48000,47000"
pts [
"47000,47000"
"48000,47000"
]
)
start &137
end &394
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 793,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 794,0
va (VaSet
isHidden 1
)
xt "43000,46000,49700,47000"
st "TX_LL_DATA_1"
blo "43000,46800"
tm "WireNameMgr"
)
)
on &138
)
*504 (Wire
uid 803,0
shape (OrthoPolyLine
uid 804,0
va (VaSet
vasetType 3
)
xt "47000,48000,48000,48000"
pts [
"47000,48000"
"48000,48000"
]
)
start &139
end &395
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 807,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 808,0
va (VaSet
isHidden 1
)
xt "44000,47000,51300,48000"
st "TX_LL_SOF_N_1"
blo "44000,47800"
tm "WireNameMgr"
)
)
on &140
)
*505 (Wire
uid 817,0
shape (OrthoPolyLine
uid 818,0
va (VaSet
vasetType 3
)
xt "47000,49000,48000,49000"
pts [
"47000,49000"
"48000,49000"
]
)
start &141
end &396
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 821,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 822,0
va (VaSet
isHidden 1
)
xt "44000,48000,51300,49000"
st "TX_LL_EOF_N_1"
blo "44000,48800"
tm "WireNameMgr"
)
)
on &142
)
*506 (Wire
uid 831,0
shape (OrthoPolyLine
uid 832,0
va (VaSet
vasetType 3
)
xt "47000,50000,48000,50000"
pts [
"47000,50000"
"48000,50000"
]
)
start &143
end &397
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 835,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 836,0
va (VaSet
isHidden 1
)
xt "43000,49000,52700,50000"
st "TX_LL_SRC_RDY_N_1"
blo "43000,49800"
tm "WireNameMgr"
)
)
on &144
)
*507 (Wire
uid 859,0
shape (OrthoPolyLine
uid 860,0
va (VaSet
vasetType 3
)
xt "73000,8000,75000,8000"
pts [
"73000,8000"
"75000,8000"
]
)
end &147
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 863,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 864,0
va (VaSet
isHidden 1
)
xt "63000,7000,72900,8000"
st "EMAC1CLIENTRXDVLD"
blo "63000,7800"
tm "WireNameMgr"
)
)
on &148
)
*508 (Wire
uid 929,0
shape (OrthoPolyLine
uid 930,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,36000,7000,36000"
pts [
"6000,36000"
"7000,36000"
]
)
start &157
end &305
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 933,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 934,0
va (VaSet
isHidden 1
)
xt "-1000,35000,10600,36000"
st "CLIENTEMAC1TXIFGDELAY"
blo "-1000,35800"
tm "WireNameMgr"
)
)
on &158
)
*509 (Wire
uid 985,0
shape (OrthoPolyLine
uid 986,0
va (VaSet
vasetType 3
)
xt "6000,37000,7000,37000"
pts [
"6000,37000"
"7000,37000"
]
)
start &165
end &309
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 989,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 990,0
va (VaSet
isHidden 1
)
xt "1000,36000,12200,37000"
st "CLIENTEMAC1PAUSEREQ"
blo "1000,36800"
tm "WireNameMgr"
)
)
on &166
)
*510 (Wire
uid 999,0
shape (OrthoPolyLine
uid 1000,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,38000,7000,38000"
pts [
"6000,38000"
"7000,38000"
]
)
start &167
end &310
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1003,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1004,0
va (VaSet
isHidden 1
)
xt "-1000,37000,10100,38000"
st "CLIENTEMAC1PAUSEVAL"
blo "-1000,37800"
tm "WireNameMgr"
)
)
on &168
)
*511 (Wire
uid 1027,0
shape (OrthoPolyLine
uid 1028,0
va (VaSet
vasetType 3
)
xt "73000,9000,75000,9000"
pts [
"73000,9000"
"75000,9000"
]
)
end &171
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1031,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1032,0
va (VaSet
isHidden 1
)
xt "65000,8000,73300,9000"
st "RX_CLIENT_CLK_1"
blo "65000,8800"
tm "WireNameMgr"
)
)
on &172
)
*512 (Wire
uid 1041,0
shape (OrthoPolyLine
uid 1042,0
va (VaSet
vasetType 3
)
xt "73000,10000,75000,10000"
pts [
"73000,10000"
"75000,10000"
]
)
end &173
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1045,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1046,0
va (VaSet
isHidden 1
)
xt "65000,9000,73100,10000"
st "TX_CLIENT_CLK_1"
blo "65000,9800"
tm "WireNameMgr"
)
)
on &174
)
*513 (Wire
uid 1083,0
shape (OrthoPolyLine
uid 1084,0
va (VaSet
vasetType 3
)
xt "6000,39000,7000,39000"
pts [
"6000,39000"
"7000,39000"
]
)
start &179
end &314
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1087,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1088,0
va (VaSet
isHidden 1
)
xt "5000,38000,7800,39000"
st "RXP_1"
blo "5000,38800"
tm "WireNameMgr"
)
)
on &180
)
*514 (Wire
uid 1097,0
shape (OrthoPolyLine
uid 1098,0
va (VaSet
vasetType 3
)
xt "6000,40000,7000,40000"
pts [
"6000,40000"
"7000,40000"
]
)
start &181
end &315
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1101,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1102,0
va (VaSet
isHidden 1
)
xt "5000,39000,7800,40000"
st "RXN_1"
blo "5000,39800"
tm "WireNameMgr"
)
)
on &182
)
*515 (Wire
uid 1111,0
shape (OrthoPolyLine
uid 1112,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,41000,7000,41000"
pts [
"6000,41000"
"7000,41000"
]
)
start &183
end &316
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1115,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1116,0
va (VaSet
isHidden 1
)
xt "3000,40000,7000,41000"
st "PHYAD_1"
blo "3000,40800"
tm "WireNameMgr"
)
)
on &184
)
*516 (Wire
uid 1125,0
shape (OrthoPolyLine
uid 1126,0
va (VaSet
vasetType 3
)
xt "73000,11000,75000,11000"
pts [
"73000,11000"
"75000,11000"
]
)
end &185
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1129,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1130,0
va (VaSet
isHidden 1
)
xt "66000,10000,72700,11000"
st "RESETDONE_1"
blo "66000,10800"
tm "WireNameMgr"
)
)
on &186
)
*517 (Wire
uid 1153,0
shape (OrthoPolyLine
uid 1154,0
va (VaSet
vasetType 3
)
xt "6000,42000,7000,42000"
pts [
"6000,42000"
"7000,42000"
]
)
start &189
end &319
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1157,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1158,0
va (VaSet
isHidden 1
)
xt "5000,41000,8800,42000"
st "MDIO_1_I"
blo "5000,41800"
tm "WireNameMgr"
)
)
on &190
)
*518 (Wire
uid 1195,0
shape (OrthoPolyLine
uid 1196,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,43000,7000,43000"
pts [
"6000,43000"
"7000,43000"
]
)
start &195
end &322
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1199,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1200,0
va (VaSet
isHidden 1
)
xt "2000,42000,8300,43000"
st "HOSTOPCODE"
blo "2000,42800"
tm "WireNameMgr"
)
)
on &196
)
*519 (Wire
uid 1209,0
shape (OrthoPolyLine
uid 1210,0
va (VaSet
vasetType 3
)
xt "6000,44000,7000,44000"
pts [
"6000,44000"
"7000,44000"
]
)
start &197
end &323
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1213,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1214,0
va (VaSet
isHidden 1
)
xt "5000,43000,9000,44000"
st "HOSTREQ"
blo "5000,43800"
tm "WireNameMgr"
)
)
on &198
)
*520 (Wire
uid 1223,0
shape (OrthoPolyLine
uid 1224,0
va (VaSet
vasetType 3
)
xt "6000,45000,7000,45000"
pts [
"6000,45000"
"7000,45000"
]
)
start &199
end &324
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1227,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1228,0
va (VaSet
isHidden 1
)
xt "3000,44000,9200,45000"
st "HOSTMIIMSEL"
blo "3000,44800"
tm "WireNameMgr"
)
)
on &200
)
*521 (Wire
uid 1237,0
shape (OrthoPolyLine
uid 1238,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,46000,7000,46000"
pts [
"6000,46000"
"7000,46000"
]
)
start &201
end &325
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1241,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1242,0
va (VaSet
isHidden 1
)
xt "3000,45000,7600,46000"
st "HOSTADDR"
blo "3000,45800"
tm "WireNameMgr"
)
)
on &202
)
*522 (Wire
uid 1251,0
shape (OrthoPolyLine
uid 1252,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,47000,7000,47000"
pts [
"6000,47000"
"7000,47000"
]
)
start &203
end &326
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1255,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1256,0
va (VaSet
isHidden 1
)
xt "2000,46000,8200,47000"
st "HOSTWRDATA"
blo "2000,46800"
tm "WireNameMgr"
)
)
on &204
)
*523 (Wire
uid 1293,0
shape (OrthoPolyLine
uid 1294,0
va (VaSet
vasetType 3
)
xt "6000,48000,7000,48000"
pts [
"6000,48000"
"7000,48000"
]
)
start &209
end &329
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1297,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1298,0
va (VaSet
isHidden 1
)
xt "3000,47000,10400,48000"
st "HOSTEMAC1SEL"
blo "3000,47800"
tm "WireNameMgr"
)
)
on &210
)
*524 (Wire
uid 1307,0
shape (OrthoPolyLine
uid 1308,0
va (VaSet
vasetType 3
)
xt "6000,49000,7000,49000"
pts [
"6000,49000"
"7000,49000"
]
)
start &211
end &330
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1311,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1312,0
va (VaSet
isHidden 1
)
xt "5000,48000,8900,49000"
st "HOSTCLK"
blo "5000,48800"
tm "WireNameMgr"
)
)
on &212
)
*525 (Wire
uid 1321,0
shape (OrthoPolyLine
uid 1322,0
va (VaSet
vasetType 3
)
xt "6000,50000,7000,50000"
pts [
"6000,50000"
"7000,50000"
]
)
start &213
end &331
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1325,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1326,0
va (VaSet
isHidden 1
)
xt "4000,49000,8500,50000"
st "MGTCLK_P"
blo "4000,49800"
tm "WireNameMgr"
)
)
on &214
)
*526 (Wire
uid 1335,0
shape (OrthoPolyLine
uid 1336,0
va (VaSet
vasetType 3
)
xt "6000,51000,7000,51000"
pts [
"6000,51000"
"7000,51000"
]
)
start &215
end &332
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1339,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1340,0
va (VaSet
isHidden 1
)
xt "4000,50000,8500,51000"
st "MGTCLK_N"
blo "4000,50800"
tm "WireNameMgr"
)
)
on &216
)
*527 (Wire
uid 1349,0
shape (OrthoPolyLine
uid 1350,0
va (VaSet
vasetType 3
)
xt "6000,52000,7000,52000"
pts [
"6000,52000"
"7000,52000"
]
)
start &217
end &333
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1353,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1354,0
va (VaSet
isHidden 1
)
xt "5000,51000,7300,52000"
st "DCLK"
blo "5000,51800"
tm "WireNameMgr"
)
)
on &218
)
*528 (Wire
uid 1363,0
shape (OrthoPolyLine
uid 1364,0
va (VaSet
vasetType 3
)
xt "6000,53000,7000,53000"
pts [
"6000,53000"
"7000,53000"
]
)
start &219
end &334
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1367,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1368,0
va (VaSet
isHidden 1
)
xt "4000,52000,8600,53000"
st "REFCLK1_i"
blo "4000,52800"
tm "WireNameMgr"
)
)
on &220
)
*529 (Wire
uid 1377,0
shape (OrthoPolyLine
uid 1378,0
va (VaSet
vasetType 3
)
xt "6000,54000,7000,54000"
pts [
"6000,54000"
"7000,54000"
]
)
start &221
end &335
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1381,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1382,0
va (VaSet
isHidden 1
)
xt "4000,53000,8600,54000"
st "REFCLK2_i"
blo "4000,53800"
tm "WireNameMgr"
)
)
on &222
)
*530 (Wire
uid 1475,0
shape (OrthoPolyLine
uid 1476,0
va (VaSet
vasetType 3
)
xt "73000,15000,75000,15000"
pts [
"73000,15000"
"75000,15000"
]
)
end &235
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1479,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1480,0
va (VaSet
isHidden 1
)
xt "69000,14000,72000,15000"
st "tx0_ack"
blo "69000,14800"
tm "WireNameMgr"
)
)
on &236
)
*531 (Wire
uid 1489,0
shape (OrthoPolyLine
uid 1490,0
va (VaSet
vasetType 3
)
xt "73000,16000,75000,16000"
pts [
"73000,16000"
"75000,16000"
]
)
end &237
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1493,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1494,0
va (VaSet
isHidden 1
)
xt "67000,15000,72400,16000"
st "tx0_collision"
blo "67000,15800"
tm "WireNameMgr"
)
)
on &238
)
*532 (Wire
uid 1503,0
shape (OrthoPolyLine
uid 1504,0
va (VaSet
vasetType 3
)
xt "73000,17000,75000,17000"
pts [
"73000,17000"
"75000,17000"
]
)
end &239
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1507,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1508,0
va (VaSet
isHidden 1
)
xt "67000,16000,73000,17000"
st "tx0_retransmit"
blo "67000,16800"
tm "WireNameMgr"
)
)
on &240
)
*533 (Wire
uid 1517,0
shape (OrthoPolyLine
uid 1518,0
va (VaSet
vasetType 3
)
xt "73000,18000,75000,18000"
pts [
"73000,18000"
"75000,18000"
]
)
end &241
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1521,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1522,0
va (VaSet
isHidden 1
)
xt "69000,17000,72000,18000"
st "tx1_ack"
blo "69000,17800"
tm "WireNameMgr"
)
)
on &242
)
*534 (Wire
uid 1531,0
shape (OrthoPolyLine
uid 1532,0
va (VaSet
vasetType 3
)
xt "73000,19000,75000,19000"
pts [
"73000,19000"
"75000,19000"
]
)
end &243
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1535,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1536,0
va (VaSet
isHidden 1
)
xt "67000,18000,72400,19000"
st "tx1_collision"
blo "67000,18800"
tm "WireNameMgr"
)
)
on &244
)
*535 (Wire
uid 1545,0
shape (OrthoPolyLine
uid 1546,0
va (VaSet
vasetType 3
)
xt "73000,20000,75000,20000"
pts [
"73000,20000"
"75000,20000"
]
)
end &245
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1549,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1550,0
va (VaSet
isHidden 1
)
xt "67000,19000,73000,20000"
st "tx1_retransmit"
blo "67000,19800"
tm "WireNameMgr"
)
)
on &246
)
*536 (Wire
uid 1559,0
shape (OrthoPolyLine
uid 1560,0
va (VaSet
vasetType 3
)
xt "73000,21000,75000,21000"
pts [
"73000,21000"
"75000,21000"
]
)
end &247
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1563,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1564,0
va (VaSet
isHidden 1
)
xt "66000,20000,72600,21000"
st "an0_interrupt_o"
blo "66000,20800"
tm "WireNameMgr"
)
)
on &248
)
*537 (Wire
uid 1573,0
shape (OrthoPolyLine
uid 1574,0
va (VaSet
vasetType 3
)
xt "73000,70000,75000,70000"
pts [
"73000,70000"
"75000,70000"
]
)
end &249
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1577,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1578,0
va (VaSet
isHidden 1
)
xt "66000,69000,72600,70000"
st "an1_interrupt_o"
blo "66000,69800"
tm "WireNameMgr"
)
)
on &250
)
*538 (Wire
uid 1587,0
shape (OrthoPolyLine
uid 1588,0
va (VaSet
vasetType 3
)
xt "-2000,5000,0,5000"
pts [
"-2000,5000"
"0,5000"
]
)
start &251
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1591,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1592,0
va (VaSet
isHidden 1
)
xt "1000,4000,3800,5000"
st "RESET"
blo "1000,4800"
tm "WireNameMgr"
)
)
on &252
)
*539 (Wire
uid 2278,0
shape (OrthoPolyLine
uid 2279,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "35000,65000,37000,65000"
pts [
"35000,65000"
"37000,65000"
]
)
start &255
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2282,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2283,0
va (VaSet
isHidden 1
)
xt "38000,64000,43100,65000"
st "rx_data_0_i"
blo "38000,64800"
tm "WireNameMgr"
)
)
on &9
)
*540 (Wire
uid 2284,0
shape (OrthoPolyLine
uid 2285,0
va (VaSet
vasetType 3
)
xt "35000,66000,37000,66000"
pts [
"35000,66000"
"37000,66000"
]
)
start &256
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2288,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2289,0
va (VaSet
isHidden 1
)
xt "38000,65000,45400,66000"
st "rx_data_valid_0_i"
blo "38000,65800"
tm "WireNameMgr"
)
)
on &10
)
*541 (Wire
uid 2290,0
shape (OrthoPolyLine
uid 2291,0
va (VaSet
vasetType 3
)
xt "35000,62000,37000,62000"
pts [
"35000,62000"
"37000,62000"
]
)
start &257
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2294,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2295,0
va (VaSet
isHidden 1
)
xt "38000,61000,46000,62000"
st "rx_good_frame_0_i"
blo "38000,61800"
tm "WireNameMgr"
)
)
on &11
)
*542 (Wire
uid 2296,0
shape (OrthoPolyLine
uid 2297,0
va (VaSet
vasetType 3
)
xt "35000,63000,37000,63000"
pts [
"35000,63000"
"37000,63000"
]
)
start &258
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2300,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2301,0
va (VaSet
isHidden 1
)
xt "38000,62000,45400,63000"
st "rx_bad_frame_0_i"
blo "38000,62800"
tm "WireNameMgr"
)
)
on &12
)
*543 (Wire
uid 2302,0
shape (OrthoPolyLine
uid 2303,0
va (VaSet
vasetType 3
)
xt "35000,29000,36000,29000"
pts [
"35000,29000"
"36000,29000"
]
)
start &259
end &71
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2306,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2307,0
va (VaSet
isHidden 1
)
xt "29000,28000,42000,29000"
st "EMAC0CLIENTRXFRAMEDROP"
blo "29000,28800"
tm "WireNameMgr"
)
)
on &72
)
*544 (Wire
uid 2308,0
shape (OrthoPolyLine
uid 2309,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "35000,30000,36000,30000"
pts [
"35000,30000"
"36000,30000"
]
)
start &260
end &73
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2312,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2313,0
va (VaSet
isHidden 1
)
xt "29000,29000,39200,30000"
st "EMAC0CLIENTRXSTATS"
blo "29000,29800"
tm "WireNameMgr"
)
)
on &74
)
*545 (Wire
uid 2314,0
shape (OrthoPolyLine
uid 2315,0
va (VaSet
vasetType 3
)
xt "35000,31000,36000,31000"
pts [
"35000,31000"
"36000,31000"
]
)
start &261
end &75
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2318,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2319,0
va (VaSet
isHidden 1
)
xt "30000,30000,41900,31000"
st "EMAC0CLIENTRXSTATSVLD"
blo "30000,30800"
tm "WireNameMgr"
)
)
on &76
)
*546 (Wire
uid 2320,0
shape (OrthoPolyLine
uid 2321,0
va (VaSet
vasetType 3
)
xt "35000,32000,36000,32000"
pts [
"35000,32000"
"36000,32000"
]
)
start &262
end &77
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2324,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2325,0
va (VaSet
isHidden 1
)
xt "28000,31000,42100,32000"
st "EMAC0CLIENTRXSTATSBYTEVLD"
blo "28000,31800"
tm "WireNameMgr"
)
)
on &78
)
*547 (Wire
uid 2374,0
shape (OrthoPolyLine
uid 2375,0
va (VaSet
vasetType 3
)
xt "35000,33000,36000,33000"
pts [
"35000,33000"
"36000,33000"
]
)
start &272
end &81
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2378,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2379,0
va (VaSet
isHidden 1
)
xt "31000,32000,41000,33000"
st "EMAC0CLIENTTXSTATS"
blo "31000,32800"
tm "WireNameMgr"
)
)
on &82
)
*548 (Wire
uid 2380,0
shape (OrthoPolyLine
uid 2381,0
va (VaSet
vasetType 3
)
xt "35000,34000,36000,34000"
pts [
"35000,34000"
"36000,34000"
]
)
start &273
end &83
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2384,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2385,0
va (VaSet
isHidden 1
)
xt "30000,33000,41700,34000"
st "EMAC0CLIENTTXSTATSVLD"
blo "30000,33800"
tm "WireNameMgr"
)
)
on &84
)
*549 (Wire
uid 2386,0
shape (OrthoPolyLine
uid 2387,0
va (VaSet
vasetType 3
)
xt "35000,35000,36000,35000"
pts [
"35000,35000"
"36000,35000"
]
)
start &274
end &85
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2390,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2391,0
va (VaSet
isHidden 1
)
xt "29000,34000,42900,35000"
st "EMAC0CLIENTTXSTATSBYTEVLD"
blo "29000,34800"
tm "WireNameMgr"
)
)
on &86
)
*550 (Wire
uid 2404,0
shape (OrthoPolyLine
uid 2405,0
va (VaSet
vasetType 3
)
xt "35000,36000,36000,36000"
pts [
"35000,36000"
"36000,36000"
]
)
start &277
end &91
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2408,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2409,0
va (VaSet
isHidden 1
)
xt "29000,35000,42800,36000"
st "EMAC0CLIENTSYNCACQSTATUS"
blo "29000,35800"
tm "WireNameMgr"
)
)
on &92
)
*551 (Wire
uid 2410,0
shape (OrthoPolyLine
uid 2411,0
va (VaSet
vasetType 3
)
xt "35000,37000,36000,37000"
pts [
"35000,37000"
"36000,37000"
]
)
start &278
end &97
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2414,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2415,0
va (VaSet
isHidden 1
)
xt "34000,36000,36600,37000"
st "TXP_0"
blo "34000,36800"
tm "WireNameMgr"
)
)
on &98
)
*552 (Wire
uid 2416,0
shape (OrthoPolyLine
uid 2417,0
va (VaSet
vasetType 3
)
xt "35000,38000,36000,38000"
pts [
"35000,38000"
"36000,38000"
]
)
start &279
end &99
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2420,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2421,0
va (VaSet
isHidden 1
)
xt "34000,37000,36600,38000"
st "TXN_0"
blo "34000,37800"
tm "WireNameMgr"
)
)
on &100
)
*553 (Wire
uid 2440,0
shape (OrthoPolyLine
uid 2441,0
va (VaSet
vasetType 3
)
xt "35000,64000,37000,64000"
pts [
"35000,64000"
"37000,64000"
]
)
start &283
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2444,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2445,0
va (VaSet
isHidden 1
)
xt "38000,63000,43900,64000"
st "resetdone_0_i"
blo "38000,63800"
tm "WireNameMgr"
)
)
on &19
)
*554 (Wire
uid 2446,0
shape (OrthoPolyLine
uid 2447,0
va (VaSet
vasetType 3
)
xt "35000,39000,36000,39000"
pts [
"35000,39000"
"36000,39000"
]
)
start &284
end &109
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2450,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2451,0
va (VaSet
isHidden 1
)
xt "34000,38000,36900,39000"
st "MDC_0"
blo "34000,38800"
tm "WireNameMgr"
)
)
on &110
)
*555 (Wire
uid 2458,0
shape (OrthoPolyLine
uid 2459,0
va (VaSet
vasetType 3
)
xt "35000,40000,36000,40000"
pts [
"35000,40000"
"36000,40000"
]
)
start &286
end &113
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2462,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2463,0
va (VaSet
isHidden 1
)
xt "33000,39000,37200,40000"
st "MDIO_0_O"
blo "33000,39800"
tm "WireNameMgr"
)
)
on &114
)
*556 (Wire
uid 2464,0
shape (OrthoPolyLine
uid 2465,0
va (VaSet
vasetType 3
)
xt "35000,41000,36000,41000"
pts [
"35000,41000"
"36000,41000"
]
)
start &287
end &115
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2468,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2469,0
va (VaSet
isHidden 1
)
xt "34000,40000,38000,41000"
st "MDIO_0_T"
blo "34000,40800"
tm "WireNameMgr"
)
)
on &116
)
*557 (Wire
uid 2476,0
shape (OrthoPolyLine
uid 2477,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "35000,67000,37000,67000"
pts [
"35000,67000"
"37000,67000"
]
)
start &289
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2480,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2481,0
va (VaSet
isHidden 1
)
xt "38000,66000,43100,67000"
st "rx_data_1_i"
blo "38000,66800"
tm "WireNameMgr"
)
)
on &28
)
*558 (Wire
uid 2482,0
shape (OrthoPolyLine
uid 2483,0
va (VaSet
vasetType 3
)
xt "35000,68000,37000,68000"
pts [
"35000,68000"
"37000,68000"
]
)
start &290
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2486,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2487,0
va (VaSet
isHidden 1
)
xt "38000,67000,45400,68000"
st "rx_data_valid_1_i"
blo "38000,67800"
tm "WireNameMgr"
)
)
on &29
)
*559 (Wire
uid 2488,0
shape (OrthoPolyLine
uid 2489,0
va (VaSet
vasetType 3
)
xt "35000,60000,37000,60000"
pts [
"35000,60000"
"37000,60000"
]
)
start &291
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2492,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2493,0
va (VaSet
isHidden 1
)
xt "38000,59000,46000,60000"
st "rx_good_frame_1_i"
blo "38000,59800"
tm "WireNameMgr"
)
)
on &30
)
*560 (Wire
uid 2494,0
shape (OrthoPolyLine
uid 2495,0
va (VaSet
vasetType 3
)
xt "35000,61000,37000,61000"
pts [
"35000,61000"
"37000,61000"
]
)
start &292
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2498,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2499,0
va (VaSet
isHidden 1
)
xt "38000,60000,45400,61000"
st "rx_bad_frame_1_i"
blo "38000,60800"
tm "WireNameMgr"
)
)
on &31
)
*561 (Wire
uid 2500,0
shape (OrthoPolyLine
uid 2501,0
va (VaSet
vasetType 3
)
xt "35000,42000,36000,42000"
pts [
"35000,42000"
"36000,42000"
]
)
start &293
end &149
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2504,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2505,0
va (VaSet
isHidden 1
)
xt "29000,41000,42000,42000"
st "EMAC1CLIENTRXFRAMEDROP"
blo "29000,41800"
tm "WireNameMgr"
)
)
on &150
)
*562 (Wire
uid 2506,0
shape (OrthoPolyLine
uid 2507,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "35000,43000,36000,43000"
pts [
"35000,43000"
"36000,43000"
]
)
start &294
end &151
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2510,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2511,0
va (VaSet
isHidden 1
)
xt "29000,42000,39200,43000"
st "EMAC1CLIENTRXSTATS"
blo "29000,42800"
tm "WireNameMgr"
)
)
on &152
)
*563 (Wire
uid 2512,0
shape (OrthoPolyLine
uid 2513,0
va (VaSet
vasetType 3
)
xt "35000,44000,36000,44000"
pts [
"35000,44000"
"36000,44000"
]
)
start &295
end &153
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2516,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2517,0
va (VaSet
isHidden 1
)
xt "30000,43000,41900,44000"
st "EMAC1CLIENTRXSTATSVLD"
blo "30000,43800"
tm "WireNameMgr"
)
)
on &154
)
*564 (Wire
uid 2518,0
shape (OrthoPolyLine
uid 2519,0
va (VaSet
vasetType 3
)
xt "35000,45000,36000,45000"
pts [
"35000,45000"
"36000,45000"
]
)
start &296
end &155
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2522,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2523,0
va (VaSet
isHidden 1
)
xt "28000,44000,42100,45000"
st "EMAC1CLIENTRXSTATSBYTEVLD"
blo "28000,44800"
tm "WireNameMgr"
)
)
on &156
)
*565 (Wire
uid 2572,0
shape (OrthoPolyLine
uid 2573,0
va (VaSet
vasetType 3
)
xt "35000,46000,36000,46000"
pts [
"35000,46000"
"36000,46000"
]
)
start &306
end &159
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2576,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2577,0
va (VaSet
isHidden 1
)
xt "31000,45000,41000,46000"
st "EMAC1CLIENTTXSTATS"
blo "31000,45800"
tm "WireNameMgr"
)
)
on &160
)
*566 (Wire
uid 2578,0
shape (OrthoPolyLine
uid 2579,0
va (VaSet
vasetType 3
)
xt "35000,47000,36000,47000"
pts [
"35000,47000"
"36000,47000"
]
)
start &307
end &161
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2582,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2583,0
va (VaSet
isHidden 1
)
xt "30000,46000,41700,47000"
st "EMAC1CLIENTTXSTATSVLD"
blo "30000,46800"
tm "WireNameMgr"
)
)
on &162
)
*567 (Wire
uid 2584,0
shape (OrthoPolyLine
uid 2585,0
va (VaSet
vasetType 3
)
xt "35000,48000,36000,48000"
pts [
"35000,48000"
"36000,48000"
]
)
start &308
end &163
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2588,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2589,0
va (VaSet
isHidden 1
)
xt "29000,47000,42900,48000"
st "EMAC1CLIENTTXSTATSBYTEVLD"
blo "29000,47800"
tm "WireNameMgr"
)
)
on &164
)
*568 (Wire
uid 2602,0
shape (OrthoPolyLine
uid 2603,0
va (VaSet
vasetType 3
)
xt "35000,49000,36000,49000"
pts [
"35000,49000"
"36000,49000"
]
)
start &311
end &169
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2606,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2607,0
va (VaSet
isHidden 1
)
xt "29000,48000,42800,49000"
st "EMAC1CLIENTSYNCACQSTATUS"
blo "29000,48800"
tm "WireNameMgr"
)
)
on &170
)
*569 (Wire
uid 2608,0
shape (OrthoPolyLine
uid 2609,0
va (VaSet
vasetType 3
)
xt "35000,50000,36000,50000"
pts [
"35000,50000"
"36000,50000"
]
)
start &312
end &175
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2612,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2613,0
va (VaSet
isHidden 1
)
xt "34000,49000,36600,50000"
st "TXP_1"
blo "34000,49800"
tm "WireNameMgr"
)
)
on &176
)
*570 (Wire
uid 2614,0
shape (OrthoPolyLine
uid 2615,0
va (VaSet
vasetType 3
)
xt "35000,51000,36000,51000"
pts [
"35000,51000"
"36000,51000"
]
)
start &313
end &177
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2618,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2619,0
va (VaSet
isHidden 1
)
xt "34000,50000,36600,51000"
st "TXN_1"
blo "34000,50800"
tm "WireNameMgr"
)
)
on &178
)
*571 (Wire
uid 2638,0
shape (OrthoPolyLine
uid 2639,0
va (VaSet
vasetType 3
)
xt "35000,59000,37000,59000"
pts [
"35000,59000"
"37000,59000"
]
)
start &317
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2642,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2643,0
va (VaSet
isHidden 1
)
xt "38000,58000,43900,59000"
st "resetdone_1_i"
blo "38000,58800"
tm "WireNameMgr"
)
)
on &38
)
*572 (Wire
uid 2644,0
shape (OrthoPolyLine
uid 2645,0
va (VaSet
vasetType 3
)
xt "35000,52000,36000,52000"
pts [
"35000,52000"
"36000,52000"
]
)
start &318
end &187
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2648,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2649,0
va (VaSet
isHidden 1
)
xt "34000,51000,36900,52000"
st "MDC_1"
blo "34000,51800"
tm "WireNameMgr"
)
)
on &188
)
*573 (Wire
uid 2656,0
shape (OrthoPolyLine
uid 2657,0
va (VaSet
vasetType 3
)
xt "35000,53000,36000,53000"
pts [
"35000,53000"
"36000,53000"
]
)
start &320
end &191
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2660,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2661,0
va (VaSet
isHidden 1
)
xt "33000,52000,37200,53000"
st "MDIO_1_O"
blo "33000,52800"
tm "WireNameMgr"
)
)
on &192
)
*574 (Wire
uid 2662,0
shape (OrthoPolyLine
uid 2663,0
va (VaSet
vasetType 3
)
xt "35000,54000,36000,54000"
pts [
"35000,54000"
"36000,54000"
]
)
start &321
end &193
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2666,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2667,0
va (VaSet
isHidden 1
)
xt "34000,53000,38000,54000"
st "MDIO_1_T"
blo "34000,53800"
tm "WireNameMgr"
)
)
on &194
)
*575 (Wire
uid 2698,0
shape (OrthoPolyLine
uid 2699,0
va (VaSet
vasetType 3
)
xt "35000,55000,36000,55000"
pts [
"35000,55000"
"36000,55000"
]
)
start &327
end &205
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2702,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2703,0
va (VaSet
isHidden 1
)
xt "32000,54000,38300,55000"
st "HOSTMIIMRDY"
blo "32000,54800"
tm "WireNameMgr"
)
)
on &206
)
*576 (Wire
uid 2704,0
shape (OrthoPolyLine
uid 2705,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "35000,56000,36000,56000"
pts [
"35000,56000"
"36000,56000"
]
)
start &328
end &207
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2708,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2709,0
va (VaSet
isHidden 1
)
xt "31000,55000,37100,56000"
st "HOSTRDDATA"
blo "31000,55800"
tm "WireNameMgr"
)
)
on &208
)
*577 (Wire
uid 3048,0
shape (OrthoPolyLine
uid 3049,0
va (VaSet
vasetType 3
)
xt "46000,10000,48000,10000"
pts [
"46000,10000"
"48000,10000"
]
)
end &344
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3052,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3053,0
va (VaSet
isHidden 1
)
xt "40000,9000,45300,10000"
st "tx_reset_0_i"
blo "40000,9800"
tm "WireNameMgr"
)
)
on &17
)
*578 (Wire
uid 3126,0
shape (OrthoPolyLine
uid 3127,0
va (VaSet
vasetType 3
)
xt "66000,5000,67000,5000"
pts [
"66000,5000"
"67000,5000"
]
)
start &358
end &67
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3130,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3131,0
va (VaSet
isHidden 1
)
xt "62000,4000,71500,5000"
st "TX_LL_DST_RDY_N_0"
blo "62000,4800"
tm "WireNameMgr"
)
)
on &68
)
*579 (Wire
uid 3132,0
shape (OrthoPolyLine
uid 3133,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "66000,6000,67000,6000"
pts [
"66000,6000"
"67000,6000"
]
)
start &359
end &223
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3136,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3137,0
va (VaSet
isHidden 1
)
xt "63000,5000,68500,6000"
st "tx0_fifo_stat"
blo "63000,5800"
tm "WireNameMgr"
)
)
on &224
)
*580 (Wire
uid 3138,0
shape (OrthoPolyLine
uid 3139,0
va (VaSet
vasetType 3
)
xt "66000,7000,67000,7000"
pts [
"66000,7000"
"67000,7000"
]
)
start &360
end &225
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3142,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3143,0
va (VaSet
isHidden 1
)
xt "64000,6000,69600,7000"
st "tx0_overflow"
blo "64000,6800"
tm "WireNameMgr"
)
)
on &226
)
*581 (Wire
uid 3150,0
shape (OrthoPolyLine
uid 3151,0
va (VaSet
vasetType 3
)
xt "46000,11000,48000,11000"
pts [
"46000,11000"
"48000,11000"
]
)
end &362
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3154,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3155,0
va (VaSet
isHidden 1
)
xt "40000,10000,45300,11000"
st "rx_reset_0_i"
blo "40000,10800"
tm "WireNameMgr"
)
)
on &18
)
*582 (Wire
uid 3156,0
shape (OrthoPolyLine
uid 3157,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "46000,12000,48000,12000"
pts [
"46000,12000"
"48000,12000"
]
)
end &364
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3160,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3161,0
va (VaSet
isHidden 1
)
xt "38000,11000,43200,12000"
st "rx_data_0_r"
blo "38000,11800"
tm "WireNameMgr"
)
)
on &13
)
*583 (Wire
uid 3162,0
shape (OrthoPolyLine
uid 3163,0
va (VaSet
vasetType 3
)
xt "46000,13000,48000,13000"
pts [
"46000,13000"
"48000,13000"
]
)
end &365
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3166,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3167,0
va (VaSet
isHidden 1
)
xt "39000,12000,46500,13000"
st "rx_data_valid_0_r"
blo "39000,12800"
tm "WireNameMgr"
)
)
on &14
)
*584 (Wire
uid 3168,0
shape (OrthoPolyLine
uid 3169,0
va (VaSet
vasetType 3
)
xt "46000,14000,48000,14000"
pts [
"46000,14000"
"48000,14000"
]
)
end &366
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3172,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3173,0
va (VaSet
isHidden 1
)
xt "38000,13000,46100,14000"
st "rx_good_frame_0_r"
blo "38000,13800"
tm "WireNameMgr"
)
)
on &15
)
*585 (Wire
uid 3174,0
shape (OrthoPolyLine
uid 3175,0
va (VaSet
vasetType 3
)
xt "46000,15000,48000,15000"
pts [
"46000,15000"
"48000,15000"
]
)
end &367
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3178,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3179,0
va (VaSet
isHidden 1
)
xt "39000,14000,46500,15000"
st "rx_bad_frame_0_r"
blo "39000,14800"
tm "WireNameMgr"
)
)
on &16
)
*586 (Wire
uid 3180,0
shape (OrthoPolyLine
uid 3181,0
va (VaSet
vasetType 3
)
xt "66000,8000,67000,8000"
pts [
"66000,8000"
"67000,8000"
]
)
start &368
end &227
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3184,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3185,0
va (VaSet
isHidden 1
)
xt "64000,7000,69600,8000"
st "rx0_overflow"
blo "64000,7800"
tm "WireNameMgr"
)
)
on &228
)
*587 (Wire
uid 3198,0
shape (OrthoPolyLine
uid 3199,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "66000,0,67000,0"
pts [
"66000,0"
"67000,0"
]
)
start &371
end &43
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3202,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3203,0
va (VaSet
isHidden 1
)
xt "62000,-1000,68900,0"
st "RX_LL_DATA_0"
blo "62000,-200"
tm "WireNameMgr"
)
)
on &44
)
*588 (Wire
uid 3204,0
shape (OrthoPolyLine
uid 3205,0
va (VaSet
vasetType 3
)
xt "66000,1000,67000,1000"
pts [
"66000,1000"
"67000,1000"
]
)
start &372
end &45
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3208,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3209,0
va (VaSet
isHidden 1
)
xt "63000,0,70500,1000"
st "RX_LL_SOF_N_0"
blo "63000,800"
tm "WireNameMgr"
)
)
on &46
)
*589 (Wire
uid 3210,0
shape (OrthoPolyLine
uid 3211,0
va (VaSet
vasetType 3
)
xt "66000,2000,67000,2000"
pts [
"66000,2000"
"67000,2000"
]
)
start &373
end &47
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3214,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3215,0
va (VaSet
isHidden 1
)
xt "63000,1000,70500,2000"
st "RX_LL_EOF_N_0"
blo "63000,1800"
tm "WireNameMgr"
)
)
on &48
)
*590 (Wire
uid 3216,0
shape (OrthoPolyLine
uid 3217,0
va (VaSet
vasetType 3
)
xt "66000,3000,67000,3000"
pts [
"66000,3000"
"67000,3000"
]
)
start &374
end &49
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3220,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3221,0
va (VaSet
isHidden 1
)
xt "62000,2000,71900,3000"
st "RX_LL_SRC_RDY_N_0"
blo "62000,2800"
tm "WireNameMgr"
)
)
on &50
)
*591 (Wire
uid 3228,0
shape (OrthoPolyLine
uid 3229,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "66000,4000,67000,4000"
pts [
"66000,4000"
"67000,4000"
]
)
start &376
end &53
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3232,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3233,0
va (VaSet
isHidden 1
)
xt "60000,3000,70200,4000"
st "RX_LL_FIFO_STATUS_0"
blo "60000,3800"
tm "WireNameMgr"
)
)
on &54
)
*592 (Wire
uid 3394,0
shape (OrthoPolyLine
uid 3395,0
va (VaSet
vasetType 3
)
xt "46000,52000,48000,52000"
pts [
"46000,52000"
"48000,52000"
]
)
end &384
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3398,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3399,0
va (VaSet
isHidden 1
)
xt "40000,51000,45300,52000"
st "tx_reset_1_i"
blo "40000,51800"
tm "WireNameMgr"
)
)
on &36
)
*593 (Wire
uid 3472,0
shape (OrthoPolyLine
uid 3473,0
va (VaSet
vasetType 3
)
xt "66000,47000,67000,47000"
pts [
"66000,47000"
"67000,47000"
]
)
start &398
end &145
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3476,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3477,0
va (VaSet
isHidden 1
)
xt "62000,46000,71500,47000"
st "TX_LL_DST_RDY_N_1"
blo "62000,46800"
tm "WireNameMgr"
)
)
on &146
)
*594 (Wire
uid 3478,0
shape (OrthoPolyLine
uid 3479,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "66000,48000,67000,48000"
pts [
"66000,48000"
"67000,48000"
]
)
start &399
end &229
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3482,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3483,0
va (VaSet
isHidden 1
)
xt "63000,47000,68500,48000"
st "tx1_fifo_stat"
blo "63000,47800"
tm "WireNameMgr"
)
)
on &230
)
*595 (Wire
uid 3484,0
shape (OrthoPolyLine
uid 3485,0
va (VaSet
vasetType 3
)
xt "66000,49000,67000,49000"
pts [
"66000,49000"
"67000,49000"
]
)
start &400
end &231
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3488,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3489,0
va (VaSet
isHidden 1
)
xt "64000,48000,69600,49000"
st "tx1_overflow"
blo "64000,48800"
tm "WireNameMgr"
)
)
on &232
)
*596 (Wire
uid 3496,0
shape (OrthoPolyLine
uid 3497,0
va (VaSet
vasetType 3
)
xt "46000,53000,48000,53000"
pts [
"46000,53000"
"48000,53000"
]
)
end &402
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3500,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3501,0
va (VaSet
isHidden 1
)
xt "40000,52000,45300,53000"
st "rx_reset_1_i"
blo "40000,52800"
tm "WireNameMgr"
)
)
on &37
)
*597 (Wire
uid 3502,0
shape (OrthoPolyLine
uid 3503,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "46000,54000,48000,54000"
pts [
"46000,54000"
"48000,54000"
]
)
end &404
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3506,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3507,0
va (VaSet
isHidden 1
)
xt "38000,53000,43200,54000"
st "rx_data_1_r"
blo "38000,53800"
tm "WireNameMgr"
)
)
on &32
)
*598 (Wire
uid 3508,0
shape (OrthoPolyLine
uid 3509,0
va (VaSet
vasetType 3
)
xt "46000,55000,48000,55000"
pts [
"46000,55000"
"48000,55000"
]
)
end &405
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3512,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3513,0
va (VaSet
isHidden 1
)
xt "39000,54000,46500,55000"
st "rx_data_valid_1_r"
blo "39000,54800"
tm "WireNameMgr"
)
)
on &33
)
*599 (Wire
uid 3514,0
shape (OrthoPolyLine
uid 3515,0
va (VaSet
vasetType 3
)
xt "46000,56000,48000,56000"
pts [
"46000,56000"
"48000,56000"
]
)
end &406
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3518,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3519,0
va (VaSet
isHidden 1
)
xt "38000,55000,46100,56000"
st "rx_good_frame_1_r"
blo "38000,55800"
tm "WireNameMgr"
)
)
on &34
)
*600 (Wire
uid 3520,0
shape (OrthoPolyLine
uid 3521,0
va (VaSet
vasetType 3
)
xt "46000,57000,48000,57000"
pts [
"46000,57000"
"48000,57000"
]
)
end &407
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3524,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3525,0
va (VaSet
isHidden 1
)
xt "39000,56000,46500,57000"
st "rx_bad_frame_1_r"
blo "39000,56800"
tm "WireNameMgr"
)
)
on &35
)
*601 (Wire
uid 3526,0
shape (OrthoPolyLine
uid 3527,0
va (VaSet
vasetType 3
)
xt "66000,50000,67000,50000"
pts [
"66000,50000"
"67000,50000"
]
)
start &408
end &233
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3530,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3531,0
va (VaSet
isHidden 1
)
xt "64000,49000,69600,50000"
st "rx1_overflow"
blo "64000,49800"
tm "WireNameMgr"
)
)
on &234
)
*602 (Wire
uid 3544,0
shape (OrthoPolyLine
uid 3545,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "66000,42000,67000,42000"
pts [
"66000,42000"
"67000,42000"
]
)
start &411
end &121
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3548,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3549,0
va (VaSet
isHidden 1
)
xt "62000,41000,68900,42000"
st "RX_LL_DATA_1"
blo "62000,41800"
tm "WireNameMgr"
)
)
on &122
)
*603 (Wire
uid 3550,0
shape (OrthoPolyLine
uid 3551,0
va (VaSet
vasetType 3
)
xt "66000,43000,67000,43000"
pts [
"66000,43000"
"67000,43000"
]
)
start &412
end &123
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3554,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3555,0
va (VaSet
isHidden 1
)
xt "63000,42000,70500,43000"
st "RX_LL_SOF_N_1"
blo "63000,42800"
tm "WireNameMgr"
)
)
on &124
)
*604 (Wire
uid 3556,0
shape (OrthoPolyLine
uid 3557,0
va (VaSet
vasetType 3
)
xt "66000,44000,67000,44000"
pts [
"66000,44000"
"67000,44000"
]
)
start &413
end &125
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3560,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3561,0
va (VaSet
isHidden 1
)
xt "63000,43000,70500,44000"
st "RX_LL_EOF_N_1"
blo "63000,43800"
tm "WireNameMgr"
)
)
on &126
)
*605 (Wire
uid 3562,0
shape (OrthoPolyLine
uid 3563,0
va (VaSet
vasetType 3
)
xt "66000,45000,67000,45000"
pts [
"66000,45000"
"67000,45000"
]
)
start &414
end &127
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3566,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3567,0
va (VaSet
isHidden 1
)
xt "62000,44000,71900,45000"
st "RX_LL_SRC_RDY_N_1"
blo "62000,44800"
tm "WireNameMgr"
)
)
on &128
)
*606 (Wire
uid 3574,0
shape (OrthoPolyLine
uid 3575,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "66000,46000,67000,46000"
pts [
"66000,46000"
"67000,46000"
]
)
start &416
end &131
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3578,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3579,0
va (VaSet
isHidden 1
)
xt "60000,45000,70200,46000"
st "RX_LL_FIFO_STATUS_1"
blo "60000,45800"
tm "WireNameMgr"
)
)
on &132
)
*607 (Bundle
uid 3667,0
shape (OrthoPolyLine
uid 3668,0
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
xt "36996,9000,46004,57000"
pts [
"36996,56999"
"41000,57000"
"41000,9000"
"46004,9001"
]
)
start &337
end &377
sat 2
eat 1
textGroup (BiTextGroup
uid 3673,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 3674,0
va (VaSet
)
xt "38000,56000,57900,57000"
st "bundle_v4_emac_block_client_side_FIFO_emac0_0"
blo "38000,56800"
tm "BundleNameMgr"
)
second (MLText
uid 3675,0
va (VaSet
isHidden 1
)
xt "38000,57000,64900,58000"
st "(rx_clk_0_i,tx_ack_0_i,tx_clk_0_i,tx_collision_0_i,tx_retransmit_0_i)"
tm "BundleContentsMgr"
)
)
bundleNet &455
)
&456
&457
&458
&459
&460
*608 (Bundle
uid 3707,0
shape (OrthoPolyLine
uid 3708,0
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
xt "36996,51000,46004,58000"
pts [
"36996,57999"
"42000,58000"
"42000,51000"
"46004,51001"
]
)
start &337
end &417
sat 2
eat 1
textGroup (BiTextGroup
uid 3713,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 3714,0
va (VaSet
)
xt "38000,57000,57900,58000"
st "bundle_v4_emac_block_client_side_FIFO_emac1_0"
blo "38000,57800"
tm "BundleNameMgr"
)
second (MLText
uid 3715,0
va (VaSet
isHidden 1
)
xt "38000,58000,64900,59000"
st "(rx_clk_1_i,tx_ack_1_i,tx_clk_1_i,tx_collision_1_i,tx_retransmit_1_i)"
tm "BundleContentsMgr"
)
)
bundleNet &461
)
&462
&463
&464
&465
&466
*609 (Bundle
uid 3747,0
shape (OrthoPolyLine
uid 3748,0
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
xt "0,20996,73000,79000"
pts [
"67996,20996"
"73000,21000"
"73000,79000"
"0,79000"
"0,75000"
"5004,74994"
]
)
start &377
end &337
sat 2
eat 1
textGroup (BiTextGroup
uid 3753,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 3754,0
va (VaSet
)
xt "69000,20000,88900,21000"
st "bundle_client_side_FIFO_emac0_v4_emac_block_0"
blo "69000,20800"
tm "BundleNameMgr"
)
second (MLText
uid 3755,0
va (VaSet
isHidden 1
)
xt "69000,21000,88300,22000"
st "(tx_data_0_i,tx_data_valid_0_i,tx_underrun_0_i)"
tm "BundleContentsMgr"
)
)
bundleNet &467
)
&468
&469
&470
*610 (Bundle
uid 3775,0
shape (OrthoPolyLine
uid 3776,0
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
xt "1000,62996,72000,78000"
pts [
"67996,62996"
"72000,63000"
"72000,78000"
"1000,78000"
"1000,76000"
"5004,75994"
]
)
start &417
end &337
sat 2
eat 1
textGroup (BiTextGroup
uid 3781,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 3782,0
va (VaSet
)
xt "69000,62000,88900,63000"
st "bundle_client_side_FIFO_emac1_v4_emac_block_0"
blo "69000,62800"
tm "BundleNameMgr"
)
second (MLText
uid 3783,0
va (VaSet
isHidden 1
)
xt "69000,63000,88300,64000"
st "(tx_data_1_i,tx_data_valid_1_i,tx_underrun_1_i)"
tm "BundleContentsMgr"
)
)
bundleNet &471
)
&472
&473
&474
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 0
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *611 (PackageList
uid 4098,0
stg "VerticalLayoutStrategy"
textVec [
*612 (Text
uid 4099,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "1000,84000,7500,84900"
st "Package List"
blo "1000,84700"
)
*613 (MLText
uid 4100,0
va (VaSet
isHidden 1
)
xt "1000,84900,12300,87900"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 4101,0
stg "VerticalLayoutStrategy"
textVec [
*614 (Text
uid 4102,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "21000,84000,29200,85000"
st "Compiler Directives"
blo "21000,84800"
)
*615 (Text
uid 4103,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "21000,85000,30500,86000"
st "Pre-module directives:"
blo "21000,85800"
)
*616 (MLText
uid 4104,0
va (VaSet
isHidden 1
)
xt "21000,86000,28800,88000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*617 (Text
uid 4105,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "21000,88000,31000,89000"
st "Post-module directives:"
blo "21000,88800"
)
*618 (MLText
uid 4106,0
va (VaSet
isHidden 1
)
xt "21000,84000,21000,84000"
tm "BdCompilerDirectivesTextMgr"
)
*619 (Text
uid 4107,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "21000,89000,30600,90000"
st "End-module directives:"
blo "21000,89800"
)
*620 (MLText
uid 4108,0
va (VaSet
isHidden 1
)
xt "21000,90000,21000,90000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,0,1015,690"
viewArea "-8600,-10000,88900,79000"
cachedDiagramExtent "0,0,0,0"
pageBreakOrigin "0,0"
lastUid 4108,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,1800,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "helvetica,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*621 (Text
va (VaSet
font "helvetica,8,1"
)
xt "2350,3500,5650,4500"
st "<library>"
blo "2350,4300"
tm "BdLibraryNameMgr"
)
*622 (Text
va (VaSet
font "helvetica,8,1"
)
xt "2350,4500,5250,5500"
st "<block>"
blo "2350,5300"
tm "BlkNameMgr"
)
*623 (Text
va (VaSet
font "helvetica,8,1"
)
xt "2350,5500,3950,6500"
st "U_0"
blo "2350,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "2350,13500,2350,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*624 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,3500,3400,4500"
st "Library"
blo "600,4300"
)
*625 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,4500,7400,5500"
st "MWComponent"
blo "600,5300"
)
*626 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,5500,2200,6500"
st "U_0"
blo "600,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "-6400,1500,-6400,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*627 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,3500,3700,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*628 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*629 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,5500,2500,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*630 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,3500,3350,4500"
st "Library"
blo "550,4300"
)
*631 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,4500,7450,5500"
st "VhdlComponent"
blo "550,5300"
)
*632 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,5500,2150,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*633 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,3500,2850,4500"
st "Library"
blo "50,4300"
)
*634 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*635 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,5500,1650,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*636 (Text
va (VaSet
font "helvetica,8,1"
)
xt "3250,4000,4750,5000"
st "eb1"
blo "3250,4800"
tm "HdlTextNameMgr"
)
*637 (Text
va (VaSet
font "helvetica,8,1"
)
xt "3250,5000,3750,6000"
st "1"
blo "3250,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,1800,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "helvetica,8,1"
)
xt "-300,-500,300,500"
st "G"
blo "-300,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1600,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2300,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,600,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12400,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
)
xt "300,250,800,1250"
st "1"
blo "300,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*638 (Text
va (VaSet
font "helvetica,8,1"
)
xt "13800,20000,22000,21000"
st "Frame Declarations"
blo "13800,20800"
)
*639 (MLText
va (VaSet
)
xt "13800,21000,13800,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7700,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
)
xt "300,250,800,1250"
st "1"
blo "300,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*640 (Text
va (VaSet
font "helvetica,8,1"
)
xt "13800,20000,22000,21000"
st "Frame Declarations"
blo "13800,20800"
)
*641 (MLText
va (VaSet
)
xt "13800,21000,13800,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "14000,84000,19500,85000"
st "Declarations"
blo "14000,84800"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "14000,85000,16400,86000"
st "Ports:"
blo "14000,85800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "14000,217000,17700,218000"
st "Pre User:"
blo "14000,217800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
)
xt "16000,218000,40200,232000"
st "-------------------------------------------------------------------------------
-- Signal Declarations
-------------------------------------------------------------------------------

  -- Global asynchronous reset
SIGNAL reset_i : std_logic; 
-- create a synchronous reset in the transmitter clock domain
SIGNAL tx_pre_reset_0_i : std_logic_vector(5 downto 0); 
-- create a synchronous reset in the receiver clock domain
SIGNAL rx_pre_reset_0_i : std_logic_vector(5 downto 0); 
-- create a synchronous reset in the transmitter clock domain
SIGNAL tx_pre_reset_1_i : std_logic_vector(5 downto 0); 
-- create a synchronous reset in the receiver clock domain
SIGNAL rx_pre_reset_1_i : std_logic_vector(5 downto 0); 
"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "14000,232000,21200,233000"
st "Diagram Signals:"
blo "14000,232800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "14000,284000,18700,285000"
st "Post User:"
blo "14000,284800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
)
xt "16000,285000,40200,302000"
st "ATTRIBUTE async_reg OF rx_pre_reset_1_i : signal IS \"true\";
ATTRIBUTE async_reg OF tx_pre_reset_1_i : signal IS \"true\";
attribute keep : string;
ATTRIBUTE keep OF tx_data_0_i : signal IS \"true\";
ATTRIBUTE keep OF tx_data_valid_0_i : signal IS \"true\";
ATTRIBUTE keep OF tx_ack_0_i : signal IS \"true\";
ATTRIBUTE keep OF rx_data_0_i : signal IS \"true\";
ATTRIBUTE keep OF rx_data_valid_0_i : signal IS \"true\";
ATTRIBUTE keep OF tx_data_1_i : signal IS \"true\";
ATTRIBUTE keep OF tx_data_valid_1_i : signal IS \"true\";
ATTRIBUTE keep OF tx_ack_1_i : signal IS \"true\";
ATTRIBUTE keep OF rx_data_1_i : signal IS \"true\";
ATTRIBUTE keep OF rx_data_valid_1_i : signal IS \"true\";

-------------------------------------------------------------------------------
-- Main Body of Code
-------------------------------------------------------------------------------
"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
ordering 1
suid 150,0
usingSuid 1
emptyRow *642 (LEmptyRow
)
optionalChildren [
*643 (RefLabelRowHdr
)
*644 (TitleRowHdr
)
*645 (FilterRowHdr
)
*646 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*647 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*648 (GroupColHdr
tm "GroupColHdrMgr"
)
*649 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*650 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*651 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*652 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*653 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*654 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*655 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_clk_0_i"
t "std_logic"
prec "-- client interface clocking signals - EMAC0"
preAdd 0
o 108
suid 2,0
)
)
uid 3808,0
)
*656 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_clk_0_i"
t "std_logic"
o 109
suid 3,0
)
)
uid 3810,0
)
*657 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_data_0_i"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- internal client interface connections - EMAC0
  -- transmitter interface"
preAdd 0
o 110
suid 4,0
)
)
uid 3812,0
)
*658 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_data_valid_0_i"
t "std_logic"
o 111
suid 5,0
)
)
uid 3814,0
)
*659 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_underrun_0_i"
t "std_logic"
o 112
suid 6,0
)
)
uid 3816,0
)
*660 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_ack_0_i"
t "std_logic"
o 113
suid 7,0
)
)
uid 3818,0
)
*661 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_collision_0_i"
t "std_logic"
o 114
suid 8,0
)
)
uid 3820,0
)
*662 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_retransmit_0_i"
t "std_logic"
o 115
suid 9,0
)
)
uid 3822,0
)
*663 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_data_0_i"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- receiver interface"
preAdd 0
o 116
suid 10,0
)
)
uid 3824,0
)
*664 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_data_valid_0_i"
t "std_logic"
o 117
suid 11,0
)
)
uid 3826,0
)
*665 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_good_frame_0_i"
t "std_logic"
o 118
suid 12,0
)
)
uid 3828,0
)
*666 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_bad_frame_0_i"
t "std_logic"
o 119
suid 13,0
)
)
uid 3830,0
)
*667 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_data_0_r"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- registers for the MAC receiver output"
preAdd 0
o 120
suid 14,0
)
)
uid 3832,0
)
*668 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_data_valid_0_r"
t "std_logic"
o 121
suid 15,0
)
)
uid 3834,0
)
*669 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_good_frame_0_r"
t "std_logic"
o 122
suid 16,0
)
)
uid 3836,0
)
*670 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_bad_frame_0_r"
t "std_logic"
o 123
suid 17,0
)
)
uid 3838,0
)
*671 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_reset_0_i"
t "std_logic"
o 124
suid 19,0
)
)
uid 3840,0
)
*672 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_reset_0_i"
t "std_logic"
o 125
suid 21,0
)
)
uid 3842,0
)
*673 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "resetdone_0_i"
t "std_logic"
prec "attribute async_reg : string;
ATTRIBUTE async_reg OF rx_pre_reset_0_i : signal IS \"true\";
ATTRIBUTE async_reg OF tx_pre_reset_0_i : signal IS \"true\";"
preAdd 0
o 126
suid 22,0
)
)
uid 3844,0
)
*674 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_clk_1_i"
t "std_logic"
prec "-- client interface clocking signals - EMAC1"
preAdd 0
o 127
suid 23,0
)
)
uid 3846,0
)
*675 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_clk_1_i"
t "std_logic"
o 128
suid 24,0
)
)
uid 3848,0
)
*676 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_data_1_i"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- internal client interface connections - EMAC1
  -- transmitter interface"
preAdd 0
o 129
suid 25,0
)
)
uid 3850,0
)
*677 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_data_valid_1_i"
t "std_logic"
o 130
suid 26,0
)
)
uid 3852,0
)
*678 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_underrun_1_i"
t "std_logic"
o 131
suid 27,0
)
)
uid 3854,0
)
*679 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_ack_1_i"
t "std_logic"
o 132
suid 28,0
)
)
uid 3856,0
)
*680 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_collision_1_i"
t "std_logic"
o 133
suid 29,0
)
)
uid 3858,0
)
*681 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_retransmit_1_i"
t "std_logic"
o 134
suid 30,0
)
)
uid 3860,0
)
*682 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_data_1_i"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- receiver interface"
preAdd 0
o 135
suid 31,0
)
)
uid 3862,0
)
*683 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_data_valid_1_i"
t "std_logic"
o 136
suid 32,0
)
)
uid 3864,0
)
*684 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_good_frame_1_i"
t "std_logic"
o 137
suid 33,0
)
)
uid 3866,0
)
*685 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_bad_frame_1_i"
t "std_logic"
o 138
suid 34,0
)
)
uid 3868,0
)
*686 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_data_1_r"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- registers for the MAC receiver output"
preAdd 0
o 139
suid 35,0
)
)
uid 3870,0
)
*687 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_data_valid_1_r"
t "std_logic"
o 140
suid 36,0
)
)
uid 3872,0
)
*688 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_good_frame_1_r"
t "std_logic"
o 141
suid 37,0
)
)
uid 3874,0
)
*689 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_bad_frame_1_r"
t "std_logic"
o 142
suid 38,0
)
)
uid 3876,0
)
*690 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_reset_1_i"
t "std_logic"
o 143
suid 40,0
)
)
uid 3878,0
)
*691 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_reset_1_i"
t "std_logic"
o 144
suid 42,0
)
)
uid 3880,0
)
*692 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "resetdone_1_i"
t "std_logic"
o 145
suid 43,0
)
)
uid 3882,0
)
*693 (LeafLogPort
port (LogicalPort
decl (Decl
n "RX_LL_CLOCK_0"
t "std_logic"
prec "-- Local link Receiver Interface - EMAC0"
preAdd 0
posAdd 0
o 1
suid 44,0
)
)
uid 3884,0
)
*694 (LeafLogPort
port (LogicalPort
decl (Decl
n "RX_LL_RESET_0"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 45,0
)
)
uid 3886,0
)
*695 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RX_LL_DATA_0"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 3
suid 46,0
)
)
uid 3888,0
)
*696 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RX_LL_SOF_N_0"
t "std_logic"
preAdd 0
posAdd 0
o 4
suid 47,0
)
)
uid 3890,0
)
*697 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RX_LL_EOF_N_0"
t "std_logic"
preAdd 0
posAdd 0
o 5
suid 48,0
)
)
uid 3892,0
)
*698 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RX_LL_SRC_RDY_N_0"
t "std_logic"
preAdd 0
posAdd 0
o 6
suid 49,0
)
)
uid 3894,0
)
*699 (LeafLogPort
port (LogicalPort
decl (Decl
n "RX_LL_DST_RDY_N_0"
t "std_logic"
preAdd 0
posAdd 0
o 7
suid 50,0
)
)
uid 3896,0
)
*700 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RX_LL_FIFO_STATUS_0"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 8
suid 51,0
)
)
uid 3898,0
)
*701 (LeafLogPort
port (LogicalPort
decl (Decl
n "TX_LL_CLOCK_0"
t "std_logic"
prec "-- Local link Transmitter Interface - EMAC0"
preAdd 0
posAdd 0
o 9
suid 52,0
)
)
uid 3900,0
)
*702 (LeafLogPort
port (LogicalPort
decl (Decl
n "TX_LL_RESET_0"
t "std_logic"
preAdd 0
posAdd 0
o 10
suid 53,0
)
)
uid 3902,0
)
*703 (LeafLogPort
port (LogicalPort
decl (Decl
n "TX_LL_DATA_0"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 11
suid 54,0
)
)
uid 3904,0
)
*704 (LeafLogPort
port (LogicalPort
decl (Decl
n "TX_LL_SOF_N_0"
t "std_logic"
preAdd 0
posAdd 0
o 12
suid 55,0
)
)
uid 3906,0
)
*705 (LeafLogPort
port (LogicalPort
decl (Decl
n "TX_LL_EOF_N_0"
t "std_logic"
preAdd 0
posAdd 0
o 13
suid 56,0
)
)
uid 3908,0
)
*706 (LeafLogPort
port (LogicalPort
decl (Decl
n "TX_LL_SRC_RDY_N_0"
t "std_logic"
preAdd 0
posAdd 0
o 14
suid 57,0
)
)
uid 3910,0
)
*707 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "TX_LL_DST_RDY_N_0"
t "std_logic"
preAdd 0
posAdd 0
o 15
suid 58,0
)
)
uid 3912,0
)
*708 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXDVLD"
t "std_logic"
prec "-- Client Receiver Interface - EMAC0"
preAdd 0
posAdd 0
o 16
suid 59,0
)
)
uid 3914,0
)
*709 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXFRAMEDROP"
t "std_logic"
preAdd 0
posAdd 0
o 17
suid 60,0
)
)
uid 3916,0
)
*710 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXSTATS"
t "std_logic_vector"
b "(6 downto 0)"
preAdd 0
posAdd 0
o 18
suid 61,0
)
)
uid 3918,0
)
*711 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXSTATSVLD"
t "std_logic"
preAdd 0
posAdd 0
o 19
suid 62,0
)
)
uid 3920,0
)
*712 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXSTATSBYTEVLD"
t "std_logic"
preAdd 0
posAdd 0
o 20
suid 63,0
)
)
uid 3922,0
)
*713 (LeafLogPort
port (LogicalPort
decl (Decl
n "CLIENTEMAC0TXIFGDELAY"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- Client Transmitter Interface - EMAC0"
preAdd 0
posAdd 0
o 21
suid 64,0
)
)
uid 3924,0
)
*714 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTTXSTATS"
t "std_logic"
preAdd 0
posAdd 0
o 22
suid 65,0
)
)
uid 3926,0
)
*715 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTTXSTATSVLD"
t "std_logic"
preAdd 0
posAdd 0
o 23
suid 66,0
)
)
uid 3928,0
)
*716 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTTXSTATSBYTEVLD"
t "std_logic"
preAdd 0
posAdd 0
o 24
suid 67,0
)
)
uid 3930,0
)
*717 (LeafLogPort
port (LogicalPort
decl (Decl
n "CLIENTEMAC0PAUSEREQ"
t "std_logic"
prec "-- MAC Control Interface - EMAC0"
preAdd 0
posAdd 0
o 25
suid 68,0
)
)
uid 3932,0
)
*718 (LeafLogPort
port (LogicalPort
decl (Decl
n "CLIENTEMAC0PAUSEVAL"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 26
suid 69,0
)
)
uid 3934,0
)
*719 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTSYNCACQSTATUS"
t "std_logic"
prec "--EMAC-MGT link status"
preAdd 0
posAdd 0
o 27
suid 70,0
)
)
uid 3936,0
)
*720 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RX_CLIENT_CLK_0"
t "std_logic"
prec "-- Clock Signals - EMAC0"
preAdd 0
posAdd 0
o 28
suid 71,0
)
)
uid 3938,0
)
*721 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "TX_CLIENT_CLK_0"
t "std_logic"
preAdd 0
posAdd 0
o 29
suid 72,0
)
)
uid 3940,0
)
*722 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "TXP_0"
t "std_logic"
prec "-- 1000BASE-X PCS/PMA Interface - EMAC0"
preAdd 0
posAdd 0
o 30
suid 73,0
)
)
uid 3942,0
)
*723 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "TXN_0"
t "std_logic"
preAdd 0
posAdd 0
o 31
suid 74,0
)
)
uid 3944,0
)
*724 (LeafLogPort
port (LogicalPort
decl (Decl
n "RXP_0"
t "std_logic"
preAdd 0
posAdd 0
o 32
suid 75,0
)
)
uid 3946,0
)
*725 (LeafLogPort
port (LogicalPort
decl (Decl
n "RXN_0"
t "std_logic"
preAdd 0
posAdd 0
o 33
suid 76,0
)
)
uid 3948,0
)
*726 (LeafLogPort
port (LogicalPort
decl (Decl
n "PHYAD_0"
t "std_logic_vector"
b "(4 downto 0)"
preAdd 0
posAdd 0
o 34
suid 77,0
)
)
uid 3950,0
)
*727 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RESETDONE_0"
t "std_logic"
preAdd 0
posAdd 0
o 35
suid 78,0
)
)
uid 3952,0
)
*728 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "MDC_0"
t "std_logic"
prec "-- MDIO Interface - EMAC0"
preAdd 0
o 36
suid 79,0
)
)
uid 3954,0
)
*729 (LeafLogPort
port (LogicalPort
decl (Decl
n "MDIO_0_I"
t "std_logic"
o 37
suid 80,0
)
)
uid 3956,0
)
*730 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "MDIO_0_O"
t "std_logic"
o 38
suid 81,0
)
)
uid 3958,0
)
*731 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "MDIO_0_T"
t "std_logic"
o 39
suid 82,0
)
)
uid 3960,0
)
*732 (LeafLogPort
port (LogicalPort
decl (Decl
n "RX_LL_CLOCK_1"
t "std_logic"
prec "-- Local link Receiver Interface - EMAC1"
preAdd 0
posAdd 0
o 40
suid 83,0
)
)
uid 3962,0
)
*733 (LeafLogPort
port (LogicalPort
decl (Decl
n "RX_LL_RESET_1"
t "std_logic"
preAdd 0
posAdd 0
o 41
suid 84,0
)
)
uid 3964,0
)
*734 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RX_LL_DATA_1"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 42
suid 85,0
)
)
uid 3966,0
)
*735 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RX_LL_SOF_N_1"
t "std_logic"
preAdd 0
posAdd 0
o 43
suid 86,0
)
)
uid 3968,0
)
*736 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RX_LL_EOF_N_1"
t "std_logic"
preAdd 0
posAdd 0
o 44
suid 87,0
)
)
uid 3970,0
)
*737 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RX_LL_SRC_RDY_N_1"
t "std_logic"
preAdd 0
posAdd 0
o 45
suid 88,0
)
)
uid 3972,0
)
*738 (LeafLogPort
port (LogicalPort
decl (Decl
n "RX_LL_DST_RDY_N_1"
t "std_logic"
preAdd 0
posAdd 0
o 46
suid 89,0
)
)
uid 3974,0
)
*739 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RX_LL_FIFO_STATUS_1"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 47
suid 90,0
)
)
uid 3976,0
)
*740 (LeafLogPort
port (LogicalPort
decl (Decl
n "TX_LL_CLOCK_1"
t "std_logic"
prec "-- Local link Transmitter Interface - EMAC1"
preAdd 0
posAdd 0
o 48
suid 91,0
)
)
uid 3978,0
)
*741 (LeafLogPort
port (LogicalPort
decl (Decl
n "TX_LL_RESET_1"
t "std_logic"
preAdd 0
posAdd 0
o 49
suid 92,0
)
)
uid 3980,0
)
*742 (LeafLogPort
port (LogicalPort
decl (Decl
n "TX_LL_DATA_1"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 50
suid 93,0
)
)
uid 3982,0
)
*743 (LeafLogPort
port (LogicalPort
decl (Decl
n "TX_LL_SOF_N_1"
t "std_logic"
preAdd 0
posAdd 0
o 51
suid 94,0
)
)
uid 3984,0
)
*744 (LeafLogPort
port (LogicalPort
decl (Decl
n "TX_LL_EOF_N_1"
t "std_logic"
preAdd 0
posAdd 0
o 52
suid 95,0
)
)
uid 3986,0
)
*745 (LeafLogPort
port (LogicalPort
decl (Decl
n "TX_LL_SRC_RDY_N_1"
t "std_logic"
preAdd 0
posAdd 0
o 53
suid 96,0
)
)
uid 3988,0
)
*746 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "TX_LL_DST_RDY_N_1"
t "std_logic"
preAdd 0
posAdd 0
o 54
suid 97,0
)
)
uid 3990,0
)
*747 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTRXDVLD"
t "std_logic"
prec "-- Client Receiver Interface - EMAC1"
preAdd 0
posAdd 0
o 55
suid 98,0
)
)
uid 3992,0
)
*748 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTRXFRAMEDROP"
t "std_logic"
preAdd 0
posAdd 0
o 56
suid 99,0
)
)
uid 3994,0
)
*749 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTRXSTATS"
t "std_logic_vector"
b "(6 downto 0)"
preAdd 0
posAdd 0
o 57
suid 100,0
)
)
uid 3996,0
)
*750 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTRXSTATSVLD"
t "std_logic"
preAdd 0
posAdd 0
o 58
suid 101,0
)
)
uid 3998,0
)
*751 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTRXSTATSBYTEVLD"
t "std_logic"
preAdd 0
posAdd 0
o 59
suid 102,0
)
)
uid 4000,0
)
*752 (LeafLogPort
port (LogicalPort
decl (Decl
n "CLIENTEMAC1TXIFGDELAY"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- Client Transmitter Interface - EMAC1"
preAdd 0
posAdd 0
o 60
suid 103,0
)
)
uid 4002,0
)
*753 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTTXSTATS"
t "std_logic"
preAdd 0
posAdd 0
o 61
suid 104,0
)
)
uid 4004,0
)
*754 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTTXSTATSVLD"
t "std_logic"
preAdd 0
posAdd 0
o 62
suid 105,0
)
)
uid 4006,0
)
*755 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTTXSTATSBYTEVLD"
t "std_logic"
preAdd 0
posAdd 0
o 63
suid 106,0
)
)
uid 4008,0
)
*756 (LeafLogPort
port (LogicalPort
decl (Decl
n "CLIENTEMAC1PAUSEREQ"
t "std_logic"
prec "-- MAC Control Interface - EMAC1"
preAdd 0
posAdd 0
o 64
suid 107,0
)
)
uid 4010,0
)
*757 (LeafLogPort
port (LogicalPort
decl (Decl
n "CLIENTEMAC1PAUSEVAL"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 65
suid 108,0
)
)
uid 4012,0
)
*758 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTSYNCACQSTATUS"
t "std_logic"
prec "--EMAC-MGT link status"
preAdd 0
posAdd 0
o 66
suid 109,0
)
)
uid 4014,0
)
*759 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RX_CLIENT_CLK_1"
t "std_logic"
prec "-- Clock Signals - EMAC1"
preAdd 0
posAdd 0
o 67
suid 110,0
)
)
uid 4016,0
)
*760 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "TX_CLIENT_CLK_1"
t "std_logic"
preAdd 0
posAdd 0
o 68
suid 111,0
)
)
uid 4018,0
)
*761 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "TXP_1"
t "std_logic"
prec "-- 1000BASE-X PCS/PMA Interface - EMAC1"
preAdd 0
posAdd 0
o 69
suid 112,0
)
)
uid 4020,0
)
*762 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "TXN_1"
t "std_logic"
preAdd 0
posAdd 0
o 70
suid 113,0
)
)
uid 4022,0
)
*763 (LeafLogPort
port (LogicalPort
decl (Decl
n "RXP_1"
t "std_logic"
preAdd 0
posAdd 0
o 71
suid 114,0
)
)
uid 4024,0
)
*764 (LeafLogPort
port (LogicalPort
decl (Decl
n "RXN_1"
t "std_logic"
preAdd 0
posAdd 0
o 72
suid 115,0
)
)
uid 4026,0
)
*765 (LeafLogPort
port (LogicalPort
decl (Decl
n "PHYAD_1"
t "std_logic_vector"
b "(4 downto 0)"
preAdd 0
posAdd 0
o 73
suid 116,0
)
)
uid 4028,0
)
*766 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RESETDONE_1"
t "std_logic"
preAdd 0
posAdd 0
o 74
suid 117,0
)
)
uid 4030,0
)
*767 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "MDC_1"
t "std_logic"
prec "-- MDIO Interface - EMAC1"
preAdd 0
o 75
suid 118,0
)
)
uid 4032,0
)
*768 (LeafLogPort
port (LogicalPort
decl (Decl
n "MDIO_1_I"
t "std_logic"
o 76
suid 119,0
)
)
uid 4034,0
)
*769 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "MDIO_1_O"
t "std_logic"
o 77
suid 120,0
)
)
uid 4036,0
)
*770 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "MDIO_1_T"
t "std_logic"
posAdd 0
o 78
suid 121,0
)
)
uid 4038,0
)
*771 (LeafLogPort
port (LogicalPort
decl (Decl
n "HOSTOPCODE"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Generic Host Interface"
preAdd 0
o 79
suid 122,0
)
)
uid 4040,0
)
*772 (LeafLogPort
port (LogicalPort
decl (Decl
n "HOSTREQ"
t "std_logic"
o 80
suid 123,0
)
)
uid 4042,0
)
*773 (LeafLogPort
port (LogicalPort
decl (Decl
n "HOSTMIIMSEL"
t "std_logic"
o 81
suid 124,0
)
)
uid 4044,0
)
*774 (LeafLogPort
port (LogicalPort
decl (Decl
n "HOSTADDR"
t "std_logic_vector"
b "(9 downto 0)"
o 82
suid 125,0
)
)
uid 4046,0
)
*775 (LeafLogPort
port (LogicalPort
decl (Decl
n "HOSTWRDATA"
t "std_logic_vector"
b "(31 downto 0)"
o 83
suid 126,0
)
)
uid 4048,0
)
*776 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "HOSTMIIMRDY"
t "std_logic"
o 84
suid 127,0
)
)
uid 4050,0
)
*777 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "HOSTRDDATA"
t "std_logic_vector"
b "(31 downto 0)"
o 85
suid 128,0
)
)
uid 4052,0
)
*778 (LeafLogPort
port (LogicalPort
decl (Decl
n "HOSTEMAC1SEL"
t "std_logic"
o 86
suid 129,0
)
)
uid 4054,0
)
*779 (LeafLogPort
port (LogicalPort
decl (Decl
n "HOSTCLK"
t "std_logic"
preAdd 0
posAdd 0
o 87
suid 130,0
)
)
uid 4056,0
)
*780 (LeafLogPort
port (LogicalPort
decl (Decl
n "MGTCLK_P"
t "std_logic"
prec "-- 1000BASE-X PCS/PMA RocketIO Reference Clock buffer inputs"
preAdd 0
posAdd 0
o 88
suid 131,0
)
)
uid 4058,0
)
*781 (LeafLogPort
port (LogicalPort
decl (Decl
n "MGTCLK_N"
t "std_logic"
preAdd 0
posAdd 0
o 89
suid 132,0
)
)
uid 4060,0
)
*782 (LeafLogPort
port (LogicalPort
decl (Decl
n "DCLK"
t "std_logic"
preAdd 0
posAdd 0
o 90
suid 133,0
)
)
uid 4062,0
)
*783 (LeafLogPort
port (LogicalPort
decl (Decl
n "REFCLK1_i"
t "std_logic"
prec "-- *** mod start"
preAdd 0
o 91
suid 134,0
)
)
uid 4064,0
)
*784 (LeafLogPort
port (LogicalPort
decl (Decl
n "REFCLK2_i"
t "std_logic"
o 92
suid 135,0
)
)
uid 4066,0
)
*785 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "tx0_fifo_stat"
t "std_logic_vector"
b "(3 downto 0)"
o 93
suid 136,0
)
)
uid 4068,0
)
*786 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "tx0_overflow"
t "std_logic"
o 94
suid 137,0
)
)
uid 4070,0
)
*787 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rx0_overflow"
t "std_logic"
o 95
suid 138,0
)
)
uid 4072,0
)
*788 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "tx1_fifo_stat"
t "std_logic_vector"
b "(3 downto 0)"
o 96
suid 139,0
)
)
uid 4074,0
)
*789 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "tx1_overflow"
t "std_logic"
o 97
suid 140,0
)
)
uid 4076,0
)
*790 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rx1_overflow"
t "std_logic"
posAdd 0
o 98
suid 141,0
)
)
uid 4078,0
)
*791 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "tx0_ack"
t "std_logic"
o 99
suid 142,0
)
)
uid 4080,0
)
*792 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "tx0_collision"
t "std_logic"
o 100
suid 143,0
)
)
uid 4082,0
)
*793 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "tx0_retransmit"
t "std_logic"
o 101
suid 144,0
)
)
uid 4084,0
)
*794 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "tx1_ack"
t "std_logic"
o 102
suid 145,0
)
)
uid 4086,0
)
*795 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "tx1_collision"
t "std_logic"
o 103
suid 146,0
)
)
uid 4088,0
)
*796 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "tx1_retransmit"
t "std_logic"
o 104
suid 147,0
)
)
uid 4090,0
)
*797 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "an0_interrupt_o"
t "std_logic"
o 105
suid 148,0
)
)
uid 4092,0
)
*798 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "an1_interrupt_o"
t "std_logic"
o 106
suid 149,0
)
)
uid 4094,0
)
*799 (LeafLogPort
port (LogicalPort
decl (Decl
n "RESET"
t "std_logic"
prec "-- *** mod end

-- Asynchronous Reset"
preAdd 0
posAdd 0
o 107
suid 150,0
)
)
uid 4096,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
optionalChildren [
*800 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *801 (MRCItem
litem &642
pos 3
dimension 20
)
optionalChildren [
*802 (MRCItem
litem &643
pos 0
dimension 20
)
*803 (MRCItem
litem &644
pos 1
dimension 23
)
*804 (MRCItem
litem &645
pos 2
hidden 1
dimension 20
)
*805 (MRCItem
litem &655
pos 107
dimension 20
uid 3809,0
)
*806 (MRCItem
litem &656
pos 108
dimension 20
uid 3811,0
)
*807 (MRCItem
litem &657
pos 109
dimension 20
uid 3813,0
)
*808 (MRCItem
litem &658
pos 110
dimension 20
uid 3815,0
)
*809 (MRCItem
litem &659
pos 111
dimension 20
uid 3817,0
)
*810 (MRCItem
litem &660
pos 112
dimension 20
uid 3819,0
)
*811 (MRCItem
litem &661
pos 113
dimension 20
uid 3821,0
)
*812 (MRCItem
litem &662
pos 114
dimension 20
uid 3823,0
)
*813 (MRCItem
litem &663
pos 115
dimension 20
uid 3825,0
)
*814 (MRCItem
litem &664
pos 116
dimension 20
uid 3827,0
)
*815 (MRCItem
litem &665
pos 117
dimension 20
uid 3829,0
)
*816 (MRCItem
litem &666
pos 118
dimension 20
uid 3831,0
)
*817 (MRCItem
litem &667
pos 119
dimension 20
uid 3833,0
)
*818 (MRCItem
litem &668
pos 120
dimension 20
uid 3835,0
)
*819 (MRCItem
litem &669
pos 121
dimension 20
uid 3837,0
)
*820 (MRCItem
litem &670
pos 122
dimension 20
uid 3839,0
)
*821 (MRCItem
litem &671
pos 123
dimension 20
uid 3841,0
)
*822 (MRCItem
litem &672
pos 124
dimension 20
uid 3843,0
)
*823 (MRCItem
litem &673
pos 125
dimension 20
uid 3845,0
)
*824 (MRCItem
litem &674
pos 126
dimension 20
uid 3847,0
)
*825 (MRCItem
litem &675
pos 127
dimension 20
uid 3849,0
)
*826 (MRCItem
litem &676
pos 128
dimension 20
uid 3851,0
)
*827 (MRCItem
litem &677
pos 129
dimension 20
uid 3853,0
)
*828 (MRCItem
litem &678
pos 130
dimension 20
uid 3855,0
)
*829 (MRCItem
litem &679
pos 131
dimension 20
uid 3857,0
)
*830 (MRCItem
litem &680
pos 132
dimension 20
uid 3859,0
)
*831 (MRCItem
litem &681
pos 133
dimension 20
uid 3861,0
)
*832 (MRCItem
litem &682
pos 134
dimension 20
uid 3863,0
)
*833 (MRCItem
litem &683
pos 135
dimension 20
uid 3865,0
)
*834 (MRCItem
litem &684
pos 136
dimension 20
uid 3867,0
)
*835 (MRCItem
litem &685
pos 137
dimension 20
uid 3869,0
)
*836 (MRCItem
litem &686
pos 138
dimension 20
uid 3871,0
)
*837 (MRCItem
litem &687
pos 139
dimension 20
uid 3873,0
)
*838 (MRCItem
litem &688
pos 140
dimension 20
uid 3875,0
)
*839 (MRCItem
litem &689
pos 141
dimension 20
uid 3877,0
)
*840 (MRCItem
litem &690
pos 142
dimension 20
uid 3879,0
)
*841 (MRCItem
litem &691
pos 143
dimension 20
uid 3881,0
)
*842 (MRCItem
litem &692
pos 144
dimension 20
uid 3883,0
)
*843 (MRCItem
litem &693
pos 0
dimension 20
uid 3885,0
)
*844 (MRCItem
litem &694
pos 1
dimension 20
uid 3887,0
)
*845 (MRCItem
litem &695
pos 2
dimension 20
uid 3889,0
)
*846 (MRCItem
litem &696
pos 3
dimension 20
uid 3891,0
)
*847 (MRCItem
litem &697
pos 4
dimension 20
uid 3893,0
)
*848 (MRCItem
litem &698
pos 5
dimension 20
uid 3895,0
)
*849 (MRCItem
litem &699
pos 6
dimension 20
uid 3897,0
)
*850 (MRCItem
litem &700
pos 7
dimension 20
uid 3899,0
)
*851 (MRCItem
litem &701
pos 8
dimension 20
uid 3901,0
)
*852 (MRCItem
litem &702
pos 9
dimension 20
uid 3903,0
)
*853 (MRCItem
litem &703
pos 10
dimension 20
uid 3905,0
)
*854 (MRCItem
litem &704
pos 11
dimension 20
uid 3907,0
)
*855 (MRCItem
litem &705
pos 12
dimension 20
uid 3909,0
)
*856 (MRCItem
litem &706
pos 13
dimension 20
uid 3911,0
)
*857 (MRCItem
litem &707
pos 14
dimension 20
uid 3913,0
)
*858 (MRCItem
litem &708
pos 15
dimension 20
uid 3915,0
)
*859 (MRCItem
litem &709
pos 16
dimension 20
uid 3917,0
)
*860 (MRCItem
litem &710
pos 17
dimension 20
uid 3919,0
)
*861 (MRCItem
litem &711
pos 18
dimension 20
uid 3921,0
)
*862 (MRCItem
litem &712
pos 19
dimension 20
uid 3923,0
)
*863 (MRCItem
litem &713
pos 20
dimension 20
uid 3925,0
)
*864 (MRCItem
litem &714
pos 21
dimension 20
uid 3927,0
)
*865 (MRCItem
litem &715
pos 22
dimension 20
uid 3929,0
)
*866 (MRCItem
litem &716
pos 23
dimension 20
uid 3931,0
)
*867 (MRCItem
litem &717
pos 24
dimension 20
uid 3933,0
)
*868 (MRCItem
litem &718
pos 25
dimension 20
uid 3935,0
)
*869 (MRCItem
litem &719
pos 26
dimension 20
uid 3937,0
)
*870 (MRCItem
litem &720
pos 27
dimension 20
uid 3939,0
)
*871 (MRCItem
litem &721
pos 28
dimension 20
uid 3941,0
)
*872 (MRCItem
litem &722
pos 29
dimension 20
uid 3943,0
)
*873 (MRCItem
litem &723
pos 30
dimension 20
uid 3945,0
)
*874 (MRCItem
litem &724
pos 31
dimension 20
uid 3947,0
)
*875 (MRCItem
litem &725
pos 32
dimension 20
uid 3949,0
)
*876 (MRCItem
litem &726
pos 33
dimension 20
uid 3951,0
)
*877 (MRCItem
litem &727
pos 34
dimension 20
uid 3953,0
)
*878 (MRCItem
litem &728
pos 83
dimension 20
uid 3955,0
)
*879 (MRCItem
litem &729
pos 85
dimension 20
uid 3957,0
)
*880 (MRCItem
litem &730
pos 86
dimension 20
uid 3959,0
)
*881 (MRCItem
litem &731
pos 87
dimension 20
uid 3961,0
)
*882 (MRCItem
litem &732
pos 35
dimension 20
uid 3963,0
)
*883 (MRCItem
litem &733
pos 36
dimension 20
uid 3965,0
)
*884 (MRCItem
litem &734
pos 37
dimension 20
uid 3967,0
)
*885 (MRCItem
litem &735
pos 38
dimension 20
uid 3969,0
)
*886 (MRCItem
litem &736
pos 39
dimension 20
uid 3971,0
)
*887 (MRCItem
litem &737
pos 40
dimension 20
uid 3973,0
)
*888 (MRCItem
litem &738
pos 41
dimension 20
uid 3975,0
)
*889 (MRCItem
litem &739
pos 42
dimension 20
uid 3977,0
)
*890 (MRCItem
litem &740
pos 43
dimension 20
uid 3979,0
)
*891 (MRCItem
litem &741
pos 44
dimension 20
uid 3981,0
)
*892 (MRCItem
litem &742
pos 45
dimension 20
uid 3983,0
)
*893 (MRCItem
litem &743
pos 46
dimension 20
uid 3985,0
)
*894 (MRCItem
litem &744
pos 47
dimension 20
uid 3987,0
)
*895 (MRCItem
litem &745
pos 48
dimension 20
uid 3989,0
)
*896 (MRCItem
litem &746
pos 49
dimension 20
uid 3991,0
)
*897 (MRCItem
litem &747
pos 50
dimension 20
uid 3993,0
)
*898 (MRCItem
litem &748
pos 51
dimension 20
uid 3995,0
)
*899 (MRCItem
litem &749
pos 52
dimension 20
uid 3997,0
)
*900 (MRCItem
litem &750
pos 53
dimension 20
uid 3999,0
)
*901 (MRCItem
litem &751
pos 54
dimension 20
uid 4001,0
)
*902 (MRCItem
litem &752
pos 55
dimension 20
uid 4003,0
)
*903 (MRCItem
litem &753
pos 56
dimension 20
uid 4005,0
)
*904 (MRCItem
litem &754
pos 57
dimension 20
uid 4007,0
)
*905 (MRCItem
litem &755
pos 58
dimension 20
uid 4009,0
)
*906 (MRCItem
litem &756
pos 59
dimension 20
uid 4011,0
)
*907 (MRCItem
litem &757
pos 60
dimension 20
uid 4013,0
)
*908 (MRCItem
litem &758
pos 61
dimension 20
uid 4015,0
)
*909 (MRCItem
litem &759
pos 62
dimension 20
uid 4017,0
)
*910 (MRCItem
litem &760
pos 63
dimension 20
uid 4019,0
)
*911 (MRCItem
litem &761
pos 64
dimension 20
uid 4021,0
)
*912 (MRCItem
litem &762
pos 65
dimension 20
uid 4023,0
)
*913 (MRCItem
litem &763
pos 66
dimension 20
uid 4025,0
)
*914 (MRCItem
litem &764
pos 67
dimension 20
uid 4027,0
)
*915 (MRCItem
litem &765
pos 68
dimension 20
uid 4029,0
)
*916 (MRCItem
litem &766
pos 69
dimension 20
uid 4031,0
)
*917 (MRCItem
litem &767
pos 84
dimension 20
uid 4033,0
)
*918 (MRCItem
litem &768
pos 88
dimension 20
uid 4035,0
)
*919 (MRCItem
litem &769
pos 89
dimension 20
uid 4037,0
)
*920 (MRCItem
litem &770
pos 90
dimension 20
uid 4039,0
)
*921 (MRCItem
litem &771
pos 79
dimension 20
uid 4041,0
)
*922 (MRCItem
litem &772
pos 81
dimension 20
uid 4043,0
)
*923 (MRCItem
litem &773
pos 78
dimension 20
uid 4045,0
)
*924 (MRCItem
litem &774
pos 75
dimension 20
uid 4047,0
)
*925 (MRCItem
litem &775
pos 82
dimension 20
uid 4049,0
)
*926 (MRCItem
litem &776
pos 77
dimension 20
uid 4051,0
)
*927 (MRCItem
litem &777
pos 80
dimension 20
uid 4053,0
)
*928 (MRCItem
litem &778
pos 76
dimension 20
uid 4055,0
)
*929 (MRCItem
litem &779
pos 70
dimension 20
uid 4057,0
)
*930 (MRCItem
litem &780
pos 71
dimension 20
uid 4059,0
)
*931 (MRCItem
litem &781
pos 72
dimension 20
uid 4061,0
)
*932 (MRCItem
litem &782
pos 73
dimension 20
uid 4063,0
)
*933 (MRCItem
litem &783
pos 91
dimension 20
uid 4065,0
)
*934 (MRCItem
litem &784
pos 92
dimension 20
uid 4067,0
)
*935 (MRCItem
litem &785
pos 95
dimension 20
uid 4069,0
)
*936 (MRCItem
litem &786
pos 96
dimension 20
uid 4071,0
)
*937 (MRCItem
litem &787
pos 93
dimension 20
uid 4073,0
)
*938 (MRCItem
litem &788
pos 97
dimension 20
uid 4075,0
)
*939 (MRCItem
litem &789
pos 98
dimension 20
uid 4077,0
)
*940 (MRCItem
litem &790
pos 94
dimension 20
uid 4079,0
)
*941 (MRCItem
litem &791
pos 99
dimension 20
uid 4081,0
)
*942 (MRCItem
litem &792
pos 100
dimension 20
uid 4083,0
)
*943 (MRCItem
litem &793
pos 101
dimension 20
uid 4085,0
)
*944 (MRCItem
litem &794
pos 102
dimension 20
uid 4087,0
)
*945 (MRCItem
litem &795
pos 103
dimension 20
uid 4089,0
)
*946 (MRCItem
litem &796
pos 104
dimension 20
uid 4091,0
)
*947 (MRCItem
litem &797
pos 105
dimension 20
uid 4093,0
)
*948 (MRCItem
litem &798
pos 106
dimension 20
uid 4095,0
)
*949 (MRCItem
litem &799
pos 74
dimension 20
uid 4097,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
optionalChildren [
*950 (MRCItem
litem &646
pos 0
dimension 20
)
*951 (MRCItem
litem &648
pos 1
dimension 50
)
*952 (MRCItem
litem &649
pos 2
dimension 100
)
*953 (MRCItem
litem &650
pos 3
dimension 50
)
*954 (MRCItem
litem &651
pos 4
dimension 100
)
*955 (MRCItem
litem &652
pos 5
dimension 100
)
*956 (MRCItem
litem &653
pos 6
dimension 50
)
*957 (MRCItem
litem &654
pos 7
dimension 80
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
vaOverrides [
]
)
]
)
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *958 (LEmptyRow
)
optionalChildren [
*959 (RefLabelRowHdr
)
*960 (TitleRowHdr
)
*961 (FilterRowHdr
)
*962 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*963 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*964 (GroupColHdr
tm "GroupColHdrMgr"
)
*965 (NameColHdr
tm "GenericNameColHdrMgr"
)
*966 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*967 (InitColHdr
tm "GenericValueColHdrMgr"
)
*968 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*969 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
optionalChildren [
*970 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *971 (MRCItem
litem &958
pos 3
dimension 20
)
optionalChildren [
*972 (MRCItem
litem &959
pos 0
dimension 20
)
*973 (MRCItem
litem &960
pos 1
dimension 23
)
*974 (MRCItem
litem &961
pos 2
hidden 1
dimension 20
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
optionalChildren [
*975 (MRCItem
litem &962
pos 0
dimension 20
)
*976 (MRCItem
litem &964
pos 1
dimension 50
)
*977 (MRCItem
litem &965
pos 2
dimension 100
)
*978 (MRCItem
litem &966
pos 3
dimension 100
)
*979 (MRCItem
litem &967
pos 4
dimension 50
)
*980 (MRCItem
litem &968
pos 5
dimension 50
)
*981 (MRCItem
litem &969
pos 6
dimension 80
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
vaOverrides [
]
)
]
)
type 1
)
)
