#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Mon May 20 09:46:38 2019
# Process ID: 9780
# Log file: E:/BaiduYunDownload/AX516.190526/demo/07_rtc_ds1302/planAhead_run_1/planAhead.log
# Journal file: E:/BaiduYunDownload/AX516.190526/demo/07_rtc_ds1302/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
INFO: [Common 17-81] Feature available: PartialReconfiguration
source E:/BaiduYunDownload/AX516.190526/demo/07_rtc_ds1302/pa.fromNetlist.tcl
# create_project -name rtc_ds1302 -dir "E:/BaiduYunDownload/AX516.190526/demo/07_rtc_ds1302/planAhead_run_1" -part xc6slx9ftg256-2
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "E:/BaiduYunDownload/AX516.190526/demo/07_rtc_ds1302/top.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {E:/BaiduYunDownload/AX516.190526/demo/07_rtc_ds1302} }
# set_property target_constrs_file "rtc_ds1302.ucf" [current_fileset -constrset]
Adding file 'E:/BaiduYunDownload/AX516.190526/demo/07_rtc_ds1302/rtc_ds1302.ucf' to fileset 'constrs_1'
# add_files [list {rtc_ds1302.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx9ftg256-2
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 83412 kilobytes

Parsing EDIF File [./planAhead_run_1/rtc_ds1302.data/cache/top_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/rtc_ds1302.data/cache/top_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ftg256/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [E:/BaiduYunDownload/AX516.190526/demo/07_rtc_ds1302/rtc_ds1302.ucf]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'seg_data<0>' [E:/BaiduYunDownload/AX516.190526/demo/07_rtc_ds1302/rtc_ds1302.ucf:14]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'seg_data<0>' [E:/BaiduYunDownload/AX516.190526/demo/07_rtc_ds1302/rtc_ds1302.ucf:14]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'seg_data<1>' [E:/BaiduYunDownload/AX516.190526/demo/07_rtc_ds1302/rtc_ds1302.ucf:15]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'seg_data<1>' [E:/BaiduYunDownload/AX516.190526/demo/07_rtc_ds1302/rtc_ds1302.ucf:15]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'seg_data<2>' [E:/BaiduYunDownload/AX516.190526/demo/07_rtc_ds1302/rtc_ds1302.ucf:16]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'seg_data<2>' [E:/BaiduYunDownload/AX516.190526/demo/07_rtc_ds1302/rtc_ds1302.ucf:16]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'seg_data<3>' [E:/BaiduYunDownload/AX516.190526/demo/07_rtc_ds1302/rtc_ds1302.ucf:17]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'seg_data<3>' [E:/BaiduYunDownload/AX516.190526/demo/07_rtc_ds1302/rtc_ds1302.ucf:17]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'seg_data<4>' [E:/BaiduYunDownload/AX516.190526/demo/07_rtc_ds1302/rtc_ds1302.ucf:18]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'seg_data<4>' [E:/BaiduYunDownload/AX516.190526/demo/07_rtc_ds1302/rtc_ds1302.ucf:18]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'seg_data<5>' [E:/BaiduYunDownload/AX516.190526/demo/07_rtc_ds1302/rtc_ds1302.ucf:19]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'seg_data<5>' [E:/BaiduYunDownload/AX516.190526/demo/07_rtc_ds1302/rtc_ds1302.ucf:19]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'seg_data<6>' [E:/BaiduYunDownload/AX516.190526/demo/07_rtc_ds1302/rtc_ds1302.ucf:20]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'seg_data<6>' [E:/BaiduYunDownload/AX516.190526/demo/07_rtc_ds1302/rtc_ds1302.ucf:20]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'seg_data<7>' [E:/BaiduYunDownload/AX516.190526/demo/07_rtc_ds1302/rtc_ds1302.ucf:21]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'seg_data<7>' [E:/BaiduYunDownload/AX516.190526/demo/07_rtc_ds1302/rtc_ds1302.ucf:21]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'seg_sel<0>' [E:/BaiduYunDownload/AX516.190526/demo/07_rtc_ds1302/rtc_ds1302.ucf:23]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'seg_sel<0>' [E:/BaiduYunDownload/AX516.190526/demo/07_rtc_ds1302/rtc_ds1302.ucf:23]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'seg_sel<1>' [E:/BaiduYunDownload/AX516.190526/demo/07_rtc_ds1302/rtc_ds1302.ucf:24]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'seg_sel<1>' [E:/BaiduYunDownload/AX516.190526/demo/07_rtc_ds1302/rtc_ds1302.ucf:24]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'seg_sel<2>' [E:/BaiduYunDownload/AX516.190526/demo/07_rtc_ds1302/rtc_ds1302.ucf:25]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'seg_sel<2>' [E:/BaiduYunDownload/AX516.190526/demo/07_rtc_ds1302/rtc_ds1302.ucf:25]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'seg_sel<3>' [E:/BaiduYunDownload/AX516.190526/demo/07_rtc_ds1302/rtc_ds1302.ucf:26]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'seg_sel<3>' [E:/BaiduYunDownload/AX516.190526/demo/07_rtc_ds1302/rtc_ds1302.ucf:26]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'seg_sel<4>' [E:/BaiduYunDownload/AX516.190526/demo/07_rtc_ds1302/rtc_ds1302.ucf:27]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'seg_sel<4>' [E:/BaiduYunDownload/AX516.190526/demo/07_rtc_ds1302/rtc_ds1302.ucf:27]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'seg_sel<5>' [E:/BaiduYunDownload/AX516.190526/demo/07_rtc_ds1302/rtc_ds1302.ucf:28]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'seg_sel<5>' [E:/BaiduYunDownload/AX516.190526/demo/07_rtc_ds1302/rtc_ds1302.ucf:28]
Finished Parsing UCF File [E:/BaiduYunDownload/AX516.190526/demo/07_rtc_ds1302/rtc_ds1302.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances
  IOBUF => IOBUF (OBUFT, IBUF): 1 instances

Phase 0 | Netlist Checksum: 6f686728
link_design: Time (s): elapsed = 00:00:09 . Memory (MB): peak = 836.102 ; gain = 159.082
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
 (See E:/BaiduYunDownload/AX516.190526/demo/07_rtc_ds1302\planAhead_pid9780.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon May 20 09:47:58 2019...
INFO: [Common 17-83] Releasing license: PlanAhead
