==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2012.4
Copyright (C) 2012 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock with a period of 10ns.
@I [SYN-201] Setting up clock with an uncertainty of 3ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@W [IMPL-205] Ignored option '-use_netlist' which is only valid for pcore.
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.
@I [IMPL-282] Generating Xilinx core: 'matrix_mul_mul_32s_32s_32_6_MulnS_0'
@I [IMPL-278] Implementing memory 'matrix_mul_m_result_ram' as block RAMs.
@I [IMPL-278] Implementing memory 'matrix_mul_m_operand1_ram' as block RAMs.
