package spatial.models

import argon.core._
import argon.nodes._
import forge._
import spatial.aliases._
import spatial.metadata._
import spatial.nodes._
import spatial.utils._


trait LatencyModel {
  var clockRate = 150.0f        // Frequency in MHz
  var baseCycles = 43000        // Number of cycles required for startup
  var addRetimeRegisters = true // Enable adding registers after specified comb. logic
  var modelVerbosity = 1

  def silence(): Unit = {
    modelVerbosity = -1
    recordMissing = false
  }
  private var needsInit: Boolean = true
  def init(): Unit = if (needsInit) {
    needsInit = false
  }

  private var missing: Set[String] = Set[String]()
  var recordMissing: Boolean = true

  @stateful def reportMissing(): Unit = {
    if (missing.nonEmpty) {
      warn(s"The target device ${spatialConfig.target.name} was missing one or more latency models.")
      missing.foreach{str => warn(s"  $str") }
      //warn(s"Models marked (csv) can be added to $FILE_NAME.")
      warn("")
      state.logWarning()
    }
  }
  @inline private def miss(str: String): Unit = if (recordMissing) { missing += str }

  def reset(): Unit = { missing = Set.empty }

  @stateful def apply(s: Exp[_], inReduce: Boolean = false): Long = latencyOf(s, inReduce)

  @stateful def latencyOf(s: Exp[_], inReduce: Boolean): Long = {
    val prevVerbosity = config.verbosity
    config.verbosity = modelVerbosity
    val latency = s match {
      case Exact(_) => 0
      case Final(_) => 0
      case Def(d) if inReduce  => latencyOfNodeInReduce(s, d)
      case Def(d) if !inReduce => latencyOfNode(s, d)
      case _ => 0
    }
    config.verbosity = prevVerbosity
    latency
  }

  @stateful protected def latencyOfNodeInReduce(s: Exp[_], d: Def): Long = d match {
    case FixAdd(_,_)     => 0
    case Mux(_,_,_)      => 0
    case FltAdd(_,_)     => 0
    //case RegWrite(_,_,_) => 0
    case _ => latencyOfNode(s,d) //else 0L
  }

  def nbits(e: Exp[_]): Int = e.tp match { case Bits(bits) => bits.length }
  def sign(e: Exp[_]): Boolean = e.tp match { case FixPtType(s,_,_) => s; case _ => true }

  @stateful def requiresRegisters(s: Exp[_], inReduce: Boolean): Boolean = addRetimeRegisters && {
    if (inReduce) requiresRegistersInReduce(s)
    else requiresRegisters(s)
  }

  @stateful protected def requiresRegistersInReduce(s: Exp[_]): Boolean = getDef(s).exists{
    case _:SRAMLoad[_]     => if (spatialConfig.enableSyncMem) false else true
    case _:ParSRAMLoad[_]  => if (spatialConfig.enableSyncMem) false else true
    case FixMul(_,_) => false
    case d => latencyOfNodeInReduce(s,d) > 0
  }

  @stateful protected def requiresRegisters(s: Exp[_]): Boolean = addRetimeRegisters && getDef(s).exists{
    // Register File
    case _:RegFileLoad[_]    => true
    case _:ParRegFileLoad[_] => true
    // Streams

    // FIFOs
    case _:FIFODeq[_]    => true
    case _:ParFIFODeq[_] => true

    // SRAMs
    // TODO: Should be a function of number of banks?
    case _:SRAMLoad[_]     => if (spatialConfig.enableSyncMem) false else true
    case _:ParSRAMLoad[_]  => if (spatialConfig.enableSyncMem) false else true

    // LineBuffer
    case _:LineBufferLoad[_]    => true
    case _:ParLineBufferLoad[_] => true

    // Shift Register
    // None

    case Not(_)     => true
    case And(_,_)   => true
    case Or(_,_)    => true
    case XOr(_,_)   => true
    case XNor(_,_)  => true
    case FixNeg(_)   => true
    case FixInv(_)   => true
    case FixAdd(_,_) => true
    case FixSub(_,_) => true
    case FixMul(_,_) => false
    case FixDiv(_,_) => false
    case FixMod(_,_) => false
    case FixLt(_,_)  => true
    case FixLeq(_,_) => true
    case FixNeq(_,_) => true
    case FixEql(_,_) => true
    case FixAnd(_,_) => true
    case FixOr(_,_)  => true
    case FixXor(_,_) => true
    case FixLsh(_,_) => true
    case FixRsh(_,_) => true
    case FixURsh(_,_) => true
    case FixAbs(_)    => true
    case FixConvert(_) => true

    case SatAdd(x,y) => true
    case SatSub(x,y) => true
    case SatMul(x,y) => true
    case SatDiv(x,y) => true
    case UnbMul(x,y) => true
    case UnbDiv(x,y) => true
    case UnbSatMul(x,y) => true
    case UnbSatDiv(x,y) => true

    case Mux(_,_,_) => true
    case Min(_,_)   => true
    case Max(_,_)   => true
    case _ => false
  }

  @stateful protected def latencyOfNode(s: Exp[_], d: Def): Long = d match {
    case d if isAllocation(d) => 0
    case FieldApply(_,_)    => 0
    case VectorApply(_,_)   => 0
    case VectorSlice(_,_,_) => 0
    case VectorConcat(_)    => 0
    case DataAsBits(_)      => 0
    case BitsAsData(_,_)    => 0

    case _:VarRegNew[_]   => 0
    case _:VarRegRead[_]  => 0
    case _:VarRegWrite[_] => 0

    case _:LUTLoad[_] => 0

    // Registers
    case _:RegRead[_]  => 0
    case _:RegWrite[_] => 1
    case _:RegReset[_] => 1

    // Register File
    case _:RegFileLoad[_]       => 1
    case _:ParRegFileLoad[_]    => 1
    case _:RegFileStore[_]      => 1
    case _:ParRegFileStore[_]   => 1
    case _:RegFileShiftIn[_]    => 1
    case _:ParRegFileShiftIn[_] => 1

    // Streams
    case _:StreamRead[_]        => 0
    case _:ParStreamRead[_]     => 0
    case _:StreamWrite[_]       => 0
    case _:ParStreamWrite[_]    => 0
    case _:BufferedOutWrite[_]  => 0

    // FIFOs
    case _:FIFOEnq[_]    => 1
    case _:ParFIFOEnq[_] => 1
    case _:FIFODeq[_]    => 1
    case _:ParFIFODeq[_] => 1
    case _:FIFONumel[_]  => 0
    case _:FIFOAlmostEmpty[_] => 0
    case _:FIFOAlmostFull[_]  => 0
    case _:FIFOEmpty[_]       => 0
    case _:FIFOFull[_]        => 0

    // SRAMs
    // TODO: Should be a function of number of banks?
    case _:SRAMLoad[_]     => 1
    case _:ParSRAMLoad[_]  => 1
    case _:SRAMStore[_]    => 1
    case _:ParSRAMStore[_] => 1

    // LineBuffer
    case _:LineBufferEnq[_]     => 1
    case _:ParLineBufferEnq[_]  => 1
    case _:LineBufferLoad[_]    => 1
    case _:ParLineBufferLoad[_] => 1

    // Shift Register
    case DelayLine(size, data) => 0 // TODO: Should use different model once these are added?

    // DRAM
    case GetDRAMAddress(_) => 0

    // Boolean operations
    case Not(_)     => 1
    case And(_,_)   => 1
    case Or(_,_)    => 1
    case XOr(_,_)   => 1
    case XNor(_,_)  => 1

    // Fixed point math
    // TODO: Have to get numbers for non-32 bit multiplies and divides
    case FixNeg(_)   => 1
    case FixInv(_)   => 1
    case FixAdd(_,_) => 1
    case FixSub(_,_) => 1
    case FixMul(_,_) => 6  // TODO
    case FixDiv(_,_) => 20 // TODO
    case FixMod(_,_) => 16
    case FixLt(_,_)  => 1
    case FixLeq(_,_) => 1
    case FixNeq(_,_) => 1
    case FixEql(_,_) => 1
    case FixAnd(_,_) => 1
    case FixOr(_,_)  => 1
    case FixXor(_,_) => 1
    case FixLsh(_,_) => 1 // TODO
    case FixRsh(_,_) => 1 // TODO
    case FixURsh(_,_) => 1 // TODO
    case FixAbs(_)    => 1

    // Saturating and/or unbiased math
    case SatAdd(x,y) => 1
    case SatSub(x,y) => 1
    case SatMul(x,y) => 1
    case SatDiv(x,y) => 1
    case UnbMul(x,y) => 1
    case UnbDiv(x,y) => 1
    case UnbSatMul(x,y) => 1
    case UnbSatDiv(x,y) => 1

    // Floating point math
    // TODO: Floating point for things besides single precision
    case FltAbs(_) => 1
    case FltNeg(_) => 1
    case FltAdd(_,_) if s.tp == FloatType => 12
    case FltSub(_,_) if s.tp == FloatType => 12
    case FltMul(_,_) if s.tp == FloatType => 8
    case FltDiv(_,_) if s.tp == FloatType => 28

    case FltLt(a,_)  if a.tp == FloatType => 2
    case FltLeq(a,_) if a.tp == FloatType => 2

    case FltNeq(a,_) if a.tp == FloatType => 2
    case FltEql(a,_) if a.tp == FloatType => 2

    case FltLog(_) if s.tp == FloatType => 35
    case FltExp(_) if s.tp == FloatType => 27
    case FltSqrt(_) if s.tp == FloatType => 28

    case Mux(_,_,_) => 1
    case Min(_,_)   => 1
    case Max(_,_)   => 1

    case FixConvert(_) => 1
    case FltConvert(_) => 6 // TODO

    case FltPtToFixPt(x) if x.tp == FloatType => 6
    case FixPtToFltPt(x) if s.tp == FloatType => 6

    case _:Hwblock             => 1
    case _:ParallelPipe        => 1
    case _:UnitPipe            => 0
    case _:OpForeach           => 1
    case _:OpReduce[_]         => 1
    case _:OpMemReduce[_,_]    => 1
    case _:UnrolledForeach     => 1
    case _:UnrolledReduce[_,_] => 1
    case _:Switch[_]           => 0
    case _:SwitchCase[_]       => 0

      // Host/Debugging/Unsynthesizable nodes
    case _: ExitIf  => 0                  
    case _: BreakpointIf  => 0            
    case _:PrintIf   => 0
    case _:PrintlnIf => 0
    case _:AssertIf  => 0
    case _:ToString[_] => 0
    case _:StringConcat => 0
    case FixRandom(_) => 0  // TODO: This is synthesizable now?
    case FltRandom(_) => 0  // TODO: This is synthesizable now?

    case _ =>
      miss(u"${d.getClass} (rule)")
      0
    }
}
