Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 3fc4a5d3650a498bba6b448194a25c23 --debug typical --relax -L blk_mem_gen_v8_2 -L xil_defaultlib -L xbip_utils_v3_0 -L axi_utils_v2_0 -L fir_compiler_v7_2 -L xbip_pipe_v3_0 -L xbip_bram18k_v3_0 -L mult_gen_v12_0 -L xbip_dsp48_wrapper_v3_0 -L xbip_dsp48_addsub_v3_0 -L xbip_dsp48_multadd_v3_0 -L dds_compiler_v6_0 -L secureip --snapshot tb_dds_compiler_0_behav xil_defaultlib.tb_dds_compiler_0 -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package std.textio
Compiling package xbip_utils_v3_0.xbip_utils_v3_0_pkg
Compiling package xbip_utils_v3_0.xcc_utils_v3_0
Compiling package dds_compiler_v6_0.dds_compiler_v6_0_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0.pkg_dds_compiler_v6_0
Compiling package dds_compiler_v6_0.dds_compiler_v6_0_hdl_comps
Compiling package xbip_pipe_v3_0.xbip_pipe_v3_0_viv_comp
Compiling package axi_utils_v2_0.axi_utils_v2_0_pkg
Compiling package axi_utils_v2_0.global_util_pkg
Compiling package axi_utils_v2_0.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0.pkg_betas
Compiling package dds_compiler_v6_0.pkg_alphas
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(9,1,0,0,1,0,...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(1,1,0,0,0,0,...]
Compiling architecture synth of entity dds_compiler_v6_0.dds_compiler_v6_0_rdy [\dds_compiler_v6_0_rdy(1,0,1,9)\]
Compiling architecture synth of entity dds_compiler_v6_0.dither_wrap [\dither_wrap(4,5,1,0)\]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,0,0,...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,0,0,...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(1,1,0,0,0,0,...]
Compiling architecture synth of entity dds_compiler_v6_0.pipe_add [\pipe_add(16,1,16)\]
Compiling architecture synth of entity dds_compiler_v6_0.accum [\accum("artix7",1,3,"10000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,0,0,...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(1,1,0,0,0,0,...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(1,1,0,0,0,0,...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(4,1,0,0,0,0,...]
Compiling architecture synth of entity dds_compiler_v6_0.sin_cos [\sin_cos("artix7",0,9,1,12,14,12...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,1,0,...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,0,0,...]
Compiling architecture synth of entity dds_compiler_v6_0.dds_compiler_v6_0_core [\dds_compiler_v6_0_core("artix7"...]
Compiling architecture synth of entity dds_compiler_v6_0.dds_compiler_v6_0_viv [\dds_compiler_v6_0_viv("artix7",...]
Compiling architecture xilinx of entity dds_compiler_v6_0.dds_compiler_v6_0 [\dds_compiler_v6_0("artix7",0,9,...]
Compiling architecture dds_compiler_0_arch of entity xil_defaultlib.dds_compiler_0 [dds_compiler_0_default]
Compiling architecture tb of entity xil_defaultlib.tb_dds_compiler_0
Built simulation snapshot tb_dds_compiler_0_behav
