#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x625d12d4a980 .scope module, "tb_array_multiplier" "tb_array_multiplier" 2 1;
 .timescale 0 0;
v0x625d12d72600_0 .var "A", 3 0;
v0x625d12d726f0_0 .var "B", 3 0;
v0x625d12d727c0_0 .net "P", 7 0, L_0x625d12d7c670;  1 drivers
S_0x625d12d45f10 .scope module, "am" "array_multiplier" 2 5, 3 15 0, S_0x625d12d4a980;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 8 "z";
v0x625d12d71130_0 .net "A", 3 0, v0x625d12d72600_0;  1 drivers
v0x625d12d71230_0 .net "B", 3 0, v0x625d12d726f0_0;  1 drivers
v0x625d12d71310_0 .net *"_ivl_0", 0 0, L_0x625d12d728c0;  1 drivers
v0x625d12d713d0_0 .net *"_ivl_12", 0 0, L_0x625d12d73140;  1 drivers
v0x625d12d714b0_0 .net *"_ivl_16", 0 0, L_0x625d12d73390;  1 drivers
v0x625d12d715e0_0 .net *"_ivl_20", 0 0, L_0x625d12d73670;  1 drivers
v0x625d12d716c0_0 .net *"_ivl_24", 0 0, L_0x625d12d73910;  1 drivers
v0x625d12d717a0_0 .net *"_ivl_28", 0 0, L_0x625d12d738a0;  1 drivers
v0x625d12d71880_0 .net *"_ivl_32", 0 0, L_0x625d12d73fc0;  1 drivers
v0x625d12d71960_0 .net *"_ivl_36", 0 0, L_0x625d12d742e0;  1 drivers
v0x625d12d71a40_0 .net *"_ivl_4", 0 0, L_0x625d12d72bf0;  1 drivers
v0x625d12d71b20_0 .net *"_ivl_40", 0 0, L_0x625d12d74610;  1 drivers
v0x625d12d71c00_0 .net *"_ivl_44", 0 0, L_0x625d12d748b0;  1 drivers
v0x625d12d71ce0_0 .net *"_ivl_48", 0 0, L_0x625d12d74c00;  1 drivers
v0x625d12d71dc0_0 .net *"_ivl_52", 0 0, L_0x625d12d74f60;  1 drivers
v0x625d12d71ea0_0 .net *"_ivl_56", 0 0, L_0x625d12d752d0;  1 drivers
v0x625d12d71f80_0 .net *"_ivl_60", 0 0, L_0x625d12d75fc0;  1 drivers
v0x625d12d72060_0 .net *"_ivl_68", 0 0, L_0x625d12d76370;  1 drivers
v0x625d12d72140_0 .net *"_ivl_8", 0 0, L_0x625d12d72e70;  1 drivers
v0x625d12d72220_0 .net "c", 10 0, L_0x625d12d7b7b0;  1 drivers
v0x625d12d72300_0 .net "p", 15 0, L_0x625d12d75a70;  1 drivers
v0x625d12d723c0_0 .net "s", 5 0, L_0x625d12d7a680;  1 drivers
v0x625d12d724a0_0 .net "z", 7 0, L_0x625d12d7c670;  alias, 1 drivers
L_0x625d12d729c0 .part v0x625d12d72600_0, 0, 1;
L_0x625d12d72ab0 .part v0x625d12d726f0_0, 0, 1;
L_0x625d12d72c60 .part v0x625d12d72600_0, 0, 1;
L_0x625d12d72d50 .part v0x625d12d726f0_0, 1, 1;
L_0x625d12d72ee0 .part v0x625d12d72600_0, 0, 1;
L_0x625d12d72fd0 .part v0x625d12d726f0_0, 2, 1;
L_0x625d12d731b0 .part v0x625d12d72600_0, 0, 1;
L_0x625d12d73250 .part v0x625d12d726f0_0, 3, 1;
L_0x625d12d73430 .part v0x625d12d72600_0, 1, 1;
L_0x625d12d73520 .part v0x625d12d726f0_0, 0, 1;
L_0x625d12d73710 .part v0x625d12d72600_0, 1, 1;
L_0x625d12d737b0 .part v0x625d12d726f0_0, 1, 1;
L_0x625d12d739b0 .part v0x625d12d72600_0, 1, 1;
L_0x625d12d73aa0 .part v0x625d12d726f0_0, 2, 1;
L_0x625d12d73d50 .part v0x625d12d72600_0, 1, 1;
L_0x625d12d73e40 .part v0x625d12d726f0_0, 3, 1;
L_0x625d12d74060 .part v0x625d12d72600_0, 2, 1;
L_0x625d12d74150 .part v0x625d12d726f0_0, 0, 1;
L_0x625d12d74380 .part v0x625d12d72600_0, 2, 1;
L_0x625d12d74470 .part v0x625d12d726f0_0, 1, 1;
L_0x625d12d74240 .part v0x625d12d72600_0, 2, 1;
L_0x625d12d74700 .part v0x625d12d726f0_0, 2, 1;
L_0x625d12d74950 .part v0x625d12d72600_0, 2, 1;
L_0x625d12d74a40 .part v0x625d12d726f0_0, 3, 1;
L_0x625d12d74ca0 .part v0x625d12d72600_0, 3, 1;
L_0x625d12d74d90 .part v0x625d12d726f0_0, 0, 1;
L_0x625d12d75000 .part v0x625d12d72600_0, 3, 1;
L_0x625d12d750f0 .part v0x625d12d726f0_0, 1, 1;
L_0x625d12d75370 .part v0x625d12d72600_0, 3, 1;
L_0x625d12d75670 .part v0x625d12d726f0_0, 2, 1;
LS_0x625d12d75a70_0_0 .concat8 [ 1 1 1 1], L_0x625d12d728c0, L_0x625d12d72bf0, L_0x625d12d72e70, L_0x625d12d73140;
LS_0x625d12d75a70_0_4 .concat8 [ 1 1 1 1], L_0x625d12d73390, L_0x625d12d73670, L_0x625d12d73910, L_0x625d12d738a0;
LS_0x625d12d75a70_0_8 .concat8 [ 1 1 1 1], L_0x625d12d73fc0, L_0x625d12d742e0, L_0x625d12d74610, L_0x625d12d748b0;
LS_0x625d12d75a70_0_12 .concat8 [ 1 1 1 1], L_0x625d12d74c00, L_0x625d12d74f60, L_0x625d12d752d0, L_0x625d12d75fc0;
L_0x625d12d75a70 .concat8 [ 4 4 4 4], LS_0x625d12d75a70_0_0, LS_0x625d12d75a70_0_4, LS_0x625d12d75a70_0_8, LS_0x625d12d75a70_0_12;
L_0x625d12d76080 .part v0x625d12d72600_0, 3, 1;
L_0x625d12d76280 .part v0x625d12d726f0_0, 3, 1;
L_0x625d12d76370 .part L_0x625d12d75a70, 0, 1;
L_0x625d12d76700 .part L_0x625d12d75a70, 1, 1;
L_0x625d12d767a0 .part L_0x625d12d75a70, 4, 1;
L_0x625d12d769c0 .part L_0x625d12d75a70, 5, 1;
L_0x625d12d76a60 .part L_0x625d12d75a70, 8, 1;
L_0x625d12d76dc0 .part L_0x625d12d75a70, 9, 1;
L_0x625d12d76e60 .part L_0x625d12d75a70, 12, 1;
L_0x625d12d77460 .part L_0x625d12d75a70, 2, 1;
L_0x625d12d77500 .part L_0x625d12d7b7b0, 0, 1;
L_0x625d12d77700 .part L_0x625d12d7a680, 0, 1;
L_0x625d12d77bb0 .part L_0x625d12d75a70, 6, 1;
L_0x625d12d77dc0 .part L_0x625d12d7b7b0, 1, 1;
L_0x625d12d77eb0 .part L_0x625d12d7a680, 1, 1;
L_0x625d12d78560 .part L_0x625d12d75a70, 10, 1;
L_0x625d12d78600 .part L_0x625d12d7b7b0, 2, 1;
L_0x625d12d78830 .part L_0x625d12d75a70, 13, 1;
L_0x625d12d78d70 .part L_0x625d12d75a70, 3, 1;
L_0x625d12d78fb0 .part L_0x625d12d7b7b0, 3, 1;
L_0x625d12d79050 .part L_0x625d12d7a680, 2, 1;
L_0x625d12d796f0 .part L_0x625d12d75a70, 7, 1;
L_0x625d12d79790 .part L_0x625d12d7b7b0, 4, 1;
L_0x625d12d799f0 .part L_0x625d12d7a680, 3, 1;
L_0x625d12d79ee0 .part L_0x625d12d75a70, 11, 1;
L_0x625d12d7a150 .part L_0x625d12d7b7b0, 5, 1;
L_0x625d12d7a1f0 .part L_0x625d12d75a70, 14, 1;
LS_0x625d12d7a680_0_0 .concat8 [ 1 1 1 1], L_0x625d12d76460, L_0x625d12d76c40, L_0x625d12d77810, L_0x625d12d78190;
LS_0x625d12d7a680_0_4 .concat8 [ 1 1 0 0], L_0x625d12d79310, L_0x625d12d79b00;
L_0x625d12d7a680 .concat8 [ 4 2 0 0], LS_0x625d12d7a680_0_0, LS_0x625d12d7a680_0_4;
L_0x625d12d7aa80 .part L_0x625d12d7b7b0, 6, 1;
L_0x625d12d7ad10 .part L_0x625d12d7a680, 4, 1;
L_0x625d12d7b1c0 .part L_0x625d12d7b7b0, 9, 1;
L_0x625d12d7b460 .part L_0x625d12d7b7b0, 7, 1;
L_0x625d12d7b500 .part L_0x625d12d7a680, 5, 1;
LS_0x625d12d7b7b0_0_0 .concat8 [ 1 1 1 1], L_0x625d12d765f0, L_0x625d12d764d0, L_0x625d12d76cb0, L_0x625d12d77350;
LS_0x625d12d7b7b0_0_4 .concat8 [ 1 1 1 1], L_0x625d12d77aa0, L_0x625d12d78450, L_0x625d12d78c60, L_0x625d12d795e0;
LS_0x625d12d7b7b0_0_8 .concat8 [ 1 1 1 0], L_0x625d12d79dd0, L_0x625d12d7a970, L_0x625d12d7b0b0;
L_0x625d12d7b7b0 .concat8 [ 4 4 3 0], LS_0x625d12d7b7b0_0_0, LS_0x625d12d7b7b0_0_4, LS_0x625d12d7b7b0_0_8;
L_0x625d12d7c040 .part L_0x625d12d7b7b0, 10, 1;
L_0x625d12d7c300 .part L_0x625d12d7b7b0, 8, 1;
L_0x625d12d7c3a0 .part L_0x625d12d75a70, 15, 1;
LS_0x625d12d7c670_0_0 .concat8 [ 1 1 1 1], L_0x625d12d76370, L_0x625d12d76580, L_0x625d12d770c0, L_0x625d12d78940;
LS_0x625d12d7c670_0_4 .concat8 [ 1 1 1 1], L_0x625d12d7a900, L_0x625d12d7ae20, L_0x625d12d7bca0, L_0x625d12d7bf30;
L_0x625d12d7c670 .concat8 [ 4 4 0 0], LS_0x625d12d7c670_0_0, LS_0x625d12d7c670_0_4;
S_0x625d12d49a10 .scope module, "f0" "full_adder" 3 37, 3 6 0, S_0x625d12d45f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s0";
    .port_info 4 /OUTPUT 1 "c0";
L_0x625d12d77050 .functor XOR 1, L_0x625d12d77460, L_0x625d12d77500, C4<0>, C4<0>;
L_0x625d12d770c0 .functor XOR 1, L_0x625d12d77050, L_0x625d12d77700, C4<0>, C4<0>;
L_0x625d12d77180 .functor AND 1, L_0x625d12d77460, L_0x625d12d77500, C4<1>, C4<1>;
L_0x625d12d77290 .functor AND 1, L_0x625d12d77050, L_0x625d12d77700, C4<1>, C4<1>;
L_0x625d12d77350 .functor OR 1, L_0x625d12d77180, L_0x625d12d77290, C4<0>, C4<0>;
v0x625d12d4b120_0 .net "a", 0 0, L_0x625d12d77460;  1 drivers
v0x625d12d49de0_0 .net "b", 0 0, L_0x625d12d77500;  1 drivers
v0x625d12d3cde0_0 .net "c0", 0 0, L_0x625d12d77350;  1 drivers
v0x625d12d44480_0 .net "cin", 0 0, L_0x625d12d77700;  1 drivers
v0x625d12d3f860_0 .net "s0", 0 0, L_0x625d12d770c0;  1 drivers
v0x625d12d3bd30_0 .net "w1", 0 0, L_0x625d12d77050;  1 drivers
v0x625d12d39f10_0 .net "w2", 0 0, L_0x625d12d77180;  1 drivers
v0x625d12d66280_0 .net "w3", 0 0, L_0x625d12d77290;  1 drivers
S_0x625d12d663e0 .scope module, "f1" "full_adder" 3 38, 3 6 0, S_0x625d12d45f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s0";
    .port_info 4 /OUTPUT 1 "c0";
L_0x625d12d777a0 .functor XOR 1, L_0x625d12d77bb0, L_0x625d12d77dc0, C4<0>, C4<0>;
L_0x625d12d77810 .functor XOR 1, L_0x625d12d777a0, L_0x625d12d77eb0, C4<0>, C4<0>;
L_0x625d12d778d0 .functor AND 1, L_0x625d12d77bb0, L_0x625d12d77dc0, C4<1>, C4<1>;
L_0x625d12d779e0 .functor AND 1, L_0x625d12d777a0, L_0x625d12d77eb0, C4<1>, C4<1>;
L_0x625d12d77aa0 .functor OR 1, L_0x625d12d778d0, L_0x625d12d779e0, C4<0>, C4<0>;
v0x625d12d665e0_0 .net "a", 0 0, L_0x625d12d77bb0;  1 drivers
v0x625d12d666a0_0 .net "b", 0 0, L_0x625d12d77dc0;  1 drivers
v0x625d12d66760_0 .net "c0", 0 0, L_0x625d12d77aa0;  1 drivers
v0x625d12d66800_0 .net "cin", 0 0, L_0x625d12d77eb0;  1 drivers
v0x625d12d668c0_0 .net "s0", 0 0, L_0x625d12d77810;  1 drivers
v0x625d12d669d0_0 .net "w1", 0 0, L_0x625d12d777a0;  1 drivers
v0x625d12d66a90_0 .net "w2", 0 0, L_0x625d12d778d0;  1 drivers
v0x625d12d66b50_0 .net "w3", 0 0, L_0x625d12d779e0;  1 drivers
S_0x625d12d66cb0 .scope module, "f2" "full_adder" 3 39, 3 6 0, S_0x625d12d45f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s0";
    .port_info 4 /OUTPUT 1 "c0";
L_0x625d12d78120 .functor XOR 1, L_0x625d12d78560, L_0x625d12d78600, C4<0>, C4<0>;
L_0x625d12d78190 .functor XOR 1, L_0x625d12d78120, L_0x625d12d78830, C4<0>, C4<0>;
L_0x625d12d78250 .functor AND 1, L_0x625d12d78560, L_0x625d12d78600, C4<1>, C4<1>;
L_0x625d12d78360 .functor AND 1, L_0x625d12d78120, L_0x625d12d78830, C4<1>, C4<1>;
L_0x625d12d78450 .functor OR 1, L_0x625d12d78250, L_0x625d12d78360, C4<0>, C4<0>;
v0x625d12d66e90_0 .net "a", 0 0, L_0x625d12d78560;  1 drivers
v0x625d12d66f50_0 .net "b", 0 0, L_0x625d12d78600;  1 drivers
v0x625d12d67010_0 .net "c0", 0 0, L_0x625d12d78450;  1 drivers
v0x625d12d670b0_0 .net "cin", 0 0, L_0x625d12d78830;  1 drivers
v0x625d12d67170_0 .net "s0", 0 0, L_0x625d12d78190;  1 drivers
v0x625d12d67280_0 .net "w1", 0 0, L_0x625d12d78120;  1 drivers
v0x625d12d67340_0 .net "w2", 0 0, L_0x625d12d78250;  1 drivers
v0x625d12d67400_0 .net "w3", 0 0, L_0x625d12d78360;  1 drivers
S_0x625d12d67560 .scope module, "f3" "full_adder" 3 42, 3 6 0, S_0x625d12d45f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s0";
    .port_info 4 /OUTPUT 1 "c0";
L_0x625d12d788d0 .functor XOR 1, L_0x625d12d78d70, L_0x625d12d78fb0, C4<0>, C4<0>;
L_0x625d12d78940 .functor XOR 1, L_0x625d12d788d0, L_0x625d12d79050, C4<0>, C4<0>;
L_0x625d12d78a30 .functor AND 1, L_0x625d12d78d70, L_0x625d12d78fb0, C4<1>, C4<1>;
L_0x625d12d78b70 .functor AND 1, L_0x625d12d788d0, L_0x625d12d79050, C4<1>, C4<1>;
L_0x625d12d78c60 .functor OR 1, L_0x625d12d78a30, L_0x625d12d78b70, C4<0>, C4<0>;
v0x625d12d67740_0 .net "a", 0 0, L_0x625d12d78d70;  1 drivers
v0x625d12d67820_0 .net "b", 0 0, L_0x625d12d78fb0;  1 drivers
v0x625d12d678e0_0 .net "c0", 0 0, L_0x625d12d78c60;  1 drivers
v0x625d12d679b0_0 .net "cin", 0 0, L_0x625d12d79050;  1 drivers
v0x625d12d67a70_0 .net "s0", 0 0, L_0x625d12d78940;  1 drivers
v0x625d12d67b80_0 .net "w1", 0 0, L_0x625d12d788d0;  1 drivers
v0x625d12d67c40_0 .net "w2", 0 0, L_0x625d12d78a30;  1 drivers
v0x625d12d67d00_0 .net "w3", 0 0, L_0x625d12d78b70;  1 drivers
S_0x625d12d67e60 .scope module, "f4" "full_adder" 3 43, 3 6 0, S_0x625d12d45f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s0";
    .port_info 4 /OUTPUT 1 "c0";
L_0x625d12d792a0 .functor XOR 1, L_0x625d12d796f0, L_0x625d12d79790, C4<0>, C4<0>;
L_0x625d12d79310 .functor XOR 1, L_0x625d12d792a0, L_0x625d12d799f0, C4<0>, C4<0>;
L_0x625d12d793b0 .functor AND 1, L_0x625d12d796f0, L_0x625d12d79790, C4<1>, C4<1>;
L_0x625d12d794f0 .functor AND 1, L_0x625d12d792a0, L_0x625d12d799f0, C4<1>, C4<1>;
L_0x625d12d795e0 .functor OR 1, L_0x625d12d793b0, L_0x625d12d794f0, C4<0>, C4<0>;
v0x625d12d68090_0 .net "a", 0 0, L_0x625d12d796f0;  1 drivers
v0x625d12d68170_0 .net "b", 0 0, L_0x625d12d79790;  1 drivers
v0x625d12d68230_0 .net "c0", 0 0, L_0x625d12d795e0;  1 drivers
v0x625d12d682d0_0 .net "cin", 0 0, L_0x625d12d799f0;  1 drivers
v0x625d12d68390_0 .net "s0", 0 0, L_0x625d12d79310;  1 drivers
v0x625d12d684a0_0 .net "w1", 0 0, L_0x625d12d792a0;  1 drivers
v0x625d12d68560_0 .net "w2", 0 0, L_0x625d12d793b0;  1 drivers
v0x625d12d68620_0 .net "w3", 0 0, L_0x625d12d794f0;  1 drivers
S_0x625d12d68780 .scope module, "f5" "full_adder" 3 44, 3 6 0, S_0x625d12d45f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s0";
    .port_info 4 /OUTPUT 1 "c0";
L_0x625d12d79a90 .functor XOR 1, L_0x625d12d79ee0, L_0x625d12d7a150, C4<0>, C4<0>;
L_0x625d12d79b00 .functor XOR 1, L_0x625d12d79a90, L_0x625d12d7a1f0, C4<0>, C4<0>;
L_0x625d12d79ba0 .functor AND 1, L_0x625d12d79ee0, L_0x625d12d7a150, C4<1>, C4<1>;
L_0x625d12d79ce0 .functor AND 1, L_0x625d12d79a90, L_0x625d12d7a1f0, C4<1>, C4<1>;
L_0x625d12d79dd0 .functor OR 1, L_0x625d12d79ba0, L_0x625d12d79ce0, C4<0>, C4<0>;
v0x625d12d68960_0 .net "a", 0 0, L_0x625d12d79ee0;  1 drivers
v0x625d12d68a40_0 .net "b", 0 0, L_0x625d12d7a150;  1 drivers
v0x625d12d68b00_0 .net "c0", 0 0, L_0x625d12d79dd0;  1 drivers
v0x625d12d68bd0_0 .net "cin", 0 0, L_0x625d12d7a1f0;  1 drivers
v0x625d12d68c90_0 .net "s0", 0 0, L_0x625d12d79b00;  1 drivers
v0x625d12d68da0_0 .net "w1", 0 0, L_0x625d12d79a90;  1 drivers
v0x625d12d68e60_0 .net "w2", 0 0, L_0x625d12d79ba0;  1 drivers
v0x625d12d68f20_0 .net "w3", 0 0, L_0x625d12d79ce0;  1 drivers
S_0x625d12d69080 .scope module, "f6" "full_adder" 3 48, 3 6 0, S_0x625d12d45f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s0";
    .port_info 4 /OUTPUT 1 "c0";
L_0x625d12d7adb0 .functor XOR 1, L_0x625d12d7b1c0, L_0x625d12d7b460, C4<0>, C4<0>;
L_0x625d12d7ae20 .functor XOR 1, L_0x625d12d7adb0, L_0x625d12d7b500, C4<0>, C4<0>;
L_0x625d12d7aee0 .functor AND 1, L_0x625d12d7b1c0, L_0x625d12d7b460, C4<1>, C4<1>;
L_0x625d12d7aff0 .functor AND 1, L_0x625d12d7adb0, L_0x625d12d7b500, C4<1>, C4<1>;
L_0x625d12d7b0b0 .functor OR 1, L_0x625d12d7aee0, L_0x625d12d7aff0, C4<0>, C4<0>;
v0x625d12d69260_0 .net "a", 0 0, L_0x625d12d7b1c0;  1 drivers
v0x625d12d69340_0 .net "b", 0 0, L_0x625d12d7b460;  1 drivers
v0x625d12d69400_0 .net "c0", 0 0, L_0x625d12d7b0b0;  1 drivers
v0x625d12d694d0_0 .net "cin", 0 0, L_0x625d12d7b500;  1 drivers
v0x625d12d69590_0 .net "s0", 0 0, L_0x625d12d7ae20;  1 drivers
v0x625d12d696a0_0 .net "w1", 0 0, L_0x625d12d7adb0;  1 drivers
v0x625d12d69760_0 .net "w2", 0 0, L_0x625d12d7aee0;  1 drivers
v0x625d12d69820_0 .net "w3", 0 0, L_0x625d12d7aff0;  1 drivers
S_0x625d12d69980 .scope module, "f7" "full_adder" 3 49, 3 6 0, S_0x625d12d45f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s0";
    .port_info 4 /OUTPUT 1 "c0";
L_0x625d12d7bc30 .functor XOR 1, L_0x625d12d7c040, L_0x625d12d7c300, C4<0>, C4<0>;
L_0x625d12d7bca0 .functor XOR 1, L_0x625d12d7bc30, L_0x625d12d7c3a0, C4<0>, C4<0>;
L_0x625d12d7bd60 .functor AND 1, L_0x625d12d7c040, L_0x625d12d7c300, C4<1>, C4<1>;
L_0x625d12d7be70 .functor AND 1, L_0x625d12d7bc30, L_0x625d12d7c3a0, C4<1>, C4<1>;
L_0x625d12d7bf30 .functor OR 1, L_0x625d12d7bd60, L_0x625d12d7be70, C4<0>, C4<0>;
v0x625d12d69be0_0 .net "a", 0 0, L_0x625d12d7c040;  1 drivers
v0x625d12d69cc0_0 .net "b", 0 0, L_0x625d12d7c300;  1 drivers
v0x625d12d69d80_0 .net "c0", 0 0, L_0x625d12d7bf30;  1 drivers
v0x625d12d69e50_0 .net "cin", 0 0, L_0x625d12d7c3a0;  1 drivers
v0x625d12d69f10_0 .net "s0", 0 0, L_0x625d12d7bca0;  1 drivers
v0x625d12d6a020_0 .net "w1", 0 0, L_0x625d12d7bc30;  1 drivers
v0x625d12d6a0e0_0 .net "w2", 0 0, L_0x625d12d7bd60;  1 drivers
v0x625d12d6a1a0_0 .net "w3", 0 0, L_0x625d12d7be70;  1 drivers
S_0x625d12d6a300 .scope generate, "genblk1[0]" "genblk1[0]" 3 22, 3 22 0, S_0x625d12d45f10;
 .timescale 0 0;
P_0x625d12d68040 .param/l "g" 1 3 22, +C4<00>;
S_0x625d12d6a590 .scope generate, "genblk1[0]" "genblk1[0]" 3 23, 3 23 0, S_0x625d12d6a300;
 .timescale 0 0;
P_0x625d12d6a790 .param/l "h" 1 3 23, +C4<00>;
L_0x625d12d728c0 .functor AND 1, L_0x625d12d729c0, L_0x625d12d72ab0, C4<1>, C4<1>;
v0x625d12d6a870_0 .net *"_ivl_1", 0 0, L_0x625d12d729c0;  1 drivers
v0x625d12d6a950_0 .net *"_ivl_2", 0 0, L_0x625d12d72ab0;  1 drivers
S_0x625d12d6aa30 .scope generate, "genblk1[1]" "genblk1[1]" 3 23, 3 23 0, S_0x625d12d6a300;
 .timescale 0 0;
P_0x625d12d6ac50 .param/l "h" 1 3 23, +C4<01>;
L_0x625d12d72bf0 .functor AND 1, L_0x625d12d72c60, L_0x625d12d72d50, C4<1>, C4<1>;
v0x625d12d6ad10_0 .net *"_ivl_1", 0 0, L_0x625d12d72c60;  1 drivers
v0x625d12d6adf0_0 .net *"_ivl_2", 0 0, L_0x625d12d72d50;  1 drivers
S_0x625d12d6aed0 .scope generate, "genblk1[2]" "genblk1[2]" 3 23, 3 23 0, S_0x625d12d6a300;
 .timescale 0 0;
P_0x625d12d6b0d0 .param/l "h" 1 3 23, +C4<010>;
L_0x625d12d72e70 .functor AND 1, L_0x625d12d72ee0, L_0x625d12d72fd0, C4<1>, C4<1>;
v0x625d12d6b190_0 .net *"_ivl_1", 0 0, L_0x625d12d72ee0;  1 drivers
v0x625d12d6b270_0 .net *"_ivl_2", 0 0, L_0x625d12d72fd0;  1 drivers
S_0x625d12d6b350 .scope generate, "genblk1[3]" "genblk1[3]" 3 23, 3 23 0, S_0x625d12d6a300;
 .timescale 0 0;
P_0x625d12d6b550 .param/l "h" 1 3 23, +C4<011>;
L_0x625d12d73140 .functor AND 1, L_0x625d12d731b0, L_0x625d12d73250, C4<1>, C4<1>;
v0x625d12d6b630_0 .net *"_ivl_1", 0 0, L_0x625d12d731b0;  1 drivers
v0x625d12d6b710_0 .net *"_ivl_2", 0 0, L_0x625d12d73250;  1 drivers
S_0x625d12d6b7f0 .scope generate, "genblk1[1]" "genblk1[1]" 3 22, 3 22 0, S_0x625d12d45f10;
 .timescale 0 0;
P_0x625d12d6b9f0 .param/l "g" 1 3 22, +C4<01>;
S_0x625d12d6bad0 .scope generate, "genblk1[0]" "genblk1[0]" 3 23, 3 23 0, S_0x625d12d6b7f0;
 .timescale 0 0;
P_0x625d12d6bcd0 .param/l "h" 1 3 23, +C4<00>;
L_0x625d12d73390 .functor AND 1, L_0x625d12d73430, L_0x625d12d73520, C4<1>, C4<1>;
v0x625d12d6bdb0_0 .net *"_ivl_1", 0 0, L_0x625d12d73430;  1 drivers
v0x625d12d6be90_0 .net *"_ivl_2", 0 0, L_0x625d12d73520;  1 drivers
S_0x625d12d6bf70 .scope generate, "genblk1[1]" "genblk1[1]" 3 23, 3 23 0, S_0x625d12d6b7f0;
 .timescale 0 0;
P_0x625d12d6c190 .param/l "h" 1 3 23, +C4<01>;
L_0x625d12d73670 .functor AND 1, L_0x625d12d73710, L_0x625d12d737b0, C4<1>, C4<1>;
v0x625d12d6c250_0 .net *"_ivl_1", 0 0, L_0x625d12d73710;  1 drivers
v0x625d12d6c330_0 .net *"_ivl_2", 0 0, L_0x625d12d737b0;  1 drivers
S_0x625d12d6c410 .scope generate, "genblk1[2]" "genblk1[2]" 3 23, 3 23 0, S_0x625d12d6b7f0;
 .timescale 0 0;
P_0x625d12d6c640 .param/l "h" 1 3 23, +C4<010>;
L_0x625d12d73910 .functor AND 1, L_0x625d12d739b0, L_0x625d12d73aa0, C4<1>, C4<1>;
v0x625d12d6c700_0 .net *"_ivl_1", 0 0, L_0x625d12d739b0;  1 drivers
v0x625d12d6c7e0_0 .net *"_ivl_2", 0 0, L_0x625d12d73aa0;  1 drivers
S_0x625d12d6c8c0 .scope generate, "genblk1[3]" "genblk1[3]" 3 23, 3 23 0, S_0x625d12d6b7f0;
 .timescale 0 0;
P_0x625d12d6cac0 .param/l "h" 1 3 23, +C4<011>;
L_0x625d12d738a0 .functor AND 1, L_0x625d12d73d50, L_0x625d12d73e40, C4<1>, C4<1>;
v0x625d12d6cba0_0 .net *"_ivl_1", 0 0, L_0x625d12d73d50;  1 drivers
v0x625d12d6cc80_0 .net *"_ivl_2", 0 0, L_0x625d12d73e40;  1 drivers
S_0x625d12d6cd60 .scope generate, "genblk1[2]" "genblk1[2]" 3 22, 3 22 0, S_0x625d12d45f10;
 .timescale 0 0;
P_0x625d12d6cf60 .param/l "g" 1 3 22, +C4<010>;
S_0x625d12d6d040 .scope generate, "genblk1[0]" "genblk1[0]" 3 23, 3 23 0, S_0x625d12d6cd60;
 .timescale 0 0;
P_0x625d12d6d240 .param/l "h" 1 3 23, +C4<00>;
L_0x625d12d73fc0 .functor AND 1, L_0x625d12d74060, L_0x625d12d74150, C4<1>, C4<1>;
v0x625d12d6d320_0 .net *"_ivl_1", 0 0, L_0x625d12d74060;  1 drivers
v0x625d12d6d400_0 .net *"_ivl_2", 0 0, L_0x625d12d74150;  1 drivers
S_0x625d12d6d4e0 .scope generate, "genblk1[1]" "genblk1[1]" 3 23, 3 23 0, S_0x625d12d6cd60;
 .timescale 0 0;
P_0x625d12d6d700 .param/l "h" 1 3 23, +C4<01>;
L_0x625d12d742e0 .functor AND 1, L_0x625d12d74380, L_0x625d12d74470, C4<1>, C4<1>;
v0x625d12d6d7c0_0 .net *"_ivl_1", 0 0, L_0x625d12d74380;  1 drivers
v0x625d12d6d8a0_0 .net *"_ivl_2", 0 0, L_0x625d12d74470;  1 drivers
S_0x625d12d6d980 .scope generate, "genblk1[2]" "genblk1[2]" 3 23, 3 23 0, S_0x625d12d6cd60;
 .timescale 0 0;
P_0x625d12d6dbb0 .param/l "h" 1 3 23, +C4<010>;
L_0x625d12d74610 .functor AND 1, L_0x625d12d74240, L_0x625d12d74700, C4<1>, C4<1>;
v0x625d12d6dc70_0 .net *"_ivl_1", 0 0, L_0x625d12d74240;  1 drivers
v0x625d12d6dd50_0 .net *"_ivl_2", 0 0, L_0x625d12d74700;  1 drivers
S_0x625d12d6de30 .scope generate, "genblk1[3]" "genblk1[3]" 3 23, 3 23 0, S_0x625d12d6cd60;
 .timescale 0 0;
P_0x625d12d6e030 .param/l "h" 1 3 23, +C4<011>;
L_0x625d12d748b0 .functor AND 1, L_0x625d12d74950, L_0x625d12d74a40, C4<1>, C4<1>;
v0x625d12d6e110_0 .net *"_ivl_1", 0 0, L_0x625d12d74950;  1 drivers
v0x625d12d6e1f0_0 .net *"_ivl_2", 0 0, L_0x625d12d74a40;  1 drivers
S_0x625d12d6e2d0 .scope generate, "genblk1[3]" "genblk1[3]" 3 22, 3 22 0, S_0x625d12d45f10;
 .timescale 0 0;
P_0x625d12d6e4d0 .param/l "g" 1 3 22, +C4<011>;
S_0x625d12d6e5b0 .scope generate, "genblk1[0]" "genblk1[0]" 3 23, 3 23 0, S_0x625d12d6e2d0;
 .timescale 0 0;
P_0x625d12d6e7b0 .param/l "h" 1 3 23, +C4<00>;
L_0x625d12d74c00 .functor AND 1, L_0x625d12d74ca0, L_0x625d12d74d90, C4<1>, C4<1>;
v0x625d12d6e890_0 .net *"_ivl_1", 0 0, L_0x625d12d74ca0;  1 drivers
v0x625d12d6e970_0 .net *"_ivl_2", 0 0, L_0x625d12d74d90;  1 drivers
S_0x625d12d6ea50 .scope generate, "genblk1[1]" "genblk1[1]" 3 23, 3 23 0, S_0x625d12d6e2d0;
 .timescale 0 0;
P_0x625d12d6ec70 .param/l "h" 1 3 23, +C4<01>;
L_0x625d12d74f60 .functor AND 1, L_0x625d12d75000, L_0x625d12d750f0, C4<1>, C4<1>;
v0x625d12d6ed30_0 .net *"_ivl_1", 0 0, L_0x625d12d75000;  1 drivers
v0x625d12d6ee10_0 .net *"_ivl_2", 0 0, L_0x625d12d750f0;  1 drivers
S_0x625d12d6eef0 .scope generate, "genblk1[2]" "genblk1[2]" 3 23, 3 23 0, S_0x625d12d6e2d0;
 .timescale 0 0;
P_0x625d12d6f120 .param/l "h" 1 3 23, +C4<010>;
L_0x625d12d752d0 .functor AND 1, L_0x625d12d75370, L_0x625d12d75670, C4<1>, C4<1>;
v0x625d12d6f1e0_0 .net *"_ivl_1", 0 0, L_0x625d12d75370;  1 drivers
v0x625d12d6f2c0_0 .net *"_ivl_2", 0 0, L_0x625d12d75670;  1 drivers
S_0x625d12d6f3a0 .scope generate, "genblk1[3]" "genblk1[3]" 3 23, 3 23 0, S_0x625d12d6e2d0;
 .timescale 0 0;
P_0x625d12d6f5a0 .param/l "h" 1 3 23, +C4<011>;
L_0x625d12d75fc0 .functor AND 1, L_0x625d12d76080, L_0x625d12d76280, C4<1>, C4<1>;
v0x625d12d6f680_0 .net *"_ivl_1", 0 0, L_0x625d12d76080;  1 drivers
v0x625d12d6f760_0 .net *"_ivl_2", 0 0, L_0x625d12d76280;  1 drivers
S_0x625d12d6f840 .scope module, "h0" "half_adder" 3 32, 3 1 0, S_0x625d12d45f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s0";
    .port_info 3 /OUTPUT 1 "c0";
L_0x625d12d76580 .functor XOR 1, L_0x625d12d76700, L_0x625d12d767a0, C4<0>, C4<0>;
L_0x625d12d765f0 .functor AND 1, L_0x625d12d76700, L_0x625d12d767a0, C4<1>, C4<1>;
v0x625d12d6fac0_0 .net "a", 0 0, L_0x625d12d76700;  1 drivers
v0x625d12d6fba0_0 .net "b", 0 0, L_0x625d12d767a0;  1 drivers
v0x625d12d6fc60_0 .net "c0", 0 0, L_0x625d12d765f0;  1 drivers
v0x625d12d6fd30_0 .net "s0", 0 0, L_0x625d12d76580;  1 drivers
S_0x625d12d6fea0 .scope module, "h1" "half_adder" 3 33, 3 1 0, S_0x625d12d45f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s0";
    .port_info 3 /OUTPUT 1 "c0";
L_0x625d12d76460 .functor XOR 1, L_0x625d12d769c0, L_0x625d12d76a60, C4<0>, C4<0>;
L_0x625d12d764d0 .functor AND 1, L_0x625d12d769c0, L_0x625d12d76a60, C4<1>, C4<1>;
v0x625d12d700f0_0 .net "a", 0 0, L_0x625d12d769c0;  1 drivers
v0x625d12d701d0_0 .net "b", 0 0, L_0x625d12d76a60;  1 drivers
v0x625d12d70290_0 .net "c0", 0 0, L_0x625d12d764d0;  1 drivers
v0x625d12d70360_0 .net "s0", 0 0, L_0x625d12d76460;  1 drivers
S_0x625d12d704d0 .scope module, "h2" "half_adder" 3 34, 3 1 0, S_0x625d12d45f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s0";
    .port_info 3 /OUTPUT 1 "c0";
L_0x625d12d76c40 .functor XOR 1, L_0x625d12d76dc0, L_0x625d12d76e60, C4<0>, C4<0>;
L_0x625d12d76cb0 .functor AND 1, L_0x625d12d76dc0, L_0x625d12d76e60, C4<1>, C4<1>;
v0x625d12d70720_0 .net "a", 0 0, L_0x625d12d76dc0;  1 drivers
v0x625d12d70800_0 .net "b", 0 0, L_0x625d12d76e60;  1 drivers
v0x625d12d708c0_0 .net "c0", 0 0, L_0x625d12d76cb0;  1 drivers
v0x625d12d70990_0 .net "s0", 0 0, L_0x625d12d76c40;  1 drivers
S_0x625d12d70b00 .scope module, "h3" "half_adder" 3 47, 3 1 0, S_0x625d12d45f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s0";
    .port_info 3 /OUTPUT 1 "c0";
L_0x625d12d7a900 .functor XOR 1, L_0x625d12d7aa80, L_0x625d12d7ad10, C4<0>, C4<0>;
L_0x625d12d7a970 .functor AND 1, L_0x625d12d7aa80, L_0x625d12d7ad10, C4<1>, C4<1>;
v0x625d12d70d50_0 .net "a", 0 0, L_0x625d12d7aa80;  1 drivers
v0x625d12d70e30_0 .net "b", 0 0, L_0x625d12d7ad10;  1 drivers
v0x625d12d70ef0_0 .net "c0", 0 0, L_0x625d12d7a970;  1 drivers
v0x625d12d70fc0_0 .net "s0", 0 0, L_0x625d12d7a900;  1 drivers
    .scope S_0x625d12d4a980;
T_0 ;
    %vpi_call 2 8 "$monitor", "A = %b: B = %b --> P = %b, P(dec) = %0d", v0x625d12d72600_0, v0x625d12d726f0_0, v0x625d12d727c0_0, v0x625d12d727c0_0 {0 0 0};
    %vpi_call 2 9 "$dumpfile", "tb_array_multiplier.vcd" {0 0 0};
    %vpi_call 2 10 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x625d12d4a980 {0 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x625d12d72600_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x625d12d726f0_0, 0, 4;
    %delay 3, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x625d12d72600_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x625d12d726f0_0, 0, 4;
    %delay 3, 0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x625d12d72600_0, 0, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x625d12d726f0_0, 0, 4;
    %delay 3, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x625d12d72600_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x625d12d726f0_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 16 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_array_multiplier.v";
    "array_multiplier.v";
