##Data Import Section

read_file -type sgdc ../script/Spyglass.sgdc
read_file -type verilog ../src/top.sv
#BackRefFile:../script/Spyglass_CDC.tcl #LineNumber:6
read_file -type verilog ../sim/data_array/data_array_rtl.sv
#BackRefFile:../script/Spyglass_CDC.tcl #LineNumber:7
read_file -type verilog ../sim/tag_array/tag_array_rtl.sv
#BackRefFile:../script/Spyglass_CDC.tcl #LineNumber:8
read_file -type verilog ../sim/SRAM/SRAM_rtl.sv
#BackRefFile:../script/Spyglass_CDC.tcl #LineNumber:9

##Common Options Section

set_option projectwdir .
set_option language_mode mixed
set_option designread_enable_synthesis no
set_option designread_disable_flatten no
set_option enableSV yes
set_option stop { tag_array data_array SRAM }
set_option incdir { ../include ../src ../src/AXI ../sim/data_array ../sim/SRAM ../sim/tag_array }


##Goal Setup Section

current_methodology $SPYGLASS_HOME/GuideWare/latest/block/rtl_handoff


current_goal cdc/cdc_setup_check -alltop
set_parameter fa_atime 100


current_goal cdc/cdc_verify -alltop
set_parameter fa_atime 100

