$comment Generated by Amaranth $end
$date 2025-08-04 16:45:43.777593 $end
$timescale 1 fs $end
$scope module bench $end
$scope module top $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 2 # bus__addr $end
$var wire 2 $ bus__addr$3 $end
$var wire 8 % bus__r_data $end
$var wire 8 & bus__r_data$5 $end
$var wire 1 ' bus__r_stb $end
$var wire 1 ( bus__r_stb$7 $end
$var wire 8 ) bus__w_data $end
$var wire 8 * bus__w_data$9 $end
$var wire 1 + bus__w_stb $end
$var wire 1 , bus__w_stb$11 $end
$var wire 1 - pins__0__i $end
$var wire 4 . pins__gpio__i $end
$var wire 4 / pins__gpio__o $end
$var wire 1 0 pins__0__o $end
$var wire 4 1 pins__gpio__oe $end
$var wire 1 2 pins__0__oe $end
$var wire 1 3 pins__1__i $end
$var wire 1 4 pins__1__o $end
$var wire 1 5 pins__1__oe $end
$var wire 1 6 pins__2__i $end
$var wire 1 7 pins__2__o $end
$var wire 1 8 pins__2__oe $end
$var wire 1 9 pins__3__i $end
$var wire 1 : pins__3__o $end
$var wire 1 ; pins__3__oe $end
$scope module _gpio $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 2 # bus__addr$1 $end
$var wire 8 & bus__r_data $end
$var wire 1 ' bus__r_stb$5 $end
$var wire 8 ) bus__w_data$7 $end
$var wire 1 + bus__w_stb$9 $end
$var wire 1 - pins__0__i $end
$var wire 1 0 pins__0__o $end
$var wire 1 2 pins__0__oe $end
$var wire 1 3 pins__1__i $end
$var wire 1 4 pins__1__o $end
$var wire 1 5 pins__1__oe $end
$var wire 1 6 pins__2__i $end
$var wire 1 7 pins__2__o $end
$var wire 1 8 pins__2__oe $end
$var wire 1 9 pins__3__i $end
$var wire 1 : pins__3__o $end
$var wire 1 ; pins__3__oe $end
$var wire 2 < bus__addr $end
$var wire 8 = bus__r_data$3 $end
$var wire 1 > bus__r_stb $end
$var wire 8 ? bus__w_data $end
$var wire 1 @ bus__w_stb $end
$var wire 1 A r_data $end
$var wire 1 B pin_0_i_sync_ff_1 $end
$var wire 1 C w_stb $end
$var wire 1 D w_data $end
$var wire 1 E set $end
$var wire 1 F w_stb$15 $end
$var wire 1 G w_data$16 $end
$var wire 1 H clr $end
$var string 1 I data $end
$var wire 1 J data$20 $end
$var wire 4 K alt_mode $end
$var wire 1 L r_data$23 $end
$var wire 1 M pin_1_i_sync_ff_1 $end
$var wire 1 N w_stb$25 $end
$var wire 1 O w_data$26 $end
$var wire 1 P set$27 $end
$var wire 1 Q w_stb$28 $end
$var wire 1 R w_data$29 $end
$var wire 1 S clr$30 $end
$var string 1 T data$31 $end
$var wire 1 U data$33 $end
$var wire 1 V r_data$35 $end
$var wire 1 W pin_2_i_sync_ff_1 $end
$var wire 1 X w_stb$37 $end
$var wire 1 Y w_data$38 $end
$var wire 1 Z set$39 $end
$var wire 1 [ w_stb$40 $end
$var wire 1 \ w_data$41 $end
$var wire 1 ] clr$42 $end
$var string 1 ^ data$43 $end
$var wire 1 _ data$45 $end
$var wire 1 ` r_data$47 $end
$var wire 1 a pin_3_i_sync_ff_1 $end
$var wire 1 b w_stb$49 $end
$var wire 1 c w_data$50 $end
$var wire 1 d set$51 $end
$var wire 1 e w_stb$52 $end
$var wire 1 f w_data$53 $end
$var wire 1 g clr$54 $end
$var string 1 h data$55 $end
$var wire 1 i data$57 $end
$var wire 1 j pin_0_i_sync_ff_0 $end
$var wire 1 k pin_1_i_sync_ff_0 $end
$var wire 1 l pin_2_i_sync_ff_0 $end
$var wire 1 m pin_3_i_sync_ff_0 $end
$scope module bridge $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 2 < bus__addr$1 $end
$var wire 8 = bus__r_data $end
$var wire 1 > bus__r_stb$5 $end
$var wire 8 ? bus__w_data$7 $end
$var wire 1 @ bus__w_stb$9 $end
$var wire 1 A r_data $end
$var wire 1 C w_stb $end
$var wire 1 D w_data $end
$var wire 1 E set $end
$var wire 1 F w_stb$47 $end
$var wire 1 G w_data$46 $end
$var wire 1 H clr $end
$var string 1 I data $end
$var wire 1 J data$32 $end
$var wire 1 L r_data$23 $end
$var wire 1 N w_stb$49 $end
$var wire 1 O w_data$48 $end
$var wire 1 P set$33 $end
$var wire 1 Q w_stb$51 $end
$var wire 1 R w_data$50 $end
$var wire 1 S clr$34 $end
$var string 1 T data$17 $end
$var wire 1 U data$35 $end
$var wire 1 V r_data$24 $end
$var wire 1 X w_stb$53 $end
$var wire 1 Y w_data$52 $end
$var wire 1 Z set$36 $end
$var wire 1 [ w_stb$55 $end
$var wire 1 \ w_data$54 $end
$var wire 1 ] clr$37 $end
$var string 1 ^ data$18 $end
$var wire 1 _ data$38 $end
$var wire 1 ` r_data$25 $end
$var wire 1 b w_stb$57 $end
$var wire 1 c w_data$56 $end
$var wire 1 d set$39 $end
$var wire 1 e w_stb$59 $end
$var wire 1 f w_data$58 $end
$var wire 1 g clr$40 $end
$var string 1 h data$19 $end
$var wire 1 i data$41 $end
$var wire 2 n bus__addr $end
$var wire 8 o bus__r_data$3 $end
$var wire 1 p bus__r_stb $end
$var wire 8 q bus__w_data $end
$var wire 1 r bus__w_stb $end
$var wire 8 s element__r_data $end
$var wire 1 t element__r_stb $end
$var wire 8 u element__w_data $end
$var wire 1 v element__w_stb $end
$var wire 4 w element__r_data$20 $end
$var wire 1 x element__r_stb$21 $end
$var wire 4 y element__r_data$26 $end
$var wire 1 z element__r_stb$27 $end
$var wire 4 { element__w_data$28 $end
$var wire 1 | element__w_stb$29 $end
$var wire 8 } element__w_data$42 $end
$var wire 1 ~ element__w_stb$43 $end
$scope module Input $end
$var wire 1 A r_data $end
$var wire 1 L r_data$11 $end
$var wire 1 V r_data$12 $end
$var wire 1 ` r_data$13 $end
$var wire 4 w element__r_data $end
$var wire 1 x element__r_stb $end
$var wire 1 :! port__r_data $end
$var wire 1 ;! port__r_stb $end
$var wire 1 <! port__r_data$4 $end
$var wire 1 =! port__r_stb$5 $end
$var wire 1 >! port__r_data$6 $end
$var wire 1 ?! port__r_stb$7 $end
$var wire 1 @! port__r_data$8 $end
$var wire 1 A! port__r_stb$9 $end
$scope module pin__0 $end
$var wire 1 A r_data $end
$var wire 1 :! port__r_data $end
$var wire 1 ;! port__r_stb $end
$var wire 1 B! r_stb $end
$upscope $end
$scope module pin__1 $end
$var wire 1 L r_data $end
$var wire 1 <! port__r_data $end
$var wire 1 =! port__r_stb $end
$var wire 1 C! r_stb $end
$upscope $end
$scope module pin__2 $end
$var wire 1 V r_data $end
$var wire 1 >! port__r_data $end
$var wire 1 ?! port__r_stb $end
$var wire 1 D! r_stb $end
$upscope $end
$scope module pin__3 $end
$var wire 1 ` r_data $end
$var wire 1 @! port__r_data $end
$var wire 1 A! port__r_stb $end
$var wire 1 E! r_stb $end
$upscope $end
$upscope $end
$scope module Mode $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var string 1 I data $end
$var string 1 T data$23 $end
$var string 1 ^ data$24 $end
$var string 1 h data$25 $end
$var wire 8 s element__r_data $end
$var wire 1 t element__r_stb $end
$var wire 8 u element__w_data $end
$var wire 1 v element__w_stb $end
$var wire 2 &! port__r_data $end
$var wire 1 '! port__r_stb $end
$var wire 2 (! port__w_data $end
$var wire 1 )! port__w_stb $end
$var wire 2 *! port__r_data$8 $end
$var wire 1 +! port__r_stb$9 $end
$var wire 2 ,! port__w_data$10 $end
$var wire 1 -! port__w_stb$11 $end
$var wire 2 .! port__r_data$12 $end
$var wire 1 /! port__r_stb$13 $end
$var wire 2 0! port__w_data$14 $end
$var wire 1 1! port__w_stb$15 $end
$var wire 2 2! port__r_data$16 $end
$var wire 1 3! port__r_stb$17 $end
$var wire 2 4! port__w_data$18 $end
$var wire 1 5! port__w_stb$19 $end
$scope module pin__0 $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var string 1 I data $end
$var wire 2 &! port__r_data $end
$var wire 2 (! port__w_data $end
$var wire 1 )! port__w_stb $end
$var string 1 6! _storage $end
$upscope $end
$scope module pin__1 $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var string 1 T data $end
$var wire 2 *! port__r_data $end
$var wire 2 ,! port__w_data $end
$var wire 1 -! port__w_stb $end
$var string 1 7! _storage $end
$upscope $end
$scope module pin__2 $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var string 1 ^ data $end
$var wire 2 .! port__r_data $end
$var wire 2 0! port__w_data $end
$var wire 1 1! port__w_stb $end
$var string 1 8! _storage $end
$upscope $end
$scope module pin__3 $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var string 1 h data $end
$var wire 2 2! port__r_data $end
$var wire 2 4! port__w_data $end
$var wire 1 5! port__w_stb $end
$var string 1 9! _storage $end
$upscope $end
$upscope $end
$scope module Output $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 E set $end
$var wire 1 H clr $end
$var wire 1 J data $end
$var wire 1 P set$25 $end
$var wire 1 S clr$26 $end
$var wire 1 U data$27 $end
$var wire 1 Z set$28 $end
$var wire 1 ] clr$29 $end
$var wire 1 _ data$30 $end
$var wire 1 d set$31 $end
$var wire 1 g clr$32 $end
$var wire 1 i data$33 $end
$var wire 4 y element__r_data $end
$var wire 1 z element__r_stb $end
$var wire 4 { element__w_data $end
$var wire 1 | element__w_stb $end
$var wire 1 F! port__r_data $end
$var wire 1 G! port__r_stb $end
$var wire 1 H! port__w_data $end
$var wire 1 I! port__w_stb $end
$var wire 1 J! port__r_data$8 $end
$var wire 1 K! port__r_stb$9 $end
$var wire 1 L! port__w_data$10 $end
$var wire 1 M! port__w_stb$11 $end
$var wire 1 N! port__r_data$12 $end
$var wire 1 O! port__r_stb$13 $end
$var wire 1 P! port__w_data$14 $end
$var wire 1 Q! port__w_stb$15 $end
$var wire 1 R! port__r_data$16 $end
$var wire 1 S! port__r_stb$17 $end
$var wire 1 T! port__w_data$18 $end
$var wire 1 U! port__w_stb$19 $end
$scope module pin__0 $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 E set $end
$var wire 1 H clr $end
$var wire 1 J data $end
$var wire 1 F! port__r_data $end
$var wire 1 H! port__w_data $end
$var wire 1 I! port__w_stb $end
$var wire 1 V! _storage $end
$upscope $end
$scope module pin__1 $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 P set $end
$var wire 1 S clr $end
$var wire 1 U data $end
$var wire 1 J! port__r_data $end
$var wire 1 L! port__w_data $end
$var wire 1 M! port__w_stb $end
$var wire 1 W! _storage $end
$upscope $end
$scope module pin__2 $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 Z set $end
$var wire 1 ] clr $end
$var wire 1 _ data $end
$var wire 1 N! port__r_data $end
$var wire 1 P! port__w_data $end
$var wire 1 Q! port__w_stb $end
$var wire 1 X! _storage $end
$upscope $end
$scope module pin__3 $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 d set $end
$var wire 1 g clr $end
$var wire 1 i data $end
$var wire 1 R! port__r_data $end
$var wire 1 T! port__w_data $end
$var wire 1 U! port__w_stb $end
$var wire 1 Y! _storage $end
$upscope $end
$upscope $end
$scope module SetClr $end
$var wire 1 C w_stb $end
$var wire 1 D w_data $end
$var wire 1 F w_stb$21 $end
$var wire 1 G w_data$20 $end
$var wire 1 N w_stb$23 $end
$var wire 1 O w_data$22 $end
$var wire 1 Q w_stb$25 $end
$var wire 1 R w_data$24 $end
$var wire 1 X w_stb$27 $end
$var wire 1 Y w_data$26 $end
$var wire 1 [ w_stb$29 $end
$var wire 1 \ w_data$28 $end
$var wire 1 b w_stb$31 $end
$var wire 1 c w_data$30 $end
$var wire 1 e w_stb$33 $end
$var wire 1 f w_data$32 $end
$var wire 8 } element__w_data $end
$var wire 1 ~ element__w_stb $end
$var wire 1 Z! port__w_data $end
$var wire 1 [! port__w_stb $end
$var wire 1 \! port__w_data$4 $end
$var wire 1 ]! port__w_stb$5 $end
$var wire 1 ^! port__w_data$6 $end
$var wire 1 _! port__w_stb$7 $end
$var wire 1 `! port__w_data$8 $end
$var wire 1 a! port__w_stb$9 $end
$var wire 1 b! port__w_data$10 $end
$var wire 1 c! port__w_stb$11 $end
$var wire 1 d! port__w_data$12 $end
$var wire 1 e! port__w_stb$13 $end
$var wire 1 f! port__w_data$14 $end
$var wire 1 g! port__w_stb$15 $end
$var wire 1 h! port__w_data$16 $end
$var wire 1 i! port__w_stb$17 $end
$scope module pin__0__clr $end
$var wire 1 F w_stb $end
$var wire 1 G w_data $end
$var wire 1 \! port__w_data $end
$var wire 1 ]! port__w_stb $end
$upscope $end
$scope module pin__0__set $end
$var wire 1 C w_stb $end
$var wire 1 D w_data $end
$var wire 1 Z! port__w_data $end
$var wire 1 [! port__w_stb $end
$upscope $end
$scope module pin__1__clr $end
$var wire 1 Q w_stb $end
$var wire 1 R w_data $end
$var wire 1 `! port__w_data $end
$var wire 1 a! port__w_stb $end
$upscope $end
$scope module pin__1__set $end
$var wire 1 N w_stb $end
$var wire 1 O w_data $end
$var wire 1 ^! port__w_data $end
$var wire 1 _! port__w_stb $end
$upscope $end
$scope module pin__2__clr $end
$var wire 1 [ w_stb $end
$var wire 1 \ w_data $end
$var wire 1 d! port__w_data $end
$var wire 1 e! port__w_stb $end
$upscope $end
$scope module pin__2__set $end
$var wire 1 X w_stb $end
$var wire 1 Y w_data $end
$var wire 1 b! port__w_data $end
$var wire 1 c! port__w_stb $end
$upscope $end
$scope module pin__3__clr $end
$var wire 1 e w_stb $end
$var wire 1 f w_data $end
$var wire 1 h! port__w_data $end
$var wire 1 i! port__w_stb $end
$upscope $end
$scope module pin__3__set $end
$var wire 1 b w_stb $end
$var wire 1 c w_data $end
$var wire 1 f! port__w_data $end
$var wire 1 g! port__w_stb $end
$upscope $end
$upscope $end
$scope module mux $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 2 n bus__addr $end
$var wire 8 o bus__r_data $end
$var wire 1 p bus__r_stb $end
$var wire 8 q bus__w_data $end
$var wire 1 r bus__w_stb $end
$var wire 8 s element__r_data $end
$var wire 1 t element__r_stb $end
$var wire 8 u element__w_data $end
$var wire 1 v element__w_stb $end
$var wire 4 w element__r_data$10 $end
$var wire 1 x element__r_stb$9 $end
$var wire 4 y element__r_data$12 $end
$var wire 1 z element__r_stb$11 $end
$var wire 4 { element__w_data$22 $end
$var wire 1 | element__w_stb$14 $end
$var wire 8 } element__w_data$23 $end
$var wire 1 ~ element__w_stb$15 $end
$var wire 1 !! r_shadow__0__r_en $end
$var wire 1 "! r_shadow__0__w_en $end
$var wire 8 #! r_shadow__0__data $end
$var wire 1 $! w_shadow__0__w_en $end
$var wire 8 %! w_shadow__0__data $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
b0 #
b0 $
b0 %
b0 &
0'
0(
b0 )
b0 *
0+
0,
1-
b1 .
b0 /
00
b0 1
02
03
04
05
06
07
08
09
0:
0;
b0 <
b0 =
0>
b0 ?
0@
0A
0B
0C
0D
0E
0F
0G
0H
sINPUT_ONLY I
0J
b0 K
0L
0M
0N
0O
0P
0Q
0R
0S
sINPUT_ONLY T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
sINPUT_ONLY ^
0_
0`
0a
0b
0c
0d
0e
0f
0g
sINPUT_ONLY h
0i
0j
0k
0l
0m
b0 n
b0 o
0p
b0 q
0r
b0 s
0t
b0 u
0v
b0 w
0x
b0 y
0z
b0 {
0|
b0 }
0~
0!!
0"!
b0 #!
0$!
b0 %!
b0 &!
0'!
b0 (!
0)!
b0 *!
0+!
b0 ,!
0-!
b0 .!
0/!
b0 0!
01!
b0 2!
03!
b0 4!
05!
sINPUT_ONLY 6!
sINPUT_ONLY 7!
sINPUT_ONLY 8!
sINPUT_ONLY 9!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
$end
#500000000
1!
1j
b0 .
0-
#1000000000
0!
#1500000000
1!
1B
0j
1A
1:!
b1 w
b10 .
13
#2000000000
0!
#2500000000
1!
0B
1k
0A
0:!
b0 w
b0 .
03
#3000000000
0!
#3500000000
1!
1M
0k
1L
1<!
b10 w
b100 .
16
#4000000000
0!
#4500000000
1!
0M
1l
0L
0<!
b0 w
b0 .
06
#5000000000
0!
#5500000000
1!
0l
1W
1V
1>!
b100 w
b1000 .
19
#6000000000
0!
#6500000000
1!
1m
0W
0V
0>!
b0 w
b0 .
09
#7000000000
0!
#7500000000
1!
0m
1a
1`
1@!
b1000 w
1(
1'
1>
1p
1t
1"!
1/!
13!
1'!
1+!
1,
1+
1@
1r
1$!
b1111 *
b1111 )
b1111 ?
b1111 q
#8000000000
0!
#8500000000
1!
b1111 %!
1v
1!!
0a
11!
b1111 u
b1111 {
1-!
1)!
15!
b1111 }
0`
b11 ,!
1`!
1Z!
1H!
0@!
1T!
1\!
1L!
b11 (!
1P!
1^!
1O
b0 w
1G
1R
1D
0(
0'
0>
0p
0t
0"!
0/!
03!
0'!
0+!
0,
0+
0@
0r
0$!
#9000000000
0!
#9500000000
1!
sALTERNATE 6!
sALTERNATE 7!
0v
0!!
01!
b11 &!
sALTERNATE I
0-!
b11 *!
0)!
05!
sALTERNATE T
b1111 s
b11 K
b1 $
b1 #
b1 <
b1 n
1(
1'
1>
1p
1x
1=!
1A!
1?!
1"!
1;!
1C!
1B!
1E!
1D!
1,
1+
1@
1r
#10000000000
0!
#10500000000
1!
1!!
0(
0'
0>
0p
0x
0=!
0A!
0?!
0"!
0;!
0C!
0B!
0E!
0D!
0,
0+
0@
0r
#11000000000
0!
#11500000000
1!
0!!
b10 $
b10 #
b10 <
b10 n
1(
1'
1>
1p
1z
1K!
1S!
1G!
1"!
1O!
1,
1+
1@
1r
1$!
#12000000000
0!
#12500000000
1!
1|
1!!
1U!
1Q!
1M!
1I!
0(
0'
0>
0p
0z
0K!
0S!
0G!
0"!
0O!
0,
0+
0@
0r
0$!
#13000000000
0!
#13500000000
1!
1V!
0|
1X!
0!!
1Y!
1W!
0Q!
1F!
1N!
1i
1U
0I!
1J
0U!
0M!
1_
1R!
1J!
1:
b1111 y
17
14
10
b1111 /
b11 $
b11 #
b11 <
b11 n
1(
1'
1>
1p
1,
1+
1@
1r
1$!
#14000000000
0!
#14500000000
1!
1~
1c!
1[!
1e!
1a!
1]!
1g!
1_!
1i!
1b
1F
1N
1X
1C
1Q
1e
1[
1S
1H
1E
1P
0(
0'
0>
0p
0,
0+
0@
0r
0$!
#15000000000
0!
#15500000000
1!
0~
0c!
0[!
0e!
0a!
0]!
0g!
0_!
0i!
0b
0F
0N
0X
0C
0Q
0e
0[
0S
0H
0E
0P
#16000000000
