// Seed: 1626543454
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_4;
  wire  id_5;
  assign id_4 = 1 < ~id_5 & 1;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    output wand id_2,
    output tri id_3
    , id_9,
    output tri1 id_4,
    output wor id_5,
    input tri id_6,
    input supply1 id_7
);
  wire id_10;
  ;
  wire id_11;
  ;
  wire id_12;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_9
  );
endmodule
