

================================================================
== Vivado HLS Report for 'Aff_channel'
================================================================
* Date:           Tue Oct 15 13:53:20 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        norm
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+----------------+-----+----------------+---------+
    |        Latency       |       Interval       | Pipeline|
    | min |       max      | min |       max      |   Type  |
    +-----+----------------+-----+----------------+---------+
    |    1|  63529217571271|    1|  63529217571271|   none  |
    +-----+----------------+-----+----------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+----------------+---------------+-----------+-----------+-----------+----------+
        |                     |        Latency       |   Iteration   |  Initiation Interval  |    Trip   |          |
        |      Loop Name      | min |       max      |    Latency    |  achieved |   target  |   Count   | Pipelined|
        +---------------------+-----+----------------+---------------+-----------+-----------+-----------+----------+
        |- Loop 1             |    0|  63529217571270| 2 ~ 969393722 |          -|          -| 0 ~ 65535 |    no    |
        | + Loop 1.1          |    0|       969393720|   2 ~ 14792   |          -|          -| 0 ~ 65535 |    no    |
        |  ++ Loop 1.1.1      |    0|           14790|             58|          -|          -|  0 ~ 255  |    no    |
        |   +++ Loop 1.1.1.1  |   32|              32|              2|          -|          -|         16|    no    |
        +---------------------+-----+----------------+---------------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      3|       -|      -|
|Expression       |        -|      -|       0|    335|
|FIFO             |        -|      -|       -|      -|
|Instance         |        2|      -|     821|   1117|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     63|
|Register         |        -|      -|     814|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      3|    1635|   1515|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      1|       1|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------+----------------------------+---------+-------+-----+-----+
    |           Instance           |           Module           | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------+----------------------------+---------+-------+-----+-----+
    |Aff_channel_AXILiteS_s_axi_U  |Aff_channel_AXILiteS_s_axi  |        0|      0|  284|  440|
    |Aff_channel_gmem_m_axi_U      |Aff_channel_gmem_m_axi      |        2|      0|  537|  677|
    +------------------------------+----------------------------+---------+-------+-----+-----+
    |Total                         |                            |        2|      0|  821| 1117|
    +------------------------------+----------------------------+---------+-------+-----+-----+

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |Aff_channel_mac_mbkb_U1  |Aff_channel_mac_mbkb  | i0 + i1 * i2 |
    |Aff_channel_mac_mcud_U2  |Aff_channel_mac_mcud  | i0 * i1 + i2 |
    |Aff_channel_mac_mcud_U3  |Aff_channel_mac_mcud  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |alpha_V4_sum_fu_524_p2       |     +    |      0|  0|  32|          32|          32|
    |beta_V6_sum_fu_539_p2        |     +    |      0|  0|  32|          32|          32|
    |c_color_1_fu_514_p2          |     +    |      0|  0|   7|           5|           1|
    |c_fu_449_p2                  |     +    |      0|  0|   8|           8|           1|
    |color_V8_sum_fu_489_p2       |     +    |      0|  0|  32|          32|          32|
    |h_fu_408_p2                  |     +    |      0|  0|  16|          16|           1|
    |input_data_V2_sum_fu_470_p2  |     +    |      0|  0|  41|          41|          41|
    |next_mul1_fu_398_p2          |     +    |      0|  0|  32|          32|          32|
    |next_mul_fu_439_p2           |     +    |      0|  0|  24|          24|          24|
    |out_data_V10_sum_fu_554_p2   |     +    |      0|  0|  41|          41|          41|
    |tmp1_fu_429_p2               |     +    |      0|  0|  32|          32|          32|
    |w_fu_423_p2                  |     +    |      0|  0|  16|          16|           1|
    |ap_block_state13             |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_444_p2          |   icmp   |      0|  0|   4|           8|           8|
    |exitcond2_fu_418_p2          |   icmp   |      0|  0|   7|          16|          16|
    |exitcond3_fu_403_p2          |   icmp   |      0|  0|   7|          16|          16|
    |exitcond_fu_508_p2           |   icmp   |      0|  0|   3|           5|           6|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 335|         357|         317|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  11|         31|    1|         31|
    |ap_sig_ioackin_gmem_ARREADY  |   3|          2|    1|          2|
    |ap_sig_ioackin_gmem_AWREADY  |   3|          2|    1|          2|
    |ap_sig_ioackin_gmem_WREADY   |   3|          2|    1|          2|
    |c_color_reg_305              |   3|          2|    5|         10|
    |gmem_ARADDR                  |   4|          5|   32|        160|
    |gmem_ARLEN                   |   3|          3|   32|         96|
    |gmem_blk_n_AR                |   3|          2|    1|          2|
    |gmem_blk_n_AW                |   3|          2|    1|          2|
    |gmem_blk_n_B                 |   3|          2|    1|          2|
    |gmem_blk_n_R                 |   3|          2|    1|          2|
    |gmem_blk_n_W                 |   3|          2|    1|          2|
    |i_op_assign_1_reg_259        |   3|          2|   16|         32|
    |i_op_assign_2_reg_270        |   3|          2|    8|         16|
    |i_op_assign_reg_236          |   3|          2|   16|         32|
    |p_Val2_2_reg_293             |   3|          2|   16|         32|
    |ret_V_2_reg_247              |   3|          2|   32|         64|
    |ret_V_reg_282                |   3|          2|   24|         48|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  63|         69|  190|        537|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  30|   0|   30|          0|
    |ap_reg_ioackin_gmem_ARREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem_AWREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem_WREADY   |   1|   0|    1|          0|
    |c_color_1_reg_754            |   5|   0|    5|          0|
    |c_color_reg_305              |   5|   0|    5|          0|
    |c_reg_724                    |   8|   0|    8|          0|
    |dim_V_read_reg_645           |   8|   0|    8|          0|
    |gmem_addr_1_read_reg_759     |  16|   0|   16|          0|
    |gmem_addr_1_reg_740          |  32|   0|   32|          0|
    |gmem_addr_2_read_reg_787     |  16|   0|   16|          0|
    |gmem_addr_2_reg_764          |  32|   0|   32|          0|
    |gmem_addr_3_reg_770          |  32|   0|   32|          0|
    |gmem_addr_4_reg_776          |  32|   0|   32|          0|
    |gmem_addr_reg_734            |  32|   0|   32|          0|
    |h_reg_698                    |  16|   0|   16|          0|
    |i_op_assign_1_reg_259        |  16|   0|   16|          0|
    |i_op_assign_2_reg_270        |   8|   0|    8|          0|
    |i_op_assign_reg_236          |  16|   0|   16|          0|
    |input_height_V_read_reg_635  |  16|   0|   16|          0|
    |input_width_V_read_reg_640   |  16|   0|   16|          0|
    |next_mul1_reg_690            |  32|   0|   32|          0|
    |next_mul_reg_716             |  24|   0|   24|          0|
    |p_Val2_2_reg_293             |  16|   0|   16|          0|
    |p_Val2_s_reg_792             |  16|   0|   16|          0|
    |r_V_2_reg_746                |  24|   0|   24|          0|
    |ret_V_2_reg_247              |  32|   0|   32|          0|
    |ret_V_reg_282                |  24|   0|   24|          0|
    |rhs_V_1_cast_reg_680         |  16|   0|   40|         24|
    |rhs_V_2_cast_reg_685         |  16|   0|   32|         16|
    |rhs_V_cast_reg_675           |  16|   0|   24|          8|
    |tmp1_cast_reg_711            |  32|   0|   40|          8|
    |tmp_14_cast_reg_670          |  31|   0|   41|         10|
    |tmp_1_cast_reg_655           |  31|   0|   32|          1|
    |tmp_2_cast_reg_660           |  31|   0|   32|          1|
    |tmp_3_cast_reg_665           |  31|   0|   32|          1|
    |tmp_7_cast_cast_reg_729      |  40|   0|   41|          1|
    |tmp_cast_reg_650             |  31|   0|   41|         10|
    |tmp_s_reg_797                |  16|   0|   16|          0|
    |w_reg_706                    |  16|   0|   16|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 814|   0|  894|         80|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    7|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    7|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |  Aff_channel | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |  Aff_channel | return value |
|interrupt               | out |    1| ap_ctrl_hs |  Aff_channel | return value |
|m_axi_gmem_AWVALID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREADY      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWADDR       | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWID         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLEN        | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWSIZE       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWBURST      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLOCK       | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWCACHE      | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWPROT       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWQOS        | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREGION     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWUSER       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WVALID       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WREADY       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WDATA        | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WSTRB        | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WLAST        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WID          | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WUSER        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARVALID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREADY      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARADDR       | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARID         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLEN        | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARSIZE       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARBURST      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLOCK       | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARCACHE      | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARPROT       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARQOS        | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREGION     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARUSER       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RVALID       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RREADY       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RDATA        |  in |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RLAST        |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RID          |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RUSER        |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RRESP        |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BVALID       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BREADY       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BRESP        |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BID          |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BUSER        |  in |    1|    m_axi   |     gmem     |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	4  / (!exitcond2)
	2  / (exitcond2)
4 --> 
	5  / (!exitcond1)
	3  / (exitcond1)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / (!exitcond)
	15  / (exitcond)
14 --> 
	13  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	4  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 31 [1/1] (1.00ns)   --->   "%out_data_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %out_data_V)"   --->   Operation 31 'read' 'out_data_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 32 [1/1] (1.00ns)   --->   "%color_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %color_V)"   --->   Operation 32 'read' 'color_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 33 [1/1] (1.00ns)   --->   "%beta_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %beta_V)"   --->   Operation 33 'read' 'beta_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%alpha_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %alpha_V)"   --->   Operation 34 'read' 'alpha_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%input_data_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %input_data_V)"   --->   Operation 35 'read' 'input_data_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%input_height_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %input_height_V)"   --->   Operation 36 'read' 'input_height_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (1.00ns)   --->   "%input_width_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %input_width_V)"   --->   Operation 37 'read' 'input_width_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 38 [1/1] (1.00ns)   --->   "%dim_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %dim_V)"   --->   Operation 38 'read' 'dim_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %out_data_V_read, i32 1, i32 31)"   --->   Operation 39 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_cast = zext i31 %tmp to i41"   --->   Operation 40 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %color_V_read, i32 1, i32 31)"   --->   Operation 41 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_1_cast = zext i31 %tmp_1 to i32"   --->   Operation 42 'zext' 'tmp_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_2 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %beta_V_read, i32 1, i32 31)"   --->   Operation 43 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_2_cast = zext i31 %tmp_2 to i32"   --->   Operation 44 'zext' 'tmp_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_3 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %alpha_V_read, i32 1, i32 31)"   --->   Operation 45 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i31 %tmp_3 to i32"   --->   Operation 46 'zext' 'tmp_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_5 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %input_data_V_read, i32 1, i32 31)"   --->   Operation 47 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_14_cast = zext i31 %tmp_5 to i41"   --->   Operation 48 'zext' 'tmp_14_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %gmem), !map !85"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %dim_V), !map !93"   --->   Operation 50 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %input_width_V), !map !99"   --->   Operation 51 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %input_height_V), !map !103"   --->   Operation 52 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @Aff_channel_str) nounwind"   --->   Operation 53 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %dim_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/norm/Aff_channel.cpp:14]   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16 %input_width_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/norm/Aff_channel.cpp:15]   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16 %input_height_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/norm/Aff_channel.cpp:16]   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %gmem, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 4294967295, [5 x i8]* @p_str3, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/norm/Aff_channel.cpp:17]   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %input_data_V, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 4294967295, [1 x i8]* @bundle, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/norm/Aff_channel.cpp:17]   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %alpha_V, [10 x i8]* @mode1, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 4294967295, [1 x i8]* @bundle2, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/norm/Aff_channel.cpp:18]   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %beta_V, [10 x i8]* @mode3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 4294967295, [1 x i8]* @bundle4, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/norm/Aff_channel.cpp:19]   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %color_V, [10 x i8]* @mode5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 4294967295, [1 x i8]* @bundle6, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/norm/Aff_channel.cpp:20]   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %out_data_V, [10 x i8]* @mode7, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 4294967295, [1 x i8]* @bundle8, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/norm/Aff_channel.cpp:21]   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/norm/Aff_channel.cpp:22]   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%rhs_V_cast = zext i16 %input_height_V_read to i24" [../src/norm/Aff_channel.cpp:30]   --->   Operation 64 'zext' 'rhs_V_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%rhs_V_1_cast = zext i16 %input_width_V_read to i40" [../src/norm/Aff_channel.cpp:30]   --->   Operation 65 'zext' 'rhs_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%rhs_V_2_cast = zext i16 %input_width_V_read to i32" [../src/norm/Aff_channel.cpp:23]   --->   Operation 66 'zext' 'rhs_V_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.46ns)   --->   "br label %.loopexit" [../src/norm/Aff_channel.cpp:23]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 2.13>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%i_op_assign = phi i16 [ 0, %0 ], [ %h, %.loopexit.loopexit ]"   --->   Operation 68 'phi' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%ret_V_2 = phi i32 [ 0, %0 ], [ %next_mul1, %.loopexit.loopexit ]" [../src/norm/Aff_channel.cpp:23]   --->   Operation 69 'phi' 'ret_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.89ns)   --->   "%next_mul1 = add i32 %ret_V_2, %rhs_V_2_cast" [../src/norm/Aff_channel.cpp:23]   --->   Operation 70 'add' 'next_mul1' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (2.13ns)   --->   "%exitcond3 = icmp eq i16 %i_op_assign, %input_height_V_read" [../src/norm/Aff_channel.cpp:23]   --->   Operation 71 'icmp' 'exitcond3' <Predicate = true> <Delay = 2.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65535, i64 0)"   --->   Operation 72 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (1.54ns)   --->   "%h = add i16 %i_op_assign, 1" [../src/norm/Aff_channel.cpp:23]   --->   Operation 73 'add' 'h' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %1, label %.preheader631.preheader" [../src/norm/Aff_channel.cpp:23]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.46ns)   --->   "br label %.preheader631" [../src/norm/Aff_channel.cpp:24]   --->   Operation 75 'br' <Predicate = (!exitcond3)> <Delay = 0.46>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "ret void" [../src/norm/Aff_channel.cpp:39]   --->   Operation 76 'ret' <Predicate = (exitcond3)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.13>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%i_op_assign_1 = phi i16 [ %w, %.preheader631.loopexit ], [ 0, %.preheader631.preheader ]"   --->   Operation 77 'phi' 'i_op_assign_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%i_op_assign_1_cast5 = zext i16 %i_op_assign_1 to i32" [../src/norm/Aff_channel.cpp:24]   --->   Operation 78 'zext' 'i_op_assign_1_cast5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (2.13ns)   --->   "%exitcond2 = icmp eq i16 %i_op_assign_1, %input_width_V_read" [../src/norm/Aff_channel.cpp:24]   --->   Operation 79 'icmp' 'exitcond2' <Predicate = true> <Delay = 2.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65535, i64 0)"   --->   Operation 80 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (1.54ns)   --->   "%w = add i16 %i_op_assign_1, 1" [../src/norm/Aff_channel.cpp:24]   --->   Operation 81 'add' 'w' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.loopexit.loopexit, label %.preheader.preheader" [../src/norm/Aff_channel.cpp:24]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (1.89ns)   --->   "%tmp1 = add i32 %ret_V_2, %i_op_assign_1_cast5" [../src/norm/Aff_channel.cpp:30]   --->   Operation 83 'add' 'tmp1' <Predicate = (!exitcond2)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i32 %tmp1 to i40" [../src/norm/Aff_channel.cpp:30]   --->   Operation 84 'zext' 'tmp1_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.46ns)   --->   "br label %.preheader" [../src/norm/Aff_channel.cpp:25]   --->   Operation 85 'br' <Predicate = (!exitcond2)> <Delay = 0.46>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 86 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.64>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%i_op_assign_2 = phi i8 [ %c, %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i ], [ 0, %.preheader.preheader ]"   --->   Operation 87 'phi' 'i_op_assign_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%ret_V = phi i24 [ %next_mul, %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i ], [ 0, %.preheader.preheader ]" [../src/norm/Aff_channel.cpp:30]   --->   Operation 88 'phi' 'ret_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (1.68ns)   --->   "%next_mul = add i24 %ret_V, %rhs_V_cast" [../src/norm/Aff_channel.cpp:30]   --->   Operation 89 'add' 'next_mul' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (1.31ns)   --->   "%exitcond1 = icmp eq i8 %i_op_assign_2, %dim_V_read" [../src/norm/Aff_channel.cpp:25]   --->   Operation 90 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 255, i64 0)"   --->   Operation 91 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (1.30ns)   --->   "%c = add i8 %i_op_assign_2, 1" [../src/norm/Aff_channel.cpp:25]   --->   Operation 92 'add' 'c' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader631.loopexit, label %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.preheader" [../src/norm/Aff_channel.cpp:25]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%lhs_V_1_cast = zext i24 %ret_V to i40" [../src/norm/Aff_channel.cpp:30]   --->   Operation 94 'zext' 'lhs_V_1_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (2.82ns) (grouped into DSP with root node tmp_7)   --->   "%ret_V_1 = mul i40 %lhs_V_1_cast, %rhs_V_1_cast" [../src/norm/Aff_channel.cpp:30]   --->   Operation 95 'mul' 'ret_V_1' <Predicate = (!exitcond1)> <Delay = 2.82> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 96 [1/1] (2.73ns) (root node of the DSP)   --->   "%tmp_7 = add i40 %tmp1_cast, %ret_V_1" [../src/norm/Aff_channel.cpp:30]   --->   Operation 96 'add' 'tmp_7' <Predicate = (!exitcond1)> <Delay = 2.73> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_7_cast_cast = zext i40 %tmp_7 to i41" [../src/norm/Aff_channel.cpp:30]   --->   Operation 97 'zext' 'tmp_7_cast_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_8 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %i_op_assign_2, i4 0)" [../src/norm/Aff_channel.cpp:30]   --->   Operation 98 'bitconcatenate' 'tmp_8' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (2.09ns)   --->   "%input_data_V2_sum = add i41 %tmp_7_cast_cast, %tmp_14_cast" [../src/norm/Aff_channel.cpp:30]   --->   Operation 99 'add' 'input_data_V2_sum' <Predicate = (!exitcond1)> <Delay = 2.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%input_data_V2_sum_ca = zext i41 %input_data_V2_sum to i64" [../src/norm/Aff_channel.cpp:30]   --->   Operation 100 'zext' 'input_data_V2_sum_ca' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16* %gmem, i64 %input_data_V2_sum_ca" [../src/norm/Aff_channel.cpp:30]   --->   Operation 101 'getelementptr' 'gmem_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_5_cast = zext i12 %tmp_8 to i32" [../src/norm/Aff_channel.cpp:30]   --->   Operation 102 'zext' 'tmp_5_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (1.87ns)   --->   "%color_V8_sum = add i32 %tmp_5_cast, %tmp_1_cast" [../src/norm/Aff_channel.cpp:30]   --->   Operation 103 'add' 'color_V8_sum' <Predicate = (!exitcond1)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%color_V8_sum_cast = zext i32 %color_V8_sum to i64" [../src/norm/Aff_channel.cpp:30]   --->   Operation 104 'zext' 'color_V8_sum_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i16* %gmem, i64 %color_V8_sum_cast" [../src/norm/Aff_channel.cpp:30]   --->   Operation 105 'getelementptr' 'gmem_addr_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "br label %.preheader631"   --->   Operation 106 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 107 [7/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)" [../src/norm/Aff_channel.cpp:30]   --->   Operation 107 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 108 [6/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)" [../src/norm/Aff_channel.cpp:30]   --->   Operation 108 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 109 [7/7] (8.75ns)   --->   "%gmem_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_1, i32 16)" [../src/norm/Aff_channel.cpp:30]   --->   Operation 109 'readreq' 'gmem_addr_3_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 110 [5/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)" [../src/norm/Aff_channel.cpp:30]   --->   Operation 110 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 111 [6/7] (8.75ns)   --->   "%gmem_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_1, i32 16)" [../src/norm/Aff_channel.cpp:30]   --->   Operation 111 'readreq' 'gmem_addr_3_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 112 [4/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)" [../src/norm/Aff_channel.cpp:30]   --->   Operation 112 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 113 [5/7] (8.75ns)   --->   "%gmem_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_1, i32 16)" [../src/norm/Aff_channel.cpp:30]   --->   Operation 113 'readreq' 'gmem_addr_3_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 114 [3/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)" [../src/norm/Aff_channel.cpp:30]   --->   Operation 114 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 115 [4/7] (8.75ns)   --->   "%gmem_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_1, i32 16)" [../src/norm/Aff_channel.cpp:30]   --->   Operation 115 'readreq' 'gmem_addr_3_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 116 [2/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)" [../src/norm/Aff_channel.cpp:30]   --->   Operation 116 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 117 [3/7] (8.75ns)   --->   "%gmem_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_1, i32 16)" [../src/norm/Aff_channel.cpp:30]   --->   Operation 117 'readreq' 'gmem_addr_3_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 8.75>
ST_11 : Operation 118 [1/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)" [../src/norm/Aff_channel.cpp:30]   --->   Operation 118 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 119 [2/7] (8.75ns)   --->   "%gmem_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_1, i32 16)" [../src/norm/Aff_channel.cpp:30]   --->   Operation 119 'readreq' 'gmem_addr_3_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 8.75>
ST_12 : Operation 120 [1/1] (8.75ns)   --->   "%gmem_addr_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr)" [../src/norm/Aff_channel.cpp:30]   --->   Operation 120 'read' 'gmem_addr_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "%r_V_2 = sext i16 %gmem_addr_read to i24" [../src/norm/Aff_channel.cpp:30]   --->   Operation 121 'sext' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 122 [1/7] (8.75ns)   --->   "%gmem_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_1, i32 16)" [../src/norm/Aff_channel.cpp:30]   --->   Operation 122 'readreq' 'gmem_addr_3_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 123 [1/1] (0.46ns)   --->   "br label %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit" [../src/norm/Aff_channel.cpp:28]   --->   Operation 123 'br' <Predicate = true> <Delay = 0.46>

State 13 <SV = 12> <Delay = 8.75>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%p_Val2_2 = phi i16 [ %sum_V, %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i ], [ 0, %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.preheader ]"   --->   Operation 124 'phi' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%c_color = phi i5 [ %c_color_1, %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i ], [ 0, %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.preheader ]"   --->   Operation 125 'phi' 'c_color' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 126 [1/1] (0.97ns)   --->   "%exitcond = icmp eq i5 %c_color, -16" [../src/norm/Aff_channel.cpp:28]   --->   Operation 126 'icmp' 'exitcond' <Predicate = true> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 127 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 128 [1/1] (1.02ns)   --->   "%c_color_1 = add i5 %c_color, 1" [../src/norm/Aff_channel.cpp:28]   --->   Operation 128 'add' 'c_color_1' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i, label %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [../src/norm/Aff_channel.cpp:28]   --->   Operation 129 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 130 [1/1] (8.75ns)   --->   "%gmem_addr_1_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_1)" [../src/norm/Aff_channel.cpp:30]   --->   Operation 130 'read' 'gmem_addr_1_read' <Predicate = (!exitcond)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_9_cast = zext i8 %i_op_assign_2 to i32" [../src/norm/Aff_channel.cpp:35]   --->   Operation 131 'zext' 'tmp_9_cast' <Predicate = (exitcond)> <Delay = 0.00>
ST_13 : Operation 132 [1/1] (1.87ns)   --->   "%alpha_V4_sum = add i32 %tmp_9_cast, %tmp_3_cast" [../src/norm/Aff_channel.cpp:35]   --->   Operation 132 'add' 'alpha_V4_sum' <Predicate = (exitcond)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "%alpha_V4_sum_cast = zext i32 %alpha_V4_sum to i64" [../src/norm/Aff_channel.cpp:35]   --->   Operation 133 'zext' 'alpha_V4_sum_cast' <Predicate = (exitcond)> <Delay = 0.00>
ST_13 : Operation 134 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i16* %gmem, i64 %alpha_V4_sum_cast" [../src/norm/Aff_channel.cpp:35]   --->   Operation 134 'getelementptr' 'gmem_addr_2' <Predicate = (exitcond)> <Delay = 0.00>
ST_13 : Operation 135 [1/1] (1.87ns)   --->   "%beta_V6_sum = add i32 %tmp_9_cast, %tmp_2_cast" [../src/norm/Aff_channel.cpp:35]   --->   Operation 135 'add' 'beta_V6_sum' <Predicate = (exitcond)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "%beta_V6_sum_cast = zext i32 %beta_V6_sum to i64" [../src/norm/Aff_channel.cpp:35]   --->   Operation 136 'zext' 'beta_V6_sum_cast' <Predicate = (exitcond)> <Delay = 0.00>
ST_13 : Operation 137 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i16* %gmem, i64 %beta_V6_sum_cast" [../src/norm/Aff_channel.cpp:35]   --->   Operation 137 'getelementptr' 'gmem_addr_3' <Predicate = (exitcond)> <Delay = 0.00>
ST_13 : Operation 138 [1/1] (2.09ns)   --->   "%out_data_V10_sum = add i41 %tmp_7_cast_cast, %tmp_cast" [../src/norm/Aff_channel.cpp:35]   --->   Operation 138 'add' 'out_data_V10_sum' <Predicate = (exitcond)> <Delay = 2.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 139 [1/1] (0.00ns)   --->   "%out_data_V10_sum_cas = zext i41 %out_data_V10_sum to i64" [../src/norm/Aff_channel.cpp:35]   --->   Operation 139 'zext' 'out_data_V10_sum_cas' <Predicate = (exitcond)> <Delay = 0.00>
ST_13 : Operation 140 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i16* %gmem, i64 %out_data_V10_sum_cas" [../src/norm/Aff_channel.cpp:35]   --->   Operation 140 'getelementptr' 'gmem_addr_4' <Predicate = (exitcond)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 5.55>
ST_14 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_6 = sext i16 %gmem_addr_1_read to i24" [../src/norm/Aff_channel.cpp:30]   --->   Operation 141 'sext' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 142 [1/1] (2.82ns) (grouped into DSP with root node ret_V_5)   --->   "%r_V_4 = mul i24 %tmp_6, %r_V_2" [../src/norm/Aff_channel.cpp:30]   --->   Operation 142 'mul' 'r_V_4' <Predicate = true> <Delay = 2.82> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 143 [1/1] (0.00ns)   --->   "%lhs_V = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %p_Val2_2, i8 0)" [../src/norm/Aff_channel.cpp:30]   --->   Operation 143 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 144 [1/1] (2.73ns) (root node of the DSP)   --->   "%ret_V_5 = add i24 %r_V_4, %lhs_V" [../src/norm/Aff_channel.cpp:30]   --->   Operation 144 'add' 'ret_V_5' <Predicate = true> <Delay = 2.73> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 145 [1/1] (0.00ns)   --->   "%sum_V = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %ret_V_5, i32 8, i32 23)" [../src/norm/Aff_channel.cpp:30]   --->   Operation 145 'partselect' 'sum_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 146 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit" [../src/norm/Aff_channel.cpp:28]   --->   Operation 146 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 13> <Delay = 8.75>
ST_15 : Operation 147 [7/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)" [../src/norm/Aff_channel.cpp:35]   --->   Operation 147 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 14> <Delay = 8.75>
ST_16 : Operation 148 [6/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)" [../src/norm/Aff_channel.cpp:35]   --->   Operation 148 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 149 [7/7] (8.75ns)   --->   "%p_Val2_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)" [../src/norm/Aff_channel.cpp:35]   --->   Operation 149 'readreq' 'p_Val2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 15> <Delay = 8.75>
ST_17 : Operation 150 [5/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)" [../src/norm/Aff_channel.cpp:35]   --->   Operation 150 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 151 [6/7] (8.75ns)   --->   "%p_Val2_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)" [../src/norm/Aff_channel.cpp:35]   --->   Operation 151 'readreq' 'p_Val2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 16> <Delay = 8.75>
ST_18 : Operation 152 [4/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)" [../src/norm/Aff_channel.cpp:35]   --->   Operation 152 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 153 [5/7] (8.75ns)   --->   "%p_Val2_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)" [../src/norm/Aff_channel.cpp:35]   --->   Operation 153 'readreq' 'p_Val2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 17> <Delay = 8.75>
ST_19 : Operation 154 [3/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)" [../src/norm/Aff_channel.cpp:35]   --->   Operation 154 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 155 [4/7] (8.75ns)   --->   "%p_Val2_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)" [../src/norm/Aff_channel.cpp:35]   --->   Operation 155 'readreq' 'p_Val2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 18> <Delay = 8.75>
ST_20 : Operation 156 [2/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)" [../src/norm/Aff_channel.cpp:35]   --->   Operation 156 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 157 [3/7] (8.75ns)   --->   "%p_Val2_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)" [../src/norm/Aff_channel.cpp:35]   --->   Operation 157 'readreq' 'p_Val2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 19> <Delay = 8.75>
ST_21 : Operation 158 [1/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)" [../src/norm/Aff_channel.cpp:35]   --->   Operation 158 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 159 [2/7] (8.75ns)   --->   "%p_Val2_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)" [../src/norm/Aff_channel.cpp:35]   --->   Operation 159 'readreq' 'p_Val2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 20> <Delay = 8.75>
ST_22 : Operation 160 [1/1] (8.75ns)   --->   "%gmem_addr_2_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_2)" [../src/norm/Aff_channel.cpp:35]   --->   Operation 160 'read' 'gmem_addr_2_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 161 [1/7] (8.75ns)   --->   "%p_Val2_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)" [../src/norm/Aff_channel.cpp:35]   --->   Operation 161 'readreq' 'p_Val2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 162 [1/1] (8.75ns)   --->   "%gmem_addr_6_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %gmem_addr_4, i32 1)" [../src/norm/Aff_channel.cpp:35]   --->   Operation 162 'writereq' 'gmem_addr_6_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 21> <Delay = 8.75>
ST_23 : Operation 163 [1/1] (8.75ns)   --->   "%p_Val2_s = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_3)" [../src/norm/Aff_channel.cpp:35]   --->   Operation 163 'read' 'p_Val2_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 22> <Delay = 5.55>
ST_24 : Operation 164 [1/1] (0.00ns)   --->   "%r_V = sext i16 %p_Val2_2 to i24" [../src/norm/Aff_channel.cpp:35]   --->   Operation 164 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_4 = sext i16 %gmem_addr_2_read to i24" [../src/norm/Aff_channel.cpp:35]   --->   Operation 165 'sext' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 166 [1/1] (2.82ns) (grouped into DSP with root node ret_V_6)   --->   "%r_V_5 = mul i24 %r_V, %tmp_4" [../src/norm/Aff_channel.cpp:35]   --->   Operation 166 'mul' 'r_V_5' <Predicate = true> <Delay = 2.82> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 167 [1/1] (0.00ns)   --->   "%rhs_V = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %p_Val2_s, i8 0)" [../src/norm/Aff_channel.cpp:35]   --->   Operation 167 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 168 [1/1] (2.73ns) (root node of the DSP)   --->   "%ret_V_6 = add i24 %rhs_V, %r_V_5" [../src/norm/Aff_channel.cpp:35]   --->   Operation 168 'add' 'ret_V_6' <Predicate = true> <Delay = 2.73> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_s = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %ret_V_6, i32 8, i32 23)" [../src/norm/Aff_channel.cpp:35]   --->   Operation 169 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>

State 25 <SV = 23> <Delay = 8.75>
ST_25 : Operation 170 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %gmem_addr_4, i16 %tmp_s, i2 -1)" [../src/norm/Aff_channel.cpp:35]   --->   Operation 170 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 24> <Delay = 8.75>
ST_26 : Operation 171 [5/5] (8.75ns)   --->   "%gmem_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %gmem_addr_4)" [../src/norm/Aff_channel.cpp:35]   --->   Operation 171 'writeresp' 'gmem_addr_6_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 25> <Delay = 8.75>
ST_27 : Operation 172 [4/5] (8.75ns)   --->   "%gmem_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %gmem_addr_4)" [../src/norm/Aff_channel.cpp:35]   --->   Operation 172 'writeresp' 'gmem_addr_6_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 26> <Delay = 8.75>
ST_28 : Operation 173 [3/5] (8.75ns)   --->   "%gmem_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %gmem_addr_4)" [../src/norm/Aff_channel.cpp:35]   --->   Operation 173 'writeresp' 'gmem_addr_6_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 27> <Delay = 8.75>
ST_29 : Operation 174 [2/5] (8.75ns)   --->   "%gmem_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %gmem_addr_4)" [../src/norm/Aff_channel.cpp:35]   --->   Operation 174 'writeresp' 'gmem_addr_6_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 28> <Delay = 8.75>
ST_30 : Operation 175 [1/5] (8.75ns)   --->   "%gmem_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %gmem_addr_4)" [../src/norm/Aff_channel.cpp:35]   --->   Operation 175 'writeresp' 'gmem_addr_6_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 176 [1/1] (0.00ns)   --->   "br label %.preheader" [../src/norm/Aff_channel.cpp:25]   --->   Operation 176 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ dim_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_width_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_height_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_data_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ alpha_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ beta_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ color_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_data_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
out_data_V_read      (read             ) [ 0000000000000000000000000000000]
color_V_read         (read             ) [ 0000000000000000000000000000000]
beta_V_read          (read             ) [ 0000000000000000000000000000000]
alpha_V_read         (read             ) [ 0000000000000000000000000000000]
input_data_V_read    (read             ) [ 0000000000000000000000000000000]
input_height_V_read  (read             ) [ 0011111111111111111111111111111]
input_width_V_read   (read             ) [ 0011111111111111111111111111111]
dim_V_read           (read             ) [ 0011111111111111111111111111111]
tmp                  (partselect       ) [ 0000000000000000000000000000000]
tmp_cast             (zext             ) [ 0011111111111111111111111111111]
tmp_1                (partselect       ) [ 0000000000000000000000000000000]
tmp_1_cast           (zext             ) [ 0011111111111111111111111111111]
tmp_2                (partselect       ) [ 0000000000000000000000000000000]
tmp_2_cast           (zext             ) [ 0011111111111111111111111111111]
tmp_3                (partselect       ) [ 0000000000000000000000000000000]
tmp_3_cast           (zext             ) [ 0011111111111111111111111111111]
tmp_5                (partselect       ) [ 0000000000000000000000000000000]
tmp_14_cast          (zext             ) [ 0011111111111111111111111111111]
StgValue_49          (specbitsmap      ) [ 0000000000000000000000000000000]
StgValue_50          (specbitsmap      ) [ 0000000000000000000000000000000]
StgValue_51          (specbitsmap      ) [ 0000000000000000000000000000000]
StgValue_52          (specbitsmap      ) [ 0000000000000000000000000000000]
StgValue_53          (spectopmodule    ) [ 0000000000000000000000000000000]
StgValue_54          (specinterface    ) [ 0000000000000000000000000000000]
StgValue_55          (specinterface    ) [ 0000000000000000000000000000000]
StgValue_56          (specinterface    ) [ 0000000000000000000000000000000]
StgValue_57          (specinterface    ) [ 0000000000000000000000000000000]
StgValue_58          (specinterface    ) [ 0000000000000000000000000000000]
StgValue_59          (specinterface    ) [ 0000000000000000000000000000000]
StgValue_60          (specinterface    ) [ 0000000000000000000000000000000]
StgValue_61          (specinterface    ) [ 0000000000000000000000000000000]
StgValue_62          (specinterface    ) [ 0000000000000000000000000000000]
StgValue_63          (specinterface    ) [ 0000000000000000000000000000000]
rhs_V_cast           (zext             ) [ 0011111111111111111111111111111]
rhs_V_1_cast         (zext             ) [ 0011111111111111111111111111111]
rhs_V_2_cast         (zext             ) [ 0011111111111111111111111111111]
StgValue_67          (br               ) [ 0111111111111111111111111111111]
i_op_assign          (phi              ) [ 0010000000000000000000000000000]
ret_V_2              (phi              ) [ 0011111111111111111111111111111]
next_mul1            (add              ) [ 0111111111111111111111111111111]
exitcond3            (icmp             ) [ 0011111111111111111111111111111]
empty                (speclooptripcount) [ 0000000000000000000000000000000]
h                    (add              ) [ 0111111111111111111111111111111]
StgValue_74          (br               ) [ 0000000000000000000000000000000]
StgValue_75          (br               ) [ 0011111111111111111111111111111]
StgValue_76          (ret              ) [ 0000000000000000000000000000000]
i_op_assign_1        (phi              ) [ 0001000000000000000000000000000]
i_op_assign_1_cast5  (zext             ) [ 0000000000000000000000000000000]
exitcond2            (icmp             ) [ 0011111111111111111111111111111]
empty_14             (speclooptripcount) [ 0000000000000000000000000000000]
w                    (add              ) [ 0011111111111111111111111111111]
StgValue_82          (br               ) [ 0000000000000000000000000000000]
tmp1                 (add              ) [ 0000000000000000000000000000000]
tmp1_cast            (zext             ) [ 0000111111111111111111111111111]
StgValue_85          (br               ) [ 0011111111111111111111111111111]
StgValue_86          (br               ) [ 0111111111111111111111111111111]
i_op_assign_2        (phi              ) [ 0000111111111110000000000000000]
ret_V                (phi              ) [ 0000100000000000000000000000000]
next_mul             (add              ) [ 0011111111111111111111111111111]
exitcond1            (icmp             ) [ 0011111111111111111111111111111]
empty_15             (speclooptripcount) [ 0000000000000000000000000000000]
c                    (add              ) [ 0011111111111111111111111111111]
StgValue_93          (br               ) [ 0000000000000000000000000000000]
lhs_V_1_cast         (zext             ) [ 0000000000000000000000000000000]
ret_V_1              (mul              ) [ 0000000000000000000000000000000]
tmp_7                (add              ) [ 0000000000000000000000000000000]
tmp_7_cast_cast      (zext             ) [ 0000011111111110000000000000000]
tmp_8                (bitconcatenate   ) [ 0000000000000000000000000000000]
input_data_V2_sum    (add              ) [ 0000000000000000000000000000000]
input_data_V2_sum_ca (zext             ) [ 0000000000000000000000000000000]
gmem_addr            (getelementptr    ) [ 0000011111111000000000000000000]
tmp_5_cast           (zext             ) [ 0000000000000000000000000000000]
color_V8_sum         (add              ) [ 0000000000000000000000000000000]
color_V8_sum_cast    (zext             ) [ 0000000000000000000000000000000]
gmem_addr_1          (getelementptr    ) [ 0000011111111110000000000000000]
StgValue_106         (br               ) [ 0011111111111111111111111111111]
gmem_load_req        (readreq          ) [ 0000000000000000000000000000000]
gmem_addr_read       (read             ) [ 0000000000000000000000000000000]
r_V_2                (sext             ) [ 0000000000000110000000000000000]
gmem_addr_3_rd_req   (readreq          ) [ 0000000000000000000000000000000]
StgValue_123         (br               ) [ 0011111111111111111111111111111]
p_Val2_2             (phi              ) [ 0000000000000111111111111000000]
c_color              (phi              ) [ 0000000000000100000000000000000]
exitcond             (icmp             ) [ 0011111111111111111111111111111]
empty_16             (speclooptripcount) [ 0000000000000000000000000000000]
c_color_1            (add              ) [ 0011111111111111111111111111111]
StgValue_129         (br               ) [ 0000000000000000000000000000000]
gmem_addr_1_read     (read             ) [ 0000000000000010000000000000000]
tmp_9_cast           (zext             ) [ 0000000000000000000000000000000]
alpha_V4_sum         (add              ) [ 0000000000000000000000000000000]
alpha_V4_sum_cast    (zext             ) [ 0000000000000000000000000000000]
gmem_addr_2          (getelementptr    ) [ 0000000000000001111111100000000]
beta_V6_sum          (add              ) [ 0000000000000000000000000000000]
beta_V6_sum_cast     (zext             ) [ 0000000000000000000000000000000]
gmem_addr_3          (getelementptr    ) [ 0000000000000001111111110000000]
out_data_V10_sum     (add              ) [ 0000000000000000000000000000000]
out_data_V10_sum_cas (zext             ) [ 0000000000000000000000000000000]
gmem_addr_4          (getelementptr    ) [ 0000000000000001111111111111111]
tmp_6                (sext             ) [ 0000000000000000000000000000000]
r_V_4                (mul              ) [ 0000000000000000000000000000000]
lhs_V                (bitconcatenate   ) [ 0000000000000000000000000000000]
ret_V_5              (add              ) [ 0000000000000000000000000000000]
sum_V                (partselect       ) [ 0011111111111111111111111111111]
StgValue_146         (br               ) [ 0011111111111111111111111111111]
gmem_load_1_req      (readreq          ) [ 0000000000000000000000000000000]
gmem_addr_2_read     (read             ) [ 0000000000000000000000011000000]
p_Val2_req           (readreq          ) [ 0000000000000000000000000000000]
gmem_addr_6_req      (writereq         ) [ 0000000000000000000000000000000]
p_Val2_s             (read             ) [ 0000000000000000000000001000000]
r_V                  (sext             ) [ 0000000000000000000000000000000]
tmp_4                (sext             ) [ 0000000000000000000000000000000]
r_V_5                (mul              ) [ 0000000000000000000000000000000]
rhs_V                (bitconcatenate   ) [ 0000000000000000000000000000000]
ret_V_6              (add              ) [ 0000000000000000000000000000000]
tmp_s                (partselect       ) [ 0000000000000000000000000100000]
StgValue_170         (write            ) [ 0000000000000000000000000000000]
gmem_addr_6_resp     (writeresp        ) [ 0000000000000000000000000000000]
StgValue_176         (br               ) [ 0011111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dim_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dim_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_width_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_width_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_height_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_height_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="alpha_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alpha_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="beta_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="color_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="color_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_data_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i16"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Aff_channel_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode5"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle6"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode7"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle8"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i16P"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i16P"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i16.i8"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i16P"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i16P"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i16P"/></StgValue>
</bind>
</comp>

<comp id="124" class="1004" name="out_data_V_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_data_V_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="color_V_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="color_V_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="beta_V_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="beta_V_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="alpha_V_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="alpha_V_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="input_data_V_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_data_V_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="input_height_V_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="0"/>
<pin id="156" dir="0" index="1" bw="16" slack="0"/>
<pin id="157" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_height_V_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="input_width_V_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="0"/>
<pin id="162" dir="0" index="1" bw="16" slack="0"/>
<pin id="163" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_width_V_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="dim_V_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="0" index="1" bw="8" slack="0"/>
<pin id="169" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dim_V_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_readreq_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="1"/>
<pin id="175" dir="0" index="2" bw="1" slack="0"/>
<pin id="176" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/5 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_readreq_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="16" slack="2"/>
<pin id="182" dir="0" index="2" bw="6" slack="0"/>
<pin id="183" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_addr_3_rd_req/6 "/>
</bind>
</comp>

<comp id="186" class="1004" name="gmem_addr_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="0"/>
<pin id="188" dir="0" index="1" bw="16" slack="8"/>
<pin id="189" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/12 "/>
</bind>
</comp>

<comp id="191" class="1004" name="gmem_addr_1_read_read_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="16" slack="0"/>
<pin id="193" dir="0" index="1" bw="16" slack="9"/>
<pin id="194" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/13 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_readreq_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="16" slack="1"/>
<pin id="199" dir="0" index="2" bw="1" slack="0"/>
<pin id="200" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_1_req/15 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_readreq_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="16" slack="2"/>
<pin id="206" dir="0" index="2" bw="1" slack="0"/>
<pin id="207" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="p_Val2_req/16 "/>
</bind>
</comp>

<comp id="210" class="1004" name="gmem_addr_2_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="16" slack="0"/>
<pin id="212" dir="0" index="1" bw="16" slack="8"/>
<pin id="213" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_2_read/22 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_writeresp_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="16" slack="8"/>
<pin id="218" dir="0" index="2" bw="1" slack="0"/>
<pin id="219" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_6_req/22 gmem_addr_6_resp/26 "/>
</bind>
</comp>

<comp id="222" class="1004" name="p_Val2_s_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="16" slack="0"/>
<pin id="224" dir="0" index="1" bw="16" slack="9"/>
<pin id="225" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Val2_s/23 "/>
</bind>
</comp>

<comp id="227" class="1004" name="StgValue_170_write_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="0" slack="0"/>
<pin id="229" dir="0" index="1" bw="16" slack="11"/>
<pin id="230" dir="0" index="2" bw="16" slack="1"/>
<pin id="231" dir="0" index="3" bw="1" slack="0"/>
<pin id="232" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_170/25 "/>
</bind>
</comp>

<comp id="236" class="1005" name="i_op_assign_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="16" slack="1"/>
<pin id="238" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign (phireg) "/>
</bind>
</comp>

<comp id="240" class="1004" name="i_op_assign_phi_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="1"/>
<pin id="242" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="16" slack="0"/>
<pin id="244" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign/2 "/>
</bind>
</comp>

<comp id="247" class="1005" name="ret_V_2_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="1"/>
<pin id="249" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_2 (phireg) "/>
</bind>
</comp>

<comp id="251" class="1004" name="ret_V_2_phi_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="1"/>
<pin id="253" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="32" slack="0"/>
<pin id="255" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ret_V_2/2 "/>
</bind>
</comp>

<comp id="259" class="1005" name="i_op_assign_1_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="16" slack="1"/>
<pin id="261" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_1 (phireg) "/>
</bind>
</comp>

<comp id="263" class="1004" name="i_op_assign_1_phi_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="16" slack="0"/>
<pin id="265" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="1" slack="1"/>
<pin id="267" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_1/3 "/>
</bind>
</comp>

<comp id="270" class="1005" name="i_op_assign_2_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="1"/>
<pin id="272" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_2 (phireg) "/>
</bind>
</comp>

<comp id="274" class="1004" name="i_op_assign_2_phi_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="0"/>
<pin id="276" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="1" slack="1"/>
<pin id="278" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_2/4 "/>
</bind>
</comp>

<comp id="282" class="1005" name="ret_V_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="24" slack="1"/>
<pin id="284" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="ret_V (phireg) "/>
</bind>
</comp>

<comp id="286" class="1004" name="ret_V_phi_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="24" slack="0"/>
<pin id="288" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="1" slack="1"/>
<pin id="290" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ret_V/4 "/>
</bind>
</comp>

<comp id="293" class="1005" name="p_Val2_2_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="16" slack="1"/>
<pin id="295" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 (phireg) "/>
</bind>
</comp>

<comp id="297" class="1004" name="p_Val2_2_phi_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="16" slack="1"/>
<pin id="299" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="300" dir="0" index="2" bw="1" slack="1"/>
<pin id="301" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_2/13 "/>
</bind>
</comp>

<comp id="305" class="1005" name="c_color_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="5" slack="1"/>
<pin id="307" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_color (phireg) "/>
</bind>
</comp>

<comp id="309" class="1004" name="c_color_phi_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="5" slack="0"/>
<pin id="311" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="2" bw="1" slack="1"/>
<pin id="313" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_color/13 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="31" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="0"/>
<pin id="319" dir="0" index="2" bw="1" slack="0"/>
<pin id="320" dir="0" index="3" bw="6" slack="0"/>
<pin id="321" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_cast_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="31" slack="0"/>
<pin id="328" dir="1" index="1" bw="41" slack="12"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_1_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="31" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="0"/>
<pin id="333" dir="0" index="2" bw="1" slack="0"/>
<pin id="334" dir="0" index="3" bw="6" slack="0"/>
<pin id="335" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_1_cast_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="31" slack="0"/>
<pin id="342" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_2_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="31" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="0" index="2" bw="1" slack="0"/>
<pin id="348" dir="0" index="3" bw="6" slack="0"/>
<pin id="349" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_2_cast_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="31" slack="0"/>
<pin id="356" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_3_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="31" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="0"/>
<pin id="361" dir="0" index="2" bw="1" slack="0"/>
<pin id="362" dir="0" index="3" bw="6" slack="0"/>
<pin id="363" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_3_cast_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="31" slack="0"/>
<pin id="370" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_5_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="31" slack="0"/>
<pin id="374" dir="0" index="1" bw="32" slack="0"/>
<pin id="375" dir="0" index="2" bw="1" slack="0"/>
<pin id="376" dir="0" index="3" bw="6" slack="0"/>
<pin id="377" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_14_cast_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="31" slack="0"/>
<pin id="384" dir="1" index="1" bw="41" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14_cast/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="rhs_V_cast_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="16" slack="0"/>
<pin id="388" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_cast/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="rhs_V_1_cast_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="16" slack="0"/>
<pin id="392" dir="1" index="1" bw="40" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_1_cast/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="rhs_V_2_cast_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="16" slack="0"/>
<pin id="396" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_2_cast/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="next_mul1_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="0" index="1" bw="16" slack="1"/>
<pin id="401" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul1/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="exitcond3_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="16" slack="0"/>
<pin id="405" dir="0" index="1" bw="16" slack="1"/>
<pin id="406" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="h_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="16" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="i_op_assign_1_cast5_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="16" slack="0"/>
<pin id="416" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_op_assign_1_cast5/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="exitcond2_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="16" slack="0"/>
<pin id="420" dir="0" index="1" bw="16" slack="2"/>
<pin id="421" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="423" class="1004" name="w_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="16" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w/3 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp1_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="1"/>
<pin id="431" dir="0" index="1" bw="16" slack="0"/>
<pin id="432" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/3 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp1_cast_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="0"/>
<pin id="437" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp1_cast/3 "/>
</bind>
</comp>

<comp id="439" class="1004" name="next_mul_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="24" slack="0"/>
<pin id="441" dir="0" index="1" bw="16" slack="3"/>
<pin id="442" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/4 "/>
</bind>
</comp>

<comp id="444" class="1004" name="exitcond1_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="8" slack="0"/>
<pin id="446" dir="0" index="1" bw="8" slack="3"/>
<pin id="447" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/4 "/>
</bind>
</comp>

<comp id="449" class="1004" name="c_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="8" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/4 "/>
</bind>
</comp>

<comp id="455" class="1004" name="lhs_V_1_cast_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="24" slack="0"/>
<pin id="457" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_1_cast/4 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp_7_cast_cast_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="40" slack="0"/>
<pin id="461" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_cast_cast/4 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_8_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="12" slack="0"/>
<pin id="464" dir="0" index="1" bw="8" slack="0"/>
<pin id="465" dir="0" index="2" bw="1" slack="0"/>
<pin id="466" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="470" class="1004" name="input_data_V2_sum_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="40" slack="0"/>
<pin id="472" dir="0" index="1" bw="31" slack="3"/>
<pin id="473" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="input_data_V2_sum/4 "/>
</bind>
</comp>

<comp id="475" class="1004" name="input_data_V2_sum_ca_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="41" slack="0"/>
<pin id="477" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="input_data_V2_sum_ca/4 "/>
</bind>
</comp>

<comp id="479" class="1004" name="gmem_addr_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="0"/>
<pin id="481" dir="0" index="1" bw="32" slack="0"/>
<pin id="482" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/4 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_5_cast_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="12" slack="0"/>
<pin id="487" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast/4 "/>
</bind>
</comp>

<comp id="489" class="1004" name="color_V8_sum_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="12" slack="0"/>
<pin id="491" dir="0" index="1" bw="31" slack="3"/>
<pin id="492" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="color_V8_sum/4 "/>
</bind>
</comp>

<comp id="494" class="1004" name="color_V8_sum_cast_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="0"/>
<pin id="496" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="color_V8_sum_cast/4 "/>
</bind>
</comp>

<comp id="498" class="1004" name="gmem_addr_1_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="0"/>
<pin id="500" dir="0" index="1" bw="32" slack="0"/>
<pin id="501" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/4 "/>
</bind>
</comp>

<comp id="504" class="1004" name="r_V_2_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="16" slack="0"/>
<pin id="506" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_2/12 "/>
</bind>
</comp>

<comp id="508" class="1004" name="exitcond_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="5" slack="0"/>
<pin id="510" dir="0" index="1" bw="5" slack="0"/>
<pin id="511" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/13 "/>
</bind>
</comp>

<comp id="514" class="1004" name="c_color_1_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="5" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_color_1/13 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp_9_cast_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="8" slack="9"/>
<pin id="522" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast/13 "/>
</bind>
</comp>

<comp id="524" class="1004" name="alpha_V4_sum_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="8" slack="0"/>
<pin id="526" dir="0" index="1" bw="31" slack="12"/>
<pin id="527" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="alpha_V4_sum/13 "/>
</bind>
</comp>

<comp id="529" class="1004" name="alpha_V4_sum_cast_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="0"/>
<pin id="531" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="alpha_V4_sum_cast/13 "/>
</bind>
</comp>

<comp id="533" class="1004" name="gmem_addr_2_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="0"/>
<pin id="535" dir="0" index="1" bw="32" slack="0"/>
<pin id="536" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/13 "/>
</bind>
</comp>

<comp id="539" class="1004" name="beta_V6_sum_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="8" slack="0"/>
<pin id="541" dir="0" index="1" bw="31" slack="12"/>
<pin id="542" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="beta_V6_sum/13 "/>
</bind>
</comp>

<comp id="544" class="1004" name="beta_V6_sum_cast_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="0"/>
<pin id="546" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="beta_V6_sum_cast/13 "/>
</bind>
</comp>

<comp id="548" class="1004" name="gmem_addr_3_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="0"/>
<pin id="550" dir="0" index="1" bw="32" slack="0"/>
<pin id="551" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_3/13 "/>
</bind>
</comp>

<comp id="554" class="1004" name="out_data_V10_sum_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="40" slack="9"/>
<pin id="556" dir="0" index="1" bw="31" slack="12"/>
<pin id="557" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_data_V10_sum/13 "/>
</bind>
</comp>

<comp id="558" class="1004" name="out_data_V10_sum_cas_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="41" slack="0"/>
<pin id="560" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="out_data_V10_sum_cas/13 "/>
</bind>
</comp>

<comp id="562" class="1004" name="gmem_addr_4_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="0"/>
<pin id="564" dir="0" index="1" bw="32" slack="0"/>
<pin id="565" dir="1" index="2" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_4/13 "/>
</bind>
</comp>

<comp id="568" class="1004" name="tmp_6_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="16" slack="1"/>
<pin id="570" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6/14 "/>
</bind>
</comp>

<comp id="571" class="1004" name="lhs_V_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="24" slack="0"/>
<pin id="573" dir="0" index="1" bw="16" slack="1"/>
<pin id="574" dir="0" index="2" bw="1" slack="0"/>
<pin id="575" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/14 "/>
</bind>
</comp>

<comp id="579" class="1004" name="sum_V_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="16" slack="0"/>
<pin id="581" dir="0" index="1" bw="24" slack="0"/>
<pin id="582" dir="0" index="2" bw="5" slack="0"/>
<pin id="583" dir="0" index="3" bw="6" slack="0"/>
<pin id="584" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sum_V/14 "/>
</bind>
</comp>

<comp id="588" class="1004" name="r_V_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="16" slack="10"/>
<pin id="590" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V/24 "/>
</bind>
</comp>

<comp id="592" class="1004" name="tmp_4_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="16" slack="2"/>
<pin id="594" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_4/24 "/>
</bind>
</comp>

<comp id="595" class="1004" name="rhs_V_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="24" slack="0"/>
<pin id="597" dir="0" index="1" bw="16" slack="1"/>
<pin id="598" dir="0" index="2" bw="1" slack="0"/>
<pin id="599" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V/24 "/>
</bind>
</comp>

<comp id="602" class="1004" name="tmp_s_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="16" slack="0"/>
<pin id="604" dir="0" index="1" bw="24" slack="0"/>
<pin id="605" dir="0" index="2" bw="5" slack="0"/>
<pin id="606" dir="0" index="3" bw="6" slack="0"/>
<pin id="607" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/24 "/>
</bind>
</comp>

<comp id="611" class="1007" name="grp_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="24" slack="0"/>
<pin id="613" dir="0" index="1" bw="16" slack="3"/>
<pin id="614" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="615" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_1/4 tmp_7/4 "/>
</bind>
</comp>

<comp id="618" class="1007" name="grp_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="16" slack="0"/>
<pin id="620" dir="0" index="1" bw="16" slack="2"/>
<pin id="621" dir="0" index="2" bw="24" slack="0"/>
<pin id="622" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_4/14 ret_V_5/14 "/>
</bind>
</comp>

<comp id="626" class="1007" name="grp_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="16" slack="0"/>
<pin id="628" dir="0" index="1" bw="16" slack="0"/>
<pin id="629" dir="0" index="2" bw="24" slack="0"/>
<pin id="630" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_5/24 ret_V_6/24 "/>
</bind>
</comp>

<comp id="635" class="1005" name="input_height_V_read_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="16" slack="1"/>
<pin id="637" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_height_V_read "/>
</bind>
</comp>

<comp id="640" class="1005" name="input_width_V_read_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="16" slack="2"/>
<pin id="642" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="input_width_V_read "/>
</bind>
</comp>

<comp id="645" class="1005" name="dim_V_read_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="8" slack="3"/>
<pin id="647" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="dim_V_read "/>
</bind>
</comp>

<comp id="650" class="1005" name="tmp_cast_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="41" slack="12"/>
<pin id="652" dir="1" index="1" bw="41" slack="12"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="655" class="1005" name="tmp_1_cast_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="3"/>
<pin id="657" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_1_cast "/>
</bind>
</comp>

<comp id="660" class="1005" name="tmp_2_cast_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="32" slack="12"/>
<pin id="662" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="tmp_2_cast "/>
</bind>
</comp>

<comp id="665" class="1005" name="tmp_3_cast_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="12"/>
<pin id="667" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="tmp_3_cast "/>
</bind>
</comp>

<comp id="670" class="1005" name="tmp_14_cast_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="41" slack="3"/>
<pin id="672" dir="1" index="1" bw="41" slack="3"/>
</pin_list>
<bind>
<opset="tmp_14_cast "/>
</bind>
</comp>

<comp id="675" class="1005" name="rhs_V_cast_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="24" slack="3"/>
<pin id="677" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opset="rhs_V_cast "/>
</bind>
</comp>

<comp id="680" class="1005" name="rhs_V_1_cast_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="40" slack="3"/>
<pin id="682" dir="1" index="1" bw="40" slack="3"/>
</pin_list>
<bind>
<opset="rhs_V_1_cast "/>
</bind>
</comp>

<comp id="685" class="1005" name="rhs_V_2_cast_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="1"/>
<pin id="687" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rhs_V_2_cast "/>
</bind>
</comp>

<comp id="690" class="1005" name="next_mul1_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="0"/>
<pin id="692" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="next_mul1 "/>
</bind>
</comp>

<comp id="698" class="1005" name="h_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="16" slack="0"/>
<pin id="700" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="706" class="1005" name="w_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="16" slack="0"/>
<pin id="708" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="w "/>
</bind>
</comp>

<comp id="711" class="1005" name="tmp1_cast_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="40" slack="1"/>
<pin id="713" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="tmp1_cast "/>
</bind>
</comp>

<comp id="716" class="1005" name="next_mul_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="24" slack="0"/>
<pin id="718" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="724" class="1005" name="c_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="8" slack="0"/>
<pin id="726" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="729" class="1005" name="tmp_7_cast_cast_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="41" slack="9"/>
<pin id="731" dir="1" index="1" bw="41" slack="9"/>
</pin_list>
<bind>
<opset="tmp_7_cast_cast "/>
</bind>
</comp>

<comp id="734" class="1005" name="gmem_addr_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="16" slack="1"/>
<pin id="736" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="740" class="1005" name="gmem_addr_1_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="16" slack="2"/>
<pin id="742" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="746" class="1005" name="r_V_2_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="24" slack="2"/>
<pin id="748" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="r_V_2 "/>
</bind>
</comp>

<comp id="754" class="1005" name="c_color_1_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="5" slack="0"/>
<pin id="756" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="c_color_1 "/>
</bind>
</comp>

<comp id="759" class="1005" name="gmem_addr_1_read_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="16" slack="1"/>
<pin id="761" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read "/>
</bind>
</comp>

<comp id="764" class="1005" name="gmem_addr_2_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="16" slack="1"/>
<pin id="766" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="770" class="1005" name="gmem_addr_3_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="16" slack="2"/>
<pin id="772" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_3 "/>
</bind>
</comp>

<comp id="776" class="1005" name="gmem_addr_4_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="16" slack="8"/>
<pin id="778" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opset="gmem_addr_4 "/>
</bind>
</comp>

<comp id="782" class="1005" name="sum_V_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="16" slack="1"/>
<pin id="784" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sum_V "/>
</bind>
</comp>

<comp id="787" class="1005" name="gmem_addr_2_read_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="16" slack="2"/>
<pin id="789" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_2_read "/>
</bind>
</comp>

<comp id="792" class="1005" name="p_Val2_s_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="16" slack="1"/>
<pin id="794" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="797" class="1005" name="tmp_s_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="16" slack="1"/>
<pin id="799" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="128"><net_src comp="18" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="16" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="18" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="14" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="18" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="18" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="10" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="18" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="8" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="20" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="6" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="20" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="4" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="22" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="2" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="96" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="26" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="184"><net_src comp="96" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="52" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="190"><net_src comp="98" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="195"><net_src comp="98" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="96" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="26" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="208"><net_src comp="96" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="26" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="214"><net_src comp="98" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="116" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="26" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="226"><net_src comp="98" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="233"><net_src comp="118" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="120" pin="0"/><net_sink comp="227" pin=3"/></net>

<net id="235"><net_src comp="122" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="239"><net_src comp="74" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="236" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="40" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="247" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="251" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="262"><net_src comp="74" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="259" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="273"><net_src comp="84" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="270" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="281"><net_src comp="274" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="285"><net_src comp="86" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="282" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="296"><net_src comp="74" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="303"><net_src comp="293" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="304"><net_src comp="297" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="308"><net_src comp="100" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="315"><net_src comp="305" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="322"><net_src comp="24" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="124" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="324"><net_src comp="26" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="325"><net_src comp="28" pin="0"/><net_sink comp="316" pin=3"/></net>

<net id="329"><net_src comp="316" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="336"><net_src comp="24" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="130" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="338"><net_src comp="26" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="339"><net_src comp="28" pin="0"/><net_sink comp="330" pin=3"/></net>

<net id="343"><net_src comp="330" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="350"><net_src comp="24" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="136" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="352"><net_src comp="26" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="353"><net_src comp="28" pin="0"/><net_sink comp="344" pin=3"/></net>

<net id="357"><net_src comp="344" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="364"><net_src comp="24" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="142" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="366"><net_src comp="26" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="367"><net_src comp="28" pin="0"/><net_sink comp="358" pin=3"/></net>

<net id="371"><net_src comp="358" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="378"><net_src comp="24" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="148" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="380"><net_src comp="26" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="381"><net_src comp="28" pin="0"/><net_sink comp="372" pin=3"/></net>

<net id="385"><net_src comp="372" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="154" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="160" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="160" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="251" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="407"><net_src comp="240" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="412"><net_src comp="240" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="82" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="417"><net_src comp="263" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="422"><net_src comp="263" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="427"><net_src comp="263" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="82" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="247" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="414" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="438"><net_src comp="429" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="443"><net_src comp="286" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="448"><net_src comp="274" pin="4"/><net_sink comp="444" pin=0"/></net>

<net id="453"><net_src comp="274" pin="4"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="90" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="458"><net_src comp="286" pin="4"/><net_sink comp="455" pin=0"/></net>

<net id="467"><net_src comp="92" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="274" pin="4"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="94" pin="0"/><net_sink comp="462" pin=2"/></net>

<net id="474"><net_src comp="459" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="478"><net_src comp="470" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="483"><net_src comp="0" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="475" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="488"><net_src comp="462" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="493"><net_src comp="485" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="497"><net_src comp="489" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="502"><net_src comp="0" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="494" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="507"><net_src comp="186" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="512"><net_src comp="309" pin="4"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="102" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="309" pin="4"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="106" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="523"><net_src comp="270" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="528"><net_src comp="520" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="532"><net_src comp="524" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="537"><net_src comp="0" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="529" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="520" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="547"><net_src comp="539" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="552"><net_src comp="0" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="544" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="561"><net_src comp="554" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="566"><net_src comp="0" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="558" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="576"><net_src comp="108" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="577"><net_src comp="293" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="578"><net_src comp="84" pin="0"/><net_sink comp="571" pin=2"/></net>

<net id="585"><net_src comp="110" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="586"><net_src comp="112" pin="0"/><net_sink comp="579" pin=2"/></net>

<net id="587"><net_src comp="114" pin="0"/><net_sink comp="579" pin=3"/></net>

<net id="591"><net_src comp="293" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="600"><net_src comp="108" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="601"><net_src comp="84" pin="0"/><net_sink comp="595" pin=2"/></net>

<net id="608"><net_src comp="110" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="609"><net_src comp="112" pin="0"/><net_sink comp="602" pin=2"/></net>

<net id="610"><net_src comp="114" pin="0"/><net_sink comp="602" pin=3"/></net>

<net id="616"><net_src comp="455" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="617"><net_src comp="611" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="623"><net_src comp="568" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="624"><net_src comp="571" pin="3"/><net_sink comp="618" pin=2"/></net>

<net id="625"><net_src comp="618" pin="3"/><net_sink comp="579" pin=1"/></net>

<net id="631"><net_src comp="588" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="632"><net_src comp="592" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="633"><net_src comp="595" pin="3"/><net_sink comp="626" pin=2"/></net>

<net id="634"><net_src comp="626" pin="3"/><net_sink comp="602" pin=1"/></net>

<net id="638"><net_src comp="154" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="643"><net_src comp="160" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="648"><net_src comp="166" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="653"><net_src comp="326" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="658"><net_src comp="340" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="663"><net_src comp="354" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="668"><net_src comp="368" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="673"><net_src comp="382" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="678"><net_src comp="386" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="683"><net_src comp="390" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="688"><net_src comp="394" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="693"><net_src comp="398" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="701"><net_src comp="408" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="709"><net_src comp="423" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="714"><net_src comp="435" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="719"><net_src comp="439" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="727"><net_src comp="449" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="732"><net_src comp="459" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="737"><net_src comp="479" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="739"><net_src comp="734" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="743"><net_src comp="498" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="745"><net_src comp="740" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="749"><net_src comp="504" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="757"><net_src comp="514" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="762"><net_src comp="191" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="767"><net_src comp="533" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="769"><net_src comp="764" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="773"><net_src comp="548" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="775"><net_src comp="770" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="779"><net_src comp="562" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="781"><net_src comp="776" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="785"><net_src comp="579" pin="4"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="790"><net_src comp="210" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="795"><net_src comp="222" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="800"><net_src comp="602" pin="4"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="227" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {22 25 26 27 28 29 30 }
 - Input state : 
	Port: Aff_channel : gmem | {5 6 7 8 9 10 11 12 13 15 16 17 18 19 20 21 22 23 }
	Port: Aff_channel : dim_V | {1 }
	Port: Aff_channel : input_width_V | {1 }
	Port: Aff_channel : input_height_V | {1 }
	Port: Aff_channel : input_data_V | {1 }
	Port: Aff_channel : alpha_V | {1 }
	Port: Aff_channel : beta_V | {1 }
	Port: Aff_channel : color_V | {1 }
	Port: Aff_channel : out_data_V | {1 }
  - Chain level:
	State 1
		tmp_cast : 1
		tmp_1_cast : 1
		tmp_2_cast : 1
		tmp_3_cast : 1
		tmp_14_cast : 1
	State 2
		next_mul1 : 1
		exitcond3 : 1
		h : 1
		StgValue_74 : 2
	State 3
		i_op_assign_1_cast5 : 1
		exitcond2 : 1
		w : 1
		StgValue_82 : 2
		tmp1 : 2
		tmp1_cast : 3
	State 4
		next_mul : 1
		exitcond1 : 1
		c : 1
		StgValue_93 : 2
		lhs_V_1_cast : 1
		ret_V_1 : 2
		tmp_7 : 3
		tmp_7_cast_cast : 4
		tmp_8 : 1
		input_data_V2_sum : 5
		input_data_V2_sum_ca : 6
		gmem_addr : 7
		tmp_5_cast : 2
		color_V8_sum : 3
		color_V8_sum_cast : 4
		gmem_addr_1 : 5
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		exitcond : 1
		c_color_1 : 1
		StgValue_129 : 2
		alpha_V4_sum : 1
		alpha_V4_sum_cast : 2
		gmem_addr_2 : 3
		beta_V6_sum : 1
		beta_V6_sum_cast : 2
		gmem_addr_3 : 3
		out_data_V10_sum_cas : 1
		gmem_addr_4 : 2
	State 14
		r_V_4 : 1
		ret_V_5 : 2
		sum_V : 3
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		r_V_5 : 1
		ret_V_6 : 2
		tmp_s : 3
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|          |         next_mul1_fu_398        |    0    |    0    |    32   |
|          |             h_fu_408            |    0    |    0    |    16   |
|          |             w_fu_423            |    0    |    0    |    16   |
|          |           tmp1_fu_429           |    0    |    0    |    32   |
|          |         next_mul_fu_439         |    0    |    0    |    24   |
|    add   |             c_fu_449            |    0    |    0    |    8    |
|          |     input_data_V2_sum_fu_470    |    0    |    0    |    40   |
|          |       color_V8_sum_fu_489       |    0    |    0    |    31   |
|          |         c_color_1_fu_514        |    0    |    0    |    7    |
|          |       alpha_V4_sum_fu_524       |    0    |    0    |    31   |
|          |        beta_V6_sum_fu_539       |    0    |    0    |    31   |
|          |     out_data_V10_sum_fu_554     |    0    |    0    |    40   |
|----------|---------------------------------|---------|---------|---------|
|          |         exitcond3_fu_403        |    0    |    0    |    7    |
|   icmp   |         exitcond2_fu_418        |    0    |    0    |    7    |
|          |         exitcond1_fu_444        |    0    |    0    |    4    |
|          |         exitcond_fu_508         |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|
|          |            grp_fu_611           |    1    |    0    |    0    |
|  muladd  |            grp_fu_618           |    1    |    0    |    0    |
|          |            grp_fu_626           |    1    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |   out_data_V_read_read_fu_124   |    0    |    0    |    0    |
|          |     color_V_read_read_fu_130    |    0    |    0    |    0    |
|          |     beta_V_read_read_fu_136     |    0    |    0    |    0    |
|          |     alpha_V_read_read_fu_142    |    0    |    0    |    0    |
|          |  input_data_V_read_read_fu_148  |    0    |    0    |    0    |
|   read   | input_height_V_read_read_fu_154 |    0    |    0    |    0    |
|          |  input_width_V_read_read_fu_160 |    0    |    0    |    0    |
|          |      dim_V_read_read_fu_166     |    0    |    0    |    0    |
|          |    gmem_addr_read_read_fu_186   |    0    |    0    |    0    |
|          |   gmem_addr_1_read_read_fu_191  |    0    |    0    |    0    |
|          |   gmem_addr_2_read_read_fu_210  |    0    |    0    |    0    |
|          |       p_Val2_s_read_fu_222      |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |        grp_readreq_fu_172       |    0    |    0    |    0    |
|  readreq |        grp_readreq_fu_179       |    0    |    0    |    0    |
|          |        grp_readreq_fu_196       |    0    |    0    |    0    |
|          |        grp_readreq_fu_203       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
| writeresp|       grp_writeresp_fu_215      |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   write  |    StgValue_170_write_fu_227    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |            tmp_fu_316           |    0    |    0    |    0    |
|          |           tmp_1_fu_330          |    0    |    0    |    0    |
|          |           tmp_2_fu_344          |    0    |    0    |    0    |
|partselect|           tmp_3_fu_358          |    0    |    0    |    0    |
|          |           tmp_5_fu_372          |    0    |    0    |    0    |
|          |           sum_V_fu_579          |    0    |    0    |    0    |
|          |           tmp_s_fu_602          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |         tmp_cast_fu_326         |    0    |    0    |    0    |
|          |        tmp_1_cast_fu_340        |    0    |    0    |    0    |
|          |        tmp_2_cast_fu_354        |    0    |    0    |    0    |
|          |        tmp_3_cast_fu_368        |    0    |    0    |    0    |
|          |        tmp_14_cast_fu_382       |    0    |    0    |    0    |
|          |        rhs_V_cast_fu_386        |    0    |    0    |    0    |
|          |       rhs_V_1_cast_fu_390       |    0    |    0    |    0    |
|          |       rhs_V_2_cast_fu_394       |    0    |    0    |    0    |
|          |    i_op_assign_1_cast5_fu_414   |    0    |    0    |    0    |
|   zext   |         tmp1_cast_fu_435        |    0    |    0    |    0    |
|          |       lhs_V_1_cast_fu_455       |    0    |    0    |    0    |
|          |      tmp_7_cast_cast_fu_459     |    0    |    0    |    0    |
|          |   input_data_V2_sum_ca_fu_475   |    0    |    0    |    0    |
|          |        tmp_5_cast_fu_485        |    0    |    0    |    0    |
|          |     color_V8_sum_cast_fu_494    |    0    |    0    |    0    |
|          |        tmp_9_cast_fu_520        |    0    |    0    |    0    |
|          |     alpha_V4_sum_cast_fu_529    |    0    |    0    |    0    |
|          |     beta_V6_sum_cast_fu_544     |    0    |    0    |    0    |
|          |   out_data_V10_sum_cas_fu_558   |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |           tmp_8_fu_462          |    0    |    0    |    0    |
|bitconcatenate|           lhs_V_fu_571          |    0    |    0    |    0    |
|          |           rhs_V_fu_595          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |           r_V_2_fu_504          |    0    |    0    |    0    |
|   sext   |           tmp_6_fu_568          |    0    |    0    |    0    |
|          |            r_V_fu_588           |    0    |    0    |    0    |
|          |           tmp_4_fu_592          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    3    |    0    |   328   |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     c_color_1_reg_754     |    5   |
|      c_color_reg_305      |    5   |
|         c_reg_724         |    8   |
|     dim_V_read_reg_645    |    8   |
|  gmem_addr_1_read_reg_759 |   16   |
|    gmem_addr_1_reg_740    |   16   |
|  gmem_addr_2_read_reg_787 |   16   |
|    gmem_addr_2_reg_764    |   16   |
|    gmem_addr_3_reg_770    |   16   |
|    gmem_addr_4_reg_776    |   16   |
|     gmem_addr_reg_734     |   16   |
|         h_reg_698         |   16   |
|   i_op_assign_1_reg_259   |   16   |
|   i_op_assign_2_reg_270   |    8   |
|    i_op_assign_reg_236    |   16   |
|input_height_V_read_reg_635|   16   |
| input_width_V_read_reg_640|   16   |
|     next_mul1_reg_690     |   32   |
|      next_mul_reg_716     |   24   |
|      p_Val2_2_reg_293     |   16   |
|      p_Val2_s_reg_792     |   16   |
|       r_V_2_reg_746       |   24   |
|      ret_V_2_reg_247      |   32   |
|       ret_V_reg_282       |   24   |
|    rhs_V_1_cast_reg_680   |   40   |
|    rhs_V_2_cast_reg_685   |   32   |
|     rhs_V_cast_reg_675    |   24   |
|       sum_V_reg_782       |   16   |
|     tmp1_cast_reg_711     |   40   |
|    tmp_14_cast_reg_670    |   41   |
|     tmp_1_cast_reg_655    |   32   |
|     tmp_2_cast_reg_660    |   32   |
|     tmp_3_cast_reg_665    |   32   |
|  tmp_7_cast_cast_reg_729  |   41   |
|      tmp_cast_reg_650     |   41   |
|       tmp_s_reg_797       |   16   |
|         w_reg_706         |   16   |
+---------------------------+--------+
|           Total           |   797  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
|  grp_writeresp_fu_215 |  p0  |   2  |   1  |    2   |
|    ret_V_2_reg_247    |  p0  |   2  |  32  |   64   ||    3    |
| i_op_assign_2_reg_270 |  p0  |   2  |   8  |   16   ||    3    |
|    p_Val2_2_reg_293   |  p0  |   2  |  16  |   32   ||    3    |
|       grp_fu_611      |  p0  |   2  |  24  |   48   ||    3    |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |   162  ||   2.33  ||    12   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   328  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   12   |
|  Register |    -   |    -   |   797  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    2   |   797  |   340  |
+-----------+--------+--------+--------+--------+
