Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue Mar 28 15:14:29 2023
| Host         : yavin running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing -max_paths 10 -file ./report/mul_float_top_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             35.625ns  (required time - arrival time)
  Source:                 b[24]
                            (input port)
  Destination:            res[20]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        14.375ns  (logic 6.636ns (46.162%)  route 7.739ns (53.838%))
  Logic Levels:           10  (DSP48E1=2 LUT5=1 LUT6=6 MUXF7=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 50.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  b[24] (IN)
                         net (fo=11, unset)           0.973     0.973    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/b[24]
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.036     5.009 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/dout/PCOUT[47]
                         net (fo=1, routed)           0.002     5.011    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/dout_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.529 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/dout__0/P[18]
                         net (fo=12, routed)          1.144     7.673    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/data0[10]
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.797 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_13/O
                         net (fo=1, routed)           0.151     7.949    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_13_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I2_O)        0.124     8.073 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_12/O
                         net (fo=1, routed)           0.433     8.506    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_12_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I2_O)        0.124     8.630 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_11/O
                         net (fo=1, routed)           0.402     9.032    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_11_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I2_O)        0.124     9.156 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_5/O
                         net (fo=2, routed)           0.806     9.962    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_5_n_0
    SLICE_X35Y48         LUT5 (Prop_lut5_I2_O)        0.124    10.086 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[23]_INST_0_i_4/O
                         net (fo=48, routed)          2.174    12.260    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[23]_INST_0_i_4_n_0
    SLICE_X26Y46         LUT6 (Prop_lut6_I0_O)        0.124    12.384 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[20]_INST_0_i_4/O
                         net (fo=1, routed)           0.680    13.064    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[20]_INST_0_i_4_n_0
    SLICE_X26Y46         LUT6 (Prop_lut6_I2_O)        0.124    13.188 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[20]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    13.188    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[20]_INST_0_i_2_n_0
    SLICE_X26Y46         MUXF7 (Prop_muxf7_I1_O)      0.214    13.402 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[20]_INST_0/O
                         net (fo=0)                   0.973    14.375    res[20]
                                                                      r  res[20] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
                         clock pessimism              0.000    50.000    
                         output delay                -0.000    50.000    
  -------------------------------------------------------------------
                         required time                         50.000    
                         arrival time                         -14.375    
  -------------------------------------------------------------------
                         slack                                 35.625    

Slack (MET) :             35.797ns  (required time - arrival time)
  Source:                 b[24]
                            (input port)
  Destination:            res[11]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        14.203ns  (logic 6.639ns (46.742%)  route 7.564ns (53.258%))
  Logic Levels:           10  (DSP48E1=2 LUT5=1 LUT6=6 MUXF7=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 50.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  b[24] (IN)
                         net (fo=11, unset)           0.973     0.973    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/b[24]
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.036     5.009 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/dout/PCOUT[47]
                         net (fo=1, routed)           0.002     5.011    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/dout_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.529 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/dout__0/P[18]
                         net (fo=12, routed)          1.144     7.673    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/data0[10]
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.797 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_13/O
                         net (fo=1, routed)           0.151     7.949    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_13_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I2_O)        0.124     8.073 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_12/O
                         net (fo=1, routed)           0.433     8.506    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_12_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I2_O)        0.124     8.630 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_11/O
                         net (fo=1, routed)           0.402     9.032    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_11_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I2_O)        0.124     9.156 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_5/O
                         net (fo=2, routed)           0.806     9.962    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_5_n_0
    SLICE_X35Y48         LUT5 (Prop_lut5_I2_O)        0.124    10.086 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[23]_INST_0_i_4/O
                         net (fo=48, routed)          2.225    12.311    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[23]_INST_0_i_4_n_0
    SLICE_X26Y46         LUT6 (Prop_lut6_I0_O)        0.124    12.435 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[11]_INST_0_i_4/O
                         net (fo=1, routed)           0.454    12.889    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[11]_INST_0_i_4_n_0
    SLICE_X25Y46         LUT6 (Prop_lut6_I2_O)        0.124    13.013 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[11]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    13.013    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[11]_INST_0_i_2_n_0
    SLICE_X25Y46         MUXF7 (Prop_muxf7_I1_O)      0.217    13.230 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[11]_INST_0/O
                         net (fo=0)                   0.973    14.203    res[11]
                                                                      r  res[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
                         clock pessimism              0.000    50.000    
                         output delay                -0.000    50.000    
  -------------------------------------------------------------------
                         required time                         50.000    
                         arrival time                         -14.203    
  -------------------------------------------------------------------
                         slack                                 35.797    

Slack (MET) :             36.052ns  (required time - arrival time)
  Source:                 b[24]
                            (input port)
  Destination:            res[17]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        13.948ns  (logic 6.636ns (47.578%)  route 7.312ns (52.422%))
  Logic Levels:           10  (DSP48E1=2 LUT5=1 LUT6=6 MUXF7=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 50.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  b[24] (IN)
                         net (fo=11, unset)           0.973     0.973    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/b[24]
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.036     5.009 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/dout/PCOUT[47]
                         net (fo=1, routed)           0.002     5.011    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/dout_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.529 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/dout__0/P[18]
                         net (fo=12, routed)          1.144     7.673    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/data0[10]
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.797 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_13/O
                         net (fo=1, routed)           0.151     7.949    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_13_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I2_O)        0.124     8.073 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_12/O
                         net (fo=1, routed)           0.433     8.506    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_12_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I2_O)        0.124     8.630 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_11/O
                         net (fo=1, routed)           0.402     9.032    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_11_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I2_O)        0.124     9.156 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_5/O
                         net (fo=2, routed)           0.806     9.962    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_5_n_0
    SLICE_X35Y48         LUT5 (Prop_lut5_I2_O)        0.124    10.086 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[23]_INST_0_i_4/O
                         net (fo=48, routed)          1.747    11.833    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[23]_INST_0_i_4_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.124    11.957 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[17]_INST_0_i_4/O
                         net (fo=1, routed)           0.680    12.637    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[17]_INST_0_i_4_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I2_O)        0.124    12.761 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[17]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    12.761    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[17]_INST_0_i_2_n_0
    SLICE_X32Y44         MUXF7 (Prop_muxf7_I1_O)      0.214    12.975 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[17]_INST_0/O
                         net (fo=0)                   0.973    13.948    res[17]
                                                                      r  res[17] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
                         clock pessimism              0.000    50.000    
                         output delay                -0.000    50.000    
  -------------------------------------------------------------------
                         required time                         50.000    
                         arrival time                         -13.948    
  -------------------------------------------------------------------
                         slack                                 36.052    

Slack (MET) :             36.251ns  (required time - arrival time)
  Source:                 b[24]
                            (input port)
  Destination:            res[12]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        13.749ns  (logic 6.667ns (48.492%)  route 7.082ns (51.508%))
  Logic Levels:           10  (DSP48E1=2 LUT5=1 LUT6=6 MUXF7=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 50.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  b[24] (IN)
                         net (fo=11, unset)           0.973     0.973    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/b[24]
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.036     5.009 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/dout/PCOUT[47]
                         net (fo=1, routed)           0.002     5.011    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/dout_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.529 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/dout__0/P[18]
                         net (fo=12, routed)          1.144     7.673    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/data0[10]
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.797 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_13/O
                         net (fo=1, routed)           0.151     7.949    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_13_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I2_O)        0.124     8.073 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_12/O
                         net (fo=1, routed)           0.433     8.506    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_12_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I2_O)        0.124     8.630 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_11/O
                         net (fo=1, routed)           0.402     9.032    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_11_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I2_O)        0.124     9.156 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_5/O
                         net (fo=2, routed)           0.806     9.962    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_5_n_0
    SLICE_X35Y48         LUT5 (Prop_lut5_I2_O)        0.124    10.086 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[23]_INST_0_i_4/O
                         net (fo=48, routed)          1.771    11.857    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[23]_INST_0_i_4_n_0
    SLICE_X26Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.981 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[12]_INST_0_i_4/O
                         net (fo=1, routed)           0.425    12.407    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[12]_INST_0_i_4_n_0
    SLICE_X25Y46         LUT6 (Prop_lut6_I2_O)        0.124    12.531 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[12]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    12.531    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[12]_INST_0_i_2_n_0
    SLICE_X25Y46         MUXF7 (Prop_muxf7_I1_O)      0.245    12.776 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[12]_INST_0/O
                         net (fo=0)                   0.973    13.749    res[12]
                                                                      r  res[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
                         clock pessimism              0.000    50.000    
                         output delay                -0.000    50.000    
  -------------------------------------------------------------------
                         required time                         50.000    
                         arrival time                         -13.749    
  -------------------------------------------------------------------
                         slack                                 36.251    

Slack (MET) :             36.368ns  (required time - arrival time)
  Source:                 b[24]
                            (input port)
  Destination:            res[8]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        13.632ns  (logic 6.515ns (47.793%)  route 7.117ns (52.207%))
  Logic Levels:           9  (DSP48E1=2 LUT5=1 LUT6=5 MUXF7=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 50.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  b[24] (IN)
                         net (fo=11, unset)           0.973     0.973    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/b[24]
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.036     5.009 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/dout/PCOUT[47]
                         net (fo=1, routed)           0.002     5.011    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/dout_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.529 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/dout__0/P[18]
                         net (fo=12, routed)          1.144     7.673    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/data0[10]
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.797 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_13/O
                         net (fo=1, routed)           0.151     7.949    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_13_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I2_O)        0.124     8.073 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_12/O
                         net (fo=1, routed)           0.433     8.506    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_12_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I2_O)        0.124     8.630 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_11/O
                         net (fo=1, routed)           0.402     9.032    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_11_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I2_O)        0.124     9.156 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_5/O
                         net (fo=2, routed)           0.806     9.962    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_5_n_0
    SLICE_X35Y48         LUT5 (Prop_lut5_I2_O)        0.124    10.086 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[23]_INST_0_i_4/O
                         net (fo=48, routed)          2.232    12.318    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[23]_INST_0_i_4_n_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I0_O)        0.124    12.442 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[8]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    12.442    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[8]_INST_0_i_2_n_0
    SLICE_X33Y44         MUXF7 (Prop_muxf7_I1_O)      0.217    12.659 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[8]_INST_0/O
                         net (fo=0)                   0.973    13.632    res[8]
                                                                      r  res[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
                         clock pessimism              0.000    50.000    
                         output delay                -0.000    50.000    
  -------------------------------------------------------------------
                         required time                         50.000    
                         arrival time                         -13.632    
  -------------------------------------------------------------------
                         slack                                 36.368    

Slack (MET) :             36.402ns  (required time - arrival time)
  Source:                 b[24]
                            (input port)
  Destination:            res[64]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        13.598ns  (logic 7.099ns (52.204%)  route 6.499ns (47.796%))
  Logic Levels:           10  (DSP48E1=2 LUT5=2 LUT6=5 MUXF7=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 50.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  b[24] (IN)
                         net (fo=11, unset)           0.973     0.973    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/b[24]
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.036     5.009 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/dout/PCOUT[47]
                         net (fo=1, routed)           0.002     5.011    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/dout_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.529 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/dout__0/P[18]
                         net (fo=12, routed)          1.144     7.673    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/data0[10]
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.797 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_13/O
                         net (fo=1, routed)           0.151     7.949    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_13_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I2_O)        0.124     8.073 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_12/O
                         net (fo=1, routed)           0.433     8.506    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_12_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I2_O)        0.124     8.630 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_11/O
                         net (fo=1, routed)           0.402     9.032    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_11_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I2_O)        0.124     9.156 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_5/O
                         net (fo=2, routed)           0.806     9.962    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_5_n_0
    SLICE_X35Y48         LUT5 (Prop_lut5_I2_O)        0.152    10.114 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_1/O
                         net (fo=21, routed)          0.959    11.073    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_1_n_0
    SLICE_X30Y49         LUT5 (Prop_lut5_I2_O)        0.352    11.425 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[64]_INST_0_i_3/O
                         net (fo=2, routed)           0.656    12.080    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[64]_INST_0_i_3_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I1_O)        0.328    12.408 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[64]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    12.408    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[64]_INST_0_i_2_n_0
    SLICE_X31Y49         MUXF7 (Prop_muxf7_I1_O)      0.217    12.625 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[64]_INST_0/O
                         net (fo=0)                   0.973    13.598    res[64]
                                                                      r  res[64] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
                         clock pessimism              0.000    50.000    
                         output delay                -0.000    50.000    
  -------------------------------------------------------------------
                         required time                         50.000    
                         arrival time                         -13.598    
  -------------------------------------------------------------------
                         slack                                 36.402    

Slack (MET) :             36.467ns  (required time - arrival time)
  Source:                 b[24]
                            (input port)
  Destination:            res[18]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        13.533ns  (logic 6.639ns (49.060%)  route 6.894ns (50.940%))
  Logic Levels:           10  (DSP48E1=2 LUT5=1 LUT6=6 MUXF7=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 50.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  b[24] (IN)
                         net (fo=11, unset)           0.973     0.973    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/b[24]
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.036     5.009 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/dout/PCOUT[47]
                         net (fo=1, routed)           0.002     5.011    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/dout_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.529 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/dout__0/P[18]
                         net (fo=12, routed)          1.144     7.673    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/data0[10]
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.797 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_13/O
                         net (fo=1, routed)           0.151     7.949    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_13_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I2_O)        0.124     8.073 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_12/O
                         net (fo=1, routed)           0.433     8.506    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_12_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I2_O)        0.124     8.630 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_11/O
                         net (fo=1, routed)           0.402     9.032    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_11_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I2_O)        0.124     9.156 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_5/O
                         net (fo=2, routed)           0.806     9.962    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_5_n_0
    SLICE_X35Y48         LUT5 (Prop_lut5_I2_O)        0.124    10.086 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[23]_INST_0_i_4/O
                         net (fo=48, routed)          1.854    11.940    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[23]_INST_0_i_4_n_0
    SLICE_X29Y44         LUT6 (Prop_lut6_I0_O)        0.124    12.064 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[18]_INST_0_i_4/O
                         net (fo=1, routed)           0.154    12.219    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[18]_INST_0_i_4_n_0
    SLICE_X29Y44         LUT6 (Prop_lut6_I2_O)        0.124    12.343 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[18]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    12.343    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[18]_INST_0_i_2_n_0
    SLICE_X29Y44         MUXF7 (Prop_muxf7_I1_O)      0.217    12.560 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[18]_INST_0/O
                         net (fo=0)                   0.973    13.533    res[18]
                                                                      r  res[18] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
                         clock pessimism              0.000    50.000    
                         output delay                -0.000    50.000    
  -------------------------------------------------------------------
                         required time                         50.000    
                         arrival time                         -13.533    
  -------------------------------------------------------------------
                         slack                                 36.467    

Slack (MET) :             36.560ns  (required time - arrival time)
  Source:                 b[24]
                            (input port)
  Destination:            res[67]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        13.440ns  (logic 6.652ns (49.495%)  route 6.788ns (50.505%))
  Logic Levels:           9  (DSP48E1=2 LUT4=1 LUT5=1 LUT6=5)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 50.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  b[24] (IN)
                         net (fo=11, unset)           0.973     0.973    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/b[24]
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.036     5.009 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/dout/PCOUT[47]
                         net (fo=1, routed)           0.002     5.011    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/dout_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.529 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/dout__0/P[18]
                         net (fo=12, routed)          1.144     7.673    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/data0[10]
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.797 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_13/O
                         net (fo=1, routed)           0.151     7.949    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_13_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I2_O)        0.124     8.073 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_12/O
                         net (fo=1, routed)           0.433     8.506    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_12_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I2_O)        0.124     8.630 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_11/O
                         net (fo=1, routed)           0.402     9.032    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_11_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I2_O)        0.124     9.156 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_5/O
                         net (fo=2, routed)           0.806     9.962    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_5_n_0
    SLICE_X35Y48         LUT5 (Prop_lut5_I2_O)        0.152    10.114 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_1/O
                         net (fo=21, routed)          1.237    11.351    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_1_n_0
    SLICE_X33Y50         LUT4 (Prop_lut4_I2_O)        0.326    11.677 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[67]_INST_0_i_2/O
                         net (fo=1, routed)           0.665    12.343    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[67]_INST_0_i_2_n_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I4_O)        0.124    12.467 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[67]_INST_0/O
                         net (fo=0)                   0.973    13.440    res[67]
                                                                      r  res[67] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
                         clock pessimism              0.000    50.000    
                         output delay                -0.000    50.000    
  -------------------------------------------------------------------
                         required time                         50.000    
                         arrival time                         -13.440    
  -------------------------------------------------------------------
                         slack                                 36.560    

Slack (MET) :             36.566ns  (required time - arrival time)
  Source:                 b[24]
                            (input port)
  Destination:            res[1]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        13.434ns  (logic 6.882ns (51.230%)  route 6.552ns (48.770%))
  Logic Levels:           8  (DSP48E1=2 LUT5=2 LUT6=2 MUXF7=2)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 50.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  b[24] (IN)
                         net (fo=11, unset)           0.973     0.973    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/b[24]
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.036     5.009 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/dout/PCOUT[47]
                         net (fo=1, routed)           0.002     5.011    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/dout_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[25])
                                                      1.518     6.529 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/dout__0/P[25]
                         net (fo=12, routed)          2.177     8.706    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/data0[17]
    SLICE_X29Y45         LUT6 (Prop_lut6_I0_O)        0.124     8.830 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[17]_INST_0_i_7/O
                         net (fo=4, routed)           1.198    10.028    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[17]_INST_0_i_7_n_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I0_O)        0.153    10.181 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[2]_INST_0_i_9/O
                         net (fo=2, routed)           0.517    10.698    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[2]_INST_0_i_9_n_0
    SLICE_X33Y46         LUT5 (Prop_lut5_I4_O)        0.331    11.029 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    11.029    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[1]_INST_0_i_5_n_0
    SLICE_X33Y46         MUXF7 (Prop_muxf7_I0_O)      0.212    11.241 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.712    11.953    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[1]_INST_0_i_3_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I2_O)        0.299    12.252 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    12.252    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[1]_INST_0_i_1_n_0
    SLICE_X32Y46         MUXF7 (Prop_muxf7_I0_O)      0.209    12.461 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[1]_INST_0/O
                         net (fo=0)                   0.973    13.434    res[1]
                                                                      r  res[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
                         clock pessimism              0.000    50.000    
                         output delay                -0.000    50.000    
  -------------------------------------------------------------------
                         required time                         50.000    
                         arrival time                         -13.434    
  -------------------------------------------------------------------
                         slack                                 36.566    

Slack (MET) :             36.636ns  (required time - arrival time)
  Source:                 b[24]
                            (input port)
  Destination:            res[16]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        13.364ns  (logic 6.639ns (49.676%)  route 6.725ns (50.324%))
  Logic Levels:           10  (DSP48E1=2 LUT5=1 LUT6=6 MUXF7=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 50.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  b[24] (IN)
                         net (fo=11, unset)           0.973     0.973    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/b[24]
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.036     5.009 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/dout/PCOUT[47]
                         net (fo=1, routed)           0.002     5.011    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/dout_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.529 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/dout__0/P[18]
                         net (fo=12, routed)          1.144     7.673    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/data0[10]
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.797 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_13/O
                         net (fo=1, routed)           0.151     7.949    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_13_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I2_O)        0.124     8.073 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_12/O
                         net (fo=1, routed)           0.433     8.506    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_12_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I2_O)        0.124     8.630 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_11/O
                         net (fo=1, routed)           0.402     9.032    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_11_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I2_O)        0.124     9.156 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_5/O
                         net (fo=2, routed)           0.806     9.962    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_5_n_0
    SLICE_X35Y48         LUT5 (Prop_lut5_I2_O)        0.124    10.086 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[23]_INST_0_i_4/O
                         net (fo=48, routed)          1.686    11.772    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[23]_INST_0_i_4_n_0
    SLICE_X29Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.896 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.154    12.050    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[16]_INST_0_i_4_n_0
    SLICE_X29Y45         LUT6 (Prop_lut6_I2_O)        0.124    12.174 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[16]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    12.174    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[16]_INST_0_i_2_n_0
    SLICE_X29Y45         MUXF7 (Prop_muxf7_I1_O)      0.217    12.391 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[16]_INST_0/O
                         net (fo=0)                   0.973    13.364    res[16]
                                                                      r  res[16] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
                         clock pessimism              0.000    50.000    
                         output delay                -0.000    50.000    
  -------------------------------------------------------------------
                         required time                         50.000    
                         arrival time                         -13.364    
  -------------------------------------------------------------------
                         slack                                 36.636    




