#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed May 03 15:23:02 2017
# Process ID: 9480
# Current directory: E:/ECE-C302/hw2/running_led
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10488 E:\ECE-C302\hw2\running_led\running_led.xpr
# Log file: E:/ECE-C302/hw2/running_led/vivado.log
# Journal file: E:/ECE-C302/hw2/running_led\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/ECE-C302/hw2/running_led/running_led.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 852.426 ; gain = 163.875
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 877.293 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183636707A
set_property PROGRAM.FILE {E:/ECE-C302/hw2/running_led/running_led.runs/impl_1/run_led.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {E:/ECE-C302/hw2/running_led/running_led.runs/impl_1/run_led.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183636707A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183636707A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
boot_hw_device  [lindex [get_hw_devices] 0]
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
boot_hw_device: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 934.000 ; gain = 0.000
INFO: [Common 17-344] 'boot_hw_device' was cancelled
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {E:/ECE-C302/hw2/running_led/running_led.runs/impl_1/run_led.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_project
****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/ECE-C302/hw2/running_led/running_led.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed May 03 16:00:36 2017...
create_project state_machine_7seg E:/ECE-C302/Quiz/state_machine_7seg -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 940.664 ; gain = 0.000
file mkdir E:/ECE-C302/Quiz/state_machine_7seg/state_machine_7seg.srcs/sources_1/new
close [ open E:/ECE-C302/Quiz/state_machine_7seg/state_machine_7seg.srcs/sources_1/new/state_machine_7seg.vhd w ]
add_files E:/ECE-C302/Quiz/state_machine_7seg/state_machine_7seg.srcs/sources_1/new/state_machine_7seg.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property target_language VHDL [current_project]
add_files -fileset constrs_1 -norecurse E:/ECE-C302/Quiz/state_machine_7seg/Basys3_Master.xdc
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "E:/ECE-C302/Quiz/state_machine_7seg/state_machine_7seg.srcs/sources_1/new/state_machine_7seg.vhd" into library xil_defaultlib [E:/ECE-C302/Quiz/state_machine_7seg/state_machine_7seg.srcs/sources_1/new/state_machine_7seg.vhd:1]
[Wed May 03 16:25:07 2017] Launched synth_1...
Run output will be captured here: E:/ECE-C302/Quiz/state_machine_7seg/state_machine_7seg.runs/synth_1/runme.log
launch_runs impl_1
[Wed May 03 16:26:25 2017] Launched impl_1...
Run output will be captured here: E:/ECE-C302/Quiz/state_machine_7seg/state_machine_7seg.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Wed May 03 16:27:42 2017] Launched impl_1...
Run output will be captured here: E:/ECE-C302/Quiz/state_machine_7seg/state_machine_7seg.runs/impl_1/runme.log
reset_run synth_1
reset_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 973.203 ; gain = 0.000
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "E:/ECE-C302/Quiz/state_machine_7seg/state_machine_7seg.srcs/sources_1/new/state_machine_7seg.vhd" into library xil_defaultlib [E:/ECE-C302/Quiz/state_machine_7seg/state_machine_7seg.srcs/sources_1/new/state_machine_7seg.vhd:1]
[Wed May 03 16:29:20 2017] Launched synth_1...
Run output will be captured here: E:/ECE-C302/Quiz/state_machine_7seg/state_machine_7seg.runs/synth_1/runme.log
launch_runs impl_1
[Wed May 03 16:30:17 2017] Launched impl_1...
Run output will be captured here: E:/ECE-C302/Quiz/state_machine_7seg/state_machine_7seg.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Wed May 03 16:31:35 2017] Launched impl_1...
Run output will be captured here: E:/ECE-C302/Quiz/state_machine_7seg/state_machine_7seg.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 976.852 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183636707A
set_property PROGRAM.FILE {E:/ECE-C302/Quiz/state_machine_7seg/state_machine_7seg.runs/impl_1/state_machine_7seg.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {E:/ECE-C302/Quiz/state_machine_7seg/state_machine_7seg.runs/impl_1/state_machine_7seg.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "E:/ECE-C302/Quiz/state_machine_7seg/state_machine_7seg.srcs/sources_1/new/state_machine_7seg.vhd" into library xil_defaultlib [E:/ECE-C302/Quiz/state_machine_7seg/state_machine_7seg.srcs/sources_1/new/state_machine_7seg.vhd:1]
[Wed May 03 16:40:36 2017] Launched synth_1...
Run output will be captured here: E:/ECE-C302/Quiz/state_machine_7seg/state_machine_7seg.runs/synth_1/runme.log
launch_runs impl_1
[Wed May 03 16:41:37 2017] Launched impl_1...
Run output will be captured here: E:/ECE-C302/Quiz/state_machine_7seg/state_machine_7seg.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Wed May 03 16:42:58 2017] Launched impl_1...
Run output will be captured here: E:/ECE-C302/Quiz/state_machine_7seg/state_machine_7seg.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 976.852 ; gain = 0.000
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {E:/ECE-C302/Quiz/state_machine_7seg/state_machine_7seg.runs/impl_1/state_machine_7seg.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 03 16:44:59 2017...
