Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri May  3 01:22:15 2024
| Host         : Tiran running 64-bit major release  (build 9200)
| Command      : report_methodology -file NanoProcessor_methodology_drc_routed.rpt -pb NanoProcessor_methodology_drc_routed.pb -rpx NanoProcessor_methodology_drc_routed.rpx
| Design       : NanoProcessor
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 33
+-----------+----------+-----------------------------+------------+
| Rule      | Severity | Description                 | Violations |
+-----------+----------+-----------------------------+------------+
| TIMING-17 | Warning  | Non-clocked sequential cell | 19         |
| TIMING-20 | Warning  | Non-clocked latch           | 14         |
+-----------+----------+-----------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin ProgramCounter/D_FF0/Q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin ProgramCounter/D_FF1/Q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin ProgramCounter/D_FF2/Q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin RegisterBank/Reg_1/Q_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin RegisterBank/Reg_1/Q_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin RegisterBank/Reg_1/Q_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin RegisterBank/Reg_1/Q_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin RegisterBank/Reg_2/Q_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin RegisterBank/Reg_2/Q_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin RegisterBank/Reg_2/Q_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin RegisterBank/Reg_2/Q_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin RegisterBank/Reg_7/Q_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin RegisterBank/Reg_7/Q_reg[0]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Warning
Non-clocked sequential cell  
The clock pin RegisterBank/Reg_7/Q_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Warning
Non-clocked sequential cell  
The clock pin RegisterBank/Reg_7/Q_reg[1]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Warning
Non-clocked sequential cell  
The clock pin RegisterBank/Reg_7/Q_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Warning
Non-clocked sequential cell  
The clock pin RegisterBank/Reg_7/Q_reg[2]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Warning
Non-clocked sequential cell  
The clock pin RegisterBank/Reg_7/Q_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Warning
Non-clocked sequential cell  
The clock pin RegisterBank/Reg_7/Q_reg[3]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch InstructionDecoder/Add_SubSelection_reg cannot be properly analyzed as its control pin InstructionDecoder/Add_SubSelection_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch InstructionDecoder/ImmediateValue_reg[0] cannot be properly analyzed as its control pin InstructionDecoder/ImmediateValue_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch InstructionDecoder/ImmediateValue_reg[1] cannot be properly analyzed as its control pin InstructionDecoder/ImmediateValue_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch InstructionDecoder/ImmediateValue_reg[2] cannot be properly analyzed as its control pin InstructionDecoder/ImmediateValue_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch InstructionDecoder/RegisterSelect2_reg[0] cannot be properly analyzed as its control pin InstructionDecoder/RegisterSelect2_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch InstructionDecoder/RegisterSelect2_reg[1] cannot be properly analyzed as its control pin InstructionDecoder/RegisterSelect2_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch InstructionDecoder/RegisterSelect2_reg[2] cannot be properly analyzed as its control pin InstructionDecoder/RegisterSelect2_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch InstructionDecoder/RegisterSelect_reg[0] cannot be properly analyzed as its control pin InstructionDecoder/RegisterSelect_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch InstructionDecoder/RegisterSelect_reg[1] cannot be properly analyzed as its control pin InstructionDecoder/RegisterSelect_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch InstructionDecoder/RegisterSelect_reg[2] cannot be properly analyzed as its control pin InstructionDecoder/RegisterSelect_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch MUX_4bit/S_out_reg[0] cannot be properly analyzed as its control pin MUX_4bit/S_out_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch MUX_4bit/S_out_reg[1] cannot be properly analyzed as its control pin MUX_4bit/S_out_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch MUX_4bit/S_out_reg[2] cannot be properly analyzed as its control pin MUX_4bit/S_out_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch MUX_4bit/S_out_reg[3] cannot be properly analyzed as its control pin MUX_4bit/S_out_reg[3]/G is not reached by a timing clock
Related violations: <none>


