INFO: [VRFC 10-2263] Analyzing Verilog file "D:/JH/Projects/counter_10000_git/counter_10000_git.srcs/sources_1/imports/sources_1/new/bcd_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/JH/Projects/counter_10000_git/counter_10000_git.srcs/sources_1/imports/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/JH/Projects/counter_10000_git/counter_10000_git.srcs/sources_1/imports/sources_1/new/counter_10000.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_10000
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/JH/Projects/counter_10000_git/counter_10000_git.srcs/sources_1/imports/sources_1/new/counter_10000_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_10000_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/JH/Projects/counter_10000_git/counter_10000_git.srcs/sources_1/imports/sources_1/new/counter_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/JH/Projects/counter_10000_git/counter_10000_git.srcs/sources_1/imports/sources_1/new/datapath_10000.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath_10000
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/JH/Projects/counter_10000_git/counter_10000_git.srcs/sources_1/imports/sources_1/new/decoder_2x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_2x4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/JH/Projects/counter_10000_git/counter_10000_git.srcs/sources_1/imports/sources_1/new/digit_spliter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module digit_spliter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/JH/Projects/counter_10000_git/counter_10000_git.srcs/sources_1/imports/sources_1/new/fnd_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fnd_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/JH/Projects/counter_10000_git/counter_10000_git.srcs/sources_1/imports/sources_1/new/mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/JH/Projects/counter_10000_git/counter_10000_git.srcs/sources_1/imports/sources_1/imports/sources_1/new/tick_gen_10hz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tick_gen_10hz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/JH/Projects/counter_10000_git/counter_10000_git.srcs/sim_1/imports/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/JH/Projects/counter_10000_git/counter_10000_git.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
