# system info Nios2 on 2026.03.01.14:56:40
system_info:
name,value
DEVICE,5CSXFC6D6F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1772348162
#
#
# Files generated for Nios2 on 2026.03.01.14:56:40
files:
filepath,kind,attributes,module,is_top
simulation/Nios2.v,VERILOG,,Nios2,true
simulation/submodules/Nios2_CPU.v,VERILOG,,Nios2_CPU,false
simulation/submodules/Nios2_JUART.v,VERILOG,,Nios2_JUART,false
simulation/submodules/Nios2_PIO_LED.v,VERILOG,,Nios2_PIO_LED,false
simulation/submodules/Nios2_RAM.hex,HEX,,Nios2_RAM,false
simulation/submodules/Nios2_RAM.v,VERILOG,,Nios2_RAM,false
simulation/submodules/Nios2_mm_interconnect_0.v,VERILOG,,Nios2_mm_interconnect_0,false
simulation/submodules/Nios2_irq_mapper.sv,SYSTEM_VERILOG,,Nios2_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/Nios2_CPU_cpu.sdc,SDC,,Nios2_CPU_cpu,false
simulation/submodules/Nios2_CPU_cpu.v,VERILOG,,Nios2_CPU_cpu,false
simulation/submodules/Nios2_CPU_cpu_debug_slave_sysclk.v,VERILOG,,Nios2_CPU_cpu,false
simulation/submodules/Nios2_CPU_cpu_debug_slave_tck.v,VERILOG,,Nios2_CPU_cpu,false
simulation/submodules/Nios2_CPU_cpu_debug_slave_wrapper.v,VERILOG,,Nios2_CPU_cpu,false
simulation/submodules/Nios2_CPU_cpu_nios2_waves.do,OTHER,,Nios2_CPU_cpu,false
simulation/submodules/Nios2_CPU_cpu_ociram_default_contents.dat,DAT,,Nios2_CPU_cpu,false
simulation/submodules/Nios2_CPU_cpu_ociram_default_contents.hex,HEX,,Nios2_CPU_cpu,false
simulation/submodules/Nios2_CPU_cpu_ociram_default_contents.mif,MIF,,Nios2_CPU_cpu,false
simulation/submodules/Nios2_CPU_cpu_rf_ram_a.dat,DAT,,Nios2_CPU_cpu,false
simulation/submodules/Nios2_CPU_cpu_rf_ram_a.hex,HEX,,Nios2_CPU_cpu,false
simulation/submodules/Nios2_CPU_cpu_rf_ram_a.mif,MIF,,Nios2_CPU_cpu,false
simulation/submodules/Nios2_CPU_cpu_rf_ram_b.dat,DAT,,Nios2_CPU_cpu,false
simulation/submodules/Nios2_CPU_cpu_rf_ram_b.hex,HEX,,Nios2_CPU_cpu,false
simulation/submodules/Nios2_CPU_cpu_rf_ram_b.mif,MIF,,Nios2_CPU_cpu,false
simulation/submodules/Nios2_CPU_cpu_test_bench.v,VERILOG,,Nios2_CPU_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/Nios2_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,Nios2_mm_interconnect_0_router,false
simulation/submodules/Nios2_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,Nios2_mm_interconnect_0_router_002,false
simulation/submodules/Nios2_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,Nios2_mm_interconnect_0_cmd_demux,false
simulation/submodules/Nios2_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,Nios2_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Nios2_mm_interconnect_0_cmd_mux,false
simulation/submodules/Nios2_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,Nios2_mm_interconnect_0_rsp_demux,false
simulation/submodules/Nios2_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,Nios2_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Nios2_mm_interconnect_0_rsp_mux,false
simulation/submodules/Nios2_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,Nios2_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/Nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,Nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
Nios2.CPU,Nios2_CPU
Nios2.CPU.cpu,Nios2_CPU_cpu
Nios2.JUART,Nios2_JUART
Nios2.PIO_LED,Nios2_PIO_LED
Nios2.RAM,Nios2_RAM
Nios2.mm_interconnect_0,Nios2_mm_interconnect_0
Nios2.mm_interconnect_0.CPU_data_master_translator,altera_merlin_master_translator
Nios2.mm_interconnect_0.CPU_instruction_master_translator,altera_merlin_master_translator
Nios2.mm_interconnect_0.JUART_avalon_jtag_slave_translator,altera_merlin_slave_translator
Nios2.mm_interconnect_0.CPU_debug_mem_slave_translator,altera_merlin_slave_translator
Nios2.mm_interconnect_0.RAM_s1_translator,altera_merlin_slave_translator
Nios2.mm_interconnect_0.PIO_LED_s1_translator,altera_merlin_slave_translator
Nios2.mm_interconnect_0.CPU_data_master_agent,altera_merlin_master_agent
Nios2.mm_interconnect_0.CPU_instruction_master_agent,altera_merlin_master_agent
Nios2.mm_interconnect_0.JUART_avalon_jtag_slave_agent,altera_merlin_slave_agent
Nios2.mm_interconnect_0.CPU_debug_mem_slave_agent,altera_merlin_slave_agent
Nios2.mm_interconnect_0.RAM_s1_agent,altera_merlin_slave_agent
Nios2.mm_interconnect_0.PIO_LED_s1_agent,altera_merlin_slave_agent
Nios2.mm_interconnect_0.JUART_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Nios2.mm_interconnect_0.CPU_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Nios2.mm_interconnect_0.RAM_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Nios2.mm_interconnect_0.PIO_LED_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Nios2.mm_interconnect_0.router,Nios2_mm_interconnect_0_router
Nios2.mm_interconnect_0.router_001,Nios2_mm_interconnect_0_router
Nios2.mm_interconnect_0.router_002,Nios2_mm_interconnect_0_router_002
Nios2.mm_interconnect_0.router_003,Nios2_mm_interconnect_0_router_002
Nios2.mm_interconnect_0.router_004,Nios2_mm_interconnect_0_router_002
Nios2.mm_interconnect_0.router_005,Nios2_mm_interconnect_0_router_002
Nios2.mm_interconnect_0.cmd_demux,Nios2_mm_interconnect_0_cmd_demux
Nios2.mm_interconnect_0.cmd_demux_001,Nios2_mm_interconnect_0_cmd_demux
Nios2.mm_interconnect_0.cmd_mux,Nios2_mm_interconnect_0_cmd_mux
Nios2.mm_interconnect_0.cmd_mux_001,Nios2_mm_interconnect_0_cmd_mux
Nios2.mm_interconnect_0.cmd_mux_002,Nios2_mm_interconnect_0_cmd_mux
Nios2.mm_interconnect_0.cmd_mux_003,Nios2_mm_interconnect_0_cmd_mux
Nios2.mm_interconnect_0.rsp_demux,Nios2_mm_interconnect_0_rsp_demux
Nios2.mm_interconnect_0.rsp_demux_001,Nios2_mm_interconnect_0_rsp_demux
Nios2.mm_interconnect_0.rsp_demux_002,Nios2_mm_interconnect_0_rsp_demux
Nios2.mm_interconnect_0.rsp_demux_003,Nios2_mm_interconnect_0_rsp_demux
Nios2.mm_interconnect_0.rsp_mux,Nios2_mm_interconnect_0_rsp_mux
Nios2.mm_interconnect_0.rsp_mux_001,Nios2_mm_interconnect_0_rsp_mux
Nios2.mm_interconnect_0.avalon_st_adapter,Nios2_mm_interconnect_0_avalon_st_adapter
Nios2.mm_interconnect_0.avalon_st_adapter.error_adapter_0,Nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Nios2.mm_interconnect_0.avalon_st_adapter_001,Nios2_mm_interconnect_0_avalon_st_adapter
Nios2.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,Nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Nios2.mm_interconnect_0.avalon_st_adapter_002,Nios2_mm_interconnect_0_avalon_st_adapter
Nios2.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,Nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Nios2.mm_interconnect_0.avalon_st_adapter_003,Nios2_mm_interconnect_0_avalon_st_adapter
Nios2.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,Nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Nios2.irq_mapper,Nios2_irq_mapper
Nios2.rst_controller,altera_reset_controller
