<inh f='tvm/include/tvm/tir/stmt_functor.h' l='142' c='tvm::tir::StmtVisitor'/>
<inh f='tvm/include/tvm/tir/expr_functor.h' l='209' c='tvm::tir::ExprVisitor'/>
<def f='tvm/include/tvm/tir/stmt_functor.h' l='300' ll='310'/>
<size>16</size>
<doc f='tvm/include/tvm/tir/stmt_functor.h' l='297'>/*!
 * \brief Visitor that recursively visit stmts and exprs on them.
 */</doc>
<fun r='_ZN3tvm3tir15StmtExprVisitor9VisitExprERKNS_8PrimExprE'/>
<ovr f='tvm/src/arith/ir_visitor_with_analyzer.h' l='35' c='tvm::arith::IRVisitorWithAnalyzer'/>
<use f='tvm/src/arith/ir_visitor_with_analyzer.h' l='35'/>
<size>16</size>
<ovr f='tvm/src/auto_scheduler/compute_dag.cc' l='130' c='tvm::auto_scheduler::ReadAccessExtractor'/>
<use f='tvm/src/auto_scheduler/compute_dag.cc' l='130'/>
<size>16</size>
<ovr f='tvm/src/auto_scheduler/feature.cc' l='248' c='tvm::auto_scheduler::MathOpCounter'/>
<use f='tvm/src/auto_scheduler/feature.cc' l='248'/>
<ovr f='tvm/src/auto_scheduler/feature.cc' l='340' c='tvm::auto_scheduler::BufferAccessExtractor'/>
<use f='tvm/src/auto_scheduler/feature.cc' l='340'/>
<ovr f='tvm/src/auto_scheduler/feature.cc' l='385' c='tvm::auto_scheduler::CoefficientExtractor'/>
<use f='tvm/src/auto_scheduler/feature.cc' l='385'/>
<ovr f='tvm/src/auto_scheduler/feature.cc' l='584' c='tvm::auto_scheduler::PerStoreFeatureExtractor'/>
<use f='tvm/src/auto_scheduler/feature.cc' l='584'/>
<size>16</size>
<ovr f='tvm/src/autotvm/feature_visitor.h' l='62' c='tvm::autotvm::FeatureVisitor'/>
<use f='tvm/src/autotvm/feature_visitor.h' l='62'/>
<size>16</size>
<ovr f='tvm/src/printer/text_printer.h' l='245' c='tvm::tir::MetaCollector'/>
<use f='tvm/src/printer/text_printer.h' l='245'/>
<size>16</size>
<ovr f='tvm/src/meta_schedule/postproc/rewrite_layout.cc' l='28' c='tvm::tir::BufferReadPosCollector'/>
<use f='tvm/src/meta_schedule/postproc/rewrite_layout.cc' l='28'/>
<size>16</size>
<ovr f='tvm/src/printer/tvmscript_printer.cc' l='78' c='tvm::tir::BufferUsageFinder'/>
<use f='tvm/src/printer/tvmscript_printer.cc' l='78'/>
<size>16</size>
<ovr f='tvm/src/target/source/codegen_opencl.cc' l='37' c='tvm::codegen::InferTextureAccess'/>
<use f='tvm/src/target/source/codegen_opencl.cc' l='37'/>
<size>16</size>
<ovr f='tvm/src/te/schedule/schedule_postproc_to_primfunc.cc' l='216' c='tvm::te::LayoutTransformAttrUnwrapper::Collector'/>
<use f='tvm/src/te/schedule/schedule_postproc_to_primfunc.cc' l='216'/>
<ovr f='tvm/src/te/schedule/schedule_postproc_to_primfunc.cc' l='364' c='tvm::te::AxisSeparatorsAttrUnwrapper::Collector'/>
<use f='tvm/src/te/schedule/schedule_postproc_to_primfunc.cc' l='364'/>
<size>16</size>
<ovr f='tvm/src/tir/analysis/block_access_region_detector.cc' l='38' c='tvm::tir::BlockReadWriteDetector'/>
<use f='tvm/src/tir/analysis/block_access_region_detector.cc' l='38'/>
<size>16</size>
<ovr f='tvm/src/tir/analysis/buffer_access_lca_detector.cc' l='37' c='tvm::tir::LCADetector'/>
<use f='tvm/src/tir/analysis/buffer_access_lca_detector.cc' l='37'/>
<size>16</size>
<ovr f='tvm/src/tir/analysis/calculate_workspace.cc' l='35' c='tvm::tir::WorkspaceCalculator'/>
<use f='tvm/src/tir/analysis/calculate_workspace.cc' l='35'/>
<size>16</size>
<ovr f='tvm/src/tir/analysis/check_contains.h' l='39' c='tvm::tir::CheckContains'/>
<use f='tvm/src/tir/analysis/check_contains.h' l='39'/>
<size>16</size>
<ovr f='tvm/src/tir/analysis/var_touch.cc' l='30' c='tvm::tir::VarTouchVisitor'/>
<use f='tvm/src/tir/analysis/var_touch.cc' l='30'/>
<size>16</size>
<ovr f='tvm/src/tir/analysis/verify_gpu_code.cc' l='39' c='tvm::tir::GPUCodeVerifier'/>
<use f='tvm/src/tir/analysis/verify_gpu_code.cc' l='39'/>
<size>16</size>
<ovr f='tvm/src/tir/analysis/verify_memory.cc' l='46' c='tvm::tir::(anonymousnamespace)::MemoryAccessVerifier'/>
<use f='tvm/src/tir/analysis/verify_memory.cc' l='46'/>
<size>16</size>
<ovr f='tvm/src/tir/analysis/verify_ssa.cc' l='38' c='tvm::tir::SSAVerifier'/>
<use f='tvm/src/tir/analysis/verify_ssa.cc' l='38'/>
<size>16</size>
<ovr f='tvm/src/tir/analysis/verify_well_formed.cc' l='38' c='tvm::tir::BlockVarAccessVerifier'/>
<use f='tvm/src/tir/analysis/verify_well_formed.cc' l='38'/>
<size>16</size>
<ovr f='tvm/src/tir/contrib/ethosu/passes.cc' l='399' c='tvm::tir::contrib::ethosu::MergeConstantsInfoExtractor'/>
<use f='tvm/src/tir/contrib/ethosu/passes.cc' l='399'/>
<size>16</size>
<ovr f='tvm/src/tir/ir/stmt_functor.cc' l='569' c='tvm::tir::IRApplyVisit'/>
<use f='tvm/src/tir/ir/stmt_functor.cc' l='569'/>
<ovr f='tvm/src/tir/ir/stmt_functor.cc' l='773' c='PreOrderVisitor'/>
<use f='tvm/src/tir/ir/stmt_functor.cc' l='773' c='_ZN3tvm3tir13PreOrderVisitERKNS_7runtime9ObjectRefERKSt8functionIFbS4_EE'/>
<size>16</size>
<ovr f='tvm/src/tir/schedule/primitive/cache_read_write.cc' l='800' c='tvm::tir::ReIndexCollector'/>
<use f='tvm/src/tir/schedule/primitive/cache_read_write.cc' l='800'/>
<size>16</size>
<ovr f='tvm/src/tir/transforms/bind_params.cc' l='47' c='tvm::tir::ParamsCollector'/>
<use f='tvm/src/tir/transforms/bind_params.cc' l='47'/>
<size>16</size>
<ovr f='tvm/src/tir/transforms/common_subexpr_elim_tools.h' l='78' c='tvm::tir::ComputationsDoneBy'/>
<use f='tvm/src/tir/transforms/common_subexpr_elim_tools.h' l='78'/>
<ovr f='tvm/src/tir/transforms/common_subexpr_elim_tools.h' l='156' c='tvm::tir::UsesVarName'/>
<use f='tvm/src/tir/transforms/common_subexpr_elim_tools.h' l='156'/>
<size>16</size>
<ovr f='tvm/src/tir/transforms/compact_buffer_region.cc' l='102' c='tvm::tir::BufferAccessRegionCollector'/>
<use f='tvm/src/tir/transforms/compact_buffer_region.cc' l='102'/>
<size>16</size>
<ovr f='tvm/src/tir/transforms/storage_access.h' l='45' c='tvm::tir::StorageAccessVisitor'/>
<use f='tvm/src/tir/transforms/storage_access.h' l='45'/>
<ovr f='tvm/src/tir/transforms/coproc_sync.cc' l='39' c='tvm::tir::CoProcTouchedBuffer'/>
<use f='tvm/src/tir/transforms/coproc_sync.cc' l='39'/>
<size>16</size>
<ovr f='tvm/src/tir/transforms/hoist_expression.cc' l='119' c='tvm::tir::HoistInfoCollector'/>
<use f='tvm/src/tir/transforms/hoist_expression.cc' l='119'/>
<use f='tvm/src/tir/transforms/hoist_expression.cc' l='195'/>
<size>16</size>
<ovr f='tvm/src/tir/transforms/inject_double_buffer.cc' l='52' c='tvm::tir::DoubleBufferDetector'/>
<use f='tvm/src/tir/transforms/inject_double_buffer.cc' l='52'/>
<size>16</size>
<ovr f='tvm/src/tir/transforms/inject_virtual_thread.cc' l='38' c='tvm::tir::ExprTouched'/>
<use f='tvm/src/tir/transforms/inject_virtual_thread.cc' l='38'/>
<size>16</size>
<ovr f='tvm/src/tir/transforms/loop_partition.cc' l='92' c='tvm::tir::CandidateSelector'/>
<use f='tvm/src/tir/transforms/loop_partition.cc' l='92'/>
<ovr f='tvm/src/tir/transforms/loop_partition.cc' l='207' c='tvm::tir::PartitionFinder'/>
<use f='tvm/src/tir/transforms/loop_partition.cc' l='207'/>
<size>16</size>
<ovr f='tvm/src/tir/transforms/lower_warp_memory.cc' l='104' c='tvm::tir::WarpStoreCoeffFinder'/>
<use f='tvm/src/tir/transforms/lower_warp_memory.cc' l='104'/>
<size>16</size>
<ovr f='tvm/src/tir/transforms/merge_dynamic_shared_memory_allocations.cc' l='51' c='tvm::tir::AllocateCollector'/>
<use f='tvm/src/tir/transforms/merge_dynamic_shared_memory_allocations.cc' l='51'/>
<ovr f='tvm/src/tir/transforms/merge_dynamic_shared_memory_allocations.cc' l='76' c='tvm::tir::DynSharedMemLinearAccessPatternFinder'/>
<use f='tvm/src/tir/transforms/merge_dynamic_shared_memory_allocations.cc' l='76'/>
<size>16</size>
<ovr f='tvm/src/tir/transforms/narrow_datatype.cc' l='73' c='tvm::tir::DataTypeVisitor'/>
<use f='tvm/src/tir/transforms/narrow_datatype.cc' l='73'/>
<size>16</size>
<ovr f='tvm/src/tir/transforms/remove_store_undef.cc' l='35' c='tvm::tir::StoreUndefLocator'/>
<use f='tvm/src/tir/transforms/remove_store_undef.cc' l='35'/>
<ovr f='tvm/src/tir/transforms/remove_store_undef.cc' l='127' c='tvm::tir::ContainsUndefChecker'/>
<use f='tvm/src/tir/transforms/remove_store_undef.cc' l='127'/>
<size>16</size>
<ovr f='tvm/src/tir/transforms/storage_rewrite.cc' l='63' c='tvm::tir::LinearAccessPatternFinder'/>
<use f='tvm/src/tir/transforms/storage_rewrite.cc' l='63'/>
<ovr f='tvm/src/tir/transforms/storage_rewrite.cc' l='269' c='tvm::tir::InplaceOpVerifier'/>
<use f='tvm/src/tir/transforms/storage_rewrite.cc' l='269'/>
<ovr f='tvm/src/tir/transforms/storage_rewrite.cc' l='1099' c='tvm::tir::VectorTypeAccessChecker'/>
<use f='tvm/src/tir/transforms/storage_rewrite.cc' l='1099'/>
<size>16</size>
<ovr f='tvm/src/tir/transforms/tensorcore_infer_fragment.cc' l='40' c='tvm::tir::FragmentGetter'/>
<use f='tvm/src/tir/transforms/tensorcore_infer_fragment.cc' l='40'/>
<ovr f='tvm/src/tir/transforms/tensorcore_infer_fragment.cc' l='122' c='tvm::tir::FragmentChecker'/>
<use f='tvm/src/tir/transforms/tensorcore_infer_fragment.cc' l='122'/>
<size>16</size>
<ovr f='tvm/src/tir/usmp/analysis/extract_buffer_info.cc' l='60' c='tvm::tir::usmp::BufferInfoExtractor'/>
<use f='tvm/src/tir/usmp/analysis/extract_buffer_info.cc' l='60'/>
<size>16</size>
<ovr f='tvm/src/tir/usmp/transform/create_io_allocates.cc' l='39' c='tvm::tir::usmp::IOAllocateCreator'/>
<use f='tvm/src/tir/usmp/transform/create_io_allocates.cc' l='39'/>
<size>16</size>
<ovr f='tvm/src/tir/usmp/utils.cc' l='205' c='tvm::tir::usmp::ModuleWorkspaceSizeCalculator'/>
<use f='tvm/src/tir/usmp/utils.cc' l='205'/>
<size>16</size>
