#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Oct 27 15:54:39 2020
# Process ID: 5296
# Current directory: S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab1+2+3/Tema1_Lab_CN2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2688 S:\Cristi\OneDrive - Universitatea Politehnica Bucuresti\ACS -- Seria CC\Anul 3\Semestrul 1\CN2\Lab\Lab1+2+3\Tema1_Lab_CN2\Tema1_Lab_CN2.xpr
# Log file: S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab1+2+3/Tema1_Lab_CN2/vivado.log
# Journal file: S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab1+2+3/Tema1_Lab_CN2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab1+2+3/Tema1_Lab_CN2/Tema1_Lab_CN2.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab1+2+3/Tema1_Lab_CN2'
INFO: [Project 1-313] Project file moved from 'S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab 1 + 2 +3/Tema1_Lab_CN2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'S:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 1024.820 ; gain = 0.000
update_compile_order -fileset sources_1
set_property top simulare1 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab1+2+3/Tema1_Lab_CN2/Tema1_Lab_CN2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simulare1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab1+2+3/Tema1_Lab_CN2/Tema1_Lab_CN2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulare1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab1+2+3/Tema1_Lab_CN2/Tema1_Lab_CN2.srcs/sources_1/new/mux8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab1+2+3/Tema1_Lab_CN2/Tema1_Lab_CN2.srcs/sim_1/new/sim1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulare1
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab1+2+3/Tema1_Lab_CN2/Tema1_Lab_CN2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab1+2+3/Tema1_Lab_CN2/Tema1_Lab_CN2.sim/sim_1/behav/xsim'
"xelab -wto 5176b317aebf4f989bafa9278856b7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulare1_behav xil_defaultlib.simulare1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: S:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5176b317aebf4f989bafa9278856b7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulare1_behav xil_defaultlib.simulare1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux8_1
Compiling module xil_defaultlib.simulare1
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulare1_behav
ERROR: [Common 17-170] Unknown option '--', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1024.820 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab1+2+3/Tema1_Lab_CN2/Tema1_Lab_CN2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulare1_behav -key {Behavioral:sim_1:Functional:simulare1} -tclbatch {simulare1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source simulare1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulare1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1024.820 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab1+2+3/Tema1_Lab_CN2/Tema1_Lab_CN2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simulare1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab1+2+3/Tema1_Lab_CN2/Tema1_Lab_CN2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulare1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab1+2+3/Tema1_Lab_CN2/Tema1_Lab_CN2.srcs/sources_1/new/mux8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab1+2+3/Tema1_Lab_CN2/Tema1_Lab_CN2.srcs/sim_1/new/sim1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulare1
ERROR: [VRFC 10-4982] syntax error near 'end' [S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab1+2+3/Tema1_Lab_CN2/Tema1_Lab_CN2.srcs/sim_1/new/sim1.v:39]
ERROR: [VRFC 10-2790] Verilog 2000 keyword end used in incorrect context [S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab1+2+3/Tema1_Lab_CN2/Tema1_Lab_CN2.srcs/sim_1/new/sim1.v:39]
ERROR: [VRFC 10-2865] module 'simulare1' ignored due to previous errors [S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab1+2+3/Tema1_Lab_CN2/Tema1_Lab_CN2.srcs/sim_1/new/sim1.v:2]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab1+2+3/Tema1_Lab_CN2/Tema1_Lab_CN2.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab1+2+3/Tema1_Lab_CN2/Tema1_Lab_CN2.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab1+2+3/Tema1_Lab_CN2/Tema1_Lab_CN2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simulare1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab1+2+3/Tema1_Lab_CN2/Tema1_Lab_CN2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulare1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab1+2+3/Tema1_Lab_CN2/Tema1_Lab_CN2.srcs/sources_1/new/mux8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab1+2+3/Tema1_Lab_CN2/Tema1_Lab_CN2.srcs/sim_1/new/sim1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulare1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab1+2+3/Tema1_Lab_CN2/Tema1_Lab_CN2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab1+2+3/Tema1_Lab_CN2/Tema1_Lab_CN2.sim/sim_1/behav/xsim'
"xelab -wto 5176b317aebf4f989bafa9278856b7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulare1_behav xil_defaultlib.simulare1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: S:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5176b317aebf4f989bafa9278856b7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulare1_behav xil_defaultlib.simulare1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux8_1
Compiling module xil_defaultlib.simulare1
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulare1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1024.820 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab1+2+3/Tema1_Lab_CN2/Tema1_Lab_CN2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simulare1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab1+2+3/Tema1_Lab_CN2/Tema1_Lab_CN2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulare1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab1+2+3/Tema1_Lab_CN2/Tema1_Lab_CN2.srcs/sources_1/new/mux8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab1+2+3/Tema1_Lab_CN2/Tema1_Lab_CN2.srcs/sim_1/new/sim1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulare1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab1+2+3/Tema1_Lab_CN2/Tema1_Lab_CN2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab1+2+3/Tema1_Lab_CN2/Tema1_Lab_CN2.sim/sim_1/behav/xsim'
"xelab -wto 5176b317aebf4f989bafa9278856b7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulare1_behav xil_defaultlib.simulare1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: S:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5176b317aebf4f989bafa9278856b7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulare1_behav xil_defaultlib.simulare1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux8_1
Compiling module xil_defaultlib.simulare1
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulare1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1024.820 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab1+2+3/Tema1_Lab_CN2/Tema1_Lab_CN2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simulare1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab1+2+3/Tema1_Lab_CN2/Tema1_Lab_CN2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulare1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab1+2+3/Tema1_Lab_CN2/Tema1_Lab_CN2.srcs/sources_1/new/mux8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab1+2+3/Tema1_Lab_CN2/Tema1_Lab_CN2.srcs/sim_1/new/sim1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulare1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab1+2+3/Tema1_Lab_CN2/Tema1_Lab_CN2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab1+2+3/Tema1_Lab_CN2/Tema1_Lab_CN2.sim/sim_1/behav/xsim'
"xelab -wto 5176b317aebf4f989bafa9278856b7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulare1_behav xil_defaultlib.simulare1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: S:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5176b317aebf4f989bafa9278856b7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulare1_behav xil_defaultlib.simulare1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux8_1
Compiling module xil_defaultlib.simulare1
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulare1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1024.820 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab1+2+3/Tema1_Lab_CN2/Tema1_Lab_CN2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simulare1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab1+2+3/Tema1_Lab_CN2/Tema1_Lab_CN2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulare1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab1+2+3/Tema1_Lab_CN2/Tema1_Lab_CN2.srcs/sources_1/new/mux8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab1+2+3/Tema1_Lab_CN2/Tema1_Lab_CN2.srcs/sim_1/new/sim1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulare1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab1+2+3/Tema1_Lab_CN2/Tema1_Lab_CN2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab1+2+3/Tema1_Lab_CN2/Tema1_Lab_CN2.sim/sim_1/behav/xsim'
"xelab -wto 5176b317aebf4f989bafa9278856b7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulare1_behav xil_defaultlib.simulare1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: S:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5176b317aebf4f989bafa9278856b7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulare1_behav xil_defaultlib.simulare1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux8_1
Compiling module xil_defaultlib.simulare1
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulare1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1024.820 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab1+2+3/Tema1_Lab_CN2/Tema1_Lab_CN2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simulare1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab1+2+3/Tema1_Lab_CN2/Tema1_Lab_CN2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulare1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab1+2+3/Tema1_Lab_CN2/Tema1_Lab_CN2.srcs/sources_1/new/mux8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab1+2+3/Tema1_Lab_CN2/Tema1_Lab_CN2.srcs/sim_1/new/sim1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulare1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab1+2+3/Tema1_Lab_CN2/Tema1_Lab_CN2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab1+2+3/Tema1_Lab_CN2/Tema1_Lab_CN2.sim/sim_1/behav/xsim'
"xelab -wto 5176b317aebf4f989bafa9278856b7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulare1_behav xil_defaultlib.simulare1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: S:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5176b317aebf4f989bafa9278856b7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulare1_behav xil_defaultlib.simulare1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux8_1
Compiling module xil_defaultlib.simulare1
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulare1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1024.820 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top test_bandaAsamblare [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab1+2+3/Tema1_Lab_CN2/Tema1_Lab_CN2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bandaAsamblare' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab1+2+3/Tema1_Lab_CN2/Tema1_Lab_CN2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bandaAsamblare_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab1+2+3/Tema1_Lab_CN2/Tema1_Lab_CN2.srcs/sources_1/new/banda_de_asamblare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru1
INFO: [VRFC 10-311] analyzing module registru2
INFO: [VRFC 10-311] analyzing module registru3
INFO: [VRFC 10-311] analyzing module banda_de_asamblare
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab1+2+3/Tema1_Lab_CN2/Tema1_Lab_CN2.srcs/sim_1/new/test_bandaAsamblare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bandaAsamblare
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab1+2+3/Tema1_Lab_CN2/Tema1_Lab_CN2.sim/sim_1/behav/xsim'
"xelab -wto 5176b317aebf4f989bafa9278856b7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bandaAsamblare_behav xil_defaultlib.test_bandaAsamblare xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: S:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5176b317aebf4f989bafa9278856b7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bandaAsamblare_behav xil_defaultlib.test_bandaAsamblare xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.registru1
Compiling module xil_defaultlib.registru2
Compiling module xil_defaultlib.registru3
Compiling module xil_defaultlib.banda_de_asamblare
Compiling module xil_defaultlib.test_bandaAsamblare
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bandaAsamblare_behav
ERROR: [Common 17-170] Unknown option '--', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab1+2+3/Tema1_Lab_CN2/Tema1_Lab_CN2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bandaAsamblare_behav -key {Behavioral:sim_1:Functional:test_bandaAsamblare} -tclbatch {test_bandaAsamblare.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source test_bandaAsamblare.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bandaAsamblare_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1024.820 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/test_bandaAsamblare/banda/w1}} 
set_property top test_registru_multifunctional [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab1+2+3/Tema1_Lab_CN2/Tema1_Lab_CN2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_registru_multifunctional' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab1+2+3/Tema1_Lab_CN2/Tema1_Lab_CN2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_registru_multifunctional_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab1+2+3/Tema1_Lab_CN2/Tema1_Lab_CN2.srcs/sources_1/new/registru_multifuncional.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru_multifunctional
WARNING: [VRFC 10-3676] redeclaration of ansi port 'out' is not allowed [S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab1+2+3/Tema1_Lab_CN2/Tema1_Lab_CN2.srcs/sources_1/new/registru_multifuncional.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab1+2+3/Tema1_Lab_CN2/Tema1_Lab_CN2.srcs/sim_1/new/test_registru_multifunctional.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_registru_multifunctional
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab1+2+3/Tema1_Lab_CN2/Tema1_Lab_CN2.sim/sim_1/behav/xsim'
"xelab -wto 5176b317aebf4f989bafa9278856b7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_registru_multifunctional_behav xil_defaultlib.test_registru_multifunctional xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: S:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5176b317aebf4f989bafa9278856b7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_registru_multifunctional_behav xil_defaultlib.test_registru_multifunctional xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab1+2+3/Tema1_Lab_CN2/Tema1_Lab_CN2.srcs/sources_1/new/registru_multifuncional.v" Line 1. Module registru_multifunctional doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab1+2+3/Tema1_Lab_CN2/Tema1_Lab_CN2.srcs/sources_1/new/registru_multifuncional.v" Line 1. Module registru_multifunctional doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.registru_multifunctional
Compiling module xil_defaultlib.test_registru_multifunctional
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_registru_multifunctional_behav
ERROR: [Common 17-170] Unknown option '--', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab1+2+3/Tema1_Lab_CN2/Tema1_Lab_CN2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_registru_multifunctional_behav -key {Behavioral:sim_1:Functional:test_registru_multifunctional} -tclbatch {test_registru_multifunctional.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source test_registru_multifunctional.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_registru_multifunctional_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1024.820 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 27 20:21:11 2020...
