{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1591031376277 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591031376283 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 01 19:09:36 2020 " "Processing started: Mon Jun 01 19:09:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591031376283 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031376283 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off camera -c camera " "Command: quartus_map --read_settings_files=on --write_settings_files=off camera -c camera" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031376283 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1591031376920 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1591031376920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios " "Found entity 1: nios" {  } { { "nios/synthesis/nios.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/nios.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031386188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031386201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031386203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_irq_mapper " "Found entity 1: nios_irq_mapper" {  } { { "nios/synthesis/submodules/nios_irq_mapper.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031386213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0 " "Found entity 1: nios_mm_interconnect_0" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031386244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_mm_interconnect_0_avalon_st_adapter" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031386256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031386268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_mm_interconnect_0_rsp_mux_001" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031386280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386282 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031386282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_mux " "Found entity 1: nios_mm_interconnect_0_rsp_mux" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031386296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_demux_002 " "Found entity 1: nios_mm_interconnect_0_rsp_demux_002" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031386307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_demux " "Found entity 1: nios_mm_interconnect_0_rsp_demux" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031386309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_mux_002 " "Found entity 1: nios_mm_interconnect_0_cmd_mux_002" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031386321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_mux " "Found entity 1: nios_mm_interconnect_0_cmd_mux" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031386333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_mm_interconnect_0_cmd_demux_001" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031386344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_demux " "Found entity 1: nios_mm_interconnect_0_cmd_demux" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031386354 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591031386356 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591031386357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_004_default_decode " "Found entity 1: nios_mm_interconnect_0_router_004_default_decode" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386357 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router_004 " "Found entity 2: nios_mm_interconnect_0_router_004" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031386357 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591031386359 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591031386359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_mm_interconnect_0_router_002_default_decode" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386360 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router_002 " "Found entity 2: nios_mm_interconnect_0_router_002" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031386360 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591031386372 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591031386372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_mm_interconnect_0_router_001_default_decode" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386373 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router_001 " "Found entity 2: nios_mm_interconnect_0_router_001" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031386373 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591031386385 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591031386385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_default_decode " "Found entity 1: nios_mm_interconnect_0_router_default_decode" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386386 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router " "Found entity 2: nios_mm_interconnect_0_router" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031386386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031386402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031386415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031386426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031386437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031386449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031386462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_onchip_memory2_0 " "Found entity 1: nios_onchip_memory2_0" {  } { { "nios/synthesis/submodules/nios_onchip_memory2_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031386465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_gen2_0 " "Found entity 1: nios_nios2_gen2_0" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031386474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: nios_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386495 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: nios_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386495 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: nios_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386495 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: nios_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386495 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: nios_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386495 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: nios_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386495 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: nios_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386495 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: nios_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386495 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: nios_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386495 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386495 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386495 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386495 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: nios_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386495 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: nios_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386495 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: nios_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386495 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: nios_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386495 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: nios_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386495 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: nios_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386495 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: nios_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386495 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: nios_nios2_gen2_0_cpu_nios2_oci" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386495 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_nios2_gen2_0_cpu " "Found entity 21: nios_nios2_gen2_0_cpu" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031386495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: nios_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031386499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: nios_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031386510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: nios_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031386521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_gen2_0_cpu_test_bench " "Found entity 1: nios_nios2_gen2_0_cpu_test_bench" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031386536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios/synthesis/submodules/nios_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios_jtag_uart_0_sim_scfifo_w" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386549 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_jtag_uart_0_scfifo_w " "Found entity 2: nios_jtag_uart_0_scfifo_w" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386549 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios_jtag_uart_0_sim_scfifo_r" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386549 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_jtag_uart_0_scfifo_r " "Found entity 4: nios_jtag_uart_0_scfifo_r" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386549 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_jtag_uart_0 " "Found entity 5: nios_jtag_uart_0" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031386549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_blue.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_blue.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_blue " "Found entity 1: nios_blue" {  } { { "nios/synthesis/submodules/nios_blue.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_blue.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031386552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_SW " "Found entity 1: nios_SW" {  } { { "nios/synthesis/submodules/nios_SW.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_SW.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031386555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/clock_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file video/clock_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_DELAY " "Found entity 1: CLOCK_DELAY" {  } { { "Video/CLOCK_DELAY.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/CLOCK_DELAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031386556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/d8m/vga_read_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file video/d8m/vga_read_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_READ_COUNTER " "Found entity 1: VGA_READ_COUNTER" {  } { { "Video/D8M/VGA_READ_COUNTER.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/VGA_READ_COUNTER.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031386558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/d8m/raw2rgb_l.v 1 1 " "Found 1 design units, including 1 entities, in source file video/d8m/raw2rgb_l.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB_L " "Found entity 1: RAW2RGB_L" {  } { { "Video/D8M/RAW2RGB_L.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/RAW2RGB_L.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031386560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/d8m/raw_rgb_bin.v 1 1 " "Found 1 design units, including 1 entities, in source file video/d8m/raw_rgb_bin.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW_RGB_BIN " "Found entity 1: RAW_RGB_BIN" {  } { { "Video/D8M/RAW_RGB_BIN.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/RAW_RGB_BIN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031386561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/d8m/line_buffer_j.v 1 1 " "Found 1 design units, including 1 entities, in source file video/d8m/line_buffer_j.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer_J " "Found entity 1: Line_Buffer_J" {  } { { "Video/D8M/Line_Buffer_J.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/Line_Buffer_J.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031386563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/d8m/d8m_write_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file video/d8m/d8m_write_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 D8M_WRITE_COUNTER " "Found entity 1: D8M_WRITE_COUNTER" {  } { { "Video/D8M/D8M_WRITE_COUNTER.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/D8M_WRITE_COUNTER.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031386565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/d8m/d8m_set.v 1 1 " "Found 1 design units, including 1 entities, in source file video/d8m/d8m_set.v" { { "Info" "ISGN_ENTITY_NAME" "1 D8M_SET " "Found entity 1: D8M_SET" {  } { { "Video/D8M/D8M_SET.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/D8M_SET.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031386566 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "MIPI_CAMERA_CONFIG.v(301) " "Verilog HDL Module Instantiation warning at MIPI_CAMERA_CONFIG.v(301): ignored dangling comma in List of Port Connections" {  } { { "Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 301 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1591031386568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/mipi_camera/mipi_camera_config.v 1 1 " "Found 1 design units, including 1 entities, in source file video/mipi_camera/mipi_camera_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPI_CAMERA_CONFIG " "Found entity 1: MIPI_CAMERA_CONFIG" {  } { { "Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031386570 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "MIPI_BRIDGE_CONFIG.v(358) " "Verilog HDL Module Instantiation warning at MIPI_BRIDGE_CONFIG.v(358): ignored dangling comma in List of Port Connections" {  } { { "Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" 358 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1591031386572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/mipi_camera/mipi_bridge_config.v 1 1 " "Found 1 design units, including 1 entities, in source file video/mipi_camera/mipi_bridge_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPI_BRIDGE_CONFIG " "Found entity 1: MIPI_BRIDGE_CONFIG" {  } { { "Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031386572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/mipi_camera/mipi_bridge_camera_config.v 1 1 " "Found 1 design units, including 1 entities, in source file video/mipi_camera/mipi_bridge_camera_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPI_BRIDGE_CAMERA_Config " "Found entity 1: MIPI_BRIDGE_CAMERA_Config" {  } { { "Video/MIPI_CAMERA/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_BRIDGE_CAMERA_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031386574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/mipi_camera/i2c_write_wdata.v 1 1 " "Found 1 design units, including 1 entities, in source file video/mipi_camera/i2c_write_wdata.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_WRITE_WDATA " "Found entity 1: I2C_WRITE_WDATA" {  } { { "Video/MIPI_CAMERA/I2C_WRITE_WDATA.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/I2C_WRITE_WDATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031386576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/mipi_camera/i2c_write_ptr.v 1 1 " "Found 1 design units, including 1 entities, in source file video/mipi_camera/i2c_write_ptr.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_WRITE_PTR " "Found entity 1: I2C_WRITE_PTR" {  } { { "Video/MIPI_CAMERA/I2C_WRITE_PTR.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/I2C_WRITE_PTR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031386578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/mipi_camera/i2c_reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file video/mipi_camera/i2c_reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_RESET_DELAY " "Found entity 1: I2C_RESET_DELAY" {  } { { "Video/MIPI_CAMERA/I2C_RESET_DELAY.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/I2C_RESET_DELAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031386579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/mipi_camera/i2c_read_data.v 1 1 " "Found 1 design units, including 1 entities, in source file video/mipi_camera/i2c_read_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_READ_DATA " "Found entity 1: I2C_READ_DATA" {  } { { "Video/MIPI_CAMERA/I2C_READ_DATA.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/I2C_READ_DATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031386581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/mipi_camera/clockmem.v 1 1 " "Found 1 design units, including 1 entities, in source file video/mipi_camera/clockmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCKMEM " "Found entity 1: CLOCKMEM" {  } { { "Video/MIPI_CAMERA/CLOCKMEM.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/CLOCKMEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031386583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/vga_controller_trig.v 1 1 " "Found 1 design units, including 1 entities, in source file video/vga_controller_trig.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller_trig " "Found entity 1: VGA_Controller_trig" {  } { { "Video/VGA_Controller_trig.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/VGA_Controller_trig.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031386586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file video/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 RESET_DELAY " "Found entity 1: RESET_DELAY" {  } { { "Video/RESET_DELAY.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/RESET_DELAY.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031386588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/pll_test.v 1 1 " "Found 1 design units, including 1 entities, in source file video/pll_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_test " "Found entity 1: pll_test" {  } { { "Video/pll_test.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/pll_test.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031386590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/d8m_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file video/d8m_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 D8M_LUT " "Found entity 1: D8M_LUT" {  } { { "Video/D8M_LUT.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031386593 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "ref camera.v(191) " "Verilog HDL Declaration warning at camera.v(191): \"ref\" is SystemVerilog-2005 keyword" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 191 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1591031386595 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "camera.v(235) " "Verilog HDL Module Instantiation warning at camera.v(235): ignored dangling comma in List of Port Connections" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 235 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1591031386595 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "camera.v(247) " "Verilog HDL Module Instantiation warning at camera.v(247): ignored dangling comma in List of Port Connections" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 247 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1591031386595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera.v 1 1 " "Found 1 design units, including 1 entities, in source file camera.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera " "Found entity 1: camera" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031386596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int_line.v 1 1 " "Found 1 design units, including 1 entities, in source file int_line.v" { { "Info" "ISGN_ENTITY_NAME" "1 int_line " "Found entity 1: int_line" {  } { { "int_line.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/int_line.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031386597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_pll " "Found entity 1: fifo_pll" {  } { { "fifo_pll.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/fifo_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031386599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031386599 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX2 camera.v(251) " "Verilog HDL Implicit Net warning at camera.v(251): created implicit net for \"HEX2\"" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 251 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031386600 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX3 camera.v(252) " "Verilog HDL Implicit Net warning at camera.v(252): created implicit net for \"HEX3\"" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 252 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031386600 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX4 camera.v(253) " "Verilog HDL Implicit Net warning at camera.v(253): created implicit net for \"HEX4\"" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 253 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031386600 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX5 camera.v(254) " "Verilog HDL Implicit Net warning at camera.v(254): created implicit net for \"HEX5\"" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 254 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031386600 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX6 camera.v(255) " "Verilog HDL Implicit Net warning at camera.v(255): created implicit net for \"HEX6\"" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 255 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031386600 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX7 camera.v(256) " "Verilog HDL Implicit Net warning at camera.v(256): created implicit net for \"HEX7\"" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 256 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031386600 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "camera " "Elaborating entity \"camera\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1591031386714 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HEX2 camera.v(251) " "Verilog HDL or VHDL warning at camera.v(251): object \"HEX2\" assigned a value but never read" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 251 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1591031386715 "|camera"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HEX3 camera.v(252) " "Verilog HDL or VHDL warning at camera.v(252): object \"HEX3\" assigned a value but never read" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 252 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1591031386715 "|camera"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HEX4 camera.v(253) " "Verilog HDL or VHDL warning at camera.v(253): object \"HEX4\" assigned a value but never read" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 253 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1591031386715 "|camera"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HEX5 camera.v(254) " "Verilog HDL or VHDL warning at camera.v(254): object \"HEX5\" assigned a value but never read" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 254 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1591031386715 "|camera"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HEX6 camera.v(255) " "Verilog HDL or VHDL warning at camera.v(255): object \"HEX6\" assigned a value but never read" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 255 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1591031386715 "|camera"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HEX7 camera.v(256) " "Verilog HDL or VHDL warning at camera.v(256): object \"HEX7\" assigned a value but never read" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 256 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1591031386715 "|camera"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "CAMERA_I2C_SCL_AF camera.v(116) " "Verilog HDL warning at camera.v(116): object CAMERA_I2C_SCL_AF used but never assigned" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 116 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1591031386715 "|camera"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 1 camera.v(251) " "Verilog HDL assignment warning at camera.v(251): truncated value with size 7 to match size of target (1)" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591031386717 "|camera"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 1 camera.v(252) " "Verilog HDL assignment warning at camera.v(252): truncated value with size 7 to match size of target (1)" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591031386717 "|camera"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 1 camera.v(253) " "Verilog HDL assignment warning at camera.v(253): truncated value with size 7 to match size of target (1)" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591031386717 "|camera"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 1 camera.v(254) " "Verilog HDL assignment warning at camera.v(254): truncated value with size 7 to match size of target (1)" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591031386717 "|camera"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 1 camera.v(255) " "Verilog HDL assignment warning at camera.v(255): truncated value with size 7 to match size of target (1)" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591031386718 "|camera"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 1 camera.v(256) " "Verilog HDL assignment warning at camera.v(256): truncated value with size 7 to match size of target (1)" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591031386718 "|camera"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "CAMERA_I2C_SCL_AF 0 camera.v(116) " "Net \"CAMERA_I2C_SCL_AF\" at camera.v(116) has no driver or initial value, using a default initial value '0'" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 116 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1591031386718 "|camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG camera.v(18) " "Output port \"LEDG\" at camera.v(18) has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591031386719 "|camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR camera.v(63) " "Output port \"DRAM_ADDR\" at camera.v(63) has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 63 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591031386719 "|camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA camera.v(64) " "Output port \"DRAM_BA\" at camera.v(64) has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591031386719 "|camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM camera.v(70) " "Output port \"DRAM_DQM\" at camera.v(70) has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591031386719 "|camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR camera.v(75) " "Output port \"SRAM_ADDR\" at camera.v(75) has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 75 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591031386719 "|camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SMA_CLKOUT camera.v(15) " "Output port \"SMA_CLKOUT\" at camera.v(15) has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591031386719 "|camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_BLON camera.v(31) " "Output port \"LCD_BLON\" at camera.v(31) has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591031386719 "|camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN camera.v(33) " "Output port \"LCD_EN\" at camera.v(33) has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591031386719 "|camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_ON camera.v(34) " "Output port \"LCD_ON\" at camera.v(34) has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591031386719 "|camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS camera.v(35) " "Output port \"LCD_RS\" at camera.v(35) has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591031386719 "|camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW camera.v(36) " "Output port \"LCD_RW\" at camera.v(36) has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591031386719 "|camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EEP_I2C_SCLK camera.v(55) " "Output port \"EEP_I2C_SCLK\" at camera.v(55) has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591031386719 "|camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK camera.v(59) " "Output port \"I2C_SCLK\" at camera.v(59) has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591031386719 "|camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N camera.v(65) " "Output port \"DRAM_CAS_N\" at camera.v(65) has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 65 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591031386720 "|camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE camera.v(66) " "Output port \"DRAM_CKE\" at camera.v(66) has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591031386720 "|camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK camera.v(67) " "Output port \"DRAM_CLK\" at camera.v(67) has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591031386720 "|camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N camera.v(68) " "Output port \"DRAM_CS_N\" at camera.v(68) has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 68 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591031386720 "|camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N camera.v(71) " "Output port \"DRAM_RAS_N\" at camera.v(71) has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591031386720 "|camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N camera.v(72) " "Output port \"DRAM_WE_N\" at camera.v(72) has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591031386720 "|camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_CE_N camera.v(76) " "Output port \"SRAM_CE_N\" at camera.v(76) has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591031386720 "|camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_LB_N camera.v(78) " "Output port \"SRAM_LB_N\" at camera.v(78) has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591031386720 "|camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_OE_N camera.v(79) " "Output port \"SRAM_OE_N\" at camera.v(79) has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591031386720 "|camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_UB_N camera.v(80) " "Output port \"SRAM_UB_N\" at camera.v(80) has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591031386720 "|camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_WE_N camera.v(81) " "Output port \"SRAM_WE_N\" at camera.v(81) has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591031386720 "|camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MIPI_MCLK camera.v(90) " "Output port \"MIPI_MCLK\" at camera.v(90) has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 90 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591031386720 "|camera"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_DELAY CLOCK_DELAY:del1 " "Elaborating entity \"CLOCK_DELAY\" for hierarchy \"CLOCK_DELAY:del1\"" {  } { { "camera.v" "del1" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031386753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D8M_LUT D8M_LUT:g_lut " "Elaborating entity \"D8M_LUT\" for hierarchy \"D8M_LUT:g_lut\"" {  } { { "camera.v" "g_lut" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031386774 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "NEW_MIPI_PIXEL_D1 D8M_LUT.v(10) " "Output port \"NEW_MIPI_PIXEL_D1\" at D8M_LUT.v(10) has no driver" {  } { { "Video/D8M_LUT.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M_LUT.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591031387024 "|camera|D8M_LUT:g_lut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RESET_DELAY RESET_DELAY:u2 " "Elaborating entity \"RESET_DELAY\" for hierarchy \"RESET_DELAY:u2\"" {  } { { "camera.v" "u2" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031387093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPI_BRIDGE_CAMERA_Config MIPI_BRIDGE_CAMERA_Config:cfin " "Elaborating entity \"MIPI_BRIDGE_CAMERA_Config\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\"" {  } { { "camera.v" "cfin" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031387124 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "VCM_I2C_SCL MIPI_BRIDGE_CAMERA_Config.v(20) " "Verilog HDL warning at MIPI_BRIDGE_CAMERA_Config.v(20): object VCM_I2C_SCL used but never assigned" {  } { { "Video/MIPI_CAMERA/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_BRIDGE_CAMERA_Config.v" 20 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1591031387125 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VCM_I2C_SCL 0 MIPI_BRIDGE_CAMERA_Config.v(20) " "Net \"VCM_I2C_SCL\" at MIPI_BRIDGE_CAMERA_Config.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "Video/MIPI_CAMERA/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_BRIDGE_CAMERA_Config.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1591031387126 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "STEP MIPI_BRIDGE_CAMERA_Config.v(12) " "Output port \"STEP\" at MIPI_BRIDGE_CAMERA_Config.v(12) has no driver" {  } { { "Video/MIPI_CAMERA/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_BRIDGE_CAMERA_Config.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591031387126 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPI_CAMERA_CONFIG MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv " "Elaborating entity \"MIPI_CAMERA_CONFIG\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\"" {  } { { "Video/MIPI_CAMERA/MIPI_BRIDGE_CAMERA_Config.v" "camiv" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_BRIDGE_CAMERA_Config.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031387146 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_CAMERA_CONFIG.v(128) " "Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(128): truncated value with size 32 to match size of target (8)" {  } { { "Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591031387149 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_CAMERA_CONFIG.v(174) " "Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(174): truncated value with size 32 to match size of target (16)" {  } { { "Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591031387151 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_CAMERA_CONFIG.v(201) " "Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(201): truncated value with size 32 to match size of target (16)" {  } { { "Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591031387151 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MIPI_CAMERA_CONFIG.v(226) " "Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(226): truncated value with size 32 to match size of target (1)" {  } { { "Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591031387158 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ID2 MIPI_CAMERA_CONFIG.v(12) " "Output port \"ID2\" at MIPI_CAMERA_CONFIG.v(12) has no driver" {  } { { "Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591031387182 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WORD_DATA\[15..8\] MIPI_CAMERA_CONFIG.v(20) " "Output port \"WORD_DATA\[15..8\]\" at MIPI_CAMERA_CONFIG.v(20) has no driver" {  } { { "Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591031387182 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TR MIPI_CAMERA_CONFIG.v(31) " "Output port \"TR\" at MIPI_CAMERA_CONFIG.v(31) has no driver" {  } { { "Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591031387182 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCKMEM MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1 " "Elaborating entity \"CLOCKMEM\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\"" {  } { { "Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "c1" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031387310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_WRITE_WDATA MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_WDATA:wrd " "Elaborating entity \"I2C_WRITE_WDATA\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_WDATA:wrd\"" {  } { { "Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "wrd" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031387332 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_WDATA.v(72) " "Verilog HDL assignment warning at I2C_WRITE_WDATA.v(72): truncated value with size 32 to match size of target (8)" {  } { { "Video/MIPI_CAMERA/I2C_WRITE_WDATA.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/I2C_WRITE_WDATA.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591031387333 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_WDATA.v(143) " "Verilog HDL assignment warning at I2C_WRITE_WDATA.v(143): truncated value with size 32 to match size of target (8)" {  } { { "Video/MIPI_CAMERA/I2C_WRITE_WDATA.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/I2C_WRITE_WDATA.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591031387334 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_WDATA.v(153) " "Verilog HDL assignment warning at I2C_WRITE_WDATA.v(153): truncated value with size 32 to match size of target (8)" {  } { { "Video/MIPI_CAMERA/I2C_WRITE_WDATA.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/I2C_WRITE_WDATA.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591031387335 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_WRITE_PTR MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_PTR:wpt " "Elaborating entity \"I2C_WRITE_PTR\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_PTR:wpt\"" {  } { { "Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "wpt" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031387381 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(61) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(61): truncated value with size 32 to match size of target (8)" {  } { { "Video/MIPI_CAMERA/I2C_WRITE_PTR.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/I2C_WRITE_PTR.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591031387383 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(125) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(125): truncated value with size 32 to match size of target (8)" {  } { { "Video/MIPI_CAMERA/I2C_WRITE_PTR.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/I2C_WRITE_PTR.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591031387384 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(135) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(135): truncated value with size 32 to match size of target (8)" {  } { { "Video/MIPI_CAMERA/I2C_WRITE_PTR.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/I2C_WRITE_PTR.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591031387384 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(160) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(160): truncated value with size 32 to match size of target (8)" {  } { { "Video/MIPI_CAMERA/I2C_WRITE_PTR.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/I2C_WRITE_PTR.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591031387384 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_READ_DATA MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_READ_DATA:rd " "Elaborating entity \"I2C_READ_DATA\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_READ_DATA:rd\"" {  } { { "Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "rd" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031387425 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 9 I2C_READ_DATA.v(53) " "Verilog HDL assignment warning at I2C_READ_DATA.v(53): truncated value with size 33 to match size of target (9)" {  } { { "Video/MIPI_CAMERA/I2C_READ_DATA.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/I2C_READ_DATA.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591031387426 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(67) " "Verilog HDL assignment warning at I2C_READ_DATA.v(67): truncated value with size 32 to match size of target (8)" {  } { { "Video/MIPI_CAMERA/I2C_READ_DATA.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/I2C_READ_DATA.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591031387426 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(90) " "Verilog HDL assignment warning at I2C_READ_DATA.v(90): truncated value with size 32 to match size of target (8)" {  } { { "Video/MIPI_CAMERA/I2C_READ_DATA.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/I2C_READ_DATA.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591031387427 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(93) " "Verilog HDL assignment warning at I2C_READ_DATA.v(93): truncated value with size 32 to match size of target (8)" {  } { { "Video/MIPI_CAMERA/I2C_READ_DATA.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/I2C_READ_DATA.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591031387427 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(104) " "Verilog HDL assignment warning at I2C_READ_DATA.v(104): truncated value with size 32 to match size of target (8)" {  } { { "Video/MIPI_CAMERA/I2C_READ_DATA.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/I2C_READ_DATA.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591031387427 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(168) " "Verilog HDL assignment warning at I2C_READ_DATA.v(168): truncated value with size 32 to match size of target (8)" {  } { { "Video/MIPI_CAMERA/I2C_READ_DATA.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/I2C_READ_DATA.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591031387428 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(178) " "Verilog HDL assignment warning at I2C_READ_DATA.v(178): truncated value with size 32 to match size of target (8)" {  } { { "Video/MIPI_CAMERA/I2C_READ_DATA.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/I2C_READ_DATA.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591031387429 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "I2C_READ_DATA.v(141) " "Verilog HDL Case Statement warning at I2C_READ_DATA.v(141): case item expression covers a value already covered by a previous case item" {  } { { "Video/MIPI_CAMERA/I2C_READ_DATA.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/I2C_READ_DATA.v" 141 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1591031387429 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_RESET_DELAY MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_RESET_DELAY:DY " "Elaborating entity \"I2C_RESET_DELAY\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_RESET_DELAY:DY\"" {  } { { "Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "DY" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031387473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPI_BRIDGE_CONFIG MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv " "Elaborating entity \"MIPI_BRIDGE_CONFIG\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\"" {  } { { "Video/MIPI_CAMERA/MIPI_BRIDGE_CAMERA_Config.v" "mpiv" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_BRIDGE_CAMERA_Config.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031387540 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_BRIDGE_CONFIG.v(131) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(131): truncated value with size 32 to match size of target (8)" {  } { { "Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591031387542 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_BRIDGE_CONFIG.v(178) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(178): truncated value with size 32 to match size of target (8)" {  } { { "Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591031387544 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_BRIDGE_CONFIG.v(203) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(203): truncated value with size 32 to match size of target (8)" {  } { { "Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591031387544 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(241) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(241): truncated value with size 32 to match size of target (16)" {  } { { "Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591031387551 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(242) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(242): truncated value with size 32 to match size of target (16)" {  } { { "Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591031387552 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(243) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(243): truncated value with size 32 to match size of target (16)" {  } { { "Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591031387552 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(244) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(244): truncated value with size 32 to match size of target (16)" {  } { { "Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591031387552 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(245) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(245): truncated value with size 32 to match size of target (16)" {  } { { "Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591031387552 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TR MIPI_BRIDGE_CONFIG.v(36) " "Output port \"TR\" at MIPI_BRIDGE_CONFIG.v(36) has no driver" {  } { { "Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591031387561 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_test pll_test:ref " "Elaborating entity \"pll_test\" for hierarchy \"pll_test:ref\"" {  } { { "camera.v" "ref" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031387633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_test:ref\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_test:ref\|altpll:altpll_component\"" {  } { { "Video/pll_test.v" "altpll_component" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/pll_test.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031387689 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_test:ref\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_test:ref\|altpll:altpll_component\"" {  } { { "Video/pll_test.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/pll_test.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031387718 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_test:ref\|altpll:altpll_component " "Instantiated megafunction \"pll_test:ref\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_test " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_test\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387718 ""}  } { { "Video/pll_test.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/pll_test.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591031387718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_test_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_test_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_test_altpll " "Found entity 1: pll_test_altpll" {  } { { "db/pll_test_altpll.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/db/pll_test_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031387766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031387766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_test_altpll pll_test:ref\|altpll:altpll_component\|pll_test_altpll:auto_generated " "Elaborating entity \"pll_test_altpll\" for hierarchy \"pll_test:ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031387767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D8M_SET D8M_SET:ccd " "Elaborating entity \"D8M_SET\" for hierarchy \"D8M_SET:ccd\"" {  } { { "camera.v" "ccd" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031387789 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oRESET_N D8M_SET.v(4) " "Output port \"oRESET_N\" at D8M_SET.v(4) has no driver" {  } { { "Video/D8M/D8M_SET.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/D8M_SET.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591031387791 "|camera|D8M_SET:ccd"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SCLK D8M_SET.v(5) " "Output port \"SCLK\" at D8M_SET.v(5) has no driver" {  } { { "Video/D8M/D8M_SET.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/D8M_SET.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591031387791 "|camera|D8M_SET:ccd"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CCD_DVAL D8M_SET.v(22) " "Output port \"CCD_DVAL\" at D8M_SET.v(22) has no driver" {  } { { "Video/D8M/D8M_SET.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/D8M_SET.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591031387791 "|camera|D8M_SET:ccd"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CCD_LDVAL D8M_SET.v(23) " "Output port \"CCD_LDVAL\" at D8M_SET.v(23) has no driver" {  } { { "Video/D8M/D8M_SET.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/D8M_SET.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591031387791 "|camera|D8M_SET:ccd"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CCD_FDVAL D8M_SET.v(24) " "Output port \"CCD_FDVAL\" at D8M_SET.v(24) has no driver" {  } { { "Video/D8M/D8M_SET.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/D8M_SET.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591031387791 "|camera|D8M_SET:ccd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D8M_WRITE_COUNTER D8M_SET:ccd\|D8M_WRITE_COUNTER:u3 " "Elaborating entity \"D8M_WRITE_COUNTER\" for hierarchy \"D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\"" {  } { { "Video/D8M/D8M_SET.v" "u3" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/D8M_SET.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031387804 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 D8M_WRITE_COUNTER.v(36) " "Verilog HDL assignment warning at D8M_WRITE_COUNTER.v(36): truncated value with size 32 to match size of target (16)" {  } { { "Video/D8M/D8M_WRITE_COUNTER.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/D8M_WRITE_COUNTER.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591031387805 "|camera|D8M_SET:ccd|D8M_WRITE_COUNTER:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 D8M_WRITE_COUNTER.v(41) " "Verilog HDL assignment warning at D8M_WRITE_COUNTER.v(41): truncated value with size 32 to match size of target (16)" {  } { { "Video/D8M/D8M_WRITE_COUNTER.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/D8M_WRITE_COUNTER.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591031387805 "|camera|D8M_SET:ccd|D8M_WRITE_COUNTER:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 D8M_WRITE_COUNTER.v(46) " "Verilog HDL assignment warning at D8M_WRITE_COUNTER.v(46): truncated value with size 32 to match size of target (16)" {  } { { "Video/D8M/D8M_WRITE_COUNTER.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/D8M_WRITE_COUNTER.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591031387805 "|camera|D8M_SET:ccd|D8M_WRITE_COUNTER:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 D8M_WRITE_COUNTER.v(49) " "Verilog HDL assignment warning at D8M_WRITE_COUNTER.v(49): truncated value with size 32 to match size of target (16)" {  } { { "Video/D8M/D8M_WRITE_COUNTER.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/D8M_WRITE_COUNTER.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591031387806 "|camera|D8M_SET:ccd|D8M_WRITE_COUNTER:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_READ_COUNTER D8M_SET:ccd\|VGA_READ_COUNTER:cnt " "Elaborating entity \"VGA_READ_COUNTER\" for hierarchy \"D8M_SET:ccd\|VGA_READ_COUNTER:cnt\"" {  } { { "Video/D8M/D8M_SET.v" "cnt" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/D8M_SET.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031387830 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_READ_COUNTER.v(15) " "Verilog HDL assignment warning at VGA_READ_COUNTER.v(15): truncated value with size 32 to match size of target (16)" {  } { { "Video/D8M/VGA_READ_COUNTER.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/VGA_READ_COUNTER.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591031387830 "|camera|D8M_SET:ccd|VGA_READ_COUNTER:cnt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW2RGB_L D8M_SET:ccd\|RAW2RGB_L:u4 " "Elaborating entity \"RAW2RGB_L\" for hierarchy \"D8M_SET:ccd\|RAW2RGB_L:u4\"" {  } { { "Video/D8M/D8M_SET.v" "u4" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/D8M_SET.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031387844 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RAW2RGB_L.v(54) " "Verilog HDL assignment warning at RAW2RGB_L.v(54): truncated value with size 32 to match size of target (1)" {  } { { "Video/D8M/RAW2RGB_L.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/RAW2RGB_L.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591031387844 "|camera|D8M_SET:ccd|RAW2RGB_L:u4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oDVAL RAW2RGB_L.v(22) " "Output port \"oDVAL\" at RAW2RGB_L.v(22) has no driver" {  } { { "Video/D8M/RAW2RGB_L.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/RAW2RGB_L.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591031387845 "|camera|D8M_SET:ccd|RAW2RGB_L:u4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Buffer_J D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0 " "Elaborating entity \"Line_Buffer_J\" for hierarchy \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\"" {  } { { "Video/D8M/RAW2RGB_L.v" "u0" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/RAW2RGB_L.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031387864 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Line_Buffer_J.v(26) " "Verilog HDL assignment warning at Line_Buffer_J.v(26): truncated value with size 32 to match size of target (2)" {  } { { "Video/D8M/Line_Buffer_J.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/Line_Buffer_J.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591031387865 "|camera|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Line_Buffer_J.v(29) " "Verilog HDL assignment warning at Line_Buffer_J.v(29): truncated value with size 32 to match size of target (1)" {  } { { "Video/D8M/Line_Buffer_J.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/Line_Buffer_J.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591031387865 "|camera|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Line_Buffer_J.v(30) " "Verilog HDL assignment warning at Line_Buffer_J.v(30): truncated value with size 32 to match size of target (1)" {  } { { "Video/D8M/Line_Buffer_J.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/Line_Buffer_J.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591031387865 "|camera|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Line_Buffer_J.v(31) " "Verilog HDL assignment warning at Line_Buffer_J.v(31): truncated value with size 32 to match size of target (1)" {  } { { "Video/D8M/Line_Buffer_J.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/Line_Buffer_J.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591031387865 "|camera|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Line_Buffer_J.v(37) " "Verilog HDL assignment warning at Line_Buffer_J.v(37): truncated value with size 32 to match size of target (10)" {  } { { "Video/D8M/Line_Buffer_J.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/Line_Buffer_J.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591031387865 "|camera|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Line_Buffer_J.v(44) " "Verilog HDL assignment warning at Line_Buffer_J.v(44): truncated value with size 32 to match size of target (10)" {  } { { "Video/D8M/Line_Buffer_J.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/Line_Buffer_J.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591031387866 "|camera|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int_line D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1 " "Elaborating entity \"int_line\" for hierarchy \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\"" {  } { { "Video/D8M/Line_Buffer_J.v" "d1" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/Line_Buffer_J.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031387888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\"" {  } { { "int_line.v" "altsyncram_component" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/int_line.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031387960 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\"" {  } { { "int_line.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/int_line.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031387985 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component " "Instantiated megafunction \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031387985 ""}  } { { "int_line.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/int_line.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591031387985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2oj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2oj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2oj1 " "Found entity 1: altsyncram_2oj1" {  } { { "db/altsyncram_2oj1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/db/altsyncram_2oj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031388035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031388035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2oj1 D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated " "Elaborating entity \"altsyncram_2oj1\" for hierarchy \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031388036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW_RGB_BIN D8M_SET:ccd\|RAW2RGB_L:u4\|RAW_RGB_BIN:bin " "Elaborating entity \"RAW_RGB_BIN\" for hierarchy \"D8M_SET:ccd\|RAW2RGB_L:u4\|RAW_RGB_BIN:bin\"" {  } { { "Video/D8M/RAW2RGB_L.v" "bin" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/RAW2RGB_L.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031388087 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RAW_RGB_BIN.v(36) " "Verilog HDL assignment warning at RAW_RGB_BIN.v(36): truncated value with size 32 to match size of target (10)" {  } { { "Video/D8M/RAW_RGB_BIN.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/RAW_RGB_BIN.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591031388089 "|camera|D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RAW_RGB_BIN.v(42) " "Verilog HDL assignment warning at RAW_RGB_BIN.v(42): truncated value with size 32 to match size of target (10)" {  } { { "Video/D8M/RAW_RGB_BIN.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/RAW_RGB_BIN.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591031388089 "|camera|D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RAW_RGB_BIN.v(48) " "Verilog HDL assignment warning at RAW_RGB_BIN.v(48): truncated value with size 32 to match size of target (10)" {  } { { "Video/D8M/RAW_RGB_BIN.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/RAW_RGB_BIN.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591031388089 "|camera|D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RAW_RGB_BIN.v(54) " "Verilog HDL assignment warning at RAW_RGB_BIN.v(54): truncated value with size 32 to match size of target (10)" {  } { { "Video/D8M/RAW_RGB_BIN.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/RAW_RGB_BIN.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591031388089 "|camera|D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller_trig VGA_Controller_trig:u1 " "Elaborating entity \"VGA_Controller_trig\" for hierarchy \"VGA_Controller_trig:u1\"" {  } { { "camera.v" "u1" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031388111 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 VGA_Controller_trig.v(41) " "Verilog HDL assignment warning at VGA_Controller_trig.v(41): truncated value with size 10 to match size of target (8)" {  } { { "Video/VGA_Controller_trig.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/VGA_Controller_trig.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591031388112 "|camera|VGA_Controller_trig:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 VGA_Controller_trig.v(42) " "Verilog HDL assignment warning at VGA_Controller_trig.v(42): truncated value with size 10 to match size of target (8)" {  } { { "Video/VGA_Controller_trig.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/VGA_Controller_trig.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591031388112 "|camera|VGA_Controller_trig:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 VGA_Controller_trig.v(43) " "Verilog HDL assignment warning at VGA_Controller_trig.v(43): truncated value with size 10 to match size of target (8)" {  } { { "Video/VGA_Controller_trig.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/VGA_Controller_trig.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591031388112 "|camera|VGA_Controller_trig:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller_trig.v(62) " "Verilog HDL assignment warning at VGA_Controller_trig.v(62): truncated value with size 32 to match size of target (10)" {  } { { "Video/VGA_Controller_trig.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/VGA_Controller_trig.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591031388112 "|camera|VGA_Controller_trig:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller_trig.v(65) " "Verilog HDL assignment warning at VGA_Controller_trig.v(65): truncated value with size 32 to match size of target (10)" {  } { { "Video/VGA_Controller_trig.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/VGA_Controller_trig.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591031388114 "|camera|VGA_Controller_trig:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller_trig.v(68) " "Verilog HDL assignment warning at VGA_Controller_trig.v(68): truncated value with size 32 to match size of target (10)" {  } { { "Video/VGA_Controller_trig.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/VGA_Controller_trig.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591031388114 "|camera|VGA_Controller_trig:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_Controller_trig.v(73) " "Verilog HDL assignment warning at VGA_Controller_trig.v(73): truncated value with size 32 to match size of target (1)" {  } { { "Video/VGA_Controller_trig.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/VGA_Controller_trig.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591031388114 "|camera|VGA_Controller_trig:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_Controller_trig.v(74) " "Verilog HDL assignment warning at VGA_Controller_trig.v(74): truncated value with size 32 to match size of target (1)" {  } { { "Video/VGA_Controller_trig.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/VGA_Controller_trig.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591031388114 "|camera|VGA_Controller_trig:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios nios:nios1 " "Elaborating entity \"nios\" for hierarchy \"nios:nios1\"" {  } { { "camera.v" "nios1" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031388136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_SW nios:nios1\|nios_SW:sw " "Elaborating entity \"nios_SW\" for hierarchy \"nios:nios1\|nios_SW:sw\"" {  } { { "nios/synthesis/nios.v" "sw" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/nios.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031388185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_blue nios:nios1\|nios_blue:blue " "Elaborating entity \"nios_blue\" for hierarchy \"nios:nios1\|nios_blue:blue\"" {  } { { "nios/synthesis/nios.v" "blue" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/nios.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031388211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_jtag_uart_0 nios:nios1\|nios_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"nios_jtag_uart_0\" for hierarchy \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\"" {  } { { "nios/synthesis/nios.v" "jtag_uart_0" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/nios.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031388237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_jtag_uart_0_scfifo_w nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w " "Elaborating entity \"nios_jtag_uart_0_scfifo_w\" for hierarchy \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\"" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "the_nios_jtag_uart_0_scfifo_w" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031388263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "wfifo" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031388487 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031388509 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031388509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031388509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031388509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031388509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031388509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031388509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031388509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031388509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031388509 ""}  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591031388509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031388553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031388553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031388554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031388583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031388583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031388584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031388611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031388611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031388612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031388672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031388672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031388673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031388739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031388739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031388740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031388802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031388802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031388803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_jtag_uart_0_scfifo_r nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_r:the_nios_jtag_uart_0_scfifo_r " "Elaborating entity \"nios_jtag_uart_0_scfifo_r\" for hierarchy \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_r:the_nios_jtag_uart_0_scfifo_r\"" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "the_nios_jtag_uart_0_scfifo_r" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031388826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "nios_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031389139 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031389178 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031389178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031389178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031389178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031389178 ""}  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591031389178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031389746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031389884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0 nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"nios_nios2_gen2_0\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\"" {  } { { "nios/synthesis/nios.v" "nios2_gen2_0" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/nios.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031389936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu " "Elaborating entity \"nios_nios2_gen2_0_cpu\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0.v" "cpu" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031389961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_test_bench nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_test_bench:the_nios_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"nios_nios2_gen2_0_cpu_test_bench\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_test_bench:the_nios_nios2_gen2_0_cpu_test_bench\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031390085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_register_bank_a_module nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_a_module:nios_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"nios_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_a_module:nios_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "nios_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031390113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_a_module:nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_a_module:nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031390139 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_a_module:nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_a_module:nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031390162 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_a_module:nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_a_module:nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031390162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031390162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031390162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031390162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031390162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031390162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031390162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031390162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031390162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031390162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031390162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031390162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031390162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031390162 ""}  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591031390162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/db/altsyncram_6mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031390209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031390209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_a_module:nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_a_module:nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031390209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_register_bank_b_module nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_b_module:nios_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"nios_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_b_module:nios_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "nios_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031390241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031390271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_debug nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031390316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031390355 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031390376 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031390376 ""}  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591031390376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_break nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_break:the_nios_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_break:the_nios_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031390379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_xbrk nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_xbrk:the_nios_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_xbrk:the_nios_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031390450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_dbrk nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_dbrk:the_nios_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_dbrk:the_nios_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031390473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_itrace nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_itrace:the_nios_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_itrace:the_nios_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031390498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_dtrace nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031390522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_td_mode nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_nios2_gen2_0_cpu_nios2_oci_dtrace\|nios_nios2_gen2_0_cpu_nios2_oci_td_mode:nios_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_nios2_gen2_0_cpu_nios2_oci_dtrace\|nios_nios2_gen2_0_cpu_nios2_oci_td_mode:nios_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "nios_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031390599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_fifo nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031390625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031390675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031390695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031390714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_pib nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_pib:the_nios_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_pib:the_nios_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031390735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_im nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_im:the_nios_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_im:the_nios_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031390755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_avalon_reg nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031390782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_ocimem nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031390807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_ociram_sp_ram_module nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"nios_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "nios_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031390865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031390892 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031390971 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031390971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031390971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031390971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031390971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031390971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031390971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031390971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031390971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031390971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031390971 ""}  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591031390971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031391019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031391019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031391020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_debug_slave_wrapper nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"nios_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031391052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_debug_slave_tck nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_nios2_gen2_0_cpu_debug_slave_tck:the_nios_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"nios_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_nios2_gen2_0_cpu_debug_slave_tck:the_nios_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_nios_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031391085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_debug_slave_sysclk nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"nios_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_nios_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031391143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "nios_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031391211 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031391231 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031391231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031391231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031391231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031391231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031391231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031391231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031391231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031391231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031391231 ""}  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591031391231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031391233 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031391255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031391257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031391280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_onchip_memory2_0 nios:nios1\|nios_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"nios_onchip_memory2_0\" for hierarchy \"nios:nios1\|nios_onchip_memory2_0:onchip_memory2_0\"" {  } { { "nios/synthesis/nios.v" "onchip_memory2_0" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/nios.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031391306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:nios1\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:nios1\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031391333 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:nios1\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios:nios1\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_onchip_memory2_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031391370 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:nios1\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios:nios1\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031391370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_onchip_memory2_0.hex " "Parameter \"init_file\" = \"nios_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031391370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031391370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031391370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031391370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031391370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031391370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031391370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031391370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031391370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031391370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031391370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591031391370 ""}  } { { "nios/synthesis/submodules/nios_onchip_memory2_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591031391370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_erg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_erg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_erg1 " "Found entity 1: altsyncram_erg1" {  } { { "db/altsyncram_erg1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/db/altsyncram_erg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031391419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031391419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_erg1 nios:nios1\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_erg1:auto_generated " "Elaborating entity \"altsyncram_erg1\" for hierarchy \"nios:nios1\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_erg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031391419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0 nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_mm_interconnect_0\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios/synthesis/nios.v" "mm_interconnect_0" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/nios.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031391570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0.v" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031391811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0.v" 679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031391838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0.v" 743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031391868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0.v" 807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031391899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sw_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sw_s1_translator\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "sw_s1_translator" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0.v" 871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031392046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031392086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031392114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031392140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031392161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031392193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031392222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router:router " "Elaborating entity \"nios_mm_interconnect_0_router\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router:router\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "router" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031392303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_default_decode nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router:router\|nios_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios_mm_interconnect_0_router_default_decode\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router:router\|nios_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031392342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_001 nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios_mm_interconnect_0_router_001\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_001:router_001\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "router_001" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031392363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_001_default_decode nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_001:router_001\|nios_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_001:router_001\|nios_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031392396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_002 nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios_mm_interconnect_0_router_002\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_002:router_002\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "router_002" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031392417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_002_default_decode nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_002:router_002\|nios_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_002:router_002\|nios_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031392442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_004 nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"nios_mm_interconnect_0_router_004\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_004:router_004\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "router_004" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031392466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_004_default_decode nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_004:router_004\|nios_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"nios_mm_interconnect_0_router_004_default_decode\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_004:router_004\|nios_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031392492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_cmd_demux nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios_mm_interconnect_0_cmd_demux\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031392527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_cmd_demux_001 nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031392557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_cmd_mux nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios_mm_interconnect_0_cmd_mux\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031392588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031392617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031392638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_cmd_mux_002 nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"nios_mm_interconnect_0_cmd_mux_002\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031392665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_rsp_demux nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios_mm_interconnect_0_rsp_demux\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031392706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_rsp_demux_002 nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"nios_mm_interconnect_0_rsp_demux_002\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031392733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_rsp_mux nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios_mm_interconnect_0_rsp_mux\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031392763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031392813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031392835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_rsp_mux_001 nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031392856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031392889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031392910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_avalon_st_adapter nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031392932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031392954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_irq_mapper nios:nios1\|nios_irq_mapper:irq_mapper " "Elaborating entity \"nios_irq_mapper\" for hierarchy \"nios:nios1\|nios_irq_mapper:irq_mapper\"" {  } { { "nios/synthesis/nios.v" "irq_mapper" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/nios.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031392997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios:nios1\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios:nios1\|altera_reset_controller:rst_controller\"" {  } { { "nios/synthesis/nios.v" "rst_controller" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/nios.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031393020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios:nios1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios:nios1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031393044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios:nios1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios:nios1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "nios/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031393069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios:nios1\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios:nios1\|altera_reset_controller:rst_controller_001\"" {  } { { "nios/synthesis/nios.v" "rst_controller_001" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/nios.v" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031393089 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1591031394455 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.06.01.19:09:58 Progress: Loading sld94391c74/alt_sld_fab_wrapper_hw.tcl " "2020.06.01.19:09:58 Progress: Loading sld94391c74/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031398581 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031401446 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031401601 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031404828 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031404931 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031405033 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031405162 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031405166 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031405166 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1591031405873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld94391c74/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld94391c74/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld94391c74/alt_sld_fab.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/db/ip/sld94391c74/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031406103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031406103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031406203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031406203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031406216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031406216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031406281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031406281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031406376 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031406376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031406376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591031406445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031406445 ""}
{ "Warning" "WSGN_WIRE_LOOP" "D8M_SET:ccd\|SDATA " "Node \"D8M_SET:ccd\|SDATA\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "Video/D8M/D8M_SET.v" "SDATA" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/D8M_SET.v" 6 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1591031407667 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "22 " "22 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1591031418404 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CAMERA_I2C_SCL " "Inserted always-enabled tri-state buffer between \"CAMERA_I2C_SCL\" and its non-tri-state driver." {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 84 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1591031418523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "MIPI_I2C_SCL " "Inserted always-enabled tri-state buffer between \"MIPI_I2C_SCL\" and its non-tri-state driver." {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 88 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1591031418523 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1591031418523 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[0\] " "bidirectional pin \"EX_IO\[0\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1591031418523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[1\] " "bidirectional pin \"EX_IO\[1\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1591031418523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[2\] " "bidirectional pin \"EX_IO\[2\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1591031418523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[3\] " "bidirectional pin \"EX_IO\[3\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1591031418523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[4\] " "bidirectional pin \"EX_IO\[4\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1591031418523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[5\] " "bidirectional pin \"EX_IO\[5\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1591031418523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[6\] " "bidirectional pin \"EX_IO\[6\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1591031418523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "bidirectional pin \"LCD_DATA\[0\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 32 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1591031418523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "bidirectional pin \"LCD_DATA\[1\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 32 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1591031418523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "bidirectional pin \"LCD_DATA\[2\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 32 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1591031418523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "bidirectional pin \"LCD_DATA\[3\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 32 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1591031418523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "bidirectional pin \"LCD_DATA\[4\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 32 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1591031418523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "bidirectional pin \"LCD_DATA\[5\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 32 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1591031418523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "bidirectional pin \"LCD_DATA\[6\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 32 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1591031418523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "bidirectional pin \"LCD_DATA\[7\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 32 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1591031418523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EEP_I2C_SDAT " "bidirectional pin \"EEP_I2C_SDAT\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1591031418523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "bidirectional pin \"I2C_SDAT\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1591031418523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1591031418523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1591031418523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1591031418523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1591031418523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1591031418523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1591031418523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1591031418523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1591031418523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1591031418523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1591031418523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1591031418523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1591031418523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1591031418523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1591031418523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1591031418523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1591031418523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[16\] " "bidirectional pin \"DRAM_DQ\[16\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1591031418523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[17\] " "bidirectional pin \"DRAM_DQ\[17\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1591031418523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[18\] " "bidirectional pin \"DRAM_DQ\[18\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1591031418523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[19\] " "bidirectional pin \"DRAM_DQ\[19\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1591031418523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[20\] " "bidirectional pin \"DRAM_DQ\[20\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1591031418523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[21\] " "bidirectional pin \"DRAM_DQ\[21\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1591031418523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[22\] " "bidirectional pin \"DRAM_DQ\[22\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1591031418523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[23\] " "bidirectional pin \"DRAM_DQ\[23\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1591031418523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[24\] " "bidirectional pin \"DRAM_DQ\[24\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1591031418523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[25\] " "bidirectional pin \"DRAM_DQ\[25\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1591031418523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[26\] " "bidirectional pin \"DRAM_DQ\[26\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1591031418523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[27\] " "bidirectional pin \"DRAM_DQ\[27\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1591031418523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[28\] " "bidirectional pin \"DRAM_DQ\[28\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1591031418523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[29\] " "bidirectional pin \"DRAM_DQ\[29\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1591031418523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[30\] " "bidirectional pin \"DRAM_DQ\[30\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1591031418523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[31\] " "bidirectional pin \"DRAM_DQ\[31\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1591031418523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[0\] " "bidirectional pin \"SRAM_DQ\[0\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1591031418523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[1\] " "bidirectional pin \"SRAM_DQ\[1\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1591031418523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[2\] " "bidirectional pin \"SRAM_DQ\[2\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1591031418523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[3\] " "bidirectional pin \"SRAM_DQ\[3\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1591031418523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[4\] " "bidirectional pin \"SRAM_DQ\[4\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1591031418523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[5\] " "bidirectional pin \"SRAM_DQ\[5\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1591031418523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[6\] " "bidirectional pin \"SRAM_DQ\[6\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1591031418523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[7\] " "bidirectional pin \"SRAM_DQ\[7\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1591031418523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[8\] " "bidirectional pin \"SRAM_DQ\[8\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1591031418523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[9\] " "bidirectional pin \"SRAM_DQ\[9\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1591031418523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[10\] " "bidirectional pin \"SRAM_DQ\[10\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1591031418523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[11\] " "bidirectional pin \"SRAM_DQ\[11\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1591031418523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[12\] " "bidirectional pin \"SRAM_DQ\[12\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1591031418523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[13\] " "bidirectional pin \"SRAM_DQ\[13\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1591031418523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[14\] " "bidirectional pin \"SRAM_DQ\[14\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1591031418523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[15\] " "bidirectional pin \"SRAM_DQ\[15\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1591031418523 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1591031418523 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "nios/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_jtag_uart_0.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "nios/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "nios/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_jtag_uart_0.v" 398 -1 0 } } { "Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" 23 -1 0 } } { "Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" 28 -1 0 } } { "Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" 25 -1 0 } } { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 24 -1 0 } } { "Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 281 -1 0 } } { "Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 255 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1591031418550 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1591031418551 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_LVAL D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_LVAL~_emulated D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_LVAL~1 " "Register \"D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_LVAL\" is converted into an equivalent circuit using register \"D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_LVAL~_emulated\" and latch \"D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_LVAL~1\"" {  } { { "Video/D8M/D8M_WRITE_COUNTER.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/D8M_WRITE_COUNTER.v" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1591031418551 "|camera|D8M_SET:ccd|D8M_WRITE_COUNTER:u3|Pre_LVAL"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_FVAL D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_FVAL~_emulated D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_FVAL~1 " "Register \"D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_FVAL\" is converted into an equivalent circuit using register \"D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_FVAL~_emulated\" and latch \"D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_FVAL~1\"" {  } { { "Video/D8M/D8M_WRITE_COUNTER.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/D8M_WRITE_COUNTER.v" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1591031418551 "|camera|D8M_SET:ccd|D8M_WRITE_COUNTER:u3|Pre_FVAL"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1591031418551 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "CAMERA_I2C_SCL~synth " "Node \"CAMERA_I2C_SCL~synth\"" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591031429741 ""} { "Warning" "WMLS_MLS_NODE_NAME" "MIPI_I2C_SCL~synth " "Node \"MIPI_I2C_SCL~synth\"" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591031429741 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1591031429741 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SMA_CLKOUT GND " "Pin \"SMA_CLKOUT\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|SMA_CLKOUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON GND " "Pin \"LCD_ON\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_RTS GND " "Pin \"UART_RTS\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|UART_RTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "EEP_I2C_SCLK GND " "Pin \"EEP_I2C_SCLK\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|EEP_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[2\] GND " "Pin \"DRAM_DQM\[2\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|DRAM_DQM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[3\] GND " "Pin \"DRAM_DQM\[3\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|DRAM_DQM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[18\] GND " "Pin \"SRAM_ADDR\[18\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|SRAM_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[19\] GND " "Pin \"SRAM_ADDR\[19\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|SRAM_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N GND " "Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "MIPI_CS_n GND " "Pin \"MIPI_CS_n\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|MIPI_CS_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "MIPI_MCLK GND " "Pin \"MIPI_MCLK\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591031429742 "|camera|MIPI_MCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1591031429742 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031429968 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "107 " "107 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1591031434294 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "CLOCK_DELAY:del1\|l7 " "Logic cell \"CLOCK_DELAY:del1\|l7\"" {  } { { "Video/CLOCK_DELAY.v" "l7" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/CLOCK_DELAY.v" 16 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1591031434319 ""} { "Info" "ISCL_SCL_CELL_NAME" "CLOCK_DELAY:del1\|l6 " "Logic cell \"CLOCK_DELAY:del1\|l6\"" {  } { { "Video/CLOCK_DELAY.v" "l6" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/CLOCK_DELAY.v" 15 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1591031434319 ""} { "Info" "ISCL_SCL_CELL_NAME" "CLOCK_DELAY:del1\|l5 " "Logic cell \"CLOCK_DELAY:del1\|l5\"" {  } { { "Video/CLOCK_DELAY.v" "l5" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/CLOCK_DELAY.v" 14 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1591031434319 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|const_zero_sig " "Logic cell \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|const_zero_sig\"" {  } { { "Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "const_zero_sig" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1591031434319 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|const_zero_sig " "Logic cell \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|const_zero_sig\"" {  } { { "Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" "const_zero_sig" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" 274 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1591031434319 ""} { "Info" "ISCL_SCL_CELL_NAME" "CLOCK_DELAY:del1\|l4 " "Logic cell \"CLOCK_DELAY:del1\|l4\"" {  } { { "Video/CLOCK_DELAY.v" "l4" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/CLOCK_DELAY.v" 13 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1591031434319 ""} { "Info" "ISCL_SCL_CELL_NAME" "CLOCK_DELAY:del1\|l3 " "Logic cell \"CLOCK_DELAY:del1\|l3\"" {  } { { "Video/CLOCK_DELAY.v" "l3" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/CLOCK_DELAY.v" 12 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1591031434319 ""} { "Info" "ISCL_SCL_CELL_NAME" "CLOCK_DELAY:del1\|l2 " "Logic cell \"CLOCK_DELAY:del1\|l2\"" {  } { { "Video/CLOCK_DELAY.v" "l2" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/CLOCK_DELAY.v" 11 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1591031434319 ""} { "Info" "ISCL_SCL_CELL_NAME" "CLOCK_DELAY:del1\|l1 " "Logic cell \"CLOCK_DELAY:del1\|l1\"" {  } { { "Video/CLOCK_DELAY.v" "l1" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/CLOCK_DELAY.v" 10 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1591031434319 ""} { "Info" "ISCL_SCL_CELL_NAME" "CLOCK_DELAY:del1\|l0 " "Logic cell \"CLOCK_DELAY:del1\|l0\"" {  } { { "Video/CLOCK_DELAY.v" "l0" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/CLOCK_DELAY.v" 9 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1591031434319 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1591031434319 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1591031434428 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1591031434428 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031434596 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/output_files/camera.map.smsg " "Generated suppressed messages file C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/output_files/camera.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031435534 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1591031438239 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591031438239 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pll_test:ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"pll_test:ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/pll_test_altpll.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/db/pll_test_altpll.v" 47 -1 0 } } { "altpll.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "Video/pll_test.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/pll_test.v" 104 0 0 } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 191 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1591031438440 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591031438706 "|camera|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SMA_CLKIN " "No output dependent on input pin \"SMA_CLKIN\"" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591031438706 "|camera|SMA_CLKIN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591031438706 "|camera|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591031438706 "|camera|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591031438706 "|camera|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_CTS " "No output dependent on input pin \"UART_CTS\"" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591031438706 "|camera|UART_CTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591031438706 "|camera|UART_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1591031438706 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4436 " "Implemented 4436 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "44 " "Implemented 44 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1591031438707 ""} { "Info" "ICUT_CUT_TM_OPINS" "122 " "Implemented 122 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1591031438707 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "69 " "Implemented 69 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1591031438707 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4025 " "Implemented 4025 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1591031438707 ""} { "Info" "ICUT_CUT_TM_RAMS" "174 " "Implemented 174 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1591031438707 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1591031438707 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1591031438707 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 275 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 275 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4963 " "Peak virtual memory: 4963 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591031438855 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 01 19:10:38 2020 " "Processing ended: Mon Jun 01 19:10:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591031438855 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:02 " "Elapsed time: 00:01:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591031438855 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:24 " "Total CPU time (on all processors): 00:01:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591031438855 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1591031438855 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1591031440276 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591031440283 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 01 19:10:39 2020 " "Processing started: Mon Jun 01 19:10:39 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591031440283 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1591031440283 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off camera -c camera " "Command: quartus_fit --read_settings_files=off --write_settings_files=off camera -c camera" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1591031440283 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1591031440390 ""}
{ "Info" "0" "" "Project  = camera" {  } {  } 0 0 "Project  = camera" 0 0 "Fitter" 0 0 1591031440391 ""}
{ "Info" "0" "" "Revision = camera" {  } {  } 0 0 "Revision = camera" 0 0 "Fitter" 0 0 1591031440391 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1591031440551 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1591031440551 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "camera EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"camera\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1591031440595 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1591031440655 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1591031440655 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_test:ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_test:ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_test:ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|wire_pll1_clk\[0\] 2 5 0 0 " "Implementing clock multiplication of 2, clock division of 5, and phase shift of 0 degrees (0 ps) for pll_test:ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_test_altpll.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/db/pll_test_altpll.v" 47 -1 0 } } { "" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 2345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1591031440721 ""}  } { { "db/pll_test_altpll.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/db/pll_test_altpll.v" 47 -1 0 } } { "" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 2345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1591031440721 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1591031441069 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1591031441076 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1591031441382 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1591031441382 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1591031441382 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1591031441382 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1591031441382 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1591031441382 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1591031441382 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1591031441382 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1591031441382 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1591031441382 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 11435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1591031441394 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 11437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1591031441394 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 11439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1591031441394 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 11441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1591031441394 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 11443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1591031441394 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1591031441394 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1591031441399 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1591031442096 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "128 231 " "No exact pin location assignment(s) for 128 pins of 231 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1591031442919 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1591031443699 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591031443704 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591031443704 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591031443704 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591031443704 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591031443704 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591031443704 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591031443704 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591031443704 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591031443704 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591031443704 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591031443704 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591031443704 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591031443704 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591031443704 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591031443704 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591031443704 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591031443704 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591031443704 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591031443704 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591031443704 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591031443704 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591031443704 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591031443704 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591031443704 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591031443704 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591031443704 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1591031443704 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591031443704 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1591031443704 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591031443704 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591031443704 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1591031443704 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1591031443704 ""}
{ "Info" "ISTA_SDC_FOUND" "nios/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1591031443746 ""}
{ "Info" "ISTA_SDC_FOUND" "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1591031443756 ""}
{ "Info" "ISTA_SDC_FOUND" "camera.sdc " "Reading SDC File: 'camera.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1591031443778 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "camera.sdc 9 FPGA_CLK1_50 port " "Ignored filter at camera.sdc(9): FPGA_CLK1_50 could not be matched with a port" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1591031443779 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock camera.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at camera.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports FPGA_CLK1_50\] " "create_clock -period \"50.0 MHz\" \[get_ports FPGA_CLK1_50\]" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1591031443779 ""}  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1591031443779 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "camera.sdc 10 FPGA_CLK2_50 port " "Ignored filter at camera.sdc(10): FPGA_CLK2_50 could not be matched with a port" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1591031443780 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock camera.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at camera.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports FPGA_CLK2_50\] " "create_clock -period \"50.0 MHz\" \[get_ports FPGA_CLK2_50\]" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1591031443780 ""}  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1591031443780 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "camera.sdc 11 FPGA_CLK3_50 port " "Ignored filter at camera.sdc(11): FPGA_CLK3_50 could not be matched with a port" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1591031443780 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock camera.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at camera.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports FPGA_CLK3_50\] " "create_clock -period \"50.0 MHz\" \[get_ports FPGA_CLK3_50\]" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1591031443780 ""}  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1591031443780 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ref\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name \{ref\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{ref\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{ref\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name \{ref\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{ref\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1591031443781 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1591031443781 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1591031443781 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "camera.sdc 24 HDMI_TX_CLK port " "Ignored filter at camera.sdc(24): HDMI_TX_CLK could not be matched with a port" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1591031443781 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock camera.sdc 24 Argument <targets> is an empty collection " "Ignored create_clock at camera.sdc(24): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"25.0 MHz\"  -name HDMI_TX_CLK \[get_ports HDMI_TX_CLK\] " "create_clock -period \"25.0 MHz\"  -name HDMI_TX_CLK \[get_ports HDMI_TX_CLK\]" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1591031443781 ""}  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1591031443781 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "camera.sdc 26 HDMI_TX_HS port " "Ignored filter at camera.sdc(26): HDMI_TX_HS could not be matched with a port" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1591031443782 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock camera.sdc 26 Argument <targets> is an empty collection " "Ignored create_clock at camera.sdc(26): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"15 KHz\"  -name HDMI_TX_HS \[get_ports HDMI_TX_HS\] " "create_clock -period \"15 KHz\"  -name HDMI_TX_HS \[get_ports HDMI_TX_HS\]" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1591031443782 ""}  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1591031443782 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "camera.sdc 27 HDMI_TX_VS port " "Ignored filter at camera.sdc(27): HDMI_TX_VS could not be matched with a port" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1591031443782 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock camera.sdc 27 Argument <targets> is an empty collection " "Ignored create_clock at camera.sdc(27): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"60 Hz\"  -name HDMI_TX_VS \[get_ports HDMI_TX_VS\] " "create_clock -period \"60 Hz\"  -name HDMI_TX_VS \[get_ports HDMI_TX_VS\]" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1591031443782 ""}  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1591031443782 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock camera.sdc 27 Time value \"60 Hz\" is not valid " "Ignored create_clock at camera.sdc(27): Time value \"60 Hz\" is not valid" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1591031443782 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock camera.sdc 27 Option -period: Invalid clock period " "Ignored create_clock at camera.sdc(27): Option -period: Invalid clock period" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1591031443782 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1591031443782 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "camera.sdc 62 HDMI_TX_D\[*\] port " "Ignored filter at camera.sdc(62): HDMI_TX_D\[*\] could not be matched with a port" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1591031443783 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "camera.sdc 62 HDMI_TX_CLK clock " "Ignored filter at camera.sdc(62): HDMI_TX_CLK could not be matched with a clock" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1591031443783 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay camera.sdc 62 Argument <targets> is an empty collection " "Ignored set_output_delay at camera.sdc(62): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay 2.0 -clock \"HDMI_TX_CLK\" \[get_ports \{HDMI_TX_D\[*\]\}\] " "set_output_delay 2.0 -clock \"HDMI_TX_CLK\" \[get_ports \{HDMI_TX_D\[*\]\}\]" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1591031443783 ""}  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1591031443783 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay camera.sdc 62 Argument -clock is not an object ID " "Ignored set_output_delay at camera.sdc(62): Argument -clock is not an object ID" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1591031443783 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "camera.sdc 63 HDMI_TX_DE port " "Ignored filter at camera.sdc(63): HDMI_TX_DE could not be matched with a port" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1591031443783 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay camera.sdc 63 Argument <targets> is an empty collection " "Ignored set_output_delay at camera.sdc(63): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay 2.0 -clock \"HDMI_TX_CLK\" \[get_ports HDMI_TX_DE\] " "set_output_delay 2.0 -clock \"HDMI_TX_CLK\" \[get_ports HDMI_TX_DE\]" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1591031443783 ""}  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1591031443783 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay camera.sdc 63 Argument -clock is not an object ID " "Ignored set_output_delay at camera.sdc(63): Argument -clock is not an object ID" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1591031443784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay camera.sdc 64 Argument <targets> is an empty collection " "Ignored set_output_delay at camera.sdc(64): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay 2.0 -clock \"HDMI_TX_CLK\" \[get_ports HDMI_TX_VS\] " "set_output_delay 2.0 -clock \"HDMI_TX_CLK\" \[get_ports HDMI_TX_VS\]" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1591031443784 ""}  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1591031443784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay camera.sdc 64 Argument -clock is not an object ID " "Ignored set_output_delay at camera.sdc(64): Argument -clock is not an object ID" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1591031443784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay camera.sdc 65 Argument <targets> is an empty collection " "Ignored set_output_delay at camera.sdc(65): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay 2.0 -clock \"HDMI_TX_CLK\" \[get_ports HDMI_TX_HS\] " "set_output_delay 2.0 -clock \"HDMI_TX_CLK\" \[get_ports HDMI_TX_HS\]" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1591031443784 ""}  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1591031443784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay camera.sdc 65 Argument -clock is not an object ID " "Ignored set_output_delay at camera.sdc(65): Argument -clock is not an object ID" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1591031443784 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "ref\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: ref\|altpll_component\|auto_generated\|pll1\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "ref\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: ref\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1591031443798 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1591031443798 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK2_50 " "Node: CLOCK2_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RESET_DELAY:u2\|oREADY CLOCK2_50 " "Register RESET_DELAY:u2\|oREADY is being clocked by CLOCK2_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1591031443799 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1591031443799 "|camera|CLOCK2_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RESET_DELAY:u2\|oREADY " "Node: RESET_DELAY:u2\|oREADY was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_LVAL~1 RESET_DELAY:u2\|oREADY " "Latch D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_LVAL~1 is being clocked by RESET_DELAY:u2\|oREADY" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1591031443799 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1591031443799 "|camera|RESET_DELAY:u2|oREADY"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|hbreak_enabled CLOCK_50 " "Register nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|hbreak_enabled is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1591031443799 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1591031443799 "|camera|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "D8M_LUT:g_lut\|NEW_MIPI_PIXEL_HS " "Node: D8M_LUT:g_lut\|NEW_MIPI_PIXEL_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|WR\[1\] D8M_LUT:g_lut\|NEW_MIPI_PIXEL_HS " "Register D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|WR\[1\] is being clocked by D8M_LUT:g_lut\|NEW_MIPI_PIXEL_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1591031443799 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1591031443799 "|camera|D8M_LUT:g_lut|NEW_MIPI_PIXEL_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Node: MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_PTR:wpt\|SCLO MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_PTR:wpt\|SCLO is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1591031443799 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1591031443799 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " "Node: MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|MIPI_BRIDGE_CONFIG_RELEASE MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|MIPI_BRIDGE_CONFIG_RELEASE is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1591031443799 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1591031443799 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1591031443848 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: ref\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: ref\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1591031443855 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1591031443855 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1591031443855 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1591031443855 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1591031443855 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1591031443855 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 MIPI_PIXEL_CLK " "  40.000 MIPI_PIXEL_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1591031443855 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1591031443855 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK2_50~input (placed in PIN AG14 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK2_50~input (placed in PIN AG14 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1591031444211 ""}  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 11394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1591031444211 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_test:ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node pll_test:ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1591031444211 ""}  } { { "db/pll_test_altpll.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/db/pll_test_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 2345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1591031444211 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1591031444212 ""}  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 11393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1591031444212 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ  " "Automatically promoted node MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1591031444212 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ~0 " "Destination node MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ~0" {  } { { "Video/MIPI_CAMERA/CLOCKMEM.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/CLOCKMEM.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 7749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1591031444212 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1591031444212 ""}  } { { "Video/MIPI_CAMERA/CLOCKMEM.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/CLOCKMEM.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 2695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1591031444212 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ  " "Automatically promoted node MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1591031444212 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ~0 " "Destination node MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ~0" {  } { { "Video/MIPI_CAMERA/CLOCKMEM.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/CLOCKMEM.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 7748 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1591031444212 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1591031444212 ""}  } { { "Video/MIPI_CAMERA/CLOCKMEM.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/CLOCKMEM.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 3792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1591031444212 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_DELAY:del1\|l7  " "Automatically promoted node CLOCK_DELAY:del1\|l7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1591031444212 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "D8M_LUT:g_lut\|NEW_MIPI_PIXEL_HS " "Destination node D8M_LUT:g_lut\|NEW_MIPI_PIXEL_HS" {  } { { "Video/D8M_LUT.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M_LUT.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 3132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1591031444212 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLK~output " "Destination node VGA_CLK~output" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 11246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1591031444212 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1591031444212 ""}  } { { "Video/CLOCK_DELAY.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/CLOCK_DELAY.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 3142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1591031444212 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1591031444212 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 10753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1591031444212 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "D8M_LUT:g_lut\|NEW_MIPI_PIXEL_HS  " "Automatically promoted node D8M_LUT:g_lut\|NEW_MIPI_PIXEL_HS " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1591031444212 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|X_WR_CNT\[0\]~12 " "Destination node D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|X_WR_CNT\[0\]~12" {  } { { "Video/D8M/D8M_WRITE_COUNTER.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/D8M_WRITE_COUNTER.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 7358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1591031444212 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|always0~1 " "Destination node D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|always0~1" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 4148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1591031444212 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_LVAL~2 " "Destination node D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_LVAL~2" {  } { { "Video/D8M/D8M_WRITE_COUNTER.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/D8M_WRITE_COUNTER.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 4082 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1591031444212 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_LVAL~3 " "Destination node D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_LVAL~3" {  } { { "Video/D8M/D8M_WRITE_COUNTER.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/D8M_WRITE_COUNTER.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 4083 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1591031444212 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|comb~0 " "Destination node D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|comb~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 7218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1591031444212 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|comb~1 " "Destination node D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|comb~1" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 7219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1591031444212 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|comb~2 " "Destination node D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|comb~2" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 7222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1591031444212 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_LVAL~1 " "Destination node D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_LVAL~1" {  } { { "Video/D8M/D8M_WRITE_COUNTER.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/D8M_WRITE_COUNTER.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 4081 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1591031444212 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1591031444212 ""}  } { { "Video/D8M_LUT.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M_LUT.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 3132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1591031444212 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RESET_DELAY:u2\|oREADY  " "Automatically promoted node RESET_DELAY:u2\|oREADY " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1591031444213 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RESET_DELAY:u2\|oREADY~1 " "Destination node RESET_DELAY:u2\|oREADY~1" {  } { { "Video/RESET_DELAY.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/RESET_DELAY.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 4199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1591031444213 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_FVAL~2 " "Destination node D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_FVAL~2" {  } { { "Video/D8M/D8M_WRITE_COUNTER.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/D8M_WRITE_COUNTER.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 4086 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1591031444213 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_LVAL~2 " "Destination node D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_LVAL~2" {  } { { "Video/D8M/D8M_WRITE_COUNTER.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/D8M_WRITE_COUNTER.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 4082 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1591031444213 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIPI_BRIDGE_CAMERA_Config:cfin\|comb~0 " "Destination node MIPI_BRIDGE_CAMERA_Config:cfin\|comb~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 4412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1591031444213 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|I2C_SCL " "Destination node MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|I2C_SCL" {  } { { "Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 2505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1591031444213 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|I2C_SDA~1 " "Destination node MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|I2C_SDA~1" {  } { { "Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 4417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1591031444213 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|SLAVE_ADDR\[1\]~2 " "Destination node MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|SLAVE_ADDR\[1\]~2" {  } { { "Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 6789 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1591031444213 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|WORD_DATA\[7\]~0 " "Destination node MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|WORD_DATA\[7\]~0" {  } { { "Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 6795 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1591031444213 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|POINTER\[0\]~0 " "Destination node MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|POINTER\[0\]~0" {  } { { "Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 6855 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1591031444213 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|WORD_DATA\[15\]~3 " "Destination node MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|WORD_DATA\[15\]~3" {  } { { "Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 6858 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1591031444213 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1591031444213 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1591031444213 ""}  } { { "Video/RESET_DELAY.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/RESET_DELAY.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 3107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1591031444213 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios:nios1\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node nios:nios1\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1591031444214 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios:nios1\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node nios:nios1\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "nios/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 4205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1591031444214 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|W_rf_wren " "Destination node nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|W_rf_wren" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 1829 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1591031444214 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 1080 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1591031444214 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1591031444214 ""}  } { { "nios/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1591031444214 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios:nios1\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node nios:nios1\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1591031444214 ""}  } { { "nios/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 3146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1591031444214 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MIPI_BRIDGE_CAMERA_Config:cfin\|comb~0  " "Automatically promoted node MIPI_BRIDGE_CAMERA_Config:cfin\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1591031444214 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CAMERA_I2C_SCL~2 " "Destination node CAMERA_I2C_SCL~2" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 4413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1591031444214 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|SDAO " "Destination node MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|SDAO" {  } { { "Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 222 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 2862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1591031444214 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1591031444214 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 4412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1591031444214 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1591031444215 ""}  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 186 -1 0 } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 1085 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1591031444215 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1591031445033 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1591031445039 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1591031445040 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1591031445048 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1591031445059 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1591031445070 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1591031445070 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1591031445076 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1591031445196 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1591031445202 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1591031445202 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "128 unused 2.5V 3 60 65 " "Number of I/O pins in group: 128 (unused VREF, 2.5V VCCIO, 3 input, 60 output, 65 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1591031445251 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1591031445251 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1591031445251 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 8 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1591031445253 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1591031445253 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 72 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1591031445253 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 23 48 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 23 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1591031445253 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 19 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 19 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1591031445253 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 4 54 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  54 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1591031445253 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 27 45 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 27 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1591031445253 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 29 42 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 29 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1591031445253 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1591031445253 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1591031445253 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "pll_test:ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|pll1 compensate_clock 0 " "PLL \"pll_test:ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/pll_test_altpll.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/db/pll_test_altpll.v" 47 -1 0 } } { "altpll.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "Video/pll_test.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/pll_test.v" 104 0 0 } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 191 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1591031445445 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_test:ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|pll1 clk\[0\] MIPI_REFCLK~output " "PLL \"pll_test:ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"MIPI_REFCLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_test_altpll.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/db/pll_test_altpll.v" 47 -1 0 } } { "altpll.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "Video/pll_test.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/pll_test.v" 104 0 0 } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 191 0 0 } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 95 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1591031445446 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1591031446175 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1591031446199 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1591031448878 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1591031449647 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1591031449730 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1591031453235 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1591031453235 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1591031454309 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X46_Y37 X57_Y48 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } { { "loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} { { 12 { 0 ""} 46 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1591031458496 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1591031458496 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1591031459045 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1591031459045 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1591031459045 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1591031459047 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.86 " "Total time spent on timing analysis during the Fitter is 0.86 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1591031459274 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1591031459313 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1591031459878 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1591031459880 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1591031460430 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1591031461925 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "44 Cyclone IV E " "44 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL AG15 " "Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at AG15" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLOCK3_50 } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591031463071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL M21 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591031463071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL N21 " "Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[2] } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591031463071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 3.3-V LVTTL R24 " "Pin KEY\[3\] uses I/O standard 3.3-V LVTTL at R24" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[3] } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591031463071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_CTS 2.5 V AF25 " "Pin UART_CTS uses I/O standard 2.5 V at AF25" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { UART_CTS } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591031463071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 2.5 V AC17 " "Pin UART_RXD uses I/O standard 2.5 V at AC17" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { UART_RXD } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591031463071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CAMERA_I2C_SCL 3.3-V LVTTL AG22 " "Pin CAMERA_I2C_SCL uses I/O standard 3.3-V LVTTL at AG22" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CAMERA_I2C_SCL } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CAMERA_I2C_SCL" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591031463071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CAMERA_I2C_SDA 3.3-V LVTTL AE24 " "Pin CAMERA_I2C_SDA uses I/O standard 3.3-V LVTTL at AE24" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CAMERA_I2C_SDA } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CAMERA_I2C_SDA" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591031463071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_I2C_SCL 3.3-V LVTTL AE20 " "Pin MIPI_I2C_SCL uses I/O standard 3.3-V LVTTL at AE20" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MIPI_I2C_SCL } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_I2C_SCL" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 88 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591031463071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_I2C_SDA 3.3-V LVTTL AG23 " "Pin MIPI_I2C_SDA uses I/O standard 3.3-V LVTTL at AG23" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MIPI_I2C_SDA } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_I2C_SDA" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591031463071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL M23 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at M23" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591031463071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591031463071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL AG14 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLOCK2_50 } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591031463071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_VS 3.3-V LVTTL AF22 " "Pin MIPI_PIXEL_VS uses I/O standard 3.3-V LVTTL at AF22" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_VS } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_VS" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591031463071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_HS 3.3-V LVTTL AG25 " "Pin MIPI_PIXEL_HS uses I/O standard 3.3-V LVTTL at AG25" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_HS } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_HS" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591031463071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL AB28 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at AB28" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591031463071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL AC28 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at AC28" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591031463071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL AC27 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at AC27" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591031463071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL AD27 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at AD27" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591031463071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL AB27 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at AB27" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591031463071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL AC26 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at AC26" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591031463071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL AD26 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at AD26" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591031463071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL AB26 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at AB26" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591031463071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL AC25 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at AC25" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591031463071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL AB25 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at AB25" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591031463071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[10\] 3.3-V LVTTL AC24 " "Pin SW\[10\] uses I/O standard 3.3-V LVTTL at AC24" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[10] } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591031463071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[11\] 3.3-V LVTTL AB24 " "Pin SW\[11\] uses I/O standard 3.3-V LVTTL at AB24" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[11] } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591031463071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[12\] 3.3-V LVTTL AB23 " "Pin SW\[12\] uses I/O standard 3.3-V LVTTL at AB23" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[12] } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591031463071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[13\] 3.3-V LVTTL AA24 " "Pin SW\[13\] uses I/O standard 3.3-V LVTTL at AA24" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[13] } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591031463071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[14\] 3.3-V LVTTL AA23 " "Pin SW\[14\] uses I/O standard 3.3-V LVTTL at AA23" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[14] } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591031463071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[15\] 3.3-V LVTTL AA22 " "Pin SW\[15\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[15] } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591031463071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[16\] 3.3-V LVTTL Y24 " "Pin SW\[16\] uses I/O standard 3.3-V LVTTL at Y24" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[16] } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591031463071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[17\] 3.3-V LVTTL Y23 " "Pin SW\[17\] uses I/O standard 3.3-V LVTTL at Y23" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[17] } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591031463071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_CLK 3.3-V LVTTL AC15 " "Pin MIPI_PIXEL_CLK uses I/O standard 3.3-V LVTTL at AC15" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_CLK } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_CLK" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591031463071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[3\] 3.3-V LVTTL AD21 " "Pin MIPI_PIXEL_D\[3\] uses I/O standard 3.3-V LVTTL at AD21" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_D[3] } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[3\]" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591031463071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[2\] 3.3-V LVTTL Y16 " "Pin MIPI_PIXEL_D\[2\] uses I/O standard 3.3-V LVTTL at Y16" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_D[2] } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[2\]" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591031463071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[1\] 3.3-V LVTTL AC21 " "Pin MIPI_PIXEL_D\[1\] uses I/O standard 3.3-V LVTTL at AC21" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_D[1] } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[1\]" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591031463071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[0\] 3.3-V LVTTL Y17 " "Pin MIPI_PIXEL_D\[0\] uses I/O standard 3.3-V LVTTL at Y17" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_D[0] } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[0\]" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591031463071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[4\] 3.3-V LVTTL AE16 " "Pin MIPI_PIXEL_D\[4\] uses I/O standard 3.3-V LVTTL at AE16" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_D[4] } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[4\]" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 406 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591031463071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[5\] 3.3-V LVTTL AD15 " "Pin MIPI_PIXEL_D\[5\] uses I/O standard 3.3-V LVTTL at AD15" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_D[5] } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[5\]" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591031463071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[6\] 3.3-V LVTTL AE15 " "Pin MIPI_PIXEL_D\[6\] uses I/O standard 3.3-V LVTTL at AE15" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_D[6] } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[6\]" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591031463071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[7\] 3.3-V LVTTL AC19 " "Pin MIPI_PIXEL_D\[7\] uses I/O standard 3.3-V LVTTL at AC19" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_D[7] } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[7\]" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591031463071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[8\] 3.3-V LVTTL AF16 " "Pin MIPI_PIXEL_D\[8\] uses I/O standard 3.3-V LVTTL at AF16" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_D[8] } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[8\]" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591031463071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[9\] 3.3-V LVTTL AD19 " "Pin MIPI_PIXEL_D\[9\] uses I/O standard 3.3-V LVTTL at AD19" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_D[9] } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[9\]" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591031463071 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1591031463071 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "67 " "Following 67 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[0\] a permanently disabled " "Pin EX_IO\[0\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EX_IO[0] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591031463074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[1\] a permanently disabled " "Pin EX_IO\[1\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EX_IO[1] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591031463074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[2\] a permanently disabled " "Pin EX_IO\[2\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EX_IO[2] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591031463074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[3\] a permanently disabled " "Pin EX_IO\[3\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EX_IO[3] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591031463074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[4\] a permanently disabled " "Pin EX_IO\[4\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EX_IO[4] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591031463074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[5\] a permanently disabled " "Pin EX_IO\[5\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EX_IO[5] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591031463074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[6\] a permanently disabled " "Pin EX_IO\[6\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EX_IO[6] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591031463074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591031463074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591031463074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591031463074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591031463074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591031463074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591031463074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591031463074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591031463074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EEP_I2C_SDAT a permanently disabled " "Pin EEP_I2C_SDAT has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EEP_I2C_SDAT } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591031463074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591031463074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 330 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591031463074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591031463074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591031463074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591031463074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591031463074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591031463074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591031463074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591031463074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591031463074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591031463074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591031463074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591031463074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591031463074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591031463074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591031463074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591031463074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[16\] a permanently disabled " "Pin DRAM_DQ\[16\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[16] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591031463074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[17\] a permanently disabled " "Pin DRAM_DQ\[17\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[17] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591031463074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[18\] a permanently disabled " "Pin DRAM_DQ\[18\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[18] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591031463074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[19\] a permanently disabled " "Pin DRAM_DQ\[19\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[19] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591031463074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[20\] a permanently disabled " "Pin DRAM_DQ\[20\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[20] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591031463074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[21\] a permanently disabled " "Pin DRAM_DQ\[21\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[21] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591031463074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[22\] a permanently disabled " "Pin DRAM_DQ\[22\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[22] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591031463074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[23\] a permanently disabled " "Pin DRAM_DQ\[23\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[23] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591031463074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[24\] a permanently disabled " "Pin DRAM_DQ\[24\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[24] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591031463074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[25\] a permanently disabled " "Pin DRAM_DQ\[25\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[25] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591031463074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[26\] a permanently disabled " "Pin DRAM_DQ\[26\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[26] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591031463074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[27\] a permanently disabled " "Pin DRAM_DQ\[27\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[27] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591031463074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[28\] a permanently disabled " "Pin DRAM_DQ\[28\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[28] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591031463074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[29\] a permanently disabled " "Pin DRAM_DQ\[29\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[29] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591031463074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[30\] a permanently disabled " "Pin DRAM_DQ\[30\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[30] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591031463074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[31\] a permanently disabled " "Pin DRAM_DQ\[31\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[31] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591031463074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591031463074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591031463074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591031463074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591031463074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591031463074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591031463074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591031463074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591031463074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591031463074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591031463074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591031463074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591031463074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591031463074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591031463074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591031463074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591031463074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CAMERA_I2C_SCL a permanently enabled " "Pin CAMERA_I2C_SCL has a permanently enabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CAMERA_I2C_SCL } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CAMERA_I2C_SCL" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591031463074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MIPI_I2C_SCL a permanently enabled " "Pin MIPI_I2C_SCL has a permanently enabled output enable" {  } { { "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MIPI_I2C_SCL } } } { "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_I2C_SCL" } } } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 88 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/" { { 0 { 0 ""} 0 450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591031463074 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1591031463074 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/output_files/camera.fit.smsg " "Generated suppressed messages file C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/output_files/camera.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1591031463389 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 44 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5894 " "Peak virtual memory: 5894 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591031464664 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 01 19:11:04 2020 " "Processing ended: Mon Jun 01 19:11:04 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591031464664 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591031464664 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591031464664 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1591031464664 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1591031465795 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591031465801 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 01 19:11:05 2020 " "Processing started: Mon Jun 01 19:11:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591031465801 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1591031465801 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off camera -c camera " "Command: quartus_asm --read_settings_files=off --write_settings_files=off camera -c camera" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1591031465801 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1591031466249 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1591031469002 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1591031469111 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591031469539 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 01 19:11:09 2020 " "Processing ended: Mon Jun 01 19:11:09 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591031469539 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591031469539 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591031469539 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1591031469539 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1591031470225 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1591031470866 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591031470872 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 01 19:11:10 2020 " "Processing started: Mon Jun 01 19:11:10 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591031470872 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1591031470872 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta camera -c camera " "Command: quartus_sta camera -c camera" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1591031470873 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1591031470984 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1591031471298 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1591031471298 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591031471354 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591031471354 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1591031471923 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591031472075 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591031472075 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591031472075 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591031472075 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591031472075 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591031472075 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591031472075 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591031472075 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591031472075 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591031472075 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591031472075 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591031472075 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591031472075 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591031472075 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591031472075 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591031472075 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591031472075 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591031472075 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591031472075 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591031472075 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591031472075 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591031472075 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591031472075 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591031472075 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591031472075 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591031472075 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1591031472075 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591031472075 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1591031472075 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591031472075 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591031472075 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1591031472075 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1591031472075 ""}
{ "Info" "ISTA_SDC_FOUND" "nios/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1591031472114 ""}
{ "Info" "ISTA_SDC_FOUND" "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1591031472134 ""}
{ "Info" "ISTA_SDC_FOUND" "camera.sdc " "Reading SDC File: 'camera.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1591031472157 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "camera.sdc 9 FPGA_CLK1_50 port " "Ignored filter at camera.sdc(9): FPGA_CLK1_50 could not be matched with a port" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1591031472158 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock camera.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at camera.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports FPGA_CLK1_50\] " "create_clock -period \"50.0 MHz\" \[get_ports FPGA_CLK1_50\]" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1591031472159 ""}  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1591031472159 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "camera.sdc 10 FPGA_CLK2_50 port " "Ignored filter at camera.sdc(10): FPGA_CLK2_50 could not be matched with a port" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1591031472159 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock camera.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at camera.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports FPGA_CLK2_50\] " "create_clock -period \"50.0 MHz\" \[get_ports FPGA_CLK2_50\]" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1591031472159 ""}  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1591031472159 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "camera.sdc 11 FPGA_CLK3_50 port " "Ignored filter at camera.sdc(11): FPGA_CLK3_50 could not be matched with a port" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1591031472159 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock camera.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at camera.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports FPGA_CLK3_50\] " "create_clock -period \"50.0 MHz\" \[get_ports FPGA_CLK3_50\]" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1591031472160 ""}  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1591031472160 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ref\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name \{ref\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{ref\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{ref\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name \{ref\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{ref\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1591031472161 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1591031472161 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1591031472161 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "camera.sdc 24 HDMI_TX_CLK port " "Ignored filter at camera.sdc(24): HDMI_TX_CLK could not be matched with a port" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1591031472161 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock camera.sdc 24 Argument <targets> is an empty collection " "Ignored create_clock at camera.sdc(24): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"25.0 MHz\"  -name HDMI_TX_CLK \[get_ports HDMI_TX_CLK\] " "create_clock -period \"25.0 MHz\"  -name HDMI_TX_CLK \[get_ports HDMI_TX_CLK\]" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1591031472162 ""}  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1591031472162 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "camera.sdc 26 HDMI_TX_HS port " "Ignored filter at camera.sdc(26): HDMI_TX_HS could not be matched with a port" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1591031472162 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock camera.sdc 26 Argument <targets> is an empty collection " "Ignored create_clock at camera.sdc(26): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"15 KHz\"  -name HDMI_TX_HS \[get_ports HDMI_TX_HS\] " "create_clock -period \"15 KHz\"  -name HDMI_TX_HS \[get_ports HDMI_TX_HS\]" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1591031472162 ""}  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1591031472162 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "camera.sdc 27 HDMI_TX_VS port " "Ignored filter at camera.sdc(27): HDMI_TX_VS could not be matched with a port" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1591031472162 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock camera.sdc 27 Argument <targets> is an empty collection " "Ignored create_clock at camera.sdc(27): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"60 Hz\"  -name HDMI_TX_VS \[get_ports HDMI_TX_VS\] " "create_clock -period \"60 Hz\"  -name HDMI_TX_VS \[get_ports HDMI_TX_VS\]" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1591031472163 ""}  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1591031472163 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock camera.sdc 27 Time value \"60 Hz\" is not valid " "Ignored create_clock at camera.sdc(27): Time value \"60 Hz\" is not valid" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1591031472163 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock camera.sdc 27 Option -period: Invalid clock period " "Ignored create_clock at camera.sdc(27): Option -period: Invalid clock period" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1591031472163 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1591031472163 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "camera.sdc 62 HDMI_TX_D\[*\] port " "Ignored filter at camera.sdc(62): HDMI_TX_D\[*\] could not be matched with a port" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1591031472163 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "camera.sdc 62 HDMI_TX_CLK clock " "Ignored filter at camera.sdc(62): HDMI_TX_CLK could not be matched with a clock" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1591031472163 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay camera.sdc 62 Argument <targets> is an empty collection " "Ignored set_output_delay at camera.sdc(62): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay 2.0 -clock \"HDMI_TX_CLK\" \[get_ports \{HDMI_TX_D\[*\]\}\] " "set_output_delay 2.0 -clock \"HDMI_TX_CLK\" \[get_ports \{HDMI_TX_D\[*\]\}\]" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1591031472164 ""}  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1591031472164 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay camera.sdc 62 Argument -clock is not an object ID " "Ignored set_output_delay at camera.sdc(62): Argument -clock is not an object ID" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1591031472164 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "camera.sdc 63 HDMI_TX_DE port " "Ignored filter at camera.sdc(63): HDMI_TX_DE could not be matched with a port" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1591031472164 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay camera.sdc 63 Argument <targets> is an empty collection " "Ignored set_output_delay at camera.sdc(63): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay 2.0 -clock \"HDMI_TX_CLK\" \[get_ports HDMI_TX_DE\] " "set_output_delay 2.0 -clock \"HDMI_TX_CLK\" \[get_ports HDMI_TX_DE\]" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1591031472164 ""}  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1591031472164 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay camera.sdc 63 Argument -clock is not an object ID " "Ignored set_output_delay at camera.sdc(63): Argument -clock is not an object ID" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1591031472164 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay camera.sdc 64 Argument <targets> is an empty collection " "Ignored set_output_delay at camera.sdc(64): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay 2.0 -clock \"HDMI_TX_CLK\" \[get_ports HDMI_TX_VS\] " "set_output_delay 2.0 -clock \"HDMI_TX_CLK\" \[get_ports HDMI_TX_VS\]" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1591031472164 ""}  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1591031472164 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay camera.sdc 64 Argument -clock is not an object ID " "Ignored set_output_delay at camera.sdc(64): Argument -clock is not an object ID" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1591031472164 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay camera.sdc 65 Argument <targets> is an empty collection " "Ignored set_output_delay at camera.sdc(65): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay 2.0 -clock \"HDMI_TX_CLK\" \[get_ports HDMI_TX_HS\] " "set_output_delay 2.0 -clock \"HDMI_TX_CLK\" \[get_ports HDMI_TX_HS\]" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1591031472164 ""}  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1591031472164 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay camera.sdc 65 Argument -clock is not an object ID " "Ignored set_output_delay at camera.sdc(65): Argument -clock is not an object ID" {  } { { "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1591031472165 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "ref\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: ref\|altpll_component\|auto_generated\|pll1\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "ref\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: ref\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1591031472186 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1591031472186 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RESET_DELAY:u2\|oREADY " "Node: RESET_DELAY:u2\|oREADY was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_LVAL~1 RESET_DELAY:u2\|oREADY " "Latch D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_LVAL~1 is being clocked by RESET_DELAY:u2\|oREADY" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1591031472187 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1591031472187 "|camera|RESET_DELAY:u2|oREADY"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK2_50 " "Node: CLOCK2_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RESET_DELAY:u2\|oREADY CLOCK2_50 " "Register RESET_DELAY:u2\|oREADY is being clocked by CLOCK2_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1591031472187 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1591031472187 "|camera|CLOCK2_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|hbreak_enabled CLOCK_50 " "Register nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|hbreak_enabled is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1591031472188 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1591031472188 "|camera|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "D8M_LUT:g_lut\|NEW_MIPI_PIXEL_HS " "Node: D8M_LUT:g_lut\|NEW_MIPI_PIXEL_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|WR\[1\] D8M_LUT:g_lut\|NEW_MIPI_PIXEL_HS " "Register D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|WR\[1\] is being clocked by D8M_LUT:g_lut\|NEW_MIPI_PIXEL_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1591031472188 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1591031472188 "|camera|D8M_LUT:g_lut|NEW_MIPI_PIXEL_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Node: MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_PTR:wpt\|SCLO MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_PTR:wpt\|SCLO is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1591031472188 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1591031472188 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " "Node: MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|MIPI_BRIDGE_CONFIG_RELEASE MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|MIPI_BRIDGE_CONFIG_RELEASE is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1591031472188 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1591031472188 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1591031472217 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: ref\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: ref\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1591031472221 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1591031472221 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1591031472222 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1591031472246 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 26.487 " "Worst-case setup slack is 26.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591031472300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591031472300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.487               0.000 MIPI_PIXEL_CLK  " "   26.487               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591031472300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.194               0.000 altera_reserved_tck  " "   46.194               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591031472300 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591031472300 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.360 " "Worst-case hold slack is 0.360" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591031472313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591031472313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 MIPI_PIXEL_CLK  " "    0.360               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591031472313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 altera_reserved_tck  " "    0.403               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591031472313 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591031472313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.937 " "Worst-case recovery slack is 47.937" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591031472351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591031472351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.937               0.000 altera_reserved_tck  " "   47.937               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591031472351 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591031472351 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.420 " "Worst-case removal slack is 1.420" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591031472360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591031472360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.420               0.000 altera_reserved_tck  " "    1.420               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591031472360 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591031472360 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 19.675 " "Worst-case minimum pulse width slack is 19.675" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591031472369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591031472369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.675               0.000 MIPI_PIXEL_CLK  " "   19.675               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591031472369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.631               0.000 altera_reserved_tck  " "   49.631               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591031472369 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591031472369 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591031472498 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591031472498 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591031472498 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591031472498 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.220 ns " "Worst Case Available Settling Time: 197.220 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591031472498 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591031472498 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591031472498 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591031472498 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1591031472498 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1591031472516 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1591031472551 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1591031473192 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "ref\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: ref\|altpll_component\|auto_generated\|pll1\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "ref\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: ref\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1591031473445 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1591031473445 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RESET_DELAY:u2\|oREADY " "Node: RESET_DELAY:u2\|oREADY was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_LVAL~1 RESET_DELAY:u2\|oREADY " "Latch D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_LVAL~1 is being clocked by RESET_DELAY:u2\|oREADY" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1591031473446 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1591031473446 "|camera|RESET_DELAY:u2|oREADY"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK2_50 " "Node: CLOCK2_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RESET_DELAY:u2\|oREADY CLOCK2_50 " "Register RESET_DELAY:u2\|oREADY is being clocked by CLOCK2_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1591031473446 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1591031473446 "|camera|CLOCK2_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|hbreak_enabled CLOCK_50 " "Register nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|hbreak_enabled is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1591031473446 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1591031473446 "|camera|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "D8M_LUT:g_lut\|NEW_MIPI_PIXEL_HS " "Node: D8M_LUT:g_lut\|NEW_MIPI_PIXEL_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|WR\[1\] D8M_LUT:g_lut\|NEW_MIPI_PIXEL_HS " "Register D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|WR\[1\] is being clocked by D8M_LUT:g_lut\|NEW_MIPI_PIXEL_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1591031473446 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1591031473446 "|camera|D8M_LUT:g_lut|NEW_MIPI_PIXEL_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Node: MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_PTR:wpt\|SCLO MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_PTR:wpt\|SCLO is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1591031473446 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1591031473446 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " "Node: MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|MIPI_BRIDGE_CONFIG_RELEASE MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|MIPI_BRIDGE_CONFIG_RELEASE is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1591031473446 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1591031473446 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1591031473448 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: ref\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: ref\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1591031473451 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1591031473451 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 27.268 " "Worst-case setup slack is 27.268" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591031473488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591031473488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.268               0.000 MIPI_PIXEL_CLK  " "   27.268               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591031473488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.612               0.000 altera_reserved_tck  " "   46.612               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591031473488 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591031473488 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591031473503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591031473503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 altera_reserved_tck  " "    0.354               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591031473503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 MIPI_PIXEL_CLK  " "    0.358               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591031473503 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591031473503 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.222 " "Worst-case recovery slack is 48.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591031473514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591031473514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.222               0.000 altera_reserved_tck  " "   48.222               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591031473514 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591031473514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.275 " "Worst-case removal slack is 1.275" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591031473526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591031473526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.275               0.000 altera_reserved_tck  " "    1.275               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591031473526 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591031473526 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 19.562 " "Worst-case minimum pulse width slack is 19.562" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591031473537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591031473537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.562               0.000 MIPI_PIXEL_CLK  " "   19.562               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591031473537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.578               0.000 altera_reserved_tck  " "   49.578               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591031473537 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591031473537 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591031473671 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591031473671 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591031473671 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591031473671 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.491 ns " "Worst Case Available Settling Time: 197.491 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591031473671 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591031473671 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591031473671 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591031473671 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1591031473671 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1591031473693 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "ref\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: ref\|altpll_component\|auto_generated\|pll1\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "ref\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: ref\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1591031473885 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1591031473885 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RESET_DELAY:u2\|oREADY " "Node: RESET_DELAY:u2\|oREADY was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_LVAL~1 RESET_DELAY:u2\|oREADY " "Latch D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_LVAL~1 is being clocked by RESET_DELAY:u2\|oREADY" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1591031473886 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1591031473886 "|camera|RESET_DELAY:u2|oREADY"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK2_50 " "Node: CLOCK2_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RESET_DELAY:u2\|oREADY CLOCK2_50 " "Register RESET_DELAY:u2\|oREADY is being clocked by CLOCK2_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1591031473886 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1591031473886 "|camera|CLOCK2_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|hbreak_enabled CLOCK_50 " "Register nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|hbreak_enabled is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1591031473886 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1591031473886 "|camera|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "D8M_LUT:g_lut\|NEW_MIPI_PIXEL_HS " "Node: D8M_LUT:g_lut\|NEW_MIPI_PIXEL_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|WR\[1\] D8M_LUT:g_lut\|NEW_MIPI_PIXEL_HS " "Register D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|WR\[1\] is being clocked by D8M_LUT:g_lut\|NEW_MIPI_PIXEL_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1591031473886 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1591031473886 "|camera|D8M_LUT:g_lut|NEW_MIPI_PIXEL_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Node: MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_PTR:wpt\|SCLO MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_PTR:wpt\|SCLO is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1591031473886 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1591031473886 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " "Node: MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|MIPI_BRIDGE_CONFIG_RELEASE MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|MIPI_BRIDGE_CONFIG_RELEASE is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1591031473887 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1591031473887 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1591031473888 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: ref\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: ref\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1591031473891 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1591031473891 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 32.870 " "Worst-case setup slack is 32.870" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591031473909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591031473909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   32.870               0.000 MIPI_PIXEL_CLK  " "   32.870               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591031473909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.290               0.000 altera_reserved_tck  " "   48.290               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591031473909 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591031473909 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.148 " "Worst-case hold slack is 0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591031473926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591031473926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 MIPI_PIXEL_CLK  " "    0.148               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591031473926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 altera_reserved_tck  " "    0.180               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591031473926 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591031473926 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.163 " "Worst-case recovery slack is 49.163" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591031473939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591031473939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.163               0.000 altera_reserved_tck  " "   49.163               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591031473939 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591031473939 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.656 " "Worst-case removal slack is 0.656" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591031473953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591031473953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.656               0.000 altera_reserved_tck  " "    0.656               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591031473953 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591031473953 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 19.017 " "Worst-case minimum pulse width slack is 19.017" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591031473965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591031473965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.017               0.000 MIPI_PIXEL_CLK  " "   19.017               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591031473965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.471               0.000 altera_reserved_tck  " "   49.471               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591031473965 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591031473965 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591031474101 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591031474101 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591031474101 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591031474101 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.651 ns " "Worst Case Available Settling Time: 198.651 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591031474101 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591031474101 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591031474101 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591031474101 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1591031474101 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1591031474738 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1591031474740 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 57 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4912 " "Peak virtual memory: 4912 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591031474967 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 01 19:11:14 2020 " "Processing ended: Mon Jun 01 19:11:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591031474967 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591031474967 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591031474967 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1591031474967 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 377 s " "Quartus Prime Full Compilation was successful. 0 errors, 377 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1591031475816 ""}
