--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml Decoder_Viterbi.twx Decoder_Viterbi.ncd -o
Decoder_Viterbi.twr Decoder_Viterbi.pcf

Design file:              Decoder_Viterbi.ncd
Physical constraint file: Decoder_Viterbi.pcf
Device,package,speed:     xc6vcx75t,ff484,C,-2 (PRODUCTION 1.11 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Length<0>   |    3.855(R)|      SLOW  |    0.651(R)|      SLOW  |Clk_BUFGP         |   0.000|
Length<1>   |    4.645(R)|      SLOW  |    0.806(R)|      SLOW  |Clk_BUFGP         |   0.000|
Length<2>   |    3.916(R)|      SLOW  |    0.557(R)|      SLOW  |Clk_BUFGP         |   0.000|
Length<3>   |    3.576(R)|      SLOW  |    0.704(R)|      SLOW  |Clk_BUFGP         |   0.000|
Length<4>   |    4.312(R)|      SLOW  |    0.774(R)|      SLOW  |Clk_BUFGP         |   0.000|
Length<5>   |    4.502(R)|      SLOW  |    0.881(R)|      SLOW  |Clk_BUFGP         |   0.000|
Length<6>   |    2.343(R)|      SLOW  |    1.279(R)|      SLOW  |Clk_BUFGP         |   0.000|
Length<7>   |    3.653(R)|      SLOW  |    1.113(R)|      SLOW  |Clk_BUFGP         |   0.000|
Length<8>   |    2.121(R)|      SLOW  |    1.324(R)|      SLOW  |Clk_BUFGP         |   0.000|
Reset       |    4.988(R)|      SLOW  |    0.047(R)|      SLOW  |Clk_BUFGP         |   0.000|
Start       |    4.922(R)|      SLOW  |    0.124(R)|      SLOW  |Clk_BUFGP         |   0.000|
x           |   -0.446(R)|      FAST  |    1.966(R)|      SLOW  |Clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock Clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Out         |         7.240(R)|      SLOW  |         3.007(R)|      FAST  |Clk_BUFGP         |   0.000|
Valid       |         7.461(R)|      SLOW  |         3.200(R)|      FAST  |Clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |  127.854|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Jun 24 21:51:07 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4869 MB



