{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1739488429784 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Verilog File Quartus Prime " "Running Quartus Prime Create Verilog File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739488429784 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 13 17:13:49 2025 " "Processing started: Thu Feb 13 17:13:49 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739488429784 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1739488429784 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off base_conversion -c base_conversion --convert_bdf_to_verilog=U:/sdmay25-29/Quartus/base_conversion.bdf " "Command: quartus_map --read_settings_files=on --write_settings_files=off base_conversion -c base_conversion --convert_bdf_to_verilog=U:/sdmay25-29/Quartus/base_conversion.bdf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1739488429784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_conversion.bdf 1 1 " "Found 1 design units, including 1 entities, in source file base_conversion.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 base_conversion " "Found entity 1: base_conversion" {  } { { "base_conversion.bdf" "" { Schematic "U:/sdmay25-29/Quartus/base_conversion.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739488430102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739488430102 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" " " "Elaborating entity \"\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1739488430120 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "base_conversion.bdf" "" { Schematic "U:/sdmay25-29/Quartus/base_conversion.bdf" { { 512 1336 1408 529 "mux_slt_0\[1\]" "" } { 1072 1336 1408 1089 "mux_slt_0\[2\]" "" } { 584 1408 1408 600 "" "" } { 600 1408 1408 616 "" "" } { 616 1408 1408 1088 "" "" } { 568 1408 1608 585 "mux_slt_0\[2\]" "" } { 584 1408 1608 601 "mux_slt_0\[1\]" "" } { 600 1408 1608 617 "mux_slt_0\[0\]" "" } { -288 1328 1408 -271 "mux_slt_0\[0\]" "" } { -272 1408 1408 528 "" "" } { 528 1408 1408 584 "" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Design Software" 0 -1 1739488430145 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "base_conversion.bdf" "" { Schematic "U:/sdmay25-29/Quartus/base_conversion.bdf" { { 624 1336 1432 641 "mux_slt_1\[1\]" "" } { 1184 1336 1432 1201 "mux_slt_1\[2\]" "" } { 744 1432 1432 760 "" "" } { 760 1432 1432 776 "" "" } { 776 1432 1432 1200 "" "" } { 728 1432 1608 745 "mux_slt_1\[2\]" "" } { 744 1432 1608 761 "mux_slt_1\[1\]" "" } { 760 1432 1608 777 "mux_slt_1\[0\]" "" } { -128 1328 1432 -111 "mux_slt_1\[0\]" "" } { -112 1432 1432 640 "" "" } { 640 1432 1432 744 "" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Design Software" 0 -1 1739488430145 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "base_conversion.bdf" "" { Schematic "U:/sdmay25-29/Quartus/base_conversion.bdf" { { 736 1336 1456 753 "mux_slt_2\[1\]" "" } { 1296 1336 1456 1313 "mux_slt_2\[2\]" "" } { 904 1456 1456 920 "" "" } { 920 1456 1456 936 "" "" } { 936 1456 1456 1312 "" "" } { 888 1456 1608 905 "mux_slt_2\[2\]" "" } { 904 1456 1608 921 "mux_slt_2\[1\]" "" } { 920 1456 1608 937 "mux_slt_2\[0\]" "" } { 32 1328 1456 49 "mux_slt_2\[0\]" "" } { 48 1456 1456 752 "" "" } { 752 1456 1456 904 "" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Design Software" 0 -1 1739488430145 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "base_conversion.bdf" "" { Schematic "U:/sdmay25-29/Quartus/base_conversion.bdf" { { 848 1336 1480 865 "mux_slt_3\[1\]" "" } { 1408 1336 1480 1425 "mux_slt_3\[2\]" "" } { 1064 1480 1480 1080 "" "" } { 1080 1480 1480 1096 "" "" } { 1096 1480 1480 1424 "" "" } { 1048 1480 1608 1065 "mux_slt_3\[2\]" "" } { 1064 1480 1608 1081 "mux_slt_3\[1\]" "" } { 1080 1480 1608 1097 "mux_slt_3\[0\]" "" } { 192 1328 1480 209 "mux_slt_3\[0\]" "" } { 208 1480 1480 864 "" "" } { 864 1480 1480 1064 "" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Design Software" 0 -1 1739488430145 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "base_conversion.bdf" "" { Schematic "U:/sdmay25-29/Quartus/base_conversion.bdf" { { 960 1336 1504 977 "mux_slt_4\[1\]" "" } { 1520 1336 1504 1537 "mux_slt_4\[2\]" "" } { 1224 1504 1504 1240 "" "" } { 1240 1504 1504 1256 "" "" } { 1256 1504 1504 1536 "" "" } { 1208 1504 1608 1225 "mux_slt_4\[2\]" "" } { 1224 1504 1608 1241 "mux_slt_4\[1\]" "" } { 1240 1504 1608 1257 "mux_slt_4\[0\]" "" } { 352 1328 1504 369 "mux_slt_4\[0\]" "" } { 368 1504 1504 976 "" "" } { 976 1504 1504 1224 "" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Design Software" 0 -1 1739488430145 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Create Verilog File 0 s 5 s Quartus Prime " "Quartus Prime Create Verilog File was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4680 " "Peak virtual memory: 4680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739488430346 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 13 17:13:50 2025 " "Processing ended: Thu Feb 13 17:13:50 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739488430346 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739488430346 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739488430346 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1739488430346 ""}
