{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1613789003164 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1613789003237 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 19 23:43:22 2021 " "Processing started: Fri Feb 19 23:43:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1613789003237 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613789003237 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TP_FINAL -c TP_FINAL " "Command: quartus_map --read_settings_files=on --write_settings_files=off TP_FINAL -c TP_FINAL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613789003237 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "PLL.qip " "Tcl Script File PLL.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE PLL.qip " "set_global_assignment -name QIP_FILE PLL.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1613789004807 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1613789004807 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1613789006525 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1613789006525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manuel/documents/github/dsp-fpgay/tp final/audio effects/delay_effect/hdlsrc/delay/delay_effect_200ms_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/manuel/documents/github/dsp-fpgay/tp final/audio effects/delay_effect/hdlsrc/delay/delay_effect_200ms_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 delay_effect_200ms_pkg " "Found design unit 1: delay_effect_200ms_pkg" {  } { { "../audio effects/delay_effect/hdlsrc/delay/delay_effect_200ms_pkg.vhd" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/audio effects/delay_effect/hdlsrc/delay/delay_effect_200ms_pkg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613789030696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613789030696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manuel/documents/github/dsp-fpgay/tp final/audio effects/delay_effect/hdlsrc/delay/delay_effect_200ms.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manuel/documents/github/dsp-fpgay/tp final/audio effects/delay_effect/hdlsrc/delay/delay_effect_200ms.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 delay_effect_200ms-rtl " "Found design unit 1: delay_effect_200ms-rtl" {  } { { "../audio effects/delay_effect/hdlsrc/delay/delay_effect_200ms.vhd" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/audio effects/delay_effect/hdlsrc/delay/delay_effect_200ms.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613789030709 ""} { "Info" "ISGN_ENTITY_NAME" "1 delay_effect_200ms " "Found entity 1: delay_effect_200ms" {  } { { "../audio effects/delay_effect/hdlsrc/delay/delay_effect_200ms.vhd" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/audio effects/delay_effect/hdlsrc/delay/delay_effect_200ms.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613789030709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613789030709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manuel/documents/github/dsp-fpgay/tp final/audio effects/hdlsrc/delay/delay_module_var.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manuel/documents/github/dsp-fpgay/tp final/audio effects/hdlsrc/delay/delay_module_var.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 delay_mod-rtl " "Found design unit 1: delay_mod-rtl" {  } { { "../audio effects/hdlsrc/delay/delay_module_var.vhd" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/audio effects/hdlsrc/delay/delay_module_var.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613789030718 ""} { "Info" "ISGN_ENTITY_NAME" "1 delay_mod " "Found entity 1: delay_mod" {  } { { "../audio effects/hdlsrc/delay/delay_module_var.vhd" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/audio effects/hdlsrc/delay/delay_module_var.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613789030718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613789030718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manuel/documents/github/dsp-fpgay/tp final/audio effects/hdlsrc/delay/delay_module_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/manuel/documents/github/dsp-fpgay/tp final/audio effects/hdlsrc/delay/delay_module_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 delay_module_pkg " "Found design unit 1: delay_module_pkg" {  } { { "../audio effects/hdlsrc/delay/delay_module_pkg.vhd" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/audio effects/hdlsrc/delay/delay_module_pkg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613789030726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613789030726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manuel/documents/github/dsp-fpgay/tp final/audio effects/hdlsrc/delay/delay_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manuel/documents/github/dsp-fpgay/tp final/audio effects/hdlsrc/delay/delay_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 delay_module-rtl " "Found design unit 1: delay_module-rtl" {  } { { "../audio effects/hdlsrc/delay/delay_module.vhd" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/audio effects/hdlsrc/delay/delay_module.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613789030736 ""} { "Info" "ISGN_ENTITY_NAME" "1 delay_module " "Found entity 1: delay_module" {  } { { "../audio effects/hdlsrc/delay/delay_module.vhd" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/audio effects/hdlsrc/delay/delay_module.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613789030736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613789030736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s_transceiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2s_transceiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s_transceiver-logic " "Found design unit 1: i2s_transceiver-logic" {  } { { "i2s_transceiver.vhd" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/i2s_transceiver.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613789030745 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s_transceiver " "Found entity 1: i2s_transceiver" {  } { { "i2s_transceiver.vhd" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/i2s_transceiver.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613789030745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613789030745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga-i2c-slave-master/txt_util.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fpga-i2c-slave-master/txt_util.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 txt_util " "Found design unit 1: txt_util" {  } { { "FPGA-I2C-Slave-master/txt_util.vhd" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/FPGA-I2C-Slave-master/txt_util.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613789030761 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 txt_util-body " "Found design unit 2: txt_util-body" {  } { { "FPGA-I2C-Slave-master/txt_util.vhd" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/FPGA-I2C-Slave-master/txt_util.vhd" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613789030761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613789030761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga-i2c-slave-master/debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpga-i2c-slave-master/debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-arch " "Found design unit 1: debounce-arch" {  } { { "FPGA-I2C-Slave-master/debounce.vhd" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/FPGA-I2C-Slave-master/debounce.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613789030782 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "FPGA-I2C-Slave-master/debounce.vhd" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/FPGA-I2C-Slave-master/debounce.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613789030782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613789030782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga-i2c-slave-master/i2c_slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpga-i2c-slave-master/i2c_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_slave-arch " "Found design unit 1: I2C_slave-arch" {  } { { "FPGA-I2C-Slave-master/I2C_slave.vhd" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/FPGA-I2C-Slave-master/I2C_slave.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613789030792 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2C_slave " "Found entity 1: I2C_slave" {  } { { "FPGA-I2C-Slave-master/I2C_slave.vhd" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/FPGA-I2C-Slave-master/I2C_slave.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613789030792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613789030792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c/i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c/i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-logic " "Found design unit 1: i2c_master-logic" {  } { { "i2C/i2c_master.vhd" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/i2C/i2c_master.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613789030804 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "i2C/i2c_master.vhd" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/i2C/i2c_master.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613789030804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613789030804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp_final.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tp_final.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TP_FINAL " "Found entity 1: TP_FINAL" {  } { { "TP_FINAL.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/TP_FINAL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613789030811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613789030811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp.v 1 1 " "Found 1 design units, including 1 entities, in source file temp.v" { { "Info" "ISGN_ENTITY_NAME" "1 Temp " "Found entity 1: Temp" {  } { { "Temp.v" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/Temp.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613789030828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613789030828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rst_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rst_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rst_delay-logic " "Found design unit 1: rst_delay-logic" {  } { { "rst_delay.vhd" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/rst_delay.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613789030838 ""} { "Info" "ISGN_ENTITY_NAME" "1 rst_delay " "Found entity 1: rst_delay" {  } { { "rst_delay.vhd" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/rst_delay.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613789030838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613789030838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_cntrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_cntrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_cntrl-logic " "Found design unit 1: i2c_cntrl-logic" {  } { { "i2c_cntrl.vhd" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/i2c_cntrl.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613789030846 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_cntrl " "Found entity 1: i2c_cntrl" {  } { { "i2c_cntrl.vhd" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/i2c_cntrl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613789030846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613789030846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_I2C " "Found entity 1: PLL_I2C" {  } { { "PLL_I2C.v" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/PLL_I2C.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613789030866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613789030866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_wrd_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_wrd_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_wrd_gen-logic " "Found design unit 1: i2c_wrd_gen-logic" {  } { { "i2c_wrd_gen.vhd" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/i2c_wrd_gen.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613789030890 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_wrd_gen " "Found entity 1: i2c_wrd_gen" {  } { { "i2c_wrd_gen.vhd" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/i2c_wrd_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613789030890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613789030890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll2.v 1 1 " "Found 1 design units, including 1 entities, in source file pll2.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL2 " "Found entity 1: PLL2" {  } { { "PLL2.v" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/PLL2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613789030911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613789030911 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TP_FINAL " "Elaborating entity \"TP_FINAL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1613789032638 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "d_wr2\[7..0\] d_wr " "Bus \"d_wr2\[7..0\]\" found using same base name as \"d_wr\", which might lead to a name conflict." {  } { { "TP_FINAL.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/TP_FINAL.bdf" { { 320 -200 -8 464 "inst2" "" } { 320 -200 -8 464 "inst2" "" } { 320 -200 -8 464 "inst2" "" } { 320 -200 -8 464 "inst2" "" } { 320 -200 -8 464 "inst2" "" } { 320 -200 -8 464 "inst2" "" } { 320 -200 -8 464 "inst2" "" } { 320 -200 -8 464 "inst2" "" } { 320 -200 -8 464 "inst2" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1613789032642 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "d_wr3\[7..0\] d_wr " "Bus \"d_wr3\[7..0\]\" found using same base name as \"d_wr\", which might lead to a name conflict." {  } { { "TP_FINAL.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/TP_FINAL.bdf" { { 320 -200 -8 464 "inst2" "" } { 320 -200 -8 464 "inst2" "" } { 320 -200 -8 464 "inst2" "" } { 320 -200 -8 464 "inst2" "" } { 320 -200 -8 464 "inst2" "" } { 320 -200 -8 464 "inst2" "" } { 320 -200 -8 464 "inst2" "" } { 320 -200 -8 464 "inst2" "" } { 320 -200 -8 464 "inst2" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1613789032642 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "d_wr " "Converted elements in bus name \"d_wr\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d_wr\[7..0\] d_wr7..0 " "Converted element name(s) from \"d_wr\[7..0\]\" to \"d_wr7..0\"" {  } { { "TP_FINAL.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/TP_FINAL.bdf" { { 320 -200 -8 464 "inst2" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1613789032642 ""}  } { { "TP_FINAL.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/TP_FINAL.bdf" { { 320 -200 -8 464 "inst2" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1613789032642 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "d_wr2 " "Converted elements in bus name \"d_wr2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d_wr2\[7..0\] d_wr27..0 " "Converted element name(s) from \"d_wr2\[7..0\]\" to \"d_wr27..0\"" {  } { { "TP_FINAL.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/TP_FINAL.bdf" { { 320 -200 -8 464 "inst2" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1613789032642 ""}  } { { "TP_FINAL.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/TP_FINAL.bdf" { { 320 -200 -8 464 "inst2" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1613789032642 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "d_wr3 " "Converted elements in bus name \"d_wr3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d_wr3\[7..0\] d_wr37..0 " "Converted element name(s) from \"d_wr3\[7..0\]\" to \"d_wr37..0\"" {  } { { "TP_FINAL.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/TP_FINAL.bdf" { { 320 -200 -8 464 "inst2" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1613789032642 ""}  } { { "TP_FINAL.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/TP_FINAL.bdf" { { 320 -200 -8 464 "inst2" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1613789032642 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "d_wr2\[7..0\] d_wr " "Bus \"d_wr2\[7..0\]\" found using same base name as \"d_wr\", which might lead to a name conflict." {  } { { "TP_FINAL.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/TP_FINAL.bdf" { { 288 64 264 464 "inst3" "" } { 288 64 264 464 "inst3" "" } { 288 64 264 464 "inst3" "" } { 288 64 264 464 "inst3" "" } { 288 64 264 464 "inst3" "" } { 288 64 264 464 "inst3" "" } { 288 64 264 464 "inst3" "" } { 288 64 264 464 "inst3" "" } { 288 64 264 464 "inst3" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1613789032642 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "d_wr3\[7..0\] d_wr " "Bus \"d_wr3\[7..0\]\" found using same base name as \"d_wr\", which might lead to a name conflict." {  } { { "TP_FINAL.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/TP_FINAL.bdf" { { 288 64 264 464 "inst3" "" } { 288 64 264 464 "inst3" "" } { 288 64 264 464 "inst3" "" } { 288 64 264 464 "inst3" "" } { 288 64 264 464 "inst3" "" } { 288 64 264 464 "inst3" "" } { 288 64 264 464 "inst3" "" } { 288 64 264 464 "inst3" "" } { 288 64 264 464 "inst3" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1613789032643 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "d_wr " "Converted elements in bus name \"d_wr\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d_wr\[7..0\] d_wr7..0 " "Converted element name(s) from \"d_wr\[7..0\]\" to \"d_wr7..0\"" {  } { { "TP_FINAL.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/TP_FINAL.bdf" { { 288 64 264 464 "inst3" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1613789032643 ""}  } { { "TP_FINAL.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/TP_FINAL.bdf" { { 288 64 264 464 "inst3" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1613789032643 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "d_wr2 " "Converted elements in bus name \"d_wr2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d_wr2\[7..0\] d_wr27..0 " "Converted element name(s) from \"d_wr2\[7..0\]\" to \"d_wr27..0\"" {  } { { "TP_FINAL.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/TP_FINAL.bdf" { { 288 64 264 464 "inst3" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1613789032643 ""}  } { { "TP_FINAL.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/TP_FINAL.bdf" { { 288 64 264 464 "inst3" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1613789032643 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "d_wr3 " "Converted elements in bus name \"d_wr3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d_wr3\[7..0\] d_wr37..0 " "Converted element name(s) from \"d_wr3\[7..0\]\" to \"d_wr37..0\"" {  } { { "TP_FINAL.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/TP_FINAL.bdf" { { 288 64 264 464 "inst3" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1613789032643 ""}  } { { "TP_FINAL.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/TP_FINAL.bdf" { { 288 64 264 464 "inst3" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1613789032643 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst12 " "Primitive \"VCC\" of instance \"inst12\" not used" {  } { { "TP_FINAL.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/TP_FINAL.bdf" { { 864 736 768 880 "inst12" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1613789032644 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst13 " "Primitive \"VCC\" of instance \"inst13\" not used" {  } { { "TP_FINAL.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/TP_FINAL.bdf" { { 888 736 768 904 "inst13" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1613789032644 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst14 " "Primitive \"VCC\" of instance \"inst14\" not used" {  } { { "TP_FINAL.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/TP_FINAL.bdf" { { 912 736 768 928 "inst14" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1613789032644 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst15 " "Primitive \"VCC\" of instance \"inst15\" not used" {  } { { "TP_FINAL.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/TP_FINAL.bdf" { { 928 848 880 944 "inst15" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1613789032644 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst16 " "Primitive \"VCC\" of instance \"inst16\" not used" {  } { { "TP_FINAL.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/TP_FINAL.bdf" { { 936 736 768 952 "inst16" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1613789032644 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst17 " "Primitive \"VCC\" of instance \"inst17\" not used" {  } { { "TP_FINAL.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/TP_FINAL.bdf" { { 960 736 768 976 "inst17" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1613789032644 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst18 " "Primitive \"VCC\" of instance \"inst18\" not used" {  } { { "TP_FINAL.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/TP_FINAL.bdf" { { 952 848 880 968 "inst18" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1613789032644 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst19 " "Primitive \"VCC\" of instance \"inst19\" not used" {  } { { "TP_FINAL.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/TP_FINAL.bdf" { { 976 848 880 992 "inst19" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1613789032644 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst20 " "Primitive \"VCC\" of instance \"inst20\" not used" {  } { { "TP_FINAL.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/TP_FINAL.bdf" { { 1000 848 880 1016 "inst20" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1613789032644 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst21 " "Primitive \"VCC\" of instance \"inst21\" not used" {  } { { "TP_FINAL.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/TP_FINAL.bdf" { { 984 736 768 1000 "inst21" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1613789032645 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst22 " "Primitive \"VCC\" of instance \"inst22\" not used" {  } { { "TP_FINAL.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/TP_FINAL.bdf" { { 1008 736 768 1024 "inst22" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1613789032645 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst23 " "Primitive \"VCC\" of instance \"inst23\" not used" {  } { { "TP_FINAL.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/TP_FINAL.bdf" { { 1032 736 768 1048 "inst23" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1613789032645 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst24 " "Primitive \"VCC\" of instance \"inst24\" not used" {  } { { "TP_FINAL.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/TP_FINAL.bdf" { { 904 848 880 920 "inst24" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1613789032645 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst25 " "Primitive \"VCC\" of instance \"inst25\" not used" {  } { { "TP_FINAL.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/TP_FINAL.bdf" { { 880 848 880 896 "inst25" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1613789032645 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst26 " "Primitive \"VCC\" of instance \"inst26\" not used" {  } { { "TP_FINAL.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/TP_FINAL.bdf" { { 856 848 880 872 "inst26" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1613789032645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master i2c_master:inst " "Elaborating entity \"i2c_master\" for hierarchy \"i2c_master:inst\"" {  } { { "TP_FINAL.bdf" "inst" { Schematic "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/TP_FINAL.bdf" { { 240 424 624 384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613789032689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_cntrl i2c_cntrl:inst3 " "Elaborating entity \"i2c_cntrl\" for hierarchy \"i2c_cntrl:inst3\"" {  } { { "TP_FINAL.bdf" "inst3" { Schematic "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/TP_FINAL.bdf" { { 288 64 264 464 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613789032698 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "adrs i2c_cntrl.vhd(25) " "VHDL Signal Declaration warning at i2c_cntrl.vhd(25): used explicit default value for signal \"adrs\" because signal was never assigned a value" {  } { { "i2c_cntrl.vhd" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/i2c_cntrl.vhd" 25 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1613789032704 "|TP_FINAL|i2c_cntrl:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d_word2 i2c_cntrl.vhd(26) " "Verilog HDL or VHDL warning at i2c_cntrl.vhd(26): object \"d_word2\" assigned a value but never read" {  } { { "i2c_cntrl.vhd" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/i2c_cntrl.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613789032704 "|TP_FINAL|i2c_cntrl:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d_word3 i2c_cntrl.vhd(27) " "Verilog HDL or VHDL warning at i2c_cntrl.vhd(27): object \"d_word3\" assigned a value but never read" {  } { { "i2c_cntrl.vhd" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/i2c_cntrl.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613789032705 "|TP_FINAL|i2c_cntrl:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_tmp i2c_cntrl.vhd(55) " "VHDL Process Statement warning at i2c_cntrl.vhd(55): signal \"reset_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "i2c_cntrl.vhd" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/i2c_cntrl.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613789032705 "|TP_FINAL|i2c_cntrl:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_wrd_gen i2c_wrd_gen:inst2 " "Elaborating entity \"i2c_wrd_gen\" for hierarchy \"i2c_wrd_gen:inst2\"" {  } { { "TP_FINAL.bdf" "inst2" { Schematic "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/TP_FINAL.bdf" { { 320 -200 -8 464 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613789032718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2s_transceiver i2s_transceiver:inst1 " "Elaborating entity \"i2s_transceiver\" for hierarchy \"i2s_transceiver:inst1\"" {  } { { "TP_FINAL.bdf" "inst1" { Schematic "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/TP_FINAL.bdf" { { 520 368 648 664 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613789032724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_effect_200ms delay_effect_200ms:inst8 " "Elaborating entity \"delay_effect_200ms\" for hierarchy \"delay_effect_200ms:inst8\"" {  } { { "TP_FINAL.bdf" "inst8" { Schematic "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/TP_FINAL.bdf" { { 776 416 600 888 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613789032731 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "delay_effect_200ms:inst8\|Delay_reg_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"delay_effect_200ms:inst8\|Delay_reg_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1613789063424 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 8819 " "Parameter TAP_DISTANCE set to 8819" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1613789063424 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 16 " "Parameter WIDTH set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1613789063424 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1613789063424 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1613789063424 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "delay_effect_200ms:inst8\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"delay_effect_200ms:inst8\|Mult0\"" {  } { { "../audio effects/delay_effect/hdlsrc/delay/delay_effect_200ms.vhd" "Mult0" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/audio effects/delay_effect/hdlsrc/delay/delay_effect_200ms.vhd" 83 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1613789063425 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "delay_effect_200ms:inst5\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"delay_effect_200ms:inst5\|Mult0\"" {  } { { "../audio effects/delay_effect/hdlsrc/delay/delay_effect_200ms.vhd" "Mult0" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/audio effects/delay_effect/hdlsrc/delay/delay_effect_200ms.vhd" 83 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1613789063425 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1613789063425 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "delay_effect_200ms:inst8\|altshift_taps:Delay_reg_rtl_0 " "Elaborated megafunction instantiation \"delay_effect_200ms:inst8\|altshift_taps:Delay_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613789064030 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "delay_effect_200ms:inst8\|altshift_taps:Delay_reg_rtl_0 " "Instantiated megafunction \"delay_effect_200ms:inst8\|altshift_taps:Delay_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613789064030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 8819 " "Parameter \"TAP_DISTANCE\" = \"8819\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613789064030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613789064030 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1613789064030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_jbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_jbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_jbm " "Found entity 1: shift_taps_jbm" {  } { { "db/shift_taps_jbm.tdf" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/db/shift_taps_jbm.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613789064171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613789064171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ir81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ir81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ir81 " "Found entity 1: altsyncram_ir81" {  } { { "db/altsyncram_ir81.tdf" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/db/altsyncram_ir81.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613789064319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613789064319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613789064434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613789064434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_iob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_iob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_iob " "Found entity 1: mux_iob" {  } { { "db/mux_iob.tdf" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/db/mux_iob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613789064575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613789064575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uvf " "Found entity 1: cntr_uvf" {  } { { "db/cntr_uvf.tdf" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/db/cntr_uvf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613789064685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613789064685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_bic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_bic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_bic " "Found entity 1: cmpr_bic" {  } { { "db/cmpr_bic.tdf" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/db/cmpr_bic.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613789064799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613789064799 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "delay_effect_200ms:inst8\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"delay_effect_200ms:inst8\|lpm_mult:Mult0\"" {  } { { "../audio effects/delay_effect/hdlsrc/delay/delay_effect_200ms.vhd" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/audio effects/delay_effect/hdlsrc/delay/delay_effect_200ms.vhd" 83 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613789065298 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "delay_effect_200ms:inst8\|lpm_mult:Mult0 " "Instantiated megafunction \"delay_effect_200ms:inst8\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613789065298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613789065298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613789065298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613789065298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613789065298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613789065298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613789065298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613789065298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613789065298 ""}  } { { "../audio effects/delay_effect/hdlsrc/delay/delay_effect_200ms.vhd" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/audio effects/delay_effect/hdlsrc/delay/delay_effect_200ms.vhd" 83 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1613789065298 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "delay_effect_200ms:inst8\|lpm_mult:Mult0\|multcore:mult_core delay_effect_200ms:inst8\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"delay_effect_200ms:inst8\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"delay_effect_200ms:inst8\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../audio effects/delay_effect/hdlsrc/delay/delay_effect_200ms.vhd" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/audio effects/delay_effect/hdlsrc/delay/delay_effect_200ms.vhd" 83 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613789065832 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "delay_effect_200ms:inst8\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder delay_effect_200ms:inst8\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"delay_effect_200ms:inst8\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"delay_effect_200ms:inst8\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../audio effects/delay_effect/hdlsrc/delay/delay_effect_200ms.vhd" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/audio effects/delay_effect/hdlsrc/delay/delay_effect_200ms.vhd" 83 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613789066157 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "delay_effect_200ms:inst8\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] delay_effect_200ms:inst8\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"delay_effect_200ms:inst8\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"delay_effect_200ms:inst8\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../audio effects/delay_effect/hdlsrc/delay/delay_effect_200ms.vhd" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/audio effects/delay_effect/hdlsrc/delay/delay_effect_200ms.vhd" 83 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613789066665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lgh " "Found entity 1: add_sub_lgh" {  } { { "db/add_sub_lgh.tdf" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/db/add_sub_lgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613789066818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613789066818 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "delay_effect_200ms:inst8\|lpm_mult:Mult0\|altshift:external_latency_ffs delay_effect_200ms:inst8\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"delay_effect_200ms:inst8\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"delay_effect_200ms:inst8\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../audio effects/delay_effect/hdlsrc/delay/delay_effect_200ms.vhd" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/audio effects/delay_effect/hdlsrc/delay/delay_effect_200ms.vhd" 83 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613789067134 ""}
{ "Warning" "WMLS_MLS_OPNDRN_REMOVED_HDR" "" "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" { { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "i2c_master:inst\|scl i2c_master:inst\|stretch " "Converted the fanout from the open-drain buffer \"i2c_master:inst\|scl\" to the node \"i2c_master:inst\|stretch\" into a wire" {  } { { "i2C/i2c_master.vhd" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/i2C/i2c_master.vhd" 51 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1613789069816 ""}  } {  } 0 13050 "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" 0 0 "Analysis & Synthesis" 0 -1 1613789069816 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "i2C/i2c_master.vhd" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/i2C/i2c_master.vhd" 47 -1 0 } } { "i2c_cntrl.vhd" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/i2c_cntrl.vhd" 19 -1 0 } } { "i2C/i2c_master.vhd" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/i2C/i2c_master.vhd" 62 -1 0 } } { "i2C/i2c_master.vhd" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/i2C/i2c_master.vhd" 110 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1613789069824 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1613789069824 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1613789070335 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "i2c_cntrl:inst3\|i2s_en High " "Register i2c_cntrl:inst3\|i2s_en will power up to High" {  } { { "i2c_cntrl.vhd" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/i2c_cntrl.vhd" 19 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1613789070597 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1613789070597 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1613789072644 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613789072644 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "596 " "Implemented 596 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1613789073280 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1613789073280 ""} { "Info" "ICUT_CUT_TM_LCELLS" "551 " "Implemented 551 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1613789073280 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1613789073280 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1613789073280 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5259 " "Peak virtual memory: 5259 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1613789073439 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 19 23:44:33 2021 " "Processing ended: Fri Feb 19 23:44:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1613789073439 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:11 " "Elapsed time: 00:01:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1613789073439 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:19 " "Total CPU time (on all processors): 00:01:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1613789073439 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1613789073439 ""}
