set a(0-5363) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(14,32) QUANTITY 1 NAME p:io_read(p:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-5344 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-32 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-6397 {}}} SUCCS {{66 0 0 0-5366 {}} {258 0 0 0-5345 {}} {256 0 0 0-6397 {}}} CYCLES {}}
set a(0-5364) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(15,32) QUANTITY 1 NAME r:io_read(r:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-5344 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-33 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-6394 {}}} SUCCS {{66 0 0 0-5366 {}} {130 0 0 0-5345 {}} {256 0 0 0-6394 {}}} CYCLES {}}
set a(0-5365) {AREA_SCORE {} NAME CHN TYPE {C-CORE PORT} PAR 0-5344 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-34 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{130 0 0 0-5345 {}}} CYCLES {}}
set a(0-5366) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_sync_in_wait(12) QUANTITY 1 NAME io_read(run) TYPE {SYNC IN} DELAY {0.00 ns} PAR 0-5344 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-35 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{66 0 0 0-5364 {}} {66 0 0 0-5363 {}}} SUCCS {{66 0 0 0-6388 {}} {66 0 0 0-6391 {}} {66 0 0 0-6394 {}} {66 0 0 0-6397 {}} {66 0 0 0-6400 {}}} CYCLES {}}
set a(0-5367) {AREA_SCORE {} NAME DataInp TYPE {C-CORE PORT} PAR 0-5344 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-36 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{259 0 0 0-5368 {}} {130 0 0 0-5345 {}}} CYCLES {}}
set a(0-5368) {AREA_SCORE {} NAME sel TYPE SELECT PAR 0-5344 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-37 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {{259 0 0 0-5367 {}}} SUCCS {{131 0 0 0-5369 {}} {130 0 0 0-5345 {}} {130 0 0 0-6384 {}} {130 0 0 0-6385 {}} {146 0 0 0-6386 {}}} CYCLES {}}
set a(0-5369) {AREA_SCORE {} NAME STAGE_LOOP:i:asn(STAGE_LOOP:i(3:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5344 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-38 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-5368 {}} {772 0 0 0-5345 {}}} SUCCS {{259 0 0 0-5345 {}}} CYCLES {}}
set a(0-5370) {AREA_SCORE {} NAME STAGE_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-5345 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-39 LOC {0 1.0 1 0.9312499999999999 1 0.9312499999999999 1 0.9312499999999999 1 0.9312499999999999} PREDS {{774 0 0 0-6383 {}}} SUCCS {{259 0 0 0-5371 {}} {130 0 0 0-5346 {}} {256 0 0 0-6383 {}}} CYCLES {}}
set a(0-5371) {AREA_SCORE 9.60 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,11) QUANTITY 1 NAME STAGE_LOOP:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-5345 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-40 LOC {1 0.0 1 0.9312499999999999 1 0.9312499999999999 1 0.9999998749999999 1 0.9999998749999999} PREDS {{259 0 0 0-5370 {}}} SUCCS {{258 0 0 0-5346 {}}} CYCLES {}}
set a(0-5372) {AREA_SCORE {} NAME COMP_LOOP:k:asn(COMP_LOOP:k(10:4)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5345 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-41 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-5346 {}}} SUCCS {{258 0 0 0-5346 {}}} CYCLES {}}
set a(0-5373) {AREA_SCORE {} NAME COMP_LOOP:asn(exit:COMP_LOOP.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5345 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-42 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-5346 {}}} SUCCS {{259 0 0 0-5346 {}}} CYCLES {}}
set a(0-5374) {AREA_SCORE {} NAME COMP_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-43 LOC {0 1.0 0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{774 0 0 0-6374 {}}} SUCCS {{259 0 0 0-5375 {}} {256 0 0 0-6374 {}}} CYCLES {}}
set a(0-5375) {AREA_SCORE {} NAME COMP_LOOP-1:break(COMP_LOOP) TYPE TERMINATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-44 LOC {0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{259 0 0 0-5374 {}}} SUCCS {{128 0 0 0-5387 {}} {64 0 0 0-5347 {}}} CYCLES {}}
set a(0-5376) {AREA_SCORE {} NAME STAGE_LOOP:i:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-45 LOC {0 1.0 1 0.34905939999999996 1 0.34905939999999996 1 0.34905939999999996 1 0.881875} PREDS {} SUCCS {{259 0 0 0-5377 {}} {130 0 0 0-5347 {}}} CYCLES {}}
set a(0-5377) {AREA_SCORE {} NAME COMP_LOOP-1:STAGE_LOOP:i:not#1 TYPE NOT PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-46 LOC {0 1.0 1 0.34905939999999996 1 0.34905939999999996 1 0.881875} PREDS {{259 0 0 0-5376 {}}} SUCCS {{259 0 0 0-5378 {}} {130 0 0 0-5347 {}}} CYCLES {}}
set a(0-5378) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,4,0,4) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:acc TYPE ACCU DELAY {0.95 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-47 LOC {1 0.0 1 0.34905939999999996 1 0.34905939999999996 1 0.467184275 1 0.999999875} PREDS {{259 0 0 0-5377 {}}} SUCCS {{259 0 0 0-5379 {}} {130 0 0 0-5347 {}} {258 0 0 0-5444 {}} {258 0 0 0-5503 {}} {258 0 0 0-5628 {}} {258 0 0 0-5877 {}}} CYCLES {}}
set a(0-5379) {AREA_SCORE 5.20 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,6) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-48 LOC {1 0.118125 1 0.48201685 1 0.48201685 1 0.550766725 2 0.113266725} PREDS {{259 0 0 0-5378 {}}} SUCCS {{258 0 0 0-5382 {}} {130 0 0 0-5347 {}}} CYCLES {}}
set a(0-5380) {AREA_SCORE {} NAME COMP_LOOP:k:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-49 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.11326684999999999} PREDS {{774 0 0 0-6366 {}}} SUCCS {{259 0 0 0-5381 {}} {130 0 0 0-5347 {}} {256 0 0 0-6366 {}}} CYCLES {}}
set a(0-5381) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0) TYPE READSLICE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-50 LOC {0 1.0 1 0.0 1 0.0 2 0.11326684999999999} PREDS {{259 0 0 0-5380 {}}} SUCCS {{259 0 0 0-5382 {}} {130 0 0 0-5347 {}}} CYCLES {}}
set a(0-5382) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(7,0,7,0,7) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:mul TYPE MUL DELAY {3.59 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-51 LOC {1 0.18687499999999999 1 0.55076685 1 0.55076685 1 0.999999903 2 0.562499903} PREDS {{259 0 0 0-5381 {}} {258 0 0 0-5379 {}}} SUCCS {{259 0 0 0-5383 {}} {258 0 0 0-5385 {}} {130 0 0 0-5347 {}}} CYCLES {}}
set a(0-5383) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc TYPE CONCATENATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-52 LOC {1 0.63610815 2 0.5625 2 0.5625 2 0.5625} PREDS {{259 0 0 0-5382 {}}} SUCCS {{259 0 3.000 0-5384 {}} {130 0 0 0-5347 {}}} CYCLES {}}
set a(0-5384) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-53 LOC {2 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 3.000 0-5383 {}}} SUCCS {{258 0 0 0-5347 {}}} CYCLES {}}
set a(0-5385) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc TYPE CONCATENATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-54 LOC {1 0.63610815 2 0.5625 2 0.5625 2 0.5625} PREDS {{258 0 0 0-5382 {}}} SUCCS {{259 0 3.000 0-5386 {}} {130 0 0 0-5347 {}}} CYCLES {}}
set a(0-5386) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-55 LOC {2 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 3.000 0-5385 {}}} SUCCS {{258 0 0 0-5347 {}}} CYCLES {}}
set a(0-5387) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-56 LOC {0 1.0 3 1.0 3 1.0 3 1.0 3 1.0} PREDS {{128 0 0 0-5375 {}} {772 0 0 0-5347 {}}} SUCCS {{259 0 0 0-5347 {}}} CYCLES {}}
set a(0-5388) {AREA_SCORE {} NAME VEC_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-5347 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-57 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.44062504999999996} PREDS {{774 0 0 0-5433 {}}} SUCCS {{259 0 0 0-5389 {}} {130 0 0 0-5432 {}} {256 0 0 0-5433 {}}} CYCLES {}}
set a(0-5389) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#1)(9-4) TYPE READSLICE PAR 0-5347 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-58 LOC {0 1.0 1 0.0 1 0.0 1 0.44062504999999996} PREDS {{259 0 0 0-5388 {}}} SUCCS {{258 0 0 0-5392 {}} {130 0 0 0-5432 {}}} CYCLES {}}
set a(0-5390) {AREA_SCORE {} NAME COMP_LOOP:k:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5347 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-59 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.44062504999999996} PREDS {} SUCCS {{259 0 0 0-5391 {}} {130 0 0 0-5432 {}}} CYCLES {}}
set a(0-5391) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#1 TYPE READSLICE PAR 0-5347 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-60 LOC {0 1.0 1 0.0 1 0.0 1 0.44062504999999996} PREDS {{259 0 0 0-5390 {}}} SUCCS {{259 0 0 0-5392 {}} {130 0 0 0-5432 {}}} CYCLES {}}
set a(0-5392) {AREA_SCORE 6.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(6,0,6,0,6) QUANTITY 1 NAME VEC_LOOP:acc TYPE ACCU DELAY {0.97 ns} PAR 0-5347 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-61 LOC {1 0.0 1 0.44062504999999996 1 0.44062504999999996 1 0.5624999249999999 1 0.5624999249999999} PREDS {{259 0 0 0-5391 {}} {258 0 0 0-5389 {}}} SUCCS {{258 0 0 0-5395 {}} {258 0 0 0-5413 {}} {130 0 0 0-5432 {}}} CYCLES {}}
set a(0-5393) {AREA_SCORE {} NAME VEC_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5347 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-62 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.5625} PREDS {{774 0 0 0-5433 {}}} SUCCS {{259 0 0 0-5394 {}} {130 0 0 0-5432 {}} {256 0 0 0-5433 {}}} CYCLES {}}
set a(0-5394) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#1)(3-0)#1 TYPE READSLICE PAR 0-5347 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-63 LOC {0 1.0 1 0.0 1 0.0 1 0.5625} PREDS {{259 0 0 0-5393 {}}} SUCCS {{259 0 0 0-5395 {}} {130 0 0 0-5432 {}}} CYCLES {}}
set a(0-5395) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-5347 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-64 LOC {1 0.12187495 1 0.5625 1 0.5625 1 0.5625} PREDS {{259 0 0 0-5394 {}} {258 0 0 0-5392 {}}} SUCCS {{259 0 3.000 0-5396 {}} {130 0 0 0-5432 {}}} CYCLES {}}
set a(0-5396) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5347 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-65 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-5395 {}} {774 0 3.000 0-5427 {}} {774 0 3.000 0-5414 {}}} SUCCS {{258 0 0 0-5406 {}} {256 0 0 0-5414 {}} {258 0 0 0-5416 {}} {256 0 0 0-5427 {}} {130 0 0 0-5432 {}}} CYCLES {}}
set a(0-5397) {AREA_SCORE {} NAME COMP_LOOP:k:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5347 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-66 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-5398 {}} {130 0 0 0-5432 {}}} CYCLES {}}
set a(0-5398) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#2 TYPE READSLICE PAR 0-5347 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-67 LOC {0 1.0 1 0.0 1 0.0 1 0.30374999999999996} PREDS {{259 0 0 0-5397 {}}} SUCCS {{259 0 0 0-5399 {}} {130 0 0 0-5432 {}}} CYCLES {}}
set a(0-5399) {AREA_SCORE {} NAME VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-5347 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-68 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 1 0.30374999999999996} PREDS {{259 0 0 0-5398 {}}} SUCCS {{258 0 0 0-5401 {}} {130 0 0 0-5432 {}}} CYCLES {}}
set a(0-5400) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-5347 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-69 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 1 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-5401 {}} {130 0 0 0-5432 {}}} CYCLES {}}
set a(0-5401) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#18 TYPE ACCU DELAY {1.03 ns} PAR 0-5347 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-70 LOC {1 0.0 1 0.30374999999999996 1 0.30374999999999996 1 0.43312487499999996 1 0.43312487499999996} PREDS {{259 0 0 0-5400 {}} {258 0 0 0-5399 {}}} SUCCS {{258 0 0 0-5404 {}} {130 0 0 0-5432 {}}} CYCLES {}}
set a(0-5402) {AREA_SCORE {} NAME VEC_LOOP:j:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-5347 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-71 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.433125} PREDS {{774 0 0 0-5433 {}}} SUCCS {{259 0 0 0-5403 {}} {130 0 0 0-5432 {}} {256 0 0 0-5433 {}}} CYCLES {}}
set a(0-5403) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-5347 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-72 LOC {0 1.0 1 0.0 1 0.0 1 0.433125} PREDS {{259 0 0 0-5402 {}}} SUCCS {{259 0 0 0-5404 {}} {130 0 0 0-5432 {}}} CYCLES {}}
set a(0-5404) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-1:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-5347 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-73 LOC {1 0.129375 1 0.433125 1 0.433125 1 0.562499875 1 0.562499875} PREDS {{259 0 0 0-5403 {}} {258 0 0 0-5401 {}}} SUCCS {{259 0 3.000 0-5405 {}} {258 0 3.000 0-5427 {}} {130 0 0 0-5432 {}}} CYCLES {}}
set a(0-5405) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5347 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-74 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-5404 {}} {774 0 3.000 0-5427 {}} {774 0 3.000 0-5414 {}}} SUCCS {{259 0 0 0-5406 {}} {256 0 0 0-5414 {}} {258 0 0 0-5415 {}} {256 0 0 0-5427 {}} {130 0 0 0-5432 {}}} CYCLES {}}
set a(0-5406) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-1:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-5347 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-75 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-5405 {}} {258 0 0 0-5396 {}}} SUCCS {{259 0 0 0-5407 {}} {130 0 0 0-5432 {}}} CYCLES {}}
set a(0-5407) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.base TYPE {C-CORE PORT} PAR 0-5347 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-76 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-5406 {}} {128 0 0 0-5409 {}}} SUCCS {{258 0 0 0-5409 {}} {130 0 0 0-5432 {}}} CYCLES {}}
set a(0-5408) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.m TYPE {C-CORE PORT} PAR 0-5347 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-77 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-5409 {}}} SUCCS {{259 0 0 0-5409 {}} {130 0 0 0-5432 {}}} CYCLES {}}
set a(0-5409) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_0a37945888dd1e74de5ead9499a92e0360eb() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-1:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-5347 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-78 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-5408 {}} {258 0 0 0-5407 {}}} SUCCS {{128 0 0 0-5407 {}} {128 0 0 0-5408 {}} {259 0 0 0-5410 {}}} CYCLES {}}
set a(0-5410) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.return TYPE {C-CORE PORT} PAR 0-5347 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-79 LOC {3 0.04 3 0.5625 3 0.5625 5 0.5625} PREDS {{259 0 0 0-5409 {}}} SUCCS {{258 0 3.000 0-5414 {}} {130 0 0 0-5432 {}}} CYCLES {}}
set a(0-5411) {AREA_SCORE {} NAME VEC_LOOP:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5347 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-80 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.5625} PREDS {{774 0 0 0-5433 {}}} SUCCS {{259 0 0 0-5412 {}} {130 0 0 0-5432 {}} {256 0 0 0-5433 {}}} CYCLES {}}
set a(0-5412) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#1)(3-0) TYPE READSLICE PAR 0-5347 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-81 LOC {0 1.0 1 0.0 1 0.0 5 0.5625} PREDS {{259 0 0 0-5411 {}}} SUCCS {{259 0 0 0-5413 {}} {130 0 0 0-5432 {}}} CYCLES {}}
set a(0-5413) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-5347 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-82 LOC {1 0.12187495 3 0.5625 3 0.5625 5 0.5625} PREDS {{259 0 0 0-5412 {}} {258 0 0 0-5392 {}}} SUCCS {{259 0 3.000 0-5414 {}} {130 0 0 0-5432 {}}} CYCLES {}}
set a(0-5414) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5347 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-83 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-5414 {}} {259 0 3.000 0-5413 {}} {258 0 3.000 0-5410 {}} {256 0 0 0-5405 {}} {256 0 0 0-5396 {}} {774 0 0 0-5427 {}}} SUCCS {{774 0 3.000 0-5396 {}} {774 0 3.000 0-5405 {}} {774 0 0 0-5414 {}} {258 0 0 0-5427 {}} {130 0 0 0-5432 {}}} CYCLES {}}
set a(0-5415) {AREA_SCORE {} NAME COMP_LOOP-1:factor2:not TYPE NOT PAR 0-5347 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-84 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-5405 {}}} SUCCS {{259 0 0 0-5416 {}} {130 0 0 0-5432 {}}} CYCLES {}}
set a(0-5416) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-1:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-5347 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-85 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-5415 {}} {258 0 0 0-5396 {}}} SUCCS {{259 0 0 0-5417 {}} {130 0 0 0-5432 {}}} CYCLES {}}
set a(0-5417) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.base TYPE {C-CORE PORT} PAR 0-5347 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-86 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-5416 {}} {128 0 0 0-5419 {}}} SUCCS {{258 0 0 0-5419 {}} {130 0 0 0-5432 {}}} CYCLES {}}
set a(0-5418) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.m TYPE {C-CORE PORT} PAR 0-5347 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-87 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-5419 {}}} SUCCS {{259 0 0 0-5419 {}} {130 0 0 0-5432 {}}} CYCLES {}}
set a(0-5419) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_35e8763e05b723902e0a11aa8bf94b5d6374() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-1:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-5347 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-88 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-5418 {}} {258 0 0 0-5417 {}}} SUCCS {{128 0 0 0-5417 {}} {128 0 0 0-5418 {}} {259 0 0 0-5420 {}}} CYCLES {}}
set a(0-5420) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.return TYPE {C-CORE PORT} PAR 0-5347 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-89 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-5419 {}}} SUCCS {{259 0 0 0-5421 {}} {130 0 0 0-5432 {}}} CYCLES {}}
set a(0-5421) {AREA_SCORE {} NAME COMP_LOOP-1:mult.x TYPE {C-CORE PORT} PAR 0-5347 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-90 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-5420 {}} {128 0 0 0-5425 {}}} SUCCS {{258 0 0 0-5425 {}} {130 0 0 0-5432 {}}} CYCLES {}}
set a(0-5422) {AREA_SCORE {} NAME COMP_LOOP-1:mult.y TYPE {C-CORE PORT} PAR 0-5347 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-91 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-5425 {}}} SUCCS {{258 0 0 0-5425 {}} {130 0 0 0-5432 {}}} CYCLES {}}
set a(0-5423) {AREA_SCORE {} NAME COMP_LOOP-1:mult.y_ TYPE {C-CORE PORT} PAR 0-5347 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-92 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-5425 {}}} SUCCS {{258 0 0 0-5425 {}} {130 0 0 0-5432 {}}} CYCLES {}}
set a(0-5424) {AREA_SCORE {} NAME COMP_LOOP-1:mult.p TYPE {C-CORE PORT} PAR 0-5347 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-93 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-5425 {}}} SUCCS {{259 0 0 0-5425 {}} {130 0 0 0-5432 {}}} CYCLES {}}
set a(0-5425) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() QUANTITY 1 MULTICYCLE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() MINCLKPRD 8.38 NAME COMP_LOOP-1:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-5347 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-94 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-5424 {}} {258 0 0 0-5423 {}} {258 0 0 0-5422 {}} {258 0 0 0-5421 {}}} SUCCS {{128 0 0 0-5421 {}} {128 0 0 0-5422 {}} {128 0 0 0-5423 {}} {128 0 0 0-5424 {}} {259 0 0 0-5426 {}}} CYCLES {}}
set a(0-5426) {AREA_SCORE {} NAME COMP_LOOP-1:mult.return TYPE {C-CORE PORT} PAR 0-5347 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-95 LOC {6 0.04 6 0.5625 6 0.5625 6 0.5625} PREDS {{259 0 0 0-5425 {}}} SUCCS {{259 0 3.000 0-5427 {}} {130 0 0 0-5432 {}}} CYCLES {}}
set a(0-5427) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5347 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-96 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-5427 {}} {259 0 3.000 0-5426 {}} {258 0 0 0-5414 {}} {256 0 0 0-5405 {}} {258 0 3.000 0-5404 {}} {256 0 0 0-5396 {}}} SUCCS {{774 0 3.000 0-5396 {}} {774 0 3.000 0-5405 {}} {774 0 0 0-5414 {}} {774 0 0 0-5427 {}} {130 0 0 0-5432 {}}} CYCLES {}}
set a(0-5428) {AREA_SCORE {} NAME VEC_LOOP:j:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5347 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-97 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-5433 {}}} SUCCS {{259 0 0 0-5429 {}} {130 0 0 0-5432 {}} {256 0 0 0-5433 {}}} CYCLES {}}
set a(0-5429) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-5347 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-98 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-5428 {}}} SUCCS {{259 0 0 0-5430 {}} {130 0 0 0-5432 {}}} CYCLES {}}
set a(0-5430) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-1:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-5347 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-99 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-5429 {}}} SUCCS {{259 0 0 0-5431 {}} {130 0 0 0-5432 {}} {258 0 0 0-5433 {}}} CYCLES {}}
set a(0-5431) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-5347 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-100 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-5430 {}}} SUCCS {{259 0 0 0-5432 {}}} CYCLES {}}
set a(0-5432) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-5347 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-101 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-5431 {}} {130 0 0 0-5430 {}} {130 0 0 0-5429 {}} {130 0 0 0-5428 {}} {130 0 0 0-5427 {}} {130 0 0 0-5426 {}} {130 0 0 0-5424 {}} {130 0 0 0-5423 {}} {130 0 0 0-5422 {}} {130 0 0 0-5421 {}} {130 0 0 0-5420 {}} {130 0 0 0-5418 {}} {130 0 0 0-5417 {}} {130 0 0 0-5416 {}} {130 0 0 0-5415 {}} {130 0 0 0-5414 {}} {130 0 0 0-5413 {}} {130 0 0 0-5412 {}} {130 0 0 0-5411 {}} {130 0 0 0-5410 {}} {130 0 0 0-5408 {}} {130 0 0 0-5407 {}} {130 0 0 0-5406 {}} {130 0 0 0-5405 {}} {130 0 0 0-5404 {}} {130 0 0 0-5403 {}} {130 0 0 0-5402 {}} {130 0 0 0-5401 {}} {130 0 0 0-5400 {}} {130 0 0 0-5399 {}} {130 0 0 0-5398 {}} {130 0 0 0-5397 {}} {130 0 0 0-5396 {}} {130 0 0 0-5395 {}} {130 0 0 0-5394 {}} {130 0 0 0-5393 {}} {130 0 0 0-5392 {}} {130 0 0 0-5391 {}} {130 0 0 0-5390 {}} {130 0 0 0-5389 {}} {130 0 0 0-5388 {}}} SUCCS {{129 0 0 0-5433 {}}} CYCLES {}}
set a(0-5433) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0)#1.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5347 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-5433 {}} {129 0 0 0-5432 {}} {258 0 0 0-5430 {}} {256 0 0 0-5428 {}} {256 0 0 0-5411 {}} {256 0 0 0-5402 {}} {256 0 0 0-5393 {}} {256 0 0 0-5388 {}}} SUCCS {{774 0 0 0-5388 {}} {774 0 0 0-5393 {}} {774 0 0 0-5402 {}} {774 0 0 0-5411 {}} {774 0 0 0-5428 {}} {772 0 0 0-5433 {}}} CYCLES {}}
set a(0-5347) {CHI {0-5388 0-5389 0-5390 0-5391 0-5392 0-5393 0-5394 0-5395 0-5396 0-5397 0-5398 0-5399 0-5400 0-5401 0-5402 0-5403 0-5404 0-5405 0-5406 0-5407 0-5408 0-5409 0-5410 0-5411 0-5412 0-5413 0-5414 0-5415 0-5416 0-5417 0-5418 0-5419 0-5420 0-5421 0-5422 0-5423 0-5424 0-5425 0-5426 0-5427 0-5428 0-5429 0-5430 0-5431 0-5432 0-5433} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {4550 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 4550 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 4550 NAME COMP_LOOP-1:VEC_LOOP TYPE LOOP DELAY {45510.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-102 LOC {3 1.0 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-5387 {}} {258 0 0 0-5386 {}} {130 0 0 0-5385 {}} {258 0 0 0-5384 {}} {130 0 0 0-5383 {}} {130 0 0 0-5382 {}} {130 0 0 0-5381 {}} {130 0 0 0-5380 {}} {130 0 0 0-5379 {}} {130 0 0 0-5378 {}} {130 0 0 0-5377 {}} {130 0 0 0-5376 {}} {64 0 0 0-5375 {}} {774 0 0 0-6366 {}}} SUCCS {{772 0 0 0-5387 {}} {131 0 0 0-5434 {}} {130 0 0 0-5435 {}} {130 0 0 0-5436 {}} {130 0 0 0-5437 {}} {130 0 0 0-5438 {}} {130 0 0 0-5439 {}} {130 0 0 0-5440 {}} {130 0 0 0-5441 {}} {130 0 0 0-5442 {}} {130 0 0 0-5443 {}} {64 0 0 0-5348 {}} {256 0 0 0-6366 {}}} CYCLES {}}
set a(0-5434) {AREA_SCORE {} NAME COMP_LOOP-2:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-103 LOC {3 1.0 4 0.8687499999999999 4 0.8687499999999999 4 0.8687499999999999} PREDS {{131 0 0 0-5347 {}}} SUCCS {{259 0 0 0-5435 {}} {130 0 0 0-5443 {}}} CYCLES {}}
set a(0-5435) {AREA_SCORE {} NAME COMP_LOOP-2:not#3 TYPE NOT PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-104 LOC {3 1.0 4 0.8687499999999999 4 0.8687499999999999 4 0.8687499999999999} PREDS {{259 0 0 0-5434 {}} {130 0 0 0-5347 {}}} SUCCS {{259 0 0 0-5436 {}} {130 0 0 0-5443 {}}} CYCLES {}}
set a(0-5436) {AREA_SCORE {} NAME COMP_LOOP-2:COMP_LOOP:conc TYPE CONCATENATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-105 LOC {3 1.0 4 0.8687499999999999 4 0.8687499999999999 4 0.8687499999999999} PREDS {{259 0 0 0-5435 {}} {130 0 0 0-5347 {}}} SUCCS {{258 0 0 0-5440 {}} {130 0 0 0-5443 {}}} CYCLES {}}
set a(0-5437) {AREA_SCORE {} NAME COMP_LOOP:k:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-106 LOC {3 1.0 4 0.0 4 0.0 4 0.0 4 0.8687499999999999} PREDS {{130 0 0 0-5347 {}} {774 0 0 0-6366 {}}} SUCCS {{259 0 0 0-5438 {}} {130 0 0 0-5443 {}} {256 0 0 0-6366 {}}} CYCLES {}}
set a(0-5438) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#4 TYPE READSLICE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-107 LOC {3 1.0 4 0.0 4 0.0 4 0.8687499999999999} PREDS {{259 0 0 0-5437 {}} {130 0 0 0-5347 {}}} SUCCS {{259 0 0 0-5439 {}} {130 0 0 0-5443 {}}} CYCLES {}}
set a(0-5439) {AREA_SCORE {} NAME COMP_LOOP:conc#3 TYPE CONCATENATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-108 LOC {3 1.0 4 0.8687499999999999 4 0.8687499999999999 4 0.8687499999999999} PREDS {{259 0 0 0-5438 {}} {130 0 0 0-5347 {}}} SUCCS {{259 0 0 0-5440 {}} {130 0 0 0-5443 {}}} CYCLES {}}
set a(0-5440) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-2:acc TYPE ACCU DELAY {1.05 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-109 LOC {4 0.0 4 0.8687499999999999 4 0.8687499999999999 4 0.9999998749999999 4 0.9999998749999999} PREDS {{259 0 0 0-5439 {}} {258 0 0 0-5436 {}} {130 0 0 0-5347 {}}} SUCCS {{259 0 0 0-5441 {}} {130 0 0 0-5443 {}}} CYCLES {}}
set a(0-5441) {AREA_SCORE {} NAME COMP_LOOP-2:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-110 LOC {4 0.13125 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-5440 {}} {130 0 0 0-5347 {}}} SUCCS {{259 0 0 0-5442 {}} {130 0 0 0-5443 {}}} CYCLES {}}
set a(0-5442) {AREA_SCORE {} NAME COMP_LOOP-2:not TYPE NOT PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-111 LOC {4 0.13125 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-5441 {}} {130 0 0 0-5347 {}}} SUCCS {{259 0 0 0-5443 {}}} CYCLES {}}
set a(0-5443) {AREA_SCORE {} NAME COMP_LOOP-2:break(COMP_LOOP) TYPE TERMINATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-112 LOC {4 0.13125 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-5442 {}} {130 0 0 0-5441 {}} {130 0 0 0-5440 {}} {130 0 0 0-5439 {}} {130 0 0 0-5438 {}} {130 0 0 0-5437 {}} {130 0 0 0-5436 {}} {130 0 0 0-5435 {}} {130 0 0 0-5434 {}} {130 0 0 0-5347 {}}} SUCCS {{128 0 0 0-5451 {}} {64 0 0 0-5348 {}}} CYCLES {}}
set a(0-5444) {AREA_SCORE 8.74 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,10) QUANTITY 1 NAME COMP_LOOP-2:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-113 LOC {1 0.118125 1 0.4671844 1 0.4671844 1 0.535934275 3 0.098434275} PREDS {{258 0 0 0-5378 {}}} SUCCS {{258 0 0 0-5448 {}} {130 0 0 0-5348 {}} {258 0 0 0-5573 {}} {258 0 0 0-5698 {}} {258 0 0 0-5822 {}} {258 0 0 0-5947 {}} {258 0 0 0-6071 {}} {258 0 0 0-6195 {}} {258 0 0 0-6318 {}}} CYCLES {}}
set a(0-5445) {AREA_SCORE {} NAME COMP_LOOP:k:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-114 LOC {0 1.0 1 0.0 1 0.0 1 0.0 3 0.09843439999999999} PREDS {{774 0 0 0-6366 {}}} SUCCS {{259 0 0 0-5446 {}} {130 0 0 0-5348 {}} {256 0 0 0-6366 {}}} CYCLES {}}
set a(0-5446) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#5 TYPE READSLICE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-115 LOC {0 1.0 1 0.0 1 0.0 3 0.09843439999999999} PREDS {{259 0 0 0-5445 {}}} SUCCS {{259 0 0 0-5447 {}} {130 0 0 0-5348 {}}} CYCLES {}}
set a(0-5447) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#1 TYPE CONCATENATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-116 LOC {0 1.0 1 0.5359343999999999 1 0.5359343999999999 3 0.09843439999999999} PREDS {{259 0 0 0-5446 {}}} SUCCS {{259 0 0 0-5448 {}} {130 0 0 0-5348 {}}} CYCLES {}}
set a(0-5448) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-2:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-117 LOC {1 0.18687499999999999 1 0.5359343999999999 1 0.5359343999999999 1 0.9999998774999999 3 0.5624998775} PREDS {{259 0 0 0-5447 {}} {258 0 0 0-5444 {}}} SUCCS {{259 0 3.000 0-5449 {}} {258 0 3.000 0-5450 {}} {130 0 0 0-5348 {}}} CYCLES {}}
set a(0-5449) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-118 LOC {2 1.0 3 0.95 3 1.0 4 0.2999998749999999 4 0.2999998749999999} PREDS {{259 0 3.000 0-5448 {}}} SUCCS {{258 0 0 0-5348 {}}} CYCLES {}}
set a(0-5450) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-119 LOC {2 1.0 3 0.95 3 1.0 4 0.2999998749999999 4 0.2999998749999999} PREDS {{258 0 3.000 0-5448 {}}} SUCCS {{258 0 0 0-5348 {}}} CYCLES {}}
set a(0-5451) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-120 LOC {4 0.0 4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{128 0 0 0-5443 {}} {772 0 0 0-5348 {}}} SUCCS {{259 0 0 0-5348 {}}} CYCLES {}}
set a(0-5452) {AREA_SCORE {} NAME VEC_LOOP:j:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5348 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-121 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.433125} PREDS {{774 0 0 0-5492 {}}} SUCCS {{259 0 0 0-5453 {}} {130 0 0 0-5491 {}} {256 0 0 0-5492 {}}} CYCLES {}}
set a(0-5453) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0) TYPE READSLICE PAR 0-5348 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-122 LOC {0 1.0 1 0.0 1 0.0 1 0.433125} PREDS {{259 0 0 0-5452 {}}} SUCCS {{258 0 0 0-5457 {}} {130 0 0 0-5491 {}}} CYCLES {}}
set a(0-5454) {AREA_SCORE {} NAME COMP_LOOP:k:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5348 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-123 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.433125} PREDS {} SUCCS {{259 0 0 0-5455 {}} {130 0 0 0-5491 {}}} CYCLES {}}
set a(0-5455) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#6 TYPE READSLICE PAR 0-5348 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-124 LOC {0 1.0 1 0.0 1 0.0 1 0.433125} PREDS {{259 0 0 0-5454 {}}} SUCCS {{259 0 0 0-5456 {}} {130 0 0 0-5491 {}}} CYCLES {}}
set a(0-5456) {AREA_SCORE {} NAME VEC_LOOP:conc#2 TYPE CONCATENATE PAR 0-5348 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-125 LOC {0 1.0 1 0.433125 1 0.433125 1 0.433125} PREDS {{259 0 0 0-5455 {}}} SUCCS {{259 0 0 0-5457 {}} {130 0 0 0-5491 {}}} CYCLES {}}
set a(0-5457) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-2:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-5348 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-126 LOC {1 0.0 1 0.433125 1 0.433125 1 0.562499875 1 0.562499875} PREDS {{259 0 0 0-5456 {}} {258 0 0 0-5453 {}}} SUCCS {{259 0 3.000 0-5458 {}} {258 0 3.000 0-5473 {}} {130 0 0 0-5491 {}}} CYCLES {}}
set a(0-5458) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5348 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-127 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-5457 {}} {774 0 3.000 0-5486 {}} {774 0 3.000 0-5473 {}}} SUCCS {{258 0 0 0-5468 {}} {256 0 0 0-5473 {}} {258 0 0 0-5475 {}} {256 0 0 0-5486 {}} {130 0 0 0-5491 {}}} CYCLES {}}
set a(0-5459) {AREA_SCORE {} NAME COMP_LOOP:k:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5348 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-128 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-5460 {}} {130 0 0 0-5491 {}}} CYCLES {}}
set a(0-5460) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#7 TYPE READSLICE PAR 0-5348 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-129 LOC {0 1.0 1 0.0 1 0.0 1 0.30374999999999996} PREDS {{259 0 0 0-5459 {}}} SUCCS {{259 0 0 0-5461 {}} {130 0 0 0-5491 {}}} CYCLES {}}
set a(0-5461) {AREA_SCORE {} NAME VEC_LOOP:conc#3 TYPE CONCATENATE PAR 0-5348 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-130 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 1 0.30374999999999996} PREDS {{259 0 0 0-5460 {}}} SUCCS {{258 0 0 0-5463 {}} {130 0 0 0-5491 {}}} CYCLES {}}
set a(0-5462) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-5348 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-131 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 1 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-5463 {}} {130 0 0 0-5491 {}}} CYCLES {}}
set a(0-5463) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#19 TYPE ACCU DELAY {1.03 ns} PAR 0-5348 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-132 LOC {1 0.0 1 0.30374999999999996 1 0.30374999999999996 1 0.43312487499999996 1 0.43312487499999996} PREDS {{259 0 0 0-5462 {}} {258 0 0 0-5461 {}}} SUCCS {{258 0 0 0-5466 {}} {130 0 0 0-5491 {}}} CYCLES {}}
set a(0-5464) {AREA_SCORE {} NAME VEC_LOOP:j:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5348 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-133 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.433125} PREDS {{774 0 0 0-5492 {}}} SUCCS {{259 0 0 0-5465 {}} {130 0 0 0-5491 {}} {256 0 0 0-5492 {}}} CYCLES {}}
set a(0-5465) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-5348 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-134 LOC {0 1.0 1 0.0 1 0.0 1 0.433125} PREDS {{259 0 0 0-5464 {}}} SUCCS {{259 0 0 0-5466 {}} {130 0 0 0-5491 {}}} CYCLES {}}
set a(0-5466) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-2:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-5348 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-135 LOC {1 0.129375 1 0.433125 1 0.433125 1 0.562499875 1 0.562499875} PREDS {{259 0 0 0-5465 {}} {258 0 0 0-5463 {}}} SUCCS {{259 0 3.000 0-5467 {}} {258 0 3.000 0-5486 {}} {130 0 0 0-5491 {}}} CYCLES {}}
set a(0-5467) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5348 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-136 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-5466 {}} {774 0 3.000 0-5486 {}} {774 0 3.000 0-5473 {}}} SUCCS {{259 0 0 0-5468 {}} {256 0 0 0-5473 {}} {258 0 0 0-5474 {}} {256 0 0 0-5486 {}} {130 0 0 0-5491 {}}} CYCLES {}}
set a(0-5468) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-2:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-5348 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-137 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-5467 {}} {258 0 0 0-5458 {}}} SUCCS {{259 0 0 0-5469 {}} {130 0 0 0-5491 {}}} CYCLES {}}
set a(0-5469) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.base TYPE {C-CORE PORT} PAR 0-5348 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-138 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-5468 {}} {128 0 0 0-5471 {}}} SUCCS {{258 0 0 0-5471 {}} {130 0 0 0-5491 {}}} CYCLES {}}
set a(0-5470) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.m TYPE {C-CORE PORT} PAR 0-5348 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-139 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-5471 {}}} SUCCS {{259 0 0 0-5471 {}} {130 0 0 0-5491 {}}} CYCLES {}}
set a(0-5471) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_0a37945888dd1e74de5ead9499a92e0360eb() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-2:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-5348 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-140 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-5470 {}} {258 0 0 0-5469 {}}} SUCCS {{128 0 0 0-5469 {}} {128 0 0 0-5470 {}} {259 0 0 0-5472 {}}} CYCLES {}}
set a(0-5472) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.return TYPE {C-CORE PORT} PAR 0-5348 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-141 LOC {3 0.04 3 0.5625 3 0.5625 5 0.5625} PREDS {{259 0 0 0-5471 {}}} SUCCS {{259 0 3.000 0-5473 {}} {130 0 0 0-5491 {}}} CYCLES {}}
set a(0-5473) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5348 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-142 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-5473 {}} {259 0 3.000 0-5472 {}} {256 0 0 0-5467 {}} {256 0 0 0-5458 {}} {258 0 3.000 0-5457 {}} {774 0 0 0-5486 {}}} SUCCS {{774 0 3.000 0-5458 {}} {774 0 3.000 0-5467 {}} {774 0 0 0-5473 {}} {258 0 0 0-5486 {}} {130 0 0 0-5491 {}}} CYCLES {}}
set a(0-5474) {AREA_SCORE {} NAME COMP_LOOP-2:factor2:not TYPE NOT PAR 0-5348 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-143 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-5467 {}}} SUCCS {{259 0 0 0-5475 {}} {130 0 0 0-5491 {}}} CYCLES {}}
set a(0-5475) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-2:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-5348 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-144 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-5474 {}} {258 0 0 0-5458 {}}} SUCCS {{259 0 0 0-5476 {}} {130 0 0 0-5491 {}}} CYCLES {}}
set a(0-5476) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.base TYPE {C-CORE PORT} PAR 0-5348 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-145 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-5475 {}} {128 0 0 0-5478 {}}} SUCCS {{258 0 0 0-5478 {}} {130 0 0 0-5491 {}}} CYCLES {}}
set a(0-5477) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.m TYPE {C-CORE PORT} PAR 0-5348 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-146 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-5478 {}}} SUCCS {{259 0 0 0-5478 {}} {130 0 0 0-5491 {}}} CYCLES {}}
set a(0-5478) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_35e8763e05b723902e0a11aa8bf94b5d6374() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-2:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-5348 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-147 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-5477 {}} {258 0 0 0-5476 {}}} SUCCS {{128 0 0 0-5476 {}} {128 0 0 0-5477 {}} {259 0 0 0-5479 {}}} CYCLES {}}
set a(0-5479) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.return TYPE {C-CORE PORT} PAR 0-5348 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-148 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-5478 {}}} SUCCS {{259 0 0 0-5480 {}} {130 0 0 0-5491 {}}} CYCLES {}}
set a(0-5480) {AREA_SCORE {} NAME COMP_LOOP-2:mult.x TYPE {C-CORE PORT} PAR 0-5348 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-149 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-5479 {}} {128 0 0 0-5484 {}}} SUCCS {{258 0 0 0-5484 {}} {130 0 0 0-5491 {}}} CYCLES {}}
set a(0-5481) {AREA_SCORE {} NAME COMP_LOOP-2:mult.y TYPE {C-CORE PORT} PAR 0-5348 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-150 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-5484 {}}} SUCCS {{258 0 0 0-5484 {}} {130 0 0 0-5491 {}}} CYCLES {}}
set a(0-5482) {AREA_SCORE {} NAME COMP_LOOP-2:mult.y_ TYPE {C-CORE PORT} PAR 0-5348 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-151 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-5484 {}}} SUCCS {{258 0 0 0-5484 {}} {130 0 0 0-5491 {}}} CYCLES {}}
set a(0-5483) {AREA_SCORE {} NAME COMP_LOOP-2:mult.p TYPE {C-CORE PORT} PAR 0-5348 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-152 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-5484 {}}} SUCCS {{259 0 0 0-5484 {}} {130 0 0 0-5491 {}}} CYCLES {}}
set a(0-5484) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() QUANTITY 1 MULTICYCLE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() MINCLKPRD 8.38 NAME COMP_LOOP-2:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-5348 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-153 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-5483 {}} {258 0 0 0-5482 {}} {258 0 0 0-5481 {}} {258 0 0 0-5480 {}}} SUCCS {{128 0 0 0-5480 {}} {128 0 0 0-5481 {}} {128 0 0 0-5482 {}} {128 0 0 0-5483 {}} {259 0 0 0-5485 {}}} CYCLES {}}
set a(0-5485) {AREA_SCORE {} NAME COMP_LOOP-2:mult.return TYPE {C-CORE PORT} PAR 0-5348 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-154 LOC {6 0.04 6 0.5625 6 0.5625 6 0.5625} PREDS {{259 0 0 0-5484 {}}} SUCCS {{259 0 3.000 0-5486 {}} {130 0 0 0-5491 {}}} CYCLES {}}
set a(0-5486) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5348 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-155 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-5486 {}} {259 0 3.000 0-5485 {}} {258 0 0 0-5473 {}} {256 0 0 0-5467 {}} {258 0 3.000 0-5466 {}} {256 0 0 0-5458 {}}} SUCCS {{774 0 3.000 0-5458 {}} {774 0 3.000 0-5467 {}} {774 0 0 0-5473 {}} {774 0 0 0-5486 {}} {130 0 0 0-5491 {}}} CYCLES {}}
set a(0-5487) {AREA_SCORE {} NAME VEC_LOOP:j:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5348 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-156 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-5492 {}}} SUCCS {{259 0 0 0-5488 {}} {130 0 0 0-5491 {}} {256 0 0 0-5492 {}}} CYCLES {}}
set a(0-5488) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-5348 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-157 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-5487 {}}} SUCCS {{259 0 0 0-5489 {}} {130 0 0 0-5491 {}}} CYCLES {}}
set a(0-5489) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-2:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-5348 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-158 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-5488 {}}} SUCCS {{259 0 0 0-5490 {}} {130 0 0 0-5491 {}} {258 0 0 0-5492 {}}} CYCLES {}}
set a(0-5490) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-5348 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-159 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-5489 {}}} SUCCS {{259 0 0 0-5491 {}}} CYCLES {}}
set a(0-5491) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-5348 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-160 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-5490 {}} {130 0 0 0-5489 {}} {130 0 0 0-5488 {}} {130 0 0 0-5487 {}} {130 0 0 0-5486 {}} {130 0 0 0-5485 {}} {130 0 0 0-5483 {}} {130 0 0 0-5482 {}} {130 0 0 0-5481 {}} {130 0 0 0-5480 {}} {130 0 0 0-5479 {}} {130 0 0 0-5477 {}} {130 0 0 0-5476 {}} {130 0 0 0-5475 {}} {130 0 0 0-5474 {}} {130 0 0 0-5473 {}} {130 0 0 0-5472 {}} {130 0 0 0-5470 {}} {130 0 0 0-5469 {}} {130 0 0 0-5468 {}} {130 0 0 0-5467 {}} {130 0 0 0-5466 {}} {130 0 0 0-5465 {}} {130 0 0 0-5464 {}} {130 0 0 0-5463 {}} {130 0 0 0-5462 {}} {130 0 0 0-5461 {}} {130 0 0 0-5460 {}} {130 0 0 0-5459 {}} {130 0 0 0-5458 {}} {130 0 0 0-5457 {}} {130 0 0 0-5456 {}} {130 0 0 0-5455 {}} {130 0 0 0-5454 {}} {130 0 0 0-5453 {}} {130 0 0 0-5452 {}}} SUCCS {{129 0 0 0-5492 {}}} CYCLES {}}
set a(0-5492) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0)#2.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5348 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-5492 {}} {129 0 0 0-5491 {}} {258 0 0 0-5489 {}} {256 0 0 0-5487 {}} {256 0 0 0-5464 {}} {256 0 0 0-5452 {}}} SUCCS {{774 0 0 0-5452 {}} {774 0 0 0-5464 {}} {774 0 0 0-5487 {}} {772 0 0 0-5492 {}}} CYCLES {}}
set a(0-5348) {CHI {0-5452 0-5453 0-5454 0-5455 0-5456 0-5457 0-5458 0-5459 0-5460 0-5461 0-5462 0-5463 0-5464 0-5465 0-5466 0-5467 0-5468 0-5469 0-5470 0-5471 0-5472 0-5473 0-5474 0-5475 0-5476 0-5477 0-5478 0-5479 0-5480 0-5481 0-5482 0-5483 0-5484 0-5485 0-5486 0-5487 0-5488 0-5489 0-5490 0-5491 0-5492} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {4550 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 4550 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 4550 NAME COMP_LOOP-2:VEC_LOOP TYPE LOOP DELAY {45510.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-161 LOC {4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-5451 {}} {258 0 0 0-5450 {}} {258 0 0 0-5449 {}} {130 0 0 0-5448 {}} {130 0 0 0-5447 {}} {130 0 0 0-5446 {}} {130 0 0 0-5445 {}} {130 0 0 0-5444 {}} {64 0 0 0-5443 {}} {64 0 0 0-5347 {}} {774 0 0 0-6366 {}}} SUCCS {{772 0 0 0-5451 {}} {131 0 0 0-5493 {}} {130 0 0 0-5494 {}} {130 0 0 0-5495 {}} {130 0 0 0-5496 {}} {130 0 0 0-5497 {}} {130 0 0 0-5498 {}} {130 0 0 0-5499 {}} {130 0 0 0-5500 {}} {130 0 0 0-5501 {}} {130 0 0 0-5502 {}} {64 0 0 0-5349 {}} {256 0 0 0-6366 {}}} CYCLES {}}
set a(0-5493) {AREA_SCORE {} NAME COMP_LOOP-3:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-162 LOC {4 1.0 5 0.8687499999999999 5 0.8687499999999999 5 0.8687499999999999} PREDS {{131 0 0 0-5348 {}}} SUCCS {{259 0 0 0-5494 {}} {130 0 0 0-5502 {}}} CYCLES {}}
set a(0-5494) {AREA_SCORE {} NAME COMP_LOOP-3:not#3 TYPE NOT PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-163 LOC {4 1.0 5 0.8687499999999999 5 0.8687499999999999 5 0.8687499999999999} PREDS {{259 0 0 0-5493 {}} {130 0 0 0-5348 {}}} SUCCS {{259 0 0 0-5495 {}} {130 0 0 0-5502 {}}} CYCLES {}}
set a(0-5495) {AREA_SCORE {} NAME COMP_LOOP-3:COMP_LOOP:conc TYPE CONCATENATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-164 LOC {4 1.0 5 0.8687499999999999 5 0.8687499999999999 5 0.8687499999999999} PREDS {{259 0 0 0-5494 {}} {130 0 0 0-5348 {}}} SUCCS {{258 0 0 0-5499 {}} {130 0 0 0-5502 {}}} CYCLES {}}
set a(0-5496) {AREA_SCORE {} NAME COMP_LOOP:k:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-165 LOC {4 1.0 5 0.0 5 0.0 5 0.0 5 0.8687499999999999} PREDS {{130 0 0 0-5348 {}} {774 0 0 0-6366 {}}} SUCCS {{259 0 0 0-5497 {}} {130 0 0 0-5502 {}} {256 0 0 0-6366 {}}} CYCLES {}}
set a(0-5497) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#8 TYPE READSLICE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-166 LOC {4 1.0 5 0.0 5 0.0 5 0.8687499999999999} PREDS {{259 0 0 0-5496 {}} {130 0 0 0-5348 {}}} SUCCS {{259 0 0 0-5498 {}} {130 0 0 0-5502 {}}} CYCLES {}}
set a(0-5498) {AREA_SCORE {} NAME COMP_LOOP:conc#6 TYPE CONCATENATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-167 LOC {4 1.0 5 0.8687499999999999 5 0.8687499999999999 5 0.8687499999999999} PREDS {{259 0 0 0-5497 {}} {130 0 0 0-5348 {}}} SUCCS {{259 0 0 0-5499 {}} {130 0 0 0-5502 {}}} CYCLES {}}
set a(0-5499) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-3:acc TYPE ACCU DELAY {1.05 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-168 LOC {5 0.0 5 0.8687499999999999 5 0.8687499999999999 5 0.9999998749999999 5 0.9999998749999999} PREDS {{259 0 0 0-5498 {}} {258 0 0 0-5495 {}} {130 0 0 0-5348 {}}} SUCCS {{259 0 0 0-5500 {}} {130 0 0 0-5502 {}}} CYCLES {}}
set a(0-5500) {AREA_SCORE {} NAME COMP_LOOP-3:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-169 LOC {5 0.13125 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-5499 {}} {130 0 0 0-5348 {}}} SUCCS {{259 0 0 0-5501 {}} {130 0 0 0-5502 {}}} CYCLES {}}
set a(0-5501) {AREA_SCORE {} NAME COMP_LOOP-3:not TYPE NOT PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-170 LOC {5 0.13125 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-5500 {}} {130 0 0 0-5348 {}}} SUCCS {{259 0 0 0-5502 {}}} CYCLES {}}
set a(0-5502) {AREA_SCORE {} NAME COMP_LOOP-3:break(COMP_LOOP) TYPE TERMINATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-171 LOC {5 0.13125 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-5501 {}} {130 0 0 0-5500 {}} {130 0 0 0-5499 {}} {130 0 0 0-5498 {}} {130 0 0 0-5497 {}} {130 0 0 0-5496 {}} {130 0 0 0-5495 {}} {130 0 0 0-5494 {}} {130 0 0 0-5493 {}} {130 0 0 0-5348 {}}} SUCCS {{128 0 0 0-5512 {}} {64 0 0 0-5349 {}}} CYCLES {}}
set a(0-5503) {AREA_SCORE 8.74 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,10) QUANTITY 1 NAME COMP_LOOP-3:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-172 LOC {1 0.118125 2 0.4671844 2 0.4671844 2 0.535934275 4 0.098434275} PREDS {{258 0 0 0-5378 {}}} SUCCS {{258 0 0 0-5507 {}} {130 0 0 0-5349 {}} {258 0 0 0-5756 {}} {258 0 0 0-6005 {}} {258 0 0 0-6253 {}}} CYCLES {}}
set a(0-5504) {AREA_SCORE {} NAME COMP_LOOP:k:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-173 LOC {0 1.0 2 0.0 2 0.0 2 0.0 4 0.09843439999999999} PREDS {{774 0 0 0-6366 {}}} SUCCS {{259 0 0 0-5505 {}} {130 0 0 0-5349 {}} {256 0 0 0-6366 {}}} CYCLES {}}
set a(0-5505) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#9 TYPE READSLICE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-174 LOC {0 1.0 2 0.0 2 0.0 4 0.09843439999999999} PREDS {{259 0 0 0-5504 {}}} SUCCS {{259 0 0 0-5506 {}} {130 0 0 0-5349 {}}} CYCLES {}}
set a(0-5506) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#2 TYPE CONCATENATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-175 LOC {0 1.0 2 0.5359343999999999 2 0.5359343999999999 4 0.09843439999999999} PREDS {{259 0 0 0-5505 {}}} SUCCS {{259 0 0 0-5507 {}} {130 0 0 0-5349 {}}} CYCLES {}}
set a(0-5507) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-3:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-176 LOC {1 0.18687499999999999 2 0.5359343999999999 2 0.5359343999999999 2 0.9999998774999999 4 0.5624998775} PREDS {{259 0 0 0-5506 {}} {258 0 0 0-5503 {}}} SUCCS {{259 0 0 0-5508 {}} {258 0 0 0-5510 {}} {130 0 0 0-5349 {}}} CYCLES {}}
set a(0-5508) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#31 TYPE CONCATENATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-177 LOC {1 0.6509406 4 0.5625 4 0.5625 4 0.5625} PREDS {{259 0 0 0-5507 {}}} SUCCS {{259 0 3.000 0-5509 {}} {130 0 0 0-5349 {}}} CYCLES {}}
set a(0-5509) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-178 LOC {2 1.0 4 0.95 4 1.0 5 0.2999998749999999 5 0.2999998749999999} PREDS {{259 0 3.000 0-5508 {}}} SUCCS {{258 0 0 0-5349 {}}} CYCLES {}}
set a(0-5510) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#1 TYPE CONCATENATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-179 LOC {1 0.6509406 4 0.5625 4 0.5625 4 0.5625} PREDS {{258 0 0 0-5507 {}}} SUCCS {{259 0 3.000 0-5511 {}} {130 0 0 0-5349 {}}} CYCLES {}}
set a(0-5511) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-180 LOC {2 1.0 4 0.95 4 1.0 5 0.2999998749999999 5 0.2999998749999999} PREDS {{259 0 3.000 0-5510 {}}} SUCCS {{258 0 0 0-5349 {}}} CYCLES {}}
set a(0-5512) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-181 LOC {5 0.0 5 1.0 5 1.0 5 1.0 5 1.0} PREDS {{128 0 0 0-5502 {}} {772 0 0 0-5349 {}}} SUCCS {{259 0 0 0-5349 {}}} CYCLES {}}
set a(0-5513) {AREA_SCORE {} NAME VEC_LOOP:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5349 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-182 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.435} PREDS {{774 0 0 0-5559 {}}} SUCCS {{259 0 0 0-5514 {}} {130 0 0 0-5558 {}} {256 0 0 0-5559 {}}} CYCLES {}}
set a(0-5514) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#3)(9-1) TYPE READSLICE PAR 0-5349 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-183 LOC {0 1.0 1 0.0 1 0.0 1 0.435} PREDS {{259 0 0 0-5513 {}}} SUCCS {{258 0 0 0-5518 {}} {130 0 0 0-5558 {}}} CYCLES {}}
set a(0-5515) {AREA_SCORE {} NAME COMP_LOOP:k:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5349 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-184 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.435} PREDS {} SUCCS {{259 0 0 0-5516 {}} {130 0 0 0-5558 {}}} CYCLES {}}
set a(0-5516) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#10 TYPE READSLICE PAR 0-5349 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-185 LOC {0 1.0 1 0.0 1 0.0 1 0.435} PREDS {{259 0 0 0-5515 {}}} SUCCS {{259 0 0 0-5517 {}} {130 0 0 0-5558 {}}} CYCLES {}}
set a(0-5517) {AREA_SCORE {} NAME VEC_LOOP:conc#4 TYPE CONCATENATE PAR 0-5349 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-186 LOC {0 1.0 1 0.435 1 0.435 1 0.435} PREDS {{259 0 0 0-5516 {}}} SUCCS {{259 0 0 0-5518 {}} {130 0 0 0-5558 {}}} CYCLES {}}
set a(0-5518) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 2 NAME VEC_LOOP:acc#11 TYPE ACCU DELAY {1.02 ns} PAR 0-5349 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-187 LOC {1 0.0 1 0.435 1 0.435 1 0.562499875 1 0.562499875} PREDS {{259 0 0 0-5517 {}} {258 0 0 0-5514 {}}} SUCCS {{258 0 0 0-5521 {}} {258 0 0 0-5539 {}} {130 0 0 0-5558 {}}} CYCLES {}}
set a(0-5519) {AREA_SCORE {} NAME VEC_LOOP:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5349 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-188 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.5625} PREDS {{774 0 0 0-5559 {}}} SUCCS {{259 0 0 0-5520 {}} {130 0 0 0-5558 {}} {256 0 0 0-5559 {}}} CYCLES {}}
set a(0-5520) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#3)(0)#1 TYPE READSLICE PAR 0-5349 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-189 LOC {0 1.0 1 0.0 1 0.0 1 0.5625} PREDS {{259 0 0 0-5519 {}}} SUCCS {{259 0 0 0-5521 {}} {130 0 0 0-5558 {}}} CYCLES {}}
set a(0-5521) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-5349 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-190 LOC {1 0.1275 1 0.5625 1 0.5625 1 0.5625} PREDS {{259 0 0 0-5520 {}} {258 0 0 0-5518 {}}} SUCCS {{259 0 3.000 0-5522 {}} {130 0 0 0-5558 {}}} CYCLES {}}
set a(0-5522) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5349 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-191 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-5521 {}} {774 0 3.000 0-5553 {}} {774 0 3.000 0-5540 {}}} SUCCS {{258 0 0 0-5532 {}} {256 0 0 0-5540 {}} {258 0 0 0-5542 {}} {256 0 0 0-5553 {}} {130 0 0 0-5558 {}}} CYCLES {}}
set a(0-5523) {AREA_SCORE {} NAME COMP_LOOP:k:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5349 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-192 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-5524 {}} {130 0 0 0-5558 {}}} CYCLES {}}
set a(0-5524) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#11 TYPE READSLICE PAR 0-5349 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-193 LOC {0 1.0 1 0.0 1 0.0 1 0.30374999999999996} PREDS {{259 0 0 0-5523 {}}} SUCCS {{259 0 0 0-5525 {}} {130 0 0 0-5558 {}}} CYCLES {}}
set a(0-5525) {AREA_SCORE {} NAME VEC_LOOP:conc#5 TYPE CONCATENATE PAR 0-5349 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-194 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 1 0.30374999999999996} PREDS {{259 0 0 0-5524 {}}} SUCCS {{258 0 0 0-5527 {}} {130 0 0 0-5558 {}}} CYCLES {}}
set a(0-5526) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-5349 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-195 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 1 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-5527 {}} {130 0 0 0-5558 {}}} CYCLES {}}
set a(0-5527) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#20 TYPE ACCU DELAY {1.03 ns} PAR 0-5349 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-196 LOC {1 0.0 1 0.30374999999999996 1 0.30374999999999996 1 0.43312487499999996 1 0.43312487499999996} PREDS {{259 0 0 0-5526 {}} {258 0 0 0-5525 {}}} SUCCS {{258 0 0 0-5530 {}} {130 0 0 0-5558 {}}} CYCLES {}}
set a(0-5528) {AREA_SCORE {} NAME VEC_LOOP:j:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5349 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-197 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.433125} PREDS {{774 0 0 0-5559 {}}} SUCCS {{259 0 0 0-5529 {}} {130 0 0 0-5558 {}} {256 0 0 0-5559 {}}} CYCLES {}}
set a(0-5529) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-5349 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-198 LOC {0 1.0 1 0.0 1 0.0 1 0.433125} PREDS {{259 0 0 0-5528 {}}} SUCCS {{259 0 0 0-5530 {}} {130 0 0 0-5558 {}}} CYCLES {}}
set a(0-5530) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-3:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-5349 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-199 LOC {1 0.129375 1 0.433125 1 0.433125 1 0.562499875 1 0.562499875} PREDS {{259 0 0 0-5529 {}} {258 0 0 0-5527 {}}} SUCCS {{259 0 3.000 0-5531 {}} {258 0 3.000 0-5553 {}} {130 0 0 0-5558 {}}} CYCLES {}}
set a(0-5531) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#5 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5349 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-200 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-5530 {}} {774 0 3.000 0-5553 {}} {774 0 3.000 0-5540 {}}} SUCCS {{259 0 0 0-5532 {}} {256 0 0 0-5540 {}} {258 0 0 0-5541 {}} {256 0 0 0-5553 {}} {130 0 0 0-5558 {}}} CYCLES {}}
set a(0-5532) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-3:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-5349 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-201 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-5531 {}} {258 0 0 0-5522 {}}} SUCCS {{259 0 0 0-5533 {}} {130 0 0 0-5558 {}}} CYCLES {}}
set a(0-5533) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.base TYPE {C-CORE PORT} PAR 0-5349 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-202 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-5532 {}} {128 0 0 0-5535 {}}} SUCCS {{258 0 0 0-5535 {}} {130 0 0 0-5558 {}}} CYCLES {}}
set a(0-5534) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.m TYPE {C-CORE PORT} PAR 0-5349 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-203 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-5535 {}}} SUCCS {{259 0 0 0-5535 {}} {130 0 0 0-5558 {}}} CYCLES {}}
set a(0-5535) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_0a37945888dd1e74de5ead9499a92e0360eb() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-3:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-5349 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-204 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-5534 {}} {258 0 0 0-5533 {}}} SUCCS {{128 0 0 0-5533 {}} {128 0 0 0-5534 {}} {259 0 0 0-5536 {}}} CYCLES {}}
set a(0-5536) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.return TYPE {C-CORE PORT} PAR 0-5349 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-205 LOC {3 0.04 3 0.5625 3 0.5625 5 0.5625} PREDS {{259 0 0 0-5535 {}}} SUCCS {{258 0 3.000 0-5540 {}} {130 0 0 0-5558 {}}} CYCLES {}}
set a(0-5537) {AREA_SCORE {} NAME VEC_LOOP:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5349 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-206 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.5625} PREDS {{774 0 0 0-5559 {}}} SUCCS {{259 0 0 0-5538 {}} {130 0 0 0-5558 {}} {256 0 0 0-5559 {}}} CYCLES {}}
set a(0-5538) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#3)(0) TYPE READSLICE PAR 0-5349 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-207 LOC {0 1.0 1 0.0 1 0.0 5 0.5625} PREDS {{259 0 0 0-5537 {}}} SUCCS {{259 0 0 0-5539 {}} {130 0 0 0-5558 {}}} CYCLES {}}
set a(0-5539) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-5349 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-208 LOC {1 0.1275 3 0.5625 3 0.5625 5 0.5625} PREDS {{259 0 0 0-5538 {}} {258 0 0 0-5518 {}}} SUCCS {{259 0 3.000 0-5540 {}} {130 0 0 0-5558 {}}} CYCLES {}}
set a(0-5540) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5349 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-209 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-5540 {}} {259 0 3.000 0-5539 {}} {258 0 3.000 0-5536 {}} {256 0 0 0-5531 {}} {256 0 0 0-5522 {}} {774 0 0 0-5553 {}}} SUCCS {{774 0 3.000 0-5522 {}} {774 0 3.000 0-5531 {}} {774 0 0 0-5540 {}} {258 0 0 0-5553 {}} {130 0 0 0-5558 {}}} CYCLES {}}
set a(0-5541) {AREA_SCORE {} NAME COMP_LOOP-3:factor2:not TYPE NOT PAR 0-5349 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-210 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-5531 {}}} SUCCS {{259 0 0 0-5542 {}} {130 0 0 0-5558 {}}} CYCLES {}}
set a(0-5542) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-3:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-5349 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-211 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-5541 {}} {258 0 0 0-5522 {}}} SUCCS {{259 0 0 0-5543 {}} {130 0 0 0-5558 {}}} CYCLES {}}
set a(0-5543) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.base TYPE {C-CORE PORT} PAR 0-5349 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-212 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-5542 {}} {128 0 0 0-5545 {}}} SUCCS {{258 0 0 0-5545 {}} {130 0 0 0-5558 {}}} CYCLES {}}
set a(0-5544) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.m TYPE {C-CORE PORT} PAR 0-5349 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-213 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-5545 {}}} SUCCS {{259 0 0 0-5545 {}} {130 0 0 0-5558 {}}} CYCLES {}}
set a(0-5545) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_35e8763e05b723902e0a11aa8bf94b5d6374() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-3:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-5349 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-214 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-5544 {}} {258 0 0 0-5543 {}}} SUCCS {{128 0 0 0-5543 {}} {128 0 0 0-5544 {}} {259 0 0 0-5546 {}}} CYCLES {}}
set a(0-5546) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.return TYPE {C-CORE PORT} PAR 0-5349 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-215 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-5545 {}}} SUCCS {{259 0 0 0-5547 {}} {130 0 0 0-5558 {}}} CYCLES {}}
set a(0-5547) {AREA_SCORE {} NAME COMP_LOOP-3:mult.x TYPE {C-CORE PORT} PAR 0-5349 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-216 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-5546 {}} {128 0 0 0-5551 {}}} SUCCS {{258 0 0 0-5551 {}} {130 0 0 0-5558 {}}} CYCLES {}}
set a(0-5548) {AREA_SCORE {} NAME COMP_LOOP-3:mult.y TYPE {C-CORE PORT} PAR 0-5349 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-217 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-5551 {}}} SUCCS {{258 0 0 0-5551 {}} {130 0 0 0-5558 {}}} CYCLES {}}
set a(0-5549) {AREA_SCORE {} NAME COMP_LOOP-3:mult.y_ TYPE {C-CORE PORT} PAR 0-5349 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-218 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-5551 {}}} SUCCS {{258 0 0 0-5551 {}} {130 0 0 0-5558 {}}} CYCLES {}}
set a(0-5550) {AREA_SCORE {} NAME COMP_LOOP-3:mult.p TYPE {C-CORE PORT} PAR 0-5349 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-219 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-5551 {}}} SUCCS {{259 0 0 0-5551 {}} {130 0 0 0-5558 {}}} CYCLES {}}
set a(0-5551) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() QUANTITY 1 MULTICYCLE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() MINCLKPRD 8.38 NAME COMP_LOOP-3:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-5349 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-220 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-5550 {}} {258 0 0 0-5549 {}} {258 0 0 0-5548 {}} {258 0 0 0-5547 {}}} SUCCS {{128 0 0 0-5547 {}} {128 0 0 0-5548 {}} {128 0 0 0-5549 {}} {128 0 0 0-5550 {}} {259 0 0 0-5552 {}}} CYCLES {}}
set a(0-5552) {AREA_SCORE {} NAME COMP_LOOP-3:mult.return TYPE {C-CORE PORT} PAR 0-5349 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-221 LOC {6 0.04 6 0.5625 6 0.5625 6 0.5625} PREDS {{259 0 0 0-5551 {}}} SUCCS {{259 0 3.000 0-5553 {}} {130 0 0 0-5558 {}}} CYCLES {}}
set a(0-5553) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5349 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-222 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-5553 {}} {259 0 3.000 0-5552 {}} {258 0 0 0-5540 {}} {256 0 0 0-5531 {}} {258 0 3.000 0-5530 {}} {256 0 0 0-5522 {}}} SUCCS {{774 0 3.000 0-5522 {}} {774 0 3.000 0-5531 {}} {774 0 0 0-5540 {}} {774 0 0 0-5553 {}} {130 0 0 0-5558 {}}} CYCLES {}}
set a(0-5554) {AREA_SCORE {} NAME VEC_LOOP:j:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5349 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-223 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-5559 {}}} SUCCS {{259 0 0 0-5555 {}} {130 0 0 0-5558 {}} {256 0 0 0-5559 {}}} CYCLES {}}
set a(0-5555) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-5349 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-224 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-5554 {}}} SUCCS {{259 0 0 0-5556 {}} {130 0 0 0-5558 {}}} CYCLES {}}
set a(0-5556) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-3:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-5349 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-225 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-5555 {}}} SUCCS {{259 0 0 0-5557 {}} {130 0 0 0-5558 {}} {258 0 0 0-5559 {}}} CYCLES {}}
set a(0-5557) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-5349 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-226 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-5556 {}}} SUCCS {{259 0 0 0-5558 {}}} CYCLES {}}
set a(0-5558) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-5349 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-227 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-5557 {}} {130 0 0 0-5556 {}} {130 0 0 0-5555 {}} {130 0 0 0-5554 {}} {130 0 0 0-5553 {}} {130 0 0 0-5552 {}} {130 0 0 0-5550 {}} {130 0 0 0-5549 {}} {130 0 0 0-5548 {}} {130 0 0 0-5547 {}} {130 0 0 0-5546 {}} {130 0 0 0-5544 {}} {130 0 0 0-5543 {}} {130 0 0 0-5542 {}} {130 0 0 0-5541 {}} {130 0 0 0-5540 {}} {130 0 0 0-5539 {}} {130 0 0 0-5538 {}} {130 0 0 0-5537 {}} {130 0 0 0-5536 {}} {130 0 0 0-5534 {}} {130 0 0 0-5533 {}} {130 0 0 0-5532 {}} {130 0 0 0-5531 {}} {130 0 0 0-5530 {}} {130 0 0 0-5529 {}} {130 0 0 0-5528 {}} {130 0 0 0-5527 {}} {130 0 0 0-5526 {}} {130 0 0 0-5525 {}} {130 0 0 0-5524 {}} {130 0 0 0-5523 {}} {130 0 0 0-5522 {}} {130 0 0 0-5521 {}} {130 0 0 0-5520 {}} {130 0 0 0-5519 {}} {130 0 0 0-5518 {}} {130 0 0 0-5517 {}} {130 0 0 0-5516 {}} {130 0 0 0-5515 {}} {130 0 0 0-5514 {}} {130 0 0 0-5513 {}}} SUCCS {{129 0 0 0-5559 {}}} CYCLES {}}
set a(0-5559) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0)#3.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5349 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-5559 {}} {129 0 0 0-5558 {}} {258 0 0 0-5556 {}} {256 0 0 0-5554 {}} {256 0 0 0-5537 {}} {256 0 0 0-5528 {}} {256 0 0 0-5519 {}} {256 0 0 0-5513 {}}} SUCCS {{774 0 0 0-5513 {}} {774 0 0 0-5519 {}} {774 0 0 0-5528 {}} {774 0 0 0-5537 {}} {774 0 0 0-5554 {}} {772 0 0 0-5559 {}}} CYCLES {}}
set a(0-5349) {CHI {0-5513 0-5514 0-5515 0-5516 0-5517 0-5518 0-5519 0-5520 0-5521 0-5522 0-5523 0-5524 0-5525 0-5526 0-5527 0-5528 0-5529 0-5530 0-5531 0-5532 0-5533 0-5534 0-5535 0-5536 0-5537 0-5538 0-5539 0-5540 0-5541 0-5542 0-5543 0-5544 0-5545 0-5546 0-5547 0-5548 0-5549 0-5550 0-5551 0-5552 0-5553 0-5554 0-5555 0-5556 0-5557 0-5558 0-5559} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {4550 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 4550 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 4550 NAME COMP_LOOP-3:VEC_LOOP TYPE LOOP DELAY {45510.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-228 LOC {5 1.0 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-5512 {}} {258 0 0 0-5511 {}} {130 0 0 0-5510 {}} {258 0 0 0-5509 {}} {130 0 0 0-5508 {}} {130 0 0 0-5507 {}} {130 0 0 0-5506 {}} {130 0 0 0-5505 {}} {130 0 0 0-5504 {}} {130 0 0 0-5503 {}} {64 0 0 0-5502 {}} {64 0 0 0-5348 {}} {774 0 0 0-6366 {}}} SUCCS {{772 0 0 0-5512 {}} {131 0 0 0-5560 {}} {130 0 0 0-5561 {}} {130 0 0 0-5562 {}} {130 0 0 0-5563 {}} {130 0 0 0-5564 {}} {130 0 0 0-5565 {}} {130 0 0 0-5566 {}} {130 0 0 0-5567 {}} {130 0 0 0-5568 {}} {130 0 0 0-5569 {}} {64 0 0 0-5350 {}} {256 0 0 0-6366 {}}} CYCLES {}}
set a(0-5560) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(10-3) TYPE READSLICE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-229 LOC {5 1.0 6 0.8724999999999999 6 0.8724999999999999 6 0.8724999999999999} PREDS {{131 0 0 0-5349 {}}} SUCCS {{259 0 0 0-5561 {}} {130 0 0 0-5569 {}}} CYCLES {}}
set a(0-5561) {AREA_SCORE {} NAME COMP_LOOP-4:not#3 TYPE NOT PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-230 LOC {5 1.0 6 0.8724999999999999 6 0.8724999999999999 6 0.8724999999999999} PREDS {{259 0 0 0-5560 {}} {130 0 0 0-5349 {}}} SUCCS {{259 0 0 0-5562 {}} {130 0 0 0-5569 {}}} CYCLES {}}
set a(0-5562) {AREA_SCORE {} NAME COMP_LOOP-4:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-231 LOC {5 1.0 6 0.8724999999999999 6 0.8724999999999999 6 0.8724999999999999} PREDS {{259 0 0 0-5561 {}} {130 0 0 0-5349 {}}} SUCCS {{258 0 0 0-5566 {}} {130 0 0 0-5569 {}}} CYCLES {}}
set a(0-5563) {AREA_SCORE {} NAME COMP_LOOP:k:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-232 LOC {5 1.0 6 0.0 6 0.0 6 0.0 6 0.8724999999999999} PREDS {{130 0 0 0-5349 {}} {774 0 0 0-6366 {}}} SUCCS {{259 0 0 0-5564 {}} {130 0 0 0-5569 {}} {256 0 0 0-6366 {}}} CYCLES {}}
set a(0-5564) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#13 TYPE READSLICE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-233 LOC {5 1.0 6 0.0 6 0.0 6 0.8724999999999999} PREDS {{259 0 0 0-5563 {}} {130 0 0 0-5349 {}}} SUCCS {{259 0 0 0-5565 {}} {130 0 0 0-5569 {}}} CYCLES {}}
set a(0-5565) {AREA_SCORE {} NAME COMP_LOOP:conc#9 TYPE CONCATENATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-234 LOC {5 1.0 6 0.8724999999999999 6 0.8724999999999999 6 0.8724999999999999} PREDS {{259 0 0 0-5564 {}} {130 0 0 0-5349 {}}} SUCCS {{259 0 0 0-5566 {}} {130 0 0 0-5569 {}}} CYCLES {}}
set a(0-5566) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 2 NAME COMP_LOOP:acc TYPE ACCU DELAY {1.02 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-235 LOC {6 0.0 6 0.8724999999999999 6 0.8724999999999999 6 0.999999875 6 0.999999875} PREDS {{259 0 0 0-5565 {}} {258 0 0 0-5562 {}} {130 0 0 0-5349 {}}} SUCCS {{259 0 0 0-5567 {}} {130 0 0 0-5569 {}}} CYCLES {}}
set a(0-5567) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc)(8) TYPE READSLICE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-236 LOC {6 0.1275 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-5566 {}} {130 0 0 0-5349 {}}} SUCCS {{259 0 0 0-5568 {}} {130 0 0 0-5569 {}}} CYCLES {}}
set a(0-5568) {AREA_SCORE {} NAME COMP_LOOP-4:not TYPE NOT PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-237 LOC {6 0.1275 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-5567 {}} {130 0 0 0-5349 {}}} SUCCS {{259 0 0 0-5569 {}}} CYCLES {}}
set a(0-5569) {AREA_SCORE {} NAME COMP_LOOP-4:break(COMP_LOOP) TYPE TERMINATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-238 LOC {6 0.1275 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-5568 {}} {130 0 0 0-5567 {}} {130 0 0 0-5566 {}} {130 0 0 0-5565 {}} {130 0 0 0-5564 {}} {130 0 0 0-5563 {}} {130 0 0 0-5562 {}} {130 0 0 0-5561 {}} {130 0 0 0-5560 {}} {130 0 0 0-5349 {}}} SUCCS {{128 0 0 0-5576 {}} {64 0 0 0-5350 {}}} CYCLES {}}
set a(0-5570) {AREA_SCORE {} NAME COMP_LOOP:k:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-239 LOC {0 1.0 3 0.0 3 0.0 3 0.0 5 0.09843439999999999} PREDS {{774 0 0 0-6366 {}}} SUCCS {{259 0 0 0-5571 {}} {130 0 0 0-5350 {}} {256 0 0 0-6366 {}}} CYCLES {}}
set a(0-5571) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#3 TYPE READSLICE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-240 LOC {0 1.0 3 0.0 3 0.0 5 0.09843439999999999} PREDS {{259 0 0 0-5570 {}}} SUCCS {{259 0 0 0-5572 {}} {130 0 0 0-5350 {}}} CYCLES {}}
set a(0-5572) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#3 TYPE CONCATENATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-241 LOC {0 1.0 3 0.5359343999999999 3 0.5359343999999999 5 0.09843439999999999} PREDS {{259 0 0 0-5571 {}}} SUCCS {{259 0 0 0-5573 {}} {130 0 0 0-5350 {}}} CYCLES {}}
set a(0-5573) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-4:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-242 LOC {1 0.18687499999999999 3 0.5359343999999999 3 0.5359343999999999 3 0.9999998774999999 5 0.5624998775} PREDS {{259 0 0 0-5572 {}} {258 0 0 0-5444 {}}} SUCCS {{259 0 3.000 0-5574 {}} {258 0 3.000 0-5575 {}} {130 0 0 0-5350 {}}} CYCLES {}}
set a(0-5574) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-243 LOC {2 1.0 5 0.95 5 1.0 6 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.000 0-5573 {}}} SUCCS {{258 0 0 0-5350 {}}} CYCLES {}}
set a(0-5575) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-244 LOC {2 1.0 5 0.95 5 1.0 6 0.2999998749999999 6 0.2999998749999999} PREDS {{258 0 3.000 0-5573 {}}} SUCCS {{258 0 0 0-5350 {}}} CYCLES {}}
set a(0-5576) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-245 LOC {6 0.0 6 1.0 6 1.0 6 1.0 6 1.0} PREDS {{128 0 0 0-5569 {}} {772 0 0 0-5350 {}}} SUCCS {{259 0 0 0-5350 {}}} CYCLES {}}
set a(0-5577) {AREA_SCORE {} NAME VEC_LOOP:j:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5350 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-246 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.433125} PREDS {{774 0 0 0-5617 {}}} SUCCS {{259 0 0 0-5578 {}} {130 0 0 0-5616 {}} {256 0 0 0-5617 {}}} CYCLES {}}
set a(0-5578) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0) TYPE READSLICE PAR 0-5350 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-247 LOC {0 1.0 1 0.0 1 0.0 1 0.433125} PREDS {{259 0 0 0-5577 {}}} SUCCS {{258 0 0 0-5582 {}} {130 0 0 0-5616 {}}} CYCLES {}}
set a(0-5579) {AREA_SCORE {} NAME COMP_LOOP:k:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5350 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-248 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.433125} PREDS {} SUCCS {{259 0 0 0-5580 {}} {130 0 0 0-5616 {}}} CYCLES {}}
set a(0-5580) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#14 TYPE READSLICE PAR 0-5350 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-249 LOC {0 1.0 1 0.0 1 0.0 1 0.433125} PREDS {{259 0 0 0-5579 {}}} SUCCS {{259 0 0 0-5581 {}} {130 0 0 0-5616 {}}} CYCLES {}}
set a(0-5581) {AREA_SCORE {} NAME VEC_LOOP:conc#6 TYPE CONCATENATE PAR 0-5350 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-250 LOC {0 1.0 1 0.433125 1 0.433125 1 0.433125} PREDS {{259 0 0 0-5580 {}}} SUCCS {{259 0 0 0-5582 {}} {130 0 0 0-5616 {}}} CYCLES {}}
set a(0-5582) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-4:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-5350 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-251 LOC {1 0.0 1 0.433125 1 0.433125 1 0.562499875 1 0.562499875} PREDS {{259 0 0 0-5581 {}} {258 0 0 0-5578 {}}} SUCCS {{259 0 3.000 0-5583 {}} {258 0 3.000 0-5598 {}} {130 0 0 0-5616 {}}} CYCLES {}}
set a(0-5583) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5350 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-252 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-5582 {}} {774 0 3.000 0-5611 {}} {774 0 3.000 0-5598 {}}} SUCCS {{258 0 0 0-5593 {}} {256 0 0 0-5598 {}} {258 0 0 0-5600 {}} {256 0 0 0-5611 {}} {130 0 0 0-5616 {}}} CYCLES {}}
set a(0-5584) {AREA_SCORE {} NAME COMP_LOOP:k:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5350 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-253 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-5585 {}} {130 0 0 0-5616 {}}} CYCLES {}}
set a(0-5585) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#15 TYPE READSLICE PAR 0-5350 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-254 LOC {0 1.0 1 0.0 1 0.0 1 0.30374999999999996} PREDS {{259 0 0 0-5584 {}}} SUCCS {{259 0 0 0-5586 {}} {130 0 0 0-5616 {}}} CYCLES {}}
set a(0-5586) {AREA_SCORE {} NAME VEC_LOOP:conc#7 TYPE CONCATENATE PAR 0-5350 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-255 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 1 0.30374999999999996} PREDS {{259 0 0 0-5585 {}}} SUCCS {{258 0 0 0-5588 {}} {130 0 0 0-5616 {}}} CYCLES {}}
set a(0-5587) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-5350 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-256 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 1 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-5588 {}} {130 0 0 0-5616 {}}} CYCLES {}}
set a(0-5588) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#21 TYPE ACCU DELAY {1.03 ns} PAR 0-5350 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-257 LOC {1 0.0 1 0.30374999999999996 1 0.30374999999999996 1 0.43312487499999996 1 0.43312487499999996} PREDS {{259 0 0 0-5587 {}} {258 0 0 0-5586 {}}} SUCCS {{258 0 0 0-5591 {}} {130 0 0 0-5616 {}}} CYCLES {}}
set a(0-5589) {AREA_SCORE {} NAME VEC_LOOP:j:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5350 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-258 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.433125} PREDS {{774 0 0 0-5617 {}}} SUCCS {{259 0 0 0-5590 {}} {130 0 0 0-5616 {}} {256 0 0 0-5617 {}}} CYCLES {}}
set a(0-5590) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-5350 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-259 LOC {0 1.0 1 0.0 1 0.0 1 0.433125} PREDS {{259 0 0 0-5589 {}}} SUCCS {{259 0 0 0-5591 {}} {130 0 0 0-5616 {}}} CYCLES {}}
set a(0-5591) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-4:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-5350 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-260 LOC {1 0.129375 1 0.433125 1 0.433125 1 0.562499875 1 0.562499875} PREDS {{259 0 0 0-5590 {}} {258 0 0 0-5588 {}}} SUCCS {{259 0 3.000 0-5592 {}} {258 0 3.000 0-5611 {}} {130 0 0 0-5616 {}}} CYCLES {}}
set a(0-5592) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#7 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5350 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-261 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-5591 {}} {774 0 3.000 0-5611 {}} {774 0 3.000 0-5598 {}}} SUCCS {{259 0 0 0-5593 {}} {256 0 0 0-5598 {}} {258 0 0 0-5599 {}} {256 0 0 0-5611 {}} {130 0 0 0-5616 {}}} CYCLES {}}
set a(0-5593) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-4:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-5350 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-262 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-5592 {}} {258 0 0 0-5583 {}}} SUCCS {{259 0 0 0-5594 {}} {130 0 0 0-5616 {}}} CYCLES {}}
set a(0-5594) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.base TYPE {C-CORE PORT} PAR 0-5350 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-263 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-5593 {}} {128 0 0 0-5596 {}}} SUCCS {{258 0 0 0-5596 {}} {130 0 0 0-5616 {}}} CYCLES {}}
set a(0-5595) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.m TYPE {C-CORE PORT} PAR 0-5350 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-264 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-5596 {}}} SUCCS {{259 0 0 0-5596 {}} {130 0 0 0-5616 {}}} CYCLES {}}
set a(0-5596) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_0a37945888dd1e74de5ead9499a92e0360eb() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-4:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-5350 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-265 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-5595 {}} {258 0 0 0-5594 {}}} SUCCS {{128 0 0 0-5594 {}} {128 0 0 0-5595 {}} {259 0 0 0-5597 {}}} CYCLES {}}
set a(0-5597) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.return TYPE {C-CORE PORT} PAR 0-5350 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-266 LOC {3 0.04 3 0.5625 3 0.5625 5 0.5625} PREDS {{259 0 0 0-5596 {}}} SUCCS {{259 0 3.000 0-5598 {}} {130 0 0 0-5616 {}}} CYCLES {}}
set a(0-5598) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5350 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-267 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-5598 {}} {259 0 3.000 0-5597 {}} {256 0 0 0-5592 {}} {256 0 0 0-5583 {}} {258 0 3.000 0-5582 {}} {774 0 0 0-5611 {}}} SUCCS {{774 0 3.000 0-5583 {}} {774 0 3.000 0-5592 {}} {774 0 0 0-5598 {}} {258 0 0 0-5611 {}} {130 0 0 0-5616 {}}} CYCLES {}}
set a(0-5599) {AREA_SCORE {} NAME COMP_LOOP-4:factor2:not TYPE NOT PAR 0-5350 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-268 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-5592 {}}} SUCCS {{259 0 0 0-5600 {}} {130 0 0 0-5616 {}}} CYCLES {}}
set a(0-5600) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-4:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-5350 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-269 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-5599 {}} {258 0 0 0-5583 {}}} SUCCS {{259 0 0 0-5601 {}} {130 0 0 0-5616 {}}} CYCLES {}}
set a(0-5601) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.base TYPE {C-CORE PORT} PAR 0-5350 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-270 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-5600 {}} {128 0 0 0-5603 {}}} SUCCS {{258 0 0 0-5603 {}} {130 0 0 0-5616 {}}} CYCLES {}}
set a(0-5602) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.m TYPE {C-CORE PORT} PAR 0-5350 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-271 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-5603 {}}} SUCCS {{259 0 0 0-5603 {}} {130 0 0 0-5616 {}}} CYCLES {}}
set a(0-5603) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_35e8763e05b723902e0a11aa8bf94b5d6374() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-4:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-5350 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-272 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-5602 {}} {258 0 0 0-5601 {}}} SUCCS {{128 0 0 0-5601 {}} {128 0 0 0-5602 {}} {259 0 0 0-5604 {}}} CYCLES {}}
set a(0-5604) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.return TYPE {C-CORE PORT} PAR 0-5350 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-273 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-5603 {}}} SUCCS {{259 0 0 0-5605 {}} {130 0 0 0-5616 {}}} CYCLES {}}
set a(0-5605) {AREA_SCORE {} NAME COMP_LOOP-4:mult.x TYPE {C-CORE PORT} PAR 0-5350 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-274 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-5604 {}} {128 0 0 0-5609 {}}} SUCCS {{258 0 0 0-5609 {}} {130 0 0 0-5616 {}}} CYCLES {}}
set a(0-5606) {AREA_SCORE {} NAME COMP_LOOP-4:mult.y TYPE {C-CORE PORT} PAR 0-5350 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-275 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-5609 {}}} SUCCS {{258 0 0 0-5609 {}} {130 0 0 0-5616 {}}} CYCLES {}}
set a(0-5607) {AREA_SCORE {} NAME COMP_LOOP-4:mult.y_ TYPE {C-CORE PORT} PAR 0-5350 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-276 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-5609 {}}} SUCCS {{258 0 0 0-5609 {}} {130 0 0 0-5616 {}}} CYCLES {}}
set a(0-5608) {AREA_SCORE {} NAME COMP_LOOP-4:mult.p TYPE {C-CORE PORT} PAR 0-5350 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-277 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-5609 {}}} SUCCS {{259 0 0 0-5609 {}} {130 0 0 0-5616 {}}} CYCLES {}}
set a(0-5609) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() QUANTITY 1 MULTICYCLE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() MINCLKPRD 8.38 NAME COMP_LOOP-4:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-5350 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-278 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-5608 {}} {258 0 0 0-5607 {}} {258 0 0 0-5606 {}} {258 0 0 0-5605 {}}} SUCCS {{128 0 0 0-5605 {}} {128 0 0 0-5606 {}} {128 0 0 0-5607 {}} {128 0 0 0-5608 {}} {259 0 0 0-5610 {}}} CYCLES {}}
set a(0-5610) {AREA_SCORE {} NAME COMP_LOOP-4:mult.return TYPE {C-CORE PORT} PAR 0-5350 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-279 LOC {6 0.04 6 0.5625 6 0.5625 6 0.5625} PREDS {{259 0 0 0-5609 {}}} SUCCS {{259 0 3.000 0-5611 {}} {130 0 0 0-5616 {}}} CYCLES {}}
set a(0-5611) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5350 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-280 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-5611 {}} {259 0 3.000 0-5610 {}} {258 0 0 0-5598 {}} {256 0 0 0-5592 {}} {258 0 3.000 0-5591 {}} {256 0 0 0-5583 {}}} SUCCS {{774 0 3.000 0-5583 {}} {774 0 3.000 0-5592 {}} {774 0 0 0-5598 {}} {774 0 0 0-5611 {}} {130 0 0 0-5616 {}}} CYCLES {}}
set a(0-5612) {AREA_SCORE {} NAME VEC_LOOP:j:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5350 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-281 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-5617 {}}} SUCCS {{259 0 0 0-5613 {}} {130 0 0 0-5616 {}} {256 0 0 0-5617 {}}} CYCLES {}}
set a(0-5613) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-5350 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-282 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-5612 {}}} SUCCS {{259 0 0 0-5614 {}} {130 0 0 0-5616 {}}} CYCLES {}}
set a(0-5614) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-4:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-5350 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-283 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-5613 {}}} SUCCS {{259 0 0 0-5615 {}} {130 0 0 0-5616 {}} {258 0 0 0-5617 {}}} CYCLES {}}
set a(0-5615) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-5350 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-284 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-5614 {}}} SUCCS {{259 0 0 0-5616 {}}} CYCLES {}}
set a(0-5616) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-5350 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-285 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-5615 {}} {130 0 0 0-5614 {}} {130 0 0 0-5613 {}} {130 0 0 0-5612 {}} {130 0 0 0-5611 {}} {130 0 0 0-5610 {}} {130 0 0 0-5608 {}} {130 0 0 0-5607 {}} {130 0 0 0-5606 {}} {130 0 0 0-5605 {}} {130 0 0 0-5604 {}} {130 0 0 0-5602 {}} {130 0 0 0-5601 {}} {130 0 0 0-5600 {}} {130 0 0 0-5599 {}} {130 0 0 0-5598 {}} {130 0 0 0-5597 {}} {130 0 0 0-5595 {}} {130 0 0 0-5594 {}} {130 0 0 0-5593 {}} {130 0 0 0-5592 {}} {130 0 0 0-5591 {}} {130 0 0 0-5590 {}} {130 0 0 0-5589 {}} {130 0 0 0-5588 {}} {130 0 0 0-5587 {}} {130 0 0 0-5586 {}} {130 0 0 0-5585 {}} {130 0 0 0-5584 {}} {130 0 0 0-5583 {}} {130 0 0 0-5582 {}} {130 0 0 0-5581 {}} {130 0 0 0-5580 {}} {130 0 0 0-5579 {}} {130 0 0 0-5578 {}} {130 0 0 0-5577 {}}} SUCCS {{129 0 0 0-5617 {}}} CYCLES {}}
set a(0-5617) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0)#4.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5350 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-5617 {}} {129 0 0 0-5616 {}} {258 0 0 0-5614 {}} {256 0 0 0-5612 {}} {256 0 0 0-5589 {}} {256 0 0 0-5577 {}}} SUCCS {{774 0 0 0-5577 {}} {774 0 0 0-5589 {}} {774 0 0 0-5612 {}} {772 0 0 0-5617 {}}} CYCLES {}}
set a(0-5350) {CHI {0-5577 0-5578 0-5579 0-5580 0-5581 0-5582 0-5583 0-5584 0-5585 0-5586 0-5587 0-5588 0-5589 0-5590 0-5591 0-5592 0-5593 0-5594 0-5595 0-5596 0-5597 0-5598 0-5599 0-5600 0-5601 0-5602 0-5603 0-5604 0-5605 0-5606 0-5607 0-5608 0-5609 0-5610 0-5611 0-5612 0-5613 0-5614 0-5615 0-5616 0-5617} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {4550 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 4550 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 4550 NAME COMP_LOOP-4:VEC_LOOP TYPE LOOP DELAY {45510.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-286 LOC {6 1.0 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-5576 {}} {258 0 0 0-5575 {}} {258 0 0 0-5574 {}} {130 0 0 0-5573 {}} {130 0 0 0-5572 {}} {130 0 0 0-5571 {}} {130 0 0 0-5570 {}} {64 0 0 0-5569 {}} {64 0 0 0-5349 {}} {774 0 0 0-6366 {}}} SUCCS {{772 0 0 0-5576 {}} {131 0 0 0-5618 {}} {130 0 0 0-5619 {}} {130 0 0 0-5620 {}} {130 0 0 0-5621 {}} {130 0 0 0-5622 {}} {130 0 0 0-5623 {}} {130 0 0 0-5624 {}} {130 0 0 0-5625 {}} {130 0 0 0-5626 {}} {130 0 0 0-5627 {}} {64 0 0 0-5351 {}} {256 0 0 0-6366 {}}} CYCLES {}}
set a(0-5618) {AREA_SCORE {} NAME COMP_LOOP-5:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-287 LOC {6 1.0 7 0.8687499999999999 7 0.8687499999999999 7 0.8687499999999999} PREDS {{131 0 0 0-5350 {}}} SUCCS {{259 0 0 0-5619 {}} {130 0 0 0-5627 {}}} CYCLES {}}
set a(0-5619) {AREA_SCORE {} NAME COMP_LOOP-5:not#3 TYPE NOT PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-288 LOC {6 1.0 7 0.8687499999999999 7 0.8687499999999999 7 0.8687499999999999} PREDS {{259 0 0 0-5618 {}} {130 0 0 0-5350 {}}} SUCCS {{259 0 0 0-5620 {}} {130 0 0 0-5627 {}}} CYCLES {}}
set a(0-5620) {AREA_SCORE {} NAME COMP_LOOP-5:COMP_LOOP:conc TYPE CONCATENATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-289 LOC {6 1.0 7 0.8687499999999999 7 0.8687499999999999 7 0.8687499999999999} PREDS {{259 0 0 0-5619 {}} {130 0 0 0-5350 {}}} SUCCS {{258 0 0 0-5624 {}} {130 0 0 0-5627 {}}} CYCLES {}}
set a(0-5621) {AREA_SCORE {} NAME COMP_LOOP:k:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-290 LOC {6 1.0 7 0.0 7 0.0 7 0.0 7 0.8687499999999999} PREDS {{130 0 0 0-5350 {}} {774 0 0 0-6366 {}}} SUCCS {{259 0 0 0-5622 {}} {130 0 0 0-5627 {}} {256 0 0 0-6366 {}}} CYCLES {}}
set a(0-5622) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#16 TYPE READSLICE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-291 LOC {6 1.0 7 0.0 7 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-5621 {}} {130 0 0 0-5350 {}}} SUCCS {{259 0 0 0-5623 {}} {130 0 0 0-5627 {}}} CYCLES {}}
set a(0-5623) {AREA_SCORE {} NAME COMP_LOOP:conc#12 TYPE CONCATENATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-292 LOC {6 1.0 7 0.8687499999999999 7 0.8687499999999999 7 0.8687499999999999} PREDS {{259 0 0 0-5622 {}} {130 0 0 0-5350 {}}} SUCCS {{259 0 0 0-5624 {}} {130 0 0 0-5627 {}}} CYCLES {}}
set a(0-5624) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-5:acc TYPE ACCU DELAY {1.05 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-293 LOC {7 0.0 7 0.8687499999999999 7 0.8687499999999999 7 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-5623 {}} {258 0 0 0-5620 {}} {130 0 0 0-5350 {}}} SUCCS {{259 0 0 0-5625 {}} {130 0 0 0-5627 {}}} CYCLES {}}
set a(0-5625) {AREA_SCORE {} NAME COMP_LOOP-5:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-294 LOC {7 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-5624 {}} {130 0 0 0-5350 {}}} SUCCS {{259 0 0 0-5626 {}} {130 0 0 0-5627 {}}} CYCLES {}}
set a(0-5626) {AREA_SCORE {} NAME COMP_LOOP-5:not TYPE NOT PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-295 LOC {7 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-5625 {}} {130 0 0 0-5350 {}}} SUCCS {{259 0 0 0-5627 {}}} CYCLES {}}
set a(0-5627) {AREA_SCORE {} NAME COMP_LOOP-5:break(COMP_LOOP) TYPE TERMINATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-296 LOC {7 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-5626 {}} {130 0 0 0-5625 {}} {130 0 0 0-5624 {}} {130 0 0 0-5623 {}} {130 0 0 0-5622 {}} {130 0 0 0-5621 {}} {130 0 0 0-5620 {}} {130 0 0 0-5619 {}} {130 0 0 0-5618 {}} {130 0 0 0-5350 {}}} SUCCS {{128 0 0 0-5637 {}} {64 0 0 0-5351 {}}} CYCLES {}}
set a(0-5628) {AREA_SCORE 8.74 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,10) QUANTITY 1 NAME COMP_LOOP-5:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-297 LOC {1 0.118125 3 0.9312499999999999 3 0.9312499999999999 3 0.9999998749999999 6 0.098434275} PREDS {{258 0 0 0-5378 {}}} SUCCS {{258 0 0 0-5632 {}} {130 0 0 0-5351 {}} {258 0 0 0-6129 {}}} CYCLES {}}
set a(0-5629) {AREA_SCORE {} NAME COMP_LOOP:k:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-298 LOC {0 1.0 4 0.0 4 0.0 4 0.0 6 0.09843439999999999} PREDS {{774 0 0 0-6366 {}}} SUCCS {{259 0 0 0-5630 {}} {130 0 0 0-5351 {}} {256 0 0 0-6366 {}}} CYCLES {}}
set a(0-5630) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#17 TYPE READSLICE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-299 LOC {0 1.0 4 0.0 4 0.0 6 0.09843439999999999} PREDS {{259 0 0 0-5629 {}}} SUCCS {{259 0 0 0-5631 {}} {130 0 0 0-5351 {}}} CYCLES {}}
set a(0-5631) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#4 TYPE CONCATENATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-300 LOC {0 1.0 4 0.5359343999999999 4 0.5359343999999999 6 0.09843439999999999} PREDS {{259 0 0 0-5630 {}}} SUCCS {{259 0 0 0-5632 {}} {130 0 0 0-5351 {}}} CYCLES {}}
set a(0-5632) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-5:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-301 LOC {1 0.18687499999999999 4 0.5359343999999999 4 0.5359343999999999 4 0.9999998774999999 6 0.5624998775} PREDS {{259 0 0 0-5631 {}} {258 0 0 0-5628 {}}} SUCCS {{259 0 0 0-5633 {}} {258 0 0 0-5635 {}} {130 0 0 0-5351 {}}} CYCLES {}}
set a(0-5633) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#32 TYPE CONCATENATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-302 LOC {1 0.6509406 6 0.5625 6 0.5625 6 0.5625} PREDS {{259 0 0 0-5632 {}}} SUCCS {{259 0 3.000 0-5634 {}} {130 0 0 0-5351 {}}} CYCLES {}}
set a(0-5634) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-303 LOC {2 1.0 6 0.95 6 1.0 7 0.2999998749999999 7 0.2999998749999999} PREDS {{259 0 3.000 0-5633 {}}} SUCCS {{258 0 0 0-5351 {}}} CYCLES {}}
set a(0-5635) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#2 TYPE CONCATENATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-304 LOC {1 0.6509406 6 0.5625 6 0.5625 6 0.5625} PREDS {{258 0 0 0-5632 {}}} SUCCS {{259 0 3.000 0-5636 {}} {130 0 0 0-5351 {}}} CYCLES {}}
set a(0-5636) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-305 LOC {2 1.0 6 0.95 6 1.0 7 0.2999998749999999 7 0.2999998749999999} PREDS {{259 0 3.000 0-5635 {}}} SUCCS {{258 0 0 0-5351 {}}} CYCLES {}}
set a(0-5637) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-306 LOC {7 0.0 7 1.0 7 1.0 7 1.0 7 1.0} PREDS {{128 0 0 0-5627 {}} {772 0 0 0-5351 {}}} SUCCS {{259 0 0 0-5351 {}}} CYCLES {}}
set a(0-5638) {AREA_SCORE {} NAME VEC_LOOP:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5351 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-307 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.43687499999999996} PREDS {{774 0 0 0-5684 {}}} SUCCS {{259 0 0 0-5639 {}} {130 0 0 0-5683 {}} {256 0 0 0-5684 {}}} CYCLES {}}
set a(0-5639) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#5)(9-2) TYPE READSLICE PAR 0-5351 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-308 LOC {0 1.0 1 0.0 1 0.0 1 0.43687499999999996} PREDS {{259 0 0 0-5638 {}}} SUCCS {{258 0 0 0-5643 {}} {130 0 0 0-5683 {}}} CYCLES {}}
set a(0-5640) {AREA_SCORE {} NAME COMP_LOOP:k:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5351 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-309 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.43687499999999996} PREDS {} SUCCS {{259 0 0 0-5641 {}} {130 0 0 0-5683 {}}} CYCLES {}}
set a(0-5641) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#18 TYPE READSLICE PAR 0-5351 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-310 LOC {0 1.0 1 0.0 1 0.0 1 0.43687499999999996} PREDS {{259 0 0 0-5640 {}}} SUCCS {{259 0 0 0-5642 {}} {130 0 0 0-5683 {}}} CYCLES {}}
set a(0-5642) {AREA_SCORE {} NAME VEC_LOOP:conc#8 TYPE CONCATENATE PAR 0-5351 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-311 LOC {0 1.0 1 0.43687499999999996 1 0.43687499999999996 1 0.43687499999999996} PREDS {{259 0 0 0-5641 {}}} SUCCS {{259 0 0 0-5643 {}} {130 0 0 0-5683 {}}} CYCLES {}}
set a(0-5643) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(8,0,8,0,8) QUANTITY 1 NAME VEC_LOOP:acc#12 TYPE ACCU DELAY {1.01 ns} PAR 0-5351 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-312 LOC {1 0.0 1 0.43687499999999996 1 0.43687499999999996 1 0.562499875 1 0.562499875} PREDS {{259 0 0 0-5642 {}} {258 0 0 0-5639 {}}} SUCCS {{258 0 0 0-5646 {}} {258 0 0 0-5664 {}} {130 0 0 0-5683 {}}} CYCLES {}}
set a(0-5644) {AREA_SCORE {} NAME VEC_LOOP:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5351 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-313 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.5625} PREDS {{774 0 0 0-5684 {}}} SUCCS {{259 0 0 0-5645 {}} {130 0 0 0-5683 {}} {256 0 0 0-5684 {}}} CYCLES {}}
set a(0-5645) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#5)(1-0)#1 TYPE READSLICE PAR 0-5351 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-314 LOC {0 1.0 1 0.0 1 0.0 1 0.5625} PREDS {{259 0 0 0-5644 {}}} SUCCS {{259 0 0 0-5646 {}} {130 0 0 0-5683 {}}} CYCLES {}}
set a(0-5646) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-5351 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-315 LOC {1 0.125625 1 0.5625 1 0.5625 1 0.5625} PREDS {{259 0 0 0-5645 {}} {258 0 0 0-5643 {}}} SUCCS {{259 0 3.000 0-5647 {}} {130 0 0 0-5683 {}}} CYCLES {}}
set a(0-5647) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#8 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5351 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-316 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-5646 {}} {774 0 3.000 0-5678 {}} {774 0 3.000 0-5665 {}}} SUCCS {{258 0 0 0-5657 {}} {256 0 0 0-5665 {}} {258 0 0 0-5667 {}} {256 0 0 0-5678 {}} {130 0 0 0-5683 {}}} CYCLES {}}
set a(0-5648) {AREA_SCORE {} NAME COMP_LOOP:k:asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5351 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-317 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-5649 {}} {130 0 0 0-5683 {}}} CYCLES {}}
set a(0-5649) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#19 TYPE READSLICE PAR 0-5351 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-318 LOC {0 1.0 1 0.0 1 0.0 1 0.30374999999999996} PREDS {{259 0 0 0-5648 {}}} SUCCS {{259 0 0 0-5650 {}} {130 0 0 0-5683 {}}} CYCLES {}}
set a(0-5650) {AREA_SCORE {} NAME VEC_LOOP:conc#9 TYPE CONCATENATE PAR 0-5351 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-319 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 1 0.30374999999999996} PREDS {{259 0 0 0-5649 {}}} SUCCS {{258 0 0 0-5652 {}} {130 0 0 0-5683 {}}} CYCLES {}}
set a(0-5651) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-5351 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-320 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 1 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-5652 {}} {130 0 0 0-5683 {}}} CYCLES {}}
set a(0-5652) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#22 TYPE ACCU DELAY {1.03 ns} PAR 0-5351 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-321 LOC {1 0.0 1 0.30374999999999996 1 0.30374999999999996 1 0.43312487499999996 1 0.43312487499999996} PREDS {{259 0 0 0-5651 {}} {258 0 0 0-5650 {}}} SUCCS {{258 0 0 0-5655 {}} {130 0 0 0-5683 {}}} CYCLES {}}
set a(0-5653) {AREA_SCORE {} NAME VEC_LOOP:j:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5351 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-322 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.433125} PREDS {{774 0 0 0-5684 {}}} SUCCS {{259 0 0 0-5654 {}} {130 0 0 0-5683 {}} {256 0 0 0-5684 {}}} CYCLES {}}
set a(0-5654) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-5351 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-323 LOC {0 1.0 1 0.0 1 0.0 1 0.433125} PREDS {{259 0 0 0-5653 {}}} SUCCS {{259 0 0 0-5655 {}} {130 0 0 0-5683 {}}} CYCLES {}}
set a(0-5655) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-5:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-5351 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-324 LOC {1 0.129375 1 0.433125 1 0.433125 1 0.562499875 1 0.562499875} PREDS {{259 0 0 0-5654 {}} {258 0 0 0-5652 {}}} SUCCS {{259 0 3.000 0-5656 {}} {258 0 3.000 0-5678 {}} {130 0 0 0-5683 {}}} CYCLES {}}
set a(0-5656) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#9 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5351 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-325 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-5655 {}} {774 0 3.000 0-5678 {}} {774 0 3.000 0-5665 {}}} SUCCS {{259 0 0 0-5657 {}} {256 0 0 0-5665 {}} {258 0 0 0-5666 {}} {256 0 0 0-5678 {}} {130 0 0 0-5683 {}}} CYCLES {}}
set a(0-5657) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-5:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-5351 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-326 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-5656 {}} {258 0 0 0-5647 {}}} SUCCS {{259 0 0 0-5658 {}} {130 0 0 0-5683 {}}} CYCLES {}}
set a(0-5658) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_add.base TYPE {C-CORE PORT} PAR 0-5351 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-327 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-5657 {}} {128 0 0 0-5660 {}}} SUCCS {{258 0 0 0-5660 {}} {130 0 0 0-5683 {}}} CYCLES {}}
set a(0-5659) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_add.m TYPE {C-CORE PORT} PAR 0-5351 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-328 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-5660 {}}} SUCCS {{259 0 0 0-5660 {}} {130 0 0 0-5683 {}}} CYCLES {}}
set a(0-5660) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_0a37945888dd1e74de5ead9499a92e0360eb() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-5:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-5351 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-329 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-5659 {}} {258 0 0 0-5658 {}}} SUCCS {{128 0 0 0-5658 {}} {128 0 0 0-5659 {}} {259 0 0 0-5661 {}}} CYCLES {}}
set a(0-5661) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_add.return TYPE {C-CORE PORT} PAR 0-5351 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-330 LOC {3 0.04 3 0.5625 3 0.5625 5 0.5625} PREDS {{259 0 0 0-5660 {}}} SUCCS {{258 0 3.000 0-5665 {}} {130 0 0 0-5683 {}}} CYCLES {}}
set a(0-5662) {AREA_SCORE {} NAME VEC_LOOP:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5351 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-331 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.5625} PREDS {{774 0 0 0-5684 {}}} SUCCS {{259 0 0 0-5663 {}} {130 0 0 0-5683 {}} {256 0 0 0-5684 {}}} CYCLES {}}
set a(0-5663) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#5)(1-0) TYPE READSLICE PAR 0-5351 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-332 LOC {0 1.0 1 0.0 1 0.0 5 0.5625} PREDS {{259 0 0 0-5662 {}}} SUCCS {{259 0 0 0-5664 {}} {130 0 0 0-5683 {}}} CYCLES {}}
set a(0-5664) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-5351 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-333 LOC {1 0.125625 3 0.5625 3 0.5625 5 0.5625} PREDS {{259 0 0 0-5663 {}} {258 0 0 0-5643 {}}} SUCCS {{259 0 3.000 0-5665 {}} {130 0 0 0-5683 {}}} CYCLES {}}
set a(0-5665) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#8 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5351 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-334 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-5665 {}} {259 0 3.000 0-5664 {}} {258 0 3.000 0-5661 {}} {256 0 0 0-5656 {}} {256 0 0 0-5647 {}} {774 0 0 0-5678 {}}} SUCCS {{774 0 3.000 0-5647 {}} {774 0 3.000 0-5656 {}} {774 0 0 0-5665 {}} {258 0 0 0-5678 {}} {130 0 0 0-5683 {}}} CYCLES {}}
set a(0-5666) {AREA_SCORE {} NAME COMP_LOOP-5:factor2:not TYPE NOT PAR 0-5351 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-335 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-5656 {}}} SUCCS {{259 0 0 0-5667 {}} {130 0 0 0-5683 {}}} CYCLES {}}
set a(0-5667) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-5:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-5351 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-336 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-5666 {}} {258 0 0 0-5647 {}}} SUCCS {{259 0 0 0-5668 {}} {130 0 0 0-5683 {}}} CYCLES {}}
set a(0-5668) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_sub.base TYPE {C-CORE PORT} PAR 0-5351 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-337 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-5667 {}} {128 0 0 0-5670 {}}} SUCCS {{258 0 0 0-5670 {}} {130 0 0 0-5683 {}}} CYCLES {}}
set a(0-5669) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_sub.m TYPE {C-CORE PORT} PAR 0-5351 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-338 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-5670 {}}} SUCCS {{259 0 0 0-5670 {}} {130 0 0 0-5683 {}}} CYCLES {}}
set a(0-5670) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_35e8763e05b723902e0a11aa8bf94b5d6374() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-5:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-5351 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-339 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-5669 {}} {258 0 0 0-5668 {}}} SUCCS {{128 0 0 0-5668 {}} {128 0 0 0-5669 {}} {259 0 0 0-5671 {}}} CYCLES {}}
set a(0-5671) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_sub.return TYPE {C-CORE PORT} PAR 0-5351 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-340 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-5670 {}}} SUCCS {{259 0 0 0-5672 {}} {130 0 0 0-5683 {}}} CYCLES {}}
set a(0-5672) {AREA_SCORE {} NAME COMP_LOOP-5:mult.x TYPE {C-CORE PORT} PAR 0-5351 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-341 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-5671 {}} {128 0 0 0-5676 {}}} SUCCS {{258 0 0 0-5676 {}} {130 0 0 0-5683 {}}} CYCLES {}}
set a(0-5673) {AREA_SCORE {} NAME COMP_LOOP-5:mult.y TYPE {C-CORE PORT} PAR 0-5351 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-342 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-5676 {}}} SUCCS {{258 0 0 0-5676 {}} {130 0 0 0-5683 {}}} CYCLES {}}
set a(0-5674) {AREA_SCORE {} NAME COMP_LOOP-5:mult.y_ TYPE {C-CORE PORT} PAR 0-5351 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-343 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-5676 {}}} SUCCS {{258 0 0 0-5676 {}} {130 0 0 0-5683 {}}} CYCLES {}}
set a(0-5675) {AREA_SCORE {} NAME COMP_LOOP-5:mult.p TYPE {C-CORE PORT} PAR 0-5351 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-344 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-5676 {}}} SUCCS {{259 0 0 0-5676 {}} {130 0 0 0-5683 {}}} CYCLES {}}
set a(0-5676) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() QUANTITY 1 MULTICYCLE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() MINCLKPRD 8.38 NAME COMP_LOOP-5:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-5351 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-345 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-5675 {}} {258 0 0 0-5674 {}} {258 0 0 0-5673 {}} {258 0 0 0-5672 {}}} SUCCS {{128 0 0 0-5672 {}} {128 0 0 0-5673 {}} {128 0 0 0-5674 {}} {128 0 0 0-5675 {}} {259 0 0 0-5677 {}}} CYCLES {}}
set a(0-5677) {AREA_SCORE {} NAME COMP_LOOP-5:mult.return TYPE {C-CORE PORT} PAR 0-5351 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-346 LOC {6 0.04 6 0.5625 6 0.5625 6 0.5625} PREDS {{259 0 0 0-5676 {}}} SUCCS {{259 0 3.000 0-5678 {}} {130 0 0 0-5683 {}}} CYCLES {}}
set a(0-5678) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#9 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5351 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-347 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-5678 {}} {259 0 3.000 0-5677 {}} {258 0 0 0-5665 {}} {256 0 0 0-5656 {}} {258 0 3.000 0-5655 {}} {256 0 0 0-5647 {}}} SUCCS {{774 0 3.000 0-5647 {}} {774 0 3.000 0-5656 {}} {774 0 0 0-5665 {}} {774 0 0 0-5678 {}} {130 0 0 0-5683 {}}} CYCLES {}}
set a(0-5679) {AREA_SCORE {} NAME VEC_LOOP:j:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5351 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-348 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-5684 {}}} SUCCS {{259 0 0 0-5680 {}} {130 0 0 0-5683 {}} {256 0 0 0-5684 {}}} CYCLES {}}
set a(0-5680) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-5351 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-349 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-5679 {}}} SUCCS {{259 0 0 0-5681 {}} {130 0 0 0-5683 {}}} CYCLES {}}
set a(0-5681) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-5:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-5351 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-350 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-5680 {}}} SUCCS {{259 0 0 0-5682 {}} {130 0 0 0-5683 {}} {258 0 0 0-5684 {}}} CYCLES {}}
set a(0-5682) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-5351 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-351 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-5681 {}}} SUCCS {{259 0 0 0-5683 {}}} CYCLES {}}
set a(0-5683) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-5351 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-352 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-5682 {}} {130 0 0 0-5681 {}} {130 0 0 0-5680 {}} {130 0 0 0-5679 {}} {130 0 0 0-5678 {}} {130 0 0 0-5677 {}} {130 0 0 0-5675 {}} {130 0 0 0-5674 {}} {130 0 0 0-5673 {}} {130 0 0 0-5672 {}} {130 0 0 0-5671 {}} {130 0 0 0-5669 {}} {130 0 0 0-5668 {}} {130 0 0 0-5667 {}} {130 0 0 0-5666 {}} {130 0 0 0-5665 {}} {130 0 0 0-5664 {}} {130 0 0 0-5663 {}} {130 0 0 0-5662 {}} {130 0 0 0-5661 {}} {130 0 0 0-5659 {}} {130 0 0 0-5658 {}} {130 0 0 0-5657 {}} {130 0 0 0-5656 {}} {130 0 0 0-5655 {}} {130 0 0 0-5654 {}} {130 0 0 0-5653 {}} {130 0 0 0-5652 {}} {130 0 0 0-5651 {}} {130 0 0 0-5650 {}} {130 0 0 0-5649 {}} {130 0 0 0-5648 {}} {130 0 0 0-5647 {}} {130 0 0 0-5646 {}} {130 0 0 0-5645 {}} {130 0 0 0-5644 {}} {130 0 0 0-5643 {}} {130 0 0 0-5642 {}} {130 0 0 0-5641 {}} {130 0 0 0-5640 {}} {130 0 0 0-5639 {}} {130 0 0 0-5638 {}}} SUCCS {{129 0 0 0-5684 {}}} CYCLES {}}
set a(0-5684) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0)#5.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5351 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-5684 {}} {129 0 0 0-5683 {}} {258 0 0 0-5681 {}} {256 0 0 0-5679 {}} {256 0 0 0-5662 {}} {256 0 0 0-5653 {}} {256 0 0 0-5644 {}} {256 0 0 0-5638 {}}} SUCCS {{774 0 0 0-5638 {}} {774 0 0 0-5644 {}} {774 0 0 0-5653 {}} {774 0 0 0-5662 {}} {774 0 0 0-5679 {}} {772 0 0 0-5684 {}}} CYCLES {}}
set a(0-5351) {CHI {0-5638 0-5639 0-5640 0-5641 0-5642 0-5643 0-5644 0-5645 0-5646 0-5647 0-5648 0-5649 0-5650 0-5651 0-5652 0-5653 0-5654 0-5655 0-5656 0-5657 0-5658 0-5659 0-5660 0-5661 0-5662 0-5663 0-5664 0-5665 0-5666 0-5667 0-5668 0-5669 0-5670 0-5671 0-5672 0-5673 0-5674 0-5675 0-5676 0-5677 0-5678 0-5679 0-5680 0-5681 0-5682 0-5683 0-5684} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {4550 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 4550 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 4550 NAME COMP_LOOP-5:VEC_LOOP TYPE LOOP DELAY {45510.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-353 LOC {7 1.0 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-5637 {}} {258 0 0 0-5636 {}} {130 0 0 0-5635 {}} {258 0 0 0-5634 {}} {130 0 0 0-5633 {}} {130 0 0 0-5632 {}} {130 0 0 0-5631 {}} {130 0 0 0-5630 {}} {130 0 0 0-5629 {}} {130 0 0 0-5628 {}} {64 0 0 0-5627 {}} {64 0 0 0-5350 {}} {774 0 0 0-6366 {}}} SUCCS {{772 0 0 0-5637 {}} {131 0 0 0-5685 {}} {130 0 0 0-5686 {}} {130 0 0 0-5687 {}} {130 0 0 0-5688 {}} {130 0 0 0-5689 {}} {130 0 0 0-5690 {}} {130 0 0 0-5691 {}} {130 0 0 0-5692 {}} {130 0 0 0-5693 {}} {130 0 0 0-5694 {}} {64 0 0 0-5352 {}} {256 0 0 0-6366 {}}} CYCLES {}}
set a(0-5685) {AREA_SCORE {} NAME COMP_LOOP-6:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-354 LOC {7 1.0 8 0.8687499999999999 8 0.8687499999999999 8 0.8687499999999999} PREDS {{131 0 0 0-5351 {}}} SUCCS {{259 0 0 0-5686 {}} {130 0 0 0-5694 {}}} CYCLES {}}
set a(0-5686) {AREA_SCORE {} NAME COMP_LOOP-6:not#3 TYPE NOT PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-355 LOC {7 1.0 8 0.8687499999999999 8 0.8687499999999999 8 0.8687499999999999} PREDS {{259 0 0 0-5685 {}} {130 0 0 0-5351 {}}} SUCCS {{259 0 0 0-5687 {}} {130 0 0 0-5694 {}}} CYCLES {}}
set a(0-5687) {AREA_SCORE {} NAME COMP_LOOP-6:COMP_LOOP:conc TYPE CONCATENATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-356 LOC {7 1.0 8 0.8687499999999999 8 0.8687499999999999 8 0.8687499999999999} PREDS {{259 0 0 0-5686 {}} {130 0 0 0-5351 {}}} SUCCS {{258 0 0 0-5691 {}} {130 0 0 0-5694 {}}} CYCLES {}}
set a(0-5688) {AREA_SCORE {} NAME COMP_LOOP:k:asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-357 LOC {7 1.0 8 0.0 8 0.0 8 0.0 8 0.8687499999999999} PREDS {{130 0 0 0-5351 {}} {774 0 0 0-6366 {}}} SUCCS {{259 0 0 0-5689 {}} {130 0 0 0-5694 {}} {256 0 0 0-6366 {}}} CYCLES {}}
set a(0-5689) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#20 TYPE READSLICE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-358 LOC {7 1.0 8 0.0 8 0.0 8 0.8687499999999999} PREDS {{259 0 0 0-5688 {}} {130 0 0 0-5351 {}}} SUCCS {{259 0 0 0-5690 {}} {130 0 0 0-5694 {}}} CYCLES {}}
set a(0-5690) {AREA_SCORE {} NAME COMP_LOOP:conc#15 TYPE CONCATENATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-359 LOC {7 1.0 8 0.8687499999999999 8 0.8687499999999999 8 0.8687499999999999} PREDS {{259 0 0 0-5689 {}} {130 0 0 0-5351 {}}} SUCCS {{259 0 0 0-5691 {}} {130 0 0 0-5694 {}}} CYCLES {}}
set a(0-5691) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-6:acc TYPE ACCU DELAY {1.05 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-360 LOC {8 0.0 8 0.8687499999999999 8 0.8687499999999999 8 0.9999998749999999 8 0.9999998749999999} PREDS {{259 0 0 0-5690 {}} {258 0 0 0-5687 {}} {130 0 0 0-5351 {}}} SUCCS {{259 0 0 0-5692 {}} {130 0 0 0-5694 {}}} CYCLES {}}
set a(0-5692) {AREA_SCORE {} NAME COMP_LOOP-6:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-361 LOC {8 0.13125 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-5691 {}} {130 0 0 0-5351 {}}} SUCCS {{259 0 0 0-5693 {}} {130 0 0 0-5694 {}}} CYCLES {}}
set a(0-5693) {AREA_SCORE {} NAME COMP_LOOP-6:not TYPE NOT PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-362 LOC {8 0.13125 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-5692 {}} {130 0 0 0-5351 {}}} SUCCS {{259 0 0 0-5694 {}}} CYCLES {}}
set a(0-5694) {AREA_SCORE {} NAME COMP_LOOP-6:break(COMP_LOOP) TYPE TERMINATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-363 LOC {8 0.13125 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-5693 {}} {130 0 0 0-5692 {}} {130 0 0 0-5691 {}} {130 0 0 0-5690 {}} {130 0 0 0-5689 {}} {130 0 0 0-5688 {}} {130 0 0 0-5687 {}} {130 0 0 0-5686 {}} {130 0 0 0-5685 {}} {130 0 0 0-5351 {}}} SUCCS {{128 0 0 0-5701 {}} {64 0 0 0-5352 {}}} CYCLES {}}
set a(0-5695) {AREA_SCORE {} NAME COMP_LOOP:k:asn#20 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-364 LOC {0 1.0 5 0.0 5 0.0 5 0.0 7 0.09843439999999999} PREDS {{774 0 0 0-6366 {}}} SUCCS {{259 0 0 0-5696 {}} {130 0 0 0-5352 {}} {256 0 0 0-6366 {}}} CYCLES {}}
set a(0-5696) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#21 TYPE READSLICE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-365 LOC {0 1.0 5 0.0 5 0.0 7 0.09843439999999999} PREDS {{259 0 0 0-5695 {}}} SUCCS {{259 0 0 0-5697 {}} {130 0 0 0-5352 {}}} CYCLES {}}
set a(0-5697) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#5 TYPE CONCATENATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-366 LOC {0 1.0 5 0.5359343999999999 5 0.5359343999999999 7 0.09843439999999999} PREDS {{259 0 0 0-5696 {}}} SUCCS {{259 0 0 0-5698 {}} {130 0 0 0-5352 {}}} CYCLES {}}
set a(0-5698) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-6:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-367 LOC {1 0.18687499999999999 5 0.5359343999999999 5 0.5359343999999999 5 0.9999998774999999 7 0.5624998775} PREDS {{259 0 0 0-5697 {}} {258 0 0 0-5444 {}}} SUCCS {{259 0 3.000 0-5699 {}} {258 0 3.000 0-5700 {}} {130 0 0 0-5352 {}}} CYCLES {}}
set a(0-5699) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#5 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-368 LOC {2 1.0 7 0.95 7 1.0 8 0.2999998749999999 8 0.2999998749999999} PREDS {{259 0 3.000 0-5698 {}}} SUCCS {{258 0 0 0-5352 {}}} CYCLES {}}
set a(0-5700) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#5 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-369 LOC {2 1.0 7 0.95 7 1.0 8 0.2999998749999999 8 0.2999998749999999} PREDS {{258 0 3.000 0-5698 {}}} SUCCS {{258 0 0 0-5352 {}}} CYCLES {}}
set a(0-5701) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-370 LOC {8 0.0 8 1.0 8 1.0 8 1.0 8 1.0} PREDS {{128 0 0 0-5694 {}} {772 0 0 0-5352 {}}} SUCCS {{259 0 0 0-5352 {}}} CYCLES {}}
set a(0-5702) {AREA_SCORE {} NAME VEC_LOOP:j:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5352 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-371 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.433125} PREDS {{774 0 0 0-5742 {}}} SUCCS {{259 0 0 0-5703 {}} {130 0 0 0-5741 {}} {256 0 0 0-5742 {}}} CYCLES {}}
set a(0-5703) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0) TYPE READSLICE PAR 0-5352 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-372 LOC {0 1.0 1 0.0 1 0.0 1 0.433125} PREDS {{259 0 0 0-5702 {}}} SUCCS {{258 0 0 0-5707 {}} {130 0 0 0-5741 {}}} CYCLES {}}
set a(0-5704) {AREA_SCORE {} NAME COMP_LOOP:k:asn#21 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5352 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-373 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.433125} PREDS {} SUCCS {{259 0 0 0-5705 {}} {130 0 0 0-5741 {}}} CYCLES {}}
set a(0-5705) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#22 TYPE READSLICE PAR 0-5352 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-374 LOC {0 1.0 1 0.0 1 0.0 1 0.433125} PREDS {{259 0 0 0-5704 {}}} SUCCS {{259 0 0 0-5706 {}} {130 0 0 0-5741 {}}} CYCLES {}}
set a(0-5706) {AREA_SCORE {} NAME VEC_LOOP:conc#10 TYPE CONCATENATE PAR 0-5352 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-375 LOC {0 1.0 1 0.433125 1 0.433125 1 0.433125} PREDS {{259 0 0 0-5705 {}}} SUCCS {{259 0 0 0-5707 {}} {130 0 0 0-5741 {}}} CYCLES {}}
set a(0-5707) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-6:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-5352 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-376 LOC {1 0.0 1 0.433125 1 0.433125 1 0.562499875 1 0.562499875} PREDS {{259 0 0 0-5706 {}} {258 0 0 0-5703 {}}} SUCCS {{259 0 3.000 0-5708 {}} {258 0 3.000 0-5723 {}} {130 0 0 0-5741 {}}} CYCLES {}}
set a(0-5708) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#10 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5352 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-377 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-5707 {}} {774 0 3.000 0-5736 {}} {774 0 3.000 0-5723 {}}} SUCCS {{258 0 0 0-5718 {}} {256 0 0 0-5723 {}} {258 0 0 0-5725 {}} {256 0 0 0-5736 {}} {130 0 0 0-5741 {}}} CYCLES {}}
set a(0-5709) {AREA_SCORE {} NAME COMP_LOOP:k:asn#22 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5352 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-378 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-5710 {}} {130 0 0 0-5741 {}}} CYCLES {}}
set a(0-5710) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#23 TYPE READSLICE PAR 0-5352 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-379 LOC {0 1.0 1 0.0 1 0.0 1 0.30374999999999996} PREDS {{259 0 0 0-5709 {}}} SUCCS {{259 0 0 0-5711 {}} {130 0 0 0-5741 {}}} CYCLES {}}
set a(0-5711) {AREA_SCORE {} NAME VEC_LOOP:conc#11 TYPE CONCATENATE PAR 0-5352 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-380 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 1 0.30374999999999996} PREDS {{259 0 0 0-5710 {}}} SUCCS {{258 0 0 0-5713 {}} {130 0 0 0-5741 {}}} CYCLES {}}
set a(0-5712) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-5352 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-381 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 1 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-5713 {}} {130 0 0 0-5741 {}}} CYCLES {}}
set a(0-5713) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#23 TYPE ACCU DELAY {1.03 ns} PAR 0-5352 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-382 LOC {1 0.0 1 0.30374999999999996 1 0.30374999999999996 1 0.43312487499999996 1 0.43312487499999996} PREDS {{259 0 0 0-5712 {}} {258 0 0 0-5711 {}}} SUCCS {{258 0 0 0-5716 {}} {130 0 0 0-5741 {}}} CYCLES {}}
set a(0-5714) {AREA_SCORE {} NAME VEC_LOOP:j:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5352 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-383 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.433125} PREDS {{774 0 0 0-5742 {}}} SUCCS {{259 0 0 0-5715 {}} {130 0 0 0-5741 {}} {256 0 0 0-5742 {}}} CYCLES {}}
set a(0-5715) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-5352 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-384 LOC {0 1.0 1 0.0 1 0.0 1 0.433125} PREDS {{259 0 0 0-5714 {}}} SUCCS {{259 0 0 0-5716 {}} {130 0 0 0-5741 {}}} CYCLES {}}
set a(0-5716) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-6:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-5352 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-385 LOC {1 0.129375 1 0.433125 1 0.433125 1 0.562499875 1 0.562499875} PREDS {{259 0 0 0-5715 {}} {258 0 0 0-5713 {}}} SUCCS {{259 0 3.000 0-5717 {}} {258 0 3.000 0-5736 {}} {130 0 0 0-5741 {}}} CYCLES {}}
set a(0-5717) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#11 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5352 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-386 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-5716 {}} {774 0 3.000 0-5736 {}} {774 0 3.000 0-5723 {}}} SUCCS {{259 0 0 0-5718 {}} {256 0 0 0-5723 {}} {258 0 0 0-5724 {}} {256 0 0 0-5736 {}} {130 0 0 0-5741 {}}} CYCLES {}}
set a(0-5718) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-6:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-5352 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-387 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-5717 {}} {258 0 0 0-5708 {}}} SUCCS {{259 0 0 0-5719 {}} {130 0 0 0-5741 {}}} CYCLES {}}
set a(0-5719) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_add.base TYPE {C-CORE PORT} PAR 0-5352 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-388 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-5718 {}} {128 0 0 0-5721 {}}} SUCCS {{258 0 0 0-5721 {}} {130 0 0 0-5741 {}}} CYCLES {}}
set a(0-5720) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_add.m TYPE {C-CORE PORT} PAR 0-5352 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-389 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-5721 {}}} SUCCS {{259 0 0 0-5721 {}} {130 0 0 0-5741 {}}} CYCLES {}}
set a(0-5721) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_0a37945888dd1e74de5ead9499a92e0360eb() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-6:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-5352 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-390 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-5720 {}} {258 0 0 0-5719 {}}} SUCCS {{128 0 0 0-5719 {}} {128 0 0 0-5720 {}} {259 0 0 0-5722 {}}} CYCLES {}}
set a(0-5722) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_add.return TYPE {C-CORE PORT} PAR 0-5352 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-391 LOC {3 0.04 3 0.5625 3 0.5625 5 0.5625} PREDS {{259 0 0 0-5721 {}}} SUCCS {{259 0 3.000 0-5723 {}} {130 0 0 0-5741 {}}} CYCLES {}}
set a(0-5723) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#10 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5352 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-392 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-5723 {}} {259 0 3.000 0-5722 {}} {256 0 0 0-5717 {}} {256 0 0 0-5708 {}} {258 0 3.000 0-5707 {}} {774 0 0 0-5736 {}}} SUCCS {{774 0 3.000 0-5708 {}} {774 0 3.000 0-5717 {}} {774 0 0 0-5723 {}} {258 0 0 0-5736 {}} {130 0 0 0-5741 {}}} CYCLES {}}
set a(0-5724) {AREA_SCORE {} NAME COMP_LOOP-6:factor2:not TYPE NOT PAR 0-5352 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-393 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-5717 {}}} SUCCS {{259 0 0 0-5725 {}} {130 0 0 0-5741 {}}} CYCLES {}}
set a(0-5725) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-6:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-5352 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-394 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-5724 {}} {258 0 0 0-5708 {}}} SUCCS {{259 0 0 0-5726 {}} {130 0 0 0-5741 {}}} CYCLES {}}
set a(0-5726) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_sub.base TYPE {C-CORE PORT} PAR 0-5352 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-395 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-5725 {}} {128 0 0 0-5728 {}}} SUCCS {{258 0 0 0-5728 {}} {130 0 0 0-5741 {}}} CYCLES {}}
set a(0-5727) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_sub.m TYPE {C-CORE PORT} PAR 0-5352 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-396 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-5728 {}}} SUCCS {{259 0 0 0-5728 {}} {130 0 0 0-5741 {}}} CYCLES {}}
set a(0-5728) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_35e8763e05b723902e0a11aa8bf94b5d6374() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-6:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-5352 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-397 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-5727 {}} {258 0 0 0-5726 {}}} SUCCS {{128 0 0 0-5726 {}} {128 0 0 0-5727 {}} {259 0 0 0-5729 {}}} CYCLES {}}
set a(0-5729) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_sub.return TYPE {C-CORE PORT} PAR 0-5352 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-398 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-5728 {}}} SUCCS {{259 0 0 0-5730 {}} {130 0 0 0-5741 {}}} CYCLES {}}
set a(0-5730) {AREA_SCORE {} NAME COMP_LOOP-6:mult.x TYPE {C-CORE PORT} PAR 0-5352 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-399 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-5729 {}} {128 0 0 0-5734 {}}} SUCCS {{258 0 0 0-5734 {}} {130 0 0 0-5741 {}}} CYCLES {}}
set a(0-5731) {AREA_SCORE {} NAME COMP_LOOP-6:mult.y TYPE {C-CORE PORT} PAR 0-5352 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-400 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-5734 {}}} SUCCS {{258 0 0 0-5734 {}} {130 0 0 0-5741 {}}} CYCLES {}}
set a(0-5732) {AREA_SCORE {} NAME COMP_LOOP-6:mult.y_ TYPE {C-CORE PORT} PAR 0-5352 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-401 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-5734 {}}} SUCCS {{258 0 0 0-5734 {}} {130 0 0 0-5741 {}}} CYCLES {}}
set a(0-5733) {AREA_SCORE {} NAME COMP_LOOP-6:mult.p TYPE {C-CORE PORT} PAR 0-5352 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-402 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-5734 {}}} SUCCS {{259 0 0 0-5734 {}} {130 0 0 0-5741 {}}} CYCLES {}}
set a(0-5734) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() QUANTITY 1 MULTICYCLE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() MINCLKPRD 8.38 NAME COMP_LOOP-6:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-5352 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-403 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-5733 {}} {258 0 0 0-5732 {}} {258 0 0 0-5731 {}} {258 0 0 0-5730 {}}} SUCCS {{128 0 0 0-5730 {}} {128 0 0 0-5731 {}} {128 0 0 0-5732 {}} {128 0 0 0-5733 {}} {259 0 0 0-5735 {}}} CYCLES {}}
set a(0-5735) {AREA_SCORE {} NAME COMP_LOOP-6:mult.return TYPE {C-CORE PORT} PAR 0-5352 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-404 LOC {6 0.04 6 0.5625 6 0.5625 6 0.5625} PREDS {{259 0 0 0-5734 {}}} SUCCS {{259 0 3.000 0-5736 {}} {130 0 0 0-5741 {}}} CYCLES {}}
set a(0-5736) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#11 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5352 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-405 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-5736 {}} {259 0 3.000 0-5735 {}} {258 0 0 0-5723 {}} {256 0 0 0-5717 {}} {258 0 3.000 0-5716 {}} {256 0 0 0-5708 {}}} SUCCS {{774 0 3.000 0-5708 {}} {774 0 3.000 0-5717 {}} {774 0 0 0-5723 {}} {774 0 0 0-5736 {}} {130 0 0 0-5741 {}}} CYCLES {}}
set a(0-5737) {AREA_SCORE {} NAME VEC_LOOP:j:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5352 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-406 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-5742 {}}} SUCCS {{259 0 0 0-5738 {}} {130 0 0 0-5741 {}} {256 0 0 0-5742 {}}} CYCLES {}}
set a(0-5738) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-5352 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-407 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-5737 {}}} SUCCS {{259 0 0 0-5739 {}} {130 0 0 0-5741 {}}} CYCLES {}}
set a(0-5739) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-6:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-5352 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-408 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-5738 {}}} SUCCS {{259 0 0 0-5740 {}} {130 0 0 0-5741 {}} {258 0 0 0-5742 {}}} CYCLES {}}
set a(0-5740) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-5352 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-409 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-5739 {}}} SUCCS {{259 0 0 0-5741 {}}} CYCLES {}}
set a(0-5741) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-5352 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-410 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-5740 {}} {130 0 0 0-5739 {}} {130 0 0 0-5738 {}} {130 0 0 0-5737 {}} {130 0 0 0-5736 {}} {130 0 0 0-5735 {}} {130 0 0 0-5733 {}} {130 0 0 0-5732 {}} {130 0 0 0-5731 {}} {130 0 0 0-5730 {}} {130 0 0 0-5729 {}} {130 0 0 0-5727 {}} {130 0 0 0-5726 {}} {130 0 0 0-5725 {}} {130 0 0 0-5724 {}} {130 0 0 0-5723 {}} {130 0 0 0-5722 {}} {130 0 0 0-5720 {}} {130 0 0 0-5719 {}} {130 0 0 0-5718 {}} {130 0 0 0-5717 {}} {130 0 0 0-5716 {}} {130 0 0 0-5715 {}} {130 0 0 0-5714 {}} {130 0 0 0-5713 {}} {130 0 0 0-5712 {}} {130 0 0 0-5711 {}} {130 0 0 0-5710 {}} {130 0 0 0-5709 {}} {130 0 0 0-5708 {}} {130 0 0 0-5707 {}} {130 0 0 0-5706 {}} {130 0 0 0-5705 {}} {130 0 0 0-5704 {}} {130 0 0 0-5703 {}} {130 0 0 0-5702 {}}} SUCCS {{129 0 0 0-5742 {}}} CYCLES {}}
set a(0-5742) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0)#6.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5352 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-5742 {}} {129 0 0 0-5741 {}} {258 0 0 0-5739 {}} {256 0 0 0-5737 {}} {256 0 0 0-5714 {}} {256 0 0 0-5702 {}}} SUCCS {{774 0 0 0-5702 {}} {774 0 0 0-5714 {}} {774 0 0 0-5737 {}} {772 0 0 0-5742 {}}} CYCLES {}}
set a(0-5352) {CHI {0-5702 0-5703 0-5704 0-5705 0-5706 0-5707 0-5708 0-5709 0-5710 0-5711 0-5712 0-5713 0-5714 0-5715 0-5716 0-5717 0-5718 0-5719 0-5720 0-5721 0-5722 0-5723 0-5724 0-5725 0-5726 0-5727 0-5728 0-5729 0-5730 0-5731 0-5732 0-5733 0-5734 0-5735 0-5736 0-5737 0-5738 0-5739 0-5740 0-5741 0-5742} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {4550 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 4550 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 4550 NAME COMP_LOOP-6:VEC_LOOP TYPE LOOP DELAY {45510.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-411 LOC {8 1.0 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-5701 {}} {258 0 0 0-5700 {}} {258 0 0 0-5699 {}} {130 0 0 0-5698 {}} {130 0 0 0-5697 {}} {130 0 0 0-5696 {}} {130 0 0 0-5695 {}} {64 0 0 0-5694 {}} {64 0 0 0-5351 {}} {774 0 0 0-6366 {}}} SUCCS {{772 0 0 0-5701 {}} {131 0 0 0-5743 {}} {130 0 0 0-5744 {}} {130 0 0 0-5745 {}} {130 0 0 0-5746 {}} {130 0 0 0-5747 {}} {130 0 0 0-5748 {}} {130 0 0 0-5749 {}} {130 0 0 0-5750 {}} {130 0 0 0-5751 {}} {130 0 0 0-5752 {}} {64 0 0 0-5353 {}} {256 0 0 0-6366 {}}} CYCLES {}}
set a(0-5743) {AREA_SCORE {} NAME COMP_LOOP-7:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-412 LOC {8 1.0 9 0.8687499999999999 9 0.8687499999999999 9 0.8687499999999999} PREDS {{131 0 0 0-5352 {}}} SUCCS {{259 0 0 0-5744 {}} {130 0 0 0-5752 {}}} CYCLES {}}
set a(0-5744) {AREA_SCORE {} NAME COMP_LOOP-7:not#3 TYPE NOT PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-413 LOC {8 1.0 9 0.8687499999999999 9 0.8687499999999999 9 0.8687499999999999} PREDS {{259 0 0 0-5743 {}} {130 0 0 0-5352 {}}} SUCCS {{259 0 0 0-5745 {}} {130 0 0 0-5752 {}}} CYCLES {}}
set a(0-5745) {AREA_SCORE {} NAME COMP_LOOP-7:COMP_LOOP:conc TYPE CONCATENATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-414 LOC {8 1.0 9 0.8687499999999999 9 0.8687499999999999 9 0.8687499999999999} PREDS {{259 0 0 0-5744 {}} {130 0 0 0-5352 {}}} SUCCS {{258 0 0 0-5749 {}} {130 0 0 0-5752 {}}} CYCLES {}}
set a(0-5746) {AREA_SCORE {} NAME COMP_LOOP:k:asn#23 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-415 LOC {8 1.0 9 0.0 9 0.0 9 0.0 9 0.8687499999999999} PREDS {{130 0 0 0-5352 {}} {774 0 0 0-6366 {}}} SUCCS {{259 0 0 0-5747 {}} {130 0 0 0-5752 {}} {256 0 0 0-6366 {}}} CYCLES {}}
set a(0-5747) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#25 TYPE READSLICE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-416 LOC {8 1.0 9 0.0 9 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-5746 {}} {130 0 0 0-5352 {}}} SUCCS {{259 0 0 0-5748 {}} {130 0 0 0-5752 {}}} CYCLES {}}
set a(0-5748) {AREA_SCORE {} NAME COMP_LOOP:conc#18 TYPE CONCATENATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-417 LOC {8 1.0 9 0.8687499999999999 9 0.8687499999999999 9 0.8687499999999999} PREDS {{259 0 0 0-5747 {}} {130 0 0 0-5352 {}}} SUCCS {{259 0 0 0-5749 {}} {130 0 0 0-5752 {}}} CYCLES {}}
set a(0-5749) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-7:acc TYPE ACCU DELAY {1.05 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-418 LOC {9 0.0 9 0.8687499999999999 9 0.8687499999999999 9 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-5748 {}} {258 0 0 0-5745 {}} {130 0 0 0-5352 {}}} SUCCS {{259 0 0 0-5750 {}} {130 0 0 0-5752 {}}} CYCLES {}}
set a(0-5750) {AREA_SCORE {} NAME COMP_LOOP-7:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-419 LOC {9 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-5749 {}} {130 0 0 0-5352 {}}} SUCCS {{259 0 0 0-5751 {}} {130 0 0 0-5752 {}}} CYCLES {}}
set a(0-5751) {AREA_SCORE {} NAME COMP_LOOP-7:not TYPE NOT PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-420 LOC {9 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-5750 {}} {130 0 0 0-5352 {}}} SUCCS {{259 0 0 0-5752 {}}} CYCLES {}}
set a(0-5752) {AREA_SCORE {} NAME COMP_LOOP-7:break(COMP_LOOP) TYPE TERMINATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-421 LOC {9 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-5751 {}} {130 0 0 0-5750 {}} {130 0 0 0-5749 {}} {130 0 0 0-5748 {}} {130 0 0 0-5747 {}} {130 0 0 0-5746 {}} {130 0 0 0-5745 {}} {130 0 0 0-5744 {}} {130 0 0 0-5743 {}} {130 0 0 0-5352 {}}} SUCCS {{128 0 0 0-5761 {}} {64 0 0 0-5353 {}}} CYCLES {}}
set a(0-5753) {AREA_SCORE {} NAME COMP_LOOP:k:asn#24 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-422 LOC {0 1.0 6 0.0 6 0.0 6 0.0 8 0.09843439999999999} PREDS {{774 0 0 0-6366 {}}} SUCCS {{259 0 0 0-5754 {}} {130 0 0 0-5353 {}} {256 0 0 0-6366 {}}} CYCLES {}}
set a(0-5754) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#12 TYPE READSLICE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-423 LOC {0 1.0 6 0.0 6 0.0 8 0.09843439999999999} PREDS {{259 0 0 0-5753 {}}} SUCCS {{259 0 0 0-5755 {}} {130 0 0 0-5353 {}}} CYCLES {}}
set a(0-5755) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#6 TYPE CONCATENATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-424 LOC {0 1.0 6 0.5359343999999999 6 0.5359343999999999 8 0.09843439999999999} PREDS {{259 0 0 0-5754 {}}} SUCCS {{259 0 0 0-5756 {}} {130 0 0 0-5353 {}}} CYCLES {}}
set a(0-5756) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-7:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-425 LOC {1 0.18687499999999999 6 0.5359343999999999 6 0.5359343999999999 6 0.9999998774999999 8 0.5624998775} PREDS {{259 0 0 0-5755 {}} {258 0 0 0-5503 {}}} SUCCS {{259 0 0 0-5757 {}} {258 0 0 0-5759 {}} {130 0 0 0-5353 {}}} CYCLES {}}
set a(0-5757) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#33 TYPE CONCATENATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-426 LOC {1 0.6509406 8 0.5625 8 0.5625 8 0.5625} PREDS {{259 0 0 0-5756 {}}} SUCCS {{259 0 3.000 0-5758 {}} {130 0 0 0-5353 {}}} CYCLES {}}
set a(0-5758) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-427 LOC {2 1.0 8 0.95 8 1.0 9 0.2999998749999999 9 0.2999998749999999} PREDS {{259 0 3.000 0-5757 {}}} SUCCS {{258 0 0 0-5353 {}}} CYCLES {}}
set a(0-5759) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#3 TYPE CONCATENATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-428 LOC {1 0.6509406 8 0.5625 8 0.5625 8 0.5625} PREDS {{258 0 0 0-5756 {}}} SUCCS {{259 0 3.000 0-5760 {}} {130 0 0 0-5353 {}}} CYCLES {}}
set a(0-5760) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-429 LOC {2 1.0 8 0.95 8 1.0 9 0.2999998749999999 9 0.2999998749999999} PREDS {{259 0 3.000 0-5759 {}}} SUCCS {{258 0 0 0-5353 {}}} CYCLES {}}
set a(0-5761) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-430 LOC {9 0.0 9 1.0 9 1.0 9 1.0 9 1.0} PREDS {{128 0 0 0-5752 {}} {772 0 0 0-5353 {}}} SUCCS {{259 0 0 0-5353 {}}} CYCLES {}}
set a(0-5762) {AREA_SCORE {} NAME VEC_LOOP:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5353 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-431 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.435} PREDS {{774 0 0 0-5808 {}}} SUCCS {{259 0 0 0-5763 {}} {130 0 0 0-5807 {}} {256 0 0 0-5808 {}}} CYCLES {}}
set a(0-5763) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#7)(9-1) TYPE READSLICE PAR 0-5353 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-432 LOC {0 1.0 1 0.0 1 0.0 1 0.435} PREDS {{259 0 0 0-5762 {}}} SUCCS {{258 0 0 0-5767 {}} {130 0 0 0-5807 {}}} CYCLES {}}
set a(0-5764) {AREA_SCORE {} NAME COMP_LOOP:k:asn#25 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5353 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-433 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.435} PREDS {} SUCCS {{259 0 0 0-5765 {}} {130 0 0 0-5807 {}}} CYCLES {}}
set a(0-5765) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#26 TYPE READSLICE PAR 0-5353 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-434 LOC {0 1.0 1 0.0 1 0.0 1 0.435} PREDS {{259 0 0 0-5764 {}}} SUCCS {{259 0 0 0-5766 {}} {130 0 0 0-5807 {}}} CYCLES {}}
set a(0-5766) {AREA_SCORE {} NAME VEC_LOOP:conc#12 TYPE CONCATENATE PAR 0-5353 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-435 LOC {0 1.0 1 0.435 1 0.435 1 0.435} PREDS {{259 0 0 0-5765 {}}} SUCCS {{259 0 0 0-5767 {}} {130 0 0 0-5807 {}}} CYCLES {}}
set a(0-5767) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 2 NAME VEC_LOOP:acc#13 TYPE ACCU DELAY {1.02 ns} PAR 0-5353 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-436 LOC {1 0.0 1 0.435 1 0.435 1 0.562499875 1 0.562499875} PREDS {{259 0 0 0-5766 {}} {258 0 0 0-5763 {}}} SUCCS {{258 0 0 0-5770 {}} {258 0 0 0-5788 {}} {130 0 0 0-5807 {}}} CYCLES {}}
set a(0-5768) {AREA_SCORE {} NAME VEC_LOOP:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5353 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-437 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.5625} PREDS {{774 0 0 0-5808 {}}} SUCCS {{259 0 0 0-5769 {}} {130 0 0 0-5807 {}} {256 0 0 0-5808 {}}} CYCLES {}}
set a(0-5769) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#7)(0)#1 TYPE READSLICE PAR 0-5353 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-438 LOC {0 1.0 1 0.0 1 0.0 1 0.5625} PREDS {{259 0 0 0-5768 {}}} SUCCS {{259 0 0 0-5770 {}} {130 0 0 0-5807 {}}} CYCLES {}}
set a(0-5770) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-5353 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-439 LOC {1 0.1275 1 0.5625 1 0.5625 1 0.5625} PREDS {{259 0 0 0-5769 {}} {258 0 0 0-5767 {}}} SUCCS {{259 0 3.000 0-5771 {}} {130 0 0 0-5807 {}}} CYCLES {}}
set a(0-5771) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#12 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5353 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-440 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-5770 {}} {774 0 3.000 0-5802 {}} {774 0 3.000 0-5789 {}}} SUCCS {{258 0 0 0-5781 {}} {256 0 0 0-5789 {}} {258 0 0 0-5791 {}} {256 0 0 0-5802 {}} {130 0 0 0-5807 {}}} CYCLES {}}
set a(0-5772) {AREA_SCORE {} NAME COMP_LOOP:k:asn#26 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5353 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-441 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-5773 {}} {130 0 0 0-5807 {}}} CYCLES {}}
set a(0-5773) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#27 TYPE READSLICE PAR 0-5353 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-442 LOC {0 1.0 1 0.0 1 0.0 1 0.30374999999999996} PREDS {{259 0 0 0-5772 {}}} SUCCS {{259 0 0 0-5774 {}} {130 0 0 0-5807 {}}} CYCLES {}}
set a(0-5774) {AREA_SCORE {} NAME VEC_LOOP:conc#13 TYPE CONCATENATE PAR 0-5353 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-443 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 1 0.30374999999999996} PREDS {{259 0 0 0-5773 {}}} SUCCS {{258 0 0 0-5776 {}} {130 0 0 0-5807 {}}} CYCLES {}}
set a(0-5775) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-5353 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-444 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 1 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-5776 {}} {130 0 0 0-5807 {}}} CYCLES {}}
set a(0-5776) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#24 TYPE ACCU DELAY {1.03 ns} PAR 0-5353 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-445 LOC {1 0.0 1 0.30374999999999996 1 0.30374999999999996 1 0.43312487499999996 1 0.43312487499999996} PREDS {{259 0 0 0-5775 {}} {258 0 0 0-5774 {}}} SUCCS {{258 0 0 0-5779 {}} {130 0 0 0-5807 {}}} CYCLES {}}
set a(0-5777) {AREA_SCORE {} NAME VEC_LOOP:j:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5353 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-446 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.433125} PREDS {{774 0 0 0-5808 {}}} SUCCS {{259 0 0 0-5778 {}} {130 0 0 0-5807 {}} {256 0 0 0-5808 {}}} CYCLES {}}
set a(0-5778) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-5353 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-447 LOC {0 1.0 1 0.0 1 0.0 1 0.433125} PREDS {{259 0 0 0-5777 {}}} SUCCS {{259 0 0 0-5779 {}} {130 0 0 0-5807 {}}} CYCLES {}}
set a(0-5779) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-7:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-5353 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-448 LOC {1 0.129375 1 0.433125 1 0.433125 1 0.562499875 1 0.562499875} PREDS {{259 0 0 0-5778 {}} {258 0 0 0-5776 {}}} SUCCS {{259 0 3.000 0-5780 {}} {258 0 3.000 0-5802 {}} {130 0 0 0-5807 {}}} CYCLES {}}
set a(0-5780) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#13 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5353 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-449 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-5779 {}} {774 0 3.000 0-5802 {}} {774 0 3.000 0-5789 {}}} SUCCS {{259 0 0 0-5781 {}} {256 0 0 0-5789 {}} {258 0 0 0-5790 {}} {256 0 0 0-5802 {}} {130 0 0 0-5807 {}}} CYCLES {}}
set a(0-5781) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-7:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-5353 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-450 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-5780 {}} {258 0 0 0-5771 {}}} SUCCS {{259 0 0 0-5782 {}} {130 0 0 0-5807 {}}} CYCLES {}}
set a(0-5782) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_add.base TYPE {C-CORE PORT} PAR 0-5353 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-451 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-5781 {}} {128 0 0 0-5784 {}}} SUCCS {{258 0 0 0-5784 {}} {130 0 0 0-5807 {}}} CYCLES {}}
set a(0-5783) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_add.m TYPE {C-CORE PORT} PAR 0-5353 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-452 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-5784 {}}} SUCCS {{259 0 0 0-5784 {}} {130 0 0 0-5807 {}}} CYCLES {}}
set a(0-5784) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_0a37945888dd1e74de5ead9499a92e0360eb() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-7:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-5353 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-453 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-5783 {}} {258 0 0 0-5782 {}}} SUCCS {{128 0 0 0-5782 {}} {128 0 0 0-5783 {}} {259 0 0 0-5785 {}}} CYCLES {}}
set a(0-5785) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_add.return TYPE {C-CORE PORT} PAR 0-5353 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-454 LOC {3 0.04 3 0.5625 3 0.5625 5 0.5625} PREDS {{259 0 0 0-5784 {}}} SUCCS {{258 0 3.000 0-5789 {}} {130 0 0 0-5807 {}}} CYCLES {}}
set a(0-5786) {AREA_SCORE {} NAME VEC_LOOP:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5353 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-455 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.5625} PREDS {{774 0 0 0-5808 {}}} SUCCS {{259 0 0 0-5787 {}} {130 0 0 0-5807 {}} {256 0 0 0-5808 {}}} CYCLES {}}
set a(0-5787) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#7)(0) TYPE READSLICE PAR 0-5353 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-456 LOC {0 1.0 1 0.0 1 0.0 5 0.5625} PREDS {{259 0 0 0-5786 {}}} SUCCS {{259 0 0 0-5788 {}} {130 0 0 0-5807 {}}} CYCLES {}}
set a(0-5788) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-5353 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-457 LOC {1 0.1275 3 0.5625 3 0.5625 5 0.5625} PREDS {{259 0 0 0-5787 {}} {258 0 0 0-5767 {}}} SUCCS {{259 0 3.000 0-5789 {}} {130 0 0 0-5807 {}}} CYCLES {}}
set a(0-5789) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#12 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5353 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-458 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-5789 {}} {259 0 3.000 0-5788 {}} {258 0 3.000 0-5785 {}} {256 0 0 0-5780 {}} {256 0 0 0-5771 {}} {774 0 0 0-5802 {}}} SUCCS {{774 0 3.000 0-5771 {}} {774 0 3.000 0-5780 {}} {774 0 0 0-5789 {}} {258 0 0 0-5802 {}} {130 0 0 0-5807 {}}} CYCLES {}}
set a(0-5790) {AREA_SCORE {} NAME COMP_LOOP-7:factor2:not TYPE NOT PAR 0-5353 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-459 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-5780 {}}} SUCCS {{259 0 0 0-5791 {}} {130 0 0 0-5807 {}}} CYCLES {}}
set a(0-5791) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-7:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-5353 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-460 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-5790 {}} {258 0 0 0-5771 {}}} SUCCS {{259 0 0 0-5792 {}} {130 0 0 0-5807 {}}} CYCLES {}}
set a(0-5792) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_sub.base TYPE {C-CORE PORT} PAR 0-5353 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-461 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-5791 {}} {128 0 0 0-5794 {}}} SUCCS {{258 0 0 0-5794 {}} {130 0 0 0-5807 {}}} CYCLES {}}
set a(0-5793) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_sub.m TYPE {C-CORE PORT} PAR 0-5353 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-462 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-5794 {}}} SUCCS {{259 0 0 0-5794 {}} {130 0 0 0-5807 {}}} CYCLES {}}
set a(0-5794) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_35e8763e05b723902e0a11aa8bf94b5d6374() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-7:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-5353 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-463 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-5793 {}} {258 0 0 0-5792 {}}} SUCCS {{128 0 0 0-5792 {}} {128 0 0 0-5793 {}} {259 0 0 0-5795 {}}} CYCLES {}}
set a(0-5795) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_sub.return TYPE {C-CORE PORT} PAR 0-5353 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-464 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-5794 {}}} SUCCS {{259 0 0 0-5796 {}} {130 0 0 0-5807 {}}} CYCLES {}}
set a(0-5796) {AREA_SCORE {} NAME COMP_LOOP-7:mult.x TYPE {C-CORE PORT} PAR 0-5353 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-465 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-5795 {}} {128 0 0 0-5800 {}}} SUCCS {{258 0 0 0-5800 {}} {130 0 0 0-5807 {}}} CYCLES {}}
set a(0-5797) {AREA_SCORE {} NAME COMP_LOOP-7:mult.y TYPE {C-CORE PORT} PAR 0-5353 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-466 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-5800 {}}} SUCCS {{258 0 0 0-5800 {}} {130 0 0 0-5807 {}}} CYCLES {}}
set a(0-5798) {AREA_SCORE {} NAME COMP_LOOP-7:mult.y_ TYPE {C-CORE PORT} PAR 0-5353 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-467 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-5800 {}}} SUCCS {{258 0 0 0-5800 {}} {130 0 0 0-5807 {}}} CYCLES {}}
set a(0-5799) {AREA_SCORE {} NAME COMP_LOOP-7:mult.p TYPE {C-CORE PORT} PAR 0-5353 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-468 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-5800 {}}} SUCCS {{259 0 0 0-5800 {}} {130 0 0 0-5807 {}}} CYCLES {}}
set a(0-5800) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() QUANTITY 1 MULTICYCLE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() MINCLKPRD 8.38 NAME COMP_LOOP-7:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-5353 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-469 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-5799 {}} {258 0 0 0-5798 {}} {258 0 0 0-5797 {}} {258 0 0 0-5796 {}}} SUCCS {{128 0 0 0-5796 {}} {128 0 0 0-5797 {}} {128 0 0 0-5798 {}} {128 0 0 0-5799 {}} {259 0 0 0-5801 {}}} CYCLES {}}
set a(0-5801) {AREA_SCORE {} NAME COMP_LOOP-7:mult.return TYPE {C-CORE PORT} PAR 0-5353 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-470 LOC {6 0.04 6 0.5625 6 0.5625 6 0.5625} PREDS {{259 0 0 0-5800 {}}} SUCCS {{259 0 3.000 0-5802 {}} {130 0 0 0-5807 {}}} CYCLES {}}
set a(0-5802) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#13 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5353 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-471 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-5802 {}} {259 0 3.000 0-5801 {}} {258 0 0 0-5789 {}} {256 0 0 0-5780 {}} {258 0 3.000 0-5779 {}} {256 0 0 0-5771 {}}} SUCCS {{774 0 3.000 0-5771 {}} {774 0 3.000 0-5780 {}} {774 0 0 0-5789 {}} {774 0 0 0-5802 {}} {130 0 0 0-5807 {}}} CYCLES {}}
set a(0-5803) {AREA_SCORE {} NAME VEC_LOOP:j:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5353 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-472 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-5808 {}}} SUCCS {{259 0 0 0-5804 {}} {130 0 0 0-5807 {}} {256 0 0 0-5808 {}}} CYCLES {}}
set a(0-5804) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-5353 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-473 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-5803 {}}} SUCCS {{259 0 0 0-5805 {}} {130 0 0 0-5807 {}}} CYCLES {}}
set a(0-5805) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-7:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-5353 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-474 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-5804 {}}} SUCCS {{259 0 0 0-5806 {}} {130 0 0 0-5807 {}} {258 0 0 0-5808 {}}} CYCLES {}}
set a(0-5806) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-5353 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-475 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-5805 {}}} SUCCS {{259 0 0 0-5807 {}}} CYCLES {}}
set a(0-5807) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-5353 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-476 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-5806 {}} {130 0 0 0-5805 {}} {130 0 0 0-5804 {}} {130 0 0 0-5803 {}} {130 0 0 0-5802 {}} {130 0 0 0-5801 {}} {130 0 0 0-5799 {}} {130 0 0 0-5798 {}} {130 0 0 0-5797 {}} {130 0 0 0-5796 {}} {130 0 0 0-5795 {}} {130 0 0 0-5793 {}} {130 0 0 0-5792 {}} {130 0 0 0-5791 {}} {130 0 0 0-5790 {}} {130 0 0 0-5789 {}} {130 0 0 0-5788 {}} {130 0 0 0-5787 {}} {130 0 0 0-5786 {}} {130 0 0 0-5785 {}} {130 0 0 0-5783 {}} {130 0 0 0-5782 {}} {130 0 0 0-5781 {}} {130 0 0 0-5780 {}} {130 0 0 0-5779 {}} {130 0 0 0-5778 {}} {130 0 0 0-5777 {}} {130 0 0 0-5776 {}} {130 0 0 0-5775 {}} {130 0 0 0-5774 {}} {130 0 0 0-5773 {}} {130 0 0 0-5772 {}} {130 0 0 0-5771 {}} {130 0 0 0-5770 {}} {130 0 0 0-5769 {}} {130 0 0 0-5768 {}} {130 0 0 0-5767 {}} {130 0 0 0-5766 {}} {130 0 0 0-5765 {}} {130 0 0 0-5764 {}} {130 0 0 0-5763 {}} {130 0 0 0-5762 {}}} SUCCS {{129 0 0 0-5808 {}}} CYCLES {}}
set a(0-5808) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0)#7.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5353 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-5808 {}} {129 0 0 0-5807 {}} {258 0 0 0-5805 {}} {256 0 0 0-5803 {}} {256 0 0 0-5786 {}} {256 0 0 0-5777 {}} {256 0 0 0-5768 {}} {256 0 0 0-5762 {}}} SUCCS {{774 0 0 0-5762 {}} {774 0 0 0-5768 {}} {774 0 0 0-5777 {}} {774 0 0 0-5786 {}} {774 0 0 0-5803 {}} {772 0 0 0-5808 {}}} CYCLES {}}
set a(0-5353) {CHI {0-5762 0-5763 0-5764 0-5765 0-5766 0-5767 0-5768 0-5769 0-5770 0-5771 0-5772 0-5773 0-5774 0-5775 0-5776 0-5777 0-5778 0-5779 0-5780 0-5781 0-5782 0-5783 0-5784 0-5785 0-5786 0-5787 0-5788 0-5789 0-5790 0-5791 0-5792 0-5793 0-5794 0-5795 0-5796 0-5797 0-5798 0-5799 0-5800 0-5801 0-5802 0-5803 0-5804 0-5805 0-5806 0-5807 0-5808} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {4550 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 4550 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 4550 NAME COMP_LOOP-7:VEC_LOOP TYPE LOOP DELAY {45510.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-477 LOC {9 1.0 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-5761 {}} {258 0 0 0-5760 {}} {130 0 0 0-5759 {}} {258 0 0 0-5758 {}} {130 0 0 0-5757 {}} {130 0 0 0-5756 {}} {130 0 0 0-5755 {}} {130 0 0 0-5754 {}} {130 0 0 0-5753 {}} {64 0 0 0-5752 {}} {64 0 0 0-5352 {}} {774 0 0 0-6366 {}}} SUCCS {{772 0 0 0-5761 {}} {131 0 0 0-5809 {}} {130 0 0 0-5810 {}} {130 0 0 0-5811 {}} {130 0 0 0-5812 {}} {130 0 0 0-5813 {}} {130 0 0 0-5814 {}} {130 0 0 0-5815 {}} {130 0 0 0-5816 {}} {130 0 0 0-5817 {}} {130 0 0 0-5818 {}} {64 0 0 0-5354 {}} {256 0 0 0-6366 {}}} CYCLES {}}
set a(0-5809) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(10-4) TYPE READSLICE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-478 LOC {9 1.0 10 0.874375 10 0.874375 10 0.874375} PREDS {{131 0 0 0-5353 {}}} SUCCS {{259 0 0 0-5810 {}} {130 0 0 0-5818 {}}} CYCLES {}}
set a(0-5810) {AREA_SCORE {} NAME COMP_LOOP-8:not#3 TYPE NOT PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-479 LOC {9 1.0 10 0.874375 10 0.874375 10 0.874375} PREDS {{259 0 0 0-5809 {}} {130 0 0 0-5353 {}}} SUCCS {{259 0 0 0-5811 {}} {130 0 0 0-5818 {}}} CYCLES {}}
set a(0-5811) {AREA_SCORE {} NAME COMP_LOOP-8:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-480 LOC {9 1.0 10 0.874375 10 0.874375 10 0.874375} PREDS {{259 0 0 0-5810 {}} {130 0 0 0-5353 {}}} SUCCS {{258 0 0 0-5815 {}} {130 0 0 0-5818 {}}} CYCLES {}}
set a(0-5812) {AREA_SCORE {} NAME COMP_LOOP:k:asn#27 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-481 LOC {9 1.0 10 0.0 10 0.0 10 0.0 10 0.874375} PREDS {{130 0 0 0-5353 {}} {774 0 0 0-6366 {}}} SUCCS {{259 0 0 0-5813 {}} {130 0 0 0-5818 {}} {256 0 0 0-6366 {}}} CYCLES {}}
set a(0-5813) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#28 TYPE READSLICE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-482 LOC {9 1.0 10 0.0 10 0.0 10 0.874375} PREDS {{259 0 0 0-5812 {}} {130 0 0 0-5353 {}}} SUCCS {{259 0 0 0-5814 {}} {130 0 0 0-5818 {}}} CYCLES {}}
set a(0-5814) {AREA_SCORE {} NAME COMP_LOOP:conc#21 TYPE CONCATENATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-483 LOC {9 1.0 10 0.874375 10 0.874375 10 0.874375} PREDS {{259 0 0 0-5813 {}} {130 0 0 0-5353 {}}} SUCCS {{259 0 0 0-5815 {}} {130 0 0 0-5818 {}}} CYCLES {}}
set a(0-5815) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(8,0,8,0,8) QUANTITY 1 NAME COMP_LOOP:acc#2 TYPE ACCU DELAY {1.01 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-484 LOC {10 0.0 10 0.874375 10 0.874375 10 0.9999998750000001 10 0.9999998750000001} PREDS {{259 0 0 0-5814 {}} {258 0 0 0-5811 {}} {130 0 0 0-5353 {}}} SUCCS {{259 0 0 0-5816 {}} {130 0 0 0-5818 {}}} CYCLES {}}
set a(0-5816) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#2)(7) TYPE READSLICE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-485 LOC {10 0.125625 10 1.0 10 1.0 10 1.0} PREDS {{259 0 0 0-5815 {}} {130 0 0 0-5353 {}}} SUCCS {{259 0 0 0-5817 {}} {130 0 0 0-5818 {}}} CYCLES {}}
set a(0-5817) {AREA_SCORE {} NAME COMP_LOOP-8:not TYPE NOT PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-486 LOC {10 0.125625 10 1.0 10 1.0 10 1.0} PREDS {{259 0 0 0-5816 {}} {130 0 0 0-5353 {}}} SUCCS {{259 0 0 0-5818 {}}} CYCLES {}}
set a(0-5818) {AREA_SCORE {} NAME COMP_LOOP-8:break(COMP_LOOP) TYPE TERMINATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-487 LOC {10 0.125625 10 1.0 10 1.0 10 1.0} PREDS {{259 0 0 0-5817 {}} {130 0 0 0-5816 {}} {130 0 0 0-5815 {}} {130 0 0 0-5814 {}} {130 0 0 0-5813 {}} {130 0 0 0-5812 {}} {130 0 0 0-5811 {}} {130 0 0 0-5810 {}} {130 0 0 0-5809 {}} {130 0 0 0-5353 {}}} SUCCS {{128 0 0 0-5825 {}} {64 0 0 0-5354 {}}} CYCLES {}}
set a(0-5819) {AREA_SCORE {} NAME COMP_LOOP:k:asn#28 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-488 LOC {0 1.0 7 0.0 7 0.0 7 0.0 9 0.09843439999999999} PREDS {{774 0 0 0-6366 {}}} SUCCS {{259 0 0 0-5820 {}} {130 0 0 0-5354 {}} {256 0 0 0-6366 {}}} CYCLES {}}
set a(0-5820) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#29 TYPE READSLICE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-489 LOC {0 1.0 7 0.0 7 0.0 9 0.09843439999999999} PREDS {{259 0 0 0-5819 {}}} SUCCS {{259 0 0 0-5821 {}} {130 0 0 0-5354 {}}} CYCLES {}}
set a(0-5821) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#7 TYPE CONCATENATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-490 LOC {0 1.0 7 0.5359343999999999 7 0.5359343999999999 9 0.09843439999999999} PREDS {{259 0 0 0-5820 {}}} SUCCS {{259 0 0 0-5822 {}} {130 0 0 0-5354 {}}} CYCLES {}}
set a(0-5822) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-8:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-491 LOC {1 0.18687499999999999 7 0.5359343999999999 7 0.5359343999999999 7 0.9999998774999999 9 0.5624998775} PREDS {{259 0 0 0-5821 {}} {258 0 0 0-5444 {}}} SUCCS {{259 0 3.000 0-5823 {}} {258 0 3.000 0-5824 {}} {130 0 0 0-5354 {}}} CYCLES {}}
set a(0-5823) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#7 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-492 LOC {2 1.0 9 0.95 9 1.0 10 0.2999998749999999 10 0.2999998749999999} PREDS {{259 0 3.000 0-5822 {}}} SUCCS {{258 0 0 0-5354 {}}} CYCLES {}}
set a(0-5824) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#7 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-493 LOC {2 1.0 9 0.95 9 1.0 10 0.2999998749999999 10 0.2999998749999999} PREDS {{258 0 3.000 0-5822 {}}} SUCCS {{258 0 0 0-5354 {}}} CYCLES {}}
set a(0-5825) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-494 LOC {10 0.0 10 1.0 10 1.0 10 1.0 10 1.0} PREDS {{128 0 0 0-5818 {}} {772 0 0 0-5354 {}}} SUCCS {{259 0 0 0-5354 {}}} CYCLES {}}
set a(0-5826) {AREA_SCORE {} NAME VEC_LOOP:j:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5354 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-495 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.433125} PREDS {{774 0 0 0-5866 {}}} SUCCS {{259 0 0 0-5827 {}} {130 0 0 0-5865 {}} {256 0 0 0-5866 {}}} CYCLES {}}
set a(0-5827) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0) TYPE READSLICE PAR 0-5354 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-496 LOC {0 1.0 1 0.0 1 0.0 1 0.433125} PREDS {{259 0 0 0-5826 {}}} SUCCS {{258 0 0 0-5831 {}} {130 0 0 0-5865 {}}} CYCLES {}}
set a(0-5828) {AREA_SCORE {} NAME COMP_LOOP:k:asn#29 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5354 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-497 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.433125} PREDS {} SUCCS {{259 0 0 0-5829 {}} {130 0 0 0-5865 {}}} CYCLES {}}
set a(0-5829) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#30 TYPE READSLICE PAR 0-5354 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-498 LOC {0 1.0 1 0.0 1 0.0 1 0.433125} PREDS {{259 0 0 0-5828 {}}} SUCCS {{259 0 0 0-5830 {}} {130 0 0 0-5865 {}}} CYCLES {}}
set a(0-5830) {AREA_SCORE {} NAME VEC_LOOP:conc#14 TYPE CONCATENATE PAR 0-5354 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-499 LOC {0 1.0 1 0.433125 1 0.433125 1 0.433125} PREDS {{259 0 0 0-5829 {}}} SUCCS {{259 0 0 0-5831 {}} {130 0 0 0-5865 {}}} CYCLES {}}
set a(0-5831) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-8:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-5354 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-500 LOC {1 0.0 1 0.433125 1 0.433125 1 0.562499875 1 0.562499875} PREDS {{259 0 0 0-5830 {}} {258 0 0 0-5827 {}}} SUCCS {{259 0 3.000 0-5832 {}} {258 0 3.000 0-5847 {}} {130 0 0 0-5865 {}}} CYCLES {}}
set a(0-5832) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#14 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5354 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-501 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-5831 {}} {774 0 3.000 0-5860 {}} {774 0 3.000 0-5847 {}}} SUCCS {{258 0 0 0-5842 {}} {256 0 0 0-5847 {}} {258 0 0 0-5849 {}} {256 0 0 0-5860 {}} {130 0 0 0-5865 {}}} CYCLES {}}
set a(0-5833) {AREA_SCORE {} NAME COMP_LOOP:k:asn#30 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5354 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-502 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-5834 {}} {130 0 0 0-5865 {}}} CYCLES {}}
set a(0-5834) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#31 TYPE READSLICE PAR 0-5354 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-503 LOC {0 1.0 1 0.0 1 0.0 1 0.30374999999999996} PREDS {{259 0 0 0-5833 {}}} SUCCS {{259 0 0 0-5835 {}} {130 0 0 0-5865 {}}} CYCLES {}}
set a(0-5835) {AREA_SCORE {} NAME VEC_LOOP:conc#15 TYPE CONCATENATE PAR 0-5354 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-504 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 1 0.30374999999999996} PREDS {{259 0 0 0-5834 {}}} SUCCS {{258 0 0 0-5837 {}} {130 0 0 0-5865 {}}} CYCLES {}}
set a(0-5836) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-5354 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-505 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 1 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-5837 {}} {130 0 0 0-5865 {}}} CYCLES {}}
set a(0-5837) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#25 TYPE ACCU DELAY {1.03 ns} PAR 0-5354 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-506 LOC {1 0.0 1 0.30374999999999996 1 0.30374999999999996 1 0.43312487499999996 1 0.43312487499999996} PREDS {{259 0 0 0-5836 {}} {258 0 0 0-5835 {}}} SUCCS {{258 0 0 0-5840 {}} {130 0 0 0-5865 {}}} CYCLES {}}
set a(0-5838) {AREA_SCORE {} NAME VEC_LOOP:j:asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5354 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-507 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.433125} PREDS {{774 0 0 0-5866 {}}} SUCCS {{259 0 0 0-5839 {}} {130 0 0 0-5865 {}} {256 0 0 0-5866 {}}} CYCLES {}}
set a(0-5839) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-5354 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-508 LOC {0 1.0 1 0.0 1 0.0 1 0.433125} PREDS {{259 0 0 0-5838 {}}} SUCCS {{259 0 0 0-5840 {}} {130 0 0 0-5865 {}}} CYCLES {}}
set a(0-5840) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-8:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-5354 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-509 LOC {1 0.129375 1 0.433125 1 0.433125 1 0.562499875 1 0.562499875} PREDS {{259 0 0 0-5839 {}} {258 0 0 0-5837 {}}} SUCCS {{259 0 3.000 0-5841 {}} {258 0 3.000 0-5860 {}} {130 0 0 0-5865 {}}} CYCLES {}}
set a(0-5841) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#15 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5354 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-510 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-5840 {}} {774 0 3.000 0-5860 {}} {774 0 3.000 0-5847 {}}} SUCCS {{259 0 0 0-5842 {}} {256 0 0 0-5847 {}} {258 0 0 0-5848 {}} {256 0 0 0-5860 {}} {130 0 0 0-5865 {}}} CYCLES {}}
set a(0-5842) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-8:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-5354 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-511 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-5841 {}} {258 0 0 0-5832 {}}} SUCCS {{259 0 0 0-5843 {}} {130 0 0 0-5865 {}}} CYCLES {}}
set a(0-5843) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_add.base TYPE {C-CORE PORT} PAR 0-5354 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-512 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-5842 {}} {128 0 0 0-5845 {}}} SUCCS {{258 0 0 0-5845 {}} {130 0 0 0-5865 {}}} CYCLES {}}
set a(0-5844) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_add.m TYPE {C-CORE PORT} PAR 0-5354 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-513 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-5845 {}}} SUCCS {{259 0 0 0-5845 {}} {130 0 0 0-5865 {}}} CYCLES {}}
set a(0-5845) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_0a37945888dd1e74de5ead9499a92e0360eb() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-8:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-5354 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-514 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-5844 {}} {258 0 0 0-5843 {}}} SUCCS {{128 0 0 0-5843 {}} {128 0 0 0-5844 {}} {259 0 0 0-5846 {}}} CYCLES {}}
set a(0-5846) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_add.return TYPE {C-CORE PORT} PAR 0-5354 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-515 LOC {3 0.04 3 0.5625 3 0.5625 5 0.5625} PREDS {{259 0 0 0-5845 {}}} SUCCS {{259 0 3.000 0-5847 {}} {130 0 0 0-5865 {}}} CYCLES {}}
set a(0-5847) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#14 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5354 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-516 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-5847 {}} {259 0 3.000 0-5846 {}} {256 0 0 0-5841 {}} {256 0 0 0-5832 {}} {258 0 3.000 0-5831 {}} {774 0 0 0-5860 {}}} SUCCS {{774 0 3.000 0-5832 {}} {774 0 3.000 0-5841 {}} {774 0 0 0-5847 {}} {258 0 0 0-5860 {}} {130 0 0 0-5865 {}}} CYCLES {}}
set a(0-5848) {AREA_SCORE {} NAME COMP_LOOP-8:factor2:not TYPE NOT PAR 0-5354 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-517 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-5841 {}}} SUCCS {{259 0 0 0-5849 {}} {130 0 0 0-5865 {}}} CYCLES {}}
set a(0-5849) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-8:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-5354 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-518 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-5848 {}} {258 0 0 0-5832 {}}} SUCCS {{259 0 0 0-5850 {}} {130 0 0 0-5865 {}}} CYCLES {}}
set a(0-5850) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_sub.base TYPE {C-CORE PORT} PAR 0-5354 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-519 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-5849 {}} {128 0 0 0-5852 {}}} SUCCS {{258 0 0 0-5852 {}} {130 0 0 0-5865 {}}} CYCLES {}}
set a(0-5851) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_sub.m TYPE {C-CORE PORT} PAR 0-5354 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-520 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-5852 {}}} SUCCS {{259 0 0 0-5852 {}} {130 0 0 0-5865 {}}} CYCLES {}}
set a(0-5852) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_35e8763e05b723902e0a11aa8bf94b5d6374() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-8:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-5354 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-521 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-5851 {}} {258 0 0 0-5850 {}}} SUCCS {{128 0 0 0-5850 {}} {128 0 0 0-5851 {}} {259 0 0 0-5853 {}}} CYCLES {}}
set a(0-5853) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_sub.return TYPE {C-CORE PORT} PAR 0-5354 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-522 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-5852 {}}} SUCCS {{259 0 0 0-5854 {}} {130 0 0 0-5865 {}}} CYCLES {}}
set a(0-5854) {AREA_SCORE {} NAME COMP_LOOP-8:mult.x TYPE {C-CORE PORT} PAR 0-5354 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-523 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-5853 {}} {128 0 0 0-5858 {}}} SUCCS {{258 0 0 0-5858 {}} {130 0 0 0-5865 {}}} CYCLES {}}
set a(0-5855) {AREA_SCORE {} NAME COMP_LOOP-8:mult.y TYPE {C-CORE PORT} PAR 0-5354 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-524 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-5858 {}}} SUCCS {{258 0 0 0-5858 {}} {130 0 0 0-5865 {}}} CYCLES {}}
set a(0-5856) {AREA_SCORE {} NAME COMP_LOOP-8:mult.y_ TYPE {C-CORE PORT} PAR 0-5354 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-525 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-5858 {}}} SUCCS {{258 0 0 0-5858 {}} {130 0 0 0-5865 {}}} CYCLES {}}
set a(0-5857) {AREA_SCORE {} NAME COMP_LOOP-8:mult.p TYPE {C-CORE PORT} PAR 0-5354 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-526 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-5858 {}}} SUCCS {{259 0 0 0-5858 {}} {130 0 0 0-5865 {}}} CYCLES {}}
set a(0-5858) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() QUANTITY 1 MULTICYCLE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() MINCLKPRD 8.38 NAME COMP_LOOP-8:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-5354 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-527 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-5857 {}} {258 0 0 0-5856 {}} {258 0 0 0-5855 {}} {258 0 0 0-5854 {}}} SUCCS {{128 0 0 0-5854 {}} {128 0 0 0-5855 {}} {128 0 0 0-5856 {}} {128 0 0 0-5857 {}} {259 0 0 0-5859 {}}} CYCLES {}}
set a(0-5859) {AREA_SCORE {} NAME COMP_LOOP-8:mult.return TYPE {C-CORE PORT} PAR 0-5354 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-528 LOC {6 0.04 6 0.5625 6 0.5625 6 0.5625} PREDS {{259 0 0 0-5858 {}}} SUCCS {{259 0 3.000 0-5860 {}} {130 0 0 0-5865 {}}} CYCLES {}}
set a(0-5860) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#15 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5354 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-529 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-5860 {}} {259 0 3.000 0-5859 {}} {258 0 0 0-5847 {}} {256 0 0 0-5841 {}} {258 0 3.000 0-5840 {}} {256 0 0 0-5832 {}}} SUCCS {{774 0 3.000 0-5832 {}} {774 0 3.000 0-5841 {}} {774 0 0 0-5847 {}} {774 0 0 0-5860 {}} {130 0 0 0-5865 {}}} CYCLES {}}
set a(0-5861) {AREA_SCORE {} NAME VEC_LOOP:j:asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5354 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-530 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-5866 {}}} SUCCS {{259 0 0 0-5862 {}} {130 0 0 0-5865 {}} {256 0 0 0-5866 {}}} CYCLES {}}
set a(0-5862) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-5354 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-531 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-5861 {}}} SUCCS {{259 0 0 0-5863 {}} {130 0 0 0-5865 {}}} CYCLES {}}
set a(0-5863) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-8:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-5354 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-532 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-5862 {}}} SUCCS {{259 0 0 0-5864 {}} {130 0 0 0-5865 {}} {258 0 0 0-5866 {}}} CYCLES {}}
set a(0-5864) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-5354 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-533 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-5863 {}}} SUCCS {{259 0 0 0-5865 {}}} CYCLES {}}
set a(0-5865) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-5354 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-534 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-5864 {}} {130 0 0 0-5863 {}} {130 0 0 0-5862 {}} {130 0 0 0-5861 {}} {130 0 0 0-5860 {}} {130 0 0 0-5859 {}} {130 0 0 0-5857 {}} {130 0 0 0-5856 {}} {130 0 0 0-5855 {}} {130 0 0 0-5854 {}} {130 0 0 0-5853 {}} {130 0 0 0-5851 {}} {130 0 0 0-5850 {}} {130 0 0 0-5849 {}} {130 0 0 0-5848 {}} {130 0 0 0-5847 {}} {130 0 0 0-5846 {}} {130 0 0 0-5844 {}} {130 0 0 0-5843 {}} {130 0 0 0-5842 {}} {130 0 0 0-5841 {}} {130 0 0 0-5840 {}} {130 0 0 0-5839 {}} {130 0 0 0-5838 {}} {130 0 0 0-5837 {}} {130 0 0 0-5836 {}} {130 0 0 0-5835 {}} {130 0 0 0-5834 {}} {130 0 0 0-5833 {}} {130 0 0 0-5832 {}} {130 0 0 0-5831 {}} {130 0 0 0-5830 {}} {130 0 0 0-5829 {}} {130 0 0 0-5828 {}} {130 0 0 0-5827 {}} {130 0 0 0-5826 {}}} SUCCS {{129 0 0 0-5866 {}}} CYCLES {}}
set a(0-5866) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0)#8.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5354 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-5866 {}} {129 0 0 0-5865 {}} {258 0 0 0-5863 {}} {256 0 0 0-5861 {}} {256 0 0 0-5838 {}} {256 0 0 0-5826 {}}} SUCCS {{774 0 0 0-5826 {}} {774 0 0 0-5838 {}} {774 0 0 0-5861 {}} {772 0 0 0-5866 {}}} CYCLES {}}
set a(0-5354) {CHI {0-5826 0-5827 0-5828 0-5829 0-5830 0-5831 0-5832 0-5833 0-5834 0-5835 0-5836 0-5837 0-5838 0-5839 0-5840 0-5841 0-5842 0-5843 0-5844 0-5845 0-5846 0-5847 0-5848 0-5849 0-5850 0-5851 0-5852 0-5853 0-5854 0-5855 0-5856 0-5857 0-5858 0-5859 0-5860 0-5861 0-5862 0-5863 0-5864 0-5865 0-5866} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {4550 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 4550 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 4550 NAME COMP_LOOP-8:VEC_LOOP TYPE LOOP DELAY {45510.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-535 LOC {10 1.0 10 1.0 10 1.0 10 1.0} PREDS {{259 0 0 0-5825 {}} {258 0 0 0-5824 {}} {258 0 0 0-5823 {}} {130 0 0 0-5822 {}} {130 0 0 0-5821 {}} {130 0 0 0-5820 {}} {130 0 0 0-5819 {}} {64 0 0 0-5818 {}} {64 0 0 0-5353 {}} {774 0 0 0-6366 {}}} SUCCS {{772 0 0 0-5825 {}} {131 0 0 0-5867 {}} {130 0 0 0-5868 {}} {130 0 0 0-5869 {}} {130 0 0 0-5870 {}} {130 0 0 0-5871 {}} {130 0 0 0-5872 {}} {130 0 0 0-5873 {}} {130 0 0 0-5874 {}} {130 0 0 0-5875 {}} {130 0 0 0-5876 {}} {64 0 0 0-5355 {}} {256 0 0 0-6366 {}}} CYCLES {}}
set a(0-5867) {AREA_SCORE {} NAME COMP_LOOP-9:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-536 LOC {10 1.0 11 0.8687499999999999 11 0.8687499999999999 11 0.8687499999999999} PREDS {{131 0 0 0-5354 {}}} SUCCS {{259 0 0 0-5868 {}} {130 0 0 0-5876 {}}} CYCLES {}}
set a(0-5868) {AREA_SCORE {} NAME COMP_LOOP-9:not#3 TYPE NOT PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-537 LOC {10 1.0 11 0.8687499999999999 11 0.8687499999999999 11 0.8687499999999999} PREDS {{259 0 0 0-5867 {}} {130 0 0 0-5354 {}}} SUCCS {{259 0 0 0-5869 {}} {130 0 0 0-5876 {}}} CYCLES {}}
set a(0-5869) {AREA_SCORE {} NAME COMP_LOOP-9:COMP_LOOP:conc TYPE CONCATENATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-538 LOC {10 1.0 11 0.8687499999999999 11 0.8687499999999999 11 0.8687499999999999} PREDS {{259 0 0 0-5868 {}} {130 0 0 0-5354 {}}} SUCCS {{258 0 0 0-5873 {}} {130 0 0 0-5876 {}}} CYCLES {}}
set a(0-5870) {AREA_SCORE {} NAME COMP_LOOP:k:asn#31 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-539 LOC {10 1.0 11 0.0 11 0.0 11 0.0 11 0.8687499999999999} PREDS {{130 0 0 0-5354 {}} {774 0 0 0-6366 {}}} SUCCS {{259 0 0 0-5871 {}} {130 0 0 0-5876 {}} {256 0 0 0-6366 {}}} CYCLES {}}
set a(0-5871) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#32 TYPE READSLICE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-540 LOC {10 1.0 11 0.0 11 0.0 11 0.8687499999999999} PREDS {{259 0 0 0-5870 {}} {130 0 0 0-5354 {}}} SUCCS {{259 0 0 0-5872 {}} {130 0 0 0-5876 {}}} CYCLES {}}
set a(0-5872) {AREA_SCORE {} NAME COMP_LOOP:conc#24 TYPE CONCATENATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-541 LOC {10 1.0 11 0.8687499999999999 11 0.8687499999999999 11 0.8687499999999999} PREDS {{259 0 0 0-5871 {}} {130 0 0 0-5354 {}}} SUCCS {{259 0 0 0-5873 {}} {130 0 0 0-5876 {}}} CYCLES {}}
set a(0-5873) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-9:acc TYPE ACCU DELAY {1.05 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-542 LOC {11 0.0 11 0.8687499999999999 11 0.8687499999999999 11 0.9999998749999999 11 0.9999998749999999} PREDS {{259 0 0 0-5872 {}} {258 0 0 0-5869 {}} {130 0 0 0-5354 {}}} SUCCS {{259 0 0 0-5874 {}} {130 0 0 0-5876 {}}} CYCLES {}}
set a(0-5874) {AREA_SCORE {} NAME COMP_LOOP-9:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-543 LOC {11 0.13125 11 1.0 11 1.0 11 1.0} PREDS {{259 0 0 0-5873 {}} {130 0 0 0-5354 {}}} SUCCS {{259 0 0 0-5875 {}} {130 0 0 0-5876 {}}} CYCLES {}}
set a(0-5875) {AREA_SCORE {} NAME COMP_LOOP-9:not TYPE NOT PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-544 LOC {11 0.13125 11 1.0 11 1.0 11 1.0} PREDS {{259 0 0 0-5874 {}} {130 0 0 0-5354 {}}} SUCCS {{259 0 0 0-5876 {}}} CYCLES {}}
set a(0-5876) {AREA_SCORE {} NAME COMP_LOOP-9:break(COMP_LOOP) TYPE TERMINATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-545 LOC {11 0.13125 11 1.0 11 1.0 11 1.0} PREDS {{259 0 0 0-5875 {}} {130 0 0 0-5874 {}} {130 0 0 0-5873 {}} {130 0 0 0-5872 {}} {130 0 0 0-5871 {}} {130 0 0 0-5870 {}} {130 0 0 0-5869 {}} {130 0 0 0-5868 {}} {130 0 0 0-5867 {}} {130 0 0 0-5354 {}}} SUCCS {{128 0 0 0-5886 {}} {64 0 0 0-5355 {}}} CYCLES {}}
set a(0-5877) {AREA_SCORE 9.60 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,11) QUANTITY 1 NAME COMP_LOOP-9:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-546 LOC {1 0.118125 1 0.9312499999999999 1 0.9312499999999999 1 0.9999998749999999 10 0.098434275} PREDS {{258 0 0 0-5378 {}}} SUCCS {{258 0 0 0-5881 {}} {130 0 0 0-5355 {}}} CYCLES {}}
set a(0-5878) {AREA_SCORE {} NAME COMP_LOOP:k:asn#32 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-547 LOC {0 1.0 8 0.0 8 0.0 8 0.0 10 0.09843439999999999} PREDS {{774 0 0 0-6366 {}}} SUCCS {{259 0 0 0-5879 {}} {130 0 0 0-5355 {}} {256 0 0 0-6366 {}}} CYCLES {}}
set a(0-5879) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#33 TYPE READSLICE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-548 LOC {0 1.0 8 0.0 8 0.0 10 0.09843439999999999} PREDS {{259 0 0 0-5878 {}}} SUCCS {{259 0 0 0-5880 {}} {130 0 0 0-5355 {}}} CYCLES {}}
set a(0-5880) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#8 TYPE CONCATENATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-549 LOC {0 1.0 8 0.5359343999999999 8 0.5359343999999999 10 0.09843439999999999} PREDS {{259 0 0 0-5879 {}}} SUCCS {{259 0 0 0-5881 {}} {130 0 0 0-5355 {}}} CYCLES {}}
set a(0-5881) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-9:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-550 LOC {1 0.18687499999999999 8 0.5359343999999999 8 0.5359343999999999 8 0.9999998774999999 10 0.5624998775} PREDS {{259 0 0 0-5880 {}} {258 0 0 0-5877 {}}} SUCCS {{259 0 0 0-5882 {}} {258 0 0 0-5884 {}} {130 0 0 0-5355 {}}} CYCLES {}}
set a(0-5882) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#34 TYPE CONCATENATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-551 LOC {1 0.6509406 10 0.5625 10 0.5625 10 0.5625} PREDS {{259 0 0 0-5881 {}}} SUCCS {{259 0 3.000 0-5883 {}} {130 0 0 0-5355 {}}} CYCLES {}}
set a(0-5883) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#8 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-552 LOC {2 1.0 10 0.95 10 1.0 11 0.2999998749999999 11 0.2999998749999999} PREDS {{259 0 3.000 0-5882 {}}} SUCCS {{258 0 0 0-5355 {}}} CYCLES {}}
set a(0-5884) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#4 TYPE CONCATENATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-553 LOC {1 0.6509406 10 0.5625 10 0.5625 10 0.5625} PREDS {{258 0 0 0-5881 {}}} SUCCS {{259 0 3.000 0-5885 {}} {130 0 0 0-5355 {}}} CYCLES {}}
set a(0-5885) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#8 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-554 LOC {2 1.0 10 0.95 10 1.0 11 0.2999998749999999 11 0.2999998749999999} PREDS {{259 0 3.000 0-5884 {}}} SUCCS {{258 0 0 0-5355 {}}} CYCLES {}}
set a(0-5886) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-555 LOC {11 0.0 11 1.0 11 1.0 11 1.0 11 1.0} PREDS {{128 0 0 0-5876 {}} {772 0 0 0-5355 {}}} SUCCS {{259 0 0 0-5355 {}}} CYCLES {}}
set a(0-5887) {AREA_SCORE {} NAME VEC_LOOP:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5355 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-556 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.43875} PREDS {{774 0 0 0-5933 {}}} SUCCS {{259 0 0 0-5888 {}} {130 0 0 0-5932 {}} {256 0 0 0-5933 {}}} CYCLES {}}
set a(0-5888) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#9)(9-3) TYPE READSLICE PAR 0-5355 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-557 LOC {0 1.0 1 0.0 1 0.0 1 0.43875} PREDS {{259 0 0 0-5887 {}}} SUCCS {{258 0 0 0-5892 {}} {130 0 0 0-5932 {}}} CYCLES {}}
set a(0-5889) {AREA_SCORE {} NAME COMP_LOOP:k:asn#33 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5355 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-558 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.43875} PREDS {} SUCCS {{259 0 0 0-5890 {}} {130 0 0 0-5932 {}}} CYCLES {}}
set a(0-5890) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#34 TYPE READSLICE PAR 0-5355 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-559 LOC {0 1.0 1 0.0 1 0.0 1 0.43875} PREDS {{259 0 0 0-5889 {}}} SUCCS {{259 0 0 0-5891 {}} {130 0 0 0-5932 {}}} CYCLES {}}
set a(0-5891) {AREA_SCORE {} NAME VEC_LOOP:conc#16 TYPE CONCATENATE PAR 0-5355 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-560 LOC {0 1.0 1 0.43875 1 0.43875 1 0.43875} PREDS {{259 0 0 0-5890 {}}} SUCCS {{259 0 0 0-5892 {}} {130 0 0 0-5932 {}}} CYCLES {}}
set a(0-5892) {AREA_SCORE 7.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(7,0,7,0,7) QUANTITY 1 NAME VEC_LOOP:acc#14 TYPE ACCU DELAY {0.99 ns} PAR 0-5355 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-561 LOC {1 0.0 1 0.43875 1 0.43875 1 0.562499875 1 0.562499875} PREDS {{259 0 0 0-5891 {}} {258 0 0 0-5888 {}}} SUCCS {{258 0 0 0-5895 {}} {258 0 0 0-5913 {}} {130 0 0 0-5932 {}}} CYCLES {}}
set a(0-5893) {AREA_SCORE {} NAME VEC_LOOP:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5355 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-562 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.5625} PREDS {{774 0 0 0-5933 {}}} SUCCS {{259 0 0 0-5894 {}} {130 0 0 0-5932 {}} {256 0 0 0-5933 {}}} CYCLES {}}
set a(0-5894) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#9)(2-0)#1 TYPE READSLICE PAR 0-5355 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-563 LOC {0 1.0 1 0.0 1 0.0 1 0.5625} PREDS {{259 0 0 0-5893 {}}} SUCCS {{259 0 0 0-5895 {}} {130 0 0 0-5932 {}}} CYCLES {}}
set a(0-5895) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-5355 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-564 LOC {1 0.12375 1 0.5625 1 0.5625 1 0.5625} PREDS {{259 0 0 0-5894 {}} {258 0 0 0-5892 {}}} SUCCS {{259 0 3.000 0-5896 {}} {130 0 0 0-5932 {}}} CYCLES {}}
set a(0-5896) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#16 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5355 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-565 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-5895 {}} {774 0 3.000 0-5927 {}} {774 0 3.000 0-5914 {}}} SUCCS {{258 0 0 0-5906 {}} {256 0 0 0-5914 {}} {258 0 0 0-5916 {}} {256 0 0 0-5927 {}} {130 0 0 0-5932 {}}} CYCLES {}}
set a(0-5897) {AREA_SCORE {} NAME COMP_LOOP:k:asn#34 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5355 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-566 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-5898 {}} {130 0 0 0-5932 {}}} CYCLES {}}
set a(0-5898) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#35 TYPE READSLICE PAR 0-5355 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-567 LOC {0 1.0 1 0.0 1 0.0 1 0.30374999999999996} PREDS {{259 0 0 0-5897 {}}} SUCCS {{259 0 0 0-5899 {}} {130 0 0 0-5932 {}}} CYCLES {}}
set a(0-5899) {AREA_SCORE {} NAME VEC_LOOP:conc#17 TYPE CONCATENATE PAR 0-5355 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-568 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 1 0.30374999999999996} PREDS {{259 0 0 0-5898 {}}} SUCCS {{258 0 0 0-5901 {}} {130 0 0 0-5932 {}}} CYCLES {}}
set a(0-5900) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-5355 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-569 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 1 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-5901 {}} {130 0 0 0-5932 {}}} CYCLES {}}
set a(0-5901) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#26 TYPE ACCU DELAY {1.03 ns} PAR 0-5355 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-570 LOC {1 0.0 1 0.30374999999999996 1 0.30374999999999996 1 0.43312487499999996 1 0.43312487499999996} PREDS {{259 0 0 0-5900 {}} {258 0 0 0-5899 {}}} SUCCS {{258 0 0 0-5904 {}} {130 0 0 0-5932 {}}} CYCLES {}}
set a(0-5902) {AREA_SCORE {} NAME VEC_LOOP:j:asn#20 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5355 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-571 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.433125} PREDS {{774 0 0 0-5933 {}}} SUCCS {{259 0 0 0-5903 {}} {130 0 0 0-5932 {}} {256 0 0 0-5933 {}}} CYCLES {}}
set a(0-5903) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-5355 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-572 LOC {0 1.0 1 0.0 1 0.0 1 0.433125} PREDS {{259 0 0 0-5902 {}}} SUCCS {{259 0 0 0-5904 {}} {130 0 0 0-5932 {}}} CYCLES {}}
set a(0-5904) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-9:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-5355 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-573 LOC {1 0.129375 1 0.433125 1 0.433125 1 0.562499875 1 0.562499875} PREDS {{259 0 0 0-5903 {}} {258 0 0 0-5901 {}}} SUCCS {{259 0 3.000 0-5905 {}} {258 0 3.000 0-5927 {}} {130 0 0 0-5932 {}}} CYCLES {}}
set a(0-5905) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#17 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5355 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-574 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-5904 {}} {774 0 3.000 0-5927 {}} {774 0 3.000 0-5914 {}}} SUCCS {{259 0 0 0-5906 {}} {256 0 0 0-5914 {}} {258 0 0 0-5915 {}} {256 0 0 0-5927 {}} {130 0 0 0-5932 {}}} CYCLES {}}
set a(0-5906) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-9:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-5355 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-575 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-5905 {}} {258 0 0 0-5896 {}}} SUCCS {{259 0 0 0-5907 {}} {130 0 0 0-5932 {}}} CYCLES {}}
set a(0-5907) {AREA_SCORE {} NAME COMP_LOOP-9:modulo_add.base TYPE {C-CORE PORT} PAR 0-5355 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-576 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-5906 {}} {128 0 0 0-5909 {}}} SUCCS {{258 0 0 0-5909 {}} {130 0 0 0-5932 {}}} CYCLES {}}
set a(0-5908) {AREA_SCORE {} NAME COMP_LOOP-9:modulo_add.m TYPE {C-CORE PORT} PAR 0-5355 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-577 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-5909 {}}} SUCCS {{259 0 0 0-5909 {}} {130 0 0 0-5932 {}}} CYCLES {}}
set a(0-5909) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_0a37945888dd1e74de5ead9499a92e0360eb() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-9:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-5355 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-578 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-5908 {}} {258 0 0 0-5907 {}}} SUCCS {{128 0 0 0-5907 {}} {128 0 0 0-5908 {}} {259 0 0 0-5910 {}}} CYCLES {}}
set a(0-5910) {AREA_SCORE {} NAME COMP_LOOP-9:modulo_add.return TYPE {C-CORE PORT} PAR 0-5355 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-579 LOC {3 0.04 3 0.5625 3 0.5625 5 0.5625} PREDS {{259 0 0 0-5909 {}}} SUCCS {{258 0 3.000 0-5914 {}} {130 0 0 0-5932 {}}} CYCLES {}}
set a(0-5911) {AREA_SCORE {} NAME VEC_LOOP:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5355 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-580 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.5625} PREDS {{774 0 0 0-5933 {}}} SUCCS {{259 0 0 0-5912 {}} {130 0 0 0-5932 {}} {256 0 0 0-5933 {}}} CYCLES {}}
set a(0-5912) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#9)(2-0) TYPE READSLICE PAR 0-5355 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-581 LOC {0 1.0 1 0.0 1 0.0 5 0.5625} PREDS {{259 0 0 0-5911 {}}} SUCCS {{259 0 0 0-5913 {}} {130 0 0 0-5932 {}}} CYCLES {}}
set a(0-5913) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-5355 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-582 LOC {1 0.12375 3 0.5625 3 0.5625 5 0.5625} PREDS {{259 0 0 0-5912 {}} {258 0 0 0-5892 {}}} SUCCS {{259 0 3.000 0-5914 {}} {130 0 0 0-5932 {}}} CYCLES {}}
set a(0-5914) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#16 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5355 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-583 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-5914 {}} {259 0 3.000 0-5913 {}} {258 0 3.000 0-5910 {}} {256 0 0 0-5905 {}} {256 0 0 0-5896 {}} {774 0 0 0-5927 {}}} SUCCS {{774 0 3.000 0-5896 {}} {774 0 3.000 0-5905 {}} {774 0 0 0-5914 {}} {258 0 0 0-5927 {}} {130 0 0 0-5932 {}}} CYCLES {}}
set a(0-5915) {AREA_SCORE {} NAME COMP_LOOP-9:factor2:not TYPE NOT PAR 0-5355 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-584 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-5905 {}}} SUCCS {{259 0 0 0-5916 {}} {130 0 0 0-5932 {}}} CYCLES {}}
set a(0-5916) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-9:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-5355 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-585 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-5915 {}} {258 0 0 0-5896 {}}} SUCCS {{259 0 0 0-5917 {}} {130 0 0 0-5932 {}}} CYCLES {}}
set a(0-5917) {AREA_SCORE {} NAME COMP_LOOP-9:modulo_sub.base TYPE {C-CORE PORT} PAR 0-5355 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-586 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-5916 {}} {128 0 0 0-5919 {}}} SUCCS {{258 0 0 0-5919 {}} {130 0 0 0-5932 {}}} CYCLES {}}
set a(0-5918) {AREA_SCORE {} NAME COMP_LOOP-9:modulo_sub.m TYPE {C-CORE PORT} PAR 0-5355 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-587 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-5919 {}}} SUCCS {{259 0 0 0-5919 {}} {130 0 0 0-5932 {}}} CYCLES {}}
set a(0-5919) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_35e8763e05b723902e0a11aa8bf94b5d6374() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-9:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-5355 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-588 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-5918 {}} {258 0 0 0-5917 {}}} SUCCS {{128 0 0 0-5917 {}} {128 0 0 0-5918 {}} {259 0 0 0-5920 {}}} CYCLES {}}
set a(0-5920) {AREA_SCORE {} NAME COMP_LOOP-9:modulo_sub.return TYPE {C-CORE PORT} PAR 0-5355 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-589 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-5919 {}}} SUCCS {{259 0 0 0-5921 {}} {130 0 0 0-5932 {}}} CYCLES {}}
set a(0-5921) {AREA_SCORE {} NAME COMP_LOOP-9:mult.x TYPE {C-CORE PORT} PAR 0-5355 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-590 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-5920 {}} {128 0 0 0-5925 {}}} SUCCS {{258 0 0 0-5925 {}} {130 0 0 0-5932 {}}} CYCLES {}}
set a(0-5922) {AREA_SCORE {} NAME COMP_LOOP-9:mult.y TYPE {C-CORE PORT} PAR 0-5355 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-591 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-5925 {}}} SUCCS {{258 0 0 0-5925 {}} {130 0 0 0-5932 {}}} CYCLES {}}
set a(0-5923) {AREA_SCORE {} NAME COMP_LOOP-9:mult.y_ TYPE {C-CORE PORT} PAR 0-5355 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-592 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-5925 {}}} SUCCS {{258 0 0 0-5925 {}} {130 0 0 0-5932 {}}} CYCLES {}}
set a(0-5924) {AREA_SCORE {} NAME COMP_LOOP-9:mult.p TYPE {C-CORE PORT} PAR 0-5355 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-593 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-5925 {}}} SUCCS {{259 0 0 0-5925 {}} {130 0 0 0-5932 {}}} CYCLES {}}
set a(0-5925) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() QUANTITY 1 MULTICYCLE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() MINCLKPRD 8.38 NAME COMP_LOOP-9:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-5355 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-594 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-5924 {}} {258 0 0 0-5923 {}} {258 0 0 0-5922 {}} {258 0 0 0-5921 {}}} SUCCS {{128 0 0 0-5921 {}} {128 0 0 0-5922 {}} {128 0 0 0-5923 {}} {128 0 0 0-5924 {}} {259 0 0 0-5926 {}}} CYCLES {}}
set a(0-5926) {AREA_SCORE {} NAME COMP_LOOP-9:mult.return TYPE {C-CORE PORT} PAR 0-5355 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-595 LOC {6 0.04 6 0.5625 6 0.5625 6 0.5625} PREDS {{259 0 0 0-5925 {}}} SUCCS {{259 0 3.000 0-5927 {}} {130 0 0 0-5932 {}}} CYCLES {}}
set a(0-5927) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#17 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5355 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-596 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-5927 {}} {259 0 3.000 0-5926 {}} {258 0 0 0-5914 {}} {256 0 0 0-5905 {}} {258 0 3.000 0-5904 {}} {256 0 0 0-5896 {}}} SUCCS {{774 0 3.000 0-5896 {}} {774 0 3.000 0-5905 {}} {774 0 0 0-5914 {}} {774 0 0 0-5927 {}} {130 0 0 0-5932 {}}} CYCLES {}}
set a(0-5928) {AREA_SCORE {} NAME VEC_LOOP:j:asn#21 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5355 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-597 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-5933 {}}} SUCCS {{259 0 0 0-5929 {}} {130 0 0 0-5932 {}} {256 0 0 0-5933 {}}} CYCLES {}}
set a(0-5929) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-5355 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-598 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-5928 {}}} SUCCS {{259 0 0 0-5930 {}} {130 0 0 0-5932 {}}} CYCLES {}}
set a(0-5930) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-9:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-5355 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-599 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-5929 {}}} SUCCS {{259 0 0 0-5931 {}} {130 0 0 0-5932 {}} {258 0 0 0-5933 {}}} CYCLES {}}
set a(0-5931) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-5355 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-600 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-5930 {}}} SUCCS {{259 0 0 0-5932 {}}} CYCLES {}}
set a(0-5932) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-5355 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-601 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-5931 {}} {130 0 0 0-5930 {}} {130 0 0 0-5929 {}} {130 0 0 0-5928 {}} {130 0 0 0-5927 {}} {130 0 0 0-5926 {}} {130 0 0 0-5924 {}} {130 0 0 0-5923 {}} {130 0 0 0-5922 {}} {130 0 0 0-5921 {}} {130 0 0 0-5920 {}} {130 0 0 0-5918 {}} {130 0 0 0-5917 {}} {130 0 0 0-5916 {}} {130 0 0 0-5915 {}} {130 0 0 0-5914 {}} {130 0 0 0-5913 {}} {130 0 0 0-5912 {}} {130 0 0 0-5911 {}} {130 0 0 0-5910 {}} {130 0 0 0-5908 {}} {130 0 0 0-5907 {}} {130 0 0 0-5906 {}} {130 0 0 0-5905 {}} {130 0 0 0-5904 {}} {130 0 0 0-5903 {}} {130 0 0 0-5902 {}} {130 0 0 0-5901 {}} {130 0 0 0-5900 {}} {130 0 0 0-5899 {}} {130 0 0 0-5898 {}} {130 0 0 0-5897 {}} {130 0 0 0-5896 {}} {130 0 0 0-5895 {}} {130 0 0 0-5894 {}} {130 0 0 0-5893 {}} {130 0 0 0-5892 {}} {130 0 0 0-5891 {}} {130 0 0 0-5890 {}} {130 0 0 0-5889 {}} {130 0 0 0-5888 {}} {130 0 0 0-5887 {}}} SUCCS {{129 0 0 0-5933 {}}} CYCLES {}}
set a(0-5933) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0)#9.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5355 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-5933 {}} {129 0 0 0-5932 {}} {258 0 0 0-5930 {}} {256 0 0 0-5928 {}} {256 0 0 0-5911 {}} {256 0 0 0-5902 {}} {256 0 0 0-5893 {}} {256 0 0 0-5887 {}}} SUCCS {{774 0 0 0-5887 {}} {774 0 0 0-5893 {}} {774 0 0 0-5902 {}} {774 0 0 0-5911 {}} {774 0 0 0-5928 {}} {772 0 0 0-5933 {}}} CYCLES {}}
set a(0-5355) {CHI {0-5887 0-5888 0-5889 0-5890 0-5891 0-5892 0-5893 0-5894 0-5895 0-5896 0-5897 0-5898 0-5899 0-5900 0-5901 0-5902 0-5903 0-5904 0-5905 0-5906 0-5907 0-5908 0-5909 0-5910 0-5911 0-5912 0-5913 0-5914 0-5915 0-5916 0-5917 0-5918 0-5919 0-5920 0-5921 0-5922 0-5923 0-5924 0-5925 0-5926 0-5927 0-5928 0-5929 0-5930 0-5931 0-5932 0-5933} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {4550 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 4550 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 4550 NAME COMP_LOOP-9:VEC_LOOP TYPE LOOP DELAY {45510.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-602 LOC {11 1.0 11 1.0 11 1.0 11 1.0} PREDS {{259 0 0 0-5886 {}} {258 0 0 0-5885 {}} {130 0 0 0-5884 {}} {258 0 0 0-5883 {}} {130 0 0 0-5882 {}} {130 0 0 0-5881 {}} {130 0 0 0-5880 {}} {130 0 0 0-5879 {}} {130 0 0 0-5878 {}} {130 0 0 0-5877 {}} {64 0 0 0-5876 {}} {64 0 0 0-5354 {}} {774 0 0 0-6366 {}}} SUCCS {{772 0 0 0-5886 {}} {131 0 0 0-5934 {}} {130 0 0 0-5935 {}} {130 0 0 0-5936 {}} {130 0 0 0-5937 {}} {130 0 0 0-5938 {}} {130 0 0 0-5939 {}} {130 0 0 0-5940 {}} {130 0 0 0-5941 {}} {130 0 0 0-5942 {}} {130 0 0 0-5943 {}} {64 0 0 0-5356 {}} {256 0 0 0-6366 {}}} CYCLES {}}
set a(0-5934) {AREA_SCORE {} NAME COMP_LOOP-10:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-603 LOC {11 1.0 12 0.8687499999999999 12 0.8687499999999999 12 0.8687499999999999} PREDS {{131 0 0 0-5355 {}}} SUCCS {{259 0 0 0-5935 {}} {130 0 0 0-5943 {}}} CYCLES {}}
set a(0-5935) {AREA_SCORE {} NAME COMP_LOOP-10:not#3 TYPE NOT PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-604 LOC {11 1.0 12 0.8687499999999999 12 0.8687499999999999 12 0.8687499999999999} PREDS {{259 0 0 0-5934 {}} {130 0 0 0-5355 {}}} SUCCS {{259 0 0 0-5936 {}} {130 0 0 0-5943 {}}} CYCLES {}}
set a(0-5936) {AREA_SCORE {} NAME COMP_LOOP-10:COMP_LOOP:conc TYPE CONCATENATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-605 LOC {11 1.0 12 0.8687499999999999 12 0.8687499999999999 12 0.8687499999999999} PREDS {{259 0 0 0-5935 {}} {130 0 0 0-5355 {}}} SUCCS {{258 0 0 0-5940 {}} {130 0 0 0-5943 {}}} CYCLES {}}
set a(0-5937) {AREA_SCORE {} NAME COMP_LOOP:k:asn#35 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-606 LOC {11 1.0 12 0.0 12 0.0 12 0.0 12 0.8687499999999999} PREDS {{130 0 0 0-5355 {}} {774 0 0 0-6366 {}}} SUCCS {{259 0 0 0-5938 {}} {130 0 0 0-5943 {}} {256 0 0 0-6366 {}}} CYCLES {}}
set a(0-5938) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#36 TYPE READSLICE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-607 LOC {11 1.0 12 0.0 12 0.0 12 0.8687499999999999} PREDS {{259 0 0 0-5937 {}} {130 0 0 0-5355 {}}} SUCCS {{259 0 0 0-5939 {}} {130 0 0 0-5943 {}}} CYCLES {}}
set a(0-5939) {AREA_SCORE {} NAME COMP_LOOP:conc#27 TYPE CONCATENATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-608 LOC {11 1.0 12 0.8687499999999999 12 0.8687499999999999 12 0.8687499999999999} PREDS {{259 0 0 0-5938 {}} {130 0 0 0-5355 {}}} SUCCS {{259 0 0 0-5940 {}} {130 0 0 0-5943 {}}} CYCLES {}}
set a(0-5940) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-10:acc TYPE ACCU DELAY {1.05 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-609 LOC {12 0.0 12 0.8687499999999999 12 0.8687499999999999 12 0.9999998749999999 12 0.9999998749999999} PREDS {{259 0 0 0-5939 {}} {258 0 0 0-5936 {}} {130 0 0 0-5355 {}}} SUCCS {{259 0 0 0-5941 {}} {130 0 0 0-5943 {}}} CYCLES {}}
set a(0-5941) {AREA_SCORE {} NAME COMP_LOOP-10:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-610 LOC {12 0.13125 12 1.0 12 1.0 12 1.0} PREDS {{259 0 0 0-5940 {}} {130 0 0 0-5355 {}}} SUCCS {{259 0 0 0-5942 {}} {130 0 0 0-5943 {}}} CYCLES {}}
set a(0-5942) {AREA_SCORE {} NAME COMP_LOOP-10:not TYPE NOT PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-611 LOC {12 0.13125 12 1.0 12 1.0 12 1.0} PREDS {{259 0 0 0-5941 {}} {130 0 0 0-5355 {}}} SUCCS {{259 0 0 0-5943 {}}} CYCLES {}}
set a(0-5943) {AREA_SCORE {} NAME COMP_LOOP-10:break(COMP_LOOP) TYPE TERMINATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-612 LOC {12 0.13125 12 1.0 12 1.0 12 1.0} PREDS {{259 0 0 0-5942 {}} {130 0 0 0-5941 {}} {130 0 0 0-5940 {}} {130 0 0 0-5939 {}} {130 0 0 0-5938 {}} {130 0 0 0-5937 {}} {130 0 0 0-5936 {}} {130 0 0 0-5935 {}} {130 0 0 0-5934 {}} {130 0 0 0-5355 {}}} SUCCS {{128 0 0 0-5950 {}} {64 0 0 0-5356 {}}} CYCLES {}}
set a(0-5944) {AREA_SCORE {} NAME COMP_LOOP:k:asn#36 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-613 LOC {0 1.0 9 0.0 9 0.0 9 0.0 11 0.09843439999999999} PREDS {{774 0 0 0-6366 {}}} SUCCS {{259 0 0 0-5945 {}} {130 0 0 0-5356 {}} {256 0 0 0-6366 {}}} CYCLES {}}
set a(0-5945) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#37 TYPE READSLICE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-614 LOC {0 1.0 9 0.0 9 0.0 11 0.09843439999999999} PREDS {{259 0 0 0-5944 {}}} SUCCS {{259 0 0 0-5946 {}} {130 0 0 0-5356 {}}} CYCLES {}}
set a(0-5946) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#9 TYPE CONCATENATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-615 LOC {0 1.0 9 0.5359343999999999 9 0.5359343999999999 11 0.09843439999999999} PREDS {{259 0 0 0-5945 {}}} SUCCS {{259 0 0 0-5947 {}} {130 0 0 0-5356 {}}} CYCLES {}}
set a(0-5947) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-10:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-616 LOC {1 0.18687499999999999 9 0.5359343999999999 9 0.5359343999999999 9 0.9999998774999999 11 0.5624998775} PREDS {{259 0 0 0-5946 {}} {258 0 0 0-5444 {}}} SUCCS {{259 0 3.000 0-5948 {}} {258 0 3.000 0-5949 {}} {130 0 0 0-5356 {}}} CYCLES {}}
set a(0-5948) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#9 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-617 LOC {2 1.0 11 0.95 11 1.0 12 0.2999998749999999 12 0.2999998749999999} PREDS {{259 0 3.000 0-5947 {}}} SUCCS {{258 0 0 0-5356 {}}} CYCLES {}}
set a(0-5949) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#9 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-618 LOC {2 1.0 11 0.95 11 1.0 12 0.2999998749999999 12 0.2999998749999999} PREDS {{258 0 3.000 0-5947 {}}} SUCCS {{258 0 0 0-5356 {}}} CYCLES {}}
set a(0-5950) {AREA_SCORE {} NAME COMP_LOOP-10:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-619 LOC {12 0.0 12 1.0 12 1.0 12 1.0 12 1.0} PREDS {{128 0 0 0-5943 {}} {772 0 0 0-5356 {}}} SUCCS {{259 0 0 0-5356 {}}} CYCLES {}}
set a(0-5951) {AREA_SCORE {} NAME VEC_LOOP:j:asn#22 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5356 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-620 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.433125} PREDS {{774 0 0 0-5991 {}}} SUCCS {{259 0 0 0-5952 {}} {130 0 0 0-5990 {}} {256 0 0 0-5991 {}}} CYCLES {}}
set a(0-5952) {AREA_SCORE {} NAME COMP_LOOP-10:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0) TYPE READSLICE PAR 0-5356 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-621 LOC {0 1.0 1 0.0 1 0.0 1 0.433125} PREDS {{259 0 0 0-5951 {}}} SUCCS {{258 0 0 0-5956 {}} {130 0 0 0-5990 {}}} CYCLES {}}
set a(0-5953) {AREA_SCORE {} NAME COMP_LOOP:k:asn#37 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5356 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-622 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.433125} PREDS {} SUCCS {{259 0 0 0-5954 {}} {130 0 0 0-5990 {}}} CYCLES {}}
set a(0-5954) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#38 TYPE READSLICE PAR 0-5356 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-623 LOC {0 1.0 1 0.0 1 0.0 1 0.433125} PREDS {{259 0 0 0-5953 {}}} SUCCS {{259 0 0 0-5955 {}} {130 0 0 0-5990 {}}} CYCLES {}}
set a(0-5955) {AREA_SCORE {} NAME VEC_LOOP:conc#18 TYPE CONCATENATE PAR 0-5356 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-624 LOC {0 1.0 1 0.433125 1 0.433125 1 0.433125} PREDS {{259 0 0 0-5954 {}}} SUCCS {{259 0 0 0-5956 {}} {130 0 0 0-5990 {}}} CYCLES {}}
set a(0-5956) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-10:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-5356 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-625 LOC {1 0.0 1 0.433125 1 0.433125 1 0.562499875 1 0.562499875} PREDS {{259 0 0 0-5955 {}} {258 0 0 0-5952 {}}} SUCCS {{259 0 3.000 0-5957 {}} {258 0 3.000 0-5972 {}} {130 0 0 0-5990 {}}} CYCLES {}}
set a(0-5957) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#18 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5356 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-626 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-5956 {}} {774 0 3.000 0-5985 {}} {774 0 3.000 0-5972 {}}} SUCCS {{258 0 0 0-5967 {}} {256 0 0 0-5972 {}} {258 0 0 0-5974 {}} {256 0 0 0-5985 {}} {130 0 0 0-5990 {}}} CYCLES {}}
set a(0-5958) {AREA_SCORE {} NAME COMP_LOOP:k:asn#38 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5356 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-627 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-5959 {}} {130 0 0 0-5990 {}}} CYCLES {}}
set a(0-5959) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#39 TYPE READSLICE PAR 0-5356 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-628 LOC {0 1.0 1 0.0 1 0.0 1 0.30374999999999996} PREDS {{259 0 0 0-5958 {}}} SUCCS {{259 0 0 0-5960 {}} {130 0 0 0-5990 {}}} CYCLES {}}
set a(0-5960) {AREA_SCORE {} NAME VEC_LOOP:conc#19 TYPE CONCATENATE PAR 0-5356 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-629 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 1 0.30374999999999996} PREDS {{259 0 0 0-5959 {}}} SUCCS {{258 0 0 0-5962 {}} {130 0 0 0-5990 {}}} CYCLES {}}
set a(0-5961) {AREA_SCORE {} NAME COMP_LOOP-10:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-5356 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-630 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 1 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-5962 {}} {130 0 0 0-5990 {}}} CYCLES {}}
set a(0-5962) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#27 TYPE ACCU DELAY {1.03 ns} PAR 0-5356 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-631 LOC {1 0.0 1 0.30374999999999996 1 0.30374999999999996 1 0.43312487499999996 1 0.43312487499999996} PREDS {{259 0 0 0-5961 {}} {258 0 0 0-5960 {}}} SUCCS {{258 0 0 0-5965 {}} {130 0 0 0-5990 {}}} CYCLES {}}
set a(0-5963) {AREA_SCORE {} NAME VEC_LOOP:j:asn#23 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5356 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-632 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.433125} PREDS {{774 0 0 0-5991 {}}} SUCCS {{259 0 0 0-5964 {}} {130 0 0 0-5990 {}} {256 0 0 0-5991 {}}} CYCLES {}}
set a(0-5964) {AREA_SCORE {} NAME COMP_LOOP-10:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-5356 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-633 LOC {0 1.0 1 0.0 1 0.0 1 0.433125} PREDS {{259 0 0 0-5963 {}}} SUCCS {{259 0 0 0-5965 {}} {130 0 0 0-5990 {}}} CYCLES {}}
set a(0-5965) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-10:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-5356 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-634 LOC {1 0.129375 1 0.433125 1 0.433125 1 0.562499875 1 0.562499875} PREDS {{259 0 0 0-5964 {}} {258 0 0 0-5962 {}}} SUCCS {{259 0 3.000 0-5966 {}} {258 0 3.000 0-5985 {}} {130 0 0 0-5990 {}}} CYCLES {}}
set a(0-5966) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#19 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5356 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-635 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-5965 {}} {774 0 3.000 0-5985 {}} {774 0 3.000 0-5972 {}}} SUCCS {{259 0 0 0-5967 {}} {256 0 0 0-5972 {}} {258 0 0 0-5973 {}} {256 0 0 0-5985 {}} {130 0 0 0-5990 {}}} CYCLES {}}
set a(0-5967) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-10:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-5356 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-636 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-5966 {}} {258 0 0 0-5957 {}}} SUCCS {{259 0 0 0-5968 {}} {130 0 0 0-5990 {}}} CYCLES {}}
set a(0-5968) {AREA_SCORE {} NAME COMP_LOOP-10:modulo_add.base TYPE {C-CORE PORT} PAR 0-5356 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-637 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-5967 {}} {128 0 0 0-5970 {}}} SUCCS {{258 0 0 0-5970 {}} {130 0 0 0-5990 {}}} CYCLES {}}
set a(0-5969) {AREA_SCORE {} NAME COMP_LOOP-10:modulo_add.m TYPE {C-CORE PORT} PAR 0-5356 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-638 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-5970 {}}} SUCCS {{259 0 0 0-5970 {}} {130 0 0 0-5990 {}}} CYCLES {}}
set a(0-5970) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_0a37945888dd1e74de5ead9499a92e0360eb() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-10:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-5356 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-639 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-5969 {}} {258 0 0 0-5968 {}}} SUCCS {{128 0 0 0-5968 {}} {128 0 0 0-5969 {}} {259 0 0 0-5971 {}}} CYCLES {}}
set a(0-5971) {AREA_SCORE {} NAME COMP_LOOP-10:modulo_add.return TYPE {C-CORE PORT} PAR 0-5356 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-640 LOC {3 0.04 3 0.5625 3 0.5625 5 0.5625} PREDS {{259 0 0 0-5970 {}}} SUCCS {{259 0 3.000 0-5972 {}} {130 0 0 0-5990 {}}} CYCLES {}}
set a(0-5972) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#18 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5356 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-641 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-5972 {}} {259 0 3.000 0-5971 {}} {256 0 0 0-5966 {}} {256 0 0 0-5957 {}} {258 0 3.000 0-5956 {}} {774 0 0 0-5985 {}}} SUCCS {{774 0 3.000 0-5957 {}} {774 0 3.000 0-5966 {}} {774 0 0 0-5972 {}} {258 0 0 0-5985 {}} {130 0 0 0-5990 {}}} CYCLES {}}
set a(0-5973) {AREA_SCORE {} NAME COMP_LOOP-10:factor2:not TYPE NOT PAR 0-5356 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-642 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-5966 {}}} SUCCS {{259 0 0 0-5974 {}} {130 0 0 0-5990 {}}} CYCLES {}}
set a(0-5974) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-10:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-5356 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-643 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-5973 {}} {258 0 0 0-5957 {}}} SUCCS {{259 0 0 0-5975 {}} {130 0 0 0-5990 {}}} CYCLES {}}
set a(0-5975) {AREA_SCORE {} NAME COMP_LOOP-10:modulo_sub.base TYPE {C-CORE PORT} PAR 0-5356 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-644 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-5974 {}} {128 0 0 0-5977 {}}} SUCCS {{258 0 0 0-5977 {}} {130 0 0 0-5990 {}}} CYCLES {}}
set a(0-5976) {AREA_SCORE {} NAME COMP_LOOP-10:modulo_sub.m TYPE {C-CORE PORT} PAR 0-5356 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-645 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-5977 {}}} SUCCS {{259 0 0 0-5977 {}} {130 0 0 0-5990 {}}} CYCLES {}}
set a(0-5977) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_35e8763e05b723902e0a11aa8bf94b5d6374() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-10:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-5356 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-646 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-5976 {}} {258 0 0 0-5975 {}}} SUCCS {{128 0 0 0-5975 {}} {128 0 0 0-5976 {}} {259 0 0 0-5978 {}}} CYCLES {}}
set a(0-5978) {AREA_SCORE {} NAME COMP_LOOP-10:modulo_sub.return TYPE {C-CORE PORT} PAR 0-5356 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-647 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-5977 {}}} SUCCS {{259 0 0 0-5979 {}} {130 0 0 0-5990 {}}} CYCLES {}}
set a(0-5979) {AREA_SCORE {} NAME COMP_LOOP-10:mult.x TYPE {C-CORE PORT} PAR 0-5356 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-648 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-5978 {}} {128 0 0 0-5983 {}}} SUCCS {{258 0 0 0-5983 {}} {130 0 0 0-5990 {}}} CYCLES {}}
set a(0-5980) {AREA_SCORE {} NAME COMP_LOOP-10:mult.y TYPE {C-CORE PORT} PAR 0-5356 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-649 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-5983 {}}} SUCCS {{258 0 0 0-5983 {}} {130 0 0 0-5990 {}}} CYCLES {}}
set a(0-5981) {AREA_SCORE {} NAME COMP_LOOP-10:mult.y_ TYPE {C-CORE PORT} PAR 0-5356 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-650 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-5983 {}}} SUCCS {{258 0 0 0-5983 {}} {130 0 0 0-5990 {}}} CYCLES {}}
set a(0-5982) {AREA_SCORE {} NAME COMP_LOOP-10:mult.p TYPE {C-CORE PORT} PAR 0-5356 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-651 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-5983 {}}} SUCCS {{259 0 0 0-5983 {}} {130 0 0 0-5990 {}}} CYCLES {}}
set a(0-5983) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() QUANTITY 1 MULTICYCLE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() MINCLKPRD 8.38 NAME COMP_LOOP-10:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-5356 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-652 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-5982 {}} {258 0 0 0-5981 {}} {258 0 0 0-5980 {}} {258 0 0 0-5979 {}}} SUCCS {{128 0 0 0-5979 {}} {128 0 0 0-5980 {}} {128 0 0 0-5981 {}} {128 0 0 0-5982 {}} {259 0 0 0-5984 {}}} CYCLES {}}
set a(0-5984) {AREA_SCORE {} NAME COMP_LOOP-10:mult.return TYPE {C-CORE PORT} PAR 0-5356 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-653 LOC {6 0.04 6 0.5625 6 0.5625 6 0.5625} PREDS {{259 0 0 0-5983 {}}} SUCCS {{259 0 3.000 0-5985 {}} {130 0 0 0-5990 {}}} CYCLES {}}
set a(0-5985) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#19 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5356 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-654 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-5985 {}} {259 0 3.000 0-5984 {}} {258 0 0 0-5972 {}} {256 0 0 0-5966 {}} {258 0 3.000 0-5965 {}} {256 0 0 0-5957 {}}} SUCCS {{774 0 3.000 0-5957 {}} {774 0 3.000 0-5966 {}} {774 0 0 0-5972 {}} {774 0 0 0-5985 {}} {130 0 0 0-5990 {}}} CYCLES {}}
set a(0-5986) {AREA_SCORE {} NAME VEC_LOOP:j:asn#24 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5356 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-655 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-5991 {}}} SUCCS {{259 0 0 0-5987 {}} {130 0 0 0-5990 {}} {256 0 0 0-5991 {}}} CYCLES {}}
set a(0-5987) {AREA_SCORE {} NAME COMP_LOOP-10:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-5356 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-656 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-5986 {}}} SUCCS {{259 0 0 0-5988 {}} {130 0 0 0-5990 {}}} CYCLES {}}
set a(0-5988) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-10:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-5356 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-657 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-5987 {}}} SUCCS {{259 0 0 0-5989 {}} {130 0 0 0-5990 {}} {258 0 0 0-5991 {}}} CYCLES {}}
set a(0-5989) {AREA_SCORE {} NAME COMP_LOOP-10:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-5356 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-658 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-5988 {}}} SUCCS {{259 0 0 0-5990 {}}} CYCLES {}}
set a(0-5990) {AREA_SCORE {} NAME COMP_LOOP-10:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-5356 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-659 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-5989 {}} {130 0 0 0-5988 {}} {130 0 0 0-5987 {}} {130 0 0 0-5986 {}} {130 0 0 0-5985 {}} {130 0 0 0-5984 {}} {130 0 0 0-5982 {}} {130 0 0 0-5981 {}} {130 0 0 0-5980 {}} {130 0 0 0-5979 {}} {130 0 0 0-5978 {}} {130 0 0 0-5976 {}} {130 0 0 0-5975 {}} {130 0 0 0-5974 {}} {130 0 0 0-5973 {}} {130 0 0 0-5972 {}} {130 0 0 0-5971 {}} {130 0 0 0-5969 {}} {130 0 0 0-5968 {}} {130 0 0 0-5967 {}} {130 0 0 0-5966 {}} {130 0 0 0-5965 {}} {130 0 0 0-5964 {}} {130 0 0 0-5963 {}} {130 0 0 0-5962 {}} {130 0 0 0-5961 {}} {130 0 0 0-5960 {}} {130 0 0 0-5959 {}} {130 0 0 0-5958 {}} {130 0 0 0-5957 {}} {130 0 0 0-5956 {}} {130 0 0 0-5955 {}} {130 0 0 0-5954 {}} {130 0 0 0-5953 {}} {130 0 0 0-5952 {}} {130 0 0 0-5951 {}}} SUCCS {{129 0 0 0-5991 {}}} CYCLES {}}
set a(0-5991) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0)#10.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5356 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-5991 {}} {129 0 0 0-5990 {}} {258 0 0 0-5988 {}} {256 0 0 0-5986 {}} {256 0 0 0-5963 {}} {256 0 0 0-5951 {}}} SUCCS {{774 0 0 0-5951 {}} {774 0 0 0-5963 {}} {774 0 0 0-5986 {}} {772 0 0 0-5991 {}}} CYCLES {}}
set a(0-5356) {CHI {0-5951 0-5952 0-5953 0-5954 0-5955 0-5956 0-5957 0-5958 0-5959 0-5960 0-5961 0-5962 0-5963 0-5964 0-5965 0-5966 0-5967 0-5968 0-5969 0-5970 0-5971 0-5972 0-5973 0-5974 0-5975 0-5976 0-5977 0-5978 0-5979 0-5980 0-5981 0-5982 0-5983 0-5984 0-5985 0-5986 0-5987 0-5988 0-5989 0-5990 0-5991} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {4550 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 4550 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 4550 NAME COMP_LOOP-10:VEC_LOOP TYPE LOOP DELAY {45510.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-660 LOC {12 1.0 12 1.0 12 1.0 12 1.0} PREDS {{259 0 0 0-5950 {}} {258 0 0 0-5949 {}} {258 0 0 0-5948 {}} {130 0 0 0-5947 {}} {130 0 0 0-5946 {}} {130 0 0 0-5945 {}} {130 0 0 0-5944 {}} {64 0 0 0-5943 {}} {64 0 0 0-5355 {}} {774 0 0 0-6366 {}}} SUCCS {{772 0 0 0-5950 {}} {131 0 0 0-5992 {}} {130 0 0 0-5993 {}} {130 0 0 0-5994 {}} {130 0 0 0-5995 {}} {130 0 0 0-5996 {}} {130 0 0 0-5997 {}} {130 0 0 0-5998 {}} {130 0 0 0-5999 {}} {130 0 0 0-6000 {}} {130 0 0 0-6001 {}} {64 0 0 0-5357 {}} {256 0 0 0-6366 {}}} CYCLES {}}
set a(0-5992) {AREA_SCORE {} NAME COMP_LOOP-11:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-661 LOC {12 1.0 13 0.8687499999999999 13 0.8687499999999999 13 0.8687499999999999} PREDS {{131 0 0 0-5356 {}}} SUCCS {{259 0 0 0-5993 {}} {130 0 0 0-6001 {}}} CYCLES {}}
set a(0-5993) {AREA_SCORE {} NAME COMP_LOOP-11:not#3 TYPE NOT PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-662 LOC {12 1.0 13 0.8687499999999999 13 0.8687499999999999 13 0.8687499999999999} PREDS {{259 0 0 0-5992 {}} {130 0 0 0-5356 {}}} SUCCS {{259 0 0 0-5994 {}} {130 0 0 0-6001 {}}} CYCLES {}}
set a(0-5994) {AREA_SCORE {} NAME COMP_LOOP-11:COMP_LOOP:conc TYPE CONCATENATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-663 LOC {12 1.0 13 0.8687499999999999 13 0.8687499999999999 13 0.8687499999999999} PREDS {{259 0 0 0-5993 {}} {130 0 0 0-5356 {}}} SUCCS {{258 0 0 0-5998 {}} {130 0 0 0-6001 {}}} CYCLES {}}
set a(0-5995) {AREA_SCORE {} NAME COMP_LOOP:k:asn#39 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-664 LOC {12 1.0 13 0.0 13 0.0 13 0.0 13 0.8687499999999999} PREDS {{130 0 0 0-5356 {}} {774 0 0 0-6366 {}}} SUCCS {{259 0 0 0-5996 {}} {130 0 0 0-6001 {}} {256 0 0 0-6366 {}}} CYCLES {}}
set a(0-5996) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#40 TYPE READSLICE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-665 LOC {12 1.0 13 0.0 13 0.0 13 0.8687499999999999} PREDS {{259 0 0 0-5995 {}} {130 0 0 0-5356 {}}} SUCCS {{259 0 0 0-5997 {}} {130 0 0 0-6001 {}}} CYCLES {}}
set a(0-5997) {AREA_SCORE {} NAME COMP_LOOP:conc#30 TYPE CONCATENATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-666 LOC {12 1.0 13 0.8687499999999999 13 0.8687499999999999 13 0.8687499999999999} PREDS {{259 0 0 0-5996 {}} {130 0 0 0-5356 {}}} SUCCS {{259 0 0 0-5998 {}} {130 0 0 0-6001 {}}} CYCLES {}}
set a(0-5998) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-11:acc TYPE ACCU DELAY {1.05 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-667 LOC {13 0.0 13 0.8687499999999999 13 0.8687499999999999 13 0.9999998749999999 13 0.9999998749999999} PREDS {{259 0 0 0-5997 {}} {258 0 0 0-5994 {}} {130 0 0 0-5356 {}}} SUCCS {{259 0 0 0-5999 {}} {130 0 0 0-6001 {}}} CYCLES {}}
set a(0-5999) {AREA_SCORE {} NAME COMP_LOOP-11:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-668 LOC {13 0.13125 13 1.0 13 1.0 13 1.0} PREDS {{259 0 0 0-5998 {}} {130 0 0 0-5356 {}}} SUCCS {{259 0 0 0-6000 {}} {130 0 0 0-6001 {}}} CYCLES {}}
set a(0-6000) {AREA_SCORE {} NAME COMP_LOOP-11:not TYPE NOT PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-669 LOC {13 0.13125 13 1.0 13 1.0 13 1.0} PREDS {{259 0 0 0-5999 {}} {130 0 0 0-5356 {}}} SUCCS {{259 0 0 0-6001 {}}} CYCLES {}}
set a(0-6001) {AREA_SCORE {} NAME COMP_LOOP-11:break(COMP_LOOP) TYPE TERMINATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-670 LOC {13 0.13125 13 1.0 13 1.0 13 1.0} PREDS {{259 0 0 0-6000 {}} {130 0 0 0-5999 {}} {130 0 0 0-5998 {}} {130 0 0 0-5997 {}} {130 0 0 0-5996 {}} {130 0 0 0-5995 {}} {130 0 0 0-5994 {}} {130 0 0 0-5993 {}} {130 0 0 0-5992 {}} {130 0 0 0-5356 {}}} SUCCS {{128 0 0 0-6010 {}} {64 0 0 0-5357 {}}} CYCLES {}}
set a(0-6002) {AREA_SCORE {} NAME COMP_LOOP:k:asn#40 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-671 LOC {0 1.0 10 0.0 10 0.0 10 0.0 12 0.09843439999999999} PREDS {{774 0 0 0-6366 {}}} SUCCS {{259 0 0 0-6003 {}} {130 0 0 0-5357 {}} {256 0 0 0-6366 {}}} CYCLES {}}
set a(0-6003) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#41 TYPE READSLICE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-672 LOC {0 1.0 10 0.0 10 0.0 12 0.09843439999999999} PREDS {{259 0 0 0-6002 {}}} SUCCS {{259 0 0 0-6004 {}} {130 0 0 0-5357 {}}} CYCLES {}}
set a(0-6004) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#10 TYPE CONCATENATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-673 LOC {0 1.0 10 0.5359343999999999 10 0.5359343999999999 12 0.09843439999999999} PREDS {{259 0 0 0-6003 {}}} SUCCS {{259 0 0 0-6005 {}} {130 0 0 0-5357 {}}} CYCLES {}}
set a(0-6005) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-11:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-674 LOC {1 0.18687499999999999 10 0.5359343999999999 10 0.5359343999999999 10 0.9999998774999999 12 0.5624998775} PREDS {{259 0 0 0-6004 {}} {258 0 0 0-5503 {}}} SUCCS {{259 0 0 0-6006 {}} {258 0 0 0-6008 {}} {130 0 0 0-5357 {}}} CYCLES {}}
set a(0-6006) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#35 TYPE CONCATENATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-675 LOC {1 0.6509406 12 0.5625 12 0.5625 12 0.5625} PREDS {{259 0 0 0-6005 {}}} SUCCS {{259 0 3.000 0-6007 {}} {130 0 0 0-5357 {}}} CYCLES {}}
set a(0-6007) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#10 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-676 LOC {2 1.0 12 0.95 12 1.0 13 0.2999998749999999 13 0.2999998749999999} PREDS {{259 0 3.000 0-6006 {}}} SUCCS {{258 0 0 0-5357 {}}} CYCLES {}}
set a(0-6008) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#5 TYPE CONCATENATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-677 LOC {1 0.6509406 12 0.5625 12 0.5625 12 0.5625} PREDS {{258 0 0 0-6005 {}}} SUCCS {{259 0 3.000 0-6009 {}} {130 0 0 0-5357 {}}} CYCLES {}}
set a(0-6009) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#10 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-678 LOC {2 1.0 12 0.95 12 1.0 13 0.2999998749999999 13 0.2999998749999999} PREDS {{259 0 3.000 0-6008 {}}} SUCCS {{258 0 0 0-5357 {}}} CYCLES {}}
set a(0-6010) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-679 LOC {13 0.0 13 1.0 13 1.0 13 1.0 13 1.0} PREDS {{128 0 0 0-6001 {}} {772 0 0 0-5357 {}}} SUCCS {{259 0 0 0-5357 {}}} CYCLES {}}
set a(0-6011) {AREA_SCORE {} NAME VEC_LOOP:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5357 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-680 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.435} PREDS {{774 0 0 0-6057 {}}} SUCCS {{259 0 0 0-6012 {}} {130 0 0 0-6056 {}} {256 0 0 0-6057 {}}} CYCLES {}}
set a(0-6012) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#11)(9-1) TYPE READSLICE PAR 0-5357 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-681 LOC {0 1.0 1 0.0 1 0.0 1 0.435} PREDS {{259 0 0 0-6011 {}}} SUCCS {{258 0 0 0-6016 {}} {130 0 0 0-6056 {}}} CYCLES {}}
set a(0-6013) {AREA_SCORE {} NAME COMP_LOOP:k:asn#41 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5357 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-682 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.435} PREDS {} SUCCS {{259 0 0 0-6014 {}} {130 0 0 0-6056 {}}} CYCLES {}}
set a(0-6014) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#42 TYPE READSLICE PAR 0-5357 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-683 LOC {0 1.0 1 0.0 1 0.0 1 0.435} PREDS {{259 0 0 0-6013 {}}} SUCCS {{259 0 0 0-6015 {}} {130 0 0 0-6056 {}}} CYCLES {}}
set a(0-6015) {AREA_SCORE {} NAME VEC_LOOP:conc#20 TYPE CONCATENATE PAR 0-5357 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-684 LOC {0 1.0 1 0.435 1 0.435 1 0.435} PREDS {{259 0 0 0-6014 {}}} SUCCS {{259 0 0 0-6016 {}} {130 0 0 0-6056 {}}} CYCLES {}}
set a(0-6016) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 2 NAME VEC_LOOP:acc#15 TYPE ACCU DELAY {1.02 ns} PAR 0-5357 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-685 LOC {1 0.0 1 0.435 1 0.435 1 0.562499875 1 0.562499875} PREDS {{259 0 0 0-6015 {}} {258 0 0 0-6012 {}}} SUCCS {{258 0 0 0-6019 {}} {258 0 0 0-6037 {}} {130 0 0 0-6056 {}}} CYCLES {}}
set a(0-6017) {AREA_SCORE {} NAME VEC_LOOP:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5357 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-686 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.5625} PREDS {{774 0 0 0-6057 {}}} SUCCS {{259 0 0 0-6018 {}} {130 0 0 0-6056 {}} {256 0 0 0-6057 {}}} CYCLES {}}
set a(0-6018) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#11)(0)#1 TYPE READSLICE PAR 0-5357 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-687 LOC {0 1.0 1 0.0 1 0.0 1 0.5625} PREDS {{259 0 0 0-6017 {}}} SUCCS {{259 0 0 0-6019 {}} {130 0 0 0-6056 {}}} CYCLES {}}
set a(0-6019) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-5357 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-688 LOC {1 0.1275 1 0.5625 1 0.5625 1 0.5625} PREDS {{259 0 0 0-6018 {}} {258 0 0 0-6016 {}}} SUCCS {{259 0 3.000 0-6020 {}} {130 0 0 0-6056 {}}} CYCLES {}}
set a(0-6020) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#20 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5357 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-689 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-6019 {}} {774 0 3.000 0-6051 {}} {774 0 3.000 0-6038 {}}} SUCCS {{258 0 0 0-6030 {}} {256 0 0 0-6038 {}} {258 0 0 0-6040 {}} {256 0 0 0-6051 {}} {130 0 0 0-6056 {}}} CYCLES {}}
set a(0-6021) {AREA_SCORE {} NAME COMP_LOOP:k:asn#42 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5357 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-690 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-6022 {}} {130 0 0 0-6056 {}}} CYCLES {}}
set a(0-6022) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#43 TYPE READSLICE PAR 0-5357 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-691 LOC {0 1.0 1 0.0 1 0.0 1 0.30374999999999996} PREDS {{259 0 0 0-6021 {}}} SUCCS {{259 0 0 0-6023 {}} {130 0 0 0-6056 {}}} CYCLES {}}
set a(0-6023) {AREA_SCORE {} NAME VEC_LOOP:conc#21 TYPE CONCATENATE PAR 0-5357 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-692 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 1 0.30374999999999996} PREDS {{259 0 0 0-6022 {}}} SUCCS {{258 0 0 0-6025 {}} {130 0 0 0-6056 {}}} CYCLES {}}
set a(0-6024) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-5357 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-693 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 1 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-6025 {}} {130 0 0 0-6056 {}}} CYCLES {}}
set a(0-6025) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#28 TYPE ACCU DELAY {1.03 ns} PAR 0-5357 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-694 LOC {1 0.0 1 0.30374999999999996 1 0.30374999999999996 1 0.43312487499999996 1 0.43312487499999996} PREDS {{259 0 0 0-6024 {}} {258 0 0 0-6023 {}}} SUCCS {{258 0 0 0-6028 {}} {130 0 0 0-6056 {}}} CYCLES {}}
set a(0-6026) {AREA_SCORE {} NAME VEC_LOOP:j:asn#25 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5357 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-695 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.433125} PREDS {{774 0 0 0-6057 {}}} SUCCS {{259 0 0 0-6027 {}} {130 0 0 0-6056 {}} {256 0 0 0-6057 {}}} CYCLES {}}
set a(0-6027) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-5357 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-696 LOC {0 1.0 1 0.0 1 0.0 1 0.433125} PREDS {{259 0 0 0-6026 {}}} SUCCS {{259 0 0 0-6028 {}} {130 0 0 0-6056 {}}} CYCLES {}}
set a(0-6028) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-11:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-5357 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-697 LOC {1 0.129375 1 0.433125 1 0.433125 1 0.562499875 1 0.562499875} PREDS {{259 0 0 0-6027 {}} {258 0 0 0-6025 {}}} SUCCS {{259 0 3.000 0-6029 {}} {258 0 3.000 0-6051 {}} {130 0 0 0-6056 {}}} CYCLES {}}
set a(0-6029) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#21 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5357 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-698 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-6028 {}} {774 0 3.000 0-6051 {}} {774 0 3.000 0-6038 {}}} SUCCS {{259 0 0 0-6030 {}} {256 0 0 0-6038 {}} {258 0 0 0-6039 {}} {256 0 0 0-6051 {}} {130 0 0 0-6056 {}}} CYCLES {}}
set a(0-6030) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-11:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-5357 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-699 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-6029 {}} {258 0 0 0-6020 {}}} SUCCS {{259 0 0 0-6031 {}} {130 0 0 0-6056 {}}} CYCLES {}}
set a(0-6031) {AREA_SCORE {} NAME COMP_LOOP-11:modulo_add.base TYPE {C-CORE PORT} PAR 0-5357 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-700 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-6030 {}} {128 0 0 0-6033 {}}} SUCCS {{258 0 0 0-6033 {}} {130 0 0 0-6056 {}}} CYCLES {}}
set a(0-6032) {AREA_SCORE {} NAME COMP_LOOP-11:modulo_add.m TYPE {C-CORE PORT} PAR 0-5357 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-701 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-6033 {}}} SUCCS {{259 0 0 0-6033 {}} {130 0 0 0-6056 {}}} CYCLES {}}
set a(0-6033) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_0a37945888dd1e74de5ead9499a92e0360eb() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-11:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-5357 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-702 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-6032 {}} {258 0 0 0-6031 {}}} SUCCS {{128 0 0 0-6031 {}} {128 0 0 0-6032 {}} {259 0 0 0-6034 {}}} CYCLES {}}
set a(0-6034) {AREA_SCORE {} NAME COMP_LOOP-11:modulo_add.return TYPE {C-CORE PORT} PAR 0-5357 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-703 LOC {3 0.04 3 0.5625 3 0.5625 5 0.5625} PREDS {{259 0 0 0-6033 {}}} SUCCS {{258 0 3.000 0-6038 {}} {130 0 0 0-6056 {}}} CYCLES {}}
set a(0-6035) {AREA_SCORE {} NAME VEC_LOOP:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5357 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-704 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.5625} PREDS {{774 0 0 0-6057 {}}} SUCCS {{259 0 0 0-6036 {}} {130 0 0 0-6056 {}} {256 0 0 0-6057 {}}} CYCLES {}}
set a(0-6036) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#11)(0) TYPE READSLICE PAR 0-5357 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-705 LOC {0 1.0 1 0.0 1 0.0 5 0.5625} PREDS {{259 0 0 0-6035 {}}} SUCCS {{259 0 0 0-6037 {}} {130 0 0 0-6056 {}}} CYCLES {}}
set a(0-6037) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-5357 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-706 LOC {1 0.1275 3 0.5625 3 0.5625 5 0.5625} PREDS {{259 0 0 0-6036 {}} {258 0 0 0-6016 {}}} SUCCS {{259 0 3.000 0-6038 {}} {130 0 0 0-6056 {}}} CYCLES {}}
set a(0-6038) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#20 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5357 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-707 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-6038 {}} {259 0 3.000 0-6037 {}} {258 0 3.000 0-6034 {}} {256 0 0 0-6029 {}} {256 0 0 0-6020 {}} {774 0 0 0-6051 {}}} SUCCS {{774 0 3.000 0-6020 {}} {774 0 3.000 0-6029 {}} {774 0 0 0-6038 {}} {258 0 0 0-6051 {}} {130 0 0 0-6056 {}}} CYCLES {}}
set a(0-6039) {AREA_SCORE {} NAME COMP_LOOP-11:factor2:not TYPE NOT PAR 0-5357 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-708 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-6029 {}}} SUCCS {{259 0 0 0-6040 {}} {130 0 0 0-6056 {}}} CYCLES {}}
set a(0-6040) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-11:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-5357 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-709 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-6039 {}} {258 0 0 0-6020 {}}} SUCCS {{259 0 0 0-6041 {}} {130 0 0 0-6056 {}}} CYCLES {}}
set a(0-6041) {AREA_SCORE {} NAME COMP_LOOP-11:modulo_sub.base TYPE {C-CORE PORT} PAR 0-5357 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-710 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-6040 {}} {128 0 0 0-6043 {}}} SUCCS {{258 0 0 0-6043 {}} {130 0 0 0-6056 {}}} CYCLES {}}
set a(0-6042) {AREA_SCORE {} NAME COMP_LOOP-11:modulo_sub.m TYPE {C-CORE PORT} PAR 0-5357 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-711 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-6043 {}}} SUCCS {{259 0 0 0-6043 {}} {130 0 0 0-6056 {}}} CYCLES {}}
set a(0-6043) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_35e8763e05b723902e0a11aa8bf94b5d6374() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-11:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-5357 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-712 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-6042 {}} {258 0 0 0-6041 {}}} SUCCS {{128 0 0 0-6041 {}} {128 0 0 0-6042 {}} {259 0 0 0-6044 {}}} CYCLES {}}
set a(0-6044) {AREA_SCORE {} NAME COMP_LOOP-11:modulo_sub.return TYPE {C-CORE PORT} PAR 0-5357 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-713 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-6043 {}}} SUCCS {{259 0 0 0-6045 {}} {130 0 0 0-6056 {}}} CYCLES {}}
set a(0-6045) {AREA_SCORE {} NAME COMP_LOOP-11:mult.x TYPE {C-CORE PORT} PAR 0-5357 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-714 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-6044 {}} {128 0 0 0-6049 {}}} SUCCS {{258 0 0 0-6049 {}} {130 0 0 0-6056 {}}} CYCLES {}}
set a(0-6046) {AREA_SCORE {} NAME COMP_LOOP-11:mult.y TYPE {C-CORE PORT} PAR 0-5357 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-715 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-6049 {}}} SUCCS {{258 0 0 0-6049 {}} {130 0 0 0-6056 {}}} CYCLES {}}
set a(0-6047) {AREA_SCORE {} NAME COMP_LOOP-11:mult.y_ TYPE {C-CORE PORT} PAR 0-5357 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-716 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-6049 {}}} SUCCS {{258 0 0 0-6049 {}} {130 0 0 0-6056 {}}} CYCLES {}}
set a(0-6048) {AREA_SCORE {} NAME COMP_LOOP-11:mult.p TYPE {C-CORE PORT} PAR 0-5357 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-717 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-6049 {}}} SUCCS {{259 0 0 0-6049 {}} {130 0 0 0-6056 {}}} CYCLES {}}
set a(0-6049) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() QUANTITY 1 MULTICYCLE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() MINCLKPRD 8.38 NAME COMP_LOOP-11:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-5357 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-718 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-6048 {}} {258 0 0 0-6047 {}} {258 0 0 0-6046 {}} {258 0 0 0-6045 {}}} SUCCS {{128 0 0 0-6045 {}} {128 0 0 0-6046 {}} {128 0 0 0-6047 {}} {128 0 0 0-6048 {}} {259 0 0 0-6050 {}}} CYCLES {}}
set a(0-6050) {AREA_SCORE {} NAME COMP_LOOP-11:mult.return TYPE {C-CORE PORT} PAR 0-5357 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-719 LOC {6 0.04 6 0.5625 6 0.5625 6 0.5625} PREDS {{259 0 0 0-6049 {}}} SUCCS {{259 0 3.000 0-6051 {}} {130 0 0 0-6056 {}}} CYCLES {}}
set a(0-6051) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#21 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5357 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-720 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-6051 {}} {259 0 3.000 0-6050 {}} {258 0 0 0-6038 {}} {256 0 0 0-6029 {}} {258 0 3.000 0-6028 {}} {256 0 0 0-6020 {}}} SUCCS {{774 0 3.000 0-6020 {}} {774 0 3.000 0-6029 {}} {774 0 0 0-6038 {}} {774 0 0 0-6051 {}} {130 0 0 0-6056 {}}} CYCLES {}}
set a(0-6052) {AREA_SCORE {} NAME VEC_LOOP:j:asn#26 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5357 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-721 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-6057 {}}} SUCCS {{259 0 0 0-6053 {}} {130 0 0 0-6056 {}} {256 0 0 0-6057 {}}} CYCLES {}}
set a(0-6053) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-5357 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-722 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-6052 {}}} SUCCS {{259 0 0 0-6054 {}} {130 0 0 0-6056 {}}} CYCLES {}}
set a(0-6054) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-11:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-5357 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-723 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-6053 {}}} SUCCS {{259 0 0 0-6055 {}} {130 0 0 0-6056 {}} {258 0 0 0-6057 {}}} CYCLES {}}
set a(0-6055) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-5357 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-724 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-6054 {}}} SUCCS {{259 0 0 0-6056 {}}} CYCLES {}}
set a(0-6056) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-5357 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-725 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-6055 {}} {130 0 0 0-6054 {}} {130 0 0 0-6053 {}} {130 0 0 0-6052 {}} {130 0 0 0-6051 {}} {130 0 0 0-6050 {}} {130 0 0 0-6048 {}} {130 0 0 0-6047 {}} {130 0 0 0-6046 {}} {130 0 0 0-6045 {}} {130 0 0 0-6044 {}} {130 0 0 0-6042 {}} {130 0 0 0-6041 {}} {130 0 0 0-6040 {}} {130 0 0 0-6039 {}} {130 0 0 0-6038 {}} {130 0 0 0-6037 {}} {130 0 0 0-6036 {}} {130 0 0 0-6035 {}} {130 0 0 0-6034 {}} {130 0 0 0-6032 {}} {130 0 0 0-6031 {}} {130 0 0 0-6030 {}} {130 0 0 0-6029 {}} {130 0 0 0-6028 {}} {130 0 0 0-6027 {}} {130 0 0 0-6026 {}} {130 0 0 0-6025 {}} {130 0 0 0-6024 {}} {130 0 0 0-6023 {}} {130 0 0 0-6022 {}} {130 0 0 0-6021 {}} {130 0 0 0-6020 {}} {130 0 0 0-6019 {}} {130 0 0 0-6018 {}} {130 0 0 0-6017 {}} {130 0 0 0-6016 {}} {130 0 0 0-6015 {}} {130 0 0 0-6014 {}} {130 0 0 0-6013 {}} {130 0 0 0-6012 {}} {130 0 0 0-6011 {}}} SUCCS {{129 0 0 0-6057 {}}} CYCLES {}}
set a(0-6057) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0)#11.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5357 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-6057 {}} {129 0 0 0-6056 {}} {258 0 0 0-6054 {}} {256 0 0 0-6052 {}} {256 0 0 0-6035 {}} {256 0 0 0-6026 {}} {256 0 0 0-6017 {}} {256 0 0 0-6011 {}}} SUCCS {{774 0 0 0-6011 {}} {774 0 0 0-6017 {}} {774 0 0 0-6026 {}} {774 0 0 0-6035 {}} {774 0 0 0-6052 {}} {772 0 0 0-6057 {}}} CYCLES {}}
set a(0-5357) {CHI {0-6011 0-6012 0-6013 0-6014 0-6015 0-6016 0-6017 0-6018 0-6019 0-6020 0-6021 0-6022 0-6023 0-6024 0-6025 0-6026 0-6027 0-6028 0-6029 0-6030 0-6031 0-6032 0-6033 0-6034 0-6035 0-6036 0-6037 0-6038 0-6039 0-6040 0-6041 0-6042 0-6043 0-6044 0-6045 0-6046 0-6047 0-6048 0-6049 0-6050 0-6051 0-6052 0-6053 0-6054 0-6055 0-6056 0-6057} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {4550 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 4550 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 4550 NAME COMP_LOOP-11:VEC_LOOP TYPE LOOP DELAY {45510.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-726 LOC {13 1.0 13 1.0 13 1.0 13 1.0} PREDS {{259 0 0 0-6010 {}} {258 0 0 0-6009 {}} {130 0 0 0-6008 {}} {258 0 0 0-6007 {}} {130 0 0 0-6006 {}} {130 0 0 0-6005 {}} {130 0 0 0-6004 {}} {130 0 0 0-6003 {}} {130 0 0 0-6002 {}} {64 0 0 0-6001 {}} {64 0 0 0-5356 {}} {774 0 0 0-6366 {}}} SUCCS {{772 0 0 0-6010 {}} {131 0 0 0-6058 {}} {130 0 0 0-6059 {}} {130 0 0 0-6060 {}} {130 0 0 0-6061 {}} {130 0 0 0-6062 {}} {130 0 0 0-6063 {}} {130 0 0 0-6064 {}} {130 0 0 0-6065 {}} {130 0 0 0-6066 {}} {130 0 0 0-6067 {}} {64 0 0 0-5358 {}} {256 0 0 0-6366 {}}} CYCLES {}}
set a(0-6058) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(10-3)#1 TYPE READSLICE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-727 LOC {13 1.0 14 0.8724999999999999 14 0.8724999999999999 14 0.8724999999999999} PREDS {{131 0 0 0-5357 {}}} SUCCS {{259 0 0 0-6059 {}} {130 0 0 0-6067 {}}} CYCLES {}}
set a(0-6059) {AREA_SCORE {} NAME COMP_LOOP-12:not#3 TYPE NOT PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-728 LOC {13 1.0 14 0.8724999999999999 14 0.8724999999999999 14 0.8724999999999999} PREDS {{259 0 0 0-6058 {}} {130 0 0 0-5357 {}}} SUCCS {{259 0 0 0-6060 {}} {130 0 0 0-6067 {}}} CYCLES {}}
set a(0-6060) {AREA_SCORE {} NAME COMP_LOOP-12:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-729 LOC {13 1.0 14 0.8724999999999999 14 0.8724999999999999 14 0.8724999999999999} PREDS {{259 0 0 0-6059 {}} {130 0 0 0-5357 {}}} SUCCS {{258 0 0 0-6064 {}} {130 0 0 0-6067 {}}} CYCLES {}}
set a(0-6061) {AREA_SCORE {} NAME COMP_LOOP:k:asn#43 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-730 LOC {13 1.0 14 0.0 14 0.0 14 0.0 14 0.8724999999999999} PREDS {{130 0 0 0-5357 {}} {774 0 0 0-6366 {}}} SUCCS {{259 0 0 0-6062 {}} {130 0 0 0-6067 {}} {256 0 0 0-6366 {}}} CYCLES {}}
set a(0-6062) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#45 TYPE READSLICE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-731 LOC {13 1.0 14 0.0 14 0.0 14 0.8724999999999999} PREDS {{259 0 0 0-6061 {}} {130 0 0 0-5357 {}}} SUCCS {{259 0 0 0-6063 {}} {130 0 0 0-6067 {}}} CYCLES {}}
set a(0-6063) {AREA_SCORE {} NAME COMP_LOOP:conc#33 TYPE CONCATENATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-732 LOC {13 1.0 14 0.8724999999999999 14 0.8724999999999999 14 0.8724999999999999} PREDS {{259 0 0 0-6062 {}} {130 0 0 0-5357 {}}} SUCCS {{259 0 0 0-6064 {}} {130 0 0 0-6067 {}}} CYCLES {}}
set a(0-6064) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 2 NAME COMP_LOOP:acc#3 TYPE ACCU DELAY {1.02 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-733 LOC {14 0.0 14 0.8724999999999999 14 0.8724999999999999 14 0.999999875 14 0.999999875} PREDS {{259 0 0 0-6063 {}} {258 0 0 0-6060 {}} {130 0 0 0-5357 {}}} SUCCS {{259 0 0 0-6065 {}} {130 0 0 0-6067 {}}} CYCLES {}}
set a(0-6065) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#3)(8) TYPE READSLICE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-734 LOC {14 0.1275 14 1.0 14 1.0 14 1.0} PREDS {{259 0 0 0-6064 {}} {130 0 0 0-5357 {}}} SUCCS {{259 0 0 0-6066 {}} {130 0 0 0-6067 {}}} CYCLES {}}
set a(0-6066) {AREA_SCORE {} NAME COMP_LOOP-12:not TYPE NOT PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-735 LOC {14 0.1275 14 1.0 14 1.0 14 1.0} PREDS {{259 0 0 0-6065 {}} {130 0 0 0-5357 {}}} SUCCS {{259 0 0 0-6067 {}}} CYCLES {}}
set a(0-6067) {AREA_SCORE {} NAME COMP_LOOP-12:break(COMP_LOOP) TYPE TERMINATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-736 LOC {14 0.1275 14 1.0 14 1.0 14 1.0} PREDS {{259 0 0 0-6066 {}} {130 0 0 0-6065 {}} {130 0 0 0-6064 {}} {130 0 0 0-6063 {}} {130 0 0 0-6062 {}} {130 0 0 0-6061 {}} {130 0 0 0-6060 {}} {130 0 0 0-6059 {}} {130 0 0 0-6058 {}} {130 0 0 0-5357 {}}} SUCCS {{128 0 0 0-6074 {}} {64 0 0 0-5358 {}}} CYCLES {}}
set a(0-6068) {AREA_SCORE {} NAME COMP_LOOP:k:asn#44 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-737 LOC {0 1.0 11 0.0 11 0.0 11 0.0 13 0.09843439999999999} PREDS {{774 0 0 0-6366 {}}} SUCCS {{259 0 0 0-6069 {}} {130 0 0 0-5358 {}} {256 0 0 0-6366 {}}} CYCLES {}}
set a(0-6069) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#24 TYPE READSLICE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-738 LOC {0 1.0 11 0.0 11 0.0 13 0.09843439999999999} PREDS {{259 0 0 0-6068 {}}} SUCCS {{259 0 0 0-6070 {}} {130 0 0 0-5358 {}}} CYCLES {}}
set a(0-6070) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#11 TYPE CONCATENATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-739 LOC {0 1.0 11 0.5359343999999999 11 0.5359343999999999 13 0.09843439999999999} PREDS {{259 0 0 0-6069 {}}} SUCCS {{259 0 0 0-6071 {}} {130 0 0 0-5358 {}}} CYCLES {}}
set a(0-6071) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-12:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-740 LOC {1 0.18687499999999999 11 0.5359343999999999 11 0.5359343999999999 11 0.9999998774999999 13 0.5624998775} PREDS {{259 0 0 0-6070 {}} {258 0 0 0-5444 {}}} SUCCS {{259 0 3.000 0-6072 {}} {258 0 3.000 0-6073 {}} {130 0 0 0-5358 {}}} CYCLES {}}
set a(0-6072) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#11 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-741 LOC {2 1.0 13 0.95 13 1.0 14 0.2999998749999999 14 0.2999998749999999} PREDS {{259 0 3.000 0-6071 {}}} SUCCS {{258 0 0 0-5358 {}}} CYCLES {}}
set a(0-6073) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#11 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-742 LOC {2 1.0 13 0.95 13 1.0 14 0.2999998749999999 14 0.2999998749999999} PREDS {{258 0 3.000 0-6071 {}}} SUCCS {{258 0 0 0-5358 {}}} CYCLES {}}
set a(0-6074) {AREA_SCORE {} NAME COMP_LOOP-12:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-743 LOC {14 0.0 14 1.0 14 1.0 14 1.0 14 1.0} PREDS {{128 0 0 0-6067 {}} {772 0 0 0-5358 {}}} SUCCS {{259 0 0 0-5358 {}}} CYCLES {}}
set a(0-6075) {AREA_SCORE {} NAME VEC_LOOP:j:asn#27 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5358 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-744 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.433125} PREDS {{774 0 0 0-6115 {}}} SUCCS {{259 0 0 0-6076 {}} {130 0 0 0-6114 {}} {256 0 0 0-6115 {}}} CYCLES {}}
set a(0-6076) {AREA_SCORE {} NAME COMP_LOOP-12:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0) TYPE READSLICE PAR 0-5358 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-745 LOC {0 1.0 1 0.0 1 0.0 1 0.433125} PREDS {{259 0 0 0-6075 {}}} SUCCS {{258 0 0 0-6080 {}} {130 0 0 0-6114 {}}} CYCLES {}}
set a(0-6077) {AREA_SCORE {} NAME COMP_LOOP:k:asn#45 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5358 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-746 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.433125} PREDS {} SUCCS {{259 0 0 0-6078 {}} {130 0 0 0-6114 {}}} CYCLES {}}
set a(0-6078) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#46 TYPE READSLICE PAR 0-5358 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-747 LOC {0 1.0 1 0.0 1 0.0 1 0.433125} PREDS {{259 0 0 0-6077 {}}} SUCCS {{259 0 0 0-6079 {}} {130 0 0 0-6114 {}}} CYCLES {}}
set a(0-6079) {AREA_SCORE {} NAME VEC_LOOP:conc#22 TYPE CONCATENATE PAR 0-5358 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-748 LOC {0 1.0 1 0.433125 1 0.433125 1 0.433125} PREDS {{259 0 0 0-6078 {}}} SUCCS {{259 0 0 0-6080 {}} {130 0 0 0-6114 {}}} CYCLES {}}
set a(0-6080) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-12:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-5358 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-749 LOC {1 0.0 1 0.433125 1 0.433125 1 0.562499875 1 0.562499875} PREDS {{259 0 0 0-6079 {}} {258 0 0 0-6076 {}}} SUCCS {{259 0 3.000 0-6081 {}} {258 0 3.000 0-6096 {}} {130 0 0 0-6114 {}}} CYCLES {}}
set a(0-6081) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#22 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5358 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-750 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-6080 {}} {774 0 3.000 0-6109 {}} {774 0 3.000 0-6096 {}}} SUCCS {{258 0 0 0-6091 {}} {256 0 0 0-6096 {}} {258 0 0 0-6098 {}} {256 0 0 0-6109 {}} {130 0 0 0-6114 {}}} CYCLES {}}
set a(0-6082) {AREA_SCORE {} NAME COMP_LOOP:k:asn#46 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5358 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-751 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-6083 {}} {130 0 0 0-6114 {}}} CYCLES {}}
set a(0-6083) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#47 TYPE READSLICE PAR 0-5358 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-752 LOC {0 1.0 1 0.0 1 0.0 1 0.30374999999999996} PREDS {{259 0 0 0-6082 {}}} SUCCS {{259 0 0 0-6084 {}} {130 0 0 0-6114 {}}} CYCLES {}}
set a(0-6084) {AREA_SCORE {} NAME VEC_LOOP:conc#23 TYPE CONCATENATE PAR 0-5358 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-753 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 1 0.30374999999999996} PREDS {{259 0 0 0-6083 {}}} SUCCS {{258 0 0 0-6086 {}} {130 0 0 0-6114 {}}} CYCLES {}}
set a(0-6085) {AREA_SCORE {} NAME COMP_LOOP-12:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-5358 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-754 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 1 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-6086 {}} {130 0 0 0-6114 {}}} CYCLES {}}
set a(0-6086) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#29 TYPE ACCU DELAY {1.03 ns} PAR 0-5358 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-755 LOC {1 0.0 1 0.30374999999999996 1 0.30374999999999996 1 0.43312487499999996 1 0.43312487499999996} PREDS {{259 0 0 0-6085 {}} {258 0 0 0-6084 {}}} SUCCS {{258 0 0 0-6089 {}} {130 0 0 0-6114 {}}} CYCLES {}}
set a(0-6087) {AREA_SCORE {} NAME VEC_LOOP:j:asn#28 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5358 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-756 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.433125} PREDS {{774 0 0 0-6115 {}}} SUCCS {{259 0 0 0-6088 {}} {130 0 0 0-6114 {}} {256 0 0 0-6115 {}}} CYCLES {}}
set a(0-6088) {AREA_SCORE {} NAME COMP_LOOP-12:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-5358 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-757 LOC {0 1.0 1 0.0 1 0.0 1 0.433125} PREDS {{259 0 0 0-6087 {}}} SUCCS {{259 0 0 0-6089 {}} {130 0 0 0-6114 {}}} CYCLES {}}
set a(0-6089) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-12:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-5358 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-758 LOC {1 0.129375 1 0.433125 1 0.433125 1 0.562499875 1 0.562499875} PREDS {{259 0 0 0-6088 {}} {258 0 0 0-6086 {}}} SUCCS {{259 0 3.000 0-6090 {}} {258 0 3.000 0-6109 {}} {130 0 0 0-6114 {}}} CYCLES {}}
set a(0-6090) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#23 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5358 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-759 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-6089 {}} {774 0 3.000 0-6109 {}} {774 0 3.000 0-6096 {}}} SUCCS {{259 0 0 0-6091 {}} {256 0 0 0-6096 {}} {258 0 0 0-6097 {}} {256 0 0 0-6109 {}} {130 0 0 0-6114 {}}} CYCLES {}}
set a(0-6091) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-12:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-5358 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-760 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-6090 {}} {258 0 0 0-6081 {}}} SUCCS {{259 0 0 0-6092 {}} {130 0 0 0-6114 {}}} CYCLES {}}
set a(0-6092) {AREA_SCORE {} NAME COMP_LOOP-12:modulo_add.base TYPE {C-CORE PORT} PAR 0-5358 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-761 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-6091 {}} {128 0 0 0-6094 {}}} SUCCS {{258 0 0 0-6094 {}} {130 0 0 0-6114 {}}} CYCLES {}}
set a(0-6093) {AREA_SCORE {} NAME COMP_LOOP-12:modulo_add.m TYPE {C-CORE PORT} PAR 0-5358 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-762 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-6094 {}}} SUCCS {{259 0 0 0-6094 {}} {130 0 0 0-6114 {}}} CYCLES {}}
set a(0-6094) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_0a37945888dd1e74de5ead9499a92e0360eb() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-12:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-5358 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-763 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-6093 {}} {258 0 0 0-6092 {}}} SUCCS {{128 0 0 0-6092 {}} {128 0 0 0-6093 {}} {259 0 0 0-6095 {}}} CYCLES {}}
set a(0-6095) {AREA_SCORE {} NAME COMP_LOOP-12:modulo_add.return TYPE {C-CORE PORT} PAR 0-5358 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-764 LOC {3 0.04 3 0.5625 3 0.5625 5 0.5625} PREDS {{259 0 0 0-6094 {}}} SUCCS {{259 0 3.000 0-6096 {}} {130 0 0 0-6114 {}}} CYCLES {}}
set a(0-6096) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#22 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5358 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-765 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-6096 {}} {259 0 3.000 0-6095 {}} {256 0 0 0-6090 {}} {256 0 0 0-6081 {}} {258 0 3.000 0-6080 {}} {774 0 0 0-6109 {}}} SUCCS {{774 0 3.000 0-6081 {}} {774 0 3.000 0-6090 {}} {774 0 0 0-6096 {}} {258 0 0 0-6109 {}} {130 0 0 0-6114 {}}} CYCLES {}}
set a(0-6097) {AREA_SCORE {} NAME COMP_LOOP-12:factor2:not TYPE NOT PAR 0-5358 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-766 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-6090 {}}} SUCCS {{259 0 0 0-6098 {}} {130 0 0 0-6114 {}}} CYCLES {}}
set a(0-6098) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-12:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-5358 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-767 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-6097 {}} {258 0 0 0-6081 {}}} SUCCS {{259 0 0 0-6099 {}} {130 0 0 0-6114 {}}} CYCLES {}}
set a(0-6099) {AREA_SCORE {} NAME COMP_LOOP-12:modulo_sub.base TYPE {C-CORE PORT} PAR 0-5358 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-768 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-6098 {}} {128 0 0 0-6101 {}}} SUCCS {{258 0 0 0-6101 {}} {130 0 0 0-6114 {}}} CYCLES {}}
set a(0-6100) {AREA_SCORE {} NAME COMP_LOOP-12:modulo_sub.m TYPE {C-CORE PORT} PAR 0-5358 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-769 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-6101 {}}} SUCCS {{259 0 0 0-6101 {}} {130 0 0 0-6114 {}}} CYCLES {}}
set a(0-6101) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_35e8763e05b723902e0a11aa8bf94b5d6374() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-12:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-5358 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-770 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-6100 {}} {258 0 0 0-6099 {}}} SUCCS {{128 0 0 0-6099 {}} {128 0 0 0-6100 {}} {259 0 0 0-6102 {}}} CYCLES {}}
set a(0-6102) {AREA_SCORE {} NAME COMP_LOOP-12:modulo_sub.return TYPE {C-CORE PORT} PAR 0-5358 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-771 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-6101 {}}} SUCCS {{259 0 0 0-6103 {}} {130 0 0 0-6114 {}}} CYCLES {}}
set a(0-6103) {AREA_SCORE {} NAME COMP_LOOP-12:mult.x TYPE {C-CORE PORT} PAR 0-5358 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-772 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-6102 {}} {128 0 0 0-6107 {}}} SUCCS {{258 0 0 0-6107 {}} {130 0 0 0-6114 {}}} CYCLES {}}
set a(0-6104) {AREA_SCORE {} NAME COMP_LOOP-12:mult.y TYPE {C-CORE PORT} PAR 0-5358 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-773 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-6107 {}}} SUCCS {{258 0 0 0-6107 {}} {130 0 0 0-6114 {}}} CYCLES {}}
set a(0-6105) {AREA_SCORE {} NAME COMP_LOOP-12:mult.y_ TYPE {C-CORE PORT} PAR 0-5358 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-774 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-6107 {}}} SUCCS {{258 0 0 0-6107 {}} {130 0 0 0-6114 {}}} CYCLES {}}
set a(0-6106) {AREA_SCORE {} NAME COMP_LOOP-12:mult.p TYPE {C-CORE PORT} PAR 0-5358 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-775 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-6107 {}}} SUCCS {{259 0 0 0-6107 {}} {130 0 0 0-6114 {}}} CYCLES {}}
set a(0-6107) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() QUANTITY 1 MULTICYCLE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() MINCLKPRD 8.38 NAME COMP_LOOP-12:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-5358 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-776 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-6106 {}} {258 0 0 0-6105 {}} {258 0 0 0-6104 {}} {258 0 0 0-6103 {}}} SUCCS {{128 0 0 0-6103 {}} {128 0 0 0-6104 {}} {128 0 0 0-6105 {}} {128 0 0 0-6106 {}} {259 0 0 0-6108 {}}} CYCLES {}}
set a(0-6108) {AREA_SCORE {} NAME COMP_LOOP-12:mult.return TYPE {C-CORE PORT} PAR 0-5358 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-777 LOC {6 0.04 6 0.5625 6 0.5625 6 0.5625} PREDS {{259 0 0 0-6107 {}}} SUCCS {{259 0 3.000 0-6109 {}} {130 0 0 0-6114 {}}} CYCLES {}}
set a(0-6109) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#23 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5358 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-778 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-6109 {}} {259 0 3.000 0-6108 {}} {258 0 0 0-6096 {}} {256 0 0 0-6090 {}} {258 0 3.000 0-6089 {}} {256 0 0 0-6081 {}}} SUCCS {{774 0 3.000 0-6081 {}} {774 0 3.000 0-6090 {}} {774 0 0 0-6096 {}} {774 0 0 0-6109 {}} {130 0 0 0-6114 {}}} CYCLES {}}
set a(0-6110) {AREA_SCORE {} NAME VEC_LOOP:j:asn#29 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5358 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-779 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-6115 {}}} SUCCS {{259 0 0 0-6111 {}} {130 0 0 0-6114 {}} {256 0 0 0-6115 {}}} CYCLES {}}
set a(0-6111) {AREA_SCORE {} NAME COMP_LOOP-12:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-5358 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-780 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-6110 {}}} SUCCS {{259 0 0 0-6112 {}} {130 0 0 0-6114 {}}} CYCLES {}}
set a(0-6112) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-12:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-5358 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-781 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-6111 {}}} SUCCS {{259 0 0 0-6113 {}} {130 0 0 0-6114 {}} {258 0 0 0-6115 {}}} CYCLES {}}
set a(0-6113) {AREA_SCORE {} NAME COMP_LOOP-12:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-5358 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-782 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-6112 {}}} SUCCS {{259 0 0 0-6114 {}}} CYCLES {}}
set a(0-6114) {AREA_SCORE {} NAME COMP_LOOP-12:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-5358 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-783 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-6113 {}} {130 0 0 0-6112 {}} {130 0 0 0-6111 {}} {130 0 0 0-6110 {}} {130 0 0 0-6109 {}} {130 0 0 0-6108 {}} {130 0 0 0-6106 {}} {130 0 0 0-6105 {}} {130 0 0 0-6104 {}} {130 0 0 0-6103 {}} {130 0 0 0-6102 {}} {130 0 0 0-6100 {}} {130 0 0 0-6099 {}} {130 0 0 0-6098 {}} {130 0 0 0-6097 {}} {130 0 0 0-6096 {}} {130 0 0 0-6095 {}} {130 0 0 0-6093 {}} {130 0 0 0-6092 {}} {130 0 0 0-6091 {}} {130 0 0 0-6090 {}} {130 0 0 0-6089 {}} {130 0 0 0-6088 {}} {130 0 0 0-6087 {}} {130 0 0 0-6086 {}} {130 0 0 0-6085 {}} {130 0 0 0-6084 {}} {130 0 0 0-6083 {}} {130 0 0 0-6082 {}} {130 0 0 0-6081 {}} {130 0 0 0-6080 {}} {130 0 0 0-6079 {}} {130 0 0 0-6078 {}} {130 0 0 0-6077 {}} {130 0 0 0-6076 {}} {130 0 0 0-6075 {}}} SUCCS {{129 0 0 0-6115 {}}} CYCLES {}}
set a(0-6115) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0)#12.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5358 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-6115 {}} {129 0 0 0-6114 {}} {258 0 0 0-6112 {}} {256 0 0 0-6110 {}} {256 0 0 0-6087 {}} {256 0 0 0-6075 {}}} SUCCS {{774 0 0 0-6075 {}} {774 0 0 0-6087 {}} {774 0 0 0-6110 {}} {772 0 0 0-6115 {}}} CYCLES {}}
set a(0-5358) {CHI {0-6075 0-6076 0-6077 0-6078 0-6079 0-6080 0-6081 0-6082 0-6083 0-6084 0-6085 0-6086 0-6087 0-6088 0-6089 0-6090 0-6091 0-6092 0-6093 0-6094 0-6095 0-6096 0-6097 0-6098 0-6099 0-6100 0-6101 0-6102 0-6103 0-6104 0-6105 0-6106 0-6107 0-6108 0-6109 0-6110 0-6111 0-6112 0-6113 0-6114 0-6115} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {4550 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 4550 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 4550 NAME COMP_LOOP-12:VEC_LOOP TYPE LOOP DELAY {45510.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-784 LOC {14 1.0 14 1.0 14 1.0 14 1.0} PREDS {{259 0 0 0-6074 {}} {258 0 0 0-6073 {}} {258 0 0 0-6072 {}} {130 0 0 0-6071 {}} {130 0 0 0-6070 {}} {130 0 0 0-6069 {}} {130 0 0 0-6068 {}} {64 0 0 0-6067 {}} {64 0 0 0-5357 {}} {774 0 0 0-6366 {}}} SUCCS {{772 0 0 0-6074 {}} {131 0 0 0-6116 {}} {130 0 0 0-6117 {}} {130 0 0 0-6118 {}} {130 0 0 0-6119 {}} {130 0 0 0-6120 {}} {130 0 0 0-6121 {}} {130 0 0 0-6122 {}} {130 0 0 0-6123 {}} {130 0 0 0-6124 {}} {130 0 0 0-6125 {}} {64 0 0 0-5359 {}} {256 0 0 0-6366 {}}} CYCLES {}}
set a(0-6116) {AREA_SCORE {} NAME COMP_LOOP-13:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-785 LOC {14 1.0 15 0.8687499999999999 15 0.8687499999999999 15 0.8687499999999999} PREDS {{131 0 0 0-5358 {}}} SUCCS {{259 0 0 0-6117 {}} {130 0 0 0-6125 {}}} CYCLES {}}
set a(0-6117) {AREA_SCORE {} NAME COMP_LOOP-13:not#3 TYPE NOT PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-786 LOC {14 1.0 15 0.8687499999999999 15 0.8687499999999999 15 0.8687499999999999} PREDS {{259 0 0 0-6116 {}} {130 0 0 0-5358 {}}} SUCCS {{259 0 0 0-6118 {}} {130 0 0 0-6125 {}}} CYCLES {}}
set a(0-6118) {AREA_SCORE {} NAME COMP_LOOP-13:COMP_LOOP:conc TYPE CONCATENATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-787 LOC {14 1.0 15 0.8687499999999999 15 0.8687499999999999 15 0.8687499999999999} PREDS {{259 0 0 0-6117 {}} {130 0 0 0-5358 {}}} SUCCS {{258 0 0 0-6122 {}} {130 0 0 0-6125 {}}} CYCLES {}}
set a(0-6119) {AREA_SCORE {} NAME COMP_LOOP:k:asn#47 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-788 LOC {14 1.0 15 0.0 15 0.0 15 0.0 15 0.8687499999999999} PREDS {{130 0 0 0-5358 {}} {774 0 0 0-6366 {}}} SUCCS {{259 0 0 0-6120 {}} {130 0 0 0-6125 {}} {256 0 0 0-6366 {}}} CYCLES {}}
set a(0-6120) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#48 TYPE READSLICE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-789 LOC {14 1.0 15 0.0 15 0.0 15 0.8687499999999999} PREDS {{259 0 0 0-6119 {}} {130 0 0 0-5358 {}}} SUCCS {{259 0 0 0-6121 {}} {130 0 0 0-6125 {}}} CYCLES {}}
set a(0-6121) {AREA_SCORE {} NAME COMP_LOOP:conc#36 TYPE CONCATENATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-790 LOC {14 1.0 15 0.8687499999999999 15 0.8687499999999999 15 0.8687499999999999} PREDS {{259 0 0 0-6120 {}} {130 0 0 0-5358 {}}} SUCCS {{259 0 0 0-6122 {}} {130 0 0 0-6125 {}}} CYCLES {}}
set a(0-6122) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-13:acc TYPE ACCU DELAY {1.05 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-791 LOC {15 0.0 15 0.8687499999999999 15 0.8687499999999999 15 0.9999998749999999 15 0.9999998749999999} PREDS {{259 0 0 0-6121 {}} {258 0 0 0-6118 {}} {130 0 0 0-5358 {}}} SUCCS {{259 0 0 0-6123 {}} {130 0 0 0-6125 {}}} CYCLES {}}
set a(0-6123) {AREA_SCORE {} NAME COMP_LOOP-13:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-792 LOC {15 0.13125 15 1.0 15 1.0 15 1.0} PREDS {{259 0 0 0-6122 {}} {130 0 0 0-5358 {}}} SUCCS {{259 0 0 0-6124 {}} {130 0 0 0-6125 {}}} CYCLES {}}
set a(0-6124) {AREA_SCORE {} NAME COMP_LOOP-13:not TYPE NOT PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-793 LOC {15 0.13125 15 1.0 15 1.0 15 1.0} PREDS {{259 0 0 0-6123 {}} {130 0 0 0-5358 {}}} SUCCS {{259 0 0 0-6125 {}}} CYCLES {}}
set a(0-6125) {AREA_SCORE {} NAME COMP_LOOP-13:break(COMP_LOOP) TYPE TERMINATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-794 LOC {15 0.13125 15 1.0 15 1.0 15 1.0} PREDS {{259 0 0 0-6124 {}} {130 0 0 0-6123 {}} {130 0 0 0-6122 {}} {130 0 0 0-6121 {}} {130 0 0 0-6120 {}} {130 0 0 0-6119 {}} {130 0 0 0-6118 {}} {130 0 0 0-6117 {}} {130 0 0 0-6116 {}} {130 0 0 0-5358 {}}} SUCCS {{128 0 0 0-6134 {}} {64 0 0 0-5359 {}}} CYCLES {}}
set a(0-6126) {AREA_SCORE {} NAME COMP_LOOP:k:asn#48 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-795 LOC {0 1.0 12 0.0 12 0.0 12 0.0 14 0.09843439999999999} PREDS {{774 0 0 0-6366 {}}} SUCCS {{259 0 0 0-6127 {}} {130 0 0 0-5359 {}} {256 0 0 0-6366 {}}} CYCLES {}}
set a(0-6127) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#49 TYPE READSLICE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-796 LOC {0 1.0 12 0.0 12 0.0 14 0.09843439999999999} PREDS {{259 0 0 0-6126 {}}} SUCCS {{259 0 0 0-6128 {}} {130 0 0 0-5359 {}}} CYCLES {}}
set a(0-6128) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#12 TYPE CONCATENATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-797 LOC {0 1.0 12 0.5359343999999999 12 0.5359343999999999 14 0.09843439999999999} PREDS {{259 0 0 0-6127 {}}} SUCCS {{259 0 0 0-6129 {}} {130 0 0 0-5359 {}}} CYCLES {}}
set a(0-6129) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-13:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-798 LOC {1 0.18687499999999999 12 0.5359343999999999 12 0.5359343999999999 12 0.9999998774999999 14 0.5624998775} PREDS {{259 0 0 0-6128 {}} {258 0 0 0-5628 {}}} SUCCS {{259 0 0 0-6130 {}} {258 0 0 0-6132 {}} {130 0 0 0-5359 {}}} CYCLES {}}
set a(0-6130) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#36 TYPE CONCATENATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-799 LOC {1 0.6509406 14 0.5625 14 0.5625 14 0.5625} PREDS {{259 0 0 0-6129 {}}} SUCCS {{259 0 3.000 0-6131 {}} {130 0 0 0-5359 {}}} CYCLES {}}
set a(0-6131) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#12 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-800 LOC {2 1.0 14 0.95 14 1.0 15 0.2999998749999999 15 0.2999998749999999} PREDS {{259 0 3.000 0-6130 {}}} SUCCS {{258 0 0 0-5359 {}}} CYCLES {}}
set a(0-6132) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#6 TYPE CONCATENATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-801 LOC {1 0.6509406 14 0.5625 14 0.5625 14 0.5625} PREDS {{258 0 0 0-6129 {}}} SUCCS {{259 0 3.000 0-6133 {}} {130 0 0 0-5359 {}}} CYCLES {}}
set a(0-6133) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#12 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-802 LOC {2 1.0 14 0.95 14 1.0 15 0.2999998749999999 15 0.2999998749999999} PREDS {{259 0 3.000 0-6132 {}}} SUCCS {{258 0 0 0-5359 {}}} CYCLES {}}
set a(0-6134) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-803 LOC {15 0.0 15 1.0 15 1.0 15 1.0 15 1.0} PREDS {{128 0 0 0-6125 {}} {772 0 0 0-5359 {}}} SUCCS {{259 0 0 0-5359 {}}} CYCLES {}}
set a(0-6135) {AREA_SCORE {} NAME VEC_LOOP:asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5359 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-804 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.43687499999999996} PREDS {{774 0 0 0-6181 {}}} SUCCS {{259 0 0 0-6136 {}} {130 0 0 0-6180 {}} {256 0 0 0-6181 {}}} CYCLES {}}
set a(0-6136) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#13)(9-2) TYPE READSLICE PAR 0-5359 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-805 LOC {0 1.0 1 0.0 1 0.0 1 0.43687499999999996} PREDS {{259 0 0 0-6135 {}}} SUCCS {{258 0 0 0-6140 {}} {130 0 0 0-6180 {}}} CYCLES {}}
set a(0-6137) {AREA_SCORE {} NAME COMP_LOOP:k:asn#49 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5359 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-806 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.43687499999999996} PREDS {} SUCCS {{259 0 0 0-6138 {}} {130 0 0 0-6180 {}}} CYCLES {}}
set a(0-6138) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#50 TYPE READSLICE PAR 0-5359 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-807 LOC {0 1.0 1 0.0 1 0.0 1 0.43687499999999996} PREDS {{259 0 0 0-6137 {}}} SUCCS {{259 0 0 0-6139 {}} {130 0 0 0-6180 {}}} CYCLES {}}
set a(0-6139) {AREA_SCORE {} NAME VEC_LOOP:conc#24 TYPE CONCATENATE PAR 0-5359 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-808 LOC {0 1.0 1 0.43687499999999996 1 0.43687499999999996 1 0.43687499999999996} PREDS {{259 0 0 0-6138 {}}} SUCCS {{259 0 0 0-6140 {}} {130 0 0 0-6180 {}}} CYCLES {}}
set a(0-6140) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(8,0,8,0,8) QUANTITY 1 NAME VEC_LOOP:acc#16 TYPE ACCU DELAY {1.01 ns} PAR 0-5359 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-809 LOC {1 0.0 1 0.43687499999999996 1 0.43687499999999996 1 0.562499875 1 0.562499875} PREDS {{259 0 0 0-6139 {}} {258 0 0 0-6136 {}}} SUCCS {{258 0 0 0-6143 {}} {258 0 0 0-6161 {}} {130 0 0 0-6180 {}}} CYCLES {}}
set a(0-6141) {AREA_SCORE {} NAME VEC_LOOP:asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5359 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-810 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.5625} PREDS {{774 0 0 0-6181 {}}} SUCCS {{259 0 0 0-6142 {}} {130 0 0 0-6180 {}} {256 0 0 0-6181 {}}} CYCLES {}}
set a(0-6142) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#13)(1-0)#1 TYPE READSLICE PAR 0-5359 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-811 LOC {0 1.0 1 0.0 1 0.0 1 0.5625} PREDS {{259 0 0 0-6141 {}}} SUCCS {{259 0 0 0-6143 {}} {130 0 0 0-6180 {}}} CYCLES {}}
set a(0-6143) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-5359 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-812 LOC {1 0.125625 1 0.5625 1 0.5625 1 0.5625} PREDS {{259 0 0 0-6142 {}} {258 0 0 0-6140 {}}} SUCCS {{259 0 3.000 0-6144 {}} {130 0 0 0-6180 {}}} CYCLES {}}
set a(0-6144) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#24 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5359 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-813 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-6143 {}} {774 0 3.000 0-6175 {}} {774 0 3.000 0-6162 {}}} SUCCS {{258 0 0 0-6154 {}} {256 0 0 0-6162 {}} {258 0 0 0-6164 {}} {256 0 0 0-6175 {}} {130 0 0 0-6180 {}}} CYCLES {}}
set a(0-6145) {AREA_SCORE {} NAME COMP_LOOP:k:asn#50 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5359 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-814 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-6146 {}} {130 0 0 0-6180 {}}} CYCLES {}}
set a(0-6146) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#51 TYPE READSLICE PAR 0-5359 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-815 LOC {0 1.0 1 0.0 1 0.0 1 0.30374999999999996} PREDS {{259 0 0 0-6145 {}}} SUCCS {{259 0 0 0-6147 {}} {130 0 0 0-6180 {}}} CYCLES {}}
set a(0-6147) {AREA_SCORE {} NAME VEC_LOOP:conc#25 TYPE CONCATENATE PAR 0-5359 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-816 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 1 0.30374999999999996} PREDS {{259 0 0 0-6146 {}}} SUCCS {{258 0 0 0-6149 {}} {130 0 0 0-6180 {}}} CYCLES {}}
set a(0-6148) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-5359 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-817 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 1 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-6149 {}} {130 0 0 0-6180 {}}} CYCLES {}}
set a(0-6149) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#30 TYPE ACCU DELAY {1.03 ns} PAR 0-5359 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-818 LOC {1 0.0 1 0.30374999999999996 1 0.30374999999999996 1 0.43312487499999996 1 0.43312487499999996} PREDS {{259 0 0 0-6148 {}} {258 0 0 0-6147 {}}} SUCCS {{258 0 0 0-6152 {}} {130 0 0 0-6180 {}}} CYCLES {}}
set a(0-6150) {AREA_SCORE {} NAME VEC_LOOP:j:asn#30 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5359 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-819 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.433125} PREDS {{774 0 0 0-6181 {}}} SUCCS {{259 0 0 0-6151 {}} {130 0 0 0-6180 {}} {256 0 0 0-6181 {}}} CYCLES {}}
set a(0-6151) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-5359 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-820 LOC {0 1.0 1 0.0 1 0.0 1 0.433125} PREDS {{259 0 0 0-6150 {}}} SUCCS {{259 0 0 0-6152 {}} {130 0 0 0-6180 {}}} CYCLES {}}
set a(0-6152) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-13:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-5359 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-821 LOC {1 0.129375 1 0.433125 1 0.433125 1 0.562499875 1 0.562499875} PREDS {{259 0 0 0-6151 {}} {258 0 0 0-6149 {}}} SUCCS {{259 0 3.000 0-6153 {}} {258 0 3.000 0-6175 {}} {130 0 0 0-6180 {}}} CYCLES {}}
set a(0-6153) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#25 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5359 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-822 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-6152 {}} {774 0 3.000 0-6175 {}} {774 0 3.000 0-6162 {}}} SUCCS {{259 0 0 0-6154 {}} {256 0 0 0-6162 {}} {258 0 0 0-6163 {}} {256 0 0 0-6175 {}} {130 0 0 0-6180 {}}} CYCLES {}}
set a(0-6154) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-13:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-5359 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-823 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-6153 {}} {258 0 0 0-6144 {}}} SUCCS {{259 0 0 0-6155 {}} {130 0 0 0-6180 {}}} CYCLES {}}
set a(0-6155) {AREA_SCORE {} NAME COMP_LOOP-13:modulo_add.base TYPE {C-CORE PORT} PAR 0-5359 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-824 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-6154 {}} {128 0 0 0-6157 {}}} SUCCS {{258 0 0 0-6157 {}} {130 0 0 0-6180 {}}} CYCLES {}}
set a(0-6156) {AREA_SCORE {} NAME COMP_LOOP-13:modulo_add.m TYPE {C-CORE PORT} PAR 0-5359 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-825 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-6157 {}}} SUCCS {{259 0 0 0-6157 {}} {130 0 0 0-6180 {}}} CYCLES {}}
set a(0-6157) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_0a37945888dd1e74de5ead9499a92e0360eb() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-13:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-5359 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-826 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-6156 {}} {258 0 0 0-6155 {}}} SUCCS {{128 0 0 0-6155 {}} {128 0 0 0-6156 {}} {259 0 0 0-6158 {}}} CYCLES {}}
set a(0-6158) {AREA_SCORE {} NAME COMP_LOOP-13:modulo_add.return TYPE {C-CORE PORT} PAR 0-5359 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-827 LOC {3 0.04 3 0.5625 3 0.5625 5 0.5625} PREDS {{259 0 0 0-6157 {}}} SUCCS {{258 0 3.000 0-6162 {}} {130 0 0 0-6180 {}}} CYCLES {}}
set a(0-6159) {AREA_SCORE {} NAME VEC_LOOP:asn#20 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5359 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-828 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.5625} PREDS {{774 0 0 0-6181 {}}} SUCCS {{259 0 0 0-6160 {}} {130 0 0 0-6180 {}} {256 0 0 0-6181 {}}} CYCLES {}}
set a(0-6160) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#13)(1-0) TYPE READSLICE PAR 0-5359 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-829 LOC {0 1.0 1 0.0 1 0.0 5 0.5625} PREDS {{259 0 0 0-6159 {}}} SUCCS {{259 0 0 0-6161 {}} {130 0 0 0-6180 {}}} CYCLES {}}
set a(0-6161) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-5359 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-830 LOC {1 0.125625 3 0.5625 3 0.5625 5 0.5625} PREDS {{259 0 0 0-6160 {}} {258 0 0 0-6140 {}}} SUCCS {{259 0 3.000 0-6162 {}} {130 0 0 0-6180 {}}} CYCLES {}}
set a(0-6162) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#24 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5359 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-831 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-6162 {}} {259 0 3.000 0-6161 {}} {258 0 3.000 0-6158 {}} {256 0 0 0-6153 {}} {256 0 0 0-6144 {}} {774 0 0 0-6175 {}}} SUCCS {{774 0 3.000 0-6144 {}} {774 0 3.000 0-6153 {}} {774 0 0 0-6162 {}} {258 0 0 0-6175 {}} {130 0 0 0-6180 {}}} CYCLES {}}
set a(0-6163) {AREA_SCORE {} NAME COMP_LOOP-13:factor2:not TYPE NOT PAR 0-5359 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-832 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-6153 {}}} SUCCS {{259 0 0 0-6164 {}} {130 0 0 0-6180 {}}} CYCLES {}}
set a(0-6164) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-13:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-5359 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-833 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-6163 {}} {258 0 0 0-6144 {}}} SUCCS {{259 0 0 0-6165 {}} {130 0 0 0-6180 {}}} CYCLES {}}
set a(0-6165) {AREA_SCORE {} NAME COMP_LOOP-13:modulo_sub.base TYPE {C-CORE PORT} PAR 0-5359 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-834 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-6164 {}} {128 0 0 0-6167 {}}} SUCCS {{258 0 0 0-6167 {}} {130 0 0 0-6180 {}}} CYCLES {}}
set a(0-6166) {AREA_SCORE {} NAME COMP_LOOP-13:modulo_sub.m TYPE {C-CORE PORT} PAR 0-5359 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-835 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-6167 {}}} SUCCS {{259 0 0 0-6167 {}} {130 0 0 0-6180 {}}} CYCLES {}}
set a(0-6167) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_35e8763e05b723902e0a11aa8bf94b5d6374() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-13:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-5359 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-836 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-6166 {}} {258 0 0 0-6165 {}}} SUCCS {{128 0 0 0-6165 {}} {128 0 0 0-6166 {}} {259 0 0 0-6168 {}}} CYCLES {}}
set a(0-6168) {AREA_SCORE {} NAME COMP_LOOP-13:modulo_sub.return TYPE {C-CORE PORT} PAR 0-5359 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-837 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-6167 {}}} SUCCS {{259 0 0 0-6169 {}} {130 0 0 0-6180 {}}} CYCLES {}}
set a(0-6169) {AREA_SCORE {} NAME COMP_LOOP-13:mult.x TYPE {C-CORE PORT} PAR 0-5359 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-838 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-6168 {}} {128 0 0 0-6173 {}}} SUCCS {{258 0 0 0-6173 {}} {130 0 0 0-6180 {}}} CYCLES {}}
set a(0-6170) {AREA_SCORE {} NAME COMP_LOOP-13:mult.y TYPE {C-CORE PORT} PAR 0-5359 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-839 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-6173 {}}} SUCCS {{258 0 0 0-6173 {}} {130 0 0 0-6180 {}}} CYCLES {}}
set a(0-6171) {AREA_SCORE {} NAME COMP_LOOP-13:mult.y_ TYPE {C-CORE PORT} PAR 0-5359 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-840 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-6173 {}}} SUCCS {{258 0 0 0-6173 {}} {130 0 0 0-6180 {}}} CYCLES {}}
set a(0-6172) {AREA_SCORE {} NAME COMP_LOOP-13:mult.p TYPE {C-CORE PORT} PAR 0-5359 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-841 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-6173 {}}} SUCCS {{259 0 0 0-6173 {}} {130 0 0 0-6180 {}}} CYCLES {}}
set a(0-6173) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() QUANTITY 1 MULTICYCLE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() MINCLKPRD 8.38 NAME COMP_LOOP-13:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-5359 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-842 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-6172 {}} {258 0 0 0-6171 {}} {258 0 0 0-6170 {}} {258 0 0 0-6169 {}}} SUCCS {{128 0 0 0-6169 {}} {128 0 0 0-6170 {}} {128 0 0 0-6171 {}} {128 0 0 0-6172 {}} {259 0 0 0-6174 {}}} CYCLES {}}
set a(0-6174) {AREA_SCORE {} NAME COMP_LOOP-13:mult.return TYPE {C-CORE PORT} PAR 0-5359 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-843 LOC {6 0.04 6 0.5625 6 0.5625 6 0.5625} PREDS {{259 0 0 0-6173 {}}} SUCCS {{259 0 3.000 0-6175 {}} {130 0 0 0-6180 {}}} CYCLES {}}
set a(0-6175) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#25 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5359 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-844 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-6175 {}} {259 0 3.000 0-6174 {}} {258 0 0 0-6162 {}} {256 0 0 0-6153 {}} {258 0 3.000 0-6152 {}} {256 0 0 0-6144 {}}} SUCCS {{774 0 3.000 0-6144 {}} {774 0 3.000 0-6153 {}} {774 0 0 0-6162 {}} {774 0 0 0-6175 {}} {130 0 0 0-6180 {}}} CYCLES {}}
set a(0-6176) {AREA_SCORE {} NAME VEC_LOOP:j:asn#31 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5359 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-845 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-6181 {}}} SUCCS {{259 0 0 0-6177 {}} {130 0 0 0-6180 {}} {256 0 0 0-6181 {}}} CYCLES {}}
set a(0-6177) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-5359 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-846 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-6176 {}}} SUCCS {{259 0 0 0-6178 {}} {130 0 0 0-6180 {}}} CYCLES {}}
set a(0-6178) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-13:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-5359 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-847 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-6177 {}}} SUCCS {{259 0 0 0-6179 {}} {130 0 0 0-6180 {}} {258 0 0 0-6181 {}}} CYCLES {}}
set a(0-6179) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-5359 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-848 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-6178 {}}} SUCCS {{259 0 0 0-6180 {}}} CYCLES {}}
set a(0-6180) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-5359 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-849 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-6179 {}} {130 0 0 0-6178 {}} {130 0 0 0-6177 {}} {130 0 0 0-6176 {}} {130 0 0 0-6175 {}} {130 0 0 0-6174 {}} {130 0 0 0-6172 {}} {130 0 0 0-6171 {}} {130 0 0 0-6170 {}} {130 0 0 0-6169 {}} {130 0 0 0-6168 {}} {130 0 0 0-6166 {}} {130 0 0 0-6165 {}} {130 0 0 0-6164 {}} {130 0 0 0-6163 {}} {130 0 0 0-6162 {}} {130 0 0 0-6161 {}} {130 0 0 0-6160 {}} {130 0 0 0-6159 {}} {130 0 0 0-6158 {}} {130 0 0 0-6156 {}} {130 0 0 0-6155 {}} {130 0 0 0-6154 {}} {130 0 0 0-6153 {}} {130 0 0 0-6152 {}} {130 0 0 0-6151 {}} {130 0 0 0-6150 {}} {130 0 0 0-6149 {}} {130 0 0 0-6148 {}} {130 0 0 0-6147 {}} {130 0 0 0-6146 {}} {130 0 0 0-6145 {}} {130 0 0 0-6144 {}} {130 0 0 0-6143 {}} {130 0 0 0-6142 {}} {130 0 0 0-6141 {}} {130 0 0 0-6140 {}} {130 0 0 0-6139 {}} {130 0 0 0-6138 {}} {130 0 0 0-6137 {}} {130 0 0 0-6136 {}} {130 0 0 0-6135 {}}} SUCCS {{129 0 0 0-6181 {}}} CYCLES {}}
set a(0-6181) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0)#13.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5359 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-6181 {}} {129 0 0 0-6180 {}} {258 0 0 0-6178 {}} {256 0 0 0-6176 {}} {256 0 0 0-6159 {}} {256 0 0 0-6150 {}} {256 0 0 0-6141 {}} {256 0 0 0-6135 {}}} SUCCS {{774 0 0 0-6135 {}} {774 0 0 0-6141 {}} {774 0 0 0-6150 {}} {774 0 0 0-6159 {}} {774 0 0 0-6176 {}} {772 0 0 0-6181 {}}} CYCLES {}}
set a(0-5359) {CHI {0-6135 0-6136 0-6137 0-6138 0-6139 0-6140 0-6141 0-6142 0-6143 0-6144 0-6145 0-6146 0-6147 0-6148 0-6149 0-6150 0-6151 0-6152 0-6153 0-6154 0-6155 0-6156 0-6157 0-6158 0-6159 0-6160 0-6161 0-6162 0-6163 0-6164 0-6165 0-6166 0-6167 0-6168 0-6169 0-6170 0-6171 0-6172 0-6173 0-6174 0-6175 0-6176 0-6177 0-6178 0-6179 0-6180 0-6181} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {4550 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 4550 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 4550 NAME COMP_LOOP-13:VEC_LOOP TYPE LOOP DELAY {45510.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-850 LOC {15 1.0 15 1.0 15 1.0 15 1.0} PREDS {{259 0 0 0-6134 {}} {258 0 0 0-6133 {}} {130 0 0 0-6132 {}} {258 0 0 0-6131 {}} {130 0 0 0-6130 {}} {130 0 0 0-6129 {}} {130 0 0 0-6128 {}} {130 0 0 0-6127 {}} {130 0 0 0-6126 {}} {64 0 0 0-6125 {}} {64 0 0 0-5358 {}} {774 0 0 0-6366 {}}} SUCCS {{772 0 0 0-6134 {}} {131 0 0 0-6182 {}} {130 0 0 0-6183 {}} {130 0 0 0-6184 {}} {130 0 0 0-6185 {}} {130 0 0 0-6186 {}} {130 0 0 0-6187 {}} {130 0 0 0-6188 {}} {130 0 0 0-6189 {}} {130 0 0 0-6190 {}} {130 0 0 0-6191 {}} {64 0 0 0-5360 {}} {256 0 0 0-6366 {}}} CYCLES {}}
set a(0-6182) {AREA_SCORE {} NAME COMP_LOOP-14:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-851 LOC {15 1.0 16 0.8687499999999999 16 0.8687499999999999 16 0.8687499999999999} PREDS {{131 0 0 0-5359 {}}} SUCCS {{259 0 0 0-6183 {}} {130 0 0 0-6191 {}}} CYCLES {}}
set a(0-6183) {AREA_SCORE {} NAME COMP_LOOP-14:not#3 TYPE NOT PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-852 LOC {15 1.0 16 0.8687499999999999 16 0.8687499999999999 16 0.8687499999999999} PREDS {{259 0 0 0-6182 {}} {130 0 0 0-5359 {}}} SUCCS {{259 0 0 0-6184 {}} {130 0 0 0-6191 {}}} CYCLES {}}
set a(0-6184) {AREA_SCORE {} NAME COMP_LOOP-14:COMP_LOOP:conc TYPE CONCATENATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-853 LOC {15 1.0 16 0.8687499999999999 16 0.8687499999999999 16 0.8687499999999999} PREDS {{259 0 0 0-6183 {}} {130 0 0 0-5359 {}}} SUCCS {{258 0 0 0-6188 {}} {130 0 0 0-6191 {}}} CYCLES {}}
set a(0-6185) {AREA_SCORE {} NAME COMP_LOOP:k:asn#51 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-854 LOC {15 1.0 16 0.0 16 0.0 16 0.0 16 0.8687499999999999} PREDS {{130 0 0 0-5359 {}} {774 0 0 0-6366 {}}} SUCCS {{259 0 0 0-6186 {}} {130 0 0 0-6191 {}} {256 0 0 0-6366 {}}} CYCLES {}}
set a(0-6186) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#52 TYPE READSLICE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-855 LOC {15 1.0 16 0.0 16 0.0 16 0.8687499999999999} PREDS {{259 0 0 0-6185 {}} {130 0 0 0-5359 {}}} SUCCS {{259 0 0 0-6187 {}} {130 0 0 0-6191 {}}} CYCLES {}}
set a(0-6187) {AREA_SCORE {} NAME COMP_LOOP:conc#39 TYPE CONCATENATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-856 LOC {15 1.0 16 0.8687499999999999 16 0.8687499999999999 16 0.8687499999999999} PREDS {{259 0 0 0-6186 {}} {130 0 0 0-5359 {}}} SUCCS {{259 0 0 0-6188 {}} {130 0 0 0-6191 {}}} CYCLES {}}
set a(0-6188) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-14:acc TYPE ACCU DELAY {1.05 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-857 LOC {16 0.0 16 0.8687499999999999 16 0.8687499999999999 16 0.9999998749999999 16 0.9999998749999999} PREDS {{259 0 0 0-6187 {}} {258 0 0 0-6184 {}} {130 0 0 0-5359 {}}} SUCCS {{259 0 0 0-6189 {}} {130 0 0 0-6191 {}}} CYCLES {}}
set a(0-6189) {AREA_SCORE {} NAME COMP_LOOP-14:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-858 LOC {16 0.13125 16 1.0 16 1.0 16 1.0} PREDS {{259 0 0 0-6188 {}} {130 0 0 0-5359 {}}} SUCCS {{259 0 0 0-6190 {}} {130 0 0 0-6191 {}}} CYCLES {}}
set a(0-6190) {AREA_SCORE {} NAME COMP_LOOP-14:not TYPE NOT PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-859 LOC {16 0.13125 16 1.0 16 1.0 16 1.0} PREDS {{259 0 0 0-6189 {}} {130 0 0 0-5359 {}}} SUCCS {{259 0 0 0-6191 {}}} CYCLES {}}
set a(0-6191) {AREA_SCORE {} NAME COMP_LOOP-14:break(COMP_LOOP) TYPE TERMINATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-860 LOC {16 0.13125 16 1.0 16 1.0 16 1.0} PREDS {{259 0 0 0-6190 {}} {130 0 0 0-6189 {}} {130 0 0 0-6188 {}} {130 0 0 0-6187 {}} {130 0 0 0-6186 {}} {130 0 0 0-6185 {}} {130 0 0 0-6184 {}} {130 0 0 0-6183 {}} {130 0 0 0-6182 {}} {130 0 0 0-5359 {}}} SUCCS {{128 0 0 0-6198 {}} {64 0 0 0-5360 {}}} CYCLES {}}
set a(0-6192) {AREA_SCORE {} NAME COMP_LOOP:k:asn#52 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-861 LOC {0 1.0 13 0.0 13 0.0 13 0.0 15 0.09843439999999999} PREDS {{774 0 0 0-6366 {}}} SUCCS {{259 0 0 0-6193 {}} {130 0 0 0-5360 {}} {256 0 0 0-6366 {}}} CYCLES {}}
set a(0-6193) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#53 TYPE READSLICE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-862 LOC {0 1.0 13 0.0 13 0.0 15 0.09843439999999999} PREDS {{259 0 0 0-6192 {}}} SUCCS {{259 0 0 0-6194 {}} {130 0 0 0-5360 {}}} CYCLES {}}
set a(0-6194) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#13 TYPE CONCATENATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-863 LOC {0 1.0 13 0.5359343999999999 13 0.5359343999999999 15 0.09843439999999999} PREDS {{259 0 0 0-6193 {}}} SUCCS {{259 0 0 0-6195 {}} {130 0 0 0-5360 {}}} CYCLES {}}
set a(0-6195) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-14:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-864 LOC {1 0.18687499999999999 13 0.5359343999999999 13 0.5359343999999999 13 0.9999998774999999 15 0.5624998775} PREDS {{259 0 0 0-6194 {}} {258 0 0 0-5444 {}}} SUCCS {{259 0 3.000 0-6196 {}} {258 0 3.000 0-6197 {}} {130 0 0 0-5360 {}}} CYCLES {}}
set a(0-6196) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#13 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-865 LOC {2 1.0 15 0.95 15 1.0 16 0.2999998749999999 16 0.2999998749999999} PREDS {{259 0 3.000 0-6195 {}}} SUCCS {{258 0 0 0-5360 {}}} CYCLES {}}
set a(0-6197) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#13 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-866 LOC {2 1.0 15 0.95 15 1.0 16 0.2999998749999999 16 0.2999998749999999} PREDS {{258 0 3.000 0-6195 {}}} SUCCS {{258 0 0 0-5360 {}}} CYCLES {}}
set a(0-6198) {AREA_SCORE {} NAME COMP_LOOP-14:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-867 LOC {16 0.0 16 1.0 16 1.0 16 1.0 16 1.0} PREDS {{128 0 0 0-6191 {}} {772 0 0 0-5360 {}}} SUCCS {{259 0 0 0-5360 {}}} CYCLES {}}
set a(0-6199) {AREA_SCORE {} NAME VEC_LOOP:j:asn#32 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5360 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-868 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.433125} PREDS {{774 0 0 0-6239 {}}} SUCCS {{259 0 0 0-6200 {}} {130 0 0 0-6238 {}} {256 0 0 0-6239 {}}} CYCLES {}}
set a(0-6200) {AREA_SCORE {} NAME COMP_LOOP-14:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0) TYPE READSLICE PAR 0-5360 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-869 LOC {0 1.0 1 0.0 1 0.0 1 0.433125} PREDS {{259 0 0 0-6199 {}}} SUCCS {{258 0 0 0-6204 {}} {130 0 0 0-6238 {}}} CYCLES {}}
set a(0-6201) {AREA_SCORE {} NAME COMP_LOOP:k:asn#53 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5360 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-870 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.433125} PREDS {} SUCCS {{259 0 0 0-6202 {}} {130 0 0 0-6238 {}}} CYCLES {}}
set a(0-6202) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#54 TYPE READSLICE PAR 0-5360 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-871 LOC {0 1.0 1 0.0 1 0.0 1 0.433125} PREDS {{259 0 0 0-6201 {}}} SUCCS {{259 0 0 0-6203 {}} {130 0 0 0-6238 {}}} CYCLES {}}
set a(0-6203) {AREA_SCORE {} NAME VEC_LOOP:conc#26 TYPE CONCATENATE PAR 0-5360 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-872 LOC {0 1.0 1 0.433125 1 0.433125 1 0.433125} PREDS {{259 0 0 0-6202 {}}} SUCCS {{259 0 0 0-6204 {}} {130 0 0 0-6238 {}}} CYCLES {}}
set a(0-6204) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-14:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-5360 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-873 LOC {1 0.0 1 0.433125 1 0.433125 1 0.562499875 1 0.562499875} PREDS {{259 0 0 0-6203 {}} {258 0 0 0-6200 {}}} SUCCS {{259 0 3.000 0-6205 {}} {258 0 3.000 0-6220 {}} {130 0 0 0-6238 {}}} CYCLES {}}
set a(0-6205) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#26 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5360 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-874 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-6204 {}} {774 0 3.000 0-6233 {}} {774 0 3.000 0-6220 {}}} SUCCS {{258 0 0 0-6215 {}} {256 0 0 0-6220 {}} {258 0 0 0-6222 {}} {256 0 0 0-6233 {}} {130 0 0 0-6238 {}}} CYCLES {}}
set a(0-6206) {AREA_SCORE {} NAME COMP_LOOP:k:asn#54 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5360 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-875 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-6207 {}} {130 0 0 0-6238 {}}} CYCLES {}}
set a(0-6207) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#55 TYPE READSLICE PAR 0-5360 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-876 LOC {0 1.0 1 0.0 1 0.0 1 0.30374999999999996} PREDS {{259 0 0 0-6206 {}}} SUCCS {{259 0 0 0-6208 {}} {130 0 0 0-6238 {}}} CYCLES {}}
set a(0-6208) {AREA_SCORE {} NAME VEC_LOOP:conc#27 TYPE CONCATENATE PAR 0-5360 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-877 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 1 0.30374999999999996} PREDS {{259 0 0 0-6207 {}}} SUCCS {{258 0 0 0-6210 {}} {130 0 0 0-6238 {}}} CYCLES {}}
set a(0-6209) {AREA_SCORE {} NAME COMP_LOOP-14:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-5360 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-878 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 1 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-6210 {}} {130 0 0 0-6238 {}}} CYCLES {}}
set a(0-6210) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#31 TYPE ACCU DELAY {1.03 ns} PAR 0-5360 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-879 LOC {1 0.0 1 0.30374999999999996 1 0.30374999999999996 1 0.43312487499999996 1 0.43312487499999996} PREDS {{259 0 0 0-6209 {}} {258 0 0 0-6208 {}}} SUCCS {{258 0 0 0-6213 {}} {130 0 0 0-6238 {}}} CYCLES {}}
set a(0-6211) {AREA_SCORE {} NAME VEC_LOOP:j:asn#33 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5360 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-880 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.433125} PREDS {{774 0 0 0-6239 {}}} SUCCS {{259 0 0 0-6212 {}} {130 0 0 0-6238 {}} {256 0 0 0-6239 {}}} CYCLES {}}
set a(0-6212) {AREA_SCORE {} NAME COMP_LOOP-14:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-5360 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-881 LOC {0 1.0 1 0.0 1 0.0 1 0.433125} PREDS {{259 0 0 0-6211 {}}} SUCCS {{259 0 0 0-6213 {}} {130 0 0 0-6238 {}}} CYCLES {}}
set a(0-6213) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-14:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-5360 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-882 LOC {1 0.129375 1 0.433125 1 0.433125 1 0.562499875 1 0.562499875} PREDS {{259 0 0 0-6212 {}} {258 0 0 0-6210 {}}} SUCCS {{259 0 3.000 0-6214 {}} {258 0 3.000 0-6233 {}} {130 0 0 0-6238 {}}} CYCLES {}}
set a(0-6214) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#27 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5360 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-883 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-6213 {}} {774 0 3.000 0-6233 {}} {774 0 3.000 0-6220 {}}} SUCCS {{259 0 0 0-6215 {}} {256 0 0 0-6220 {}} {258 0 0 0-6221 {}} {256 0 0 0-6233 {}} {130 0 0 0-6238 {}}} CYCLES {}}
set a(0-6215) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-14:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-5360 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-884 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-6214 {}} {258 0 0 0-6205 {}}} SUCCS {{259 0 0 0-6216 {}} {130 0 0 0-6238 {}}} CYCLES {}}
set a(0-6216) {AREA_SCORE {} NAME COMP_LOOP-14:modulo_add.base TYPE {C-CORE PORT} PAR 0-5360 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-885 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-6215 {}} {128 0 0 0-6218 {}}} SUCCS {{258 0 0 0-6218 {}} {130 0 0 0-6238 {}}} CYCLES {}}
set a(0-6217) {AREA_SCORE {} NAME COMP_LOOP-14:modulo_add.m TYPE {C-CORE PORT} PAR 0-5360 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-886 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-6218 {}}} SUCCS {{259 0 0 0-6218 {}} {130 0 0 0-6238 {}}} CYCLES {}}
set a(0-6218) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_0a37945888dd1e74de5ead9499a92e0360eb() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-14:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-5360 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-887 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-6217 {}} {258 0 0 0-6216 {}}} SUCCS {{128 0 0 0-6216 {}} {128 0 0 0-6217 {}} {259 0 0 0-6219 {}}} CYCLES {}}
set a(0-6219) {AREA_SCORE {} NAME COMP_LOOP-14:modulo_add.return TYPE {C-CORE PORT} PAR 0-5360 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-888 LOC {3 0.04 3 0.5625 3 0.5625 5 0.5625} PREDS {{259 0 0 0-6218 {}}} SUCCS {{259 0 3.000 0-6220 {}} {130 0 0 0-6238 {}}} CYCLES {}}
set a(0-6220) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#26 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5360 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-889 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-6220 {}} {259 0 3.000 0-6219 {}} {256 0 0 0-6214 {}} {256 0 0 0-6205 {}} {258 0 3.000 0-6204 {}} {774 0 0 0-6233 {}}} SUCCS {{774 0 3.000 0-6205 {}} {774 0 3.000 0-6214 {}} {774 0 0 0-6220 {}} {258 0 0 0-6233 {}} {130 0 0 0-6238 {}}} CYCLES {}}
set a(0-6221) {AREA_SCORE {} NAME COMP_LOOP-14:factor2:not TYPE NOT PAR 0-5360 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-890 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-6214 {}}} SUCCS {{259 0 0 0-6222 {}} {130 0 0 0-6238 {}}} CYCLES {}}
set a(0-6222) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-14:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-5360 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-891 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-6221 {}} {258 0 0 0-6205 {}}} SUCCS {{259 0 0 0-6223 {}} {130 0 0 0-6238 {}}} CYCLES {}}
set a(0-6223) {AREA_SCORE {} NAME COMP_LOOP-14:modulo_sub.base TYPE {C-CORE PORT} PAR 0-5360 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-892 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-6222 {}} {128 0 0 0-6225 {}}} SUCCS {{258 0 0 0-6225 {}} {130 0 0 0-6238 {}}} CYCLES {}}
set a(0-6224) {AREA_SCORE {} NAME COMP_LOOP-14:modulo_sub.m TYPE {C-CORE PORT} PAR 0-5360 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-893 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-6225 {}}} SUCCS {{259 0 0 0-6225 {}} {130 0 0 0-6238 {}}} CYCLES {}}
set a(0-6225) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_35e8763e05b723902e0a11aa8bf94b5d6374() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-14:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-5360 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-894 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-6224 {}} {258 0 0 0-6223 {}}} SUCCS {{128 0 0 0-6223 {}} {128 0 0 0-6224 {}} {259 0 0 0-6226 {}}} CYCLES {}}
set a(0-6226) {AREA_SCORE {} NAME COMP_LOOP-14:modulo_sub.return TYPE {C-CORE PORT} PAR 0-5360 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-895 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-6225 {}}} SUCCS {{259 0 0 0-6227 {}} {130 0 0 0-6238 {}}} CYCLES {}}
set a(0-6227) {AREA_SCORE {} NAME COMP_LOOP-14:mult.x TYPE {C-CORE PORT} PAR 0-5360 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-896 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-6226 {}} {128 0 0 0-6231 {}}} SUCCS {{258 0 0 0-6231 {}} {130 0 0 0-6238 {}}} CYCLES {}}
set a(0-6228) {AREA_SCORE {} NAME COMP_LOOP-14:mult.y TYPE {C-CORE PORT} PAR 0-5360 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-897 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-6231 {}}} SUCCS {{258 0 0 0-6231 {}} {130 0 0 0-6238 {}}} CYCLES {}}
set a(0-6229) {AREA_SCORE {} NAME COMP_LOOP-14:mult.y_ TYPE {C-CORE PORT} PAR 0-5360 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-898 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-6231 {}}} SUCCS {{258 0 0 0-6231 {}} {130 0 0 0-6238 {}}} CYCLES {}}
set a(0-6230) {AREA_SCORE {} NAME COMP_LOOP-14:mult.p TYPE {C-CORE PORT} PAR 0-5360 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-899 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-6231 {}}} SUCCS {{259 0 0 0-6231 {}} {130 0 0 0-6238 {}}} CYCLES {}}
set a(0-6231) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() QUANTITY 1 MULTICYCLE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() MINCLKPRD 8.38 NAME COMP_LOOP-14:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-5360 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-900 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-6230 {}} {258 0 0 0-6229 {}} {258 0 0 0-6228 {}} {258 0 0 0-6227 {}}} SUCCS {{128 0 0 0-6227 {}} {128 0 0 0-6228 {}} {128 0 0 0-6229 {}} {128 0 0 0-6230 {}} {259 0 0 0-6232 {}}} CYCLES {}}
set a(0-6232) {AREA_SCORE {} NAME COMP_LOOP-14:mult.return TYPE {C-CORE PORT} PAR 0-5360 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-901 LOC {6 0.04 6 0.5625 6 0.5625 6 0.5625} PREDS {{259 0 0 0-6231 {}}} SUCCS {{259 0 3.000 0-6233 {}} {130 0 0 0-6238 {}}} CYCLES {}}
set a(0-6233) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#27 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5360 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-902 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-6233 {}} {259 0 3.000 0-6232 {}} {258 0 0 0-6220 {}} {256 0 0 0-6214 {}} {258 0 3.000 0-6213 {}} {256 0 0 0-6205 {}}} SUCCS {{774 0 3.000 0-6205 {}} {774 0 3.000 0-6214 {}} {774 0 0 0-6220 {}} {774 0 0 0-6233 {}} {130 0 0 0-6238 {}}} CYCLES {}}
set a(0-6234) {AREA_SCORE {} NAME VEC_LOOP:j:asn#34 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5360 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-903 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-6239 {}}} SUCCS {{259 0 0 0-6235 {}} {130 0 0 0-6238 {}} {256 0 0 0-6239 {}}} CYCLES {}}
set a(0-6235) {AREA_SCORE {} NAME COMP_LOOP-14:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-5360 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-904 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-6234 {}}} SUCCS {{259 0 0 0-6236 {}} {130 0 0 0-6238 {}}} CYCLES {}}
set a(0-6236) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-14:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-5360 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-905 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-6235 {}}} SUCCS {{259 0 0 0-6237 {}} {130 0 0 0-6238 {}} {258 0 0 0-6239 {}}} CYCLES {}}
set a(0-6237) {AREA_SCORE {} NAME COMP_LOOP-14:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-5360 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-906 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-6236 {}}} SUCCS {{259 0 0 0-6238 {}}} CYCLES {}}
set a(0-6238) {AREA_SCORE {} NAME COMP_LOOP-14:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-5360 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-907 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-6237 {}} {130 0 0 0-6236 {}} {130 0 0 0-6235 {}} {130 0 0 0-6234 {}} {130 0 0 0-6233 {}} {130 0 0 0-6232 {}} {130 0 0 0-6230 {}} {130 0 0 0-6229 {}} {130 0 0 0-6228 {}} {130 0 0 0-6227 {}} {130 0 0 0-6226 {}} {130 0 0 0-6224 {}} {130 0 0 0-6223 {}} {130 0 0 0-6222 {}} {130 0 0 0-6221 {}} {130 0 0 0-6220 {}} {130 0 0 0-6219 {}} {130 0 0 0-6217 {}} {130 0 0 0-6216 {}} {130 0 0 0-6215 {}} {130 0 0 0-6214 {}} {130 0 0 0-6213 {}} {130 0 0 0-6212 {}} {130 0 0 0-6211 {}} {130 0 0 0-6210 {}} {130 0 0 0-6209 {}} {130 0 0 0-6208 {}} {130 0 0 0-6207 {}} {130 0 0 0-6206 {}} {130 0 0 0-6205 {}} {130 0 0 0-6204 {}} {130 0 0 0-6203 {}} {130 0 0 0-6202 {}} {130 0 0 0-6201 {}} {130 0 0 0-6200 {}} {130 0 0 0-6199 {}}} SUCCS {{129 0 0 0-6239 {}}} CYCLES {}}
set a(0-6239) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0)#14.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5360 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-6239 {}} {129 0 0 0-6238 {}} {258 0 0 0-6236 {}} {256 0 0 0-6234 {}} {256 0 0 0-6211 {}} {256 0 0 0-6199 {}}} SUCCS {{774 0 0 0-6199 {}} {774 0 0 0-6211 {}} {774 0 0 0-6234 {}} {772 0 0 0-6239 {}}} CYCLES {}}
set a(0-5360) {CHI {0-6199 0-6200 0-6201 0-6202 0-6203 0-6204 0-6205 0-6206 0-6207 0-6208 0-6209 0-6210 0-6211 0-6212 0-6213 0-6214 0-6215 0-6216 0-6217 0-6218 0-6219 0-6220 0-6221 0-6222 0-6223 0-6224 0-6225 0-6226 0-6227 0-6228 0-6229 0-6230 0-6231 0-6232 0-6233 0-6234 0-6235 0-6236 0-6237 0-6238 0-6239} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {4550 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 4550 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 4550 NAME COMP_LOOP-14:VEC_LOOP TYPE LOOP DELAY {45510.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-908 LOC {16 1.0 16 1.0 16 1.0 16 1.0} PREDS {{259 0 0 0-6198 {}} {258 0 0 0-6197 {}} {258 0 0 0-6196 {}} {130 0 0 0-6195 {}} {130 0 0 0-6194 {}} {130 0 0 0-6193 {}} {130 0 0 0-6192 {}} {64 0 0 0-6191 {}} {64 0 0 0-5359 {}} {774 0 0 0-6366 {}}} SUCCS {{772 0 0 0-6198 {}} {131 0 0 0-6240 {}} {130 0 0 0-6241 {}} {130 0 0 0-6242 {}} {130 0 0 0-6243 {}} {130 0 0 0-6244 {}} {130 0 0 0-6245 {}} {130 0 0 0-6246 {}} {130 0 0 0-6247 {}} {130 0 0 0-6248 {}} {130 0 0 0-6249 {}} {64 0 0 0-5361 {}} {256 0 0 0-6366 {}}} CYCLES {}}
set a(0-6240) {AREA_SCORE {} NAME COMP_LOOP-15:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-909 LOC {16 1.0 17 0.8687499999999999 17 0.8687499999999999 17 0.8687499999999999} PREDS {{131 0 0 0-5360 {}}} SUCCS {{259 0 0 0-6241 {}} {130 0 0 0-6249 {}}} CYCLES {}}
set a(0-6241) {AREA_SCORE {} NAME COMP_LOOP-15:not#3 TYPE NOT PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-910 LOC {16 1.0 17 0.8687499999999999 17 0.8687499999999999 17 0.8687499999999999} PREDS {{259 0 0 0-6240 {}} {130 0 0 0-5360 {}}} SUCCS {{259 0 0 0-6242 {}} {130 0 0 0-6249 {}}} CYCLES {}}
set a(0-6242) {AREA_SCORE {} NAME COMP_LOOP-15:COMP_LOOP:conc TYPE CONCATENATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-911 LOC {16 1.0 17 0.8687499999999999 17 0.8687499999999999 17 0.8687499999999999} PREDS {{259 0 0 0-6241 {}} {130 0 0 0-5360 {}}} SUCCS {{258 0 0 0-6246 {}} {130 0 0 0-6249 {}}} CYCLES {}}
set a(0-6243) {AREA_SCORE {} NAME COMP_LOOP:k:asn#55 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-912 LOC {16 1.0 17 0.0 17 0.0 17 0.0 17 0.8687499999999999} PREDS {{130 0 0 0-5360 {}} {774 0 0 0-6366 {}}} SUCCS {{259 0 0 0-6244 {}} {130 0 0 0-6249 {}} {256 0 0 0-6366 {}}} CYCLES {}}
set a(0-6244) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#56 TYPE READSLICE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-913 LOC {16 1.0 17 0.0 17 0.0 17 0.8687499999999999} PREDS {{259 0 0 0-6243 {}} {130 0 0 0-5360 {}}} SUCCS {{259 0 0 0-6245 {}} {130 0 0 0-6249 {}}} CYCLES {}}
set a(0-6245) {AREA_SCORE {} NAME COMP_LOOP:conc#42 TYPE CONCATENATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-914 LOC {16 1.0 17 0.8687499999999999 17 0.8687499999999999 17 0.8687499999999999} PREDS {{259 0 0 0-6244 {}} {130 0 0 0-5360 {}}} SUCCS {{259 0 0 0-6246 {}} {130 0 0 0-6249 {}}} CYCLES {}}
set a(0-6246) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-15:acc TYPE ACCU DELAY {1.05 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-915 LOC {17 0.0 17 0.8687499999999999 17 0.8687499999999999 17 0.9999998749999999 17 0.9999998749999999} PREDS {{259 0 0 0-6245 {}} {258 0 0 0-6242 {}} {130 0 0 0-5360 {}}} SUCCS {{259 0 0 0-6247 {}} {130 0 0 0-6249 {}}} CYCLES {}}
set a(0-6247) {AREA_SCORE {} NAME COMP_LOOP-15:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-916 LOC {17 0.13125 17 1.0 17 1.0 17 1.0} PREDS {{259 0 0 0-6246 {}} {130 0 0 0-5360 {}}} SUCCS {{259 0 0 0-6248 {}} {130 0 0 0-6249 {}}} CYCLES {}}
set a(0-6248) {AREA_SCORE {} NAME COMP_LOOP-15:not TYPE NOT PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-917 LOC {17 0.13125 17 1.0 17 1.0 17 1.0} PREDS {{259 0 0 0-6247 {}} {130 0 0 0-5360 {}}} SUCCS {{259 0 0 0-6249 {}}} CYCLES {}}
set a(0-6249) {AREA_SCORE {} NAME COMP_LOOP-15:break(COMP_LOOP) TYPE TERMINATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-918 LOC {17 0.13125 17 1.0 17 1.0 17 1.0} PREDS {{259 0 0 0-6248 {}} {130 0 0 0-6247 {}} {130 0 0 0-6246 {}} {130 0 0 0-6245 {}} {130 0 0 0-6244 {}} {130 0 0 0-6243 {}} {130 0 0 0-6242 {}} {130 0 0 0-6241 {}} {130 0 0 0-6240 {}} {130 0 0 0-5360 {}}} SUCCS {{128 0 0 0-6258 {}} {64 0 0 0-5361 {}}} CYCLES {}}
set a(0-6250) {AREA_SCORE {} NAME COMP_LOOP:k:asn#56 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-919 LOC {0 1.0 14 0.0 14 0.0 14 0.0 16 0.09843439999999999} PREDS {{774 0 0 0-6366 {}}} SUCCS {{259 0 0 0-6251 {}} {130 0 0 0-5361 {}} {256 0 0 0-6366 {}}} CYCLES {}}
set a(0-6251) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#57 TYPE READSLICE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-920 LOC {0 1.0 14 0.0 14 0.0 16 0.09843439999999999} PREDS {{259 0 0 0-6250 {}}} SUCCS {{259 0 0 0-6252 {}} {130 0 0 0-5361 {}}} CYCLES {}}
set a(0-6252) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#14 TYPE CONCATENATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-921 LOC {0 1.0 14 0.5359343999999999 14 0.5359343999999999 16 0.09843439999999999} PREDS {{259 0 0 0-6251 {}}} SUCCS {{259 0 0 0-6253 {}} {130 0 0 0-5361 {}}} CYCLES {}}
set a(0-6253) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-15:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-922 LOC {1 0.18687499999999999 14 0.5359343999999999 14 0.5359343999999999 14 0.9999998774999999 16 0.5624998775} PREDS {{259 0 0 0-6252 {}} {258 0 0 0-5503 {}}} SUCCS {{259 0 0 0-6254 {}} {258 0 0 0-6256 {}} {130 0 0 0-5361 {}}} CYCLES {}}
set a(0-6254) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#37 TYPE CONCATENATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-923 LOC {1 0.6509406 16 0.5625 16 0.5625 16 0.5625} PREDS {{259 0 0 0-6253 {}}} SUCCS {{259 0 3.000 0-6255 {}} {130 0 0 0-5361 {}}} CYCLES {}}
set a(0-6255) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#14 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-924 LOC {2 1.0 16 0.95 16 1.0 17 0.2999998749999999 17 0.2999998749999999} PREDS {{259 0 3.000 0-6254 {}}} SUCCS {{258 0 0 0-5361 {}}} CYCLES {}}
set a(0-6256) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#7 TYPE CONCATENATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-925 LOC {1 0.6509406 16 0.5625 16 0.5625 16 0.5625} PREDS {{258 0 0 0-6253 {}}} SUCCS {{259 0 3.000 0-6257 {}} {130 0 0 0-5361 {}}} CYCLES {}}
set a(0-6257) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#14 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-926 LOC {2 1.0 16 0.95 16 1.0 17 0.2999998749999999 17 0.2999998749999999} PREDS {{259 0 3.000 0-6256 {}}} SUCCS {{258 0 0 0-5361 {}}} CYCLES {}}
set a(0-6258) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-927 LOC {17 0.0 17 1.0 17 1.0 17 1.0 17 1.0} PREDS {{128 0 0 0-6249 {}} {772 0 0 0-5361 {}}} SUCCS {{259 0 0 0-5361 {}}} CYCLES {}}
set a(0-6259) {AREA_SCORE {} NAME VEC_LOOP:asn#21 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5361 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-928 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.435} PREDS {{774 0 0 0-6305 {}}} SUCCS {{259 0 0 0-6260 {}} {130 0 0 0-6304 {}} {256 0 0 0-6305 {}}} CYCLES {}}
set a(0-6260) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#15)(9-1) TYPE READSLICE PAR 0-5361 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-929 LOC {0 1.0 1 0.0 1 0.0 1 0.435} PREDS {{259 0 0 0-6259 {}}} SUCCS {{258 0 0 0-6264 {}} {130 0 0 0-6304 {}}} CYCLES {}}
set a(0-6261) {AREA_SCORE {} NAME COMP_LOOP:k:asn#57 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5361 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-930 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.435} PREDS {} SUCCS {{259 0 0 0-6262 {}} {130 0 0 0-6304 {}}} CYCLES {}}
set a(0-6262) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#58 TYPE READSLICE PAR 0-5361 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-931 LOC {0 1.0 1 0.0 1 0.0 1 0.435} PREDS {{259 0 0 0-6261 {}}} SUCCS {{259 0 0 0-6263 {}} {130 0 0 0-6304 {}}} CYCLES {}}
set a(0-6263) {AREA_SCORE {} NAME VEC_LOOP:conc#28 TYPE CONCATENATE PAR 0-5361 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-932 LOC {0 1.0 1 0.435 1 0.435 1 0.435} PREDS {{259 0 0 0-6262 {}}} SUCCS {{259 0 0 0-6264 {}} {130 0 0 0-6304 {}}} CYCLES {}}
set a(0-6264) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 2 NAME VEC_LOOP:acc#17 TYPE ACCU DELAY {1.02 ns} PAR 0-5361 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-933 LOC {1 0.0 1 0.435 1 0.435 1 0.562499875 1 0.562499875} PREDS {{259 0 0 0-6263 {}} {258 0 0 0-6260 {}}} SUCCS {{258 0 0 0-6267 {}} {258 0 0 0-6285 {}} {130 0 0 0-6304 {}}} CYCLES {}}
set a(0-6265) {AREA_SCORE {} NAME VEC_LOOP:asn#22 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5361 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-934 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.5625} PREDS {{774 0 0 0-6305 {}}} SUCCS {{259 0 0 0-6266 {}} {130 0 0 0-6304 {}} {256 0 0 0-6305 {}}} CYCLES {}}
set a(0-6266) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#15)(0)#1 TYPE READSLICE PAR 0-5361 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-935 LOC {0 1.0 1 0.0 1 0.0 1 0.5625} PREDS {{259 0 0 0-6265 {}}} SUCCS {{259 0 0 0-6267 {}} {130 0 0 0-6304 {}}} CYCLES {}}
set a(0-6267) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-5361 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-936 LOC {1 0.1275 1 0.5625 1 0.5625 1 0.5625} PREDS {{259 0 0 0-6266 {}} {258 0 0 0-6264 {}}} SUCCS {{259 0 3.000 0-6268 {}} {130 0 0 0-6304 {}}} CYCLES {}}
set a(0-6268) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#28 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5361 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-937 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-6267 {}} {774 0 3.000 0-6299 {}} {774 0 3.000 0-6286 {}}} SUCCS {{258 0 0 0-6278 {}} {256 0 0 0-6286 {}} {258 0 0 0-6288 {}} {256 0 0 0-6299 {}} {130 0 0 0-6304 {}}} CYCLES {}}
set a(0-6269) {AREA_SCORE {} NAME COMP_LOOP:k:asn#58 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5361 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-938 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-6270 {}} {130 0 0 0-6304 {}}} CYCLES {}}
set a(0-6270) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#59 TYPE READSLICE PAR 0-5361 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-939 LOC {0 1.0 1 0.0 1 0.0 1 0.30374999999999996} PREDS {{259 0 0 0-6269 {}}} SUCCS {{259 0 0 0-6271 {}} {130 0 0 0-6304 {}}} CYCLES {}}
set a(0-6271) {AREA_SCORE {} NAME VEC_LOOP:conc#29 TYPE CONCATENATE PAR 0-5361 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-940 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 1 0.30374999999999996} PREDS {{259 0 0 0-6270 {}}} SUCCS {{258 0 0 0-6273 {}} {130 0 0 0-6304 {}}} CYCLES {}}
set a(0-6272) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-5361 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-941 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 1 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-6273 {}} {130 0 0 0-6304 {}}} CYCLES {}}
set a(0-6273) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#32 TYPE ACCU DELAY {1.03 ns} PAR 0-5361 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-942 LOC {1 0.0 1 0.30374999999999996 1 0.30374999999999996 1 0.43312487499999996 1 0.43312487499999996} PREDS {{259 0 0 0-6272 {}} {258 0 0 0-6271 {}}} SUCCS {{258 0 0 0-6276 {}} {130 0 0 0-6304 {}}} CYCLES {}}
set a(0-6274) {AREA_SCORE {} NAME VEC_LOOP:j:asn#35 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5361 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-943 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.433125} PREDS {{774 0 0 0-6305 {}}} SUCCS {{259 0 0 0-6275 {}} {130 0 0 0-6304 {}} {256 0 0 0-6305 {}}} CYCLES {}}
set a(0-6275) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-5361 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-944 LOC {0 1.0 1 0.0 1 0.0 1 0.433125} PREDS {{259 0 0 0-6274 {}}} SUCCS {{259 0 0 0-6276 {}} {130 0 0 0-6304 {}}} CYCLES {}}
set a(0-6276) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-15:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-5361 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-945 LOC {1 0.129375 1 0.433125 1 0.433125 1 0.562499875 1 0.562499875} PREDS {{259 0 0 0-6275 {}} {258 0 0 0-6273 {}}} SUCCS {{259 0 3.000 0-6277 {}} {258 0 3.000 0-6299 {}} {130 0 0 0-6304 {}}} CYCLES {}}
set a(0-6277) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#29 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5361 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-946 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-6276 {}} {774 0 3.000 0-6299 {}} {774 0 3.000 0-6286 {}}} SUCCS {{259 0 0 0-6278 {}} {256 0 0 0-6286 {}} {258 0 0 0-6287 {}} {256 0 0 0-6299 {}} {130 0 0 0-6304 {}}} CYCLES {}}
set a(0-6278) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-15:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-5361 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-947 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-6277 {}} {258 0 0 0-6268 {}}} SUCCS {{259 0 0 0-6279 {}} {130 0 0 0-6304 {}}} CYCLES {}}
set a(0-6279) {AREA_SCORE {} NAME COMP_LOOP-15:modulo_add.base TYPE {C-CORE PORT} PAR 0-5361 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-948 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-6278 {}} {128 0 0 0-6281 {}}} SUCCS {{258 0 0 0-6281 {}} {130 0 0 0-6304 {}}} CYCLES {}}
set a(0-6280) {AREA_SCORE {} NAME COMP_LOOP-15:modulo_add.m TYPE {C-CORE PORT} PAR 0-5361 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-949 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-6281 {}}} SUCCS {{259 0 0 0-6281 {}} {130 0 0 0-6304 {}}} CYCLES {}}
set a(0-6281) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_0a37945888dd1e74de5ead9499a92e0360eb() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-15:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-5361 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-950 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-6280 {}} {258 0 0 0-6279 {}}} SUCCS {{128 0 0 0-6279 {}} {128 0 0 0-6280 {}} {259 0 0 0-6282 {}}} CYCLES {}}
set a(0-6282) {AREA_SCORE {} NAME COMP_LOOP-15:modulo_add.return TYPE {C-CORE PORT} PAR 0-5361 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-951 LOC {3 0.04 3 0.5625 3 0.5625 5 0.5625} PREDS {{259 0 0 0-6281 {}}} SUCCS {{258 0 3.000 0-6286 {}} {130 0 0 0-6304 {}}} CYCLES {}}
set a(0-6283) {AREA_SCORE {} NAME VEC_LOOP:asn#23 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5361 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-952 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.5625} PREDS {{774 0 0 0-6305 {}}} SUCCS {{259 0 0 0-6284 {}} {130 0 0 0-6304 {}} {256 0 0 0-6305 {}}} CYCLES {}}
set a(0-6284) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#15)(0) TYPE READSLICE PAR 0-5361 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-953 LOC {0 1.0 1 0.0 1 0.0 5 0.5625} PREDS {{259 0 0 0-6283 {}}} SUCCS {{259 0 0 0-6285 {}} {130 0 0 0-6304 {}}} CYCLES {}}
set a(0-6285) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-5361 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-954 LOC {1 0.1275 3 0.5625 3 0.5625 5 0.5625} PREDS {{259 0 0 0-6284 {}} {258 0 0 0-6264 {}}} SUCCS {{259 0 3.000 0-6286 {}} {130 0 0 0-6304 {}}} CYCLES {}}
set a(0-6286) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#28 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5361 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-955 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-6286 {}} {259 0 3.000 0-6285 {}} {258 0 3.000 0-6282 {}} {256 0 0 0-6277 {}} {256 0 0 0-6268 {}} {774 0 0 0-6299 {}}} SUCCS {{774 0 3.000 0-6268 {}} {774 0 3.000 0-6277 {}} {774 0 0 0-6286 {}} {258 0 0 0-6299 {}} {130 0 0 0-6304 {}}} CYCLES {}}
set a(0-6287) {AREA_SCORE {} NAME COMP_LOOP-15:factor2:not TYPE NOT PAR 0-5361 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-956 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-6277 {}}} SUCCS {{259 0 0 0-6288 {}} {130 0 0 0-6304 {}}} CYCLES {}}
set a(0-6288) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-15:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-5361 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-957 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-6287 {}} {258 0 0 0-6268 {}}} SUCCS {{259 0 0 0-6289 {}} {130 0 0 0-6304 {}}} CYCLES {}}
set a(0-6289) {AREA_SCORE {} NAME COMP_LOOP-15:modulo_sub.base TYPE {C-CORE PORT} PAR 0-5361 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-958 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-6288 {}} {128 0 0 0-6291 {}}} SUCCS {{258 0 0 0-6291 {}} {130 0 0 0-6304 {}}} CYCLES {}}
set a(0-6290) {AREA_SCORE {} NAME COMP_LOOP-15:modulo_sub.m TYPE {C-CORE PORT} PAR 0-5361 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-959 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-6291 {}}} SUCCS {{259 0 0 0-6291 {}} {130 0 0 0-6304 {}}} CYCLES {}}
set a(0-6291) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_35e8763e05b723902e0a11aa8bf94b5d6374() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-15:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-5361 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-960 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-6290 {}} {258 0 0 0-6289 {}}} SUCCS {{128 0 0 0-6289 {}} {128 0 0 0-6290 {}} {259 0 0 0-6292 {}}} CYCLES {}}
set a(0-6292) {AREA_SCORE {} NAME COMP_LOOP-15:modulo_sub.return TYPE {C-CORE PORT} PAR 0-5361 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-961 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-6291 {}}} SUCCS {{259 0 0 0-6293 {}} {130 0 0 0-6304 {}}} CYCLES {}}
set a(0-6293) {AREA_SCORE {} NAME COMP_LOOP-15:mult.x TYPE {C-CORE PORT} PAR 0-5361 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-962 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-6292 {}} {128 0 0 0-6297 {}}} SUCCS {{258 0 0 0-6297 {}} {130 0 0 0-6304 {}}} CYCLES {}}
set a(0-6294) {AREA_SCORE {} NAME COMP_LOOP-15:mult.y TYPE {C-CORE PORT} PAR 0-5361 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-963 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-6297 {}}} SUCCS {{258 0 0 0-6297 {}} {130 0 0 0-6304 {}}} CYCLES {}}
set a(0-6295) {AREA_SCORE {} NAME COMP_LOOP-15:mult.y_ TYPE {C-CORE PORT} PAR 0-5361 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-964 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-6297 {}}} SUCCS {{258 0 0 0-6297 {}} {130 0 0 0-6304 {}}} CYCLES {}}
set a(0-6296) {AREA_SCORE {} NAME COMP_LOOP-15:mult.p TYPE {C-CORE PORT} PAR 0-5361 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-965 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-6297 {}}} SUCCS {{259 0 0 0-6297 {}} {130 0 0 0-6304 {}}} CYCLES {}}
set a(0-6297) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() QUANTITY 1 MULTICYCLE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() MINCLKPRD 8.38 NAME COMP_LOOP-15:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-5361 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-966 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-6296 {}} {258 0 0 0-6295 {}} {258 0 0 0-6294 {}} {258 0 0 0-6293 {}}} SUCCS {{128 0 0 0-6293 {}} {128 0 0 0-6294 {}} {128 0 0 0-6295 {}} {128 0 0 0-6296 {}} {259 0 0 0-6298 {}}} CYCLES {}}
set a(0-6298) {AREA_SCORE {} NAME COMP_LOOP-15:mult.return TYPE {C-CORE PORT} PAR 0-5361 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-967 LOC {6 0.04 6 0.5625 6 0.5625 6 0.5625} PREDS {{259 0 0 0-6297 {}}} SUCCS {{259 0 3.000 0-6299 {}} {130 0 0 0-6304 {}}} CYCLES {}}
set a(0-6299) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#29 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5361 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-968 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-6299 {}} {259 0 3.000 0-6298 {}} {258 0 0 0-6286 {}} {256 0 0 0-6277 {}} {258 0 3.000 0-6276 {}} {256 0 0 0-6268 {}}} SUCCS {{774 0 3.000 0-6268 {}} {774 0 3.000 0-6277 {}} {774 0 0 0-6286 {}} {774 0 0 0-6299 {}} {130 0 0 0-6304 {}}} CYCLES {}}
set a(0-6300) {AREA_SCORE {} NAME VEC_LOOP:j:asn#36 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5361 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-969 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-6305 {}}} SUCCS {{259 0 0 0-6301 {}} {130 0 0 0-6304 {}} {256 0 0 0-6305 {}}} CYCLES {}}
set a(0-6301) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-5361 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-970 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-6300 {}}} SUCCS {{259 0 0 0-6302 {}} {130 0 0 0-6304 {}}} CYCLES {}}
set a(0-6302) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-15:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-5361 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-971 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-6301 {}}} SUCCS {{259 0 0 0-6303 {}} {130 0 0 0-6304 {}} {258 0 0 0-6305 {}}} CYCLES {}}
set a(0-6303) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-5361 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-972 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-6302 {}}} SUCCS {{259 0 0 0-6304 {}}} CYCLES {}}
set a(0-6304) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-5361 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-973 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-6303 {}} {130 0 0 0-6302 {}} {130 0 0 0-6301 {}} {130 0 0 0-6300 {}} {130 0 0 0-6299 {}} {130 0 0 0-6298 {}} {130 0 0 0-6296 {}} {130 0 0 0-6295 {}} {130 0 0 0-6294 {}} {130 0 0 0-6293 {}} {130 0 0 0-6292 {}} {130 0 0 0-6290 {}} {130 0 0 0-6289 {}} {130 0 0 0-6288 {}} {130 0 0 0-6287 {}} {130 0 0 0-6286 {}} {130 0 0 0-6285 {}} {130 0 0 0-6284 {}} {130 0 0 0-6283 {}} {130 0 0 0-6282 {}} {130 0 0 0-6280 {}} {130 0 0 0-6279 {}} {130 0 0 0-6278 {}} {130 0 0 0-6277 {}} {130 0 0 0-6276 {}} {130 0 0 0-6275 {}} {130 0 0 0-6274 {}} {130 0 0 0-6273 {}} {130 0 0 0-6272 {}} {130 0 0 0-6271 {}} {130 0 0 0-6270 {}} {130 0 0 0-6269 {}} {130 0 0 0-6268 {}} {130 0 0 0-6267 {}} {130 0 0 0-6266 {}} {130 0 0 0-6265 {}} {130 0 0 0-6264 {}} {130 0 0 0-6263 {}} {130 0 0 0-6262 {}} {130 0 0 0-6261 {}} {130 0 0 0-6260 {}} {130 0 0 0-6259 {}}} SUCCS {{129 0 0 0-6305 {}}} CYCLES {}}
set a(0-6305) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0)#15.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5361 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-6305 {}} {129 0 0 0-6304 {}} {258 0 0 0-6302 {}} {256 0 0 0-6300 {}} {256 0 0 0-6283 {}} {256 0 0 0-6274 {}} {256 0 0 0-6265 {}} {256 0 0 0-6259 {}}} SUCCS {{774 0 0 0-6259 {}} {774 0 0 0-6265 {}} {774 0 0 0-6274 {}} {774 0 0 0-6283 {}} {774 0 0 0-6300 {}} {772 0 0 0-6305 {}}} CYCLES {}}
set a(0-5361) {CHI {0-6259 0-6260 0-6261 0-6262 0-6263 0-6264 0-6265 0-6266 0-6267 0-6268 0-6269 0-6270 0-6271 0-6272 0-6273 0-6274 0-6275 0-6276 0-6277 0-6278 0-6279 0-6280 0-6281 0-6282 0-6283 0-6284 0-6285 0-6286 0-6287 0-6288 0-6289 0-6290 0-6291 0-6292 0-6293 0-6294 0-6295 0-6296 0-6297 0-6298 0-6299 0-6300 0-6301 0-6302 0-6303 0-6304 0-6305} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {4550 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 4550 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 4550 NAME COMP_LOOP-15:VEC_LOOP TYPE LOOP DELAY {45510.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-974 LOC {17 1.0 17 1.0 17 1.0 17 1.0} PREDS {{259 0 0 0-6258 {}} {258 0 0 0-6257 {}} {130 0 0 0-6256 {}} {258 0 0 0-6255 {}} {130 0 0 0-6254 {}} {130 0 0 0-6253 {}} {130 0 0 0-6252 {}} {130 0 0 0-6251 {}} {130 0 0 0-6250 {}} {64 0 0 0-6249 {}} {64 0 0 0-5360 {}} {774 0 0 0-6366 {}}} SUCCS {{772 0 0 0-6258 {}} {131 0 0 0-6306 {}} {130 0 0 0-6307 {}} {130 0 0 0-6308 {}} {130 0 0 0-6309 {}} {130 0 0 0-6310 {}} {130 0 0 0-6311 {}} {130 0 0 0-6312 {}} {130 0 0 0-6313 {}} {130 0 0 0-6314 {}} {64 0 0 0-5362 {}} {256 0 0 0-6366 {}}} CYCLES {}}
set a(0-6306) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(10-5) TYPE READSLICE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-975 LOC {17 1.0 18 0.87625 18 0.87625 18 0.87625} PREDS {{131 0 0 0-5361 {}}} SUCCS {{259 0 0 0-6307 {}} {130 0 0 0-6314 {}}} CYCLES {}}
set a(0-6307) {AREA_SCORE {} NAME COMP_LOOP-16:not#3 TYPE NOT PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-976 LOC {17 1.0 18 0.87625 18 0.87625 18 0.87625} PREDS {{259 0 0 0-6306 {}} {130 0 0 0-5361 {}}} SUCCS {{259 0 0 0-6308 {}} {130 0 0 0-6314 {}}} CYCLES {}}
set a(0-6308) {AREA_SCORE {} NAME COMP_LOOP-16:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-977 LOC {17 1.0 18 0.87625 18 0.87625 18 0.87625} PREDS {{259 0 0 0-6307 {}} {130 0 0 0-5361 {}}} SUCCS {{258 0 0 0-6311 {}} {130 0 0 0-6314 {}}} CYCLES {}}
set a(0-6309) {AREA_SCORE {} NAME COMP_LOOP:k:asn#59 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-978 LOC {17 1.0 18 0.0 18 0.0 18 0.0 18 0.87625} PREDS {{130 0 0 0-5361 {}} {774 0 0 0-6366 {}}} SUCCS {{259 0 0 0-6310 {}} {130 0 0 0-6314 {}} {256 0 0 0-6366 {}}} CYCLES {}}
set a(0-6310) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#60 TYPE READSLICE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-979 LOC {17 1.0 18 0.0 18 0.0 18 0.87625} PREDS {{259 0 0 0-6309 {}} {130 0 0 0-5361 {}}} SUCCS {{259 0 0 0-6311 {}} {130 0 0 0-6314 {}}} CYCLES {}}
set a(0-6311) {AREA_SCORE 7.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(7,0,7,0,7) QUANTITY 1 NAME COMP_LOOP:acc#4 TYPE ACCU DELAY {0.99 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-980 LOC {18 0.0 18 0.87625 18 0.87625 18 0.999999875 18 0.999999875} PREDS {{259 0 0 0-6310 {}} {258 0 0 0-6308 {}} {130 0 0 0-5361 {}}} SUCCS {{259 0 0 0-6312 {}} {130 0 0 0-6314 {}}} CYCLES {}}
set a(0-6312) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#4)(6) TYPE READSLICE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-981 LOC {18 0.12375 18 1.0 18 1.0 18 1.0} PREDS {{259 0 0 0-6311 {}} {130 0 0 0-5361 {}}} SUCCS {{259 0 0 0-6313 {}} {130 0 0 0-6314 {}}} CYCLES {}}
set a(0-6313) {AREA_SCORE {} NAME COMP_LOOP-16:not TYPE NOT PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-982 LOC {18 0.12375 18 1.0 18 1.0 18 1.0} PREDS {{259 0 0 0-6312 {}} {130 0 0 0-5361 {}}} SUCCS {{259 0 0 0-6314 {}}} CYCLES {}}
set a(0-6314) {AREA_SCORE {} NAME COMP_LOOP-16:break(COMP_LOOP) TYPE TERMINATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-983 LOC {18 0.12375 18 1.0 18 1.0 18 1.0} PREDS {{259 0 0 0-6313 {}} {130 0 0 0-6312 {}} {130 0 0 0-6311 {}} {130 0 0 0-6310 {}} {130 0 0 0-6309 {}} {130 0 0 0-6308 {}} {130 0 0 0-6307 {}} {130 0 0 0-6306 {}} {130 0 0 0-5361 {}}} SUCCS {{128 0 0 0-6321 {}} {64 0 0 0-5362 {}}} CYCLES {}}
set a(0-6315) {AREA_SCORE {} NAME COMP_LOOP:k:asn#60 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-984 LOC {0 1.0 15 0.0 15 0.0 15 0.0 17 0.09843439999999999} PREDS {{774 0 0 0-6366 {}}} SUCCS {{259 0 0 0-6316 {}} {130 0 0 0-5362 {}} {256 0 0 0-6366 {}}} CYCLES {}}
set a(0-6316) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#61 TYPE READSLICE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-985 LOC {0 1.0 15 0.0 15 0.0 17 0.09843439999999999} PREDS {{259 0 0 0-6315 {}}} SUCCS {{259 0 0 0-6317 {}} {130 0 0 0-5362 {}}} CYCLES {}}
set a(0-6317) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#15 TYPE CONCATENATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-986 LOC {0 1.0 15 0.5359343999999999 15 0.5359343999999999 17 0.09843439999999999} PREDS {{259 0 0 0-6316 {}}} SUCCS {{259 0 0 0-6318 {}} {130 0 0 0-5362 {}}} CYCLES {}}
set a(0-6318) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-16:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-987 LOC {1 0.18687499999999999 15 0.5359343999999999 15 0.5359343999999999 15 0.9999998774999999 17 0.5624998775} PREDS {{259 0 0 0-6317 {}} {258 0 0 0-5444 {}}} SUCCS {{259 0 3.000 0-6319 {}} {258 0 3.000 0-6320 {}} {130 0 0 0-5362 {}}} CYCLES {}}
set a(0-6319) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#15 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-988 LOC {2 1.0 17 0.95 17 1.0 18 0.2999998749999999 18 0.2999998749999999} PREDS {{259 0 3.000 0-6318 {}}} SUCCS {{258 0 0 0-5362 {}}} CYCLES {}}
set a(0-6320) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#15 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-989 LOC {2 1.0 17 0.95 17 1.0 18 0.2999998749999999 18 0.2999998749999999} PREDS {{258 0 3.000 0-6318 {}}} SUCCS {{258 0 0 0-5362 {}}} CYCLES {}}
set a(0-6321) {AREA_SCORE {} NAME COMP_LOOP-16:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-990 LOC {18 0.0 18 1.0 18 1.0 18 1.0 18 1.0} PREDS {{128 0 0 0-6314 {}} {772 0 0 0-5362 {}}} SUCCS {{259 0 0 0-5362 {}}} CYCLES {}}
set a(0-6322) {AREA_SCORE {} NAME VEC_LOOP:j:asn#37 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5362 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-991 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.433125} PREDS {{774 0 0 0-6362 {}}} SUCCS {{259 0 0 0-6323 {}} {130 0 0 0-6361 {}} {256 0 0 0-6362 {}}} CYCLES {}}
set a(0-6323) {AREA_SCORE {} NAME COMP_LOOP-16:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0) TYPE READSLICE PAR 0-5362 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-992 LOC {0 1.0 1 0.0 1 0.0 1 0.433125} PREDS {{259 0 0 0-6322 {}}} SUCCS {{258 0 0 0-6327 {}} {130 0 0 0-6361 {}}} CYCLES {}}
set a(0-6324) {AREA_SCORE {} NAME COMP_LOOP:k:asn#61 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5362 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-993 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.433125} PREDS {} SUCCS {{259 0 0 0-6325 {}} {130 0 0 0-6361 {}}} CYCLES {}}
set a(0-6325) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#62 TYPE READSLICE PAR 0-5362 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-994 LOC {0 1.0 1 0.0 1 0.0 1 0.433125} PREDS {{259 0 0 0-6324 {}}} SUCCS {{259 0 0 0-6326 {}} {130 0 0 0-6361 {}}} CYCLES {}}
set a(0-6326) {AREA_SCORE {} NAME VEC_LOOP:conc#30 TYPE CONCATENATE PAR 0-5362 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-995 LOC {0 1.0 1 0.433125 1 0.433125 1 0.433125} PREDS {{259 0 0 0-6325 {}}} SUCCS {{259 0 0 0-6327 {}} {130 0 0 0-6361 {}}} CYCLES {}}
set a(0-6327) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-16:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-5362 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-996 LOC {1 0.0 1 0.433125 1 0.433125 1 0.562499875 1 0.562499875} PREDS {{259 0 0 0-6326 {}} {258 0 0 0-6323 {}}} SUCCS {{259 0 3.000 0-6328 {}} {258 0 3.000 0-6343 {}} {130 0 0 0-6361 {}}} CYCLES {}}
set a(0-6328) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#30 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5362 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-997 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-6327 {}} {774 0 3.000 0-6356 {}} {774 0 3.000 0-6343 {}}} SUCCS {{258 0 0 0-6338 {}} {256 0 0 0-6343 {}} {258 0 0 0-6345 {}} {256 0 0 0-6356 {}} {130 0 0 0-6361 {}}} CYCLES {}}
set a(0-6329) {AREA_SCORE {} NAME COMP_LOOP:k:asn#62 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5362 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-998 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-6330 {}} {130 0 0 0-6361 {}}} CYCLES {}}
set a(0-6330) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#63 TYPE READSLICE PAR 0-5362 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-999 LOC {0 1.0 1 0.0 1 0.0 1 0.30374999999999996} PREDS {{259 0 0 0-6329 {}}} SUCCS {{259 0 0 0-6331 {}} {130 0 0 0-6361 {}}} CYCLES {}}
set a(0-6331) {AREA_SCORE {} NAME VEC_LOOP:conc#31 TYPE CONCATENATE PAR 0-5362 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1000 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 1 0.30374999999999996} PREDS {{259 0 0 0-6330 {}}} SUCCS {{258 0 0 0-6333 {}} {130 0 0 0-6361 {}}} CYCLES {}}
set a(0-6332) {AREA_SCORE {} NAME COMP_LOOP-16:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-5362 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1001 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 1 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-6333 {}} {130 0 0 0-6361 {}}} CYCLES {}}
set a(0-6333) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#33 TYPE ACCU DELAY {1.03 ns} PAR 0-5362 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1002 LOC {1 0.0 1 0.30374999999999996 1 0.30374999999999996 1 0.43312487499999996 1 0.43312487499999996} PREDS {{259 0 0 0-6332 {}} {258 0 0 0-6331 {}}} SUCCS {{258 0 0 0-6336 {}} {130 0 0 0-6361 {}}} CYCLES {}}
set a(0-6334) {AREA_SCORE {} NAME VEC_LOOP:j:asn#38 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5362 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1003 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.433125} PREDS {{774 0 0 0-6362 {}}} SUCCS {{259 0 0 0-6335 {}} {130 0 0 0-6361 {}} {256 0 0 0-6362 {}}} CYCLES {}}
set a(0-6335) {AREA_SCORE {} NAME COMP_LOOP-16:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-5362 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1004 LOC {0 1.0 1 0.0 1 0.0 1 0.433125} PREDS {{259 0 0 0-6334 {}}} SUCCS {{259 0 0 0-6336 {}} {130 0 0 0-6361 {}}} CYCLES {}}
set a(0-6336) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-16:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-5362 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1005 LOC {1 0.129375 1 0.433125 1 0.433125 1 0.562499875 1 0.562499875} PREDS {{259 0 0 0-6335 {}} {258 0 0 0-6333 {}}} SUCCS {{259 0 3.000 0-6337 {}} {258 0 3.000 0-6356 {}} {130 0 0 0-6361 {}}} CYCLES {}}
set a(0-6337) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#31 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5362 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1006 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-6336 {}} {774 0 3.000 0-6356 {}} {774 0 3.000 0-6343 {}}} SUCCS {{259 0 0 0-6338 {}} {256 0 0 0-6343 {}} {258 0 0 0-6344 {}} {256 0 0 0-6356 {}} {130 0 0 0-6361 {}}} CYCLES {}}
set a(0-6338) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-16:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-5362 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1007 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-6337 {}} {258 0 0 0-6328 {}}} SUCCS {{259 0 0 0-6339 {}} {130 0 0 0-6361 {}}} CYCLES {}}
set a(0-6339) {AREA_SCORE {} NAME COMP_LOOP-16:modulo_add.base TYPE {C-CORE PORT} PAR 0-5362 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1008 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-6338 {}} {128 0 0 0-6341 {}}} SUCCS {{258 0 0 0-6341 {}} {130 0 0 0-6361 {}}} CYCLES {}}
set a(0-6340) {AREA_SCORE {} NAME COMP_LOOP-16:modulo_add.m TYPE {C-CORE PORT} PAR 0-5362 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1009 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-6341 {}}} SUCCS {{259 0 0 0-6341 {}} {130 0 0 0-6361 {}}} CYCLES {}}
set a(0-6341) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_0a37945888dd1e74de5ead9499a92e0360eb() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-16:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-5362 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1010 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-6340 {}} {258 0 0 0-6339 {}}} SUCCS {{128 0 0 0-6339 {}} {128 0 0 0-6340 {}} {259 0 0 0-6342 {}}} CYCLES {}}
set a(0-6342) {AREA_SCORE {} NAME COMP_LOOP-16:modulo_add.return TYPE {C-CORE PORT} PAR 0-5362 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1011 LOC {3 0.04 3 0.5625 3 0.5625 5 0.5625} PREDS {{259 0 0 0-6341 {}}} SUCCS {{259 0 3.000 0-6343 {}} {130 0 0 0-6361 {}}} CYCLES {}}
set a(0-6343) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#30 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5362 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1012 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-6343 {}} {259 0 3.000 0-6342 {}} {256 0 0 0-6337 {}} {256 0 0 0-6328 {}} {258 0 3.000 0-6327 {}} {774 0 0 0-6356 {}}} SUCCS {{774 0 3.000 0-6328 {}} {774 0 3.000 0-6337 {}} {774 0 0 0-6343 {}} {258 0 0 0-6356 {}} {130 0 0 0-6361 {}}} CYCLES {}}
set a(0-6344) {AREA_SCORE {} NAME COMP_LOOP-16:factor2:not TYPE NOT PAR 0-5362 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1013 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-6337 {}}} SUCCS {{259 0 0 0-6345 {}} {130 0 0 0-6361 {}}} CYCLES {}}
set a(0-6345) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-16:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-5362 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1014 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-6344 {}} {258 0 0 0-6328 {}}} SUCCS {{259 0 0 0-6346 {}} {130 0 0 0-6361 {}}} CYCLES {}}
set a(0-6346) {AREA_SCORE {} NAME COMP_LOOP-16:modulo_sub.base TYPE {C-CORE PORT} PAR 0-5362 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1015 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-6345 {}} {128 0 0 0-6348 {}}} SUCCS {{258 0 0 0-6348 {}} {130 0 0 0-6361 {}}} CYCLES {}}
set a(0-6347) {AREA_SCORE {} NAME COMP_LOOP-16:modulo_sub.m TYPE {C-CORE PORT} PAR 0-5362 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1016 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-6348 {}}} SUCCS {{259 0 0 0-6348 {}} {130 0 0 0-6361 {}}} CYCLES {}}
set a(0-6348) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_35e8763e05b723902e0a11aa8bf94b5d6374() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-16:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-5362 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1017 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-6347 {}} {258 0 0 0-6346 {}}} SUCCS {{128 0 0 0-6346 {}} {128 0 0 0-6347 {}} {259 0 0 0-6349 {}}} CYCLES {}}
set a(0-6349) {AREA_SCORE {} NAME COMP_LOOP-16:modulo_sub.return TYPE {C-CORE PORT} PAR 0-5362 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1018 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-6348 {}}} SUCCS {{259 0 0 0-6350 {}} {130 0 0 0-6361 {}}} CYCLES {}}
set a(0-6350) {AREA_SCORE {} NAME COMP_LOOP-16:mult.x TYPE {C-CORE PORT} PAR 0-5362 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1019 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-6349 {}} {128 0 0 0-6354 {}}} SUCCS {{258 0 0 0-6354 {}} {130 0 0 0-6361 {}}} CYCLES {}}
set a(0-6351) {AREA_SCORE {} NAME COMP_LOOP-16:mult.y TYPE {C-CORE PORT} PAR 0-5362 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1020 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-6354 {}}} SUCCS {{258 0 0 0-6354 {}} {130 0 0 0-6361 {}}} CYCLES {}}
set a(0-6352) {AREA_SCORE {} NAME COMP_LOOP-16:mult.y_ TYPE {C-CORE PORT} PAR 0-5362 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1021 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-6354 {}}} SUCCS {{258 0 0 0-6354 {}} {130 0 0 0-6361 {}}} CYCLES {}}
set a(0-6353) {AREA_SCORE {} NAME COMP_LOOP-16:mult.p TYPE {C-CORE PORT} PAR 0-5362 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1022 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-6354 {}}} SUCCS {{259 0 0 0-6354 {}} {130 0 0 0-6361 {}}} CYCLES {}}
set a(0-6354) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() QUANTITY 1 MULTICYCLE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() MINCLKPRD 8.38 NAME COMP_LOOP-16:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-5362 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1023 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-6353 {}} {258 0 0 0-6352 {}} {258 0 0 0-6351 {}} {258 0 0 0-6350 {}}} SUCCS {{128 0 0 0-6350 {}} {128 0 0 0-6351 {}} {128 0 0 0-6352 {}} {128 0 0 0-6353 {}} {259 0 0 0-6355 {}}} CYCLES {}}
set a(0-6355) {AREA_SCORE {} NAME COMP_LOOP-16:mult.return TYPE {C-CORE PORT} PAR 0-5362 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1024 LOC {6 0.04 6 0.5625 6 0.5625 6 0.5625} PREDS {{259 0 0 0-6354 {}}} SUCCS {{259 0 3.000 0-6356 {}} {130 0 0 0-6361 {}}} CYCLES {}}
set a(0-6356) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#31 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5362 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1025 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-6356 {}} {259 0 3.000 0-6355 {}} {258 0 0 0-6343 {}} {256 0 0 0-6337 {}} {258 0 3.000 0-6336 {}} {256 0 0 0-6328 {}}} SUCCS {{774 0 3.000 0-6328 {}} {774 0 3.000 0-6337 {}} {774 0 0 0-6343 {}} {774 0 0 0-6356 {}} {130 0 0 0-6361 {}}} CYCLES {}}
set a(0-6357) {AREA_SCORE {} NAME VEC_LOOP:j:asn#39 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5362 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1026 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-6362 {}}} SUCCS {{259 0 0 0-6358 {}} {130 0 0 0-6361 {}} {256 0 0 0-6362 {}}} CYCLES {}}
set a(0-6358) {AREA_SCORE {} NAME COMP_LOOP-16:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-5362 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1027 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-6357 {}}} SUCCS {{259 0 0 0-6359 {}} {130 0 0 0-6361 {}}} CYCLES {}}
set a(0-6359) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-16:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-5362 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1028 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-6358 {}}} SUCCS {{259 0 0 0-6360 {}} {130 0 0 0-6361 {}} {258 0 0 0-6362 {}}} CYCLES {}}
set a(0-6360) {AREA_SCORE {} NAME COMP_LOOP-16:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-5362 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1029 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-6359 {}}} SUCCS {{259 0 0 0-6361 {}}} CYCLES {}}
set a(0-6361) {AREA_SCORE {} NAME COMP_LOOP-16:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-5362 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1030 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-6360 {}} {130 0 0 0-6359 {}} {130 0 0 0-6358 {}} {130 0 0 0-6357 {}} {130 0 0 0-6356 {}} {130 0 0 0-6355 {}} {130 0 0 0-6353 {}} {130 0 0 0-6352 {}} {130 0 0 0-6351 {}} {130 0 0 0-6350 {}} {130 0 0 0-6349 {}} {130 0 0 0-6347 {}} {130 0 0 0-6346 {}} {130 0 0 0-6345 {}} {130 0 0 0-6344 {}} {130 0 0 0-6343 {}} {130 0 0 0-6342 {}} {130 0 0 0-6340 {}} {130 0 0 0-6339 {}} {130 0 0 0-6338 {}} {130 0 0 0-6337 {}} {130 0 0 0-6336 {}} {130 0 0 0-6335 {}} {130 0 0 0-6334 {}} {130 0 0 0-6333 {}} {130 0 0 0-6332 {}} {130 0 0 0-6331 {}} {130 0 0 0-6330 {}} {130 0 0 0-6329 {}} {130 0 0 0-6328 {}} {130 0 0 0-6327 {}} {130 0 0 0-6326 {}} {130 0 0 0-6325 {}} {130 0 0 0-6324 {}} {130 0 0 0-6323 {}} {130 0 0 0-6322 {}}} SUCCS {{129 0 0 0-6362 {}}} CYCLES {}}
set a(0-6362) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5362 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-6362 {}} {129 0 0 0-6361 {}} {258 0 0 0-6359 {}} {256 0 0 0-6357 {}} {256 0 0 0-6334 {}} {256 0 0 0-6322 {}}} SUCCS {{774 0 0 0-6322 {}} {774 0 0 0-6334 {}} {774 0 0 0-6357 {}} {772 0 0 0-6362 {}}} CYCLES {}}
set a(0-5362) {CHI {0-6322 0-6323 0-6324 0-6325 0-6326 0-6327 0-6328 0-6329 0-6330 0-6331 0-6332 0-6333 0-6334 0-6335 0-6336 0-6337 0-6338 0-6339 0-6340 0-6341 0-6342 0-6343 0-6344 0-6345 0-6346 0-6347 0-6348 0-6349 0-6350 0-6351 0-6352 0-6353 0-6354 0-6355 0-6356 0-6357 0-6358 0-6359 0-6360 0-6361 0-6362} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {4550 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 4550 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 4550 NAME COMP_LOOP-16:VEC_LOOP TYPE LOOP DELAY {45510.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1031 LOC {18 1.0 18 1.0 18 1.0 18 1.0} PREDS {{259 0 0 0-6321 {}} {258 0 0 0-6320 {}} {258 0 0 0-6319 {}} {130 0 0 0-6318 {}} {130 0 0 0-6317 {}} {130 0 0 0-6316 {}} {130 0 0 0-6315 {}} {64 0 0 0-6314 {}} {64 0 0 0-5361 {}} {774 0 0 0-6366 {}}} SUCCS {{772 0 0 0-6321 {}} {131 0 0 0-6363 {}} {130 0 0 0-6364 {}} {130 0 0 0-6365 {}} {130 0 0 0-6366 {}} {130 0 0 0-6367 {}} {130 0 0 0-6368 {}} {130 0 0 0-6369 {}} {130 0 0 0-6370 {}} {130 0 0 0-6371 {}} {130 0 0 0-6372 {}} {130 0 0 0-6373 {}} {130 0 0 0-6374 {}}} CYCLES {}}
set a(0-6363) {AREA_SCORE {} NAME COMP_LOOP:k:asn#63 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1032 LOC {18 1.0 18 1.0 18 1.0 18 1.0 19 0.74687505} PREDS {{131 0 0 0-5362 {}} {774 0 0 0-6366 {}}} SUCCS {{259 0 0 0-6364 {}} {256 0 0 0-6366 {}}} CYCLES {}}
set a(0-6364) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#44 TYPE READSLICE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1033 LOC {18 1.0 18 1.0 18 1.0 19 0.74687505} PREDS {{259 0 0 0-6363 {}} {130 0 0 0-5362 {}}} SUCCS {{259 0 0 0-6365 {}}} CYCLES {}}
set a(0-6365) {AREA_SCORE 6.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(6,0,2,1,7) QUANTITY 1 NAME COMP_LOOP:acc#5 TYPE ACCU DELAY {0.97 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1034 LOC {19 0.0 19 0.74687505 19 0.74687505 19 0.8687499249999999 19 0.8687499249999999} PREDS {{259 0 0 0-6364 {}} {130 0 0 0-5362 {}}} SUCCS {{259 0 0 0-6366 {}} {258 0 0 0-6367 {}}} CYCLES {}}
set a(0-6366) {AREA_SCORE {} NAME COMP_LOOP:asn(COMP_LOOP:k(10:4).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1035 LOC {19 0.12187495 19 0.8687499999999999 19 0.8687499999999999 19 0.8687499999999999 19 1.0} PREDS {{772 0 0 0-6366 {}} {259 0 0 0-6365 {}} {256 0 0 0-6363 {}} {130 0 0 0-5362 {}} {256 0 0 0-6315 {}} {256 0 0 0-6309 {}} {256 0 0 0-5361 {}} {256 0 0 0-6250 {}} {256 0 0 0-6243 {}} {256 0 0 0-5360 {}} {256 0 0 0-6192 {}} {256 0 0 0-6185 {}} {256 0 0 0-5359 {}} {256 0 0 0-6126 {}} {256 0 0 0-6119 {}} {256 0 0 0-5358 {}} {256 0 0 0-6068 {}} {256 0 0 0-6061 {}} {256 0 0 0-5357 {}} {256 0 0 0-6002 {}} {256 0 0 0-5995 {}} {256 0 0 0-5356 {}} {256 0 0 0-5944 {}} {256 0 0 0-5937 {}} {256 0 0 0-5355 {}} {256 0 0 0-5878 {}} {256 0 0 0-5870 {}} {256 0 0 0-5354 {}} {256 0 0 0-5819 {}} {256 0 0 0-5812 {}} {256 0 0 0-5353 {}} {256 0 0 0-5753 {}} {256 0 0 0-5746 {}} {256 0 0 0-5352 {}} {256 0 0 0-5695 {}} {256 0 0 0-5688 {}} {256 0 0 0-5351 {}} {256 0 0 0-5629 {}} {256 0 0 0-5621 {}} {256 0 0 0-5350 {}} {256 0 0 0-5570 {}} {256 0 0 0-5563 {}} {256 0 0 0-5349 {}} {256 0 0 0-5504 {}} {256 0 0 0-5496 {}} {256 0 0 0-5348 {}} {256 0 0 0-5445 {}} {256 0 0 0-5437 {}} {256 0 0 0-5347 {}} {256 0 0 0-5380 {}}} SUCCS {{774 0 0 0-5380 {}} {774 0 0 0-5347 {}} {774 0 0 0-5437 {}} {774 0 0 0-5445 {}} {774 0 0 0-5348 {}} {774 0 0 0-5496 {}} {774 0 0 0-5504 {}} {774 0 0 0-5349 {}} {774 0 0 0-5563 {}} {774 0 0 0-5570 {}} {774 0 0 0-5350 {}} {774 0 0 0-5621 {}} {774 0 0 0-5629 {}} {774 0 0 0-5351 {}} {774 0 0 0-5688 {}} {774 0 0 0-5695 {}} {774 0 0 0-5352 {}} {774 0 0 0-5746 {}} {774 0 0 0-5753 {}} {774 0 0 0-5353 {}} {774 0 0 0-5812 {}} {774 0 0 0-5819 {}} {774 0 0 0-5354 {}} {774 0 0 0-5870 {}} {774 0 0 0-5878 {}} {774 0 0 0-5355 {}} {774 0 0 0-5937 {}} {774 0 0 0-5944 {}} {774 0 0 0-5356 {}} {774 0 0 0-5995 {}} {774 0 0 0-6002 {}} {774 0 0 0-5357 {}} {774 0 0 0-6061 {}} {774 0 0 0-6068 {}} {774 0 0 0-5358 {}} {774 0 0 0-6119 {}} {774 0 0 0-6126 {}} {774 0 0 0-5359 {}} {774 0 0 0-6185 {}} {774 0 0 0-6192 {}} {774 0 0 0-5360 {}} {774 0 0 0-6243 {}} {774 0 0 0-6250 {}} {774 0 0 0-5361 {}} {774 0 0 0-6309 {}} {774 0 0 0-6315 {}} {774 0 0 0-5362 {}} {774 0 0 0-6363 {}} {772 0 0 0-6366 {}}} CYCLES {}}
set a(0-6367) {AREA_SCORE {} NAME COMP_LOOP:conc TYPE CONCATENATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1036 LOC {19 0.12187495 19 0.8687499999999999 19 0.8687499999999999 19 0.8687499999999999} PREDS {{258 0 0 0-6365 {}} {130 0 0 0-5362 {}}} SUCCS {{258 0 0 0-6371 {}}} CYCLES {}}
set a(0-6368) {AREA_SCORE {} NAME COMP_LOOP-1:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1037 LOC {18 1.0 19 0.8687499999999999 19 0.8687499999999999 19 0.8687499999999999} PREDS {{130 0 0 0-5362 {}}} SUCCS {{259 0 0 0-6369 {}}} CYCLES {}}
set a(0-6369) {AREA_SCORE {} NAME COMP_LOOP-1:not#3 TYPE NOT PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1038 LOC {18 1.0 19 0.8687499999999999 19 0.8687499999999999 19 0.8687499999999999} PREDS {{259 0 0 0-6368 {}} {130 0 0 0-5362 {}}} SUCCS {{259 0 0 0-6370 {}}} CYCLES {}}
set a(0-6370) {AREA_SCORE {} NAME COMP_LOOP-1:COMP_LOOP:conc TYPE CONCATENATE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1039 LOC {18 1.0 19 0.8687499999999999 19 0.8687499999999999 19 0.8687499999999999} PREDS {{259 0 0 0-6369 {}} {130 0 0 0-5362 {}}} SUCCS {{259 0 0 0-6371 {}}} CYCLES {}}
set a(0-6371) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,11,0,11) QUANTITY 1 NAME COMP_LOOP-1:acc TYPE ACCU DELAY {1.05 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1040 LOC {19 0.12187495 19 0.8687499999999999 19 0.8687499999999999 19 0.9999998749999999 19 0.9999998749999999} PREDS {{259 0 0 0-6370 {}} {258 0 0 0-6367 {}} {130 0 0 0-5362 {}}} SUCCS {{259 0 0 0-6372 {}}} CYCLES {}}
set a(0-6372) {AREA_SCORE {} NAME COMP_LOOP-1:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1041 LOC {19 0.25312495 19 1.0 19 1.0 19 1.0} PREDS {{259 0 0 0-6371 {}} {130 0 0 0-5362 {}}} SUCCS {{259 0 0 0-6373 {}}} CYCLES {}}
set a(0-6373) {AREA_SCORE {} NAME COMP_LOOP-1:not TYPE NOT PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1042 LOC {19 0.25312495 19 1.0 19 1.0 19 1.0} PREDS {{259 0 0 0-6372 {}} {130 0 0 0-5362 {}}} SUCCS {{259 0 0 0-6374 {}}} CYCLES {}}
set a(0-6374) {AREA_SCORE {} NAME COMP_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5346 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1043 LOC {19 0.25312495 19 1.0 19 1.0 19 1.0 19 1.0} PREDS {{772 0 0 0-6374 {}} {259 0 0 0-6373 {}} {130 0 0 0-5362 {}} {256 0 0 0-5374 {}}} SUCCS {{774 0 0 0-5374 {}} {772 0 0 0-6374 {}}} CYCLES {}}
set a(0-5346) {CHI {0-5374 0-5375 0-5376 0-5377 0-5378 0-5379 0-5380 0-5381 0-5382 0-5383 0-5384 0-5385 0-5386 0-5387 0-5347 0-5434 0-5435 0-5436 0-5437 0-5438 0-5439 0-5440 0-5441 0-5442 0-5443 0-5444 0-5445 0-5446 0-5447 0-5448 0-5449 0-5450 0-5451 0-5348 0-5493 0-5494 0-5495 0-5496 0-5497 0-5498 0-5499 0-5500 0-5501 0-5502 0-5503 0-5504 0-5505 0-5506 0-5507 0-5508 0-5509 0-5510 0-5511 0-5512 0-5349 0-5560 0-5561 0-5562 0-5563 0-5564 0-5565 0-5566 0-5567 0-5568 0-5569 0-5570 0-5571 0-5572 0-5573 0-5574 0-5575 0-5576 0-5350 0-5618 0-5619 0-5620 0-5621 0-5622 0-5623 0-5624 0-5625 0-5626 0-5627 0-5628 0-5629 0-5630 0-5631 0-5632 0-5633 0-5634 0-5635 0-5636 0-5637 0-5351 0-5685 0-5686 0-5687 0-5688 0-5689 0-5690 0-5691 0-5692 0-5693 0-5694 0-5695 0-5696 0-5697 0-5698 0-5699 0-5700 0-5701 0-5352 0-5743 0-5744 0-5745 0-5746 0-5747 0-5748 0-5749 0-5750 0-5751 0-5752 0-5753 0-5754 0-5755 0-5756 0-5757 0-5758 0-5759 0-5760 0-5761 0-5353 0-5809 0-5810 0-5811 0-5812 0-5813 0-5814 0-5815 0-5816 0-5817 0-5818 0-5819 0-5820 0-5821 0-5822 0-5823 0-5824 0-5825 0-5354 0-5867 0-5868 0-5869 0-5870 0-5871 0-5872 0-5873 0-5874 0-5875 0-5876 0-5877 0-5878 0-5879 0-5880 0-5881 0-5882 0-5883 0-5884 0-5885 0-5886 0-5355 0-5934 0-5935 0-5936 0-5937 0-5938 0-5939 0-5940 0-5941 0-5942 0-5943 0-5944 0-5945 0-5946 0-5947 0-5948 0-5949 0-5950 0-5356 0-5992 0-5993 0-5994 0-5995 0-5996 0-5997 0-5998 0-5999 0-6000 0-6001 0-6002 0-6003 0-6004 0-6005 0-6006 0-6007 0-6008 0-6009 0-6010 0-5357 0-6058 0-6059 0-6060 0-6061 0-6062 0-6063 0-6064 0-6065 0-6066 0-6067 0-6068 0-6069 0-6070 0-6071 0-6072 0-6073 0-6074 0-5358 0-6116 0-6117 0-6118 0-6119 0-6120 0-6121 0-6122 0-6123 0-6124 0-6125 0-6126 0-6127 0-6128 0-6129 0-6130 0-6131 0-6132 0-6133 0-6134 0-5359 0-6182 0-6183 0-6184 0-6185 0-6186 0-6187 0-6188 0-6189 0-6190 0-6191 0-6192 0-6193 0-6194 0-6195 0-6196 0-6197 0-6198 0-5360 0-6240 0-6241 0-6242 0-6243 0-6244 0-6245 0-6246 0-6247 0-6248 0-6249 0-6250 0-6251 0-6252 0-6253 0-6254 0-6255 0-6256 0-6257 0-6258 0-5361 0-6306 0-6307 0-6308 0-6309 0-6310 0-6311 0-6312 0-6313 0-6314 0-6315 0-6316 0-6317 0-6318 0-6319 0-6320 0-6321 0-5362 0-6363 0-6364 0-6365 0-6366 0-6367 0-6368 0-6369 0-6370 0-6371 0-6372 0-6373 0-6374} ITERATIONS 65 RESET_LATENCY {0 ?} CSTEPS 19 UNROLL 16 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {85150 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 1235 TOTAL_CYCLES_IN 12350 TOTAL_CYCLES_UNDER 72800 TOTAL_CYCLES 85150 NAME COMP_LOOP TYPE LOOP DELAY {851510.00 ns} PAR 0-5345 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1044 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-5373 {}} {258 0 0 0-5372 {}} {258 0 0 0-5371 {}} {130 0 0 0-5370 {}} {774 0 0 0-6383 {}}} SUCCS {{772 0 0 0-5372 {}} {772 0 0 0-5373 {}} {131 0 0 0-6375 {}} {130 0 0 0-6376 {}} {130 0 0 0-6377 {}} {130 0 0 0-6378 {}} {130 0 0 0-6379 {}} {130 0 0 0-6380 {}} {130 0 0 0-6381 {}} {130 0 0 0-6382 {}} {256 0 0 0-6383 {}}} CYCLES {}}
set a(0-6375) {AREA_SCORE {} NAME STAGE_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5345 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1045 LOC {1 1.0 2 0.761875 2 0.761875 2 0.761875 2 0.761875} PREDS {{131 0 0 0-5346 {}} {774 0 0 0-6383 {}}} SUCCS {{259 0 0 0-6376 {}} {130 0 0 0-6382 {}} {256 0 0 0-6383 {}}} CYCLES {}}
set a(0-6376) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,1,1,4) QUANTITY 1 NAME STAGE_LOOP:acc#1 TYPE ACCU DELAY {0.95 ns} PAR 0-5345 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1046 LOC {2 0.0 2 0.761875 2 0.761875 2 0.879999875 2 0.879999875} PREDS {{259 0 0 0-6375 {}} {130 0 0 0-5346 {}}} SUCCS {{259 0 0 0-6377 {}} {130 0 0 0-6382 {}} {258 0 0 0-6383 {}}} CYCLES {}}
set a(0-6377) {AREA_SCORE {} NAME STAGE_LOOP:i:not TYPE NOT PAR 0-5345 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1047 LOC {2 0.118125 2 0.88 2 0.88 2 0.88} PREDS {{259 0 0 0-6376 {}} {130 0 0 0-5346 {}}} SUCCS {{259 0 0 0-6378 {}} {130 0 0 0-6382 {}}} CYCLES {}}
set a(0-6378) {AREA_SCORE {} NAME STAGE_LOOP:i:conc TYPE CONCATENATE PAR 0-5345 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1048 LOC {2 0.118125 2 0.88 2 0.88 2 0.88} PREDS {{259 0 0 0-6377 {}} {130 0 0 0-5346 {}}} SUCCS {{259 0 0 0-6379 {}} {130 0 0 0-6382 {}}} CYCLES {}}
set a(0-6379) {AREA_SCORE 5.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(5,0,2,1,5) QUANTITY 1 NAME STAGE_LOOP:acc TYPE ACCU DELAY {0.96 ns} PAR 0-5345 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1049 LOC {2 0.118125 2 0.88 2 0.88 2 0.999999875 2 0.999999875} PREDS {{259 0 0 0-6378 {}} {130 0 0 0-5346 {}}} SUCCS {{259 0 0 0-6380 {}} {130 0 0 0-6382 {}}} CYCLES {}}
set a(0-6380) {AREA_SCORE {} NAME STAGE_LOOP:slc(STAGE_LOOP:acc)(4) TYPE READSLICE PAR 0-5345 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1050 LOC {2 0.23812499999999998 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-6379 {}} {130 0 0 0-5346 {}}} SUCCS {{259 0 0 0-6381 {}} {130 0 0 0-6382 {}}} CYCLES {}}
set a(0-6381) {AREA_SCORE {} NAME STAGE_LOOP:not TYPE NOT PAR 0-5345 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1051 LOC {2 0.23812499999999998 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-6380 {}} {130 0 0 0-5346 {}}} SUCCS {{259 0 0 0-6382 {}}} CYCLES {}}
set a(0-6382) {AREA_SCORE {} NAME STAGE_LOOP:break(STAGE_LOOP) TYPE TERMINATE PAR 0-5345 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1052 LOC {2 0.23812499999999998 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-6381 {}} {130 0 0 0-6380 {}} {130 0 0 0-6379 {}} {130 0 0 0-6378 {}} {130 0 0 0-6377 {}} {130 0 0 0-6376 {}} {130 0 0 0-6375 {}} {130 0 0 0-5346 {}}} SUCCS {{129 0 0 0-6383 {}}} CYCLES {}}
set a(0-6383) {AREA_SCORE {} NAME asn(STAGE_LOOP:i(3:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5345 LOC {2 0.118125 2 0.88 2 0.88 2 0.88 2 1.0} PREDS {{772 0 0 0-6383 {}} {129 0 0 0-6382 {}} {258 0 0 0-6376 {}} {256 0 0 0-6375 {}} {256 0 0 0-5346 {}} {256 0 0 0-5370 {}}} SUCCS {{774 0 0 0-5370 {}} {774 0 0 0-5346 {}} {774 0 0 0-6375 {}} {772 0 0 0-6383 {}}} CYCLES {}}
set a(0-5345) {CHI {0-5370 0-5371 0-5372 0-5373 0-5346 0-6375 0-6376 0-6377 0-6378 0-6379 0-6380 0-6381 0-6382 0-6383} ITERATIONS 10 RESET_LATENCY {0 ?} CSTEPS 2 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {85170 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 20 TOTAL_CYCLES_IN 20 TOTAL_CYCLES_UNDER 85150 TOTAL_CYCLES 85170 NAME STAGE_LOOP TYPE LOOP DELAY {851710.00 ns} PAR 0-5344 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1053 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-5369 {}} {130 0 0 0-5368 {}} {130 0 0 0-5367 {}} {130 0 0 0-5365 {}} {130 0 0 0-5364 {}} {258 0 0 0-5363 {}}} SUCCS {{772 0 0 0-5369 {}} {131 0 0 0-6384 {}} {130 0 0 0-6385 {}} {130 0 0 0-6386 {}} {130 0 0 0-6387 {}} {130 0 0 0-6388 {}} {130 0 0 0-6389 {}} {130 0 0 0-6390 {}} {130 0 0 0-6391 {}} {130 0 0 0-6392 {}} {130 0 0 0-6393 {}} {130 0 0 0-6394 {}} {130 0 0 0-6395 {}} {130 0 0 0-6396 {}} {130 0 0 0-6397 {}} {130 0 0 0-6398 {}} {130 0 0 0-6399 {}} {130 0 0 0-6400 {}} {130 0 0 0-6401 {}}} CYCLES {}}
set a(0-6384) {AREA_SCORE {} NAME DataOut TYPE {C-CORE PORT} PAR 0-5344 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1054 LOC {1 1.0 1 1.0 1 1.0 3 1.0} PREDS {{131 0 0 0-5345 {}} {130 0 0 0-5368 {}}} SUCCS {} CYCLES {}}
set a(0-6385) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_sync_out_wait(18) QUANTITY 1 NAME if:io_write(complete) TYPE {SYNC OUT} DELAY {0.00 ns} PAR 0-5344 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1055 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{130 0 0 0-5345 {}} {130 0 0 0-5368 {}}} SUCCS {{66 0 0 0-6388 {}} {66 0 0 0-6391 {}} {66 0 0 0-6394 {}} {66 0 0 0-6397 {}} {66 0 0 0-6400 {}}} CYCLES {}}
set a(0-6386) {AREA_SCORE {} NAME CHN#1 TYPE {C-CORE PORT} PAR 0-5344 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1056 LOC {1 1.0 1 1.0 1 1.0 3 1.0} PREDS {{130 0 0 0-5345 {}} {146 0 0 0-5368 {}}} SUCCS {} CYCLES {}}
set a(0-6387) {AREA_SCORE {} NAME CHN#2 TYPE {C-CORE PORT} PAR 0-5344 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1057 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-5345 {}} {128 0 0 0-6388 {}}} SUCCS {{259 0 0 0-6388 {}}} CYCLES {}}
set a(0-6388) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME twiddle_h:io_sync(twiddle_h:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-5344 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1058 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-6388 {}} {259 0 0 0-6387 {}} {66 0 0 0-6385 {}} {130 0 0 0-5345 {}} {66 0 0 0-5366 {}}} SUCCS {{128 0 0 0-6387 {}} {772 0 0 0-6388 {}} {259 0 0 0-6389 {}}} CYCLES {}}
set a(0-6389) {AREA_SCORE {} NAME DataInp#1 TYPE {C-CORE PORT} PAR 0-5344 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1059 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-6388 {}} {130 0 0 0-5345 {}}} SUCCS {} CYCLES {}}
set a(0-6390) {AREA_SCORE {} NAME CHN#3 TYPE {C-CORE PORT} PAR 0-5344 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1060 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-5345 {}} {128 0 0 0-6391 {}}} SUCCS {{259 0 0 0-6391 {}}} CYCLES {}}
set a(0-6391) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME twiddle:io_sync(twiddle:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-5344 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1061 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-6391 {}} {259 0 0 0-6390 {}} {66 0 0 0-6385 {}} {130 0 0 0-5345 {}} {66 0 0 0-5366 {}}} SUCCS {{128 0 0 0-6390 {}} {772 0 0 0-6391 {}} {259 0 0 0-6392 {}}} CYCLES {}}
set a(0-6392) {AREA_SCORE {} NAME DataInp#2 TYPE {C-CORE PORT} PAR 0-5344 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1062 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-6391 {}} {130 0 0 0-5345 {}}} SUCCS {} CYCLES {}}
set a(0-6393) {AREA_SCORE {} NAME CHN#4 TYPE {C-CORE PORT} PAR 0-5344 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1063 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-5345 {}} {128 0 0 0-6394 {}}} SUCCS {{259 0 0 0-6394 {}}} CYCLES {}}
set a(0-6394) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME r:io_sync(r:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-5344 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1064 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-6394 {}} {259 0 0 0-6393 {}} {66 0 0 0-6385 {}} {130 0 0 0-5345 {}} {66 0 0 0-5366 {}} {256 0 0 0-5364 {}}} SUCCS {{774 0 0 0-5364 {}} {128 0 0 0-6393 {}} {772 0 0 0-6394 {}} {259 0 0 0-6395 {}}} CYCLES {}}
set a(0-6395) {AREA_SCORE {} NAME DataInp#3 TYPE {C-CORE PORT} PAR 0-5344 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1065 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-6394 {}} {130 0 0 0-5345 {}}} SUCCS {} CYCLES {}}
set a(0-6396) {AREA_SCORE {} NAME CHN#5 TYPE {C-CORE PORT} PAR 0-5344 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1066 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-5345 {}} {128 0 0 0-6397 {}}} SUCCS {{259 0 0 0-6397 {}}} CYCLES {}}
set a(0-6397) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME p:io_sync(p:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-5344 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1067 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-6397 {}} {259 0 0 0-6396 {}} {66 0 0 0-6385 {}} {130 0 0 0-5345 {}} {66 0 0 0-5366 {}} {256 0 0 0-5363 {}}} SUCCS {{774 0 0 0-5363 {}} {128 0 0 0-6396 {}} {772 0 0 0-6397 {}} {259 0 0 0-6398 {}}} CYCLES {}}
set a(0-6398) {AREA_SCORE {} NAME DataInp#4 TYPE {C-CORE PORT} PAR 0-5344 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1068 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-6397 {}} {130 0 0 0-5345 {}}} SUCCS {} CYCLES {}}
set a(0-6399) {AREA_SCORE {} NAME CHN#6 TYPE {C-CORE PORT} PAR 0-5344 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1069 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-5345 {}} {128 0 0 0-6400 {}}} SUCCS {{259 0 0 0-6400 {}}} CYCLES {}}
set a(0-6400) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME vec:io_sync(vec:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-5344 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1070 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-6400 {}} {259 0 0 0-6399 {}} {66 0 0 0-6385 {}} {130 0 0 0-5345 {}} {66 0 0 0-5366 {}}} SUCCS {{128 0 0 0-6399 {}} {772 0 0 0-6400 {}} {259 0 0 0-6401 {}}} CYCLES {}}
set a(0-6401) {AREA_SCORE {} NAME DataInp#5 TYPE {C-CORE PORT} PAR 0-5344 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1071 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-6400 {}} {130 0 0 0-5345 {}}} SUCCS {} CYCLES {}}
set a(0-5344) {CHI {0-5363 0-5364 0-5365 0-5366 0-5367 0-5368 0-5369 0-5345 0-6384 0-6385 0-6386 0-6387 0-6388 0-6389 0-6390 0-6391 0-6392 0-6393 0-6394 0-6395 0-6396 0-6397 0-6398 0-6399 0-6400 0-6401} ITERATIONS Infinite LATENCY {85167 ?} RESET_LATENCY {0 ?} CSTEPS 3 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {85173 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 3 TOTAL_CYCLES_IN 3 TOTAL_CYCLES_UNDER 85170 TOTAL_CYCLES 85173 NAME main TYPE LOOP DELAY {851740.00 ns} PAR 0-5343 XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1072 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-5343) {CHI 0-5344 ITERATIONS Infinite LATENCY {85167 ?} RESET_LATENCY {0 ?} CSTEPS 0 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {85173 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 85173 TOTAL_CYCLES 85173 NAME core:rlp TYPE LOOP DELAY {851740.00 ns} PAR {} XREFS 127b3678-178c-4ea6-9ede-3bcf2187518a-1073 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-5343-TOTALCYCLES) {85173}
set a(0-5343-QMOD) {ccs_in(14,32) 0-5363 ccs_in(15,32) 0-5364 ccs_sync_in_wait(12) 0-5366 mgc_shift_l(1,0,4,11) {0-5371 0-5877} mgc_add(4,0,4,0,4) 0-5378 mgc_shift_l(1,0,4,6) 0-5379 mgc_mul(7,0,7,0,7) 0-5382 BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) {0-5384 0-5449 0-5509 0-5574 0-5634 0-5699 0-5758 0-5823 0-5883 0-5948 0-6007 0-6072 0-6131 0-6196 0-6255 0-6319} BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) {0-5386 0-5450 0-5511 0-5575 0-5636 0-5700 0-5760 0-5824 0-5885 0-5949 0-6009 0-6073 0-6133 0-6197 0-6257 0-6320} mgc_add(6,0,6,0,6) 0-5392 BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) {0-5396 0-5405 0-5414 0-5427 0-5458 0-5467 0-5473 0-5486 0-5522 0-5531 0-5540 0-5553 0-5583 0-5592 0-5598 0-5611 0-5647 0-5656 0-5665 0-5678 0-5708 0-5717 0-5723 0-5736 0-5771 0-5780 0-5789 0-5802 0-5832 0-5841 0-5847 0-5860 0-5896 0-5905 0-5914 0-5927 0-5957 0-5966 0-5972 0-5985 0-6020 0-6029 0-6038 0-6051 0-6081 0-6090 0-6096 0-6109 0-6144 0-6153 0-6162 0-6175 0-6205 0-6214 0-6220 0-6233 0-6268 0-6277 0-6286 0-6299 0-6328 0-6337 0-6343 0-6356} mgc_add(10,0,10,0,10) {0-5401 0-5404 0-5457 0-5463 0-5466 0-5527 0-5530 0-5582 0-5588 0-5591 0-5652 0-5655 0-5707 0-5713 0-5716 0-5776 0-5779 0-5831 0-5837 0-5840 0-5901 0-5904 0-5956 0-5962 0-5965 0-6025 0-6028 0-6080 0-6086 0-6089 0-6149 0-6152 0-6204 0-6210 0-6213 0-6273 0-6276 0-6327 0-6333 0-6336} mgc_add(32,0,32,0,32) {0-5406 0-5416 0-5468 0-5475 0-5532 0-5542 0-5593 0-5600 0-5657 0-5667 0-5718 0-5725 0-5781 0-5791 0-5842 0-5849 0-5906 0-5916 0-5967 0-5974 0-6030 0-6040 0-6091 0-6098 0-6154 0-6164 0-6215 0-6222 0-6278 0-6288 0-6338 0-6345} modulo_add_0a37945888dd1e74de5ead9499a92e0360eb() {0-5409 0-5471 0-5535 0-5596 0-5660 0-5721 0-5784 0-5845 0-5909 0-5970 0-6033 0-6094 0-6157 0-6218 0-6281 0-6341} modulo_sub_35e8763e05b723902e0a11aa8bf94b5d6374() {0-5419 0-5478 0-5545 0-5603 0-5670 0-5728 0-5794 0-5852 0-5919 0-5977 0-6043 0-6101 0-6167 0-6225 0-6291 0-6348} mult_537fa58b3c62ba07ee98ed4139c27adf70e3() {0-5425 0-5484 0-5551 0-5609 0-5676 0-5734 0-5800 0-5858 0-5925 0-5983 0-6049 0-6107 0-6173 0-6231 0-6297 0-6354} mgc_add(11,0,10,0,11) {0-5430 0-5440 0-5489 0-5499 0-5556 0-5614 0-5624 0-5681 0-5691 0-5739 0-5749 0-5805 0-5863 0-5873 0-5930 0-5940 0-5988 0-5998 0-6054 0-6112 0-6122 0-6178 0-6188 0-6236 0-6246 0-6302 0-6359} mgc_shift_l(1,0,4,10) {0-5444 0-5503 0-5628} mgc_mul(10,0,10,0,10) {0-5448 0-5507 0-5573 0-5632 0-5698 0-5756 0-5822 0-5881 0-5947 0-6005 0-6071 0-6129 0-6195 0-6253 0-6318} mgc_add(9,0,9,0,9) {0-5518 0-5566 0-5767 0-6016 0-6064 0-6264} mgc_add(8,0,8,0,8) {0-5643 0-5815 0-6140} mgc_add(7,0,7,0,7) {0-5892 0-6311} mgc_add(6,0,2,1,7) 0-6365 mgc_add(11,0,11,0,11) 0-6371 mgc_add(4,0,1,1,4) 0-6376 mgc_add(5,0,2,1,5) 0-6379 ccs_sync_out_wait(18) 0-6385 mgc_io_sync(0) {0-6388 0-6391 0-6394 0-6397 0-6400}}
set a(0-5343-PROC_NAME) {core}
set a(0-5343-HIER_NAME) {/inPlaceNTT_DIF_precomp/core}
set a(TOP_INDEX) {0}
set a(TOP) {0-5343}

