0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/mac/Desktop/拟提交文件/序列上升沿检测并输出上升沿的个数/count/count.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/mac/Desktop/拟提交文件/序列上升沿检测并输出上升沿的个数/count/count.srcs/sim_1/new/testbench.v,1596258088,verilog,,,,counter10_tb,,,,,,,,
C:/Users/mac/Desktop/拟提交文件/序列上升沿检测并输出上升沿的个数/count/count.srcs/sources_1/new/count.v,1596258060,verilog,,C:/Users/mac/Desktop/拟提交文件/序列上升沿检测并输出上升沿的个数/count/count.srcs/sim_1/new/testbench.v,,counter10,,,,,,,,
