#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Sep 19 18:19:25 2024
# Process ID: 20296
# Current directory: C:/linien-master/gateware/build
# Command line: vivado.exe -mode batch -source top.tcl
# Log file: C:/linien-master/gateware/build/vivado.log
# Journal file: C:/linien-master/gateware/build\vivado.jou
# Running On        :QroScott
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :12th Gen Intel(R) Core(TM) i7-1255U
# CPU Frequency     :2611 MHz
# CPU Physical cores:10
# CPU Logical cores :12
# Host memory       :16874 MB
# Swap memory       :42949 MB
# Total Virtual     :59823 MB
# Available Virtual :26361 MB
#-----------------------------------------------------------
source top.tcl
# create_project -force -name top -part xc7z010-clg400-1
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 512.637 ; gain = 199.453
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY} [current_project]
# add_files {C:\linien-master\gateware\verilog\bus_clk_bridge.v}
# set_property library work [get_files {C:\linien-master\gateware\verilog\bus_clk_bridge.v}]
# add_files {C:\linien-master\gateware\verilog\axi_slave.v}
# set_property library work [get_files {C:\linien-master\gateware\verilog\axi_slave.v}]
# add_files {C:\linien-master\gateware\verilog\system_processing_system7_0_0.v}
# set_property library work [get_files {C:\linien-master\gateware\verilog\system_processing_system7_0_0.v}]
# add_files {C:\linien-master\gateware\verilog\red_pitaya_scope.v}
# set_property library work [get_files {C:\linien-master\gateware\verilog\red_pitaya_scope.v}]
# add_files {top.v}
# set_property library work [get_files {top.v}]
# add_files {C:\linien-master\gateware\verilog\processing_system7_v5_4_processing_system7.v}
# set_property library work [get_files {C:\linien-master\gateware\verilog\processing_system7_v5_4_processing_system7.v}]
# read_xdc top.xdc
# read_xdc -ref processing_system7_v5_4_processing_system7 ../verilog/system_processing_system7_0_0.xdc
# synth_design -top top -part xc7z010-clg400-1
Command: synth_design -top top -part xc7z010-clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Device 21-9227] Part: xc7z010clg400-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25916
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1365.066 ; gain = 446.160
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' from library 'work' [C:/linien-master/gateware/build/top.v:2]
INFO: [Synth 8-3876] $readmem data file 'mod_sw_samples.init' is read successfully [C:/linien-master/gateware/build/top.v:14167]
INFO: [Synth 8-155] case statement is not full and has no default [C:/linien-master/gateware/build/top.v:8573]
INFO: [Synth 8-155] case statement is not full and has no default [C:/linien-master/gateware/build/top.v:8915]
INFO: [Synth 8-155] case statement is not full and has no default [C:/linien-master/gateware/build/top.v:9761]
INFO: [Synth 8-155] case statement is not full and has no default [C:/linien-master/gateware/build/top.v:10607]
INFO: [Synth 8-155] case statement is not full and has no default [C:/linien-master/gateware/build/top.v:10742]
INFO: [Synth 8-155] case statement is not full and has no default [C:/linien-master/gateware/build/top.v:10769]
INFO: [Synth 8-155] case statement is not full and has no default [C:/linien-master/gateware/build/top.v:12927]
INFO: [Synth 8-155] case statement is not full and has no default [C:/linien-master/gateware/build/top.v:13021]
INFO: [Synth 8-155] case statement is not full and has no default [C:/linien-master/gateware/build/top.v:13138]
INFO: [Synth 8-155] case statement is not full and has no default [C:/linien-master/gateware/build/top.v:13913]
INFO: [Synth 8-6157] synthesizing module 'axi_slave' from library 'work' [C:/linien-master/gateware/verilog/axi_slave.v:52]
	Parameter AXI_DW bound to: 6'b100000 
	Parameter AXI_AW bound to: 6'b100000 
	Parameter AXI_IW bound to: 4'b1100 
INFO: [Synth 8-6155] done synthesizing module 'axi_slave' from library 'work' (0#1) [C:/linien-master/gateware/verilog/axi_slave.v:52]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' from library 'work' [C:/linien-master/gateware/verilog/system_processing_system7_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_4_processing_system7' from library 'work' [C:/linien-master/gateware/verilog/processing_system7_v5_4_processing_system7.v:152]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1598]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (0#1) [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1598]
INFO: [Synth 8-6157] synthesizing module 'PS7' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:115258]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (0#1) [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:115258]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_4_processing_system7' from library 'work' (0#1) [C:/linien-master/gateware/verilog/processing_system7_v5_4_processing_system7.v:152]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARESETN' of module 'processing_system7_v5_4_processing_system7' is unconnected for instance 'inst' [C:/linien-master/gateware/verilog/system_processing_system7_0_0.v:365]
WARNING: [Synth 8-7071] port 'M_AXI_GP1_ARESETN' of module 'processing_system7_v5_4_processing_system7' is unconnected for instance 'inst' [C:/linien-master/gateware/verilog/system_processing_system7_0_0.v:365]
WARNING: [Synth 8-7071] port 'S_AXI_GP0_ARESETN' of module 'processing_system7_v5_4_processing_system7' is unconnected for instance 'inst' [C:/linien-master/gateware/verilog/system_processing_system7_0_0.v:365]
WARNING: [Synth 8-7071] port 'S_AXI_GP1_ARESETN' of module 'processing_system7_v5_4_processing_system7' is unconnected for instance 'inst' [C:/linien-master/gateware/verilog/system_processing_system7_0_0.v:365]
WARNING: [Synth 8-7071] port 'S_AXI_ACP_ARESETN' of module 'processing_system7_v5_4_processing_system7' is unconnected for instance 'inst' [C:/linien-master/gateware/verilog/system_processing_system7_0_0.v:365]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_ARESETN' of module 'processing_system7_v5_4_processing_system7' is unconnected for instance 'inst' [C:/linien-master/gateware/verilog/system_processing_system7_0_0.v:365]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_ARESETN' of module 'processing_system7_v5_4_processing_system7' is unconnected for instance 'inst' [C:/linien-master/gateware/verilog/system_processing_system7_0_0.v:365]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_ARESETN' of module 'processing_system7_v5_4_processing_system7' is unconnected for instance 'inst' [C:/linien-master/gateware/verilog/system_processing_system7_0_0.v:365]
WARNING: [Synth 8-7071] port 'S_AXI_HP3_ARESETN' of module 'processing_system7_v5_4_processing_system7' is unconnected for instance 'inst' [C:/linien-master/gateware/verilog/system_processing_system7_0_0.v:365]
WARNING: [Synth 8-7071] port 'DMA0_RSTN' of module 'processing_system7_v5_4_processing_system7' is unconnected for instance 'inst' [C:/linien-master/gateware/verilog/system_processing_system7_0_0.v:365]
WARNING: [Synth 8-7071] port 'DMA1_RSTN' of module 'processing_system7_v5_4_processing_system7' is unconnected for instance 'inst' [C:/linien-master/gateware/verilog/system_processing_system7_0_0.v:365]
WARNING: [Synth 8-7071] port 'DMA2_RSTN' of module 'processing_system7_v5_4_processing_system7' is unconnected for instance 'inst' [C:/linien-master/gateware/verilog/system_processing_system7_0_0.v:365]
WARNING: [Synth 8-7071] port 'DMA3_RSTN' of module 'processing_system7_v5_4_processing_system7' is unconnected for instance 'inst' [C:/linien-master/gateware/verilog/system_processing_system7_0_0.v:365]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_4_processing_system7' has 686 connections declared, but only 673 given [C:/linien-master/gateware/verilog/system_processing_system7_0_0.v:365]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' from library 'work' (0#1) [C:/linien-master/gateware/verilog/system_processing_system7_0_0.v:53]
WARNING: [Synth 8-7071] port 'SPI0_SCLK_O' of module 'system_processing_system7_0_0' is unconnected for instance 'system_processing_system7_0_0' [C:/linien-master/gateware/build/top.v:13989]
WARNING: [Synth 8-7071] port 'SPI0_SCLK_T' of module 'system_processing_system7_0_0' is unconnected for instance 'system_processing_system7_0_0' [C:/linien-master/gateware/build/top.v:13989]
WARNING: [Synth 8-7071] port 'SPI0_MOSI_O' of module 'system_processing_system7_0_0' is unconnected for instance 'system_processing_system7_0_0' [C:/linien-master/gateware/build/top.v:13989]
WARNING: [Synth 8-7071] port 'SPI0_MOSI_T' of module 'system_processing_system7_0_0' is unconnected for instance 'system_processing_system7_0_0' [C:/linien-master/gateware/build/top.v:13989]
WARNING: [Synth 8-7071] port 'SPI0_MISO_O' of module 'system_processing_system7_0_0' is unconnected for instance 'system_processing_system7_0_0' [C:/linien-master/gateware/build/top.v:13989]
WARNING: [Synth 8-7071] port 'SPI0_MISO_T' of module 'system_processing_system7_0_0' is unconnected for instance 'system_processing_system7_0_0' [C:/linien-master/gateware/build/top.v:13989]
WARNING: [Synth 8-7071] port 'SPI0_SS_O' of module 'system_processing_system7_0_0' is unconnected for instance 'system_processing_system7_0_0' [C:/linien-master/gateware/build/top.v:13989]
WARNING: [Synth 8-7071] port 'SPI0_SS1_O' of module 'system_processing_system7_0_0' is unconnected for instance 'system_processing_system7_0_0' [C:/linien-master/gateware/build/top.v:13989]
WARNING: [Synth 8-7071] port 'SPI0_SS2_O' of module 'system_processing_system7_0_0' is unconnected for instance 'system_processing_system7_0_0' [C:/linien-master/gateware/build/top.v:13989]
WARNING: [Synth 8-7071] port 'SPI0_SS_T' of module 'system_processing_system7_0_0' is unconnected for instance 'system_processing_system7_0_0' [C:/linien-master/gateware/build/top.v:13989]
WARNING: [Synth 8-7071] port 'TTC0_WAVE0_OUT' of module 'system_processing_system7_0_0' is unconnected for instance 'system_processing_system7_0_0' [C:/linien-master/gateware/build/top.v:13989]
WARNING: [Synth 8-7071] port 'TTC0_WAVE1_OUT' of module 'system_processing_system7_0_0' is unconnected for instance 'system_processing_system7_0_0' [C:/linien-master/gateware/build/top.v:13989]
WARNING: [Synth 8-7071] port 'TTC0_WAVE2_OUT' of module 'system_processing_system7_0_0' is unconnected for instance 'system_processing_system7_0_0' [C:/linien-master/gateware/build/top.v:13989]
WARNING: [Synth 8-7071] port 'USB0_PORT_INDCTL' of module 'system_processing_system7_0_0' is unconnected for instance 'system_processing_system7_0_0' [C:/linien-master/gateware/build/top.v:13989]
WARNING: [Synth 8-7071] port 'USB0_VBUS_PWRSELECT' of module 'system_processing_system7_0_0' is unconnected for instance 'system_processing_system7_0_0' [C:/linien-master/gateware/build/top.v:13989]
WARNING: [Synth 8-7023] instance 'system_processing_system7_0_0' of module 'system_processing_system7_0_0' has 88 connections declared, but only 73 given [C:/linien-master/gateware/build/top.v:13989]
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:74141]
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (0#1) [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:74141]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_BASE' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114829]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 120 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_BASE' (0#1) [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114829]
INFO: [Synth 8-6157] synthesizing module 'FD' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:40773]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FD' (0#1) [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:40773]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100102]
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (0#1) [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100102]
INFO: [Synth 8-6157] synthesizing module 'XADC' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:143027]
	Parameter INIT_40 bound to: 16'b0000000000000000 
	Parameter INIT_41 bound to: 16'b0010111100001111 
	Parameter INIT_42 bound to: 16'b0000010000000000 
	Parameter INIT_48 bound to: 16'b0000100100000000 
	Parameter INIT_49 bound to: 16'b0000001100000011 
	Parameter INIT_4A bound to: 16'b0100011111100000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000100000000000 
	Parameter INIT_4D bound to: 16'b0000001100000011 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0101010101010101 
	Parameter INIT_5A bound to: 16'b1001100110011001 
	Parameter INIT_5B bound to: 16'b0110101010101010 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0101000100010001 
	Parameter INIT_5E bound to: 16'b1001000111101011 
	Parameter INIT_5F bound to: 16'b0110011001100110 
INFO: [Synth 8-6155] done synthesizing module 'XADC' (0#1) [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:143027]
WARNING: [Synth 8-689] width (7) of port connection 'CHANNEL' does not match port width (5) of module 'XADC' [C:/linien-master/gateware/build/top.v:14399]
WARNING: [Synth 8-7071] port 'JTAGBUSY' of module 'XADC' is unconnected for instance 'XADC' [C:/linien-master/gateware/build/top.v:14384]
WARNING: [Synth 8-7071] port 'JTAGLOCKED' of module 'XADC' is unconnected for instance 'XADC' [C:/linien-master/gateware/build/top.v:14384]
WARNING: [Synth 8-7071] port 'JTAGMODIFIED' of module 'XADC' is unconnected for instance 'XADC' [C:/linien-master/gateware/build/top.v:14384]
WARNING: [Synth 8-7071] port 'MUXADDR' of module 'XADC' is unconnected for instance 'XADC' [C:/linien-master/gateware/build/top.v:14384]
WARNING: [Synth 8-7023] instance 'XADC' of module 'XADC' has 24 connections declared, but only 20 given [C:/linien-master/gateware/build/top.v:14384]
INFO: [Synth 8-6157] synthesizing module 'DNA_PORT' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:39273]
INFO: [Synth 8-6155] done synthesizing module 'DNA_PORT' (0#1) [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:39273]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_scope' from library 'work' [C:/linien-master/gateware/verilog/red_pitaya_scope.v:54]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/linien-master/gateware/verilog/red_pitaya_scope.v:606]
INFO: [Synth 8-6157] synthesizing module 'bus_clk_bridge' from library 'work' [C:/linien-master/gateware/verilog/bus_clk_bridge.v:38]
INFO: [Synth 8-6155] done synthesizing module 'bus_clk_bridge' from library 'work' (0#1) [C:/linien-master/gateware/verilog/bus_clk_bridge.v:38]
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_scope' from library 'work' (0#1) [C:/linien-master/gateware/verilog/red_pitaya_scope.v:54]
WARNING: [Synth 8-689] width (25) of port connection 'adc_a_i' does not match port width (14) of module 'red_pitaya_scope' [C:/linien-master/gateware/build/top.v:14464]
WARNING: [Synth 8-689] width (25) of port connection 'adc_a_q_i' does not match port width (14) of module 'red_pitaya_scope' [C:/linien-master/gateware/build/top.v:14465]
WARNING: [Synth 8-689] width (25) of port connection 'adc_b_i' does not match port width (14) of module 'red_pitaya_scope' [C:/linien-master/gateware/build/top.v:14466]
WARNING: [Synth 8-689] width (25) of port connection 'adc_b_q_i' does not match port width (14) of module 'red_pitaya_scope' [C:/linien-master/gateware/build/top.v:14467]
INFO: [Synth 8-6155] done synthesizing module 'top' from library 'work' (0#1) [C:/linien-master/gateware/build/top.v:2]
WARNING: [Synth 8-6014] Unused sequential element wr_wid_reg was removed.  [C:/linien-master/gateware/verilog/axi_slave.v:183]
WARNING: [Synth 8-6014] Unused sequential element axi_rvalid_o_reg was removed.  [C:/linien-master/gateware/verilog/axi_slave.v:208]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_EN in module/entity processing_system7_v5_4_processing_system7 does not have driver. [C:/linien-master/gateware/verilog/processing_system7_v5_4_processing_system7.v:212]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_ER in module/entity processing_system7_v5_4_processing_system7 does not have driver. [C:/linien-master/gateware/verilog/processing_system7_v5_4_processing_system7.v:213]
WARNING: [Synth 8-3848] Net ENET0_GMII_TXD in module/entity processing_system7_v5_4_processing_system7 does not have driver. [C:/linien-master/gateware/verilog/processing_system7_v5_4_processing_system7.v:229]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_EN in module/entity processing_system7_v5_4_processing_system7 does not have driver. [C:/linien-master/gateware/verilog/processing_system7_v5_4_processing_system7.v:243]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_ER in module/entity processing_system7_v5_4_processing_system7 does not have driver. [C:/linien-master/gateware/verilog/processing_system7_v5_4_processing_system7.v:244]
WARNING: [Synth 8-3848] Net ENET1_GMII_TXD in module/entity processing_system7_v5_4_processing_system7 does not have driver. [C:/linien-master/gateware/verilog/processing_system7_v5_4_processing_system7.v:258]
WARNING: [Synth 8-3848] Net TRACE_CTL_PIPE[0] in module/entity processing_system7_v5_4_processing_system7 does not have driver. [C:/linien-master/gateware/verilog/processing_system7_v5_4_processing_system7.v:1300]
WARNING: [Synth 8-3848] Net TRACE_DATA_PIPE[0] in module/entity processing_system7_v5_4_processing_system7 does not have driver. [C:/linien-master/gateware/verilog/processing_system7_v5_4_processing_system7.v:1301]
WARNING: [Synth 8-3848] Net TRACE_CLK_OUT in module/entity processing_system7_v5_4_processing_system7 does not have driver. [C:/linien-master/gateware/verilog/processing_system7_v5_4_processing_system7.v:405]
WARNING: [Synth 8-3848] Net ENET0_GMII_COL_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [C:/linien-master/gateware/verilog/processing_system7_v5_4_processing_system7.v:1048]
WARNING: [Synth 8-3848] Net ENET0_GMII_CRS_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [C:/linien-master/gateware/verilog/processing_system7_v5_4_processing_system7.v:1049]
WARNING: [Synth 8-3848] Net ENET0_GMII_RXD_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [C:/linien-master/gateware/verilog/processing_system7_v5_4_processing_system7.v:1052]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_DV_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [C:/linien-master/gateware/verilog/processing_system7_v5_4_processing_system7.v:1050]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_ER_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [C:/linien-master/gateware/verilog/processing_system7_v5_4_processing_system7.v:1051]
WARNING: [Synth 8-3848] Net ENET1_GMII_COL_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [C:/linien-master/gateware/verilog/processing_system7_v5_4_processing_system7.v:1057]
WARNING: [Synth 8-3848] Net ENET1_GMII_CRS_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [C:/linien-master/gateware/verilog/processing_system7_v5_4_processing_system7.v:1058]
WARNING: [Synth 8-3848] Net ENET1_GMII_RXD_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [C:/linien-master/gateware/verilog/processing_system7_v5_4_processing_system7.v:1061]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_DV_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [C:/linien-master/gateware/verilog/processing_system7_v5_4_processing_system7.v:1059]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_ER_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [C:/linien-master/gateware/verilog/processing_system7_v5_4_processing_system7.v:1060]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_ATID_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [C:/linien-master/gateware/verilog/processing_system7_v5_4_processing_system7.v:1070]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_DATA_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [C:/linien-master/gateware/verilog/processing_system7_v5_4_processing_system7.v:1068]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_VALID_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [C:/linien-master/gateware/verilog/processing_system7_v5_4_processing_system7.v:1069]
WARNING: [Synth 8-6014] Unused sequential element adc_b_raddr_reg was removed.  [C:/linien-master/gateware/verilog/red_pitaya_scope.v:321]
WARNING: [Synth 8-6014] Unused sequential element adc_a_q_raddr_reg was removed.  [C:/linien-master/gateware/verilog/red_pitaya_scope.v:322]
WARNING: [Synth 8-6014] Unused sequential element adc_b_q_raddr_reg was removed.  [C:/linien-master/gateware/verilog/red_pitaya_scope.v:323]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_slowchain_limitcsr_error_reg was removed.  [C:/linien-master/gateware/build/top.v:8361]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_mod_cordic5_reg was removed.  [C:/linien-master/gateware/build/top.v:3957]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_mod_cordic8_reg was removed.  [C:/linien-master/gateware/build/top.v:3958]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_limit_error_signal_limitcsr_error_reg was removed.  [C:/linien-master/gateware/build/top.v:8457]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_limit_fast1_limitcsr_error_reg was removed.  [C:/linien-master/gateware/build/top.v:8461]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_limit_fast2_limitcsr_error_reg was removed.  [C:/linien-master/gateware/build/top.v:8465]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_raw_acquisition_iir_error_reg was removed.  [C:/linien-master/gateware/build/top.v:8548]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_a_cordic8_reg was removed.  [C:/linien-master/gateware/build/top.v:4310]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_a_limitcsr0_limitcsr0_error0_reg was removed.  [C:/linien-master/gateware/build/top.v:8653]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_a_iir0_error0_reg was removed.  [C:/linien-master/gateware/build/top.v:8658]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_a_iir0_error1_reg was removed.  [C:/linien-master/gateware/build/top.v:8676]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_a_limitcsr0_limitcsr0_error1_reg was removed.  [C:/linien-master/gateware/build/top.v:8693]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_a_limitcsr1_limitcsr1_error0_reg was removed.  [C:/linien-master/gateware/build/top.v:8697]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_a_iir1_error0_reg was removed.  [C:/linien-master/gateware/build/top.v:8702]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_a_iir1_error1_reg was removed.  [C:/linien-master/gateware/build/top.v:8720]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_a_limitcsr1_limitcsr1_error1_reg was removed.  [C:/linien-master/gateware/build/top.v:8737]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_b_cordic8_reg was removed.  [C:/linien-master/gateware/build/top.v:4545]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_b_limitcsr0_limitcsr0_error0_reg was removed.  [C:/linien-master/gateware/build/top.v:8778]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_b_iir0_error0_reg was removed.  [C:/linien-master/gateware/build/top.v:8783]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_b_iir0_error1_reg was removed.  [C:/linien-master/gateware/build/top.v:8801]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_b_limitcsr0_limitcsr0_error1_reg was removed.  [C:/linien-master/gateware/build/top.v:8818]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_b_limitcsr1_limitcsr1_error0_reg was removed.  [C:/linien-master/gateware/build/top.v:8822]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_b_iir1_error0_reg was removed.  [C:/linien-master/gateware/build/top.v:8827]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_b_iir1_error1_reg was removed.  [C:/linien-master/gateware/build/top.v:8845]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_b_limitcsr1_limitcsr1_error1_reg was removed.  [C:/linien-master/gateware/build/top.v:8862]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_a_y_tap_re_reg was removed.  [C:/linien-master/gateware/build/top.v:9365]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_a_invert_re_reg was removed.  [C:/linien-master/gateware/build/top.v:9369]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_a_delay_re_reg was removed.  [C:/linien-master/gateware/build/top.v:9382]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_a_multiplier_re_reg was removed.  [C:/linien-master/gateware/build/top.v:9386]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_a_limitcsr0_min_re0_reg was removed.  [C:/linien-master/gateware/build/top.v:9399]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_a_limitcsr0_max_re0_reg was removed.  [C:/linien-master/gateware/build/top.v:9412]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_a_iir0_re0_reg was removed.  [C:/linien-master/gateware/build/top.v:9425]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_a_iir0_csrstorage0_re0_reg was removed.  [C:/linien-master/gateware/build/top.v:9438]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_a_iir0_csrstorage1_re0_reg was removed.  [C:/linien-master/gateware/build/top.v:9451]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_a_iir0_csrstorage2_re0_reg was removed.  [C:/linien-master/gateware/build/top.v:9464]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_a_iir0_re1_reg was removed.  [C:/linien-master/gateware/build/top.v:9477]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_a_iir0_csrstorage0_re1_reg was removed.  [C:/linien-master/gateware/build/top.v:9490]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_a_iir0_csrstorage1_re1_reg was removed.  [C:/linien-master/gateware/build/top.v:9503]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_a_iir0_csrstorage2_re1_reg was removed.  [C:/linien-master/gateware/build/top.v:9516]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_a_iir0_csrstorage3_re_reg was removed.  [C:/linien-master/gateware/build/top.v:9529]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_a_iir0_csrstorage4_re_reg was removed.  [C:/linien-master/gateware/build/top.v:9542]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_a_limitcsr0_min_re1_reg was removed.  [C:/linien-master/gateware/build/top.v:9555]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_a_limitcsr0_max_re1_reg was removed.  [C:/linien-master/gateware/build/top.v:9568]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_a_limitcsr1_min_re0_reg was removed.  [C:/linien-master/gateware/build/top.v:9581]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_a_limitcsr1_max_re0_reg was removed.  [C:/linien-master/gateware/build/top.v:9594]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_a_iir1_re0_reg was removed.  [C:/linien-master/gateware/build/top.v:9607]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_a_iir1_csrstorage3_re_reg was removed.  [C:/linien-master/gateware/build/top.v:9620]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_a_iir1_csrstorage4_re_reg was removed.  [C:/linien-master/gateware/build/top.v:9633]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_a_iir1_csrstorage5_re0_reg was removed.  [C:/linien-master/gateware/build/top.v:9646]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_a_iir1_re1_reg was removed.  [C:/linien-master/gateware/build/top.v:9659]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_a_iir1_csrstorage5_re1_reg was removed.  [C:/linien-master/gateware/build/top.v:9672]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_a_iir1_csrstorage6_re_reg was removed.  [C:/linien-master/gateware/build/top.v:9685]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_a_iir1_csrstorage7_re_reg was removed.  [C:/linien-master/gateware/build/top.v:9698]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_a_iir1_csrstorage8_re_reg was removed.  [C:/linien-master/gateware/build/top.v:9711]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_a_iir1_csrstorage9_re_reg was removed.  [C:/linien-master/gateware/build/top.v:9724]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_a_limitcsr1_min_re1_reg was removed.  [C:/linien-master/gateware/build/top.v:9737]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_a_limitcsr1_max_re1_reg was removed.  [C:/linien-master/gateware/build/top.v:9750]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_csrstorage8_re_reg was removed.  [C:/linien-master/gateware/build/top.v:9754]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_csrstorage9_re_reg was removed.  [C:/linien-master/gateware/build/top.v:9758]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_b_y_tap_re_reg was removed.  [C:/linien-master/gateware/build/top.v:10211]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_b_invert_re_reg was removed.  [C:/linien-master/gateware/build/top.v:10215]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_b_delay_re_reg was removed.  [C:/linien-master/gateware/build/top.v:10228]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_b_multiplier_re_reg was removed.  [C:/linien-master/gateware/build/top.v:10232]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_b_limitcsr0_min_re0_reg was removed.  [C:/linien-master/gateware/build/top.v:10245]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_b_limitcsr0_max_re0_reg was removed.  [C:/linien-master/gateware/build/top.v:10258]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_b_iir0_re0_reg was removed.  [C:/linien-master/gateware/build/top.v:10271]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_b_iir0_csrstorage0_re0_reg was removed.  [C:/linien-master/gateware/build/top.v:10284]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_b_iir0_csrstorage1_re0_reg was removed.  [C:/linien-master/gateware/build/top.v:10297]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_b_iir0_csrstorage2_re0_reg was removed.  [C:/linien-master/gateware/build/top.v:10310]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_b_iir0_re1_reg was removed.  [C:/linien-master/gateware/build/top.v:10323]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_b_iir0_csrstorage0_re1_reg was removed.  [C:/linien-master/gateware/build/top.v:10336]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_b_iir0_csrstorage1_re1_reg was removed.  [C:/linien-master/gateware/build/top.v:10349]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_b_iir0_csrstorage2_re1_reg was removed.  [C:/linien-master/gateware/build/top.v:10362]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_b_iir0_csrstorage3_re_reg was removed.  [C:/linien-master/gateware/build/top.v:10375]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_b_iir0_csrstorage4_re_reg was removed.  [C:/linien-master/gateware/build/top.v:10388]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_b_limitcsr0_min_re1_reg was removed.  [C:/linien-master/gateware/build/top.v:10401]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_b_limitcsr0_max_re1_reg was removed.  [C:/linien-master/gateware/build/top.v:10414]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_b_limitcsr1_min_re0_reg was removed.  [C:/linien-master/gateware/build/top.v:10427]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_b_limitcsr1_max_re0_reg was removed.  [C:/linien-master/gateware/build/top.v:10440]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_b_iir1_re0_reg was removed.  [C:/linien-master/gateware/build/top.v:10453]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_b_iir1_csrstorage3_re_reg was removed.  [C:/linien-master/gateware/build/top.v:10466]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_b_iir1_csrstorage4_re_reg was removed.  [C:/linien-master/gateware/build/top.v:10479]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_b_iir1_csrstorage5_re0_reg was removed.  [C:/linien-master/gateware/build/top.v:10492]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_b_iir1_re1_reg was removed.  [C:/linien-master/gateware/build/top.v:10505]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_b_iir1_csrstorage5_re1_reg was removed.  [C:/linien-master/gateware/build/top.v:10518]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_b_iir1_csrstorage6_re_reg was removed.  [C:/linien-master/gateware/build/top.v:10531]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_b_iir1_csrstorage7_re_reg was removed.  [C:/linien-master/gateware/build/top.v:10544]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_b_iir1_csrstorage8_re_reg was removed.  [C:/linien-master/gateware/build/top.v:10557]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_b_iir1_csrstorage9_re_reg was removed.  [C:/linien-master/gateware/build/top.v:10570]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_b_limitcsr1_min_re1_reg was removed.  [C:/linien-master/gateware/build/top.v:10583]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_fast_b_limitcsr1_max_re1_reg was removed.  [C:/linien-master/gateware/build/top.v:10596]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_csrstorage10_re_reg was removed.  [C:/linien-master/gateware/build/top.v:10600]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_csrstorage11_re_reg was removed.  [C:/linien-master/gateware/build/top.v:10604]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_gpio_n_outs_re_reg was removed.  [C:/linien-master/gateware/build/top.v:10679]
WARNING: [Synth 8-6014] Unused sequential element linienmodule_gpio_n_oes_re_reg was removed.  [C:/linien-master/gateware/build/top.v:10683]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design top has port adc_clk[1] driven by constant 1
WARNING: [Synth 8-3917] design top has port adc_clk[0] driven by constant 0
WARNING: [Synth 8-3917] design top has port adc_cdcs driven by constant 1
WARNING: [Synth 8-7129] Port sys_sel_i[3] in module bus_clk_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port sys_sel_i[2] in module bus_clk_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port sys_sel_i[1] in module bus_clk_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port sys_sel_i[0] in module bus_clk_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_TX_EN in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_TX_ER in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_TXD[7] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_TXD[6] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_TXD[5] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_TXD[4] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_TXD[3] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_TXD[2] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_TXD[1] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_TXD[0] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_TX_EN in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_TX_ER in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_TXD[7] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_TXD[6] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_TXD[5] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_TXD[4] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_TXD[3] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_TXD[2] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_TXD[1] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_TXD[0] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TRACE_CTL in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TRACE_DATA[31] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TRACE_DATA[30] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TRACE_DATA[29] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TRACE_DATA[28] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TRACE_DATA[27] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TRACE_DATA[26] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TRACE_DATA[25] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TRACE_DATA[24] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TRACE_DATA[23] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TRACE_DATA[22] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TRACE_DATA[21] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TRACE_DATA[20] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TRACE_DATA[19] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TRACE_DATA[18] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TRACE_DATA[17] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TRACE_DATA[16] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TRACE_DATA[15] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TRACE_DATA[14] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TRACE_DATA[13] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TRACE_DATA[12] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TRACE_DATA[11] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TRACE_DATA[10] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TRACE_DATA[9] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TRACE_DATA[8] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TRACE_DATA[7] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TRACE_DATA[6] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TRACE_DATA[5] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TRACE_DATA[4] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TRACE_DATA[3] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TRACE_DATA[2] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TRACE_DATA[1] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TRACE_DATA[0] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TRACE_CLK_OUT in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_COL in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_CRS in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RX_DV in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RX_ER in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[7] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[6] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[5] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[4] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[3] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[2] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[1] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[0] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_COL in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_CRS in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RX_DV in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RX_ER in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[7] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[6] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[5] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[4] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[3] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[2] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[1] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[0] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_GP0_ARSIZE[2] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_GP0_AWSIZE[2] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_GP1_ARSIZE[2] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_GP1_AWSIZE[2] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ACP_ARSIZE[2] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ACP_AWSIZE[2] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP0_ARSIZE[2] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP0_AWSIZE[2] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP1_ARSIZE[2] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP1_AWSIZE[2] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP2_ARSIZE[2] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP2_AWSIZE[2] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP3_ARSIZE[2] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP3_AWSIZE[2] in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FCLK_CLKTRIG3_N in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FCLK_CLKTRIG2_N in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FCLK_CLKTRIG1_N in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FCLK_CLKTRIG0_N in module processing_system7_v5_4_processing_system7 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1599.250 ; gain = 680.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1599.250 ; gain = 680.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1599.250 ; gain = 680.344
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.297 . Memory (MB): peak = 1599.250 ; gain = 0.000
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'XADC' of type 'XADC' is '7SERIES'; it is being changed to match the current FPGA architecture, 'ZYNQ'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/linien-master/gateware/build/top.xdc]
WARNING: [Vivado 12-627] No clocks matched 'clk125_p'. [C:/linien-master/gateware/build/top.xdc:368]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/linien-master/gateware/build/top.xdc:368]
WARNING: [Vivado 12-627] No clocks matched 'clk_fpga_0'. [C:/linien-master/gateware/build/top.xdc:368]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/linien-master/gateware/build/top.xdc:368]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks -include_generated_clocks clk125_p]'. [C:/linien-master/gateware/build/top.xdc:368]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [C:/linien-master/gateware/build/top.xdc:368]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks -include_generated_clocks clk_fpga_0]'. [C:/linien-master/gateware/build/top.xdc:368]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [C:/linien-master/gateware/build/top.xdc:368]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Constraints 18-4644] set_clock_groups: All clock groups specified are empty. Please specify atleast one clock group which is not empty. [C:/linien-master/gateware/build/top.xdc:368]
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}'. [C:/linien-master/gateware/build/top.xdc:374]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == PRE} -of [get_cells -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}]'. [C:/linien-master/gateware/build/top.xdc:374]
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {ars_ff1 == TRUE}'. [C:/linien-master/gateware/build/top.xdc:376]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == Q} -of [get_cells -filter {ars_ff1 == TRUE}]'. [C:/linien-master/gateware/build/top.xdc:376]
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {ars_ff2 == TRUE}'. [C:/linien-master/gateware/build/top.xdc:376]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == D} -of [get_cells -filter {ars_ff2 == TRUE}]'. [C:/linien-master/gateware/build/top.xdc:376]
Finished Parsing XDC File [C:/linien-master/gateware/build/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/linien-master/gateware/build/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/linien-master/gateware/verilog/system_processing_system7_0_0.xdc] for cell 'system_processing_system7_0_0/inst'
Finished Parsing XDC File [C:/linien-master/gateware/verilog/system_processing_system7_0_0.xdc] for cell 'system_processing_system7_0_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/linien-master/gateware/verilog/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1704.789 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  FD => FDRE: 1 instance 
  IBUFGDS => IBUFDS: 1 instance 
  PLLE2_BASE => PLLE2_ADV: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1704.789 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:26 . Memory (MB): peak = 1704.789 ; gain = 785.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:26 . Memory (MB): peak = 1704.789 ; gain = 785.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for system_processing_system7_0_0/inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:28 . Memory (MB): peak = 1704.789 ; gain = 785.883
---------------------------------------------------------------------------------
WARNING: [Synth 8-6430] The Block RAM "top/mod_sw_samples_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6430] The Block RAM "top/dynamic_delay_mem_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:38 . Memory (MB): peak = 1704.789 ; gain = 785.883
---------------------------------------------------------------------------------
RAM Pipeline Warning: Read Address Register Found For RAM mod_sw_samples_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM dynamic_delay_mem_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   84 Bit       Adders := 1     
	   3 Input   51 Bit       Adders := 1     
	   2 Input   50 Bit       Adders := 43    
	   2 Input   44 Bit       Adders := 1     
	   3 Input   37 Bit       Adders := 1     
	   3 Input   34 Bit       Adders := 1     
	   2 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 2     
	   2 Input   29 Bit       Adders := 1     
	   3 Input   29 Bit       Adders := 1     
	   3 Input   28 Bit       Adders := 4     
	   2 Input   28 Bit       Adders := 1     
	   3 Input   26 Bit       Adders := 1     
	   2 Input   26 Bit       Adders := 4     
	   3 Input   23 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 4     
	   5 Input   18 Bit       Adders := 2     
	   3 Input   17 Bit       Adders := 10    
	   4 Input   16 Bit       Adders := 4     
	   2 Input   15 Bit       Adders := 3     
	   3 Input   15 Bit       Adders := 3     
	   3 Input   14 Bit       Adders := 2     
	   2 Input   14 Bit       Adders := 3     
	   3 Input   13 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               84 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               51 Bit    Registers := 1     
	               50 Bit    Registers := 52    
	               43 Bit    Registers := 1     
	               34 Bit    Registers := 3     
	               32 Bit    Registers := 19    
	               30 Bit    Registers := 1     
	               28 Bit    Registers := 32    
	               27 Bit    Registers := 9     
	               25 Bit    Registers := 138   
	               23 Bit    Registers := 3     
	               20 Bit    Registers := 4     
	               18 Bit    Registers := 47    
	               17 Bit    Registers := 19    
	               16 Bit    Registers := 6     
	               15 Bit    Registers := 4     
	               14 Bit    Registers := 103   
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 8     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 65    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 16    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 20    
	                1 Bit    Registers := 63    
+---RAMs : 
	             224K Bit	(16384 X 14 bit)          RAMs := 4     
	             223K Bit	(8191 X 28 bit)          RAMs := 1     
	              14K Bit	(1024 X 14 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   43 Bit        Muxes := 2     
	   2 Input   36 Bit        Muxes := 2     
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 3     
	   2 Input   29 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 3     
	   2 Input   25 Bit        Muxes := 28    
	   3 Input   20 Bit        Muxes := 4     
	   2 Input   17 Bit        Muxes := 18    
	   2 Input   15 Bit        Muxes := 4     
	   2 Input   14 Bit        Muxes := 24    
	   3 Input   14 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   4 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 52    
	   7 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP linienmodule_fast_b_iir1_z20, operation Mode is: A2*B2.
DSP Report: register linienmodule_fast_b_iir1_z20 is absorbed into DSP linienmodule_fast_b_iir1_z20.
DSP Report: register linienmodule_fast_b_iir1_a10_reg is absorbed into DSP linienmodule_fast_b_iir1_z20.
DSP Report: operator linienmodule_fast_b_iir1_z20 is absorbed into DSP linienmodule_fast_b_iir1_z20.
DSP Report: operator linienmodule_fast_b_iir1_z20 is absorbed into DSP linienmodule_fast_b_iir1_z20.
DSP Report: Generating DSP linienmodule_fast_b_iir1_z20, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_fast_b_iir1_y0_reg is absorbed into DSP linienmodule_fast_b_iir1_z20.
DSP Report: register linienmodule_fast_b_iir1_a10_reg is absorbed into DSP linienmodule_fast_b_iir1_z20.
DSP Report: operator linienmodule_fast_b_iir1_z20 is absorbed into DSP linienmodule_fast_b_iir1_z20.
DSP Report: operator linienmodule_fast_b_iir1_z20 is absorbed into DSP linienmodule_fast_b_iir1_z20.
DSP Report: Generating DSP linienmodule_fast_a_iir1_z20, operation Mode is: A2*B2.
DSP Report: register linienmodule_fast_a_iir1_z30 is absorbed into DSP linienmodule_fast_a_iir1_z20.
DSP Report: register linienmodule_fast_a_iir1_a10_reg is absorbed into DSP linienmodule_fast_a_iir1_z20.
DSP Report: operator linienmodule_fast_a_iir1_z20 is absorbed into DSP linienmodule_fast_a_iir1_z20.
DSP Report: operator linienmodule_fast_a_iir1_z20 is absorbed into DSP linienmodule_fast_a_iir1_z20.
DSP Report: Generating DSP linienmodule_fast_a_iir1_z20, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_fast_a_iir1_y0_reg is absorbed into DSP linienmodule_fast_a_iir1_z20.
DSP Report: register linienmodule_fast_a_iir1_a10_reg is absorbed into DSP linienmodule_fast_a_iir1_z20.
DSP Report: operator linienmodule_fast_a_iir1_z20 is absorbed into DSP linienmodule_fast_a_iir1_z20.
DSP Report: operator linienmodule_fast_a_iir1_z20 is absorbed into DSP linienmodule_fast_a_iir1_z20.
DSP Report: Generating DSP linienmodule_fast_a_iir1_z70, operation Mode is: A2*B2.
DSP Report: register linienmodule_fast_a_iir1_z60 is absorbed into DSP linienmodule_fast_a_iir1_z70.
DSP Report: register linienmodule_fast_a_iir1_a11_reg is absorbed into DSP linienmodule_fast_a_iir1_z70.
DSP Report: operator linienmodule_fast_a_iir1_z70 is absorbed into DSP linienmodule_fast_a_iir1_z70.
DSP Report: operator linienmodule_fast_a_iir1_z70 is absorbed into DSP linienmodule_fast_a_iir1_z70.
DSP Report: Generating DSP linienmodule_fast_a_iir1_z70, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_fast_a_iir1_y2_reg is absorbed into DSP linienmodule_fast_a_iir1_z70.
DSP Report: register linienmodule_fast_a_iir1_a11_reg is absorbed into DSP linienmodule_fast_a_iir1_z70.
DSP Report: operator linienmodule_fast_a_iir1_z70 is absorbed into DSP linienmodule_fast_a_iir1_z70.
DSP Report: operator linienmodule_fast_a_iir1_z70 is absorbed into DSP linienmodule_fast_a_iir1_z70.
DSP Report: Generating DSP linienmodule_fast_a_iir1_z60, operation Mode is: A2*B2.
DSP Report: register linienmodule_fast_a_iir1_z60 is absorbed into DSP linienmodule_fast_a_iir1_z60.
DSP Report: register linienmodule_fast_a_iir1_a2_reg is absorbed into DSP linienmodule_fast_a_iir1_z60.
DSP Report: operator linienmodule_fast_a_iir1_z60 is absorbed into DSP linienmodule_fast_a_iir1_z60.
DSP Report: operator linienmodule_fast_a_iir1_z60 is absorbed into DSP linienmodule_fast_a_iir1_z60.
DSP Report: Generating DSP linienmodule_fast_a_iir1_z60, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_fast_a_iir1_y2_reg is absorbed into DSP linienmodule_fast_a_iir1_z60.
DSP Report: register linienmodule_fast_a_iir1_a2_reg is absorbed into DSP linienmodule_fast_a_iir1_z60.
DSP Report: operator linienmodule_fast_a_iir1_z60 is absorbed into DSP linienmodule_fast_a_iir1_z60.
DSP Report: operator linienmodule_fast_a_iir1_z60 is absorbed into DSP linienmodule_fast_a_iir1_z60.
DSP Report: Generating DSP linienmodule_fast_a_iir1_z50, operation Mode is: A2*B2.
DSP Report: register linienmodule_fast_a_iir1_z30 is absorbed into DSP linienmodule_fast_a_iir1_z50.
DSP Report: register linienmodule_fast_a_iir1_b01_reg is absorbed into DSP linienmodule_fast_a_iir1_z50.
DSP Report: operator linienmodule_fast_a_iir1_z50 is absorbed into DSP linienmodule_fast_a_iir1_z50.
DSP Report: operator linienmodule_fast_a_iir1_z50 is absorbed into DSP linienmodule_fast_a_iir1_z50.
DSP Report: Generating DSP linienmodule_fast_a_iir1_z50, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_fast_a_iir1_y0_reg is absorbed into DSP linienmodule_fast_a_iir1_z50.
DSP Report: register linienmodule_fast_a_iir1_b01_reg is absorbed into DSP linienmodule_fast_a_iir1_z50.
DSP Report: operator linienmodule_fast_a_iir1_z50 is absorbed into DSP linienmodule_fast_a_iir1_z50.
DSP Report: operator linienmodule_fast_a_iir1_z50 is absorbed into DSP linienmodule_fast_a_iir1_z50.
DSP Report: Generating DSP linienmodule_fast_a_iir1_z40, operation Mode is: A2*B2.
DSP Report: register linienmodule_fast_a_iir1_b11_reg is absorbed into DSP linienmodule_fast_a_iir1_z40.
DSP Report: register linienmodule_fast_a_iir1_z30 is absorbed into DSP linienmodule_fast_a_iir1_z40.
DSP Report: operator linienmodule_fast_a_iir1_z40 is absorbed into DSP linienmodule_fast_a_iir1_z40.
DSP Report: operator linienmodule_fast_a_iir1_z40 is absorbed into DSP linienmodule_fast_a_iir1_z40.
DSP Report: Generating DSP linienmodule_fast_a_iir1_z40, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register linienmodule_fast_a_iir1_b11_reg is absorbed into DSP linienmodule_fast_a_iir1_z40.
DSP Report: register linienmodule_fast_a_iir1_y0_reg is absorbed into DSP linienmodule_fast_a_iir1_z40.
DSP Report: operator linienmodule_fast_a_iir1_z40 is absorbed into DSP linienmodule_fast_a_iir1_z40.
DSP Report: operator linienmodule_fast_a_iir1_z40 is absorbed into DSP linienmodule_fast_a_iir1_z40.
DSP Report: Generating DSP linienmodule_fast_a_iir1_z30, operation Mode is: A2*B2.
DSP Report: register linienmodule_fast_a_iir1_b2_reg is absorbed into DSP linienmodule_fast_a_iir1_z30.
DSP Report: register linienmodule_fast_a_iir1_z30 is absorbed into DSP linienmodule_fast_a_iir1_z30.
DSP Report: operator linienmodule_fast_a_iir1_z30 is absorbed into DSP linienmodule_fast_a_iir1_z30.
DSP Report: operator linienmodule_fast_a_iir1_z30 is absorbed into DSP linienmodule_fast_a_iir1_z30.
DSP Report: Generating DSP linienmodule_fast_a_iir1_z30, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register linienmodule_fast_a_iir1_b2_reg is absorbed into DSP linienmodule_fast_a_iir1_z30.
DSP Report: register linienmodule_fast_a_iir1_y0_reg is absorbed into DSP linienmodule_fast_a_iir1_z30.
DSP Report: operator linienmodule_fast_a_iir1_z30 is absorbed into DSP linienmodule_fast_a_iir1_z30.
DSP Report: operator linienmodule_fast_a_iir1_z30 is absorbed into DSP linienmodule_fast_a_iir1_z30.
DSP Report: Generating DSP linienmodule_fast_a_iir0_z20, operation Mode is: A2*B2.
DSP Report: register linienmodule_fast_a_iir0_z30 is absorbed into DSP linienmodule_fast_a_iir0_z20.
DSP Report: register linienmodule_fast_a_iir0_a10_reg is absorbed into DSP linienmodule_fast_a_iir0_z20.
DSP Report: operator linienmodule_fast_a_iir0_z20 is absorbed into DSP linienmodule_fast_a_iir0_z20.
DSP Report: operator linienmodule_fast_a_iir0_z20 is absorbed into DSP linienmodule_fast_a_iir0_z20.
DSP Report: Generating DSP linienmodule_fast_a_iir0_z20, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_fast_a_iir0_y0_reg is absorbed into DSP linienmodule_fast_a_iir0_z20.
DSP Report: register linienmodule_fast_a_iir0_a10_reg is absorbed into DSP linienmodule_fast_a_iir0_z20.
DSP Report: operator linienmodule_fast_a_iir0_z20 is absorbed into DSP linienmodule_fast_a_iir0_z20.
DSP Report: operator linienmodule_fast_a_iir0_z20 is absorbed into DSP linienmodule_fast_a_iir0_z20.
DSP Report: Generating DSP linienmodule_fast_a_iir0_z10, operation Mode is: A2*B2.
DSP Report: register linienmodule_fast_a_iir0_z10 is absorbed into DSP linienmodule_fast_a_iir0_z10.
DSP Report: register linienmodule_fast_a_iir0_b00_reg is absorbed into DSP linienmodule_fast_a_iir0_z10.
DSP Report: operator linienmodule_fast_a_iir0_z10 is absorbed into DSP linienmodule_fast_a_iir0_z10.
DSP Report: operator linienmodule_fast_a_iir0_z10 is absorbed into DSP linienmodule_fast_a_iir0_z10.
DSP Report: Generating DSP linienmodule_fast_a_iir0_z10, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_fast_a_limitcsr0_limitcsr0_y0_reg is absorbed into DSP linienmodule_fast_a_iir0_z10.
DSP Report: register linienmodule_fast_a_iir0_b00_reg is absorbed into DSP linienmodule_fast_a_iir0_z10.
DSP Report: operator linienmodule_fast_a_iir0_z10 is absorbed into DSP linienmodule_fast_a_iir0_z10.
DSP Report: operator linienmodule_fast_a_iir0_z10 is absorbed into DSP linienmodule_fast_a_iir0_z10.
DSP Report: Generating DSP linienmodule_fast_a_iir0_z00, operation Mode is: A2*B2.
DSP Report: register linienmodule_fast_a_iir0_z00 is absorbed into DSP linienmodule_fast_a_iir0_z00.
DSP Report: register linienmodule_fast_a_iir0_b10_reg is absorbed into DSP linienmodule_fast_a_iir0_z00.
DSP Report: operator linienmodule_fast_a_iir0_z00 is absorbed into DSP linienmodule_fast_a_iir0_z00.
DSP Report: operator linienmodule_fast_a_iir0_z00 is absorbed into DSP linienmodule_fast_a_iir0_z00.
DSP Report: Generating DSP linienmodule_fast_a_iir0_z00, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_fast_a_limitcsr0_limitcsr0_y0_reg is absorbed into DSP linienmodule_fast_a_iir0_z00.
DSP Report: register linienmodule_fast_a_iir0_b10_reg is absorbed into DSP linienmodule_fast_a_iir0_z00.
DSP Report: operator linienmodule_fast_a_iir0_z00 is absorbed into DSP linienmodule_fast_a_iir0_z00.
DSP Report: operator linienmodule_fast_a_iir0_z00 is absorbed into DSP linienmodule_fast_a_iir0_z00.
DSP Report: Generating DSP linienmodule_fast_a_iir0_z70, operation Mode is: A2*B2.
DSP Report: register linienmodule_fast_a_iir0_z60 is absorbed into DSP linienmodule_fast_a_iir0_z70.
DSP Report: register linienmodule_fast_a_iir0_a11_reg is absorbed into DSP linienmodule_fast_a_iir0_z70.
DSP Report: operator linienmodule_fast_a_iir0_z70 is absorbed into DSP linienmodule_fast_a_iir0_z70.
DSP Report: operator linienmodule_fast_a_iir0_z70 is absorbed into DSP linienmodule_fast_a_iir0_z70.
DSP Report: Generating DSP linienmodule_fast_a_iir0_z70, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_fast_a_iir0_y2_reg is absorbed into DSP linienmodule_fast_a_iir0_z70.
DSP Report: register linienmodule_fast_a_iir0_a11_reg is absorbed into DSP linienmodule_fast_a_iir0_z70.
DSP Report: operator linienmodule_fast_a_iir0_z70 is absorbed into DSP linienmodule_fast_a_iir0_z70.
DSP Report: operator linienmodule_fast_a_iir0_z70 is absorbed into DSP linienmodule_fast_a_iir0_z70.
DSP Report: Generating DSP linienmodule_fast_a_iir0_z60, operation Mode is: A2*B2.
DSP Report: register linienmodule_fast_a_iir0_z60 is absorbed into DSP linienmodule_fast_a_iir0_z60.
DSP Report: register linienmodule_fast_a_iir0_a2_reg is absorbed into DSP linienmodule_fast_a_iir0_z60.
DSP Report: operator linienmodule_fast_a_iir0_z60 is absorbed into DSP linienmodule_fast_a_iir0_z60.
DSP Report: operator linienmodule_fast_a_iir0_z60 is absorbed into DSP linienmodule_fast_a_iir0_z60.
DSP Report: Generating DSP linienmodule_fast_a_iir0_z60, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_fast_a_iir0_y2_reg is absorbed into DSP linienmodule_fast_a_iir0_z60.
DSP Report: register linienmodule_fast_a_iir0_a2_reg is absorbed into DSP linienmodule_fast_a_iir0_z60.
DSP Report: operator linienmodule_fast_a_iir0_z60 is absorbed into DSP linienmodule_fast_a_iir0_z60.
DSP Report: operator linienmodule_fast_a_iir0_z60 is absorbed into DSP linienmodule_fast_a_iir0_z60.
DSP Report: Generating DSP linienmodule_fast_a_iir0_z50, operation Mode is: A2*B2.
DSP Report: register linienmodule_fast_a_iir0_z30 is absorbed into DSP linienmodule_fast_a_iir0_z50.
DSP Report: register linienmodule_fast_a_iir0_b01_reg is absorbed into DSP linienmodule_fast_a_iir0_z50.
DSP Report: operator linienmodule_fast_a_iir0_z50 is absorbed into DSP linienmodule_fast_a_iir0_z50.
DSP Report: operator linienmodule_fast_a_iir0_z50 is absorbed into DSP linienmodule_fast_a_iir0_z50.
DSP Report: Generating DSP linienmodule_fast_a_iir0_z50, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_fast_a_iir0_y0_reg is absorbed into DSP linienmodule_fast_a_iir0_z50.
DSP Report: register linienmodule_fast_a_iir0_b01_reg is absorbed into DSP linienmodule_fast_a_iir0_z50.
DSP Report: operator linienmodule_fast_a_iir0_z50 is absorbed into DSP linienmodule_fast_a_iir0_z50.
DSP Report: operator linienmodule_fast_a_iir0_z50 is absorbed into DSP linienmodule_fast_a_iir0_z50.
DSP Report: Generating DSP linienmodule_fast_a_iir0_z40, operation Mode is: A2*B2.
DSP Report: register linienmodule_fast_a_iir0_b11_reg is absorbed into DSP linienmodule_fast_a_iir0_z40.
DSP Report: register linienmodule_fast_a_iir0_z30 is absorbed into DSP linienmodule_fast_a_iir0_z40.
DSP Report: operator linienmodule_fast_a_iir0_z40 is absorbed into DSP linienmodule_fast_a_iir0_z40.
DSP Report: operator linienmodule_fast_a_iir0_z40 is absorbed into DSP linienmodule_fast_a_iir0_z40.
DSP Report: Generating DSP linienmodule_fast_a_iir0_z40, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register linienmodule_fast_a_iir0_b11_reg is absorbed into DSP linienmodule_fast_a_iir0_z40.
DSP Report: register linienmodule_fast_a_iir0_y0_reg is absorbed into DSP linienmodule_fast_a_iir0_z40.
DSP Report: operator linienmodule_fast_a_iir0_z40 is absorbed into DSP linienmodule_fast_a_iir0_z40.
DSP Report: operator linienmodule_fast_a_iir0_z40 is absorbed into DSP linienmodule_fast_a_iir0_z40.
DSP Report: Generating DSP linienmodule_fast_a_iir0_z30, operation Mode is: A2*B2.
DSP Report: register linienmodule_fast_a_iir0_b2_reg is absorbed into DSP linienmodule_fast_a_iir0_z30.
DSP Report: register linienmodule_fast_a_iir0_z30 is absorbed into DSP linienmodule_fast_a_iir0_z30.
DSP Report: operator linienmodule_fast_a_iir0_z30 is absorbed into DSP linienmodule_fast_a_iir0_z30.
DSP Report: operator linienmodule_fast_a_iir0_z30 is absorbed into DSP linienmodule_fast_a_iir0_z30.
DSP Report: Generating DSP linienmodule_fast_a_iir0_z30, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register linienmodule_fast_a_iir0_b2_reg is absorbed into DSP linienmodule_fast_a_iir0_z30.
DSP Report: register linienmodule_fast_a_iir0_y0_reg is absorbed into DSP linienmodule_fast_a_iir0_z30.
DSP Report: operator linienmodule_fast_a_iir0_z30 is absorbed into DSP linienmodule_fast_a_iir0_z30.
DSP Report: operator linienmodule_fast_a_iir0_z30 is absorbed into DSP linienmodule_fast_a_iir0_z30.
DSP Report: Generating DSP linienmodule_fast_b_iir1_z10, operation Mode is: A2*B2.
DSP Report: register linienmodule_fast_b_iir1_z10 is absorbed into DSP linienmodule_fast_b_iir1_z10.
DSP Report: register linienmodule_fast_b_iir1_b00_reg is absorbed into DSP linienmodule_fast_b_iir1_z10.
DSP Report: operator linienmodule_fast_b_iir1_z10 is absorbed into DSP linienmodule_fast_b_iir1_z10.
DSP Report: operator linienmodule_fast_b_iir1_z10 is absorbed into DSP linienmodule_fast_b_iir1_z10.
DSP Report: Generating DSP linienmodule_fast_b_iir1_z10, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_fast_b_limitcsr1_limitcsr1_y0_reg is absorbed into DSP linienmodule_fast_b_iir1_z10.
DSP Report: register linienmodule_fast_b_iir1_b00_reg is absorbed into DSP linienmodule_fast_b_iir1_z10.
DSP Report: operator linienmodule_fast_b_iir1_z10 is absorbed into DSP linienmodule_fast_b_iir1_z10.
DSP Report: operator linienmodule_fast_b_iir1_z10 is absorbed into DSP linienmodule_fast_b_iir1_z10.
DSP Report: Generating DSP linienmodule_fast_b_iir1_z00, operation Mode is: A2*B2.
DSP Report: register linienmodule_fast_b_iir1_z00 is absorbed into DSP linienmodule_fast_b_iir1_z00.
DSP Report: register linienmodule_fast_b_iir1_b10_reg is absorbed into DSP linienmodule_fast_b_iir1_z00.
DSP Report: operator linienmodule_fast_b_iir1_z00 is absorbed into DSP linienmodule_fast_b_iir1_z00.
DSP Report: operator linienmodule_fast_b_iir1_z00 is absorbed into DSP linienmodule_fast_b_iir1_z00.
DSP Report: Generating DSP linienmodule_fast_b_iir1_z00, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_fast_b_limitcsr1_limitcsr1_y0_reg is absorbed into DSP linienmodule_fast_b_iir1_z00.
DSP Report: register linienmodule_fast_b_iir1_b10_reg is absorbed into DSP linienmodule_fast_b_iir1_z00.
DSP Report: operator linienmodule_fast_b_iir1_z00 is absorbed into DSP linienmodule_fast_b_iir1_z00.
DSP Report: operator linienmodule_fast_b_iir1_z00 is absorbed into DSP linienmodule_fast_b_iir1_z00.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator linienmodule_pid_kp_mult is absorbed into DSP p_1_out.
DSP Report: operator linienmodule_pid_kp_mult is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator linienmodule_pid_kd_mult is absorbed into DSP p_1_out.
DSP Report: operator linienmodule_pid_kd_mult is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator linienmodule_pid_ki_mult0 is absorbed into DSP p_1_out.
DSP Report: operator linienmodule_pid_ki_mult0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP linienmodule_mixed2, operation Mode is: (0 or C')+(A2*B or 0).
DSP Report: register linienmodule_fast_a_limitcsr0_limitcsr0_y1_reg is absorbed into DSP linienmodule_mixed2.
DSP Report: register linienmodule_mixed2 is absorbed into DSP linienmodule_mixed2.
DSP Report: operator linienmodule_mixed2 is absorbed into DSP linienmodule_mixed2.
DSP Report: Generating DSP linienmodule_mixed2, operation Mode is: (A2*B or 0).
DSP Report: register linienmodule_fast_b_limitcsr0_limitcsr0_y1_reg is absorbed into DSP linienmodule_mixed2.
DSP Report: operator linienmodule_mixed2 is absorbed into DSP linienmodule_mixed2.
DSP Report: Generating DSP O221, operation Mode is: PCIN+A2:B+C.
DSP Report: register O221 is absorbed into DSP O221.
DSP Report: operator O221 is absorbed into DSP O221.
DSP Report: Generating DSP linienmodule_fast_b_iir1_z40, operation Mode is: A2*B2.
DSP Report: register linienmodule_fast_b_iir1_z20 is absorbed into DSP linienmodule_fast_b_iir1_z40.
DSP Report: register linienmodule_fast_b_iir1_b11_reg is absorbed into DSP linienmodule_fast_b_iir1_z40.
DSP Report: operator linienmodule_fast_b_iir1_z40 is absorbed into DSP linienmodule_fast_b_iir1_z40.
DSP Report: operator linienmodule_fast_b_iir1_z40 is absorbed into DSP linienmodule_fast_b_iir1_z40.
DSP Report: Generating DSP linienmodule_fast_b_iir1_z40, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_fast_b_iir1_y0_reg is absorbed into DSP linienmodule_fast_b_iir1_z40.
DSP Report: register linienmodule_fast_b_iir1_b11_reg is absorbed into DSP linienmodule_fast_b_iir1_z40.
DSP Report: operator linienmodule_fast_b_iir1_z40 is absorbed into DSP linienmodule_fast_b_iir1_z40.
DSP Report: operator linienmodule_fast_b_iir1_z40 is absorbed into DSP linienmodule_fast_b_iir1_z40.
WARNING: [Synth 8-3936] Found unconnected internal register 'i_bridge/addr_o_reg' and it is trimmed from '32' to '20' bits. [C:/linien-master/gateware/verilog/bus_clk_bridge.v:90]
WARNING: [Synth 8-3936] Found unconnected internal register 'bus_clk_bridge/wdata_o_reg' and it is trimmed from '32' to '8' bits. [C:/linien-master/gateware/verilog/bus_clk_bridge.v:91]
WARNING: [Synth 8-3936] Found unconnected internal register 'bus_clk_bridge/addr_o_reg' and it is trimmed from '32' to '16' bits. [C:/linien-master/gateware/verilog/bus_clk_bridge.v:90]
DSP Report: Generating DSP linienmodule_fast_b_iir1_z70, operation Mode is: A2*B2.
DSP Report: register linienmodule_fast_b_iir1_z70 is absorbed into DSP linienmodule_fast_b_iir1_z70.
DSP Report: register linienmodule_fast_b_iir1_a11_reg is absorbed into DSP linienmodule_fast_b_iir1_z70.
DSP Report: operator linienmodule_fast_b_iir1_z70 is absorbed into DSP linienmodule_fast_b_iir1_z70.
DSP Report: operator linienmodule_fast_b_iir1_z70 is absorbed into DSP linienmodule_fast_b_iir1_z70.
DSP Report: Generating DSP linienmodule_fast_b_iir1_z70, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_fast_b_iir1_y2_reg is absorbed into DSP linienmodule_fast_b_iir1_z70.
DSP Report: register linienmodule_fast_b_iir1_a11_reg is absorbed into DSP linienmodule_fast_b_iir1_z70.
DSP Report: operator linienmodule_fast_b_iir1_z70 is absorbed into DSP linienmodule_fast_b_iir1_z70.
DSP Report: operator linienmodule_fast_b_iir1_z70 is absorbed into DSP linienmodule_fast_b_iir1_z70.
DSP Report: Generating DSP linienmodule_fast_b_iir1_z60, operation Mode is: A2*B2.
DSP Report: register linienmodule_fast_b_iir1_z70 is absorbed into DSP linienmodule_fast_b_iir1_z60.
DSP Report: register linienmodule_fast_b_iir1_a2_reg is absorbed into DSP linienmodule_fast_b_iir1_z60.
DSP Report: operator linienmodule_fast_b_iir1_z60 is absorbed into DSP linienmodule_fast_b_iir1_z60.
DSP Report: operator linienmodule_fast_b_iir1_z60 is absorbed into DSP linienmodule_fast_b_iir1_z60.
DSP Report: Generating DSP linienmodule_fast_b_iir1_z60, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_fast_b_iir1_y2_reg is absorbed into DSP linienmodule_fast_b_iir1_z60.
DSP Report: register linienmodule_fast_b_iir1_a2_reg is absorbed into DSP linienmodule_fast_b_iir1_z60.
DSP Report: operator linienmodule_fast_b_iir1_z60 is absorbed into DSP linienmodule_fast_b_iir1_z60.
DSP Report: operator linienmodule_fast_b_iir1_z60 is absorbed into DSP linienmodule_fast_b_iir1_z60.
DSP Report: Generating DSP linienmodule_fast_b_iir1_z50, operation Mode is: A2*B2.
DSP Report: register linienmodule_fast_b_iir1_z50 is absorbed into DSP linienmodule_fast_b_iir1_z50.
DSP Report: register linienmodule_fast_b_iir1_b01_reg is absorbed into DSP linienmodule_fast_b_iir1_z50.
DSP Report: operator linienmodule_fast_b_iir1_z50 is absorbed into DSP linienmodule_fast_b_iir1_z50.
DSP Report: operator linienmodule_fast_b_iir1_z50 is absorbed into DSP linienmodule_fast_b_iir1_z50.
DSP Report: Generating DSP linienmodule_fast_b_iir1_z50, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_fast_b_iir1_y0_reg is absorbed into DSP linienmodule_fast_b_iir1_z50.
DSP Report: register linienmodule_fast_b_iir1_b01_reg is absorbed into DSP linienmodule_fast_b_iir1_z50.
DSP Report: operator linienmodule_fast_b_iir1_z50 is absorbed into DSP linienmodule_fast_b_iir1_z50.
DSP Report: operator linienmodule_fast_b_iir1_z50 is absorbed into DSP linienmodule_fast_b_iir1_z50.
DSP Report: Generating DSP linienmodule_fast_b_iir1_z30, operation Mode is: A2*B2.
DSP Report: register linienmodule_fast_b_iir1_z30 is absorbed into DSP linienmodule_fast_b_iir1_z30.
DSP Report: register linienmodule_fast_b_iir1_b2_reg is absorbed into DSP linienmodule_fast_b_iir1_z30.
DSP Report: operator linienmodule_fast_b_iir1_z30 is absorbed into DSP linienmodule_fast_b_iir1_z30.
DSP Report: operator linienmodule_fast_b_iir1_z30 is absorbed into DSP linienmodule_fast_b_iir1_z30.
DSP Report: Generating DSP linienmodule_fast_b_iir1_z30, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_fast_b_iir1_y0_reg is absorbed into DSP linienmodule_fast_b_iir1_z30.
DSP Report: register linienmodule_fast_b_iir1_b2_reg is absorbed into DSP linienmodule_fast_b_iir1_z30.
DSP Report: operator linienmodule_fast_b_iir1_z30 is absorbed into DSP linienmodule_fast_b_iir1_z30.
DSP Report: operator linienmodule_fast_b_iir1_z30 is absorbed into DSP linienmodule_fast_b_iir1_z30.
DSP Report: Generating DSP linienmodule_fast_b_iir0_z20, operation Mode is: A2*B2.
DSP Report: register linienmodule_fast_b_iir0_z50 is absorbed into DSP linienmodule_fast_b_iir0_z20.
DSP Report: register linienmodule_fast_b_iir0_a10_reg is absorbed into DSP linienmodule_fast_b_iir0_z20.
DSP Report: operator linienmodule_fast_b_iir0_z20 is absorbed into DSP linienmodule_fast_b_iir0_z20.
DSP Report: operator linienmodule_fast_b_iir0_z20 is absorbed into DSP linienmodule_fast_b_iir0_z20.
DSP Report: Generating DSP linienmodule_fast_b_iir0_z20, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_fast_b_iir0_y0_reg is absorbed into DSP linienmodule_fast_b_iir0_z20.
DSP Report: register linienmodule_fast_b_iir0_a10_reg is absorbed into DSP linienmodule_fast_b_iir0_z20.
DSP Report: operator linienmodule_fast_b_iir0_z20 is absorbed into DSP linienmodule_fast_b_iir0_z20.
DSP Report: operator linienmodule_fast_b_iir0_z20 is absorbed into DSP linienmodule_fast_b_iir0_z20.
DSP Report: Generating DSP linienmodule_fast_b_iir0_z10, operation Mode is: A2*B2.
DSP Report: register linienmodule_fast_b_iir0_z10 is absorbed into DSP linienmodule_fast_b_iir0_z10.
DSP Report: register linienmodule_fast_b_iir0_b00_reg is absorbed into DSP linienmodule_fast_b_iir0_z10.
DSP Report: operator linienmodule_fast_b_iir0_z10 is absorbed into DSP linienmodule_fast_b_iir0_z10.
DSP Report: operator linienmodule_fast_b_iir0_z10 is absorbed into DSP linienmodule_fast_b_iir0_z10.
DSP Report: Generating DSP linienmodule_fast_b_iir0_z10, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_fast_b_limitcsr0_limitcsr0_y0_reg is absorbed into DSP linienmodule_fast_b_iir0_z10.
DSP Report: register linienmodule_fast_b_iir0_b00_reg is absorbed into DSP linienmodule_fast_b_iir0_z10.
DSP Report: operator linienmodule_fast_b_iir0_z10 is absorbed into DSP linienmodule_fast_b_iir0_z10.
DSP Report: operator linienmodule_fast_b_iir0_z10 is absorbed into DSP linienmodule_fast_b_iir0_z10.
DSP Report: Generating DSP linienmodule_fast_b_iir0_z00, operation Mode is: A2*B2.
DSP Report: register linienmodule_fast_b_iir0_z00 is absorbed into DSP linienmodule_fast_b_iir0_z00.
DSP Report: register linienmodule_fast_b_iir0_b10_reg is absorbed into DSP linienmodule_fast_b_iir0_z00.
DSP Report: operator linienmodule_fast_b_iir0_z00 is absorbed into DSP linienmodule_fast_b_iir0_z00.
DSP Report: operator linienmodule_fast_b_iir0_z00 is absorbed into DSP linienmodule_fast_b_iir0_z00.
DSP Report: Generating DSP linienmodule_fast_b_iir0_z00, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_fast_b_limitcsr0_limitcsr0_y0_reg is absorbed into DSP linienmodule_fast_b_iir0_z00.
DSP Report: register linienmodule_fast_b_iir0_b10_reg is absorbed into DSP linienmodule_fast_b_iir0_z00.
DSP Report: operator linienmodule_fast_b_iir0_z00 is absorbed into DSP linienmodule_fast_b_iir0_z00.
DSP Report: operator linienmodule_fast_b_iir0_z00 is absorbed into DSP linienmodule_fast_b_iir0_z00.
DSP Report: Generating DSP linienmodule_fast_b_iir0_z70, operation Mode is: A2*B2.
DSP Report: register linienmodule_fast_b_iir0_z70 is absorbed into DSP linienmodule_fast_b_iir0_z70.
DSP Report: register linienmodule_fast_b_iir0_a11_reg is absorbed into DSP linienmodule_fast_b_iir0_z70.
DSP Report: operator linienmodule_fast_b_iir0_z70 is absorbed into DSP linienmodule_fast_b_iir0_z70.
DSP Report: operator linienmodule_fast_b_iir0_z70 is absorbed into DSP linienmodule_fast_b_iir0_z70.
DSP Report: Generating DSP linienmodule_fast_b_iir0_z70, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_fast_b_iir0_y2_reg is absorbed into DSP linienmodule_fast_b_iir0_z70.
DSP Report: register linienmodule_fast_b_iir0_a11_reg is absorbed into DSP linienmodule_fast_b_iir0_z70.
DSP Report: operator linienmodule_fast_b_iir0_z70 is absorbed into DSP linienmodule_fast_b_iir0_z70.
DSP Report: operator linienmodule_fast_b_iir0_z70 is absorbed into DSP linienmodule_fast_b_iir0_z70.
DSP Report: Generating DSP linienmodule_fast_b_iir0_z60, operation Mode is: A2*B2.
DSP Report: register linienmodule_fast_b_iir0_z70 is absorbed into DSP linienmodule_fast_b_iir0_z60.
DSP Report: register linienmodule_fast_b_iir0_a2_reg is absorbed into DSP linienmodule_fast_b_iir0_z60.
DSP Report: operator linienmodule_fast_b_iir0_z60 is absorbed into DSP linienmodule_fast_b_iir0_z60.
DSP Report: operator linienmodule_fast_b_iir0_z60 is absorbed into DSP linienmodule_fast_b_iir0_z60.
DSP Report: Generating DSP linienmodule_fast_b_iir0_z60, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_fast_b_iir0_y2_reg is absorbed into DSP linienmodule_fast_b_iir0_z60.
DSP Report: register linienmodule_fast_b_iir0_a2_reg is absorbed into DSP linienmodule_fast_b_iir0_z60.
DSP Report: operator linienmodule_fast_b_iir0_z60 is absorbed into DSP linienmodule_fast_b_iir0_z60.
DSP Report: operator linienmodule_fast_b_iir0_z60 is absorbed into DSP linienmodule_fast_b_iir0_z60.
DSP Report: Generating DSP linienmodule_fast_b_iir0_z50, operation Mode is: A2*B2.
DSP Report: register linienmodule_fast_b_iir0_z50 is absorbed into DSP linienmodule_fast_b_iir0_z50.
DSP Report: register linienmodule_fast_b_iir0_b01_reg is absorbed into DSP linienmodule_fast_b_iir0_z50.
DSP Report: operator linienmodule_fast_b_iir0_z50 is absorbed into DSP linienmodule_fast_b_iir0_z50.
DSP Report: operator linienmodule_fast_b_iir0_z50 is absorbed into DSP linienmodule_fast_b_iir0_z50.
DSP Report: Generating DSP linienmodule_fast_b_iir0_z50, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_fast_b_iir0_y0_reg is absorbed into DSP linienmodule_fast_b_iir0_z50.
DSP Report: register linienmodule_fast_b_iir0_b01_reg is absorbed into DSP linienmodule_fast_b_iir0_z50.
DSP Report: operator linienmodule_fast_b_iir0_z50 is absorbed into DSP linienmodule_fast_b_iir0_z50.
DSP Report: operator linienmodule_fast_b_iir0_z50 is absorbed into DSP linienmodule_fast_b_iir0_z50.
DSP Report: Generating DSP linienmodule_fast_b_iir0_z40, operation Mode is: A2*B2.
DSP Report: register linienmodule_fast_b_iir0_b11_reg is absorbed into DSP linienmodule_fast_b_iir0_z40.
DSP Report: register linienmodule_fast_b_iir0_z50 is absorbed into DSP linienmodule_fast_b_iir0_z40.
DSP Report: operator linienmodule_fast_b_iir0_z40 is absorbed into DSP linienmodule_fast_b_iir0_z40.
DSP Report: operator linienmodule_fast_b_iir0_z40 is absorbed into DSP linienmodule_fast_b_iir0_z40.
DSP Report: Generating DSP linienmodule_fast_b_iir0_z40, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register linienmodule_fast_b_iir0_b11_reg is absorbed into DSP linienmodule_fast_b_iir0_z40.
DSP Report: register linienmodule_fast_b_iir0_y0_reg is absorbed into DSP linienmodule_fast_b_iir0_z40.
DSP Report: operator linienmodule_fast_b_iir0_z40 is absorbed into DSP linienmodule_fast_b_iir0_z40.
DSP Report: operator linienmodule_fast_b_iir0_z40 is absorbed into DSP linienmodule_fast_b_iir0_z40.
DSP Report: Generating DSP linienmodule_fast_b_iir0_z30, operation Mode is: A2*B2.
DSP Report: register linienmodule_fast_b_iir0_b2_reg is absorbed into DSP linienmodule_fast_b_iir0_z30.
DSP Report: register linienmodule_fast_b_iir0_z50 is absorbed into DSP linienmodule_fast_b_iir0_z30.
DSP Report: operator linienmodule_fast_b_iir0_z30 is absorbed into DSP linienmodule_fast_b_iir0_z30.
DSP Report: operator linienmodule_fast_b_iir0_z30 is absorbed into DSP linienmodule_fast_b_iir0_z30.
DSP Report: Generating DSP linienmodule_fast_b_iir0_z30, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register linienmodule_fast_b_iir0_b2_reg is absorbed into DSP linienmodule_fast_b_iir0_z30.
DSP Report: register linienmodule_fast_b_iir0_y0_reg is absorbed into DSP linienmodule_fast_b_iir0_z30.
DSP Report: operator linienmodule_fast_b_iir0_z30 is absorbed into DSP linienmodule_fast_b_iir0_z30.
DSP Report: operator linienmodule_fast_b_iir0_z30 is absorbed into DSP linienmodule_fast_b_iir0_z30.
DSP Report: Generating DSP linienmodule_fast_a_iir1_z10, operation Mode is: A2*B2.
DSP Report: register linienmodule_fast_a_iir1_z10 is absorbed into DSP linienmodule_fast_a_iir1_z10.
DSP Report: register linienmodule_fast_a_iir1_b00_reg is absorbed into DSP linienmodule_fast_a_iir1_z10.
DSP Report: operator linienmodule_fast_a_iir1_z10 is absorbed into DSP linienmodule_fast_a_iir1_z10.
DSP Report: operator linienmodule_fast_a_iir1_z10 is absorbed into DSP linienmodule_fast_a_iir1_z10.
DSP Report: Generating DSP linienmodule_fast_a_iir1_z10, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_fast_a_limitcsr1_limitcsr1_y0_reg is absorbed into DSP linienmodule_fast_a_iir1_z10.
DSP Report: register linienmodule_fast_a_iir1_b00_reg is absorbed into DSP linienmodule_fast_a_iir1_z10.
DSP Report: operator linienmodule_fast_a_iir1_z10 is absorbed into DSP linienmodule_fast_a_iir1_z10.
DSP Report: operator linienmodule_fast_a_iir1_z10 is absorbed into DSP linienmodule_fast_a_iir1_z10.
DSP Report: Generating DSP linienmodule_fast_a_iir1_z00, operation Mode is: A2*B2.
DSP Report: register linienmodule_fast_a_iir1_z00 is absorbed into DSP linienmodule_fast_a_iir1_z00.
DSP Report: register linienmodule_fast_a_iir1_b10_reg is absorbed into DSP linienmodule_fast_a_iir1_z00.
DSP Report: operator linienmodule_fast_a_iir1_z00 is absorbed into DSP linienmodule_fast_a_iir1_z00.
DSP Report: operator linienmodule_fast_a_iir1_z00 is absorbed into DSP linienmodule_fast_a_iir1_z00.
DSP Report: Generating DSP linienmodule_fast_a_iir1_z00, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_fast_a_limitcsr1_limitcsr1_y0_reg is absorbed into DSP linienmodule_fast_a_iir1_z00.
DSP Report: register linienmodule_fast_a_iir1_b10_reg is absorbed into DSP linienmodule_fast_a_iir1_z00.
DSP Report: operator linienmodule_fast_a_iir1_z00 is absorbed into DSP linienmodule_fast_a_iir1_z00.
DSP Report: operator linienmodule_fast_a_iir1_z00 is absorbed into DSP linienmodule_fast_a_iir1_z00.
DSP Report: Generating DSP linienmodule_raw_acquisition_iir_z100, operation Mode is: A2*B2.
DSP Report: register linienmodule_raw_acquisition_iir_z60 is absorbed into DSP linienmodule_raw_acquisition_iir_z100.
DSP Report: register linienmodule_raw_acquisition_iir_a1_reg is absorbed into DSP linienmodule_raw_acquisition_iir_z100.
DSP Report: operator linienmodule_raw_acquisition_iir_z100 is absorbed into DSP linienmodule_raw_acquisition_iir_z100.
DSP Report: operator linienmodule_raw_acquisition_iir_z100 is absorbed into DSP linienmodule_raw_acquisition_iir_z100.
DSP Report: Generating DSP linienmodule_raw_acquisition_iir_z100, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_raw_acquisition_iir_y0_reg is absorbed into DSP linienmodule_raw_acquisition_iir_z100.
DSP Report: register linienmodule_raw_acquisition_iir_a1_reg is absorbed into DSP linienmodule_raw_acquisition_iir_z100.
DSP Report: operator linienmodule_raw_acquisition_iir_z100 is absorbed into DSP linienmodule_raw_acquisition_iir_z100.
DSP Report: operator linienmodule_raw_acquisition_iir_z100 is absorbed into DSP linienmodule_raw_acquisition_iir_z100.
DSP Report: Generating DSP linienmodule_raw_acquisition_iir_z90, operation Mode is: A2*B2.
DSP Report: register linienmodule_raw_acquisition_iir_z60 is absorbed into DSP linienmodule_raw_acquisition_iir_z90.
DSP Report: register linienmodule_raw_acquisition_iir_a2_reg is absorbed into DSP linienmodule_raw_acquisition_iir_z90.
DSP Report: operator linienmodule_raw_acquisition_iir_z90 is absorbed into DSP linienmodule_raw_acquisition_iir_z90.
DSP Report: operator linienmodule_raw_acquisition_iir_z90 is absorbed into DSP linienmodule_raw_acquisition_iir_z90.
DSP Report: Generating DSP linienmodule_raw_acquisition_iir_z90, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_raw_acquisition_iir_y0_reg is absorbed into DSP linienmodule_raw_acquisition_iir_z90.
DSP Report: register linienmodule_raw_acquisition_iir_a2_reg is absorbed into DSP linienmodule_raw_acquisition_iir_z90.
DSP Report: operator linienmodule_raw_acquisition_iir_z90 is absorbed into DSP linienmodule_raw_acquisition_iir_z90.
DSP Report: operator linienmodule_raw_acquisition_iir_z90 is absorbed into DSP linienmodule_raw_acquisition_iir_z90.
DSP Report: Generating DSP linienmodule_raw_acquisition_iir_z80, operation Mode is: A2*B2.
DSP Report: register linienmodule_raw_acquisition_iir_a3_reg is absorbed into DSP linienmodule_raw_acquisition_iir_z80.
DSP Report: register linienmodule_raw_acquisition_iir_z60 is absorbed into DSP linienmodule_raw_acquisition_iir_z80.
DSP Report: operator linienmodule_raw_acquisition_iir_z80 is absorbed into DSP linienmodule_raw_acquisition_iir_z80.
DSP Report: operator linienmodule_raw_acquisition_iir_z80 is absorbed into DSP linienmodule_raw_acquisition_iir_z80.
DSP Report: Generating DSP linienmodule_raw_acquisition_iir_z80, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register linienmodule_raw_acquisition_iir_a3_reg is absorbed into DSP linienmodule_raw_acquisition_iir_z80.
DSP Report: register linienmodule_raw_acquisition_iir_y0_reg is absorbed into DSP linienmodule_raw_acquisition_iir_z80.
DSP Report: operator linienmodule_raw_acquisition_iir_z80 is absorbed into DSP linienmodule_raw_acquisition_iir_z80.
DSP Report: operator linienmodule_raw_acquisition_iir_z80 is absorbed into DSP linienmodule_raw_acquisition_iir_z80.
DSP Report: Generating DSP linienmodule_raw_acquisition_iir_z70, operation Mode is: A2*B2.
DSP Report: register linienmodule_raw_acquisition_iir_a4_reg is absorbed into DSP linienmodule_raw_acquisition_iir_z70.
DSP Report: register linienmodule_raw_acquisition_iir_z60 is absorbed into DSP linienmodule_raw_acquisition_iir_z70.
DSP Report: operator linienmodule_raw_acquisition_iir_z70 is absorbed into DSP linienmodule_raw_acquisition_iir_z70.
DSP Report: operator linienmodule_raw_acquisition_iir_z70 is absorbed into DSP linienmodule_raw_acquisition_iir_z70.
DSP Report: Generating DSP linienmodule_raw_acquisition_iir_z70, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register linienmodule_raw_acquisition_iir_a4_reg is absorbed into DSP linienmodule_raw_acquisition_iir_z70.
DSP Report: register linienmodule_raw_acquisition_iir_y0_reg is absorbed into DSP linienmodule_raw_acquisition_iir_z70.
DSP Report: operator linienmodule_raw_acquisition_iir_z70 is absorbed into DSP linienmodule_raw_acquisition_iir_z70.
DSP Report: operator linienmodule_raw_acquisition_iir_z70 is absorbed into DSP linienmodule_raw_acquisition_iir_z70.
DSP Report: Generating DSP linienmodule_raw_acquisition_iir_z60, operation Mode is: A2*B2.
DSP Report: register linienmodule_raw_acquisition_iir_a5_reg is absorbed into DSP linienmodule_raw_acquisition_iir_z60.
DSP Report: register linienmodule_raw_acquisition_iir_z60 is absorbed into DSP linienmodule_raw_acquisition_iir_z60.
DSP Report: operator linienmodule_raw_acquisition_iir_z60 is absorbed into DSP linienmodule_raw_acquisition_iir_z60.
DSP Report: operator linienmodule_raw_acquisition_iir_z60 is absorbed into DSP linienmodule_raw_acquisition_iir_z60.
DSP Report: Generating DSP linienmodule_raw_acquisition_iir_z60, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register linienmodule_raw_acquisition_iir_a5_reg is absorbed into DSP linienmodule_raw_acquisition_iir_z60.
DSP Report: register linienmodule_raw_acquisition_iir_y0_reg is absorbed into DSP linienmodule_raw_acquisition_iir_z60.
DSP Report: operator linienmodule_raw_acquisition_iir_z60 is absorbed into DSP linienmodule_raw_acquisition_iir_z60.
DSP Report: operator linienmodule_raw_acquisition_iir_z60 is absorbed into DSP linienmodule_raw_acquisition_iir_z60.
DSP Report: Generating DSP linienmodule_raw_acquisition_iir_z50, operation Mode is: A2*B2.
DSP Report: register linienmodule_raw_acquisition_iir_z50 is absorbed into DSP linienmodule_raw_acquisition_iir_z50.
DSP Report: register linienmodule_raw_acquisition_iir_b0_reg is absorbed into DSP linienmodule_raw_acquisition_iir_z50.
DSP Report: operator linienmodule_raw_acquisition_iir_z50 is absorbed into DSP linienmodule_raw_acquisition_iir_z50.
DSP Report: operator linienmodule_raw_acquisition_iir_z50 is absorbed into DSP linienmodule_raw_acquisition_iir_z50.
DSP Report: Generating DSP linienmodule_raw_acquisition_iir_z50, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_limit_error_signal_limitcsr_y_reg is absorbed into DSP linienmodule_raw_acquisition_iir_z50.
DSP Report: register linienmodule_raw_acquisition_iir_b0_reg is absorbed into DSP linienmodule_raw_acquisition_iir_z50.
DSP Report: operator linienmodule_raw_acquisition_iir_z50 is absorbed into DSP linienmodule_raw_acquisition_iir_z50.
DSP Report: operator linienmodule_raw_acquisition_iir_z50 is absorbed into DSP linienmodule_raw_acquisition_iir_z50.
DSP Report: Generating DSP linienmodule_raw_acquisition_iir_z40, operation Mode is: A2*B2.
DSP Report: register linienmodule_raw_acquisition_iir_z40 is absorbed into DSP linienmodule_raw_acquisition_iir_z40.
DSP Report: register linienmodule_raw_acquisition_iir_b1_reg is absorbed into DSP linienmodule_raw_acquisition_iir_z40.
DSP Report: operator linienmodule_raw_acquisition_iir_z40 is absorbed into DSP linienmodule_raw_acquisition_iir_z40.
DSP Report: operator linienmodule_raw_acquisition_iir_z40 is absorbed into DSP linienmodule_raw_acquisition_iir_z40.
DSP Report: Generating DSP linienmodule_raw_acquisition_iir_z40, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_limit_error_signal_limitcsr_y_reg is absorbed into DSP linienmodule_raw_acquisition_iir_z40.
DSP Report: register linienmodule_raw_acquisition_iir_b1_reg is absorbed into DSP linienmodule_raw_acquisition_iir_z40.
DSP Report: operator linienmodule_raw_acquisition_iir_z40 is absorbed into DSP linienmodule_raw_acquisition_iir_z40.
DSP Report: operator linienmodule_raw_acquisition_iir_z40 is absorbed into DSP linienmodule_raw_acquisition_iir_z40.
DSP Report: Generating DSP linienmodule_raw_acquisition_iir_z30, operation Mode is: A2*B2.
DSP Report: register linienmodule_raw_acquisition_iir_z30 is absorbed into DSP linienmodule_raw_acquisition_iir_z30.
DSP Report: register linienmodule_raw_acquisition_iir_b2_reg is absorbed into DSP linienmodule_raw_acquisition_iir_z30.
DSP Report: operator linienmodule_raw_acquisition_iir_z30 is absorbed into DSP linienmodule_raw_acquisition_iir_z30.
DSP Report: operator linienmodule_raw_acquisition_iir_z30 is absorbed into DSP linienmodule_raw_acquisition_iir_z30.
DSP Report: Generating DSP linienmodule_raw_acquisition_iir_z30, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_limit_error_signal_limitcsr_y_reg is absorbed into DSP linienmodule_raw_acquisition_iir_z30.
DSP Report: register linienmodule_raw_acquisition_iir_b2_reg is absorbed into DSP linienmodule_raw_acquisition_iir_z30.
DSP Report: operator linienmodule_raw_acquisition_iir_z30 is absorbed into DSP linienmodule_raw_acquisition_iir_z30.
DSP Report: operator linienmodule_raw_acquisition_iir_z30 is absorbed into DSP linienmodule_raw_acquisition_iir_z30.
DSP Report: Generating DSP linienmodule_raw_acquisition_iir_z20, operation Mode is: A2*B2.
DSP Report: register linienmodule_raw_acquisition_iir_z20 is absorbed into DSP linienmodule_raw_acquisition_iir_z20.
DSP Report: register linienmodule_raw_acquisition_iir_b3_reg is absorbed into DSP linienmodule_raw_acquisition_iir_z20.
DSP Report: operator linienmodule_raw_acquisition_iir_z20 is absorbed into DSP linienmodule_raw_acquisition_iir_z20.
DSP Report: operator linienmodule_raw_acquisition_iir_z20 is absorbed into DSP linienmodule_raw_acquisition_iir_z20.
DSP Report: Generating DSP linienmodule_raw_acquisition_iir_z20, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_limit_error_signal_limitcsr_y_reg is absorbed into DSP linienmodule_raw_acquisition_iir_z20.
DSP Report: register linienmodule_raw_acquisition_iir_b3_reg is absorbed into DSP linienmodule_raw_acquisition_iir_z20.
DSP Report: operator linienmodule_raw_acquisition_iir_z20 is absorbed into DSP linienmodule_raw_acquisition_iir_z20.
DSP Report: operator linienmodule_raw_acquisition_iir_z20 is absorbed into DSP linienmodule_raw_acquisition_iir_z20.
DSP Report: Generating DSP linienmodule_raw_acquisition_iir_z10, operation Mode is: A2*B2.
DSP Report: register linienmodule_raw_acquisition_iir_z10 is absorbed into DSP linienmodule_raw_acquisition_iir_z10.
DSP Report: register linienmodule_raw_acquisition_iir_b4_reg is absorbed into DSP linienmodule_raw_acquisition_iir_z10.
DSP Report: operator linienmodule_raw_acquisition_iir_z10 is absorbed into DSP linienmodule_raw_acquisition_iir_z10.
DSP Report: operator linienmodule_raw_acquisition_iir_z10 is absorbed into DSP linienmodule_raw_acquisition_iir_z10.
DSP Report: Generating DSP linienmodule_raw_acquisition_iir_z10, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_limit_error_signal_limitcsr_y_reg is absorbed into DSP linienmodule_raw_acquisition_iir_z10.
DSP Report: register linienmodule_raw_acquisition_iir_b4_reg is absorbed into DSP linienmodule_raw_acquisition_iir_z10.
DSP Report: operator linienmodule_raw_acquisition_iir_z10 is absorbed into DSP linienmodule_raw_acquisition_iir_z10.
DSP Report: operator linienmodule_raw_acquisition_iir_z10 is absorbed into DSP linienmodule_raw_acquisition_iir_z10.
DSP Report: Generating DSP linienmodule_raw_acquisition_iir_z00, operation Mode is: A2*B2.
DSP Report: register linienmodule_raw_acquisition_iir_z00 is absorbed into DSP linienmodule_raw_acquisition_iir_z00.
DSP Report: register linienmodule_raw_acquisition_iir_b5_reg is absorbed into DSP linienmodule_raw_acquisition_iir_z00.
DSP Report: operator linienmodule_raw_acquisition_iir_z00 is absorbed into DSP linienmodule_raw_acquisition_iir_z00.
DSP Report: operator linienmodule_raw_acquisition_iir_z00 is absorbed into DSP linienmodule_raw_acquisition_iir_z00.
DSP Report: Generating DSP linienmodule_raw_acquisition_iir_z00, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_limit_error_signal_limitcsr_y_reg is absorbed into DSP linienmodule_raw_acquisition_iir_z00.
DSP Report: register linienmodule_raw_acquisition_iir_b5_reg is absorbed into DSP linienmodule_raw_acquisition_iir_z00.
DSP Report: operator linienmodule_raw_acquisition_iir_z00 is absorbed into DSP linienmodule_raw_acquisition_iir_z00.
DSP Report: operator linienmodule_raw_acquisition_iir_z00 is absorbed into DSP linienmodule_raw_acquisition_iir_z00.
DSP Report: Generating DSP linienmodule_slowchain_ki_mult0, operation Mode is: A*B.
DSP Report: operator linienmodule_slowchain_ki_mult0 is absorbed into DSP linienmodule_slowchain_ki_mult0.
DSP Report: Generating DSP linienmodule_slowchain_kd_mult, operation Mode is: A*B.
DSP Report: operator linienmodule_slowchain_kd_mult is absorbed into DSP linienmodule_slowchain_kd_mult.
DSP Report: Generating DSP linienmodule_slowchain_kp_mult, operation Mode is: A*B.
DSP Report: operator linienmodule_slowchain_kp_mult is absorbed into DSP linienmodule_slowchain_kp_mult.
WARNING: [Synth 8-3917] design top has port adc_clk[1] driven by constant 1
WARNING: [Synth 8-3917] design top has port adc_clk[0] driven by constant 0
WARNING: [Synth 8-3917] design top has port adc_cdcs driven by constant 1
RAM Pipeline Warning: Read Address Register Found For RAM dynamic_delay_mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM dynamic_delay_mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM dynamic_delay_mem_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "top/dynamic_delay_mem_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM mod_sw_samples_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mod_sw_samples_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mod_sw_samples_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM dynamic_delay_mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mod_sw_samples_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:01:22 . Memory (MB): peak = 1704.789 ; gain = 785.883
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 95, Available = 80. Use report_utilization command for details.
 Sort Area is top__GCB0 p_1_out_13 : 0 0 : 2570 2570 : Used 1 time 100
 Sort Area is top__GCB0 p_1_out_15 : 0 0 : 2570 2570 : Used 1 time 100
 Sort Area is top__GCB0 p_1_out_16 : 0 0 : 2570 2570 : Used 1 time 100
 Sort Area is top__GCB0 linienmodule_fast_a_iir0_z00_8 : 0 0 : 3449 4806 : Used 1 time 0
 Sort Area is top__GCB0 linienmodule_fast_a_iir0_z00_8 : 0 1 : 1357 4806 : Used 1 time 0
 Sort Area is top__GCB0 linienmodule_fast_a_iir0_z10_9 : 0 0 : 3449 4806 : Used 1 time 0
 Sort Area is top__GCB0 linienmodule_fast_a_iir0_z10_9 : 0 1 : 1357 4806 : Used 1 time 0
 Sort Area is top__GCB0 linienmodule_fast_a_iir0_z20_a : 0 0 : 3449 4806 : Used 1 time 0
 Sort Area is top__GCB0 linienmodule_fast_a_iir0_z20_a : 0 1 : 1357 4806 : Used 1 time 0
 Sort Area is top__GCB0 linienmodule_fast_a_iir0_z30_b : 0 0 : 3449 4806 : Used 1 time 0
 Sort Area is top__GCB0 linienmodule_fast_a_iir0_z30_b : 0 1 : 1357 4806 : Used 1 time 0
 Sort Area is top__GCB0 linienmodule_fast_a_iir0_z40_c : 0 0 : 3449 4806 : Used 1 time 0
 Sort Area is top__GCB0 linienmodule_fast_a_iir0_z40_c : 0 1 : 1357 4806 : Used 1 time 0
 Sort Area is top__GCB0 linienmodule_fast_a_iir0_z50_d : 0 0 : 3449 4806 : Used 1 time 0
 Sort Area is top__GCB0 linienmodule_fast_a_iir0_z50_d : 0 1 : 1357 4806 : Used 1 time 0
 Sort Area is top__GCB0 linienmodule_fast_a_iir0_z60_e : 0 0 : 3449 4806 : Used 1 time 0
 Sort Area is top__GCB0 linienmodule_fast_a_iir0_z60_e : 0 1 : 1357 4806 : Used 1 time 0
 Sort Area is top__GCB0 linienmodule_fast_a_iir0_z70_f : 0 0 : 3449 4806 : Used 1 time 0
 Sort Area is top__GCB0 linienmodule_fast_a_iir0_z70_f : 0 1 : 1357 4806 : Used 1 time 0
 Sort Area is top__GCB2 linienmodule_fast_a_iir1_z00_29 : 0 0 : 3449 4806 : Used 1 time 0
 Sort Area is top__GCB2 linienmodule_fast_a_iir1_z00_29 : 0 1 : 1357 4806 : Used 1 time 0
 Sort Area is top__GCB2 linienmodule_fast_a_iir1_z10_2a : 0 0 : 3449 4806 : Used 1 time 0
 Sort Area is top__GCB2 linienmodule_fast_a_iir1_z10_2a : 0 1 : 1357 4806 : Used 1 time 0
 Sort Area is top__GCB0 linienmodule_fast_a_iir1_z20_0 : 0 0 : 3449 4806 : Used 1 time 0
 Sort Area is top__GCB0 linienmodule_fast_a_iir1_z20_0 : 0 1 : 1357 4806 : Used 1 time 0
 Sort Area is top__GCB0 linienmodule_fast_a_iir1_z30_3 : 0 0 : 3449 4806 : Used 1 time 0
 Sort Area is top__GCB0 linienmodule_fast_a_iir1_z30_3 : 0 1 : 1357 4806 : Used 1 time 0
 Sort Area is top__GCB0 linienmodule_fast_a_iir1_z40_4 : 0 0 : 3449 4806 : Used 1 time 0
 Sort Area is top__GCB0 linienmodule_fast_a_iir1_z40_4 : 0 1 : 1357 4806 : Used 1 time 0
 Sort Area is top__GCB0 linienmodule_fast_a_iir1_z50_5 : 0 0 : 3449 4806 : Used 1 time 0
 Sort Area is top__GCB0 linienmodule_fast_a_iir1_z50_5 : 0 1 : 1357 4806 : Used 1 time 0
 Sort Area is top__GCB0 linienmodule_fast_a_iir1_z60_6 : 0 0 : 3449 4806 : Used 1 time 0
 Sort Area is top__GCB0 linienmodule_fast_a_iir1_z60_6 : 0 1 : 1357 4806 : Used 1 time 0
 Sort Area is top__GCB0 linienmodule_fast_a_iir1_z70_7 : 0 0 : 3449 4806 : Used 1 time 0
 Sort Area is top__GCB0 linienmodule_fast_a_iir1_z70_7 : 0 1 : 1357 4806 : Used 1 time 0
 Sort Area is top__GCB2 linienmodule_fast_b_iir0_z00_21 : 0 0 : 3449 4806 : Used 1 time 0
 Sort Area is top__GCB2 linienmodule_fast_b_iir0_z00_21 : 0 1 : 1357 4806 : Used 1 time 0
 Sort Area is top__GCB2 linienmodule_fast_b_iir0_z10_22 : 0 0 : 3449 4806 : Used 1 time 0
 Sort Area is top__GCB2 linienmodule_fast_b_iir0_z10_22 : 0 1 : 1357 4806 : Used 1 time 0
 Sort Area is top__GCB2 linienmodule_fast_b_iir0_z20_23 : 0 0 : 3449 4806 : Used 1 time 0
 Sort Area is top__GCB2 linienmodule_fast_b_iir0_z20_23 : 0 1 : 1357 4806 : Used 1 time 0
 Sort Area is top__GCB2 linienmodule_fast_b_iir0_z30_24 : 0 0 : 3449 4806 : Used 1 time 0
 Sort Area is top__GCB2 linienmodule_fast_b_iir0_z30_24 : 0 1 : 1357 4806 : Used 1 time 0
 Sort Area is top__GCB2 linienmodule_fast_b_iir0_z40_25 : 0 0 : 3449 4806 : Used 1 time 0
 Sort Area is top__GCB2 linienmodule_fast_b_iir0_z40_25 : 0 1 : 1357 4806 : Used 1 time 0
 Sort Area is top__GCB2 linienmodule_fast_b_iir0_z50_26 : 0 0 : 3449 4806 : Used 1 time 0
 Sort Area is top__GCB2 linienmodule_fast_b_iir0_z50_26 : 0 1 : 1357 4806 : Used 1 time 0
 Sort Area is top__GCB2 linienmodule_fast_b_iir0_z60_27 : 0 0 : 3449 4806 : Used 1 time 0
 Sort Area is top__GCB2 linienmodule_fast_b_iir0_z60_27 : 0 1 : 1357 4806 : Used 1 time 0
 Sort Area is top__GCB2 linienmodule_fast_b_iir0_z70_28 : 0 0 : 3449 4806 : Used 1 time 0
 Sort Area is top__GCB2 linienmodule_fast_b_iir0_z70_28 : 0 1 : 1357 4806 : Used 1 time 0
 Sort Area is top__GCB0 linienmodule_fast_b_iir1_z00_10 : 0 0 : 3449 4806 : Used 1 time 0
 Sort Area is top__GCB0 linienmodule_fast_b_iir1_z00_10 : 0 1 : 1357 4806 : Used 1 time 0
 Sort Area is top__GCB0 linienmodule_fast_b_iir1_z10_11 : 0 0 : 3449 4806 : Used 1 time 0
 Sort Area is top__GCB0 linienmodule_fast_b_iir1_z10_11 : 0 1 : 1357 4806 : Used 1 time 0
 Sort Area is top__GCB0 linienmodule_fast_b_iir1_z20_12 : 0 0 : 3449 4806 : Used 1 time 0
 Sort Area is top__GCB0 linienmodule_fast_b_iir1_z20_12 : 0 1 : 1357 4806 : Used 1 time 0
 Sort Area is top__GCB2 linienmodule_fast_b_iir1_z30_1d : 0 0 : 3449 4806 : Used 1 time 0
 Sort Area is top__GCB2 linienmodule_fast_b_iir1_z30_1d : 0 1 : 1357 4806 : Used 1 time 0
 Sort Area is top__GCB0 linienmodule_fast_b_iir1_z40_1c : 0 0 : 3449 4806 : Used 1 time 0
 Sort Area is top__GCB0 linienmodule_fast_b_iir1_z40_1c : 0 1 : 1357 4806 : Used 1 time 0
 Sort Area is top__GCB2 linienmodule_fast_b_iir1_z50_1e : 0 0 : 3449 4806 : Used 1 time 0
 Sort Area is top__GCB2 linienmodule_fast_b_iir1_z50_1e : 0 1 : 1357 4806 : Used 1 time 0
 Sort Area is top__GCB2 linienmodule_fast_b_iir1_z60_1f : 0 0 : 3449 4806 : Used 1 time 0
 Sort Area is top__GCB2 linienmodule_fast_b_iir1_z60_1f : 0 1 : 1357 4806 : Used 1 time 0
 Sort Area is top__GCB2 linienmodule_fast_b_iir1_z70_20 : 0 0 : 3449 4806 : Used 1 time 0
 Sort Area is top__GCB2 linienmodule_fast_b_iir1_z70_20 : 0 1 : 1357 4806 : Used 1 time 0
 Sort Area is top__GCB3 linienmodule_raw_acquisition_iir_z00_2b : 0 0 : 3449 4806 : Used 1 time 0
 Sort Area is top__GCB3 linienmodule_raw_acquisition_iir_z00_2b : 0 1 : 1357 4806 : Used 1 time 0
 Sort Area is top__GCB3 linienmodule_raw_acquisition_iir_z100_35 : 0 0 : 3449 4806 : Used 1 time 0
 Sort Area is top__GCB3 linienmodule_raw_acquisition_iir_z100_35 : 0 1 : 1357 4806 : Used 1 time 0
 Sort Area is top__GCB3 linienmodule_raw_acquisition_iir_z10_2c : 0 0 : 3449 4806 : Used 1 time 0
 Sort Area is top__GCB3 linienmodule_raw_acquisition_iir_z10_2c : 0 1 : 1357 4806 : Used 1 time 0
 Sort Area is top__GCB3 linienmodule_raw_acquisition_iir_z20_2d : 0 0 : 3449 4806 : Used 1 time 0
 Sort Area is top__GCB3 linienmodule_raw_acquisition_iir_z20_2d : 0 1 : 1357 4806 : Used 1 time 0
 Sort Area is top__GCB3 linienmodule_raw_acquisition_iir_z30_2e : 0 0 : 3449 4806 : Used 1 time 0
 Sort Area is top__GCB3 linienmodule_raw_acquisition_iir_z30_2e : 0 1 : 1357 4806 : Used 1 time 0
 Sort Area is top__GCB3 linienmodule_raw_acquisition_iir_z40_2f : 0 0 : 3449 4806 : Used 1 time 0
 Sort Area is top__GCB3 linienmodule_raw_acquisition_iir_z40_2f : 0 1 : 1357 4806 : Used 1 time 0
 Sort Area is top__GCB3 linienmodule_raw_acquisition_iir_z50_30 : 0 0 : 3449 4806 : Used 1 time 0
 Sort Area is top__GCB3 linienmodule_raw_acquisition_iir_z50_30 : 0 1 : 1357 4806 : Used 1 time 0
 Sort Area is top__GCB3 linienmodule_raw_acquisition_iir_z60_31 : 0 0 : 3449 4806 : Used 1 time 0
 Sort Area is top__GCB3 linienmodule_raw_acquisition_iir_z60_31 : 0 1 : 1357 4806 : Used 1 time 0
 Sort Area is top__GCB3 linienmodule_raw_acquisition_iir_z70_32 : 0 0 : 3449 4806 : Used 1 time 0
 Sort Area is top__GCB3 linienmodule_raw_acquisition_iir_z70_32 : 0 1 : 1357 4806 : Used 1 time 0
 Sort Area is top__GCB3 linienmodule_raw_acquisition_iir_z80_33 : 0 0 : 3449 4806 : Used 1 time 0
 Sort Area is top__GCB3 linienmodule_raw_acquisition_iir_z80_33 : 0 1 : 1357 4806 : Used 1 time 0
 Sort Area is top__GCB3 linienmodule_raw_acquisition_iir_z90_34 : 0 0 : 3449 4806 : Used 1 time 0
 Sort Area is top__GCB3 linienmodule_raw_acquisition_iir_z90_34 : 0 1 : 1357 4806 : Used 1 time 0
 Sort Area is top__GCB0 linienmodule_mixed2_19 : 0 0 : 1654 1959 : Used 1 time 0
 Sort Area is top__GCB0 linienmodule_mixed2_19 : 0 1 : 305 1959 : Used 1 time 0
 Sort Area is top__GCB0 linienmodule_mixed2_17 : 0 0 : 1619 1619 : Used 1 time 0
 Sort Area is top__GCB3 linienmodule_slowchain_kd_mult_38 : 0 0 : 1578 1578 : Used 1 time 0
 Sort Area is top__GCB3 linienmodule_slowchain_ki_mult0_39 : 0 0 : 1578 1578 : Used 1 time 0
 Sort Area is top__GCB3 linienmodule_slowchain_kp_mult_36 : 0 0 : 1578 1578 : Used 1 time 0
 DSP resource Status: linienmodule_fast_b_iir1_z20_12 0 4806 3449: Used 1 time : Accepted (56 < 80) uniquify 0 
 DSP resource Status: linienmodule_fast_b_iir1_z20_12 1 4806 1357: Used 1 time : Accepted (57 < 80) uniquify 0 
 DSP resource Status: linienmodule_fast_a_iir1_z20_0 0 4806 3449: Used 1 time : Accepted (24 < 80) uniquify 0 
 DSP resource Status: linienmodule_fast_a_iir1_z20_0 1 4806 1357: Used 1 time : Accepted (25 < 80) uniquify 0 
 DSP resource Status: linienmodule_fast_a_iir1_z70_7 0 4806 3449: Used 1 time : Accepted (34 < 80) uniquify 0 
 DSP resource Status: linienmodule_fast_a_iir1_z70_7 1 4806 1357: Used 1 time : Accepted (35 < 80) uniquify 0 
 DSP resource Status: linienmodule_fast_a_iir1_z60_6 0 4806 3449: Used 1 time : Accepted (32 < 80) uniquify 0 
 DSP resource Status: linienmodule_fast_a_iir1_z60_6 1 4806 1357: Used 1 time : Accepted (33 < 80) uniquify 0 
 DSP resource Status: linienmodule_fast_a_iir1_z50_5 0 4806 3449: Used 1 time : Accepted (30 < 80) uniquify 0 
 DSP resource Status: linienmodule_fast_a_iir1_z50_5 1 4806 1357: Used 1 time : Accepted (31 < 80) uniquify 0 
 DSP resource Status: linienmodule_fast_a_iir1_z40_4 0 4806 3449: Used 1 time : Accepted (28 < 80) uniquify 0 
 DSP resource Status: linienmodule_fast_a_iir1_z40_4 1 4806 1357: Used 1 time : Accepted (29 < 80) uniquify 0 
 DSP resource Status: linienmodule_fast_a_iir1_z30_3 0 4806 3449: Used 1 time : Accepted (26 < 80) uniquify 0 
 DSP resource Status: linienmodule_fast_a_iir1_z30_3 1 4806 1357: Used 1 time : Accepted (27 < 80) uniquify 0 
 DSP resource Status: linienmodule_fast_a_iir0_z20_a 0 4806 3449: Used 1 time : Accepted (8 < 80) uniquify 0 
 DSP resource Status: linienmodule_fast_a_iir0_z20_a 1 4806 1357: Used 1 time : Accepted (9 < 80) uniquify 0 
 DSP resource Status: linienmodule_fast_a_iir0_z10_9 0 4806 3449: Used 1 time : Accepted (6 < 80) uniquify 0 
 DSP resource Status: linienmodule_fast_a_iir0_z10_9 1 4806 1357: Used 1 time : Accepted (7 < 80) uniquify 0 
 DSP resource Status: linienmodule_fast_a_iir0_z00_8 0 4806 3449: Used 1 time : Accepted (4 < 80) uniquify 0 
 DSP resource Status: linienmodule_fast_a_iir0_z00_8 1 4806 1357: Used 1 time : Accepted (5 < 80) uniquify 0 
 DSP resource Status: linienmodule_fast_a_iir0_z70_f 0 4806 3449: Used 1 time : Accepted (18 < 80) uniquify 0 
 DSP resource Status: linienmodule_fast_a_iir0_z70_f 1 4806 1357: Used 1 time : Accepted (19 < 80) uniquify 0 
 DSP resource Status: linienmodule_fast_a_iir0_z60_e 0 4806 3449: Used 1 time : Accepted (16 < 80) uniquify 0 
 DSP resource Status: linienmodule_fast_a_iir0_z60_e 1 4806 1357: Used 1 time : Accepted (17 < 80) uniquify 0 
 DSP resource Status: linienmodule_fast_a_iir0_z50_d 0 4806 3449: Used 1 time : Accepted (14 < 80) uniquify 0 
 DSP resource Status: linienmodule_fast_a_iir0_z50_d 1 4806 1357: Used 1 time : Accepted (15 < 80) uniquify 0 
 DSP resource Status: linienmodule_fast_a_iir0_z40_c 0 4806 3449: Used 1 time : Accepted (12 < 80) uniquify 0 
 DSP resource Status: linienmodule_fast_a_iir0_z40_c 1 4806 1357: Used 1 time : Accepted (13 < 80) uniquify 0 
 DSP resource Status: linienmodule_fast_a_iir0_z30_b 0 4806 3449: Used 1 time : Accepted (10 < 80) uniquify 0 
 DSP resource Status: linienmodule_fast_a_iir0_z30_b 1 4806 1357: Used 1 time : Accepted (11 < 80) uniquify 0 
 DSP resource Status: linienmodule_fast_b_iir1_z10_11 0 4806 3449: Used 1 time : Accepted (54 < 80) uniquify 0 
 DSP resource Status: linienmodule_fast_b_iir1_z10_11 1 4806 1357: Used 1 time : Accepted (55 < 80) uniquify 0 
 DSP resource Status: linienmodule_fast_b_iir1_z00_10 0 4806 3449: Used 1 time : Accepted (52 < 80) uniquify 0 
 DSP resource Status: linienmodule_fast_b_iir1_z00_10 1 4806 1357: Used 1 time : Accepted (53 < 80) uniquify 0 
 DSP resource Status: p_1_out_13 0 2570 2570: Used 1 time : Accepted (1 < 80) uniquify 0 
 DSP resource Status: p_1_out_15 0 2570 2570: Used 1 time : Accepted (2 < 80) uniquify 0 
 DSP resource Status: p_1_out_16 0 2570 2570: Used 1 time : Accepted (3 < 80) uniquify 0 
 DSP resource Status: linienmodule_mixed2_19 0 1959 1654: Used 1 time : Rejected (90 > 80) uniquify 0 
 DSP resource Status: linienmodule_mixed2_17 0 1619 1619: Used 1 time : Rejected (92 > 80) uniquify 0 
 DSP resource Status: linienmodule_mixed2_19 1 1959 305: Used 1 time : Rejected (91 > 80) uniquify 0 
 DSP resource Status: linienmodule_fast_b_iir1_z40_1c 0 4806 3449: Used 1 time : Accepted (60 < 80) uniquify 0 
 DSP resource Status: linienmodule_fast_b_iir1_z40_1c 1 4806 1357: Used 1 time : Accepted (61 < 80) uniquify 0 
DSP Report: Generating DSP linienmodule_fast_b_iir1_z20, operation Mode is (post resource management): A2*B2.
DSP Report: register linienmodule_fast_b_iir1_z20 is absorbed into DSP linienmodule_fast_b_iir1_z20.
DSP Report: register linienmodule_fast_b_iir1_a10_reg is absorbed into DSP linienmodule_fast_b_iir1_z20.
DSP Report: operator linienmodule_fast_b_iir1_z20 is absorbed into DSP linienmodule_fast_b_iir1_z20.
DSP Report: operator linienmodule_fast_b_iir1_z20 is absorbed into DSP linienmodule_fast_b_iir1_z20.
DSP Report: Generating DSP linienmodule_fast_b_iir1_z20, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_fast_b_iir1_y0_reg is absorbed into DSP linienmodule_fast_b_iir1_z20.
DSP Report: register linienmodule_fast_b_iir1_a10_reg is absorbed into DSP linienmodule_fast_b_iir1_z20.
DSP Report: operator linienmodule_fast_b_iir1_z20 is absorbed into DSP linienmodule_fast_b_iir1_z20.
DSP Report: operator linienmodule_fast_b_iir1_z20 is absorbed into DSP linienmodule_fast_b_iir1_z20.
DSP Report: Generating DSP linienmodule_fast_a_iir1_z20, operation Mode is (post resource management): A2*B2.
DSP Report: register linienmodule_fast_a_iir1_z20 is absorbed into DSP linienmodule_fast_a_iir1_z20.
DSP Report: register linienmodule_fast_a_iir1_a10_reg is absorbed into DSP linienmodule_fast_a_iir1_z20.
DSP Report: operator linienmodule_fast_a_iir1_z20 is absorbed into DSP linienmodule_fast_a_iir1_z20.
DSP Report: operator linienmodule_fast_a_iir1_z20 is absorbed into DSP linienmodule_fast_a_iir1_z20.
DSP Report: Generating DSP linienmodule_fast_a_iir1_z20, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_fast_a_iir1_y0_reg is absorbed into DSP linienmodule_fast_a_iir1_z20.
DSP Report: register linienmodule_fast_a_iir1_a10_reg is absorbed into DSP linienmodule_fast_a_iir1_z20.
DSP Report: operator linienmodule_fast_a_iir1_z20 is absorbed into DSP linienmodule_fast_a_iir1_z20.
DSP Report: operator linienmodule_fast_a_iir1_z20 is absorbed into DSP linienmodule_fast_a_iir1_z20.
DSP Report: Generating DSP linienmodule_fast_a_iir1_z70, operation Mode is (post resource management): A2*B2.
DSP Report: register linienmodule_fast_a_iir1_z70 is absorbed into DSP linienmodule_fast_a_iir1_z70.
DSP Report: register linienmodule_fast_a_iir1_a11_reg is absorbed into DSP linienmodule_fast_a_iir1_z70.
DSP Report: operator linienmodule_fast_a_iir1_z70 is absorbed into DSP linienmodule_fast_a_iir1_z70.
DSP Report: operator linienmodule_fast_a_iir1_z70 is absorbed into DSP linienmodule_fast_a_iir1_z70.
DSP Report: Generating DSP linienmodule_fast_a_iir1_z70, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_fast_a_iir1_y2_reg is absorbed into DSP linienmodule_fast_a_iir1_z70.
DSP Report: register linienmodule_fast_a_iir1_a11_reg is absorbed into DSP linienmodule_fast_a_iir1_z70.
DSP Report: operator linienmodule_fast_a_iir1_z70 is absorbed into DSP linienmodule_fast_a_iir1_z70.
DSP Report: operator linienmodule_fast_a_iir1_z70 is absorbed into DSP linienmodule_fast_a_iir1_z70.
DSP Report: Generating DSP linienmodule_fast_a_iir1_z60, operation Mode is (post resource management): A2*B2.
DSP Report: register linienmodule_fast_a_iir1_z60 is absorbed into DSP linienmodule_fast_a_iir1_z60.
DSP Report: register linienmodule_fast_a_iir1_a2_reg is absorbed into DSP linienmodule_fast_a_iir1_z60.
DSP Report: operator linienmodule_fast_a_iir1_z60 is absorbed into DSP linienmodule_fast_a_iir1_z60.
DSP Report: operator linienmodule_fast_a_iir1_z60 is absorbed into DSP linienmodule_fast_a_iir1_z60.
DSP Report: Generating DSP linienmodule_fast_a_iir1_z60, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_fast_a_iir1_y2_reg is absorbed into DSP linienmodule_fast_a_iir1_z60.
DSP Report: register linienmodule_fast_a_iir1_a2_reg is absorbed into DSP linienmodule_fast_a_iir1_z60.
DSP Report: operator linienmodule_fast_a_iir1_z60 is absorbed into DSP linienmodule_fast_a_iir1_z60.
DSP Report: operator linienmodule_fast_a_iir1_z60 is absorbed into DSP linienmodule_fast_a_iir1_z60.
DSP Report: Generating DSP linienmodule_fast_a_iir1_z50, operation Mode is (post resource management): A2*B2.
DSP Report: register linienmodule_fast_a_iir1_z50 is absorbed into DSP linienmodule_fast_a_iir1_z50.
DSP Report: register linienmodule_fast_a_iir1_b01_reg is absorbed into DSP linienmodule_fast_a_iir1_z50.
DSP Report: operator linienmodule_fast_a_iir1_z50 is absorbed into DSP linienmodule_fast_a_iir1_z50.
DSP Report: operator linienmodule_fast_a_iir1_z50 is absorbed into DSP linienmodule_fast_a_iir1_z50.
DSP Report: Generating DSP linienmodule_fast_a_iir1_z50, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_fast_a_iir1_y0_reg is absorbed into DSP linienmodule_fast_a_iir1_z50.
DSP Report: register linienmodule_fast_a_iir1_b01_reg is absorbed into DSP linienmodule_fast_a_iir1_z50.
DSP Report: operator linienmodule_fast_a_iir1_z50 is absorbed into DSP linienmodule_fast_a_iir1_z50.
DSP Report: operator linienmodule_fast_a_iir1_z50 is absorbed into DSP linienmodule_fast_a_iir1_z50.
DSP Report: Generating DSP linienmodule_fast_a_iir1_z40, operation Mode is (post resource management): A2*B2.
DSP Report: register linienmodule_fast_a_iir1_z40 is absorbed into DSP linienmodule_fast_a_iir1_z40.
DSP Report: register linienmodule_fast_a_iir1_b11_reg is absorbed into DSP linienmodule_fast_a_iir1_z40.
DSP Report: operator linienmodule_fast_a_iir1_z40 is absorbed into DSP linienmodule_fast_a_iir1_z40.
DSP Report: operator linienmodule_fast_a_iir1_z40 is absorbed into DSP linienmodule_fast_a_iir1_z40.
DSP Report: Generating DSP linienmodule_fast_a_iir1_z40, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_fast_a_iir1_y0_reg is absorbed into DSP linienmodule_fast_a_iir1_z40.
DSP Report: register linienmodule_fast_a_iir1_b11_reg is absorbed into DSP linienmodule_fast_a_iir1_z40.
DSP Report: operator linienmodule_fast_a_iir1_z40 is absorbed into DSP linienmodule_fast_a_iir1_z40.
DSP Report: operator linienmodule_fast_a_iir1_z40 is absorbed into DSP linienmodule_fast_a_iir1_z40.
DSP Report: Generating DSP linienmodule_fast_a_iir1_z30, operation Mode is (post resource management): A2*B2.
DSP Report: register linienmodule_fast_a_iir1_z30 is absorbed into DSP linienmodule_fast_a_iir1_z30.
DSP Report: register linienmodule_fast_a_iir1_b2_reg is absorbed into DSP linienmodule_fast_a_iir1_z30.
DSP Report: operator linienmodule_fast_a_iir1_z30 is absorbed into DSP linienmodule_fast_a_iir1_z30.
DSP Report: operator linienmodule_fast_a_iir1_z30 is absorbed into DSP linienmodule_fast_a_iir1_z30.
DSP Report: Generating DSP linienmodule_fast_a_iir1_z30, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_fast_a_iir1_y0_reg is absorbed into DSP linienmodule_fast_a_iir1_z30.
DSP Report: register linienmodule_fast_a_iir1_b2_reg is absorbed into DSP linienmodule_fast_a_iir1_z30.
DSP Report: operator linienmodule_fast_a_iir1_z30 is absorbed into DSP linienmodule_fast_a_iir1_z30.
DSP Report: operator linienmodule_fast_a_iir1_z30 is absorbed into DSP linienmodule_fast_a_iir1_z30.
DSP Report: Generating DSP linienmodule_fast_a_iir0_z20, operation Mode is (post resource management): A2*B2.
DSP Report: register linienmodule_fast_a_iir0_z20 is absorbed into DSP linienmodule_fast_a_iir0_z20.
DSP Report: register linienmodule_fast_a_iir0_a10_reg is absorbed into DSP linienmodule_fast_a_iir0_z20.
DSP Report: operator linienmodule_fast_a_iir0_z20 is absorbed into DSP linienmodule_fast_a_iir0_z20.
DSP Report: operator linienmodule_fast_a_iir0_z20 is absorbed into DSP linienmodule_fast_a_iir0_z20.
DSP Report: Generating DSP linienmodule_fast_a_iir0_z20, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_fast_a_iir0_y0_reg is absorbed into DSP linienmodule_fast_a_iir0_z20.
DSP Report: register linienmodule_fast_a_iir0_a10_reg is absorbed into DSP linienmodule_fast_a_iir0_z20.
DSP Report: operator linienmodule_fast_a_iir0_z20 is absorbed into DSP linienmodule_fast_a_iir0_z20.
DSP Report: operator linienmodule_fast_a_iir0_z20 is absorbed into DSP linienmodule_fast_a_iir0_z20.
DSP Report: Generating DSP linienmodule_fast_a_iir0_z10, operation Mode is (post resource management): A2*B2.
DSP Report: register linienmodule_fast_a_iir0_z10 is absorbed into DSP linienmodule_fast_a_iir0_z10.
DSP Report: register linienmodule_fast_a_iir0_b00_reg is absorbed into DSP linienmodule_fast_a_iir0_z10.
DSP Report: operator linienmodule_fast_a_iir0_z10 is absorbed into DSP linienmodule_fast_a_iir0_z10.
DSP Report: operator linienmodule_fast_a_iir0_z10 is absorbed into DSP linienmodule_fast_a_iir0_z10.
DSP Report: Generating DSP linienmodule_fast_a_iir0_z10, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_fast_a_limitcsr0_limitcsr0_y0_reg is absorbed into DSP linienmodule_fast_a_iir0_z10.
DSP Report: register linienmodule_fast_a_iir0_b00_reg is absorbed into DSP linienmodule_fast_a_iir0_z10.
DSP Report: operator linienmodule_fast_a_iir0_z10 is absorbed into DSP linienmodule_fast_a_iir0_z10.
DSP Report: operator linienmodule_fast_a_iir0_z10 is absorbed into DSP linienmodule_fast_a_iir0_z10.
DSP Report: Generating DSP linienmodule_fast_a_iir0_z00, operation Mode is (post resource management): A2*B2.
DSP Report: register linienmodule_fast_a_iir0_z00 is absorbed into DSP linienmodule_fast_a_iir0_z00.
DSP Report: register linienmodule_fast_a_iir0_b10_reg is absorbed into DSP linienmodule_fast_a_iir0_z00.
DSP Report: operator linienmodule_fast_a_iir0_z00 is absorbed into DSP linienmodule_fast_a_iir0_z00.
DSP Report: operator linienmodule_fast_a_iir0_z00 is absorbed into DSP linienmodule_fast_a_iir0_z00.
DSP Report: Generating DSP linienmodule_fast_a_iir0_z00, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_fast_a_limitcsr0_limitcsr0_y0_reg is absorbed into DSP linienmodule_fast_a_iir0_z00.
DSP Report: register linienmodule_fast_a_iir0_b10_reg is absorbed into DSP linienmodule_fast_a_iir0_z00.
DSP Report: operator linienmodule_fast_a_iir0_z00 is absorbed into DSP linienmodule_fast_a_iir0_z00.
DSP Report: operator linienmodule_fast_a_iir0_z00 is absorbed into DSP linienmodule_fast_a_iir0_z00.
DSP Report: Generating DSP linienmodule_fast_a_iir0_z70, operation Mode is (post resource management): A2*B2.
DSP Report: register linienmodule_fast_a_iir0_z70 is absorbed into DSP linienmodule_fast_a_iir0_z70.
DSP Report: register linienmodule_fast_a_iir0_a11_reg is absorbed into DSP linienmodule_fast_a_iir0_z70.
DSP Report: operator linienmodule_fast_a_iir0_z70 is absorbed into DSP linienmodule_fast_a_iir0_z70.
DSP Report: operator linienmodule_fast_a_iir0_z70 is absorbed into DSP linienmodule_fast_a_iir0_z70.
DSP Report: Generating DSP linienmodule_fast_a_iir0_z70, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_fast_a_iir0_y2_reg is absorbed into DSP linienmodule_fast_a_iir0_z70.
DSP Report: register linienmodule_fast_a_iir0_a11_reg is absorbed into DSP linienmodule_fast_a_iir0_z70.
DSP Report: operator linienmodule_fast_a_iir0_z70 is absorbed into DSP linienmodule_fast_a_iir0_z70.
DSP Report: operator linienmodule_fast_a_iir0_z70 is absorbed into DSP linienmodule_fast_a_iir0_z70.
DSP Report: Generating DSP linienmodule_fast_a_iir0_z60, operation Mode is (post resource management): A2*B2.
DSP Report: register linienmodule_fast_a_iir0_z60 is absorbed into DSP linienmodule_fast_a_iir0_z60.
DSP Report: register linienmodule_fast_a_iir0_a2_reg is absorbed into DSP linienmodule_fast_a_iir0_z60.
DSP Report: operator linienmodule_fast_a_iir0_z60 is absorbed into DSP linienmodule_fast_a_iir0_z60.
DSP Report: operator linienmodule_fast_a_iir0_z60 is absorbed into DSP linienmodule_fast_a_iir0_z60.
DSP Report: Generating DSP linienmodule_fast_a_iir0_z60, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_fast_a_iir0_y2_reg is absorbed into DSP linienmodule_fast_a_iir0_z60.
DSP Report: register linienmodule_fast_a_iir0_a2_reg is absorbed into DSP linienmodule_fast_a_iir0_z60.
DSP Report: operator linienmodule_fast_a_iir0_z60 is absorbed into DSP linienmodule_fast_a_iir0_z60.
DSP Report: operator linienmodule_fast_a_iir0_z60 is absorbed into DSP linienmodule_fast_a_iir0_z60.
DSP Report: Generating DSP linienmodule_fast_a_iir0_z50, operation Mode is (post resource management): A2*B2.
DSP Report: register linienmodule_fast_a_iir0_z50 is absorbed into DSP linienmodule_fast_a_iir0_z50.
DSP Report: register linienmodule_fast_a_iir0_b01_reg is absorbed into DSP linienmodule_fast_a_iir0_z50.
DSP Report: operator linienmodule_fast_a_iir0_z50 is absorbed into DSP linienmodule_fast_a_iir0_z50.
DSP Report: operator linienmodule_fast_a_iir0_z50 is absorbed into DSP linienmodule_fast_a_iir0_z50.
DSP Report: Generating DSP linienmodule_fast_a_iir0_z50, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_fast_a_iir0_y0_reg is absorbed into DSP linienmodule_fast_a_iir0_z50.
DSP Report: register linienmodule_fast_a_iir0_b01_reg is absorbed into DSP linienmodule_fast_a_iir0_z50.
DSP Report: operator linienmodule_fast_a_iir0_z50 is absorbed into DSP linienmodule_fast_a_iir0_z50.
DSP Report: operator linienmodule_fast_a_iir0_z50 is absorbed into DSP linienmodule_fast_a_iir0_z50.
DSP Report: Generating DSP linienmodule_fast_a_iir0_z40, operation Mode is (post resource management): A2*B2.
DSP Report: register linienmodule_fast_a_iir0_z40 is absorbed into DSP linienmodule_fast_a_iir0_z40.
DSP Report: register linienmodule_fast_a_iir0_b11_reg is absorbed into DSP linienmodule_fast_a_iir0_z40.
DSP Report: operator linienmodule_fast_a_iir0_z40 is absorbed into DSP linienmodule_fast_a_iir0_z40.
DSP Report: operator linienmodule_fast_a_iir0_z40 is absorbed into DSP linienmodule_fast_a_iir0_z40.
DSP Report: Generating DSP linienmodule_fast_a_iir0_z40, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_fast_a_iir0_y0_reg is absorbed into DSP linienmodule_fast_a_iir0_z40.
DSP Report: register linienmodule_fast_a_iir0_b11_reg is absorbed into DSP linienmodule_fast_a_iir0_z40.
DSP Report: operator linienmodule_fast_a_iir0_z40 is absorbed into DSP linienmodule_fast_a_iir0_z40.
DSP Report: operator linienmodule_fast_a_iir0_z40 is absorbed into DSP linienmodule_fast_a_iir0_z40.
DSP Report: Generating DSP linienmodule_fast_a_iir0_z30, operation Mode is (post resource management): A2*B2.
DSP Report: register linienmodule_fast_a_iir0_z30 is absorbed into DSP linienmodule_fast_a_iir0_z30.
DSP Report: register linienmodule_fast_a_iir0_b2_reg is absorbed into DSP linienmodule_fast_a_iir0_z30.
DSP Report: operator linienmodule_fast_a_iir0_z30 is absorbed into DSP linienmodule_fast_a_iir0_z30.
DSP Report: operator linienmodule_fast_a_iir0_z30 is absorbed into DSP linienmodule_fast_a_iir0_z30.
DSP Report: Generating DSP linienmodule_fast_a_iir0_z30, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_fast_a_iir0_y0_reg is absorbed into DSP linienmodule_fast_a_iir0_z30.
DSP Report: register linienmodule_fast_a_iir0_b2_reg is absorbed into DSP linienmodule_fast_a_iir0_z30.
DSP Report: operator linienmodule_fast_a_iir0_z30 is absorbed into DSP linienmodule_fast_a_iir0_z30.
DSP Report: operator linienmodule_fast_a_iir0_z30 is absorbed into DSP linienmodule_fast_a_iir0_z30.
DSP Report: Generating DSP linienmodule_fast_b_iir1_z10, operation Mode is (post resource management): A2*B2.
DSP Report: register linienmodule_fast_b_iir1_z10 is absorbed into DSP linienmodule_fast_b_iir1_z10.
DSP Report: register linienmodule_fast_b_iir1_b00_reg is absorbed into DSP linienmodule_fast_b_iir1_z10.
DSP Report: operator linienmodule_fast_b_iir1_z10 is absorbed into DSP linienmodule_fast_b_iir1_z10.
DSP Report: operator linienmodule_fast_b_iir1_z10 is absorbed into DSP linienmodule_fast_b_iir1_z10.
DSP Report: Generating DSP linienmodule_fast_b_iir1_z10, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_fast_b_limitcsr1_limitcsr1_y0_reg is absorbed into DSP linienmodule_fast_b_iir1_z10.
DSP Report: register linienmodule_fast_b_iir1_b00_reg is absorbed into DSP linienmodule_fast_b_iir1_z10.
DSP Report: operator linienmodule_fast_b_iir1_z10 is absorbed into DSP linienmodule_fast_b_iir1_z10.
DSP Report: operator linienmodule_fast_b_iir1_z10 is absorbed into DSP linienmodule_fast_b_iir1_z10.
DSP Report: Generating DSP linienmodule_fast_b_iir1_z00, operation Mode is (post resource management): A2*B2.
DSP Report: register linienmodule_fast_b_iir1_z00 is absorbed into DSP linienmodule_fast_b_iir1_z00.
DSP Report: register linienmodule_fast_b_iir1_b10_reg is absorbed into DSP linienmodule_fast_b_iir1_z00.
DSP Report: operator linienmodule_fast_b_iir1_z00 is absorbed into DSP linienmodule_fast_b_iir1_z00.
DSP Report: operator linienmodule_fast_b_iir1_z00 is absorbed into DSP linienmodule_fast_b_iir1_z00.
DSP Report: Generating DSP linienmodule_fast_b_iir1_z00, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_fast_b_limitcsr1_limitcsr1_y0_reg is absorbed into DSP linienmodule_fast_b_iir1_z00.
DSP Report: register linienmodule_fast_b_iir1_b10_reg is absorbed into DSP linienmodule_fast_b_iir1_z00.
DSP Report: operator linienmodule_fast_b_iir1_z00 is absorbed into DSP linienmodule_fast_b_iir1_z00.
DSP Report: operator linienmodule_fast_b_iir1_z00 is absorbed into DSP linienmodule_fast_b_iir1_z00.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): (C or 0)+A*B.
DSP Report: operator linienmodule_pid_kp_mult is absorbed into DSP p_1_out.
DSP Report: operator linienmodule_pid_kp_mult is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): (C or 0)+A*B.
DSP Report: operator linienmodule_pid_kd_mult is absorbed into DSP p_1_out.
DSP Report: operator linienmodule_pid_kd_mult is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): (C or 0)+A*B.
DSP Report: operator linienmodule_pid_ki_mult0 is absorbed into DSP p_1_out.
DSP Report: operator linienmodule_pid_ki_mult0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP linienmodule_fast_b_iir1_z40, operation Mode is (post resource management): A2*B2.
DSP Report: register linienmodule_fast_b_iir1_z40 is absorbed into DSP linienmodule_fast_b_iir1_z40.
DSP Report: register linienmodule_fast_b_iir1_b11_reg is absorbed into DSP linienmodule_fast_b_iir1_z40.
DSP Report: operator linienmodule_fast_b_iir1_z40 is absorbed into DSP linienmodule_fast_b_iir1_z40.
DSP Report: operator linienmodule_fast_b_iir1_z40 is absorbed into DSP linienmodule_fast_b_iir1_z40.
DSP Report: Generating DSP linienmodule_fast_b_iir1_z40, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_fast_b_iir1_y0_reg is absorbed into DSP linienmodule_fast_b_iir1_z40.
DSP Report: register linienmodule_fast_b_iir1_b11_reg is absorbed into DSP linienmodule_fast_b_iir1_z40.
DSP Report: operator linienmodule_fast_b_iir1_z40 is absorbed into DSP linienmodule_fast_b_iir1_z40.
DSP Report: operator linienmodule_fast_b_iir1_z40 is absorbed into DSP linienmodule_fast_b_iir1_z40.
 DSP resource Status: linienmodule_fast_b_iir1_z70_20 0 4806 3449: Used 1 time : Accepted (66 < 80) uniquify 0 
 DSP resource Status: linienmodule_fast_b_iir1_z70_20 1 4806 1357: Used 1 time : Accepted (67 < 80) uniquify 0 
 DSP resource Status: linienmodule_fast_b_iir1_z60_1f 0 4806 3449: Used 1 time : Accepted (64 < 80) uniquify 0 
 DSP resource Status: linienmodule_fast_b_iir1_z60_1f 1 4806 1357: Used 1 time : Accepted (65 < 80) uniquify 0 
 DSP resource Status: linienmodule_fast_b_iir1_z50_1e 0 4806 3449: Used 1 time : Accepted (62 < 80) uniquify 0 
 DSP resource Status: linienmodule_fast_b_iir1_z50_1e 1 4806 1357: Used 1 time : Accepted (63 < 80) uniquify 0 
 DSP resource Status: linienmodule_fast_b_iir1_z30_1d 0 4806 3449: Used 1 time : Accepted (58 < 80) uniquify 0 
 DSP resource Status: linienmodule_fast_b_iir1_z30_1d 1 4806 1357: Used 1 time : Accepted (59 < 80) uniquify 0 
 DSP resource Status: linienmodule_fast_b_iir0_z20_23 0 4806 3449: Used 1 time : Accepted (40 < 80) uniquify 0 
 DSP resource Status: linienmodule_fast_b_iir0_z20_23 1 4806 1357: Used 1 time : Accepted (41 < 80) uniquify 0 
 DSP resource Status: linienmodule_fast_b_iir0_z10_22 0 4806 3449: Used 1 time : Accepted (38 < 80) uniquify 0 
 DSP resource Status: linienmodule_fast_b_iir0_z10_22 1 4806 1357: Used 1 time : Accepted (39 < 80) uniquify 0 
 DSP resource Status: linienmodule_fast_b_iir0_z00_21 0 4806 3449: Used 1 time : Accepted (36 < 80) uniquify 0 
 DSP resource Status: linienmodule_fast_b_iir0_z00_21 1 4806 1357: Used 1 time : Accepted (37 < 80) uniquify 0 
 DSP resource Status: linienmodule_fast_b_iir0_z70_28 0 4806 3449: Used 1 time : Accepted (50 < 80) uniquify 0 
 DSP resource Status: linienmodule_fast_b_iir0_z70_28 1 4806 1357: Used 1 time : Accepted (51 < 80) uniquify 0 
 DSP resource Status: linienmodule_fast_b_iir0_z60_27 0 4806 3449: Used 1 time : Accepted (48 < 80) uniquify 0 
 DSP resource Status: linienmodule_fast_b_iir0_z60_27 1 4806 1357: Used 1 time : Accepted (49 < 80) uniquify 0 
 DSP resource Status: linienmodule_fast_b_iir0_z50_26 0 4806 3449: Used 1 time : Accepted (46 < 80) uniquify 0 
 DSP resource Status: linienmodule_fast_b_iir0_z50_26 1 4806 1357: Used 1 time : Accepted (47 < 80) uniquify 0 
 DSP resource Status: linienmodule_fast_b_iir0_z40_25 0 4806 3449: Used 1 time : Accepted (44 < 80) uniquify 0 
 DSP resource Status: linienmodule_fast_b_iir0_z40_25 1 4806 1357: Used 1 time : Accepted (45 < 80) uniquify 0 
 DSP resource Status: linienmodule_fast_b_iir0_z30_24 0 4806 3449: Used 1 time : Accepted (42 < 80) uniquify 0 
 DSP resource Status: linienmodule_fast_b_iir0_z30_24 1 4806 1357: Used 1 time : Accepted (43 < 80) uniquify 0 
 DSP resource Status: linienmodule_fast_a_iir1_z10_2a 0 4806 3449: Used 1 time : Accepted (22 < 80) uniquify 0 
 DSP resource Status: linienmodule_fast_a_iir1_z10_2a 1 4806 1357: Used 1 time : Accepted (23 < 80) uniquify 0 
 DSP resource Status: linienmodule_fast_a_iir1_z00_29 0 4806 3449: Used 1 time : Accepted (20 < 80) uniquify 0 
 DSP resource Status: linienmodule_fast_a_iir1_z00_29 1 4806 1357: Used 1 time : Accepted (21 < 80) uniquify 0 
DSP Report: Generating DSP linienmodule_fast_b_iir1_z70, operation Mode is (post resource management): A2*B2.
DSP Report: register linienmodule_fast_b_iir1_z70 is absorbed into DSP linienmodule_fast_b_iir1_z70.
DSP Report: register linienmodule_fast_b_iir1_a11_reg is absorbed into DSP linienmodule_fast_b_iir1_z70.
DSP Report: operator linienmodule_fast_b_iir1_z70 is absorbed into DSP linienmodule_fast_b_iir1_z70.
DSP Report: operator linienmodule_fast_b_iir1_z70 is absorbed into DSP linienmodule_fast_b_iir1_z70.
DSP Report: Generating DSP linienmodule_fast_b_iir1_z70, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_fast_b_iir1_y2_reg is absorbed into DSP linienmodule_fast_b_iir1_z70.
DSP Report: register linienmodule_fast_b_iir1_a11_reg is absorbed into DSP linienmodule_fast_b_iir1_z70.
DSP Report: operator linienmodule_fast_b_iir1_z70 is absorbed into DSP linienmodule_fast_b_iir1_z70.
DSP Report: operator linienmodule_fast_b_iir1_z70 is absorbed into DSP linienmodule_fast_b_iir1_z70.
DSP Report: Generating DSP linienmodule_fast_b_iir1_z60, operation Mode is (post resource management): A2*B2.
DSP Report: register linienmodule_fast_b_iir1_z60 is absorbed into DSP linienmodule_fast_b_iir1_z60.
DSP Report: register linienmodule_fast_b_iir1_a2_reg is absorbed into DSP linienmodule_fast_b_iir1_z60.
DSP Report: operator linienmodule_fast_b_iir1_z60 is absorbed into DSP linienmodule_fast_b_iir1_z60.
DSP Report: operator linienmodule_fast_b_iir1_z60 is absorbed into DSP linienmodule_fast_b_iir1_z60.
DSP Report: Generating DSP linienmodule_fast_b_iir1_z60, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_fast_b_iir1_y2_reg is absorbed into DSP linienmodule_fast_b_iir1_z60.
DSP Report: register linienmodule_fast_b_iir1_a2_reg is absorbed into DSP linienmodule_fast_b_iir1_z60.
DSP Report: operator linienmodule_fast_b_iir1_z60 is absorbed into DSP linienmodule_fast_b_iir1_z60.
DSP Report: operator linienmodule_fast_b_iir1_z60 is absorbed into DSP linienmodule_fast_b_iir1_z60.
DSP Report: Generating DSP linienmodule_fast_b_iir1_z50, operation Mode is (post resource management): A2*B2.
DSP Report: register linienmodule_fast_b_iir1_z50 is absorbed into DSP linienmodule_fast_b_iir1_z50.
DSP Report: register linienmodule_fast_b_iir1_b01_reg is absorbed into DSP linienmodule_fast_b_iir1_z50.
DSP Report: operator linienmodule_fast_b_iir1_z50 is absorbed into DSP linienmodule_fast_b_iir1_z50.
DSP Report: operator linienmodule_fast_b_iir1_z50 is absorbed into DSP linienmodule_fast_b_iir1_z50.
DSP Report: Generating DSP linienmodule_fast_b_iir1_z50, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_fast_b_iir1_y0_reg is absorbed into DSP linienmodule_fast_b_iir1_z50.
DSP Report: register linienmodule_fast_b_iir1_b01_reg is absorbed into DSP linienmodule_fast_b_iir1_z50.
DSP Report: operator linienmodule_fast_b_iir1_z50 is absorbed into DSP linienmodule_fast_b_iir1_z50.
DSP Report: operator linienmodule_fast_b_iir1_z50 is absorbed into DSP linienmodule_fast_b_iir1_z50.
DSP Report: Generating DSP linienmodule_fast_b_iir1_z30, operation Mode is (post resource management): A2*B2.
DSP Report: register linienmodule_fast_b_iir1_z30 is absorbed into DSP linienmodule_fast_b_iir1_z30.
DSP Report: register linienmodule_fast_b_iir1_b2_reg is absorbed into DSP linienmodule_fast_b_iir1_z30.
DSP Report: operator linienmodule_fast_b_iir1_z30 is absorbed into DSP linienmodule_fast_b_iir1_z30.
DSP Report: operator linienmodule_fast_b_iir1_z30 is absorbed into DSP linienmodule_fast_b_iir1_z30.
DSP Report: Generating DSP linienmodule_fast_b_iir1_z30, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_fast_b_iir1_y0_reg is absorbed into DSP linienmodule_fast_b_iir1_z30.
DSP Report: register linienmodule_fast_b_iir1_b2_reg is absorbed into DSP linienmodule_fast_b_iir1_z30.
DSP Report: operator linienmodule_fast_b_iir1_z30 is absorbed into DSP linienmodule_fast_b_iir1_z30.
DSP Report: operator linienmodule_fast_b_iir1_z30 is absorbed into DSP linienmodule_fast_b_iir1_z30.
DSP Report: Generating DSP linienmodule_fast_b_iir0_z20, operation Mode is (post resource management): A2*B2.
DSP Report: register linienmodule_fast_b_iir0_z20 is absorbed into DSP linienmodule_fast_b_iir0_z20.
DSP Report: register linienmodule_fast_b_iir0_a10_reg is absorbed into DSP linienmodule_fast_b_iir0_z20.
DSP Report: operator linienmodule_fast_b_iir0_z20 is absorbed into DSP linienmodule_fast_b_iir0_z20.
DSP Report: operator linienmodule_fast_b_iir0_z20 is absorbed into DSP linienmodule_fast_b_iir0_z20.
DSP Report: Generating DSP linienmodule_fast_b_iir0_z20, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_fast_b_iir0_y0_reg is absorbed into DSP linienmodule_fast_b_iir0_z20.
DSP Report: register linienmodule_fast_b_iir0_a10_reg is absorbed into DSP linienmodule_fast_b_iir0_z20.
DSP Report: operator linienmodule_fast_b_iir0_z20 is absorbed into DSP linienmodule_fast_b_iir0_z20.
DSP Report: operator linienmodule_fast_b_iir0_z20 is absorbed into DSP linienmodule_fast_b_iir0_z20.
DSP Report: Generating DSP linienmodule_fast_b_iir0_z10, operation Mode is (post resource management): A2*B2.
DSP Report: register linienmodule_fast_b_iir0_z10 is absorbed into DSP linienmodule_fast_b_iir0_z10.
DSP Report: register linienmodule_fast_b_iir0_b00_reg is absorbed into DSP linienmodule_fast_b_iir0_z10.
DSP Report: operator linienmodule_fast_b_iir0_z10 is absorbed into DSP linienmodule_fast_b_iir0_z10.
DSP Report: operator linienmodule_fast_b_iir0_z10 is absorbed into DSP linienmodule_fast_b_iir0_z10.
DSP Report: Generating DSP linienmodule_fast_b_iir0_z10, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_fast_b_limitcsr0_limitcsr0_y0_reg is absorbed into DSP linienmodule_fast_b_iir0_z10.
DSP Report: register linienmodule_fast_b_iir0_b00_reg is absorbed into DSP linienmodule_fast_b_iir0_z10.
DSP Report: operator linienmodule_fast_b_iir0_z10 is absorbed into DSP linienmodule_fast_b_iir0_z10.
DSP Report: operator linienmodule_fast_b_iir0_z10 is absorbed into DSP linienmodule_fast_b_iir0_z10.
DSP Report: Generating DSP linienmodule_fast_b_iir0_z00, operation Mode is (post resource management): A2*B2.
DSP Report: register linienmodule_fast_b_iir0_z00 is absorbed into DSP linienmodule_fast_b_iir0_z00.
DSP Report: register linienmodule_fast_b_iir0_b10_reg is absorbed into DSP linienmodule_fast_b_iir0_z00.
DSP Report: operator linienmodule_fast_b_iir0_z00 is absorbed into DSP linienmodule_fast_b_iir0_z00.
DSP Report: operator linienmodule_fast_b_iir0_z00 is absorbed into DSP linienmodule_fast_b_iir0_z00.
DSP Report: Generating DSP linienmodule_fast_b_iir0_z00, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_fast_b_limitcsr0_limitcsr0_y0_reg is absorbed into DSP linienmodule_fast_b_iir0_z00.
DSP Report: register linienmodule_fast_b_iir0_b10_reg is absorbed into DSP linienmodule_fast_b_iir0_z00.
DSP Report: operator linienmodule_fast_b_iir0_z00 is absorbed into DSP linienmodule_fast_b_iir0_z00.
DSP Report: operator linienmodule_fast_b_iir0_z00 is absorbed into DSP linienmodule_fast_b_iir0_z00.
DSP Report: Generating DSP linienmodule_fast_b_iir0_z70, operation Mode is (post resource management): A2*B2.
DSP Report: register linienmodule_fast_b_iir0_z70 is absorbed into DSP linienmodule_fast_b_iir0_z70.
DSP Report: register linienmodule_fast_b_iir0_a11_reg is absorbed into DSP linienmodule_fast_b_iir0_z70.
DSP Report: operator linienmodule_fast_b_iir0_z70 is absorbed into DSP linienmodule_fast_b_iir0_z70.
DSP Report: operator linienmodule_fast_b_iir0_z70 is absorbed into DSP linienmodule_fast_b_iir0_z70.
DSP Report: Generating DSP linienmodule_fast_b_iir0_z70, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_fast_b_iir0_y2_reg is absorbed into DSP linienmodule_fast_b_iir0_z70.
DSP Report: register linienmodule_fast_b_iir0_a11_reg is absorbed into DSP linienmodule_fast_b_iir0_z70.
DSP Report: operator linienmodule_fast_b_iir0_z70 is absorbed into DSP linienmodule_fast_b_iir0_z70.
DSP Report: operator linienmodule_fast_b_iir0_z70 is absorbed into DSP linienmodule_fast_b_iir0_z70.
DSP Report: Generating DSP linienmodule_fast_b_iir0_z60, operation Mode is (post resource management): A2*B2.
DSP Report: register linienmodule_fast_b_iir0_z60 is absorbed into DSP linienmodule_fast_b_iir0_z60.
DSP Report: register linienmodule_fast_b_iir0_a2_reg is absorbed into DSP linienmodule_fast_b_iir0_z60.
DSP Report: operator linienmodule_fast_b_iir0_z60 is absorbed into DSP linienmodule_fast_b_iir0_z60.
DSP Report: operator linienmodule_fast_b_iir0_z60 is absorbed into DSP linienmodule_fast_b_iir0_z60.
DSP Report: Generating DSP linienmodule_fast_b_iir0_z60, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_fast_b_iir0_y2_reg is absorbed into DSP linienmodule_fast_b_iir0_z60.
DSP Report: register linienmodule_fast_b_iir0_a2_reg is absorbed into DSP linienmodule_fast_b_iir0_z60.
DSP Report: operator linienmodule_fast_b_iir0_z60 is absorbed into DSP linienmodule_fast_b_iir0_z60.
DSP Report: operator linienmodule_fast_b_iir0_z60 is absorbed into DSP linienmodule_fast_b_iir0_z60.
DSP Report: Generating DSP linienmodule_fast_b_iir0_z50, operation Mode is (post resource management): A2*B2.
DSP Report: register linienmodule_fast_b_iir0_z50 is absorbed into DSP linienmodule_fast_b_iir0_z50.
DSP Report: register linienmodule_fast_b_iir0_b01_reg is absorbed into DSP linienmodule_fast_b_iir0_z50.
DSP Report: operator linienmodule_fast_b_iir0_z50 is absorbed into DSP linienmodule_fast_b_iir0_z50.
DSP Report: operator linienmodule_fast_b_iir0_z50 is absorbed into DSP linienmodule_fast_b_iir0_z50.
DSP Report: Generating DSP linienmodule_fast_b_iir0_z50, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_fast_b_iir0_y0_reg is absorbed into DSP linienmodule_fast_b_iir0_z50.
DSP Report: register linienmodule_fast_b_iir0_b01_reg is absorbed into DSP linienmodule_fast_b_iir0_z50.
DSP Report: operator linienmodule_fast_b_iir0_z50 is absorbed into DSP linienmodule_fast_b_iir0_z50.
DSP Report: operator linienmodule_fast_b_iir0_z50 is absorbed into DSP linienmodule_fast_b_iir0_z50.
DSP Report: Generating DSP linienmodule_fast_b_iir0_z40, operation Mode is (post resource management): A2*B2.
DSP Report: register linienmodule_fast_b_iir0_z40 is absorbed into DSP linienmodule_fast_b_iir0_z40.
DSP Report: register linienmodule_fast_b_iir0_b11_reg is absorbed into DSP linienmodule_fast_b_iir0_z40.
DSP Report: operator linienmodule_fast_b_iir0_z40 is absorbed into DSP linienmodule_fast_b_iir0_z40.
DSP Report: operator linienmodule_fast_b_iir0_z40 is absorbed into DSP linienmodule_fast_b_iir0_z40.
DSP Report: Generating DSP linienmodule_fast_b_iir0_z40, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_fast_b_iir0_y0_reg is absorbed into DSP linienmodule_fast_b_iir0_z40.
DSP Report: register linienmodule_fast_b_iir0_b11_reg is absorbed into DSP linienmodule_fast_b_iir0_z40.
DSP Report: operator linienmodule_fast_b_iir0_z40 is absorbed into DSP linienmodule_fast_b_iir0_z40.
DSP Report: operator linienmodule_fast_b_iir0_z40 is absorbed into DSP linienmodule_fast_b_iir0_z40.
DSP Report: Generating DSP linienmodule_fast_b_iir0_z30, operation Mode is (post resource management): A2*B2.
DSP Report: register linienmodule_fast_b_iir0_z30 is absorbed into DSP linienmodule_fast_b_iir0_z30.
DSP Report: register linienmodule_fast_b_iir0_b2_reg is absorbed into DSP linienmodule_fast_b_iir0_z30.
DSP Report: operator linienmodule_fast_b_iir0_z30 is absorbed into DSP linienmodule_fast_b_iir0_z30.
DSP Report: operator linienmodule_fast_b_iir0_z30 is absorbed into DSP linienmodule_fast_b_iir0_z30.
DSP Report: Generating DSP linienmodule_fast_b_iir0_z30, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_fast_b_iir0_y0_reg is absorbed into DSP linienmodule_fast_b_iir0_z30.
DSP Report: register linienmodule_fast_b_iir0_b2_reg is absorbed into DSP linienmodule_fast_b_iir0_z30.
DSP Report: operator linienmodule_fast_b_iir0_z30 is absorbed into DSP linienmodule_fast_b_iir0_z30.
DSP Report: operator linienmodule_fast_b_iir0_z30 is absorbed into DSP linienmodule_fast_b_iir0_z30.
DSP Report: Generating DSP linienmodule_fast_a_iir1_z10, operation Mode is (post resource management): A2*B2.
DSP Report: register linienmodule_fast_a_iir1_z10 is absorbed into DSP linienmodule_fast_a_iir1_z10.
DSP Report: register linienmodule_fast_a_iir1_b00_reg is absorbed into DSP linienmodule_fast_a_iir1_z10.
DSP Report: operator linienmodule_fast_a_iir1_z10 is absorbed into DSP linienmodule_fast_a_iir1_z10.
DSP Report: operator linienmodule_fast_a_iir1_z10 is absorbed into DSP linienmodule_fast_a_iir1_z10.
DSP Report: Generating DSP linienmodule_fast_a_iir1_z10, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_fast_a_limitcsr1_limitcsr1_y0_reg is absorbed into DSP linienmodule_fast_a_iir1_z10.
DSP Report: register linienmodule_fast_a_iir1_b00_reg is absorbed into DSP linienmodule_fast_a_iir1_z10.
DSP Report: operator linienmodule_fast_a_iir1_z10 is absorbed into DSP linienmodule_fast_a_iir1_z10.
DSP Report: operator linienmodule_fast_a_iir1_z10 is absorbed into DSP linienmodule_fast_a_iir1_z10.
DSP Report: Generating DSP linienmodule_fast_a_iir1_z00, operation Mode is (post resource management): A2*B2.
DSP Report: register linienmodule_fast_a_iir1_z00 is absorbed into DSP linienmodule_fast_a_iir1_z00.
DSP Report: register linienmodule_fast_a_iir1_b10_reg is absorbed into DSP linienmodule_fast_a_iir1_z00.
DSP Report: operator linienmodule_fast_a_iir1_z00 is absorbed into DSP linienmodule_fast_a_iir1_z00.
DSP Report: operator linienmodule_fast_a_iir1_z00 is absorbed into DSP linienmodule_fast_a_iir1_z00.
DSP Report: Generating DSP linienmodule_fast_a_iir1_z00, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_fast_a_limitcsr1_limitcsr1_y0_reg is absorbed into DSP linienmodule_fast_a_iir1_z00.
DSP Report: register linienmodule_fast_a_iir1_b10_reg is absorbed into DSP linienmodule_fast_a_iir1_z00.
DSP Report: operator linienmodule_fast_a_iir1_z00 is absorbed into DSP linienmodule_fast_a_iir1_z00.
DSP Report: operator linienmodule_fast_a_iir1_z00 is absorbed into DSP linienmodule_fast_a_iir1_z00.
 DSP resource Status: linienmodule_raw_acquisition_iir_z100_35 0 4806 3449: Used 1 time : Accepted (70 < 80) uniquify 0 
 DSP resource Status: linienmodule_raw_acquisition_iir_z100_35 1 4806 1357: Used 1 time : Accepted (71 < 80) uniquify 0 
 DSP resource Status: linienmodule_raw_acquisition_iir_z90_34 0 4806 3449: Used 1 time : Rejected (88 > 80) uniquify 0 
 DSP resource Status: linienmodule_raw_acquisition_iir_z90_34 1 4806 1357: Used 1 time : Rejected (89 > 80) uniquify 0 
 DSP resource Status: linienmodule_raw_acquisition_iir_z80_33 0 4806 3449: Used 1 time : Rejected (86 > 80) uniquify 0 
 DSP resource Status: linienmodule_raw_acquisition_iir_z80_33 1 4806 1357: Used 1 time : Rejected (87 > 80) uniquify 0 
 DSP resource Status: linienmodule_raw_acquisition_iir_z70_32 0 4806 3449: Used 1 time : Rejected (84 > 80) uniquify 0 
 DSP resource Status: linienmodule_raw_acquisition_iir_z70_32 1 4806 1357: Used 1 time : Rejected (85 > 80) uniquify 0 
 DSP resource Status: linienmodule_raw_acquisition_iir_z60_31 0 4806 3449: Used 1 time : Rejected (82 > 80) uniquify 0 
 DSP resource Status: linienmodule_raw_acquisition_iir_z60_31 1 4806 1357: Used 1 time : Rejected (83 > 80) uniquify 0 
 DSP resource Status: linienmodule_raw_acquisition_iir_z50_30 0 4806 3449: Used 1 time : Accepted (80 < 80) uniquify 0 
 DSP resource Status: linienmodule_raw_acquisition_iir_z50_30 1 4806 1357: Used 1 time : Rejected (81 > 80) uniquify 0 
 DSP resource Status: linienmodule_raw_acquisition_iir_z40_2f 0 4806 3449: Used 1 time : Accepted (78 < 80) uniquify 0 
 DSP resource Status: linienmodule_raw_acquisition_iir_z40_2f 1 4806 1357: Used 1 time : Accepted (79 < 80) uniquify 0 
 DSP resource Status: linienmodule_raw_acquisition_iir_z30_2e 0 4806 3449: Used 1 time : Accepted (76 < 80) uniquify 0 
 DSP resource Status: linienmodule_raw_acquisition_iir_z30_2e 1 4806 1357: Used 1 time : Accepted (77 < 80) uniquify 0 
 DSP resource Status: linienmodule_raw_acquisition_iir_z20_2d 0 4806 3449: Used 1 time : Accepted (74 < 80) uniquify 0 
 DSP resource Status: linienmodule_raw_acquisition_iir_z20_2d 1 4806 1357: Used 1 time : Accepted (75 < 80) uniquify 0 
 DSP resource Status: linienmodule_raw_acquisition_iir_z10_2c 0 4806 3449: Used 1 time : Accepted (72 < 80) uniquify 0 
 DSP resource Status: linienmodule_raw_acquisition_iir_z10_2c 1 4806 1357: Used 1 time : Accepted (73 < 80) uniquify 0 
 DSP resource Status: linienmodule_raw_acquisition_iir_z00_2b 0 4806 3449: Used 1 time : Accepted (68 < 80) uniquify 0 
 DSP resource Status: linienmodule_raw_acquisition_iir_z00_2b 1 4806 1357: Used 1 time : Accepted (69 < 80) uniquify 0 
 DSP resource Status: linienmodule_slowchain_ki_mult0_39 0 1578 1578: Used 1 time : Rejected (94 > 80) uniquify 0 
 DSP resource Status: linienmodule_slowchain_kd_mult_38 0 1578 1578: Used 1 time : Rejected (93 > 80) uniquify 0 
 DSP resource Status: linienmodule_slowchain_kp_mult_36 0 1578 1578: Used 1 time : Rejected (95 > 80) uniquify 0 
DSP Report: Generating DSP linienmodule_raw_acquisition_iir_z100, operation Mode is (post resource management): A2*B2.
DSP Report: register linienmodule_raw_acquisition_iir_z100 is absorbed into DSP linienmodule_raw_acquisition_iir_z100.
DSP Report: register linienmodule_raw_acquisition_iir_a1_reg is absorbed into DSP linienmodule_raw_acquisition_iir_z100.
DSP Report: operator linienmodule_raw_acquisition_iir_z100 is absorbed into DSP linienmodule_raw_acquisition_iir_z100.
DSP Report: operator linienmodule_raw_acquisition_iir_z100 is absorbed into DSP linienmodule_raw_acquisition_iir_z100.
DSP Report: Generating DSP linienmodule_raw_acquisition_iir_z100, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_raw_acquisition_iir_y0_reg is absorbed into DSP linienmodule_raw_acquisition_iir_z100.
DSP Report: register linienmodule_raw_acquisition_iir_a1_reg is absorbed into DSP linienmodule_raw_acquisition_iir_z100.
DSP Report: operator linienmodule_raw_acquisition_iir_z100 is absorbed into DSP linienmodule_raw_acquisition_iir_z100.
DSP Report: operator linienmodule_raw_acquisition_iir_z100 is absorbed into DSP linienmodule_raw_acquisition_iir_z100.
DSP Report: Generating DSP linienmodule_raw_acquisition_iir_z50, operation Mode is (post resource management): A2*B2.
DSP Report: register linienmodule_raw_acquisition_iir_z50 is absorbed into DSP linienmodule_raw_acquisition_iir_z50.
DSP Report: register linienmodule_raw_acquisition_iir_b0_reg is absorbed into DSP linienmodule_raw_acquisition_iir_z50.
DSP Report: operator linienmodule_raw_acquisition_iir_z50 is absorbed into DSP linienmodule_raw_acquisition_iir_z50.
DSP Report: operator linienmodule_raw_acquisition_iir_z50 is absorbed into DSP linienmodule_raw_acquisition_iir_z50.
DSP Report: Generating DSP linienmodule_raw_acquisition_iir_z40, operation Mode is (post resource management): A2*B2.
DSP Report: register linienmodule_raw_acquisition_iir_z40 is absorbed into DSP linienmodule_raw_acquisition_iir_z40.
DSP Report: register linienmodule_raw_acquisition_iir_b1_reg is absorbed into DSP linienmodule_raw_acquisition_iir_z40.
DSP Report: operator linienmodule_raw_acquisition_iir_z40 is absorbed into DSP linienmodule_raw_acquisition_iir_z40.
DSP Report: operator linienmodule_raw_acquisition_iir_z40 is absorbed into DSP linienmodule_raw_acquisition_iir_z40.
DSP Report: Generating DSP linienmodule_raw_acquisition_iir_z40, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_limit_error_signal_limitcsr_y_reg is absorbed into DSP linienmodule_raw_acquisition_iir_z40.
DSP Report: register linienmodule_raw_acquisition_iir_b1_reg is absorbed into DSP linienmodule_raw_acquisition_iir_z40.
DSP Report: operator linienmodule_raw_acquisition_iir_z40 is absorbed into DSP linienmodule_raw_acquisition_iir_z40.
DSP Report: operator linienmodule_raw_acquisition_iir_z40 is absorbed into DSP linienmodule_raw_acquisition_iir_z40.
DSP Report: Generating DSP linienmodule_raw_acquisition_iir_z30, operation Mode is (post resource management): A2*B2.
DSP Report: register linienmodule_raw_acquisition_iir_z30 is absorbed into DSP linienmodule_raw_acquisition_iir_z30.
DSP Report: register linienmodule_raw_acquisition_iir_b2_reg is absorbed into DSP linienmodule_raw_acquisition_iir_z30.
DSP Report: operator linienmodule_raw_acquisition_iir_z30 is absorbed into DSP linienmodule_raw_acquisition_iir_z30.
DSP Report: operator linienmodule_raw_acquisition_iir_z30 is absorbed into DSP linienmodule_raw_acquisition_iir_z30.
DSP Report: Generating DSP linienmodule_raw_acquisition_iir_z30, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_limit_error_signal_limitcsr_y_reg is absorbed into DSP linienmodule_raw_acquisition_iir_z30.
DSP Report: register linienmodule_raw_acquisition_iir_b2_reg is absorbed into DSP linienmodule_raw_acquisition_iir_z30.
DSP Report: operator linienmodule_raw_acquisition_iir_z30 is absorbed into DSP linienmodule_raw_acquisition_iir_z30.
DSP Report: operator linienmodule_raw_acquisition_iir_z30 is absorbed into DSP linienmodule_raw_acquisition_iir_z30.
DSP Report: Generating DSP linienmodule_raw_acquisition_iir_z20, operation Mode is (post resource management): A2*B2.
DSP Report: register linienmodule_raw_acquisition_iir_z20 is absorbed into DSP linienmodule_raw_acquisition_iir_z20.
DSP Report: register linienmodule_raw_acquisition_iir_b3_reg is absorbed into DSP linienmodule_raw_acquisition_iir_z20.
DSP Report: operator linienmodule_raw_acquisition_iir_z20 is absorbed into DSP linienmodule_raw_acquisition_iir_z20.
DSP Report: operator linienmodule_raw_acquisition_iir_z20 is absorbed into DSP linienmodule_raw_acquisition_iir_z20.
DSP Report: Generating DSP linienmodule_raw_acquisition_iir_z20, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_limit_error_signal_limitcsr_y_reg is absorbed into DSP linienmodule_raw_acquisition_iir_z20.
DSP Report: register linienmodule_raw_acquisition_iir_b3_reg is absorbed into DSP linienmodule_raw_acquisition_iir_z20.
DSP Report: operator linienmodule_raw_acquisition_iir_z20 is absorbed into DSP linienmodule_raw_acquisition_iir_z20.
DSP Report: operator linienmodule_raw_acquisition_iir_z20 is absorbed into DSP linienmodule_raw_acquisition_iir_z20.
DSP Report: Generating DSP linienmodule_raw_acquisition_iir_z10, operation Mode is (post resource management): A2*B2.
DSP Report: register linienmodule_raw_acquisition_iir_z10 is absorbed into DSP linienmodule_raw_acquisition_iir_z10.
DSP Report: register linienmodule_raw_acquisition_iir_b4_reg is absorbed into DSP linienmodule_raw_acquisition_iir_z10.
DSP Report: operator linienmodule_raw_acquisition_iir_z10 is absorbed into DSP linienmodule_raw_acquisition_iir_z10.
DSP Report: operator linienmodule_raw_acquisition_iir_z10 is absorbed into DSP linienmodule_raw_acquisition_iir_z10.
DSP Report: Generating DSP linienmodule_raw_acquisition_iir_z10, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_limit_error_signal_limitcsr_y_reg is absorbed into DSP linienmodule_raw_acquisition_iir_z10.
DSP Report: register linienmodule_raw_acquisition_iir_b4_reg is absorbed into DSP linienmodule_raw_acquisition_iir_z10.
DSP Report: operator linienmodule_raw_acquisition_iir_z10 is absorbed into DSP linienmodule_raw_acquisition_iir_z10.
DSP Report: operator linienmodule_raw_acquisition_iir_z10 is absorbed into DSP linienmodule_raw_acquisition_iir_z10.
DSP Report: Generating DSP linienmodule_raw_acquisition_iir_z00, operation Mode is (post resource management): A2*B2.
DSP Report: register linienmodule_raw_acquisition_iir_z00 is absorbed into DSP linienmodule_raw_acquisition_iir_z00.
DSP Report: register linienmodule_raw_acquisition_iir_b5_reg is absorbed into DSP linienmodule_raw_acquisition_iir_z00.
DSP Report: operator linienmodule_raw_acquisition_iir_z00 is absorbed into DSP linienmodule_raw_acquisition_iir_z00.
DSP Report: operator linienmodule_raw_acquisition_iir_z00 is absorbed into DSP linienmodule_raw_acquisition_iir_z00.
DSP Report: Generating DSP linienmodule_raw_acquisition_iir_z00, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register linienmodule_limit_error_signal_limitcsr_y_reg is absorbed into DSP linienmodule_raw_acquisition_iir_z00.
DSP Report: register linienmodule_raw_acquisition_iir_b5_reg is absorbed into DSP linienmodule_raw_acquisition_iir_z00.
DSP Report: operator linienmodule_raw_acquisition_iir_z00 is absorbed into DSP linienmodule_raw_acquisition_iir_z00.
DSP Report: operator linienmodule_raw_acquisition_iir_z00 is absorbed into DSP linienmodule_raw_acquisition_iir_z00.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+---------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name          | RTL Object            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|i_1/red_pitaya_scope | adc_a_buf_reg         | 16 K x 14(READ_FIRST)  | W |   | 16 K x 14(WRITE_FIRST) |   | R | Port A and B     | 0      | 7      | 
|i_1/red_pitaya_scope | adc_b_buf_reg         | 16 K x 14(READ_FIRST)  | W |   | 16 K x 14(WRITE_FIRST) |   | R | Port A and B     | 0      | 7      | 
|i_1/red_pitaya_scope | adc_a_q_buf_reg       | 16 K x 14(READ_FIRST)  | W |   | 16 K x 14(WRITE_FIRST) |   | R | Port A and B     | 0      | 7      | 
|i_1/red_pitaya_scope | adc_b_q_buf_reg       | 16 K x 14(READ_FIRST)  | W |   | 16 K x 14(WRITE_FIRST) |   | R | Port A and B     | 0      | 7      | 
|top                  | dynamic_delay_mem_reg | 7 K x 28(READ_FIRST)   | W |   | 7 K x 28(WRITE_FIRST)  |   | R | Port A and B     | 0      | 7      | 
|top                  | mod_sw_samples_reg    | 1 K x 14(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
+---------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|top         | A2*B2                 | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A2*B2      | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2                 | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A2*B2      | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2                 | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A2*B2      | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2                 | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A2*B2      | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2                 | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A2*B2      | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2                 | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A*B2       | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2                 | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A*B2       | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2                 | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A2*B2      | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2                 | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A2*B2      | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2                 | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A2*B2      | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2                 | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A2*B2      | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2                 | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A2*B2      | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2                 | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A2*B2      | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2                 | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A*B2       | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2                 | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A*B2       | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2                 | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A2*B2      | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2                 | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A2*B2      | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (C or 0)+A*B          | 25     | 14     | 13     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|top         | (C or 0)+A*B          | 25     | 14     | 13     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|top         | (C or 0)+A*B          | 25     | 14     | 13     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|top         | (0 or C')+(A2*B or 0) | 25     | 10     | 35     | -      | 35     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|top         | (A2*B or 0)           | 25     | 10     | -      | -      | 35     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top         | PCIN+A2:B+C           | 15     | 18     | 36     | -      | -1     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|top         | A2*B2                 | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A2*B2      | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2                 | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A2*B2      | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2                 | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A2*B2      | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2                 | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A2*B2      | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2                 | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A2*B2      | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2                 | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A2*B2      | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2                 | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A2*B2      | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2                 | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A2*B2      | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2                 | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A2*B2      | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2                 | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A2*B2      | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2                 | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A2*B2      | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2                 | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A*B2       | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2                 | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A*B2       | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2                 | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A2*B2      | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2                 | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A2*B2      | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2                 | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A2*B2      | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2                 | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A2*B2      | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2                 | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A*B2       | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2                 | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A*B2       | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2                 | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A*B2       | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2                 | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A2*B2      | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2                 | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A2*B2      | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2                 | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A2*B2      | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2                 | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A2*B2      | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2                 | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A2*B2      | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2                 | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A2*B2      | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A*B                   | 15     | 14     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | A*B                   | 15     | 14     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | A*B                   | 15     | 14     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:01:41 . Memory (MB): peak = 1751.887 ; gain = 832.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:02:29 . Memory (MB): peak = 2057.188 ; gain = 1138.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+---------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name          | RTL Object            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|i_1/red_pitaya_scope | adc_a_buf_reg         | 16 K x 14(READ_FIRST)  | W |   | 16 K x 14(WRITE_FIRST) |   | R | Port A and B     | 0      | 7      | 
|i_1/red_pitaya_scope | adc_b_buf_reg         | 16 K x 14(READ_FIRST)  | W |   | 16 K x 14(WRITE_FIRST) |   | R | Port A and B     | 0      | 7      | 
|i_1/red_pitaya_scope | adc_a_q_buf_reg       | 16 K x 14(READ_FIRST)  | W |   | 16 K x 14(WRITE_FIRST) |   | R | Port A and B     | 0      | 7      | 
|i_1/red_pitaya_scope | adc_b_q_buf_reg       | 16 K x 14(READ_FIRST)  | W |   | 16 K x 14(WRITE_FIRST) |   | R | Port A and B     | 0      | 7      | 
|top                  | dynamic_delay_mem_reg | 7 K x 28(READ_FIRST)   | W |   | 7 K x 28(WRITE_FIRST)  |   | R | Port A and B     | 0      | 7      | 
|top                  | mod_sw_samples_reg    | 1 K x 14(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
+---------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance red_pitaya_scope/adc_a_buf_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_scope/adc_a_buf_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_scope/adc_a_buf_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_scope/adc_a_buf_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_scope/adc_a_buf_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_scope/adc_a_buf_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_scope/adc_a_buf_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_scope/adc_b_buf_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_scope/adc_b_buf_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_scope/adc_b_buf_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_scope/adc_b_buf_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_scope/adc_b_buf_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_scope/adc_b_buf_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_scope/adc_b_buf_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_scope/adc_a_q_buf_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_scope/adc_a_q_buf_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_scope/adc_a_q_buf_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_scope/adc_a_q_buf_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_scope/adc_a_q_buf_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_scope/adc_a_q_buf_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_scope/adc_a_q_buf_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_scope/adc_b_q_buf_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_scope/adc_b_q_buf_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_scope/adc_b_q_buf_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_scope/adc_b_q_buf_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_scope/adc_b_q_buf_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_scope/adc_b_q_buf_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_scope/adc_b_q_buf_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dynamic_delay_mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dynamic_delay_mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dynamic_delay_mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dynamic_delay_mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dynamic_delay_mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dynamic_delay_mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dynamic_delay_mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mod_sw_samples_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:02:53 . Memory (MB): peak = 2075.285 ; gain = 1156.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:03:01 . Memory (MB): peak = 2075.285 ; gain = 1156.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:03:01 . Memory (MB): peak = 2075.285 ; gain = 1156.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:03:05 . Memory (MB): peak = 2075.285 ; gain = 1156.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:03:05 . Memory (MB): peak = 2075.285 ; gain = 1156.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:03:06 . Memory (MB): peak = 2075.285 ; gain = 1156.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:03:06 . Memory (MB): peak = 2075.285 ; gain = 1156.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|top         | A'*B'           | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | PCIN>>17+A'*B'  | 30     | 18     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A'*B'           | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | PCIN>>17+A'*B'  | 30     | 18     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A'*B'           | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | PCIN>>17+A'*B'  | 30     | 18     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A'*B'           | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | PCIN>>17+A'*B'  | 30     | 18     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A'*B'           | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | PCIN>>17+A'*B'  | 30     | 18     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A'*B'           | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | PCIN>>17+(A*B)' | 30     | 18     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|top         | A'*B'           | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | PCIN>>17+(A*B)' | 30     | 18     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|top         | A'*B'           | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | PCIN>>17+A'*B'  | 30     | 18     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A'*B'           | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | PCIN>>17+A'*B'  | 30     | 18     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A'*B'           | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | PCIN>>17+A'*B'  | 30     | 18     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A'*B'           | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | PCIN>>17+A'*B'  | 30     | 18     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A'*B'           | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | PCIN>>17+A'*B'  | 30     | 18     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A'*B'           | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | PCIN>>17+(A*B)' | 30     | 18     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|top         | A'*B'           | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | PCIN>>17+(A*B)' | 30     | 18     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|top         | A'*B'           | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | PCIN>>17+A'*B'  | 30     | 18     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A'*B'           | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | PCIN>>17+(A*B)' | 30     | 18     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|top         | A'*B'           | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | PCIN>>17+(A*B)' | 30     | 18     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|top         | A'*B'           | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | PCIN>>17+A'*B'  | 30     | 18     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A'*B'           | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | PCIN>>17+A'*B'  | 30     | 18     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A'*B'           | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | PCIN>>17+A'*B'  | 30     | 18     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A'*B'           | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | PCIN>>17+A'*B'  | 30     | 18     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A'*B'           | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | PCIN>>17+A'*B'  | 30     | 18     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A'*B'           | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A'*B'           | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | PCIN>>17+A'*B'  | 30     | 18     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A'*B'           | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | PCIN>>17+A'*B'  | 30     | 18     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A'*B'           | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | PCIN>>17+A'*B'  | 30     | 18     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A'*B'           | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | PCIN>>17+A'*B'  | 30     | 18     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A'*B'           | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | PCIN>>17+A'*B'  | 30     | 18     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A'*B'           | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | PCIN>>17+A'*B'  | 30     | 18     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A'*B'           | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | PCIN>>17+A'*B'  | 30     | 18     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A'*B'           | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | PCIN>>17+A'*B'  | 30     | 18     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A'*B'           | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | PCIN>>17+A'*B'  | 30     | 18     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A'*B'           | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | PCIN>>17+A'*B'  | 30     | 18     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A'*B'           | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | PCIN>>17+A'*B'  | 30     | 18     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A'*B'           | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | PCIN>>17+A'*B'  | 30     | 18     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A'*B'           | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | PCIN>>17+A'*B'  | 30     | 18     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A'*B'           | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | PCIN>>17+A'*B'  | 30     | 18     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A'*B'           | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | PCIN>>17+(A*B)' | 30     | 18     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|top         | A'*B'           | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | PCIN>>17+(A*B)' | 30     | 18     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|top         | Dynamic         | -      | -      | -      | -      | 36     | -    | -    | -    | -    | -     | 0    | 0    | 
|top         | Dynamic         | -      | -      | -      | -      | 39     | -    | -    | -    | -    | -     | 0    | 1    | 
|top         | Dynamic         | -      | -      | -      | -      | 39     | -    | -    | -    | -    | -     | 0    | 0    | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |    11|
|3     |CARRY4     |  2059|
|4     |DNA_PORT   |     1|
|5     |DSP48E1    |    80|
|9     |LUT1       |   304|
|10    |LUT2       |  4073|
|11    |LUT3       |  1925|
|12    |LUT4       |  2970|
|13    |LUT5       |  2300|
|14    |LUT6       |  5319|
|15    |MUXF7      |   792|
|16    |MUXF8      |   213|
|17    |ODDR       |    17|
|18    |PLLE2_BASE |     1|
|19    |PS7        |     1|
|20    |RAMB18E1   |     1|
|21    |RAMB36E1   |    35|
|23    |XADC       |     1|
|24    |FD         |     1|
|25    |FDRE       | 10784|
|26    |FDSE       |   370|
|27    |IBUF       |    36|
|28    |IBUFGDS    |     1|
|29    |IOBUF      |    16|
|30    |OBUF       |    33|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:03:06 . Memory (MB): peak = 2075.285 ; gain = 1156.379
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:03:00 . Memory (MB): peak = 2075.285 ; gain = 1050.840
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:03:06 . Memory (MB): peak = 2075.285 ; gain = 1156.379
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.550 . Memory (MB): peak = 2075.285 ; gain = 0.000
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'XADC' of type 'XADC' is '7SERIES'; it is being changed to match the current FPGA architecture, 'ZYNQ'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 3217 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'top' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
Parsing XDC File [C:/linien-master/gateware/build/top.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/linien-master/gateware/build/top.xdc:368]
WARNING: [Vivado 12-627] No clocks matched 'clk125_p'. [C:/linien-master/gateware/build/top.xdc:368]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/linien-master/gateware/build/top.xdc:368]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 2368.562 ; gain = 293.277
WARNING: [Vivado 12-627] No clocks matched 'clk_fpga_0'. [C:/linien-master/gateware/build/top.xdc:368]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/linien-master/gateware/build/top.xdc:368]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks -include_generated_clocks clk125_p]'. [C:/linien-master/gateware/build/top.xdc:368]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [C:/linien-master/gateware/build/top.xdc:368]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks -include_generated_clocks clk_fpga_0]'. [C:/linien-master/gateware/build/top.xdc:368]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [C:/linien-master/gateware/build/top.xdc:368]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Constraints 18-4644] set_clock_groups: All clock groups specified are empty. Please specify atleast one clock group which is not empty. [C:/linien-master/gateware/build/top.xdc:368]
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}'. [C:/linien-master/gateware/build/top.xdc:374]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == PRE} -of [get_cells -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}]'. [C:/linien-master/gateware/build/top.xdc:374]
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {ars_ff1 == TRUE}'. [C:/linien-master/gateware/build/top.xdc:376]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == Q} -of [get_cells -filter {ars_ff1 == TRUE}]'. [C:/linien-master/gateware/build/top.xdc:376]
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {ars_ff2 == TRUE}'. [C:/linien-master/gateware/build/top.xdc:376]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == D} -of [get_cells -filter {ars_ff2 == TRUE}]'. [C:/linien-master/gateware/build/top.xdc:376]
Finished Parsing XDC File [C:/linien-master/gateware/build/top.xdc]
Parsing XDC File [C:/linien-master/gateware/verilog/system_processing_system7_0_0.xdc] for cell 'system_processing_system7_0_0/inst'
Finished Parsing XDC File [C:/linien-master/gateware/verilog/system_processing_system7_0_0.xdc] for cell 'system_processing_system7_0_0/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2372.633 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  FD => FDRE: 1 instance 
  IBUFGDS => IBUFDS: 1 instance 
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  PLLE2_BASE => PLLE2_ADV: 1 instance 

Synth Design complete | Checksum: 5acdeb9b
INFO: [Common 17-83] Releasing license: Synthesis
105 Infos, 296 Warnings, 10 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:03:59 . Memory (MB): peak = 2372.633 ; gain = 1859.996
# report_timing_summary -file top_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2372.633 ; gain = 0.000
# report_utilization -hierarchical -file top_utilization_hierarchical_synth.rpt
# report_utilization -file top_utilization_synth.rpt
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 2372.633 ; gain = 0.000

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: de46b15b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 2372.633 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: de46b15b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2375.254 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: de46b15b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2375.254 ; gain = 0.000
Phase 1 Initialization | Checksum: de46b15b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2375.254 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: de46b15b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.944 . Memory (MB): peak = 2375.254 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: de46b15b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2375.254 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: de46b15b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2375.254 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 30 inverters resulting in an inversion of 164 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1ad938e60

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 2375.254 ; gain = 0.000
Retarget | Checksum: 1ad938e60
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 30 cells
INFO: [Opt 31-1021] In phase Retarget, 16 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 15e386131

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 2375.254 ; gain = 0.000
Constant propagation | Checksum: 15e386131
INFO: [Opt 31-389] Phase Constant propagation created 386 cells and removed 979 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 25146b55f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2375.254 ; gain = 0.000
Sweep | Checksum: 25146b55f
INFO: [Opt 31-389] Phase Sweep created 9 cells and removed 6 cells
INFO: [Opt 31-1021] In phase Sweep, 64 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 25146b55f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2375.254 ; gain = 0.000
BUFG optimization | Checksum: 25146b55f
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 25146b55f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2375.254 ; gain = 0.000
Shift Register Optimization | Checksum: 25146b55f
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 25146b55f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2375.254 ; gain = 0.000
Post Processing Netlist | Checksum: 25146b55f
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 16168b501

Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2375.254 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2375.254 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 16168b501

Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2375.254 ; gain = 0.000
Phase 9 Finalization | Checksum: 16168b501

Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2375.254 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              30  |                                             16  |
|  Constant propagation         |             386  |             979  |                                              0  |
|  Sweep                        |               9  |               6  |                                             64  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 16168b501

Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2375.254 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for DNA_PORT
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 36 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 28 newly gated: 0 Total Ports: 72
Ending PowerOpt Patch Enables Task | Checksum: 126c54b86

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.254 . Memory (MB): peak = 2394.559 ; gain = 0.000
Ending Power Optimization Task | Checksum: 126c54b86

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2394.559 ; gain = 19.305

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 126c54b86

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2394.559 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 2394.559 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 163696e8e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 2394.559 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 2394.559 ; gain = 21.926
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2394.559 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fdd8986c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2394.559 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2394.559 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1e8bf1c32

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2394.559 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2258ee29e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2394.559 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2258ee29e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2394.559 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 2258ee29e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2394.559 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 267bfba8d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 2394.559 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2126ce484

Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 2394.559 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 206b40c52

Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 2394.559 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 203e36064

Time (s): cpu = 00:00:10 ; elapsed = 00:00:41 . Memory (MB): peak = 2394.559 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 333 LUTNM shape to break, 93 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 47, two critical 286, total 333, new lutff created 3
INFO: [Physopt 32-1138] End 1 Pass. Optimized 369 nets or LUTs. Breaked 333 LUTs, combined 36 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1408] Pass 1. Identified 2 candidate nets for high-fanout optimization.
INFO: [Physopt 32-81] Processed net linienmodule_mmap_adr[1]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net dac_rst_OBUF. Replicated 55 times.
INFO: [Physopt 32-232] Optimized 2 nets. Created 60 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 60 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.365 . Memory (MB): peak = 2394.559 ; gain = 0.000
INFO: [Physopt 32-46] Identified 13 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net linienmodule_autolock_robust_counter_reg[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net linienmodule_autolock_robust_counter_reg[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net linienmodule_autolock_robust_counter_reg[6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net linienmodule_autolock_robust_counter_reg[3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net linienmodule_autolock_robust_counter_reg[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net linienmodule_autolock_robust_counter_reg[10]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net linienmodule_autolock_robust_counter_reg[7]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net linienmodule_autolock_robust_counter_reg[5]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net linienmodule_autolock_robust_counter_reg[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net linienmodule_autolock_robust_counter_reg[11]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net linienmodule_autolock_robust_counter_reg[8]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net linienmodule_autolock_robust_counter_reg[9]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net linienmodule_autolock_robust_counter_reg[12]. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 13 nets. Created 13 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 13 nets or cells. Created 13 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.342 . Memory (MB): peak = 2394.559 ; gain = 0.000
INFO: [Physopt 32-457] Pass 1. Identified 11 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell linienmodule_raw_acquisition_iir_z40__0. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell linienmodule_raw_acquisition_iir_z20__0. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell linienmodule_raw_acquisition_iir_z40. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell linienmodule_raw_acquisition_iir_z30. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell linienmodule_raw_acquisition_iir_z20. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell linienmodule_raw_acquisition_iir_z30__0. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell linienmodule_raw_acquisition_iir_z00. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell linienmodule_raw_acquisition_iir_z10. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell linienmodule_raw_acquisition_iir_z50. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell linienmodule_raw_acquisition_iir_z00__0. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell linienmodule_raw_acquisition_iir_z10__0. 9 registers were pushed out.
INFO: [Physopt 32-775] End 2 Pass. Optimized 11 nets or cells. Created 147 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.333 . Memory (MB): peak = 2394.559 ; gain = 0.000
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2394.559 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          333  |             36  |                   369  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |           60  |              0  |                     2  |           0  |           1  |  00:00:02  |
|  Critical Cell                                    |           13  |              0  |                    13  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |          147  |              0  |                    11  |           0  |           1  |  00:00:01  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          553  |             36  |                   395  |           0  |          10  |  00:00:04  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1dbadd97c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:49 . Memory (MB): peak = 2394.559 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 13983ed83

Time (s): cpu = 00:00:12 ; elapsed = 00:00:50 . Memory (MB): peak = 2394.559 ; gain = 0.000
Phase 2 Global Placement | Checksum: 13983ed83

Time (s): cpu = 00:00:12 ; elapsed = 00:00:50 . Memory (MB): peak = 2394.559 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c3507c59

Time (s): cpu = 00:00:13 ; elapsed = 00:00:52 . Memory (MB): peak = 2394.559 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1899a3469

Time (s): cpu = 00:00:14 ; elapsed = 00:00:57 . Memory (MB): peak = 2394.559 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1de03535b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:58 . Memory (MB): peak = 2394.559 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b2bcbceb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:58 . Memory (MB): peak = 2394.559 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1e2cc7ae7

Time (s): cpu = 00:00:17 ; elapsed = 00:01:06 . Memory (MB): peak = 2394.559 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1bd73df69

Time (s): cpu = 00:00:21 ; elapsed = 00:01:30 . Memory (MB): peak = 2394.559 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1be7af7f2

Time (s): cpu = 00:00:21 ; elapsed = 00:01:32 . Memory (MB): peak = 2394.559 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1f1fbd475

Time (s): cpu = 00:00:21 ; elapsed = 00:01:32 . Memory (MB): peak = 2394.559 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1aef3ada1

Time (s): cpu = 00:00:24 ; elapsed = 00:01:43 . Memory (MB): peak = 2394.559 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1aef3ada1

Time (s): cpu = 00:00:24 ; elapsed = 00:01:43 . Memory (MB): peak = 2394.559 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 16f63697b

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.059 | TNS=-7221.803 |
Phase 1 Physical Synthesis Initialization | Checksum: b4661d8f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2394.559 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 164d9736c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 2394.559 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 16f63697b

Time (s): cpu = 00:00:27 ; elapsed = 00:01:52 . Memory (MB): peak = 2394.559 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-7.954. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1bdf7a17b

Time (s): cpu = 00:00:41 ; elapsed = 00:03:21 . Memory (MB): peak = 2394.559 ; gain = 0.000

Time (s): cpu = 00:00:41 ; elapsed = 00:03:21 . Memory (MB): peak = 2394.559 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1bdf7a17b

Time (s): cpu = 00:00:41 ; elapsed = 00:03:21 . Memory (MB): peak = 2394.559 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1bdf7a17b

Time (s): cpu = 00:00:42 ; elapsed = 00:03:22 . Memory (MB): peak = 2394.559 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                4x4|                4x4|
|___________|___________________|___________________|
|      South|                4x4|                8x8|
|___________|___________________|___________________|
|       East|                2x2|                4x4|
|___________|___________________|___________________|
|       West|                2x2|                4x4|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1bdf7a17b

Time (s): cpu = 00:00:42 ; elapsed = 00:03:22 . Memory (MB): peak = 2394.559 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1bdf7a17b

Time (s): cpu = 00:00:42 ; elapsed = 00:03:22 . Memory (MB): peak = 2394.559 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2394.559 ; gain = 0.000

Time (s): cpu = 00:00:42 ; elapsed = 00:03:22 . Memory (MB): peak = 2394.559 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2306ad4e3

Time (s): cpu = 00:00:42 ; elapsed = 00:03:22 . Memory (MB): peak = 2394.559 ; gain = 0.000
Ending Placer Task | Checksum: 17eda80b3

Time (s): cpu = 00:00:42 ; elapsed = 00:03:23 . Memory (MB): peak = 2394.559 ; gain = 0.000
66 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:43 ; elapsed = 00:03:27 . Memory (MB): peak = 2394.559 ; gain = 0.000
# phys_opt_design -directive AddRetime
Command: phys_opt_design -directive AddRetime
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AddRetime

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2394.559 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.00s |  WALL: 5.55s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2394.559 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.954 | TNS=-7053.824 |
Phase 1 Physical Synthesis Initialization | Checksum: 6e3ef8d2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2394.559 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.954 | TNS=-7053.824 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 6e3ef8d2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2394.559 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.954 | TNS=-7053.824 |
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr9[49]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr9_reg[47]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr9[47]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_z80[47]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr9_reg[47]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr9[47]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PCIN__0[41]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr9_reg[43]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr9_reg[39]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr9_reg[35]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr9_reg[31]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr9_reg[31]_i_12_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr9_reg[27]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr9_reg[19]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net linienmodule_raw_acquisition_iir_zr9[19]_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.698 | TNS=-7045.878 |
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr9[19]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net linienmodule_raw_acquisition_iir_zr9[19]_i_11_n_0 was not replicated.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr9[19]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr9_reg[19]_i_19_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net linienmodule_raw_acquisition_iir_zr9[19]_i_52_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.624 | TNS=-7038.514 |
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr8[49]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr8_reg[47]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr8_reg[43]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr8_reg[39]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr8_reg[35]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr8[35]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_z70[33]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr8_reg[35]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr8[35]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PCIN__1[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr8_reg[31]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr8_reg[31]_i_12_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr8_reg[27]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr8_reg[19]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net linienmodule_raw_acquisition_iir_zr8[19]_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.589 | TNS=-7030.285 |
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr10[49]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr10_reg[47]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr10[47]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_z90[46]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr10_reg[47]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr10[47]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PCIN[41]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr10_reg[43]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr10_reg[39]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr10_reg[39]_i_12_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr10_reg[35]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr10_reg[31]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr10_reg[27]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr10_reg[19]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net linienmodule_raw_acquisition_iir_zr10[19]_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.464 | TNS=-7021.197 |
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr9[19]_i_52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net linienmodule_raw_acquisition_iir_zr9[19]_i_48_n_0 was not replicated.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr9[19]_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr9_reg[19]_i_84_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net linienmodule_raw_acquisition_iir_zr9[19]_i_162_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.393 | TNS=-7019.431 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net linienmodule_raw_acquisition_iir_zr9[19]_i_163_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.368 | TNS=-7015.102 |
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr8[19]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net linienmodule_raw_acquisition_iir_zr8[19]_i_11_n_0 was not replicated.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr8[19]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr8_reg[19]_i_19_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net linienmodule_raw_acquisition_iir_zr8[19]_i_52_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.264 | TNS=-7009.708 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net linienmodule_raw_acquisition_iir_zr9[19]_i_167_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.213 | TNS=-7007.875 |
INFO: [Physopt 32-571] Net linienmodule_raw_acquisition_iir_zr10[19]_i_11_n_0 was not replicated.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr10[19]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr10_reg[19]_i_19_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net linienmodule_raw_acquisition_iir_zr10[19]_i_52_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.210 | TNS=-7000.922 |
INFO: [Physopt 32-702] Processed net PCIN__0[45]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr9_reg[47]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr9_reg[49]_i_24_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net linienmodule_raw_acquisition_iir_zr9[49]_i_44_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.208 | TNS=-7000.918 |
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr9[19]_i_163_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_z8[49]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net linienmodule_raw_acquisition_iir_z60[7]. Replicated 5 times.
INFO: [Physopt 32-735] Processed net linienmodule_raw_acquisition_iir_z60[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.196 | TNS=-7045.060 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net linienmodule_raw_acquisition_iir_zr9[19]_i_162_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.182 | TNS=-7044.751 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net linienmodule_raw_acquisition_iir_zr9[19]_i_162_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.180 | TNS=-7044.708 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net linienmodule_raw_acquisition_iir_zr9[19]_i_164_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.177 | TNS=-7044.609 |
INFO: [Physopt 32-81] Processed net linienmodule_raw_acquisition_iir_z60[7]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net linienmodule_raw_acquisition_iir_z60[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.168 | TNS=-7054.788 |
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_z60[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr9[49]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr9[47]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_z80[47]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr9[47]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PCIN__0[41]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr9_reg[31]_i_12_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr9[19]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr9[19]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr9_reg[19]_i_19_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr9[19]_i_52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr9[19]_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr9_reg[19]_i_84_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr9[19]_i_163_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_z8[49]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_z60[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.168 | TNS=-7054.788 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.464 . Memory (MB): peak = 2394.559 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 6e3ef8d2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 2394.559 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.168 | TNS=-7054.788 |
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr9[49]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr9_reg[47]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr9[47]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_z80[47]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr9_reg[47]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr9[47]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PCIN__0[41]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr9_reg[43]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr9_reg[39]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr9_reg[35]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr9_reg[31]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr9_reg[31]_i_12_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr9_reg[27]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr9_reg[19]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr9[19]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net linienmodule_raw_acquisition_iir_zr9[19]_i_11_n_0 was not replicated.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr9[19]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr9_reg[19]_i_19_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr9[19]_i_52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net linienmodule_raw_acquisition_iir_zr9[19]_i_48_n_0 was not replicated.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr9[19]_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr9_reg[19]_i_84_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr9[19]_i_163_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_z8[49]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net linienmodule_raw_acquisition_iir_z60[7]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net linienmodule_raw_acquisition_iir_z60[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.162 | TNS=-7060.314 |
INFO: [Physopt 32-81] Processed net linienmodule_raw_acquisition_iir_z60[7]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net linienmodule_raw_acquisition_iir_z60[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.144 | TNS=-7069.129 |
INFO: [Physopt 32-81] Processed net linienmodule_raw_acquisition_iir_z60[6]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net linienmodule_raw_acquisition_iir_z60[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.141 | TNS=-7078.664 |
INFO: [Physopt 32-601] Processed net linienmodule_raw_acquisition_iir_z60[7]. Net driver linienmodule_raw_acquisition_iir_z60[-1111111104] was replaced.
INFO: [Physopt 32-735] Processed net linienmodule_raw_acquisition_iir_z60[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.131 | TNS=-7079.453 |
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_z60[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr9[49]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr9[47]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_z80[47]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr9[47]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PCIN__0[41]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr9_reg[31]_i_12_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr9[19]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr9[19]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr9_reg[19]_i_19_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr9[19]_i_52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr9[19]_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr9_reg[19]_i_84_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_zr9[19]_i_163_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_z8[49]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linienmodule_raw_acquisition_iir_z60[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.131 | TNS=-7079.453 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.394 . Memory (MB): peak = 2394.559 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: 6e3ef8d2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 2394.559 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2394.559 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-7.131 | TNS=-7079.453 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.823  |        -25.629  |           12  |              0  |                    19  |           0  |           2  |  00:00:21  |
|  Total          |          0.823  |        -25.629  |           12  |              0  |                    19  |           0  |           3  |  00:00:21  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2394.559 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 18c77b9b3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 2394.559 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
193 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:31 . Memory (MB): peak = 2394.559 ; gain = 0.000
# report_utilization -hierarchical -file top_utilization_hierarchical_place.rpt
# report_utilization -file top_utilization_place.rpt
# report_io -file top_io.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 2394.559 ; gain = 0.000
# report_control_sets -verbose -file top_control_sets.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.272 . Memory (MB): peak = 2394.559 ; gain = 0.000
# report_clock_utilization -file top_clock_utilization.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 86bca4ae ConstDB: 0 ShapeSum: 808e8dd5 RouteDB: 6998572b
Post Restoration Checksum: NetGraph: 49fe62e1 | NumContArr: 68b16f95 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 23801c7b0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 2403.176 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 23801c7b0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 2403.176 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 23801c7b0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 2403.176 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 17b201f48

Time (s): cpu = 00:00:08 ; elapsed = 00:00:29 . Memory (MB): peak = 2403.176 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.177 | TNS=-7098.756| WHS=-1.119 | THS=-544.451|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000281532 %
  Global Horizontal Routing Utilization  = 0.00137868 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 27805
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 27804
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1ebc7aa9b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:33 . Memory (MB): peak = 2403.176 ; gain = 0.000

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1ebc7aa9b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:34 . Memory (MB): peak = 2403.176 ; gain = 0.000

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 20e733a05

Time (s): cpu = 00:00:14 ; elapsed = 00:00:39 . Memory (MB): peak = 2403.176 ; gain = 0.000
Phase 4 Initial Routing | Checksum: 20e733a05

Time (s): cpu = 00:00:14 ; elapsed = 00:00:39 . Memory (MB): peak = 2403.176 ; gain = 0.000
INFO: [Route 35-580] Design has 132 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+======================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                  |
+====================+===================+======================================================+
| clk_2              | clk_2             | linienmodule_fast_b_limitcsr1_limitcsr1_y1_reg[11]/D |
| clk_2              | clk_2             | linienmodule_fast_b_limitcsr1_limitcsr1_y1_reg[5]/D  |
| clk_2              | clk_2             | linienmodule_fast_b_limitcsr1_limitcsr1_y1_reg[4]/D  |
| clk_2              | clk_2             | linienmodule_fast_b_limitcsr1_limitcsr1_y1_reg[2]/D  |
| clk_2              | clk_2             | linienmodule_fast_b_limitcsr1_limitcsr1_y1_reg[8]/D  |
+--------------------+-------------------+------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 7473
 Number of Nodes with overlaps = 2269
 Number of Nodes with overlaps = 1001
 Number of Nodes with overlaps = 491
 Number of Nodes with overlaps = 224
 Number of Nodes with overlaps = 119
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 78
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.916 | TNS=-18766.702| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 268691110

Time (s): cpu = 00:00:40 ; elapsed = 00:01:59 . Memory (MB): peak = 2424.242 ; gain = 21.066

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 111
 Number of Nodes with overlaps = 73
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.705 | TNS=-18283.392| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2ae695247

Time (s): cpu = 00:00:45 ; elapsed = 00:02:20 . Memory (MB): peak = 2492.520 ; gain = 89.344

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 1357
 Number of Nodes with overlaps = 1641
 Number of Nodes with overlaps = 1040
Phase 5.3 Global Iteration 2 | Checksum: 22df264a6

Time (s): cpu = 00:00:57 ; elapsed = 00:02:46 . Memory (MB): peak = 2492.520 ; gain = 89.344
Phase 5 Rip-up And Reroute | Checksum: 22df264a6

Time (s): cpu = 00:00:57 ; elapsed = 00:02:46 . Memory (MB): peak = 2492.520 ; gain = 89.344

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c430320a

Time (s): cpu = 00:00:58 ; elapsed = 00:02:48 . Memory (MB): peak = 2492.520 ; gain = 89.344
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.590 | TNS=-17799.707| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 2d8c6efc3

Time (s): cpu = 00:00:58 ; elapsed = 00:02:49 . Memory (MB): peak = 2492.520 ; gain = 89.344

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2d8c6efc3

Time (s): cpu = 00:00:58 ; elapsed = 00:02:49 . Memory (MB): peak = 2492.520 ; gain = 89.344
Phase 6 Delay and Skew Optimization | Checksum: 2d8c6efc3

Time (s): cpu = 00:00:58 ; elapsed = 00:02:49 . Memory (MB): peak = 2492.520 ; gain = 89.344

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.573 | TNS=-17790.020| WHS=0.020  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2a4e5e67a

Time (s): cpu = 00:00:59 ; elapsed = 00:02:51 . Memory (MB): peak = 2492.520 ; gain = 89.344
Phase 7 Post Hold Fix | Checksum: 2a4e5e67a

Time (s): cpu = 00:00:59 ; elapsed = 00:02:51 . Memory (MB): peak = 2492.520 ; gain = 89.344

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 40.2224 %
  Global Horizontal Routing Utilization  = 44.0257 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 93.6937%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X9Y67 -> INT_R_X9Y67
   INT_R_X7Y56 -> INT_R_X7Y56
   INT_R_X7Y55 -> INT_R_X7Y55
   INT_R_X7Y51 -> INT_R_X7Y51
   INT_R_X7Y46 -> INT_R_X7Y46
South Dir 1x1 Area, Max Cong = 96.3964%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X20Y65 -> INT_L_X20Y65
   INT_L_X6Y64 -> INT_L_X6Y64
   INT_R_X5Y55 -> INT_R_X5Y55
   INT_R_X19Y52 -> INT_R_X19Y52
   INT_R_X7Y48 -> INT_R_X7Y48
East Dir 1x1 Area, Max Cong = 94.1176%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X16Y99 -> INT_L_X16Y99
   INT_L_X10Y64 -> INT_L_X10Y64
   INT_L_X8Y63 -> INT_L_X8Y63
   INT_L_X8Y62 -> INT_L_X8Y62
   INT_R_X9Y58 -> INT_R_X9Y58
West Dir 2x2 Area, Max Cong = 87.5%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X18Y66 -> INT_R_X19Y67
   INT_L_X20Y66 -> INT_R_X21Y67
   INT_L_X18Y64 -> INT_R_X19Y65
   INT_L_X20Y60 -> INT_R_X21Y61

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 1 Sparse Ratio: 0.75
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.666667 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.666667 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.5 Sparse Ratio: 1.6875

Phase 8 Route finalize | Checksum: 2a4e5e67a

Time (s): cpu = 00:00:59 ; elapsed = 00:02:51 . Memory (MB): peak = 2492.520 ; gain = 89.344

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2a4e5e67a

Time (s): cpu = 00:00:59 ; elapsed = 00:02:51 . Memory (MB): peak = 2492.520 ; gain = 89.344

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 23b5e1a22

Time (s): cpu = 00:01:00 ; elapsed = 00:02:53 . Memory (MB): peak = 2492.520 ; gain = 89.344

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 23b5e1a22

Time (s): cpu = 00:01:00 ; elapsed = 00:02:53 . Memory (MB): peak = 2492.520 ; gain = 89.344

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-7.573 | TNS=-17790.020| WHS=0.020  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 23b5e1a22

Time (s): cpu = 00:01:00 ; elapsed = 00:02:53 . Memory (MB): peak = 2492.520 ; gain = 89.344
Total Elapsed time in route_design: 173.232 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: b2b5e519

Time (s): cpu = 00:01:00 ; elapsed = 00:02:54 . Memory (MB): peak = 2492.520 ; gain = 89.344
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: b2b5e519

Time (s): cpu = 00:01:00 ; elapsed = 00:02:54 . Memory (MB): peak = 2492.520 ; gain = 89.344

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:00 ; elapsed = 00:02:58 . Memory (MB): peak = 2492.520 ; gain = 97.961
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode 

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2492.520 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 4.00s |  WALL: 10.85s
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2492.520 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-668] Current Timing Summary | WNS=-7.549 | TNS=-17743.054 | WHS=0.022 | THS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: e613932b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2492.520 ; gain = 0.000
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-7.549 | TNS=-17743.054 | WHS=0.022 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_2. Processed net: linienmodule_raw_acquisition_iir_zr10[49].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_2. Processed net: clk_2.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_2. Processed net: linienmodule_raw_acquisition_iir_zr10[47]_i_3_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_2. Processed net: linienmodule_raw_acquisition_iir_z90[46].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_2. Processed net: linienmodule_raw_acquisition_iir_zr10[47]_i_11_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_2. Processed net: PCIN[41].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_2. Processed net: linienmodule_raw_acquisition_iir_zr10_reg[43]_i_12_n_6.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_2. Processed net: linienmodule_raw_acquisition_iir_zr10[31]_i_15_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_2. Processed net: linienmodule_raw_acquisition_iir_zr10_reg[35]_i_30_n_6.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_2. Processed net: linienmodule_raw_acquisition_iir_zr10[31]_i_37_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_2. Processed net: linienmodule_raw_acquisition_iir_zr10_reg[35]_i_84_n_6.
INFO: [Physopt 32-952] Improved path group WNS = -7.541. Path group: clk_2. Processed net: linienmodule_raw_acquisition_iir_zr10[19]_i_117_n_0.
INFO: [Physopt 32-663] Processed net linienmodule_raw_acquisition_iir_z40__0_i_6_psdsp_n_2.  Re-placed instance linienmodule_raw_acquisition_iir_z40__0_i_6_psdsp_2
INFO: [Physopt 32-952] Improved path group WNS = -7.538. Path group: clk_2. Processed net: linienmodule_raw_acquisition_iir_z40__0_i_6_psdsp_n_2.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_2. Processed net: linienmodule_raw_acquisition_iir_zr10[19]_i_117_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_2. Processed net: linienmodule_raw_acquisition_iir_z9[49].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_2. Processed net: linienmodule_raw_acquisition_iir_a2[3].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: axi_slave/M_AXI_GP0_RDATA[22].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: red_pitaya_scope/i_bridge/axi_rdata_o[22]_i_3_n_0.
INFO: [Physopt 32-663] Processed net red_pitaya_scope/i_bridge/addr_o_reg[16]_2.  Re-placed instance red_pitaya_scope/i_bridge/axi_rdata_o[22]_i_1
INFO: [Physopt 32-952] Improved path group WNS = -0.032. Path group: clk_fpga_0. Processed net: red_pitaya_scope/i_bridge/addr_o_reg[16]_2.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: red_pitaya_scope/i_bridge/addr_o_reg[16]_2.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: red_pitaya_scope/p_2_in[22].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_2. Processed net: linienmodule_raw_acquisition_iir_zr10[49].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_2. Processed net: clk_2.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_2. Processed net: linienmodule_raw_acquisition_iir_zr10[47]_i_3_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_2. Processed net: linienmodule_raw_acquisition_iir_z90[46].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_2. Processed net: linienmodule_raw_acquisition_iir_zr10[47]_i_11_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_2. Processed net: PCIN[41].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_2. Processed net: linienmodule_raw_acquisition_iir_zr10_reg[43]_i_12_n_6.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_2. Processed net: linienmodule_raw_acquisition_iir_zr10[31]_i_15_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_2. Processed net: linienmodule_raw_acquisition_iir_zr10_reg[35]_i_30_n_6.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_2. Processed net: linienmodule_raw_acquisition_iir_zr10[31]_i_37_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_2. Processed net: linienmodule_raw_acquisition_iir_zr10_reg[35]_i_84_n_6.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_2. Processed net: linienmodule_raw_acquisition_iir_zr10[19]_i_117_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_2. Processed net: linienmodule_raw_acquisition_iir_z9[49].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_2. Processed net: linienmodule_raw_acquisition_iir_a2[3].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: axi_slave/M_AXI_GP0_RDATA[22].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: red_pitaya_scope/i_bridge/axi_rdata_o[22]_i_3_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: red_pitaya_scope/i_bridge/addr_o_reg[16]_2.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: red_pitaya_scope/p_2_in[22].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-7.538 | TNS=-17742.554 | WHS=0.022 | THS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2492.520 ; gain = 0.000
Phase 2 Critical Path Optimization | Checksum: e613932b

Time (s): cpu = 00:00:16 ; elapsed = 00:01:09 . Memory (MB): peak = 2492.520 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2492.520 ; gain = 0.000
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-7.538 | TNS=-17742.554 | WHS=0.022 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Critical Path  |          0.011  |          0.500  |            0  |              0  |                     3  |           0  |           1  |  00:01:05  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2492.520 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 19b62ffba

Time (s): cpu = 00:00:16 ; elapsed = 00:01:09 . Memory (MB): peak = 2492.520 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:01:22 . Memory (MB): peak = 2492.520 ; gain = 0.000
# report_timing_summary -no_header -no_detailed_paths
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (192)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (253)
5. checking no_input_delay (44)
6. checking no_output_delay (46)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (192)
--------------------------
 There are 191 register/latch pins with no clock driven by root clock pin: linienmodule_decimate_output_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: linienmodule_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (253)
--------------------------------------------------
 There are 253 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (44)
-------------------------------
 There are 44 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (46)
--------------------------------
 There are 46 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.538   -17742.549                   8760                32309        0.022        0.000                      0                32309        1.500        0.000                       0                 11304  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk125_p    {0.000 4.000}        8.000           125.000         
  clk_1     {0.000 2.000}        4.000           250.000         
  clk_2     {0.000 4.000}        8.000           125.000         
  clk_fb    {0.000 4.000}        8.000           125.000         
clk_fpga_0  {0.000 4.000}        8.000           125.000         
clk_fpga_1  {0.000 2.000}        4.000           250.000         
clk_fpga_2  {0.000 10.000}       20.000          50.000          
clk_fpga_3  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk125_p                                                                                                                                                        2.000        0.000                       0                     2  
  clk_1             1.071        0.000                      0                   80        0.266        0.000                      0                   80        1.500        0.000                       0                    84  
  clk_2            -7.538   -17742.518                   8759                31307        0.022        0.000                      0                31307        3.500        0.000                       0                 10970  
  clk_fb                                                                                                                                                        5.845        0.000                       0                     3  
clk_fpga_0          0.844        0.000                      0                  513        0.089        0.000                      0                  513        3.500        0.000                       0                   245  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_2         clk_1               0.245        0.000                      0                   64        0.084        0.000                      0                   64  
clk_fpga_0    clk_2              -1.625       -4.929                     12                  732        0.144        0.000                      0                  732  
clk_2         clk_fpga_0         -0.032       -0.032                      1                   34        0.381        0.000                      0                   34  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


report_timing_summary: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2492.520 ; gain = 0.000
# write_checkpoint -force top_route.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 2492.520 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2492.520 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2492.520 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.732 . Memory (MB): peak = 2492.520 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.068 . Memory (MB): peak = 2492.520 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2492.520 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2492.520 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/linien-master/gateware/build/top_route.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2492.520 ; gain = 0.000
# report_route_status -file top_route_status.rpt
# report_drc -file top_drc.rpt
Command: report_drc -file top_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/linien-master/gateware/build/top_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2492.520 ; gain = 0.000
# report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2492.520 ; gain = 0.000
# report_power -file top_power.rpt
Command: report_power -file top_power.rpt
INFO: [Power 33-23] Power model is not available for DNA_PORT
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2492.520 ; gain = 0.000
# write_bitstream -force top.bit 
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP linienmodule_fast_a_iir0_z00__0 input linienmodule_fast_a_iir0_z00__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP linienmodule_fast_a_iir0_z00__0 input linienmodule_fast_a_iir0_z00__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP linienmodule_fast_a_iir0_z10__0 input linienmodule_fast_a_iir0_z10__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP linienmodule_fast_a_iir0_z10__0 input linienmodule_fast_a_iir0_z10__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP linienmodule_fast_a_iir1_z00__0 input linienmodule_fast_a_iir1_z00__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP linienmodule_fast_a_iir1_z00__0 input linienmodule_fast_a_iir1_z00__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP linienmodule_fast_a_iir1_z10__0 input linienmodule_fast_a_iir1_z10__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP linienmodule_fast_a_iir1_z10__0 input linienmodule_fast_a_iir1_z10__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP linienmodule_fast_b_iir0_z00__0 input linienmodule_fast_b_iir0_z00__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP linienmodule_fast_b_iir0_z00__0 input linienmodule_fast_b_iir0_z00__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP linienmodule_fast_b_iir0_z10__0 input linienmodule_fast_b_iir0_z10__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP linienmodule_fast_b_iir0_z10__0 input linienmodule_fast_b_iir0_z10__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP linienmodule_fast_b_iir1_z00__0 input linienmodule_fast_b_iir1_z00__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP linienmodule_fast_b_iir1_z00__0 input linienmodule_fast_b_iir1_z00__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP linienmodule_fast_b_iir1_z10__0 input linienmodule_fast_b_iir1_z10__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP linienmodule_fast_b_iir1_z10__0 input linienmodule_fast_b_iir1_z10__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP linienmodule_raw_acquisition_iir_z00 input linienmodule_raw_acquisition_iir_z00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP linienmodule_raw_acquisition_iir_z00__0 input linienmodule_raw_acquisition_iir_z00__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP linienmodule_raw_acquisition_iir_z10 input linienmodule_raw_acquisition_iir_z10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP linienmodule_raw_acquisition_iir_z10__0 input linienmodule_raw_acquisition_iir_z10__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP linienmodule_raw_acquisition_iir_z20 input linienmodule_raw_acquisition_iir_z20/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP linienmodule_raw_acquisition_iir_z20__0 input linienmodule_raw_acquisition_iir_z20__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP linienmodule_raw_acquisition_iir_z30 input linienmodule_raw_acquisition_iir_z30/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP linienmodule_raw_acquisition_iir_z30__0 input linienmodule_raw_acquisition_iir_z30__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP linienmodule_raw_acquisition_iir_z40 input linienmodule_raw_acquisition_iir_z40/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP linienmodule_raw_acquisition_iir_z40__0 input linienmodule_raw_acquisition_iir_z40__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP linienmodule_raw_acquisition_iir_z50 input linienmodule_raw_acquisition_iir_z50/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP p_1_out input p_1_out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP p_1_out input p_1_out/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP p_1_out input p_1_out/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP p_1_out__0 input p_1_out__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP p_1_out__0 input p_1_out__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP p_1_out__0 input p_1_out__0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP p_1_out__1 input p_1_out__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP p_1_out__1 input p_1_out__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP p_1_out__1 input p_1_out__1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_fast_a_iir0_z00 output linienmodule_fast_a_iir0_z00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_fast_a_iir0_z00__0 output linienmodule_fast_a_iir0_z00__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_fast_a_iir0_z10 output linienmodule_fast_a_iir0_z10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_fast_a_iir0_z10__0 output linienmodule_fast_a_iir0_z10__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_fast_a_iir0_z20 output linienmodule_fast_a_iir0_z20/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_fast_a_iir0_z20__0 output linienmodule_fast_a_iir0_z20__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_fast_a_iir0_z30 output linienmodule_fast_a_iir0_z30/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_fast_a_iir0_z30__0 output linienmodule_fast_a_iir0_z30__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_fast_a_iir0_z40 output linienmodule_fast_a_iir0_z40/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_fast_a_iir0_z40__0 output linienmodule_fast_a_iir0_z40__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_fast_a_iir0_z50 output linienmodule_fast_a_iir0_z50/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_fast_a_iir0_z50__0 output linienmodule_fast_a_iir0_z50__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_fast_a_iir0_z60 output linienmodule_fast_a_iir0_z60/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_fast_a_iir0_z60__0 output linienmodule_fast_a_iir0_z60__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_fast_a_iir0_z70 output linienmodule_fast_a_iir0_z70/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_fast_a_iir0_z70__0 output linienmodule_fast_a_iir0_z70__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_fast_a_iir1_z00 output linienmodule_fast_a_iir1_z00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_fast_a_iir1_z00__0 output linienmodule_fast_a_iir1_z00__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_fast_a_iir1_z10 output linienmodule_fast_a_iir1_z10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_fast_a_iir1_z10__0 output linienmodule_fast_a_iir1_z10__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_fast_a_iir1_z20 output linienmodule_fast_a_iir1_z20/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_fast_a_iir1_z20__0 output linienmodule_fast_a_iir1_z20__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_fast_a_iir1_z30 output linienmodule_fast_a_iir1_z30/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_fast_a_iir1_z30__0 output linienmodule_fast_a_iir1_z30__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_fast_a_iir1_z40 output linienmodule_fast_a_iir1_z40/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_fast_a_iir1_z40__0 output linienmodule_fast_a_iir1_z40__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_fast_a_iir1_z50 output linienmodule_fast_a_iir1_z50/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_fast_a_iir1_z50__0 output linienmodule_fast_a_iir1_z50__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_fast_a_iir1_z60 output linienmodule_fast_a_iir1_z60/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_fast_a_iir1_z60__0 output linienmodule_fast_a_iir1_z60__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_fast_a_iir1_z70 output linienmodule_fast_a_iir1_z70/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_fast_a_iir1_z70__0 output linienmodule_fast_a_iir1_z70__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_fast_b_iir0_z00 output linienmodule_fast_b_iir0_z00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_fast_b_iir0_z00__0 output linienmodule_fast_b_iir0_z00__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_fast_b_iir0_z10 output linienmodule_fast_b_iir0_z10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_fast_b_iir0_z10__0 output linienmodule_fast_b_iir0_z10__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_fast_b_iir0_z20 output linienmodule_fast_b_iir0_z20/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_fast_b_iir0_z20__0 output linienmodule_fast_b_iir0_z20__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_fast_b_iir0_z30 output linienmodule_fast_b_iir0_z30/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_fast_b_iir0_z30__0 output linienmodule_fast_b_iir0_z30__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_fast_b_iir0_z40 output linienmodule_fast_b_iir0_z40/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_fast_b_iir0_z40__0 output linienmodule_fast_b_iir0_z40__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_fast_b_iir0_z50 output linienmodule_fast_b_iir0_z50/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_fast_b_iir0_z50__0 output linienmodule_fast_b_iir0_z50__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_fast_b_iir0_z60 output linienmodule_fast_b_iir0_z60/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_fast_b_iir0_z60__0 output linienmodule_fast_b_iir0_z60__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_fast_b_iir0_z70 output linienmodule_fast_b_iir0_z70/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_fast_b_iir0_z70__0 output linienmodule_fast_b_iir0_z70__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_fast_b_iir1_z00 output linienmodule_fast_b_iir1_z00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_fast_b_iir1_z00__0 output linienmodule_fast_b_iir1_z00__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_fast_b_iir1_z10 output linienmodule_fast_b_iir1_z10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_fast_b_iir1_z10__0 output linienmodule_fast_b_iir1_z10__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_fast_b_iir1_z20 output linienmodule_fast_b_iir1_z20/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_fast_b_iir1_z20__0 output linienmodule_fast_b_iir1_z20__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_fast_b_iir1_z30 output linienmodule_fast_b_iir1_z30/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_fast_b_iir1_z30__0 output linienmodule_fast_b_iir1_z30__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_fast_b_iir1_z40 output linienmodule_fast_b_iir1_z40/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_fast_b_iir1_z40__0 output linienmodule_fast_b_iir1_z40__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_fast_b_iir1_z50 output linienmodule_fast_b_iir1_z50/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_fast_b_iir1_z50__0 output linienmodule_fast_b_iir1_z50__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_fast_b_iir1_z60 output linienmodule_fast_b_iir1_z60/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_fast_b_iir1_z60__0 output linienmodule_fast_b_iir1_z60__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_fast_b_iir1_z70 output linienmodule_fast_b_iir1_z70/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_fast_b_iir1_z70__0 output linienmodule_fast_b_iir1_z70__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_raw_acquisition_iir_z00 output linienmodule_raw_acquisition_iir_z00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_raw_acquisition_iir_z00__0 output linienmodule_raw_acquisition_iir_z00__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_raw_acquisition_iir_z10 output linienmodule_raw_acquisition_iir_z10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_raw_acquisition_iir_z100 output linienmodule_raw_acquisition_iir_z100/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_raw_acquisition_iir_z100__0 output linienmodule_raw_acquisition_iir_z100__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_raw_acquisition_iir_z10__0 output linienmodule_raw_acquisition_iir_z10__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_raw_acquisition_iir_z20 output linienmodule_raw_acquisition_iir_z20/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_raw_acquisition_iir_z20__0 output linienmodule_raw_acquisition_iir_z20__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_raw_acquisition_iir_z30 output linienmodule_raw_acquisition_iir_z30/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_raw_acquisition_iir_z30__0 output linienmodule_raw_acquisition_iir_z30__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_raw_acquisition_iir_z40 output linienmodule_raw_acquisition_iir_z40/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_raw_acquisition_iir_z40__0 output linienmodule_raw_acquisition_iir_z40__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linienmodule_raw_acquisition_iir_z50 output linienmodule_raw_acquisition_iir_z50/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP p_1_out output p_1_out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP p_1_out__1 output p_1_out__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_fast_a_iir0_z00 multiplier stage linienmodule_fast_a_iir0_z00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_fast_a_iir0_z10 multiplier stage linienmodule_fast_a_iir0_z10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_fast_a_iir0_z20 multiplier stage linienmodule_fast_a_iir0_z20/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_fast_a_iir0_z20__0 multiplier stage linienmodule_fast_a_iir0_z20__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_fast_a_iir0_z30 multiplier stage linienmodule_fast_a_iir0_z30/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_fast_a_iir0_z30__0 multiplier stage linienmodule_fast_a_iir0_z30__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_fast_a_iir0_z40 multiplier stage linienmodule_fast_a_iir0_z40/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_fast_a_iir0_z40__0 multiplier stage linienmodule_fast_a_iir0_z40__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_fast_a_iir0_z50 multiplier stage linienmodule_fast_a_iir0_z50/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_fast_a_iir0_z50__0 multiplier stage linienmodule_fast_a_iir0_z50__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_fast_a_iir0_z60 multiplier stage linienmodule_fast_a_iir0_z60/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_fast_a_iir0_z60__0 multiplier stage linienmodule_fast_a_iir0_z60__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_fast_a_iir0_z70 multiplier stage linienmodule_fast_a_iir0_z70/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_fast_a_iir0_z70__0 multiplier stage linienmodule_fast_a_iir0_z70__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_fast_a_iir1_z00 multiplier stage linienmodule_fast_a_iir1_z00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_fast_a_iir1_z10 multiplier stage linienmodule_fast_a_iir1_z10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_fast_a_iir1_z20 multiplier stage linienmodule_fast_a_iir1_z20/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_fast_a_iir1_z20__0 multiplier stage linienmodule_fast_a_iir1_z20__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_fast_a_iir1_z30 multiplier stage linienmodule_fast_a_iir1_z30/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_fast_a_iir1_z30__0 multiplier stage linienmodule_fast_a_iir1_z30__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_fast_a_iir1_z40 multiplier stage linienmodule_fast_a_iir1_z40/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_fast_a_iir1_z40__0 multiplier stage linienmodule_fast_a_iir1_z40__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_fast_a_iir1_z50 multiplier stage linienmodule_fast_a_iir1_z50/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_fast_a_iir1_z50__0 multiplier stage linienmodule_fast_a_iir1_z50__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_fast_a_iir1_z60 multiplier stage linienmodule_fast_a_iir1_z60/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_fast_a_iir1_z60__0 multiplier stage linienmodule_fast_a_iir1_z60__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_fast_a_iir1_z70 multiplier stage linienmodule_fast_a_iir1_z70/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_fast_a_iir1_z70__0 multiplier stage linienmodule_fast_a_iir1_z70__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_fast_b_iir0_z00 multiplier stage linienmodule_fast_b_iir0_z00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_fast_b_iir0_z10 multiplier stage linienmodule_fast_b_iir0_z10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_fast_b_iir0_z20 multiplier stage linienmodule_fast_b_iir0_z20/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_fast_b_iir0_z20__0 multiplier stage linienmodule_fast_b_iir0_z20__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_fast_b_iir0_z30 multiplier stage linienmodule_fast_b_iir0_z30/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_fast_b_iir0_z30__0 multiplier stage linienmodule_fast_b_iir0_z30__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_fast_b_iir0_z40 multiplier stage linienmodule_fast_b_iir0_z40/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_fast_b_iir0_z40__0 multiplier stage linienmodule_fast_b_iir0_z40__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_fast_b_iir0_z50 multiplier stage linienmodule_fast_b_iir0_z50/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_fast_b_iir0_z50__0 multiplier stage linienmodule_fast_b_iir0_z50__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_fast_b_iir0_z60 multiplier stage linienmodule_fast_b_iir0_z60/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_fast_b_iir0_z60__0 multiplier stage linienmodule_fast_b_iir0_z60__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_fast_b_iir0_z70 multiplier stage linienmodule_fast_b_iir0_z70/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_fast_b_iir0_z70__0 multiplier stage linienmodule_fast_b_iir0_z70__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_fast_b_iir1_z00 multiplier stage linienmodule_fast_b_iir1_z00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_fast_b_iir1_z10 multiplier stage linienmodule_fast_b_iir1_z10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_fast_b_iir1_z20 multiplier stage linienmodule_fast_b_iir1_z20/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_fast_b_iir1_z20__0 multiplier stage linienmodule_fast_b_iir1_z20__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_fast_b_iir1_z30 multiplier stage linienmodule_fast_b_iir1_z30/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_fast_b_iir1_z30__0 multiplier stage linienmodule_fast_b_iir1_z30__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_fast_b_iir1_z40 multiplier stage linienmodule_fast_b_iir1_z40/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_fast_b_iir1_z40__0 multiplier stage linienmodule_fast_b_iir1_z40__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_fast_b_iir1_z50 multiplier stage linienmodule_fast_b_iir1_z50/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_fast_b_iir1_z50__0 multiplier stage linienmodule_fast_b_iir1_z50__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_fast_b_iir1_z60 multiplier stage linienmodule_fast_b_iir1_z60/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_fast_b_iir1_z60__0 multiplier stage linienmodule_fast_b_iir1_z60__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_fast_b_iir1_z70 multiplier stage linienmodule_fast_b_iir1_z70/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_fast_b_iir1_z70__0 multiplier stage linienmodule_fast_b_iir1_z70__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_raw_acquisition_iir_z00 multiplier stage linienmodule_raw_acquisition_iir_z00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_raw_acquisition_iir_z00__0 multiplier stage linienmodule_raw_acquisition_iir_z00__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_raw_acquisition_iir_z10 multiplier stage linienmodule_raw_acquisition_iir_z10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_raw_acquisition_iir_z100 multiplier stage linienmodule_raw_acquisition_iir_z100/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_raw_acquisition_iir_z100__0 multiplier stage linienmodule_raw_acquisition_iir_z100__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_raw_acquisition_iir_z10__0 multiplier stage linienmodule_raw_acquisition_iir_z10__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_raw_acquisition_iir_z20 multiplier stage linienmodule_raw_acquisition_iir_z20/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_raw_acquisition_iir_z20__0 multiplier stage linienmodule_raw_acquisition_iir_z20__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_raw_acquisition_iir_z30 multiplier stage linienmodule_raw_acquisition_iir_z30/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_raw_acquisition_iir_z30__0 multiplier stage linienmodule_raw_acquisition_iir_z30__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_raw_acquisition_iir_z40 multiplier stage linienmodule_raw_acquisition_iir_z40/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_raw_acquisition_iir_z40__0 multiplier stage linienmodule_raw_acquisition_iir_z40__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linienmodule_raw_acquisition_iir_z50 multiplier stage linienmodule_raw_acquisition_iir_z50/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP p_1_out multiplier stage p_1_out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP p_1_out__0 multiplier stage p_1_out__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP p_1_out__1 multiplier stage p_1_out__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell p_1_out with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell p_1_out__1 with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 189 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 189 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 2747.152 ; gain = 254.633
# quit
INFO: [Common 17-206] Exiting Vivado at Thu Sep 19 18:33:30 2024...
