Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat May 11 19:49:38 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Pong_control_sets_placed.rpt
| Design       : Pong
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    43 |
|    Minimum number of control sets                        |    43 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   152 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    43 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |    16 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             127 |           53 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             115 |           34 |
| Yes          | No                    | No                     |              61 |           18 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             193 |           61 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------+---------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+--------------+
|              Clock Signal              |                               Enable Signal                               |                                Set/Reset Signal                               | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------+---------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clock_25Mhz_BUFG                      |                                                                           | sync_porch/Sync_to_Count_wrap/out_Hsync0                                      |                1 |              1 |         1.00 |
|  clock_25Mhz_BUFG                      |                                                                           | sync_porch/Sync_to_Count_wrap/out_Vsync0                                      |                1 |              1 |         1.00 |
|  clock_IBUF_BUFG                       |                                                                           | clock_div/clear                                                               |                1 |              2 |         2.00 |
|  clock_IBUF_BUFG                       |                                                                           |                                                                               |                2 |              2 |         1.00 |
| ~pong_fsm_wrap/draw_wrap/clock_sec/CLK |                                                                           |                                                                               |                1 |              3 |         3.00 |
|  debounce_clock_BUFG                   | debounce_start/debounce_counter                                           |                                                                               |                1 |              4 |         4.00 |
|  clock_25Mhz_BUFG                      | pong_fsm_wrap/p1_score_point                                              | pong_fsm_wrap/init                                                            |                3 |              4 |         1.33 |
| ~draw_wrap/ms                          | pong_fsm_wrap/draw_wrap/Draw_Over_wrap/Signal_Control_R/next_state        | pong_fsm_wrap/draw_wrap/Draw_Over_wrap/Signal_Control_R/timer_ZERO[3]_i_1_n_0 |                1 |              4 |         4.00 |
| ~draw_wrap/ms                          | pong_fsm_wrap/draw_wrap/Draw_Over_wrap/Signal_Control_G/next_state        | pong_fsm_wrap/draw_wrap/Draw_Over_wrap/Signal_Control_G/timer_ZERO[3]_i_1_n_0 |                1 |              4 |         4.00 |
|  clock_25Mhz_BUFG                      | pong_fsm_wrap/FSM_onehot_state_reg_n_0_[5]                                | pong_fsm_wrap/init                                                            |                3 |              4 |         1.33 |
| ~draw_wrap/ms                          | pong_fsm_wrap/draw_wrap/Draw_Over_wrap/Signal_Control_B/next_state        | pong_fsm_wrap/draw_wrap/Draw_Over_wrap/Signal_Control_B/timer_ZERO[3]_i_1_n_0 |                1 |              4 |         4.00 |
|  debounce_clock_BUFG                   | debounce_change_mode/debounce_counter                                     |                                                                               |                1 |              4 |         4.00 |
|  debounce_clock_BUFG                   | debounce_p1_up/debounce_counter                                           |                                                                               |                1 |              4 |         4.00 |
|  clock_25Mhz_BUFG                      |                                                                           | pong_fsm_wrap/VGA_Sync_to_Count_wrap/row_count_reg[6]_0                       |                1 |              4 |         4.00 |
|  debounce_clock_BUFG                   | debounce_p1_down/debounce_counter                                         |                                                                               |                1 |              4 |         4.00 |
|  clock_25Mhz_BUFG                      |                                                                           | pong_fsm_wrap/VGA_Sync_to_Count_wrap/fixed_column_count1                      |                1 |              4 |         4.00 |
|  debounce_clock_BUFG                   | debounce_p2_down/debounce_counter                                         |                                                                               |                1 |              4 |         4.00 |
|  debounce_clock_BUFG                   | debounce_p2_up/debounce_counter                                           |                                                                               |                1 |              4 |         4.00 |
|  clock_25Mhz_BUFG                      |                                                                           | pong_fsm_wrap/draw_wrap/Draw_Game_wrap/FSM_onehot_state_reg[2]_0              |                1 |              4 |         4.00 |
|  clock_25Mhz_BUFG                      |                                                                           | pong_fsm_wrap/draw_wrap/Draw_Game_wrap/FSM_onehot_state_reg[2]_1              |                1 |              4 |         4.00 |
|  clock_25Mhz_BUFG                      |                                                                           | pong_fsm_wrap/draw_wrap/Draw_Game_wrap/FSM_onehot_state_reg[2]                |                1 |              4 |         4.00 |
|  draw_wrap/ms                          |                                                                           |                                                                               |                4 |              6 |         1.50 |
|  clock_25Mhz_BUFG                      | pong_fsm_wrap/ball_wrap/previous_ball_x[2]_i_2_n_0                        | pong_fsm_wrap/ball_wrap/previous_ball_x[2]_i_1_n_0                            |                3 |              6 |         2.00 |
|  clock_25Mhz_BUFG                      | pong_fsm_wrap/p1_paddle/E[0]                                              |                                                                               |                2 |              7 |         3.50 |
| ~draw_wrap/ms                          | pong_fsm_wrap/draw_wrap/Draw_Over_wrap/Signal_Control_R/sel               | pong_fsm_wrap/draw_wrap/Draw_Over_wrap/Signal_Control_R/clear                 |                2 |              8 |         4.00 |
| ~draw_wrap/ms                          | pong_fsm_wrap/draw_wrap/Draw_Over_wrap/Signal_Control_B/signal[3]_i_2_n_0 | pong_fsm_wrap/draw_wrap/Draw_Over_wrap/Signal_Control_B/signal[3]_i_1__1_n_0  |                3 |              8 |         2.67 |
| ~draw_wrap/ms                          | pong_fsm_wrap/draw_wrap/Draw_Over_wrap/Signal_Control_G/current_state[1]  | pong_fsm_wrap/draw_wrap/Draw_Over_wrap/Signal_Control_G/signal[3]_i_1__0_n_0  |                2 |              8 |         4.00 |
|  clock_25Mhz_BUFG                      |                                                                           | pong_fsm_wrap/VGA_Sync_to_Count_wrap/row_count[9]_i_1_n_0                     |                4 |             10 |         2.50 |
|  clock_25Mhz_BUFG                      | sync_porch/Sync_to_Count_wrap/row_count                                   |                                                                               |                4 |             10 |         2.50 |
|  clock_25Mhz_BUFG                      | sync_pulse_gen/p_0_in                                                     |                                                                               |                3 |             10 |         3.33 |
|  clock_25Mhz_BUFG                      |                                                                           | sync_pulse_gen/p_0_in                                                         |                2 |             10 |         5.00 |
|  clock_25Mhz_BUFG                      |                                                                           | sync_porch/Sync_to_Count_wrap/row_count                                       |                4 |             10 |         2.50 |
|  clock_25Mhz_BUFG                      | pong_fsm_wrap/VGA_Sync_to_Count_wrap/row_count[9]_i_1_n_0                 |                                                                               |                3 |             10 |         3.33 |
|  clock_IBUF_BUFG                       |                                                                           | clock_debounce/counter0_carry__0_n_1                                          |                4 |             16 |         4.00 |
|  clock_25Mhz_BUFG                      | pong_fsm_wrap/ball_wrap/previous_ball_y                                   | pong_fsm_wrap/ball_wrap/clear                                                 |                8 |             18 |         2.25 |
|  clock_25Mhz_BUFG                      |                                                                           | pong_fsm_wrap/draw_wrap/clock_ms/counter0_carry__1_n_2                        |                6 |             21 |         3.50 |
|  debounce_clock_BUFG                   |                                                                           |                                                                               |                8 |             21 |         2.62 |
|  clock_25Mhz_BUFG                      |                                                                           | pong_fsm_wrap/draw_wrap/clock_sec/clear                                       |                6 |             24 |         4.00 |
|  clock_25Mhz_BUFG                      | pong_fsm_wrap/ball_wrap/ball_speed[3]_i_1_n_0                             | pong_fsm_wrap/ball_wrap/clear                                                 |                8 |             29 |         3.62 |
|  clock_25Mhz_BUFG                      | pong_fsm_wrap/running                                                     | pong_fsm_wrap/ball_wrap/ball_count                                            |                8 |             32 |         4.00 |
|  clock_25Mhz_BUFG                      | debounce_p1_up/paddle_enable                                              | pong_fsm_wrap/p1_paddle/paddle_count[31]_i_1_n_0                              |                9 |             32 |         3.56 |
|  clock_25Mhz_BUFG                      | debounce_p2_up/paddle_enable                                              | pong_fsm_wrap/p2_paddle/paddle_count[31]_i_1__0_n_0                           |                9 |             32 |         3.56 |
|  clock_25Mhz_BUFG                      |                                                                           |                                                                               |               40 |             97 |         2.42 |
+----------------------------------------+---------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+--------------+


