INFO: [VRFC 10-163] Analyzing VHDL file "E:/TUM/VHDL/Projects/project_test/project_test.sim/sim_1/synth/func/xsim/memory_1_TEST_func_synth.vhd" into library xil_defaultlib
