# Reading D:/intelFPGA/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do Problema1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/leahyvasquez/Documents/ISEM2020/TallerDisenoLogico/Laboratorio2/TallerLogico-Lab2/Problema1 {D:/leahyvasquez/Documents/ISEM2020/TallerDisenoLogico/Laboratorio2/TallerLogico-Lab2/Problema1/Problema1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:06:58 on Mar 02,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/leahyvasquez/Documents/ISEM2020/TallerDisenoLogico/Laboratorio2/TallerLogico-Lab2/Problema1" D:/leahyvasquez/Documents/ISEM2020/TallerDisenoLogico/Laboratorio2/TallerLogico-Lab2/Problema1/Problema1.sv 
# -- Compiling module Problema1
# 
# Top level modules:
# 	Problema1
# End time: 23:06:58 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/leahyvasquez/Documents/ISEM2020/TallerDisenoLogico/Laboratorio2/TallerLogico-Lab2/Problema1 {D:/leahyvasquez/Documents/ISEM2020/TallerDisenoLogico/Laboratorio2/TallerLogico-Lab2/Problema1/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:06:58 on Mar 02,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/leahyvasquez/Documents/ISEM2020/TallerDisenoLogico/Laboratorio2/TallerLogico-Lab2/Problema1" D:/leahyvasquez/Documents/ISEM2020/TallerDisenoLogico/Laboratorio2/TallerLogico-Lab2/Problema1/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 23:06:58 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.testbench
# vsim work.testbench 
# Start time: 23:07:14 on Mar 02,2020
# Loading sv_std.std
# Loading work.testbench
# Loading work.Problema1
add wave -position end  sim:/testbench/in
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: user  Hostname: DESKTOP-TR37EKV  ProcessID: 2228
#           Attempting to use alternate WLF file "./wlftashakg".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftashakg
add wave -position end  sim:/testbench/out
run
# End time: 23:10:28 on Mar 02,2020, Elapsed time: 0:03:14
# Errors: 0, Warnings: 2
