#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Sep  9 19:43:21 2023
# Process ID: 12624
# Current directory: E:/RFSoC/GIT/Vivado_prj_manager/Verilog_main
# Command line: vivado.exe -mode batch -source E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_1\IP_File_01\RFSoC_Main_output\RFSoC_Main.tcl
# Log file: E:/RFSoC/GIT/Vivado_prj_manager/Verilog_main/vivado.log
# Journal file: E:/RFSoC/GIT/Vivado_prj_manager/Verilog_main\vivado.jou
#-----------------------------------------------------------
source {E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_1\IP_File_01\RFSoC_Main_output\RFSoC_Main.tcl}
update_compile_order -fileset sources_1
open_bd_design {E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.srcs/sources_1/bd/RFSoC_Main_blk/RFSoC_Main_blk.bd}
startgroup
set_property -dict [list CONFIG.PSU__CRL_APB__PL0_REF_CTRL__SRCSEL {IOPLL} CONFIG.PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ {125}] [get_bd_cells zynq_ultra_ps_e_0]
endgroup
startgroup
set_property -dict [list CONFIG.Axiclk_Freq {250} CONFIG.DAC0_PLL_Enable {false} CONFIG.DAC0_Sampling_Rate {4} CONFIG.DAC0_Refclk_Freq {4000.000} CONFIG.DAC0_Outclk_Freq {125.000} CONFIG.DAC0_Fabric_Freq {250.000} CONFIG.DAC1_PLL_Enable {false} CONFIG.DAC1_Sampling_Rate {4} CONFIG.DAC1_Refclk_Freq {4000.000} CONFIG.DAC1_Outclk_Freq {125.000} CONFIG.DAC1_Fabric_Freq {250.000}] [get_bd_cells usp_rf_data_converter_0]
endgroup
startgroup
set_property -dict [list CONFIG.PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ {250}] [get_bd_cells zynq_ultra_ps_e_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/pl_clk0] [get_bd_pins clk_wiz_0/clk_in1]
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_reset] [get_bd_pins clk_wiz_0/reset]
create_project TTLx8_output E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/TTLx8_output -part xczu28dr-ffvg1517-2-e
set_property board_part xilinx.com:zcu111:part0:1.4 [current_project]
current_project RFSoC_Main
startgroup
set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC USER] [get_bd_cells clk_wiz_0]
set_property -dict [list CONFIG.PRIMITIVE {PLL} CONFIG.CLKOUT1_USED {true} CONFIG.ENABLE_CLOCK_MONITOR {false} CONFIG.PRIM_IN_FREQ {250} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {500} CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG.CLKIN1_JITTER_PS {40.0} CONFIG.CLKOUT1_DRIVES {Buffer} CONFIG.CLKOUT2_DRIVES {Buffer} CONFIG.CLKOUT3_DRIVES {Buffer} CONFIG.CLKOUT4_DRIVES {Buffer} CONFIG.CLKOUT5_DRIVES {Buffer} CONFIG.CLKOUT6_DRIVES {Buffer} CONFIG.CLKOUT7_DRIVES {Buffer} CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} CONFIG.USE_LOCKED {true} CONFIG.USE_RESET {true} CONFIG.OVERRIDE_MMCM {false} CONFIG.MMCM_BANDWIDTH {OPTIMIZED} CONFIG.MMCM_CLKFBOUT_MULT_F {4} CONFIG.MMCM_CLKIN1_PERIOD {4.000} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_COMPENSATION {AUTO} CONFIG.MMCM_CLKOUT0_DIVIDE_F {2} CONFIG.PLL_CLKIN_PERIOD {4.000} CONFIG.RESET_PORT {resetn} CONFIG.CLKOUT1_JITTER {78.198} CONFIG.CLKOUT1_PHASE_ERROR {85.928} CONFIG.AUTO_PRIMITIVE {BUFGCE_DIV}] [get_bd_cells clk_wiz_0]
delete_bd_objs [get_bd_nets proc_sys_reset_0_peripheral_reset]
endgroup
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins clk_wiz_0/resetn]
save_bd_design
validate_bd_design
startgroup
set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC PROPAGATED] [get_bd_cells clk_wiz_0]
set_property -dict [list CONFIG.CLKIN1_JITTER_PS {100.0} CONFIG.MMCM_CLKFBOUT_MULT_F {10} CONFIG.MMCM_CLKIN1_PERIOD {10.000} CONFIG.MMCM_CLKIN2_PERIOD {10.000} CONFIG.PLL_CLKIN_PERIOD {10.000} CONFIG.CLKOUT1_JITTER {97.082} CONFIG.CLKOUT1_PHASE_ERROR {98.575}] [get_bd_cells clk_wiz_0]
endgroup
validate_bd_design
make_wrapper -files [get_files E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.srcs/sources_1/bd/RFSoC_Main_blk/RFSoC_Main_blk.bd] -top
add_files -norecurse e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/hdl/RFSoC_Main_blk_wrapper.v
file mkdir E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/TTLx8_output/TTLx8_output.srcs/sources_1/new
current_project TTLx8_output
close [ open E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/TTLx8_output/TTLx8_output.srcs/sources_1/new/TTLx8_output.sv w ]
add_files E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/TTLx8_output/TTLx8_output.srcs/sources_1/new/TTLx8_output.sv
update_compile_order -fileset sources_1
current_project RFSoC_Main
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
current_project TTLx8_output
current_project RFSoC_Main
current_project TTLx8_output
close_project
open_run impl_1
