# D-flip flop design using verilog and verification using Systemverilog
<br>
# [Design] (./src/dff_synth_design.png)
<br>
# [Wavefomr] (./Waveforms.png)
