// Seed: 2713642134
`define pp_4 0
`resetall `timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    output id_1,
    input logic id_2,
    output logic id_3
);
  logic id_4 = 1 * id_0 - id_0;
  type_9(
      1'd0, 1, id_1
  );
endmodule
