# //  Questa Sim-64
# //  Version 2024.2 linux_x86_64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading project mesi_isc
# Compile of mesi_isc_tb.sv was successful.
# Compile of mesi_isc_tb_cpu.sv was successful.
# Compile of mesi_isc_tb_define.sv was successful.
# Compile of mesi_isc_tb_sanity_check.sv failed with 8 errors.
# Compile of mesi_isc.sv was successful.
# Compile of mesi_isc_basic_fifo.sv was successful.
# Compile of mesi_isc_breq_fifos.sv was successful.
# Compile of mesi_isc_breq_fifos_cntl.sv was successful.
# Compile of mesi_isc_broad.sv was successful.
# Compile of mesi_isc_broad_cntl.sv was successful.
# Compile of mesi_isc_define.sv was successful.
# 11 compiles, 1 failed with 8 errors.
# Compile of mesi_isc_tb_sanity_check.sv failed with 6 errors.
# Compile of mesi_isc_tb.sv was successful.
# Compile of mesi_isc_tb_sanity_check.sv failed with 6 errors.
# Compile of mesi_isc_tb_sanity_check.sv failed with 5 errors.
# Compile of mesi_isc_tb_sanity_check.sv failed with 1 errors.
# Compile of mesi_isc_tb_sanity_check.sv was successful.
vsim work.mesi_isc_tb
# vsim work.mesi_isc_tb 
# Start time: 01:51:10 on Dec 01,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): /u/koushik/ECE571-F24/finalprj-team_7/mesi_isc/trunk/src/tb/mesi_isc_tb.sv(309): (vopt-7063) Failed to find 'sanity_check_rule1_rule2' in hierarchical name 'sanity_check_rule1_rule2'.
#         Region: mesi_isc_tb
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# End time: 01:51:11 on Dec 01,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 12
# Compile of mesi_isc_tb.sv was successful.
vsim work.mesi_isc_tb -voptargs=+acc
# vsim work.mesi_isc_tb -voptargs="+acc" 
# Start time: 01:52:33 on Dec 01,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "mesi_isc_tb_cpu(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.mesi_isc_tb(fast)
# Loading work.mesi_isc(fast)
# Loading work.mesi_isc_broad(fast)
# Loading work.mesi_isc_broad_cntl(fast)
# Loading work.mesi_isc_basic_fifo(fast)
# Loading work.mesi_isc_breq_fifos(fast)
# Loading work.mesi_isc_breq_fifos_cntl(fast)
# Loading work.mesi_isc_basic_fifo(fast__1)
# Loading work.mesi_isc_tb_cpu(fast)
add wave -r /*
run -all
# Watchdog finish
# 
# Statistic
# 
# CPU 3. WR:         0 RD:         0 NOP:       730  
# 
# CPU 2. WR:         0 RD:         0 NOP:       733
# 
# CPU 1. WR:         0 RD:         0 NOP:       686
# 
# CPU 0. WR:          0 RD:         0 NOP:       703
# 
# Total rd and wr accesses:          0
# 
# ** Note: $finish    : /u/koushik/ECE571-F24/finalprj-team_7/mesi_isc/trunk/src/tb/mesi_isc_tb.sv(165)
#    Time: 2000950 ns  Iteration: 1  Instance: /mesi_isc_tb
# 1
# Break in Module mesi_isc_tb at /u/koushik/ECE571-F24/finalprj-team_7/mesi_isc/trunk/src/tb/mesi_isc_tb.sv line 165
# End time: 02:00:15 on Dec 01,2024, Elapsed time: 0:07:42
# Errors: 0, Warnings: 3
