<?xml version="1.0" encoding="UTF-8"?>
<Module name="tangnano20k_step3" Register="4" Lut="4" T_Register="1664(4)" T_Alu="380(0)" T_Lut="3814(4)" T_Bsram="26(0)" T_Ssram="20(0)">
 <SubModule name="u_pll"/>
 <SubModule name="u_z80" Register="24" Lut="74" T_Register="232(24)" T_Alu="81(0)" T_Lut="1451(74)" T_Ssram="12(0)">
  <SubModule name="u_cz80" Register="208" Alu="70" Lut="1113" T_Register="208(208)" T_Alu="81(70)" T_Lut="1377(1113)" T_Ssram="12(0)">
   <SubModule name="u_mcode" Lut="239" T_Lut="239(239)"/>
   <SubModule name="u_alu" Alu="11" Lut="12" T_Alu="11(11)" T_Lut="12(12)"/>
   <SubModule name="u_regs" Lut="13" Ssram="12" T_Lut="13(13)" T_Ssram="12(12)"/>
  </SubModule>
 </SubModule>
 <SubModule name="u_uart" Register="11" Lut="7" T_Register="37(11)" T_Lut="42(7)">
  <SubModule name="u_uart" Register="26" Lut="35" T_Register="26(26)" T_Lut="35(35)"/>
 </SubModule>
 <SubModule name="u_rom" Register="1" Lut="3" Bsram="8" T_Register="1(1)" T_Lut="3(3)" T_Bsram="8(8)"/>
 <SubModule name="u_ram" Register="2" Lut="3" Bsram="8" T_Register="2(2)" T_Lut="3(3)" T_Bsram="8(8)"/>
 <SubModule name="u_v9958" Register="4" Lut="4" T_Register="1313(4)" T_Alu="299(0)" T_Lut="2172(4)" T_Bsram="10(0)" T_Ssram="8(0)">
  <SubModule name="u_v9958_core" Register="4" Lut="40" T_Register="1309(4)" T_Alu="299(0)" T_Lut="2168(40)" T_Bsram="10(0)" T_Ssram="8(0)">
   <SubModule name="u_vdp_color_bus" Register="58" Lut="293" T_Register="58(58)" T_Lut="293(293)"/>
   <SubModule name="u_vdp_ssg" Register="101" Alu="30" Lut="174" T_Register="101(101)" T_Alu="30(30)" T_Lut="174(174)"/>
   <SubModule name="u_vdp_color_decoder" Register="44" Lut="86" T_Register="44(44)" T_Lut="86(86)"/>
   <SubModule name="u_vdp_text12" Register="95" Alu="12" Lut="161" T_Register="95(95)" T_Alu="12(12)" T_Lut="161(161)"/>
   <SubModule name="u_vdp_graphic123m" Register="69" Alu="5" Lut="79" T_Register="69(69)" T_Alu="5(5)" T_Lut="79(79)"/>
   <SubModule name="u_vdp_graphic4567" Register="150" Alu="41" Lut="171" T_Register="167(150)" T_Alu="41(41)" T_Lut="172(171)" T_Bsram="1(0)">
    <SubModule name="u_fifo_ram" Register="17" Lut="1" Bsram="1" T_Register="17(17)" T_Lut="1(1)" T_Bsram="1(1)"/>
   </SubModule>
   <SubModule name="u_vdp_sprite" Register="242" Alu="13" Lut="304" T_Register="279(242)" T_Alu="13(13)" T_Lut="305(304)" T_Bsram="2(0)" T_Ssram="8(0)">
    <SubModule name="u_sprite_info_ram" Register="3" Lut="1" Ssram="8" T_Register="3(3)" T_Lut="1(1)" T_Ssram="8(8)"/>
    <SubModule name="u_even_line_buf" Register="17" Bsram="1" T_Register="17(17)" T_Bsram="1(1)"/>
    <SubModule name="u_odd_line_buf" Register="17" Bsram="1" T_Register="17(17)" T_Bsram="1(1)"/>
   </SubModule>
   <SubModule name="u_vdp_palette_ram" Register="17" Bsram="1" T_Register="17(17)" T_Bsram="1(1)"/>
   <SubModule name="u_vdp_register" Register="221" Lut="96" T_Register="221(221)" T_Lut="96(96)"/>
   <SubModule name="u_vdp_command" Register="186" Alu="80" Lut="547" T_Register="186(186)" T_Alu="80(80)" T_Lut="547(547)"/>
   <SubModule name="u_vdp_wait_control" Register="14" Alu="118" Lut="93" Bsram="4" T_Register="14(14)" T_Alu="118(118)" T_Lut="93(93)" T_Bsram="4(4)"/>
   <SubModule name="u_vdp_lcd" Register="17" Lut="83" T_Register="54(17)" T_Lut="122(83)" T_Bsram="2(0)">
    <SubModule name="dbuf" Lut="39" T_Register="37(0)" T_Lut="39(39)" T_Bsram="2(0)">
     <SubModule name="u_buf_even" Register="26" Bsram="1" T_Register="26(26)" T_Bsram="1(1)"/>
     <SubModule name="u_buf_odd" Register="11" Bsram="1" T_Register="11(11)" T_Bsram="1(1)"/>
    </SubModule>
   </SubModule>
  </SubModule>
 </SubModule>
 <SubModule name="u_sdram" Register="75" Lut="139" T_Register="75(75)" T_Lut="139(139)"/>
</Module>
