#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x20304f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2006f20 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x20317f0 .functor NOT 1, L_0x205d810, C4<0>, C4<0>, C4<0>;
L_0x205d5a0 .functor XOR 1, L_0x205d460, L_0x205d500, C4<0>, C4<0>;
L_0x205d700 .functor XOR 1, L_0x205d5a0, L_0x205d660, C4<0>, C4<0>;
v0x2058500_0 .net *"_ivl_10", 0 0, L_0x205d660;  1 drivers
v0x2058600_0 .net *"_ivl_12", 0 0, L_0x205d700;  1 drivers
v0x20586e0_0 .net *"_ivl_2", 0 0, L_0x205b0a0;  1 drivers
v0x20587a0_0 .net *"_ivl_4", 0 0, L_0x205d460;  1 drivers
v0x2058880_0 .net *"_ivl_6", 0 0, L_0x205d500;  1 drivers
v0x20589b0_0 .net *"_ivl_8", 0 0, L_0x205d5a0;  1 drivers
v0x2058a90_0 .net "a", 0 0, v0x2054c80_0;  1 drivers
v0x2058b30_0 .net "b", 0 0, v0x2054d20_0;  1 drivers
v0x2058bd0_0 .net "c", 0 0, v0x2054dc0_0;  1 drivers
v0x2058c70_0 .var "clk", 0 0;
v0x2058d10_0 .net "d", 0 0, v0x2054f30_0;  1 drivers
v0x2058db0_0 .net "out_dut", 0 0, L_0x205d300;  1 drivers
v0x2058e50_0 .net "out_ref", 0 0, L_0x2059d10;  1 drivers
v0x2058ef0_0 .var/2u "stats1", 159 0;
v0x2058f90_0 .var/2u "strobe", 0 0;
v0x2059030_0 .net "tb_match", 0 0, L_0x205d810;  1 drivers
v0x20590f0_0 .net "tb_mismatch", 0 0, L_0x20317f0;  1 drivers
v0x20591b0_0 .net "wavedrom_enable", 0 0, v0x2055020_0;  1 drivers
v0x2059250_0 .net "wavedrom_title", 511 0, v0x20550c0_0;  1 drivers
L_0x205b0a0 .concat [ 1 0 0 0], L_0x2059d10;
L_0x205d460 .concat [ 1 0 0 0], L_0x2059d10;
L_0x205d500 .concat [ 1 0 0 0], L_0x205d300;
L_0x205d660 .concat [ 1 0 0 0], L_0x2059d10;
L_0x205d810 .cmp/eeq 1, L_0x205b0a0, L_0x205d700;
S_0x200ae50 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x2006f20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x2021700 .functor NOT 1, v0x2054dc0_0, C4<0>, C4<0>, C4<0>;
L_0x20320b0 .functor NOT 1, v0x2054d20_0, C4<0>, C4<0>, C4<0>;
L_0x2059460 .functor AND 1, L_0x2021700, L_0x20320b0, C4<1>, C4<1>;
L_0x2059500 .functor NOT 1, v0x2054f30_0, C4<0>, C4<0>, C4<0>;
L_0x2059630 .functor NOT 1, v0x2054c80_0, C4<0>, C4<0>, C4<0>;
L_0x2059730 .functor AND 1, L_0x2059500, L_0x2059630, C4<1>, C4<1>;
L_0x2059810 .functor OR 1, L_0x2059460, L_0x2059730, C4<0>, C4<0>;
L_0x20598d0 .functor AND 1, v0x2054c80_0, v0x2054dc0_0, C4<1>, C4<1>;
L_0x2059990 .functor AND 1, L_0x20598d0, v0x2054f30_0, C4<1>, C4<1>;
L_0x2059a50 .functor OR 1, L_0x2059810, L_0x2059990, C4<0>, C4<0>;
L_0x2059bc0 .functor AND 1, v0x2054d20_0, v0x2054dc0_0, C4<1>, C4<1>;
L_0x2059c30 .functor AND 1, L_0x2059bc0, v0x2054f30_0, C4<1>, C4<1>;
L_0x2059d10 .functor OR 1, L_0x2059a50, L_0x2059c30, C4<0>, C4<0>;
v0x2031a60_0 .net *"_ivl_0", 0 0, L_0x2021700;  1 drivers
v0x2031b00_0 .net *"_ivl_10", 0 0, L_0x2059730;  1 drivers
v0x2053470_0 .net *"_ivl_12", 0 0, L_0x2059810;  1 drivers
v0x2053530_0 .net *"_ivl_14", 0 0, L_0x20598d0;  1 drivers
v0x2053610_0 .net *"_ivl_16", 0 0, L_0x2059990;  1 drivers
v0x2053740_0 .net *"_ivl_18", 0 0, L_0x2059a50;  1 drivers
v0x2053820_0 .net *"_ivl_2", 0 0, L_0x20320b0;  1 drivers
v0x2053900_0 .net *"_ivl_20", 0 0, L_0x2059bc0;  1 drivers
v0x20539e0_0 .net *"_ivl_22", 0 0, L_0x2059c30;  1 drivers
v0x2053ac0_0 .net *"_ivl_4", 0 0, L_0x2059460;  1 drivers
v0x2053ba0_0 .net *"_ivl_6", 0 0, L_0x2059500;  1 drivers
v0x2053c80_0 .net *"_ivl_8", 0 0, L_0x2059630;  1 drivers
v0x2053d60_0 .net "a", 0 0, v0x2054c80_0;  alias, 1 drivers
v0x2053e20_0 .net "b", 0 0, v0x2054d20_0;  alias, 1 drivers
v0x2053ee0_0 .net "c", 0 0, v0x2054dc0_0;  alias, 1 drivers
v0x2053fa0_0 .net "d", 0 0, v0x2054f30_0;  alias, 1 drivers
v0x2054060_0 .net "out", 0 0, L_0x2059d10;  alias, 1 drivers
S_0x20541c0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x2006f20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x2054c80_0 .var "a", 0 0;
v0x2054d20_0 .var "b", 0 0;
v0x2054dc0_0 .var "c", 0 0;
v0x2054e90_0 .net "clk", 0 0, v0x2058c70_0;  1 drivers
v0x2054f30_0 .var "d", 0 0;
v0x2055020_0 .var "wavedrom_enable", 0 0;
v0x20550c0_0 .var "wavedrom_title", 511 0;
S_0x2054460 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x20541c0;
 .timescale -12 -12;
v0x20546c0_0 .var/2s "count", 31 0;
E_0x201ba90/0 .event negedge, v0x2054e90_0;
E_0x201ba90/1 .event posedge, v0x2054e90_0;
E_0x201ba90 .event/or E_0x201ba90/0, E_0x201ba90/1;
E_0x201bce0 .event negedge, v0x2054e90_0;
E_0x20039f0 .event posedge, v0x2054e90_0;
S_0x20547c0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x20541c0;
 .timescale -12 -12;
v0x20549c0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2054aa0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x20541c0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2055220 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x2006f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x2059e70 .functor NOT 1, v0x2054d20_0, C4<0>, C4<0>, C4<0>;
L_0x2059ee0 .functor AND 1, v0x2054c80_0, L_0x2059e70, C4<1>, C4<1>;
L_0x2059fc0 .functor NOT 1, v0x2054dc0_0, C4<0>, C4<0>, C4<0>;
L_0x205a030 .functor AND 1, L_0x2059ee0, L_0x2059fc0, C4<1>, C4<1>;
L_0x205a170 .functor AND 1, L_0x205a030, v0x2054f30_0, C4<1>, C4<1>;
L_0x205a230 .functor NOT 1, v0x2054d20_0, C4<0>, C4<0>, C4<0>;
L_0x205a2e0 .functor AND 1, v0x2054c80_0, L_0x205a230, C4<1>, C4<1>;
L_0x205a3a0 .functor AND 1, L_0x205a2e0, v0x2054dc0_0, C4<1>, C4<1>;
L_0x205a5c0 .functor AND 1, L_0x205a3a0, v0x2054f30_0, C4<1>, C4<1>;
L_0x205a790 .functor AND 1, v0x2054c80_0, v0x2054d20_0, C4<1>, C4<1>;
L_0x205aa80 .functor AND 1, L_0x205a790, v0x2054dc0_0, C4<1>, C4<1>;
L_0x205aaf0 .functor NOT 1, v0x2054f30_0, C4<0>, C4<0>, C4<0>;
L_0x205abd0 .functor AND 1, L_0x205aa80, L_0x205aaf0, C4<1>, C4<1>;
L_0x205ace0 .functor NOT 1, v0x2054c80_0, C4<0>, C4<0>, C4<0>;
L_0x205ab60 .functor AND 1, L_0x205ace0, v0x2054d20_0, C4<1>, C4<1>;
L_0x205ae20 .functor AND 1, L_0x205ab60, v0x2054dc0_0, C4<1>, C4<1>;
L_0x205af70 .functor AND 1, L_0x205ae20, v0x2054f30_0, C4<1>, C4<1>;
L_0x205b030 .functor NOT 1, v0x2054d20_0, C4<0>, C4<0>, C4<0>;
L_0x205b140 .functor AND 1, v0x2054c80_0, L_0x205b030, C4<1>, C4<1>;
L_0x205b200 .functor NOT 1, v0x2054dc0_0, C4<0>, C4<0>, C4<0>;
L_0x205b320 .functor AND 1, L_0x205b140, L_0x205b200, C4<1>, C4<1>;
L_0x205b430 .functor NOT 1, v0x2054f30_0, C4<0>, C4<0>, C4<0>;
L_0x205b560 .functor AND 1, L_0x205b320, L_0x205b430, C4<1>, C4<1>;
L_0x205b670 .functor NOT 1, v0x2054d20_0, C4<0>, C4<0>, C4<0>;
L_0x205b7b0 .functor AND 1, v0x2054c80_0, L_0x205b670, C4<1>, C4<1>;
L_0x205b870 .functor AND 1, L_0x205b7b0, v0x2054dc0_0, C4<1>, C4<1>;
L_0x205ba10 .functor NOT 1, v0x2054f30_0, C4<0>, C4<0>, C4<0>;
L_0x205ba80 .functor AND 1, L_0x205b870, L_0x205ba10, C4<1>, C4<1>;
L_0x205bcb0 .functor NOT 1, v0x2054c80_0, C4<0>, C4<0>, C4<0>;
L_0x205bd20 .functor NOT 1, v0x2054d20_0, C4<0>, C4<0>, C4<0>;
L_0x205be90 .functor AND 1, L_0x205bcb0, L_0x205bd20, C4<1>, C4<1>;
L_0x205bfd0 .functor AND 1, L_0x205be90, v0x2054dc0_0, C4<1>, C4<1>;
L_0x205c1a0 .functor AND 1, L_0x205bfd0, v0x2054f30_0, C4<1>, C4<1>;
L_0x205c260 .functor AND 1, v0x2054c80_0, v0x2054d20_0, C4<1>, C4<1>;
L_0x205c3f0 .functor NOT 1, v0x2054dc0_0, C4<0>, C4<0>, C4<0>;
L_0x205c460 .functor AND 1, L_0x205c260, L_0x205c3f0, C4<1>, C4<1>;
L_0x205c6d0 .functor NOT 1, v0x2054f30_0, C4<0>, C4<0>, C4<0>;
L_0x205c740 .functor AND 1, L_0x205c460, L_0x205c6d0, C4<1>, C4<1>;
L_0x205c5a0 .functor OR 1, L_0x205a170, L_0x205a5c0, C4<0>, C4<0>;
L_0x205c990 .functor OR 1, L_0x205c5a0, L_0x205abd0, C4<0>, C4<0>;
L_0x205cbf0 .functor OR 1, L_0x205c990, L_0x205af70, C4<0>, C4<0>;
L_0x205cd00 .functor OR 1, L_0x205cbf0, L_0x205b560, C4<0>, C4<0>;
L_0x205cf70 .functor OR 1, L_0x205cd00, L_0x205ba80, C4<0>, C4<0>;
L_0x205d080 .functor OR 1, L_0x205cf70, L_0x205c1a0, C4<0>, C4<0>;
L_0x205d300 .functor OR 1, L_0x205d080, L_0x205c740, C4<0>, C4<0>;
v0x2055510_0 .net *"_ivl_0", 0 0, L_0x2059e70;  1 drivers
v0x20555f0_0 .net *"_ivl_10", 0 0, L_0x205a230;  1 drivers
v0x20556d0_0 .net *"_ivl_12", 0 0, L_0x205a2e0;  1 drivers
v0x20557c0_0 .net *"_ivl_14", 0 0, L_0x205a3a0;  1 drivers
v0x20558a0_0 .net *"_ivl_18", 0 0, L_0x205a790;  1 drivers
v0x20559d0_0 .net *"_ivl_2", 0 0, L_0x2059ee0;  1 drivers
v0x2055ab0_0 .net *"_ivl_20", 0 0, L_0x205aa80;  1 drivers
v0x2055b90_0 .net *"_ivl_22", 0 0, L_0x205aaf0;  1 drivers
v0x2055c70_0 .net *"_ivl_26", 0 0, L_0x205ace0;  1 drivers
v0x2055d50_0 .net *"_ivl_28", 0 0, L_0x205ab60;  1 drivers
v0x2055e30_0 .net *"_ivl_30", 0 0, L_0x205ae20;  1 drivers
v0x2055f10_0 .net *"_ivl_34", 0 0, L_0x205b030;  1 drivers
v0x2055ff0_0 .net *"_ivl_36", 0 0, L_0x205b140;  1 drivers
v0x20560d0_0 .net *"_ivl_38", 0 0, L_0x205b200;  1 drivers
v0x20561b0_0 .net *"_ivl_4", 0 0, L_0x2059fc0;  1 drivers
v0x2056290_0 .net *"_ivl_40", 0 0, L_0x205b320;  1 drivers
v0x2056370_0 .net *"_ivl_42", 0 0, L_0x205b430;  1 drivers
v0x2056560_0 .net *"_ivl_46", 0 0, L_0x205b670;  1 drivers
v0x2056640_0 .net *"_ivl_48", 0 0, L_0x205b7b0;  1 drivers
v0x2056720_0 .net *"_ivl_50", 0 0, L_0x205b870;  1 drivers
v0x2056800_0 .net *"_ivl_52", 0 0, L_0x205ba10;  1 drivers
v0x20568e0_0 .net *"_ivl_56", 0 0, L_0x205bcb0;  1 drivers
v0x20569c0_0 .net *"_ivl_58", 0 0, L_0x205bd20;  1 drivers
v0x2056aa0_0 .net *"_ivl_6", 0 0, L_0x205a030;  1 drivers
v0x2056b80_0 .net *"_ivl_60", 0 0, L_0x205be90;  1 drivers
v0x2056c60_0 .net *"_ivl_62", 0 0, L_0x205bfd0;  1 drivers
v0x2056d40_0 .net *"_ivl_66", 0 0, L_0x205c260;  1 drivers
v0x2056e20_0 .net *"_ivl_68", 0 0, L_0x205c3f0;  1 drivers
v0x2056f00_0 .net *"_ivl_70", 0 0, L_0x205c460;  1 drivers
v0x2056fe0_0 .net *"_ivl_72", 0 0, L_0x205c6d0;  1 drivers
v0x20570c0_0 .net *"_ivl_76", 0 0, L_0x205c5a0;  1 drivers
v0x20571a0_0 .net *"_ivl_78", 0 0, L_0x205c990;  1 drivers
v0x2057280_0 .net *"_ivl_80", 0 0, L_0x205cbf0;  1 drivers
v0x2057570_0 .net *"_ivl_82", 0 0, L_0x205cd00;  1 drivers
v0x2057650_0 .net *"_ivl_84", 0 0, L_0x205cf70;  1 drivers
v0x2057730_0 .net *"_ivl_86", 0 0, L_0x205d080;  1 drivers
v0x2057810_0 .net "a", 0 0, v0x2054c80_0;  alias, 1 drivers
v0x20578b0_0 .net "b", 0 0, v0x2054d20_0;  alias, 1 drivers
v0x20579a0_0 .net "c", 0 0, v0x2054dc0_0;  alias, 1 drivers
v0x2057a90_0 .net "d", 0 0, v0x2054f30_0;  alias, 1 drivers
v0x2057b80_0 .net "out", 0 0, L_0x205d300;  alias, 1 drivers
v0x2057c40_0 .net "w1", 0 0, L_0x205a170;  1 drivers
v0x2057d00_0 .net "w2", 0 0, L_0x205a5c0;  1 drivers
v0x2057dc0_0 .net "w3", 0 0, L_0x205abd0;  1 drivers
v0x2057e80_0 .net "w4", 0 0, L_0x205af70;  1 drivers
v0x2057f40_0 .net "w5", 0 0, L_0x205b560;  1 drivers
v0x2058000_0 .net "w6", 0 0, L_0x205ba80;  1 drivers
v0x20580c0_0 .net "w7", 0 0, L_0x205c1a0;  1 drivers
v0x2058180_0 .net "w8", 0 0, L_0x205c740;  1 drivers
S_0x20582e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x2006f20;
 .timescale -12 -12;
E_0x201b830 .event anyedge, v0x2058f90_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2058f90_0;
    %nor/r;
    %assign/vec4 v0x2058f90_0, 0;
    %wait E_0x201b830;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x20541c0;
T_3 ;
    %fork t_1, S_0x2054460;
    %jmp t_0;
    .scope S_0x2054460;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x20546c0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2054f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2054dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2054d20_0, 0;
    %assign/vec4 v0x2054c80_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20039f0;
    %load/vec4 v0x20546c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x20546c0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2054f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2054dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2054d20_0, 0;
    %assign/vec4 v0x2054c80_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x201bce0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2054aa0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x201ba90;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x2054c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2054d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2054dc0_0, 0;
    %assign/vec4 v0x2054f30_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x20541c0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x2006f20;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2058c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2058f90_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x2006f20;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x2058c70_0;
    %inv;
    %store/vec4 v0x2058c70_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x2006f20;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2054e90_0, v0x20590f0_0, v0x2058a90_0, v0x2058b30_0, v0x2058bd0_0, v0x2058d10_0, v0x2058e50_0, v0x2058db0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x2006f20;
T_7 ;
    %load/vec4 v0x2058ef0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x2058ef0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2058ef0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x2058ef0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2058ef0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2058ef0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2058ef0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x2006f20;
T_8 ;
    %wait E_0x201ba90;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2058ef0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2058ef0_0, 4, 32;
    %load/vec4 v0x2059030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x2058ef0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2058ef0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2058ef0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2058ef0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x2058e50_0;
    %load/vec4 v0x2058e50_0;
    %load/vec4 v0x2058db0_0;
    %xor;
    %load/vec4 v0x2058e50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x2058ef0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2058ef0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x2058ef0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2058ef0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth5/human/kmap2/iter1/response3/top_module.sv";
