// Seed: 4233481144
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_4;
  assign id_3 = -1;
  localparam id_5 = !id_5;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_2
  );
endmodule
module module_2 (
    output wire id_0,
    input uwire id_1,
    input wire id_2,
    input wor id_3,
    input supply1 id_4,
    input tri0 id_5,
    output wand id_6,
    input wire id_7,
    output tri0 id_8,
    output wand id_9,
    output tri1 id_10,
    input tri0 id_11,
    inout wand id_12,
    output tri0 id_13,
    input supply0 id_14,
    input wor id_15,
    input tri1 id_16,
    output tri1 id_17,
    input supply0 id_18,
    input tri1 id_19,
    output wor id_20,
    id_31,
    output supply0 id_21,
    output tri0 id_22,
    input supply0 id_23,
    output wor id_24,
    output uwire id_25,
    output wor id_26,
    input uwire id_27,
    input wire id_28,
    input uwire id_29
);
  bit id_32 = id_15 == 1'b0, id_33;
  localparam id_34 = -1'h0;
  always
    if (id_1.id_31)
      casez (-1)
        id_1: id_0 = id_2;
      endcase
    else @(*);
  wire id_35, id_36;
  tri  id_37 = -1'h0;
  tri0 id_38 = id_31, id_39;
  xor primCall (
      id_20,
      id_36,
      id_37,
      id_43,
      id_14,
      id_2,
      id_5,
      id_4,
      id_40,
      id_32,
      id_34,
      id_42,
      id_38,
      id_28,
      id_16,
      id_31,
      id_23,
      id_7,
      id_15,
      id_3,
      id_27,
      id_39,
      id_41,
      id_44,
      id_1,
      id_18,
      id_29,
      id_11,
      id_35,
      id_19,
      id_45,
      id_12
  );
  supply1 id_40 = 1'b0, id_41 = -1 - -1;
  tri0 id_42, id_43, id_44;
  assign id_10 = id_14;
  wire id_45;
  module_0 modCall_1 (
      id_41,
      id_41,
      id_36,
      id_36
  );
  assign id_17 = id_34[1];
  initial id_33 <= -1;
  assign id_0 = id_44;
endmodule
