D:\Masters_Study\1st Sem\VHDL lab\Workspace\submit\rcs2plus\idea_com.ngc 1547494507
OK
