#---------------------------------------------------------------------
# start session at Thu May 6 06:48:31 2021
# Exec path is /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/arch/linux/x86_64/2.12/64/bin
#---------------------------------------------------------------------
----------------------------------------------------------------------------------
|     Nitro-SoC version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019     | 
| Running on localhost.localdomain 4cores 7.8GBytes 2.6GHz 64bits mode pid 28930 | 
|              Copyright (c) 2003-2019 Mentor Graphics Corporation               | 
|                              All Rights Reserved                               | 
|          THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION           | 
|              WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION              | 
|               OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS.                | 
----------------------------------------------------------------------------------

Nitro-SoC> setup_nrf
Loading utility util::nrf_utils
NRF info: Copying flow scripts in dir               : ./flow_scripts
NRF info: Copying utilities and templates in dir    : ./scr
NRF info: Please update/review                     : ./scr/ocv.tcl
NRF info: If applicable please provide             : ./scr/reload_constraints_clock.tcl
NRF info: Will not overwrite existing file import_variables.tcl
NRF info: Will not overwrite existing file flow_variables.tcl
NRF info: Will not overwrite existing file floorplan_variables.tcl
NRF info: Existing nrf_customization.tcl not found; copying template.
NRF info: Creating run_nrf.csh which can be used to launch the NRF.
info UI54: redirecting output of 
            puts "#!/bin/csh

set nitro_ver = \"$nitro_ver\" 
set flow_ver = \"[pwd]/flow_scripts\"

######################################
## To append to existing log & jou  ##
## files, set to true               ##
######################################
set append_log = false

###################################### 
## Set the stages to be run to true ##
## To skip a stage, set it to false ##
###################################### 
set import = true
set place  = true
set clock  = true
set route  = true
set export = true

###################################### 
##  Remainder of script should not  ##
##  require modification            ##
###################################### 

set prev_stage = null
set stage_num = 0

foreach stage (import place clock route export)
    set run_stage = `eval echo \\\$\$stage`
    set stage_name = \${stage_num}_\${stage}
    if ( \$run_stage == true ) then
        if ( \$stage != import && \$prev_stage != null ) then
            if (! -d dbs/\${prev_stage}.db ) then
                echo \"\\nNRF_RUN error: Could not find \${prev_stage}.db.  Cannot run \$stage stage.\\n\"
                exit
            endif
        endif
        if ( -d dbs/\${stage}.db ) then
            set dstamp = `eval date -r dbs/\${stage}.db +\%m_\%d_\%Y.\%H_\%M_\%S`
            echo \"NRF_RUN info: Found existing dbs/\${stage}.db.  Moving to dbs/\${stage}_\${dstamp}.db.\"
            /bin/mv dbs/\${stage}.db dbs/\${stage}.\${dstamp}.db
        endif

        if ( \$append_log == false ) then
            if ( -f ./LOGs/\${stage_name}_nitro.log ) then
                set dstamp = `eval date -r ./LOGs/\${stage_name}_nitro.log +\%m_\%d_\%Y.\%H_\%M_\%S`
                /bin/mv ./LOGs/\${stage_name}_nitro.log ./LOGs/\${stage_name}.\${dstamp}.log
            endif
            if ( -f ./JOUs/\${stage_name}.jou ) then
                set dstamp = `eval date -r ./JOUs/\${stage_name}.jou +\%m_\%d_\%Y.\%H_\%M_\%S`
                /bin/mv ./JOUs/\${stage_name}.jou ./JOUs/\${stage_name}.\${dstamp}.jou
            endif
        endif

        \$nitro_ver -source \$flow_ver/\${stage_name}.tcl -log ./LOGs/\${stage_name}_nitro.log -journal ./JOUs/\${stage_name}.jou -app_log \$append_log -app_jou \$append_log
    endif

    set prev_stage = \$stage
    @ stage_num++
end

exit
"
 to run_nrf.csh
NRF info: 
Nitro-SoC> source flow_scripts/import_variables.tcl > LOGs/import.log 
info UI54: redirecting output of source to LOGs/import.log
true
Nitro-SoC> source flow_scripts/0_import.tcl  > LOGs/import0.log 
info UI54: redirecting output of source to LOGs/import0.log
info UI54: redirecting output of check_technology -check all to reports/check_tech.rpt
info CHK10: Checking technology...
-----------------------------------------------------------------------------------------------------------
|                                            Technology Errors                                            |
|----------------------+-------+--------+-----------------------------------------------------------------|
| Name                 | Count | Status | Description                                                     | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| no_parasitics        | 0     | Passed | Layer has no corresponding parasitics data                      | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| no_ndr_vias          | 0     | Passed | No vias at all in non default rule.                             | 
|                      |       |        | Use default vias                                                | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| partial_ndr_vias     | 0     | Passed | Not all layers have vias in non default rule.                   | 
|                      |       |        | Use default vias                                                | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| duplicate_lvias      | 0     | Passed | Duplicate name for some lib_vias in non default rule.           | 
|                      |       |        | To avoid unpredictable results please fix the problem by        | 
|                      |       |        | keeping unique names.                                           | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_ndr_width      | 0     | Passed | Nondefault rule width is less then default width on the         | 
|                      |       |        | layer                                                           | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_ndr_space      | 0     | Passed | Nondefault rule spacing is less then required spacing on        | 
|                      |       |        | the layer                                                       | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_ndr_min_layer  | 0     | Passed | Nondefault rule min layer is higher than partition max layer    | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_ndr_max_layer  | 0     | Passed | Nondefault rule max layer is higher than partition max layer    | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| ndr_duplicated       | 0     | Passed | Nondefault rule has duplication in different libraries          | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_min_area       | 0     | Passed | Min area requirement is too big                                 | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_hole_area      | 0     | Passed | Hole area requirement is too big                                | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_mfgrid         | 0     | Passed | Manufacturing grid is too big                                   | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| not_even_mfgrid      | 0     | Passed | All width and spacing rules on all metal and cut layers must be | 
|                      |       |        | an even multiple of manufacturing grid (2*N*mg)                 | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_layer_dir      | 0     | Passed | Direction of the layer is not reversed to below layer           | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_layer_order    | 0     | Passed | Order of layer is wrong, should be metal-cut-metal-...-metal    | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_m1_width       | 0     | Passed | Width of M1 pins is less then minimum width parameter           | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_cut_size       | 0     | Passed | Size of cut is not defined and can't be determined              | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_cut_space      | 0     | Passed | Space between cuts is not defined and can't be determined       | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_diff_cut_space | 0     | Passed | Diffnet cut spacing is less then samenet cut spacing            | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_proj_cut_space | 0     | Passed | Projection cut spacing is less to diffnet cut spacing           | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| max_metal            | 0     | Passed | Top metal is too wide for routing                               | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed technology checks for 0 sec (CPU time: 0 sec; MEM: RSS - 171M, CVMEM - 1687M, PVMEM - 1778M)
info UI54: redirecting output of report_technology -display all to reports/report_tech.rpt
-----------------------------------------------------------------------------------------------------------------
|                                             Metal layers (micro)                                              |
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                    | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Direction          | HOR    | VERT   | HOR    | VERT   | HOR    | VERT   | HOR    | VERT   | HOR    | VERT    | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width              | 0.0700 | 0.0700 | 0.0700 | 0.1400 | 0.1400 | 0.1400 | 0.4000 | 0.4000 | 0.8000 | 0.8000  | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Space              | 0.0650 | 0.0700 | 0.0700 | 0.1400 | 0.1400 | 0.1400 | 0.4000 | 0.4000 | 0.8000 | 0.8000  | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Offset             | 0.0700 | 0.0950 | 0.0700 | 0.0950 | 0.0700 | 0.0950 | 0.0700 | 0.0950 | 0.0700 | 0.0950  | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Pitch              | 0.1400 | 0.1900 | 0.1400 | 0.2800 | 0.2800 | 0.2800 | 0.8000 | 0.8000 | 1.6000 | 1.6000  | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| DownVia-Wire pitch |        | 0.1400 | 0.1400 | 0.2800 | 0.2800 | 0.2800 | 0.8000 | 0.8000 | 1.6000 | 1.6000  | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| UpVia-Wire   pitch | 0.1350 | 0.1400 | 0.1400 | 0.2800 | 0.2800 | 0.2800 | 0.8000 | 0.8000 | 1.6000 |         | 
-----------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------------------
|                                                          Cut layers (micro)                                                           |
|--------------------+--------+----------+----------+---------------+--------+--------+---------------+--------+---------------+--------|
|                    | CO     | via1     | via2     | via3          | via4   | via5   | via6          | via7   | via8          | via9   | 
|--------------------+--------+----------+----------+---------------+--------+--------+---------------+--------+---------------+--------|
| Size               | 0.0700 | 0.0700   | 0.0700   | 0.0700        | 0.1400 | 0.1400 | 0.1400        | 0.4000 | 0.4000        | 0.8000 | 
|--------------------+--------+----------+----------+---------------+--------+--------+---------------+--------+---------------+--------|
| Space              | 0.0700 | 0.0800   | 0.0900   | 0.0900        | 0.1600 | 0.1600 | 0.1600        | 0.4400 | 0.4400        | 0.8800 | 
|--------------------+--------+----------+----------+---------------+--------+--------+---------------+--------+---------------+--------|
| Below enclosure    | 0/0    | 0/0.0350 | 0/0.0350 | 0/0.0350      | 0/0    | 0/0    | 0/0           | 0/0    | 0/0           | 0/0    | 
|--------------------+--------+----------+----------+---------------+--------+--------+---------------+--------+---------------+--------|
| Above enclosure    | 0/0    | 0/0.0350 | 0/0.0350 | 0.0350/0.0350 | 0/0    | 0/0    | 0.1300/0.1300 | 0/0    | 0.2000/0.2000 | 0/0    | 
|--------------------+--------+----------+----------+---------------+--------+--------+---------------+--------+---------------+--------|
| Bar length         | -      | 0.0700   | 0.0700   | 0.0700        | 0.1400 | 0.1400 | 0.1400        | 0.4000 | 0.4000        | 0.8000 | 
-----------------------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------
|                                               DRC layer rules (micro)                                               |
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                     |    | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min width           | >= | 0.0700 | 0.0700 | 0.0700 | 0.1400 | 0.1400 | 0.1400 | 0.4000 | 0.4000 | 0.8000 | 0.8000  | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min space           | >= | 0.0650 | 0.0700 | 0.0700 | 0.1400 | 0.1400 | 0.1400 | 0.4000 | 0.4000 | 0.8000 | 0.8000  | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| End of line         | >= | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min area (sq-micro) | >= | 0.005  | 0.005  | 0.005  | 0.020  | 0.020  | 0.020  | 0.160  | 0.160  | 0.640  | 0.640   | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min hole (sq-micro) | >= | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min length          |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Step                |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat space           |    | -      | *      | *      | *      | *      | *      | *      | *      | *      | *       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Span space          |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Pinch space         |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat jog space       |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Influence space     |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Direction space     |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Discrete space      |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Dir space           |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Corner space        |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Samemask space      |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Patterns            | #  | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Discrete width      |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Protrusion          |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Notch space         |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid alignment      |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Max parallel length | <= | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Max width           | <= | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                     |    | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min space           | >= |        | 0.0800 | 0.0900 | 0.0900 | 0.1600 | 0.1600 | 0.1600 | 0.4400 | 0.4400 | 0.8800  | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Projection space    | >= |        | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Array space         | >= |        | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Above diff space    | >= | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Above same space    | >= | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Above stackable     |    | true   | true   | true   | true   | true   | true   | true   | true   | true   |         | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Bar/Large space     |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Single space        |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Cluster array       |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of cuts      |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Enclosure           |    | *      | *      | *      | *      | *      | *      | *      | *      | *      | *       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Inner space         | >= | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-     | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Joint space         | >= | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-     | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Corner space        | >= | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-     | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Confined space      | >= | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Metal space         | >= | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-     | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid alignment      |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wide array          |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Max space           | <= | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
-----------------------------------------------------------------------------------------------------------------------

Info: '-' rule is not defined; '*' rule is defined; '+' center-to-center cut spacing
      'R' dfm-recommended rule is defined
----------------------------------------------------------------------------------------------------
|                                           DRC options                                            |
|-------------------------+-------+----------------------------------------------------------------|
|                         | Value | Description                                                    | 
|-------------------------+-------+----------------------------------------------------------------|
| cut_enc_touch_not_viol  | false | Consider cut touching a fat shape no cut enclosure violation   | 
|-------------------------+-------+----------------------------------------------------------------|
| cut_enc_simple_parallel | false | Simple check for parallel run length in cut enclosure rule     | 
|-------------------------+-------+----------------------------------------------------------------|
| cut_proj_except_samenet | false | Do not check cut projection spacing for same net objects       | 
|-------------------------+-------+----------------------------------------------------------------|
| cut_proj_apply_samenet  | false | Apply cut projection spacing to adjacent vias of same net even | 
|                         |       | if they have common metal shape                                | 
|-------------------------+-------+----------------------------------------------------------------|
| allow_offgrid_ndr       | false | Allow non-default width shapes be offgris                      | 
|-------------------------+-------+----------------------------------------------------------------|
| influence_with_corners  | false | Extend influence halo from fat shape to corners as well        | 
|-------------------------+-------+----------------------------------------------------------------|
| influence_thin_to_fat   | false | Check influence spacing between thin and fat shape             | 
|-------------------------+-------+----------------------------------------------------------------|
| pref_width_as_allowed   | false | Consider preferred widths as only allowed                      | 
|-------------------------+-------+----------------------------------------------------------------|
| cut_sector_relaxed      | false | Relaxed conditions of cut_sector_array spacing                 | 
|-------------------------+-------+----------------------------------------------------------------|
| strict_max_metal        | false | Force router strictly follow max metal                         | 
|-------------------------+-------+----------------------------------------------------------------|
| disjoined_plength       | false | Do not combine run length from different fat shapes            | 
|-------------------------+-------+----------------------------------------------------------------|
| strict_dp_prevention    | false | Enable strict DRC rules in router to prevent DP                | 
|-------------------------+-------+----------------------------------------------------------------|
| static_mask             | false | Check mask violation on static objects                         | 
|-------------------------+-------+----------------------------------------------------------------|
| static_grid             | false | Check grid violation on static objects                         | 
----------------------------------------------------------------------------------------------------

--------------------------------------
|          DRC global rules          |
|---------------------------+--------|
|                           | Value  | 
|---------------------------+--------|
| Metric                    | Euclid | 
|---------------------------+--------|
| Manufacturing grid        | 0.0050 | 
|---------------------------+--------|
| Min obstruction space     | true   | 
|---------------------------+--------|
| Min sub-partition space   | false  | 
|---------------------------+--------|
| No M1 routing             | false  | 
|---------------------------+--------|
| Macro ports double cut    | -      | 
|---------------------------+--------|
| Macro ports strict access | false  | 
|---------------------------+--------|
| Max routing layer         | -      | 
|---------------------------+--------|
| Max via stack             | -      | 
--------------------------------------

---------------------------------------------------------------------------------------------------------
|                                     Metal diagonal rules (micro)                                      |
|------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|            | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Spacing    | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min Length | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
---------------------------------------------------------------------------------------------------------

--------------------------------------------------------------------------
|                Metal metal2 fat spacing rules (micro):                 |
|----------+--------+----------+----------+----------+----------+--------|
|          | Length | > 0.3000 | > 0.9000 | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+----------+----------+--------|
| Width    | 0.0700 | 0.0700   | 0.0700   | 0.0700   | 0.0700   | 0.0700 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.0900 | 0.0700 | 0.0900   | 0.0900   | 0.0900   | 0.0900   | 0.0900 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.2700 | 0.0700 | 0.0900   | 0.2700   | 0.2700   | 0.2700   | 0.2700 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.5000 | 0.0700 | 0.0900   | 0.2700   | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.9000 | 0.0700 | 0.0900   | 0.2700   | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 1.5000 | 0.0700 | 0.0900   | 0.2700   | 0.5000   | 0.9000   | 1.5000 | 
--------------------------------------------------------------------------

--------------------------------------------------------------------------
|                Metal metal3 fat spacing rules (micro):                 |
|----------+--------+----------+----------+----------+----------+--------|
|          | Length | > 0.3000 | > 0.9000 | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+----------+----------+--------|
| Width    | 0.0700 | 0.0700   | 0.0700   | 0.0700   | 0.0700   | 0.0700 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.0900 | 0.0700 | 0.0900   | 0.0900   | 0.0900   | 0.0900   | 0.0900 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.2700 | 0.0700 | 0.0900   | 0.2700   | 0.2700   | 0.2700   | 0.2700 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.5000 | 0.0700 | 0.0900   | 0.2700   | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.9000 | 0.0700 | 0.0900   | 0.2700   | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 1.5000 | 0.0700 | 0.0900   | 0.2700   | 0.5000   | 0.9000   | 1.5000 | 
--------------------------------------------------------------------------

---------------------------------------------------------------
|           Metal metal4 fat spacing rules (micro):           |
|----------+--------+----------+----------+----------+--------|
|          | Length | > 0.9000 | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+----------+--------|
| Width    | 0.1400 | 0.1400   | 0.1400   | 0.1400   | 0.1400 | 
|----------+--------+----------+----------+----------+--------|
| > 0.2700 | 0.1400 | 0.2700   | 0.2700   | 0.2700   | 0.2700 | 
|----------+--------+----------+----------+----------+--------|
| > 0.5000 | 0.1400 | 0.2700   | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+----------+--------|
| > 0.9000 | 0.1400 | 0.2700   | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+----------+--------|
| > 1.5000 | 0.1400 | 0.2700   | 0.5000   | 0.9000   | 1.5000 | 
---------------------------------------------------------------

---------------------------------------------------------------
|           Metal metal5 fat spacing rules (micro):           |
|----------+--------+----------+----------+----------+--------|
|          | Length | > 0.9000 | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+----------+--------|
| Width    | 0.1400 | 0.1400   | 0.1400   | 0.1400   | 0.1400 | 
|----------+--------+----------+----------+----------+--------|
| > 0.2700 | 0.1400 | 0.2700   | 0.2700   | 0.2700   | 0.2700 | 
|----------+--------+----------+----------+----------+--------|
| > 0.5000 | 0.1400 | 0.2700   | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+----------+--------|
| > 0.9000 | 0.1400 | 0.2700   | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+----------+--------|
| > 1.5000 | 0.1400 | 0.2700   | 0.5000   | 0.9000   | 1.5000 | 
---------------------------------------------------------------

---------------------------------------------------------------
|           Metal metal6 fat spacing rules (micro):           |
|----------+--------+----------+----------+----------+--------|
|          | Length | > 0.9000 | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+----------+--------|
| Width    | 0.1400 | 0.1400   | 0.1400   | 0.1400   | 0.1400 | 
|----------+--------+----------+----------+----------+--------|
| > 0.2700 | 0.1400 | 0.2700   | 0.2700   | 0.2700   | 0.2700 | 
|----------+--------+----------+----------+----------+--------|
| > 0.5000 | 0.1400 | 0.2700   | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+----------+--------|
| > 0.9000 | 0.1400 | 0.2700   | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+----------+--------|
| > 1.5000 | 0.1400 | 0.2700   | 0.5000   | 0.9000   | 1.5000 | 
---------------------------------------------------------------

----------------------------------------------------
|     Metal metal7 fat spacing rules (micro):      |
|----------+--------+----------+----------+--------|
|          | Length | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+--------|
| Width    | 0.4000 | 0.4000   | 0.4000   | 0.4000 | 
|----------+--------+----------+----------+--------|
| > 0.5000 | 0.4000 | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+--------|
| > 0.9000 | 0.4000 | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+--------|
| > 1.5000 | 0.4000 | 0.5000   | 0.9000   | 1.5000 | 
----------------------------------------------------

----------------------------------------------------
|     Metal metal8 fat spacing rules (micro):      |
|----------+--------+----------+----------+--------|
|          | Length | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+--------|
| Width    | 0.4000 | 0.4000   | 0.4000   | 0.4000 | 
|----------+--------+----------+----------+--------|
| > 0.5000 | 0.4000 | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+--------|
| > 0.9000 | 0.4000 | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+--------|
| > 1.5000 | 0.4000 | 0.5000   | 0.9000   | 1.5000 | 
----------------------------------------------------

-------------------------------------------
| Metal metal9 fat spacing rules (micro): |
|----------+--------+----------+----------|
|          | Length | > 2.7000 | > 4      | 
|----------+--------+----------+----------|
| Width    | 0.8000 | 0.8000   | 0.8000   | 
|----------+--------+----------+----------|
| > 0.9000 | 0.8000 | 0.9000   | 0.9000   | 
|----------+--------+----------+----------|
| > 1.5000 | 0.8000 | 0.9000   | 1.5000   | 
-------------------------------------------

--------------------------------------------
| Metal metal10 fat spacing rules (micro): |
|----------+--------+----------+-----------|
|          | Length | > 2.7000 | > 4       | 
|----------+--------+----------+-----------|
| Width    | 0.8000 | 0.8000   | 0.8000    | 
|----------+--------+----------+-----------|
| > 0.9000 | 0.8000 | 0.9000   | 0.9000    | 
|----------+--------+----------+-----------|
| > 1.5000 | 0.8000 | 0.9000   | 1.5000    | 
--------------------------------------------

------------------------------------------------------------------------------------------------------------------------------------------------
|                                                      Cut below enclosure rules (micro)                                                       |
|-----------+----+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------|
|           |    | metal1-via1 | metal2-via2 | metal3-via3 | metal4-via4 | metal5-via5 | metal6-via6 | metal7-via7 | metal8-via8 | metal9-via9 | 
|-----------+----+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------|
| Type      |    | basic       | basic       | basic       | basic       | basic       | basic       | basic       | basic       | basic       | 
| Width     | >= | -           | -           | -           | -           | -           | -           | -           | -           | -           | 
| Enclosure | >= | 0.0350/0    | 0.0350/0    | 0.0350/0    | 0/0         | 0/0         | 0/0         | 0/0         | 0/0         | 0/0         | 
| Via class |    | all         | all         | all         | all         | all         | all         | all         | all         | all         | 
------------------------------------------------------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                Cut above enclosure rules (micro)                                                                |
|-----------+----+-----------+-------------+-------------+---------------+-------------+-------------+---------------+-------------+---------------+--------------|
|           |    | metal1-CO | metal2-via1 | metal3-via2 | metal4-via3   | metal5-via4 | metal6-via5 | metal7-via6   | metal8-via7 | metal9-via8   | metal10-via9 | 
|-----------+----+-----------+-------------+-------------+---------------+-------------+-------------+---------------+-------------+---------------+--------------|
| Type      |    | basic     | basic       | basic       | basic         | basic       | basic       | basic         | basic       | basic         | basic        | 
| Width     | >= | -         | -           | -           | -             | -           | -           | -             | -           | -             | -            | 
| Enclosure | >= | 0/0       | 0.0350/0    | 0.0350/0    | 0.0350/0.0350 | 0/0         | 0/0         | 0.1300/0.1300 | 0/0         | 0.2000/0.2000 | 0/0          | 
| Via class |    | all       | all         | all         | all           | all         | all         | all           | all         | all           | all          | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Enclosure metric: '' - opposite, 'S' - square, 'C' - combo
--------------------------------------------------
| Default parameters and high-voltage nets count |
|---------------------+--------------------------|
|                     | value                    | 
|---------------------+--------------------------|
| Min default voltage | -                        | 
|---------------------+--------------------------|
| Max default voltage | -                        | 
--------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------
|                                               Antenna rules (OXIDE1):                                               |
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                          | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate/Diff area factor    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1     | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate partial area        | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diff partial area        | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate cumulative area     | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diff cumulative area     | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                          | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Thickness                | 0.1300 | 0.1400 | 0.1400 | 0.2800 | 0.2800 | 0.2800 | 0.8000 | 0.8000 | 2      | 2       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate/Diff side factor    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1     | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate partial side        | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diff partial side        | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate cumulative side     | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diff cumulative side     | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                          | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Cumulative area plus cut | false  | false  | false  | false  | false  | false  | false  | false  | false  | false   | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Area minus diff factor   | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate plus diff factor    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Area diff reduce factor  | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Effective gate area      | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                          | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Floating area            | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Floating spacing         | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                          | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9   |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate/Diff cut factor     | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate partial cut         | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diff partial cut         | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate cumulative cut      | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diff cumulative cut      | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                          | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9   |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Area minus diff factor   | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate plus diff factor    | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Area diff reduce factor  | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Effective gate area      | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
-----------------------------------------------------------------------------------------------------------------------

---------------------------------------------
|        Dfm cut weights (defaults)         |
|--------+-------+--------+--------+--------|
|        | 1-cut | 2-cuts | 3-cuts | 4-cuts | 
|--------+-------+--------+--------+--------|
| single | 1     | 10     | 15     | 30     | 
|--------+-------+--------+--------+--------|
| bar    | 5     | 25     | 40     | 60     | 
|--------+-------+--------+--------+--------|
| large  | 20    | 55     | 90     | 125    | 
---------------------------------------------

info UI54: redirecting output of check_pin_placement -report_clean true to reports/check_pin.rpt
info Check pin constraints
Sdb track: Routing Layer  1 (Horizontal) = start    0, step 1400, number 1820
Sdb track: Routing Layer  2 (Vertical)   = start    0, step 1900, number 1339
Sdb track: Routing Layer  3 (Horizontal) = start    0, step 1400, number 1820
Sdb track: Routing Layer  4 (Vertical)   = start    0, step 2800, number 909
Sdb track: Routing Layer  5 (Horizontal) = start    0, step 2800, number 910
Sdb track: Routing Layer  6 (Vertical)   = start    0, step 2800, number 909
Sdb track: Routing Layer  7 (Horizontal) = start    0, step 8000, number 318
Sdb track: Routing Layer  8 (Vertical)   = start    0, step 8000, number 318
Sdb track: Routing Layer  9 (Horizontal) = start    0, step 16000, number 159
Sdb track: Routing Layer 10 (Vertical)   = start    0, step 16000, number 159
info Checking partition 'DMA' ...
info Constraint definition check completed.
    total infos: 0
    total warnings: 0
    total errors: 0

PASSED: exact location off grid
PASSED: exact location off edge
PASSED: exact location mismatch edge
PASSED: exact location in group
PASSED: exact location mismatch range
PASSED: layers
PASSED: pin layer direction mismatch edge
PASSED: invalid design keepout

Sdb track: Routing Layer  1 (Horizontal) = start    0, step 1400, number 1820
Sdb track: Routing Layer  2 (Vertical)   = start    0, step 1900, number 1339
Sdb track: Routing Layer  3 (Horizontal) = start    0, step 1400, number 1820
Sdb track: Routing Layer  4 (Vertical)   = start    0, step 2800, number 909
Sdb track: Routing Layer  5 (Horizontal) = start    0, step 2800, number 910
Sdb track: Routing Layer  6 (Vertical)   = start    0, step 2800, number 909
Sdb track: Routing Layer  7 (Horizontal) = start    0, step 8000, number 318
Sdb track: Routing Layer  8 (Vertical)   = start    0, step 8000, number 318
Sdb track: Routing Layer  9 (Horizontal) = start    0, step 16000, number 159
Sdb track: Routing Layer 10 (Vertical)   = start    0, step 16000, number 159
info Check pin placement
    Total pins: 54
info Check completed.
    Total violations: 83
PASSED: exact location off grid
PASSED: exact location off edge
PASSED: exact location mismatch edge
PASSED: exact location in group
PASSED: exact location mismatch range
PASSED: layers
PASSED: pin layer direction mismatch edge
PASSED: invalid design keepout
PASSED: on PG net
PASSED: not placed
PASSED: not placed PG
PASSED: not placed multi ports
PASSED: not placed no connection
PASSED: not placed no external connection
PASSED: no edge
PASSED: no driver
PASSED: not connected
PASSED: connected only internally
PASSED: multi port
PASSED: wrong edge
PASSED: mismatch layer
PASSED: exact location not obeyed
PASSED: not in range
PASSED: not ordered
PASSED: wrong pitch
PASSED: in pin group keepout
PASSED: abut fixed/macro pin in pin group keepout
PASSED: in edge keepout
PASSED: abut fixed/macro pin in edge keepout
PASSED: not abutted
PASSED: not abutted no connection
PASSED: not abutted no external connection
PASSED: not abutted other unplaced
PASSED: not abutted multi component
PASSED: not abutted re-entry
PASSED: not abutted macro
PASSED: macro pin not abutted
PASSED: connect multi macro pins
PASSED: incorrect abutment
PASSED: incorrect abutment no connection
PASSED: incorrect abutment no external connection
PASSED: alignment broken
PASSED: width too small
PASSED: area too small
PASSED: ndr width not obeyed
PASSED: ndr layer not obeyed
PASSED: abut fixed/macro pin ndr layer not obeyed
PASSED: height too small
PASSED: off mfg
PASSED: off track
PASSED: abut fixed/macro pin off track
PASSED: layer above max layer
PASSED: multi components
PASSED: re_entry
PASSED: pin no internal leaf pin

-----------------------------------------------------------------------------------------------------------
|                                      Pin Placement Checker Report                                       |
|-----------------------------+-------+---------+---------------------------------------------------------|
| Name                        | Count | Status  | Description                                             | 
|-----------------------------+-------+---------+---------------------------------------------------------|
| outside local bounding box  | 51    | Warning | pin is placed outside of local connection boundary box  | 
|-----------------------------+-------+---------+---------------------------------------------------------|
| outside global bounding box | 32    | Warning | pin is placed outside of global connection boundary box | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed pin placement checker for 0 sec (CPU time: 0 sec; MEM: RSS - 192M, CVMEM - 1687M, PVMEM - 1992M)
info UI54: redirecting output of check_floorplan -check all to reports/check_floorplan.rpt
info CHK10: Checking floorplan...
warning CHK321: Check 'tracks_misalign' will not flag errors, as the top partition has been specified.
warning CHK320: The default value '1' is used for 'multiple' option of 'macro_height_multiple' check. No errors will be flagged.
warning CHK320: The default value '1' is used for 'multiple' option of 'region_width_multiple' check. No errors will be flagged.
warning CHK320: The default value '1' is used for 'multiple' option of 'region_height_multiple' check. No errors will be flagged.
warning CHK320: The default value '0' is used for 'height' option of 'large_std_cell' check. No errors will be flagged.
warning CHK321: Check 'cell_inside_partition' will not flag errors, as the top partition has been specified.
info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
-------------------------------------------------------------------------------------------------------------------------------
|                                                      Floorplan Errors                                                       |
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| Name                                 | Count | Status  | Description                                                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_tracks                            | 0     | Passed  | No preferred direction routing tracks on the layer.                | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| track_step_too_small                 | 0     | Passed  | Step of routing tracks is smaller then via-wire spacing.           | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| track_step_too_big                   | 0     | Passed  | Step of routing tracks is bigger then via-wire spacing.            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| diff_track_step                      | 0     | Passed  | Different step of preferred direction routing tracks.              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| tracks_not_cover_pin                 | 0     | Passed  | Routing tracks do not cover pin.                                   | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| tracks_not_masked                    | 0     | Passed  | Routing tracks shall have mask on masked layer.                    | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| tracks_incorrectly_masked            | 0     | Passed  | Routing tracks masks shall interlace.                              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| tracks_misalign                      | 0     | Passed  | Partition routing tracks do not align with top partition.          | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_macro_pin_access                  | 0     | Passed  | Macro pin doesn't have routing access.                             | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_pin_blocked                    | 0     | Passed  | Macro pin may be blocked by nearby objects.                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_port_access                       | 0     | Passed  | Partition port doesn't have routing access.                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| not_aligned_pin                      | 0     | Passed  | Macro/top pin is not aligned to manufacturing grid.                | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| offgrid_core_access                  | 14    | Warning | Library core pin has only offgird routing access.                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_core_access                       | 0     | Passed  | Library core pin doesn't have routing access.                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_macro_halo                        | 0     | Passed  | Macro is missing a macro halo definition.                          | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_macro_blockage                    | 0     | Passed  | Macro is missing a cell-based blockage.                            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_macro_bloat                       | 0     | Passed  | Macro is missing a bloat definition.                               | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unaligned_power_stripes              | 0     | Passed  | Top-level PG stripe doesn't align with partition PG stripe.        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unabutted_power_stripes              | 0     | Passed  | Block-level PG stripes don't abut to a top-level PG stripe.        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_port_geometry                     | 0     | Passed  | Port doesn't have geometry or not placed.                          | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_leaf_pin_geometry                 | 0     | Passed  | Leaf pin doesn't have geometry or not placed.                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_outside_partition               | 0     | Passed  | Port is placed outside partition.                                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_inside_partition                | 0     | Passed  | Port is placed inside partition.                                   | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_min_area                        | 0     | Passed  | Port has insufficient minimum area.                                | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_short                           | 0     | Passed  | Port has intersection with other one.                              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_spacing                         | 0     | Passed  | Port has insufficient spacing with other one.                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_above_max_layer                 | 0     | Passed  | Port is above of max layer.                                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| region_overlaps                      | 0     | Passed  | Region overlaps other region.                                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| cell_outside_region                  | 0     | Passed  | Cell outside of region with member_hard requirement. Will          | 
|                                      |       |         | cause pin assignment to fail.                                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| cell_inside_region                   | 0     | Passed  | Foreign cell is inside region with non_member_hard requirement.    | 
|                                      |       |         | Will cause pin assignment to fail                                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| region_off_mfg_grid                  | 0     | Passed  | Region is not on manufacturing grid                                | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| region_off_fp_grid                   | 0     | Passed  | Region is not on floorplan grid.                                   | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| excessive_region_blockage            | 0     | Passed  | Placement blockages cover more than 70% of region. Run             | 
|                                      |       |         | report_region_utilization to verify placeability.                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_off_mfg                        | 0     | Passed  | Macro off manufacturing grid.                                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_off_fp_grid                    | 0     | Passed  | Macro is not on floorplan grid.                                    | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_height_multiple                | 0     | Passed  | Macro height is not a multiple of user defined value.              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_channel_check                  | 0     | Passed  | Channels between macros or from macros to partition/region         | 
|                                      |       |         | edges is less than the user defined distance.                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| missing_cell_rows                    | 0     | Passed  | No cell rows are found in the design. Placer will fail             | 
|                                      |       |         | without rows.                                                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| partition_overlap                    | 0     | Passed  | Partition overlaps other partition.                                | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| partition_off_fp_grid                | 0     | Passed  | Partition is not on floorplan grid.                                | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| endcap_alignment                     | 0     | Passed  | Cell is not aligned with the cell row.                             | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| undefined_endcap                     | 1     | Warning | No library cells of type endcap are defined.                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| row_without_endcaps                  | 358   | Warning | Row has no endcap cells at ends.                                   | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| pin_off_track_center                 | 0     | Passed  | Port shape of macro or partition pin, on masked layer, is off      | 
|                                      |       |         | track center.                                                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_pin_mask                          | 0     | Passed  | Port shape does not have a mask on a masked layer.                 | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| narrow_pin_misalignment              | 0     | Passed  | Narrow port shape mask, on masked layer, doesn't match             | 
|                                      |       |         | track mask.                                                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| wide_pin_misalignment                | 0     | Passed  | Wide port shape mask, on masked layer, should be on alternate      | 
|                                      |       |         | mask to reduce routing congestion.                                 | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| short_placement_width                | 0     | Passed  | The width of the placement rectangle is short.                     | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| region_width_multiple                | 0     | Passed  | Region width is not a multiple of user defined value.              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| region_height_multiple               | 0     | Passed  | Region height is not a multiple of user defined value.             | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_halo_overlap                   | 0     | Passed  | Standard cells overlap user defined macro halo.                    | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| row_missing_m1_rail                  | 179   | Warning | Cell row is missing M1 rail.                                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| row_missing_m2_rail                  | 179   | Warning | Cell row is missing M2 rail.                                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| large_std_cell                       | 0     | Passed  | Macro may be marked as standard cell.                              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_overlap                        | 0     | Passed  | Macro overlaps other macro.                                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| partition_off_mfg_grid               | 0     | Passed  | Partition is not on manufacturing grid.                            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| non_abutted_pin_group                | 0     | Passed  | Abutted pins are in non-abutting pin groups.                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_unconnected_internally          | 0     | Passed  | Port is not connected internally.                                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_unconnected_externally          | 0     | Passed  | Port is not connected externally.                                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unmatched_cellrow_sites              | 0     | Passed  | Cell row sites do not match library cell sites. Placer will        | 
|                                      |       |         | fail since row site must match cell site.                          | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| diff_site_cellrow_overlap            | 0     | Passed  | Cell rows with different sites overlap.                            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| same_site_cellrow_overlap            | 0     | Passed  | Cell rows with same sites overlap.                                 | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| odd_row_sites                        | 0     | Passed  | The row does not contain an odd number of sites, or it extends     | 
|                                      |       |         | beyond an adjacent row an odd number of sites. Every row must      | 
|                                      |       |         | have an odd number of sites, and when they extend beyond an        | 
|                                      |       |         | adjacent row, it must be an even number of sites.                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| even_row_sites                       | 179   | Warning | The row does not contain an even number of sites, or it extends    | 
|                                      |       |         | beyond an adjacent row an even number of sites. Every row must     | 
|                                      |       |         | have an even number of sites, and when they extend beyond          | 
|                                      |       |         | an adjacent row, it must be an even number of sites.               | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| odd_row                              | 0     | Passed  | The opposite horizontal core edges which have even number          | 
|                                      |       |         | of rows between each other.                                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| even_row                             | 1     | Warning | The opposite horizontal core edges which have odd number of        | 
|                                      |       |         | rows between each other.                                           | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| cell_outside_partition               | 0     | Passed  | Cell outside of parent partition. Will cause pin assignment        | 
|                                      |       |         | to fail.                                                           | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| cell_inside_partition                | 0     | Passed  | Foreign cell inside of partition. Will cause pin assignment        | 
|                                      |       |         | to fail.                                                           | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| pg_nets                              | 2     | Warning | Defined power and ground nets.                                     | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_pg_nets                           | 0     | Passed  | No power and ground nets defined. Use create_supply_net to         | 
|                                      |       |         | define them.                                                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_lib_vias                          | 0     | Passed  | No library vias found in the design. May not be able to            | 
|                                      |       |         | insert vias.                                                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_lib_via_rule                      | 0     | Passed  | No libary via rules found in the design. May not be able to        | 
|                                      |       |         | insert vias.                                                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unabutted_region_edge                | 0     | Passed  | Floorplan region edge does not abut another floorplan region edge. | 
|                                      |       |         | Abutted pin assignment will fail for pins on this edge.            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| abutted_region_edge                  | 0     | Passed  | Floorplan region edge abuts another floorplan region edge.         | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unabutted_partition_edge             | 0     | Passed  | Partition edge does not abut another partition edge. Abutted pin   | 
|                                      |       |         | assignment will fail for pins on this edge.                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| abutted_partition_edge               | 0     | Passed  | Partition edge abuts another partition edge.                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| region_utilization                   | 0     | Passed  | Region utilization is greater than 95%. Placement will likely      | 
|                                      |       |         | fail. Check for available rows and placement blockages.            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unplaced_pads                        | 0     | Passed  | Unplaced pads will cause the global placer to fail. Place          | 
|                                      |       |         | it or remove it.                                                   | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unconnected_pads                     | 0     | Passed  | Unconnected pads placed in the design.                             | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unabutted_pads                       | 0     | Passed  | Pad does not abut to a signal pad, filler pad, or corner           | 
|                                      |       |         | cell.                                                              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unabutted_corner                     | 0     | Passed  | Corner cell does not abut to a signal pad, filler pad, or          | 
|                                      |       |         | corner cell.                                                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| missing_sequential_cells             | 0     | Passed  | No sequential cells found in the design. This will cause macro     | 
|                                      |       |         | connectivity analysis to fail.                                     | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_pg_domains                        | 0     | Passed  | No power domains defined in the design. Recommend using            | 
|                                      |       |         | create_power_domain to define one.                                 | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_top_pg_domain                     | 0     | Passed  | No PG domain defined for top hierarchy. Recommend using            | 
|                                      |       |         | create_power_domain to define one.                                 | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_domain_cells                      | 0     | Passed  | Cells not assigned to a power domain.                              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_cell_power_net                    | 1     | Warning | Cell is not connected to a power net. Use set_domain_supply_net    | 
|                                      |       |         | to associate a power net with a power domain and all of its        | 
|                                      |       |         | cells. Or use connect_supply_net to directly connect a power pin   | 
|                                      |       |         | to a power net.                                                    | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_cell_ground_net                   | 1     | Warning | Cell is not connected to a ground net. Use set_domain_supply_net   | 
|                                      |       |         | to associate a ground net with a power domain and all of           | 
|                                      |       |         | its cells. Or use connect_supply_net to directly connect a         | 
|                                      |       |         | ground pin to a ground net.                                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_primary_power_net                 | 0     | Passed  | No primary power net is associated to primary PG domain.           | 
|                                      |       |         | Use set_domain_supply_net to associate one.                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_primary_ground_net                | 0     | Passed  | No primary ground net is associated to primary PG domain. Use      | 
|                                      |       |         | set_domain_supply_net to associate one.                            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| core_area_outside_partition_boundary | 0     | Passed  | Core area protrudes outside partition boundary.                    | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| row_orient_vs_pg_rails               | 0     | Passed  | The row orientation does not match the PG rails.                   | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| object_off_floorplan_grid            | 0     | Passed  | Objects are off floorplan grid.                                    | 
-------------------------------------------------------------------------------------------------------------------------------

info UI33: performed floorplan checks for 0 sec (CPU time: 0 sec; MEM: RSS - 193M, CVMEM - 1687M, PVMEM - 1992M)
Nitro-SoC> start
Nitro-SoC> zoom_to -target area -xl_area -194082a -yb_area -63203a -xr_area 2044725a -yt_area 2178725a
Nitro-SoC> zoom_to -target area -xl_area -247584a -yb_area -12001a -xr_area 1543460a -yt_area 1781540a
Nitro-SoC> zoom_to -target area -xl_area -290385a -yb_area 28960a -xr_area 1142448a -yt_area 1463792a
Nitro-SoC> zoom_to -target area -xl_area -324626a -yb_area 61729a -xr_area 821639a -yt_area 1209594a
Nitro-SoC> zoom_to -target area -xl_area -352019a -yb_area 87944a -xr_area 564992a -yt_area 1006236a
Nitro-SoC> zoom_to -target area -xl_area -370268a -yb_area 108916a -xr_area 363339a -yt_area 843548a
Nitro-SoC> zoom_to -target area -xl_area -384867a -yb_area 125693a -xr_area 202017a -yt_area 713398a
Nitro-SoC> zoom_to -target area -xl_area -396546a -yb_area 139114a -xr_area 72960a -yt_area 609278a
Nitro-SoC> zoom_to -target area -xl_area -384866a -yb_area 125692a -xr_area 202015a -yt_area 713396a
Nitro-SoC> zoom_to -target area -xl_area -370266a -yb_area 108914a -xr_area 363334a -yt_area 843544a
Nitro-SoC> zoom_to -target area -xl_area -352015a -yb_area 87942a -xr_area 564983a -yt_area 1006229a
Nitro-SoC> zoom_to -target area -xl_area -348029a -yb_area 88787a -xr_area 568969a -yt_area 1007074a
Nitro-SoC> zoom_to -target area -xl_area -341921a -yb_area 88787a -xr_area 575077a -yt_area 1007074a
Nitro-SoC> zoom_to -target area -xl_area -333776a -yb_area 88787a -xr_area 583222a -yt_area 1007074a
Nitro-SoC> zoom_to -target area -xl_area -327668a -yb_area 88787a -xr_area 589330a -yt_area 1007074a
Nitro-SoC> zoom_to -target area -xl_area -321560a -yb_area 88787a -xr_area 595438a -yt_area 1007074a
Nitro-SoC> zoom_to -target area -xl_area -309343a -yb_area 88787a -xr_area 607655a -yt_area 1007074a
Nitro-SoC> zoom_to -target area -xl_area -303235a -yb_area 88787a -xr_area 613763a -yt_area 1007074a
Nitro-SoC> zoom_to -target area -xl_area -297126a -yb_area 88787a -xr_area 619872a -yt_area 1007074a
Nitro-SoC> zoom_to -target area -xl_area -291018a -yb_area 88787a -xr_area 625980a -yt_area 1007074a
Nitro-SoC> zoom_to -target area -xl_area -284910a -yb_area 88787a -xr_area 632088a -yt_area 1007074a
Nitro-SoC> zoom_to -target area -xl_area -272693a -yb_area 88787a -xr_area 644305a -yt_area 1007074a
Nitro-SoC> zoom_to -target area -xl_area -266585a -yb_area 88787a -xr_area 650413a -yt_area 1007074a
Nitro-SoC> zoom_to -target area -xl_area -258440a -yb_area 88787a -xr_area 658558a -yt_area 1007074a
Nitro-SoC> zoom_to -target area -xl_area -252332a -yb_area 88787a -xr_area 664666a -yt_area 1007074a
Nitro-SoC> zoom_to -target area -xl_area -240115a -yb_area 88787a -xr_area 676883a -yt_area 1007074a
Nitro-SoC> zoom_to -target area -xl_area -227899a -yb_area 88787a -xr_area 689099a -yt_area 1007074a
Nitro-SoC> zoom_to -target area -xl_area -221790a -yb_area 88787a -xr_area 695208a -yt_area 1007074a
Nitro-SoC> zoom_to -target area -xl_area -215682a -yb_area 88787a -xr_area 701316a -yt_area 1007074a
Nitro-SoC> zoom_to -target area -xl_area -203465a -yb_area 88787a -xr_area 713533a -yt_area 1007074a
Nitro-SoC> zoom_to -target area -xl_area -189212a -yb_area 88787a -xr_area 727786a -yt_area 1007074a
Nitro-SoC> zoom_to -target area -xl_area -183104a -yb_area 88787a -xr_area 733894a -yt_area 1007074a
Nitro-SoC> zoom_to -target area -xl_area -176996a -yb_area 88787a -xr_area 740002a -yt_area 1007074a
Nitro-SoC> zoom_to -target area -xl_area -164779a -yb_area 88787a -xr_area 752219a -yt_area 1007074a
Nitro-SoC> zoom_to -target area -xl_area -152562a -yb_area 88787a -xr_area 764436a -yt_area 1007074a
Nitro-SoC> zoom_to -target area -xl_area -140346a -yb_area 88787a -xr_area 776652a -yt_area 1007074a
Nitro-SoC> zoom_to -target area -xl_area -134237a -yb_area 88787a -xr_area 782761a -yt_area 1007074a
Nitro-SoC> zoom_to -target area -xl_area -128129a -yb_area 88787a -xr_area 788869a -yt_area 1007074a
Nitro-SoC> zoom_to -target area -xl_area -113876a -yb_area 88787a -xr_area 803122a -yt_area 1007074a
Nitro-SoC> zoom_to -target area -xl_area -89443a -yb_area 88787a -xr_area 827555a -yt_area 1007074a
Nitro-SoC> zoom_to -target area -xl_area -83335a -yb_area 88787a -xr_area 833663a -yt_area 1007074a
Nitro-SoC> zoom_to -target area -xl_area -58901a -yb_area 88787a -xr_area 858097a -yt_area 1007074a
Nitro-SoC> zoom_to -target area -xl_area -44648a -yb_area 88787a -xr_area 872350a -yt_area 1007074a
Nitro-SoC> zoom_to -target area -xl_area -20215a -yb_area 88787a -xr_area 896783a -yt_area 1007074a
Nitro-SoC> zoom_to -target area -xl_area -1890a -yb_area 88787a -xr_area 915108a -yt_area 1007074a
Nitro-SoC> zoom_to -target area -xl_area 30688a -yb_area 88787a -xr_area 947686a -yt_area 1007074a
Nitro-SoC> zoom_to -target area -xl_area 42904a -yb_area 88787a -xr_area 959902a -yt_area 1007074a
Nitro-SoC> zoom_to -target area -xl_area 61230a -yb_area 88787a -xr_area 978228a -yt_area 1007074a
Nitro-SoC> zoom_to -target area -xl_area 79555a -yb_area 88787a -xr_area 996553a -yt_area 1007074a
Nitro-SoC> zoom_to -target area -xl_area 112132a -yb_area 88787a -xr_area 1029130a -yt_area 1007074a
Nitro-SoC> zoom_to -target area -xl_area 124349a -yb_area 88787a -xr_area 1041347a -yt_area 1007074a
Nitro-SoC> zoom_to -target area -xl_area 136566a -yb_area 88787a -xr_area 1053564a -yt_area 1007074a
Nitro-SoC> zoom_to -target area -xl_area 142674a -yb_area 88787a -xr_area 1059672a -yt_area 1007074a
Nitro-SoC> zoom_to -target area -xl_area 175252a -yb_area 88787a -xr_area 1092250a -yt_area 1007074a
Nitro-SoC> zoom_to -target area -xl_area 193577a -yb_area 88787a -xr_area 1110575a -yt_area 1007074a
Nitro-SoC> zoom_to -target area -xl_area 205794a -yb_area 88787a -xr_area 1122792a -yt_area 1007074a
Nitro-SoC> zoom_to -target area -xl_area 211902a -yb_area 88787a -xr_area 1128900a -yt_area 1007074a
Nitro-SoC> zoom_to -target area -xl_area 230227a -yb_area 88787a -xr_area 1147225a -yt_area 1007074a
Nitro-SoC> zoom_to -target area -xl_area 236335a -yb_area 88787a -xr_area 1153333a -yt_area 1007074a
Nitro-SoC> zoom_to -target area -xl_area 250588a -yb_area 88787a -xr_area 1167586a -yt_area 1007074a
Nitro-SoC> zoom_to -target area -xl_area 287238a -yb_area 88787a -xr_area 1204236a -yt_area 1007074a
Nitro-SoC> zoom_to -target area -xl_area 305563a -yb_area 88787a -xr_area 1222561a -yt_area 1007074a
Nitro-SoC> zoom_to -target area -xl_area 319816a -yb_area 88787a -xr_area 1236814a -yt_area 1007074a
Nitro-SoC> zoom_to -target area -xl_area 332033a -yb_area 88787a -xr_area 1249031a -yt_area 1007074a
Nitro-SoC> zoom_to -target area -xl_area 344249a -yb_area 88787a -xr_area 1261247a -yt_area 1007074a
Nitro-SoC> zoom_to -target area -xl_area 350358a -yb_area 88787a -xr_area 1267356a -yt_area 1007074a
Nitro-SoC> zoom_to -target area -xl_area 356466a -yb_area 88787a -xr_area 1273464a -yt_area 1007074a
Nitro-SoC> zoom_to -target area -xl_area 368683a -yb_area 88787a -xr_area 1285681a -yt_area 1007074a
Nitro-SoC> zoom_to -target area -xl_area 374791a -yb_area 88787a -xr_area 1291789a -yt_area 1007074a
Nitro-SoC> zoom_to -target area -xl_area 389044a -yb_area 88787a -xr_area 1306042a -yt_area 1007074a
Nitro-SoC> zoom_to -target area -xl_area 413477a -yb_area 88787a -xr_area 1330475a -yt_area 1007074a
Nitro-SoC> zoom_to -target area -xl_area 437910a -yb_area 88787a -xr_area 1354908a -yt_area 1007074a
Nitro-SoC> zoom_to -target area -xl_area 351791a -yb_area -12254a -xr_area 1498037a -yt_area 1135603a
Nitro-SoC> zoom_to -target area -xl_area 244142a -yb_area -138556a -xr_area 1676949a -yt_area 1296264a
Nitro-SoC> zoom_to -target area -xl_area 351790a -yb_area -12253a -xr_area 1498035a -yt_area 1135602a
Nitro-SoC> zoom_to -target area -xl_area 437909a -yb_area 88788a -xr_area 1354905a -yt_area 1007072a
Nitro-SoC> zoom_to -target area -xl_area 451559a -yb_area -81990a -xr_area 1597804a -yt_area 1065864a
Nitro-SoC> zoom_to -target area -xl_area 468621a -yb_area -295462a -xr_area 1901427a -yt_area 1139354a
Nitro-SoC> zoom_to -target area -xl_area 477223a -yb_area -533669a -xr_area 2268230a -yt_area 1259849a
Nitro-SoC> zoom_to -target area -xl_area 470211a -yb_area -299437a -xr_area 1903016a -yt_area 1135376a
Nitro-SoC> zoom_to -target area -xl_area 464601a -yb_area -112052a -xr_area 1610845a -yt_area 1035797a
Nitro-SoC> zoom_to -target area -xl_area 460113a -yb_area 37855a -xr_area 1377108a -yt_area 956134a
Nitro-SoC> zoom_to -target area -xl_area 679679a -yb_area 82445a -xr_area 1413275a -yt_area 817068a
Nitro-SoC> zoom_to -target area -xl_area 855332a -yb_area 118117a -xr_area 1442208a -yt_area 705815a
Nitro-SoC> zoom_to -target area -xl_area 679679a -yb_area 82444a -xr_area 1413274a -yt_area 817066a
Nitro-SoC> zoom_to -target area -xl_area 460113a -yb_area 37853a -xr_area 1377106a -yt_area 956130a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 52178a -xr_area 1375245a -yt_area 970455a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 64395a -xr_area 1375245a -yt_area 982672a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 88828a -xr_area 1375245a -yt_area 1007105a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 137694a -xr_area 1375245a -yt_area 1055971a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 174344a -xr_area 1375245a -yt_area 1092621a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 208957a -xr_area 1375245a -yt_area 1127234a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 282256a -xr_area 1375245a -yt_area 1200533a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 355556a -xr_area 1375245a -yt_area 1273833a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 428855a -xr_area 1375245a -yt_area 1347132a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 477721a -xr_area 1375245a -yt_area 1395998a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 536768a -xr_area 1375245a -yt_area 1455045a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 585634a -xr_area 1375245a -yt_area 1503911a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 756666a -xr_area 1375245a -yt_area 1674943a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 793315a -xr_area 1375245a -yt_area 1711592a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 827929a -xr_area 1375245a -yt_area 1746206a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 876795a -xr_area 1375245a -yt_area 1795072a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 1011177a -xr_area 1375245a -yt_area 1929454a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 1072260a -xr_area 1375245a -yt_area 1990537a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 1096693a -xr_area 1375245a -yt_area 2014970a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 1121126a -xr_area 1375245a -yt_area 2039403a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 1143523a -xr_area 1375245a -yt_area 2061800a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 1155739a -xr_area 1375245a -yt_area 2074016a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 1192389a -xr_area 1375245a -yt_area 2110666a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 1253472a -xr_area 1375245a -yt_area 2171749a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 1290121a -xr_area 1375245a -yt_area 2208398a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 1351204a -xr_area 1375245a -yt_area 2269481a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 1400070a -xr_area 1375245a -yt_area 2318347a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 1459117a -xr_area 1375245a -yt_area 2377394a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 1507983a -xr_area 1375245a -yt_area 2426260a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 1532416a -xr_area 1375245a -yt_area 2450693a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 1581282a -xr_area 1375245a -yt_area 2499559a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 1630149a -xr_area 1375245a -yt_area 2548426a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 1654582a -xr_area 1375245a -yt_area 2572859a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 1666798a -xr_area 1375245a -yt_area 2585075a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 1679015a -xr_area 1375245a -yt_area 2597292a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 1691231a -xr_area 1375245a -yt_area 2609508a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 1703448a -xr_area 1375245a -yt_area 2621725a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 1715664a -xr_area 1375245a -yt_area 2633941a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 1740098a -xr_area 1375245a -yt_area 2658375a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 1764531a -xr_area 1375245a -yt_area 2682808a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 1786928a -xr_area 1375245a -yt_area 2705205a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 1799144a -xr_area 1375245a -yt_area 2717421a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 1811361a -xr_area 1375245a -yt_area 2729638a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 1848010a -xr_area 1375245a -yt_area 2766287a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 1872443a -xr_area 1375245a -yt_area 2790720a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 1884660a -xr_area 1375245a -yt_area 2802937a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 1896876a -xr_area 1375245a -yt_area 2815153a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 1921310a -xr_area 1375245a -yt_area 2839587a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 1933526a -xr_area 1375245a -yt_area 2851803a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 1945743a -xr_area 1375245a -yt_area 2864020a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 1970176a -xr_area 1375245a -yt_area 2888453a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 2006825a -xr_area 1375245a -yt_area 2925102a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 2031258a -xr_area 1375245a -yt_area 2949535a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 2067908a -xr_area 1375245a -yt_area 2986185a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 2092341a -xr_area 1375245a -yt_area 3010618a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 2102522a -xr_area 1375245a -yt_area 3020799a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 2151388a -xr_area 1375245a -yt_area 3069665a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 2163604a -xr_area 1375245a -yt_area 3081881a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 2175821a -xr_area 1375245a -yt_area 3094098a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 2163605a -xr_area 1375245a -yt_area 3081882a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 2102523a -xr_area 1375245a -yt_area 3020800a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 2043476a -xr_area 1375245a -yt_area 2961753a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 1994610a -xr_area 1375245a -yt_area 2912887a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 1957960a -xr_area 1375245a -yt_area 2876237a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 1823578a -xr_area 1375245a -yt_area 2741855a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 1764532a -xr_area 1375245a -yt_area 2682809a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 1691232a -xr_area 1375245a -yt_area 2609509a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 1630150a -xr_area 1375245a -yt_area 2548427a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 1532417a -xr_area 1375245a -yt_area 2450694a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 1495768a -xr_area 1375245a -yt_area 2414045a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 1471334a -xr_area 1375245a -yt_area 2389611a
Nitro-SoC> zoom_to -target area -xl_area 458252a -yb_area 1436721a -xr_area 1375245a -yt_area 2354998a
Nitro-SoC> zoom_to -target area -xl_area 452144a -yb_area 1438756a -xr_area 1369137a -yt_area 2357033a
Nitro-SoC> zoom_to -target area -xl_area 446036a -yb_area 1438756a -xr_area 1363029a -yt_area 2357033a
Nitro-SoC> zoom_to -target area -xl_area 439927a -yb_area 1438756a -xr_area 1356920a -yt_area 2357033a
Nitro-SoC> zoom_to -target area -xl_area 433819a -yb_area 1438756a -xr_area 1350812a -yt_area 2357033a
Nitro-SoC> zoom_to -target area -xl_area 427711a -yb_area 1438756a -xr_area 1344704a -yt_area 2357033a
Nitro-SoC> zoom_to -target area -xl_area 401242a -yb_area 1438756a -xr_area 1318235a -yt_area 2357033a
Nitro-SoC> zoom_to -target area -xl_area 382917a -yb_area 1438756a -xr_area 1299910a -yt_area 2357033a
Nitro-SoC> zoom_to -target area -xl_area 358484a -yb_area 1438756a -xr_area 1275477a -yt_area 2357033a
Nitro-SoC> zoom_to -target area -xl_area 338123a -yb_area 1438756a -xr_area 1255116a -yt_area 2357033a
Nitro-SoC> zoom_to -target area -xl_area 307581a -yb_area 1438756a -xr_area 1224574a -yt_area 2357033a
Nitro-SoC> zoom_to -target area -xl_area 289257a -yb_area 1438756a -xr_area 1206250a -yt_area 2357033a
Nitro-SoC> zoom_to -target area -xl_area 275004a -yb_area 1438756a -xr_area 1191997a -yt_area 2357033a
Nitro-SoC> zoom_to -target area -xl_area 262787a -yb_area 1438756a -xr_area 1179780a -yt_area 2357033a
Nitro-SoC> zoom_to -target area -xl_area 256679a -yb_area 1438756a -xr_area 1173672a -yt_area 2357033a
Nitro-SoC> zoom_to -target area -xl_area 250571a -yb_area 1438756a -xr_area 1167564a -yt_area 2357033a
Nitro-SoC> zoom_to -target area -xl_area 238354a -yb_area 1438756a -xr_area 1155347a -yt_area 2357033a
Nitro-SoC> zoom_to -target area -xl_area 232246a -yb_area 1438756a -xr_area 1149239a -yt_area 2357033a
Nitro-SoC> zoom_to -target area -xl_area 226138a -yb_area 1438756a -xr_area 1143131a -yt_area 2357033a
Nitro-SoC> zoom_to -target area -xl_area 211885a -yb_area 1438756a -xr_area 1128878a -yt_area 2357033a
Nitro-SoC> zoom_to -target area -xl_area 205777a -yb_area 1438756a -xr_area 1122770a -yt_area 2357033a
Nitro-SoC> zoom_to -target area -xl_area 199669a -yb_area 1438756a -xr_area 1116662a -yt_area 2357033a
Nitro-SoC> zoom_to -target area -xl_area 193560a -yb_area 1438756a -xr_area 1110553a -yt_area 2357033a
Nitro-SoC> zoom_to -target area -xl_area 187452a -yb_area 1438756a -xr_area 1104445a -yt_area 2357033a
Nitro-SoC> zoom_to -target area -xl_area 181344a -yb_area 1438756a -xr_area 1098337a -yt_area 2357033a
Nitro-SoC> zoom_to -target area -xl_area 175235a -yb_area 1438756a -xr_area 1092228a -yt_area 2357033a
Nitro-SoC> zoom_to -target area -xl_area 270599a -yb_area 1476423a -xr_area 1004193a -yt_area 2211044a
Nitro-SoC> zoom_to -target area -xl_area 346890a -yb_area 1507208a -xr_area 933765a -yt_area 2094904a
Nitro-SoC> zoom_to -target area -xl_area 270925a -yb_area 1476096a -xr_area 1004518a -yt_area 2210715a
Nitro-SoC> zoom_to -target area -xl_area 176783a -yb_area 1436392a -xr_area 1093773a -yt_area 2354665a
Nitro-SoC> zoom_to -target area -xl_area 59105a -yb_area 1386762a -xr_area 1205342a -yt_area 2534603a
Nitro-SoC> zoom_to -target area -xl_area -87355a -yb_area 1324089a -xr_area 1345440a -yt_area 2758890a
Nitro-SoC> zoom_to -target area -xl_area 59106a -yb_area 1386762a -xr_area 1205341a -yt_area 2534602a
Nitro-SoC> zoom_to -target area -xl_area 176274a -yb_area 1436900a -xr_area 1093262a -yt_area 2355172a
Nitro-SoC> create_pg_rings -nets "VDD" -window false -layers { metal8 metal8 } -widths 4000a -step 8000a -offset { 1400a 1400a 1400a 1400a } -keep_pattern all -bridge_pattern single -ignore_blockages { placement } -measure_from edge -corner_style concentric -insert_vias true -location auto
warning PGR172: Non-prefered direction for layer.   name: metal8.
warning PGR169: Trying to create power ring.   location: (5400 5400)
--------------------------
|     Created wires      |
|-------+--------+-------|
|       | metal8 | Total | 
|-------+--------+-------|
| VDD   | 4      | 4     | 
|-------+--------+-------|
| Total | 4      | 4     | 
--------------------------

info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 219M, CVMEM - 1691M, PVMEM - 1992M)
Nitro-SoC> create_pg_rings -nets "VSS" -window false -layers { metal7 metal7 } -widths 4000a -step 8000a -offset { 9400a 9400a 9400a 9400a } -keep_pattern all -bridge_pattern single -ignore_blockages { placement } -measure_from edge -corner_style concentric -insert_vias true -location auto
warning PGR172: Non-prefered direction for layer.   name: metal7.
warning PGR169: Trying to create power ring.   location: (13400 13400)
--------------------------
|     Created wires      |
|-------+--------+-------|
|       | metal7 | Total | 
|-------+--------+-------|
| VSS   | 4      | 4     | 
|-------+--------+-------|
| Total | 4      | 4     | 
--------------------------

info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 220M, CVMEM - 1691M, PVMEM - 1992M)
Nitro-SoC> zoom_to -target area -xl_area 222364a -yb_area 1501036a -xr_area 955954a -yt_area 2235653a
Nitro-SoC> zoom_to -target area -xl_area 259236a -yb_area 1552345a -xr_area 846107a -yt_area 2140038a
Nitro-SoC> zoom_to -target area -xl_area 222363a -yb_area 1501036a -xr_area 955951a -yt_area 2235651a
Nitro-SoC> zoom_to -target area -xl_area 176272a -yb_area 1436900a -xr_area 1093256a -yt_area 2355168a
Nitro-SoC> zoom_to -target area -xl_area 118659a -yb_area 1356729a -xr_area 1264889a -yt_area 2504564a
Nitro-SoC> create_pg_stripes -partitions "DMA" -nets "VDD" -window false -layer metal8 -widths 4000a -step 8000a -direction vertical -offset { 17400a 17400a } -margin { 1400a 1400a } -measure_from center_line -keep_pattern false -ignore_blockages { placement }
warning PGR151: Spacing for net VDD has been set into 4000a.
--------------------------
|      Merged wires      |
|-------+--------+-------|
|       | metal8 | Total | 
|-------+--------+-------|
| VDD   | 628    | 628   | 
|-------+--------+-------|
| Total | 628    | 628   | 
--------------------------

--------------------------
|     Cleared wires      |
|-------+--------+-------|
|       | metal8 | Total | 
|-------+--------+-------|
| VDD   | 314    | 314   | 
|-------+--------+-------|
| Total | 314    | 314   | 
--------------------------

--------------------------
|     Created wires      |
|-------+--------+-------|
|       | metal8 | Total | 
|-------+--------+-------|
| VDD   | 314    | 314   | 
|-------+--------+-------|
| Total | 314    | 314   | 
--------------------------

PGR_WARN: Checked 314 stripe positions, 0 positions have been fully blocked
info UI33: performed Create PG stripes for 0 sec (CPU time: 0 sec; MEM: RSS - 220M, CVMEM - 1691M, PVMEM - 1992M)
Nitro-SoC> create_pg_stripes -partitions "DMA" -nets "VSS" -window false -layer metal7 -widths 4000a -step 8000a -direction horizontal -offset { 17400a 17400a } -margin { 9400a 9400a } -measure_from center_line -keep_pattern false -ignore_blockages { placement }
warning PGR151: Spacing for net VSS has been set into 4000a.
--------------------------
|      Merged wires      |
|-------+--------+-------|
|       | metal7 | Total | 
|-------+--------+-------|
| VSS   | 634    | 634   | 
|-------+--------+-------|
| Total | 634    | 634   | 
--------------------------

--------------------------
|     Cleared wires      |
|-------+--------+-------|
|       | metal7 | Total | 
|-------+--------+-------|
| VSS   | 317    | 317   | 
|-------+--------+-------|
| Total | 317    | 317   | 
--------------------------

--------------------------
|     Created wires      |
|-------+--------+-------|
|       | metal7 | Total | 
|-------+--------+-------|
| VSS   | 317    | 317   | 
|-------+--------+-------|
| Total | 317    | 317   | 
--------------------------

PGR_WARN: Checked 315 stripe positions, 0 positions have been fully blocked
info UI33: performed Create PG stripes for 0 sec (CPU time: 0 sec; MEM: RSS - 220M, CVMEM - 1691M, PVMEM - 1992M)
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking design...
info CHK10: Checking partition...
info CHK10: Checking cells...
info CHK10: Checking nets...
info CHK10: Checking pins...
info CHK10: Checking placement...
info Found 6856 movable and 0 fixed cells in partition DMA
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CHK10: Checking floorplan...
-------------------------------------------------------------------------------------------
|                                       Pin Errors                                        |
|----------------------+-------+---------+------------------------------------------------|
| Name                 | Count | Status  | Description                                    | 
|----------------------+-------+---------+------------------------------------------------|
| not_connected        | 192   | Warning | Pin is not connected to any net                | 
|----------------------+-------+---------+------------------------------------------------|
| pg_not_connected     | 0     | Passed  | PG core pin is not connected to any supply net | 
|----------------------+-------+---------+------------------------------------------------|
| no_leaf_pin_geometry | 0     | Passed  | Leaf pin doesn't have geometry or not placed.  | 
-------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------
|                                               Floorplan Errors                                                |
|---------------------------+-------+---------+-----------------------------------------------------------------|
| Name                      | Count | Status  | Description                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_tracks                 | 0     | Passed  | No preferred direction routing tracks on the layer.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_small      | 0     | Passed  | Step of routing tracks is smaller then via-wire spacing.        | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_big        | 0     | Passed  | Step of routing tracks is bigger then via-wire spacing.         | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| diff_track_step           | 0     | Passed  | Different step of preferred direction routing tracks.           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_cover_pin      | 0     | Passed  | Routing tracks do not cover pin.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_masked         | 0     | Passed  | Routing tracks shall have mask on masked layer.                 | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_incorrectly_masked | 0     | Passed  | Routing tracks masks shall interlace.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_macro_pin_access       | 0     | Passed  | Macro pin doesn't have routing access.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_pin_blocked         | 0     | Passed  | Macro pin may be blocked by nearby objects.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_access            | 0     | Passed  | Partition port doesn't have routing access.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| not_aligned_pin           | 0     | Passed  | Macro/top pin is not aligned to manufacturing grid.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| offgrid_core_access       | 0     | Passed  | Library core pin has only offgird routing access.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_core_access            | 0     | Passed  | Library core pin doesn't have routing access.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_geometry          | 0     | Passed  | Port doesn't have geometry or not placed.                       | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_outside_partition    | 0     | Passed  | Port is placed outside partition.                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_min_area             | 0     | Passed  | Port has insufficient minimum area.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_short                | 0     | Passed  | Port has intersection with other one.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_spacing              | 0     | Passed  | Port has insufficient spacing with other one.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_above_max_layer      | 0     | Passed  | Port is above of max layer.                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_overlaps           | 0     | Passed  | Region overlaps other region.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_outside_region       | 0     | Passed  | Cell outside of region with member_hard requirement. Will       | 
|                           |       |         | cause pin assignment to fail.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_inside_region        | 0     | Passed  | Foreign cell is inside region with non_member_hard requirement. | 
|                           |       |         | Will cause pin assignment to fail                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_mfg_grid       | 0     | Passed  | Region is not on manufacturing grid                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_fp_grid        | 0     | Passed  | Region is not on floorplan grid.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| excessive_region_blockage | 0     | Passed  | Placement blockages cover more than 70% of region. Run          | 
|                           |       |         | report_region_utilization to verify placeability.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_off_mfg             | 0     | Passed  | Macro off manufacturing grid.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| missing_cell_rows         | 0     | Passed  | No cell rows are found in the design. Placer will fail          | 
|                           |       |         | without rows.                                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_overlap         | 0     | Passed  | Partition overlaps other partition.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_off_fp_grid     | 0     | Passed  | Partition is not on floorplan grid.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| endcap_alignment          | 0     | Passed  | Cell is not aligned with the cell row.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| row_without_endcaps       | 358   | Warning | Row has no endcap cells at ends.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_pin_mask               | 0     | Passed  | Port shape does not have a mask on a masked layer.              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| narrow_pin_misalignment   | 0     | Passed  | Narrow port shape mask, on masked layer, doesn't match          | 
|                           |       |         | track mask.                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| wide_pin_misalignment     | 0     | Passed  | Wide port shape mask, on masked layer, should be on alternate   | 
|                           |       |         | mask to reduce routing congestion.                              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| short_placement_width     | 0     | Passed  | The width of the placement rectangle is short.                  | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| object_off_floorplan_grid | 0     | Passed  | Objects are off floorplan grid.                                 | 
-----------------------------------------------------------------------------------------------------------------

info UI33: performed design checks for 0 sec (CPU time: 0 sec; MEM: RSS - 221M, CVMEM - 1721M, PVMEM - 1992M)
Nitro-SoC> trigger_gui -name main:view_errors
Nitro-SoC> source flow_scripts/3_route.tcl   > LOGs/route3.log 
info UI54: redirecting output of source to LOGs/route3.log
info UI54: redirecting output of 
            report_mcmm_variation 
            if { [llength [get_corners -filter "@setup==true && @enable==true"]] } {
                report_path_group -violators_only -sort wns
                report_slack_histogram -num_critical_bins 50 
            } 
            if { [llength [get_corners -filter "@hold==true && @enable==true"]] } {
                report_path_group -violators_only -sort wns -min
                report_slack_histogram -min  -num_critical_bins 50 
            }
 to reports/route_timing_summary.rpt
Report 'report_mcmm_variation': MCMM Variation
Generated on Thu May 6 06:56:06 2021
  
---------------------------------------------------
| MCMM variability report for design 'DMA' (nano) |
|-------------------------------------------------|
| MODE CORNER WNS TNS #Endpts WHS THS #Endpts     | 
---------------------------------------------------

info UI33: performed report_mcmm_variation for 0 sec (CPU time: 0 sec; MEM: RSS - 360M, CVMEM - 1752M, PVMEM - 1992M)
Report 'report_path_group': Path Group
Generated on Thu May 6 06:56:06 2021
  
-------------------------------------------------------------------------------------------
|                               PATH GROUPS (SETUP) (nano)                                |
|-----------------------------------------------------------------------------------------|
| QOR Weight Margin TNS Range Endpoints Violating Endpoints Violating Endpoints % WNS TNS | 
-------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 360M, CVMEM - 1752M, PVMEM - 1992M)
SLACK HISTOGRAM
---------------
Select : SELECT_NONE

info UI33: performed report_slack_histogram for 0 sec (CPU time: 0 sec; MEM: RSS - 360M, CVMEM - 1752M, PVMEM - 1992M)
Report 'report_path_group': Path Group
Generated on Thu May 6 06:56:06 2021
  
-------------------------------------------------------------------------------------------
|                                PATH GROUPS (HOLD) (nano)                                |
|-----------------------------------------------------------------------------------------|
| QOR Weight Margin TNS Range Endpoints Violating Endpoints Violating Endpoints % WNS TNS | 
-------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 360M, CVMEM - 1752M, PVMEM - 1992M)
SLACK HISTOGRAM
---------------
Select : SELECT_NONE

info UI33: performed report_slack_histogram for 0 sec (CPU time: 0 sec; MEM: RSS - 360M, CVMEM - 1752M, PVMEM - 1992M)
info UI54: redirecting output of 
           if { [llength [get_corners -filter "@setup==true && @enable==true"]] } {
                report_timing -max_paths $num_max_path
           } 
 to reports/route_max_timing_paths.rpt
info UI54: redirecting output of 
           if { [llength [get_corners -filter "@hold==true && @enable==true"]] } {
               report_timing -max_paths $num_max_path -min 
           } 
 to reports/route_min_timing_paths.rpt
info UI54: redirecting output of 
           report_constraint -max_tran -all_violators -verbose
 to reports/route_timing_drc.rpt
info UI54: redirecting output of 
           check_lvs -open_distribution
           check_drc  
           check_placement
           report_region_utilization
 to reports/route_physical.rpt
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking design...
info CHK10: Checking partition...
info CHK10: Checking cells...
info CHK10: Checking nets...
info CHK10: Checking pins...
info CHK10: Checking placement...
info Found 6920 movable and 0 fixed cells in partition DMA
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CHK10: Checking floorplan...
-------------------------------------------------------------------------------------------
|                                       Pin Errors                                        |
|----------------------+-------+---------+------------------------------------------------|
| Name                 | Count | Status  | Description                                    | 
|----------------------+-------+---------+------------------------------------------------|
| not_connected        | 192   | Warning | Pin is not connected to any net                | 
|----------------------+-------+---------+------------------------------------------------|
| pg_not_connected     | 0     | Passed  | PG core pin is not connected to any supply net | 
|----------------------+-------+---------+------------------------------------------------|
| no_leaf_pin_geometry | 0     | Passed  | Leaf pin doesn't have geometry or not placed.  | 
-------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------
|                                               Floorplan Errors                                               |
|---------------------------+-------+--------+-----------------------------------------------------------------|
| Name                      | Count | Status | Description                                                     | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| row_without_endcaps       | 0     | Passed | Row has no endcap cells at ends.                                | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| no_tracks                 | 0     | Passed | No preferred direction routing tracks on the layer.             | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| track_step_too_small      | 0     | Passed | Step of routing tracks is smaller then via-wire spacing.        | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| track_step_too_big        | 0     | Passed | Step of routing tracks is bigger then via-wire spacing.         | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| diff_track_step           | 0     | Passed | Different step of preferred direction routing tracks.           | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| tracks_not_cover_pin      | 0     | Passed | Routing tracks do not cover pin.                                | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| tracks_not_masked         | 0     | Passed | Routing tracks shall have mask on masked layer.                 | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| tracks_incorrectly_masked | 0     | Passed | Routing tracks masks shall interlace.                           | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| no_macro_pin_access       | 0     | Passed | Macro pin doesn't have routing access.                          | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| macro_pin_blocked         | 0     | Passed | Macro pin may be blocked by nearby objects.                     | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| no_port_access            | 0     | Passed | Partition port doesn't have routing access.                     | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| not_aligned_pin           | 0     | Passed | Macro/top pin is not aligned to manufacturing grid.             | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| offgrid_core_access       | 0     | Passed | Library core pin has only offgird routing access.               | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| no_core_access            | 0     | Passed | Library core pin doesn't have routing access.                   | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| no_port_geometry          | 0     | Passed | Port doesn't have geometry or not placed.                       | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| port_outside_partition    | 0     | Passed | Port is placed outside partition.                               | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| port_min_area             | 0     | Passed | Port has insufficient minimum area.                             | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| port_short                | 0     | Passed | Port has intersection with other one.                           | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| port_spacing              | 0     | Passed | Port has insufficient spacing with other one.                   | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| port_above_max_layer      | 0     | Passed | Port is above of max layer.                                     | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| region_overlaps           | 0     | Passed | Region overlaps other region.                                   | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| cell_outside_region       | 0     | Passed | Cell outside of region with member_hard requirement. Will       | 
|                           |       |        | cause pin assignment to fail.                                   | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| cell_inside_region        | 0     | Passed | Foreign cell is inside region with non_member_hard requirement. | 
|                           |       |        | Will cause pin assignment to fail                               | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| region_off_mfg_grid       | 0     | Passed | Region is not on manufacturing grid                             | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| region_off_fp_grid        | 0     | Passed | Region is not on floorplan grid.                                | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| excessive_region_blockage | 0     | Passed | Placement blockages cover more than 70% of region. Run          | 
|                           |       |        | report_region_utilization to verify placeability.               | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| macro_off_mfg             | 0     | Passed | Macro off manufacturing grid.                                   | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| missing_cell_rows         | 0     | Passed | No cell rows are found in the design. Placer will fail          | 
|                           |       |        | without rows.                                                   | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| partition_overlap         | 0     | Passed | Partition overlaps other partition.                             | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| partition_off_fp_grid     | 0     | Passed | Partition is not on floorplan grid.                             | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| endcap_alignment          | 0     | Passed | Cell is not aligned with the cell row.                          | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| no_pin_mask               | 0     | Passed | Port shape does not have a mask on a masked layer.              | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| narrow_pin_misalignment   | 0     | Passed | Narrow port shape mask, on masked layer, doesn't match          | 
|                           |       |        | track mask.                                                     | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| wide_pin_misalignment     | 0     | Passed | Wide port shape mask, on masked layer, should be on alternate   | 
|                           |       |        | mask to reduce routing congestion.                              | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| short_placement_width     | 0     | Passed | The width of the placement rectangle is short.                  | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| object_off_floorplan_grid | 0     | Passed | Objects are off floorplan grid.                                 | 
----------------------------------------------------------------------------------------------------------------

info UI33: performed design checks for 0 sec (CPU time: 0 sec; MEM: RSS - 362M, CVMEM - 1752M, PVMEM - 1992M)
Nitro-SoC> trigger_gui -name main:view_errors
Nitro-SoC> write_verilog -file netlist.v
info UI36: Writing Verilog file 'netlist.v'.
info UI33: performed verilog write for 0 sec (CPU time: 0 sec; MEM: RSS - 363M, CVMEM - 1752M, PVMEM - 1992M)
