#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Dec  8 15:39:42 2023
# Process ID: 10592
# Current directory: F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/RTL_Autonomous_Car_Basys3/RTL_Autonomous_Car_Basys3.runs/synth_1
# Command line: vivado.exe -log Autonomous_Car_Top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Autonomous_Car_Top.tcl
# Log file: F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/RTL_Autonomous_Car_Basys3/RTL_Autonomous_Car_Basys3.runs/synth_1/Autonomous_Car_Top.vds
# Journal file: F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/RTL_Autonomous_Car_Basys3/RTL_Autonomous_Car_Basys3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Autonomous_Car_Top.tcl -notrace
Command: synth_design -top Autonomous_Car_Top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2152 
WARNING: [Synth 8-2611] redeclaration of ansi port duty_reg_L is not allowed [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/RTL_Autonomous_Car_Basys3/RTL_Autonomous_Car_Basys3.srcs/sources_1/new/Autonomous_Car_Top.v:470]
WARNING: [Synth 8-2611] redeclaration of ansi port duty_reg_R is not allowed [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/RTL_Autonomous_Car_Basys3/RTL_Autonomous_Car_Basys3.srcs/sources_1/new/Autonomous_Car_Top.v:470]
WARNING: [Synth 8-976] duty_reg_L has already been declared [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/RTL_Autonomous_Car_Basys3/RTL_Autonomous_Car_Basys3.srcs/sources_1/new/Autonomous_Car_Top.v:470]
WARNING: [Synth 8-2654] second declaration of duty_reg_L ignored [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/RTL_Autonomous_Car_Basys3/RTL_Autonomous_Car_Basys3.srcs/sources_1/new/Autonomous_Car_Top.v:470]
INFO: [Synth 8-994] duty_reg_L is declared here [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/RTL_Autonomous_Car_Basys3/RTL_Autonomous_Car_Basys3.srcs/sources_1/new/Autonomous_Car_Top.v:456]
INFO: [Synth 8-994] duty_reg_R is declared here [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/RTL_Autonomous_Car_Basys3/RTL_Autonomous_Car_Basys3.srcs/sources_1/new/Autonomous_Car_Top.v:456]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1008.523 ; gain = 239.133
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Autonomous_Car_Top' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/RTL_Autonomous_Car_Basys3/RTL_Autonomous_Car_Basys3.srcs/sources_1/new/Autonomous_Car_Top.v:23]
INFO: [Synth 8-6157] synthesizing module 'PWM_1000' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/imports/cora_z7/cora_z7_07s_exam/cora_z7_07s_exam.srcs/sources_1/new/PWM_100x.v:94]
	Parameter sys_clk_freq bound to: 100000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clock_usec' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/imports/cora_z7/cora_z7_07s_exam/cora_z7_07s_exam.srcs/sources_1/new/Clock_Library_.v:53]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_n' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/imports/cora_z7/cora_z7_07s_exam/cora_z7_07s_exam.srcs/sources_1/new/exam02_sequential_logic.v:282]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_n' (1#1) [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/imports/cora_z7/cora_z7_07s_exam/cora_z7_07s_exam.srcs/sources_1/new/exam02_sequential_logic.v:282]
WARNING: [Synth 8-7023] instance 'edg' of module 'edge_detector_n' has 5 connections declared, but only 4 given [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/imports/cora_z7/cora_z7_07s_exam/cora_z7_07s_exam.srcs/sources_1/new/Clock_Library_.v:71]
INFO: [Synth 8-6155] done synthesizing module 'clock_usec' (2#1) [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/imports/cora_z7/cora_z7_07s_exam/cora_z7_07s_exam.srcs/sources_1/new/Clock_Library_.v:53]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_p' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/imports/cora_z7/cora_z7_07s_exam/cora_z7_07s_exam.srcs/sources_1/new/exam02_sequential_logic.v:306]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_p' (3#1) [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/imports/cora_z7/cora_z7_07s_exam/cora_z7_07s_exam.srcs/sources_1/new/exam02_sequential_logic.v:306]
WARNING: [Synth 8-7023] instance 'edg' of module 'edge_detector_p' has 5 connections declared, but only 4 given [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/imports/cora_z7/cora_z7_07s_exam/cora_z7_07s_exam.srcs/sources_1/new/PWM_100x.v:144]
WARNING: [Synth 8-3848] Net rst in module/entity PWM_1000 does not have driver. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/imports/cora_z7/cora_z7_07s_exam/cora_z7_07s_exam.srcs/sources_1/new/PWM_100x.v:106]
INFO: [Synth 8-6155] done synthesizing module 'PWM_1000' (4#1) [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/imports/cora_z7/cora_z7_07s_exam/cora_z7_07s_exam.srcs/sources_1/new/PWM_100x.v:94]
INFO: [Synth 8-6157] synthesizing module 'UltraSonic_Car' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/imports/cora_z7/cora_z7_07s_exam/cora_z7_07s_exam.srcs/sources_1/new/UltraSonic_Profsr.v:23]
	Parameter S_IDLE bound to: 4'b0001 
	Parameter S_TRIG bound to: 4'b0010 
	Parameter S_WAIT_PEDGE bound to: 4'b0100 
	Parameter S_WAIT_NEDGE bound to: 4'b1000 
WARNING: [Synth 8-6014] Unused sequential element index_reg was removed.  [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/imports/cora_z7/cora_z7_07s_exam/cora_z7_07s_exam.srcs/sources_1/new/UltraSonic_Profsr.v:82]
WARNING: [Synth 8-5788] Register temp_value_reg[0] in module UltraSonic_Car is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/imports/cora_z7/cora_z7_07s_exam/cora_z7_07s_exam.srcs/sources_1/new/UltraSonic_Profsr.v:123]
INFO: [Synth 8-6155] done synthesizing module 'UltraSonic_Car' (5#1) [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/imports/cora_z7/cora_z7_07s_exam/cora_z7_07s_exam.srcs/sources_1/new/UltraSonic_Profsr.v:23]
WARNING: [Synth 8-7023] instance 'ultra_car_L' of module 'UltraSonic_Car' has 6 connections declared, but only 5 given [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/RTL_Autonomous_Car_Basys3/RTL_Autonomous_Car_Basys3.srcs/sources_1/new/Autonomous_Car_Top.v:59]
WARNING: [Synth 8-7023] instance 'ultra_car_M' of module 'UltraSonic_Car' has 6 connections declared, but only 5 given [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/RTL_Autonomous_Car_Basys3/RTL_Autonomous_Car_Basys3.srcs/sources_1/new/Autonomous_Car_Top.v:60]
WARNING: [Synth 8-7023] instance 'ultra_car_R' of module 'UltraSonic_Car' has 6 connections declared, but only 5 given [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/RTL_Autonomous_Car_Basys3/RTL_Autonomous_Car_Basys3.srcs/sources_1/new/Autonomous_Car_Top.v:61]
INFO: [Synth 8-6157] synthesizing module 'bin_to_dec' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/imports/cora_z7/cora_z7_07s_exam/cora_z7_07s_exam.srcs/sources_1/new/exam01_combinational_Logic.v:491]
INFO: [Synth 8-6155] done synthesizing module 'bin_to_dec' (6#1) [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/imports/cora_z7/cora_z7_07s_exam/cora_z7_07s_exam.srcs/sources_1/new/exam01_combinational_Logic.v:491]
INFO: [Synth 8-6157] synthesizing module 'FND_4digit_cntr' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/imports/cora_z7/cora_z7_07s_exam/cora_z7_07s_exam.srcs/sources_1/new/FND_4digit_cntr.v:23]
INFO: [Synth 8-6157] synthesizing module 'ring_count_fnd' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/imports/cora_z7/cora_z7_07s_exam/cora_z7_07s_exam.srcs/sources_1/new/exam02_sequential_logic.v:238]
INFO: [Synth 8-6155] done synthesizing module 'ring_count_fnd' (7#1) [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/imports/cora_z7/cora_z7_07s_exam/cora_z7_07s_exam.srcs/sources_1/new/exam02_sequential_logic.v:238]
INFO: [Synth 8-6157] synthesizing module 'decoder_7seg' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/imports/cora_z7/cora_z7_07s_exam/cora_z7_07s_exam.srcs/sources_1/new/exam01_combinational_Logic.v:335]
INFO: [Synth 8-6155] done synthesizing module 'decoder_7seg' (8#1) [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/imports/cora_z7/cora_z7_07s_exam/cora_z7_07s_exam.srcs/sources_1/new/exam01_combinational_Logic.v:335]
INFO: [Synth 8-155] case statement is not full and has no default [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/imports/cora_z7/cora_z7_07s_exam/cora_z7_07s_exam.srcs/sources_1/new/FND_4digit_cntr.v:42]
INFO: [Synth 8-6155] done synthesizing module 'FND_4digit_cntr' (9#1) [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/imports/cora_z7/cora_z7_07s_exam/cora_z7_07s_exam.srcs/sources_1/new/FND_4digit_cntr.v:23]
WARNING: [Synth 8-7023] instance 'fnd_cntr' of module 'FND_4digit_cntr' has 6 connections declared, but only 5 given [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/RTL_Autonomous_Car_Basys3/RTL_Autonomous_Car_Basys3.srcs/sources_1/new/Autonomous_Car_Top.v:70]
INFO: [Synth 8-6157] synthesizing module 'DriveControl' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/RTL_Autonomous_Car_Basys3/RTL_Autonomous_Car_Basys3.srcs/sources_1/new/Autonomous_Car_Top.v:292]
INFO: [Synth 8-6157] synthesizing module 'bluetooth_rx' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/RTL_Autonomous_Car_Basys3/RTL_Autonomous_Car_Basys3.srcs/sources_1/imports/new/fan_bluetooth_top.v:23]
	Parameter BAUDRATE bound to: 15'b010100010110001 
WARNING: [Synth 8-5788] Register num_reg in module bluetooth_rx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/RTL_Autonomous_Car_Basys3/RTL_Autonomous_Car_Basys3.srcs/sources_1/imports/new/fan_bluetooth_top.v:94]
INFO: [Synth 8-6155] done synthesizing module 'bluetooth_rx' (10#1) [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/RTL_Autonomous_Car_Basys3/RTL_Autonomous_Car_Basys3.srcs/sources_1/imports/new/fan_bluetooth_top.v:23]
WARNING: [Synth 8-689] width (7) of port connection 'dx_data' does not match port width (8) of module 'bluetooth_rx' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/RTL_Autonomous_Car_Basys3/RTL_Autonomous_Car_Basys3.srcs/sources_1/new/Autonomous_Car_Top.v:307]
WARNING: [Synth 8-7023] instance 'edg' of module 'edge_detector_n' has 5 connections declared, but only 4 given [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/RTL_Autonomous_Car_Basys3/RTL_Autonomous_Car_Basys3.srcs/sources_1/new/Autonomous_Car_Top.v:311]
INFO: [Synth 8-6155] done synthesizing module 'DriveControl' (11#1) [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/RTL_Autonomous_Car_Basys3/RTL_Autonomous_Car_Basys3.srcs/sources_1/new/Autonomous_Car_Top.v:292]
WARNING: [Synth 8-689] width (11) of port connection 'duty' does not match port width (10) of module 'PWM_1000' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/RTL_Autonomous_Car_Basys3/RTL_Autonomous_Car_Basys3.srcs/sources_1/new/Autonomous_Car_Top.v:273]
WARNING: [Synth 8-689] width (11) of port connection 'duty' does not match port width (10) of module 'PWM_1000' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/RTL_Autonomous_Car_Basys3/RTL_Autonomous_Car_Basys3.srcs/sources_1/new/Autonomous_Car_Top.v:274]
INFO: [Synth 8-6157] synthesizing module 'adc_ch6_top' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/RTL_Autonomous_Car_Basys3/RTL_Autonomous_Car_Basys3.srcs/sources_1/new/Autonomous_Car_Top.v:542]
INFO: [Synth 8-6157] synthesizing module 'xadc_wiz_0' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/RTL_Autonomous_Car_Basys3/RTL_Autonomous_Car_Basys3.runs/synth_1/.Xil/Vivado-10592-DESKTOP-CPLDPO1/realtime/xadc_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wiz_0' (12#1) [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/RTL_Autonomous_Car_Basys3/RTL_Autonomous_Car_Basys3.runs/synth_1/.Xil/Vivado-10592-DESKTOP-CPLDPO1/realtime/xadc_wiz_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'adc_ch6' of module 'xadc_wiz_0' has 17 connections declared, but only 9 given [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/RTL_Autonomous_Car_Basys3/RTL_Autonomous_Car_Basys3.srcs/sources_1/new/Autonomous_Car_Top.v:555]
WARNING: [Synth 8-7023] instance 'edg_eoc' of module 'edge_detector_n' has 5 connections declared, but only 4 given [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/RTL_Autonomous_Car_Basys3/RTL_Autonomous_Car_Basys3.srcs/sources_1/new/Autonomous_Car_Top.v:577]
INFO: [Synth 8-6155] done synthesizing module 'adc_ch6_top' (13#1) [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/RTL_Autonomous_Car_Basys3/RTL_Autonomous_Car_Basys3.srcs/sources_1/new/Autonomous_Car_Top.v:542]
WARNING: [Synth 8-3848] Net test_led in module/entity Autonomous_Car_Top does not have driver. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/RTL_Autonomous_Car_Basys3/RTL_Autonomous_Car_Basys3.srcs/sources_1/new/Autonomous_Car_Top.v:37]
INFO: [Synth 8-6155] done synthesizing module 'Autonomous_Car_Top' (14#1) [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/RTL_Autonomous_Car_Basys3/RTL_Autonomous_Car_Basys3.srcs/sources_1/new/Autonomous_Car_Top.v:23]
WARNING: [Synth 8-3331] design FND_4digit_cntr has unconnected port rst
WARNING: [Synth 8-3331] design FND_4digit_cntr has unconnected port lap
WARNING: [Synth 8-3331] design Autonomous_Car_Top has unconnected port test_led[6]
WARNING: [Synth 8-3331] design Autonomous_Car_Top has unconnected port test_led[5]
WARNING: [Synth 8-3331] design Autonomous_Car_Top has unconnected port test_led[4]
WARNING: [Synth 8-3331] design Autonomous_Car_Top has unconnected port test_led[3]
WARNING: [Synth 8-3331] design Autonomous_Car_Top has unconnected port test_led[2]
WARNING: [Synth 8-3331] design Autonomous_Car_Top has unconnected port test_led[1]
WARNING: [Synth 8-3331] design Autonomous_Car_Top has unconnected port test_led[0]
WARNING: [Synth 8-3331] design Autonomous_Car_Top has unconnected port switch[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1063.180 ; gain = 293.789
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1063.180 ; gain = 293.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1063.180 ; gain = 293.789
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1063.180 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/RTL_Autonomous_Car_Basys3/RTL_Autonomous_Car_Basys3.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'adc_cntr/adc_ch6'
Finished Parsing XDC File [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/RTL_Autonomous_Car_Basys3/RTL_Autonomous_Car_Basys3.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'adc_cntr/adc_ch6'
Parsing XDC File [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'blue_0'. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'LED_bar_0[0]'. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'LED_bar_0[1]'. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'LED_bar_0[2]'. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'LED_bar_0[3]'. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:45]
Finished Parsing XDC File [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Autonomous_Car_Top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Autonomous_Car_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Autonomous_Car_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1182.414 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1182.414 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1182.414 ; gain = 413.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1182.414 ; gain = 413.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for adc_cntr/adc_ch6. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1182.414 ; gain = 413.023
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'start_reg' into 'rx_on_reg' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/RTL_Autonomous_Car_Basys3/RTL_Autonomous_Car_Basys3.srcs/sources_1/imports/new/fan_bluetooth_top.v:73]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1182.414 ; gain = 413.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 7     
	   2 Input      4 Bit       Adders := 76    
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 7     
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 6     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 7     
	                6 Bit    Registers := 6     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 56    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 6     
	   4 Input     10 Bit        Muxes := 2     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 6     
	   5 Input      8 Bit        Muxes := 6     
	  11 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 68    
	   5 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 75    
	   5 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Autonomous_Car_Top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module edge_detector_n 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module clock_usec 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module edge_detector_p 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module PWM_1000 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module UltraSonic_Car 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 3     
Module bin_to_dec 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 25    
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 18    
Module ring_count_fnd 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module FND_4digit_cntr 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module bluetooth_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 2     
	  11 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module DriveControl 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 49    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module adc_ch6_top 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design FND_4digit_cntr has unconnected port rst
WARNING: [Synth 8-3331] design FND_4digit_cntr has unconnected port lap
WARNING: [Synth 8-3331] design Autonomous_Car_Top has unconnected port test_led[6]
WARNING: [Synth 8-3331] design Autonomous_Car_Top has unconnected port test_led[5]
WARNING: [Synth 8-3331] design Autonomous_Car_Top has unconnected port test_led[4]
WARNING: [Synth 8-3331] design Autonomous_Car_Top has unconnected port test_led[3]
WARNING: [Synth 8-3331] design Autonomous_Car_Top has unconnected port test_led[2]
WARNING: [Synth 8-3331] design Autonomous_Car_Top has unconnected port test_led[1]
WARNING: [Synth 8-3331] design Autonomous_Car_Top has unconnected port test_led[0]
WARNING: [Synth 8-3331] design Autonomous_Car_Top has unconnected port switch[3]
INFO: [Synth 8-3886] merging instance 'UltraSonic_Car:/next_state_reg[5]' (FDCE) to 'UltraSonic_Car:/next_state_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UltraSonic_Car:/\next_state_reg[4] )
INFO: [Synth 8-3886] merging instance 'adc_cntr/duty_low_reg[0]' (FDCE) to 'adc_cntr/duty_low_reg[1]'
INFO: [Synth 8-3886] merging instance 'adc_cntr/duty_low_reg[1]' (FDCE) to 'adc_cntr/duty_low_reg[2]'
INFO: [Synth 8-3886] merging instance 'adc_cntr/duty_low_reg[2]' (FDCE) to 'adc_cntr/duty_low_reg[5]'
INFO: [Synth 8-3886] merging instance 'adc_cntr/duty_low_reg[3]' (FDCE) to 'adc_cntr/duty_low_reg[4]'
INFO: [Synth 8-3886] merging instance 'adc_cntr/duty_low_reg[10]' (FDCE) to 'adc_cntr/duty_low_reg[4]'
INFO: [Synth 8-3886] merging instance 'adc_cntr/duty_high_reg[10]' (FDCE) to 'adc_cntr/duty_low_reg[4]'
INFO: [Synth 8-3886] merging instance 'adc_cntr/duty_low_reg[4]' (FDCE) to 'adc_cntr/duty_high_reg[4]'
INFO: [Synth 8-3886] merging instance 'adc_cntr/duty_low_reg[5]' (FDCE) to 'adc_cntr/duty_low_reg[6]'
INFO: [Synth 8-3886] merging instance 'adc_cntr/duty_low_reg[6]' (FDCE) to 'adc_cntr/duty_low_reg[7]'
INFO: [Synth 8-3886] merging instance 'adc_cntr/duty_low_reg[7]' (FDCE) to 'adc_cntr/duty_low_reg[8]'
INFO: [Synth 8-3886] merging instance 'adc_cntr/duty_low_reg[8]' (FDCE) to 'adc_cntr/duty_low_reg[9]'
INFO: [Synth 8-3886] merging instance 'adc_cntr/duty_high_reg[0]' (FDCE) to 'adc_cntr/duty_high_reg[9]'
INFO: [Synth 8-3886] merging instance 'adc_cntr/duty_high_reg[1]' (FDCE) to 'adc_cntr/duty_high_reg[9]'
INFO: [Synth 8-3886] merging instance 'adc_cntr/duty_high_reg[2]' (FDCE) to 'adc_cntr/duty_high_reg[9]'
INFO: [Synth 8-3886] merging instance 'adc_cntr/duty_high_reg[3]' (FDCE) to 'adc_cntr/duty_high_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (adc_cntr/\duty_high_reg[4] )
INFO: [Synth 8-3886] merging instance 'adc_cntr/duty_high_reg[5]' (FDCE) to 'adc_cntr/duty_high_reg[9]'
INFO: [Synth 8-3886] merging instance 'adc_cntr/duty_high_reg[6]' (FDCE) to 'adc_cntr/duty_high_reg[9]'
INFO: [Synth 8-3886] merging instance 'adc_cntr/duty_high_reg[7]' (FDCE) to 'adc_cntr/duty_high_reg[9]'
INFO: [Synth 8-3886] merging instance 'adc_cntr/duty_high_reg[8]' (FDCE) to 'adc_cntr/duty_high_reg[9]'
INFO: [Synth 8-3886] merging instance 'drive_mode_cntr/duty_reg_R_reg[0]' (FDCE) to 'drive_mode_cntr/duty_reg_L_reg[0]'
INFO: [Synth 8-3886] merging instance 'drive_mode_cntr/duty_reg_R_reg[1]' (FDCE) to 'drive_mode_cntr/duty_reg_R_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drive_mode_cntr/\duty_reg_L_reg[0] )
INFO: [Synth 8-3886] merging instance 'drive_mode_cntr/duty_reg_L_reg[1]' (FDCE) to 'drive_mode_cntr/duty_reg_L_reg[3]'
INFO: [Synth 8-3886] merging instance 'UltraSonic_Car:/state_reg[5]' (FDC_1) to 'UltraSonic_Car:/state_reg[4]'
INFO: [Synth 8-3886] merging instance 'UltraSonic_Car:/LED_bar_reg[4]' (FDCE) to 'UltraSonic_Car:/LED_bar_reg[5]'
INFO: [Synth 8-3886] merging instance 'UltraSonic_Car:/LED_bar_reg[5]' (FDCE) to 'UltraSonic_Car:/LED_bar_reg[6]'
INFO: [Synth 8-3886] merging instance 'UltraSonic_Car:/LED_bar_reg[6]' (FDCE) to 'UltraSonic_Car:/LED_bar_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UltraSonic_Car:/\LED_bar_reg[7] )
INFO: [Synth 8-3886] merging instance 'UltraSonic_Car:/distance_cm_reg[12]' (FDC) to 'UltraSonic_Car:/distance_cm_reg[15]'
INFO: [Synth 8-3886] merging instance 'UltraSonic_Car:/distance_cm_reg[13]' (FDC) to 'UltraSonic_Car:/distance_cm_reg[15]'
INFO: [Synth 8-3886] merging instance 'UltraSonic_Car:/distance_cm_reg[14]' (FDC) to 'UltraSonic_Car:/distance_cm_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UltraSonic_Car:/\distance_cm_reg[15] )
INFO: [Synth 8-3886] merging instance 'pwm_light_low/pwm_temp_reg[13]' (FD) to 'pwm_light_low/pwm_temp_reg[14]'
INFO: [Synth 8-3886] merging instance 'pwm_light_low/pwm_temp_reg[14]' (FD) to 'pwm_light_low/pwm_temp_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pwm_light_low/\pwm_temp_reg[15] )
INFO: [Synth 8-3886] merging instance 'pwm_light_high/pwm_temp_reg[13]' (FD) to 'pwm_light_high/pwm_temp_reg[14]'
INFO: [Synth 8-3886] merging instance 'pwm_light_high/pwm_temp_reg[14]' (FD) to 'pwm_light_high/pwm_temp_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pwm_light_high/\pwm_temp_reg[15] )
INFO: [Synth 8-3886] merging instance 'pwm_right/pwm_temp_reg[12]' (FD) to 'pwm_right/pwm_temp_reg[13]'
INFO: [Synth 8-3886] merging instance 'pwm_right/pwm_temp_reg[13]' (FD) to 'pwm_right/pwm_temp_reg[14]'
INFO: [Synth 8-3886] merging instance 'pwm_right/pwm_temp_reg[14]' (FD) to 'pwm_right/pwm_temp_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pwm_right/\pwm_temp_reg[15] )
INFO: [Synth 8-3886] merging instance 'pwm_left/pwm_temp_reg[12]' (FD) to 'pwm_left/pwm_temp_reg[13]'
INFO: [Synth 8-3886] merging instance 'pwm_left/pwm_temp_reg[13]' (FD) to 'pwm_left/pwm_temp_reg[14]'
INFO: [Synth 8-3886] merging instance 'pwm_left/pwm_temp_reg[14]' (FD) to 'pwm_left/pwm_temp_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pwm_left/\pwm_temp_reg[15] )
INFO: [Synth 8-3886] merging instance 'drive_mode_cntr/duty_reg_R_reg[2]' (FDCE) to 'drive_mode_cntr/duty_reg_L_reg[2]'
INFO: [Synth 8-3886] merging instance 'drive_mode_cntr/duty_reg_R_reg[3]' (FDCE) to 'drive_mode_cntr/duty_reg_L_reg[3]'
INFO: [Synth 8-3886] merging instance 'drive_mode_cntr/duty_reg_R_reg[4]' (FDCE) to 'drive_mode_cntr/duty_reg_L_reg[4]'
INFO: [Synth 8-3886] merging instance 'pwm_light_low/pwm_temp_reg[3]' (FD) to 'pwm_light_low/pwm_temp_reg[4]'
INFO: [Synth 8-3886] merging instance 'pwm_light_low/pwm_temp_reg[4]' (FD) to 'pwm_light_low/pwm_temp_reg[5]'
INFO: [Synth 8-3886] merging instance 'pwm_light_low/pwm_temp_reg[5]' (FD) to 'pwm_light_low/pwm_temp_reg[9]'
INFO: [Synth 8-3886] merging instance 'pwm_light_low/pwm_temp_reg[6]' (FD) to 'pwm_light_low/pwm_temp_reg[7]'
INFO: [Synth 8-3886] merging instance 'pwm_light_low/pwm_temp_reg[8]' (FD) to 'pwm_light_low/pwm_temp_reg[11]'
INFO: [Synth 8-3886] merging instance 'pwm_light_low/pwm_temp_reg[9]' (FD) to 'pwm_light_low/pwm_temp_reg[10]'
INFO: [Synth 8-3886] merging instance 'pwm_light_low/pwm_temp_reg[10]' (FD) to 'pwm_light_low/pwm_temp_reg[12]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pwm_light_low/\pwm_temp_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pwm_light_low/\pwm_temp_reg[12] )
INFO: [Synth 8-3886] merging instance 'pwm_light_high/pwm_temp_reg[3]' (FD) to 'pwm_light_high/pwm_temp_reg[4]'
INFO: [Synth 8-3886] merging instance 'pwm_light_high/pwm_temp_reg[4]' (FD) to 'pwm_light_high/pwm_temp_reg[5]'
INFO: [Synth 8-3886] merging instance 'pwm_light_high/pwm_temp_reg[5]' (FD) to 'pwm_light_high/pwm_temp_reg[9]'
INFO: [Synth 8-3886] merging instance 'pwm_light_high/pwm_temp_reg[6]' (FD) to 'pwm_light_high/pwm_temp_reg[7]'
INFO: [Synth 8-3886] merging instance 'pwm_light_high/pwm_temp_reg[8]' (FD) to 'pwm_light_high/pwm_temp_reg[11]'
INFO: [Synth 8-3886] merging instance 'pwm_light_high/pwm_temp_reg[9]' (FD) to 'pwm_light_high/pwm_temp_reg[10]'
INFO: [Synth 8-3886] merging instance 'pwm_light_high/pwm_temp_reg[10]' (FD) to 'pwm_light_high/pwm_temp_reg[12]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pwm_light_high/\pwm_temp_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pwm_light_high/\pwm_temp_reg[12] )
INFO: [Synth 8-3886] merging instance 'pwm_right/pwm_temp_reg[6]' (FD) to 'pwm_right/pwm_temp_reg[7]'
INFO: [Synth 8-3886] merging instance 'pwm_right/pwm_temp_reg[7]' (FD) to 'pwm_right/pwm_temp_reg[8]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pwm_right/\pwm_temp_reg[8] )
INFO: [Synth 8-3886] merging instance 'pwm_right/pwm_temp_reg[9]' (FD) to 'pwm_right/pwm_temp_reg[10]'
INFO: [Synth 8-3886] merging instance 'pwm_right/pwm_temp_reg[10]' (FD) to 'pwm_right/pwm_temp_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pwm_right/\pwm_temp_reg[11] )
INFO: [Synth 8-3886] merging instance 'pwm_left/pwm_temp_reg[6]' (FD) to 'pwm_left/pwm_temp_reg[7]'
INFO: [Synth 8-3886] merging instance 'pwm_left/pwm_temp_reg[7]' (FD) to 'pwm_left/pwm_temp_reg[8]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pwm_left/\pwm_temp_reg[8] )
INFO: [Synth 8-3886] merging instance 'pwm_left/pwm_temp_reg[9]' (FD) to 'pwm_left/pwm_temp_reg[10]'
INFO: [Synth 8-3886] merging instance 'pwm_left/pwm_temp_reg[10]' (FD) to 'pwm_left/pwm_temp_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pwm_left/\pwm_temp_reg[11] )
INFO: [Synth 8-3886] merging instance 'pwm_light_low/pwm_temp_reg[0]' (FD) to 'pwm_light_low/pwm_temp_reg[1]'
INFO: [Synth 8-3886] merging instance 'pwm_light_high/pwm_temp_reg[0]' (FD) to 'pwm_light_high/pwm_temp_reg[1]'
INFO: [Synth 8-3886] merging instance 'pwm_light_low/pwm_temp_reg[2]' (FD) to 'pwm_light_low/pwm_temp_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pwm_light_low/\pwm_temp_reg[7] )
INFO: [Synth 8-3886] merging instance 'pwm_light_high/pwm_temp_reg[2]' (FD) to 'pwm_light_high/pwm_temp_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pwm_light_high/\pwm_temp_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pwm_right/\pwm_temp_reg[3] )
INFO: [Synth 8-3886] merging instance 'pwm_right/pwm_temp_reg[4]' (FD) to 'pwm_right/pwm_temp_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pwm_right/\pwm_temp_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pwm_left/\pwm_temp_reg[3] )
INFO: [Synth 8-3886] merging instance 'pwm_left/pwm_temp_reg[4]' (FD) to 'pwm_left/pwm_temp_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pwm_left/\pwm_temp_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pwm_light_low/\pwm_temp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pwm_light_high/\pwm_temp_reg[1] )
INFO: [Synth 8-3886] merging instance 'pwm_right/pwm_temp_reg[0]' (FD) to 'pwm_right/pwm_temp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pwm_right/\pwm_temp_reg[1] )
INFO: [Synth 8-3886] merging instance 'pwm_left/pwm_temp_reg[0]' (FD) to 'pwm_left/pwm_temp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pwm_left/\pwm_temp_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pwm_right/\pwm_temp_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pwm_left/\pwm_temp_reg[2] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1182.414 ; gain = 413.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1182.414 ; gain = 413.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1188.223 ; gain = 418.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1221.719 ; gain = 452.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \adc_cntr/adc_ch6  has unconnected pin di_in[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \adc_cntr/adc_ch6  has unconnected pin di_in[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \adc_cntr/adc_ch6  has unconnected pin di_in[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \adc_cntr/adc_ch6  has unconnected pin di_in[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \adc_cntr/adc_ch6  has unconnected pin di_in[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \adc_cntr/adc_ch6  has unconnected pin di_in[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \adc_cntr/adc_ch6  has unconnected pin di_in[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \adc_cntr/adc_ch6  has unconnected pin di_in[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \adc_cntr/adc_ch6  has unconnected pin di_in[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \adc_cntr/adc_ch6  has unconnected pin di_in[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \adc_cntr/adc_ch6  has unconnected pin di_in[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \adc_cntr/adc_ch6  has unconnected pin di_in[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \adc_cntr/adc_ch6  has unconnected pin di_in[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \adc_cntr/adc_ch6  has unconnected pin di_in[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \adc_cntr/adc_ch6  has unconnected pin di_in[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \adc_cntr/adc_ch6  has unconnected pin di_in[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \adc_cntr/adc_ch6  has unconnected pin dwe_in
CRITICAL WARNING: [Synth 8-4442] BlackBox module \adc_cntr/adc_ch6  has unconnected pin vp_in
CRITICAL WARNING: [Synth 8-4442] BlackBox module \adc_cntr/adc_ch6  has unconnected pin vn_in
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1227.043 ; gain = 457.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1227.043 ; gain = 457.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1227.043 ; gain = 457.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1227.043 ; gain = 457.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1227.043 ; gain = 457.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1227.043 ; gain = 457.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |xadc_wiz_0    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |xadc_wiz_0 |     1|
|2     |BUFG       |     1|
|3     |CARRY4     |   149|
|4     |LUT1       |    14|
|5     |LUT2       |   346|
|6     |LUT3       |   155|
|7     |LUT4       |   231|
|8     |LUT5       |   194|
|9     |LUT6       |   294|
|10    |FDCE       |   372|
|11    |FDPE       |     6|
|12    |FDRE       |    82|
|13    |FDSE       |     3|
|14    |IBUF       |    11|
|15    |OBUF       |    26|
|16    |OBUFT      |     7|
+------+-----------+------+

Report Instance Areas: 
+------+------------------+-------------------+------+
|      |Instance          |Module             |Cells |
+------+------------------+-------------------+------+
|1     |top               |                   |  1917|
|2     |  fnd_cntr        |FND_4digit_cntr    |    43|
|3     |    ring1         |ring_count_fnd     |     9|
|4     |    ring_seg_7    |decoder_7seg       |     7|
|5     |  adc_cntr        |adc_ch6_top        |    44|
|6     |    edg_eoc       |edge_detector_n_16 |     3|
|7     |  drive_mode_cntr |DriveControl       |   133|
|8     |    edg           |edge_detector_n_15 |     4|
|9     |    uart          |bluetooth_rx       |   107|
|10    |  pwm_left        |PWM_1000           |   134|
|11    |    edg           |edge_detector_p_14 |     3|
|12    |  pwm_light_high  |PWM_1000_0         |   134|
|13    |    edg           |edge_detector_p_13 |     3|
|14    |  pwm_light_low   |PWM_1000_1         |   134|
|15    |    edg           |edge_detector_p_12 |     3|
|16    |  pwm_right       |PWM_1000_2         |   134|
|17    |    edg           |edge_detector_p    |     3|
|18    |  ultra_car_L     |UltraSonic_Car     |   368|
|19    |    edg_echo      |edge_detector_n_9  |     8|
|20    |    usec_clk      |clock_usec_10      |    45|
|21    |      edg         |edge_detector_n_11 |    29|
|22    |  ultra_car_M     |UltraSonic_Car_3   |   369|
|23    |    edg_echo      |edge_detector_n_6  |     8|
|24    |    usec_clk      |clock_usec_7       |    45|
|25    |      edg         |edge_detector_n_8  |    29|
|26    |  ultra_car_R     |UltraSonic_Car_4   |   379|
|27    |    edg_echo      |edge_detector_n    |     8|
|28    |    usec_clk      |clock_usec         |    45|
|29    |      edg         |edge_detector_n_5  |    29|
+------+------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1227.043 ; gain = 457.652
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 19 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1227.043 ; gain = 338.418
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1227.043 ; gain = 457.652
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1235.398 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 149 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1235.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
146 Infos, 47 Warnings, 19 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1235.398 ; gain = 729.945
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1235.398 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/RTL_Autonomous_Car_Basys3/RTL_Autonomous_Car_Basys3.runs/synth_1/Autonomous_Car_Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Autonomous_Car_Top_utilization_synth.rpt -pb Autonomous_Car_Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec  8 15:40:26 2023...
