arch                     	circuit                          	script_params	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_revision	vpr_status	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	routed_wirelength	total_nets_routed	total_connections_routed	total_heap_pushes	total_heap_pops	logic_block_area_total	logic_block_area_used	routing_area_total	routing_area_per_tile	crit_path_route_success_iteration	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_route_time
stratixiv_arch.timing.xml	neuron_stratixiv_arch_timing.blif	common       	1509.31              	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	-1     	42    	-1          	-1      	e0f2e6ddb   	success   	2997168    	42                	35                 	119888             	86875                	1                 	51377               	3782                  	128         	95           	12160            	DSP                      	auto       	87.98    	845260               	185.23    	8.42099       	-233099             	-8.42099            	1031834          	127640           	218891                  	630573179        	136681073      	0                     	0                    	2.66512e+08       	21917.1              	17                               	8.98253            	-298585  	-8.98253 	0       	0       	121.30              
