<root><simulation><result_generated_time />2023-05-12 19:24:31<layer><layer_spec />{'B': 1, 'K': 64, 'C': 3, 'OY': 224, 'OX': 224, 'IY': 226, 'IX': 226, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />86704128<total_data_size_element />{'W': 1728, 'I': 153228, 'O': 3211264}<total_data_reuse />{'W': 50176, 'I': 565.8504189834756, 'O': 27}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />14/34</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [864, 1, 1], 'I': [27, 1, 1], 'O': [32, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('FX', 3), ('FY', 3), ('C', 3)], [('K', 32)]], [], []]<I />[[[], [('K', 32)]], [[('FX', 3), ('FY', 3), ('C', 3)], []], [], []]<O />[[[('FX', 3), ('FY', 3), ('C', 3)], []], [[], [('K', 32)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OY', 8), ('OX', 2), ('OX', 4), ('K', 2), ('OX', 28), ('OY', 4), ('OY', 7)], [], []]<I />[[('OY', 8), ('OX', 2), ('OX', 4), ('K', 2)], [('OX', 28), ('OY', 4), ('OY', 7)], []]<O />[[], [('OY', 8), ('OX', 2), ('OX', 4), ('K', 2), ('OX', 28), ('OY', 4), ('OY', 7)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [1.0, 50176, 1, 1], 'I': [32.0, 11.52, 1.53, 1.0], 'O': [27.0, 1, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [16, 13824, 13824], 'I': [512, 1225824, 1225824], 'O': [8, 25690112, 25690112], 'O_partial': [0, 0, 0], 'O_final': [8, 25690112, 25690112]}<actual_mem_utilization_individual />{'W': [0.03, 0.0, 0.0], 'I': [1.0, 0.04, 0.0], 'O': [0.02, 0.77, 0.0]}<actual_mem_utilization_shared />{'W': [0.03, 0.8, 0.0], 'I': [1.0, 0.8, 0.0], 'O': [0.02, 0.8, 0.0]}<effective_mem_size_bit />{'W': [16, 13824, 13824], 'I': [512, 1225824, 1225824], 'O': [8, 3211264, 25690112], 'O_partial': [0, 0, 0], 'O_final': [8, 3211264, 25690112]}<total_unit_count />{'W': [864, 864, 1, 1], 'I': [864, 27, 1, 1], 'O': [864, 32, 1, 1]}<unique_unit_count />{'W': [864, 864, 1, 1], 'I': [27, 27, 1, 1], 'O': [32, 32, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [32.0, 1.0, 1.0, 1.0], 'O': [27.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1354752, 1728], [1728, 1728], [1728, 0]]<I />[[2709504, 235200], [235200, 153228], [153228, 0]]<O />[[(0, 3211264), (3211264, 0)], [(0, 3211264), (3211264, 0)], [(0, 3211264), (0, 0)]]<O_partial />[[(0, 0), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 3211264), (3211264, 0)], [(0, 3211264), (3211264, 0)], [(0, 3211264), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[169344, 216], [27, 27], [7, 0]]<I />[[338688, 29400], [3675, 2394], [599, 0]]<O />[[(0, 401408), (401408, 0)], [(0, 50176), (50176, 0)], [(0, 12544), (0, 0)]]<O_partial />[([0, 0], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 401408], [401408, 0]), ([0, 50176], [50176, 0]), ([0, 12544], [0, 0])]</mem_access_count_word><mac_count><active />86704128<idle />16056320</mac_count></basic_info><energy><total_energy />190366574.4<mem_energy_breakdown><W />[57.0, 5.4, 9.0]<I />[124.5, 609.3, 797.2]<O />[281.2, 9944.3, 16706.7]</mem_energy_breakdown><MAC_energy><active_MAC />189535223.8<idle_MAC />802816.0<total />190338039.8</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.8236<utilization_without_data_loading />0.8438<utilization_spatial />0.8438<utilization_temporal_with_data_loading />0.9762<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />102801<latency_cycle_without_data_loading />100352<ideal_computing_cycle />100352<data_loading><load_cycle_total />2449<load_cycle_individual />{'W': [27, 27, 0], 'I': [27, 2395, 0]}<load_cycle_combined />{'W': 28, 'I': 2395}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-100351], [-100352, -100352], [-100352, -100352]], 'I': [[-100351], [-43848, -28971], [-100352, -100352]], 'O': [[-100352], [-100352, 0], [-50176, -87808]]}<mem_stall_cycle_shared />{'W': [[-100351], [-100352, 0], [0, 0]], 'I': [[-100351], [-43848, 0], [0, 0]], 'O': [[-100352], [-100352, 0], [-50176, -87808]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [16, 13824, 13824], 'I': [512, 1225824, 1225824], 'O': [8, 25690112, 25690112], 'O_partial': [0, 0, 0], 'O_final': [8, 25690112, 25690112]}<data_size_each_level_total />{'W': [13824, 13824, 13824], 'I': [13824, 1225824, 1225824], 'O': [256, 25690112, 25690112]}<loop_cycles_each_level />{'W': [100352, 100352, 100352], 'I': [128, 100352, 100352], 'O': [1, 100352, 100352]}<top_ir_loop_size />{'W': [784, 1, 1], 'I': [2, 1, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [0.1, 0.1], [0.1, 0.1]], 'I': [[8.0, 4.0], [108.0, 12.2], [12.2, 12.2]], 'O': [[8.0, 8.0], [256.0, 256.0], [256.0, 256.0]]}<req_inst_mem_bw />{'W': [[8.0, 0.1], [108.0, 0.1], [0.1, 0.1]], 'I': [[8.0, 8.0], [216.0, 12.2], [12.2, 12.2]], 'O': [[8.0, 8.0], [256.0, 256.0], [256.0, 256.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [0.1, 0.1], [0.1, 0]], 'I': [[8.0, 8.0], [216.0, 12.2], [12.2, 0]], 'O': [[8.0, 8.0], [256.0, 256.0], [256.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [472.1, 268.4], [12.4, 256.0]], 'I': [[8.0, 8.0], [472.1, 268.4], [12.4, 256.0]], 'O': [[8.0, 8.0], [472.1, 268.4], [12.4, 256.0]]}<output_distinguish />[('fsum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 100352], [100352, 100352, 1], [100352, 100352, 1]], 'I': [[1, 1, 100352], [64, 128, 784], [100352, 100352, 1]], 'O': [[1, 1, 100352], [1, 1, 100352], [100352, 100352, 1]]}<trans_time_real />{'W': [[0, 1, 100352], [[0, 100352, 1], [27, 100352, 1]], [[27, 100352, 1], [7, 100352, 1]]], 'I': [[0, 1, 100352], [[8, 128, 784], [27, 128, 784]], [[2394, 100352, 1], [599, 100352, 1]]], 'O': [[0, 1, 100352], [[0, 1, 100352], [0, 1, 100352]], [[50176, 100352, 1], [12544, 100352, 1]]]}<single_stall_cycle />{'W': [[-1], [-100352, -100325], [-100325, -100345]], 'I': [[-1], [-56, -37], [-97958, -99753]], 'O': [[-1], [-1, 0], [-50176, -87808]]}<single_stall_count />{'W': [100351, 0, 0], 'I': [100351, 783, 0], 'O': [100352, 100352, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [50176, 0]}, 1: {'W': [0, 0], 'I': [21141, 0], 'O': [0, 50176]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-100352, -100352], [-50176, -100352]], 1: [[-79211, -100352], [-100352, -50176]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.9<mem_area_percentage />99.9 %</area></results><elapsed_time_second />1</simulation></root>