Information: Updating design information... (UID-85)
Warning: Design 'PIM_ALU_SYN_top' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1000
Design : PIM_ALU_SYN_top
Version: M-2016.12-SP5-3
Date   : Fri Jul 10 01:57:41 2020
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss_1p08v_125c   Library: scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm
Wire Load Model Mode: top

  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.142      0.142 f
  U14840/Y (NOR2X12MTR)                                  0.108      0.250 r
  U13878/Y (INVX20MTR)                                   0.055      0.305 f
  U19449/Y (INVX8MTR)                                    0.043      0.348 r
  U10560/Y (AOI22X1MTR)                                  0.084      0.432 f
  U29236/Y (OAI2BB1X4MTR)                                0.112      0.544 f
  U15607/Y (NAND2X8MTR)                                  0.042      0.586 r
  U15606/Y (NOR2X12MTR)                                  0.032      0.618 f
  U20839/Y (NAND2X12MTR)                                 0.043      0.661 r
  U20504/Y (CLKNAND2X16MTR)                              0.064      0.725 f
  U19721/Y (NAND2X12MTR)                                 0.053      0.778 r
  U21823/Y (INVX12MTR)                                   0.036      0.815 f
  U9607/Y (NOR2X5MTR)                                    0.062      0.876 r
  U23539/S (ADDFHX4MTR)                                  0.242      1.118 r
  U10632/Y (OAI21X4MTR)                                  0.048      1.166 f
  U29319/Y (OAI2BB1X4MTR)                                0.066      1.232 r
  U14278/Y (CLKNAND2X2MTR)                               0.063      1.295 f
  U10629/Y (NAND2X4MTR)                                  0.055      1.350 r
  U11425/Y (NOR2X8MTR)                                   0.034      1.384 f
  U9289/Y (NOR2X4MTR)                                    0.072      1.456 r
  U9251/Y (AND2X4MTR)                                    0.101      1.557 r
  U20511/Y (NAND2X4MTR)                                  0.044      1.601 f
  U20450/Y (MXI2X2MTR)                                   0.078      1.678 f
  U20613/Y (NOR2X1MTR)                                   0.058      1.736 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_10_/D (DFFRHQX4MTR)
                                                         0.000      1.736 r
  data arrival time                                                 1.736

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.736
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.355


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13378/Y (INVX16MTR)                                   0.040      0.190 f
  U28673/Y (NOR2X12MTR)                                  0.094      0.283 r
  U14274/Y (INVX16MTR)                                   0.057      0.340 f
  U10646/Y (BUFX16MTR)                                   0.076      0.417 f
  U10603/Y (OAI2B1X4MTR)                                 0.065      0.482 r
  U14609/Y (NOR2X4MTR)                                   0.042      0.524 f
  U12894/Y (NOR2X8MTR)                                   0.060      0.584 r
  U12863/Y (NOR2X12MTR)                                  0.033      0.617 f
  U13051/Y (NAND3X12MTR)                                 0.051      0.668 r
  U21996/Y (CLKNAND2X16MTR)                              0.064      0.732 f
  U15503/Y (CLKNAND2X16MTR)                              0.049      0.782 r
  U20673/Y (AND2X12MTR)                                  0.096      0.877 r
  U11317/Y (XNOR2X8MTR)                                  0.085      0.962 r
  U11316/Y (XNOR2X8MTR)                                  0.106      1.068 r
  U15718/Y (OAI21X8MTR)                                  0.068      1.136 f
  U20692/Y (OAI2BB1X4MTR)                                0.052      1.189 r
  U28695/Y (XNOR2X8MTR)                                  0.072      1.261 r
  U21793/Y (XNOR2X8MTR)                                  0.098      1.359 r
  U9363/Y (NOR2X4MTR)                                    0.056      1.415 f
  U23740/Y (AOI21X8MTR)                                  0.070      1.485 r
  U13698/Y (OAI21X6MTR)                                  0.056      1.541 f
  U23737/Y (AOI21X2MTR)                                  0.084      1.626 r
  U20876/Y (XNOR2X2MTR)                                  0.080      1.705 r
  U12637/Y (NOR2X1MTR)                                   0.050      1.755 f
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_9_/D (DFFRHQX4MTR)
                                                         0.000      1.755 f
  data arrival time                                                 1.755

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.099      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.755
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.354


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.105      0.105 f
  U10618/Y (INVX4MTR)                                    0.035      0.140 r
  U20045/Y (NAND2X8MTR)                                  0.049      0.189 f
  U17265/Y (NAND2X8MTR)                                  0.049      0.238 r
  U16250/Y (NAND2X8MTR)                                  0.053      0.291 f
  U16987/Y (NOR2X8MTR)                                   0.071      0.362 r
  U18754/Y (BUFX8MTR)                                    0.082      0.444 r
  U20318/Y (AOI22X1MTR)                                  0.072      0.516 f
  U10302/Y (NOR2BX8MTR)                                  0.110      0.626 f
  U16946/Y (INVX4MTR)                                    0.034      0.660 r
  U15830/Y (NOR2X1MTR)                                   0.034      0.693 f
  U16830/Y (NOR2X2MTR)                                   0.075      0.769 r
  U10001/Y (OAI21X3MTR)                                  0.090      0.859 f
  U20547/Y (XNOR2X8MTR)                                  0.112      0.971 r
  U23497/Y (XNOR2X8MTR)                                  0.105      1.076 r
  U23493/Y (OAI21X6MTR)                                  0.064      1.140 f
  U15673/Y (NAND2X8MTR)                                  0.046      1.186 r
  U28666/Y (XOR2X8MTR)                                   0.073      1.259 r
  U28665/Y (XNOR2X8MTR)                                  0.103      1.361 r
  U29262/Y (NOR2X8MTR)                                   0.044      1.406 f
  U13205/Y (INVX8MTR)                                    0.031      1.436 r
  U9311/Y (NAND2X6MTR)                                   0.040      1.476 f
  U23516/Y (OAI21X4MTR)                                  0.082      1.557 r
  U23748/Y (CLKNAND2X4MTR)                               0.052      1.610 f
  U20709/Y (NAND2X4MTR)                                  0.037      1.646 r
  U12215/Y (XNOR2X2MTR)                                  0.060      1.706 r
  U22591/Y (NOR2X1MTR)                                   0.050      1.756 f
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_10_/D (DFFRHQX4MTR)
                                                         0.000      1.756 f
  data arrival time                                                 1.756

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.756
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.354


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.164      0.164 r
  U28673/Y (NOR2X12MTR)                                  0.066      0.230 f
  U10650/Y (INVX14MTR)                                   0.059      0.290 r
  U13040/Y (INVX10MTR)                                   0.036      0.326 f
  U13899/Y (AOI21X2MTR)                                  0.076      0.402 r
  U23949/Y (OAI2BB1X4MTR)                                0.104      0.506 r
  U12536/Y (NAND2X6MTR)                                  0.043      0.549 f
  U13877/Y (NOR2X8MTR)                                   0.063      0.612 r
  U14983/Y (NAND3X8MTR)                                  0.068      0.680 f
  U14981/Y (CLKNAND2X16MTR)                              0.087      0.767 r
  U14882/Y (CLKNAND2X16MTR)                              0.060      0.827 f
  U9833/Y (NAND2X6MTR)                                   0.056      0.884 r
  U20478/Y (XNOR2X8MTR)                                  0.098      0.982 r
  U22549/Y (XOR2X8MTR)                                   0.099      1.080 r
  U20477/Y (XNOR2X8MTR)                                  0.096      1.176 r
  U20331/Y (OAI21X6MTR)                                  0.071      1.247 f
  U14930/Y (NAND2X4MTR)                                  0.046      1.293 r
  U23715/Y (AOI22X4MTR)                                  0.058      1.351 f
  U11410/Y (NOR2X4MTR)                                   0.061      1.413 r
  U15458/Y (NOR2X4MTR)                                   0.041      1.454 f
  U14715/Y (OAI21X6MTR)                                  0.086      1.540 r
  U23908/Y (AOI21X2MTR)                                  0.066      1.606 f
  U15629/Y (XNOR2X2MTR)                                  0.075      1.681 f
  U13796/Y (NOR2X1MTR)                                   0.054      1.735 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_9_/D (DFFRHQX4MTR)
                                                         0.000      1.735 r
  data arrival time                                                 1.735

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.735
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.353


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.164      0.164 r
  U28673/Y (NOR2X12MTR)                                  0.066      0.230 f
  U10650/Y (INVX14MTR)                                   0.059      0.290 r
  U13040/Y (INVX10MTR)                                   0.036      0.326 f
  U13899/Y (AOI21X2MTR)                                  0.076      0.402 r
  U23949/Y (OAI2BB1X4MTR)                                0.104      0.506 r
  U12536/Y (NAND2X6MTR)                                  0.043      0.549 f
  U13877/Y (NOR2X8MTR)                                   0.063      0.612 r
  U14983/Y (NAND3X8MTR)                                  0.068      0.680 f
  U14981/Y (CLKNAND2X16MTR)                              0.087      0.767 r
  U14882/Y (CLKNAND2X16MTR)                              0.060      0.827 f
  U9833/Y (NAND2X6MTR)                                   0.056      0.884 r
  U20478/Y (XNOR2X8MTR)                                  0.098      0.982 r
  U22549/Y (XOR2X8MTR)                                   0.099      1.080 r
  U20477/Y (XNOR2X8MTR)                                  0.096      1.176 r
  U20331/Y (OAI21X6MTR)                                  0.071      1.247 f
  U14930/Y (NAND2X4MTR)                                  0.046      1.293 r
  U23715/Y (AOI22X4MTR)                                  0.058      1.351 f
  U11410/Y (NOR2X4MTR)                                   0.061      1.413 r
  U15458/Y (NOR2X4MTR)                                   0.041      1.454 f
  U14715/Y (OAI21X6MTR)                                  0.086      1.540 r
  U20419/Y (AOI21X2MTR)                                  0.066      1.606 f
  U15621/Y (XNOR2X2MTR)                                  0.075      1.681 f
  U13695/Y (NOR2X1MTR)                                   0.054      1.735 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_8_/D (DFFRHQX4MTR)
                                                         0.000      1.735 r
  data arrival time                                                 1.735

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.735
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.353


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13378/Y (INVX16MTR)                                   0.040      0.190 f
  U28673/Y (NOR2X12MTR)                                  0.094      0.283 r
  U14274/Y (INVX16MTR)                                   0.057      0.340 f
  U10646/Y (BUFX16MTR)                                   0.076      0.417 f
  U10603/Y (OAI2B1X4MTR)                                 0.065      0.482 r
  U14609/Y (NOR2X4MTR)                                   0.042      0.524 f
  U12894/Y (NOR2X8MTR)                                   0.060      0.584 r
  U12863/Y (NOR2X12MTR)                                  0.033      0.617 f
  U13051/Y (NAND3X12MTR)                                 0.051      0.668 r
  U21996/Y (CLKNAND2X16MTR)                              0.064      0.732 f
  U15503/Y (CLKNAND2X16MTR)                              0.049      0.782 r
  U20673/Y (AND2X12MTR)                                  0.096      0.877 r
  U11317/Y (XNOR2X8MTR)                                  0.085      0.962 r
  U11316/Y (XNOR2X8MTR)                                  0.106      1.068 r
  U15718/Y (OAI21X8MTR)                                  0.068      1.136 f
  U20692/Y (OAI2BB1X4MTR)                                0.052      1.189 r
  U28695/Y (XNOR2X8MTR)                                  0.072      1.261 r
  U21793/Y (XNOR2X8MTR)                                  0.098      1.359 r
  U9363/Y (NOR2X4MTR)                                    0.056      1.415 f
  U23740/Y (AOI21X8MTR)                                  0.070      1.485 r
  U13698/Y (OAI21X6MTR)                                  0.056      1.541 f
  U23531/Y (CLKNAND2X4MTR)                               0.041      1.582 r
  U15728/Y (NAND2X4MTR)                                  0.035      1.617 f
  U24503/Y (XNOR2X2MTR)                                  0.060      1.678 f
  U24504/Y (NOR2X1MTR)                                   0.054      1.731 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_10_/D (DFFRHQX4MTR)
                                                         0.000      1.731 r
  data arrival time                                                 1.731

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.731
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.353


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.164      0.164 r
  U14840/Y (NOR2X12MTR)                                  0.062      0.227 f
  U19095/Y (AND2X1MTR)                                   0.107      0.333 f
  U17063/Y (INVX2MTR)                                    0.044      0.377 r
  U18848/Y (NAND2BX4MTR)                                 0.051      0.428 f
  U12965/Y (OAI21X8MTR)                                  0.068      0.496 r
  U12880/Y (INVX6MTR)                                    0.040      0.536 f
  U12863/Y (NOR2X12MTR)                                  0.063      0.599 r
  U13051/Y (NAND3X12MTR)                                 0.090      0.689 f
  U21999/Y (CLKNAND2X16MTR)                              0.071      0.760 r
  U13788/Y (CLKNAND2X16MTR)                              0.062      0.822 f
  U13254/Y (CLKNAND2X12MTR)                              0.042      0.864 r
  U13487/Y (INVX12MTR)                                   0.026      0.890 f
  U19685/Y (XOR2X8MTR)                                   0.074      0.964 f
  U19679/Y (XOR2X8MTR)                                   0.087      1.051 f
  U29290/Y (OAI21X6MTR)                                  0.046      1.096 r
  U13477/Y (CLKNAND2X8MTR)                               0.052      1.148 f
  U23471/Y (XOR2X8MTR)                                   0.079      1.227 f
  U23470/Y (XOR2X8MTR)                                   0.096      1.323 f
  U23709/Y (CLKNAND2X4MTR)                               0.042      1.365 r
  U20604/Y (AOI2B1X8MTR)                                 0.128      1.493 r
  U20482/Y (OAI21X8MTR)                                  0.066      1.559 f
  U23760/Y (AOI2B1X4MTR)                                 0.076      1.635 r
  U23699/Y (XNOR2X2MTR)                                  0.049      1.685 f
  U15102/Y (NOR2X3MTR)                                   0.051      1.736 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_9_/D (DFFRHQX4MTR)
                                                         0.000      1.736 r
  data arrival time                                                 1.736

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.117      1.383
  data required time                                                1.383
  --------------------------------------------------------------------------
  data required time                                                1.383
  data arrival time                                                -1.736
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.353


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.105      0.105 f
  U10618/Y (INVX4MTR)                                    0.035      0.140 r
  U20045/Y (NAND2X8MTR)                                  0.049      0.189 f
  U17265/Y (NAND2X8MTR)                                  0.049      0.238 r
  U16250/Y (NAND2X8MTR)                                  0.053      0.291 f
  U16987/Y (NOR2X8MTR)                                   0.071      0.362 r
  U18754/Y (BUFX8MTR)                                    0.082      0.444 r
  U20318/Y (AOI22X1MTR)                                  0.072      0.516 f
  U10302/Y (NOR2BX8MTR)                                  0.110      0.626 f
  U16946/Y (INVX4MTR)                                    0.034      0.660 r
  U15830/Y (NOR2X1MTR)                                   0.034      0.693 f
  U16830/Y (NOR2X2MTR)                                   0.075      0.769 r
  U10001/Y (OAI21X3MTR)                                  0.090      0.859 f
  U20547/Y (XNOR2X8MTR)                                  0.112      0.971 r
  U23497/Y (XNOR2X8MTR)                                  0.105      1.076 r
  U23493/Y (OAI21X6MTR)                                  0.064      1.140 f
  U15673/Y (NAND2X8MTR)                                  0.046      1.186 r
  U28666/Y (XOR2X8MTR)                                   0.073      1.259 r
  U28665/Y (XNOR2X8MTR)                                  0.103      1.361 r
  U29262/Y (NOR2X8MTR)                                   0.044      1.406 f
  U13205/Y (INVX8MTR)                                    0.031      1.436 r
  U9311/Y (NAND2X6MTR)                                   0.040      1.476 f
  U11159/Y (OAI21X8MTR)                                  0.077      1.553 r
  U29301/Y (AOI2B1X4MTR)                                 0.057      1.610 f
  U29273/Y (XNOR2X2MTR)                                  0.070      1.680 f
  U29271/Y (NOR2X1MTR)                                   0.054      1.734 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_8_/D (DFFRHQX4MTR)
                                                         0.000      1.734 r
  data arrival time                                                 1.734

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.734
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.353


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.164      0.164 r
  U14840/Y (NOR2X12MTR)                                  0.062      0.227 f
  U13878/Y (INVX20MTR)                                   0.051      0.278 r
  U13654/Y (INVX20MTR)                                   0.037      0.315 f
  U10616/Y (AOI21X6MTR)                                  0.062      0.378 r
  U20523/Y (NAND3X4MTR)                                  0.058      0.435 f
  U20440/Y (NAND2X4MTR)                                  0.048      0.484 r
  U14044/Y (NAND3X8MTR)                                  0.053      0.537 f
  U13085/Y (NOR2X8MTR)                                   0.070      0.607 r
  U14222/Y (CLKNAND2X16MTR)                              0.077      0.684 f
  U11487/Y (CLKNAND2X16MTR)                              0.062      0.747 r
  U12088/Y (CLKNAND2X16MTR)                              0.051      0.798 f
  U10175/Y (CLKNAND2X12MTR)                              0.040      0.838 r
  U20405/Y (XNOR2X8MTR)                                  0.086      0.924 r
  U29392/Y (XNOR2X8MTR)                                  0.103      1.027 r
  U21304/Y (XNOR2X8MTR)                                  0.099      1.126 r
  U19427/Y (XNOR2X2MTR)                                  0.097      1.223 r
  U9461/Y (OAI21X4MTR)                                   0.062      1.285 f
  U9495/Y (NAND2X4MTR)                                   0.054      1.339 r
  U9398/Y (INVX6MTR)                                     0.038      1.377 f
  U9360/Y (NAND2X6MTR)                                   0.034      1.410 r
  U9312/Y (NAND2X5MTR)                                   0.042      1.452 f
  U13698/Y (OAI21X6MTR)                                  0.087      1.539 r
  U23738/Y (AOI21X2MTR)                                  0.066      1.605 f
  U21239/Y (XNOR2X2MTR)                                  0.075      1.680 f
  U12622/Y (NOR2X1MTR)                                   0.054      1.734 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_8_/D (DFFRHQX4MTR)
                                                         0.000      1.734 r
  data arrival time                                                 1.734

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.734
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.352


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13378/Y (INVX16MTR)                                   0.040      0.190 f
  U28673/Y (NOR2X12MTR)                                  0.094      0.283 r
  U14274/Y (INVX16MTR)                                   0.057      0.340 f
  U12841/Y (INVX14MTR)                                   0.052      0.392 r
  U10555/Y (AND2X6MTR)                                   0.095      0.487 r
  U13502/Y (OAI21X6MTR)                                  0.049      0.536 f
  U14277/Y (NAND2X4MTR)                                  0.034      0.570 r
  U13901/Y (NOR2X4MTR)                                   0.030      0.601 f
  U13251/Y (CLKNAND2X8MTR)                               0.045      0.646 r
  U20375/Y (CLKNAND2X16MTR)                              0.075      0.721 f
  U10216/Y (NAND2X8MTR)                                  0.064      0.785 r
  U11228/Y (INVX12MTR)                                   0.036      0.822 f
  U9839/Y (NOR2X6MTR)                                    0.065      0.887 r
  U13924/Y (XNOR2X8MTR)                                  0.089      0.976 r
  U20678/Y (XNOR2X8MTR)                                  0.105      1.081 r
  U17408/Y (NAND2X6MTR)                                  0.068      1.148 f
  U20815/Y (NAND2X8MTR)                                  0.047      1.196 r
  U23515/Y (XOR2X8MTR)                                   0.075      1.271 r
  U23514/Y (XOR2X8MTR)                                   0.103      1.373 r
  U16377/Y (NAND2X6MTR)                                  0.056      1.429 f
  U10856/Y (NOR2X4MTR)                                   0.066      1.495 r
  U11054/Y (NAND2BX4MTR)                                 0.088      1.583 r
  U20425/Y (AOI21X6MTR)                                  0.030      1.613 f
  U21776/Y (XNOR2X2MTR)                                  0.066      1.679 f
  U20856/Y (NOR2X1MTR)                                   0.054      1.733 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_9_/D (DFFRHQX4MTR)
                                                         0.000      1.733 r
  data arrival time                                                 1.733

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.118      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.733
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.351


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.164      0.164 r
  U14840/Y (NOR2X12MTR)                                  0.062      0.227 f
  U19095/Y (AND2X1MTR)                                   0.107      0.333 f
  U17063/Y (INVX2MTR)                                    0.044      0.377 r
  U18848/Y (NAND2BX4MTR)                                 0.051      0.428 f
  U12965/Y (OAI21X8MTR)                                  0.068      0.496 r
  U12880/Y (INVX6MTR)                                    0.040      0.536 f
  U12863/Y (NOR2X12MTR)                                  0.063      0.599 r
  U13051/Y (NAND3X12MTR)                                 0.090      0.689 f
  U21999/Y (CLKNAND2X16MTR)                              0.071      0.760 r
  U13788/Y (CLKNAND2X16MTR)                              0.062      0.822 f
  U13254/Y (CLKNAND2X12MTR)                              0.042      0.864 r
  U13487/Y (INVX12MTR)                                   0.026      0.890 f
  U19685/Y (XOR2X8MTR)                                   0.065      0.954 r
  U19679/Y (XOR2X8MTR)                                   0.094      1.048 r
  U29290/Y (OAI21X6MTR)                                  0.065      1.113 f
  U13477/Y (CLKNAND2X8MTR)                               0.042      1.155 r
  U23471/Y (XOR2X8MTR)                                   0.071      1.226 r
  U23470/Y (XOR2X8MTR)                                   0.099      1.325 r
  U23698/Y (NOR2X4MTR)                                   0.043      1.368 f
  U11236/Y (NAND2BX8MTR)                                 0.083      1.451 f
  U20482/Y (OAI21X8MTR)                                  0.096      1.547 r
  U22396/Y (NAND2X3MTR)                                  0.057      1.604 f
  U15648/Y (NAND3X4MTR)                                  0.047      1.651 r
  U13609/Y (OAI21X4MTR)                                  0.042      1.693 f
  U13608/Y (NOR2X4MTR)                                   0.043      1.736 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_10_/D (DFFRHQX4MTR)
                                                         0.000      1.736 r
  data arrival time                                                 1.736

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.736
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.351


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.164      0.164 r
  U14840/Y (NOR2X12MTR)                                  0.062      0.227 f
  U19095/Y (AND2X1MTR)                                   0.107      0.333 f
  U17063/Y (INVX2MTR)                                    0.044      0.377 r
  U18848/Y (NAND2BX4MTR)                                 0.051      0.428 f
  U12965/Y (OAI21X8MTR)                                  0.068      0.496 r
  U12880/Y (INVX6MTR)                                    0.040      0.536 f
  U12863/Y (NOR2X12MTR)                                  0.063      0.599 r
  U13051/Y (NAND3X12MTR)                                 0.090      0.689 f
  U21999/Y (CLKNAND2X16MTR)                              0.071      0.760 r
  U13788/Y (CLKNAND2X16MTR)                              0.062      0.822 f
  U13254/Y (CLKNAND2X12MTR)                              0.042      0.864 r
  U13487/Y (INVX12MTR)                                   0.026      0.890 f
  U19685/Y (XOR2X8MTR)                                   0.074      0.964 f
  U19679/Y (XOR2X8MTR)                                   0.087      1.051 f
  U29290/Y (OAI21X6MTR)                                  0.046      1.096 r
  U13477/Y (CLKNAND2X8MTR)                               0.052      1.148 f
  U23471/Y (XOR2X8MTR)                                   0.079      1.227 f
  U23470/Y (XOR2X8MTR)                                   0.096      1.323 f
  U23709/Y (CLKNAND2X4MTR)                               0.042      1.365 r
  U20604/Y (AOI2B1X8MTR)                                 0.128      1.493 r
  U20482/Y (OAI21X8MTR)                                  0.066      1.559 f
  U14921/Y (AOI21X6MTR)                                  0.073      1.632 r
  U28857/Y (XNOR2X2MTR)                                  0.070      1.702 r
  U14937/Y (NOR2X1MTR)                                   0.050      1.752 f
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_8_/D (DFFRHQX4MTR)
                                                         0.000      1.752 f
  data arrival time                                                 1.752

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.752
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.351


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U20618/Y (MXI2X12MTR)                                  0.085      0.268 r
  U14979/Y (CLKNAND2X16MTR)                              0.067      0.335 f
  U10660/Y (INVX12MTR)                                   0.047      0.381 r
  U14216/Y (CLKNAND2X16MTR)                              0.046      0.427 f
  U10602/Y (INVX2MTR)                                    0.054      0.481 r
  U14172/Y (OAI21X6MTR)                                  0.045      0.526 f
  U15569/Y (OAI2BB1X4MTR)                                0.053      0.579 r
  U14231/Y (NOR2X12MTR)                                  0.038      0.618 f
  U14222/Y (CLKNAND2X16MTR)                              0.055      0.673 r
  U22007/Y (CLKNAND2X16MTR)                              0.055      0.727 f
  U15641/Y (CLKNAND2X16MTR)                              0.043      0.771 r
  U20570/Y (XNOR2X8MTR)                                  0.073      0.844 r
  U20569/Y (XNOR2X8MTR)                                  0.103      0.947 r
  U11784/Y (XOR2X8MTR)                                   0.099      1.046 r
  U11783/Y (XOR2X8MTR)                                   0.098      1.144 r
  U20607/Y (MXI2X6MTR)                                   0.093      1.237 r
  U20534/Y (XNOR2X8MTR)                                  0.099      1.337 r
  U12190/Y (NAND2X12MTR)                                 0.057      1.394 f
  U20529/Y (AOI21X8MTR)                                  0.085      1.479 r
  U20505/Y (OAI21X8MTR)                                  0.061      1.540 f
  U23462/Y (CLKNAND2X4MTR)                               0.042      1.582 r
  U23449/Y (NAND2X4MTR)                                  0.035      1.617 f
  U24205/Y (XNOR2X2MTR)                                  0.061      1.678 f
  U19941/Y (NOR2X1MTR)                                   0.054      1.732 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_10_/D (DFFRHQX4MTR)
                                                         0.000      1.732 r
  data arrival time                                                 1.732

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.118      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.732
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.350


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13378/Y (INVX16MTR)                                   0.040      0.190 f
  U13354/Y (CLKNAND2X16MTR)                              0.044      0.234 r
  U13459/Y (INVX20MTR)                                   0.036      0.270 f
  U13689/Y (INVX32MTR)                                   0.037      0.308 r
  U13093/Y (INVX20MTR)                                   0.033      0.341 f
  U10560/Y (AOI22X1MTR)                                  0.057      0.399 r
  U29236/Y (OAI2BB1X4MTR)                                0.110      0.508 r
  U15607/Y (NAND2X8MTR)                                  0.045      0.554 f
  U15606/Y (NOR2X12MTR)                                  0.066      0.619 r
  U20839/Y (NAND2X12MTR)                                 0.061      0.681 f
  U20464/Y (CLKNAND2X16MTR)                              0.057      0.737 r
  U19946/Y (NAND2X12MTR)                                 0.055      0.792 f
  U9925/Y (BUFX2MTR)                                     0.102      0.894 f
  U9595/Y (XNOR2X2MTR)                                   0.072      0.967 f
  U14944/Y (XNOR2X2MTR)                                  0.106      1.072 f
  U17818/Y (XNOR2X1MTR)                                  0.092      1.164 f
  U14863/Y (XNOR2X2MTR)                                  0.130      1.294 f
  U11767/Y (NOR2X6MTR)                                   0.105      1.399 r
  U9315/Y (OAI21X6MTR)                                   0.067      1.466 f
  U17178/Y (CLKNAND2X4MTR)                               0.038      1.504 r
  U11629/Y (NAND2X3MTR)                                  0.044      1.549 f
  U11207/Y (INVX4MTR)                                    0.033      1.582 r
  U22206/Y (NAND2X4MTR)                                  0.035      1.617 f
  U23964/Y (XNOR2X2MTR)                                  0.060      1.678 f
  U23856/Y (NOR2X1MTR)                                   0.054      1.732 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_10_/D (DFFRHQX4MTR)
                                                         0.000      1.732 r
  data arrival time                                                 1.732

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.732
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.350


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.164      0.164 r
  U14840/Y (NOR2X12MTR)                                  0.062      0.227 f
  U13878/Y (INVX20MTR)                                   0.051      0.278 r
  U13654/Y (INVX20MTR)                                   0.037      0.315 f
  U10616/Y (AOI21X6MTR)                                  0.062      0.378 r
  U20523/Y (NAND3X4MTR)                                  0.058      0.435 f
  U20440/Y (NAND2X4MTR)                                  0.048      0.484 r
  U14044/Y (NAND3X8MTR)                                  0.053      0.537 f
  U13085/Y (NOR2X8MTR)                                   0.070      0.607 r
  U14222/Y (CLKNAND2X16MTR)                              0.077      0.684 f
  U22007/Y (CLKNAND2X16MTR)                              0.055      0.739 r
  U14451/Y (CLKNAND2X16MTR)                              0.058      0.797 f
  U20528/Y (XNOR2X8MTR)                                  0.062      0.859 r
  U20527/Y (XNOR2X8MTR)                                  0.102      0.961 r
  U23543/Y (XOR2X8MTR)                                   0.099      1.060 r
  U23542/Y (XOR2X8MTR)                                   0.096      1.156 r
  U19600/Y (XOR2X8MTR)                                   0.095      1.251 r
  U19580/Y (XOR2X8MTR)                                   0.105      1.355 r
  U13876/Y (NAND2X8MTR)                                  0.056      1.412 f
  U11599/Y (AOI21X8MTR)                                  0.071      1.483 r
  U14715/Y (OAI21X6MTR)                                  0.057      1.539 f
  U19571/Y (CLKNAND2X4MTR)                               0.041      1.580 r
  U12235/Y (NAND2X4MTR)                                  0.035      1.615 f
  U26965/Y (XNOR2X2MTR)                                  0.060      1.676 f
  U23882/Y (NOR2X1MTR)                                   0.054      1.730 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_10_/D (DFFRHQX4MTR)
                                                         0.000      1.730 r
  data arrival time                                                 1.730

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.730
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.350


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13378/Y (INVX16MTR)                                   0.040      0.190 f
  U28673/Y (NOR2X12MTR)                                  0.094      0.283 r
  U14274/Y (INVX16MTR)                                   0.057      0.340 f
  U10646/Y (BUFX16MTR)                                   0.076      0.417 f
  U10603/Y (OAI2B1X4MTR)                                 0.065      0.482 r
  U14609/Y (NOR2X4MTR)                                   0.042      0.524 f
  U12894/Y (NOR2X8MTR)                                   0.060      0.584 r
  U12863/Y (NOR2X12MTR)                                  0.033      0.617 f
  U13051/Y (NAND3X12MTR)                                 0.051      0.668 r
  U21999/Y (CLKNAND2X16MTR)                              0.069      0.738 f
  U21957/Y (NAND2X12MTR)                                 0.054      0.792 r
  U9919/Y (AND2X4MTR)                                    0.120      0.911 r
  U13786/Y (NAND2X6MTR)                                  0.055      0.966 f
  U15243/Y (NAND2X8MTR)                                  0.043      1.009 r
  U20781/Y (XNOR2X8MTR)                                  0.086      1.094 r
  U20779/Y (XNOR2X8MTR)                                  0.101      1.196 r
  U15244/Y (XNOR2X8MTR)                                  0.114      1.309 r
  U21587/Y (NAND2X4MTR)                                  0.055      1.364 f
  U16433/Y (INVX2MTR)                                    0.054      1.418 r
  U14365/Y (NOR2X6MTR)                                   0.039      1.457 f
  U13697/Y (OAI21X6MTR)                                  0.074      1.532 r
  U10737/Y (AOI2B1X2MTR)                                 0.067      1.599 f
  U13524/Y (XNOR2X2MTR)                                  0.076      1.675 f
  U13519/Y (NOR2X2MTR)                                   0.055      1.731 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_8_/D (DFFRHQX4MTR)
                                                         0.000      1.731 r
  data arrival time                                                 1.731

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.118      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.731
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.349


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.164      0.164 r
  U14840/Y (NOR2X12MTR)                                  0.062      0.227 f
  U19095/Y (AND2X1MTR)                                   0.107      0.333 f
  U17063/Y (INVX2MTR)                                    0.044      0.377 r
  U18848/Y (NAND2BX4MTR)                                 0.051      0.428 f
  U12965/Y (OAI21X8MTR)                                  0.068      0.496 r
  U12880/Y (INVX6MTR)                                    0.040      0.536 f
  U12863/Y (NOR2X12MTR)                                  0.063      0.599 r
  U13051/Y (NAND3X12MTR)                                 0.090      0.689 f
  U21999/Y (CLKNAND2X16MTR)                              0.071      0.760 r
  U21378/Y (CLKNAND2X16MTR)                              0.063      0.823 f
  U9965/Y (INVX12MTR)                                    0.047      0.870 r
  U15253/Y (OAI21X6MTR)                                  0.047      0.917 f
  U13088/Y (OAI21X6MTR)                                  0.042      0.959 r
  U20296/Y (XNOR2X8MTR)                                  0.106      1.065 r
  U14261/Y (NAND2X6MTR)                                  0.063      1.129 f
  U13578/Y (NAND2X8MTR)                                  0.057      1.185 r
  U14305/Y (XNOR2X8MTR)                                  0.073      1.258 r
  U11455/Y (XOR2X8MTR)                                   0.103      1.362 r
  U11424/Y (NOR2X6MTR)                                   0.051      1.413 f
  U23975/Y (AOI21X8MTR)                                  0.082      1.495 r
  U14302/Y (OAI21X8MTR)                                  0.062      1.557 f
  U20457/Y (AOI21X4MTR)                                  0.075      1.632 r
  U26985/Y (XNOR2X2MTR)                                  0.049      1.681 f
  U15598/Y (NOR2X3MTR)                                   0.051      1.732 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_8_/D (DFFRHQX4MTR)
                                                         0.000      1.732 r
  data arrival time                                                 1.732

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.117      1.383
  data required time                                                1.383
  --------------------------------------------------------------------------
  data required time                                                1.383
  data arrival time                                                -1.732
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.349


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.164      0.164 r
  U14840/Y (NOR2X12MTR)                                  0.062      0.227 f
  U19095/Y (AND2X1MTR)                                   0.107      0.333 f
  U17063/Y (INVX2MTR)                                    0.044      0.377 r
  U18848/Y (NAND2BX4MTR)                                 0.051      0.428 f
  U12965/Y (OAI21X8MTR)                                  0.068      0.496 r
  U12880/Y (INVX6MTR)                                    0.040      0.536 f
  U12863/Y (NOR2X12MTR)                                  0.063      0.599 r
  U13051/Y (NAND3X12MTR)                                 0.090      0.689 f
  U21999/Y (CLKNAND2X16MTR)                              0.071      0.760 r
  U21378/Y (CLKNAND2X16MTR)                              0.063      0.823 f
  U9965/Y (INVX12MTR)                                    0.047      0.870 r
  U15253/Y (OAI21X6MTR)                                  0.047      0.917 f
  U13088/Y (OAI21X6MTR)                                  0.042      0.959 r
  U20296/Y (XNOR2X8MTR)                                  0.106      1.065 r
  U14261/Y (NAND2X6MTR)                                  0.063      1.129 f
  U13578/Y (NAND2X8MTR)                                  0.057      1.185 r
  U14305/Y (XNOR2X8MTR)                                  0.073      1.258 r
  U11455/Y (XOR2X8MTR)                                   0.103      1.362 r
  U11424/Y (NOR2X6MTR)                                   0.051      1.413 f
  U23975/Y (AOI21X8MTR)                                  0.082      1.495 r
  U14302/Y (OAI21X8MTR)                                  0.062      1.557 f
  U20512/Y (AOI2B1X4MTR)                                 0.074      1.631 r
  U23866/Y (XNOR2X2MTR)                                  0.044      1.675 f
  U18730/Y (NOR2X2MTR)                                   0.055      1.730 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_9_/D (DFFRHQX4MTR)
                                                         0.000      1.730 r
  data arrival time                                                 1.730

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.118      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.730
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.349


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13378/Y (INVX16MTR)                                   0.040      0.190 f
  U28673/Y (NOR2X12MTR)                                  0.094      0.283 r
  U14274/Y (INVX16MTR)                                   0.057      0.340 f
  U10646/Y (BUFX16MTR)                                   0.076      0.417 f
  U10603/Y (OAI2B1X4MTR)                                 0.065      0.482 r
  U14609/Y (NOR2X4MTR)                                   0.042      0.524 f
  U12894/Y (NOR2X8MTR)                                   0.060      0.584 r
  U12863/Y (NOR2X12MTR)                                  0.033      0.617 f
  U13051/Y (NAND3X12MTR)                                 0.051      0.668 r
  U21996/Y (CLKNAND2X16MTR)                              0.064      0.732 f
  U19153/Y (NAND2X6MTR)                                  0.059      0.792 r
  U19136/Y (INVX6MTR)                                    0.042      0.834 f
  U19367/Y (NOR2X4MTR)                                   0.067      0.901 r
  U11372/Y (XNOR2X4MTR)                                  0.108      1.009 r
  U12119/Y (XNOR2X4MTR)                                  0.138      1.148 r
  U23724/Y (XNOR2X8MTR)                                  0.117      1.265 r
  U23682/Y (XNOR2X8MTR)                                  0.119      1.384 r
  U13540/Y (NAND2X12MTR)                                 0.062      1.446 f
  U16340/Y (NAND2X12MTR)                                 0.046      1.492 r
  U11360/Y (INVX8MTR)                                    0.025      1.517 f
  U9283/Y (CLKNAND2X8MTR)                                0.027      1.545 r
  U11358/Y (INVX5MTR)                                    0.025      1.569 f
  U9237/Y (AOI21X4MTR)                                   0.063      1.632 r
  U16243/Y (NAND2X2MTR)                                  0.046      1.678 f
  U15343/Y (NOR2X2MTR)                                   0.052      1.730 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_8_/D (DFFRHQX4MTR)
                                                         0.000      1.730 r
  data arrival time                                                 1.730

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.118      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.730
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.348


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13378/Y (INVX16MTR)                                   0.040      0.190 f
  U28673/Y (NOR2X12MTR)                                  0.094      0.283 r
  U13127/Y (INVX8MTR)                                    0.050      0.334 f
  U13181/Y (INVX12MTR)                                   0.045      0.379 r
  U28696/Y (AND2X8MTR)                                   0.084      0.463 r
  U13832/Y (NOR2X4MTR)                                   0.025      0.488 f
  U10601/Y (AOI21X2MTR)                                  0.084      0.571 r
  U14761/Y (NOR2X4MTR)                                   0.038      0.610 f
  U12937/Y (NAND3X4MTR)                                  0.049      0.659 r
  U12923/Y (NOR2X8MTR)                                   0.032      0.691 f
  U14237/Y (AOI21X8MTR)                                  0.085      0.776 r
  U12683/Y (NOR2X4MTR)                                   0.049      0.825 f
  U16711/Y (INVX4MTR)                                    0.041      0.866 r
  U12405/Y (CLKNAND2X4MTR)                               0.061      0.927 f
  U13505/Y (NAND2X12MTR)                                 0.054      0.981 r
  U14219/Y (NAND3X8MTR)                                  0.060      1.041 f
  U28889/Y (NAND2X12MTR)                                 0.048      1.090 r
  U16455/Y (CLKNAND2X8MTR)                               0.037      1.127 f
  U11197/Y (NAND2X6MTR)                                  0.033      1.161 r
  U14221/Y (XNOR2X8MTR)                                  0.071      1.232 r
  U14027/Y (NOR2X8MTR)                                   0.041      1.273 f
  U26373/Y (NAND2BX8MTR)                                 0.086      1.359 f
  U23983/Y (OAI2BB1X4MTR)                                0.106      1.465 f
  U23982/Y (OAI2BB1X4MTR)                                0.099      1.563 f
  U23841/Y (OAI211X4MTR)                                 0.091      1.654 r
  U10958/Y (INVX3MTR)                                    0.036      1.690 f
  U10742/Y (NOR2X3MTR)                                   0.049      1.739 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/D (DFFRHQX8MTR)
                                                         0.000      1.739 r
  data arrival time                                                 1.739

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.109      1.391
  data required time                                                1.391
  --------------------------------------------------------------------------
  data required time                                                1.391
  data arrival time                                                -1.739
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.348


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.164      0.164 r
  U14840/Y (NOR2X12MTR)                                  0.062      0.227 f
  U19095/Y (AND2X1MTR)                                   0.107      0.333 f
  U17063/Y (INVX2MTR)                                    0.044      0.377 r
  U18848/Y (NAND2BX4MTR)                                 0.051      0.428 f
  U12965/Y (OAI21X8MTR)                                  0.068      0.496 r
  U12880/Y (INVX6MTR)                                    0.040      0.536 f
  U12863/Y (NOR2X12MTR)                                  0.063      0.599 r
  U13051/Y (NAND3X12MTR)                                 0.090      0.689 f
  U21999/Y (CLKNAND2X16MTR)                              0.071      0.760 r
  U13788/Y (CLKNAND2X16MTR)                              0.062      0.822 f
  U13254/Y (CLKNAND2X12MTR)                              0.042      0.864 r
  U13487/Y (INVX12MTR)                                   0.026      0.890 f
  U19685/Y (XOR2X8MTR)                                   0.074      0.964 f
  U19679/Y (XOR2X8MTR)                                   0.087      1.051 f
  U29290/Y (OAI21X6MTR)                                  0.046      1.096 r
  U13477/Y (CLKNAND2X8MTR)                               0.052      1.148 f
  U23471/Y (XOR2X8MTR)                                   0.079      1.227 f
  U23470/Y (XOR2X8MTR)                                   0.096      1.323 f
  U23709/Y (CLKNAND2X4MTR)                               0.042      1.365 r
  U20604/Y (AOI2B1X8MTR)                                 0.128      1.493 r
  U20482/Y (OAI21X8MTR)                                  0.066      1.559 f
  U23509/Y (XNOR2X1MTR)                                  0.108      1.667 f
  U22538/Y (NOR2X1MTR)                                   0.062      1.729 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_7_/D (DFFRHQX4MTR)
                                                         0.000      1.729 r
  data arrival time                                                 1.729

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_7_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.729
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.348


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.142      0.142 f
  U14840/Y (NOR2X12MTR)                                  0.108      0.250 r
  U12798/Y (INVX16MTR)                                   0.046      0.297 f
  U10656/Y (INVX12MTR)                                   0.047      0.343 r
  U10547/Y (AOI22X1MTR)                                  0.083      0.426 f
  U21048/Y (OAI2BB1X4MTR)                                0.103      0.530 f
  U14925/Y (NAND2X4MTR)                                  0.043      0.573 r
  U10430/Y (NOR2X6MTR)                                   0.030      0.603 f
  U13028/Y (NAND2X8MTR)                                  0.045      0.649 r
  U29213/Y (CLKNAND2X16MTR)                              0.081      0.730 f
  U20261/Y (NAND2X8MTR)                                  0.068      0.798 r
  U10067/Y (INVX6MTR)                                    0.037      0.835 f
  U10991/Y (NOR2X6MTR)                                   0.060      0.895 r
  U13660/Y (OAI2BB1X4MTR)                                0.116      1.011 r
  U22475/Y (CLKNAND2X2MTR)                               0.057      1.068 f
  U11623/Y (NAND2X4MTR)                                  0.055      1.123 r
  U20434/Y (XNOR2X8MTR)                                  0.076      1.199 r
  U16365/Y (OAI21X6MTR)                                  0.067      1.266 f
  U26955/Y (CLKNAND2X4MTR)                               0.044      1.311 r
  U20641/Y (AOI22X4MTR)                                  0.065      1.376 f
  U20446/Y (AOI2BB1X8MTR)                                0.114      1.490 f
  U21841/Y (OAI21X8MTR)                                  0.073      1.563 r
  U16289/Y (NAND2X4MTR)                                  0.047      1.610 f
  U23747/Y (OAI2BB1X4MTR)                                0.083      1.693 f
  U11215/Y (NOR2X4MTR)                                   0.047      1.740 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_9_/D (DFFRHQX8MTR)
                                                         0.000      1.740 r
  data arrival time                                                 1.740

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX8MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.108      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.740
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.348


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13378/Y (INVX16MTR)                                   0.040      0.190 f
  U28673/Y (NOR2X12MTR)                                  0.094      0.283 r
  U14274/Y (INVX16MTR)                                   0.057      0.340 f
  U10646/Y (BUFX16MTR)                                   0.076      0.417 f
  U10603/Y (OAI2B1X4MTR)                                 0.065      0.482 r
  U14609/Y (NOR2X4MTR)                                   0.042      0.524 f
  U12894/Y (NOR2X8MTR)                                   0.060      0.584 r
  U12863/Y (NOR2X12MTR)                                  0.033      0.617 f
  U13051/Y (NAND3X12MTR)                                 0.051      0.668 r
  U21999/Y (CLKNAND2X16MTR)                              0.069      0.738 f
  U21957/Y (NAND2X12MTR)                                 0.054      0.792 r
  U9919/Y (AND2X4MTR)                                    0.120      0.911 r
  U13786/Y (NAND2X6MTR)                                  0.055      0.966 f
  U15243/Y (NAND2X8MTR)                                  0.043      1.009 r
  U20781/Y (XNOR2X8MTR)                                  0.086      1.094 r
  U20779/Y (XNOR2X8MTR)                                  0.101      1.196 r
  U15244/Y (XNOR2X8MTR)                                  0.114      1.309 r
  U21587/Y (NAND2X4MTR)                                  0.055      1.364 f
  U16433/Y (INVX2MTR)                                    0.054      1.418 r
  U14365/Y (NOR2X6MTR)                                   0.039      1.457 f
  U13697/Y (OAI21X6MTR)                                  0.074      1.532 r
  U20306/Y (AOI21X2MTR)                                  0.066      1.598 f
  U28897/Y (XNOR2X2MTR)                                  0.076      1.674 f
  U12551/Y (NOR2X2MTR)                                   0.055      1.730 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/D (DFFRHQX4MTR)
                                                         0.000      1.730 r
  data arrival time                                                 1.730

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.118      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.730
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.348


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U20618/Y (MXI2X12MTR)                                  0.085      0.268 r
  U14979/Y (CLKNAND2X16MTR)                              0.067      0.335 f
  U10660/Y (INVX12MTR)                                   0.047      0.381 r
  U14216/Y (CLKNAND2X16MTR)                              0.046      0.427 f
  U10602/Y (INVX2MTR)                                    0.054      0.481 r
  U14172/Y (OAI21X6MTR)                                  0.045      0.526 f
  U15569/Y (OAI2BB1X4MTR)                                0.053      0.579 r
  U14231/Y (NOR2X12MTR)                                  0.038      0.618 f
  U14222/Y (CLKNAND2X16MTR)                              0.055      0.673 r
  U22007/Y (CLKNAND2X16MTR)                              0.055      0.727 f
  U15641/Y (CLKNAND2X16MTR)                              0.043      0.771 r
  U20570/Y (XNOR2X8MTR)                                  0.073      0.844 r
  U20569/Y (XNOR2X8MTR)                                  0.103      0.947 r
  U11784/Y (XOR2X8MTR)                                   0.099      1.046 r
  U11783/Y (XOR2X8MTR)                                   0.098      1.144 r
  U20607/Y (MXI2X6MTR)                                   0.093      1.237 r
  U20534/Y (XNOR2X8MTR)                                  0.099      1.337 r
  U12190/Y (NAND2X12MTR)                                 0.057      1.394 f
  U20529/Y (AOI21X8MTR)                                  0.085      1.479 r
  U20505/Y (OAI21X8MTR)                                  0.061      1.540 f
  U12999/Y (AOI21X4MTR)                                  0.082      1.622 r
  U20539/Y (XNOR2X2MTR)                                  0.081      1.704 r
  U11149/Y (NOR2X3MTR)                                   0.039      1.743 f
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_/D (DFFRHQX8MTR)
                                                         0.000      1.743 f
  data arrival time                                                 1.743

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX8MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.104      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.743
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.347


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.142      0.142 f
  U14840/Y (NOR2X12MTR)                                  0.108      0.250 r
  U12798/Y (INVX16MTR)                                   0.046      0.297 f
  U10656/Y (INVX12MTR)                                   0.047      0.343 r
  U10547/Y (AOI22X1MTR)                                  0.083      0.426 f
  U21048/Y (OAI2BB1X4MTR)                                0.103      0.530 f
  U14925/Y (NAND2X4MTR)                                  0.043      0.573 r
  U10430/Y (NOR2X6MTR)                                   0.030      0.603 f
  U13028/Y (NAND2X8MTR)                                  0.045      0.649 r
  U29213/Y (CLKNAND2X16MTR)                              0.081      0.730 f
  U20261/Y (NAND2X8MTR)                                  0.068      0.798 r
  U10067/Y (INVX6MTR)                                    0.037      0.835 f
  U10991/Y (NOR2X6MTR)                                   0.060      0.895 r
  U13660/Y (OAI2BB1X4MTR)                                0.116      1.011 r
  U22475/Y (CLKNAND2X2MTR)                               0.057      1.068 f
  U11623/Y (NAND2X4MTR)                                  0.055      1.123 r
  U20434/Y (XNOR2X8MTR)                                  0.076      1.199 r
  U16365/Y (OAI21X6MTR)                                  0.067      1.266 f
  U26955/Y (CLKNAND2X4MTR)                               0.044      1.311 r
  U20641/Y (AOI22X4MTR)                                  0.065      1.376 f
  U20446/Y (AOI2BB1X8MTR)                                0.114      1.490 f
  U21841/Y (OAI21X8MTR)                                  0.073      1.563 r
  U20615/Y (NAND2X4MTR)                                  0.057      1.620 f
  U11361/Y (CLKNAND2X4MTR)                               0.039      1.659 r
  U11216/Y (NAND2X4MTR)                                  0.035      1.694 f
  U11217/Y (NOR2X4MTR)                                   0.045      1.739 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_10_/D (DFFRHQX8MTR)
                                                         0.000      1.739 r
  data arrival time                                                 1.739

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX8MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.108      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.739
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.347


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13378/Y (INVX16MTR)                                   0.040      0.190 f
  U13354/Y (CLKNAND2X16MTR)                              0.044      0.234 r
  U10651/Y (BUFX20MTR)                                   0.076      0.310 r
  U24032/Y (INVX16MTR)                                   0.027      0.337 f
  U12780/Y (BUFX8MTR)                                    0.064      0.401 f
  U21763/Y (AOI22X1MTR)                                  0.052      0.453 r
  U12051/Y (OAI2BB1X1MTR)                                0.105      0.558 r
  U12094/Y (NAND2X2MTR)                                  0.055      0.613 f
  U17991/Y (NOR2X4MTR)                                   0.068      0.681 r
  U17898/Y (NAND2X4MTR)                                  0.065      0.746 f
  U19335/Y (CLKNAND2X12MTR)                              0.058      0.804 r
  U10150/Y (NAND2X6MTR)                                  0.045      0.849 f
  U19830/Y (CLKNAND2X4MTR)                               0.038      0.887 r
  U10835/Y (INVX4MTR)                                    0.044      0.931 f
  U9882/Y (AOI21X8MTR)                                   0.088      1.018 r
  U28889/Y (NAND2X12MTR)                                 0.060      1.078 f
  U16455/Y (CLKNAND2X8MTR)                               0.035      1.113 r
  U11197/Y (NAND2X6MTR)                                  0.039      1.152 f
  U14221/Y (XNOR2X8MTR)                                  0.073      1.225 f
  U14027/Y (NOR2X8MTR)                                   0.065      1.290 r
  U26373/Y (NAND2BX8MTR)                                 0.077      1.367 r
  U11202/Y (CLKNAND2X4MTR)                               0.041      1.408 f
  U11462/Y (XNOR2X4MTR)                                  0.093      1.501 f
  U11787/Y (NOR2X4MTR)                                   0.079      1.580 r
  U23841/Y (OAI211X4MTR)                                 0.080      1.660 f
  U12054/Y (NOR2X1MTR)                                   0.066      1.725 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/D (DFFRHQX4MTR)
                                                         0.000      1.725 r
  data arrival time                                                 1.725

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.725
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.346


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U20618/Y (MXI2X12MTR)                                  0.085      0.268 r
  U14979/Y (CLKNAND2X16MTR)                              0.067      0.335 f
  U10660/Y (INVX12MTR)                                   0.047      0.381 r
  U10654/Y (NAND2X8MTR)                                  0.043      0.424 f
  U16981/Y (INVX12MTR)                                   0.044      0.468 r
  U18443/Y (INVX4MTR)                                    0.033      0.501 f
  U10537/Y (INVX6MTR)                                    0.041      0.542 r
  U12051/Y (OAI2BB1X1MTR)                                0.061      0.603 f
  U12094/Y (NAND2X2MTR)                                  0.056      0.659 r
  U17991/Y (NOR2X4MTR)                                   0.035      0.694 f
  U17898/Y (NAND2X4MTR)                                  0.046      0.740 r
  U19335/Y (CLKNAND2X12MTR)                              0.063      0.803 f
  U12390/Y (NAND2X4MTR)                                  0.054      0.857 r
  U10138/Y (INVX3MTR)                                    0.039      0.895 f
  U15638/Y (CLKNAND2X8MTR)                               0.032      0.927 r
  U11399/Y (INVX4MTR)                                    0.035      0.963 f
  U11475/Y (NOR2BX8MTR)                                  0.065      1.028 r
  U14247/Y (AOI21X8MTR)                                  0.059      1.087 f
  U9530/Y (OAI21X4MTR)                                   0.089      1.176 r
  U28713/Y (XNOR2X8MTR)                                  0.094      1.271 r
  U25389/Y (NOR2X8MTR)                                   0.041      1.311 f
  U23705/Y (NAND2BX8MTR)                                 0.088      1.400 f
  U17211/Y (NAND2X5MTR)                                  0.055      1.454 r
  U23704/Y (XNOR2X2MTR)                                  0.111      1.566 r
  U29242/Y (OAI2B11X4MTR)                                0.094      1.660 f
  U23660/Y (NOR2BX4MTR)                                  0.086      1.745 f
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/D (DFFRHQX8MTR)
                                                         0.000      1.745 f
  data arrival time                                                 1.745

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.100      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.745
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.346


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U20618/Y (MXI2X12MTR)                                  0.085      0.268 r
  U14979/Y (CLKNAND2X16MTR)                              0.067      0.335 f
  U10660/Y (INVX12MTR)                                   0.047      0.381 r
  U10654/Y (NAND2X8MTR)                                  0.043      0.424 f
  U16981/Y (INVX12MTR)                                   0.044      0.468 r
  U18443/Y (INVX4MTR)                                    0.033      0.501 f
  U10537/Y (INVX6MTR)                                    0.041      0.542 r
  U12051/Y (OAI2BB1X1MTR)                                0.061      0.603 f
  U12094/Y (NAND2X2MTR)                                  0.056      0.659 r
  U17991/Y (NOR2X4MTR)                                   0.035      0.694 f
  U17898/Y (NAND2X4MTR)                                  0.046      0.740 r
  U19335/Y (CLKNAND2X12MTR)                              0.063      0.803 f
  U12390/Y (NAND2X4MTR)                                  0.054      0.857 r
  U10138/Y (INVX3MTR)                                    0.039      0.895 f
  U15638/Y (CLKNAND2X8MTR)                               0.032      0.927 r
  U11399/Y (INVX4MTR)                                    0.035      0.963 f
  U11475/Y (NOR2BX8MTR)                                  0.065      1.028 r
  U14247/Y (AOI21X8MTR)                                  0.059      1.087 f
  U9530/Y (OAI21X4MTR)                                   0.089      1.176 r
  U28713/Y (XNOR2X8MTR)                                  0.094      1.271 r
  U25389/Y (NOR2X8MTR)                                   0.041      1.311 f
  U23705/Y (NAND2BX8MTR)                                 0.088      1.400 f
  U17211/Y (NAND2X5MTR)                                  0.055      1.454 r
  U23704/Y (XNOR2X2MTR)                                  0.111      1.566 r
  U29242/Y (OAI2B11X4MTR)                                0.094      1.660 f
  U23928/Y (NOR2X1MTR)                                   0.071      1.731 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/D (DFFRHQX8MTR)
                                                         0.000      1.731 r
  data arrival time                                                 1.731

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.114      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.731
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.345


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.164      0.164 r
  U14840/Y (NOR2X12MTR)                                  0.062      0.227 f
  U19095/Y (AND2X1MTR)                                   0.107      0.333 f
  U17063/Y (INVX2MTR)                                    0.044      0.377 r
  U18848/Y (NAND2BX4MTR)                                 0.051      0.428 f
  U12965/Y (OAI21X8MTR)                                  0.068      0.496 r
  U12880/Y (INVX6MTR)                                    0.040      0.536 f
  U12863/Y (NOR2X12MTR)                                  0.063      0.599 r
  U13051/Y (NAND3X12MTR)                                 0.090      0.689 f
  U21996/Y (CLKNAND2X16MTR)                              0.066      0.755 r
  U19153/Y (NAND2X6MTR)                                  0.063      0.818 f
  U16577/Y (CLKNAND2X4MTR)                               0.052      0.870 r
  U11716/Y (INVX4MTR)                                    0.038      0.908 f
  U11270/Y (XNOR2X8MTR)                                  0.077      0.985 f
  U11246/Y (XNOR2X8MTR)                                  0.083      1.068 f
  U11245/Y (INVX5MTR)                                    0.047      1.115 r
  U21036/Y (OAI22X8MTR)                                  0.050      1.165 f
  U16365/Y (OAI21X6MTR)                                  0.082      1.248 r
  U26954/Y (NAND3X3MTR)                                  0.068      1.316 f
  U20641/Y (AOI22X4MTR)                                  0.101      1.416 r
  U19817/Y (AOI2BB1X8MTR)                                0.116      1.533 r
  U23884/Y (OAI21X2MTR)                                  0.069      1.602 f
  U14398/Y (XNOR2X2MTR)                                  0.070      1.672 f
  U22837/Y (NOR2X1MTR)                                   0.054      1.726 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_6_/D (DFFRHQX4MTR)
                                                         0.000      1.726 r
  data arrival time                                                 1.726

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_6_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.726
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.344


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.164      0.164 r
  U28673/Y (NOR2X12MTR)                                  0.066      0.230 f
  U10650/Y (INVX14MTR)                                   0.059      0.290 r
  U13038/Y (INVX12MTR)                                   0.029      0.319 f
  U15066/Y (AOI22X4MTR)                                  0.072      0.391 r
  U15048/Y (OAI2BB1X4MTR)                                0.104      0.495 r
  U10484/Y (NAND2X4MTR)                                  0.047      0.542 f
  U11290/Y (NOR2X6MTR)                                   0.072      0.614 r
  U13028/Y (NAND2X8MTR)                                  0.054      0.669 f
  U29213/Y (CLKNAND2X16MTR)                              0.071      0.740 r
  U14954/Y (CLKNAND2X16MTR)                              0.055      0.795 f
  U15612/Y (INVX8MTR)                                    0.037      0.832 r
  U23847/Y (NOR2X8MTR)                                   0.030      0.862 f
  U12234/Y (NOR2X6MTR)                                   0.051      0.913 r
  U11479/Y (NAND2X4MTR)                                  0.042      0.955 f
  U16436/Y (CLKNAND2X4MTR)                               0.039      0.994 r
  U11630/Y (XOR2X8MTR)                                   0.076      1.070 r
  U22282/Y (OAI2BB2X8MTR)                                0.069      1.139 f
  U20267/Y (OAI21X6MTR)                                  0.073      1.212 r
  U20019/Y (CLKNAND2X4MTR)                               0.055      1.267 f
  U20301/Y (AOI22X4MTR)                                  0.099      1.366 r
  U20699/Y (AOI2BB1X8MTR)                                0.116      1.483 r
  U21464/Y (BUFX4MTR)                                    0.083      1.566 r
  U15610/Y (OAI21X4MTR)                                  0.041      1.607 f
  U25210/Y (XNOR2X2MTR)                                  0.065      1.672 f
  U15362/Y (NOR2X1MTR)                                   0.054      1.725 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_6_/D (DFFRHQX4MTR)
                                                         0.000      1.725 r
  data arrival time                                                 1.725

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_6_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.118      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.725
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.344


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.164      0.164 r
  U28673/Y (NOR2X12MTR)                                  0.066      0.230 f
  U14274/Y (INVX16MTR)                                   0.055      0.285 r
  U10646/Y (BUFX16MTR)                                   0.069      0.354 r
  U10479/Y (NOR2BX2MTR)                                  0.027      0.381 f
  U10456/Y (AOI21X1MTR)                                  0.057      0.438 r
  U16044/Y (OAI2B11X2MTR)                                0.076      0.513 f
  U26040/Y (AOI21X2MTR)                                  0.086      0.599 r
  U28895/Y (NOR2BX4MTR)                                  0.114      0.714 r
  U14081/Y (AOI2B1X8MTR)                                 0.060      0.774 f
  U9904/Y (NAND2BX4MTR)                                  0.100      0.874 f
  U15351/Y (OR3X4MTR)                                    0.128      1.002 f
  U15349/Y (NOR2X6MTR)                                   0.059      1.061 r
  U15348/Y (AOI21X8MTR)                                  0.057      1.118 f
  U29567/Y (INVX8MTR)                                    0.044      1.162 r
  U13404/Y (NOR2X4MTR)                                   0.041      1.203 f
  U13396/Y (NOR2X8MTR)                                   0.073      1.276 r
  U15398/Y (NAND2X8MTR)                                  0.046      1.322 f
  U26258/Y (CLKNAND2X4MTR)                               0.044      1.365 r
  U25939/Y (NAND2X6MTR)                                  0.048      1.414 f
  U26099/Y (AOI21X8MTR)                                  0.080      1.493 r
  U15572/Y (INVX4MTR)                                    0.034      1.527 f
  U14765/Y (OAI21X4MTR)                                  0.032      1.559 r
  U24608/Y (NAND4X4MTR)                                  0.091      1.650 f
  U11584/Y (NOR2X4MTR)                                   0.068      1.718 r
  U29445/Y (NOR2X2MTR)                                   0.033      1.752 f
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/D (DFFRHQX4MTR)
                                                         0.000      1.752 f
  data arrival time                                                 1.752

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.092      1.408
  data required time                                                1.408
  --------------------------------------------------------------------------
  data required time                                                1.408
  data arrival time                                                -1.752
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.344


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13378/Y (INVX16MTR)                                   0.040      0.190 f
  U13354/Y (CLKNAND2X16MTR)                              0.044      0.234 r
  U10651/Y (BUFX20MTR)                                   0.076      0.310 r
  U12782/Y (INVX18MTR)                                   0.034      0.344 f
  U10454/Y (AOI22X4MTR)                                  0.074      0.418 r
  U24053/Y (AOI2B1X4MTR)                                 0.126      0.543 r
  U18260/Y (NAND3X4MTR)                                  0.065      0.609 f
  U15915/Y (NOR2X4MTR)                                   0.078      0.686 r
  U15858/Y (NAND3X4MTR)                                  0.071      0.757 f
  U12499/Y (CLKNAND2X8MTR)                               0.064      0.821 r
  U10903/Y (CLKNAND2X2MTR)                               0.075      0.896 f
  U15702/Y (NOR2X4MTR)                                   0.072      0.969 r
  U17627/Y (AOI2BB1X4MTR)                                0.103      1.072 r
  U22400/Y (AOI2BB1X1MTR)                                0.113      1.185 r
  U23441/Y (OAI21X4MTR)                                  0.073      1.257 f
  U14197/Y (XNOR2X8MTR)                                  0.088      1.346 f
  U10803/Y (NOR2X8MTR)                                   0.060      1.405 r
  U17450/Y (NAND2BX8MTR)                                 0.074      1.479 r
  U12217/Y (OAI2BB1X4MTR)                                0.052      1.531 f
  U14127/Y (AOI2BB1X4MTR)                                0.062      1.593 r
  U20403/Y (NAND3X4MTR)                                  0.068      1.662 f
  U11335/Y (NOR2X4MTR)                                   0.059      1.721 r
  U17349/Y (NOR2X2MTR)                                   0.032      1.752 f
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/D (DFFRHQX4MTR)
                                                         0.000      1.752 f
  data arrival time                                                 1.752

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.091      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.752
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.344


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U20618/Y (MXI2X12MTR)                                  0.085      0.268 r
  U14979/Y (CLKNAND2X16MTR)                              0.067      0.335 f
  U10660/Y (INVX12MTR)                                   0.047      0.381 r
  U14216/Y (CLKNAND2X16MTR)                              0.046      0.427 f
  U10602/Y (INVX2MTR)                                    0.054      0.481 r
  U14172/Y (OAI21X6MTR)                                  0.045      0.526 f
  U15569/Y (OAI2BB1X4MTR)                                0.053      0.579 r
  U14231/Y (NOR2X12MTR)                                  0.038      0.618 f
  U14222/Y (CLKNAND2X16MTR)                              0.055      0.673 r
  U22007/Y (CLKNAND2X16MTR)                              0.055      0.727 f
  U15641/Y (CLKNAND2X16MTR)                              0.043      0.771 r
  U23945/Y (AND2X4MTR)                                   0.123      0.894 r
  U21768/Y (XNOR2X8MTR)                                  0.094      0.987 r
  U21762/Y (XNOR2X8MTR)                                  0.098      1.086 r
  U11503/Y (XOR2X8MTR)                                   0.094      1.180 r
  U14650/Y (XNOR2X8MTR)                                  0.096      1.276 r
  U14639/Y (AOI22X4MTR)                                  0.061      1.338 f
  U20507/Y (AOI2BB1X8MTR)                                0.127      1.464 f
  U20505/Y (OAI21X8MTR)                                  0.080      1.544 r
  U20380/Y (AOI2B1X4MTR)                                 0.058      1.602 f
  U20557/Y (XNOR2X2MTR)                                  0.076      1.678 f
  U11702/Y (NOR2X3MTR)                                   0.056      1.734 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_8_/D (DFFRHQX8MTR)
                                                         0.000      1.734 r
  data arrival time                                                 1.734

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX8MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.110      1.390
  data required time                                                1.390
  --------------------------------------------------------------------------
  data required time                                                1.390
  data arrival time                                                -1.734
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.343


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.164      0.164 r
  U14840/Y (NOR2X12MTR)                                  0.062      0.227 f
  U19095/Y (AND2X1MTR)                                   0.107      0.333 f
  U17063/Y (INVX2MTR)                                    0.044      0.377 r
  U18848/Y (NAND2BX4MTR)                                 0.051      0.428 f
  U12965/Y (OAI21X8MTR)                                  0.068      0.496 r
  U12880/Y (INVX6MTR)                                    0.040      0.536 f
  U12863/Y (NOR2X12MTR)                                  0.063      0.599 r
  U13051/Y (NAND3X12MTR)                                 0.090      0.689 f
  U21999/Y (CLKNAND2X16MTR)                              0.071      0.760 r
  U21378/Y (CLKNAND2X16MTR)                              0.063      0.823 f
  U9965/Y (INVX12MTR)                                    0.047      0.870 r
  U15253/Y (OAI21X6MTR)                                  0.047      0.917 f
  U13088/Y (OAI21X6MTR)                                  0.042      0.959 r
  U20296/Y (XNOR2X8MTR)                                  0.106      1.065 r
  U14261/Y (NAND2X6MTR)                                  0.063      1.129 f
  U13578/Y (NAND2X8MTR)                                  0.057      1.185 r
  U14305/Y (XNOR2X8MTR)                                  0.073      1.258 r
  U11455/Y (XOR2X8MTR)                                   0.103      1.362 r
  U11424/Y (NOR2X6MTR)                                   0.051      1.413 f
  U23975/Y (AOI21X8MTR)                                  0.082      1.495 r
  U14302/Y (OAI21X8MTR)                                  0.062      1.557 f
  U20513/Y (XNOR2X1MTR)                                  0.106      1.662 f
  U22540/Y (NOR2X1MTR)                                   0.061      1.723 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_7_/D (DFFRHQX4MTR)
                                                         0.000      1.723 r
  data arrival time                                                 1.723

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_7_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.723
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.343


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U20618/Y (MXI2X12MTR)                                  0.085      0.268 r
  U14979/Y (CLKNAND2X16MTR)                              0.067      0.335 f
  U10660/Y (INVX12MTR)                                   0.047      0.381 r
  U14216/Y (CLKNAND2X16MTR)                              0.046      0.427 f
  U10602/Y (INVX2MTR)                                    0.054      0.481 r
  U14172/Y (OAI21X6MTR)                                  0.045      0.526 f
  U15569/Y (OAI2BB1X4MTR)                                0.053      0.579 r
  U14231/Y (NOR2X12MTR)                                  0.038      0.618 f
  U14222/Y (CLKNAND2X16MTR)                              0.055      0.673 r
  U11487/Y (CLKNAND2X16MTR)                              0.063      0.736 f
  U12088/Y (CLKNAND2X16MTR)                              0.048      0.784 r
  U10025/Y (INVX4MTR)                                    0.037      0.821 f
  U20519/Y (NOR2X12MTR)                                  0.064      0.885 r
  U23448/Y (XOR2X8MTR)                                   0.091      0.976 r
  U23447/Y (XOR2X8MTR)                                   0.098      1.074 r
  U29306/Y (XNOR2X8MTR)                                  0.104      1.178 r
  U29303/Y (XNOR2X8MTR)                                  0.098      1.276 r
  U20649/Y (AOI22X4MTR)                                  0.067      1.342 f
  U20516/Y (AOI2BB1X8MTR)                                0.115      1.457 f
  U13667/Y (BUFX4MTR)                                    0.075      1.532 f
  U13763/Y (OAI21X3MTR)                                  0.065      1.598 r
  U22839/Y (XNOR2X2MTR)                                  0.077      1.674 r
  U22838/Y (NOR2X1MTR)                                   0.051      1.725 f
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_6_/D (DFFRHQX2MTR)
                                                         0.000      1.725 f
  data arrival time                                                 1.725

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_6_/CK (DFFRHQX2MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.118      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.725
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.342


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13378/Y (INVX16MTR)                                   0.040      0.190 f
  U13354/Y (CLKNAND2X16MTR)                              0.044      0.234 r
  U10651/Y (BUFX20MTR)                                   0.076      0.310 r
  U24032/Y (INVX16MTR)                                   0.027      0.337 f
  U12780/Y (BUFX8MTR)                                    0.064      0.401 f
  U21763/Y (AOI22X1MTR)                                  0.052      0.453 r
  U12051/Y (OAI2BB1X1MTR)                                0.105      0.558 r
  U12094/Y (NAND2X2MTR)                                  0.055      0.613 f
  U17991/Y (NOR2X4MTR)                                   0.068      0.681 r
  U17898/Y (NAND2X4MTR)                                  0.065      0.746 f
  U19335/Y (CLKNAND2X12MTR)                              0.058      0.804 r
  U10150/Y (NAND2X6MTR)                                  0.045      0.849 f
  U19830/Y (CLKNAND2X4MTR)                               0.038      0.887 r
  U10835/Y (INVX4MTR)                                    0.044      0.931 f
  U9882/Y (AOI21X8MTR)                                   0.088      1.018 r
  U28889/Y (NAND2X12MTR)                                 0.060      1.078 f
  U29320/Y (OAI2BB1X4MTR)                                0.092      1.170 f
  U29300/Y (XNOR2X8MTR)                                  0.081      1.251 f
  U14854/Y (NOR2X12MTR)                                  0.069      1.320 r
  U14848/Y (INVX8MTR)                                    0.030      1.350 f
  U9445/Y (NAND2X6MTR)                                   0.039      1.389 r
  U9376/Y (NAND2X6MTR)                                   0.054      1.443 f
  U15370/Y (INVX8MTR)                                    0.036      1.479 r
  U14257/Y (NAND2X8MTR)                                  0.032      1.511 f
  U14165/Y (AOI21X6MTR)                                  0.061      1.572 r
  U24610/Y (NAND4X4MTR)                                  0.077      1.649 f
  U11333/Y (NOR2X4MTR)                                   0.068      1.716 r
  U28709/Y (NOR2X2MTR)                                   0.033      1.749 f
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/D (DFFRHQX4MTR)
                                                         0.000      1.749 f
  data arrival time                                                 1.749

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.092      1.408
  data required time                                                1.408
  --------------------------------------------------------------------------
  data required time                                                1.408
  data arrival time                                                -1.749
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.342


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U20618/Y (MXI2X12MTR)                                  0.085      0.268 r
  U14979/Y (CLKNAND2X16MTR)                              0.067      0.335 f
  U10660/Y (INVX12MTR)                                   0.047      0.381 r
  U14216/Y (CLKNAND2X16MTR)                              0.046      0.427 f
  U21292/Y (INVX14MTR)                                   0.048      0.476 r
  U14315/Y (INVX4MTR)                                    0.032      0.508 f
  U12295/Y (NAND2X1MTR)                                  0.031      0.539 r
  U29270/Y (OAI2B1X4MTR)                                 0.121      0.660 r
  U29267/Y (NOR2X4MTR)                                   0.042      0.702 f
  U15360/Y (NAND2X6MTR)                                  0.042      0.744 r
  U10327/Y (NAND2X6MTR)                                  0.059      0.803 f
  U10648/Y (NAND2X8MTR)                                  0.043      0.846 r
  U11648/Y (OR2X4MTR)                                    0.082      0.928 r
  U12942/Y (NAND2X8MTR)                                  0.051      0.979 f
  U13067/Y (NAND2X12MTR)                                 0.038      1.017 r
  U23424/Y (AOI21X8MTR)                                  0.046      1.063 f
  U23827/Y (XNOR2X8MTR)                                  0.075      1.138 f
  U13060/Y (NOR2X8MTR)                                   0.072      1.210 r
  U12068/Y (NOR2X12MTR)                                  0.038      1.247 f
  U10886/Y (INVX6MTR)                                    0.042      1.290 r
  U16354/Y (NAND2X8MTR)                                  0.046      1.336 f
  U13112/Y (NAND2X4MTR)                                  0.048      1.383 r
  U26431/Y (XNOR2X2MTR)                                  0.075      1.458 r
  U24347/Y (NAND2X4MTR)                                  0.054      1.512 f
  U10739/Y (NOR2X3MTR)                                   0.071      1.583 r
  U12033/Y (OAI211X4MTR)                                 0.072      1.655 f
  U12031/Y (NOR2X1MTR)                                   0.072      1.727 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/D (DFFRHQX8MTR)
                                                         0.000      1.727 r
  data arrival time                                                 1.727

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.114      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.727
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.341


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13378/Y (INVX16MTR)                                   0.040      0.190 f
  U13354/Y (CLKNAND2X16MTR)                              0.044      0.234 r
  U10651/Y (BUFX20MTR)                                   0.076      0.310 r
  U24032/Y (INVX16MTR)                                   0.027      0.337 f
  U12780/Y (BUFX8MTR)                                    0.064      0.401 f
  U21828/Y (AOI22X1MTR)                                  0.059      0.459 r
  U28968/Y (OAI2BB1X4MTR)                                0.104      0.563 r
  U13736/Y (NAND2X4MTR)                                  0.042      0.605 f
  U14013/Y (NOR2X6MTR)                                   0.063      0.668 r
  U15360/Y (NAND2X6MTR)                                  0.061      0.730 f
  U10327/Y (NAND2X6MTR)                                  0.057      0.787 r
  U10648/Y (NAND2X8MTR)                                  0.043      0.829 f
  U11648/Y (OR2X4MTR)                                    0.091      0.920 f
  U12942/Y (NAND2X8MTR)                                  0.044      0.964 r
  U13067/Y (NAND2X12MTR)                                 0.041      1.005 f
  U23424/Y (AOI21X8MTR)                                  0.068      1.073 r
  U23827/Y (XNOR2X8MTR)                                  0.080      1.153 r
  U13060/Y (NOR2X8MTR)                                   0.046      1.199 f
  U12068/Y (NOR2X12MTR)                                  0.061      1.260 r
  U12067/Y (NAND2X8MTR)                                  0.046      1.306 f
  U11252/Y (NAND2X6MTR)                                  0.050      1.357 r
  U13099/Y (NAND2X12MTR)                                 0.042      1.399 f
  U13097/Y (INVX8MTR)                                    0.032      1.431 r
  U13096/Y (XNOR2X8MTR)                                  0.078      1.509 r
  U9268/Y (INVX4MTR)                                     0.036      1.545 f
  U11775/Y (NOR2X4MTR)                                   0.050      1.595 r
  U12957/Y (NAND3X4MTR)                                  0.057      1.652 f
  U12244/Y (NOR2X3MTR)                                   0.063      1.715 r
  U12241/Y (NOR2X2MTR)                                   0.034      1.749 f
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/D (DFFRHQX4MTR)
                                                         0.000      1.749 f
  data arrival time                                                 1.749

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.092      1.408
  data required time                                                1.408
  --------------------------------------------------------------------------
  data required time                                                1.408
  data arrival time                                                -1.749
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.341


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13378/Y (INVX16MTR)                                   0.040      0.190 f
  U13354/Y (CLKNAND2X16MTR)                              0.044      0.234 r
  U10651/Y (BUFX20MTR)                                   0.076      0.310 r
  U12782/Y (INVX18MTR)                                   0.034      0.344 f
  U10454/Y (AOI22X4MTR)                                  0.074      0.418 r
  U24053/Y (AOI2B1X4MTR)                                 0.126      0.543 r
  U18260/Y (NAND3X4MTR)                                  0.065      0.609 f
  U15915/Y (NOR2X4MTR)                                   0.078      0.686 r
  U15858/Y (NAND3X4MTR)                                  0.071      0.757 f
  U12499/Y (CLKNAND2X8MTR)                               0.064      0.821 r
  U10903/Y (CLKNAND2X2MTR)                               0.075      0.896 f
  U15702/Y (NOR2X4MTR)                                   0.072      0.969 r
  U17627/Y (AOI2BB1X4MTR)                                0.103      1.072 r
  U22400/Y (AOI2BB1X1MTR)                                0.113      1.185 r
  U23441/Y (OAI21X4MTR)                                  0.073      1.257 f
  U14197/Y (XNOR2X8MTR)                                  0.088      1.346 f
  U10803/Y (NOR2X8MTR)                                   0.060      1.405 r
  U17450/Y (NAND2BX8MTR)                                 0.074      1.479 r
  U12217/Y (OAI2BB1X4MTR)                                0.052      1.531 f
  U14127/Y (AOI2BB1X4MTR)                                0.062      1.593 r
  U20403/Y (NAND3X4MTR)                                  0.068      1.662 f
  U11335/Y (NOR2X4MTR)                                   0.059      1.721 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/D (DFFRHQX4MTR)
                                                         0.000      1.721 r
  data arrival time                                                 1.721

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.721
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.340


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U17162/Y (NAND2X3MTR)                                  0.056      0.553 r
  U16031/Y (CLKNAND2X4MTR)                               0.058      0.611 f
  U10174/Y (NOR2X2MTR)                                   0.080      0.691 r
  U24898/Y (OAI21X2MTR)                                  0.080      0.771 f
  U29420/Y (AND3X4MTR)                                   0.100      0.871 f
  U10680/Y (NOR2X8MTR)                                   0.067      0.938 r
  U24245/Y (OAI21X3MTR)                                  0.072      1.010 f
  U23625/Y (AOI21X2MTR)                                  0.092      1.102 r
  U20943/Y (XNOR2X2MTR)                                  0.059      1.161 f
  U20919/Y (AOI22X4MTR)                                  0.081      1.242 r
  U14855/Y (NAND2X4MTR)                                  0.051      1.293 f
  U15480/Y (INVX4MTR)                                    0.037      1.331 r
  U24909/Y (NAND3X6MTR)                                  0.056      1.386 f
  U11729/Y (NOR2X8MTR)                                   0.077      1.464 r
  U11732/Y (NAND3X8MTR)                                  0.072      1.536 f
  U12177/Y (NAND2X12MTR)                                 0.069      1.605 r
  U9223/Y (NOR2X4MTR)                                    0.051      1.656 f
  U17139/Y (CLKNAND2X2MTR)                               0.044      1.699 r
  U23873/Y (OAI2BB1X2MTR)                                0.046      1.745 f
  U0_BANK_TOP/vACC_0_reg_3__15_/D (DFFRHQX4MTR)          0.000      1.745 f
  data arrival time                                                 1.745

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_3__15_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.745
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.340


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U14557/Y (BUFX4MTR)                                    0.082      0.225 r
  U28803/Y (NAND3X2MTR)                                  0.077      0.302 f
  U10416/Y (INVX2MTR)                                    0.068      0.369 r
  U18528/Y (OAI2BB1X2MTR)                                0.100      0.470 r
  U28798/Y (NAND3BX4MTR)                                 0.072      0.542 r
  U20851/Y (OAI2BB1X4MTR)                                0.100      0.642 r
  U15943/Y (NAND2BX4MTR)                                 0.080      0.722 r
  U13366/Y (INVX4MTR)                                    0.039      0.761 f
  U23986/Y (NOR2X4MTR)                                   0.057      0.817 r
  U12025/Y (AND2X4MTR)                                   0.106      0.923 r
  U14329/Y (CLKNAND2X2MTR)                               0.051      0.974 f
  U14901/Y (CLKNAND2X4MTR)                               0.052      1.026 r
  U17695/Y (AOI21X2MTR)                                  0.061      1.087 f
  U19130/Y (XOR2X1MTR)                                   0.076      1.163 f
  U26082/Y (AOI22X1MTR)                                  0.091      1.254 r
  U15297/Y (OAI2BB1X4MTR)                                0.067      1.321 f
  U17534/Y (NOR2X2MTR)                                   0.088      1.408 r
  U23837/Y (NAND4X4MTR)                                  0.124      1.532 f
  U23868/Y (CLKNAND2X4MTR)                               0.058      1.589 r
  U29447/Y (OAI2BB1X4MTR)                                0.102      1.692 r
  U29449/Y (OAI22X2MTR)                                  0.046      1.738 f
  U0_BANK_TOP/vACC_0_reg_4__20_/D (DFFRHQX4MTR)          0.000      1.738 f
  data arrival time                                                 1.738

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_4__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.738
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.340


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13378/Y (INVX16MTR)                                   0.040      0.190 f
  U13354/Y (CLKNAND2X16MTR)                              0.044      0.234 r
  U10651/Y (BUFX20MTR)                                   0.076      0.310 r
  U24032/Y (INVX16MTR)                                   0.027      0.337 f
  U12780/Y (BUFX8MTR)                                    0.064      0.401 f
  U21828/Y (AOI22X1MTR)                                  0.059      0.459 r
  U28968/Y (OAI2BB1X4MTR)                                0.104      0.563 r
  U13736/Y (NAND2X4MTR)                                  0.042      0.605 f
  U14013/Y (NOR2X6MTR)                                   0.063      0.668 r
  U15360/Y (NAND2X6MTR)                                  0.061      0.730 f
  U10327/Y (NAND2X6MTR)                                  0.057      0.787 r
  U10648/Y (NAND2X8MTR)                                  0.043      0.829 f
  U11648/Y (OR2X4MTR)                                    0.091      0.920 f
  U12942/Y (NAND2X8MTR)                                  0.044      0.964 r
  U13067/Y (NAND2X12MTR)                                 0.041      1.005 f
  U23424/Y (AOI21X8MTR)                                  0.068      1.073 r
  U23827/Y (XNOR2X8MTR)                                  0.080      1.153 r
  U13060/Y (NOR2X8MTR)                                   0.046      1.199 f
  U12068/Y (NOR2X12MTR)                                  0.061      1.260 r
  U12067/Y (NAND2X8MTR)                                  0.046      1.306 f
  U11252/Y (NAND2X6MTR)                                  0.050      1.357 r
  U13099/Y (NAND2X12MTR)                                 0.042      1.399 f
  U14793/Y (NAND2X8MTR)                                  0.034      1.433 r
  U13677/Y (NAND2X8MTR)                                  0.043      1.476 f
  U16261/Y (CLKNAND2X4MTR)                               0.036      1.512 r
  U10738/Y (NAND2X4MTR)                                  0.043      1.555 f
  U12033/Y (OAI211X4MTR)                                 0.091      1.646 r
  U19522/Y (INVX3MTR)                                    0.036      1.682 f
  U19185/Y (NOR2X3MTR)                                   0.049      1.731 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/D (DFFRHQX8MTR)
                                                         0.000      1.731 r
  data arrival time                                                 1.731

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.109      1.391
  data required time                                                1.391
  --------------------------------------------------------------------------
  data required time                                                1.391
  data arrival time                                                -1.731
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.340


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24079/Y (INVX6MTR)                                    0.041      0.328 f
  U17036/Y (INVX4MTR)                                    0.046      0.374 r
  U10447/Y (INVX4MTR)                                    0.040      0.415 f
  U11615/Y (NOR2X3MTR)                                   0.053      0.467 r
  U23944/Y (AOI21X3MTR)                                  0.035      0.503 f
  U12205/Y (OAI21X4MTR)                                  0.045      0.548 r
  U11670/Y (OAI21X6MTR)                                  0.068      0.616 f
  U12095/Y (NAND2X2MTR)                                  0.040      0.656 r
  U15003/Y (INVX2MTR)                                    0.033      0.688 f
  U17850/Y (CLKNAND2X4MTR)                               0.037      0.725 r
  U15666/Y (INVX2MTR)                                    0.034      0.759 f
  U10805/Y (NOR2X4MTR)                                   0.061      0.820 r
  U12072/Y (NAND2X4MTR)                                  0.056      0.876 f
  U13726/Y (CLKOR2X4MTR)                                 0.101      0.977 f
  U13719/Y (NAND3X2MTR)                                  0.044      1.021 r
  U10736/Y (AOI21X1MTR)                                  0.083      1.103 f
  U10975/Y (XNOR2X1MTR)                                  0.089      1.192 f
  U9447/Y (CLKNAND2X2MTR)                                0.053      1.245 r
  U17485/Y (NAND3X4MTR)                                  0.067      1.312 f
  U26499/Y (NOR2X3MTR)                                   0.080      1.392 r
  U15410/Y (NAND2X4MTR)                                  0.045      1.437 f
  U15408/Y (INVX4MTR)                                    0.038      1.475 r
  U12106/Y (NAND3X8MTR)                                  0.056      1.531 f
  U10776/Y (NAND2X4MTR)                                  0.049      1.580 r
  U15730/Y (AOI21X6MTR)                                  0.051      1.630 f
  U12134/Y (NAND2X1MTR)                                  0.040      1.670 r
  U25100/Y (OAI211X2MTR)                                 0.066      1.736 f
  U0_BANK_TOP/vACC_0_reg_6__18_/D (DFFRHQX4MTR)          0.000      1.736 f
  data arrival time                                                 1.736

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_6__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.104      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.736
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.340


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.164      0.164 r
  U28673/Y (NOR2X12MTR)                                  0.066      0.230 f
  U14274/Y (INVX16MTR)                                   0.055      0.285 r
  U10646/Y (BUFX16MTR)                                   0.069      0.354 r
  U10479/Y (NOR2BX2MTR)                                  0.027      0.381 f
  U10456/Y (AOI21X1MTR)                                  0.057      0.438 r
  U16044/Y (OAI2B11X2MTR)                                0.076      0.513 f
  U26040/Y (AOI21X2MTR)                                  0.086      0.599 r
  U28895/Y (NOR2BX4MTR)                                  0.114      0.714 r
  U14081/Y (AOI2B1X8MTR)                                 0.060      0.774 f
  U9904/Y (NAND2BX4MTR)                                  0.100      0.874 f
  U15351/Y (OR3X4MTR)                                    0.128      1.002 f
  U15349/Y (NOR2X6MTR)                                   0.059      1.061 r
  U15348/Y (AOI21X8MTR)                                  0.057      1.118 f
  U29567/Y (INVX8MTR)                                    0.044      1.162 r
  U13404/Y (NOR2X4MTR)                                   0.041      1.203 f
  U13396/Y (NOR2X8MTR)                                   0.073      1.276 r
  U15398/Y (NAND2X8MTR)                                  0.046      1.322 f
  U26258/Y (CLKNAND2X4MTR)                               0.044      1.365 r
  U25939/Y (NAND2X6MTR)                                  0.048      1.414 f
  U26099/Y (AOI21X8MTR)                                  0.080      1.493 r
  U15572/Y (INVX4MTR)                                    0.034      1.527 f
  U14765/Y (OAI21X4MTR)                                  0.032      1.559 r
  U24608/Y (NAND4X4MTR)                                  0.091      1.650 f
  U11584/Y (NOR2X4MTR)                                   0.068      1.718 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/D (DFFRHQX4MTR)
                                                         0.000      1.718 r
  data arrival time                                                 1.718

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.718
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.340


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U14557/Y (BUFX4MTR)                                    0.082      0.225 r
  U28803/Y (NAND3X2MTR)                                  0.077      0.302 f
  U10416/Y (INVX2MTR)                                    0.068      0.369 r
  U18528/Y (OAI2BB1X2MTR)                                0.100      0.470 r
  U28798/Y (NAND3BX4MTR)                                 0.072      0.542 r
  U20851/Y (OAI2BB1X4MTR)                                0.100      0.642 r
  U15943/Y (NAND2BX4MTR)                                 0.080      0.722 r
  U13366/Y (INVX4MTR)                                    0.039      0.761 f
  U23986/Y (NOR2X4MTR)                                   0.057      0.817 r
  U12025/Y (AND2X4MTR)                                   0.106      0.923 r
  U14329/Y (CLKNAND2X2MTR)                               0.051      0.974 f
  U14901/Y (CLKNAND2X4MTR)                               0.052      1.026 r
  U17695/Y (AOI21X2MTR)                                  0.061      1.087 f
  U19130/Y (XOR2X1MTR)                                   0.076      1.163 f
  U26082/Y (AOI22X1MTR)                                  0.091      1.254 r
  U15297/Y (OAI2BB1X4MTR)                                0.067      1.321 f
  U17534/Y (NOR2X2MTR)                                   0.088      1.408 r
  U23837/Y (NAND4X4MTR)                                  0.124      1.532 f
  U23868/Y (CLKNAND2X4MTR)                               0.058      1.589 r
  U29447/Y (OAI2BB1X4MTR)                                0.102      1.692 r
  U29448/Y (OAI22X2MTR)                                  0.046      1.738 f
  U0_BANK_TOP/vACC_1_reg_4__20_/D (DFFRHQX4MTR)          0.000      1.738 f
  data arrival time                                                 1.738

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_4__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.738
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.340


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U14557/Y (BUFX4MTR)                                    0.082      0.225 r
  U28803/Y (NAND3X2MTR)                                  0.077      0.302 f
  U10416/Y (INVX2MTR)                                    0.068      0.369 r
  U18528/Y (OAI2BB1X2MTR)                                0.100      0.470 r
  U28798/Y (NAND3BX4MTR)                                 0.072      0.542 r
  U20851/Y (OAI2BB1X4MTR)                                0.100      0.642 r
  U15943/Y (NAND2BX4MTR)                                 0.080      0.722 r
  U13366/Y (INVX4MTR)                                    0.039      0.761 f
  U23986/Y (NOR2X4MTR)                                   0.057      0.817 r
  U12025/Y (AND2X4MTR)                                   0.106      0.923 r
  U14329/Y (CLKNAND2X2MTR)                               0.051      0.974 f
  U14901/Y (CLKNAND2X4MTR)                               0.052      1.026 r
  U17695/Y (AOI21X2MTR)                                  0.061      1.087 f
  U19130/Y (XOR2X1MTR)                                   0.076      1.163 f
  U26082/Y (AOI22X1MTR)                                  0.091      1.254 r
  U15297/Y (OAI2BB1X4MTR)                                0.067      1.321 f
  U17534/Y (NOR2X2MTR)                                   0.088      1.408 r
  U23837/Y (NAND4X4MTR)                                  0.124      1.532 f
  U23868/Y (CLKNAND2X4MTR)                               0.058      1.589 r
  U29447/Y (OAI2BB1X4MTR)                                0.102      1.692 r
  U29450/Y (OAI22X2MTR)                                  0.046      1.738 f
  U0_BANK_TOP/vACC_3_reg_4__20_/D (DFFRHQX4MTR)          0.000      1.738 f
  data arrival time                                                 1.738

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_4__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.738
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.340


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U17039/Y (INVX8MTR)                                    0.047      0.314 r
  U12158/Y (INVX6MTR)                                    0.038      0.352 f
  U10861/Y (AOI22X1MTR)                                  0.060      0.412 r
  U26089/Y (OAI211X2MTR)                                 0.088      0.501 f
  U18393/Y (CLKNAND2X2MTR)                               0.062      0.563 r
  U15135/Y (CLKNAND2X4MTR)                               0.070      0.633 f
  U13375/Y (NOR2X4MTR)                                   0.082      0.715 r
  U12609/Y (OAI21X4MTR)                                  0.064      0.779 f
  U12086/Y (AOI21X2MTR)                                  0.114      0.894 r
  U10797/Y (OAI21X6MTR)                                  0.082      0.975 f
  U11511/Y (INVX2MTR)                                    0.046      1.022 r
  U11512/Y (INVX2MTR)                                    0.036      1.058 f
  U19254/Y (XNOR2X1MTR)                                  0.064      1.122 f
  U20750/Y (AOI22X1MTR)                                  0.075      1.198 r
  U20715/Y (OAI2BB1X2MTR)                                0.072      1.269 f
  U15514/Y (NOR2X1MTR)                                   0.077      1.346 r
  U25134/Y (NAND4X4MTR)                                  0.072      1.418 f
  U15776/Y (NOR2X3MTR)                                   0.074      1.492 r
  U16356/Y (NAND2X4MTR)                                  0.067      1.559 f
  U23817/Y (OAI2BB1X4MTR)                                0.088      1.648 f
  U23987/Y (CLKNAND2X4MTR)                               0.042      1.690 r
  U26861/Y (OAI21X2MTR)                                  0.051      1.741 f
  U0_BANK_TOP/vACC_0_reg_0__16_/D (DFFRHQX4MTR)          0.000      1.741 f
  data arrival time                                                 1.741

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_0__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.741
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.339


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U14557/Y (BUFX4MTR)                                    0.082      0.225 r
  U28803/Y (NAND3X2MTR)                                  0.077      0.302 f
  U10416/Y (INVX2MTR)                                    0.068      0.369 r
  U18528/Y (OAI2BB1X2MTR)                                0.100      0.470 r
  U28798/Y (NAND3BX4MTR)                                 0.072      0.542 r
  U20851/Y (OAI2BB1X4MTR)                                0.100      0.642 r
  U15943/Y (NAND2BX4MTR)                                 0.080      0.722 r
  U13366/Y (INVX4MTR)                                    0.039      0.761 f
  U23986/Y (NOR2X4MTR)                                   0.057      0.817 r
  U12025/Y (AND2X4MTR)                                   0.106      0.923 r
  U14329/Y (CLKNAND2X2MTR)                               0.051      0.974 f
  U14901/Y (CLKNAND2X4MTR)                               0.052      1.026 r
  U17695/Y (AOI21X2MTR)                                  0.061      1.087 f
  U19130/Y (XOR2X1MTR)                                   0.076      1.163 f
  U26082/Y (AOI22X1MTR)                                  0.091      1.254 r
  U15297/Y (OAI2BB1X4MTR)                                0.067      1.321 f
  U17534/Y (NOR2X2MTR)                                   0.088      1.408 r
  U23837/Y (NAND4X4MTR)                                  0.124      1.532 f
  U23868/Y (CLKNAND2X4MTR)                               0.058      1.589 r
  U29447/Y (OAI2BB1X4MTR)                                0.102      1.692 r
  U29451/Y (OAI22X2MTR)                                  0.046      1.738 f
  U0_BANK_TOP/vACC_2_reg_4__20_/D (DFFRHQX4MTR)          0.000      1.738 f
  data arrival time                                                 1.738

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_4__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.101      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.738
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.339


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.164      0.164 r
  U14840/Y (NOR2X12MTR)                                  0.062      0.227 f
  U19095/Y (AND2X1MTR)                                   0.107      0.333 f
  U17063/Y (INVX2MTR)                                    0.044      0.377 r
  U18848/Y (NAND2BX4MTR)                                 0.051      0.428 f
  U12965/Y (OAI21X8MTR)                                  0.068      0.496 r
  U12880/Y (INVX6MTR)                                    0.040      0.536 f
  U12863/Y (NOR2X12MTR)                                  0.063      0.599 r
  U13051/Y (NAND3X12MTR)                                 0.090      0.689 f
  U21999/Y (CLKNAND2X16MTR)                              0.071      0.760 r
  U13788/Y (CLKNAND2X16MTR)                              0.062      0.822 f
  U23477/Y (AND2X4MTR)                                   0.096      0.918 f
  U23890/Y (XOR2X8MTR)                                   0.073      0.991 f
  U23888/Y (XOR2X8MTR)                                   0.084      1.075 f
  U17755/Y (NAND2BX4MTR)                                 0.054      1.129 r
  U9426/Y (OAI2BB1X4MTR)                                 0.095      1.225 r
  U23894/Y (NAND3X4MTR)                                  0.065      1.290 f
  U28691/Y (AOI22X4MTR)                                  0.087      1.377 r
  U20481/Y (AOI2BB1X8MTR)                                0.110      1.487 r
  U22352/Y (OAI21X1MTR)                                  0.092      1.579 f
  U14949/Y (XNOR2X2MTR)                                  0.084      1.663 f
  U12323/Y (NOR2X1MTR)                                   0.055      1.718 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_6_/D (DFFRHQX2MTR)
                                                         0.000      1.718 r
  data arrival time                                                 1.718

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_6_/CK (DFFRHQX2MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.718
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.339


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13378/Y (INVX16MTR)                                   0.040      0.190 f
  U13354/Y (CLKNAND2X16MTR)                              0.044      0.234 r
  U10651/Y (BUFX20MTR)                                   0.076      0.310 r
  U12782/Y (INVX18MTR)                                   0.034      0.344 f
  U10454/Y (AOI22X4MTR)                                  0.074      0.418 r
  U24053/Y (AOI2B1X4MTR)                                 0.126      0.543 r
  U18260/Y (NAND3X4MTR)                                  0.065      0.609 f
  U15915/Y (NOR2X4MTR)                                   0.078      0.686 r
  U15858/Y (NAND3X4MTR)                                  0.071      0.757 f
  U12499/Y (CLKNAND2X8MTR)                               0.064      0.821 r
  U10903/Y (CLKNAND2X2MTR)                               0.075      0.896 f
  U15702/Y (NOR2X4MTR)                                   0.072      0.969 r
  U17627/Y (AOI2BB1X4MTR)                                0.103      1.072 r
  U22400/Y (AOI2BB1X1MTR)                                0.113      1.185 r
  U23441/Y (OAI21X4MTR)                                  0.073      1.257 f
  U14197/Y (XNOR2X8MTR)                                  0.088      1.346 f
  U10803/Y (NOR2X8MTR)                                   0.060      1.405 r
  U17450/Y (NAND2BX8MTR)                                 0.074      1.479 r
  U12217/Y (OAI2BB1X4MTR)                                0.052      1.531 f
  U14127/Y (AOI2BB1X4MTR)                                0.062      1.593 r
  U20403/Y (NAND3X4MTR)                                  0.068      1.662 f
  U23892/Y (NOR2X1MTR)                                   0.058      1.720 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/D (DFFRHQX4MTR)
                                                         0.000      1.720 r
  data arrival time                                                 1.720

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.720
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.339


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U17162/Y (NAND2X3MTR)                                  0.056      0.553 r
  U16031/Y (CLKNAND2X4MTR)                               0.058      0.611 f
  U10174/Y (NOR2X2MTR)                                   0.080      0.691 r
  U24898/Y (OAI21X2MTR)                                  0.080      0.771 f
  U29420/Y (AND3X4MTR)                                   0.100      0.871 f
  U10680/Y (NOR2X8MTR)                                   0.067      0.938 r
  U24245/Y (OAI21X3MTR)                                  0.072      1.010 f
  U23625/Y (AOI21X2MTR)                                  0.092      1.102 r
  U20943/Y (XNOR2X2MTR)                                  0.059      1.161 f
  U20919/Y (AOI22X4MTR)                                  0.081      1.242 r
  U14855/Y (NAND2X4MTR)                                  0.051      1.293 f
  U15480/Y (INVX4MTR)                                    0.037      1.331 r
  U24909/Y (NAND3X6MTR)                                  0.056      1.386 f
  U11729/Y (NOR2X8MTR)                                   0.077      1.464 r
  U11732/Y (NAND3X8MTR)                                  0.072      1.536 f
  U12177/Y (NAND2X12MTR)                                 0.069      1.605 r
  U23953/Y (NAND2X4MTR)                                  0.044      1.649 f
  U17405/Y (CLKNAND2X4MTR)                               0.043      1.693 r
  U27032/Y (OAI21X2MTR)                                  0.049      1.741 f
  U0_BANK_TOP/vACC_0_reg_3__17_/D (DFFRHQX4MTR)          0.000      1.741 f
  data arrival time                                                 1.741

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_3__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.741
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.339


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13378/Y (INVX16MTR)                                   0.040      0.190 f
  U28673/Y (NOR2X12MTR)                                  0.094      0.283 r
  U14274/Y (INVX16MTR)                                   0.057      0.340 f
  U13005/Y (INVX8MTR)                                    0.059      0.399 r
  U10496/Y (CLKNAND2X2MTR)                               0.054      0.452 f
  U12473/Y (OAI21X3MTR)                                  0.043      0.495 r
  U11886/Y (INVX4MTR)                                    0.036      0.531 f
  U12460/Y (AOI2B1X4MTR)                                 0.065      0.596 r
  U12502/Y (NOR2X3MTR)                                   0.038      0.634 f
  U26488/Y (AND4X8MTR)                                   0.097      0.731 f
  U14265/Y (NAND3X12MTR)                                 0.042      0.773 r
  U12101/Y (NAND2X8MTR)                                  0.054      0.827 f
  U9960/Y (NAND2X4MTR)                                   0.062      0.889 r
  U12446/Y (NOR2X8MTR)                                   0.036      0.925 f
  U20272/Y (NOR2X4MTR)                                   0.077      1.002 r
  U20790/Y (AOI21X8MTR)                                  0.078      1.080 f
  U10774/Y (OAI21X8MTR)                                  0.079      1.159 r
  U24211/Y (XNOR2X8MTR)                                  0.093      1.252 r
  U18851/Y (NAND2BX8MTR)                                 0.093      1.345 r
  U13687/Y (NAND3X4MTR)                                  0.048      1.393 f
  U14719/Y (XNOR2X2MTR)                                  0.079      1.472 f
  U15389/Y (INVX1MTR)                                    0.044      1.515 r
  U16301/Y (NAND2X2MTR)                                  0.051      1.566 f
  U15016/Y (NOR2X4MTR)                                   0.063      1.628 r
  U15014/Y (NAND2X4MTR)                                  0.042      1.670 f
  U22539/Y (NOR2X1MTR)                                   0.050      1.721 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/D (DFFRHQX4MTR)
                                                         0.000      1.721 r
  data arrival time                                                 1.721

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.118      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.721
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.339


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U14557/Y (BUFX4MTR)                                    0.082      0.225 r
  U28803/Y (NAND3X2MTR)                                  0.077      0.302 f
  U10416/Y (INVX2MTR)                                    0.068      0.369 r
  U18528/Y (OAI2BB1X2MTR)                                0.100      0.470 r
  U28798/Y (NAND3BX4MTR)                                 0.072      0.542 r
  U20851/Y (OAI2BB1X4MTR)                                0.100      0.642 r
  U15943/Y (NAND2BX4MTR)                                 0.080      0.722 r
  U13366/Y (INVX4MTR)                                    0.039      0.761 f
  U23986/Y (NOR2X4MTR)                                   0.057      0.817 r
  U12025/Y (AND2X4MTR)                                   0.106      0.923 r
  U14329/Y (CLKNAND2X2MTR)                               0.051      0.974 f
  U14901/Y (CLKNAND2X4MTR)                               0.052      1.026 r
  U17695/Y (AOI21X2MTR)                                  0.061      1.087 f
  U19130/Y (XOR2X1MTR)                                   0.076      1.163 f
  U26082/Y (AOI22X1MTR)                                  0.091      1.254 r
  U15297/Y (OAI2BB1X4MTR)                                0.067      1.321 f
  U17534/Y (NOR2X2MTR)                                   0.088      1.408 r
  U23837/Y (NAND4X4MTR)                                  0.124      1.532 f
  U23903/Y (NAND2X1MTR)                                  0.059      1.591 r
  U18765/Y (NAND2X2MTR)                                  0.053      1.644 f
  U11796/Y (CLKNAND2X4MTR)                               0.047      1.691 r
  U15344/Y (OAI21X2MTR)                                  0.050      1.742 f
  U0_BANK_TOP/vACC_3_reg_4__16_/D (DFFRHQX4MTR)          0.000      1.742 f
  data arrival time                                                 1.742

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_4__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.742
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.339


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U14557/Y (BUFX4MTR)                                    0.082      0.225 r
  U28803/Y (NAND3X2MTR)                                  0.077      0.302 f
  U10416/Y (INVX2MTR)                                    0.068      0.369 r
  U18528/Y (OAI2BB1X2MTR)                                0.100      0.470 r
  U28798/Y (NAND3BX4MTR)                                 0.072      0.542 r
  U20851/Y (OAI2BB1X4MTR)                                0.100      0.642 r
  U15943/Y (NAND2BX4MTR)                                 0.080      0.722 r
  U13366/Y (INVX4MTR)                                    0.039      0.761 f
  U23986/Y (NOR2X4MTR)                                   0.057      0.817 r
  U12025/Y (AND2X4MTR)                                   0.106      0.923 r
  U14329/Y (CLKNAND2X2MTR)                               0.051      0.974 f
  U14901/Y (CLKNAND2X4MTR)                               0.052      1.026 r
  U17695/Y (AOI21X2MTR)                                  0.061      1.087 f
  U19130/Y (XOR2X1MTR)                                   0.076      1.163 f
  U26082/Y (AOI22X1MTR)                                  0.091      1.254 r
  U15297/Y (OAI2BB1X4MTR)                                0.067      1.321 f
  U17534/Y (NOR2X2MTR)                                   0.088      1.408 r
  U23837/Y (NAND4X4MTR)                                  0.124      1.532 f
  U23903/Y (NAND2X1MTR)                                  0.059      1.591 r
  U18765/Y (NAND2X2MTR)                                  0.053      1.644 f
  U11796/Y (CLKNAND2X4MTR)                               0.047      1.691 r
  U15345/Y (OAI21X2MTR)                                  0.050      1.742 f
  U0_BANK_TOP/vACC_0_reg_4__16_/D (DFFRHQX4MTR)          0.000      1.742 f
  data arrival time                                                 1.742

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_4__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.742
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.339


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U25642/Y (BUFX8MTR)                                    0.082      0.369 r
  U17040/Y (INVX4MTR)                                    0.043      0.412 f
  U13545/Y (OAI22X2MTR)                                  0.084      0.496 r
  U16073/Y (OAI21X2MTR)                                  0.081      0.577 f
  U13386/Y (NAND2X3MTR)                                  0.059      0.636 r
  U25459/Y (NAND2X2MTR)                                  0.072      0.708 f
  U25456/Y (OAI21X6MTR)                                  0.105      0.813 r
  U12041/Y (AOI21X8MTR)                                  0.073      0.885 f
  U11647/Y (OAI21X3MTR)                                  0.098      0.983 r
  U26552/Y (AOI21X2MTR)                                  0.069      1.052 f
  U17561/Y (XOR2X1MTR)                                   0.080      1.133 f
  U26712/Y (AOI22X1MTR)                                  0.097      1.229 r
  U17355/Y (OAI2BB1X2MTR)                                0.078      1.308 f
  U15763/Y (NOR2X2MTR)                                   0.095      1.403 r
  U17406/Y (NAND4X4MTR)                                  0.124      1.526 f
  U26218/Y (CLKNAND2X4MTR)                               0.065      1.591 r
  U15274/Y (NAND2X4MTR)                                  0.044      1.635 f
  U20734/Y (OAI2B1X4MTR)                                 0.043      1.678 r
  U29132/Y (OAI22X2MTR)                                  0.059      1.737 f
  U0_BANK_TOP/vACC_1_reg_2__20_/D (DFFRHQX4MTR)          0.000      1.737 f
  data arrival time                                                 1.737

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_2__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.737
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.339


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U17162/Y (NAND2X3MTR)                                  0.056      0.553 r
  U16031/Y (CLKNAND2X4MTR)                               0.058      0.611 f
  U10174/Y (NOR2X2MTR)                                   0.080      0.691 r
  U24898/Y (OAI21X2MTR)                                  0.080      0.771 f
  U29420/Y (AND3X4MTR)                                   0.100      0.871 f
  U10680/Y (NOR2X8MTR)                                   0.067      0.938 r
  U24245/Y (OAI21X3MTR)                                  0.072      1.010 f
  U23625/Y (AOI21X2MTR)                                  0.092      1.102 r
  U20943/Y (XNOR2X2MTR)                                  0.059      1.161 f
  U20919/Y (AOI22X4MTR)                                  0.081      1.242 r
  U14855/Y (NAND2X4MTR)                                  0.051      1.293 f
  U15480/Y (INVX4MTR)                                    0.037      1.331 r
  U24909/Y (NAND3X6MTR)                                  0.056      1.386 f
  U11729/Y (NOR2X8MTR)                                   0.077      1.464 r
  U11732/Y (NAND3X8MTR)                                  0.072      1.536 f
  U12177/Y (NAND2X12MTR)                                 0.069      1.605 r
  U23953/Y (NAND2X4MTR)                                  0.044      1.649 f
  U17405/Y (CLKNAND2X4MTR)                               0.043      1.693 r
  U27033/Y (OAI21X2MTR)                                  0.049      1.741 f
  U0_BANK_TOP/vACC_2_reg_3__17_/D (DFFRHQX4MTR)          0.000      1.741 f
  data arrival time                                                 1.741

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_3__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.741
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.339


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.164      0.164 r
  U28673/Y (NOR2X12MTR)                                  0.066      0.230 f
  U14274/Y (INVX16MTR)                                   0.055      0.285 r
  U10646/Y (BUFX16MTR)                                   0.069      0.354 r
  U10479/Y (NOR2BX2MTR)                                  0.027      0.381 f
  U10456/Y (AOI21X1MTR)                                  0.057      0.438 r
  U16044/Y (OAI2B11X2MTR)                                0.076      0.513 f
  U26040/Y (AOI21X2MTR)                                  0.086      0.599 r
  U28895/Y (NOR2BX4MTR)                                  0.114      0.714 r
  U14081/Y (AOI2B1X8MTR)                                 0.060      0.774 f
  U9904/Y (NAND2BX4MTR)                                  0.100      0.874 f
  U15351/Y (OR3X4MTR)                                    0.128      1.002 f
  U15349/Y (NOR2X6MTR)                                   0.059      1.061 r
  U15348/Y (AOI21X8MTR)                                  0.057      1.118 f
  U9475/Y (BUFX8MTR)                                     0.084      1.202 f
  U11394/Y (AOI21X6MTR)                                  0.064      1.266 r
  U11395/Y (OAI22X4MTR)                                  0.058      1.324 f
  U16362/Y (NOR2X6MTR)                                   0.071      1.394 r
  U10666/Y (INVX3MTR)                                    0.046      1.441 f
  U11392/Y (AOI21X4MTR)                                  0.075      1.516 r
  U23880/Y (NAND3BX4MTR)                                 0.075      1.591 f
  U28946/Y (NOR2X4MTR)                                   0.057      1.648 r
  U24268/Y (NOR2BX4MTR)                                  0.083      1.731 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/D (DFFRHQX8MTR)
                                                         0.000      1.731 r
  data arrival time                                                 1.731

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.108      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.731
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.339


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U14557/Y (BUFX4MTR)                                    0.082      0.225 r
  U28803/Y (NAND3X2MTR)                                  0.077      0.302 f
  U10416/Y (INVX2MTR)                                    0.068      0.369 r
  U18528/Y (OAI2BB1X2MTR)                                0.100      0.470 r
  U28798/Y (NAND3BX4MTR)                                 0.072      0.542 r
  U20851/Y (OAI2BB1X4MTR)                                0.100      0.642 r
  U15943/Y (NAND2BX4MTR)                                 0.080      0.722 r
  U13366/Y (INVX4MTR)                                    0.039      0.761 f
  U23986/Y (NOR2X4MTR)                                   0.057      0.817 r
  U12025/Y (AND2X4MTR)                                   0.106      0.923 r
  U14329/Y (CLKNAND2X2MTR)                               0.051      0.974 f
  U14901/Y (CLKNAND2X4MTR)                               0.052      1.026 r
  U17695/Y (AOI21X2MTR)                                  0.061      1.087 f
  U19130/Y (XOR2X1MTR)                                   0.076      1.163 f
  U26082/Y (AOI22X1MTR)                                  0.091      1.254 r
  U15297/Y (OAI2BB1X4MTR)                                0.067      1.321 f
  U17534/Y (NOR2X2MTR)                                   0.088      1.408 r
  U23837/Y (NAND4X4MTR)                                  0.124      1.532 f
  U23903/Y (NAND2X1MTR)                                  0.059      1.591 r
  U18765/Y (NAND2X2MTR)                                  0.053      1.644 f
  U11796/Y (CLKNAND2X4MTR)                               0.047      1.691 r
  U26799/Y (OAI21X2MTR)                                  0.050      1.742 f
  U0_BANK_TOP/vACC_1_reg_4__16_/D (DFFRHQX4MTR)          0.000      1.742 f
  data arrival time                                                 1.742

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_4__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.742
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.339


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U14557/Y (BUFX4MTR)                                    0.082      0.225 r
  U28803/Y (NAND3X2MTR)                                  0.077      0.302 f
  U10416/Y (INVX2MTR)                                    0.068      0.369 r
  U18528/Y (OAI2BB1X2MTR)                                0.100      0.470 r
  U28798/Y (NAND3BX4MTR)                                 0.072      0.542 r
  U20851/Y (OAI2BB1X4MTR)                                0.100      0.642 r
  U15943/Y (NAND2BX4MTR)                                 0.080      0.722 r
  U13366/Y (INVX4MTR)                                    0.039      0.761 f
  U23986/Y (NOR2X4MTR)                                   0.057      0.817 r
  U12025/Y (AND2X4MTR)                                   0.106      0.923 r
  U14329/Y (CLKNAND2X2MTR)                               0.051      0.974 f
  U14901/Y (CLKNAND2X4MTR)                               0.052      1.026 r
  U17695/Y (AOI21X2MTR)                                  0.061      1.087 f
  U19130/Y (XOR2X1MTR)                                   0.076      1.163 f
  U26082/Y (AOI22X1MTR)                                  0.091      1.254 r
  U15297/Y (OAI2BB1X4MTR)                                0.067      1.321 f
  U17534/Y (NOR2X2MTR)                                   0.088      1.408 r
  U23837/Y (NAND4X4MTR)                                  0.124      1.532 f
  U23903/Y (NAND2X1MTR)                                  0.059      1.591 r
  U18765/Y (NAND2X2MTR)                                  0.053      1.644 f
  U11796/Y (CLKNAND2X4MTR)                               0.047      1.691 r
  U26798/Y (OAI21X2MTR)                                  0.050      1.742 f
  U0_BANK_TOP/vACC_2_reg_4__16_/D (DFFRHQX4MTR)          0.000      1.742 f
  data arrival time                                                 1.742

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_4__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.742
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.339


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U25642/Y (BUFX8MTR)                                    0.082      0.369 r
  U17040/Y (INVX4MTR)                                    0.043      0.412 f
  U13545/Y (OAI22X2MTR)                                  0.084      0.496 r
  U16073/Y (OAI21X2MTR)                                  0.081      0.577 f
  U13386/Y (NAND2X3MTR)                                  0.059      0.636 r
  U25459/Y (NAND2X2MTR)                                  0.072      0.708 f
  U25456/Y (OAI21X6MTR)                                  0.105      0.813 r
  U12041/Y (AOI21X8MTR)                                  0.073      0.885 f
  U11647/Y (OAI21X3MTR)                                  0.098      0.983 r
  U26552/Y (AOI21X2MTR)                                  0.069      1.052 f
  U17561/Y (XOR2X1MTR)                                   0.080      1.133 f
  U26712/Y (AOI22X1MTR)                                  0.097      1.229 r
  U17355/Y (OAI2BB1X2MTR)                                0.078      1.308 f
  U15763/Y (NOR2X2MTR)                                   0.095      1.403 r
  U17406/Y (NAND4X4MTR)                                  0.124      1.526 f
  U26218/Y (CLKNAND2X4MTR)                               0.065      1.591 r
  U15274/Y (NAND2X4MTR)                                  0.044      1.635 f
  U20734/Y (OAI2B1X4MTR)                                 0.043      1.678 r
  U29130/Y (OAI22X2MTR)                                  0.059      1.737 f
  U0_BANK_TOP/vACC_3_reg_2__20_/D (DFFRHQX4MTR)          0.000      1.737 f
  data arrival time                                                 1.737

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_2__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.737
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.339


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.164      0.164 r
  U28673/Y (NOR2X12MTR)                                  0.066      0.230 f
  U14274/Y (INVX16MTR)                                   0.055      0.285 r
  U10646/Y (BUFX16MTR)                                   0.069      0.354 r
  U10479/Y (NOR2BX2MTR)                                  0.027      0.381 f
  U10456/Y (AOI21X1MTR)                                  0.057      0.438 r
  U16044/Y (OAI2B11X2MTR)                                0.076      0.513 f
  U26040/Y (AOI21X2MTR)                                  0.086      0.599 r
  U28895/Y (NOR2BX4MTR)                                  0.114      0.714 r
  U14081/Y (AOI2B1X8MTR)                                 0.060      0.774 f
  U9904/Y (NAND2BX4MTR)                                  0.100      0.874 f
  U15351/Y (OR3X4MTR)                                    0.128      1.002 f
  U15349/Y (NOR2X6MTR)                                   0.059      1.061 r
  U15348/Y (AOI21X8MTR)                                  0.057      1.118 f
  U29567/Y (INVX8MTR)                                    0.044      1.162 r
  U13404/Y (NOR2X4MTR)                                   0.041      1.203 f
  U13396/Y (NOR2X8MTR)                                   0.073      1.276 r
  U15398/Y (NAND2X8MTR)                                  0.046      1.322 f
  U26258/Y (CLKNAND2X4MTR)                               0.044      1.365 r
  U25939/Y (NAND2X6MTR)                                  0.048      1.414 f
  U26099/Y (AOI21X8MTR)                                  0.080      1.493 r
  U15572/Y (INVX4MTR)                                    0.034      1.527 f
  U14765/Y (OAI21X4MTR)                                  0.032      1.559 r
  U24608/Y (NAND4X4MTR)                                  0.091      1.650 f
  U21613/Y (NOR2X1MTR)                                   0.067      1.718 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/D (DFFRHQX4MTR)
                                                         0.000      1.718 r
  data arrival time                                                 1.718

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.718
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.339


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13378/Y (INVX16MTR)                                   0.040      0.190 f
  U28673/Y (NOR2X12MTR)                                  0.094      0.283 r
  U14274/Y (INVX16MTR)                                   0.057      0.340 f
  U13005/Y (INVX8MTR)                                    0.059      0.399 r
  U10496/Y (CLKNAND2X2MTR)                               0.054      0.452 f
  U12473/Y (OAI21X3MTR)                                  0.043      0.495 r
  U11886/Y (INVX4MTR)                                    0.036      0.531 f
  U12460/Y (AOI2B1X4MTR)                                 0.065      0.596 r
  U12502/Y (NOR2X3MTR)                                   0.038      0.634 f
  U26488/Y (AND4X8MTR)                                   0.097      0.731 f
  U14265/Y (NAND3X12MTR)                                 0.042      0.773 r
  U12101/Y (NAND2X8MTR)                                  0.054      0.827 f
  U9960/Y (NAND2X4MTR)                                   0.062      0.889 r
  U12446/Y (NOR2X8MTR)                                   0.036      0.925 f
  U20272/Y (NOR2X4MTR)                                   0.077      1.002 r
  U20790/Y (AOI21X8MTR)                                  0.078      1.080 f
  U10774/Y (OAI21X8MTR)                                  0.079      1.159 r
  U24211/Y (XNOR2X8MTR)                                  0.093      1.252 r
  U18851/Y (NAND2BX8MTR)                                 0.093      1.345 r
  U13687/Y (NAND3X4MTR)                                  0.048      1.393 f
  U14719/Y (XNOR2X2MTR)                                  0.079      1.472 f
  U15389/Y (INVX1MTR)                                    0.044      1.515 r
  U16301/Y (NAND2X2MTR)                                  0.051      1.566 f
  U15016/Y (NOR2X4MTR)                                   0.063      1.628 r
  U15014/Y (NAND2X4MTR)                                  0.042      1.670 f
  U22508/Y (NOR2X1MTR)                                   0.050      1.721 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/D (DFFRHQX4MTR)
                                                         0.000      1.721 r
  data arrival time                                                 1.721

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.118      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.721
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.339


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U17162/Y (NAND2X3MTR)                                  0.056      0.553 r
  U16031/Y (CLKNAND2X4MTR)                               0.058      0.611 f
  U10174/Y (NOR2X2MTR)                                   0.080      0.691 r
  U24898/Y (OAI21X2MTR)                                  0.080      0.771 f
  U29420/Y (AND3X4MTR)                                   0.100      0.871 f
  U10680/Y (NOR2X8MTR)                                   0.067      0.938 r
  U24245/Y (OAI21X3MTR)                                  0.072      1.010 f
  U23625/Y (AOI21X2MTR)                                  0.092      1.102 r
  U20943/Y (XNOR2X2MTR)                                  0.059      1.161 f
  U20919/Y (AOI22X4MTR)                                  0.081      1.242 r
  U14855/Y (NAND2X4MTR)                                  0.051      1.293 f
  U15480/Y (INVX4MTR)                                    0.037      1.331 r
  U24909/Y (NAND3X6MTR)                                  0.056      1.386 f
  U11729/Y (NOR2X8MTR)                                   0.077      1.464 r
  U11732/Y (NAND3X8MTR)                                  0.072      1.536 f
  U12177/Y (NAND2X12MTR)                                 0.069      1.605 r
  U23953/Y (NAND2X4MTR)                                  0.044      1.649 f
  U17405/Y (CLKNAND2X4MTR)                               0.043      1.693 r
  U27037/Y (OAI21X2MTR)                                  0.049      1.741 f
  U0_BANK_TOP/vACC_1_reg_3__17_/D (DFFRHQX4MTR)          0.000      1.741 f
  data arrival time                                                 1.741

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_3__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.741
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.339


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U25642/Y (BUFX8MTR)                                    0.082      0.369 r
  U17040/Y (INVX4MTR)                                    0.043      0.412 f
  U13545/Y (OAI22X2MTR)                                  0.084      0.496 r
  U16073/Y (OAI21X2MTR)                                  0.081      0.577 f
  U13386/Y (NAND2X3MTR)                                  0.059      0.636 r
  U25459/Y (NAND2X2MTR)                                  0.072      0.708 f
  U25456/Y (OAI21X6MTR)                                  0.105      0.813 r
  U12041/Y (AOI21X8MTR)                                  0.073      0.885 f
  U11647/Y (OAI21X3MTR)                                  0.098      0.983 r
  U26552/Y (AOI21X2MTR)                                  0.069      1.052 f
  U17561/Y (XOR2X1MTR)                                   0.080      1.133 f
  U26712/Y (AOI22X1MTR)                                  0.097      1.229 r
  U17355/Y (OAI2BB1X2MTR)                                0.078      1.308 f
  U15763/Y (NOR2X2MTR)                                   0.095      1.403 r
  U17406/Y (NAND4X4MTR)                                  0.124      1.526 f
  U26218/Y (CLKNAND2X4MTR)                               0.065      1.591 r
  U15274/Y (NAND2X4MTR)                                  0.044      1.635 f
  U20734/Y (OAI2B1X4MTR)                                 0.043      1.678 r
  U29131/Y (OAI22X2MTR)                                  0.059      1.737 f
  U0_BANK_TOP/vACC_0_reg_2__20_/D (DFFRHQX4MTR)          0.000      1.737 f
  data arrival time                                                 1.737

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_2__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.737
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.339


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U17039/Y (INVX8MTR)                                    0.047      0.314 r
  U12158/Y (INVX6MTR)                                    0.038      0.352 f
  U10861/Y (AOI22X1MTR)                                  0.060      0.412 r
  U26089/Y (OAI211X2MTR)                                 0.088      0.501 f
  U18393/Y (CLKNAND2X2MTR)                               0.062      0.563 r
  U15135/Y (CLKNAND2X4MTR)                               0.070      0.633 f
  U13375/Y (NOR2X4MTR)                                   0.082      0.715 r
  U12609/Y (OAI21X4MTR)                                  0.064      0.779 f
  U12086/Y (AOI21X2MTR)                                  0.114      0.894 r
  U10797/Y (OAI21X6MTR)                                  0.082      0.975 f
  U11511/Y (INVX2MTR)                                    0.046      1.022 r
  U11512/Y (INVX2MTR)                                    0.036      1.058 f
  U19254/Y (XNOR2X1MTR)                                  0.064      1.122 f
  U20750/Y (AOI22X1MTR)                                  0.075      1.198 r
  U20715/Y (OAI2BB1X2MTR)                                0.072      1.269 f
  U15514/Y (NOR2X1MTR)                                   0.077      1.346 r
  U25134/Y (NAND4X4MTR)                                  0.072      1.418 f
  U15776/Y (NOR2X3MTR)                                   0.074      1.492 r
  U16356/Y (NAND2X4MTR)                                  0.067      1.559 f
  U23817/Y (OAI2BB1X4MTR)                                0.088      1.648 f
  U23987/Y (CLKNAND2X4MTR)                               0.042      1.690 r
  U26862/Y (OAI21X2MTR)                                  0.051      1.741 f
  U0_BANK_TOP/vACC_3_reg_0__16_/D (DFFRHQX4MTR)          0.000      1.741 f
  data arrival time                                                 1.741

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_0__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.741
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.339


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U17162/Y (NAND2X3MTR)                                  0.056      0.553 r
  U16031/Y (CLKNAND2X4MTR)                               0.058      0.611 f
  U10174/Y (NOR2X2MTR)                                   0.080      0.691 r
  U24898/Y (OAI21X2MTR)                                  0.080      0.771 f
  U29420/Y (AND3X4MTR)                                   0.100      0.871 f
  U10680/Y (NOR2X8MTR)                                   0.067      0.938 r
  U24245/Y (OAI21X3MTR)                                  0.072      1.010 f
  U23625/Y (AOI21X2MTR)                                  0.092      1.102 r
  U20943/Y (XNOR2X2MTR)                                  0.059      1.161 f
  U20919/Y (AOI22X4MTR)                                  0.081      1.242 r
  U14855/Y (NAND2X4MTR)                                  0.051      1.293 f
  U15480/Y (INVX4MTR)                                    0.037      1.331 r
  U24909/Y (NAND3X6MTR)                                  0.056      1.386 f
  U11729/Y (NOR2X8MTR)                                   0.077      1.464 r
  U11732/Y (NAND3X8MTR)                                  0.072      1.536 f
  U12177/Y (NAND2X12MTR)                                 0.069      1.605 r
  U23953/Y (NAND2X4MTR)                                  0.044      1.649 f
  U17405/Y (CLKNAND2X4MTR)                               0.043      1.693 r
  U27035/Y (OAI21X2MTR)                                  0.049      1.741 f
  U0_BANK_TOP/vACC_3_reg_3__17_/D (DFFRHQX4MTR)          0.000      1.741 f
  data arrival time                                                 1.741

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_3__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.741
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.339


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U17039/Y (INVX8MTR)                                    0.047      0.314 r
  U12158/Y (INVX6MTR)                                    0.038      0.352 f
  U10861/Y (AOI22X1MTR)                                  0.060      0.412 r
  U26089/Y (OAI211X2MTR)                                 0.088      0.501 f
  U18393/Y (CLKNAND2X2MTR)                               0.062      0.563 r
  U15135/Y (CLKNAND2X4MTR)                               0.070      0.633 f
  U13375/Y (NOR2X4MTR)                                   0.082      0.715 r
  U12609/Y (OAI21X4MTR)                                  0.064      0.779 f
  U12086/Y (AOI21X2MTR)                                  0.114      0.894 r
  U10797/Y (OAI21X6MTR)                                  0.082      0.975 f
  U11511/Y (INVX2MTR)                                    0.046      1.022 r
  U11512/Y (INVX2MTR)                                    0.036      1.058 f
  U19254/Y (XNOR2X1MTR)                                  0.064      1.122 f
  U20750/Y (AOI22X1MTR)                                  0.075      1.198 r
  U20715/Y (OAI2BB1X2MTR)                                0.072      1.269 f
  U15514/Y (NOR2X1MTR)                                   0.077      1.346 r
  U25134/Y (NAND4X4MTR)                                  0.072      1.418 f
  U15776/Y (NOR2X3MTR)                                   0.074      1.492 r
  U16356/Y (NAND2X4MTR)                                  0.067      1.559 f
  U23692/Y (OAI2BB1X4MTR)                                0.088      1.648 f
  U24204/Y (CLKNAND2X4MTR)                               0.043      1.690 r
  U26859/Y (OAI21X2MTR)                                  0.050      1.740 f
  U0_BANK_TOP/vACC_2_reg_0__17_/D (DFFRHQX4MTR)          0.000      1.740 f
  data arrival time                                                 1.740

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_0__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.740
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.338


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U17039/Y (INVX8MTR)                                    0.047      0.314 r
  U12158/Y (INVX6MTR)                                    0.038      0.352 f
  U10861/Y (AOI22X1MTR)                                  0.060      0.412 r
  U26089/Y (OAI211X2MTR)                                 0.088      0.501 f
  U18393/Y (CLKNAND2X2MTR)                               0.062      0.563 r
  U15135/Y (CLKNAND2X4MTR)                               0.070      0.633 f
  U14508/Y (NOR2X4MTR)                                   0.086      0.719 r
  U10023/Y (OAI21X3MTR)                                  0.079      0.798 f
  U20700/Y (AOI21X4MTR)                                  0.098      0.896 r
  U11846/Y (OAI21X8MTR)                                  0.071      0.967 f
  U11844/Y (INVX3MTR)                                    0.040      1.007 r
  U11845/Y (INVX3MTR)                                    0.030      1.037 f
  U17774/Y (AOI21X2MTR)                                  0.078      1.115 r
  U9541/Y (XNOR2X1MTR)                                   0.098      1.214 r
  U14569/Y (AOI2BB2X4MTR)                                0.070      1.284 f
  U13039/Y (OAI2BB1X4MTR)                                0.065      1.348 r
  U9403/Y (NOR2X3MTR)                                    0.032      1.380 f
  U17301/Y (AND3X4MTR)                                   0.082      1.462 f
  U16356/Y (NAND2X4MTR)                                  0.042      1.505 r
  U23692/Y (OAI2BB1X4MTR)                                0.091      1.596 r
  U24204/Y (CLKNAND2X4MTR)                               0.049      1.645 f
  U26855/Y (OAI21X2MTR)                                  0.070      1.715 r
  U0_BANK_TOP/vACC_0_reg_0__17_/D (DFFRHQX4MTR)          0.000      1.715 r
  data arrival time                                                 1.715

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_0__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.123      1.377
  data required time                                                1.377
  --------------------------------------------------------------------------
  data required time                                                1.377
  data arrival time                                                -1.715
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.338


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U17039/Y (INVX8MTR)                                    0.047      0.314 r
  U12158/Y (INVX6MTR)                                    0.038      0.352 f
  U10861/Y (AOI22X1MTR)                                  0.060      0.412 r
  U26089/Y (OAI211X2MTR)                                 0.088      0.501 f
  U18393/Y (CLKNAND2X2MTR)                               0.062      0.563 r
  U15135/Y (CLKNAND2X4MTR)                               0.070      0.633 f
  U13375/Y (NOR2X4MTR)                                   0.082      0.715 r
  U12609/Y (OAI21X4MTR)                                  0.064      0.779 f
  U12086/Y (AOI21X2MTR)                                  0.114      0.894 r
  U10797/Y (OAI21X6MTR)                                  0.082      0.975 f
  U11511/Y (INVX2MTR)                                    0.046      1.022 r
  U11512/Y (INVX2MTR)                                    0.036      1.058 f
  U19254/Y (XNOR2X1MTR)                                  0.064      1.122 f
  U20750/Y (AOI22X1MTR)                                  0.075      1.198 r
  U20715/Y (OAI2BB1X2MTR)                                0.072      1.269 f
  U15514/Y (NOR2X1MTR)                                   0.077      1.346 r
  U25134/Y (NAND4X4MTR)                                  0.072      1.418 f
  U15776/Y (NOR2X3MTR)                                   0.074      1.492 r
  U16356/Y (NAND2X4MTR)                                  0.067      1.559 f
  U23817/Y (OAI2BB1X4MTR)                                0.088      1.648 f
  U23987/Y (CLKNAND2X4MTR)                               0.042      1.690 r
  U26860/Y (OAI21X2MTR)                                  0.051      1.741 f
  U0_BANK_TOP/vACC_2_reg_0__16_/D (DFFRHQX4MTR)          0.000      1.741 f
  data arrival time                                                 1.741

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_0__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.741
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.338


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U17039/Y (INVX8MTR)                                    0.047      0.314 r
  U12158/Y (INVX6MTR)                                    0.038      0.352 f
  U10861/Y (AOI22X1MTR)                                  0.060      0.412 r
  U26089/Y (OAI211X2MTR)                                 0.088      0.501 f
  U18393/Y (CLKNAND2X2MTR)                               0.062      0.563 r
  U15135/Y (CLKNAND2X4MTR)                               0.070      0.633 f
  U14508/Y (NOR2X4MTR)                                   0.086      0.719 r
  U10023/Y (OAI21X3MTR)                                  0.079      0.798 f
  U20700/Y (AOI21X4MTR)                                  0.098      0.896 r
  U11846/Y (OAI21X8MTR)                                  0.071      0.967 f
  U11844/Y (INVX3MTR)                                    0.040      1.007 r
  U11845/Y (INVX3MTR)                                    0.030      1.037 f
  U17774/Y (AOI21X2MTR)                                  0.078      1.115 r
  U9541/Y (XNOR2X1MTR)                                   0.098      1.214 r
  U14569/Y (AOI2BB2X4MTR)                                0.070      1.284 f
  U13039/Y (OAI2BB1X4MTR)                                0.065      1.348 r
  U9403/Y (NOR2X3MTR)                                    0.032      1.380 f
  U17301/Y (AND3X4MTR)                                   0.082      1.462 f
  U16356/Y (NAND2X4MTR)                                  0.042      1.505 r
  U23692/Y (OAI2BB1X4MTR)                                0.091      1.596 r
  U24204/Y (CLKNAND2X4MTR)                               0.049      1.645 f
  U26858/Y (OAI21X2MTR)                                  0.070      1.715 r
  U0_BANK_TOP/vACC_3_reg_0__17_/D (DFFRHQX4MTR)          0.000      1.715 r
  data arrival time                                                 1.715

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_0__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.123      1.377
  data required time                                                1.377
  --------------------------------------------------------------------------
  data required time                                                1.377
  data arrival time                                                -1.715
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.338


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24079/Y (INVX6MTR)                                    0.041      0.328 f
  U17036/Y (INVX4MTR)                                    0.046      0.374 r
  U10447/Y (INVX4MTR)                                    0.040      0.415 f
  U11615/Y (NOR2X3MTR)                                   0.053      0.467 r
  U23944/Y (AOI21X3MTR)                                  0.035      0.503 f
  U12205/Y (OAI21X4MTR)                                  0.045      0.548 r
  U11670/Y (OAI21X6MTR)                                  0.068      0.616 f
  U12095/Y (NAND2X2MTR)                                  0.040      0.656 r
  U15003/Y (INVX2MTR)                                    0.033      0.688 f
  U17850/Y (CLKNAND2X4MTR)                               0.037      0.725 r
  U15666/Y (INVX2MTR)                                    0.034      0.759 f
  U10805/Y (NOR2X4MTR)                                   0.061      0.820 r
  U12072/Y (NAND2X4MTR)                                  0.056      0.876 f
  U13726/Y (CLKOR2X4MTR)                                 0.101      0.977 f
  U13719/Y (NAND3X2MTR)                                  0.044      1.021 r
  U10736/Y (AOI21X1MTR)                                  0.083      1.103 f
  U10975/Y (XNOR2X1MTR)                                  0.089      1.192 f
  U9447/Y (CLKNAND2X2MTR)                                0.053      1.245 r
  U17485/Y (NAND3X4MTR)                                  0.067      1.312 f
  U26499/Y (NOR2X3MTR)                                   0.080      1.392 r
  U15410/Y (NAND2X4MTR)                                  0.045      1.437 f
  U15408/Y (INVX4MTR)                                    0.038      1.475 r
  U12106/Y (NAND3X8MTR)                                  0.056      1.531 f
  U10776/Y (NAND2X4MTR)                                  0.049      1.580 r
  U15730/Y (AOI21X6MTR)                                  0.051      1.630 f
  U12137/Y (NAND2X1MTR)                                  0.040      1.670 r
  U23909/Y (OAI211X2MTR)                                 0.064      1.735 f
  U0_BANK_TOP/vACC_3_reg_6__18_/D (DFFRHQX4MTR)          0.000      1.735 f
  data arrival time                                                 1.735

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_6__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.104      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.735
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.338


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U25642/Y (BUFX8MTR)                                    0.082      0.369 r
  U17040/Y (INVX4MTR)                                    0.043      0.412 f
  U13545/Y (OAI22X2MTR)                                  0.084      0.496 r
  U16073/Y (OAI21X2MTR)                                  0.081      0.577 f
  U13386/Y (NAND2X3MTR)                                  0.059      0.636 r
  U25459/Y (NAND2X2MTR)                                  0.072      0.708 f
  U25456/Y (OAI21X6MTR)                                  0.105      0.813 r
  U12041/Y (AOI21X8MTR)                                  0.073      0.885 f
  U11647/Y (OAI21X3MTR)                                  0.098      0.983 r
  U26552/Y (AOI21X2MTR)                                  0.069      1.052 f
  U17561/Y (XOR2X1MTR)                                   0.080      1.133 f
  U26712/Y (AOI22X1MTR)                                  0.097      1.229 r
  U17355/Y (OAI2BB1X2MTR)                                0.078      1.308 f
  U15763/Y (NOR2X2MTR)                                   0.095      1.403 r
  U17406/Y (NAND4X4MTR)                                  0.124      1.526 f
  U26218/Y (CLKNAND2X4MTR)                               0.065      1.591 r
  U15274/Y (NAND2X4MTR)                                  0.044      1.635 f
  U20734/Y (OAI2B1X4MTR)                                 0.043      1.678 r
  U29133/Y (OAI22X2MTR)                                  0.059      1.737 f
  U0_BANK_TOP/vACC_2_reg_2__20_/D (DFFRHQX4MTR)          0.000      1.737 f
  data arrival time                                                 1.737

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_2__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.101      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.737
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.338


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U17039/Y (INVX8MTR)                                    0.047      0.314 r
  U12158/Y (INVX6MTR)                                    0.038      0.352 f
  U10861/Y (AOI22X1MTR)                                  0.060      0.412 r
  U26089/Y (OAI211X2MTR)                                 0.088      0.501 f
  U18393/Y (CLKNAND2X2MTR)                               0.062      0.563 r
  U15135/Y (CLKNAND2X4MTR)                               0.070      0.633 f
  U13375/Y (NOR2X4MTR)                                   0.082      0.715 r
  U12609/Y (OAI21X4MTR)                                  0.064      0.779 f
  U12086/Y (AOI21X2MTR)                                  0.114      0.894 r
  U10797/Y (OAI21X6MTR)                                  0.082      0.975 f
  U11511/Y (INVX2MTR)                                    0.046      1.022 r
  U11512/Y (INVX2MTR)                                    0.036      1.058 f
  U19254/Y (XNOR2X1MTR)                                  0.064      1.122 f
  U20750/Y (AOI22X1MTR)                                  0.075      1.198 r
  U20715/Y (OAI2BB1X2MTR)                                0.072      1.269 f
  U15514/Y (NOR2X1MTR)                                   0.077      1.346 r
  U25134/Y (NAND4X4MTR)                                  0.072      1.418 f
  U15776/Y (NOR2X3MTR)                                   0.074      1.492 r
  U16356/Y (NAND2X4MTR)                                  0.067      1.559 f
  U23817/Y (OAI2BB1X4MTR)                                0.088      1.648 f
  U23987/Y (CLKNAND2X4MTR)                               0.042      1.690 r
  U26863/Y (OAI21X2MTR)                                  0.051      1.741 f
  U0_BANK_TOP/vACC_1_reg_0__16_/D (DFFRHQX4MTR)          0.000      1.741 f
  data arrival time                                                 1.741

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_0__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.741
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.338


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U17039/Y (INVX8MTR)                                    0.047      0.314 r
  U12158/Y (INVX6MTR)                                    0.038      0.352 f
  U10861/Y (AOI22X1MTR)                                  0.060      0.412 r
  U26089/Y (OAI211X2MTR)                                 0.088      0.501 f
  U18393/Y (CLKNAND2X2MTR)                               0.062      0.563 r
  U15135/Y (CLKNAND2X4MTR)                               0.070      0.633 f
  U14508/Y (NOR2X4MTR)                                   0.086      0.719 r
  U10023/Y (OAI21X3MTR)                                  0.079      0.798 f
  U20700/Y (AOI21X4MTR)                                  0.098      0.896 r
  U11846/Y (OAI21X8MTR)                                  0.071      0.967 f
  U11844/Y (INVX3MTR)                                    0.040      1.007 r
  U11845/Y (INVX3MTR)                                    0.030      1.037 f
  U17774/Y (AOI21X2MTR)                                  0.078      1.115 r
  U9541/Y (XNOR2X1MTR)                                   0.098      1.214 r
  U14569/Y (AOI2BB2X4MTR)                                0.070      1.284 f
  U13039/Y (OAI2BB1X4MTR)                                0.065      1.348 r
  U9403/Y (NOR2X3MTR)                                    0.032      1.380 f
  U17301/Y (AND3X4MTR)                                   0.082      1.462 f
  U16356/Y (NAND2X4MTR)                                  0.042      1.505 r
  U23692/Y (OAI2BB1X4MTR)                                0.091      1.596 r
  U24204/Y (CLKNAND2X4MTR)                               0.049      1.645 f
  U26856/Y (OAI21X2MTR)                                  0.070      1.715 r
  U0_BANK_TOP/vACC_1_reg_0__17_/D (DFFRHQX4MTR)          0.000      1.715 r
  data arrival time                                                 1.715

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_0__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.123      1.377
  data required time                                                1.377
  --------------------------------------------------------------------------
  data required time                                                1.377
  data arrival time                                                -1.715
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.338


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U17162/Y (NAND2X3MTR)                                  0.056      0.553 r
  U16031/Y (CLKNAND2X4MTR)                               0.058      0.611 f
  U10174/Y (NOR2X2MTR)                                   0.080      0.691 r
  U24898/Y (OAI21X2MTR)                                  0.080      0.771 f
  U29420/Y (AND3X4MTR)                                   0.100      0.871 f
  U10680/Y (NOR2X8MTR)                                   0.067      0.938 r
  U24245/Y (OAI21X3MTR)                                  0.072      1.010 f
  U23625/Y (AOI21X2MTR)                                  0.092      1.102 r
  U20943/Y (XNOR2X2MTR)                                  0.059      1.161 f
  U20919/Y (AOI22X4MTR)                                  0.081      1.242 r
  U14855/Y (NAND2X4MTR)                                  0.051      1.293 f
  U15480/Y (INVX4MTR)                                    0.037      1.331 r
  U24909/Y (NAND3X6MTR)                                  0.056      1.386 f
  U11729/Y (NOR2X8MTR)                                   0.077      1.464 r
  U11732/Y (NAND3X8MTR)                                  0.072      1.536 f
  U12177/Y (NAND2X12MTR)                                 0.069      1.605 r
  U9221/Y (OAI21X3MTR)                                   0.056      1.661 f
  U23800/Y (INVX3MTR)                                    0.037      1.698 r
  U23411/Y (OAI21X2MTR)                                  0.043      1.740 f
  U0_BANK_TOP/vACC_0_reg_3__16_/D (DFFRHQX4MTR)          0.000      1.740 f
  data arrival time                                                 1.740

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_3__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.740
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.338


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U17162/Y (NAND2X3MTR)                                  0.056      0.553 r
  U16031/Y (CLKNAND2X4MTR)                               0.058      0.611 f
  U10174/Y (NOR2X2MTR)                                   0.080      0.691 r
  U24898/Y (OAI21X2MTR)                                  0.080      0.771 f
  U29420/Y (AND3X4MTR)                                   0.100      0.871 f
  U10680/Y (NOR2X8MTR)                                   0.067      0.938 r
  U24245/Y (OAI21X3MTR)                                  0.072      1.010 f
  U23625/Y (AOI21X2MTR)                                  0.092      1.102 r
  U20943/Y (XNOR2X2MTR)                                  0.059      1.161 f
  U20919/Y (AOI22X4MTR)                                  0.081      1.242 r
  U14855/Y (NAND2X4MTR)                                  0.051      1.293 f
  U15480/Y (INVX4MTR)                                    0.037      1.331 r
  U24909/Y (NAND3X6MTR)                                  0.056      1.386 f
  U11729/Y (NOR2X8MTR)                                   0.077      1.464 r
  U11732/Y (NAND3X8MTR)                                  0.072      1.536 f
  U12177/Y (NAND2X12MTR)                                 0.069      1.605 r
  U9221/Y (OAI21X3MTR)                                   0.056      1.661 f
  U23800/Y (INVX3MTR)                                    0.037      1.698 r
  U18744/Y (OAI21X2MTR)                                  0.043      1.740 f
  U0_BANK_TOP/vACC_3_reg_3__16_/D (DFFRHQX4MTR)          0.000      1.740 f
  data arrival time                                                 1.740

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_3__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.740
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.338


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24079/Y (INVX6MTR)                                    0.041      0.328 f
  U17036/Y (INVX4MTR)                                    0.046      0.374 r
  U10447/Y (INVX4MTR)                                    0.040      0.415 f
  U11615/Y (NOR2X3MTR)                                   0.053      0.467 r
  U23944/Y (AOI21X3MTR)                                  0.035      0.503 f
  U12205/Y (OAI21X4MTR)                                  0.045      0.548 r
  U11670/Y (OAI21X6MTR)                                  0.068      0.616 f
  U12095/Y (NAND2X2MTR)                                  0.040      0.656 r
  U15003/Y (INVX2MTR)                                    0.033      0.688 f
  U17850/Y (CLKNAND2X4MTR)                               0.037      0.725 r
  U15666/Y (INVX2MTR)                                    0.034      0.759 f
  U10805/Y (NOR2X4MTR)                                   0.061      0.820 r
  U12072/Y (NAND2X4MTR)                                  0.056      0.876 f
  U13726/Y (CLKOR2X4MTR)                                 0.101      0.977 f
  U13719/Y (NAND3X2MTR)                                  0.044      1.021 r
  U10736/Y (AOI21X1MTR)                                  0.083      1.103 f
  U10975/Y (XNOR2X1MTR)                                  0.089      1.192 f
  U9447/Y (CLKNAND2X2MTR)                                0.053      1.245 r
  U17485/Y (NAND3X4MTR)                                  0.067      1.312 f
  U26499/Y (NOR2X3MTR)                                   0.080      1.392 r
  U15410/Y (NAND2X4MTR)                                  0.045      1.437 f
  U15408/Y (INVX4MTR)                                    0.038      1.475 r
  U12106/Y (NAND3X8MTR)                                  0.056      1.531 f
  U10776/Y (NAND2X4MTR)                                  0.049      1.580 r
  U15730/Y (AOI21X6MTR)                                  0.051      1.630 f
  U12135/Y (NAND2X1MTR)                                  0.040      1.670 r
  U18706/Y (OAI211X2MTR)                                 0.064      1.734 f
  U0_BANK_TOP/vACC_2_reg_6__18_/D (DFFRHQX4MTR)          0.000      1.734 f
  data arrival time                                                 1.734

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_6__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.104      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.734
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.338


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U17162/Y (NAND2X3MTR)                                  0.056      0.553 r
  U16031/Y (CLKNAND2X4MTR)                               0.058      0.611 f
  U10174/Y (NOR2X2MTR)                                   0.080      0.691 r
  U24898/Y (OAI21X2MTR)                                  0.080      0.771 f
  U29420/Y (AND3X4MTR)                                   0.100      0.871 f
  U10680/Y (NOR2X8MTR)                                   0.067      0.938 r
  U24245/Y (OAI21X3MTR)                                  0.072      1.010 f
  U23625/Y (AOI21X2MTR)                                  0.092      1.102 r
  U20943/Y (XNOR2X2MTR)                                  0.059      1.161 f
  U20919/Y (AOI22X4MTR)                                  0.081      1.242 r
  U14855/Y (NAND2X4MTR)                                  0.051      1.293 f
  U15480/Y (INVX4MTR)                                    0.037      1.331 r
  U24909/Y (NAND3X6MTR)                                  0.056      1.386 f
  U11729/Y (NOR2X8MTR)                                   0.077      1.464 r
  U11732/Y (NAND3X8MTR)                                  0.072      1.536 f
  U12177/Y (NAND2X12MTR)                                 0.069      1.605 r
  U18775/Y (OAI21X6MTR)                                  0.053      1.658 f
  U10766/Y (INVX5MTR)                                    0.038      1.695 r
  U26921/Y (OAI22X2MTR)                                  0.040      1.736 f
  U0_BANK_TOP/vACC_3_reg_3__0_/D (DFFRHQX4MTR)           0.000      1.736 f
  data arrival time                                                 1.736

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_3__0_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.736
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.338


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U17162/Y (NAND2X3MTR)                                  0.056      0.553 r
  U16031/Y (CLKNAND2X4MTR)                               0.058      0.611 f
  U10174/Y (NOR2X2MTR)                                   0.080      0.691 r
  U24898/Y (OAI21X2MTR)                                  0.080      0.771 f
  U29420/Y (AND3X4MTR)                                   0.100      0.871 f
  U10680/Y (NOR2X8MTR)                                   0.067      0.938 r
  U24245/Y (OAI21X3MTR)                                  0.072      1.010 f
  U23625/Y (AOI21X2MTR)                                  0.092      1.102 r
  U20943/Y (XNOR2X2MTR)                                  0.059      1.161 f
  U20919/Y (AOI22X4MTR)                                  0.081      1.242 r
  U14855/Y (NAND2X4MTR)                                  0.051      1.293 f
  U15480/Y (INVX4MTR)                                    0.037      1.331 r
  U24909/Y (NAND3X6MTR)                                  0.056      1.386 f
  U11729/Y (NOR2X8MTR)                                   0.077      1.464 r
  U11732/Y (NAND3X8MTR)                                  0.072      1.536 f
  U12177/Y (NAND2X12MTR)                                 0.069      1.605 r
  U18775/Y (OAI21X6MTR)                                  0.053      1.658 f
  U10766/Y (INVX5MTR)                                    0.038      1.695 r
  U26920/Y (OAI22X2MTR)                                  0.040      1.736 f
  U0_BANK_TOP/vACC_0_reg_3__0_/D (DFFRHQX4MTR)           0.000      1.736 f
  data arrival time                                                 1.736

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_3__0_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.736
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.338


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.164      0.164 r
  U28673/Y (NOR2X12MTR)                                  0.066      0.230 f
  U10650/Y (INVX14MTR)                                   0.059      0.290 r
  U13040/Y (INVX10MTR)                                   0.036      0.326 f
  U12532/Y (AOI22X2MTR)                                  0.085      0.411 r
  U23959/Y (OAI2BB1X4MTR)                                0.104      0.514 r
  U12724/Y (NAND2X4MTR)                                  0.048      0.562 f
  U13570/Y (NOR2X8MTR)                                   0.066      0.628 r
  U13251/Y (CLKNAND2X8MTR)                               0.053      0.681 f
  U20375/Y (CLKNAND2X16MTR)                              0.067      0.748 r
  U10216/Y (NAND2X8MTR)                                  0.062      0.810 f
  U11228/Y (INVX12MTR)                                   0.049      0.859 r
  U21702/Y (NOR2X12MTR)                                  0.030      0.889 f
  U20858/Y (OAI21X8MTR)                                  0.062      0.951 r
  U13468/Y (OAI2BB1X4MTR)                                0.073      1.025 f
  U23493/Y (OAI21X6MTR)                                  0.095      1.120 r
  U15673/Y (NAND2X8MTR)                                  0.054      1.173 f
  U28666/Y (XOR2X8MTR)                                   0.078      1.252 f
  U28665/Y (XNOR2X8MTR)                                  0.090      1.341 f
  U9409/Y (NAND2X6MTR)                                   0.043      1.385 r
  U9374/Y (INVX4MTR)                                     0.035      1.420 f
  U13143/Y (AOI21X8MTR)                                  0.071      1.491 r
  U11159/Y (OAI21X8MTR)                                  0.062      1.553 f
  U20546/Y (XNOR2X1MTR)                                  0.105      1.658 f
  U22820/Y (NOR2X1MTR)                                   0.060      1.718 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_7_/D (DFFRHQX4MTR)
                                                         0.000      1.718 r
  data arrival time                                                 1.718

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_7_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.718
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.338


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U11882/Y (INVX4MTR)                                    0.042      0.349 f
  U11884/Y (INVX4MTR)                                    0.051      0.400 r
  U13508/Y (CLKNAND2X2MTR)                               0.052      0.453 f
  U11486/Y (OAI21X3MTR)                                  0.043      0.496 r
  U19775/Y (OAI21BX4MTR)                                 0.079      0.575 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.621 r
  U11721/Y (NAND2X6MTR)                                  0.054      0.675 f
  U11434/Y (OAI21X6MTR)                                  0.081      0.757 r
  U11433/Y (CLKNAND2X4MTR)                               0.046      0.802 f
  U16788/Y (NOR2X4MTR)                                   0.070      0.873 r
  U19933/Y (NOR2X8MTR)                                   0.049      0.922 f
  U12162/Y (OAI21X4MTR)                                  0.090      1.012 r
  U26455/Y (AOI21X2MTR)                                  0.067      1.079 f
  U19215/Y (XNOR2X1MTR)                                  0.078      1.157 f
  U12175/Y (AOI22X1MTR)                                  0.096      1.253 r
  U16440/Y (OAI2BB1X2MTR)                                0.075      1.328 f
  U14832/Y (NOR2X2MTR)                                   0.086      1.413 r
  U16351/Y (NAND4X4MTR)                                  0.124      1.538 f
  U28837/Y (OAI2BB1X4MTR)                                0.109      1.647 f
  U23985/Y (CLKNAND2X4MTR)                               0.044      1.691 r
  U29697/Y (OAI21X2MTR)                                  0.049      1.739 f
  U0_BANK_TOP/vACC_0_reg_7__16_/D (DFFRHQX4MTR)          0.000      1.739 f
  data arrival time                                                 1.739

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_7__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.739
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.337


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U17162/Y (NAND2X3MTR)                                  0.056      0.553 r
  U16031/Y (CLKNAND2X4MTR)                               0.058      0.611 f
  U10174/Y (NOR2X2MTR)                                   0.080      0.691 r
  U24898/Y (OAI21X2MTR)                                  0.080      0.771 f
  U29420/Y (AND3X4MTR)                                   0.100      0.871 f
  U10680/Y (NOR2X8MTR)                                   0.067      0.938 r
  U24245/Y (OAI21X3MTR)                                  0.072      1.010 f
  U23625/Y (AOI21X2MTR)                                  0.092      1.102 r
  U20943/Y (XNOR2X2MTR)                                  0.059      1.161 f
  U20919/Y (AOI22X4MTR)                                  0.081      1.242 r
  U14855/Y (NAND2X4MTR)                                  0.051      1.293 f
  U15480/Y (INVX4MTR)                                    0.037      1.331 r
  U24909/Y (NAND3X6MTR)                                  0.056      1.386 f
  U11729/Y (NOR2X8MTR)                                   0.077      1.464 r
  U11732/Y (NAND3X8MTR)                                  0.072      1.536 f
  U12177/Y (NAND2X12MTR)                                 0.069      1.605 r
  U18775/Y (OAI21X6MTR)                                  0.053      1.658 f
  U10766/Y (INVX5MTR)                                    0.038      1.695 r
  U26923/Y (OAI22X2MTR)                                  0.040      1.736 f
  U0_BANK_TOP/vACC_1_reg_3__0_/D (DFFRHQX4MTR)           0.000      1.736 f
  data arrival time                                                 1.736

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_3__0_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.736
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.337


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13378/Y (INVX16MTR)                                   0.040      0.190 f
  U13354/Y (CLKNAND2X16MTR)                              0.044      0.234 r
  U10651/Y (BUFX20MTR)                                   0.076      0.310 r
  U24032/Y (INVX16MTR)                                   0.027      0.337 f
  U12780/Y (BUFX8MTR)                                    0.064      0.401 f
  U21763/Y (AOI22X1MTR)                                  0.052      0.453 r
  U12051/Y (OAI2BB1X1MTR)                                0.105      0.558 r
  U12094/Y (NAND2X2MTR)                                  0.055      0.613 f
  U17991/Y (NOR2X4MTR)                                   0.068      0.681 r
  U17898/Y (NAND2X4MTR)                                  0.065      0.746 f
  U19335/Y (CLKNAND2X12MTR)                              0.058      0.804 r
  U10150/Y (NAND2X6MTR)                                  0.045      0.849 f
  U19830/Y (CLKNAND2X4MTR)                               0.038      0.887 r
  U10835/Y (INVX4MTR)                                    0.044      0.931 f
  U9882/Y (AOI21X8MTR)                                   0.088      1.018 r
  U28889/Y (NAND2X12MTR)                                 0.060      1.078 f
  U29320/Y (OAI2BB1X4MTR)                                0.092      1.170 f
  U29300/Y (XNOR2X8MTR)                                  0.081      1.251 f
  U14854/Y (NOR2X12MTR)                                  0.069      1.320 r
  U14848/Y (INVX8MTR)                                    0.030      1.350 f
  U9445/Y (NAND2X6MTR)                                   0.039      1.389 r
  U9376/Y (NAND2X6MTR)                                   0.054      1.443 f
  U15370/Y (INVX8MTR)                                    0.036      1.479 r
  U14257/Y (NAND2X8MTR)                                  0.032      1.511 f
  U14165/Y (AOI21X6MTR)                                  0.061      1.572 r
  U24610/Y (NAND4X4MTR)                                  0.077      1.649 f
  U11333/Y (NOR2X4MTR)                                   0.068      1.716 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/D (DFFRHQX4MTR)
                                                         0.000      1.716 r
  data arrival time                                                 1.716

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.716
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.337


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U26321/Y (INVX5MTR)                                    0.077      0.326 r
  U14696/Y (INVX4MTR)                                    0.053      0.378 f
  U13504/Y (OAI22X2MTR)                                  0.087      0.466 r
  U12778/Y (NOR2X2MTR)                                   0.044      0.510 f
  U12719/Y (OAI21X2MTR)                                  0.037      0.547 r
  U18380/Y (NAND2BX2MTR)                                 0.083      0.630 f
  U15892/Y (CLKNAND2X4MTR)                               0.059      0.689 r
  U18047/Y (NAND2X4MTR)                                  0.056      0.745 f
  U10688/Y (OAI21X4MTR)                                  0.096      0.841 r
  U14992/Y (AOI21X2MTR)                                  0.068      0.909 f
  U12049/Y (OAI21X3MTR)                                  0.052      0.961 r
  U20939/Y (AOI21X2MTR)                                  0.068      1.029 f
  U20540/Y (XOR2X1MTR)                                   0.080      1.109 f
  U26417/Y (AOI22X1MTR)                                  0.097      1.206 r
  U16540/Y (OAI2BB1X2MTR)                                0.080      1.287 f
  U15545/Y (INVX2MTR)                                    0.051      1.338 r
  U26007/Y (NAND3X4MTR)                                  0.054      1.393 f
  U11664/Y (NOR2X4MTR)                                   0.076      1.469 r
  U20801/Y (NAND4X4MTR)                                  0.078      1.547 f
  U20764/Y (OAI2BB1X4MTR)                                0.102      1.648 f
  U28786/Y (CLKNAND2X4MTR)                               0.044      1.692 r
  U28790/Y (OAI21X2MTR)                                  0.048      1.740 f
  U0_BANK_TOP/vACC_3_reg_1__16_/D (DFFRHQX4MTR)          0.000      1.740 f
  data arrival time                                                 1.740

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_1__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.740
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.337


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U17162/Y (NAND2X3MTR)                                  0.056      0.553 r
  U16031/Y (CLKNAND2X4MTR)                               0.058      0.611 f
  U10174/Y (NOR2X2MTR)                                   0.080      0.691 r
  U24898/Y (OAI21X2MTR)                                  0.080      0.771 f
  U29420/Y (AND3X4MTR)                                   0.100      0.871 f
  U10680/Y (NOR2X8MTR)                                   0.067      0.938 r
  U24245/Y (OAI21X3MTR)                                  0.072      1.010 f
  U23625/Y (AOI21X2MTR)                                  0.092      1.102 r
  U20943/Y (XNOR2X2MTR)                                  0.059      1.161 f
  U20919/Y (AOI22X4MTR)                                  0.081      1.242 r
  U14855/Y (NAND2X4MTR)                                  0.051      1.293 f
  U15480/Y (INVX4MTR)                                    0.037      1.331 r
  U24909/Y (NAND3X6MTR)                                  0.056      1.386 f
  U11729/Y (NOR2X8MTR)                                   0.077      1.464 r
  U11732/Y (NAND3X8MTR)                                  0.072      1.536 f
  U12177/Y (NAND2X12MTR)                                 0.069      1.605 r
  U18775/Y (OAI21X6MTR)                                  0.053      1.658 f
  U10766/Y (INVX5MTR)                                    0.038      1.695 r
  U26922/Y (OAI22X2MTR)                                  0.040      1.736 f
  U0_BANK_TOP/vACC_2_reg_3__0_/D (DFFRHQX4MTR)           0.000      1.736 f
  data arrival time                                                 1.736

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_3__0_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.101      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.736
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.337


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U26321/Y (INVX5MTR)                                    0.077      0.326 r
  U14696/Y (INVX4MTR)                                    0.053      0.378 f
  U13504/Y (OAI22X2MTR)                                  0.087      0.466 r
  U12778/Y (NOR2X2MTR)                                   0.044      0.510 f
  U12719/Y (OAI21X2MTR)                                  0.037      0.547 r
  U18380/Y (NAND2BX2MTR)                                 0.083      0.630 f
  U15892/Y (CLKNAND2X4MTR)                               0.059      0.689 r
  U18047/Y (NAND2X4MTR)                                  0.056      0.745 f
  U10688/Y (OAI21X4MTR)                                  0.096      0.841 r
  U14992/Y (AOI21X2MTR)                                  0.068      0.909 f
  U12049/Y (OAI21X3MTR)                                  0.052      0.961 r
  U20939/Y (AOI21X2MTR)                                  0.068      1.029 f
  U20540/Y (XOR2X1MTR)                                   0.080      1.109 f
  U26417/Y (AOI22X1MTR)                                  0.097      1.206 r
  U16540/Y (OAI2BB1X2MTR)                                0.080      1.287 f
  U15545/Y (INVX2MTR)                                    0.051      1.338 r
  U26007/Y (NAND3X4MTR)                                  0.054      1.393 f
  U11664/Y (NOR2X4MTR)                                   0.076      1.469 r
  U20801/Y (NAND4X4MTR)                                  0.078      1.547 f
  U20764/Y (OAI2BB1X4MTR)                                0.102      1.648 f
  U28786/Y (CLKNAND2X4MTR)                               0.044      1.692 r
  U28788/Y (OAI21X2MTR)                                  0.048      1.740 f
  U0_BANK_TOP/vACC_2_reg_1__16_/D (DFFRHQX4MTR)          0.000      1.740 f
  data arrival time                                                 1.740

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_1__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.740
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.337


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U26321/Y (INVX5MTR)                                    0.077      0.326 r
  U14696/Y (INVX4MTR)                                    0.053      0.378 f
  U13504/Y (OAI22X2MTR)                                  0.087      0.466 r
  U12778/Y (NOR2X2MTR)                                   0.044      0.510 f
  U12719/Y (OAI21X2MTR)                                  0.037      0.547 r
  U18380/Y (NAND2BX2MTR)                                 0.083      0.630 f
  U15892/Y (CLKNAND2X4MTR)                               0.059      0.689 r
  U18047/Y (NAND2X4MTR)                                  0.056      0.745 f
  U10688/Y (OAI21X4MTR)                                  0.096      0.841 r
  U14992/Y (AOI21X2MTR)                                  0.068      0.909 f
  U12049/Y (OAI21X3MTR)                                  0.052      0.961 r
  U20939/Y (AOI21X2MTR)                                  0.068      1.029 f
  U20540/Y (XOR2X1MTR)                                   0.080      1.109 f
  U26417/Y (AOI22X1MTR)                                  0.097      1.206 r
  U16540/Y (OAI2BB1X2MTR)                                0.080      1.287 f
  U15545/Y (INVX2MTR)                                    0.051      1.338 r
  U26007/Y (NAND3X4MTR)                                  0.054      1.393 f
  U11664/Y (NOR2X4MTR)                                   0.076      1.469 r
  U20801/Y (NAND4X4MTR)                                  0.078      1.547 f
  U20764/Y (OAI2BB1X4MTR)                                0.102      1.648 f
  U28786/Y (CLKNAND2X4MTR)                               0.044      1.692 r
  U28789/Y (OAI21X2MTR)                                  0.048      1.740 f
  U0_BANK_TOP/vACC_0_reg_1__16_/D (DFFRHQX4MTR)          0.000      1.740 f
  data arrival time                                                 1.740

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_1__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.740
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.337


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U26321/Y (INVX5MTR)                                    0.077      0.326 r
  U14696/Y (INVX4MTR)                                    0.053      0.378 f
  U13504/Y (OAI22X2MTR)                                  0.087      0.466 r
  U12778/Y (NOR2X2MTR)                                   0.044      0.510 f
  U12719/Y (OAI21X2MTR)                                  0.037      0.547 r
  U18380/Y (NAND2BX2MTR)                                 0.083      0.630 f
  U15892/Y (CLKNAND2X4MTR)                               0.059      0.689 r
  U18047/Y (NAND2X4MTR)                                  0.056      0.745 f
  U10688/Y (OAI21X4MTR)                                  0.096      0.841 r
  U14992/Y (AOI21X2MTR)                                  0.068      0.909 f
  U12049/Y (OAI21X3MTR)                                  0.052      0.961 r
  U20939/Y (AOI21X2MTR)                                  0.068      1.029 f
  U20540/Y (XOR2X1MTR)                                   0.080      1.109 f
  U26417/Y (AOI22X1MTR)                                  0.097      1.206 r
  U16540/Y (OAI2BB1X2MTR)                                0.080      1.287 f
  U15545/Y (INVX2MTR)                                    0.051      1.338 r
  U26007/Y (NAND3X4MTR)                                  0.054      1.393 f
  U11664/Y (NOR2X4MTR)                                   0.076      1.469 r
  U20801/Y (NAND4X4MTR)                                  0.078      1.547 f
  U20764/Y (OAI2BB1X4MTR)                                0.102      1.648 f
  U28786/Y (CLKNAND2X4MTR)                               0.044      1.692 r
  U28982/Y (OAI21X2MTR)                                  0.048      1.740 f
  U0_BANK_TOP/vACC_1_reg_1__16_/D (DFFRHQX4MTR)          0.000      1.740 f
  data arrival time                                                 1.740

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_1__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.740
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.337


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U11882/Y (INVX4MTR)                                    0.042      0.349 f
  U11884/Y (INVX4MTR)                                    0.051      0.400 r
  U13508/Y (CLKNAND2X2MTR)                               0.052      0.453 f
  U11486/Y (OAI21X3MTR)                                  0.043      0.496 r
  U19775/Y (OAI21BX4MTR)                                 0.079      0.575 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.621 r
  U11721/Y (NAND2X6MTR)                                  0.054      0.675 f
  U11434/Y (OAI21X6MTR)                                  0.081      0.757 r
  U11433/Y (CLKNAND2X4MTR)                               0.046      0.802 f
  U16788/Y (NOR2X4MTR)                                   0.070      0.873 r
  U19933/Y (NOR2X8MTR)                                   0.049      0.922 f
  U12162/Y (OAI21X4MTR)                                  0.090      1.012 r
  U26455/Y (AOI21X2MTR)                                  0.067      1.079 f
  U19215/Y (XNOR2X1MTR)                                  0.078      1.157 f
  U12175/Y (AOI22X1MTR)                                  0.096      1.253 r
  U16440/Y (OAI2BB1X2MTR)                                0.075      1.328 f
  U14832/Y (NOR2X2MTR)                                   0.086      1.413 r
  U16351/Y (NAND4X4MTR)                                  0.124      1.538 f
  U16322/Y (CLKNAND2X4MTR)                               0.065      1.602 r
  U16290/Y (NOR2X4MTR)                                   0.035      1.638 f
  U25252/Y (AOI21X1MTR)                                  0.074      1.712 r
  U17396/Y (INVX2MTR)                                    0.033      1.745 f
  U0_BANK_TOP/vACC_2_reg_7__19_/D (DFFRHQX4MTR)          0.000      1.745 f
  data arrival time                                                 1.745

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_7__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.092      1.408
  data required time                                                1.408
  --------------------------------------------------------------------------
  data required time                                                1.408
  data arrival time                                                -1.745
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.337


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U11882/Y (INVX4MTR)                                    0.042      0.349 f
  U11884/Y (INVX4MTR)                                    0.051      0.400 r
  U13508/Y (CLKNAND2X2MTR)                               0.052      0.453 f
  U11486/Y (OAI21X3MTR)                                  0.043      0.496 r
  U19775/Y (OAI21BX4MTR)                                 0.079      0.575 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.621 r
  U11721/Y (NAND2X6MTR)                                  0.054      0.675 f
  U11434/Y (OAI21X6MTR)                                  0.081      0.757 r
  U11433/Y (CLKNAND2X4MTR)                               0.046      0.802 f
  U16788/Y (NOR2X4MTR)                                   0.070      0.873 r
  U19933/Y (NOR2X8MTR)                                   0.049      0.922 f
  U12162/Y (OAI21X4MTR)                                  0.090      1.012 r
  U26455/Y (AOI21X2MTR)                                  0.067      1.079 f
  U19215/Y (XNOR2X1MTR)                                  0.078      1.157 f
  U12175/Y (AOI22X1MTR)                                  0.096      1.253 r
  U16440/Y (OAI2BB1X2MTR)                                0.075      1.328 f
  U14832/Y (NOR2X2MTR)                                   0.086      1.413 r
  U16351/Y (NAND4X4MTR)                                  0.124      1.538 f
  U28837/Y (OAI2BB1X4MTR)                                0.109      1.647 f
  U23985/Y (CLKNAND2X4MTR)                               0.044      1.691 r
  U29696/Y (OAI21X2MTR)                                  0.049      1.739 f
  U0_BANK_TOP/vACC_3_reg_7__16_/D (DFFRHQX4MTR)          0.000      1.739 f
  data arrival time                                                 1.739

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_7__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.739
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.337


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U17162/Y (NAND2X3MTR)                                  0.056      0.553 r
  U16031/Y (CLKNAND2X4MTR)                               0.058      0.611 f
  U10174/Y (NOR2X2MTR)                                   0.080      0.691 r
  U24898/Y (OAI21X2MTR)                                  0.080      0.771 f
  U29420/Y (AND3X4MTR)                                   0.100      0.871 f
  U10680/Y (NOR2X8MTR)                                   0.067      0.938 r
  U24245/Y (OAI21X3MTR)                                  0.072      1.010 f
  U23625/Y (AOI21X2MTR)                                  0.092      1.102 r
  U20943/Y (XNOR2X2MTR)                                  0.059      1.161 f
  U20919/Y (AOI22X4MTR)                                  0.081      1.242 r
  U14855/Y (NAND2X4MTR)                                  0.051      1.293 f
  U15480/Y (INVX4MTR)                                    0.037      1.331 r
  U24909/Y (NAND3X6MTR)                                  0.056      1.386 f
  U11729/Y (NOR2X8MTR)                                   0.077      1.464 r
  U11732/Y (NAND3X8MTR)                                  0.072      1.536 f
  U12177/Y (NAND2X12MTR)                                 0.069      1.605 r
  U20676/Y (INVX3MTR)                                    0.033      1.638 f
  U12019/Y (INVX1MTR)                                    0.030      1.668 r
  U23409/Y (OAI211X2MTR)                                 0.064      1.732 f
  U0_BANK_TOP/vACC_1_reg_3__16_/D (DFFRHQX4MTR)          0.000      1.732 f
  data arrival time                                                 1.732

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_3__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.105      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.732
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.337


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U11882/Y (INVX4MTR)                                    0.042      0.349 f
  U11884/Y (INVX4MTR)                                    0.051      0.400 r
  U13508/Y (CLKNAND2X2MTR)                               0.052      0.453 f
  U11486/Y (OAI21X3MTR)                                  0.043      0.496 r
  U19775/Y (OAI21BX4MTR)                                 0.079      0.575 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.621 r
  U11721/Y (NAND2X6MTR)                                  0.054      0.675 f
  U11434/Y (OAI21X6MTR)                                  0.081      0.757 r
  U11433/Y (CLKNAND2X4MTR)                               0.046      0.802 f
  U16788/Y (NOR2X4MTR)                                   0.070      0.873 r
  U19933/Y (NOR2X8MTR)                                   0.049      0.922 f
  U12162/Y (OAI21X4MTR)                                  0.090      1.012 r
  U26455/Y (AOI21X2MTR)                                  0.067      1.079 f
  U19215/Y (XNOR2X1MTR)                                  0.078      1.157 f
  U12175/Y (AOI22X1MTR)                                  0.096      1.253 r
  U16440/Y (OAI2BB1X2MTR)                                0.075      1.328 f
  U14832/Y (NOR2X2MTR)                                   0.086      1.413 r
  U16351/Y (NAND4X4MTR)                                  0.124      1.538 f
  U28837/Y (OAI2BB1X4MTR)                                0.109      1.647 f
  U23985/Y (CLKNAND2X4MTR)                               0.044      1.691 r
  U29764/Y (OAI21X2MTR)                                  0.049      1.739 f
  U0_BANK_TOP/vACC_2_reg_7__16_/D (DFFRHQX4MTR)          0.000      1.739 f
  data arrival time                                                 1.739

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_7__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.739
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.337


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13378/Y (INVX16MTR)                                   0.040      0.190 f
  U13354/Y (CLKNAND2X16MTR)                              0.044      0.234 r
  U10651/Y (BUFX20MTR)                                   0.076      0.310 r
  U24032/Y (INVX16MTR)                                   0.027      0.337 f
  U12780/Y (BUFX8MTR)                                    0.064      0.401 f
  U21828/Y (AOI22X1MTR)                                  0.059      0.459 r
  U28968/Y (OAI2BB1X4MTR)                                0.104      0.563 r
  U13736/Y (NAND2X4MTR)                                  0.042      0.605 f
  U14013/Y (NOR2X6MTR)                                   0.063      0.668 r
  U15360/Y (NAND2X6MTR)                                  0.061      0.730 f
  U10327/Y (NAND2X6MTR)                                  0.057      0.787 r
  U10648/Y (NAND2X8MTR)                                  0.043      0.829 f
  U11648/Y (OR2X4MTR)                                    0.091      0.920 f
  U12942/Y (NAND2X8MTR)                                  0.044      0.964 r
  U13067/Y (NAND2X12MTR)                                 0.041      1.005 f
  U23424/Y (AOI21X8MTR)                                  0.068      1.073 r
  U23827/Y (XNOR2X8MTR)                                  0.080      1.153 r
  U13060/Y (NOR2X8MTR)                                   0.046      1.199 f
  U12068/Y (NOR2X12MTR)                                  0.061      1.260 r
  U12067/Y (NAND2X8MTR)                                  0.046      1.306 f
  U11252/Y (NAND2X6MTR)                                  0.050      1.357 r
  U13099/Y (NAND2X12MTR)                                 0.042      1.399 f
  U13097/Y (INVX8MTR)                                    0.032      1.431 r
  U13096/Y (XNOR2X8MTR)                                  0.078      1.509 r
  U9268/Y (INVX4MTR)                                     0.036      1.545 f
  U11775/Y (NOR2X4MTR)                                   0.050      1.595 r
  U12957/Y (NAND3X4MTR)                                  0.057      1.652 f
  U12244/Y (NOR2X3MTR)                                   0.063      1.715 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/D (DFFRHQX4MTR)
                                                         0.000      1.715 r
  data arrival time                                                 1.715

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.715
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.337


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13378/Y (INVX16MTR)                                   0.040      0.190 f
  U13354/Y (CLKNAND2X16MTR)                              0.044      0.234 r
  U10651/Y (BUFX20MTR)                                   0.076      0.310 r
  U24032/Y (INVX16MTR)                                   0.027      0.337 f
  U12780/Y (BUFX8MTR)                                    0.064      0.401 f
  U21763/Y (AOI22X1MTR)                                  0.052      0.453 r
  U12051/Y (OAI2BB1X1MTR)                                0.105      0.558 r
  U12094/Y (NAND2X2MTR)                                  0.055      0.613 f
  U17991/Y (NOR2X4MTR)                                   0.068      0.681 r
  U17898/Y (NAND2X4MTR)                                  0.065      0.746 f
  U19335/Y (CLKNAND2X12MTR)                              0.058      0.804 r
  U10150/Y (NAND2X6MTR)                                  0.045      0.849 f
  U19830/Y (CLKNAND2X4MTR)                               0.038      0.887 r
  U10835/Y (INVX4MTR)                                    0.044      0.931 f
  U9882/Y (AOI21X8MTR)                                   0.088      1.018 r
  U28889/Y (NAND2X12MTR)                                 0.060      1.078 f
  U29320/Y (OAI2BB1X4MTR)                                0.092      1.170 f
  U29300/Y (XNOR2X8MTR)                                  0.081      1.251 f
  U14854/Y (NOR2X12MTR)                                  0.069      1.320 r
  U14848/Y (INVX8MTR)                                    0.030      1.350 f
  U9445/Y (NAND2X6MTR)                                   0.039      1.389 r
  U9376/Y (NAND2X6MTR)                                   0.054      1.443 f
  U15370/Y (INVX8MTR)                                    0.036      1.479 r
  U14257/Y (NAND2X8MTR)                                  0.032      1.511 f
  U14165/Y (AOI21X6MTR)                                  0.061      1.572 r
  U24610/Y (NAND4X4MTR)                                  0.077      1.649 f
  U22767/Y (NOR2X1MTR)                                   0.067      1.716 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/D (DFFRHQX4MTR)
                                                         0.000      1.716 r
  data arrival time                                                 1.716

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.716
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.336


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U11882/Y (INVX4MTR)                                    0.042      0.349 f
  U11884/Y (INVX4MTR)                                    0.051      0.400 r
  U13508/Y (CLKNAND2X2MTR)                               0.052      0.453 f
  U11486/Y (OAI21X3MTR)                                  0.043      0.496 r
  U19775/Y (OAI21BX4MTR)                                 0.079      0.575 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.621 r
  U11721/Y (NAND2X6MTR)                                  0.054      0.675 f
  U11434/Y (OAI21X6MTR)                                  0.081      0.757 r
  U11433/Y (CLKNAND2X4MTR)                               0.046      0.802 f
  U16788/Y (NOR2X4MTR)                                   0.070      0.873 r
  U19933/Y (NOR2X8MTR)                                   0.049      0.922 f
  U12162/Y (OAI21X4MTR)                                  0.090      1.012 r
  U26455/Y (AOI21X2MTR)                                  0.067      1.079 f
  U19215/Y (XNOR2X1MTR)                                  0.078      1.157 f
  U12175/Y (AOI22X1MTR)                                  0.096      1.253 r
  U16440/Y (OAI2BB1X2MTR)                                0.075      1.328 f
  U14832/Y (NOR2X2MTR)                                   0.086      1.413 r
  U16351/Y (NAND4X4MTR)                                  0.124      1.538 f
  U28837/Y (OAI2BB1X4MTR)                                0.109      1.647 f
  U23985/Y (CLKNAND2X4MTR)                               0.044      1.691 r
  U29694/Y (OAI21X2MTR)                                  0.049      1.739 f
  U0_BANK_TOP/vACC_1_reg_7__16_/D (DFFRHQX4MTR)          0.000      1.739 f
  data arrival time                                                 1.739

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_7__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.739
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.336


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U11882/Y (INVX4MTR)                                    0.042      0.349 f
  U11884/Y (INVX4MTR)                                    0.051      0.400 r
  U13508/Y (CLKNAND2X2MTR)                               0.052      0.453 f
  U11486/Y (OAI21X3MTR)                                  0.043      0.496 r
  U19775/Y (OAI21BX4MTR)                                 0.079      0.575 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.621 r
  U11721/Y (NAND2X6MTR)                                  0.054      0.675 f
  U11434/Y (OAI21X6MTR)                                  0.081      0.757 r
  U11433/Y (CLKNAND2X4MTR)                               0.046      0.802 f
  U16788/Y (NOR2X4MTR)                                   0.070      0.873 r
  U19933/Y (NOR2X8MTR)                                   0.049      0.922 f
  U12162/Y (OAI21X4MTR)                                  0.090      1.012 r
  U26455/Y (AOI21X2MTR)                                  0.067      1.079 f
  U19215/Y (XNOR2X1MTR)                                  0.078      1.157 f
  U12175/Y (AOI22X1MTR)                                  0.096      1.253 r
  U16440/Y (OAI2BB1X2MTR)                                0.075      1.328 f
  U14832/Y (NOR2X2MTR)                                   0.086      1.413 r
  U16351/Y (NAND4X4MTR)                                  0.124      1.538 f
  U16322/Y (CLKNAND2X4MTR)                               0.065      1.602 r
  U16306/Y (CLKNAND2X4MTR)                               0.044      1.646 f
  U17416/Y (CLKNAND2X4MTR)                               0.043      1.689 r
  U20820/Y (OAI22X2MTR)                                  0.045      1.734 f
  U0_BANK_TOP/vACC_0_reg_7__20_/D (DFFRHQX4MTR)          0.000      1.734 f
  data arrival time                                                 1.734

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_7__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.734
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.336


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U17162/Y (NAND2X3MTR)                                  0.056      0.553 r
  U16031/Y (CLKNAND2X4MTR)                               0.058      0.611 f
  U10174/Y (NOR2X2MTR)                                   0.080      0.691 r
  U24898/Y (OAI21X2MTR)                                  0.080      0.771 f
  U29420/Y (AND3X4MTR)                                   0.100      0.871 f
  U10680/Y (NOR2X8MTR)                                   0.067      0.938 r
  U13087/Y (OAI21X6MTR)                                  0.065      1.004 f
  U17710/Y (AOI21X2MTR)                                  0.087      1.091 r
  U23943/Y (XOR2X1MTR)                                   0.085      1.175 r
  U19105/Y (AOI22X2MTR)                                  0.060      1.236 f
  U10684/Y (OAI21X2MTR)                                  0.057      1.293 r
  U18940/Y (NAND2BX4MTR)                                 0.098      1.391 r
  U11729/Y (NOR2X8MTR)                                   0.029      1.420 f
  U11732/Y (NAND3X8MTR)                                  0.041      1.461 r
  U12177/Y (NAND2X12MTR)                                 0.062      1.523 f
  U9223/Y (NOR2X4MTR)                                    0.098      1.621 r
  U11883/Y (CLKNAND2X2MTR)                               0.059      1.681 f
  U29324/Y (CLKNAND2X2MTR)                               0.039      1.720 r
  U0_BANK_TOP/vACC_0_reg_3__14_/D (DFFRHQX4MTR)          0.000      1.720 r
  data arrival time                                                 1.720

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_3__14_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.117      1.383
  data required time                                                1.383
  --------------------------------------------------------------------------
  data required time                                                1.383
  data arrival time                                                -1.720
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.336


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U17162/Y (NAND2X3MTR)                                  0.056      0.553 r
  U16031/Y (CLKNAND2X4MTR)                               0.058      0.611 f
  U10174/Y (NOR2X2MTR)                                   0.080      0.691 r
  U24898/Y (OAI21X2MTR)                                  0.080      0.771 f
  U29420/Y (AND3X4MTR)                                   0.100      0.871 f
  U10680/Y (NOR2X8MTR)                                   0.067      0.938 r
  U13087/Y (OAI21X6MTR)                                  0.065      1.004 f
  U17710/Y (AOI21X2MTR)                                  0.087      1.091 r
  U23943/Y (XOR2X1MTR)                                   0.085      1.175 r
  U19105/Y (AOI22X2MTR)                                  0.060      1.236 f
  U10684/Y (OAI21X2MTR)                                  0.057      1.293 r
  U18940/Y (NAND2BX4MTR)                                 0.098      1.391 r
  U11729/Y (NOR2X8MTR)                                   0.029      1.420 f
  U11732/Y (NAND3X8MTR)                                  0.041      1.461 r
  U12177/Y (NAND2X12MTR)                                 0.062      1.523 f
  U9223/Y (NOR2X4MTR)                                    0.098      1.621 r
  U23733/Y (CLKNAND2X2MTR)                               0.059      1.681 f
  U23720/Y (CLKNAND2X2MTR)                               0.039      1.720 r
  U0_BANK_TOP/vACC_0_reg_3__10_/D (DFFRHQX4MTR)          0.000      1.720 r
  data arrival time                                                 1.720

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_3__10_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.117      1.383
  data required time                                                1.383
  --------------------------------------------------------------------------
  data required time                                                1.383
  data arrival time                                                -1.720
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.336


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U17162/Y (NAND2X3MTR)                                  0.056      0.553 r
  U16031/Y (CLKNAND2X4MTR)                               0.058      0.611 f
  U10174/Y (NOR2X2MTR)                                   0.080      0.691 r
  U24898/Y (OAI21X2MTR)                                  0.080      0.771 f
  U29420/Y (AND3X4MTR)                                   0.100      0.871 f
  U10680/Y (NOR2X8MTR)                                   0.067      0.938 r
  U13087/Y (OAI21X6MTR)                                  0.065      1.004 f
  U17710/Y (AOI21X2MTR)                                  0.087      1.091 r
  U23943/Y (XOR2X1MTR)                                   0.085      1.175 r
  U19105/Y (AOI22X2MTR)                                  0.060      1.236 f
  U10684/Y (OAI21X2MTR)                                  0.057      1.293 r
  U18940/Y (NAND2BX4MTR)                                 0.098      1.391 r
  U11729/Y (NOR2X8MTR)                                   0.029      1.420 f
  U11732/Y (NAND3X8MTR)                                  0.041      1.461 r
  U12177/Y (NAND2X12MTR)                                 0.062      1.523 f
  U9223/Y (NOR2X4MTR)                                    0.098      1.621 r
  U23742/Y (CLKNAND2X2MTR)                               0.059      1.681 f
  U23736/Y (CLKNAND2X2MTR)                               0.039      1.720 r
  U0_BANK_TOP/vACC_0_reg_3__11_/D (DFFRHQX4MTR)          0.000      1.720 r
  data arrival time                                                 1.720

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_3__11_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.117      1.383
  data required time                                                1.383
  --------------------------------------------------------------------------
  data required time                                                1.383
  data arrival time                                                -1.720
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.336


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U17162/Y (NAND2X3MTR)                                  0.056      0.553 r
  U16031/Y (CLKNAND2X4MTR)                               0.058      0.611 f
  U10174/Y (NOR2X2MTR)                                   0.080      0.691 r
  U24898/Y (OAI21X2MTR)                                  0.080      0.771 f
  U29420/Y (AND3X4MTR)                                   0.100      0.871 f
  U10680/Y (NOR2X8MTR)                                   0.067      0.938 r
  U13087/Y (OAI21X6MTR)                                  0.065      1.004 f
  U17710/Y (AOI21X2MTR)                                  0.087      1.091 r
  U23943/Y (XOR2X1MTR)                                   0.085      1.175 r
  U19105/Y (AOI22X2MTR)                                  0.060      1.236 f
  U10684/Y (OAI21X2MTR)                                  0.057      1.293 r
  U18940/Y (NAND2BX4MTR)                                 0.098      1.391 r
  U11729/Y (NOR2X8MTR)                                   0.029      1.420 f
  U11732/Y (NAND3X8MTR)                                  0.041      1.461 r
  U12177/Y (NAND2X12MTR)                                 0.062      1.523 f
  U9223/Y (NOR2X4MTR)                                    0.098      1.621 r
  U23743/Y (CLKNAND2X2MTR)                               0.059      1.681 f
  U23749/Y (CLKNAND2X2MTR)                               0.039      1.720 r
  U0_BANK_TOP/vACC_0_reg_3__13_/D (DFFRHQX4MTR)          0.000      1.720 r
  data arrival time                                                 1.720

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_3__13_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.117      1.383
  data required time                                                1.383
  --------------------------------------------------------------------------
  data required time                                                1.383
  data arrival time                                                -1.720
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.336


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U17162/Y (NAND2X3MTR)                                  0.056      0.553 r
  U16031/Y (CLKNAND2X4MTR)                               0.058      0.611 f
  U10174/Y (NOR2X2MTR)                                   0.080      0.691 r
  U24898/Y (OAI21X2MTR)                                  0.080      0.771 f
  U29420/Y (AND3X4MTR)                                   0.100      0.871 f
  U10680/Y (NOR2X8MTR)                                   0.067      0.938 r
  U13087/Y (OAI21X6MTR)                                  0.065      1.004 f
  U17710/Y (AOI21X2MTR)                                  0.087      1.091 r
  U23943/Y (XOR2X1MTR)                                   0.085      1.175 r
  U19105/Y (AOI22X2MTR)                                  0.060      1.236 f
  U10684/Y (OAI21X2MTR)                                  0.057      1.293 r
  U18940/Y (NAND2BX4MTR)                                 0.098      1.391 r
  U11729/Y (NOR2X8MTR)                                   0.029      1.420 f
  U11732/Y (NAND3X8MTR)                                  0.041      1.461 r
  U12177/Y (NAND2X12MTR)                                 0.062      1.523 f
  U9223/Y (NOR2X4MTR)                                    0.098      1.621 r
  U24458/Y (CLKNAND2X2MTR)                               0.059      1.681 f
  U29239/Y (CLKNAND2X2MTR)                               0.039      1.720 r
  U0_BANK_TOP/vACC_0_reg_3__9_/D (DFFRHQX4MTR)           0.000      1.720 r
  data arrival time                                                 1.720

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_3__9_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.117      1.383
  data required time                                                1.383
  --------------------------------------------------------------------------
  data required time                                                1.383
  data arrival time                                                -1.720
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.336


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24079/Y (INVX6MTR)                                    0.041      0.328 f
  U17036/Y (INVX4MTR)                                    0.046      0.374 r
  U10447/Y (INVX4MTR)                                    0.040      0.415 f
  U11615/Y (NOR2X3MTR)                                   0.053      0.467 r
  U23944/Y (AOI21X3MTR)                                  0.035      0.503 f
  U12205/Y (OAI21X4MTR)                                  0.045      0.548 r
  U11670/Y (OAI21X6MTR)                                  0.068      0.616 f
  U12095/Y (NAND2X2MTR)                                  0.040      0.656 r
  U15003/Y (INVX2MTR)                                    0.033      0.688 f
  U17850/Y (CLKNAND2X4MTR)                               0.037      0.725 r
  U15666/Y (INVX2MTR)                                    0.034      0.759 f
  U10805/Y (NOR2X4MTR)                                   0.061      0.820 r
  U12072/Y (NAND2X4MTR)                                  0.056      0.876 f
  U13726/Y (CLKOR2X4MTR)                                 0.101      0.977 f
  U13719/Y (NAND3X2MTR)                                  0.044      1.021 r
  U10736/Y (AOI21X1MTR)                                  0.083      1.103 f
  U10975/Y (XNOR2X1MTR)                                  0.089      1.192 f
  U9447/Y (CLKNAND2X2MTR)                                0.053      1.245 r
  U17485/Y (NAND3X4MTR)                                  0.067      1.312 f
  U26499/Y (NOR2X3MTR)                                   0.080      1.392 r
  U15410/Y (NAND2X4MTR)                                  0.045      1.437 f
  U15408/Y (INVX4MTR)                                    0.038      1.475 r
  U12106/Y (NAND3X8MTR)                                  0.056      1.531 f
  U10901/Y (CLKNAND2X4MTR)                               0.052      1.584 r
  U11790/Y (NAND2X4MTR)                                  0.040      1.624 f
  U14163/Y (INVX2MTR)                                    0.045      1.669 r
  U11580/Y (OAI22X1MTR)                                  0.062      1.731 f
  U0_BANK_TOP/vACC_0_reg_6__20_/D (DFFRHQX4MTR)          0.000      1.731 f
  data arrival time                                                 1.731

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_6__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.105      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.731
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.336


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U25642/Y (BUFX8MTR)                                    0.082      0.369 r
  U17040/Y (INVX4MTR)                                    0.043      0.412 f
  U13545/Y (OAI22X2MTR)                                  0.084      0.496 r
  U16073/Y (OAI21X2MTR)                                  0.081      0.577 f
  U13386/Y (NAND2X3MTR)                                  0.059      0.636 r
  U25459/Y (NAND2X2MTR)                                  0.072      0.708 f
  U25456/Y (OAI21X6MTR)                                  0.105      0.813 r
  U12041/Y (AOI21X8MTR)                                  0.073      0.885 f
  U11647/Y (OAI21X3MTR)                                  0.098      0.983 r
  U26552/Y (AOI21X2MTR)                                  0.069      1.052 f
  U17561/Y (XOR2X1MTR)                                   0.080      1.133 f
  U26712/Y (AOI22X1MTR)                                  0.097      1.229 r
  U17355/Y (OAI2BB1X2MTR)                                0.078      1.308 f
  U15763/Y (NOR2X2MTR)                                   0.095      1.403 r
  U17406/Y (NAND4X4MTR)                                  0.124      1.526 f
  U26218/Y (CLKNAND2X4MTR)                               0.065      1.591 r
  U12414/Y (NOR2X4MTR)                                   0.039      1.630 f
  U12163/Y (CLKNAND2X2MTR)                               0.038      1.668 r
  U29124/Y (OAI211X2MTR)                                 0.064      1.731 f
  U0_BANK_TOP/vACC_3_reg_2__19_/D (DFFRHQX4MTR)          0.000      1.731 f
  data arrival time                                                 1.731

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_2__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.105      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.731
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.336


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_125_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.037      0.159 f
  U15121/Y (NOR2X8MTR)                                   0.045      0.203 r
  U25213/Y (CLKNAND2X2MTR)                               0.076      0.279 f
  U11558/Y (OAI2BB1X4MTR)                                0.117      0.395 f
  U14669/Y (BUFX8MTR)                                    0.079      0.474 f
  U14641/Y (BUFX10MTR)                                   0.073      0.547 f
  U13443/Y (INVX6MTR)                                    0.040      0.588 r
  U23850/Y (CLKNAND2X2MTR)                               0.042      0.630 f
  U23818/Y (NAND2X2MTR)                                  0.044      0.674 r
  U18060/Y (NOR2X4MTR)                                   0.048      0.722 f
  U25621/Y (NAND2X6MTR)                                  0.047      0.769 r
  U15116/Y (NAND2X6MTR)                                  0.043      0.812 f
  U17890/Y (NOR2X4MTR)                                   0.065      0.877 r
  U11634/Y (NAND2X4MTR)                                  0.055      0.932 f
  U11633/Y (NOR2X6MTR)                                   0.071      1.002 r
  U15931/Y (NAND3X6MTR)                                  0.075      1.078 f
  U15221/Y (NOR2X8MTR)                                   0.070      1.147 r
  U10721/Y (NAND3X8MTR)                                  0.075      1.222 f
  U26351/Y (NOR2X2MTR)                                   0.120      1.343 r
  U26742/Y (NOR2X2MTR)                                   0.056      1.399 f
  U18971/Y (NAND4X4MTR)                                  0.066      1.465 r
  U20675/Y (NAND2X2MTR)                                  0.049      1.514 f
  U11859/Y (MXI2X1MTR)                                   0.078      1.592 r
  U20679/Y (AOI21X2MTR)                                  0.059      1.651 f
  U22574/Y (NOR2X1MTR)                                   0.065      1.716 r
  PIM_result_reg_125_/D (DFFRHQX4MTR)                    0.000      1.716 r
  data arrival time                                                 1.716

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_125_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.716
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.336


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_253_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.037      0.159 f
  U15121/Y (NOR2X8MTR)                                   0.045      0.203 r
  U25213/Y (CLKNAND2X2MTR)                               0.076      0.279 f
  U11558/Y (OAI2BB1X4MTR)                                0.117      0.395 f
  U14669/Y (BUFX8MTR)                                    0.079      0.474 f
  U14641/Y (BUFX10MTR)                                   0.073      0.547 f
  U13443/Y (INVX6MTR)                                    0.040      0.588 r
  U23850/Y (CLKNAND2X2MTR)                               0.042      0.630 f
  U23818/Y (NAND2X2MTR)                                  0.044      0.674 r
  U18060/Y (NOR2X4MTR)                                   0.048      0.722 f
  U25621/Y (NAND2X6MTR)                                  0.047      0.769 r
  U15116/Y (NAND2X6MTR)                                  0.043      0.812 f
  U17890/Y (NOR2X4MTR)                                   0.065      0.877 r
  U11634/Y (NAND2X4MTR)                                  0.055      0.932 f
  U11633/Y (NOR2X6MTR)                                   0.071      1.002 r
  U15931/Y (NAND3X6MTR)                                  0.075      1.078 f
  U15221/Y (NOR2X8MTR)                                   0.070      1.147 r
  U10721/Y (NAND3X8MTR)                                  0.075      1.222 f
  U26351/Y (NOR2X2MTR)                                   0.120      1.343 r
  U26742/Y (NOR2X2MTR)                                   0.056      1.399 f
  U18971/Y (NAND4X4MTR)                                  0.066      1.465 r
  U20675/Y (NAND2X2MTR)                                  0.049      1.514 f
  U11859/Y (MXI2X1MTR)                                   0.078      1.592 r
  U20679/Y (AOI21X2MTR)                                  0.059      1.651 f
  U22573/Y (NOR2X1MTR)                                   0.065      1.716 r
  PIM_result_reg_253_/D (DFFRHQX4MTR)                    0.000      1.716 r
  data arrival time                                                 1.716

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_253_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.716
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.336


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_381_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.037      0.159 f
  U15121/Y (NOR2X8MTR)                                   0.045      0.203 r
  U25213/Y (CLKNAND2X2MTR)                               0.076      0.279 f
  U11558/Y (OAI2BB1X4MTR)                                0.117      0.395 f
  U14669/Y (BUFX8MTR)                                    0.079      0.474 f
  U14641/Y (BUFX10MTR)                                   0.073      0.547 f
  U13443/Y (INVX6MTR)                                    0.040      0.588 r
  U23850/Y (CLKNAND2X2MTR)                               0.042      0.630 f
  U23818/Y (NAND2X2MTR)                                  0.044      0.674 r
  U18060/Y (NOR2X4MTR)                                   0.048      0.722 f
  U25621/Y (NAND2X6MTR)                                  0.047      0.769 r
  U15116/Y (NAND2X6MTR)                                  0.043      0.812 f
  U17890/Y (NOR2X4MTR)                                   0.065      0.877 r
  U11634/Y (NAND2X4MTR)                                  0.055      0.932 f
  U11633/Y (NOR2X6MTR)                                   0.071      1.002 r
  U15931/Y (NAND3X6MTR)                                  0.075      1.078 f
  U15221/Y (NOR2X8MTR)                                   0.070      1.147 r
  U10721/Y (NAND3X8MTR)                                  0.075      1.222 f
  U26351/Y (NOR2X2MTR)                                   0.120      1.343 r
  U26742/Y (NOR2X2MTR)                                   0.056      1.399 f
  U18971/Y (NAND4X4MTR)                                  0.066      1.465 r
  U20675/Y (NAND2X2MTR)                                  0.049      1.514 f
  U11859/Y (MXI2X1MTR)                                   0.078      1.592 r
  U20679/Y (AOI21X2MTR)                                  0.059      1.651 f
  U22572/Y (NOR2X1MTR)                                   0.065      1.716 r
  PIM_result_reg_381_/D (DFFRHQX4MTR)                    0.000      1.716 r
  data arrival time                                                 1.716

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_381_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.716
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.336


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_509_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.037      0.159 f
  U15121/Y (NOR2X8MTR)                                   0.045      0.203 r
  U25213/Y (CLKNAND2X2MTR)                               0.076      0.279 f
  U11558/Y (OAI2BB1X4MTR)                                0.117      0.395 f
  U14669/Y (BUFX8MTR)                                    0.079      0.474 f
  U14641/Y (BUFX10MTR)                                   0.073      0.547 f
  U13443/Y (INVX6MTR)                                    0.040      0.588 r
  U23850/Y (CLKNAND2X2MTR)                               0.042      0.630 f
  U23818/Y (NAND2X2MTR)                                  0.044      0.674 r
  U18060/Y (NOR2X4MTR)                                   0.048      0.722 f
  U25621/Y (NAND2X6MTR)                                  0.047      0.769 r
  U15116/Y (NAND2X6MTR)                                  0.043      0.812 f
  U17890/Y (NOR2X4MTR)                                   0.065      0.877 r
  U11634/Y (NAND2X4MTR)                                  0.055      0.932 f
  U11633/Y (NOR2X6MTR)                                   0.071      1.002 r
  U15931/Y (NAND3X6MTR)                                  0.075      1.078 f
  U15221/Y (NOR2X8MTR)                                   0.070      1.147 r
  U10721/Y (NAND3X8MTR)                                  0.075      1.222 f
  U26351/Y (NOR2X2MTR)                                   0.120      1.343 r
  U26742/Y (NOR2X2MTR)                                   0.056      1.399 f
  U18971/Y (NAND4X4MTR)                                  0.066      1.465 r
  U20675/Y (NAND2X2MTR)                                  0.049      1.514 f
  U11859/Y (MXI2X1MTR)                                   0.078      1.592 r
  U20679/Y (AOI21X2MTR)                                  0.059      1.651 f
  U22571/Y (NOR2X1MTR)                                   0.065      1.716 r
  PIM_result_reg_509_/D (DFFRHQX4MTR)                    0.000      1.716 r
  data arrival time                                                 1.716

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_509_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.716
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.336


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U17162/Y (NAND2X3MTR)                                  0.056      0.553 r
  U16031/Y (CLKNAND2X4MTR)                               0.058      0.611 f
  U10174/Y (NOR2X2MTR)                                   0.080      0.691 r
  U24898/Y (OAI21X2MTR)                                  0.080      0.771 f
  U29420/Y (AND3X4MTR)                                   0.100      0.871 f
  U10680/Y (NOR2X8MTR)                                   0.067      0.938 r
  U24245/Y (OAI21X3MTR)                                  0.072      1.010 f
  U23625/Y (AOI21X2MTR)                                  0.092      1.102 r
  U20943/Y (XNOR2X2MTR)                                  0.059      1.161 f
  U20919/Y (AOI22X4MTR)                                  0.081      1.242 r
  U14855/Y (NAND2X4MTR)                                  0.051      1.293 f
  U15480/Y (INVX4MTR)                                    0.037      1.331 r
  U24909/Y (NAND3X6MTR)                                  0.056      1.386 f
  U11729/Y (NOR2X8MTR)                                   0.077      1.464 r
  U11732/Y (NAND3X8MTR)                                  0.072      1.536 f
  U12177/Y (NAND2X12MTR)                                 0.069      1.605 r
  U23718/Y (NOR2X6MTR)                                   0.044      1.649 f
  U23712/Y (CLKNAND2X2MTR)                               0.042      1.691 r
  U29327/Y (OAI21X2MTR)                                  0.048      1.740 f
  U0_BANK_TOP/vACC_3_reg_3__15_/D (DFFRHQX4MTR)          0.000      1.740 f
  data arrival time                                                 1.740

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_3__15_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.096      1.404
  data required time                                                1.404
  --------------------------------------------------------------------------
  data required time                                                1.404
  data arrival time                                                -1.740
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.336


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U17162/Y (NAND2X3MTR)                                  0.056      0.553 r
  U16031/Y (CLKNAND2X4MTR)                               0.058      0.611 f
  U10174/Y (NOR2X2MTR)                                   0.080      0.691 r
  U24898/Y (OAI21X2MTR)                                  0.080      0.771 f
  U29420/Y (AND3X4MTR)                                   0.100      0.871 f
  U10680/Y (NOR2X8MTR)                                   0.067      0.938 r
  U24245/Y (OAI21X3MTR)                                  0.072      1.010 f
  U23625/Y (AOI21X2MTR)                                  0.092      1.102 r
  U20943/Y (XNOR2X2MTR)                                  0.059      1.161 f
  U20919/Y (AOI22X4MTR)                                  0.081      1.242 r
  U14855/Y (NAND2X4MTR)                                  0.051      1.293 f
  U15480/Y (INVX4MTR)                                    0.037      1.331 r
  U24909/Y (NAND3X6MTR)                                  0.056      1.386 f
  U11729/Y (NOR2X8MTR)                                   0.077      1.464 r
  U11732/Y (NAND3X8MTR)                                  0.072      1.536 f
  U12177/Y (NAND2X12MTR)                                 0.069      1.605 r
  U9223/Y (NOR2X4MTR)                                    0.051      1.656 f
  U11880/Y (CLKNAND2X2MTR)                               0.044      1.699 r
  U26964/Y (CLKNAND2X2MTR)                               0.041      1.740 f
  U0_BANK_TOP/vACC_0_reg_3__12_/D (DFFRHQX4MTR)          0.000      1.740 f
  data arrival time                                                 1.740

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_3__12_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.096      1.404
  data required time                                                1.404
  --------------------------------------------------------------------------
  data required time                                                1.404
  data arrival time                                                -1.740
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.336


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U11882/Y (INVX4MTR)                                    0.042      0.349 f
  U11884/Y (INVX4MTR)                                    0.051      0.400 r
  U13508/Y (CLKNAND2X2MTR)                               0.052      0.453 f
  U11486/Y (OAI21X3MTR)                                  0.043      0.496 r
  U19775/Y (OAI21BX4MTR)                                 0.079      0.575 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.621 r
  U11721/Y (NAND2X6MTR)                                  0.054      0.675 f
  U11434/Y (OAI21X6MTR)                                  0.081      0.757 r
  U11433/Y (CLKNAND2X4MTR)                               0.046      0.802 f
  U16788/Y (NOR2X4MTR)                                   0.070      0.873 r
  U19933/Y (NOR2X8MTR)                                   0.049      0.922 f
  U12162/Y (OAI21X4MTR)                                  0.090      1.012 r
  U26455/Y (AOI21X2MTR)                                  0.067      1.079 f
  U19215/Y (XNOR2X1MTR)                                  0.078      1.157 f
  U12175/Y (AOI22X1MTR)                                  0.096      1.253 r
  U16440/Y (OAI2BB1X2MTR)                                0.075      1.328 f
  U14832/Y (NOR2X2MTR)                                   0.086      1.413 r
  U16351/Y (NAND4X4MTR)                                  0.124      1.538 f
  U16322/Y (CLKNAND2X4MTR)                               0.065      1.602 r
  U16306/Y (CLKNAND2X4MTR)                               0.044      1.646 f
  U17416/Y (CLKNAND2X4MTR)                               0.043      1.689 r
  U18741/Y (OAI22X2MTR)                                  0.045      1.734 f
  U0_BANK_TOP/vACC_2_reg_7__20_/D (DFFRHQX4MTR)          0.000      1.734 f
  data arrival time                                                 1.734

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_7__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.101      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.734
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.336


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U17162/Y (NAND2X3MTR)                                  0.056      0.553 r
  U16031/Y (CLKNAND2X4MTR)                               0.058      0.611 f
  U10174/Y (NOR2X2MTR)                                   0.080      0.691 r
  U24898/Y (OAI21X2MTR)                                  0.080      0.771 f
  U29420/Y (AND3X4MTR)                                   0.100      0.871 f
  U10680/Y (NOR2X8MTR)                                   0.067      0.938 r
  U24245/Y (OAI21X3MTR)                                  0.072      1.010 f
  U23625/Y (AOI21X2MTR)                                  0.092      1.102 r
  U20943/Y (XNOR2X2MTR)                                  0.059      1.161 f
  U20919/Y (AOI22X4MTR)                                  0.081      1.242 r
  U14855/Y (NAND2X4MTR)                                  0.051      1.293 f
  U15480/Y (INVX4MTR)                                    0.037      1.331 r
  U24909/Y (NAND3X6MTR)                                  0.056      1.386 f
  U11729/Y (NOR2X8MTR)                                   0.077      1.464 r
  U11732/Y (NAND3X8MTR)                                  0.072      1.536 f
  U12177/Y (NAND2X12MTR)                                 0.069      1.605 r
  U20676/Y (INVX3MTR)                                    0.033      1.638 f
  U11938/Y (NAND2X1MTR)                                  0.032      1.670 r
  U23408/Y (OAI2B11X2MTR)                                0.061      1.731 f
  U0_BANK_TOP/vACC_2_reg_3__16_/D (DFFRHQX4MTR)          0.000      1.731 f
  data arrival time                                                 1.731

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_3__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.104      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.731
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.336


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U17162/Y (NAND2X3MTR)                                  0.056      0.553 r
  U16031/Y (CLKNAND2X4MTR)                               0.058      0.611 f
  U10174/Y (NOR2X2MTR)                                   0.080      0.691 r
  U24898/Y (OAI21X2MTR)                                  0.080      0.771 f
  U29420/Y (AND3X4MTR)                                   0.100      0.871 f
  U10680/Y (NOR2X8MTR)                                   0.067      0.938 r
  U24245/Y (OAI21X3MTR)                                  0.072      1.010 f
  U23625/Y (AOI21X2MTR)                                  0.092      1.102 r
  U20943/Y (XNOR2X2MTR)                                  0.059      1.161 f
  U20919/Y (AOI22X4MTR)                                  0.081      1.242 r
  U14855/Y (NAND2X4MTR)                                  0.051      1.293 f
  U15480/Y (INVX4MTR)                                    0.037      1.331 r
  U24909/Y (NAND3X6MTR)                                  0.056      1.386 f
  U11729/Y (NOR2X8MTR)                                   0.077      1.464 r
  U11732/Y (NAND3X8MTR)                                  0.072      1.536 f
  U12177/Y (NAND2X12MTR)                                 0.069      1.605 r
  U9197/Y (NOR2X6MTR)                                    0.044      1.649 f
  U11875/Y (OAI2BB1X2MTR)                                0.091      1.740 f
  U0_BANK_TOP/vACC_2_reg_3__12_/D (DFFRHQX4MTR)          0.000      1.740 f
  data arrival time                                                 1.740

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_3__12_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.096      1.404
  data required time                                                1.404
  --------------------------------------------------------------------------
  data required time                                                1.404
  data arrival time                                                -1.740
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.335


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U17039/Y (INVX8MTR)                                    0.043      0.350 f
  U12158/Y (INVX6MTR)                                    0.044      0.394 r
  U10861/Y (AOI22X1MTR)                                  0.060      0.454 f
  U26089/Y (OAI211X2MTR)                                 0.066      0.520 r
  U10156/Y (NOR2BX2MTR)                                  0.151      0.672 r
  U26167/Y (NOR2X2MTR)                                   0.068      0.739 f
  U26168/Y (NOR2X2MTR)                                   0.100      0.839 r
  U26171/Y (CLKNAND2X2MTR)                               0.063      0.901 f
  U12030/Y (OA21X2MTR)                                   0.172      1.073 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.117 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.169 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.230 r
  U19093/Y (CLKNAND2X4MTR)                               0.049      1.279 f
  U9377/Y (NOR2X2MTR)                                    0.088      1.367 r
  U17531/Y (CLKNAND2X2MTR)                               0.057      1.424 f
  U18869/Y (INVX2MTR)                                    0.052      1.476 r
  U15416/Y (NAND2X2MTR)                                  0.061      1.537 f
  U14801/Y (NAND2BX2MTR)                                 0.057      1.594 r
  U23958/Y (CLKNAND2X4MTR)                               0.057      1.651 f
  U28704/Y (OAI22X2MTR)                                  0.057      1.707 r
  U0_BANK_TOP/vACC_1_reg_0__20_/D (DFFRHQX4MTR)          0.000      1.707 r
  data arrival time                                                 1.707

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_0__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.128      1.372
  data required time                                                1.372
  --------------------------------------------------------------------------
  data required time                                                1.372
  data arrival time                                                -1.707
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.335


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U17039/Y (INVX8MTR)                                    0.043      0.350 f
  U12158/Y (INVX6MTR)                                    0.044      0.394 r
  U10861/Y (AOI22X1MTR)                                  0.060      0.454 f
  U26089/Y (OAI211X2MTR)                                 0.066      0.520 r
  U10156/Y (NOR2BX2MTR)                                  0.151      0.672 r
  U26167/Y (NOR2X2MTR)                                   0.068      0.739 f
  U26168/Y (NOR2X2MTR)                                   0.100      0.839 r
  U26171/Y (CLKNAND2X2MTR)                               0.063      0.901 f
  U12030/Y (OA21X2MTR)                                   0.172      1.073 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.117 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.169 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.230 r
  U19093/Y (CLKNAND2X4MTR)                               0.049      1.279 f
  U9377/Y (NOR2X2MTR)                                    0.088      1.367 r
  U17531/Y (CLKNAND2X2MTR)                               0.057      1.424 f
  U18869/Y (INVX2MTR)                                    0.052      1.476 r
  U15416/Y (NAND2X2MTR)                                  0.061      1.537 f
  U14801/Y (NAND2BX2MTR)                                 0.057      1.594 r
  U23958/Y (CLKNAND2X4MTR)                               0.057      1.651 f
  U28703/Y (OAI22X2MTR)                                  0.057      1.707 r
  U0_BANK_TOP/vACC_2_reg_0__20_/D (DFFRHQX4MTR)          0.000      1.707 r
  data arrival time                                                 1.707

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_0__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.128      1.372
  data required time                                                1.372
  --------------------------------------------------------------------------
  data required time                                                1.372
  data arrival time                                                -1.707
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.335


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U17039/Y (INVX8MTR)                                    0.047      0.314 r
  U12158/Y (INVX6MTR)                                    0.038      0.352 f
  U10861/Y (AOI22X1MTR)                                  0.060      0.412 r
  U26089/Y (OAI211X2MTR)                                 0.088      0.501 f
  U18393/Y (CLKNAND2X2MTR)                               0.062      0.563 r
  U15135/Y (CLKNAND2X4MTR)                               0.070      0.633 f
  U13375/Y (NOR2X4MTR)                                   0.082      0.715 r
  U12609/Y (OAI21X4MTR)                                  0.064      0.779 f
  U12086/Y (AOI21X2MTR)                                  0.114      0.894 r
  U10797/Y (OAI21X6MTR)                                  0.082      0.975 f
  U11511/Y (INVX2MTR)                                    0.046      1.022 r
  U11512/Y (INVX2MTR)                                    0.036      1.058 f
  U19254/Y (XNOR2X1MTR)                                  0.064      1.122 f
  U20750/Y (AOI22X1MTR)                                  0.075      1.198 r
  U20715/Y (OAI2BB1X2MTR)                                0.072      1.269 f
  U15514/Y (NOR2X1MTR)                                   0.077      1.346 r
  U25134/Y (NAND4X4MTR)                                  0.072      1.418 f
  U15776/Y (NOR2X3MTR)                                   0.074      1.492 r
  U16356/Y (NAND2X4MTR)                                  0.067      1.559 f
  U16336/Y (CLKNAND2X2MTR)                               0.049      1.608 r
  U11995/Y (NAND2X4MTR)                                  0.040      1.648 f
  U23958/Y (CLKNAND2X4MTR)                               0.041      1.688 r
  U28706/Y (OAI22X2MTR)                                  0.045      1.734 f
  U0_BANK_TOP/vACC_0_reg_0__20_/D (DFFRHQX4MTR)          0.000      1.734 f
  data arrival time                                                 1.734

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_0__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.734
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.335


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U25642/Y (BUFX8MTR)                                    0.082      0.369 r
  U17040/Y (INVX4MTR)                                    0.043      0.412 f
  U13545/Y (OAI22X2MTR)                                  0.084      0.496 r
  U16073/Y (OAI21X2MTR)                                  0.081      0.577 f
  U13386/Y (NAND2X3MTR)                                  0.059      0.636 r
  U25459/Y (NAND2X2MTR)                                  0.072      0.708 f
  U25456/Y (OAI21X6MTR)                                  0.105      0.813 r
  U12041/Y (AOI21X8MTR)                                  0.073      0.885 f
  U11647/Y (OAI21X3MTR)                                  0.098      0.983 r
  U26552/Y (AOI21X2MTR)                                  0.069      1.052 f
  U17561/Y (XOR2X1MTR)                                   0.080      1.133 f
  U26712/Y (AOI22X1MTR)                                  0.097      1.229 r
  U17355/Y (OAI2BB1X2MTR)                                0.078      1.308 f
  U15763/Y (NOR2X2MTR)                                   0.095      1.403 r
  U17406/Y (NAND4X4MTR)                                  0.124      1.526 f
  U26218/Y (CLKNAND2X4MTR)                               0.065      1.591 r
  U12414/Y (NOR2X4MTR)                                   0.039      1.630 f
  U12001/Y (CLKNAND2X2MTR)                               0.038      1.668 r
  U29125/Y (OAI211X2MTR)                                 0.064      1.732 f
  U0_BANK_TOP/vACC_1_reg_2__19_/D (DFFRHQX4MTR)          0.000      1.732 f
  data arrival time                                                 1.732

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_2__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.104      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.732
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.335


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U17039/Y (INVX8MTR)                                    0.043      0.350 f
  U12158/Y (INVX6MTR)                                    0.044      0.394 r
  U10861/Y (AOI22X1MTR)                                  0.060      0.454 f
  U26089/Y (OAI211X2MTR)                                 0.066      0.520 r
  U10156/Y (NOR2BX2MTR)                                  0.151      0.672 r
  U26167/Y (NOR2X2MTR)                                   0.068      0.739 f
  U26168/Y (NOR2X2MTR)                                   0.100      0.839 r
  U26171/Y (CLKNAND2X2MTR)                               0.063      0.901 f
  U12030/Y (OA21X2MTR)                                   0.172      1.073 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.117 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.169 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.230 r
  U19093/Y (CLKNAND2X4MTR)                               0.049      1.279 f
  U9377/Y (NOR2X2MTR)                                    0.088      1.367 r
  U17531/Y (CLKNAND2X2MTR)                               0.057      1.424 f
  U18869/Y (INVX2MTR)                                    0.052      1.476 r
  U15416/Y (NAND2X2MTR)                                  0.061      1.537 f
  U14801/Y (NAND2BX2MTR)                                 0.057      1.594 r
  U23958/Y (CLKNAND2X4MTR)                               0.057      1.651 f
  U28705/Y (OAI22X2MTR)                                  0.057      1.707 r
  U0_BANK_TOP/vACC_3_reg_0__20_/D (DFFRHQX4MTR)          0.000      1.707 r
  data arrival time                                                 1.707

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_0__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.128      1.372
  data required time                                                1.372
  --------------------------------------------------------------------------
  data required time                                                1.372
  data arrival time                                                -1.707
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.335


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U17162/Y (NAND2X3MTR)                                  0.056      0.553 r
  U16031/Y (CLKNAND2X4MTR)                               0.058      0.611 f
  U10174/Y (NOR2X2MTR)                                   0.080      0.691 r
  U24898/Y (OAI21X2MTR)                                  0.080      0.771 f
  U29420/Y (AND3X4MTR)                                   0.100      0.871 f
  U10680/Y (NOR2X8MTR)                                   0.067      0.938 r
  U24245/Y (OAI21X3MTR)                                  0.072      1.010 f
  U23625/Y (AOI21X2MTR)                                  0.092      1.102 r
  U20943/Y (XNOR2X2MTR)                                  0.059      1.161 f
  U20919/Y (AOI22X4MTR)                                  0.081      1.242 r
  U14855/Y (NAND2X4MTR)                                  0.051      1.293 f
  U15480/Y (INVX4MTR)                                    0.037      1.331 r
  U24909/Y (NAND3X6MTR)                                  0.056      1.386 f
  U11729/Y (NOR2X8MTR)                                   0.077      1.464 r
  U11732/Y (NAND3X8MTR)                                  0.072      1.536 f
  U12177/Y (NAND2X12MTR)                                 0.069      1.605 r
  U23718/Y (NOR2X6MTR)                                   0.044      1.649 f
  U12980/Y (OAI2BB1X2MTR)                                0.091      1.740 f
  U0_BANK_TOP/vACC_3_reg_3__9_/D (DFFRHQX4MTR)           0.000      1.740 f
  data arrival time                                                 1.740

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_3__9_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.740
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.335


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U11882/Y (INVX4MTR)                                    0.042      0.349 f
  U11884/Y (INVX4MTR)                                    0.051      0.400 r
  U13508/Y (CLKNAND2X2MTR)                               0.052      0.453 f
  U11486/Y (OAI21X3MTR)                                  0.043      0.496 r
  U19775/Y (OAI21BX4MTR)                                 0.079      0.575 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.621 r
  U11721/Y (NAND2X6MTR)                                  0.054      0.675 f
  U11434/Y (OAI21X6MTR)                                  0.081      0.757 r
  U11433/Y (CLKNAND2X4MTR)                               0.046      0.802 f
  U16788/Y (NOR2X4MTR)                                   0.070      0.873 r
  U19933/Y (NOR2X8MTR)                                   0.049      0.922 f
  U12162/Y (OAI21X4MTR)                                  0.090      1.012 r
  U26455/Y (AOI21X2MTR)                                  0.067      1.079 f
  U19215/Y (XNOR2X1MTR)                                  0.078      1.157 f
  U12175/Y (AOI22X1MTR)                                  0.096      1.253 r
  U16440/Y (OAI2BB1X2MTR)                                0.075      1.328 f
  U14832/Y (NOR2X2MTR)                                   0.086      1.413 r
  U16351/Y (NAND4X4MTR)                                  0.124      1.538 f
  U16322/Y (CLKNAND2X4MTR)                               0.065      1.602 r
  U16306/Y (CLKNAND2X4MTR)                               0.044      1.646 f
  U17416/Y (CLKNAND2X4MTR)                               0.043      1.689 r
  U20821/Y (OAI22X2MTR)                                  0.045      1.734 f
  U0_BANK_TOP/vACC_1_reg_7__20_/D (DFFRHQX4MTR)          0.000      1.734 f
  data arrival time                                                 1.734

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_7__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.101      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.734
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.335


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U25642/Y (BUFX8MTR)                                    0.082      0.369 r
  U17040/Y (INVX4MTR)                                    0.043      0.412 f
  U13545/Y (OAI22X2MTR)                                  0.084      0.496 r
  U16073/Y (OAI21X2MTR)                                  0.081      0.577 f
  U13386/Y (NAND2X3MTR)                                  0.059      0.636 r
  U25459/Y (NAND2X2MTR)                                  0.072      0.708 f
  U25456/Y (OAI21X6MTR)                                  0.105      0.813 r
  U12041/Y (AOI21X8MTR)                                  0.073      0.885 f
  U11647/Y (OAI21X3MTR)                                  0.098      0.983 r
  U26552/Y (AOI21X2MTR)                                  0.069      1.052 f
  U17561/Y (XOR2X1MTR)                                   0.080      1.133 f
  U26712/Y (AOI22X1MTR)                                  0.097      1.229 r
  U17355/Y (OAI2BB1X2MTR)                                0.078      1.308 f
  U15763/Y (NOR2X2MTR)                                   0.095      1.403 r
  U17406/Y (NAND4X4MTR)                                  0.124      1.526 f
  U26791/Y (INVX1MTR)                                    0.067      1.593 r
  U18725/Y (OAI22X4MTR)                                  0.056      1.650 f
  U17354/Y (OAI2BB1X2MTR)                                0.090      1.740 f
  U0_BANK_TOP/vACC_3_reg_2__18_/D (DFFRHQX4MTR)          0.000      1.740 f
  data arrival time                                                 1.740

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_2__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.740
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.335


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U25642/Y (BUFX8MTR)                                    0.082      0.369 r
  U17040/Y (INVX4MTR)                                    0.043      0.412 f
  U13545/Y (OAI22X2MTR)                                  0.084      0.496 r
  U16073/Y (OAI21X2MTR)                                  0.081      0.577 f
  U13386/Y (NAND2X3MTR)                                  0.059      0.636 r
  U25459/Y (NAND2X2MTR)                                  0.072      0.708 f
  U25456/Y (OAI21X6MTR)                                  0.105      0.813 r
  U12041/Y (AOI21X8MTR)                                  0.073      0.885 f
  U11647/Y (OAI21X3MTR)                                  0.098      0.983 r
  U26552/Y (AOI21X2MTR)                                  0.069      1.052 f
  U17561/Y (XOR2X1MTR)                                   0.080      1.133 f
  U26712/Y (AOI22X1MTR)                                  0.097      1.229 r
  U17355/Y (OAI2BB1X2MTR)                                0.078      1.308 f
  U15763/Y (NOR2X2MTR)                                   0.095      1.403 r
  U17406/Y (NAND4X4MTR)                                  0.124      1.526 f
  U26791/Y (INVX1MTR)                                    0.067      1.593 r
  U18725/Y (OAI22X4MTR)                                  0.056      1.650 f
  U12102/Y (OAI2BB1X2MTR)                                0.090      1.740 f
  U0_BANK_TOP/vACC_1_reg_2__18_/D (DFFRHQX4MTR)          0.000      1.740 f
  data arrival time                                                 1.740

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_2__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.740
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.335


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_126_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.037      0.159 f
  U15121/Y (NOR2X8MTR)                                   0.045      0.203 r
  U25213/Y (CLKNAND2X2MTR)                               0.076      0.279 f
  U11558/Y (OAI2BB1X4MTR)                                0.117      0.395 f
  U14669/Y (BUFX8MTR)                                    0.079      0.474 f
  U14641/Y (BUFX10MTR)                                   0.073      0.547 f
  U13443/Y (INVX6MTR)                                    0.040      0.588 r
  U23850/Y (CLKNAND2X2MTR)                               0.042      0.630 f
  U23818/Y (NAND2X2MTR)                                  0.044      0.674 r
  U18060/Y (NOR2X4MTR)                                   0.048      0.722 f
  U25621/Y (NAND2X6MTR)                                  0.047      0.769 r
  U15116/Y (NAND2X6MTR)                                  0.043      0.812 f
  U17890/Y (NOR2X4MTR)                                   0.065      0.877 r
  U11634/Y (NAND2X4MTR)                                  0.055      0.932 f
  U11633/Y (NOR2X6MTR)                                   0.071      1.002 r
  U15931/Y (NAND3X6MTR)                                  0.075      1.078 f
  U15221/Y (NOR2X8MTR)                                   0.070      1.147 r
  U10721/Y (NAND3X8MTR)                                  0.075      1.222 f
  U10720/Y (NOR2X8MTR)                                   0.083      1.306 r
  U10657/Y (NAND2X6MTR)                                  0.051      1.357 f
  U26741/Y (OAI21X6MTR)                                  0.080      1.437 r
  U26325/Y (NOR2X4MTR)                                   0.040      1.477 f
  U15179/Y (OAI21X4MTR)                                  0.038      1.515 r
  U11636/Y (AO21X4MTR)                                   0.090      1.606 r
  U12984/Y (AOI21X4MTR)                                  0.053      1.659 f
  U22589/Y (NOR2X1MTR)                                   0.057      1.716 r
  PIM_result_reg_126_/D (DFFRHQX4MTR)                    0.000      1.716 r
  data arrival time                                                 1.716

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_126_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.716
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.335


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_254_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.037      0.159 f
  U15121/Y (NOR2X8MTR)                                   0.045      0.203 r
  U25213/Y (CLKNAND2X2MTR)                               0.076      0.279 f
  U11558/Y (OAI2BB1X4MTR)                                0.117      0.395 f
  U14669/Y (BUFX8MTR)                                    0.079      0.474 f
  U14641/Y (BUFX10MTR)                                   0.073      0.547 f
  U13443/Y (INVX6MTR)                                    0.040      0.588 r
  U23850/Y (CLKNAND2X2MTR)                               0.042      0.630 f
  U23818/Y (NAND2X2MTR)                                  0.044      0.674 r
  U18060/Y (NOR2X4MTR)                                   0.048      0.722 f
  U25621/Y (NAND2X6MTR)                                  0.047      0.769 r
  U15116/Y (NAND2X6MTR)                                  0.043      0.812 f
  U17890/Y (NOR2X4MTR)                                   0.065      0.877 r
  U11634/Y (NAND2X4MTR)                                  0.055      0.932 f
  U11633/Y (NOR2X6MTR)                                   0.071      1.002 r
  U15931/Y (NAND3X6MTR)                                  0.075      1.078 f
  U15221/Y (NOR2X8MTR)                                   0.070      1.147 r
  U10721/Y (NAND3X8MTR)                                  0.075      1.222 f
  U10720/Y (NOR2X8MTR)                                   0.083      1.306 r
  U10657/Y (NAND2X6MTR)                                  0.051      1.357 f
  U26741/Y (OAI21X6MTR)                                  0.080      1.437 r
  U26325/Y (NOR2X4MTR)                                   0.040      1.477 f
  U15179/Y (OAI21X4MTR)                                  0.038      1.515 r
  U11636/Y (AO21X4MTR)                                   0.090      1.606 r
  U12984/Y (AOI21X4MTR)                                  0.053      1.659 f
  U22588/Y (NOR2X1MTR)                                   0.057      1.716 r
  PIM_result_reg_254_/D (DFFRHQX4MTR)                    0.000      1.716 r
  data arrival time                                                 1.716

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_254_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.716
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.335


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_382_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.037      0.159 f
  U15121/Y (NOR2X8MTR)                                   0.045      0.203 r
  U25213/Y (CLKNAND2X2MTR)                               0.076      0.279 f
  U11558/Y (OAI2BB1X4MTR)                                0.117      0.395 f
  U14669/Y (BUFX8MTR)                                    0.079      0.474 f
  U14641/Y (BUFX10MTR)                                   0.073      0.547 f
  U13443/Y (INVX6MTR)                                    0.040      0.588 r
  U23850/Y (CLKNAND2X2MTR)                               0.042      0.630 f
  U23818/Y (NAND2X2MTR)                                  0.044      0.674 r
  U18060/Y (NOR2X4MTR)                                   0.048      0.722 f
  U25621/Y (NAND2X6MTR)                                  0.047      0.769 r
  U15116/Y (NAND2X6MTR)                                  0.043      0.812 f
  U17890/Y (NOR2X4MTR)                                   0.065      0.877 r
  U11634/Y (NAND2X4MTR)                                  0.055      0.932 f
  U11633/Y (NOR2X6MTR)                                   0.071      1.002 r
  U15931/Y (NAND3X6MTR)                                  0.075      1.078 f
  U15221/Y (NOR2X8MTR)                                   0.070      1.147 r
  U10721/Y (NAND3X8MTR)                                  0.075      1.222 f
  U10720/Y (NOR2X8MTR)                                   0.083      1.306 r
  U10657/Y (NAND2X6MTR)                                  0.051      1.357 f
  U26741/Y (OAI21X6MTR)                                  0.080      1.437 r
  U26325/Y (NOR2X4MTR)                                   0.040      1.477 f
  U15179/Y (OAI21X4MTR)                                  0.038      1.515 r
  U11636/Y (AO21X4MTR)                                   0.090      1.606 r
  U12984/Y (AOI21X4MTR)                                  0.053      1.659 f
  U22587/Y (NOR2X1MTR)                                   0.057      1.716 r
  PIM_result_reg_382_/D (DFFRHQX4MTR)                    0.000      1.716 r
  data arrival time                                                 1.716

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_382_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.716
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.335


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_510_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.037      0.159 f
  U15121/Y (NOR2X8MTR)                                   0.045      0.203 r
  U25213/Y (CLKNAND2X2MTR)                               0.076      0.279 f
  U11558/Y (OAI2BB1X4MTR)                                0.117      0.395 f
  U14669/Y (BUFX8MTR)                                    0.079      0.474 f
  U14641/Y (BUFX10MTR)                                   0.073      0.547 f
  U13443/Y (INVX6MTR)                                    0.040      0.588 r
  U23850/Y (CLKNAND2X2MTR)                               0.042      0.630 f
  U23818/Y (NAND2X2MTR)                                  0.044      0.674 r
  U18060/Y (NOR2X4MTR)                                   0.048      0.722 f
  U25621/Y (NAND2X6MTR)                                  0.047      0.769 r
  U15116/Y (NAND2X6MTR)                                  0.043      0.812 f
  U17890/Y (NOR2X4MTR)                                   0.065      0.877 r
  U11634/Y (NAND2X4MTR)                                  0.055      0.932 f
  U11633/Y (NOR2X6MTR)                                   0.071      1.002 r
  U15931/Y (NAND3X6MTR)                                  0.075      1.078 f
  U15221/Y (NOR2X8MTR)                                   0.070      1.147 r
  U10721/Y (NAND3X8MTR)                                  0.075      1.222 f
  U10720/Y (NOR2X8MTR)                                   0.083      1.306 r
  U10657/Y (NAND2X6MTR)                                  0.051      1.357 f
  U26741/Y (OAI21X6MTR)                                  0.080      1.437 r
  U26325/Y (NOR2X4MTR)                                   0.040      1.477 f
  U15179/Y (OAI21X4MTR)                                  0.038      1.515 r
  U11636/Y (AO21X4MTR)                                   0.090      1.606 r
  U12984/Y (AOI21X4MTR)                                  0.053      1.659 f
  U22586/Y (NOR2X1MTR)                                   0.057      1.716 r
  PIM_result_reg_510_/D (DFFRHQX4MTR)                    0.000      1.716 r
  data arrival time                                                 1.716

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_510_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.716
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.335


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U25642/Y (BUFX8MTR)                                    0.082      0.369 r
  U17040/Y (INVX4MTR)                                    0.043      0.412 f
  U13545/Y (OAI22X2MTR)                                  0.084      0.496 r
  U16073/Y (OAI21X2MTR)                                  0.081      0.577 f
  U13386/Y (NAND2X3MTR)                                  0.059      0.636 r
  U25459/Y (NAND2X2MTR)                                  0.072      0.708 f
  U25456/Y (OAI21X6MTR)                                  0.105      0.813 r
  U12041/Y (AOI21X8MTR)                                  0.073      0.885 f
  U11647/Y (OAI21X3MTR)                                  0.098      0.983 r
  U26552/Y (AOI21X2MTR)                                  0.069      1.052 f
  U17561/Y (XOR2X1MTR)                                   0.080      1.133 f
  U26712/Y (AOI22X1MTR)                                  0.097      1.229 r
  U17355/Y (OAI2BB1X2MTR)                                0.078      1.308 f
  U15763/Y (NOR2X2MTR)                                   0.095      1.403 r
  U17406/Y (NAND4X4MTR)                                  0.124      1.526 f
  U26791/Y (INVX1MTR)                                    0.067      1.593 r
  U18725/Y (OAI22X4MTR)                                  0.056      1.650 f
  U20760/Y (OAI2BB1X2MTR)                                0.090      1.740 f
  U0_BANK_TOP/vACC_0_reg_2__18_/D (DFFRHQX4MTR)          0.000      1.740 f
  data arrival time                                                 1.740

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_2__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.740
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.335


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U25642/Y (BUFX8MTR)                                    0.082      0.369 r
  U17040/Y (INVX4MTR)                                    0.043      0.412 f
  U13545/Y (OAI22X2MTR)                                  0.084      0.496 r
  U16073/Y (OAI21X2MTR)                                  0.081      0.577 f
  U13386/Y (NAND2X3MTR)                                  0.059      0.636 r
  U25459/Y (NAND2X2MTR)                                  0.072      0.708 f
  U25456/Y (OAI21X6MTR)                                  0.105      0.813 r
  U12041/Y (AOI21X8MTR)                                  0.073      0.885 f
  U11647/Y (OAI21X3MTR)                                  0.098      0.983 r
  U26552/Y (AOI21X2MTR)                                  0.069      1.052 f
  U17561/Y (XOR2X1MTR)                                   0.080      1.133 f
  U26712/Y (AOI22X1MTR)                                  0.097      1.229 r
  U17355/Y (OAI2BB1X2MTR)                                0.078      1.308 f
  U15763/Y (NOR2X2MTR)                                   0.095      1.403 r
  U17406/Y (NAND4X4MTR)                                  0.124      1.526 f
  U26791/Y (INVX1MTR)                                    0.067      1.593 r
  U18725/Y (OAI22X4MTR)                                  0.056      1.650 f
  U17359/Y (OAI2BB1X2MTR)                                0.090      1.740 f
  U0_BANK_TOP/vACC_2_reg_2__18_/D (DFFRHQX4MTR)          0.000      1.740 f
  data arrival time                                                 1.740

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_2__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.740
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.335


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U9419/Y (BUFX4MTR)                                     0.109      1.350 f
  U9319/Y (NAND2X6MTR)                                   0.051      1.401 r
  U10981/Y (INVX2MTR)                                    0.045      1.446 f
  U29001/Y (NAND2X2MTR)                                  0.052      1.498 r
  U11795/Y (CLKNAND2X4MTR)                               0.053      1.551 f
  U17430/Y (INVX2MTR)                                    0.041      1.592 r
  U16274/Y (CLKNAND2X4MTR)                               0.047      1.639 f
  U29007/Y (OAI21X2MTR)                                  0.073      1.712 r
  U0_BANK_TOP/vACC_1_reg_1__19_/D (DFFRHQX4MTR)          0.000      1.712 r
  data arrival time                                                 1.712

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_1__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.123      1.377
  data required time                                                1.377
  --------------------------------------------------------------------------
  data required time                                                1.377
  data arrival time                                                -1.712
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.335


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U9419/Y (BUFX4MTR)                                     0.109      1.350 f
  U9319/Y (NAND2X6MTR)                                   0.051      1.401 r
  U10981/Y (INVX2MTR)                                    0.045      1.446 f
  U29001/Y (NAND2X2MTR)                                  0.052      1.498 r
  U11795/Y (CLKNAND2X4MTR)                               0.053      1.551 f
  U17430/Y (INVX2MTR)                                    0.041      1.592 r
  U16274/Y (CLKNAND2X4MTR)                               0.047      1.639 f
  U29008/Y (OAI21X2MTR)                                  0.073      1.712 r
  U0_BANK_TOP/vACC_3_reg_1__19_/D (DFFRHQX4MTR)          0.000      1.712 r
  data arrival time                                                 1.712

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_1__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.123      1.377
  data required time                                                1.377
  --------------------------------------------------------------------------
  data required time                                                1.377
  data arrival time                                                -1.712
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.335


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U9419/Y (BUFX4MTR)                                     0.109      1.350 f
  U9319/Y (NAND2X6MTR)                                   0.051      1.401 r
  U10981/Y (INVX2MTR)                                    0.045      1.446 f
  U29001/Y (NAND2X2MTR)                                  0.052      1.498 r
  U11795/Y (CLKNAND2X4MTR)                               0.053      1.551 f
  U17430/Y (INVX2MTR)                                    0.041      1.592 r
  U16274/Y (CLKNAND2X4MTR)                               0.047      1.639 f
  U29009/Y (OAI21X2MTR)                                  0.073      1.712 r
  U0_BANK_TOP/vACC_0_reg_1__19_/D (DFFRHQX4MTR)          0.000      1.712 r
  data arrival time                                                 1.712

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_1__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.123      1.377
  data required time                                                1.377
  --------------------------------------------------------------------------
  data required time                                                1.377
  data arrival time                                                -1.712
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.335


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U9419/Y (BUFX4MTR)                                     0.109      1.350 f
  U9319/Y (NAND2X6MTR)                                   0.051      1.401 r
  U10981/Y (INVX2MTR)                                    0.045      1.446 f
  U29001/Y (NAND2X2MTR)                                  0.052      1.498 r
  U11795/Y (CLKNAND2X4MTR)                               0.053      1.551 f
  U17430/Y (INVX2MTR)                                    0.041      1.592 r
  U16274/Y (CLKNAND2X4MTR)                               0.047      1.639 f
  U29010/Y (OAI21X2MTR)                                  0.073      1.712 r
  U0_BANK_TOP/vACC_2_reg_1__19_/D (DFFRHQX4MTR)          0.000      1.712 r
  data arrival time                                                 1.712

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_1__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.123      1.377
  data required time                                                1.377
  --------------------------------------------------------------------------
  data required time                                                1.377
  data arrival time                                                -1.712
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.335


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13378/Y (INVX16MTR)                                   0.040      0.190 f
  U28673/Y (NOR2X12MTR)                                  0.094      0.283 r
  U13127/Y (INVX8MTR)                                    0.050      0.334 f
  U13181/Y (INVX12MTR)                                   0.045      0.379 r
  U28696/Y (AND2X8MTR)                                   0.084      0.463 r
  U13832/Y (NOR2X4MTR)                                   0.025      0.488 f
  U10601/Y (AOI21X2MTR)                                  0.084      0.571 r
  U14761/Y (NOR2X4MTR)                                   0.038      0.610 f
  U12937/Y (NAND3X4MTR)                                  0.049      0.659 r
  U12923/Y (NOR2X8MTR)                                   0.032      0.691 f
  U14237/Y (AOI21X8MTR)                                  0.085      0.776 r
  U12698/Y (INVX8MTR)                                    0.051      0.827 f
  U10006/Y (CLKNAND2X4MTR)                               0.061      0.888 r
  U10890/Y (NOR2X8MTR)                                   0.035      0.922 f
  U20805/Y (OAI21X8MTR)                                  0.076      0.998 r
  U12294/Y (NAND2X2MTR)                                  0.052      1.051 f
  U12181/Y (CLKNAND2X2MTR)                               0.042      1.093 r
  U16409/Y (XNOR2X2MTR)                                  0.084      1.177 r
  U15372/Y (NAND2X4MTR)                                  0.057      1.234 f
  U16392/Y (CLKNAND2X4MTR)                               0.058      1.292 r
  U13022/Y (AOI21X8MTR)                                  0.035      1.327 f
  U14708/Y (NOR2X8MTR)                                   0.067      1.393 r
  U14719/Y (XNOR2X2MTR)                                  0.113      1.506 r
  U17433/Y (NOR2BX4MTR)                                  0.108      1.614 r
  U14690/Y (NAND2X2MTR)                                  0.043      1.657 f
  U17390/Y (NOR2X1MTR)                                   0.059      1.716 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/D (DFFRHQX4MTR)
                                                         0.000      1.716 r
  data arrival time                                                 1.716

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.118      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.716
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.334


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U25642/Y (BUFX8MTR)                                    0.082      0.369 r
  U17040/Y (INVX4MTR)                                    0.043      0.412 f
  U13545/Y (OAI22X2MTR)                                  0.084      0.496 r
  U16073/Y (OAI21X2MTR)                                  0.081      0.577 f
  U13386/Y (NAND2X3MTR)                                  0.059      0.636 r
  U25459/Y (NAND2X2MTR)                                  0.072      0.708 f
  U25456/Y (OAI21X6MTR)                                  0.105      0.813 r
  U12041/Y (AOI21X8MTR)                                  0.073      0.885 f
  U11647/Y (OAI21X3MTR)                                  0.098      0.983 r
  U26552/Y (AOI21X2MTR)                                  0.069      1.052 f
  U17561/Y (XOR2X1MTR)                                   0.080      1.133 f
  U26712/Y (AOI22X1MTR)                                  0.097      1.229 r
  U17355/Y (OAI2BB1X2MTR)                                0.078      1.308 f
  U15763/Y (NOR2X2MTR)                                   0.095      1.403 r
  U17406/Y (NAND4X4MTR)                                  0.124      1.526 f
  U26218/Y (CLKNAND2X4MTR)                               0.065      1.591 r
  U12414/Y (NOR2X4MTR)                                   0.039      1.630 f
  U12003/Y (CLKNAND2X2MTR)                               0.038      1.668 r
  U29126/Y (OAI211X2MTR)                                 0.063      1.731 f
  U0_BANK_TOP/vACC_2_reg_2__19_/D (DFFRHQX4MTR)          0.000      1.731 f
  data arrival time                                                 1.731

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_2__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.104      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.731
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.334


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_124_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.037      0.159 f
  U15121/Y (NOR2X8MTR)                                   0.045      0.203 r
  U25213/Y (CLKNAND2X2MTR)                               0.076      0.279 f
  U11558/Y (OAI2BB1X4MTR)                                0.117      0.395 f
  U14669/Y (BUFX8MTR)                                    0.079      0.474 f
  U14641/Y (BUFX10MTR)                                   0.073      0.547 f
  U13443/Y (INVX6MTR)                                    0.040      0.588 r
  U23850/Y (CLKNAND2X2MTR)                               0.042      0.630 f
  U23818/Y (NAND2X2MTR)                                  0.044      0.674 r
  U18060/Y (NOR2X4MTR)                                   0.048      0.722 f
  U25621/Y (NAND2X6MTR)                                  0.047      0.769 r
  U15116/Y (NAND2X6MTR)                                  0.043      0.812 f
  U17890/Y (NOR2X4MTR)                                   0.065      0.877 r
  U11634/Y (NAND2X4MTR)                                  0.055      0.932 f
  U11633/Y (NOR2X6MTR)                                   0.071      1.002 r
  U15931/Y (NAND3X6MTR)                                  0.075      1.078 f
  U15221/Y (NOR2X8MTR)                                   0.070      1.147 r
  U10721/Y (NAND3X8MTR)                                  0.075      1.222 f
  U26351/Y (NOR2X2MTR)                                   0.120      1.343 r
  U26742/Y (NOR2X2MTR)                                   0.056      1.399 f
  U18971/Y (NAND4X4MTR)                                  0.066      1.465 r
  U18880/Y (INVX2MTR)                                    0.041      1.506 f
  U13678/Y (OAI21X1MTR)                                  0.066      1.572 r
  U22403/Y (AOI21X2MTR)                                  0.078      1.651 f
  U22877/Y (NOR2X1MTR)                                   0.063      1.714 r
  PIM_result_reg_124_/D (DFFRHQX4MTR)                    0.000      1.714 r
  data arrival time                                                 1.714

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_124_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.714
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.334


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_252_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.037      0.159 f
  U15121/Y (NOR2X8MTR)                                   0.045      0.203 r
  U25213/Y (CLKNAND2X2MTR)                               0.076      0.279 f
  U11558/Y (OAI2BB1X4MTR)                                0.117      0.395 f
  U14669/Y (BUFX8MTR)                                    0.079      0.474 f
  U14641/Y (BUFX10MTR)                                   0.073      0.547 f
  U13443/Y (INVX6MTR)                                    0.040      0.588 r
  U23850/Y (CLKNAND2X2MTR)                               0.042      0.630 f
  U23818/Y (NAND2X2MTR)                                  0.044      0.674 r
  U18060/Y (NOR2X4MTR)                                   0.048      0.722 f
  U25621/Y (NAND2X6MTR)                                  0.047      0.769 r
  U15116/Y (NAND2X6MTR)                                  0.043      0.812 f
  U17890/Y (NOR2X4MTR)                                   0.065      0.877 r
  U11634/Y (NAND2X4MTR)                                  0.055      0.932 f
  U11633/Y (NOR2X6MTR)                                   0.071      1.002 r
  U15931/Y (NAND3X6MTR)                                  0.075      1.078 f
  U15221/Y (NOR2X8MTR)                                   0.070      1.147 r
  U10721/Y (NAND3X8MTR)                                  0.075      1.222 f
  U26351/Y (NOR2X2MTR)                                   0.120      1.343 r
  U26742/Y (NOR2X2MTR)                                   0.056      1.399 f
  U18971/Y (NAND4X4MTR)                                  0.066      1.465 r
  U18880/Y (INVX2MTR)                                    0.041      1.506 f
  U13678/Y (OAI21X1MTR)                                  0.066      1.572 r
  U22403/Y (AOI21X2MTR)                                  0.078      1.651 f
  U22876/Y (NOR2X1MTR)                                   0.063      1.714 r
  PIM_result_reg_252_/D (DFFRHQX4MTR)                    0.000      1.714 r
  data arrival time                                                 1.714

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_252_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.714
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.334


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_380_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.037      0.159 f
  U15121/Y (NOR2X8MTR)                                   0.045      0.203 r
  U25213/Y (CLKNAND2X2MTR)                               0.076      0.279 f
  U11558/Y (OAI2BB1X4MTR)                                0.117      0.395 f
  U14669/Y (BUFX8MTR)                                    0.079      0.474 f
  U14641/Y (BUFX10MTR)                                   0.073      0.547 f
  U13443/Y (INVX6MTR)                                    0.040      0.588 r
  U23850/Y (CLKNAND2X2MTR)                               0.042      0.630 f
  U23818/Y (NAND2X2MTR)                                  0.044      0.674 r
  U18060/Y (NOR2X4MTR)                                   0.048      0.722 f
  U25621/Y (NAND2X6MTR)                                  0.047      0.769 r
  U15116/Y (NAND2X6MTR)                                  0.043      0.812 f
  U17890/Y (NOR2X4MTR)                                   0.065      0.877 r
  U11634/Y (NAND2X4MTR)                                  0.055      0.932 f
  U11633/Y (NOR2X6MTR)                                   0.071      1.002 r
  U15931/Y (NAND3X6MTR)                                  0.075      1.078 f
  U15221/Y (NOR2X8MTR)                                   0.070      1.147 r
  U10721/Y (NAND3X8MTR)                                  0.075      1.222 f
  U26351/Y (NOR2X2MTR)                                   0.120      1.343 r
  U26742/Y (NOR2X2MTR)                                   0.056      1.399 f
  U18971/Y (NAND4X4MTR)                                  0.066      1.465 r
  U18880/Y (INVX2MTR)                                    0.041      1.506 f
  U13678/Y (OAI21X1MTR)                                  0.066      1.572 r
  U22403/Y (AOI21X2MTR)                                  0.078      1.651 f
  U22875/Y (NOR2X1MTR)                                   0.063      1.714 r
  PIM_result_reg_380_/D (DFFRHQX4MTR)                    0.000      1.714 r
  data arrival time                                                 1.714

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_380_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.714
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.334


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_508_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.037      0.159 f
  U15121/Y (NOR2X8MTR)                                   0.045      0.203 r
  U25213/Y (CLKNAND2X2MTR)                               0.076      0.279 f
  U11558/Y (OAI2BB1X4MTR)                                0.117      0.395 f
  U14669/Y (BUFX8MTR)                                    0.079      0.474 f
  U14641/Y (BUFX10MTR)                                   0.073      0.547 f
  U13443/Y (INVX6MTR)                                    0.040      0.588 r
  U23850/Y (CLKNAND2X2MTR)                               0.042      0.630 f
  U23818/Y (NAND2X2MTR)                                  0.044      0.674 r
  U18060/Y (NOR2X4MTR)                                   0.048      0.722 f
  U25621/Y (NAND2X6MTR)                                  0.047      0.769 r
  U15116/Y (NAND2X6MTR)                                  0.043      0.812 f
  U17890/Y (NOR2X4MTR)                                   0.065      0.877 r
  U11634/Y (NAND2X4MTR)                                  0.055      0.932 f
  U11633/Y (NOR2X6MTR)                                   0.071      1.002 r
  U15931/Y (NAND3X6MTR)                                  0.075      1.078 f
  U15221/Y (NOR2X8MTR)                                   0.070      1.147 r
  U10721/Y (NAND3X8MTR)                                  0.075      1.222 f
  U26351/Y (NOR2X2MTR)                                   0.120      1.343 r
  U26742/Y (NOR2X2MTR)                                   0.056      1.399 f
  U18971/Y (NAND4X4MTR)                                  0.066      1.465 r
  U18880/Y (INVX2MTR)                                    0.041      1.506 f
  U13678/Y (OAI21X1MTR)                                  0.066      1.572 r
  U22403/Y (AOI21X2MTR)                                  0.078      1.651 f
  U22874/Y (NOR2X1MTR)                                   0.063      1.714 r
  PIM_result_reg_508_/D (DFFRHQX4MTR)                    0.000      1.714 r
  data arrival time                                                 1.714

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_508_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.714
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.334


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U17162/Y (NAND2X3MTR)                                  0.056      0.553 r
  U16031/Y (CLKNAND2X4MTR)                               0.058      0.611 f
  U10174/Y (NOR2X2MTR)                                   0.080      0.691 r
  U24898/Y (OAI21X2MTR)                                  0.080      0.771 f
  U29420/Y (AND3X4MTR)                                   0.100      0.871 f
  U10680/Y (NOR2X8MTR)                                   0.067      0.938 r
  U24245/Y (OAI21X3MTR)                                  0.072      1.010 f
  U23625/Y (AOI21X2MTR)                                  0.092      1.102 r
  U20943/Y (XNOR2X2MTR)                                  0.059      1.161 f
  U20919/Y (AOI22X4MTR)                                  0.081      1.242 r
  U14855/Y (NAND2X4MTR)                                  0.051      1.293 f
  U15480/Y (INVX4MTR)                                    0.037      1.331 r
  U24909/Y (NAND3X6MTR)                                  0.056      1.386 f
  U11729/Y (NOR2X8MTR)                                   0.077      1.464 r
  U11732/Y (NAND3X8MTR)                                  0.072      1.536 f
  U12177/Y (NAND2X12MTR)                                 0.069      1.605 r
  U23952/Y (NOR2X8MTR)                                   0.039      1.644 f
  U29316/Y (CLKNAND2X2MTR)                               0.036      1.680 r
  U29318/Y (CLKNAND2X2MTR)                               0.042      1.722 f
  U0_BANK_TOP/vACC_1_reg_3__14_/D (DFFRHQX2MTR)          0.000      1.722 f
  data arrival time                                                 1.722

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_3__14_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.112      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.722
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.334


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.164      0.164 r
  U14840/Y (NOR2X12MTR)                                  0.062      0.227 f
  U19095/Y (AND2X1MTR)                                   0.107      0.333 f
  U17063/Y (INVX2MTR)                                    0.044      0.377 r
  U18848/Y (NAND2BX4MTR)                                 0.051      0.428 f
  U12965/Y (OAI21X8MTR)                                  0.068      0.496 r
  U12880/Y (INVX6MTR)                                    0.040      0.536 f
  U12863/Y (NOR2X12MTR)                                  0.063      0.599 r
  U13051/Y (NAND3X12MTR)                                 0.090      0.689 f
  U21996/Y (CLKNAND2X16MTR)                              0.066      0.755 r
  U19153/Y (NAND2X6MTR)                                  0.063      0.818 f
  U16577/Y (CLKNAND2X4MTR)                               0.052      0.870 r
  U11716/Y (INVX4MTR)                                    0.038      0.908 f
  U11270/Y (XNOR2X8MTR)                                  0.077      0.985 f
  U11246/Y (XNOR2X8MTR)                                  0.083      1.068 f
  U11245/Y (INVX5MTR)                                    0.047      1.115 r
  U21036/Y (OAI22X8MTR)                                  0.050      1.165 f
  U16365/Y (OAI21X6MTR)                                  0.082      1.248 r
  U26954/Y (NAND3X3MTR)                                  0.068      1.316 f
  U20641/Y (AOI22X4MTR)                                  0.101      1.416 r
  U20446/Y (AOI2BB1X8MTR)                                0.109      1.526 r
  U21841/Y (OAI21X8MTR)                                  0.056      1.581 f
  U21835/Y (XNOR2X1MTR)                                  0.075      1.656 f
  U12221/Y (NOR2X1MTR)                                   0.059      1.715 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_7_/D (DFFRHQX4MTR)
                                                         0.000      1.715 r
  data arrival time                                                 1.715

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_7_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.715
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.334


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U17162/Y (NAND2X3MTR)                                  0.056      0.553 r
  U16031/Y (CLKNAND2X4MTR)                               0.058      0.611 f
  U10174/Y (NOR2X2MTR)                                   0.080      0.691 r
  U24898/Y (OAI21X2MTR)                                  0.080      0.771 f
  U29420/Y (AND3X4MTR)                                   0.100      0.871 f
  U10680/Y (NOR2X8MTR)                                   0.067      0.938 r
  U24245/Y (OAI21X3MTR)                                  0.072      1.010 f
  U23625/Y (AOI21X2MTR)                                  0.092      1.102 r
  U20943/Y (XNOR2X2MTR)                                  0.059      1.161 f
  U20919/Y (AOI22X4MTR)                                  0.081      1.242 r
  U14855/Y (NAND2X4MTR)                                  0.051      1.293 f
  U15480/Y (INVX4MTR)                                    0.037      1.331 r
  U24909/Y (NAND3X6MTR)                                  0.056      1.386 f
  U11729/Y (NOR2X8MTR)                                   0.077      1.464 r
  U11732/Y (NAND3X8MTR)                                  0.072      1.536 f
  U12177/Y (NAND2X12MTR)                                 0.069      1.605 r
  U23952/Y (NOR2X8MTR)                                   0.039      1.644 f
  U23526/Y (CLKNAND2X2MTR)                               0.036      1.680 r
  U23524/Y (CLKNAND2X2MTR)                               0.041      1.722 f
  U0_BANK_TOP/vACC_1_reg_3__12_/D (DFFRHQX2MTR)          0.000      1.722 f
  data arrival time                                                 1.722

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_3__12_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.112      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.722
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.334


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.164      0.164 r
  U28673/Y (NOR2X12MTR)                                  0.066      0.230 f
  U13127/Y (INVX8MTR)                                    0.048      0.279 r
  U13181/Y (INVX12MTR)                                   0.035      0.314 f
  U28696/Y (AND2X8MTR)                                   0.065      0.379 f
  U13832/Y (NOR2X4MTR)                                   0.047      0.426 r
  U10601/Y (AOI21X2MTR)                                  0.056      0.482 f
  U14761/Y (NOR2X4MTR)                                   0.057      0.539 r
  U12937/Y (NAND3X4MTR)                                  0.070      0.608 f
  U12923/Y (NOR2X8MTR)                                   0.063      0.671 r
  U14237/Y (AOI21X8MTR)                                  0.064      0.735 f
  U12698/Y (INVX8MTR)                                    0.052      0.786 r
  U12672/Y (NAND2X4MTR)                                  0.049      0.835 f
  U15671/Y (INVX4MTR)                                    0.037      0.873 r
  U13437/Y (NAND2X6MTR)                                  0.035      0.908 f
  U10061/Y (NAND2X4MTR)                                  0.045      0.953 r
  U12065/Y (NAND2X8MTR)                                  0.053      1.006 f
  U11393/Y (AOI21X8MTR)                                  0.072      1.078 r
  U20275/Y (XNOR2X8MTR)                                  0.086      1.164 r
  U15505/Y (NOR2X12MTR)                                  0.045      1.209 f
  U12040/Y (NOR2X8MTR)                                   0.051      1.260 r
  U10952/Y (INVX4MTR)                                    0.031      1.291 f
  U9427/Y (NAND2X6MTR)                                   0.036      1.328 r
  U10955/Y (NAND2X6MTR)                                  0.044      1.372 f
  U20277/Y (XNOR2X8MTR)                                  0.073      1.445 f
  U9309/Y (INVX4MTR)                                     0.040      1.485 r
  U14423/Y (NAND2X4MTR)                                  0.035      1.520 f
  U18722/Y (NOR2X4MTR)                                   0.049      1.570 r
  U23666/Y (NAND4X4MTR)                                  0.072      1.641 f
  U23633/Y (NOR2X4MTR)                                   0.067      1.708 r
  U29763/Y (NOR2X2MTR)                                   0.033      1.741 f
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/D (DFFRHQX4MTR)
                                                         0.000      1.741 f
  data arrival time                                                 1.741

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.092      1.408
  data required time                                                1.408
  --------------------------------------------------------------------------
  data required time                                                1.408
  data arrival time                                                -1.741
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.333


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U17162/Y (NAND2X3MTR)                                  0.056      0.553 r
  U16031/Y (CLKNAND2X4MTR)                               0.058      0.611 f
  U10174/Y (NOR2X2MTR)                                   0.080      0.691 r
  U24898/Y (OAI21X2MTR)                                  0.080      0.771 f
  U29420/Y (AND3X4MTR)                                   0.100      0.871 f
  U10680/Y (NOR2X8MTR)                                   0.067      0.938 r
  U24245/Y (OAI21X3MTR)                                  0.072      1.010 f
  U23625/Y (AOI21X2MTR)                                  0.092      1.102 r
  U20943/Y (XNOR2X2MTR)                                  0.059      1.161 f
  U20919/Y (AOI22X4MTR)                                  0.081      1.242 r
  U14855/Y (NAND2X4MTR)                                  0.051      1.293 f
  U15480/Y (INVX4MTR)                                    0.037      1.331 r
  U24909/Y (NAND3X6MTR)                                  0.056      1.386 f
  U11729/Y (NOR2X8MTR)                                   0.077      1.464 r
  U11732/Y (NAND3X8MTR)                                  0.072      1.536 f
  U12180/Y (NAND2X1MTR)                                  0.051      1.586 r
  U23678/Y (OAI2BB1X4MTR)                                0.099      1.685 r
  U29175/Y (OAI22X2MTR)                                  0.046      1.731 f
  U0_BANK_TOP/vACC_3_reg_3__20_/D (DFFRHQX4MTR)          0.000      1.731 f
  data arrival time                                                 1.731

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_3__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.731
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.333


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U11882/Y (INVX4MTR)                                    0.042      0.349 f
  U11884/Y (INVX4MTR)                                    0.051      0.400 r
  U13508/Y (CLKNAND2X2MTR)                               0.052      0.453 f
  U11486/Y (OAI21X3MTR)                                  0.043      0.496 r
  U19775/Y (OAI21BX4MTR)                                 0.079      0.575 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.621 r
  U11721/Y (NAND2X6MTR)                                  0.054      0.675 f
  U11434/Y (OAI21X6MTR)                                  0.081      0.757 r
  U11433/Y (CLKNAND2X4MTR)                               0.046      0.802 f
  U16788/Y (NOR2X4MTR)                                   0.070      0.873 r
  U19933/Y (NOR2X8MTR)                                   0.049      0.922 f
  U12162/Y (OAI21X4MTR)                                  0.090      1.012 r
  U26455/Y (AOI21X2MTR)                                  0.067      1.079 f
  U19215/Y (XNOR2X1MTR)                                  0.078      1.157 f
  U12175/Y (AOI22X1MTR)                                  0.096      1.253 r
  U16440/Y (OAI2BB1X2MTR)                                0.075      1.328 f
  U14832/Y (NOR2X2MTR)                                   0.086      1.413 r
  U16351/Y (NAND4X4MTR)                                  0.124      1.538 f
  U16322/Y (CLKNAND2X4MTR)                               0.065      1.602 r
  U16306/Y (CLKNAND2X4MTR)                               0.044      1.646 f
  U17416/Y (CLKNAND2X4MTR)                               0.043      1.689 r
  U20822/Y (OAI22X2MTR)                                  0.045      1.734 f
  U0_BANK_TOP/vACC_3_reg_7__20_/D (DFFRHQX4MTR)          0.000      1.734 f
  data arrival time                                                 1.734

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_7__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.099      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.734
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.333


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U17162/Y (NAND2X3MTR)                                  0.056      0.553 r
  U16031/Y (CLKNAND2X4MTR)                               0.058      0.611 f
  U10174/Y (NOR2X2MTR)                                   0.080      0.691 r
  U24898/Y (OAI21X2MTR)                                  0.080      0.771 f
  U29420/Y (AND3X4MTR)                                   0.100      0.871 f
  U10680/Y (NOR2X8MTR)                                   0.067      0.938 r
  U24245/Y (OAI21X3MTR)                                  0.072      1.010 f
  U23625/Y (AOI21X2MTR)                                  0.092      1.102 r
  U20943/Y (XNOR2X2MTR)                                  0.059      1.161 f
  U20919/Y (AOI22X4MTR)                                  0.081      1.242 r
  U14855/Y (NAND2X4MTR)                                  0.051      1.293 f
  U15480/Y (INVX4MTR)                                    0.037      1.331 r
  U24909/Y (NAND3X6MTR)                                  0.056      1.386 f
  U11729/Y (NOR2X8MTR)                                   0.077      1.464 r
  U11732/Y (NAND3X8MTR)                                  0.072      1.536 f
  U12180/Y (NAND2X1MTR)                                  0.051      1.586 r
  U23678/Y (OAI2BB1X4MTR)                                0.099      1.685 r
  U29176/Y (OAI22X2MTR)                                  0.046      1.731 f
  U0_BANK_TOP/vACC_0_reg_3__20_/D (DFFRHQX4MTR)          0.000      1.731 f
  data arrival time                                                 1.731

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_3__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.731
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.333


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24079/Y (INVX6MTR)                                    0.041      0.328 f
  U17036/Y (INVX4MTR)                                    0.046      0.374 r
  U10447/Y (INVX4MTR)                                    0.040      0.415 f
  U11615/Y (NOR2X3MTR)                                   0.053      0.467 r
  U23944/Y (AOI21X3MTR)                                  0.035      0.503 f
  U12205/Y (OAI21X4MTR)                                  0.045      0.548 r
  U11670/Y (OAI21X6MTR)                                  0.068      0.616 f
  U24246/Y (CLKNAND2X4MTR)                               0.046      0.662 r
  U25099/Y (NOR2X3MTR)                                   0.031      0.693 f
  U10234/Y (INVX2MTR)                                    0.035      0.728 r
  U14988/Y (NAND2BX2MTR)                                 0.051      0.779 f
  U17719/Y (INVX2MTR)                                    0.044      0.823 r
  U12005/Y (NAND2X2MTR)                                  0.041      0.863 f
  U11175/Y (INVX2MTR)                                    0.049      0.912 r
  U11178/Y (NAND2X4MTR)                                  0.050      0.962 f
  U16442/Y (NAND2X6MTR)                                  0.045      1.007 r
  U9609/Y (OAI2BB1X2MTR)                                 0.106      1.113 r
  U9575/Y (NAND2X4MTR)                                   0.040      1.153 f
  U9507/Y (NAND3X4MTR)                                   0.048      1.201 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.249 f
  U11696/Y (CLKNAND2X4MTR)                               0.043      1.292 r
  U12257/Y (NAND2X8MTR)                                  0.063      1.355 f
  U20848/Y (OAI2B1X4MTR)                                 0.085      1.440 r
  U17389/Y (INVX4MTR)                                    0.050      1.490 f
  U14170/Y (INVX4MTR)                                    0.049      1.539 r
  U11887/Y (OAI222X1MTR)                                 0.147      1.686 f
  U0_BANK_TOP/vACC_2_reg_6__13_/D (DFFRQX4MTR)           0.000      1.686 f
  data arrival time                                                 1.686

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_6__13_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.147      1.353
  data required time                                                1.353
  --------------------------------------------------------------------------
  data required time                                                1.353
  data arrival time                                                -1.686
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.333


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U17162/Y (NAND2X3MTR)                                  0.056      0.553 r
  U16031/Y (CLKNAND2X4MTR)                               0.058      0.611 f
  U10174/Y (NOR2X2MTR)                                   0.080      0.691 r
  U24898/Y (OAI21X2MTR)                                  0.080      0.771 f
  U29420/Y (AND3X4MTR)                                   0.100      0.871 f
  U10680/Y (NOR2X8MTR)                                   0.067      0.938 r
  U24245/Y (OAI21X3MTR)                                  0.072      1.010 f
  U23625/Y (AOI21X2MTR)                                  0.092      1.102 r
  U20943/Y (XNOR2X2MTR)                                  0.059      1.161 f
  U20919/Y (AOI22X4MTR)                                  0.081      1.242 r
  U14855/Y (NAND2X4MTR)                                  0.051      1.293 f
  U15480/Y (INVX4MTR)                                    0.037      1.331 r
  U24909/Y (NAND3X6MTR)                                  0.056      1.386 f
  U11729/Y (NOR2X8MTR)                                   0.077      1.464 r
  U11732/Y (NAND3X8MTR)                                  0.072      1.536 f
  U12180/Y (NAND2X1MTR)                                  0.051      1.586 r
  U23678/Y (OAI2BB1X4MTR)                                0.099      1.685 r
  U29177/Y (OAI22X2MTR)                                  0.046      1.731 f
  U0_BANK_TOP/vACC_1_reg_3__20_/D (DFFRHQX4MTR)          0.000      1.731 f
  data arrival time                                                 1.731

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_3__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.731
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.333


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U17162/Y (NAND2X3MTR)                                  0.056      0.553 r
  U16031/Y (CLKNAND2X4MTR)                               0.058      0.611 f
  U10174/Y (NOR2X2MTR)                                   0.080      0.691 r
  U24898/Y (OAI21X2MTR)                                  0.080      0.771 f
  U29420/Y (AND3X4MTR)                                   0.100      0.871 f
  U10680/Y (NOR2X8MTR)                                   0.067      0.938 r
  U24245/Y (OAI21X3MTR)                                  0.072      1.010 f
  U23625/Y (AOI21X2MTR)                                  0.092      1.102 r
  U20943/Y (XNOR2X2MTR)                                  0.059      1.161 f
  U20919/Y (AOI22X4MTR)                                  0.081      1.242 r
  U14855/Y (NAND2X4MTR)                                  0.051      1.293 f
  U15480/Y (INVX4MTR)                                    0.037      1.331 r
  U24909/Y (NAND3X6MTR)                                  0.056      1.386 f
  U11729/Y (NOR2X8MTR)                                   0.077      1.464 r
  U11732/Y (NAND3X8MTR)                                  0.072      1.536 f
  U12180/Y (NAND2X1MTR)                                  0.051      1.586 r
  U23678/Y (OAI2BB1X4MTR)                                0.099      1.685 r
  U23677/Y (OAI22X2MTR)                                  0.046      1.731 f
  U0_BANK_TOP/vACC_2_reg_3__20_/D (DFFRHQX4MTR)          0.000      1.731 f
  data arrival time                                                 1.731

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_3__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.731
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.333


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U14557/Y (BUFX4MTR)                                    0.082      0.225 r
  U28803/Y (NAND3X2MTR)                                  0.077      0.302 f
  U10416/Y (INVX2MTR)                                    0.068      0.369 r
  U18528/Y (OAI2BB1X2MTR)                                0.100      0.470 r
  U28798/Y (NAND3BX4MTR)                                 0.072      0.542 r
  U20851/Y (OAI2BB1X4MTR)                                0.100      0.642 r
  U15943/Y (NAND2BX4MTR)                                 0.080      0.722 r
  U13366/Y (INVX4MTR)                                    0.039      0.761 f
  U23986/Y (NOR2X4MTR)                                   0.057      0.817 r
  U12025/Y (AND2X4MTR)                                   0.106      0.923 r
  U14329/Y (CLKNAND2X2MTR)                               0.051      0.974 f
  U14901/Y (CLKNAND2X4MTR)                               0.052      1.026 r
  U17695/Y (AOI21X2MTR)                                  0.061      1.087 f
  U19130/Y (XOR2X1MTR)                                   0.076      1.163 f
  U26082/Y (AOI22X1MTR)                                  0.091      1.254 r
  U15297/Y (OAI2BB1X4MTR)                                0.067      1.321 f
  U17534/Y (NOR2X2MTR)                                   0.088      1.408 r
  U23837/Y (NAND4X4MTR)                                  0.124      1.532 f
  U23868/Y (CLKNAND2X4MTR)                               0.058      1.589 r
  U24256/Y (NOR2X3MTR)                                   0.039      1.628 f
  U23942/Y (CLKNAND2X2MTR)                               0.037      1.665 r
  U23658/Y (OAI211X2MTR)                                 0.064      1.729 f
  U0_BANK_TOP/vACC_1_reg_4__19_/D (DFFRHQX4MTR)          0.000      1.729 f
  data arrival time                                                 1.729

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_4__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.104      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.729
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.333


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.164      0.164 r
  U14840/Y (NOR2X12MTR)                                  0.062      0.227 f
  U19095/Y (AND2X1MTR)                                   0.107      0.333 f
  U17063/Y (INVX2MTR)                                    0.044      0.377 r
  U18848/Y (NAND2BX4MTR)                                 0.051      0.428 f
  U12965/Y (OAI21X8MTR)                                  0.068      0.496 r
  U12880/Y (INVX6MTR)                                    0.040      0.536 f
  U12863/Y (NOR2X12MTR)                                  0.063      0.599 r
  U13051/Y (NAND3X12MTR)                                 0.090      0.689 f
  U21996/Y (CLKNAND2X16MTR)                              0.066      0.755 r
  U19153/Y (NAND2X6MTR)                                  0.063      0.818 f
  U16577/Y (CLKNAND2X4MTR)                               0.052      0.870 r
  U11716/Y (INVX4MTR)                                    0.038      0.908 f
  U11270/Y (XNOR2X8MTR)                                  0.077      0.985 f
  U11246/Y (XNOR2X8MTR)                                  0.083      1.068 f
  U11245/Y (INVX5MTR)                                    0.047      1.115 r
  U21036/Y (OAI22X8MTR)                                  0.050      1.165 f
  U16365/Y (OAI21X6MTR)                                  0.082      1.248 r
  U26954/Y (NAND3X3MTR)                                  0.068      1.316 f
  U20641/Y (AOI22X4MTR)                                  0.101      1.416 r
  U20446/Y (AOI2BB1X8MTR)                                0.109      1.526 r
  U21841/Y (OAI21X8MTR)                                  0.056      1.581 f
  U20615/Y (NAND2X4MTR)                                  0.047      1.628 r
  U19103/Y (AOI31X1MTR)                                  0.091      1.719 f
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_11_/D (DFFRHQX4MTR)
                                                         0.000      1.719 f
  data arrival time                                                 1.719

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.114      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.719
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.333


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U18746/Y (NAND2X8MTR)                                  0.064      1.522 f
  U25533/Y (CLKNAND2X8MTR)                               0.063      1.585 r
  U11570/Y (AOI2BB1X8MTR)                                0.095      1.680 r
  U25473/Y (OAI2BB2X2MTR)                                0.054      1.734 f
  U0_BANK_TOP/vACC_1_reg_5__7_/D (DFFRHQX4MTR)           0.000      1.734 f
  data arrival time                                                 1.734

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_5__7_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.734
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.332


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U18746/Y (NAND2X8MTR)                                  0.064      1.522 f
  U25533/Y (CLKNAND2X8MTR)                               0.063      1.585 r
  U11570/Y (AOI2BB1X8MTR)                                0.095      1.680 r
  U25471/Y (OAI2BB2X2MTR)                                0.054      1.734 f
  U0_BANK_TOP/vACC_3_reg_5__7_/D (DFFRHQX4MTR)           0.000      1.734 f
  data arrival time                                                 1.734

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_5__7_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.734
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.332


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.164      0.164 r
  U28673/Y (NOR2X12MTR)                                  0.066      0.230 f
  U13127/Y (INVX8MTR)                                    0.048      0.279 r
  U13181/Y (INVX12MTR)                                   0.035      0.314 f
  U28696/Y (AND2X8MTR)                                   0.065      0.379 f
  U13832/Y (NOR2X4MTR)                                   0.047      0.426 r
  U10601/Y (AOI21X2MTR)                                  0.056      0.482 f
  U14761/Y (NOR2X4MTR)                                   0.057      0.539 r
  U12937/Y (NAND3X4MTR)                                  0.070      0.608 f
  U12923/Y (NOR2X8MTR)                                   0.063      0.671 r
  U14237/Y (AOI21X8MTR)                                  0.064      0.735 f
  U12698/Y (INVX8MTR)                                    0.052      0.786 r
  U12672/Y (NAND2X4MTR)                                  0.049      0.835 f
  U15671/Y (INVX4MTR)                                    0.037      0.873 r
  U13437/Y (NAND2X6MTR)                                  0.035      0.908 f
  U10061/Y (NAND2X4MTR)                                  0.045      0.953 r
  U12065/Y (NAND2X8MTR)                                  0.053      1.006 f
  U11393/Y (AOI21X8MTR)                                  0.072      1.078 r
  U20275/Y (XNOR2X8MTR)                                  0.086      1.164 r
  U15505/Y (NOR2X12MTR)                                  0.045      1.209 f
  U16398/Y (NAND2BX8MTR)                                 0.086      1.295 f
  U15453/Y (NAND2X4MTR)                                  0.044      1.339 r
  U9430/Y (NAND2X6MTR)                                   0.049      1.388 f
  U14784/Y (NAND2X8MTR)                                  0.041      1.428 r
  U13052/Y (NAND2X12MTR)                                 0.042      1.471 f
  U11391/Y (CLKNAND2X4MTR)                               0.035      1.506 r
  U14417/Y (NAND2X4MTR)                                  0.039      1.545 f
  U23930/Y (OAI2B11X4MTR)                                0.084      1.629 r
  U29414/Y (NOR2BX4MTR)                                  0.095      1.724 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/D (DFFRHQX8MTR)
                                                         0.000      1.724 r
  data arrival time                                                 1.724

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.108      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.724
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.332


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.105      0.105 f
  U10618/Y (INVX4MTR)                                    0.035      0.140 r
  U20045/Y (NAND2X8MTR)                                  0.049      0.189 f
  U17265/Y (NAND2X8MTR)                                  0.049      0.238 r
  U16250/Y (NAND2X8MTR)                                  0.053      0.291 f
  U16987/Y (NOR2X8MTR)                                   0.071      0.362 r
  U18754/Y (BUFX8MTR)                                    0.082      0.444 r
  U20318/Y (AOI22X1MTR)                                  0.072      0.516 f
  U10302/Y (NOR2BX8MTR)                                  0.110      0.626 f
  U16946/Y (INVX4MTR)                                    0.034      0.660 r
  U15830/Y (NOR2X1MTR)                                   0.034      0.693 f
  U16830/Y (NOR2X2MTR)                                   0.075      0.769 r
  U10001/Y (OAI21X3MTR)                                  0.090      0.859 f
  U20547/Y (XNOR2X8MTR)                                  0.112      0.971 r
  U23497/Y (XNOR2X8MTR)                                  0.105      1.076 r
  U23493/Y (OAI21X6MTR)                                  0.064      1.140 f
  U15673/Y (NAND2X8MTR)                                  0.046      1.186 r
  U28666/Y (XOR2X8MTR)                                   0.073      1.259 r
  U28665/Y (XNOR2X8MTR)                                  0.103      1.361 r
  U29262/Y (NOR2X8MTR)                                   0.044      1.406 f
  U28663/Y (BUFX3MTR)                                    0.085      1.491 f
  U23530/Y (NAND2BX2MTR)                                 0.094      1.584 f
  U23972/Y (XNOR2X1MTR)                                  0.071      1.655 f
  U26356/Y (NOR2X1MTR)                                   0.058      1.713 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_5_/D (DFFRHQX4MTR)
                                                         0.000      1.713 r
  data arrival time                                                 1.713

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_5_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.713
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.332


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U26321/Y (INVX5MTR)                                    0.077      0.326 r
  U14696/Y (INVX4MTR)                                    0.053      0.378 f
  U13504/Y (OAI22X2MTR)                                  0.087      0.466 r
  U12778/Y (NOR2X2MTR)                                   0.044      0.510 f
  U12719/Y (OAI21X2MTR)                                  0.037      0.547 r
  U18380/Y (NAND2BX2MTR)                                 0.083      0.630 f
  U15892/Y (CLKNAND2X4MTR)                               0.059      0.689 r
  U18047/Y (NAND2X4MTR)                                  0.056      0.745 f
  U10688/Y (OAI21X4MTR)                                  0.096      0.841 r
  U14992/Y (AOI21X2MTR)                                  0.068      0.909 f
  U12049/Y (OAI21X3MTR)                                  0.052      0.961 r
  U20939/Y (AOI21X2MTR)                                  0.068      1.029 f
  U20540/Y (XOR2X1MTR)                                   0.080      1.109 f
  U26417/Y (AOI22X1MTR)                                  0.097      1.206 r
  U16540/Y (OAI2BB1X2MTR)                                0.080      1.287 f
  U15545/Y (INVX2MTR)                                    0.051      1.338 r
  U26007/Y (NAND3X4MTR)                                  0.054      1.393 f
  U11664/Y (NOR2X4MTR)                                   0.076      1.469 r
  U20801/Y (NAND4X4MTR)                                  0.078      1.547 f
  U11795/Y (CLKNAND2X4MTR)                               0.052      1.599 r
  U11059/Y (NAND2X3MTR)                                  0.043      1.642 f
  U23853/Y (CLKNAND2X4MTR)                               0.043      1.685 r
  U29014/Y (OAI22X2MTR)                                  0.045      1.730 f
  U0_BANK_TOP/vACC_1_reg_1__20_/D (DFFRHQX4MTR)          0.000      1.730 f
  data arrival time                                                 1.730

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_1__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.730
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.332


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U26321/Y (INVX5MTR)                                    0.077      0.326 r
  U14696/Y (INVX4MTR)                                    0.053      0.378 f
  U13504/Y (OAI22X2MTR)                                  0.087      0.466 r
  U12778/Y (NOR2X2MTR)                                   0.044      0.510 f
  U12719/Y (OAI21X2MTR)                                  0.037      0.547 r
  U18380/Y (NAND2BX2MTR)                                 0.083      0.630 f
  U15892/Y (CLKNAND2X4MTR)                               0.059      0.689 r
  U18047/Y (NAND2X4MTR)                                  0.056      0.745 f
  U10688/Y (OAI21X4MTR)                                  0.096      0.841 r
  U14992/Y (AOI21X2MTR)                                  0.068      0.909 f
  U12049/Y (OAI21X3MTR)                                  0.052      0.961 r
  U20939/Y (AOI21X2MTR)                                  0.068      1.029 f
  U20540/Y (XOR2X1MTR)                                   0.080      1.109 f
  U26417/Y (AOI22X1MTR)                                  0.097      1.206 r
  U16540/Y (OAI2BB1X2MTR)                                0.080      1.287 f
  U15545/Y (INVX2MTR)                                    0.051      1.338 r
  U26007/Y (NAND3X4MTR)                                  0.054      1.393 f
  U11664/Y (NOR2X4MTR)                                   0.076      1.469 r
  U20801/Y (NAND4X4MTR)                                  0.078      1.547 f
  U11795/Y (CLKNAND2X4MTR)                               0.052      1.599 r
  U11059/Y (NAND2X3MTR)                                  0.043      1.642 f
  U23853/Y (CLKNAND2X4MTR)                               0.043      1.685 r
  U23852/Y (OAI22X2MTR)                                  0.045      1.730 f
  U0_BANK_TOP/vACC_0_reg_1__20_/D (DFFRHQX4MTR)          0.000      1.730 f
  data arrival time                                                 1.730

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_1__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.730
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.332


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U26321/Y (INVX5MTR)                                    0.077      0.326 r
  U14696/Y (INVX4MTR)                                    0.053      0.378 f
  U13504/Y (OAI22X2MTR)                                  0.087      0.466 r
  U12778/Y (NOR2X2MTR)                                   0.044      0.510 f
  U12719/Y (OAI21X2MTR)                                  0.037      0.547 r
  U18380/Y (NAND2BX2MTR)                                 0.083      0.630 f
  U15892/Y (CLKNAND2X4MTR)                               0.059      0.689 r
  U18047/Y (NAND2X4MTR)                                  0.056      0.745 f
  U10688/Y (OAI21X4MTR)                                  0.096      0.841 r
  U14992/Y (AOI21X2MTR)                                  0.068      0.909 f
  U12049/Y (OAI21X3MTR)                                  0.052      0.961 r
  U20939/Y (AOI21X2MTR)                                  0.068      1.029 f
  U20540/Y (XOR2X1MTR)                                   0.080      1.109 f
  U26417/Y (AOI22X1MTR)                                  0.097      1.206 r
  U16540/Y (OAI2BB1X2MTR)                                0.080      1.287 f
  U15545/Y (INVX2MTR)                                    0.051      1.338 r
  U26007/Y (NAND3X4MTR)                                  0.054      1.393 f
  U11664/Y (NOR2X4MTR)                                   0.076      1.469 r
  U20801/Y (NAND4X4MTR)                                  0.078      1.547 f
  U11795/Y (CLKNAND2X4MTR)                               0.052      1.599 r
  U11059/Y (NAND2X3MTR)                                  0.043      1.642 f
  U23853/Y (CLKNAND2X4MTR)                               0.043      1.685 r
  U29017/Y (OAI22X2MTR)                                  0.045      1.730 f
  U0_BANK_TOP/vACC_2_reg_1__20_/D (DFFRHQX4MTR)          0.000      1.730 f
  data arrival time                                                 1.730

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_1__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.730
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.331


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U17162/Y (NAND2X3MTR)                                  0.056      0.553 r
  U16031/Y (CLKNAND2X4MTR)                               0.058      0.611 f
  U10174/Y (NOR2X2MTR)                                   0.080      0.691 r
  U24898/Y (OAI21X2MTR)                                  0.080      0.771 f
  U29420/Y (AND3X4MTR)                                   0.100      0.871 f
  U10680/Y (NOR2X8MTR)                                   0.067      0.938 r
  U24245/Y (OAI21X3MTR)                                  0.072      1.010 f
  U23625/Y (AOI21X2MTR)                                  0.092      1.102 r
  U20943/Y (XNOR2X2MTR)                                  0.059      1.161 f
  U20919/Y (AOI22X4MTR)                                  0.081      1.242 r
  U14855/Y (NAND2X4MTR)                                  0.051      1.293 f
  U15480/Y (INVX4MTR)                                    0.037      1.331 r
  U24909/Y (NAND3X6MTR)                                  0.056      1.386 f
  U11729/Y (NOR2X8MTR)                                   0.077      1.464 r
  U11732/Y (NAND3X8MTR)                                  0.072      1.536 f
  U12177/Y (NAND2X12MTR)                                 0.069      1.605 r
  U9197/Y (NOR2X6MTR)                                    0.044      1.649 f
  U23907/Y (CLKNAND2X2MTR)                               0.042      1.691 r
  U23865/Y (OAI2BB1X2MTR)                                0.046      1.736 f
  U0_BANK_TOP/vACC_2_reg_3__15_/D (DFFRHQX4MTR)          0.000      1.736 f
  data arrival time                                                 1.736

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_3__15_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.736
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.331


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U17162/Y (NAND2X3MTR)                                  0.056      0.553 r
  U16031/Y (CLKNAND2X4MTR)                               0.058      0.611 f
  U10174/Y (NOR2X2MTR)                                   0.080      0.691 r
  U24898/Y (OAI21X2MTR)                                  0.080      0.771 f
  U29420/Y (AND3X4MTR)                                   0.100      0.871 f
  U10680/Y (NOR2X8MTR)                                   0.067      0.938 r
  U24245/Y (OAI21X3MTR)                                  0.072      1.010 f
  U23625/Y (AOI21X2MTR)                                  0.092      1.102 r
  U20943/Y (XNOR2X2MTR)                                  0.059      1.161 f
  U20919/Y (AOI22X4MTR)                                  0.081      1.242 r
  U14855/Y (NAND2X4MTR)                                  0.051      1.293 f
  U15480/Y (INVX4MTR)                                    0.037      1.331 r
  U24909/Y (NAND3X6MTR)                                  0.056      1.386 f
  U11729/Y (NOR2X8MTR)                                   0.077      1.464 r
  U11732/Y (NAND3X8MTR)                                  0.072      1.536 f
  U12177/Y (NAND2X12MTR)                                 0.069      1.605 r
  U23952/Y (NOR2X8MTR)                                   0.039      1.644 f
  U29211/Y (CLKNAND2X2MTR)                               0.036      1.680 r
  U29212/Y (CLKNAND2X2MTR)                               0.039      1.719 f
  U0_BANK_TOP/vACC_1_reg_3__13_/D (DFFRHQX2MTR)          0.000      1.719 f
  data arrival time                                                 1.719

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_3__13_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.112      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.719
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.331


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U14557/Y (BUFX4MTR)                                    0.082      0.225 r
  U28803/Y (NAND3X2MTR)                                  0.077      0.302 f
  U10416/Y (INVX2MTR)                                    0.068      0.369 r
  U18528/Y (OAI2BB1X2MTR)                                0.100      0.470 r
  U28798/Y (NAND3BX4MTR)                                 0.072      0.542 r
  U20851/Y (OAI2BB1X4MTR)                                0.100      0.642 r
  U15943/Y (NAND2BX4MTR)                                 0.080      0.722 r
  U13366/Y (INVX4MTR)                                    0.039      0.761 f
  U23986/Y (NOR2X4MTR)                                   0.057      0.817 r
  U12025/Y (AND2X4MTR)                                   0.106      0.923 r
  U14329/Y (CLKNAND2X2MTR)                               0.051      0.974 f
  U14901/Y (CLKNAND2X4MTR)                               0.052      1.026 r
  U17695/Y (AOI21X2MTR)                                  0.061      1.087 f
  U19130/Y (XOR2X1MTR)                                   0.076      1.163 f
  U26082/Y (AOI22X1MTR)                                  0.091      1.254 r
  U15297/Y (OAI2BB1X4MTR)                                0.067      1.321 f
  U17534/Y (NOR2X2MTR)                                   0.088      1.408 r
  U23837/Y (NAND4X4MTR)                                  0.124      1.532 f
  U23868/Y (CLKNAND2X4MTR)                               0.058      1.589 r
  U24256/Y (NOR2X3MTR)                                   0.039      1.628 f
  U23872/Y (CLKNAND2X2MTR)                               0.037      1.665 r
  U18715/Y (OAI211X2MTR)                                 0.063      1.728 f
  U0_BANK_TOP/vACC_3_reg_4__19_/D (DFFRHQX4MTR)          0.000      1.728 f
  data arrival time                                                 1.728

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_4__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.103      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.728
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.331


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U17039/Y (INVX8MTR)                                    0.047      0.314 r
  U12158/Y (INVX6MTR)                                    0.038      0.352 f
  U10861/Y (AOI22X1MTR)                                  0.060      0.412 r
  U26089/Y (OAI211X2MTR)                                 0.088      0.501 f
  U18393/Y (CLKNAND2X2MTR)                               0.062      0.563 r
  U15135/Y (CLKNAND2X4MTR)                               0.070      0.633 f
  U14508/Y (NOR2X4MTR)                                   0.086      0.719 r
  U10023/Y (OAI21X3MTR)                                  0.079      0.798 f
  U20700/Y (AOI21X4MTR)                                  0.098      0.896 r
  U11846/Y (OAI21X8MTR)                                  0.071      0.967 f
  U11844/Y (INVX3MTR)                                    0.040      1.007 r
  U11845/Y (INVX3MTR)                                    0.030      1.037 f
  U17774/Y (AOI21X2MTR)                                  0.078      1.115 r
  U9541/Y (XNOR2X1MTR)                                   0.098      1.214 r
  U14569/Y (AOI2BB2X4MTR)                                0.070      1.284 f
  U13039/Y (OAI2BB1X4MTR)                                0.065      1.348 r
  U9403/Y (NOR2X3MTR)                                    0.032      1.380 f
  U17301/Y (AND3X4MTR)                                   0.082      1.462 f
  U16356/Y (NAND2X4MTR)                                  0.042      1.505 r
  U20938/Y (NAND2X2MTR)                                  0.051      1.556 f
  U11879/Y (NOR2X4MTR)                                   0.061      1.618 r
  U23816/Y (OAI2BB1X2MTR)                                0.098      1.716 r
  U0_BANK_TOP/vACC_1_reg_0__19_/D (DFFRHQX4MTR)          0.000      1.716 r
  data arrival time                                                 1.716

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_0__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.716
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.331


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U17039/Y (INVX8MTR)                                    0.047      0.314 r
  U12158/Y (INVX6MTR)                                    0.038      0.352 f
  U10861/Y (AOI22X1MTR)                                  0.060      0.412 r
  U26089/Y (OAI211X2MTR)                                 0.088      0.501 f
  U18393/Y (CLKNAND2X2MTR)                               0.062      0.563 r
  U15135/Y (CLKNAND2X4MTR)                               0.070      0.633 f
  U14508/Y (NOR2X4MTR)                                   0.086      0.719 r
  U10023/Y (OAI21X3MTR)                                  0.079      0.798 f
  U20700/Y (AOI21X4MTR)                                  0.098      0.896 r
  U11846/Y (OAI21X8MTR)                                  0.071      0.967 f
  U11844/Y (INVX3MTR)                                    0.040      1.007 r
  U11845/Y (INVX3MTR)                                    0.030      1.037 f
  U17774/Y (AOI21X2MTR)                                  0.078      1.115 r
  U9541/Y (XNOR2X1MTR)                                   0.098      1.214 r
  U14569/Y (AOI2BB2X4MTR)                                0.070      1.284 f
  U13039/Y (OAI2BB1X4MTR)                                0.065      1.348 r
  U9403/Y (NOR2X3MTR)                                    0.032      1.380 f
  U17301/Y (AND3X4MTR)                                   0.082      1.462 f
  U16356/Y (NAND2X4MTR)                                  0.042      1.505 r
  U20938/Y (NAND2X2MTR)                                  0.051      1.556 f
  U11879/Y (NOR2X4MTR)                                   0.061      1.618 r
  U23769/Y (OAI2BB1X2MTR)                                0.098      1.716 r
  U0_BANK_TOP/vACC_3_reg_0__19_/D (DFFRHQX4MTR)          0.000      1.716 r
  data arrival time                                                 1.716

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_0__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.716
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.331


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U17039/Y (INVX8MTR)                                    0.047      0.314 r
  U12158/Y (INVX6MTR)                                    0.038      0.352 f
  U10861/Y (AOI22X1MTR)                                  0.060      0.412 r
  U26089/Y (OAI211X2MTR)                                 0.088      0.501 f
  U18393/Y (CLKNAND2X2MTR)                               0.062      0.563 r
  U15135/Y (CLKNAND2X4MTR)                               0.070      0.633 f
  U14508/Y (NOR2X4MTR)                                   0.086      0.719 r
  U10023/Y (OAI21X3MTR)                                  0.079      0.798 f
  U20700/Y (AOI21X4MTR)                                  0.098      0.896 r
  U11846/Y (OAI21X8MTR)                                  0.071      0.967 f
  U11844/Y (INVX3MTR)                                    0.040      1.007 r
  U11845/Y (INVX3MTR)                                    0.030      1.037 f
  U17774/Y (AOI21X2MTR)                                  0.078      1.115 r
  U9541/Y (XNOR2X1MTR)                                   0.098      1.214 r
  U14569/Y (AOI2BB2X4MTR)                                0.070      1.284 f
  U13039/Y (OAI2BB1X4MTR)                                0.065      1.348 r
  U9403/Y (NOR2X3MTR)                                    0.032      1.380 f
  U17301/Y (AND3X4MTR)                                   0.082      1.462 f
  U16356/Y (NAND2X4MTR)                                  0.042      1.505 r
  U20938/Y (NAND2X2MTR)                                  0.051      1.556 f
  U11879/Y (NOR2X4MTR)                                   0.061      1.618 r
  U17403/Y (OAI2BB1X2MTR)                                0.098      1.716 r
  U0_BANK_TOP/vACC_2_reg_0__19_/D (DFFRHQX4MTR)          0.000      1.716 r
  data arrival time                                                 1.716

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_0__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.716
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.331


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U17039/Y (INVX8MTR)                                    0.047      0.314 r
  U12158/Y (INVX6MTR)                                    0.038      0.352 f
  U10861/Y (AOI22X1MTR)                                  0.060      0.412 r
  U26089/Y (OAI211X2MTR)                                 0.088      0.501 f
  U18393/Y (CLKNAND2X2MTR)                               0.062      0.563 r
  U15135/Y (CLKNAND2X4MTR)                               0.070      0.633 f
  U14508/Y (NOR2X4MTR)                                   0.086      0.719 r
  U10023/Y (OAI21X3MTR)                                  0.079      0.798 f
  U20700/Y (AOI21X4MTR)                                  0.098      0.896 r
  U11846/Y (OAI21X8MTR)                                  0.071      0.967 f
  U11844/Y (INVX3MTR)                                    0.040      1.007 r
  U11845/Y (INVX3MTR)                                    0.030      1.037 f
  U17774/Y (AOI21X2MTR)                                  0.078      1.115 r
  U9541/Y (XNOR2X1MTR)                                   0.098      1.214 r
  U14569/Y (AOI2BB2X4MTR)                                0.070      1.284 f
  U13039/Y (OAI2BB1X4MTR)                                0.065      1.348 r
  U9403/Y (NOR2X3MTR)                                    0.032      1.380 f
  U17301/Y (AND3X4MTR)                                   0.082      1.462 f
  U16356/Y (NAND2X4MTR)                                  0.042      1.505 r
  U20938/Y (NAND2X2MTR)                                  0.051      1.556 f
  U11879/Y (NOR2X4MTR)                                   0.061      1.618 r
  U23768/Y (OAI2BB1X2MTR)                                0.098      1.716 r
  U0_BANK_TOP/vACC_0_reg_0__19_/D (DFFRHQX4MTR)          0.000      1.716 r
  data arrival time                                                 1.716

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_0__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.716
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.331


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13378/Y (INVX16MTR)                                   0.040      0.190 f
  U28673/Y (NOR2X12MTR)                                  0.094      0.283 r
  U13127/Y (INVX8MTR)                                    0.050      0.334 f
  U13181/Y (INVX12MTR)                                   0.045      0.379 r
  U28696/Y (AND2X8MTR)                                   0.084      0.463 r
  U13832/Y (NOR2X4MTR)                                   0.025      0.488 f
  U10601/Y (AOI21X2MTR)                                  0.084      0.571 r
  U14761/Y (NOR2X4MTR)                                   0.038      0.610 f
  U12937/Y (NAND3X4MTR)                                  0.049      0.659 r
  U12923/Y (NOR2X8MTR)                                   0.032      0.691 f
  U14237/Y (AOI21X8MTR)                                  0.085      0.776 r
  U12698/Y (INVX8MTR)                                    0.051      0.827 f
  U10006/Y (CLKNAND2X4MTR)                               0.061      0.888 r
  U10890/Y (NOR2X8MTR)                                   0.035      0.922 f
  U20805/Y (OAI21X8MTR)                                  0.076      0.998 r
  U12294/Y (NAND2X2MTR)                                  0.052      1.051 f
  U12181/Y (CLKNAND2X2MTR)                               0.042      1.093 r
  U16409/Y (XNOR2X2MTR)                                  0.084      1.177 r
  U15372/Y (NAND2X4MTR)                                  0.057      1.234 f
  U16392/Y (CLKNAND2X4MTR)                               0.058      1.292 r
  U13022/Y (AOI21X8MTR)                                  0.035      1.327 f
  U14708/Y (NOR2X8MTR)                                   0.067      1.393 r
  U14719/Y (XNOR2X2MTR)                                  0.113      1.506 r
  U15389/Y (INVX1MTR)                                    0.058      1.564 f
  U16301/Y (NAND2X2MTR)                                  0.053      1.617 r
  U15016/Y (NOR2X4MTR)                                   0.032      1.649 f
  U22762/Y (AOI22X1MTR)                                  0.059      1.708 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/D (DFFRHQX4MTR)
                                                         0.000      1.708 r
  data arrival time                                                 1.708

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.123      1.377
  data required time                                                1.377
  --------------------------------------------------------------------------
  data required time                                                1.377
  data arrival time                                                -1.708
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.331


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U18746/Y (NAND2X8MTR)                                  0.064      1.522 f
  U25533/Y (CLKNAND2X8MTR)                               0.063      1.585 r
  U11570/Y (AOI2BB1X8MTR)                                0.095      1.680 r
  U26925/Y (OAI22X2MTR)                                  0.049      1.729 f
  U0_BANK_TOP/vACC_0_reg_5__7_/D (DFFRHQX4MTR)           0.000      1.729 f
  data arrival time                                                 1.729

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_5__7_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.729
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.331


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U18746/Y (NAND2X8MTR)                                  0.064      1.522 f
  U25533/Y (CLKNAND2X8MTR)                               0.063      1.585 r
  U11570/Y (AOI2BB1X8MTR)                                0.095      1.680 r
  U26929/Y (OAI22X2MTR)                                  0.049      1.729 f
  U0_BANK_TOP/vACC_2_reg_5__7_/D (DFFRHQX4MTR)           0.000      1.729 f
  data arrival time                                                 1.729

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_5__7_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.101      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.729
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.330


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U25642/Y (BUFX8MTR)                                    0.082      0.369 r
  U17040/Y (INVX4MTR)                                    0.043      0.412 f
  U13545/Y (OAI22X2MTR)                                  0.084      0.496 r
  U16073/Y (OAI21X2MTR)                                  0.081      0.577 f
  U13386/Y (NAND2X3MTR)                                  0.059      0.636 r
  U25459/Y (NAND2X2MTR)                                  0.072      0.708 f
  U25456/Y (OAI21X6MTR)                                  0.105      0.813 r
  U12041/Y (AOI21X8MTR)                                  0.073      0.885 f
  U11647/Y (OAI21X3MTR)                                  0.098      0.983 r
  U26552/Y (AOI21X2MTR)                                  0.069      1.052 f
  U17561/Y (XOR2X1MTR)                                   0.080      1.133 f
  U26712/Y (AOI22X1MTR)                                  0.097      1.229 r
  U17355/Y (OAI2BB1X2MTR)                                0.078      1.308 f
  U15763/Y (NOR2X2MTR)                                   0.095      1.403 r
  U17406/Y (NAND4X4MTR)                                  0.124      1.526 f
  U26218/Y (CLKNAND2X4MTR)                               0.065      1.591 r
  U12414/Y (NOR2X4MTR)                                   0.039      1.630 f
  U11998/Y (OAI2BB1X1MTR)                                0.100      1.730 f
  U0_BANK_TOP/vACC_0_reg_2__19_/D (DFFRHQX4MTR)          0.000      1.730 f
  data arrival time                                                 1.730

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_2__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.100      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.730
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.330


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.131      0.131 f
  U18675/Y (INVX8MTR)                                    0.046      0.176 r
  U17297/Y (INVX6MTR)                                    0.038      0.214 f
  U23579/Y (NOR2BX8MTR)                                  0.071      0.285 r
  U21152/Y (AOI22X1MTR)                                  0.071      0.356 f
  U25513/Y (NAND4X2MTR)                                  0.079      0.435 r
  U20994/Y (NAND2X1MTR)                                  0.068      0.503 f
  U10262/Y (NAND2X2MTR)                                  0.072      0.575 r
  U14038/Y (INVX3MTR)                                    0.046      0.621 f
  U15881/Y (CLKNAND2X4MTR)                               0.049      0.670 r
  U15053/Y (OAI2B1X4MTR)                                 0.128      0.799 r
  U14599/Y (NAND3BX4MTR)                                 0.072      0.870 f
  U15657/Y (CLKNAND2X4MTR)                               0.061      0.931 r
  U14906/Y (INVX4MTR)                                    0.039      0.970 f
  U13058/Y (OAI21X4MTR)                                  0.074      1.044 r
  U20797/Y (OAI2BB1X4MTR)                                0.111      1.155 r
  U20735/Y (OAI211X8MTR)                                 0.069      1.224 f
  U12314/Y (NAND2X4MTR)                                  0.089      1.313 r
  U17529/Y (INVX4MTR)                                    0.040      1.353 f
  U14246/Y (INVX4MTR)                                    0.061      1.413 r
  U11726/Y (NAND2X2MTR)                                  0.057      1.471 f
  U13668/Y (INVX2MTR)                                    0.071      1.542 r
  U26977/Y (AOI22X2MTR)                                  0.069      1.611 f
  U26978/Y (OAI21X2MTR)                                  0.043      1.655 r
  U0_BANK_TOP/vACC_3_reg_7__11_/D (DFFRQX4MTR)           0.000      1.655 r
  data arrival time                                                 1.655

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_7__11_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.175      1.325
  data required time                                                1.325
  --------------------------------------------------------------------------
  data required time                                                1.325
  data arrival time                                                -1.655
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.330


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13378/Y (INVX16MTR)                                   0.040      0.190 f
  U28673/Y (NOR2X12MTR)                                  0.094      0.283 r
  U13127/Y (INVX8MTR)                                    0.050      0.334 f
  U13181/Y (INVX12MTR)                                   0.045      0.379 r
  U28696/Y (AND2X8MTR)                                   0.084      0.463 r
  U13832/Y (NOR2X4MTR)                                   0.025      0.488 f
  U10601/Y (AOI21X2MTR)                                  0.084      0.571 r
  U14761/Y (NOR2X4MTR)                                   0.038      0.610 f
  U12937/Y (NAND3X4MTR)                                  0.049      0.659 r
  U12923/Y (NOR2X8MTR)                                   0.032      0.691 f
  U14237/Y (AOI21X8MTR)                                  0.085      0.776 r
  U12689/Y (NAND2BX8MTR)                                 0.093      0.869 r
  U11248/Y (INVX8MTR)                                    0.026      0.895 f
  U13102/Y (NAND2X8MTR)                                  0.026      0.922 r
  U11253/Y (NAND2X6MTR)                                  0.040      0.961 f
  U13672/Y (NAND2X8MTR)                                  0.039      1.000 r
  U13969/Y (INVX6MTR)                                    0.028      1.028 f
  U20664/Y (OAI21X8MTR)                                  0.089      1.117 r
  U13802/Y (AOI21X8MTR)                                  0.061      1.178 f
  U29237/Y (XNOR2X8MTR)                                  0.085      1.263 f
  U14635/Y (NOR2X12MTR)                                  0.067      1.330 r
  U17488/Y (NAND2BX12MTR)                                0.079      1.409 r
  U11365/Y (CLKNAND2X8MTR)                               0.049      1.458 f
  U23775/Y (OAI21X6MTR)                                  0.077      1.534 r
  U28672/Y (OAI211X4MTR)                                 0.094      1.628 f
  U27888/Y (NOR2X3MTR)                                   0.065      1.694 r
  U28936/Y (NOR2X2MTR)                                   0.036      1.729 f
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/D (DFFRHQX8MTR)
                                                         0.000      1.729 f
  data arrival time                                                 1.729

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.101      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.729
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.330


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U18746/Y (NAND2X8MTR)                                  0.064      1.522 f
  U25533/Y (CLKNAND2X8MTR)                               0.063      1.585 r
  U20896/Y (AOI2BB1X8MTR)                                0.094      1.679 r
  U26937/Y (OAI22X2MTR)                                  0.049      1.728 f
  U0_BANK_TOP/vACC_0_reg_5__3_/D (DFFRHQX4MTR)           0.000      1.728 f
  data arrival time                                                 1.728

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_5__3_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.728
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.330


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U18746/Y (NAND2X8MTR)                                  0.064      1.522 f
  U25533/Y (CLKNAND2X8MTR)                               0.063      1.585 r
  U11154/Y (AOI2BB1X8MTR)                                0.094      1.679 r
  U22594/Y (OAI22X2MTR)                                  0.049      1.728 f
  U0_BANK_TOP/vACC_2_reg_5__5_/D (DFFRHQX4MTR)           0.000      1.728 f
  data arrival time                                                 1.728

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_5__5_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.728
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.330


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U18746/Y (NAND2X8MTR)                                  0.064      1.522 f
  U25533/Y (CLKNAND2X8MTR)                               0.063      1.585 r
  U11154/Y (AOI2BB1X8MTR)                                0.094      1.679 r
  U26945/Y (OAI22X2MTR)                                  0.049      1.728 f
  U0_BANK_TOP/vACC_3_reg_5__5_/D (DFFRHQX4MTR)           0.000      1.728 f
  data arrival time                                                 1.728

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_5__5_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.728
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.330


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U18746/Y (NAND2X8MTR)                                  0.064      1.522 f
  U25533/Y (CLKNAND2X8MTR)                               0.063      1.585 r
  U20896/Y (AOI2BB1X8MTR)                                0.094      1.679 r
  U26948/Y (OAI22X2MTR)                                  0.049      1.728 f
  U0_BANK_TOP/vACC_2_reg_5__3_/D (DFFRHQX4MTR)           0.000      1.728 f
  data arrival time                                                 1.728

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_5__3_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.728
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.330


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13378/Y (INVX16MTR)                                   0.040      0.190 f
  U13354/Y (CLKNAND2X16MTR)                              0.044      0.234 r
  U10651/Y (BUFX20MTR)                                   0.076      0.310 r
  U24032/Y (INVX16MTR)                                   0.027      0.337 f
  U12780/Y (BUFX8MTR)                                    0.064      0.401 f
  U21763/Y (AOI22X1MTR)                                  0.052      0.453 r
  U12051/Y (OAI2BB1X1MTR)                                0.105      0.558 r
  U12094/Y (NAND2X2MTR)                                  0.055      0.613 f
  U17991/Y (NOR2X4MTR)                                   0.068      0.681 r
  U17898/Y (NAND2X4MTR)                                  0.065      0.746 f
  U19335/Y (CLKNAND2X12MTR)                              0.058      0.804 r
  U12406/Y (NAND3X4MTR)                                  0.072      0.876 f
  U10949/Y (CLKNAND2X4MTR)                               0.062      0.938 r
  U9784/Y (NOR2X3MTR)                                    0.041      0.979 f
  U9782/Y (NOR2X6MTR)                                    0.060      1.039 r
  U20664/Y (OAI21X8MTR)                                  0.070      1.109 f
  U13802/Y (AOI21X8MTR)                                  0.077      1.186 r
  U29237/Y (XNOR2X8MTR)                                  0.086      1.272 r
  U14635/Y (NOR2X12MTR)                                  0.045      1.318 f
  U13811/Y (NAND2X8MTR)                                  0.049      1.366 r
  U16341/Y (INVX4MTR)                                    0.038      1.404 f
  U15681/Y (AOI21X8MTR)                                  0.061      1.465 r
  U23775/Y (OAI21X6MTR)                                  0.053      1.518 f
  U26346/Y (CLKNAND2X4MTR)                               0.037      1.555 r
  U14426/Y (NAND2X4MTR)                                  0.040      1.595 f
  U14767/Y (NOR2X4MTR)                                   0.046      1.642 r
  U23708/Y (NOR2BX4MTR)                                  0.079      1.720 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/D (DFFRHQX8MTR)
                                                         0.000      1.720 r
  data arrival time                                                 1.720

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.109      1.391
  data required time                                                1.391
  --------------------------------------------------------------------------
  data required time                                                1.391
  data arrival time                                                -1.720
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.330


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U18746/Y (NAND2X8MTR)                                  0.064      1.522 f
  U25533/Y (CLKNAND2X8MTR)                               0.063      1.585 r
  U26034/Y (AOI2BB1X8MTR)                                0.094      1.679 r
  U26941/Y (OAI22X2MTR)                                  0.049      1.728 f
  U0_BANK_TOP/vACC_3_reg_5__1_/D (DFFRHQX4MTR)           0.000      1.728 f
  data arrival time                                                 1.728

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_5__1_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.728
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.330


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U18746/Y (NAND2X8MTR)                                  0.064      1.522 f
  U25533/Y (CLKNAND2X8MTR)                               0.063      1.585 r
  U11154/Y (AOI2BB1X8MTR)                                0.094      1.679 r
  U26946/Y (OAI22X2MTR)                                  0.049      1.728 f
  U0_BANK_TOP/vACC_1_reg_5__5_/D (DFFRHQX4MTR)           0.000      1.728 f
  data arrival time                                                 1.728

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_5__5_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.728
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.330


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.164      0.164 r
  U14840/Y (NOR2X12MTR)                                  0.062      0.227 f
  U19095/Y (AND2X1MTR)                                   0.107      0.333 f
  U17063/Y (INVX2MTR)                                    0.044      0.377 r
  U18848/Y (NAND2BX4MTR)                                 0.051      0.428 f
  U12965/Y (OAI21X8MTR)                                  0.068      0.496 r
  U12880/Y (INVX6MTR)                                    0.040      0.536 f
  U12863/Y (NOR2X12MTR)                                  0.063      0.599 r
  U13051/Y (NAND3X12MTR)                                 0.090      0.689 f
  U21999/Y (CLKNAND2X16MTR)                              0.071      0.760 r
  U13788/Y (CLKNAND2X16MTR)                              0.062      0.822 f
  U13254/Y (CLKNAND2X12MTR)                              0.042      0.864 r
  U13487/Y (INVX12MTR)                                   0.026      0.890 f
  U19685/Y (XOR2X8MTR)                                   0.065      0.954 r
  U19679/Y (XOR2X8MTR)                                   0.094      1.048 r
  U29290/Y (OAI21X6MTR)                                  0.065      1.113 f
  U13477/Y (CLKNAND2X8MTR)                               0.042      1.155 r
  U23471/Y (XOR2X8MTR)                                   0.071      1.226 r
  U23470/Y (XOR2X8MTR)                                   0.099      1.325 r
  U23698/Y (NOR2X4MTR)                                   0.043      1.368 f
  U11236/Y (NAND2BX8MTR)                                 0.083      1.451 f
  U20482/Y (OAI21X8MTR)                                  0.096      1.547 r
  U28941/Y (CLKNAND2X2MTR)                               0.079      1.626 f
  U23951/Y (AOI21X1MTR)                                  0.083      1.709 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_11_/D (DFFRHQX4MTR)
                                                         0.000      1.709 r
  data arrival time                                                 1.709

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.709
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.330


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U18746/Y (NAND2X8MTR)                                  0.064      1.522 f
  U25533/Y (CLKNAND2X8MTR)                               0.063      1.585 r
  U11154/Y (AOI2BB1X8MTR)                                0.094      1.679 r
  U26943/Y (OAI22X2MTR)                                  0.049      1.728 f
  U0_BANK_TOP/vACC_0_reg_5__5_/D (DFFRHQX4MTR)           0.000      1.728 f
  data arrival time                                                 1.728

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_5__5_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.728
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.329


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U18746/Y (NAND2X8MTR)                                  0.064      1.522 f
  U25533/Y (CLKNAND2X8MTR)                               0.063      1.585 r
  U20896/Y (AOI2BB1X8MTR)                                0.094      1.679 r
  U26928/Y (OAI22X2MTR)                                  0.049      1.728 f
  U0_BANK_TOP/vACC_1_reg_5__3_/D (DFFRHQX4MTR)           0.000      1.728 f
  data arrival time                                                 1.728

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_5__3_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.728
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.329


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U18746/Y (NAND2X8MTR)                                  0.064      1.522 f
  U25533/Y (CLKNAND2X8MTR)                               0.063      1.585 r
  U26034/Y (AOI2BB1X8MTR)                                0.094      1.679 r
  U26944/Y (OAI22X2MTR)                                  0.049      1.728 f
  U0_BANK_TOP/vACC_0_reg_5__1_/D (DFFRHQX4MTR)           0.000      1.728 f
  data arrival time                                                 1.728

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_5__1_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.728
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.329


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U18746/Y (NAND2X8MTR)                                  0.064      1.522 f
  U25533/Y (CLKNAND2X8MTR)                               0.063      1.585 r
  U20896/Y (AOI2BB1X8MTR)                                0.094      1.679 r
  U26939/Y (OAI22X2MTR)                                  0.049      1.728 f
  U0_BANK_TOP/vACC_3_reg_5__3_/D (DFFRHQX4MTR)           0.000      1.728 f
  data arrival time                                                 1.728

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_5__3_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.728
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.329


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.164      0.164 r
  U28673/Y (NOR2X12MTR)                                  0.066      0.230 f
  U13127/Y (INVX8MTR)                                    0.048      0.279 r
  U13181/Y (INVX12MTR)                                   0.035      0.314 f
  U28696/Y (AND2X8MTR)                                   0.065      0.379 f
  U13832/Y (NOR2X4MTR)                                   0.047      0.426 r
  U10601/Y (AOI21X2MTR)                                  0.056      0.482 f
  U14761/Y (NOR2X4MTR)                                   0.057      0.539 r
  U12937/Y (NAND3X4MTR)                                  0.070      0.608 f
  U12923/Y (NOR2X8MTR)                                   0.063      0.671 r
  U14237/Y (AOI21X8MTR)                                  0.064      0.735 f
  U12698/Y (INVX8MTR)                                    0.052      0.786 r
  U12672/Y (NAND2X4MTR)                                  0.049      0.835 f
  U15671/Y (INVX4MTR)                                    0.037      0.873 r
  U13437/Y (NAND2X6MTR)                                  0.035      0.908 f
  U10061/Y (NAND2X4MTR)                                  0.045      0.953 r
  U12065/Y (NAND2X8MTR)                                  0.053      1.006 f
  U11393/Y (AOI21X8MTR)                                  0.072      1.078 r
  U20275/Y (XNOR2X8MTR)                                  0.086      1.164 r
  U15505/Y (NOR2X12MTR)                                  0.045      1.209 f
  U12040/Y (NOR2X8MTR)                                   0.051      1.260 r
  U10952/Y (INVX4MTR)                                    0.031      1.291 f
  U9427/Y (NAND2X6MTR)                                   0.036      1.328 r
  U10955/Y (NAND2X6MTR)                                  0.044      1.372 f
  U20277/Y (XNOR2X8MTR)                                  0.073      1.445 f
  U9309/Y (INVX4MTR)                                     0.040      1.485 r
  U14423/Y (NAND2X4MTR)                                  0.035      1.520 f
  U18722/Y (NOR2X4MTR)                                   0.049      1.570 r
  U23666/Y (NAND4X4MTR)                                  0.072      1.641 f
  U23633/Y (NOR2X4MTR)                                   0.067      1.708 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/D (DFFRHQX4MTR)
                                                         0.000      1.708 r
  data arrival time                                                 1.708

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.708
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.329


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U17039/Y (INVX8MTR)                                    0.047      0.314 r
  U15261/Y (INVX4MTR)                                    0.043      0.357 f
  U25809/Y (AOI22X2MTR)                                  0.066      0.423 r
  U17140/Y (NOR2BX4MTR)                                  0.108      0.530 r
  U11384/Y (NOR2X4MTR)                                   0.034      0.564 f
  U11382/Y (INVX4MTR)                                    0.036      0.601 r
  U24246/Y (CLKNAND2X4MTR)                               0.053      0.653 f
  U25099/Y (NOR2X3MTR)                                   0.066      0.719 r
  U10234/Y (INVX2MTR)                                    0.041      0.760 f
  U14988/Y (NAND2BX2MTR)                                 0.044      0.804 r
  U17719/Y (INVX2MTR)                                    0.034      0.838 f
  U12005/Y (NAND2X2MTR)                                  0.032      0.870 r
  U11175/Y (INVX2MTR)                                    0.038      0.908 f
  U11178/Y (NAND2X4MTR)                                  0.040      0.948 r
  U16442/Y (NAND2X6MTR)                                  0.049      0.997 f
  U9609/Y (OAI2BB1X2MTR)                                 0.102      1.098 f
  U9575/Y (NAND2X4MTR)                                   0.038      1.137 r
  U9507/Y (NAND3X4MTR)                                   0.071      1.208 f
  U9480/Y (INVX2MTR)                                     0.072      1.280 r
  U15434/Y (NOR2X8MTR)                                   0.035      1.315 f
  U15379/Y (BUFX4MTR)                                    0.097      1.412 f
  U15368/Y (NAND2BX4MTR)                                 0.106      1.518 f
  U29631/Y (OAI222X2MTR)                                 0.117      1.635 r
  U0_BANK_TOP/vACC_0_reg_6__9_/D (DFFRQX2MTR)            0.000      1.635 r
  data arrival time                                                 1.635

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_6__9_/CK (DFFRQX2MTR)           0.000      1.500 r
  library setup time                                    -0.195      1.305
  data required time                                                1.305
  --------------------------------------------------------------------------
  data required time                                                1.305
  data arrival time                                                -1.635
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.329


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24078/Y (INVX12MTR)                                   0.042      0.330 f
  U11326/Y (INVX8MTR)                                    0.040      0.370 r
  U18780/Y (BUFX8MTR)                                    0.066      0.435 r
  U10398/Y (AOI22X2MTR)                                  0.053      0.489 f
  U18576/Y (OAI2B11X2MTR)                                0.059      0.548 r
  U10242/Y (NOR2BX2MTR)                                  0.161      0.709 r
  U25847/Y (NOR2X2MTR)                                   0.069      0.778 f
  U16706/Y (NOR2X2MTR)                                   0.087      0.864 r
  U25849/Y (CLKNAND2X2MTR)                               0.066      0.930 f
  U19307/Y (OA21X4MTR)                                   0.161      1.092 f
  U23933/Y (OAI2B1X8MTR)                                 0.035      1.126 r
  U16528/Y (CLKNAND2X4MTR)                               0.044      1.170 f
  U10906/Y (NAND3X4MTR)                                  0.051      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.052      1.273 f
  U16368/Y (NAND2X4MTR)                                  0.050      1.323 r
  U16360/Y (NAND2X8MTR)                                  0.065      1.388 f
  U9238/Y (NOR2X6MTR)                                    0.087      1.475 r
  U11894/Y (BUFX4MTR)                                    0.097      1.573 r
  U29437/Y (AOI22X2MTR)                                  0.045      1.618 f
  U29438/Y (OAI21X2MTR)                                  0.042      1.659 r
  U0_BANK_TOP/vACC_0_reg_4__13_/D (DFFRQX2MTR)           0.000      1.659 r
  data arrival time                                                 1.659

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_4__13_/CK (DFFRQX2MTR)          0.000      1.500 r
  library setup time                                    -0.170      1.330
  data required time                                                1.330
  --------------------------------------------------------------------------
  data required time                                                1.330
  data arrival time                                                -1.659
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.329


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U26321/Y (INVX5MTR)                                    0.077      0.326 r
  U14696/Y (INVX4MTR)                                    0.053      0.378 f
  U13504/Y (OAI22X2MTR)                                  0.087      0.466 r
  U12778/Y (NOR2X2MTR)                                   0.044      0.510 f
  U12719/Y (OAI21X2MTR)                                  0.037      0.547 r
  U18380/Y (NAND2BX2MTR)                                 0.083      0.630 f
  U15892/Y (CLKNAND2X4MTR)                               0.059      0.689 r
  U18047/Y (NAND2X4MTR)                                  0.056      0.745 f
  U10688/Y (OAI21X4MTR)                                  0.096      0.841 r
  U14992/Y (AOI21X2MTR)                                  0.068      0.909 f
  U12049/Y (OAI21X3MTR)                                  0.052      0.961 r
  U20939/Y (AOI21X2MTR)                                  0.068      1.029 f
  U20540/Y (XOR2X1MTR)                                   0.080      1.109 f
  U26417/Y (AOI22X1MTR)                                  0.097      1.206 r
  U16540/Y (OAI2BB1X2MTR)                                0.080      1.287 f
  U15545/Y (INVX2MTR)                                    0.051      1.338 r
  U26007/Y (NAND3X4MTR)                                  0.054      1.393 f
  U11664/Y (NOR2X4MTR)                                   0.076      1.469 r
  U20801/Y (NAND4X4MTR)                                  0.078      1.547 f
  U11795/Y (CLKNAND2X4MTR)                               0.052      1.599 r
  U11059/Y (NAND2X3MTR)                                  0.043      1.642 f
  U23853/Y (CLKNAND2X4MTR)                               0.043      1.685 r
  U29016/Y (OAI22X2MTR)                                  0.045      1.730 f
  U0_BANK_TOP/vACC_3_reg_1__20_/D (DFFRHQX4MTR)          0.000      1.730 f
  data arrival time                                                 1.730

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_1__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.099      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.730
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.329


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U18746/Y (NAND2X8MTR)                                  0.064      1.522 f
  U25533/Y (CLKNAND2X8MTR)                               0.063      1.585 r
  U26034/Y (AOI2BB1X8MTR)                                0.094      1.679 r
  U26949/Y (OAI22X2MTR)                                  0.049      1.728 f
  U0_BANK_TOP/vACC_1_reg_5__1_/D (DFFRHQX4MTR)           0.000      1.728 f
  data arrival time                                                 1.728

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_5__1_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.101      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.728
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.329


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U18746/Y (NAND2X8MTR)                                  0.064      1.522 f
  U25533/Y (CLKNAND2X8MTR)                               0.063      1.585 r
  U21575/Y (MXI2X6MTR)                                   0.064      1.649 f
  U25354/Y (CLKNAND2X2MTR)                               0.046      1.694 r
  U18704/Y (CLKNAND2X2MTR)                               0.040      1.734 f
  U0_BANK_TOP/vACC_2_reg_5__16_/D (DFFRHQX4MTR)          0.000      1.734 f
  data arrival time                                                 1.734

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_5__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.734
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.329


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13378/Y (INVX16MTR)                                   0.040      0.190 f
  U13354/Y (CLKNAND2X16MTR)                              0.044      0.234 r
  U10651/Y (BUFX20MTR)                                   0.076      0.310 r
  U24032/Y (INVX16MTR)                                   0.027      0.337 f
  U12780/Y (BUFX8MTR)                                    0.064      0.401 f
  U21828/Y (AOI22X1MTR)                                  0.059      0.459 r
  U28968/Y (OAI2BB1X4MTR)                                0.104      0.563 r
  U13736/Y (NAND2X4MTR)                                  0.042      0.605 f
  U14013/Y (NOR2X6MTR)                                   0.063      0.668 r
  U15360/Y (NAND2X6MTR)                                  0.061      0.730 f
  U10327/Y (NAND2X6MTR)                                  0.057      0.787 r
  U10648/Y (NAND2X8MTR)                                  0.043      0.829 f
  U11648/Y (OR2X4MTR)                                    0.091      0.920 f
  U12942/Y (NAND2X8MTR)                                  0.044      0.964 r
  U13067/Y (NAND2X12MTR)                                 0.041      1.005 f
  U23424/Y (AOI21X8MTR)                                  0.068      1.073 r
  U23827/Y (XNOR2X8MTR)                                  0.080      1.153 r
  U13060/Y (NOR2X8MTR)                                   0.046      1.199 f
  U12068/Y (NOR2X12MTR)                                  0.061      1.260 r
  U12067/Y (NAND2X8MTR)                                  0.046      1.306 f
  U11252/Y (NAND2X6MTR)                                  0.050      1.357 r
  U13099/Y (NAND2X12MTR)                                 0.042      1.399 f
  U13097/Y (INVX8MTR)                                    0.032      1.431 r
  U13096/Y (XNOR2X8MTR)                                  0.078      1.509 r
  U9268/Y (INVX4MTR)                                     0.036      1.545 f
  U11775/Y (NOR2X4MTR)                                   0.050      1.595 r
  U12957/Y (NAND3X4MTR)                                  0.057      1.652 f
  U14760/Y (NOR2X1MTR)                                   0.058      1.709 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/D (DFFRHQX4MTR)
                                                         0.000      1.709 r
  data arrival time                                                 1.709

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.709
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.329


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U18746/Y (NAND2X8MTR)                                  0.064      1.522 f
  U25533/Y (CLKNAND2X8MTR)                               0.063      1.585 r
  U21575/Y (MXI2X6MTR)                                   0.064      1.649 f
  U25382/Y (CLKNAND2X2MTR)                               0.046      1.694 r
  U29534/Y (CLKNAND2X2MTR)                               0.039      1.734 f
  U0_BANK_TOP/vACC_1_reg_5__16_/D (DFFRHQX4MTR)          0.000      1.734 f
  data arrival time                                                 1.734

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_5__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.734
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.329


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U18746/Y (NAND2X8MTR)                                  0.064      1.522 f
  U25533/Y (CLKNAND2X8MTR)                               0.063      1.585 r
  U21575/Y (MXI2X6MTR)                                   0.064      1.649 f
  U26934/Y (CLKNAND2X2MTR)                               0.046      1.694 r
  U29536/Y (CLKNAND2X2MTR)                               0.039      1.734 f
  U0_BANK_TOP/vACC_3_reg_5__16_/D (DFFRHQX4MTR)          0.000      1.734 f
  data arrival time                                                 1.734

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_5__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.734
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.329


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.164      0.164 r
  U28673/Y (NOR2X12MTR)                                  0.066      0.230 f
  U14274/Y (INVX16MTR)                                   0.055      0.285 r
  U10646/Y (BUFX16MTR)                                   0.069      0.354 r
  U10479/Y (NOR2BX2MTR)                                  0.027      0.381 f
  U10456/Y (AOI21X1MTR)                                  0.057      0.438 r
  U16044/Y (OAI2B11X2MTR)                                0.076      0.513 f
  U26040/Y (AOI21X2MTR)                                  0.086      0.599 r
  U28895/Y (NOR2BX4MTR)                                  0.114      0.714 r
  U14081/Y (AOI2B1X8MTR)                                 0.060      0.774 f
  U9904/Y (NAND2BX4MTR)                                  0.100      0.874 f
  U15351/Y (OR3X4MTR)                                    0.128      1.002 f
  U15349/Y (NOR2X6MTR)                                   0.059      1.061 r
  U15348/Y (AOI21X8MTR)                                  0.057      1.118 f
  U29567/Y (INVX8MTR)                                    0.044      1.162 r
  U13404/Y (NOR2X4MTR)                                   0.041      1.203 f
  U13396/Y (NOR2X8MTR)                                   0.073      1.276 r
  U15398/Y (NAND2X8MTR)                                  0.046      1.322 f
  U26258/Y (CLKNAND2X4MTR)                               0.044      1.365 r
  U25939/Y (NAND2X6MTR)                                  0.048      1.414 f
  U26099/Y (AOI21X8MTR)                                  0.080      1.493 r
  U24265/Y (OAI21X2MTR)                                  0.062      1.555 f
  U16287/Y (CLKNAND2X2MTR)                               0.038      1.593 r
  U17128/Y (NAND2X2MTR)                                  0.055      1.649 f
  U23822/Y (NOR2X1MTR)                                   0.067      1.715 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/D (DFFRHQX8MTR)
                                                         0.000      1.715 r
  data arrival time                                                 1.715

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.113      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.715
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.328


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.164      0.164 r
  U28673/Y (NOR2X12MTR)                                  0.066      0.230 f
  U13127/Y (INVX8MTR)                                    0.048      0.279 r
  U13181/Y (INVX12MTR)                                   0.035      0.314 f
  U28696/Y (AND2X8MTR)                                   0.065      0.379 f
  U13832/Y (NOR2X4MTR)                                   0.047      0.426 r
  U10601/Y (AOI21X2MTR)                                  0.056      0.482 f
  U14761/Y (NOR2X4MTR)                                   0.057      0.539 r
  U12937/Y (NAND3X4MTR)                                  0.070      0.608 f
  U12923/Y (NOR2X8MTR)                                   0.063      0.671 r
  U14237/Y (AOI21X8MTR)                                  0.064      0.735 f
  U12698/Y (INVX8MTR)                                    0.052      0.786 r
  U12672/Y (NAND2X4MTR)                                  0.049      0.835 f
  U15671/Y (INVX4MTR)                                    0.037      0.873 r
  U13437/Y (NAND2X6MTR)                                  0.035      0.908 f
  U10061/Y (NAND2X4MTR)                                  0.045      0.953 r
  U12065/Y (NAND2X8MTR)                                  0.053      1.006 f
  U11393/Y (AOI21X8MTR)                                  0.072      1.078 r
  U20275/Y (XNOR2X8MTR)                                  0.086      1.164 r
  U15505/Y (NOR2X12MTR)                                  0.045      1.209 f
  U12040/Y (NOR2X8MTR)                                   0.051      1.260 r
  U10952/Y (INVX4MTR)                                    0.031      1.291 f
  U9427/Y (NAND2X6MTR)                                   0.036      1.328 r
  U10955/Y (NAND2X6MTR)                                  0.044      1.372 f
  U20277/Y (XNOR2X8MTR)                                  0.073      1.445 f
  U9309/Y (INVX4MTR)                                     0.040      1.485 r
  U14423/Y (NAND2X4MTR)                                  0.035      1.520 f
  U18722/Y (NOR2X4MTR)                                   0.049      1.570 r
  U23666/Y (NAND4X4MTR)                                  0.072      1.641 f
  U22766/Y (NOR2X1MTR)                                   0.066      1.708 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/D (DFFRHQX4MTR)
                                                         0.000      1.708 r
  data arrival time                                                 1.708

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.708
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.328


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24079/Y (INVX6MTR)                                    0.041      0.328 f
  U17036/Y (INVX4MTR)                                    0.046      0.374 r
  U10447/Y (INVX4MTR)                                    0.040      0.415 f
  U11615/Y (NOR2X3MTR)                                   0.053      0.467 r
  U23944/Y (AOI21X3MTR)                                  0.035      0.503 f
  U12205/Y (OAI21X4MTR)                                  0.045      0.548 r
  U11670/Y (OAI21X6MTR)                                  0.068      0.616 f
  U12095/Y (NAND2X2MTR)                                  0.040      0.656 r
  U15003/Y (INVX2MTR)                                    0.033      0.688 f
  U17850/Y (CLKNAND2X4MTR)                               0.037      0.725 r
  U15666/Y (INVX2MTR)                                    0.034      0.759 f
  U10805/Y (NOR2X4MTR)                                   0.061      0.820 r
  U12072/Y (NAND2X4MTR)                                  0.056      0.876 f
  U13726/Y (CLKOR2X4MTR)                                 0.101      0.977 f
  U13719/Y (NAND3X2MTR)                                  0.044      1.021 r
  U10736/Y (AOI21X1MTR)                                  0.083      1.103 f
  U10975/Y (XNOR2X1MTR)                                  0.089      1.192 f
  U9447/Y (CLKNAND2X2MTR)                                0.053      1.245 r
  U17485/Y (NAND3X4MTR)                                  0.067      1.312 f
  U26499/Y (NOR2X3MTR)                                   0.080      1.392 r
  U15410/Y (NAND2X4MTR)                                  0.045      1.437 f
  U15408/Y (INVX4MTR)                                    0.038      1.475 r
  U12106/Y (NAND3X8MTR)                                  0.056      1.531 f
  U26216/Y (NAND2X1MTR)                                  0.047      1.578 r
  U23767/Y (OAI2BB1X4MTR)                                0.100      1.678 r
  U26785/Y (OAI21X2MTR)                                  0.052      1.730 f
  U0_BANK_TOP/vACC_2_reg_6__16_/D (DFFRHQX4MTR)          0.000      1.730 f
  data arrival time                                                 1.730

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_6__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.730
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.328


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U18746/Y (NAND2X8MTR)                                  0.064      1.522 f
  U25545/Y (INVX6MTR)                                    0.045      1.567 r
  U17368/Y (NOR3X4MTR)                                   0.030      1.597 f
  U10786/Y (NOR2X4MTR)                                   0.074      1.671 r
  U26935/Y (OAI22X2MTR)                                  0.055      1.726 f
  U0_BANK_TOP/vACC_0_reg_5__2_/D (DFFRHQX4MTR)           0.000      1.726 f
  data arrival time                                                 1.726

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_5__2_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.726
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.328


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U18746/Y (NAND2X8MTR)                                  0.064      1.522 f
  U25533/Y (CLKNAND2X8MTR)                               0.063      1.585 r
  U21575/Y (MXI2X6MTR)                                   0.064      1.649 f
  U25348/Y (CLKNAND2X2MTR)                               0.046      1.694 r
  U29538/Y (CLKNAND2X2MTR)                               0.039      1.733 f
  U0_BANK_TOP/vACC_0_reg_5__16_/D (DFFRHQX4MTR)          0.000      1.733 f
  data arrival time                                                 1.733

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_5__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.733
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.328


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.164      0.164 r
  U28673/Y (NOR2X12MTR)                                  0.066      0.230 f
  U13127/Y (INVX8MTR)                                    0.048      0.279 r
  U13181/Y (INVX12MTR)                                   0.035      0.314 f
  U28696/Y (AND2X8MTR)                                   0.065      0.379 f
  U13832/Y (NOR2X4MTR)                                   0.047      0.426 r
  U10601/Y (AOI21X2MTR)                                  0.056      0.482 f
  U14761/Y (NOR2X4MTR)                                   0.057      0.539 r
  U12937/Y (NAND3X4MTR)                                  0.070      0.608 f
  U12923/Y (NOR2X8MTR)                                   0.063      0.671 r
  U14237/Y (AOI21X8MTR)                                  0.064      0.735 f
  U12698/Y (INVX8MTR)                                    0.052      0.786 r
  U12672/Y (NAND2X4MTR)                                  0.049      0.835 f
  U15671/Y (INVX4MTR)                                    0.037      0.873 r
  U13437/Y (NAND2X6MTR)                                  0.035      0.908 f
  U10061/Y (NAND2X4MTR)                                  0.045      0.953 r
  U12065/Y (NAND2X8MTR)                                  0.053      1.006 f
  U11393/Y (AOI21X8MTR)                                  0.072      1.078 r
  U20275/Y (XNOR2X8MTR)                                  0.086      1.164 r
  U15505/Y (NOR2X12MTR)                                  0.045      1.209 f
  U16398/Y (NAND2BX8MTR)                                 0.086      1.295 f
  U15453/Y (NAND2X4MTR)                                  0.044      1.339 r
  U9430/Y (NAND2X6MTR)                                   0.049      1.388 f
  U14784/Y (NAND2X8MTR)                                  0.041      1.428 r
  U13052/Y (NAND2X12MTR)                                 0.042      1.471 f
  U11391/Y (CLKNAND2X4MTR)                               0.035      1.506 r
  U14417/Y (NAND2X4MTR)                                  0.039      1.545 f
  U11899/Y (NAND2X1MTR)                                  0.038      1.583 r
  U11687/Y (NAND2X2MTR)                                  0.059      1.642 f
  U28919/Y (NOR2X1MTR)                                   0.066      1.708 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/D (DFFRHQX4MTR)
                                                         0.000      1.708 r
  data arrival time                                                 1.708

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.708
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.328


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U18746/Y (NAND2X8MTR)                                  0.064      1.522 f
  U25545/Y (INVX6MTR)                                    0.045      1.567 r
  U17368/Y (NOR3X4MTR)                                   0.030      1.597 f
  U10786/Y (NOR2X4MTR)                                   0.074      1.671 r
  U26947/Y (OAI22X2MTR)                                  0.055      1.726 f
  U0_BANK_TOP/vACC_1_reg_5__2_/D (DFFRHQX4MTR)           0.000      1.726 f
  data arrival time                                                 1.726

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_5__2_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.726
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.328


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U18746/Y (NAND2X8MTR)                                  0.064      1.522 f
  U25545/Y (INVX6MTR)                                    0.045      1.567 r
  U17368/Y (NOR3X4MTR)                                   0.030      1.597 f
  U10786/Y (NOR2X4MTR)                                   0.074      1.671 r
  U26938/Y (OAI22X2MTR)                                  0.055      1.726 f
  U0_BANK_TOP/vACC_3_reg_5__2_/D (DFFRHQX4MTR)           0.000      1.726 f
  data arrival time                                                 1.726

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_5__2_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.726
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.328


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U18746/Y (NAND2X8MTR)                                  0.064      1.522 f
  U25545/Y (INVX6MTR)                                    0.045      1.567 r
  U17368/Y (NOR3X4MTR)                                   0.030      1.597 f
  U10786/Y (NOR2X4MTR)                                   0.074      1.671 r
  U26951/Y (OAI22X2MTR)                                  0.055      1.726 f
  U0_BANK_TOP/vACC_2_reg_5__2_/D (DFFRHQX4MTR)           0.000      1.726 f
  data arrival time                                                 1.726

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_5__2_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.101      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.726
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.328


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U18746/Y (NAND2X8MTR)                                  0.064      1.522 f
  U25533/Y (CLKNAND2X8MTR)                               0.063      1.585 r
  U26034/Y (AOI2BB1X8MTR)                                0.094      1.679 r
  U26932/Y (OAI22X2MTR)                                  0.049      1.728 f
  U0_BANK_TOP/vACC_2_reg_5__1_/D (DFFRHQX4MTR)           0.000      1.728 f
  data arrival time                                                 1.728

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_5__1_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.100      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.728
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.328


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24078/Y (INVX12MTR)                                   0.042      0.330 f
  U11326/Y (INVX8MTR)                                    0.040      0.370 r
  U18780/Y (BUFX8MTR)                                    0.066      0.435 r
  U10398/Y (AOI22X2MTR)                                  0.053      0.489 f
  U18576/Y (OAI2B11X2MTR)                                0.059      0.548 r
  U10242/Y (NOR2BX2MTR)                                  0.161      0.709 r
  U25847/Y (NOR2X2MTR)                                   0.069      0.778 f
  U16706/Y (NOR2X2MTR)                                   0.087      0.864 r
  U25849/Y (CLKNAND2X2MTR)                               0.066      0.930 f
  U19307/Y (OA21X4MTR)                                   0.161      1.092 f
  U23933/Y (OAI2B1X8MTR)                                 0.035      1.126 r
  U16528/Y (CLKNAND2X4MTR)                               0.044      1.170 f
  U10906/Y (NAND3X4MTR)                                  0.051      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.052      1.273 f
  U16368/Y (NAND2X4MTR)                                  0.050      1.323 r
  U16360/Y (NAND2X8MTR)                                  0.065      1.388 f
  U9238/Y (NOR2X6MTR)                                    0.087      1.475 r
  U11894/Y (BUFX4MTR)                                    0.097      1.573 r
  U11133/Y (AOI22X1MTR)                                  0.058      1.630 f
  U11132/Y (OAI21X1MTR)                                  0.051      1.681 r
  U0_BANK_TOP/vACC_0_reg_4__9_/D (DFFRHQX1MTR)           0.000      1.681 r
  data arrival time                                                 1.681

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_4__9_/CK (DFFRHQX1MTR)          0.000      1.500 r
  library setup time                                    -0.146      1.354
  data required time                                                1.354
  --------------------------------------------------------------------------
  data required time                                                1.354
  data arrival time                                                -1.681
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.328


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24079/Y (INVX6MTR)                                    0.041      0.328 f
  U17036/Y (INVX4MTR)                                    0.046      0.374 r
  U10447/Y (INVX4MTR)                                    0.040      0.415 f
  U11615/Y (NOR2X3MTR)                                   0.053      0.467 r
  U23944/Y (AOI21X3MTR)                                  0.035      0.503 f
  U12205/Y (OAI21X4MTR)                                  0.045      0.548 r
  U11670/Y (OAI21X6MTR)                                  0.068      0.616 f
  U12095/Y (NAND2X2MTR)                                  0.040      0.656 r
  U15003/Y (INVX2MTR)                                    0.033      0.688 f
  U17850/Y (CLKNAND2X4MTR)                               0.037      0.725 r
  U15666/Y (INVX2MTR)                                    0.034      0.759 f
  U10805/Y (NOR2X4MTR)                                   0.061      0.820 r
  U12072/Y (NAND2X4MTR)                                  0.056      0.876 f
  U13726/Y (CLKOR2X4MTR)                                 0.101      0.977 f
  U13719/Y (NAND3X2MTR)                                  0.044      1.021 r
  U10736/Y (AOI21X1MTR)                                  0.083      1.103 f
  U10975/Y (XNOR2X1MTR)                                  0.089      1.192 f
  U9447/Y (CLKNAND2X2MTR)                                0.053      1.245 r
  U17485/Y (NAND3X4MTR)                                  0.067      1.312 f
  U26499/Y (NOR2X3MTR)                                   0.080      1.392 r
  U15410/Y (NAND2X4MTR)                                  0.045      1.437 f
  U15408/Y (INVX4MTR)                                    0.038      1.475 r
  U12106/Y (NAND3X8MTR)                                  0.056      1.531 f
  U26216/Y (NAND2X1MTR)                                  0.047      1.578 r
  U23767/Y (OAI2BB1X4MTR)                                0.100      1.678 r
  U18709/Y (OAI21X2MTR)                                  0.052      1.730 f
  U0_BANK_TOP/vACC_3_reg_6__16_/D (DFFRHQX4MTR)          0.000      1.730 f
  data arrival time                                                 1.730

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_6__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.730
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.327


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24079/Y (INVX6MTR)                                    0.041      0.328 f
  U17036/Y (INVX4MTR)                                    0.046      0.374 r
  U10447/Y (INVX4MTR)                                    0.040      0.415 f
  U11615/Y (NOR2X3MTR)                                   0.053      0.467 r
  U23944/Y (AOI21X3MTR)                                  0.035      0.503 f
  U12205/Y (OAI21X4MTR)                                  0.045      0.548 r
  U11670/Y (OAI21X6MTR)                                  0.068      0.616 f
  U12095/Y (NAND2X2MTR)                                  0.040      0.656 r
  U15003/Y (INVX2MTR)                                    0.033      0.688 f
  U17850/Y (CLKNAND2X4MTR)                               0.037      0.725 r
  U15666/Y (INVX2MTR)                                    0.034      0.759 f
  U10805/Y (NOR2X4MTR)                                   0.061      0.820 r
  U12072/Y (NAND2X4MTR)                                  0.056      0.876 f
  U13726/Y (CLKOR2X4MTR)                                 0.101      0.977 f
  U13719/Y (NAND3X2MTR)                                  0.044      1.021 r
  U10736/Y (AOI21X1MTR)                                  0.083      1.103 f
  U10975/Y (XNOR2X1MTR)                                  0.089      1.192 f
  U9447/Y (CLKNAND2X2MTR)                                0.053      1.245 r
  U17485/Y (NAND3X4MTR)                                  0.067      1.312 f
  U26499/Y (NOR2X3MTR)                                   0.080      1.392 r
  U15410/Y (NAND2X4MTR)                                  0.045      1.437 f
  U15408/Y (INVX4MTR)                                    0.038      1.475 r
  U12106/Y (NAND3X8MTR)                                  0.056      1.531 f
  U26216/Y (NAND2X1MTR)                                  0.047      1.578 r
  U23767/Y (OAI2BB1X4MTR)                                0.100      1.678 r
  U26783/Y (OAI21X2MTR)                                  0.052      1.730 f
  U0_BANK_TOP/vACC_0_reg_6__16_/D (DFFRHQX4MTR)          0.000      1.730 f
  data arrival time                                                 1.730

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_6__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.730
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.327


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U14557/Y (BUFX4MTR)                                    0.082      0.225 r
  U28803/Y (NAND3X2MTR)                                  0.077      0.302 f
  U10416/Y (INVX2MTR)                                    0.068      0.369 r
  U18528/Y (OAI2BB1X2MTR)                                0.100      0.470 r
  U28798/Y (NAND3BX4MTR)                                 0.072      0.542 r
  U20851/Y (OAI2BB1X4MTR)                                0.100      0.642 r
  U15943/Y (NAND2BX4MTR)                                 0.080      0.722 r
  U13366/Y (INVX4MTR)                                    0.039      0.761 f
  U23986/Y (NOR2X4MTR)                                   0.057      0.817 r
  U12025/Y (AND2X4MTR)                                   0.106      0.923 r
  U14329/Y (CLKNAND2X2MTR)                               0.051      0.974 f
  U14901/Y (CLKNAND2X4MTR)                               0.052      1.026 r
  U17695/Y (AOI21X2MTR)                                  0.061      1.087 f
  U19130/Y (XOR2X1MTR)                                   0.076      1.163 f
  U26082/Y (AOI22X1MTR)                                  0.091      1.254 r
  U15297/Y (OAI2BB1X4MTR)                                0.067      1.321 f
  U17534/Y (NOR2X2MTR)                                   0.088      1.408 r
  U23837/Y (NAND4X4MTR)                                  0.124      1.532 f
  U23868/Y (CLKNAND2X4MTR)                               0.058      1.589 r
  U24256/Y (NOR2X3MTR)                                   0.039      1.628 f
  U23936/Y (OAI2BB1X1MTR)                                0.099      1.727 f
  U0_BANK_TOP/vACC_2_reg_4__19_/D (DFFRHQX4MTR)          0.000      1.727 f
  data arrival time                                                 1.727

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_4__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.100      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.727
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.327


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U17162/Y (NAND2X3MTR)                                  0.056      0.553 r
  U16031/Y (CLKNAND2X4MTR)                               0.058      0.611 f
  U10174/Y (NOR2X2MTR)                                   0.080      0.691 r
  U24898/Y (OAI21X2MTR)                                  0.080      0.771 f
  U29420/Y (AND3X4MTR)                                   0.100      0.871 f
  U10680/Y (NOR2X8MTR)                                   0.067      0.938 r
  U24245/Y (OAI21X3MTR)                                  0.072      1.010 f
  U23625/Y (AOI21X2MTR)                                  0.092      1.102 r
  U20943/Y (XNOR2X2MTR)                                  0.059      1.161 f
  U20919/Y (AOI22X4MTR)                                  0.081      1.242 r
  U14855/Y (NAND2X4MTR)                                  0.051      1.293 f
  U15480/Y (INVX4MTR)                                    0.037      1.331 r
  U24909/Y (NAND3X6MTR)                                  0.056      1.386 f
  U11729/Y (NOR2X8MTR)                                   0.077      1.464 r
  U11732/Y (NAND3X8MTR)                                  0.072      1.536 f
  U12177/Y (NAND2X12MTR)                                 0.069      1.605 r
  U9197/Y (NOR2X6MTR)                                    0.044      1.649 f
  U23835/Y (CLKNAND2X2MTR)                               0.041      1.690 r
  U23844/Y (CLKNAND2X2MTR)                               0.041      1.732 f
  U0_BANK_TOP/vACC_2_reg_3__14_/D (DFFRHQX4MTR)          0.000      1.732 f
  data arrival time                                                 1.732

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_3__14_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.732
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.327


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U17162/Y (NAND2X3MTR)                                  0.056      0.553 r
  U16031/Y (CLKNAND2X4MTR)                               0.058      0.611 f
  U10174/Y (NOR2X2MTR)                                   0.080      0.691 r
  U24898/Y (OAI21X2MTR)                                  0.080      0.771 f
  U29420/Y (AND3X4MTR)                                   0.100      0.871 f
  U10680/Y (NOR2X8MTR)                                   0.067      0.938 r
  U24245/Y (OAI21X3MTR)                                  0.072      1.010 f
  U23625/Y (AOI21X2MTR)                                  0.092      1.102 r
  U20943/Y (XNOR2X2MTR)                                  0.059      1.161 f
  U20919/Y (AOI22X4MTR)                                  0.081      1.242 r
  U14855/Y (NAND2X4MTR)                                  0.051      1.293 f
  U15480/Y (INVX4MTR)                                    0.037      1.331 r
  U24909/Y (NAND3X6MTR)                                  0.056      1.386 f
  U11729/Y (NOR2X8MTR)                                   0.077      1.464 r
  U11732/Y (NAND3X8MTR)                                  0.072      1.536 f
  U12177/Y (NAND2X12MTR)                                 0.069      1.605 r
  U23718/Y (NOR2X6MTR)                                   0.044      1.649 f
  U11965/Y (CLKNAND2X2MTR)                               0.041      1.690 r
  U29321/Y (CLKNAND2X2MTR)                               0.041      1.732 f
  U0_BANK_TOP/vACC_3_reg_3__14_/D (DFFRHQX4MTR)          0.000      1.732 f
  data arrival time                                                 1.732

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_3__14_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.732
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.327


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U25642/Y (BUFX8MTR)                                    0.082      0.369 r
  U17040/Y (INVX4MTR)                                    0.043      0.412 f
  U13545/Y (OAI22X2MTR)                                  0.084      0.496 r
  U16073/Y (OAI21X2MTR)                                  0.081      0.577 f
  U13386/Y (NAND2X3MTR)                                  0.059      0.636 r
  U25459/Y (NAND2X2MTR)                                  0.072      0.708 f
  U25456/Y (OAI21X6MTR)                                  0.105      0.813 r
  U12041/Y (AOI21X8MTR)                                  0.073      0.885 f
  U11647/Y (OAI21X3MTR)                                  0.098      0.983 r
  U26552/Y (AOI21X2MTR)                                  0.069      1.052 f
  U17561/Y (XOR2X1MTR)                                   0.080      1.133 f
  U26712/Y (AOI22X1MTR)                                  0.097      1.229 r
  U17355/Y (OAI2BB1X2MTR)                                0.078      1.308 f
  U15763/Y (NOR2X2MTR)                                   0.095      1.403 r
  U17406/Y (NAND4X4MTR)                                  0.124      1.526 f
  U20782/Y (OAI211X2MTR)                                 0.093      1.619 r
  U26997/Y (OAI211X2MTR)                                 0.102      1.721 f
  U0_BANK_TOP/vACC_3_reg_2__17_/D (DFFRHQX4MTR)          0.000      1.721 f
  data arrival time                                                 1.721

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_2__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.106      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.721
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.327


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13378/Y (INVX16MTR)                                   0.040      0.190 f
  U28673/Y (NOR2X12MTR)                                  0.094      0.283 r
  U14274/Y (INVX16MTR)                                   0.057      0.340 f
  U10646/Y (BUFX16MTR)                                   0.076      0.417 f
  U20658/Y (INVX4MTR)                                    0.039      0.456 r
  U21790/Y (AOI22X1MTR)                                  0.054      0.510 f
  U17025/Y (OAI2BB1X2MTR)                                0.108      0.618 f
  U10324/Y (NAND4X2MTR)                                  0.050      0.668 r
  U14081/Y (AOI2B1X8MTR)                                 0.137      0.805 r
  U19313/Y (INVX8MTR)                                    0.049      0.854 f
  U12216/Y (CLKNAND2X4MTR)                               0.044      0.898 r
  U14961/Y (NOR2X2MTR)                                   0.037      0.936 f
  U23849/Y (NAND4X4MTR)                                  0.048      0.984 r
  U9696/Y (NAND2X6MTR)                                   0.064      1.048 f
  U9615/Y (NOR2X2MTR)                                    0.089      1.136 r
  U22850/Y (OAI21X4MTR)                                  0.058      1.194 f
  U17356/Y (NOR2X6MTR)                                   0.074      1.268 r
  U10757/Y (OR2X8MTR)                                    0.092      1.360 r
  U14301/Y (NAND2X8MTR)                                  0.039      1.399 f
  U23887/Y (XNOR2X8MTR)                                  0.085      1.484 f
  U14306/Y (NOR3X8MTR)                                   0.074      1.558 r
  U23788/Y (OAI2B11X4MTR)                                0.083      1.641 f
  U22550/Y (NOR2X1MTR)                                   0.065      1.706 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/D (DFFRHQX4MTR)
                                                         0.000      1.706 r
  data arrival time                                                 1.706

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.706
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.327


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U17162/Y (NAND2X3MTR)                                  0.056      0.553 r
  U16031/Y (CLKNAND2X4MTR)                               0.058      0.611 f
  U10174/Y (NOR2X2MTR)                                   0.080      0.691 r
  U24898/Y (OAI21X2MTR)                                  0.080      0.771 f
  U29420/Y (AND3X4MTR)                                   0.100      0.871 f
  U10680/Y (NOR2X8MTR)                                   0.067      0.938 r
  U24245/Y (OAI21X3MTR)                                  0.072      1.010 f
  U23625/Y (AOI21X2MTR)                                  0.092      1.102 r
  U20943/Y (XNOR2X2MTR)                                  0.059      1.161 f
  U20919/Y (AOI22X4MTR)                                  0.081      1.242 r
  U14855/Y (NAND2X4MTR)                                  0.051      1.293 f
  U15480/Y (INVX4MTR)                                    0.037      1.331 r
  U24909/Y (NAND3X6MTR)                                  0.056      1.386 f
  U11729/Y (NOR2X8MTR)                                   0.077      1.464 r
  U11732/Y (NAND3X8MTR)                                  0.072      1.536 f
  U12177/Y (NAND2X12MTR)                                 0.069      1.605 r
  U23718/Y (NOR2X6MTR)                                   0.044      1.649 f
  U11962/Y (CLKNAND2X2MTR)                               0.041      1.690 r
  U29220/Y (CLKNAND2X2MTR)                               0.041      1.731 f
  U0_BANK_TOP/vACC_3_reg_3__12_/D (DFFRHQX4MTR)          0.000      1.731 f
  data arrival time                                                 1.731

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_3__12_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.731
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.327


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24078/Y (INVX12MTR)                                   0.042      0.330 f
  U11326/Y (INVX8MTR)                                    0.040      0.370 r
  U18780/Y (BUFX8MTR)                                    0.066      0.435 r
  U10398/Y (AOI22X2MTR)                                  0.053      0.489 f
  U18576/Y (OAI2B11X2MTR)                                0.059      0.548 r
  U10242/Y (NOR2BX2MTR)                                  0.161      0.709 r
  U25847/Y (NOR2X2MTR)                                   0.069      0.778 f
  U16706/Y (NOR2X2MTR)                                   0.087      0.864 r
  U25849/Y (CLKNAND2X2MTR)                               0.066      0.930 f
  U19307/Y (OA21X4MTR)                                   0.161      1.092 f
  U23933/Y (OAI2B1X8MTR)                                 0.035      1.126 r
  U16528/Y (CLKNAND2X4MTR)                               0.044      1.170 f
  U10906/Y (NAND3X4MTR)                                  0.051      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.052      1.273 f
  U16368/Y (NAND2X4MTR)                                  0.050      1.323 r
  U16360/Y (NAND2X8MTR)                                  0.065      1.388 f
  U14209/Y (OR2X4MTR)                                    0.101      1.489 f
  U23572/Y (INVX4MTR)                                    0.049      1.538 r
  U11309/Y (AOI22X1MTR)                                  0.064      1.602 f
  U29428/Y (OAI21X2MTR)                                  0.049      1.651 r
  U0_BANK_TOP/vACC_3_reg_4__8_/D (DFFRQX4MTR)            0.000      1.651 r
  data arrival time                                                 1.651

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_4__8_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.175      1.325
  data required time                                                1.325
  --------------------------------------------------------------------------
  data required time                                                1.325
  data arrival time                                                -1.651
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.327


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24079/Y (INVX6MTR)                                    0.041      0.328 f
  U17036/Y (INVX4MTR)                                    0.046      0.374 r
  U10447/Y (INVX4MTR)                                    0.040      0.415 f
  U11615/Y (NOR2X3MTR)                                   0.053      0.467 r
  U23944/Y (AOI21X3MTR)                                  0.035      0.503 f
  U12205/Y (OAI21X4MTR)                                  0.045      0.548 r
  U11670/Y (OAI21X6MTR)                                  0.068      0.616 f
  U12095/Y (NAND2X2MTR)                                  0.040      0.656 r
  U15003/Y (INVX2MTR)                                    0.033      0.688 f
  U17850/Y (CLKNAND2X4MTR)                               0.037      0.725 r
  U15666/Y (INVX2MTR)                                    0.034      0.759 f
  U10805/Y (NOR2X4MTR)                                   0.061      0.820 r
  U12072/Y (NAND2X4MTR)                                  0.056      0.876 f
  U13726/Y (CLKOR2X4MTR)                                 0.101      0.977 f
  U13719/Y (NAND3X2MTR)                                  0.044      1.021 r
  U10736/Y (AOI21X1MTR)                                  0.083      1.103 f
  U10975/Y (XNOR2X1MTR)                                  0.089      1.192 f
  U9447/Y (CLKNAND2X2MTR)                                0.053      1.245 r
  U17485/Y (NAND3X4MTR)                                  0.067      1.312 f
  U26499/Y (NOR2X3MTR)                                   0.080      1.392 r
  U15410/Y (NAND2X4MTR)                                  0.045      1.437 f
  U15408/Y (INVX4MTR)                                    0.038      1.475 r
  U12106/Y (NAND3X8MTR)                                  0.056      1.531 f
  U26216/Y (NAND2X1MTR)                                  0.047      1.578 r
  U23767/Y (OAI2BB1X4MTR)                                0.100      1.678 r
  U26784/Y (OAI21X2MTR)                                  0.052      1.730 f
  U0_BANK_TOP/vACC_1_reg_6__16_/D (DFFRHQX4MTR)          0.000      1.730 f
  data arrival time                                                 1.730

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_6__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.730
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.327


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24079/Y (INVX6MTR)                                    0.041      0.328 f
  U17036/Y (INVX4MTR)                                    0.046      0.374 r
  U10447/Y (INVX4MTR)                                    0.040      0.415 f
  U11615/Y (NOR2X3MTR)                                   0.053      0.467 r
  U23944/Y (AOI21X3MTR)                                  0.035      0.503 f
  U12205/Y (OAI21X4MTR)                                  0.045      0.548 r
  U11670/Y (OAI21X6MTR)                                  0.068      0.616 f
  U12095/Y (NAND2X2MTR)                                  0.040      0.656 r
  U15003/Y (INVX2MTR)                                    0.033      0.688 f
  U17850/Y (CLKNAND2X4MTR)                               0.037      0.725 r
  U15666/Y (INVX2MTR)                                    0.034      0.759 f
  U10805/Y (NOR2X4MTR)                                   0.061      0.820 r
  U12072/Y (NAND2X4MTR)                                  0.056      0.876 f
  U13726/Y (CLKOR2X4MTR)                                 0.101      0.977 f
  U13719/Y (NAND3X2MTR)                                  0.044      1.021 r
  U10736/Y (AOI21X1MTR)                                  0.083      1.103 f
  U10975/Y (XNOR2X1MTR)                                  0.089      1.192 f
  U9447/Y (CLKNAND2X2MTR)                                0.053      1.245 r
  U17485/Y (NAND3X4MTR)                                  0.067      1.312 f
  U26499/Y (NOR2X3MTR)                                   0.080      1.392 r
  U15410/Y (NAND2X4MTR)                                  0.045      1.437 f
  U15408/Y (INVX4MTR)                                    0.038      1.475 r
  U12106/Y (NAND3X8MTR)                                  0.056      1.531 f
  U10901/Y (CLKNAND2X4MTR)                               0.052      1.584 r
  U17378/Y (NOR2X4MTR)                                   0.037      1.620 f
  U23784/Y (CLKNAND2X2MTR)                               0.038      1.658 r
  U22570/Y (OAI211X2MTR)                                 0.064      1.723 f
  U0_BANK_TOP/vACC_3_reg_6__19_/D (DFFRHQX4MTR)          0.000      1.723 f
  data arrival time                                                 1.723

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_6__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.104      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.723
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.326


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U18746/Y (NAND2X8MTR)                                  0.064      1.522 f
  U25545/Y (INVX6MTR)                                    0.045      1.567 r
  U23404/Y (AOI2BB1X4MTR)                                0.102      1.669 r
  U26843/Y (OAI22X2MTR)                                  0.055      1.724 f
  U0_BANK_TOP/vACC_3_reg_5__20_/D (DFFRHQX4MTR)          0.000      1.724 f
  data arrival time                                                 1.724

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_5__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.724
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.326


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U17162/Y (NAND2X3MTR)                                  0.056      0.553 r
  U16031/Y (CLKNAND2X4MTR)                               0.058      0.611 f
  U10174/Y (NOR2X2MTR)                                   0.080      0.691 r
  U24898/Y (OAI21X2MTR)                                  0.080      0.771 f
  U29420/Y (AND3X4MTR)                                   0.100      0.871 f
  U10680/Y (NOR2X8MTR)                                   0.067      0.938 r
  U24245/Y (OAI21X3MTR)                                  0.072      1.010 f
  U23625/Y (AOI21X2MTR)                                  0.092      1.102 r
  U20943/Y (XNOR2X2MTR)                                  0.059      1.161 f
  U20919/Y (AOI22X4MTR)                                  0.081      1.242 r
  U14855/Y (NAND2X4MTR)                                  0.051      1.293 f
  U15480/Y (INVX4MTR)                                    0.037      1.331 r
  U24909/Y (NAND3X6MTR)                                  0.056      1.386 f
  U11729/Y (NOR2X8MTR)                                   0.077      1.464 r
  U11732/Y (NAND3X8MTR)                                  0.072      1.536 f
  U12177/Y (NAND2X12MTR)                                 0.069      1.605 r
  U9197/Y (NOR2X6MTR)                                    0.044      1.649 f
  U24492/Y (CLKNAND2X2MTR)                               0.041      1.690 r
  U23846/Y (CLKNAND2X2MTR)                               0.040      1.731 f
  U0_BANK_TOP/vACC_2_reg_3__9_/D (DFFRHQX4MTR)           0.000      1.731 f
  data arrival time                                                 1.731

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_3__9_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.731
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.326


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U25642/Y (BUFX8MTR)                                    0.082      0.369 r
  U17040/Y (INVX4MTR)                                    0.043      0.412 f
  U13545/Y (OAI22X2MTR)                                  0.084      0.496 r
  U16073/Y (OAI21X2MTR)                                  0.081      0.577 f
  U13386/Y (NAND2X3MTR)                                  0.059      0.636 r
  U25459/Y (NAND2X2MTR)                                  0.072      0.708 f
  U25456/Y (OAI21X6MTR)                                  0.105      0.813 r
  U12041/Y (AOI21X8MTR)                                  0.073      0.885 f
  U11647/Y (OAI21X3MTR)                                  0.098      0.983 r
  U26552/Y (AOI21X2MTR)                                  0.069      1.052 f
  U17561/Y (XOR2X1MTR)                                   0.080      1.133 f
  U26712/Y (AOI22X1MTR)                                  0.097      1.229 r
  U17355/Y (OAI2BB1X2MTR)                                0.078      1.308 f
  U15763/Y (NOR2X2MTR)                                   0.095      1.403 r
  U17406/Y (NAND4X4MTR)                                  0.124      1.526 f
  U20782/Y (OAI211X2MTR)                                 0.093      1.619 r
  U26995/Y (OAI211X2MTR)                                 0.102      1.721 f
  U0_BANK_TOP/vACC_0_reg_2__17_/D (DFFRHQX4MTR)          0.000      1.721 f
  data arrival time                                                 1.721

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_2__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.105      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.721
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.326


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U18746/Y (NAND2X8MTR)                                  0.064      1.522 f
  U25545/Y (INVX6MTR)                                    0.045      1.567 r
  U23404/Y (AOI2BB1X4MTR)                                0.102      1.669 r
  U23403/Y (OAI22X2MTR)                                  0.055      1.724 f
  U0_BANK_TOP/vACC_0_reg_5__20_/D (DFFRHQX4MTR)          0.000      1.724 f
  data arrival time                                                 1.724

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_5__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.724
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.326


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U25642/Y (BUFX8MTR)                                    0.082      0.369 r
  U17040/Y (INVX4MTR)                                    0.043      0.412 f
  U13545/Y (OAI22X2MTR)                                  0.084      0.496 r
  U16073/Y (OAI21X2MTR)                                  0.081      0.577 f
  U13386/Y (NAND2X3MTR)                                  0.059      0.636 r
  U25459/Y (NAND2X2MTR)                                  0.072      0.708 f
  U25456/Y (OAI21X6MTR)                                  0.105      0.813 r
  U12041/Y (AOI21X8MTR)                                  0.073      0.885 f
  U11647/Y (OAI21X3MTR)                                  0.098      0.983 r
  U26552/Y (AOI21X2MTR)                                  0.069      1.052 f
  U17561/Y (XOR2X1MTR)                                   0.080      1.133 f
  U26712/Y (AOI22X1MTR)                                  0.097      1.229 r
  U17355/Y (OAI2BB1X2MTR)                                0.078      1.308 f
  U15763/Y (NOR2X2MTR)                                   0.095      1.403 r
  U17406/Y (NAND4X4MTR)                                  0.124      1.526 f
  U20782/Y (OAI211X2MTR)                                 0.093      1.619 r
  U26994/Y (OAI211X2MTR)                                 0.102      1.721 f
  U0_BANK_TOP/vACC_1_reg_2__17_/D (DFFRHQX4MTR)          0.000      1.721 f
  data arrival time                                                 1.721

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_2__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.105      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.721
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.326


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13378/Y (INVX16MTR)                                   0.040      0.190 f
  U28673/Y (NOR2X12MTR)                                  0.094      0.283 r
  U14274/Y (INVX16MTR)                                   0.057      0.340 f
  U12841/Y (INVX14MTR)                                   0.052      0.392 r
  U10555/Y (AND2X6MTR)                                   0.095      0.487 r
  U13502/Y (OAI21X6MTR)                                  0.049      0.536 f
  U14277/Y (NAND2X4MTR)                                  0.034      0.570 r
  U13901/Y (NOR2X4MTR)                                   0.030      0.601 f
  U13251/Y (CLKNAND2X8MTR)                               0.045      0.646 r
  U20375/Y (CLKNAND2X16MTR)                              0.075      0.721 f
  U10216/Y (NAND2X8MTR)                                  0.064      0.785 r
  U11228/Y (INVX12MTR)                                   0.036      0.822 f
  U9839/Y (NOR2X6MTR)                                    0.065      0.887 r
  U13924/Y (XNOR2X8MTR)                                  0.089      0.976 r
  U20678/Y (XNOR2X8MTR)                                  0.105      1.081 r
  U17408/Y (NAND2X6MTR)                                  0.068      1.148 f
  U20815/Y (NAND2X8MTR)                                  0.047      1.196 r
  U23515/Y (XOR2X8MTR)                                   0.075      1.271 r
  U23514/Y (XOR2X8MTR)                                   0.103      1.373 r
  U16377/Y (NAND2X6MTR)                                  0.056      1.429 f
  U10856/Y (NOR2X4MTR)                                   0.066      1.495 r
  U11054/Y (NAND2BX4MTR)                                 0.088      1.583 r
  U12990/Y (CLKNAND2X2MTR)                               0.045      1.628 f
  U23798/Y (AOI31X1MTR)                                  0.076      1.705 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_11_/D (DFFRHQX4MTR)
                                                         0.000      1.705 r
  data arrival time                                                 1.705

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.705
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.326


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U25642/Y (BUFX8MTR)                                    0.082      0.369 r
  U17040/Y (INVX4MTR)                                    0.043      0.412 f
  U13545/Y (OAI22X2MTR)                                  0.084      0.496 r
  U16073/Y (OAI21X2MTR)                                  0.081      0.577 f
  U13386/Y (NAND2X3MTR)                                  0.059      0.636 r
  U25459/Y (NAND2X2MTR)                                  0.072      0.708 f
  U25456/Y (OAI21X6MTR)                                  0.105      0.813 r
  U12041/Y (AOI21X8MTR)                                  0.073      0.885 f
  U11647/Y (OAI21X3MTR)                                  0.098      0.983 r
  U26552/Y (AOI21X2MTR)                                  0.069      1.052 f
  U17561/Y (XOR2X1MTR)                                   0.080      1.133 f
  U26712/Y (AOI22X1MTR)                                  0.097      1.229 r
  U17355/Y (OAI2BB1X2MTR)                                0.078      1.308 f
  U15763/Y (NOR2X2MTR)                                   0.095      1.403 r
  U17406/Y (NAND4X4MTR)                                  0.124      1.526 f
  U20782/Y (OAI211X2MTR)                                 0.093      1.619 r
  U26996/Y (OAI211X2MTR)                                 0.102      1.721 f
  U0_BANK_TOP/vACC_2_reg_2__17_/D (DFFRHQX4MTR)          0.000      1.721 f
  data arrival time                                                 1.721

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_2__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.104      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.721
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.326


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U17162/Y (NAND2X3MTR)                                  0.056      0.553 r
  U16031/Y (CLKNAND2X4MTR)                               0.058      0.611 f
  U10174/Y (NOR2X2MTR)                                   0.080      0.691 r
  U24898/Y (OAI21X2MTR)                                  0.080      0.771 f
  U29420/Y (AND3X4MTR)                                   0.100      0.871 f
  U10680/Y (NOR2X8MTR)                                   0.067      0.938 r
  U24245/Y (OAI21X3MTR)                                  0.072      1.010 f
  U23625/Y (AOI21X2MTR)                                  0.092      1.102 r
  U20943/Y (XNOR2X2MTR)                                  0.059      1.161 f
  U20919/Y (AOI22X4MTR)                                  0.081      1.242 r
  U14855/Y (NAND2X4MTR)                                  0.051      1.293 f
  U15480/Y (INVX4MTR)                                    0.037      1.331 r
  U24909/Y (NAND3X6MTR)                                  0.056      1.386 f
  U11729/Y (NOR2X8MTR)                                   0.077      1.464 r
  U11732/Y (NAND3X8MTR)                                  0.072      1.536 f
  U12177/Y (NAND2X12MTR)                                 0.069      1.605 r
  U23952/Y (NOR2X8MTR)                                   0.039      1.644 f
  U20598/Y (CLKNAND2X2MTR)                               0.037      1.681 r
  U29326/Y (OAI21X2MTR)                                  0.048      1.729 f
  U0_BANK_TOP/vACC_1_reg_3__15_/D (DFFRHQX4MTR)          0.000      1.729 f
  data arrival time                                                 1.729

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_3__15_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.096      1.404
  data required time                                                1.404
  --------------------------------------------------------------------------
  data required time                                                1.404
  data arrival time                                                -1.729
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.326


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U18746/Y (NAND2X8MTR)                                  0.064      1.522 f
  U25545/Y (INVX6MTR)                                    0.045      1.567 r
  U23404/Y (AOI2BB1X4MTR)                                0.102      1.669 r
  U26842/Y (OAI22X2MTR)                                  0.055      1.724 f
  U0_BANK_TOP/vACC_2_reg_5__20_/D (DFFRHQX4MTR)          0.000      1.724 f
  data arrival time                                                 1.724

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_5__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.101      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.724
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.326


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U20618/Y (MXI2X12MTR)                                  0.085      0.268 r
  U14979/Y (CLKNAND2X16MTR)                              0.067      0.335 f
  U10660/Y (INVX12MTR)                                   0.047      0.381 r
  U14216/Y (CLKNAND2X16MTR)                              0.046      0.427 f
  U10602/Y (INVX2MTR)                                    0.054      0.481 r
  U14172/Y (OAI21X6MTR)                                  0.045      0.526 f
  U15569/Y (OAI2BB1X4MTR)                                0.053      0.579 r
  U14231/Y (NOR2X12MTR)                                  0.038      0.618 f
  U14222/Y (CLKNAND2X16MTR)                              0.055      0.673 r
  U22007/Y (CLKNAND2X16MTR)                              0.055      0.727 f
  U15641/Y (CLKNAND2X16MTR)                              0.043      0.771 r
  U20570/Y (XNOR2X8MTR)                                  0.073      0.844 r
  U20569/Y (XNOR2X8MTR)                                  0.103      0.947 r
  U11784/Y (XOR2X8MTR)                                   0.099      1.046 r
  U11783/Y (XOR2X8MTR)                                   0.098      1.144 r
  U20607/Y (MXI2X6MTR)                                   0.093      1.237 r
  U20534/Y (XNOR2X8MTR)                                  0.099      1.337 r
  U12190/Y (NAND2X12MTR)                                 0.057      1.394 f
  U20529/Y (AOI21X8MTR)                                  0.085      1.479 r
  U20505/Y (OAI21X8MTR)                                  0.061      1.540 f
  U23444/Y (XNOR2X1MTR)                                  0.105      1.645 f
  U22856/Y (NOR2X1MTR)                                   0.061      1.706 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_7_/D (DFFRHQX4MTR)
                                                         0.000      1.706 r
  data arrival time                                                 1.706

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_7_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.706
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.326


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24079/Y (INVX6MTR)                                    0.041      0.328 f
  U17036/Y (INVX4MTR)                                    0.046      0.374 r
  U10447/Y (INVX4MTR)                                    0.040      0.415 f
  U11615/Y (NOR2X3MTR)                                   0.053      0.467 r
  U23944/Y (AOI21X3MTR)                                  0.035      0.503 f
  U12205/Y (OAI21X4MTR)                                  0.045      0.548 r
  U11670/Y (OAI21X6MTR)                                  0.068      0.616 f
  U12095/Y (NAND2X2MTR)                                  0.040      0.656 r
  U15003/Y (INVX2MTR)                                    0.033      0.688 f
  U17850/Y (CLKNAND2X4MTR)                               0.037      0.725 r
  U15666/Y (INVX2MTR)                                    0.034      0.759 f
  U10805/Y (NOR2X4MTR)                                   0.061      0.820 r
  U12072/Y (NAND2X4MTR)                                  0.056      0.876 f
  U13726/Y (CLKOR2X4MTR)                                 0.101      0.977 f
  U13719/Y (NAND3X2MTR)                                  0.044      1.021 r
  U10736/Y (AOI21X1MTR)                                  0.083      1.103 f
  U10975/Y (XNOR2X1MTR)                                  0.089      1.192 f
  U9447/Y (CLKNAND2X2MTR)                                0.053      1.245 r
  U17485/Y (NAND3X4MTR)                                  0.067      1.312 f
  U26499/Y (NOR2X3MTR)                                   0.080      1.392 r
  U15410/Y (NAND2X4MTR)                                  0.045      1.437 f
  U15408/Y (INVX4MTR)                                    0.038      1.475 r
  U12106/Y (NAND3X8MTR)                                  0.056      1.531 f
  U10901/Y (CLKNAND2X4MTR)                               0.052      1.584 r
  U17378/Y (NOR2X4MTR)                                   0.037      1.620 f
  U23797/Y (CLKNAND2X2MTR)                               0.038      1.658 r
  U20950/Y (OAI211X2MTR)                                 0.064      1.722 f
  U0_BANK_TOP/vACC_0_reg_6__19_/D (DFFRHQX4MTR)          0.000      1.722 f
  data arrival time                                                 1.722

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_6__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.104      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.722
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.325


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U17162/Y (NAND2X3MTR)                                  0.056      0.553 r
  U16031/Y (CLKNAND2X4MTR)                               0.058      0.611 f
  U10174/Y (NOR2X2MTR)                                   0.080      0.691 r
  U24898/Y (OAI21X2MTR)                                  0.080      0.771 f
  U29420/Y (AND3X4MTR)                                   0.100      0.871 f
  U10680/Y (NOR2X8MTR)                                   0.067      0.938 r
  U24245/Y (OAI21X3MTR)                                  0.072      1.010 f
  U23625/Y (AOI21X2MTR)                                  0.092      1.102 r
  U20943/Y (XNOR2X2MTR)                                  0.059      1.161 f
  U20919/Y (AOI22X4MTR)                                  0.081      1.242 r
  U14855/Y (NAND2X4MTR)                                  0.051      1.293 f
  U15480/Y (INVX4MTR)                                    0.037      1.331 r
  U24909/Y (NAND3X6MTR)                                  0.056      1.386 f
  U11729/Y (NOR2X8MTR)                                   0.077      1.464 r
  U11732/Y (NAND3X8MTR)                                  0.072      1.536 f
  U12177/Y (NAND2X12MTR)                                 0.069      1.605 r
  U23718/Y (NOR2X6MTR)                                   0.044      1.649 f
  U11978/Y (CLKNAND2X2MTR)                               0.041      1.690 r
  U29226/Y (CLKNAND2X2MTR)                               0.040      1.730 f
  U0_BANK_TOP/vACC_3_reg_3__11_/D (DFFRHQX4MTR)          0.000      1.730 f
  data arrival time                                                 1.730

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_3__11_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.730
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.325


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13378/Y (INVX16MTR)                                   0.040      0.190 f
  U28673/Y (NOR2X12MTR)                                  0.094      0.283 r
  U14274/Y (INVX16MTR)                                   0.057      0.340 f
  U10646/Y (BUFX16MTR)                                   0.076      0.417 f
  U10603/Y (OAI2B1X4MTR)                                 0.065      0.482 r
  U14609/Y (NOR2X4MTR)                                   0.042      0.524 f
  U12894/Y (NOR2X8MTR)                                   0.060      0.584 r
  U12863/Y (NOR2X12MTR)                                  0.033      0.617 f
  U13051/Y (NAND3X12MTR)                                 0.051      0.668 r
  U21996/Y (CLKNAND2X16MTR)                              0.064      0.732 f
  U15503/Y (CLKNAND2X16MTR)                              0.049      0.782 r
  U20673/Y (AND2X12MTR)                                  0.096      0.877 r
  U11317/Y (XNOR2X8MTR)                                  0.085      0.962 r
  U11316/Y (XNOR2X8MTR)                                  0.106      1.068 r
  U15718/Y (OAI21X8MTR)                                  0.068      1.136 f
  U20692/Y (OAI2BB1X4MTR)                                0.052      1.189 r
  U28695/Y (XNOR2X8MTR)                                  0.072      1.261 r
  U21793/Y (XNOR2X8MTR)                                  0.098      1.359 r
  U9363/Y (NOR2X4MTR)                                    0.056      1.415 f
  U23740/Y (AOI21X8MTR)                                  0.070      1.485 r
  U13698/Y (OAI21X6MTR)                                  0.056      1.541 f
  U23490/Y (XNOR2X1MTR)                                  0.104      1.645 f
  U22710/Y (NOR2X1MTR)                                   0.060      1.706 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_7_/D (DFFRHQX4MTR)
                                                         0.000      1.706 r
  data arrival time                                                 1.706

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_7_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.706
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.325


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24079/Y (INVX6MTR)                                    0.041      0.328 f
  U17036/Y (INVX4MTR)                                    0.046      0.374 r
  U10447/Y (INVX4MTR)                                    0.040      0.415 f
  U11615/Y (NOR2X3MTR)                                   0.053      0.467 r
  U23944/Y (AOI21X3MTR)                                  0.035      0.503 f
  U12205/Y (OAI21X4MTR)                                  0.045      0.548 r
  U11670/Y (OAI21X6MTR)                                  0.068      0.616 f
  U12095/Y (NAND2X2MTR)                                  0.040      0.656 r
  U15003/Y (INVX2MTR)                                    0.033      0.688 f
  U17850/Y (CLKNAND2X4MTR)                               0.037      0.725 r
  U15666/Y (INVX2MTR)                                    0.034      0.759 f
  U10805/Y (NOR2X4MTR)                                   0.061      0.820 r
  U12072/Y (NAND2X4MTR)                                  0.056      0.876 f
  U13726/Y (CLKOR2X4MTR)                                 0.101      0.977 f
  U13719/Y (NAND3X2MTR)                                  0.044      1.021 r
  U10736/Y (AOI21X1MTR)                                  0.083      1.103 f
  U10975/Y (XNOR2X1MTR)                                  0.089      1.192 f
  U9447/Y (CLKNAND2X2MTR)                                0.053      1.245 r
  U17485/Y (NAND3X4MTR)                                  0.067      1.312 f
  U26499/Y (NOR2X3MTR)                                   0.080      1.392 r
  U15410/Y (NAND2X4MTR)                                  0.045      1.437 f
  U15408/Y (INVX4MTR)                                    0.038      1.475 r
  U12106/Y (NAND3X8MTR)                                  0.056      1.531 f
  U10901/Y (CLKNAND2X4MTR)                               0.052      1.584 r
  U17378/Y (NOR2X4MTR)                                   0.037      1.620 f
  U16233/Y (CLKNAND2X2MTR)                               0.038      1.658 r
  U18707/Y (OAI211X2MTR)                                 0.063      1.722 f
  U0_BANK_TOP/vACC_2_reg_6__19_/D (DFFRHQX4MTR)          0.000      1.722 f
  data arrival time                                                 1.722

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_6__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.104      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.722
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.325


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U18746/Y (NAND2X8MTR)                                  0.064      1.522 f
  U25545/Y (INVX6MTR)                                    0.045      1.567 r
  U23404/Y (AOI2BB1X4MTR)                                0.102      1.669 r
  U26841/Y (OAI22X2MTR)                                  0.055      1.724 f
  U0_BANK_TOP/vACC_1_reg_5__20_/D (DFFRHQX4MTR)          0.000      1.724 f
  data arrival time                                                 1.724

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_5__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.101      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.724
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.325


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U25642/Y (BUFX8MTR)                                    0.082      0.369 r
  U17040/Y (INVX4MTR)                                    0.043      0.412 f
  U13545/Y (OAI22X2MTR)                                  0.084      0.496 r
  U16073/Y (OAI21X2MTR)                                  0.081      0.577 f
  U13386/Y (NAND2X3MTR)                                  0.059      0.636 r
  U25459/Y (NAND2X2MTR)                                  0.072      0.708 f
  U25456/Y (OAI21X6MTR)                                  0.105      0.813 r
  U12041/Y (AOI21X8MTR)                                  0.073      0.885 f
  U11647/Y (OAI21X3MTR)                                  0.098      0.983 r
  U26552/Y (AOI21X2MTR)                                  0.069      1.052 f
  U17561/Y (XOR2X1MTR)                                   0.080      1.133 f
  U26712/Y (AOI22X1MTR)                                  0.097      1.229 r
  U17355/Y (OAI2BB1X2MTR)                                0.078      1.308 f
  U15763/Y (NOR2X2MTR)                                   0.095      1.403 r
  U17406/Y (NAND4X4MTR)                                  0.124      1.526 f
  U25970/Y (OAI2BB1X4MTR)                                0.109      1.635 f
  U20885/Y (CLKNAND2X4MTR)                               0.043      1.678 r
  U18703/Y (OAI21X2MTR)                                  0.050      1.728 f
  U0_BANK_TOP/vACC_3_reg_2__16_/D (DFFRHQX4MTR)          0.000      1.728 f
  data arrival time                                                 1.728

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_2__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.728
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.325


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U25642/Y (BUFX8MTR)                                    0.082      0.369 r
  U17040/Y (INVX4MTR)                                    0.043      0.412 f
  U13545/Y (OAI22X2MTR)                                  0.084      0.496 r
  U16073/Y (OAI21X2MTR)                                  0.081      0.577 f
  U13386/Y (NAND2X3MTR)                                  0.059      0.636 r
  U25459/Y (NAND2X2MTR)                                  0.072      0.708 f
  U25456/Y (OAI21X6MTR)                                  0.105      0.813 r
  U12041/Y (AOI21X8MTR)                                  0.073      0.885 f
  U11647/Y (OAI21X3MTR)                                  0.098      0.983 r
  U26552/Y (AOI21X2MTR)                                  0.069      1.052 f
  U17561/Y (XOR2X1MTR)                                   0.080      1.133 f
  U26712/Y (AOI22X1MTR)                                  0.097      1.229 r
  U17355/Y (OAI2BB1X2MTR)                                0.078      1.308 f
  U15763/Y (NOR2X2MTR)                                   0.095      1.403 r
  U17406/Y (NAND4X4MTR)                                  0.124      1.526 f
  U25970/Y (OAI2BB1X4MTR)                                0.109      1.635 f
  U20885/Y (CLKNAND2X4MTR)                               0.043      1.678 r
  U29115/Y (OAI21X2MTR)                                  0.050      1.728 f
  U0_BANK_TOP/vACC_0_reg_2__16_/D (DFFRHQX4MTR)          0.000      1.728 f
  data arrival time                                                 1.728

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_2__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.728
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.325


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U25642/Y (BUFX8MTR)                                    0.082      0.369 r
  U17040/Y (INVX4MTR)                                    0.043      0.412 f
  U13545/Y (OAI22X2MTR)                                  0.084      0.496 r
  U16073/Y (OAI21X2MTR)                                  0.081      0.577 f
  U13386/Y (NAND2X3MTR)                                  0.059      0.636 r
  U25459/Y (NAND2X2MTR)                                  0.072      0.708 f
  U25456/Y (OAI21X6MTR)                                  0.105      0.813 r
  U12041/Y (AOI21X8MTR)                                  0.073      0.885 f
  U11647/Y (OAI21X3MTR)                                  0.098      0.983 r
  U26552/Y (AOI21X2MTR)                                  0.069      1.052 f
  U17561/Y (XOR2X1MTR)                                   0.080      1.133 f
  U26712/Y (AOI22X1MTR)                                  0.097      1.229 r
  U17355/Y (OAI2BB1X2MTR)                                0.078      1.308 f
  U15763/Y (NOR2X2MTR)                                   0.095      1.403 r
  U17406/Y (NAND4X4MTR)                                  0.124      1.526 f
  U25970/Y (OAI2BB1X4MTR)                                0.109      1.635 f
  U20885/Y (CLKNAND2X4MTR)                               0.043      1.678 r
  U29140/Y (OAI21X2MTR)                                  0.050      1.728 f
  U0_BANK_TOP/vACC_2_reg_2__16_/D (DFFRHQX4MTR)          0.000      1.728 f
  data arrival time                                                 1.728

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_2__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.728
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.325


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U25642/Y (BUFX8MTR)                                    0.082      0.369 r
  U17040/Y (INVX4MTR)                                    0.043      0.412 f
  U13545/Y (OAI22X2MTR)                                  0.084      0.496 r
  U16073/Y (OAI21X2MTR)                                  0.081      0.577 f
  U13386/Y (NAND2X3MTR)                                  0.059      0.636 r
  U25459/Y (NAND2X2MTR)                                  0.072      0.708 f
  U25456/Y (OAI21X6MTR)                                  0.105      0.813 r
  U12041/Y (AOI21X8MTR)                                  0.073      0.885 f
  U11647/Y (OAI21X3MTR)                                  0.098      0.983 r
  U26552/Y (AOI21X2MTR)                                  0.069      1.052 f
  U17561/Y (XOR2X1MTR)                                   0.080      1.133 f
  U26712/Y (AOI22X1MTR)                                  0.097      1.229 r
  U17355/Y (OAI2BB1X2MTR)                                0.078      1.308 f
  U15763/Y (NOR2X2MTR)                                   0.095      1.403 r
  U17406/Y (NAND4X4MTR)                                  0.124      1.526 f
  U25970/Y (OAI2BB1X4MTR)                                0.109      1.635 f
  U20885/Y (CLKNAND2X4MTR)                               0.043      1.678 r
  U29114/Y (OAI21X2MTR)                                  0.050      1.728 f
  U0_BANK_TOP/vACC_1_reg_2__16_/D (DFFRHQX4MTR)          0.000      1.728 f
  data arrival time                                                 1.728

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_2__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.728
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.325


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.164      0.164 r
  U28673/Y (NOR2X12MTR)                                  0.066      0.230 f
  U10650/Y (INVX14MTR)                                   0.059      0.290 r
  U13040/Y (INVX10MTR)                                   0.036      0.326 f
  U13899/Y (AOI21X2MTR)                                  0.076      0.402 r
  U23949/Y (OAI2BB1X4MTR)                                0.104      0.506 r
  U12536/Y (NAND2X6MTR)                                  0.043      0.549 f
  U13877/Y (NOR2X8MTR)                                   0.063      0.612 r
  U14983/Y (NAND3X8MTR)                                  0.068      0.680 f
  U14981/Y (CLKNAND2X16MTR)                              0.087      0.767 r
  U10325/Y (NAND2X12MTR)                                 0.072      0.838 f
  U9691/Y (XNOR2X4MTR)                                   0.110      0.948 f
  U13759/Y (XNOR2X8MTR)                                  0.095      1.043 f
  U23721/Y (XNOR2X4MTR)                                  0.115      1.158 f
  U16407/Y (INVX3MTR)                                    0.053      1.211 r
  U20674/Y (NAND3X4MTR)                                  0.065      1.276 f
  U20866/Y (AOI22X4MTR)                                  0.098      1.374 r
  U13688/Y (NOR2X8MTR)                                   0.039      1.412 f
  U14365/Y (NOR2X6MTR)                                   0.066      1.478 r
  U13697/Y (OAI21X6MTR)                                  0.062      1.540 f
  U23900/Y (XNOR2X1MTR)                                  0.104      1.645 f
  U22709/Y (NOR2X1MTR)                                   0.060      1.705 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_7_/D (DFFRHQX4MTR)
                                                         0.000      1.705 r
  data arrival time                                                 1.705

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_7_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.705
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.325


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U17039/Y (INVX8MTR)                                    0.043      0.350 f
  U16098/Y (INVX4MTR)                                    0.042      0.392 r
  U24350/Y (CLKNAND2X2MTR)                               0.041      0.433 f
  U16033/Y (OA21X4MTR)                                   0.077      0.511 f
  U16171/Y (CLKNAND2X4MTR)                               0.042      0.552 r
  U25524/Y (CLKNAND2X4MTR)                               0.043      0.596 f
  U15346/Y (NAND2X6MTR)                                  0.048      0.643 r
  U15869/Y (CLKNAND2X4MTR)                               0.060      0.704 f
  U11710/Y (INVX2MTR)                                    0.052      0.756 r
  U10088/Y (OAI21X4MTR)                                  0.058      0.814 f
  U10020/Y (NAND2X4MTR)                                  0.050      0.864 r
  U9848/Y (NAND2X8MTR)                                   0.055      0.919 f
  U12399/Y (NAND2X8MTR)                                  0.044      0.963 r
  U9772/Y (NAND2X4MTR)                                   0.049      1.012 f
  U17465/Y (AOI21X2MTR)                                  0.089      1.102 r
  U17431/Y (XOR2X1MTR)                                   0.083      1.185 r
  U23812/Y (OAI2BB1X4MTR)                                0.120      1.304 r
  U11151/Y (NOR2X4MTR)                                   0.031      1.335 f
  U17434/Y (NAND3X4MTR)                                  0.043      1.378 r
  U10979/Y (NOR2X6MTR)                                   0.034      1.412 f
  U18746/Y (NAND2X8MTR)                                  0.043      1.455 r
  U11785/Y (NAND2X4MTR)                                  0.050      1.505 f
  U13651/Y (INVX4MTR)                                    0.048      1.553 r
  U11802/Y (CLKNAND2X4MTR)                               0.063      1.615 f
  U20912/Y (OAI21X2MTR)                                  0.087      1.702 r
  U0_BANK_TOP/vACC_3_reg_5__14_/D (DFFRHQX4MTR)          0.000      1.702 r
  data arrival time                                                 1.702

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_5__14_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.123      1.377
  data required time                                                1.377
  --------------------------------------------------------------------------
  data required time                                                1.377
  data arrival time                                                -1.702
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.325


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U17162/Y (NAND2X3MTR)                                  0.056      0.553 r
  U16031/Y (CLKNAND2X4MTR)                               0.058      0.611 f
  U10174/Y (NOR2X2MTR)                                   0.080      0.691 r
  U24898/Y (OAI21X2MTR)                                  0.080      0.771 f
  U29420/Y (AND3X4MTR)                                   0.100      0.871 f
  U10680/Y (NOR2X8MTR)                                   0.067      0.938 r
  U24245/Y (OAI21X3MTR)                                  0.072      1.010 f
  U23625/Y (AOI21X2MTR)                                  0.092      1.102 r
  U20943/Y (XNOR2X2MTR)                                  0.059      1.161 f
  U20919/Y (AOI22X4MTR)                                  0.081      1.242 r
  U14855/Y (NAND2X4MTR)                                  0.051      1.293 f
  U15480/Y (INVX4MTR)                                    0.037      1.331 r
  U24909/Y (NAND3X6MTR)                                  0.056      1.386 f
  U11729/Y (NOR2X8MTR)                                   0.077      1.464 r
  U11732/Y (NAND3X8MTR)                                  0.072      1.536 f
  U12177/Y (NAND2X12MTR)                                 0.069      1.605 r
  U9197/Y (NOR2X6MTR)                                    0.044      1.649 f
  U23757/Y (CLKNAND2X2MTR)                               0.041      1.690 r
  U23758/Y (CLKNAND2X2MTR)                               0.039      1.729 f
  U0_BANK_TOP/vACC_2_reg_3__13_/D (DFFRHQX4MTR)          0.000      1.729 f
  data arrival time                                                 1.729

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_3__13_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.729
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.324


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24079/Y (INVX6MTR)                                    0.041      0.328 f
  U17036/Y (INVX4MTR)                                    0.046      0.374 r
  U10447/Y (INVX4MTR)                                    0.040      0.415 f
  U11615/Y (NOR2X3MTR)                                   0.053      0.467 r
  U23944/Y (AOI21X3MTR)                                  0.035      0.503 f
  U12205/Y (OAI21X4MTR)                                  0.045      0.548 r
  U11670/Y (OAI21X6MTR)                                  0.068      0.616 f
  U12095/Y (NAND2X2MTR)                                  0.040      0.656 r
  U15003/Y (INVX2MTR)                                    0.033      0.688 f
  U17850/Y (CLKNAND2X4MTR)                               0.037      0.725 r
  U15666/Y (INVX2MTR)                                    0.034      0.759 f
  U10805/Y (NOR2X4MTR)                                   0.061      0.820 r
  U12072/Y (NAND2X4MTR)                                  0.056      0.876 f
  U13726/Y (CLKOR2X4MTR)                                 0.101      0.977 f
  U13719/Y (NAND3X2MTR)                                  0.044      1.021 r
  U10736/Y (AOI21X1MTR)                                  0.083      1.103 f
  U10975/Y (XNOR2X1MTR)                                  0.089      1.192 f
  U9447/Y (CLKNAND2X2MTR)                                0.053      1.245 r
  U17485/Y (NAND3X4MTR)                                  0.067      1.312 f
  U26499/Y (NOR2X3MTR)                                   0.080      1.392 r
  U15410/Y (NAND2X4MTR)                                  0.045      1.437 f
  U15408/Y (INVX4MTR)                                    0.038      1.475 r
  U12106/Y (NAND3X8MTR)                                  0.056      1.531 f
  U10901/Y (CLKNAND2X4MTR)                               0.052      1.584 r
  U17378/Y (NOR2X4MTR)                                   0.037      1.620 f
  U18714/Y (CLKNAND2X2MTR)                               0.038      1.658 r
  U10969/Y (OAI2B11X2MTR)                                0.062      1.721 f
  U0_BANK_TOP/vACC_1_reg_6__19_/D (DFFRHQX4MTR)          0.000      1.721 f
  data arrival time                                                 1.721

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_6__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.104      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.721
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.324


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U17162/Y (NAND2X3MTR)                                  0.056      0.553 r
  U16031/Y (CLKNAND2X4MTR)                               0.058      0.611 f
  U10174/Y (NOR2X2MTR)                                   0.080      0.691 r
  U24898/Y (OAI21X2MTR)                                  0.080      0.771 f
  U29420/Y (AND3X4MTR)                                   0.100      0.871 f
  U10680/Y (NOR2X8MTR)                                   0.067      0.938 r
  U24245/Y (OAI21X3MTR)                                  0.072      1.010 f
  U23625/Y (AOI21X2MTR)                                  0.092      1.102 r
  U20943/Y (XNOR2X2MTR)                                  0.059      1.161 f
  U20919/Y (AOI22X4MTR)                                  0.081      1.242 r
  U14855/Y (NAND2X4MTR)                                  0.051      1.293 f
  U15480/Y (INVX4MTR)                                    0.037      1.331 r
  U24909/Y (NAND3X6MTR)                                  0.056      1.386 f
  U11729/Y (NOR2X8MTR)                                   0.077      1.464 r
  U11732/Y (NAND3X8MTR)                                  0.072      1.536 f
  U12177/Y (NAND2X12MTR)                                 0.069      1.605 r
  U23718/Y (NOR2X6MTR)                                   0.044      1.649 f
  U11975/Y (CLKNAND2X2MTR)                               0.041      1.690 r
  U29215/Y (CLKNAND2X2MTR)                               0.039      1.729 f
  U0_BANK_TOP/vACC_3_reg_3__13_/D (DFFRHQX4MTR)          0.000      1.729 f
  data arrival time                                                 1.729

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_3__13_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.729
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.324


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24078/Y (INVX12MTR)                                   0.042      0.330 f
  U11326/Y (INVX8MTR)                                    0.040      0.370 r
  U18780/Y (BUFX8MTR)                                    0.066      0.435 r
  U10398/Y (AOI22X2MTR)                                  0.053      0.489 f
  U18576/Y (OAI2B11X2MTR)                                0.059      0.548 r
  U10242/Y (NOR2BX2MTR)                                  0.161      0.709 r
  U25847/Y (NOR2X2MTR)                                   0.069      0.778 f
  U16706/Y (NOR2X2MTR)                                   0.087      0.864 r
  U25849/Y (CLKNAND2X2MTR)                               0.066      0.930 f
  U19307/Y (OA21X4MTR)                                   0.161      1.092 f
  U23933/Y (OAI2B1X8MTR)                                 0.035      1.126 r
  U16528/Y (CLKNAND2X4MTR)                               0.044      1.170 f
  U10906/Y (NAND3X4MTR)                                  0.051      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.052      1.273 f
  U16368/Y (NAND2X4MTR)                                  0.050      1.323 r
  U16360/Y (NAND2X8MTR)                                  0.065      1.388 f
  U20864/Y (OAI2B1X4MTR)                                 0.126      1.514 r
  U23505/Y (BUFX4MTR)                                    0.118      1.633 r
  U11772/Y (OAI21X1MTR)                                  0.065      1.697 f
  U0_BANK_TOP/vACC_3_reg_4__9_/D (DFFRQX1MTR)            0.000      1.697 f
  data arrival time                                                 1.697

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_4__9_/CK (DFFRQX1MTR)           0.000      1.500 r
  library setup time                                    -0.127      1.373
  data required time                                                1.373
  --------------------------------------------------------------------------
  data required time                                                1.373
  data arrival time                                                -1.697
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.324


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.164      0.164 r
  U14840/Y (NOR2X12MTR)                                  0.062      0.227 f
  U13878/Y (INVX20MTR)                                   0.051      0.278 r
  U13654/Y (INVX20MTR)                                   0.037      0.315 f
  U10616/Y (AOI21X6MTR)                                  0.062      0.378 r
  U20523/Y (NAND3X4MTR)                                  0.058      0.435 f
  U20440/Y (NAND2X4MTR)                                  0.048      0.484 r
  U14044/Y (NAND3X8MTR)                                  0.053      0.537 f
  U13085/Y (NOR2X8MTR)                                   0.070      0.607 r
  U14222/Y (CLKNAND2X16MTR)                              0.077      0.684 f
  U22007/Y (CLKNAND2X16MTR)                              0.055      0.739 r
  U14451/Y (CLKNAND2X16MTR)                              0.058      0.797 f
  U20528/Y (XNOR2X8MTR)                                  0.062      0.859 r
  U20527/Y (XNOR2X8MTR)                                  0.102      0.961 r
  U23543/Y (XOR2X8MTR)                                   0.099      1.060 r
  U23542/Y (XOR2X8MTR)                                   0.096      1.156 r
  U19600/Y (XOR2X8MTR)                                   0.095      1.251 r
  U19580/Y (XOR2X8MTR)                                   0.105      1.355 r
  U13876/Y (NAND2X8MTR)                                  0.056      1.412 f
  U11599/Y (AOI21X8MTR)                                  0.071      1.483 r
  U14715/Y (OAI21X6MTR)                                  0.057      1.539 f
  U23910/Y (XNOR2X1MTR)                                  0.104      1.644 f
  U22764/Y (NOR2X1MTR)                                   0.060      1.704 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_7_/D (DFFRHQX4MTR)
                                                         0.000      1.704 r
  data arrival time                                                 1.704

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_7_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.704
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.324


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U17162/Y (NAND2X3MTR)                                  0.056      0.553 r
  U16031/Y (CLKNAND2X4MTR)                               0.058      0.611 f
  U10174/Y (NOR2X2MTR)                                   0.080      0.691 r
  U24898/Y (OAI21X2MTR)                                  0.080      0.771 f
  U29420/Y (AND3X4MTR)                                   0.100      0.871 f
  U10680/Y (NOR2X8MTR)                                   0.067      0.938 r
  U24245/Y (OAI21X3MTR)                                  0.072      1.010 f
  U23625/Y (AOI21X2MTR)                                  0.092      1.102 r
  U20943/Y (XNOR2X2MTR)                                  0.059      1.161 f
  U20919/Y (AOI22X4MTR)                                  0.081      1.242 r
  U14855/Y (NAND2X4MTR)                                  0.051      1.293 f
  U15480/Y (INVX4MTR)                                    0.037      1.331 r
  U24909/Y (NAND3X6MTR)                                  0.056      1.386 f
  U11729/Y (NOR2X8MTR)                                   0.077      1.464 r
  U11732/Y (NAND3X8MTR)                                  0.072      1.536 f
  U12177/Y (NAND2X12MTR)                                 0.069      1.605 r
  U9197/Y (NOR2X6MTR)                                    0.044      1.649 f
  U23761/Y (CLKNAND2X2MTR)                               0.041      1.690 r
  U23766/Y (CLKNAND2X2MTR)                               0.038      1.728 f
  U0_BANK_TOP/vACC_2_reg_3__11_/D (DFFRHQX4MTR)          0.000      1.728 f
  data arrival time                                                 1.728

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_3__11_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.728
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.324


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U17162/Y (NAND2X3MTR)                                  0.056      0.553 r
  U16031/Y (CLKNAND2X4MTR)                               0.058      0.611 f
  U10174/Y (NOR2X2MTR)                                   0.080      0.691 r
  U24898/Y (OAI21X2MTR)                                  0.080      0.771 f
  U29420/Y (AND3X4MTR)                                   0.100      0.871 f
  U10680/Y (NOR2X8MTR)                                   0.067      0.938 r
  U24245/Y (OAI21X3MTR)                                  0.072      1.010 f
  U23625/Y (AOI21X2MTR)                                  0.092      1.102 r
  U20943/Y (XNOR2X2MTR)                                  0.059      1.161 f
  U20919/Y (AOI22X4MTR)                                  0.081      1.242 r
  U14855/Y (NAND2X4MTR)                                  0.051      1.293 f
  U15480/Y (INVX4MTR)                                    0.037      1.331 r
  U24909/Y (NAND3X6MTR)                                  0.056      1.386 f
  U11729/Y (NOR2X8MTR)                                   0.077      1.464 r
  U11732/Y (NAND3X8MTR)                                  0.072      1.536 f
  U12177/Y (NAND2X12MTR)                                 0.069      1.605 r
  U9197/Y (NOR2X6MTR)                                    0.044      1.649 f
  U23779/Y (CLKNAND2X2MTR)                               0.041      1.690 r
  U23780/Y (CLKNAND2X2MTR)                               0.038      1.728 f
  U0_BANK_TOP/vACC_2_reg_3__10_/D (DFFRHQX4MTR)          0.000      1.728 f
  data arrival time                                                 1.728

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_3__10_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.728
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.323


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13378/Y (INVX16MTR)                                   0.040      0.190 f
  U13354/Y (CLKNAND2X16MTR)                              0.044      0.234 r
  U10651/Y (BUFX20MTR)                                   0.076      0.310 r
  U24032/Y (INVX16MTR)                                   0.027      0.337 f
  U12780/Y (BUFX8MTR)                                    0.064      0.401 f
  U21763/Y (AOI22X1MTR)                                  0.052      0.453 r
  U12051/Y (OAI2BB1X1MTR)                                0.105      0.558 r
  U12094/Y (NAND2X2MTR)                                  0.055      0.613 f
  U17991/Y (NOR2X4MTR)                                   0.068      0.681 r
  U17898/Y (NAND2X4MTR)                                  0.065      0.746 f
  U19335/Y (CLKNAND2X12MTR)                              0.058      0.804 r
  U12393/Y (NAND2X4MTR)                                  0.054      0.858 f
  U17647/Y (INVX5MTR)                                    0.051      0.909 r
  U13743/Y (NAND2X8MTR)                                  0.047      0.956 f
  U9737/Y (AND2X8MTR)                                    0.078      1.034 f
  U11763/Y (AOI21X8MTR)                                  0.090      1.124 r
  U22450/Y (XNOR2X2MTR)                                  0.102      1.226 r
  U11870/Y (NOR2X4MTR)                                   0.058      1.285 f
  U20917/Y (INVX4MTR)                                    0.051      1.336 r
  U19903/Y (XNOR2X8MTR)                                  0.095      1.430 r
  U11902/Y (NAND2X4MTR)                                  0.062      1.493 f
  U14112/Y (NOR2BX4MTR)                                  0.061      1.554 r
  U14106/Y (NAND4X4MTR)                                  0.072      1.626 f
  U14816/Y (NOR2X4MTR)                                   0.071      1.697 r
  U26758/Y (NOR2X2MTR)                                   0.034      1.731 f
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/D (DFFRHQX4MTR)
                                                         0.000      1.731 f
  data arrival time                                                 1.731

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.092      1.408
  data required time                                                1.408
  --------------------------------------------------------------------------
  data required time                                                1.408
  data arrival time                                                -1.731
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.323


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13378/Y (INVX16MTR)                                   0.040      0.190 f
  U13354/Y (CLKNAND2X16MTR)                              0.044      0.234 r
  U10651/Y (BUFX20MTR)                                   0.076      0.310 r
  U12782/Y (INVX18MTR)                                   0.034      0.344 f
  U10454/Y (AOI22X4MTR)                                  0.074      0.418 r
  U24053/Y (AOI2B1X4MTR)                                 0.126      0.543 r
  U18260/Y (NAND3X4MTR)                                  0.065      0.609 f
  U15915/Y (NOR2X4MTR)                                   0.078      0.686 r
  U15858/Y (NAND3X4MTR)                                  0.071      0.757 f
  U12499/Y (CLKNAND2X8MTR)                               0.064      0.821 r
  U10000/Y (NAND2X6MTR)                                  0.055      0.876 f
  U21059/Y (NOR4X4MTR)                                   0.121      0.997 r
  U17747/Y (NAND3X4MTR)                                  0.071      1.068 f
  U29537/Y (CLKNAND2X4MTR)                               0.063      1.130 r
  U9558/Y (BUFX4MTR)                                     0.121      1.251 r
  U13027/Y (NOR2X4MTR)                                   0.054      1.305 f
  U12066/Y (NAND2X4MTR)                                  0.047      1.352 r
  U11341/Y (CLKNAND2X4MTR)                               0.048      1.401 f
  U11365/Y (CLKNAND2X8MTR)                               0.048      1.449 r
  U14778/Y (NAND2X8MTR)                                  0.046      1.495 f
  U9241/Y (OAI21X4MTR)                                   0.043      1.538 r
  U26771/Y (NAND4X4MTR)                                  0.092      1.629 f
  U11768/Y (NOR2X3MTR)                                   0.068      1.697 r
  U29541/Y (NOR2X2MTR)                                   0.034      1.731 f
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/D (DFFRHQX4MTR)
                                                         0.000      1.731 f
  data arrival time                                                 1.731

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.092      1.408
  data required time                                                1.408
  --------------------------------------------------------------------------
  data required time                                                1.408
  data arrival time                                                -1.731
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.323


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U17162/Y (NAND2X3MTR)                                  0.056      0.553 r
  U16031/Y (CLKNAND2X4MTR)                               0.058      0.611 f
  U10174/Y (NOR2X2MTR)                                   0.080      0.691 r
  U24898/Y (OAI21X2MTR)                                  0.080      0.771 f
  U29420/Y (AND3X4MTR)                                   0.100      0.871 f
  U10680/Y (NOR2X8MTR)                                   0.067      0.938 r
  U24245/Y (OAI21X3MTR)                                  0.072      1.010 f
  U23625/Y (AOI21X2MTR)                                  0.092      1.102 r
  U20943/Y (XNOR2X2MTR)                                  0.059      1.161 f
  U20919/Y (AOI22X4MTR)                                  0.081      1.242 r
  U14855/Y (NAND2X4MTR)                                  0.051      1.293 f
  U15480/Y (INVX4MTR)                                    0.037      1.331 r
  U24909/Y (NAND3X6MTR)                                  0.056      1.386 f
  U11729/Y (NOR2X8MTR)                                   0.077      1.464 r
  U11732/Y (NAND3X8MTR)                                  0.072      1.536 f
  U12177/Y (NAND2X12MTR)                                 0.069      1.605 r
  U23718/Y (NOR2X6MTR)                                   0.044      1.649 f
  U11972/Y (CLKNAND2X2MTR)                               0.041      1.690 r
  U29234/Y (CLKNAND2X2MTR)                               0.038      1.728 f
  U0_BANK_TOP/vACC_3_reg_3__10_/D (DFFRHQX4MTR)          0.000      1.728 f
  data arrival time                                                 1.728

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_3__10_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.728
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.323


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U18746/Y (NAND2X8MTR)                                  0.064      1.522 f
  U25533/Y (CLKNAND2X8MTR)                               0.063      1.585 r
  U15567/Y (AOI2BB1X8MTR)                                0.090      1.675 r
  U20897/Y (OAI22X2MTR)                                  0.046      1.721 f
  U0_BANK_TOP/vACC_0_reg_5__0_/D (DFFRHQX4MTR)           0.000      1.721 f
  data arrival time                                                 1.721

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_5__0_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.721
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.323


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U18746/Y (NAND2X8MTR)                                  0.064      1.522 f
  U25533/Y (CLKNAND2X8MTR)                               0.063      1.585 r
  U15567/Y (AOI2BB1X8MTR)                                0.090      1.675 r
  U20898/Y (OAI22X2MTR)                                  0.046      1.721 f
  U0_BANK_TOP/vACC_1_reg_5__0_/D (DFFRHQX4MTR)           0.000      1.721 f
  data arrival time                                                 1.721

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_5__0_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.721
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.323


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U17039/Y (INVX8MTR)                                    0.043      0.350 f
  U16098/Y (INVX4MTR)                                    0.042      0.392 r
  U24350/Y (CLKNAND2X2MTR)                               0.041      0.433 f
  U16033/Y (OA21X4MTR)                                   0.077      0.511 f
  U16171/Y (CLKNAND2X4MTR)                               0.042      0.552 r
  U25524/Y (CLKNAND2X4MTR)                               0.043      0.596 f
  U15346/Y (NAND2X6MTR)                                  0.048      0.643 r
  U15869/Y (CLKNAND2X4MTR)                               0.060      0.704 f
  U11710/Y (INVX2MTR)                                    0.052      0.756 r
  U10088/Y (OAI21X4MTR)                                  0.058      0.814 f
  U10020/Y (NAND2X4MTR)                                  0.050      0.864 r
  U9848/Y (NAND2X8MTR)                                   0.055      0.919 f
  U12399/Y (NAND2X8MTR)                                  0.044      0.963 r
  U9772/Y (NAND2X4MTR)                                   0.049      1.012 f
  U17465/Y (AOI21X2MTR)                                  0.089      1.102 r
  U17431/Y (XOR2X1MTR)                                   0.083      1.185 r
  U23812/Y (OAI2BB1X4MTR)                                0.120      1.304 r
  U11151/Y (NOR2X4MTR)                                   0.031      1.335 f
  U17434/Y (NAND3X4MTR)                                  0.043      1.378 r
  U10979/Y (NOR2X6MTR)                                   0.034      1.412 f
  U18746/Y (NAND2X8MTR)                                  0.043      1.455 r
  U11785/Y (NAND2X4MTR)                                  0.050      1.505 f
  U14763/Y (OAI22X4MTR)                                  0.073      1.578 r
  U11797/Y (NAND2X1MTR)                                  0.082      1.659 f
  U29527/Y (NAND2X2MTR)                                  0.047      1.707 r
  U0_BANK_TOP/vACC_2_reg_5__18_/D (DFFRHQX4MTR)          0.000      1.707 r
  data arrival time                                                 1.707

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_5__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.707
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.323


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U18746/Y (NAND2X8MTR)                                  0.064      1.522 f
  U25533/Y (CLKNAND2X8MTR)                               0.063      1.585 r
  U15567/Y (AOI2BB1X8MTR)                                0.090      1.675 r
  U20899/Y (OAI22X2MTR)                                  0.046      1.721 f
  U0_BANK_TOP/vACC_2_reg_5__0_/D (DFFRHQX4MTR)           0.000      1.721 f
  data arrival time                                                 1.721

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_5__0_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.101      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.721
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.322


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U18746/Y (NAND2X8MTR)                                  0.064      1.522 f
  U11785/Y (NAND2X4MTR)                                  0.052      1.574 r
  U13651/Y (INVX4MTR)                                    0.039      1.613 f
  U14762/Y (CLKNAND2X4MTR)                               0.052      1.665 r
  U29543/Y (OAI21X2MTR)                                  0.057      1.722 f
  U0_BANK_TOP/vACC_0_reg_5__14_/D (DFFRHQX4MTR)          0.000      1.722 f
  data arrival time                                                 1.722

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_5__14_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.099      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.722
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.321


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U18746/Y (NAND2X8MTR)                                  0.064      1.522 f
  U11785/Y (NAND2X4MTR)                                  0.052      1.574 r
  U13651/Y (INVX4MTR)                                    0.039      1.613 f
  U14762/Y (CLKNAND2X4MTR)                               0.052      1.665 r
  U29513/Y (OAI21X2MTR)                                  0.057      1.722 f
  U0_BANK_TOP/vACC_0_reg_5__9_/D (DFFRHQX4MTR)           0.000      1.722 f
  data arrival time                                                 1.722

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_5__9_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.099      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.722
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.321


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U18746/Y (NAND2X8MTR)                                  0.064      1.522 f
  U11785/Y (NAND2X4MTR)                                  0.052      1.574 r
  U13651/Y (INVX4MTR)                                    0.039      1.613 f
  U14762/Y (CLKNAND2X4MTR)                               0.052      1.665 r
  U29523/Y (OAI21X2MTR)                                  0.057      1.722 f
  U0_BANK_TOP/vACC_0_reg_5__12_/D (DFFRHQX4MTR)          0.000      1.722 f
  data arrival time                                                 1.722

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_5__12_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.099      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.722
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.321


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13378/Y (INVX16MTR)                                   0.040      0.190 f
  U28673/Y (NOR2X12MTR)                                  0.094      0.283 r
  U14274/Y (INVX16MTR)                                   0.057      0.340 f
  U10646/Y (BUFX16MTR)                                   0.076      0.417 f
  U20658/Y (INVX4MTR)                                    0.039      0.456 r
  U21790/Y (AOI22X1MTR)                                  0.054      0.510 f
  U17025/Y (OAI2BB1X2MTR)                                0.108      0.618 f
  U10324/Y (NAND4X2MTR)                                  0.050      0.668 r
  U14081/Y (AOI2B1X8MTR)                                 0.137      0.805 r
  U19313/Y (INVX8MTR)                                    0.049      0.854 f
  U12216/Y (CLKNAND2X4MTR)                               0.044      0.898 r
  U14961/Y (NOR2X2MTR)                                   0.037      0.936 f
  U23849/Y (NAND4X4MTR)                                  0.048      0.984 r
  U9696/Y (NAND2X6MTR)                                   0.064      1.048 f
  U9615/Y (NOR2X2MTR)                                    0.089      1.136 r
  U22850/Y (OAI21X4MTR)                                  0.058      1.194 f
  U17356/Y (NOR2X6MTR)                                   0.074      1.268 r
  U10757/Y (OR2X8MTR)                                    0.092      1.360 r
  U14301/Y (NAND2X8MTR)                                  0.039      1.399 f
  U23887/Y (XNOR2X8MTR)                                  0.085      1.484 f
  U14306/Y (NOR3X8MTR)                                   0.074      1.558 r
  U23788/Y (OAI2B11X4MTR)                                0.083      1.641 f
  U23787/Y (NOR2BX4MTR)                                  0.089      1.730 f
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/D (DFFRHQX4MTR)
                                                         0.000      1.730 f
  data arrival time                                                 1.730

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.091      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.730
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.321


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U18746/Y (NAND2X8MTR)                                  0.064      1.522 f
  U11785/Y (NAND2X4MTR)                                  0.052      1.574 r
  U13651/Y (INVX4MTR)                                    0.039      1.613 f
  U14762/Y (CLKNAND2X4MTR)                               0.052      1.665 r
  U29479/Y (OAI21X2MTR)                                  0.057      1.722 f
  U0_BANK_TOP/vACC_0_reg_5__13_/D (DFFRHQX4MTR)          0.000      1.722 f
  data arrival time                                                 1.722

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_5__13_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.722
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.321


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U18746/Y (NAND2X8MTR)                                  0.064      1.522 f
  U11785/Y (NAND2X4MTR)                                  0.052      1.574 r
  U13651/Y (INVX4MTR)                                    0.039      1.613 f
  U14762/Y (CLKNAND2X4MTR)                               0.052      1.665 r
  U29509/Y (OAI21X2MTR)                                  0.057      1.722 f
  U0_BANK_TOP/vACC_0_reg_5__10_/D (DFFRHQX4MTR)          0.000      1.722 f
  data arrival time                                                 1.722

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_5__10_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.722
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.321


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U18746/Y (NAND2X8MTR)                                  0.064      1.522 f
  U11785/Y (NAND2X4MTR)                                  0.052      1.574 r
  U13651/Y (INVX4MTR)                                    0.039      1.613 f
  U14762/Y (CLKNAND2X4MTR)                               0.052      1.665 r
  U29505/Y (OAI21X2MTR)                                  0.057      1.722 f
  U0_BANK_TOP/vACC_0_reg_5__11_/D (DFFRHQX4MTR)          0.000      1.722 f
  data arrival time                                                 1.722

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_5__11_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.722
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.321


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U11882/Y (INVX4MTR)                                    0.042      0.349 f
  U11884/Y (INVX4MTR)                                    0.051      0.400 r
  U13508/Y (CLKNAND2X2MTR)                               0.052      0.453 f
  U11486/Y (OAI21X3MTR)                                  0.043      0.496 r
  U19775/Y (OAI21BX4MTR)                                 0.079      0.575 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.621 r
  U11721/Y (NAND2X6MTR)                                  0.054      0.675 f
  U11434/Y (OAI21X6MTR)                                  0.081      0.757 r
  U11433/Y (CLKNAND2X4MTR)                               0.046      0.802 f
  U16788/Y (NOR2X4MTR)                                   0.070      0.873 r
  U19933/Y (NOR2X8MTR)                                   0.049      0.922 f
  U14523/Y (OAI21X4MTR)                                  0.099      1.021 r
  U26382/Y (AOI21X3MTR)                                  0.084      1.105 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.203 r
  U14266/Y (NAND2X4MTR)                                  0.063      1.266 f
  U16369/Y (NAND2X6MTR)                                  0.058      1.324 r
  U15756/Y (NAND2X6MTR)                                  0.060      1.384 f
  U14812/Y (OAI2B1X2MTR)                                 0.144      1.528 r
  U22664/Y (AOI2BB1X1MTR)                                0.122      1.649 r
  U23808/Y (OAI21X1MTR)                                  0.068      1.717 f
  U0_BANK_TOP/vACC_0_reg_7__17_/D (DFFRHQX4MTR)          0.000      1.717 f
  data arrival time                                                 1.717

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_7__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.104      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.717
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.321


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24079/Y (INVX6MTR)                                    0.041      0.328 f
  U17036/Y (INVX4MTR)                                    0.046      0.374 r
  U10447/Y (INVX4MTR)                                    0.040      0.415 f
  U11615/Y (NOR2X3MTR)                                   0.053      0.467 r
  U23944/Y (AOI21X3MTR)                                  0.035      0.503 f
  U12205/Y (OAI21X4MTR)                                  0.045      0.548 r
  U11670/Y (OAI21X6MTR)                                  0.068      0.616 f
  U12095/Y (NAND2X2MTR)                                  0.040      0.656 r
  U15003/Y (INVX2MTR)                                    0.033      0.688 f
  U17850/Y (CLKNAND2X4MTR)                               0.037      0.725 r
  U15666/Y (INVX2MTR)                                    0.034      0.759 f
  U10805/Y (NOR2X4MTR)                                   0.061      0.820 r
  U12072/Y (NAND2X4MTR)                                  0.056      0.876 f
  U13726/Y (CLKOR2X4MTR)                                 0.101      0.977 f
  U14864/Y (NAND3X2MTR)                                  0.048      1.025 r
  U16454/Y (XNOR2X1MTR)                                  0.075      1.100 r
  U12357/Y (NAND2X1MTR)                                  0.077      1.177 f
  U17343/Y (NAND3X2MTR)                                  0.065      1.242 r
  U14220/Y (NOR2X1MTR)                                   0.055      1.297 f
  U23811/Y (AND4X4MTR)                                   0.125      1.422 f
  U12106/Y (NAND3X8MTR)                                  0.046      1.468 r
  U26215/Y (CLKNAND2X2MTR)                               0.052      1.521 f
  U11813/Y (CLKNAND2X4MTR)                               0.044      1.564 r
  U11800/Y (NAND2X1MTR)                                  0.059      1.624 f
  U23417/Y (OAI21X2MTR)                                  0.074      1.697 r
  U0_BANK_TOP/vACC_0_reg_6__17_/D (DFFRHQX4MTR)          0.000      1.697 r
  data arrival time                                                 1.697

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_6__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.123      1.377
  data required time                                                1.377
  --------------------------------------------------------------------------
  data required time                                                1.377
  data arrival time                                                -1.697
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.320


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U17039/Y (INVX8MTR)                                    0.043      0.350 f
  U16098/Y (INVX4MTR)                                    0.042      0.392 r
  U24350/Y (CLKNAND2X2MTR)                               0.041      0.433 f
  U16033/Y (OA21X4MTR)                                   0.077      0.511 f
  U16171/Y (CLKNAND2X4MTR)                               0.042      0.552 r
  U25524/Y (CLKNAND2X4MTR)                               0.043      0.596 f
  U15346/Y (NAND2X6MTR)                                  0.048      0.643 r
  U15869/Y (CLKNAND2X4MTR)                               0.060      0.704 f
  U11710/Y (INVX2MTR)                                    0.052      0.756 r
  U10088/Y (OAI21X4MTR)                                  0.058      0.814 f
  U10020/Y (NAND2X4MTR)                                  0.050      0.864 r
  U9848/Y (NAND2X8MTR)                                   0.055      0.919 f
  U12399/Y (NAND2X8MTR)                                  0.044      0.963 r
  U9772/Y (NAND2X4MTR)                                   0.049      1.012 f
  U17465/Y (AOI21X2MTR)                                  0.089      1.102 r
  U17431/Y (XOR2X1MTR)                                   0.083      1.185 r
  U23812/Y (OAI2BB1X4MTR)                                0.120      1.304 r
  U11151/Y (NOR2X4MTR)                                   0.031      1.335 f
  U17434/Y (NAND3X4MTR)                                  0.043      1.378 r
  U10979/Y (NOR2X6MTR)                                   0.034      1.412 f
  U18746/Y (NAND2X8MTR)                                  0.043      1.455 r
  U11785/Y (NAND2X4MTR)                                  0.050      1.505 f
  U14763/Y (OAI22X4MTR)                                  0.073      1.578 r
  U11794/Y (NAND2X1MTR)                                  0.081      1.659 f
  U29528/Y (CLKNAND2X2MTR)                               0.046      1.705 r
  U0_BANK_TOP/vACC_1_reg_5__18_/D (DFFRHQX4MTR)          0.000      1.705 r
  data arrival time                                                 1.705

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_5__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.705
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.320


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U17039/Y (INVX8MTR)                                    0.043      0.350 f
  U16098/Y (INVX4MTR)                                    0.042      0.392 r
  U24350/Y (CLKNAND2X2MTR)                               0.041      0.433 f
  U16033/Y (OA21X4MTR)                                   0.077      0.511 f
  U16171/Y (CLKNAND2X4MTR)                               0.042      0.552 r
  U25524/Y (CLKNAND2X4MTR)                               0.043      0.596 f
  U15346/Y (NAND2X6MTR)                                  0.048      0.643 r
  U15869/Y (CLKNAND2X4MTR)                               0.060      0.704 f
  U11710/Y (INVX2MTR)                                    0.052      0.756 r
  U10088/Y (OAI21X4MTR)                                  0.058      0.814 f
  U10020/Y (NAND2X4MTR)                                  0.050      0.864 r
  U9848/Y (NAND2X8MTR)                                   0.055      0.919 f
  U12399/Y (NAND2X8MTR)                                  0.044      0.963 r
  U9772/Y (NAND2X4MTR)                                   0.049      1.012 f
  U17465/Y (AOI21X2MTR)                                  0.089      1.102 r
  U17431/Y (XOR2X1MTR)                                   0.083      1.185 r
  U23812/Y (OAI2BB1X4MTR)                                0.120      1.304 r
  U11151/Y (NOR2X4MTR)                                   0.031      1.335 f
  U17434/Y (NAND3X4MTR)                                  0.043      1.378 r
  U10979/Y (NOR2X6MTR)                                   0.034      1.412 f
  U18746/Y (NAND2X8MTR)                                  0.043      1.455 r
  U11785/Y (NAND2X4MTR)                                  0.050      1.505 f
  U14763/Y (OAI22X4MTR)                                  0.073      1.578 r
  U11792/Y (NAND2X1MTR)                                  0.081      1.659 f
  U29532/Y (CLKNAND2X2MTR)                               0.046      1.705 r
  U0_BANK_TOP/vACC_0_reg_5__18_/D (DFFRHQX4MTR)          0.000      1.705 r
  data arrival time                                                 1.705

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_5__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.705
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.320


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U17039/Y (INVX8MTR)                                    0.043      0.350 f
  U16098/Y (INVX4MTR)                                    0.042      0.392 r
  U24350/Y (CLKNAND2X2MTR)                               0.041      0.433 f
  U16033/Y (OA21X4MTR)                                   0.077      0.511 f
  U16171/Y (CLKNAND2X4MTR)                               0.042      0.552 r
  U25524/Y (CLKNAND2X4MTR)                               0.043      0.596 f
  U15346/Y (NAND2X6MTR)                                  0.048      0.643 r
  U15869/Y (CLKNAND2X4MTR)                               0.060      0.704 f
  U11710/Y (INVX2MTR)                                    0.052      0.756 r
  U10088/Y (OAI21X4MTR)                                  0.058      0.814 f
  U10020/Y (NAND2X4MTR)                                  0.050      0.864 r
  U9848/Y (NAND2X8MTR)                                   0.055      0.919 f
  U12399/Y (NAND2X8MTR)                                  0.044      0.963 r
  U9772/Y (NAND2X4MTR)                                   0.049      1.012 f
  U17465/Y (AOI21X2MTR)                                  0.089      1.102 r
  U17431/Y (XOR2X1MTR)                                   0.083      1.185 r
  U23812/Y (OAI2BB1X4MTR)                                0.120      1.304 r
  U11151/Y (NOR2X4MTR)                                   0.031      1.335 f
  U17434/Y (NAND3X4MTR)                                  0.043      1.378 r
  U10979/Y (NOR2X6MTR)                                   0.034      1.412 f
  U18746/Y (NAND2X8MTR)                                  0.043      1.455 r
  U11785/Y (NAND2X4MTR)                                  0.050      1.505 f
  U14763/Y (OAI22X4MTR)                                  0.073      1.578 r
  U11791/Y (NAND2X1MTR)                                  0.081      1.659 f
  U17117/Y (CLKNAND2X2MTR)                               0.046      1.705 r
  U0_BANK_TOP/vACC_3_reg_5__18_/D (DFFRHQX4MTR)          0.000      1.705 r
  data arrival time                                                 1.705

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_5__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.705
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.320


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U18746/Y (NAND2X8MTR)                                  0.064      1.522 f
  U11785/Y (NAND2X4MTR)                                  0.052      1.574 r
  U13651/Y (INVX4MTR)                                    0.039      1.613 f
  U11782/Y (CLKNAND2X4MTR)                               0.052      1.665 r
  U16222/Y (OAI21X2MTR)                                  0.056      1.721 f
  U0_BANK_TOP/vACC_2_reg_5__14_/D (DFFRHQX4MTR)          0.000      1.721 f
  data arrival time                                                 1.721

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_5__14_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.099      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.721
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.320


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13378/Y (INVX16MTR)                                   0.040      0.190 f
  U13354/Y (CLKNAND2X16MTR)                              0.044      0.234 r
  U13459/Y (INVX20MTR)                                   0.036      0.270 f
  U13689/Y (INVX32MTR)                                   0.037      0.308 r
  U13093/Y (INVX20MTR)                                   0.033      0.341 f
  U10560/Y (AOI22X1MTR)                                  0.057      0.399 r
  U29236/Y (OAI2BB1X4MTR)                                0.110      0.508 r
  U15607/Y (NAND2X8MTR)                                  0.045      0.554 f
  U15606/Y (NOR2X12MTR)                                  0.066      0.619 r
  U20839/Y (NAND2X12MTR)                                 0.061      0.681 f
  U20504/Y (CLKNAND2X16MTR)                              0.058      0.739 r
  U19721/Y (NAND2X12MTR)                                 0.053      0.791 f
  U9750/Y (BUFX4MTR)                                     0.089      0.880 f
  U23728/Y (XNOR2X1MTR)                                  0.061      0.941 r
  U9358/Y (XNOR2X2MTR)                                   0.132      1.073 r
  U28838/Y (XNOR2X2MTR)                                  0.104      1.177 r
  U9384/Y (XNOR2X2MTR)                                   0.141      1.318 r
  U12077/Y (CLKNAND2X2MTR)                               0.126      1.444 f
  U20374/Y (AOI21X1MTR)                                  0.100      1.543 r
  U20373/Y (OAI2BB1X1MTR)                                0.064      1.608 f
  U22862/Y (AOI31X1MTR)                                  0.088      1.695 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_11_/D (DFFRHQX2MTR)
                                                         0.000      1.695 r
  data arrival time                                                 1.695

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.695
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.320


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24078/Y (INVX12MTR)                                   0.042      0.330 f
  U11326/Y (INVX8MTR)                                    0.040      0.370 r
  U18780/Y (BUFX8MTR)                                    0.066      0.435 r
  U10398/Y (AOI22X2MTR)                                  0.053      0.489 f
  U18576/Y (OAI2B11X2MTR)                                0.059      0.548 r
  U10242/Y (NOR2BX2MTR)                                  0.161      0.709 r
  U25847/Y (NOR2X2MTR)                                   0.069      0.778 f
  U16706/Y (NOR2X2MTR)                                   0.087      0.864 r
  U25849/Y (CLKNAND2X2MTR)                               0.066      0.930 f
  U19307/Y (OA21X4MTR)                                   0.161      1.092 f
  U23933/Y (OAI2B1X8MTR)                                 0.035      1.126 r
  U16528/Y (CLKNAND2X4MTR)                               0.044      1.170 f
  U10906/Y (NAND3X4MTR)                                  0.051      1.221 r
  U15462/Y (CLKNAND2X4MTR)                               0.052      1.272 f
  U11066/Y (NOR2X1MTR)                                   0.093      1.366 r
  U29360/Y (CLKNAND2X2MTR)                               0.058      1.424 f
  U12261/Y (INVX2MTR)                                    0.058      1.482 r
  U29363/Y (NOR2X2MTR)                                   0.039      1.522 f
  U24256/Y (NOR2X3MTR)                                   0.079      1.600 r
  U17129/Y (OAI2BB1X2MTR)                                0.105      1.705 r
  U0_BANK_TOP/vACC_0_reg_4__19_/D (DFFRHQX4MTR)          0.000      1.705 r
  data arrival time                                                 1.705

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_4__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.705
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.320


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U18746/Y (NAND2X8MTR)                                  0.064      1.522 f
  U26961/Y (AOI21BX8MTR)                                 0.154      1.676 r
  U26936/Y (OAI22X2MTR)                                  0.042      1.718 f
  U0_BANK_TOP/vACC_0_reg_5__6_/D (DFFRHQX4MTR)           0.000      1.718 f
  data arrival time                                                 1.718

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_5__6_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.718
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.320


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U20808/Y (AOI21X8MTR)                                  0.108      1.348 r
  U17595/Y (NAND2BX4MTR)                                 0.090      1.439 r
  U14268/Y (NAND2X4MTR)                                  0.053      1.492 f
  U15470/Y (INVX4MTR)                                    0.062      1.554 r
  U11357/Y (NAND2X2MTR)                                  0.047      1.601 f
  U28850/Y (OAI211X2MTR)                                 0.041      1.642 r
  U0_BANK_TOP/vACC_3_reg_1__11_/D (DFFRQX2MTR)           0.000      1.642 r
  data arrival time                                                 1.642

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_1__11_/CK (DFFRQX2MTR)          0.000      1.500 r
  library setup time                                    -0.178      1.322
  data required time                                                1.322
  --------------------------------------------------------------------------
  data required time                                                1.322
  data arrival time                                                -1.642
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.320


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U17039/Y (INVX8MTR)                                    0.043      0.350 f
  U16098/Y (INVX4MTR)                                    0.042      0.392 r
  U24350/Y (CLKNAND2X2MTR)                               0.041      0.433 f
  U16033/Y (OA21X4MTR)                                   0.077      0.511 f
  U16171/Y (CLKNAND2X4MTR)                               0.042      0.552 r
  U25524/Y (CLKNAND2X4MTR)                               0.043      0.596 f
  U15346/Y (NAND2X6MTR)                                  0.048      0.643 r
  U15869/Y (CLKNAND2X4MTR)                               0.060      0.704 f
  U11710/Y (INVX2MTR)                                    0.052      0.756 r
  U10088/Y (OAI21X4MTR)                                  0.058      0.814 f
  U10020/Y (NAND2X4MTR)                                  0.050      0.864 r
  U9848/Y (NAND2X8MTR)                                   0.055      0.919 f
  U12399/Y (NAND2X8MTR)                                  0.044      0.963 r
  U9772/Y (NAND2X4MTR)                                   0.049      1.012 f
  U9648/Y (AOI21X2MTR)                                   0.076      1.088 r
  U17410/Y (NAND2X2MTR)                                  0.069      1.157 f
  U17391/Y (NAND2X6MTR)                                  0.066      1.224 r
  U9429/Y (CLKNAND2X4MTR)                                0.050      1.274 f
  U17458/Y (NAND2X6MTR)                                  0.049      1.322 r
  U11440/Y (CLKNAND2X2MTR)                               0.056      1.378 f
  U16346/Y (NAND2X4MTR)                                  0.066      1.444 r
  U10643/Y (INVX4MTR)                                    0.050      1.495 f
  U9248/Y (INVX4MTR)                                     0.042      1.536 r
  U16248/Y (NOR2X1MTR)                                   0.038      1.574 f
  U17362/Y (NOR2X2MTR)                                   0.052      1.626 r
  U11470/Y (OAI2B1X1MTR)                                 0.067      1.692 f
  U0_BANK_TOP/vACC_3_reg_5__0_/D (DFFRHQX1MTR)           0.000      1.692 f
  data arrival time                                                 1.692

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_5__0_/CK (DFFRHQX1MTR)          0.000      1.500 r
  library setup time                                    -0.127      1.373
  data required time                                                1.373
  --------------------------------------------------------------------------
  data required time                                                1.373
  data arrival time                                                -1.692
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.320


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24079/Y (INVX6MTR)                                    0.041      0.328 f
  U17036/Y (INVX4MTR)                                    0.046      0.374 r
  U10447/Y (INVX4MTR)                                    0.040      0.415 f
  U11615/Y (NOR2X3MTR)                                   0.053      0.467 r
  U23944/Y (AOI21X3MTR)                                  0.035      0.503 f
  U12205/Y (OAI21X4MTR)                                  0.045      0.548 r
  U11670/Y (OAI21X6MTR)                                  0.068      0.616 f
  U12095/Y (NAND2X2MTR)                                  0.040      0.656 r
  U15003/Y (INVX2MTR)                                    0.033      0.688 f
  U17850/Y (CLKNAND2X4MTR)                               0.037      0.725 r
  U15666/Y (INVX2MTR)                                    0.034      0.759 f
  U10805/Y (NOR2X4MTR)                                   0.061      0.820 r
  U12072/Y (NAND2X4MTR)                                  0.056      0.876 f
  U13726/Y (CLKOR2X4MTR)                                 0.101      0.977 f
  U14864/Y (NAND3X2MTR)                                  0.048      1.025 r
  U16454/Y (XNOR2X1MTR)                                  0.075      1.100 r
  U12357/Y (NAND2X1MTR)                                  0.077      1.177 f
  U17343/Y (NAND3X2MTR)                                  0.065      1.242 r
  U14220/Y (NOR2X1MTR)                                   0.055      1.297 f
  U23811/Y (AND4X4MTR)                                   0.125      1.422 f
  U12106/Y (NAND3X8MTR)                                  0.046      1.468 r
  U26215/Y (CLKNAND2X2MTR)                               0.052      1.521 f
  U11813/Y (CLKNAND2X4MTR)                               0.044      1.564 r
  U9186/Y (INVX2MTR)                                     0.030      1.594 f
  U12133/Y (OAI31X2MTR)                                  0.093      1.687 r
  U0_BANK_TOP/vACC_2_reg_6__17_/D (DFFRHQX4MTR)          0.000      1.687 r
  data arrival time                                                 1.687

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_6__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.133      1.367
  data required time                                                1.367
  --------------------------------------------------------------------------
  data required time                                                1.367
  data arrival time                                                -1.687
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.320


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U18746/Y (NAND2X8MTR)                                  0.064      1.522 f
  U11785/Y (NAND2X4MTR)                                  0.052      1.574 r
  U13651/Y (INVX4MTR)                                    0.039      1.613 f
  U11782/Y (CLKNAND2X4MTR)                               0.052      1.665 r
  U16224/Y (OAI21X2MTR)                                  0.056      1.721 f
  U0_BANK_TOP/vACC_2_reg_5__9_/D (DFFRHQX4MTR)           0.000      1.721 f
  data arrival time                                                 1.721

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_5__9_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.721
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.320


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U18746/Y (NAND2X8MTR)                                  0.064      1.522 f
  U11785/Y (NAND2X4MTR)                                  0.052      1.574 r
  U13651/Y (INVX4MTR)                                    0.039      1.613 f
  U11782/Y (CLKNAND2X4MTR)                               0.052      1.665 r
  U16223/Y (OAI21X2MTR)                                  0.056      1.721 f
  U0_BANK_TOP/vACC_2_reg_5__13_/D (DFFRHQX4MTR)          0.000      1.721 f
  data arrival time                                                 1.721

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_5__13_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.721
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.320


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U18746/Y (NAND2X8MTR)                                  0.064      1.522 f
  U11785/Y (NAND2X4MTR)                                  0.052      1.574 r
  U13651/Y (INVX4MTR)                                    0.039      1.613 f
  U11782/Y (CLKNAND2X4MTR)                               0.052      1.665 r
  U17353/Y (OAI21X2MTR)                                  0.056      1.721 f
  U0_BANK_TOP/vACC_2_reg_5__12_/D (DFFRHQX4MTR)          0.000      1.721 f
  data arrival time                                                 1.721

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_5__12_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.721
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.320


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U18746/Y (NAND2X8MTR)                                  0.064      1.522 f
  U26961/Y (AOI21BX8MTR)                                 0.154      1.676 r
  U26930/Y (OAI22X2MTR)                                  0.042      1.718 f
  U0_BANK_TOP/vACC_1_reg_5__6_/D (DFFRHQX4MTR)           0.000      1.718 f
  data arrival time                                                 1.718

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_5__6_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.718
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.320


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U18746/Y (NAND2X8MTR)                                  0.064      1.522 f
  U11785/Y (NAND2X4MTR)                                  0.052      1.574 r
  U13651/Y (INVX4MTR)                                    0.039      1.613 f
  U11782/Y (CLKNAND2X4MTR)                               0.052      1.665 r
  U17352/Y (OAI21X2MTR)                                  0.056      1.721 f
  U0_BANK_TOP/vACC_2_reg_5__10_/D (DFFRHQX4MTR)          0.000      1.721 f
  data arrival time                                                 1.721

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_5__10_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.721
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.320


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U18746/Y (NAND2X8MTR)                                  0.064      1.522 f
  U11785/Y (NAND2X4MTR)                                  0.052      1.574 r
  U13651/Y (INVX4MTR)                                    0.039      1.613 f
  U11782/Y (CLKNAND2X4MTR)                               0.052      1.665 r
  U16225/Y (OAI21X2MTR)                                  0.056      1.721 f
  U0_BANK_TOP/vACC_2_reg_5__11_/D (DFFRHQX4MTR)          0.000      1.721 f
  data arrival time                                                 1.721

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_5__11_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.721
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.320


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U18746/Y (NAND2X8MTR)                                  0.064      1.522 f
  U26961/Y (AOI21BX8MTR)                                 0.154      1.676 r
  U26940/Y (OAI22X2MTR)                                  0.042      1.718 f
  U0_BANK_TOP/vACC_3_reg_5__6_/D (DFFRHQX4MTR)           0.000      1.718 f
  data arrival time                                                 1.718

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_5__6_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.718
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.320


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U18746/Y (NAND2X8MTR)                                  0.064      1.522 f
  U26961/Y (AOI21BX8MTR)                                 0.154      1.676 r
  U26933/Y (OAI22X2MTR)                                  0.042      1.718 f
  U0_BANK_TOP/vACC_2_reg_5__6_/D (DFFRHQX4MTR)           0.000      1.718 f
  data arrival time                                                 1.718

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_5__6_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.101      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.718
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.320


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.142      0.142 f
  U14840/Y (NOR2X12MTR)                                  0.108      0.250 r
  U13878/Y (INVX20MTR)                                   0.055      0.305 f
  U13654/Y (INVX20MTR)                                   0.048      0.353 r
  U10545/Y (AOI22X1MTR)                                  0.083      0.436 f
  U13895/Y (OAI2BB1X4MTR)                                0.106      0.542 f
  U10482/Y (CLKNAND2X4MTR)                               0.046      0.589 r
  U13877/Y (NOR2X8MTR)                                   0.028      0.617 f
  U14983/Y (NAND3X8MTR)                                  0.037      0.654 r
  U14981/Y (CLKNAND2X16MTR)                              0.093      0.746 f
  U14882/Y (CLKNAND2X16MTR)                              0.061      0.807 r
  U9833/Y (NAND2X6MTR)                                   0.060      0.867 f
  U12465/Y (NOR2X8MTR)                                   0.082      0.949 r
  U13103/Y (XNOR2X2MTR)                                  0.120      1.069 r
  U9567/Y (XOR2X4MTR)                                    0.117      1.186 r
  U20183/Y (INVX3MTR)                                    0.059      1.245 f
  U23715/Y (AOI22X4MTR)                                  0.110      1.355 r
  U11410/Y (NOR2X4MTR)                                   0.038      1.392 f
  U15458/Y (NOR2X4MTR)                                   0.073      1.465 r
  U22250/Y (OAI21X1MTR)                                  0.088      1.553 f
  U18774/Y (XNOR2X1MTR)                                  0.084      1.637 f
  U15365/Y (NOR2X1MTR)                                   0.060      1.697 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_6_/D (DFFRHQX2MTR)
                                                         0.000      1.697 r
  data arrival time                                                 1.697

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_6_/CK (DFFRHQX2MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.697
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.319


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13378/Y (INVX16MTR)                                   0.040      0.190 f
  U13354/Y (CLKNAND2X16MTR)                              0.044      0.234 r
  U10651/Y (BUFX20MTR)                                   0.076      0.310 r
  U12782/Y (INVX18MTR)                                   0.034      0.344 f
  U10454/Y (AOI22X4MTR)                                  0.074      0.418 r
  U24053/Y (AOI2B1X4MTR)                                 0.126      0.543 r
  U18260/Y (NAND3X4MTR)                                  0.065      0.609 f
  U15915/Y (NOR2X4MTR)                                   0.078      0.686 r
  U15858/Y (NAND3X4MTR)                                  0.071      0.757 f
  U12499/Y (CLKNAND2X8MTR)                               0.064      0.821 r
  U10000/Y (NAND2X6MTR)                                  0.055      0.876 f
  U21059/Y (NOR4X4MTR)                                   0.121      0.997 r
  U17747/Y (NAND3X4MTR)                                  0.071      1.068 f
  U29537/Y (CLKNAND2X4MTR)                               0.063      1.130 r
  U9558/Y (BUFX4MTR)                                     0.121      1.251 r
  U13027/Y (NOR2X4MTR)                                   0.054      1.305 f
  U12066/Y (NAND2X4MTR)                                  0.047      1.352 r
  U11341/Y (CLKNAND2X4MTR)                               0.048      1.401 f
  U11365/Y (CLKNAND2X8MTR)                               0.048      1.449 r
  U14778/Y (NAND2X8MTR)                                  0.046      1.495 f
  U9241/Y (OAI21X4MTR)                                   0.043      1.538 r
  U26771/Y (NAND4X4MTR)                                  0.092      1.629 f
  U11768/Y (NOR2X3MTR)                                   0.068      1.697 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/D (DFFRHQX4MTR)
                                                         0.000      1.697 r
  data arrival time                                                 1.697

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.697
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.319


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U17039/Y (INVX8MTR)                                    0.047      0.314 r
  U19905/Y (INVX2MTR)                                    0.046      0.360 f
  U24030/Y (AOI22X1MTR)                                  0.058      0.418 r
  U24016/Y (OAI2B1X2MTR)                                 0.141      0.559 r
  U20729/Y (OAI2BB1X4MTR)                                0.082      0.641 f
  U19643/Y (NOR2X4MTR)                                   0.080      0.722 r
  U18068/Y (OAI21X3MTR)                                  0.075      0.796 f
  U15754/Y (AOI21X4MTR)                                  0.088      0.884 r
  U12049/Y (OAI21X3MTR)                                  0.069      0.953 f
  U15331/Y (BUFX8MTR)                                    0.085      1.038 f
  U9553/Y (AOI21X2MTR)                                   0.069      1.107 r
  U11474/Y (CLKNAND2X2MTR)                               0.071      1.177 f
  U17470/Y (NAND3X6MTR)                                  0.066      1.243 r
  U9419/Y (BUFX4MTR)                                     0.094      1.337 r
  U16395/Y (INVX2MTR)                                    0.036      1.373 f
  U16376/Y (NOR2X3MTR)                                   0.054      1.426 r
  U14828/Y (NOR2X1MTR)                                   0.043      1.469 f
  U23667/Y (NOR2X1MTR)                                   0.066      1.536 r
  U11712/Y (CLKNAND2X2MTR)                               0.077      1.613 f
  U28989/Y (OAI21X2MTR)                                  0.082      1.695 r
  U0_BANK_TOP/vACC_0_reg_1__17_/D (DFFRHQX4MTR)          0.000      1.695 r
  data arrival time                                                 1.695

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_1__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.124      1.376
  data required time                                                1.376
  --------------------------------------------------------------------------
  data required time                                                1.376
  data arrival time                                                -1.695
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.319


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_58_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12740/Y (BUFX10MTR)                                   0.076      0.504 r
  U25356/Y (INVX4MTR)                                    0.046      0.550 f
  U20973/Y (CLKNAND2X4MTR)                               0.042      0.592 r
  U19597/Y (NAND4X8MTR)                                  0.093      0.685 f
  U11739/Y (NOR2X4MTR)                                   0.091      0.776 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.847 f
  U16702/Y (INVX4MTR)                                    0.046      0.893 r
  U17682/Y (NAND2X4MTR)                                  0.046      0.939 f
  U16007/Y (NOR2X6MTR)                                   0.070      1.009 r
  U15944/Y (NAND2X4MTR)                                  0.060      1.069 f
  U25026/Y (NOR2X8MTR)                                   0.064      1.133 r
  U17471/Y (NAND2X6MTR)                                  0.055      1.188 f
  U17435/Y (NOR2X8MTR)                                   0.071      1.258 r
  U26256/Y (NAND2X2MTR)                                  0.078      1.337 f
  U10902/Y (NAND4X1MTR)                                  0.076      1.413 r
  U11839/Y (NOR2X3MTR)                                   0.060      1.473 f
  U11838/Y (NAND2X1MTR)                                  0.044      1.517 r
  U18782/Y (MXI2X2MTR)                                   0.073      1.590 f
  U23033/Y (NOR2X1MTR)                                   0.061      1.650 r
  PIM_result_reg_58_/D (DFFRQX2MTR)                      0.000      1.650 r
  data arrival time                                                 1.650

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_58_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.168      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.650
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.318


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_186_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12740/Y (BUFX10MTR)                                   0.076      0.504 r
  U25356/Y (INVX4MTR)                                    0.046      0.550 f
  U20973/Y (CLKNAND2X4MTR)                               0.042      0.592 r
  U19597/Y (NAND4X8MTR)                                  0.093      0.685 f
  U11739/Y (NOR2X4MTR)                                   0.091      0.776 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.847 f
  U16702/Y (INVX4MTR)                                    0.046      0.893 r
  U17682/Y (NAND2X4MTR)                                  0.046      0.939 f
  U16007/Y (NOR2X6MTR)                                   0.070      1.009 r
  U15944/Y (NAND2X4MTR)                                  0.060      1.069 f
  U25026/Y (NOR2X8MTR)                                   0.064      1.133 r
  U17471/Y (NAND2X6MTR)                                  0.055      1.188 f
  U17435/Y (NOR2X8MTR)                                   0.071      1.258 r
  U26256/Y (NAND2X2MTR)                                  0.078      1.337 f
  U10902/Y (NAND4X1MTR)                                  0.076      1.413 r
  U11839/Y (NOR2X3MTR)                                   0.060      1.473 f
  U11838/Y (NAND2X1MTR)                                  0.044      1.517 r
  U18782/Y (MXI2X2MTR)                                   0.073      1.590 f
  U23032/Y (NOR2X1MTR)                                   0.061      1.650 r
  PIM_result_reg_186_/D (DFFRQX2MTR)                     0.000      1.650 r
  data arrival time                                                 1.650

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_186_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.168      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.650
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.318


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_314_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12740/Y (BUFX10MTR)                                   0.076      0.504 r
  U25356/Y (INVX4MTR)                                    0.046      0.550 f
  U20973/Y (CLKNAND2X4MTR)                               0.042      0.592 r
  U19597/Y (NAND4X8MTR)                                  0.093      0.685 f
  U11739/Y (NOR2X4MTR)                                   0.091      0.776 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.847 f
  U16702/Y (INVX4MTR)                                    0.046      0.893 r
  U17682/Y (NAND2X4MTR)                                  0.046      0.939 f
  U16007/Y (NOR2X6MTR)                                   0.070      1.009 r
  U15944/Y (NAND2X4MTR)                                  0.060      1.069 f
  U25026/Y (NOR2X8MTR)                                   0.064      1.133 r
  U17471/Y (NAND2X6MTR)                                  0.055      1.188 f
  U17435/Y (NOR2X8MTR)                                   0.071      1.258 r
  U26256/Y (NAND2X2MTR)                                  0.078      1.337 f
  U10902/Y (NAND4X1MTR)                                  0.076      1.413 r
  U11839/Y (NOR2X3MTR)                                   0.060      1.473 f
  U11838/Y (NAND2X1MTR)                                  0.044      1.517 r
  U18782/Y (MXI2X2MTR)                                   0.073      1.590 f
  U23031/Y (NOR2X1MTR)                                   0.061      1.650 r
  PIM_result_reg_314_/D (DFFRQX2MTR)                     0.000      1.650 r
  data arrival time                                                 1.650

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_314_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.168      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.650
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.318


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_442_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12740/Y (BUFX10MTR)                                   0.076      0.504 r
  U25356/Y (INVX4MTR)                                    0.046      0.550 f
  U20973/Y (CLKNAND2X4MTR)                               0.042      0.592 r
  U19597/Y (NAND4X8MTR)                                  0.093      0.685 f
  U11739/Y (NOR2X4MTR)                                   0.091      0.776 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.847 f
  U16702/Y (INVX4MTR)                                    0.046      0.893 r
  U17682/Y (NAND2X4MTR)                                  0.046      0.939 f
  U16007/Y (NOR2X6MTR)                                   0.070      1.009 r
  U15944/Y (NAND2X4MTR)                                  0.060      1.069 f
  U25026/Y (NOR2X8MTR)                                   0.064      1.133 r
  U17471/Y (NAND2X6MTR)                                  0.055      1.188 f
  U17435/Y (NOR2X8MTR)                                   0.071      1.258 r
  U26256/Y (NAND2X2MTR)                                  0.078      1.337 f
  U10902/Y (NAND4X1MTR)                                  0.076      1.413 r
  U11839/Y (NOR2X3MTR)                                   0.060      1.473 f
  U11838/Y (NAND2X1MTR)                                  0.044      1.517 r
  U18782/Y (MXI2X2MTR)                                   0.073      1.590 f
  U23030/Y (NOR2X1MTR)                                   0.061      1.650 r
  PIM_result_reg_442_/D (DFFRQX2MTR)                     0.000      1.650 r
  data arrival time                                                 1.650

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_442_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.168      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.650
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.318


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U17039/Y (INVX8MTR)                                    0.047      0.314 r
  U19905/Y (INVX2MTR)                                    0.046      0.360 f
  U24030/Y (AOI22X1MTR)                                  0.058      0.418 r
  U24016/Y (OAI2B1X2MTR)                                 0.141      0.559 r
  U20729/Y (OAI2BB1X4MTR)                                0.082      0.641 f
  U19643/Y (NOR2X4MTR)                                   0.080      0.722 r
  U18068/Y (OAI21X3MTR)                                  0.075      0.796 f
  U15754/Y (AOI21X4MTR)                                  0.088      0.884 r
  U12049/Y (OAI21X3MTR)                                  0.069      0.953 f
  U15331/Y (BUFX8MTR)                                    0.085      1.038 f
  U9553/Y (AOI21X2MTR)                                   0.069      1.107 r
  U11474/Y (CLKNAND2X2MTR)                               0.071      1.177 f
  U17470/Y (NAND3X6MTR)                                  0.066      1.243 r
  U9419/Y (BUFX4MTR)                                     0.094      1.337 r
  U16395/Y (INVX2MTR)                                    0.036      1.373 f
  U16376/Y (NOR2X3MTR)                                   0.054      1.426 r
  U14828/Y (NOR2X1MTR)                                   0.043      1.469 f
  U23667/Y (NOR2X1MTR)                                   0.066      1.536 r
  U11712/Y (CLKNAND2X2MTR)                               0.077      1.613 f
  U28985/Y (OAI21X2MTR)                                  0.082      1.695 r
  U0_BANK_TOP/vACC_1_reg_1__17_/D (DFFRHQX4MTR)          0.000      1.695 r
  data arrival time                                                 1.695

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_1__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.124      1.376
  data required time                                                1.376
  --------------------------------------------------------------------------
  data required time                                                1.376
  data arrival time                                                -1.695
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.318


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U17039/Y (INVX8MTR)                                    0.047      0.314 r
  U19905/Y (INVX2MTR)                                    0.046      0.360 f
  U24030/Y (AOI22X1MTR)                                  0.058      0.418 r
  U24016/Y (OAI2B1X2MTR)                                 0.141      0.559 r
  U20729/Y (OAI2BB1X4MTR)                                0.082      0.641 f
  U19643/Y (NOR2X4MTR)                                   0.080      0.722 r
  U18068/Y (OAI21X3MTR)                                  0.075      0.796 f
  U15754/Y (AOI21X4MTR)                                  0.088      0.884 r
  U12049/Y (OAI21X3MTR)                                  0.069      0.953 f
  U15331/Y (BUFX8MTR)                                    0.085      1.038 f
  U9553/Y (AOI21X2MTR)                                   0.069      1.107 r
  U11474/Y (CLKNAND2X2MTR)                               0.071      1.177 f
  U17470/Y (NAND3X6MTR)                                  0.066      1.243 r
  U9419/Y (BUFX4MTR)                                     0.094      1.337 r
  U16395/Y (INVX2MTR)                                    0.036      1.373 f
  U16376/Y (NOR2X3MTR)                                   0.054      1.426 r
  U14828/Y (NOR2X1MTR)                                   0.043      1.469 f
  U23667/Y (NOR2X1MTR)                                   0.066      1.536 r
  U11712/Y (CLKNAND2X2MTR)                               0.077      1.613 f
  U14194/Y (OAI21X2MTR)                                  0.082      1.695 r
  U0_BANK_TOP/vACC_2_reg_1__17_/D (DFFRHQX4MTR)          0.000      1.695 r
  data arrival time                                                 1.695

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_1__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.124      1.376
  data required time                                                1.376
  --------------------------------------------------------------------------
  data required time                                                1.376
  data arrival time                                                -1.695
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.318


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U17039/Y (INVX8MTR)                                    0.047      0.314 r
  U19905/Y (INVX2MTR)                                    0.046      0.360 f
  U24030/Y (AOI22X1MTR)                                  0.058      0.418 r
  U24016/Y (OAI2B1X2MTR)                                 0.141      0.559 r
  U20729/Y (OAI2BB1X4MTR)                                0.082      0.641 f
  U19643/Y (NOR2X4MTR)                                   0.080      0.722 r
  U18068/Y (OAI21X3MTR)                                  0.075      0.796 f
  U15754/Y (AOI21X4MTR)                                  0.088      0.884 r
  U12049/Y (OAI21X3MTR)                                  0.069      0.953 f
  U15331/Y (BUFX8MTR)                                    0.085      1.038 f
  U9553/Y (AOI21X2MTR)                                   0.069      1.107 r
  U11474/Y (CLKNAND2X2MTR)                               0.071      1.177 f
  U17470/Y (NAND3X6MTR)                                  0.066      1.243 r
  U9419/Y (BUFX4MTR)                                     0.094      1.337 r
  U16395/Y (INVX2MTR)                                    0.036      1.373 f
  U16376/Y (NOR2X3MTR)                                   0.054      1.426 r
  U14828/Y (NOR2X1MTR)                                   0.043      1.469 f
  U23667/Y (NOR2X1MTR)                                   0.066      1.536 r
  U11712/Y (CLKNAND2X2MTR)                               0.077      1.613 f
  U28987/Y (OAI21X2MTR)                                  0.082      1.695 r
  U0_BANK_TOP/vACC_3_reg_1__17_/D (DFFRHQX4MTR)          0.000      1.695 r
  data arrival time                                                 1.695

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_1__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.124      1.376
  data required time                                                1.376
  --------------------------------------------------------------------------
  data required time                                                1.376
  data arrival time                                                -1.695
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.318


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U18746/Y (NAND2X8MTR)                                  0.064      1.522 f
  U11785/Y (NAND2X4MTR)                                  0.052      1.574 r
  U13651/Y (INVX4MTR)                                    0.039      1.613 f
  U14762/Y (CLKNAND2X4MTR)                               0.052      1.665 r
  U26864/Y (OAI22X2MTR)                                  0.054      1.718 f
  U0_BANK_TOP/vACC_0_reg_5__15_/D (DFFRHQX4MTR)          0.000      1.718 f
  data arrival time                                                 1.718

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_5__15_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.100      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.718
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.318


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.164      0.164 r
  U28673/Y (NOR2X12MTR)                                  0.066      0.230 f
  U10650/Y (INVX14MTR)                                   0.059      0.290 r
  U13040/Y (INVX10MTR)                                   0.036      0.326 f
  U13899/Y (AOI21X2MTR)                                  0.076      0.402 r
  U23949/Y (OAI2BB1X4MTR)                                0.104      0.506 r
  U12536/Y (NAND2X6MTR)                                  0.043      0.549 f
  U13877/Y (NOR2X8MTR)                                   0.063      0.612 r
  U14983/Y (NAND3X8MTR)                                  0.068      0.680 f
  U14981/Y (CLKNAND2X16MTR)                              0.087      0.767 r
  U10325/Y (NAND2X12MTR)                                 0.072      0.838 f
  U9691/Y (XNOR2X4MTR)                                   0.110      0.948 f
  U13759/Y (XNOR2X8MTR)                                  0.095      1.043 f
  U23721/Y (XNOR2X4MTR)                                  0.115      1.158 f
  U16407/Y (INVX3MTR)                                    0.053      1.211 r
  U20674/Y (NAND3X4MTR)                                  0.065      1.276 f
  U20866/Y (AOI22X4MTR)                                  0.098      1.374 r
  U13688/Y (NOR2X8MTR)                                   0.039      1.412 f
  U14365/Y (NOR2X6MTR)                                   0.066      1.478 r
  U11803/Y (OAI21X2MTR)                                  0.063      1.541 f
  U17418/Y (XNOR2X1MTR)                                  0.071      1.613 f
  U17402/Y (NOR2X1MTR)                                   0.060      1.673 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_6_/D (DFFRHQX1MTR)
                                                         0.000      1.673 r
  data arrival time                                                 1.673

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_6_/CK (DFFRHQX1MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.145      1.355
  data required time                                                1.355
  --------------------------------------------------------------------------
  data required time                                                1.355
  data arrival time                                                -1.673
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.318


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U18746/Y (NAND2X8MTR)                                  0.064      1.522 f
  U11785/Y (NAND2X4MTR)                                  0.052      1.574 r
  U13651/Y (INVX4MTR)                                    0.039      1.613 f
  U11802/Y (CLKNAND2X4MTR)                               0.052      1.665 r
  U17351/Y (OAI21X2MTR)                                  0.054      1.719 f
  U0_BANK_TOP/vACC_3_reg_5__9_/D (DFFRHQX4MTR)           0.000      1.719 f
  data arrival time                                                 1.719

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_5__9_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.099      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.719
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.318


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U18746/Y (NAND2X8MTR)                                  0.064      1.522 f
  U11785/Y (NAND2X4MTR)                                  0.052      1.574 r
  U13651/Y (INVX4MTR)                                    0.039      1.613 f
  U11802/Y (CLKNAND2X4MTR)                               0.052      1.665 r
  U20911/Y (OAI21X2MTR)                                  0.054      1.719 f
  U0_BANK_TOP/vACC_3_reg_5__13_/D (DFFRHQX4MTR)          0.000      1.719 f
  data arrival time                                                 1.719

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_5__13_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.099      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.719
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.318


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U18746/Y (NAND2X8MTR)                                  0.064      1.522 f
  U11785/Y (NAND2X4MTR)                                  0.052      1.574 r
  U13651/Y (INVX4MTR)                                    0.039      1.613 f
  U11802/Y (CLKNAND2X4MTR)                               0.052      1.665 r
  U20913/Y (OAI21X2MTR)                                  0.054      1.719 f
  U0_BANK_TOP/vACC_3_reg_5__12_/D (DFFRHQX4MTR)          0.000      1.719 f
  data arrival time                                                 1.719

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_5__12_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.099      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.719
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.318


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U18746/Y (NAND2X8MTR)                                  0.064      1.522 f
  U11785/Y (NAND2X4MTR)                                  0.052      1.574 r
  U13651/Y (INVX4MTR)                                    0.039      1.613 f
  U11802/Y (CLKNAND2X4MTR)                               0.052      1.665 r
  U17350/Y (OAI21X2MTR)                                  0.054      1.719 f
  U0_BANK_TOP/vACC_3_reg_5__10_/D (DFFRHQX4MTR)          0.000      1.719 f
  data arrival time                                                 1.719

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_5__10_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.099      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.719
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.318


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U18746/Y (NAND2X8MTR)                                  0.064      1.522 f
  U11785/Y (NAND2X4MTR)                                  0.052      1.574 r
  U13651/Y (INVX4MTR)                                    0.039      1.613 f
  U11802/Y (CLKNAND2X4MTR)                               0.052      1.665 r
  U20914/Y (OAI21X2MTR)                                  0.054      1.719 f
  U0_BANK_TOP/vACC_3_reg_5__11_/D (DFFRHQX4MTR)          0.000      1.719 f
  data arrival time                                                 1.719

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_5__11_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.099      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.719
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.318


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U11882/Y (INVX4MTR)                                    0.042      0.349 f
  U11884/Y (INVX4MTR)                                    0.051      0.400 r
  U13508/Y (CLKNAND2X2MTR)                               0.052      0.453 f
  U11486/Y (OAI21X3MTR)                                  0.043      0.496 r
  U19775/Y (OAI21BX4MTR)                                 0.079      0.575 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.621 r
  U11721/Y (NAND2X6MTR)                                  0.054      0.675 f
  U11434/Y (OAI21X6MTR)                                  0.081      0.757 r
  U11433/Y (CLKNAND2X4MTR)                               0.046      0.802 f
  U16788/Y (NOR2X4MTR)                                   0.070      0.873 r
  U19933/Y (NOR2X8MTR)                                   0.049      0.922 f
  U12162/Y (OAI21X4MTR)                                  0.090      1.012 r
  U26455/Y (AOI21X2MTR)                                  0.067      1.079 f
  U19215/Y (XNOR2X1MTR)                                  0.078      1.157 f
  U12175/Y (AOI22X1MTR)                                  0.096      1.253 r
  U16440/Y (OAI2BB1X2MTR)                                0.075      1.328 f
  U14832/Y (NOR2X2MTR)                                   0.086      1.413 r
  U16351/Y (NAND4X4MTR)                                  0.124      1.538 f
  U16322/Y (CLKNAND2X4MTR)                               0.065      1.602 r
  U16290/Y (NOR2X4MTR)                                   0.035      1.638 f
  U16258/Y (OAI2BB1X2MTR)                                0.084      1.722 f
  U0_BANK_TOP/vACC_0_reg_7__19_/D (DFFRHQX4MTR)          0.000      1.722 f
  data arrival time                                                 1.722

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_7__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.722
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.317


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U11882/Y (INVX4MTR)                                    0.042      0.349 f
  U11884/Y (INVX4MTR)                                    0.051      0.400 r
  U13508/Y (CLKNAND2X2MTR)                               0.052      0.453 f
  U11486/Y (OAI21X3MTR)                                  0.043      0.496 r
  U19775/Y (OAI21BX4MTR)                                 0.079      0.575 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.621 r
  U11721/Y (NAND2X6MTR)                                  0.054      0.675 f
  U11434/Y (OAI21X6MTR)                                  0.081      0.757 r
  U11433/Y (CLKNAND2X4MTR)                               0.046      0.802 f
  U16788/Y (NOR2X4MTR)                                   0.070      0.873 r
  U19933/Y (NOR2X8MTR)                                   0.049      0.922 f
  U12162/Y (OAI21X4MTR)                                  0.090      1.012 r
  U26455/Y (AOI21X2MTR)                                  0.067      1.079 f
  U19215/Y (XNOR2X1MTR)                                  0.078      1.157 f
  U12175/Y (AOI22X1MTR)                                  0.096      1.253 r
  U16440/Y (OAI2BB1X2MTR)                                0.075      1.328 f
  U14832/Y (NOR2X2MTR)                                   0.086      1.413 r
  U16351/Y (NAND4X4MTR)                                  0.124      1.538 f
  U16322/Y (CLKNAND2X4MTR)                               0.065      1.602 r
  U16290/Y (NOR2X4MTR)                                   0.035      1.638 f
  U12304/Y (OAI2BB1X2MTR)                                0.084      1.722 f
  U0_BANK_TOP/vACC_1_reg_7__19_/D (DFFRHQX4MTR)          0.000      1.722 f
  data arrival time                                                 1.722

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_7__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.722
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.317


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U11882/Y (INVX4MTR)                                    0.042      0.349 f
  U11884/Y (INVX4MTR)                                    0.051      0.400 r
  U13508/Y (CLKNAND2X2MTR)                               0.052      0.453 f
  U11486/Y (OAI21X3MTR)                                  0.043      0.496 r
  U19775/Y (OAI21BX4MTR)                                 0.079      0.575 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.621 r
  U11721/Y (NAND2X6MTR)                                  0.054      0.675 f
  U11434/Y (OAI21X6MTR)                                  0.081      0.757 r
  U11433/Y (CLKNAND2X4MTR)                               0.046      0.802 f
  U16788/Y (NOR2X4MTR)                                   0.070      0.873 r
  U19933/Y (NOR2X8MTR)                                   0.049      0.922 f
  U12162/Y (OAI21X4MTR)                                  0.090      1.012 r
  U26455/Y (AOI21X2MTR)                                  0.067      1.079 f
  U19215/Y (XNOR2X1MTR)                                  0.078      1.157 f
  U12175/Y (AOI22X1MTR)                                  0.096      1.253 r
  U16440/Y (OAI2BB1X2MTR)                                0.075      1.328 f
  U14832/Y (NOR2X2MTR)                                   0.086      1.413 r
  U16351/Y (NAND4X4MTR)                                  0.124      1.538 f
  U16322/Y (CLKNAND2X4MTR)                               0.065      1.602 r
  U16290/Y (NOR2X4MTR)                                   0.035      1.638 f
  U12302/Y (OAI2BB1X2MTR)                                0.084      1.722 f
  U0_BANK_TOP/vACC_3_reg_7__19_/D (DFFRHQX4MTR)          0.000      1.722 f
  data arrival time                                                 1.722

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_7__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.722
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.317


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U18746/Y (NAND2X8MTR)                                  0.064      1.522 f
  U11785/Y (NAND2X4MTR)                                  0.052      1.574 r
  U13651/Y (INVX4MTR)                                    0.039      1.613 f
  U11782/Y (CLKNAND2X4MTR)                               0.052      1.665 r
  U18705/Y (OAI22X2MTR)                                  0.053      1.717 f
  U0_BANK_TOP/vACC_2_reg_5__15_/D (DFFRHQX4MTR)          0.000      1.717 f
  data arrival time                                                 1.717

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_5__15_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.100      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.717
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.317


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U17039/Y (INVX8MTR)                                    0.047      0.314 r
  U16098/Y (INVX4MTR)                                    0.037      0.351 f
  U24350/Y (CLKNAND2X2MTR)                               0.032      0.384 r
  U16033/Y (OA21X4MTR)                                   0.096      0.480 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.525 f
  U25524/Y (CLKNAND2X4MTR)                               0.041      0.566 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.615 f
  U16897/Y (NOR2X4MTR)                                   0.064      0.679 r
  U16808/Y (NOR2X4MTR)                                   0.042      0.721 f
  U12108/Y (NOR2X6MTR)                                   0.080      0.802 r
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.863 f
  U14503/Y (NAND2X8MTR)                                  0.043      0.906 r
  U15264/Y (NAND2X6MTR)                                  0.053      0.958 f
  U12172/Y (OAI2BB1X2MTR)                                0.107      1.066 f
  U17411/Y (AOI21X4MTR)                                  0.085      1.151 r
  U17391/Y (NAND2X6MTR)                                  0.070      1.221 f
  U10697/Y (INVX2MTR)                                    0.062      1.282 r
  U20566/Y (CLKOR2X6MTR)                                 0.087      1.370 r
  U14803/Y (CLKAND2X2MTR)                                0.099      1.469 r
  U23634/Y (CLKNAND2X2MTR)                               0.089      1.558 f
  U29508/Y (OAI21X2MTR)                                  0.086      1.643 r
  U0_BANK_TOP/vACC_1_reg_5__10_/D (DFFRQX2MTR)           0.000      1.643 r
  data arrival time                                                 1.643

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_5__10_/CK (DFFRQX2MTR)          0.000      1.500 r
  library setup time                                    -0.174      1.326
  data required time                                                1.326
  --------------------------------------------------------------------------
  data required time                                                1.326
  data arrival time                                                -1.643
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.317


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U17039/Y (INVX8MTR)                                    0.047      0.314 r
  U16098/Y (INVX4MTR)                                    0.037      0.351 f
  U24350/Y (CLKNAND2X2MTR)                               0.032      0.384 r
  U16033/Y (OA21X4MTR)                                   0.096      0.480 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.525 f
  U25524/Y (CLKNAND2X4MTR)                               0.041      0.566 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.615 f
  U16897/Y (NOR2X4MTR)                                   0.064      0.679 r
  U16808/Y (NOR2X4MTR)                                   0.042      0.721 f
  U12108/Y (NOR2X6MTR)                                   0.080      0.802 r
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.863 f
  U14503/Y (NAND2X8MTR)                                  0.043      0.906 r
  U15264/Y (NAND2X6MTR)                                  0.053      0.958 f
  U12172/Y (OAI2BB1X2MTR)                                0.107      1.066 f
  U17411/Y (AOI21X4MTR)                                  0.085      1.151 r
  U17391/Y (NAND2X6MTR)                                  0.070      1.221 f
  U10697/Y (INVX2MTR)                                    0.062      1.282 r
  U20566/Y (CLKOR2X6MTR)                                 0.087      1.370 r
  U14803/Y (CLKAND2X2MTR)                                0.099      1.469 r
  U23634/Y (CLKNAND2X2MTR)                               0.089      1.558 f
  U11223/Y (OAI21X1MTR)                                  0.080      1.638 r
  U0_BANK_TOP/vACC_1_reg_5__14_/D (DFFRQX4MTR)           0.000      1.638 r
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_5__14_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.178      1.322
  data required time                                                1.322
  --------------------------------------------------------------------------
  data required time                                                1.322
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.317


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U17162/Y (NAND2X3MTR)                                  0.056      0.553 r
  U16031/Y (CLKNAND2X4MTR)                               0.058      0.611 f
  U10174/Y (NOR2X2MTR)                                   0.080      0.691 r
  U24898/Y (OAI21X2MTR)                                  0.080      0.771 f
  U29420/Y (AND3X4MTR)                                   0.100      0.871 f
  U10680/Y (NOR2X8MTR)                                   0.067      0.938 r
  U24245/Y (OAI21X3MTR)                                  0.072      1.010 f
  U23625/Y (AOI21X2MTR)                                  0.092      1.102 r
  U20943/Y (XNOR2X2MTR)                                  0.059      1.161 f
  U20919/Y (AOI22X4MTR)                                  0.081      1.242 r
  U14855/Y (NAND2X4MTR)                                  0.051      1.293 f
  U15480/Y (INVX4MTR)                                    0.037      1.331 r
  U24909/Y (NAND3X6MTR)                                  0.056      1.386 f
  U11729/Y (NOR2X8MTR)                                   0.077      1.464 r
  U11732/Y (NAND3X8MTR)                                  0.072      1.536 f
  U9199/Y (INVX1MTR)                                     0.049      1.585 r
  U20872/Y (NAND2BX4MTR)                                 0.079      1.664 r
  U20868/Y (OAI21X2MTR)                                  0.055      1.719 f
  U0_BANK_TOP/vACC_2_reg_3__18_/D (DFFRHQX4MTR)          0.000      1.719 f
  data arrival time                                                 1.719

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_3__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.719
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.317


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24079/Y (INVX6MTR)                                    0.041      0.328 f
  U17036/Y (INVX4MTR)                                    0.046      0.374 r
  U10447/Y (INVX4MTR)                                    0.040      0.415 f
  U11615/Y (NOR2X3MTR)                                   0.053      0.467 r
  U23944/Y (AOI21X3MTR)                                  0.035      0.503 f
  U12205/Y (OAI21X4MTR)                                  0.045      0.548 r
  U11670/Y (OAI21X6MTR)                                  0.068      0.616 f
  U24246/Y (CLKNAND2X4MTR)                               0.046      0.662 r
  U25099/Y (NOR2X3MTR)                                   0.031      0.693 f
  U10234/Y (INVX2MTR)                                    0.035      0.728 r
  U14988/Y (NAND2BX2MTR)                                 0.051      0.779 f
  U17719/Y (INVX2MTR)                                    0.044      0.823 r
  U12005/Y (NAND2X2MTR)                                  0.041      0.863 f
  U11175/Y (INVX2MTR)                                    0.049      0.912 r
  U11178/Y (NAND2X4MTR)                                  0.050      0.962 f
  U16442/Y (NAND2X6MTR)                                  0.045      1.007 r
  U9609/Y (OAI2BB1X2MTR)                                 0.106      1.113 r
  U9575/Y (NAND2X4MTR)                                   0.040      1.153 f
  U9507/Y (NAND3X4MTR)                                   0.048      1.201 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.249 f
  U11696/Y (CLKNAND2X4MTR)                               0.043      1.292 r
  U12257/Y (NAND2X8MTR)                                  0.063      1.355 f
  U9305/Y (INVX4MTR)                                     0.064      1.420 r
  U16259/Y (NAND2X2MTR)                                  0.072      1.491 f
  U17381/Y (INVX4MTR)                                    0.050      1.542 r
  U17363/Y (INVX4MTR)                                    0.043      1.585 f
  U29615/Y (OAI222X2MTR)                                 0.068      1.653 r
  U0_BANK_TOP/vACC_3_reg_6__11_/D (DFFRHQX1MTR)          0.000      1.653 r
  data arrival time                                                 1.653

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_6__11_/CK (DFFRHQX1MTR)         0.000      1.500 r
  library setup time                                    -0.164      1.336
  data required time                                                1.336
  --------------------------------------------------------------------------
  data required time                                                1.336
  data arrival time                                                -1.653
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.317


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24079/Y (INVX6MTR)                                    0.041      0.328 f
  U17036/Y (INVX4MTR)                                    0.046      0.374 r
  U10447/Y (INVX4MTR)                                    0.040      0.415 f
  U11615/Y (NOR2X3MTR)                                   0.053      0.467 r
  U23944/Y (AOI21X3MTR)                                  0.035      0.503 f
  U12205/Y (OAI21X4MTR)                                  0.045      0.548 r
  U11670/Y (OAI21X6MTR)                                  0.068      0.616 f
  U24246/Y (CLKNAND2X4MTR)                               0.046      0.662 r
  U25099/Y (NOR2X3MTR)                                   0.031      0.693 f
  U10234/Y (INVX2MTR)                                    0.035      0.728 r
  U14988/Y (NAND2BX2MTR)                                 0.051      0.779 f
  U17719/Y (INVX2MTR)                                    0.044      0.823 r
  U12005/Y (NAND2X2MTR)                                  0.041      0.863 f
  U11175/Y (INVX2MTR)                                    0.049      0.912 r
  U11178/Y (NAND2X4MTR)                                  0.050      0.962 f
  U16442/Y (NAND2X6MTR)                                  0.045      1.007 r
  U9609/Y (OAI2BB1X2MTR)                                 0.106      1.113 r
  U9575/Y (NAND2X4MTR)                                   0.040      1.153 f
  U9507/Y (NAND3X4MTR)                                   0.048      1.201 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.249 f
  U11696/Y (CLKNAND2X4MTR)                               0.043      1.292 r
  U12257/Y (NAND2X8MTR)                                  0.063      1.355 f
  U9305/Y (INVX4MTR)                                     0.064      1.420 r
  U16259/Y (NAND2X2MTR)                                  0.072      1.491 f
  U17381/Y (INVX4MTR)                                    0.050      1.542 r
  U17363/Y (INVX4MTR)                                    0.043      1.585 f
  U29629/Y (OAI222X2MTR)                                 0.068      1.653 r
  U0_BANK_TOP/vACC_3_reg_6__9_/D (DFFRHQX1MTR)           0.000      1.653 r
  data arrival time                                                 1.653

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_6__9_/CK (DFFRHQX1MTR)          0.000      1.500 r
  library setup time                                    -0.164      1.336
  data required time                                                1.336
  --------------------------------------------------------------------------
  data required time                                                1.336
  data arrival time                                                -1.653
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.317


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U17162/Y (NAND2X3MTR)                                  0.056      0.553 r
  U16031/Y (CLKNAND2X4MTR)                               0.058      0.611 f
  U10174/Y (NOR2X2MTR)                                   0.080      0.691 r
  U24898/Y (OAI21X2MTR)                                  0.080      0.771 f
  U29420/Y (AND3X4MTR)                                   0.100      0.871 f
  U10680/Y (NOR2X8MTR)                                   0.067      0.938 r
  U24245/Y (OAI21X3MTR)                                  0.072      1.010 f
  U23625/Y (AOI21X2MTR)                                  0.092      1.102 r
  U20943/Y (XNOR2X2MTR)                                  0.059      1.161 f
  U20919/Y (AOI22X4MTR)                                  0.081      1.242 r
  U14855/Y (NAND2X4MTR)                                  0.051      1.293 f
  U15480/Y (INVX4MTR)                                    0.037      1.331 r
  U24909/Y (NAND3X6MTR)                                  0.056      1.386 f
  U11729/Y (NOR2X8MTR)                                   0.077      1.464 r
  U11732/Y (NAND3X8MTR)                                  0.072      1.536 f
  U9199/Y (INVX1MTR)                                     0.049      1.585 r
  U20872/Y (NAND2BX4MTR)                                 0.079      1.664 r
  U20870/Y (OAI21X2MTR)                                  0.055      1.719 f
  U0_BANK_TOP/vACC_0_reg_3__18_/D (DFFRHQX4MTR)          0.000      1.719 f
  data arrival time                                                 1.719

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_3__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.719
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.317


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U17162/Y (NAND2X3MTR)                                  0.056      0.553 r
  U16031/Y (CLKNAND2X4MTR)                               0.058      0.611 f
  U10174/Y (NOR2X2MTR)                                   0.080      0.691 r
  U24898/Y (OAI21X2MTR)                                  0.080      0.771 f
  U29420/Y (AND3X4MTR)                                   0.100      0.871 f
  U10680/Y (NOR2X8MTR)                                   0.067      0.938 r
  U24245/Y (OAI21X3MTR)                                  0.072      1.010 f
  U23625/Y (AOI21X2MTR)                                  0.092      1.102 r
  U20943/Y (XNOR2X2MTR)                                  0.059      1.161 f
  U20919/Y (AOI22X4MTR)                                  0.081      1.242 r
  U14855/Y (NAND2X4MTR)                                  0.051      1.293 f
  U15480/Y (INVX4MTR)                                    0.037      1.331 r
  U24909/Y (NAND3X6MTR)                                  0.056      1.386 f
  U11729/Y (NOR2X8MTR)                                   0.077      1.464 r
  U11732/Y (NAND3X8MTR)                                  0.072      1.536 f
  U9199/Y (INVX1MTR)                                     0.049      1.585 r
  U20872/Y (NAND2BX4MTR)                                 0.079      1.664 r
  U20869/Y (OAI21X2MTR)                                  0.055      1.719 f
  U0_BANK_TOP/vACC_1_reg_3__18_/D (DFFRHQX4MTR)          0.000      1.719 f
  data arrival time                                                 1.719

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_3__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.719
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.316


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (CLKNAND2X2MTR)                               0.059      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.043      0.361 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.409 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.503 f
  U18516/Y (AND2X4MTR)                                   0.081      0.584 f
  U15193/Y (CLKNAND2X4MTR)                               0.032      0.615 r
  U16727/Y (INVX3MTR)                                    0.033      0.648 f
  U15100/Y (INVX2MTR)                                    0.029      0.677 r
  U11081/Y (CLKNAND2X2MTR)                               0.047      0.724 f
  U13197/Y (CLKNAND2X2MTR)                               0.046      0.770 r
  U17752/Y (NAND2X3MTR)                                  0.045      0.815 f
  U11628/Y (NAND2X3MTR)                                  0.040      0.854 r
  U11627/Y (NAND2X4MTR)                                  0.057      0.911 f
  U11759/Y (NAND2X4MTR)                                  0.053      0.965 r
  U11864/Y (NAND2X6MTR)                                  0.051      1.016 f
  U16430/Y (AOI21X2MTR)                                  0.080      1.096 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.156 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.213 r
  U11847/Y (NAND2X4MTR)                                  0.056      1.268 f
  U11786/Y (CLKNAND2X8MTR)                               0.043      1.311 r
  U11777/Y (NAND2X12MTR)                                 0.055      1.366 f
  U15749/Y (INVX8MTR)                                    0.049      1.415 r
  U16307/Y (NAND2X4MTR)                                  0.055      1.470 f
  U21465/Y (INVX4MTR)                                    0.040      1.511 r
  U9244/Y (INVX2MTR)                                     0.051      1.562 f
  U29098/Y (OAI222X2MTR)                                 0.112      1.674 r
  U0_BANK_TOP/vACC_3_reg_2__8_/D (DFFRHQX2MTR)           0.000      1.674 r
  data arrival time                                                 1.674

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_2__8_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.142      1.358
  data required time                                                1.358
  --------------------------------------------------------------------------
  data required time                                                1.358
  data arrival time                                                -1.674
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.316


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (CLKNAND2X2MTR)                               0.059      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.043      0.361 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.409 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.503 f
  U18516/Y (AND2X4MTR)                                   0.081      0.584 f
  U15193/Y (CLKNAND2X4MTR)                               0.032      0.615 r
  U16727/Y (INVX3MTR)                                    0.033      0.648 f
  U15100/Y (INVX2MTR)                                    0.029      0.677 r
  U11081/Y (CLKNAND2X2MTR)                               0.047      0.724 f
  U13197/Y (CLKNAND2X2MTR)                               0.046      0.770 r
  U17752/Y (NAND2X3MTR)                                  0.045      0.815 f
  U11628/Y (NAND2X3MTR)                                  0.040      0.854 r
  U11627/Y (NAND2X4MTR)                                  0.057      0.911 f
  U11759/Y (NAND2X4MTR)                                  0.053      0.965 r
  U11864/Y (NAND2X6MTR)                                  0.051      1.016 f
  U16430/Y (AOI21X2MTR)                                  0.080      1.096 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.156 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.213 r
  U11847/Y (NAND2X4MTR)                                  0.056      1.268 f
  U11786/Y (CLKNAND2X8MTR)                               0.043      1.311 r
  U11777/Y (NAND2X12MTR)                                 0.055      1.366 f
  U15749/Y (INVX8MTR)                                    0.049      1.415 r
  U16307/Y (NAND2X4MTR)                                  0.055      1.470 f
  U21465/Y (INVX4MTR)                                    0.040      1.511 r
  U9244/Y (INVX2MTR)                                     0.051      1.562 f
  U29111/Y (OAI222X2MTR)                                 0.112      1.674 r
  U0_BANK_TOP/vACC_3_reg_2__14_/D (DFFRHQX2MTR)          0.000      1.674 r
  data arrival time                                                 1.674

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_2__14_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.142      1.358
  data required time                                                1.358
  --------------------------------------------------------------------------
  data required time                                                1.358
  data arrival time                                                -1.674
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.316


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (CLKNAND2X2MTR)                               0.059      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.043      0.361 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.409 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.503 f
  U18516/Y (AND2X4MTR)                                   0.081      0.584 f
  U15193/Y (CLKNAND2X4MTR)                               0.032      0.615 r
  U16727/Y (INVX3MTR)                                    0.033      0.648 f
  U15100/Y (INVX2MTR)                                    0.029      0.677 r
  U11081/Y (CLKNAND2X2MTR)                               0.047      0.724 f
  U13197/Y (CLKNAND2X2MTR)                               0.046      0.770 r
  U17752/Y (NAND2X3MTR)                                  0.045      0.815 f
  U11628/Y (NAND2X3MTR)                                  0.040      0.854 r
  U11627/Y (NAND2X4MTR)                                  0.057      0.911 f
  U11759/Y (NAND2X4MTR)                                  0.053      0.965 r
  U11864/Y (NAND2X6MTR)                                  0.051      1.016 f
  U16430/Y (AOI21X2MTR)                                  0.080      1.096 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.156 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.213 r
  U11847/Y (NAND2X4MTR)                                  0.056      1.268 f
  U11786/Y (CLKNAND2X8MTR)                               0.043      1.311 r
  U11777/Y (NAND2X12MTR)                                 0.055      1.366 f
  U15749/Y (INVX8MTR)                                    0.049      1.415 r
  U16307/Y (NAND2X4MTR)                                  0.055      1.470 f
  U21465/Y (INVX4MTR)                                    0.040      1.511 r
  U9244/Y (INVX2MTR)                                     0.051      1.562 f
  U29105/Y (OAI222X2MTR)                                 0.112      1.674 r
  U0_BANK_TOP/vACC_3_reg_2__13_/D (DFFRHQX2MTR)          0.000      1.674 r
  data arrival time                                                 1.674

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_2__13_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.142      1.358
  data required time                                                1.358
  --------------------------------------------------------------------------
  data required time                                                1.358
  data arrival time                                                -1.674
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.316


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U17162/Y (NAND2X3MTR)                                  0.056      0.553 r
  U16031/Y (CLKNAND2X4MTR)                               0.058      0.611 f
  U10174/Y (NOR2X2MTR)                                   0.080      0.691 r
  U24898/Y (OAI21X2MTR)                                  0.080      0.771 f
  U29420/Y (AND3X4MTR)                                   0.100      0.871 f
  U10680/Y (NOR2X8MTR)                                   0.067      0.938 r
  U24245/Y (OAI21X3MTR)                                  0.072      1.010 f
  U23625/Y (AOI21X2MTR)                                  0.092      1.102 r
  U20943/Y (XNOR2X2MTR)                                  0.059      1.161 f
  U20919/Y (AOI22X4MTR)                                  0.081      1.242 r
  U14855/Y (NAND2X4MTR)                                  0.051      1.293 f
  U15480/Y (INVX4MTR)                                    0.037      1.331 r
  U24909/Y (NAND3X6MTR)                                  0.056      1.386 f
  U11729/Y (NOR2X8MTR)                                   0.077      1.464 r
  U11732/Y (NAND3X8MTR)                                  0.072      1.536 f
  U9199/Y (INVX1MTR)                                     0.049      1.585 r
  U20872/Y (NAND2BX4MTR)                                 0.079      1.664 r
  U20871/Y (OAI2B1X2MTR)                                 0.055      1.719 f
  U0_BANK_TOP/vACC_3_reg_3__18_/D (DFFRHQX4MTR)          0.000      1.719 f
  data arrival time                                                 1.719

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_3__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.719
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.316


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U17039/Y (INVX8MTR)                                    0.043      0.350 f
  U12158/Y (INVX6MTR)                                    0.044      0.394 r
  U10861/Y (AOI22X1MTR)                                  0.060      0.454 f
  U26089/Y (OAI211X2MTR)                                 0.066      0.520 r
  U10156/Y (NOR2BX2MTR)                                  0.151      0.672 r
  U26167/Y (NOR2X2MTR)                                   0.068      0.739 f
  U26168/Y (NOR2X2MTR)                                   0.100      0.839 r
  U26171/Y (CLKNAND2X2MTR)                               0.063      0.901 f
  U12030/Y (OA21X2MTR)                                   0.172      1.073 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.117 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.169 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.230 r
  U19030/Y (CLKNAND2X4MTR)                               0.048      1.278 f
  U11472/Y (CLKNAND2X4MTR)                               0.051      1.329 r
  U14252/Y (NAND2X12MTR)                                 0.064      1.392 f
  U14244/Y (NOR2X4MTR)                                   0.083      1.475 r
  U17249/Y (INVX2MTR)                                    0.053      1.528 f
  U23372/Y (INVX4MTR)                                    0.053      1.581 r
  U28662/Y (AOI22X2MTR)                                  0.044      1.626 f
  U11454/Y (OAI21X1MTR)                                  0.044      1.670 r
  U0_BANK_TOP/vACC_1_reg_0__11_/D (DFFRHQX1MTR)          0.000      1.670 r
  data arrival time                                                 1.670

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_0__11_/CK (DFFRHQX1MTR)         0.000      1.500 r
  library setup time                                    -0.146      1.354
  data required time                                                1.354
  --------------------------------------------------------------------------
  data required time                                                1.354
  data arrival time                                                -1.670
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.316


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_62_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12740/Y (BUFX10MTR)                                   0.076      0.504 r
  U25356/Y (INVX4MTR)                                    0.046      0.550 f
  U20973/Y (CLKNAND2X4MTR)                               0.042      0.592 r
  U19597/Y (NAND4X8MTR)                                  0.093      0.685 f
  U11739/Y (NOR2X4MTR)                                   0.091      0.776 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.847 f
  U16702/Y (INVX4MTR)                                    0.046      0.893 r
  U17682/Y (NAND2X4MTR)                                  0.046      0.939 f
  U16007/Y (NOR2X6MTR)                                   0.070      1.009 r
  U15944/Y (NAND2X4MTR)                                  0.060      1.069 f
  U25026/Y (NOR2X8MTR)                                   0.064      1.133 r
  U17471/Y (NAND2X6MTR)                                  0.055      1.188 f
  U17435/Y (NOR2X8MTR)                                   0.071      1.258 r
  U11841/Y (NAND3X8MTR)                                  0.073      1.331 f
  U23583/Y (INVX8MTR)                                    0.043      1.374 r
  U25585/Y (NAND2X8MTR)                                  0.038      1.412 f
  U26451/Y (OAI21BX8MTR)                                 0.074      1.487 r
  U26846/Y (AO21X4MTR)                                   0.097      1.583 r
  U18769/Y (AOI21X4MTR)                                  0.057      1.640 f
  U18758/Y (NOR2X1MTR)                                   0.057      1.697 r
  PIM_result_reg_62_/D (DFFRHQX4MTR)                     0.000      1.697 r
  data arrival time                                                 1.697

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_62_/CK (DFFRHQX4MTR)                    0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.697
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.316


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_190_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12740/Y (BUFX10MTR)                                   0.076      0.504 r
  U25356/Y (INVX4MTR)                                    0.046      0.550 f
  U20973/Y (CLKNAND2X4MTR)                               0.042      0.592 r
  U19597/Y (NAND4X8MTR)                                  0.093      0.685 f
  U11739/Y (NOR2X4MTR)                                   0.091      0.776 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.847 f
  U16702/Y (INVX4MTR)                                    0.046      0.893 r
  U17682/Y (NAND2X4MTR)                                  0.046      0.939 f
  U16007/Y (NOR2X6MTR)                                   0.070      1.009 r
  U15944/Y (NAND2X4MTR)                                  0.060      1.069 f
  U25026/Y (NOR2X8MTR)                                   0.064      1.133 r
  U17471/Y (NAND2X6MTR)                                  0.055      1.188 f
  U17435/Y (NOR2X8MTR)                                   0.071      1.258 r
  U11841/Y (NAND3X8MTR)                                  0.073      1.331 f
  U23583/Y (INVX8MTR)                                    0.043      1.374 r
  U25585/Y (NAND2X8MTR)                                  0.038      1.412 f
  U26451/Y (OAI21BX8MTR)                                 0.074      1.487 r
  U26846/Y (AO21X4MTR)                                   0.097      1.583 r
  U18769/Y (AOI21X4MTR)                                  0.057      1.640 f
  U18751/Y (NOR2X1MTR)                                   0.057      1.697 r
  PIM_result_reg_190_/D (DFFRHQX4MTR)                    0.000      1.697 r
  data arrival time                                                 1.697

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_190_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.697
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.316


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_318_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12740/Y (BUFX10MTR)                                   0.076      0.504 r
  U25356/Y (INVX4MTR)                                    0.046      0.550 f
  U20973/Y (CLKNAND2X4MTR)                               0.042      0.592 r
  U19597/Y (NAND4X8MTR)                                  0.093      0.685 f
  U11739/Y (NOR2X4MTR)                                   0.091      0.776 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.847 f
  U16702/Y (INVX4MTR)                                    0.046      0.893 r
  U17682/Y (NAND2X4MTR)                                  0.046      0.939 f
  U16007/Y (NOR2X6MTR)                                   0.070      1.009 r
  U15944/Y (NAND2X4MTR)                                  0.060      1.069 f
  U25026/Y (NOR2X8MTR)                                   0.064      1.133 r
  U17471/Y (NAND2X6MTR)                                  0.055      1.188 f
  U17435/Y (NOR2X8MTR)                                   0.071      1.258 r
  U11841/Y (NAND3X8MTR)                                  0.073      1.331 f
  U23583/Y (INVX8MTR)                                    0.043      1.374 r
  U25585/Y (NAND2X8MTR)                                  0.038      1.412 f
  U26451/Y (OAI21BX8MTR)                                 0.074      1.487 r
  U26846/Y (AO21X4MTR)                                   0.097      1.583 r
  U18769/Y (AOI21X4MTR)                                  0.057      1.640 f
  U18748/Y (NOR2X1MTR)                                   0.057      1.697 r
  PIM_result_reg_318_/D (DFFRHQX4MTR)                    0.000      1.697 r
  data arrival time                                                 1.697

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_318_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.697
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.316


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_446_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12740/Y (BUFX10MTR)                                   0.076      0.504 r
  U25356/Y (INVX4MTR)                                    0.046      0.550 f
  U20973/Y (CLKNAND2X4MTR)                               0.042      0.592 r
  U19597/Y (NAND4X8MTR)                                  0.093      0.685 f
  U11739/Y (NOR2X4MTR)                                   0.091      0.776 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.847 f
  U16702/Y (INVX4MTR)                                    0.046      0.893 r
  U17682/Y (NAND2X4MTR)                                  0.046      0.939 f
  U16007/Y (NOR2X6MTR)                                   0.070      1.009 r
  U15944/Y (NAND2X4MTR)                                  0.060      1.069 f
  U25026/Y (NOR2X8MTR)                                   0.064      1.133 r
  U17471/Y (NAND2X6MTR)                                  0.055      1.188 f
  U17435/Y (NOR2X8MTR)                                   0.071      1.258 r
  U11841/Y (NAND3X8MTR)                                  0.073      1.331 f
  U23583/Y (INVX8MTR)                                    0.043      1.374 r
  U25585/Y (NAND2X8MTR)                                  0.038      1.412 f
  U26451/Y (OAI21BX8MTR)                                 0.074      1.487 r
  U26846/Y (AO21X4MTR)                                   0.097      1.583 r
  U18769/Y (AOI21X4MTR)                                  0.057      1.640 f
  U18747/Y (NOR2X1MTR)                                   0.057      1.697 r
  PIM_result_reg_446_/D (DFFRHQX4MTR)                    0.000      1.697 r
  data arrival time                                                 1.697

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_446_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.697
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.316


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U17162/Y (NAND2X3MTR)                                  0.056      0.553 r
  U16031/Y (CLKNAND2X4MTR)                               0.058      0.611 f
  U10174/Y (NOR2X2MTR)                                   0.080      0.691 r
  U24898/Y (OAI21X2MTR)                                  0.080      0.771 f
  U29420/Y (AND3X4MTR)                                   0.100      0.871 f
  U10680/Y (NOR2X8MTR)                                   0.067      0.938 r
  U24245/Y (OAI21X3MTR)                                  0.072      1.010 f
  U23625/Y (AOI21X2MTR)                                  0.092      1.102 r
  U20943/Y (XNOR2X2MTR)                                  0.059      1.161 f
  U20919/Y (AOI22X4MTR)                                  0.081      1.242 r
  U14855/Y (NAND2X4MTR)                                  0.051      1.293 f
  U15480/Y (INVX4MTR)                                    0.037      1.331 r
  U24909/Y (NAND3X6MTR)                                  0.056      1.386 f
  U11729/Y (NOR2X8MTR)                                   0.077      1.464 r
  U11732/Y (NAND3X8MTR)                                  0.072      1.536 f
  U12177/Y (NAND2X12MTR)                                 0.069      1.605 r
  U23952/Y (NOR2X8MTR)                                   0.039      1.644 f
  U24502/Y (CLKNAND2X2MTR)                               0.036      1.680 r
  U29241/Y (CLKNAND2X2MTR)                               0.040      1.721 f
  U0_BANK_TOP/vACC_1_reg_3__9_/D (DFFRHQX4MTR)           0.000      1.721 f
  data arrival time                                                 1.721

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_3__9_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.721
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.316


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_78_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14669/Y (BUFX8MTR)                                    0.073      0.440 r
  U14641/Y (BUFX10MTR)                                   0.072      0.513 r
  U17100/Y (INVX2MTR)                                    0.066      0.579 f
  U18215/Y (CLKNAND2X2MTR)                               0.059      0.638 r
  U25449/Y (NAND4X4MTR)                                  0.112      0.750 f
  U11007/Y (NOR2X4MTR)                                   0.092      0.842 r
  U16602/Y (NAND2X4MTR)                                  0.057      0.899 f
  U11793/Y (NOR2X4MTR)                                   0.060      0.959 r
  U16554/Y (NAND2X4MTR)                                  0.059      1.019 f
  U16516/Y (INVX6MTR)                                    0.047      1.066 r
  U15902/Y (NAND2X6MTR)                                  0.048      1.115 f
  U15887/Y (NOR2X8MTR)                                   0.061      1.175 r
  U15144/Y (NAND2X8MTR)                                  0.048      1.223 f
  U13026/Y (NOR2X4MTR)                                   0.063      1.287 r
  U26775/Y (NAND3X2MTR)                                  0.070      1.357 f
  U11610/Y (CLKNAND2X2MTR)                               0.074      1.431 r
  U26796/Y (NOR2X2MTR)                                   0.043      1.474 f
  U11713/Y (OAI2B1X4MTR)                                 0.102      1.577 f
  U29454/Y (NAND3X4MTR)                                  0.048      1.625 r
  U29455/Y (NAND2X2MTR)                                  0.045      1.670 f
  U16242/Y (INVX1MTR)                                    0.033      1.703 r
  PIM_result_reg_78_/D (DFFRHQX4MTR)                     0.000      1.703 r
  data arrival time                                                 1.703

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_78_/CK (DFFRHQX4MTR)                    0.000      1.500 r
  library setup time                                    -0.112      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.703
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.315


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.164      0.164 r
  U28673/Y (NOR2X12MTR)                                  0.066      0.230 f
  U10650/Y (INVX14MTR)                                   0.059      0.290 r
  U13040/Y (INVX10MTR)                                   0.036      0.326 f
  U13899/Y (AOI21X2MTR)                                  0.076      0.402 r
  U23949/Y (OAI2BB1X4MTR)                                0.104      0.506 r
  U12536/Y (NAND2X6MTR)                                  0.043      0.549 f
  U13877/Y (NOR2X8MTR)                                   0.063      0.612 r
  U14983/Y (NAND3X8MTR)                                  0.068      0.680 f
  U14981/Y (CLKNAND2X16MTR)                              0.087      0.767 r
  U14986/Y (CLKNAND2X16MTR)                              0.054      0.821 f
  U13838/Y (NAND2X4MTR)                                  0.053      0.874 r
  U19375/Y (INVX4MTR)                                    0.038      0.912 f
  U20396/Y (OAI21X6MTR)                                  0.071      0.984 r
  U10671/Y (OAI2BB1X4MTR)                                0.067      1.050 f
  U11269/Y (OAI2B1X2MTR)                                 0.050      1.100 r
  U9486/Y (CLKNAND2X4MTR)                                0.074      1.175 f
  U15019/Y (OAI21X3MTR)                                  0.051      1.226 r
  U23729/Y (OAI2BB1X4MTR)                                0.078      1.304 f
  U20608/Y (NOR2X8MTR)                                   0.071      1.375 r
  U15665/Y (AOI2BB1X8MTR)                                0.103      1.478 r
  U11771/Y (OAI21X2MTR)                                  0.062      1.540 f
  U11483/Y (XNOR2X1MTR)                                  0.071      1.611 f
  U22864/Y (NOR2X1MTR)                                   0.060      1.671 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_6_/D (DFFRHQX1MTR)
                                                         0.000      1.671 r
  data arrival time                                                 1.671

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_6_/CK (DFFRHQX1MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.144      1.356
  data required time                                                1.356
  --------------------------------------------------------------------------
  data required time                                                1.356
  data arrival time                                                -1.671
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.315


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_350_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14669/Y (BUFX8MTR)                                    0.073      0.440 r
  U14641/Y (BUFX10MTR)                                   0.072      0.513 r
  U25719/Y (INVX4MTR)                                    0.044      0.557 f
  U24769/Y (NAND2X3MTR)                                  0.043      0.600 r
  U18307/Y (NAND4X6MTR)                                  0.112      0.712 f
  U9743/Y (NOR2X4MTR)                                    0.111      0.823 r
  U12514/Y (NAND3X4MTR)                                  0.077      0.900 f
  U13778/Y (NOR2X4MTR)                                   0.074      0.974 r
  U13758/Y (NAND2X4MTR)                                  0.072      1.046 f
  U14327/Y (NOR2X8MTR)                                   0.072      1.117 r
  U13070/Y (NAND3X8MTR)                                  0.083      1.200 f
  U12348/Y (NOR2X6MTR)                                   0.082      1.282 r
  U23680/Y (NAND4X4MTR)                                  0.077      1.359 f
  U26504/Y (NAND4X4MTR)                                  0.085      1.444 r
  U24784/Y (NOR2X4MTR)                                   0.035      1.479 f
  U12084/Y (OAI22X1MTR)                                  0.061      1.539 r
  U22420/Y (NOR2X2MTR)                                   0.059      1.599 f
  U22929/Y (NOR2X1MTR)                                   0.051      1.649 r
  PIM_result_reg_350_/D (DFFRQX2MTR)                     0.000      1.649 r
  data arrival time                                                 1.649

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_350_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.649
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.315


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U17039/Y (INVX8MTR)                                    0.043      0.350 f
  U12158/Y (INVX6MTR)                                    0.044      0.394 r
  U10861/Y (AOI22X1MTR)                                  0.060      0.454 f
  U26089/Y (OAI211X2MTR)                                 0.066      0.520 r
  U10156/Y (NOR2BX2MTR)                                  0.151      0.672 r
  U26167/Y (NOR2X2MTR)                                   0.068      0.739 f
  U26168/Y (NOR2X2MTR)                                   0.100      0.839 r
  U26171/Y (CLKNAND2X2MTR)                               0.063      0.901 f
  U12030/Y (OA21X2MTR)                                   0.172      1.073 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.117 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.169 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.230 r
  U19030/Y (CLKNAND2X4MTR)                               0.048      1.278 f
  U11472/Y (CLKNAND2X4MTR)                               0.051      1.329 r
  U14252/Y (NAND2X12MTR)                                 0.064      1.392 f
  U17492/Y (OR2X4MTR)                                    0.103      1.495 f
  U17451/Y (INVX4MTR)                                    0.043      1.538 r
  U11084/Y (AOI22X1MTR)                                  0.055      1.593 f
  U11083/Y (OAI21X1MTR)                                  0.047      1.641 r
  U0_BANK_TOP/vACC_0_reg_0__13_/D (DFFRQX4MTR)           0.000      1.641 r
  data arrival time                                                 1.641

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_0__13_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.174      1.326
  data required time                                                1.326
  --------------------------------------------------------------------------
  data required time                                                1.326
  data arrival time                                                -1.641
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.315


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_206_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14669/Y (BUFX8MTR)                                    0.073      0.440 r
  U14641/Y (BUFX10MTR)                                   0.072      0.513 r
  U17100/Y (INVX2MTR)                                    0.066      0.579 f
  U18215/Y (CLKNAND2X2MTR)                               0.059      0.638 r
  U25449/Y (NAND4X4MTR)                                  0.112      0.750 f
  U11007/Y (NOR2X4MTR)                                   0.092      0.842 r
  U16602/Y (NAND2X4MTR)                                  0.057      0.899 f
  U11793/Y (NOR2X4MTR)                                   0.060      0.959 r
  U16554/Y (NAND2X4MTR)                                  0.059      1.019 f
  U16516/Y (INVX6MTR)                                    0.047      1.066 r
  U15902/Y (NAND2X6MTR)                                  0.048      1.115 f
  U15887/Y (NOR2X8MTR)                                   0.061      1.175 r
  U15144/Y (NAND2X8MTR)                                  0.048      1.223 f
  U13026/Y (NOR2X4MTR)                                   0.063      1.287 r
  U26775/Y (NAND3X2MTR)                                  0.070      1.357 f
  U11610/Y (CLKNAND2X2MTR)                               0.074      1.431 r
  U26796/Y (NOR2X2MTR)                                   0.043      1.474 f
  U11713/Y (OAI2B1X4MTR)                                 0.102      1.577 f
  U29454/Y (NAND3X4MTR)                                  0.048      1.625 r
  U29782/Y (NAND2X2MTR)                                  0.045      1.670 f
  U16238/Y (INVX1MTR)                                    0.033      1.703 r
  PIM_result_reg_206_/D (DFFRHQX4MTR)                    0.000      1.703 r
  data arrival time                                                 1.703

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_206_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.112      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.703
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.315


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.164      0.164 r
  U14840/Y (NOR2X12MTR)                                  0.062      0.227 f
  U19095/Y (AND2X1MTR)                                   0.107      0.333 f
  U17063/Y (INVX2MTR)                                    0.044      0.377 r
  U18848/Y (NAND2BX4MTR)                                 0.051      0.428 f
  U12965/Y (OAI21X8MTR)                                  0.068      0.496 r
  U12880/Y (INVX6MTR)                                    0.040      0.536 f
  U12863/Y (NOR2X12MTR)                                  0.063      0.599 r
  U13051/Y (NAND3X12MTR)                                 0.090      0.689 f
  U21996/Y (CLKNAND2X16MTR)                              0.066      0.755 r
  U19153/Y (NAND2X6MTR)                                  0.063      0.818 f
  U16577/Y (CLKNAND2X4MTR)                               0.052      0.870 r
  U11716/Y (INVX4MTR)                                    0.038      0.908 f
  U11270/Y (XNOR2X8MTR)                                  0.077      0.985 f
  U11246/Y (XNOR2X8MTR)                                  0.083      1.068 f
  U11245/Y (INVX5MTR)                                    0.047      1.115 r
  U21036/Y (OAI22X8MTR)                                  0.050      1.165 f
  U16365/Y (OAI21X6MTR)                                  0.082      1.248 r
  U26954/Y (NAND3X3MTR)                                  0.068      1.316 f
  U20641/Y (AOI22X4MTR)                                  0.101      1.416 r
  U19817/Y (AOI2BB1X8MTR)                                0.116      1.533 r
  U23966/Y (XNOR2X1MTR)                                  0.114      1.647 r
  U16297/Y (NOR2X1MTR)                                   0.053      1.700 f
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_5_/D (DFFRHQX2MTR)
                                                         0.000      1.700 f
  data arrival time                                                 1.700

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_5_/CK (DFFRHQX2MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.700
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.315


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_462_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14669/Y (BUFX8MTR)                                    0.073      0.440 r
  U14641/Y (BUFX10MTR)                                   0.072      0.513 r
  U17100/Y (INVX2MTR)                                    0.066      0.579 f
  U18215/Y (CLKNAND2X2MTR)                               0.059      0.638 r
  U25449/Y (NAND4X4MTR)                                  0.112      0.750 f
  U11007/Y (NOR2X4MTR)                                   0.092      0.842 r
  U16602/Y (NAND2X4MTR)                                  0.057      0.899 f
  U11793/Y (NOR2X4MTR)                                   0.060      0.959 r
  U16554/Y (NAND2X4MTR)                                  0.059      1.019 f
  U16516/Y (INVX6MTR)                                    0.047      1.066 r
  U15902/Y (NAND2X6MTR)                                  0.048      1.115 f
  U15887/Y (NOR2X8MTR)                                   0.061      1.175 r
  U15144/Y (NAND2X8MTR)                                  0.048      1.223 f
  U13026/Y (NOR2X4MTR)                                   0.063      1.287 r
  U26775/Y (NAND3X2MTR)                                  0.070      1.357 f
  U11610/Y (CLKNAND2X2MTR)                               0.074      1.431 r
  U26796/Y (NOR2X2MTR)                                   0.043      1.474 f
  U11713/Y (OAI2B1X4MTR)                                 0.102      1.577 f
  U29454/Y (NAND3X4MTR)                                  0.048      1.625 r
  U29784/Y (NAND2X2MTR)                                  0.045      1.670 f
  U16244/Y (INVX1MTR)                                    0.032      1.703 r
  PIM_result_reg_462_/D (DFFRHQX4MTR)                    0.000      1.703 r
  data arrival time                                                 1.703

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_462_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.112      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.703
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.315


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_334_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14669/Y (BUFX8MTR)                                    0.073      0.440 r
  U14641/Y (BUFX10MTR)                                   0.072      0.513 r
  U17100/Y (INVX2MTR)                                    0.066      0.579 f
  U18215/Y (CLKNAND2X2MTR)                               0.059      0.638 r
  U25449/Y (NAND4X4MTR)                                  0.112      0.750 f
  U11007/Y (NOR2X4MTR)                                   0.092      0.842 r
  U16602/Y (NAND2X4MTR)                                  0.057      0.899 f
  U11793/Y (NOR2X4MTR)                                   0.060      0.959 r
  U16554/Y (NAND2X4MTR)                                  0.059      1.019 f
  U16516/Y (INVX6MTR)                                    0.047      1.066 r
  U15902/Y (NAND2X6MTR)                                  0.048      1.115 f
  U15887/Y (NOR2X8MTR)                                   0.061      1.175 r
  U15144/Y (NAND2X8MTR)                                  0.048      1.223 f
  U13026/Y (NOR2X4MTR)                                   0.063      1.287 r
  U26775/Y (NAND3X2MTR)                                  0.070      1.357 f
  U11610/Y (CLKNAND2X2MTR)                               0.074      1.431 r
  U26796/Y (NOR2X2MTR)                                   0.043      1.474 f
  U11713/Y (OAI2B1X4MTR)                                 0.102      1.577 f
  U29454/Y (NAND3X4MTR)                                  0.048      1.625 r
  U29783/Y (NAND2X2MTR)                                  0.045      1.670 f
  U16245/Y (INVX1MTR)                                    0.032      1.703 r
  PIM_result_reg_334_/D (DFFRHQX4MTR)                    0.000      1.703 r
  data arrival time                                                 1.703

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_334_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.112      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.703
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.315


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U20808/Y (AOI21X8MTR)                                  0.108      1.348 r
  U20841/Y (NAND2BX4MTR)                                 0.090      1.439 r
  U9260/Y (NAND2X4MTR)                                   0.057      1.496 f
  U15479/Y (INVX4MTR)                                    0.064      1.560 r
  U11237/Y (NAND2X2MTR)                                  0.045      1.605 f
  U11235/Y (OAI21X1MTR)                                  0.033      1.638 r
  U0_BANK_TOP/vACC_1_reg_1__0_/D (DFFRQX4MTR)            0.000      1.638 r
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_1__0_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.177      1.323
  data required time                                                1.323
  --------------------------------------------------------------------------
  data required time                                                1.323
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.315


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U18746/Y (NAND2X8MTR)                                  0.064      1.522 f
  U11785/Y (NAND2X4MTR)                                  0.052      1.574 r
  U13651/Y (INVX4MTR)                                    0.039      1.613 f
  U11802/Y (CLKNAND2X4MTR)                               0.052      1.665 r
  U20910/Y (OAI22X2MTR)                                  0.050      1.715 f
  U0_BANK_TOP/vACC_3_reg_5__15_/D (DFFRHQX4MTR)          0.000      1.715 f
  data arrival time                                                 1.715

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_5__15_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.100      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.715
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.315


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_189_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12740/Y (BUFX10MTR)                                   0.076      0.504 r
  U25356/Y (INVX4MTR)                                    0.046      0.550 f
  U20973/Y (CLKNAND2X4MTR)                               0.042      0.592 r
  U19597/Y (NAND4X8MTR)                                  0.093      0.685 f
  U11739/Y (NOR2X4MTR)                                   0.091      0.776 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.847 f
  U16702/Y (INVX4MTR)                                    0.046      0.893 r
  U17682/Y (NAND2X4MTR)                                  0.046      0.939 f
  U16007/Y (NOR2X6MTR)                                   0.070      1.009 r
  U15944/Y (NAND2X4MTR)                                  0.060      1.069 f
  U25026/Y (NOR2X8MTR)                                   0.064      1.133 r
  U17471/Y (NAND2X6MTR)                                  0.055      1.188 f
  U17435/Y (NOR2X8MTR)                                   0.071      1.258 r
  U11841/Y (NAND3X8MTR)                                  0.073      1.331 f
  U23583/Y (INVX8MTR)                                    0.043      1.374 r
  U25585/Y (NAND2X8MTR)                                  0.038      1.412 f
  U26451/Y (OAI21BX8MTR)                                 0.074      1.487 r
  U26846/Y (AO21X4MTR)                                   0.097      1.583 r
  U14182/Y (AOI21X4MTR)                                  0.057      1.640 f
  U22568/Y (NOR2X1MTR)                                   0.056      1.696 r
  PIM_result_reg_189_/D (DFFRHQX4MTR)                    0.000      1.696 r
  data arrival time                                                 1.696

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_189_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.696
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.314


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_61_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12740/Y (BUFX10MTR)                                   0.076      0.504 r
  U25356/Y (INVX4MTR)                                    0.046      0.550 f
  U20973/Y (CLKNAND2X4MTR)                               0.042      0.592 r
  U19597/Y (NAND4X8MTR)                                  0.093      0.685 f
  U11739/Y (NOR2X4MTR)                                   0.091      0.776 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.847 f
  U16702/Y (INVX4MTR)                                    0.046      0.893 r
  U17682/Y (NAND2X4MTR)                                  0.046      0.939 f
  U16007/Y (NOR2X6MTR)                                   0.070      1.009 r
  U15944/Y (NAND2X4MTR)                                  0.060      1.069 f
  U25026/Y (NOR2X8MTR)                                   0.064      1.133 r
  U17471/Y (NAND2X6MTR)                                  0.055      1.188 f
  U17435/Y (NOR2X8MTR)                                   0.071      1.258 r
  U11841/Y (NAND3X8MTR)                                  0.073      1.331 f
  U23583/Y (INVX8MTR)                                    0.043      1.374 r
  U25585/Y (NAND2X8MTR)                                  0.038      1.412 f
  U26451/Y (OAI21BX8MTR)                                 0.074      1.487 r
  U26846/Y (AO21X4MTR)                                   0.097      1.583 r
  U14182/Y (AOI21X4MTR)                                  0.057      1.640 f
  U22569/Y (NOR2X1MTR)                                   0.056      1.696 r
  PIM_result_reg_61_/D (DFFRHQX4MTR)                     0.000      1.696 r
  data arrival time                                                 1.696

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_61_/CK (DFFRHQX4MTR)                    0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.696
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.314


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_317_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12740/Y (BUFX10MTR)                                   0.076      0.504 r
  U25356/Y (INVX4MTR)                                    0.046      0.550 f
  U20973/Y (CLKNAND2X4MTR)                               0.042      0.592 r
  U19597/Y (NAND4X8MTR)                                  0.093      0.685 f
  U11739/Y (NOR2X4MTR)                                   0.091      0.776 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.847 f
  U16702/Y (INVX4MTR)                                    0.046      0.893 r
  U17682/Y (NAND2X4MTR)                                  0.046      0.939 f
  U16007/Y (NOR2X6MTR)                                   0.070      1.009 r
  U15944/Y (NAND2X4MTR)                                  0.060      1.069 f
  U25026/Y (NOR2X8MTR)                                   0.064      1.133 r
  U17471/Y (NAND2X6MTR)                                  0.055      1.188 f
  U17435/Y (NOR2X8MTR)                                   0.071      1.258 r
  U11841/Y (NAND3X8MTR)                                  0.073      1.331 f
  U23583/Y (INVX8MTR)                                    0.043      1.374 r
  U25585/Y (NAND2X8MTR)                                  0.038      1.412 f
  U26451/Y (OAI21BX8MTR)                                 0.074      1.487 r
  U26846/Y (AO21X4MTR)                                   0.097      1.583 r
  U14182/Y (AOI21X4MTR)                                  0.057      1.640 f
  U22567/Y (NOR2X1MTR)                                   0.056      1.696 r
  PIM_result_reg_317_/D (DFFRHQX4MTR)                    0.000      1.696 r
  data arrival time                                                 1.696

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_317_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.696
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.314


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_445_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12740/Y (BUFX10MTR)                                   0.076      0.504 r
  U25356/Y (INVX4MTR)                                    0.046      0.550 f
  U20973/Y (CLKNAND2X4MTR)                               0.042      0.592 r
  U19597/Y (NAND4X8MTR)                                  0.093      0.685 f
  U11739/Y (NOR2X4MTR)                                   0.091      0.776 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.847 f
  U16702/Y (INVX4MTR)                                    0.046      0.893 r
  U17682/Y (NAND2X4MTR)                                  0.046      0.939 f
  U16007/Y (NOR2X6MTR)                                   0.070      1.009 r
  U15944/Y (NAND2X4MTR)                                  0.060      1.069 f
  U25026/Y (NOR2X8MTR)                                   0.064      1.133 r
  U17471/Y (NAND2X6MTR)                                  0.055      1.188 f
  U17435/Y (NOR2X8MTR)                                   0.071      1.258 r
  U11841/Y (NAND3X8MTR)                                  0.073      1.331 f
  U23583/Y (INVX8MTR)                                    0.043      1.374 r
  U25585/Y (NAND2X8MTR)                                  0.038      1.412 f
  U26451/Y (OAI21BX8MTR)                                 0.074      1.487 r
  U26846/Y (AO21X4MTR)                                   0.097      1.583 r
  U14182/Y (AOI21X4MTR)                                  0.057      1.640 f
  U22566/Y (NOR2X1MTR)                                   0.056      1.696 r
  PIM_result_reg_445_/D (DFFRHQX4MTR)                    0.000      1.696 r
  data arrival time                                                 1.696

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_445_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.696
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.314


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX4MTR)
                                                         0.141      0.141 f
  U14757/Y (INVX6MTR)                                    0.051      0.191 r
  U12922/Y (NAND3X4MTR)                                  0.105      0.296 f
  U18597/Y (INVX4MTR)                                    0.061      0.357 r
  U10244/Y (BUFX2MTR)                                    0.185      0.543 r
  U12765/Y (NOR2BX4MTR)                                  0.071      0.614 f
  U12706/Y (NOR2X2MTR)                                   0.122      0.736 r
  U24031/Y (OAI21X4MTR)                                  0.093      0.828 f
  U13272/Y (AOI21X4MTR)                                  0.100      0.929 r
  U12030/Y (OA21X2MTR)                                   0.122      1.050 r
  U11848/Y (OAI2BB1X2MTR)                                0.045      1.096 f
  U14914/Y (NAND2X2MTR)                                  0.046      1.142 r
  U17659/Y (NAND3X4MTR)                                  0.083      1.225 f
  U19093/Y (CLKNAND2X4MTR)                               0.053      1.277 r
  U19011/Y (INVX4MTR)                                    0.039      1.317 f
  U12305/Y (INVX4MTR)                                    0.058      1.375 r
  U26719/Y (NAND2X2MTR)                                  0.059      1.434 f
  U18836/Y (INVX2MTR)                                    0.068      1.502 r
  U22701/Y (AOI22X1MTR)                                  0.090      1.592 f
  U11208/Y (OAI21X1MTR)                                  0.047      1.640 r
  U0_BANK_TOP/vACC_0_reg_0__12_/D (DFFRQX4MTR)           0.000      1.640 r
  data arrival time                                                 1.640

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_0__12_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.174      1.326
  data required time                                                1.326
  --------------------------------------------------------------------------
  data required time                                                1.326
  data arrival time                                                -1.640
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.314


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX4MTR)
                                                         0.141      0.141 f
  U14757/Y (INVX6MTR)                                    0.051      0.191 r
  U12922/Y (NAND3X4MTR)                                  0.105      0.296 f
  U18597/Y (INVX4MTR)                                    0.061      0.357 r
  U10244/Y (BUFX2MTR)                                    0.185      0.543 r
  U12765/Y (NOR2BX4MTR)                                  0.071      0.614 f
  U12706/Y (NOR2X2MTR)                                   0.122      0.736 r
  U24031/Y (OAI21X4MTR)                                  0.093      0.828 f
  U13272/Y (AOI21X4MTR)                                  0.100      0.929 r
  U12030/Y (OA21X2MTR)                                   0.122      1.050 r
  U11848/Y (OAI2BB1X2MTR)                                0.045      1.096 f
  U14914/Y (NAND2X2MTR)                                  0.046      1.142 r
  U17659/Y (NAND3X4MTR)                                  0.083      1.225 f
  U19093/Y (CLKNAND2X4MTR)                               0.053      1.277 r
  U19011/Y (INVX4MTR)                                    0.039      1.317 f
  U12305/Y (INVX4MTR)                                    0.058      1.375 r
  U26719/Y (NAND2X2MTR)                                  0.059      1.434 f
  U18836/Y (INVX2MTR)                                    0.068      1.502 r
  U22708/Y (AOI22X1MTR)                                  0.090      1.592 f
  U11504/Y (OAI21X1MTR)                                  0.047      1.640 r
  U0_BANK_TOP/vACC_0_reg_0__14_/D (DFFRQX4MTR)           0.000      1.640 r
  data arrival time                                                 1.640

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_0__14_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.174      1.326
  data required time                                                1.326
  --------------------------------------------------------------------------
  data required time                                                1.326
  data arrival time                                                -1.640
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.314


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_188_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12740/Y (BUFX10MTR)                                   0.076      0.504 r
  U25356/Y (INVX4MTR)                                    0.046      0.550 f
  U20973/Y (CLKNAND2X4MTR)                               0.042      0.592 r
  U19597/Y (NAND4X8MTR)                                  0.093      0.685 f
  U11739/Y (NOR2X4MTR)                                   0.091      0.776 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.847 f
  U16702/Y (INVX4MTR)                                    0.046      0.893 r
  U17682/Y (NAND2X4MTR)                                  0.046      0.939 f
  U16007/Y (NOR2X6MTR)                                   0.070      1.009 r
  U15944/Y (NAND2X4MTR)                                  0.060      1.069 f
  U25026/Y (NOR2X8MTR)                                   0.064      1.133 r
  U17471/Y (NAND2X6MTR)                                  0.055      1.188 f
  U17435/Y (NOR2X8MTR)                                   0.071      1.258 r
  U11841/Y (NAND3X8MTR)                                  0.073      1.331 f
  U23583/Y (INVX8MTR)                                    0.043      1.374 r
  U25585/Y (NAND2X8MTR)                                  0.038      1.412 f
  U26451/Y (OAI21BX8MTR)                                 0.074      1.487 r
  U26084/Y (NAND2X3MTR)                                  0.047      1.534 f
  U26085/Y (OAI211X2MTR)                                 0.055      1.589 r
  U23025/Y (NOR2BX1MTR)                                  0.106      1.695 r
  PIM_result_reg_188_/D (DFFRHQX4MTR)                    0.000      1.695 r
  data arrival time                                                 1.695

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_188_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.695
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.314


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_316_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12740/Y (BUFX10MTR)                                   0.076      0.504 r
  U25356/Y (INVX4MTR)                                    0.046      0.550 f
  U20973/Y (CLKNAND2X4MTR)                               0.042      0.592 r
  U19597/Y (NAND4X8MTR)                                  0.093      0.685 f
  U11739/Y (NOR2X4MTR)                                   0.091      0.776 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.847 f
  U16702/Y (INVX4MTR)                                    0.046      0.893 r
  U17682/Y (NAND2X4MTR)                                  0.046      0.939 f
  U16007/Y (NOR2X6MTR)                                   0.070      1.009 r
  U15944/Y (NAND2X4MTR)                                  0.060      1.069 f
  U25026/Y (NOR2X8MTR)                                   0.064      1.133 r
  U17471/Y (NAND2X6MTR)                                  0.055      1.188 f
  U17435/Y (NOR2X8MTR)                                   0.071      1.258 r
  U11841/Y (NAND3X8MTR)                                  0.073      1.331 f
  U23583/Y (INVX8MTR)                                    0.043      1.374 r
  U25585/Y (NAND2X8MTR)                                  0.038      1.412 f
  U26451/Y (OAI21BX8MTR)                                 0.074      1.487 r
  U26084/Y (NAND2X3MTR)                                  0.047      1.534 f
  U26085/Y (OAI211X2MTR)                                 0.055      1.589 r
  U23024/Y (NOR2BX1MTR)                                  0.106      1.695 r
  PIM_result_reg_316_/D (DFFRHQX4MTR)                    0.000      1.695 r
  data arrival time                                                 1.695

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_316_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.695
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.314


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_60_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12740/Y (BUFX10MTR)                                   0.076      0.504 r
  U25356/Y (INVX4MTR)                                    0.046      0.550 f
  U20973/Y (CLKNAND2X4MTR)                               0.042      0.592 r
  U19597/Y (NAND4X8MTR)                                  0.093      0.685 f
  U11739/Y (NOR2X4MTR)                                   0.091      0.776 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.847 f
  U16702/Y (INVX4MTR)                                    0.046      0.893 r
  U17682/Y (NAND2X4MTR)                                  0.046      0.939 f
  U16007/Y (NOR2X6MTR)                                   0.070      1.009 r
  U15944/Y (NAND2X4MTR)                                  0.060      1.069 f
  U25026/Y (NOR2X8MTR)                                   0.064      1.133 r
  U17471/Y (NAND2X6MTR)                                  0.055      1.188 f
  U17435/Y (NOR2X8MTR)                                   0.071      1.258 r
  U11841/Y (NAND3X8MTR)                                  0.073      1.331 f
  U23583/Y (INVX8MTR)                                    0.043      1.374 r
  U25585/Y (NAND2X8MTR)                                  0.038      1.412 f
  U26451/Y (OAI21BX8MTR)                                 0.074      1.487 r
  U26084/Y (NAND2X3MTR)                                  0.047      1.534 f
  U26085/Y (OAI211X2MTR)                                 0.055      1.589 r
  U23026/Y (NOR2BX1MTR)                                  0.106      1.695 r
  PIM_result_reg_60_/D (DFFRHQX4MTR)                     0.000      1.695 r
  data arrival time                                                 1.695

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_60_/CK (DFFRHQX4MTR)                    0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.695
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.314


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U17162/Y (NAND2X3MTR)                                  0.056      0.553 r
  U16031/Y (CLKNAND2X4MTR)                               0.058      0.611 f
  U10174/Y (NOR2X2MTR)                                   0.080      0.691 r
  U24898/Y (OAI21X2MTR)                                  0.080      0.771 f
  U29420/Y (AND3X4MTR)                                   0.100      0.871 f
  U10680/Y (NOR2X8MTR)                                   0.067      0.938 r
  U24245/Y (OAI21X3MTR)                                  0.072      1.010 f
  U23625/Y (AOI21X2MTR)                                  0.092      1.102 r
  U20943/Y (XNOR2X2MTR)                                  0.059      1.161 f
  U20919/Y (AOI22X4MTR)                                  0.081      1.242 r
  U14855/Y (NAND2X4MTR)                                  0.051      1.293 f
  U15480/Y (INVX4MTR)                                    0.037      1.331 r
  U24909/Y (NAND3X6MTR)                                  0.056      1.386 f
  U11729/Y (NOR2X8MTR)                                   0.077      1.464 r
  U11732/Y (NAND3X8MTR)                                  0.072      1.536 f
  U12177/Y (NAND2X12MTR)                                 0.069      1.605 r
  U23952/Y (NOR2X8MTR)                                   0.039      1.644 f
  U29221/Y (CLKNAND2X2MTR)                               0.036      1.680 r
  U29223/Y (CLKNAND2X2MTR)                               0.038      1.718 f
  U0_BANK_TOP/vACC_1_reg_3__11_/D (DFFRHQX4MTR)          0.000      1.718 f
  data arrival time                                                 1.718

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_3__11_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.718
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.314


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_477_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14669/Y (BUFX8MTR)                                    0.073      0.440 r
  U14641/Y (BUFX10MTR)                                   0.072      0.513 r
  U25719/Y (INVX4MTR)                                    0.044      0.557 f
  U24769/Y (NAND2X3MTR)                                  0.043      0.600 r
  U18307/Y (NAND4X6MTR)                                  0.112      0.712 f
  U9743/Y (NOR2X4MTR)                                    0.111      0.823 r
  U12514/Y (NAND3X4MTR)                                  0.077      0.900 f
  U13778/Y (NOR2X4MTR)                                   0.074      0.974 r
  U13758/Y (NAND2X4MTR)                                  0.072      1.046 f
  U14327/Y (NOR2X8MTR)                                   0.072      1.117 r
  U13070/Y (NAND3X8MTR)                                  0.083      1.200 f
  U12348/Y (NOR2X6MTR)                                   0.082      1.282 r
  U23680/Y (NAND4X4MTR)                                  0.077      1.359 f
  U26504/Y (NAND4X4MTR)                                  0.085      1.444 r
  U24784/Y (NOR2X4MTR)                                   0.035      1.479 f
  U9193/Y (OAI22X1MTR)                                   0.105      1.583 r
  U22930/Y (NOR2BX1MTR)                                  0.108      1.692 r
  PIM_result_reg_477_/D (DFFRHQX2MTR)                    0.000      1.692 r
  data arrival time                                                 1.692

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_477_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.692
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.314


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_349_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14669/Y (BUFX8MTR)                                    0.073      0.440 r
  U14641/Y (BUFX10MTR)                                   0.072      0.513 r
  U25719/Y (INVX4MTR)                                    0.044      0.557 f
  U24769/Y (NAND2X3MTR)                                  0.043      0.600 r
  U18307/Y (NAND4X6MTR)                                  0.112      0.712 f
  U9743/Y (NOR2X4MTR)                                    0.111      0.823 r
  U12514/Y (NAND3X4MTR)                                  0.077      0.900 f
  U13778/Y (NOR2X4MTR)                                   0.074      0.974 r
  U13758/Y (NAND2X4MTR)                                  0.072      1.046 f
  U14327/Y (NOR2X8MTR)                                   0.072      1.117 r
  U13070/Y (NAND3X8MTR)                                  0.083      1.200 f
  U12348/Y (NOR2X6MTR)                                   0.082      1.282 r
  U23680/Y (NAND4X4MTR)                                  0.077      1.359 f
  U26504/Y (NAND4X4MTR)                                  0.085      1.444 r
  U24784/Y (NOR2X4MTR)                                   0.035      1.479 f
  U9193/Y (OAI22X1MTR)                                   0.105      1.583 r
  U22931/Y (NOR2BX1MTR)                                  0.108      1.692 r
  PIM_result_reg_349_/D (DFFRHQX2MTR)                    0.000      1.692 r
  data arrival time                                                 1.692

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_349_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.692
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.314


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_221_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14669/Y (BUFX8MTR)                                    0.073      0.440 r
  U14641/Y (BUFX10MTR)                                   0.072      0.513 r
  U25719/Y (INVX4MTR)                                    0.044      0.557 f
  U24769/Y (NAND2X3MTR)                                  0.043      0.600 r
  U18307/Y (NAND4X6MTR)                                  0.112      0.712 f
  U9743/Y (NOR2X4MTR)                                    0.111      0.823 r
  U12514/Y (NAND3X4MTR)                                  0.077      0.900 f
  U13778/Y (NOR2X4MTR)                                   0.074      0.974 r
  U13758/Y (NAND2X4MTR)                                  0.072      1.046 f
  U14327/Y (NOR2X8MTR)                                   0.072      1.117 r
  U13070/Y (NAND3X8MTR)                                  0.083      1.200 f
  U12348/Y (NOR2X6MTR)                                   0.082      1.282 r
  U23680/Y (NAND4X4MTR)                                  0.077      1.359 f
  U26504/Y (NAND4X4MTR)                                  0.085      1.444 r
  U24784/Y (NOR2X4MTR)                                   0.035      1.479 f
  U9193/Y (OAI22X1MTR)                                   0.105      1.583 r
  U22932/Y (NOR2BX1MTR)                                  0.108      1.692 r
  PIM_result_reg_221_/D (DFFRHQX2MTR)                    0.000      1.692 r
  data arrival time                                                 1.692

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_221_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.692
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.314


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_444_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12740/Y (BUFX10MTR)                                   0.076      0.504 r
  U25356/Y (INVX4MTR)                                    0.046      0.550 f
  U20973/Y (CLKNAND2X4MTR)                               0.042      0.592 r
  U19597/Y (NAND4X8MTR)                                  0.093      0.685 f
  U11739/Y (NOR2X4MTR)                                   0.091      0.776 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.847 f
  U16702/Y (INVX4MTR)                                    0.046      0.893 r
  U17682/Y (NAND2X4MTR)                                  0.046      0.939 f
  U16007/Y (NOR2X6MTR)                                   0.070      1.009 r
  U15944/Y (NAND2X4MTR)                                  0.060      1.069 f
  U25026/Y (NOR2X8MTR)                                   0.064      1.133 r
  U17471/Y (NAND2X6MTR)                                  0.055      1.188 f
  U17435/Y (NOR2X8MTR)                                   0.071      1.258 r
  U11841/Y (NAND3X8MTR)                                  0.073      1.331 f
  U23583/Y (INVX8MTR)                                    0.043      1.374 r
  U25585/Y (NAND2X8MTR)                                  0.038      1.412 f
  U26451/Y (OAI21BX8MTR)                                 0.074      1.487 r
  U26084/Y (NAND2X3MTR)                                  0.047      1.534 f
  U26085/Y (OAI211X2MTR)                                 0.055      1.589 r
  U23023/Y (NOR2BX1MTR)                                  0.106      1.695 r
  PIM_result_reg_444_/D (DFFRHQX4MTR)                    0.000      1.695 r
  data arrival time                                                 1.695

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_444_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.695
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.314


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_93_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14669/Y (BUFX8MTR)                                    0.073      0.440 r
  U14641/Y (BUFX10MTR)                                   0.072      0.513 r
  U25719/Y (INVX4MTR)                                    0.044      0.557 f
  U24769/Y (NAND2X3MTR)                                  0.043      0.600 r
  U18307/Y (NAND4X6MTR)                                  0.112      0.712 f
  U9743/Y (NOR2X4MTR)                                    0.111      0.823 r
  U12514/Y (NAND3X4MTR)                                  0.077      0.900 f
  U13778/Y (NOR2X4MTR)                                   0.074      0.974 r
  U13758/Y (NAND2X4MTR)                                  0.072      1.046 f
  U14327/Y (NOR2X8MTR)                                   0.072      1.117 r
  U13070/Y (NAND3X8MTR)                                  0.083      1.200 f
  U12348/Y (NOR2X6MTR)                                   0.082      1.282 r
  U23680/Y (NAND4X4MTR)                                  0.077      1.359 f
  U26504/Y (NAND4X4MTR)                                  0.085      1.444 r
  U24784/Y (NOR2X4MTR)                                   0.035      1.479 f
  U9193/Y (OAI22X1MTR)                                   0.105      1.583 r
  U22933/Y (NOR2BX1MTR)                                  0.108      1.692 r
  PIM_result_reg_93_/D (DFFRHQX2MTR)                     0.000      1.692 r
  data arrival time                                                 1.692

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_93_/CK (DFFRHQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.692
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.314


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13378/Y (INVX16MTR)                                   0.040      0.190 f
  U13354/Y (CLKNAND2X16MTR)                              0.044      0.234 r
  U10651/Y (BUFX20MTR)                                   0.076      0.310 r
  U24032/Y (INVX16MTR)                                   0.027      0.337 f
  U12780/Y (BUFX8MTR)                                    0.064      0.401 f
  U21763/Y (AOI22X1MTR)                                  0.052      0.453 r
  U12051/Y (OAI2BB1X1MTR)                                0.105      0.558 r
  U12094/Y (NAND2X2MTR)                                  0.055      0.613 f
  U17991/Y (NOR2X4MTR)                                   0.068      0.681 r
  U17898/Y (NAND2X4MTR)                                  0.065      0.746 f
  U19335/Y (CLKNAND2X12MTR)                              0.058      0.804 r
  U12393/Y (NAND2X4MTR)                                  0.054      0.858 f
  U17647/Y (INVX5MTR)                                    0.051      0.909 r
  U13743/Y (NAND2X8MTR)                                  0.047      0.956 f
  U9737/Y (AND2X8MTR)                                    0.078      1.034 f
  U11763/Y (AOI21X8MTR)                                  0.090      1.124 r
  U22450/Y (XNOR2X2MTR)                                  0.102      1.226 r
  U11870/Y (NOR2X4MTR)                                   0.058      1.285 f
  U20917/Y (INVX4MTR)                                    0.051      1.336 r
  U19903/Y (XNOR2X8MTR)                                  0.095      1.430 r
  U11902/Y (NAND2X4MTR)                                  0.062      1.493 f
  U14112/Y (NOR2BX4MTR)                                  0.061      1.554 r
  U14106/Y (NAND4X4MTR)                                  0.072      1.626 f
  U26175/Y (NOR2X1MTR)                                   0.067      1.693 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/D (DFFRHQX4MTR)
                                                         0.000      1.693 r
  data arrival time                                                 1.693

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.693
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.313


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24078/Y (INVX12MTR)                                   0.042      0.330 f
  U11326/Y (INVX8MTR)                                    0.040      0.370 r
  U18780/Y (BUFX8MTR)                                    0.066      0.435 r
  U10398/Y (AOI22X2MTR)                                  0.053      0.489 f
  U18576/Y (OAI2B11X2MTR)                                0.059      0.548 r
  U10242/Y (NOR2BX2MTR)                                  0.161      0.709 r
  U25847/Y (NOR2X2MTR)                                   0.069      0.778 f
  U16706/Y (NOR2X2MTR)                                   0.087      0.864 r
  U25849/Y (CLKNAND2X2MTR)                               0.066      0.930 f
  U19307/Y (OA21X4MTR)                                   0.161      1.092 f
  U23933/Y (OAI2B1X8MTR)                                 0.035      1.126 r
  U16528/Y (CLKNAND2X4MTR)                               0.044      1.170 f
  U10906/Y (NAND3X4MTR)                                  0.051      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.052      1.273 f
  U16368/Y (NAND2X4MTR)                                  0.050      1.323 r
  U16360/Y (NAND2X8MTR)                                  0.065      1.388 f
  U20863/Y (OAI2B1X4MTR)                                 0.123      1.511 r
  U23504/Y (BUFX4MTR)                                    0.117      1.629 r
  U11754/Y (OAI21X1MTR)                                  0.065      1.694 f
  U0_BANK_TOP/vACC_2_reg_4__8_/D (DFFRQX4MTR)            0.000      1.694 f
  data arrival time                                                 1.694

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_4__8_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.694
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.313


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_45_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U15113/Y (MXI2X8MTR)                                   0.067      0.368 f
  U17155/Y (INVX12MTR)                                   0.043      0.412 r
  U14629/Y (BUFX6MTR)                                    0.080      0.492 r
  U25342/Y (INVX4MTR)                                    0.047      0.539 f
  U18322/Y (CLKNAND2X2MTR)                               0.045      0.584 r
  U25345/Y (NAND4X4MTR)                                  0.095      0.680 f
  U16086/Y (NOR2X2MTR)                                   0.103      0.783 r
  U11577/Y (AND3X4MTR)                                   0.123      0.906 r
  U13147/Y (NAND2X4MTR)                                  0.053      0.959 f
  U13123/Y (NOR2X4MTR)                                   0.079      1.038 r
  U10823/Y (NAND2X4MTR)                                  0.059      1.097 f
  U17550/Y (NOR2X6MTR)                                   0.075      1.172 r
  U16487/Y (NAND2X4MTR)                                  0.057      1.228 f
  U15861/Y (NOR2X4MTR)                                   0.072      1.301 r
  U11686/Y (INVX2MTR)                                    0.054      1.354 f
  U12318/Y (OAI21X6MTR)                                  0.078      1.433 r
  U26731/Y (NOR2X2MTR)                                   0.045      1.478 f
  U11798/Y (OAI22X1MTR)                                  0.105      1.583 r
  U23075/Y (NOR2BX1MTR)                                  0.108      1.691 r
  PIM_result_reg_45_/D (DFFRHQX2MTR)                     0.000      1.691 r
  data arrival time                                                 1.691

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_45_/CK (DFFRHQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.691
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.313


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_301_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U15113/Y (MXI2X8MTR)                                   0.067      0.368 f
  U17155/Y (INVX12MTR)                                   0.043      0.412 r
  U14629/Y (BUFX6MTR)                                    0.080      0.492 r
  U25342/Y (INVX4MTR)                                    0.047      0.539 f
  U18322/Y (CLKNAND2X2MTR)                               0.045      0.584 r
  U25345/Y (NAND4X4MTR)                                  0.095      0.680 f
  U16086/Y (NOR2X2MTR)                                   0.103      0.783 r
  U11577/Y (AND3X4MTR)                                   0.123      0.906 r
  U13147/Y (NAND2X4MTR)                                  0.053      0.959 f
  U13123/Y (NOR2X4MTR)                                   0.079      1.038 r
  U10823/Y (NAND2X4MTR)                                  0.059      1.097 f
  U17550/Y (NOR2X6MTR)                                   0.075      1.172 r
  U16487/Y (NAND2X4MTR)                                  0.057      1.228 f
  U15861/Y (NOR2X4MTR)                                   0.072      1.301 r
  U11686/Y (INVX2MTR)                                    0.054      1.354 f
  U12318/Y (OAI21X6MTR)                                  0.078      1.433 r
  U26731/Y (NOR2X2MTR)                                   0.045      1.478 f
  U11798/Y (OAI22X1MTR)                                  0.105      1.583 r
  U14223/Y (NOR2BX1MTR)                                  0.108      1.691 r
  PIM_result_reg_301_/D (DFFRHQX2MTR)                    0.000      1.691 r
  data arrival time                                                 1.691

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_301_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.691
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.313


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_173_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U15113/Y (MXI2X8MTR)                                   0.067      0.368 f
  U17155/Y (INVX12MTR)                                   0.043      0.412 r
  U14629/Y (BUFX6MTR)                                    0.080      0.492 r
  U25342/Y (INVX4MTR)                                    0.047      0.539 f
  U18322/Y (CLKNAND2X2MTR)                               0.045      0.584 r
  U25345/Y (NAND4X4MTR)                                  0.095      0.680 f
  U16086/Y (NOR2X2MTR)                                   0.103      0.783 r
  U11577/Y (AND3X4MTR)                                   0.123      0.906 r
  U13147/Y (NAND2X4MTR)                                  0.053      0.959 f
  U13123/Y (NOR2X4MTR)                                   0.079      1.038 r
  U10823/Y (NAND2X4MTR)                                  0.059      1.097 f
  U17550/Y (NOR2X6MTR)                                   0.075      1.172 r
  U16487/Y (NAND2X4MTR)                                  0.057      1.228 f
  U15861/Y (NOR2X4MTR)                                   0.072      1.301 r
  U11686/Y (INVX2MTR)                                    0.054      1.354 f
  U12318/Y (OAI21X6MTR)                                  0.078      1.433 r
  U26731/Y (NOR2X2MTR)                                   0.045      1.478 f
  U11798/Y (OAI22X1MTR)                                  0.105      1.583 r
  U23074/Y (NOR2BX1MTR)                                  0.108      1.691 r
  PIM_result_reg_173_/D (DFFRHQX2MTR)                    0.000      1.691 r
  data arrival time                                                 1.691

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_173_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.691
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.313


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_429_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U15113/Y (MXI2X8MTR)                                   0.067      0.368 f
  U17155/Y (INVX12MTR)                                   0.043      0.412 r
  U14629/Y (BUFX6MTR)                                    0.080      0.492 r
  U25342/Y (INVX4MTR)                                    0.047      0.539 f
  U18322/Y (CLKNAND2X2MTR)                               0.045      0.584 r
  U25345/Y (NAND4X4MTR)                                  0.095      0.680 f
  U16086/Y (NOR2X2MTR)                                   0.103      0.783 r
  U11577/Y (AND3X4MTR)                                   0.123      0.906 r
  U13147/Y (NAND2X4MTR)                                  0.053      0.959 f
  U13123/Y (NOR2X4MTR)                                   0.079      1.038 r
  U10823/Y (NAND2X4MTR)                                  0.059      1.097 f
  U17550/Y (NOR2X6MTR)                                   0.075      1.172 r
  U16487/Y (NAND2X4MTR)                                  0.057      1.228 f
  U15861/Y (NOR2X4MTR)                                   0.072      1.301 r
  U11686/Y (INVX2MTR)                                    0.054      1.354 f
  U12318/Y (OAI21X6MTR)                                  0.078      1.433 r
  U26731/Y (NOR2X2MTR)                                   0.045      1.478 f
  U11798/Y (OAI22X1MTR)                                  0.105      1.583 r
  U23073/Y (NOR2BX1MTR)                                  0.108      1.691 r
  PIM_result_reg_429_/D (DFFRHQX2MTR)                    0.000      1.691 r
  data arrival time                                                 1.691

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_429_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.691
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.313


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24079/Y (INVX6MTR)                                    0.041      0.328 f
  U17036/Y (INVX4MTR)                                    0.046      0.374 r
  U10447/Y (INVX4MTR)                                    0.040      0.415 f
  U11615/Y (NOR2X3MTR)                                   0.053      0.467 r
  U23944/Y (AOI21X3MTR)                                  0.035      0.503 f
  U12205/Y (OAI21X4MTR)                                  0.045      0.548 r
  U11670/Y (OAI21X6MTR)                                  0.068      0.616 f
  U12095/Y (NAND2X2MTR)                                  0.040      0.656 r
  U15003/Y (INVX2MTR)                                    0.033      0.688 f
  U17850/Y (CLKNAND2X4MTR)                               0.037      0.725 r
  U15666/Y (INVX2MTR)                                    0.034      0.759 f
  U10805/Y (NOR2X4MTR)                                   0.061      0.820 r
  U12072/Y (NAND2X4MTR)                                  0.056      0.876 f
  U13726/Y (CLKOR2X4MTR)                                 0.101      0.977 f
  U13719/Y (NAND3X2MTR)                                  0.044      1.021 r
  U10736/Y (AOI21X1MTR)                                  0.083      1.103 f
  U10975/Y (XNOR2X1MTR)                                  0.089      1.192 f
  U9447/Y (CLKNAND2X2MTR)                                0.053      1.245 r
  U17485/Y (NAND3X4MTR)                                  0.067      1.312 f
  U26499/Y (NOR2X3MTR)                                   0.080      1.392 r
  U15410/Y (NAND2X4MTR)                                  0.045      1.437 f
  U15408/Y (INVX4MTR)                                    0.038      1.475 r
  U12106/Y (NAND3X8MTR)                                  0.056      1.531 f
  U26215/Y (CLKNAND2X2MTR)                               0.052      1.583 r
  U11813/Y (CLKNAND2X4MTR)                               0.048      1.631 f
  U18712/Y (OAI2BB1X2MTR)                                0.087      1.718 f
  U0_BANK_TOP/vACC_3_reg_6__17_/D (DFFRHQX4MTR)          0.000      1.718 f
  data arrival time                                                 1.718

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_6__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.718
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.313


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24079/Y (INVX6MTR)                                    0.041      0.328 f
  U17036/Y (INVX4MTR)                                    0.046      0.374 r
  U10447/Y (INVX4MTR)                                    0.040      0.415 f
  U11615/Y (NOR2X3MTR)                                   0.053      0.467 r
  U23944/Y (AOI21X3MTR)                                  0.035      0.503 f
  U12205/Y (OAI21X4MTR)                                  0.045      0.548 r
  U11670/Y (OAI21X6MTR)                                  0.068      0.616 f
  U12095/Y (NAND2X2MTR)                                  0.040      0.656 r
  U15003/Y (INVX2MTR)                                    0.033      0.688 f
  U17850/Y (CLKNAND2X4MTR)                               0.037      0.725 r
  U15666/Y (INVX2MTR)                                    0.034      0.759 f
  U10805/Y (NOR2X4MTR)                                   0.061      0.820 r
  U12072/Y (NAND2X4MTR)                                  0.056      0.876 f
  U13726/Y (CLKOR2X4MTR)                                 0.101      0.977 f
  U13719/Y (NAND3X2MTR)                                  0.044      1.021 r
  U10736/Y (AOI21X1MTR)                                  0.083      1.103 f
  U10975/Y (XNOR2X1MTR)                                  0.089      1.192 f
  U9447/Y (CLKNAND2X2MTR)                                0.053      1.245 r
  U17485/Y (NAND3X4MTR)                                  0.067      1.312 f
  U26499/Y (NOR2X3MTR)                                   0.080      1.392 r
  U15410/Y (NAND2X4MTR)                                  0.045      1.437 f
  U15408/Y (INVX4MTR)                                    0.038      1.475 r
  U12106/Y (NAND3X8MTR)                                  0.056      1.531 f
  U26215/Y (CLKNAND2X2MTR)                               0.052      1.583 r
  U11813/Y (CLKNAND2X4MTR)                               0.048      1.631 f
  U23416/Y (OAI2BB1X2MTR)                                0.087      1.718 f
  U0_BANK_TOP/vACC_1_reg_6__17_/D (DFFRHQX4MTR)          0.000      1.718 f
  data arrival time                                                 1.718

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_6__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.718
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.313


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24078/Y (INVX12MTR)                                   0.042      0.330 f
  U11326/Y (INVX8MTR)                                    0.040      0.370 r
  U18780/Y (BUFX8MTR)                                    0.066      0.435 r
  U10398/Y (AOI22X2MTR)                                  0.053      0.489 f
  U18576/Y (OAI2B11X2MTR)                                0.059      0.548 r
  U10242/Y (NOR2BX2MTR)                                  0.161      0.709 r
  U25847/Y (NOR2X2MTR)                                   0.069      0.778 f
  U16706/Y (NOR2X2MTR)                                   0.087      0.864 r
  U25849/Y (CLKNAND2X2MTR)                               0.066      0.930 f
  U19307/Y (OA21X4MTR)                                   0.161      1.092 f
  U23933/Y (OAI2B1X8MTR)                                 0.035      1.126 r
  U16528/Y (CLKNAND2X4MTR)                               0.044      1.170 f
  U10906/Y (NAND3X4MTR)                                  0.051      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.052      1.273 f
  U16368/Y (NAND2X4MTR)                                  0.050      1.323 r
  U16360/Y (NAND2X8MTR)                                  0.065      1.388 f
  U20864/Y (OAI2B1X4MTR)                                 0.126      1.514 r
  U23506/Y (BUFX4MTR)                                    0.116      1.630 r
  U11831/Y (OAI21X1MTR)                                  0.064      1.694 f
  U0_BANK_TOP/vACC_3_reg_4__11_/D (DFFRQX4MTR)           0.000      1.694 f
  data arrival time                                                 1.694

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_4__11_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.118      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.694
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.312


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24078/Y (INVX12MTR)                                   0.042      0.330 f
  U11326/Y (INVX8MTR)                                    0.040      0.370 r
  U18780/Y (BUFX8MTR)                                    0.066      0.435 r
  U10398/Y (AOI22X2MTR)                                  0.053      0.489 f
  U18576/Y (OAI2B11X2MTR)                                0.059      0.548 r
  U10242/Y (NOR2BX2MTR)                                  0.161      0.709 r
  U25847/Y (NOR2X2MTR)                                   0.069      0.778 f
  U16706/Y (NOR2X2MTR)                                   0.087      0.864 r
  U25849/Y (CLKNAND2X2MTR)                               0.066      0.930 f
  U19307/Y (OA21X4MTR)                                   0.161      1.092 f
  U23933/Y (OAI2B1X8MTR)                                 0.035      1.126 r
  U16528/Y (CLKNAND2X4MTR)                               0.044      1.170 f
  U10906/Y (NAND3X4MTR)                                  0.051      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.052      1.273 f
  U16368/Y (NAND2X4MTR)                                  0.050      1.323 r
  U16360/Y (NAND2X8MTR)                                  0.065      1.388 f
  U20864/Y (OAI2B1X4MTR)                                 0.126      1.514 r
  U23506/Y (BUFX4MTR)                                    0.116      1.630 r
  U11830/Y (OAI21X1MTR)                                  0.064      1.694 f
  U0_BANK_TOP/vACC_3_reg_4__10_/D (DFFRQX4MTR)           0.000      1.694 f
  data arrival time                                                 1.694

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_4__10_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.118      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.694
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.312


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24078/Y (INVX12MTR)                                   0.042      0.330 f
  U11326/Y (INVX8MTR)                                    0.040      0.370 r
  U18780/Y (BUFX8MTR)                                    0.066      0.435 r
  U10398/Y (AOI22X2MTR)                                  0.053      0.489 f
  U18576/Y (OAI2B11X2MTR)                                0.059      0.548 r
  U10242/Y (NOR2BX2MTR)                                  0.161      0.709 r
  U25847/Y (NOR2X2MTR)                                   0.069      0.778 f
  U16706/Y (NOR2X2MTR)                                   0.087      0.864 r
  U25849/Y (CLKNAND2X2MTR)                               0.066      0.930 f
  U19307/Y (OA21X4MTR)                                   0.161      1.092 f
  U23933/Y (OAI2B1X8MTR)                                 0.035      1.126 r
  U16528/Y (CLKNAND2X4MTR)                               0.044      1.170 f
  U10906/Y (NAND3X4MTR)                                  0.051      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.052      1.273 f
  U16368/Y (NAND2X4MTR)                                  0.050      1.323 r
  U16360/Y (NAND2X8MTR)                                  0.065      1.388 f
  U20864/Y (OAI2B1X4MTR)                                 0.126      1.514 r
  U23506/Y (BUFX4MTR)                                    0.116      1.630 r
  U11832/Y (OAI21X1MTR)                                  0.064      1.694 f
  U0_BANK_TOP/vACC_3_reg_4__12_/D (DFFRQX4MTR)           0.000      1.694 f
  data arrival time                                                 1.694

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_4__12_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.118      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.694
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.312


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U17162/Y (NAND2X3MTR)                                  0.056      0.553 r
  U16031/Y (CLKNAND2X4MTR)                               0.058      0.611 f
  U10174/Y (NOR2X2MTR)                                   0.080      0.691 r
  U24898/Y (OAI21X2MTR)                                  0.080      0.771 f
  U29420/Y (AND3X4MTR)                                   0.100      0.871 f
  U10680/Y (NOR2X8MTR)                                   0.067      0.938 r
  U24245/Y (OAI21X3MTR)                                  0.072      1.010 f
  U23625/Y (AOI21X2MTR)                                  0.092      1.102 r
  U20943/Y (XNOR2X2MTR)                                  0.059      1.161 f
  U20919/Y (AOI22X4MTR)                                  0.081      1.242 r
  U14855/Y (NAND2X4MTR)                                  0.051      1.293 f
  U15480/Y (INVX4MTR)                                    0.037      1.331 r
  U24909/Y (NAND3X6MTR)                                  0.056      1.386 f
  U11729/Y (NOR2X8MTR)                                   0.077      1.464 r
  U11732/Y (NAND3X8MTR)                                  0.072      1.536 f
  U12177/Y (NAND2X12MTR)                                 0.069      1.605 r
  U23952/Y (NOR2X8MTR)                                   0.039      1.644 f
  U29229/Y (CLKNAND2X2MTR)                               0.036      1.680 r
  U29231/Y (CLKNAND2X2MTR)                               0.036      1.717 f
  U0_BANK_TOP/vACC_1_reg_3__10_/D (DFFRHQX4MTR)          0.000      1.717 f
  data arrival time                                                 1.717

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_3__10_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.717
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.312


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24078/Y (INVX12MTR)                                   0.042      0.330 f
  U11326/Y (INVX8MTR)                                    0.040      0.370 r
  U18780/Y (BUFX8MTR)                                    0.066      0.435 r
  U10398/Y (AOI22X2MTR)                                  0.053      0.489 f
  U18576/Y (OAI2B11X2MTR)                                0.059      0.548 r
  U10242/Y (NOR2BX2MTR)                                  0.161      0.709 r
  U25847/Y (NOR2X2MTR)                                   0.069      0.778 f
  U16706/Y (NOR2X2MTR)                                   0.087      0.864 r
  U25849/Y (CLKNAND2X2MTR)                               0.066      0.930 f
  U19307/Y (OA21X4MTR)                                   0.161      1.092 f
  U23933/Y (OAI2B1X8MTR)                                 0.035      1.126 r
  U16528/Y (CLKNAND2X4MTR)                               0.044      1.170 f
  U10906/Y (NAND3X4MTR)                                  0.051      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.052      1.273 f
  U16368/Y (NAND2X4MTR)                                  0.050      1.323 r
  U16360/Y (NAND2X8MTR)                                  0.065      1.388 f
  U20863/Y (OAI2B1X4MTR)                                 0.123      1.511 r
  U23503/Y (BUFX4MTR)                                    0.117      1.628 r
  U11761/Y (OAI21X1MTR)                                  0.065      1.694 f
  U0_BANK_TOP/vACC_2_reg_4__12_/D (DFFRQX4MTR)           0.000      1.694 f
  data arrival time                                                 1.694

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_4__12_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.118      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.694
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.312


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24079/Y (INVX6MTR)                                    0.041      0.328 f
  U17036/Y (INVX4MTR)                                    0.046      0.374 r
  U10447/Y (INVX4MTR)                                    0.040      0.415 f
  U11615/Y (NOR2X3MTR)                                   0.053      0.467 r
  U23944/Y (AOI21X3MTR)                                  0.035      0.503 f
  U12205/Y (OAI21X4MTR)                                  0.045      0.548 r
  U11670/Y (OAI21X6MTR)                                  0.068      0.616 f
  U12095/Y (NAND2X2MTR)                                  0.040      0.656 r
  U15003/Y (INVX2MTR)                                    0.033      0.688 f
  U17850/Y (CLKNAND2X4MTR)                               0.037      0.725 r
  U15666/Y (INVX2MTR)                                    0.034      0.759 f
  U10805/Y (NOR2X4MTR)                                   0.061      0.820 r
  U12072/Y (NAND2X4MTR)                                  0.056      0.876 f
  U13726/Y (CLKOR2X4MTR)                                 0.101      0.977 f
  U13719/Y (NAND3X2MTR)                                  0.044      1.021 r
  U10736/Y (AOI21X1MTR)                                  0.083      1.103 f
  U10975/Y (XNOR2X1MTR)                                  0.089      1.192 f
  U9447/Y (CLKNAND2X2MTR)                                0.053      1.245 r
  U17485/Y (NAND3X4MTR)                                  0.067      1.312 f
  U26499/Y (NOR2X3MTR)                                   0.080      1.392 r
  U15410/Y (NAND2X4MTR)                                  0.045      1.437 f
  U15408/Y (INVX4MTR)                                    0.038      1.475 r
  U12106/Y (NAND3X8MTR)                                  0.056      1.531 f
  U10776/Y (NAND2X4MTR)                                  0.049      1.580 r
  U15730/Y (AOI21X6MTR)                                  0.051      1.630 f
  U15433/Y (OAI2BB1X2MTR)                                0.086      1.716 f
  U0_BANK_TOP/vACC_1_reg_6__18_/D (DFFRHQX4MTR)          0.000      1.716 f
  data arrival time                                                 1.716

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_6__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.716
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.311


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24079/Y (INVX6MTR)                                    0.041      0.328 f
  U17036/Y (INVX4MTR)                                    0.046      0.374 r
  U10447/Y (INVX4MTR)                                    0.040      0.415 f
  U11615/Y (NOR2X3MTR)                                   0.053      0.467 r
  U23944/Y (AOI21X3MTR)                                  0.035      0.503 f
  U12205/Y (OAI21X4MTR)                                  0.045      0.548 r
  U11670/Y (OAI21X6MTR)                                  0.068      0.616 f
  U12095/Y (NAND2X2MTR)                                  0.040      0.656 r
  U15003/Y (INVX2MTR)                                    0.033      0.688 f
  U17850/Y (CLKNAND2X4MTR)                               0.037      0.725 r
  U15666/Y (INVX2MTR)                                    0.034      0.759 f
  U10805/Y (NOR2X4MTR)                                   0.061      0.820 r
  U12072/Y (NAND2X4MTR)                                  0.056      0.876 f
  U13726/Y (CLKOR2X4MTR)                                 0.101      0.977 f
  U13719/Y (NAND3X2MTR)                                  0.044      1.021 r
  U10736/Y (AOI21X1MTR)                                  0.083      1.103 f
  U10975/Y (XNOR2X1MTR)                                  0.089      1.192 f
  U9447/Y (CLKNAND2X2MTR)                                0.053      1.245 r
  U17485/Y (NAND3X4MTR)                                  0.067      1.312 f
  U26499/Y (NOR2X3MTR)                                   0.080      1.392 r
  U15410/Y (NAND2X4MTR)                                  0.045      1.437 f
  U15408/Y (INVX4MTR)                                    0.038      1.475 r
  U12106/Y (NAND3X8MTR)                                  0.056      1.531 f
  U10901/Y (CLKNAND2X4MTR)                               0.052      1.584 r
  U11790/Y (NAND2X4MTR)                                  0.040      1.624 f
  U14163/Y (INVX2MTR)                                    0.045      1.669 r
  U20829/Y (OAI22X2MTR)                                  0.045      1.714 f
  U0_BANK_TOP/vACC_3_reg_6__20_/D (DFFRHQX4MTR)          0.000      1.714 f
  data arrival time                                                 1.714

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_6__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.714
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.311


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24079/Y (INVX6MTR)                                    0.041      0.328 f
  U17036/Y (INVX4MTR)                                    0.046      0.374 r
  U10447/Y (INVX4MTR)                                    0.040      0.415 f
  U11615/Y (NOR2X3MTR)                                   0.053      0.467 r
  U23944/Y (AOI21X3MTR)                                  0.035      0.503 f
  U12205/Y (OAI21X4MTR)                                  0.045      0.548 r
  U11670/Y (OAI21X6MTR)                                  0.068      0.616 f
  U12095/Y (NAND2X2MTR)                                  0.040      0.656 r
  U15003/Y (INVX2MTR)                                    0.033      0.688 f
  U17850/Y (CLKNAND2X4MTR)                               0.037      0.725 r
  U15666/Y (INVX2MTR)                                    0.034      0.759 f
  U10805/Y (NOR2X4MTR)                                   0.061      0.820 r
  U12072/Y (NAND2X4MTR)                                  0.056      0.876 f
  U13726/Y (CLKOR2X4MTR)                                 0.101      0.977 f
  U13719/Y (NAND3X2MTR)                                  0.044      1.021 r
  U10736/Y (AOI21X1MTR)                                  0.083      1.103 f
  U10975/Y (XNOR2X1MTR)                                  0.089      1.192 f
  U9447/Y (CLKNAND2X2MTR)                                0.053      1.245 r
  U17485/Y (NAND3X4MTR)                                  0.067      1.312 f
  U26499/Y (NOR2X3MTR)                                   0.080      1.392 r
  U15410/Y (NAND2X4MTR)                                  0.045      1.437 f
  U15408/Y (INVX4MTR)                                    0.038      1.475 r
  U12106/Y (NAND3X8MTR)                                  0.056      1.531 f
  U10901/Y (CLKNAND2X4MTR)                               0.052      1.584 r
  U11790/Y (NAND2X4MTR)                                  0.040      1.624 f
  U14163/Y (INVX2MTR)                                    0.045      1.669 r
  U20830/Y (OAI22X2MTR)                                  0.045      1.714 f
  U0_BANK_TOP/vACC_1_reg_6__20_/D (DFFRHQX4MTR)          0.000      1.714 f
  data arrival time                                                 1.714

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_6__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.714
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.311


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_238_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12730/Y (BUFX8MTR)                                    0.076      0.504 r
  U15961/Y (INVX2MTR)                                    0.064      0.568 f
  U25291/Y (CLKNAND2X2MTR)                               0.047      0.615 r
  U25292/Y (CLKNAND2X2MTR)                               0.053      0.668 f
  U25295/Y (NOR2X4MTR)                                   0.078      0.746 r
  U25337/Y (INVX2MTR)                                    0.043      0.789 f
  U25338/Y (NOR2BX2MTR)                                  0.115      0.904 f
  U11685/Y (AOI21X1MTR)                                  0.087      0.991 r
  U26443/Y (NAND3X2MTR)                                  0.080      1.072 f
  U15939/Y (NOR3X1MTR)                                   0.124      1.195 r
  U15793/Y (NAND3X2MTR)                                  0.125      1.320 f
  U11704/Y (INVX2MTR)                                    0.057      1.377 r
  U11667/Y (CLKNAND2X2MTR)                               0.057      1.433 f
  U26510/Y (AOI21X2MTR)                                  0.080      1.513 r
  U26511/Y (OAI21X2MTR)                                  0.074      1.587 f
  U14212/Y (NOR2BX1MTR)                                  0.110      1.697 f
  PIM_result_reg_238_/D (DFFRHQX2MTR)                    0.000      1.697 f
  data arrival time                                                 1.697

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_238_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.114      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.697
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.311


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_110_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12730/Y (BUFX8MTR)                                    0.076      0.504 r
  U15961/Y (INVX2MTR)                                    0.064      0.568 f
  U25291/Y (CLKNAND2X2MTR)                               0.047      0.615 r
  U25292/Y (CLKNAND2X2MTR)                               0.053      0.668 f
  U25295/Y (NOR2X4MTR)                                   0.078      0.746 r
  U25337/Y (INVX2MTR)                                    0.043      0.789 f
  U25338/Y (NOR2BX2MTR)                                  0.115      0.904 f
  U11685/Y (AOI21X1MTR)                                  0.087      0.991 r
  U26443/Y (NAND3X2MTR)                                  0.080      1.072 f
  U15939/Y (NOR3X1MTR)                                   0.124      1.195 r
  U15793/Y (NAND3X2MTR)                                  0.125      1.320 f
  U11704/Y (INVX2MTR)                                    0.057      1.377 r
  U11667/Y (CLKNAND2X2MTR)                               0.057      1.433 f
  U26510/Y (AOI21X2MTR)                                  0.080      1.513 r
  U26511/Y (OAI21X2MTR)                                  0.074      1.587 f
  U14210/Y (NOR2BX1MTR)                                  0.110      1.697 f
  PIM_result_reg_110_/D (DFFRHQX2MTR)                    0.000      1.697 f
  data arrival time                                                 1.697

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_110_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.114      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.697
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.311


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_366_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12730/Y (BUFX8MTR)                                    0.076      0.504 r
  U15961/Y (INVX2MTR)                                    0.064      0.568 f
  U25291/Y (CLKNAND2X2MTR)                               0.047      0.615 r
  U25292/Y (CLKNAND2X2MTR)                               0.053      0.668 f
  U25295/Y (NOR2X4MTR)                                   0.078      0.746 r
  U25337/Y (INVX2MTR)                                    0.043      0.789 f
  U25338/Y (NOR2BX2MTR)                                  0.115      0.904 f
  U11685/Y (AOI21X1MTR)                                  0.087      0.991 r
  U26443/Y (NAND3X2MTR)                                  0.080      1.072 f
  U15939/Y (NOR3X1MTR)                                   0.124      1.195 r
  U15793/Y (NAND3X2MTR)                                  0.125      1.320 f
  U11704/Y (INVX2MTR)                                    0.057      1.377 r
  U11667/Y (CLKNAND2X2MTR)                               0.057      1.433 f
  U26510/Y (AOI21X2MTR)                                  0.080      1.513 r
  U26511/Y (OAI21X2MTR)                                  0.074      1.587 f
  U14214/Y (NOR2BX1MTR)                                  0.110      1.697 f
  PIM_result_reg_366_/D (DFFRHQX2MTR)                    0.000      1.697 f
  data arrival time                                                 1.697

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_366_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.114      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.697
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.311


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.131      0.131 f
  U18675/Y (INVX8MTR)                                    0.046      0.176 r
  U17297/Y (INVX6MTR)                                    0.038      0.214 f
  U23579/Y (NOR2BX8MTR)                                  0.071      0.285 r
  U21152/Y (AOI22X1MTR)                                  0.071      0.356 f
  U25513/Y (NAND4X2MTR)                                  0.079      0.435 r
  U20994/Y (NAND2X1MTR)                                  0.068      0.503 f
  U10262/Y (NAND2X2MTR)                                  0.072      0.575 r
  U14038/Y (INVX3MTR)                                    0.046      0.621 f
  U15881/Y (CLKNAND2X4MTR)                               0.049      0.670 r
  U15053/Y (OAI2B1X4MTR)                                 0.128      0.799 r
  U14599/Y (NAND3BX4MTR)                                 0.072      0.870 f
  U15657/Y (CLKNAND2X4MTR)                               0.061      0.931 r
  U14906/Y (INVX4MTR)                                    0.039      0.970 f
  U13058/Y (OAI21X4MTR)                                  0.074      1.044 r
  U20797/Y (OAI2BB1X4MTR)                                0.111      1.155 r
  U20735/Y (OAI211X8MTR)                                 0.069      1.224 f
  U12314/Y (NAND2X4MTR)                                  0.089      1.313 r
  U17529/Y (INVX4MTR)                                    0.040      1.353 f
  U14246/Y (INVX4MTR)                                    0.061      1.413 r
  U11726/Y (NAND2X2MTR)                                  0.057      1.471 f
  U13668/Y (INVX2MTR)                                    0.071      1.542 r
  U23684/Y (AOI22X1MTR)                                  0.092      1.634 f
  U11061/Y (OAI21X1MTR)                                  0.053      1.687 r
  U0_BANK_TOP/vACC_3_reg_7__12_/D (DFFRHQX2MTR)          0.000      1.687 r
  data arrival time                                                 1.687

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_7__12_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.124      1.376
  data required time                                                1.376
  --------------------------------------------------------------------------
  data required time                                                1.376
  data arrival time                                                -1.687
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.311


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_174_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U15113/Y (MXI2X8MTR)                                   0.067      0.368 f
  U17155/Y (INVX12MTR)                                   0.043      0.412 r
  U14629/Y (BUFX6MTR)                                    0.080      0.492 r
  U25342/Y (INVX4MTR)                                    0.047      0.539 f
  U18322/Y (CLKNAND2X2MTR)                               0.045      0.584 r
  U25345/Y (NAND4X4MTR)                                  0.095      0.680 f
  U16086/Y (NOR2X2MTR)                                   0.103      0.783 r
  U11577/Y (AND3X4MTR)                                   0.123      0.906 r
  U13147/Y (NAND2X4MTR)                                  0.053      0.959 f
  U13123/Y (NOR2X4MTR)                                   0.079      1.038 r
  U10823/Y (NAND2X4MTR)                                  0.059      1.097 f
  U17550/Y (NOR2X6MTR)                                   0.075      1.172 r
  U16487/Y (NAND2X4MTR)                                  0.057      1.228 f
  U15861/Y (NOR2X4MTR)                                   0.072      1.301 r
  U17412/Y (NAND3X4MTR)                                  0.066      1.367 f
  U17376/Y (CLKNAND2X2MTR)                               0.060      1.427 r
  U17546/Y (NOR2X4MTR)                                   0.042      1.468 f
  U11805/Y (OAI22X1MTR)                                  0.067      1.536 r
  U17245/Y (NOR2X2MTR)                                   0.059      1.594 f
  U23071/Y (NOR2X1MTR)                                   0.051      1.645 r
  PIM_result_reg_174_/D (DFFRQX2MTR)                     0.000      1.645 r
  data arrival time                                                 1.645

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_174_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.645
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.311


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_46_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U15113/Y (MXI2X8MTR)                                   0.067      0.368 f
  U17155/Y (INVX12MTR)                                   0.043      0.412 r
  U14629/Y (BUFX6MTR)                                    0.080      0.492 r
  U25342/Y (INVX4MTR)                                    0.047      0.539 f
  U18322/Y (CLKNAND2X2MTR)                               0.045      0.584 r
  U25345/Y (NAND4X4MTR)                                  0.095      0.680 f
  U16086/Y (NOR2X2MTR)                                   0.103      0.783 r
  U11577/Y (AND3X4MTR)                                   0.123      0.906 r
  U13147/Y (NAND2X4MTR)                                  0.053      0.959 f
  U13123/Y (NOR2X4MTR)                                   0.079      1.038 r
  U10823/Y (NAND2X4MTR)                                  0.059      1.097 f
  U17550/Y (NOR2X6MTR)                                   0.075      1.172 r
  U16487/Y (NAND2X4MTR)                                  0.057      1.228 f
  U15861/Y (NOR2X4MTR)                                   0.072      1.301 r
  U17412/Y (NAND3X4MTR)                                  0.066      1.367 f
  U17376/Y (CLKNAND2X2MTR)                               0.060      1.427 r
  U17546/Y (NOR2X4MTR)                                   0.042      1.468 f
  U11805/Y (OAI22X1MTR)                                  0.067      1.536 r
  U17245/Y (NOR2X2MTR)                                   0.059      1.594 f
  U23072/Y (NOR2X1MTR)                                   0.051      1.645 r
  PIM_result_reg_46_/D (DFFRQX2MTR)                      0.000      1.645 r
  data arrival time                                                 1.645

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_46_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.645
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.311


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U20808/Y (AOI21X8MTR)                                  0.108      1.348 r
  U17595/Y (NAND2BX4MTR)                                 0.090      1.439 r
  U14268/Y (NAND2X4MTR)                                  0.053      1.492 f
  U16413/Y (INVX4MTR)                                    0.063      1.555 r
  U11297/Y (NAND2X2MTR)                                  0.045      1.601 f
  U11199/Y (OAI21X1MTR)                                  0.033      1.634 r
  U0_BANK_TOP/vACC_3_reg_1__0_/D (DFFRQX4MTR)            0.000      1.634 r
  data arrival time                                                 1.634

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_1__0_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.177      1.323
  data required time                                                1.323
  --------------------------------------------------------------------------
  data required time                                                1.323
  data arrival time                                                -1.634
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.311


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13378/Y (INVX16MTR)                                   0.040      0.190 f
  U13354/Y (CLKNAND2X16MTR)                              0.044      0.234 r
  U10651/Y (BUFX20MTR)                                   0.076      0.310 r
  U24032/Y (INVX16MTR)                                   0.027      0.337 f
  U12780/Y (BUFX8MTR)                                    0.064      0.401 f
  U21763/Y (AOI22X1MTR)                                  0.052      0.453 r
  U12051/Y (OAI2BB1X1MTR)                                0.105      0.558 r
  U12094/Y (NAND2X2MTR)                                  0.055      0.613 f
  U17991/Y (NOR2X4MTR)                                   0.068      0.681 r
  U17898/Y (NAND2X4MTR)                                  0.065      0.746 f
  U19335/Y (CLKNAND2X12MTR)                              0.058      0.804 r
  U12393/Y (NAND2X4MTR)                                  0.054      0.858 f
  U17647/Y (INVX5MTR)                                    0.051      0.909 r
  U13743/Y (NAND2X8MTR)                                  0.047      0.956 f
  U9737/Y (AND2X8MTR)                                    0.078      1.034 f
  U11763/Y (AOI21X8MTR)                                  0.090      1.124 r
  U22450/Y (XNOR2X2MTR)                                  0.102      1.226 r
  U11870/Y (NOR2X4MTR)                                   0.058      1.285 f
  U20917/Y (INVX4MTR)                                    0.051      1.336 r
  U19903/Y (XNOR2X8MTR)                                  0.095      1.430 r
  U11902/Y (NAND2X4MTR)                                  0.062      1.493 f
  U14112/Y (NOR2BX4MTR)                                  0.061      1.554 r
  U14106/Y (NAND4X4MTR)                                  0.072      1.626 f
  U14816/Y (NOR2X4MTR)                                   0.071      1.697 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/D (DFFRHQX8MTR)
                                                         0.000      1.697 r
  data arrival time                                                 1.697

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/CK (DFFRHQX8MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.113      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.697
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.310


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (CLKNAND2X2MTR)                               0.059      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.043      0.361 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.409 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.503 f
  U18516/Y (AND2X4MTR)                                   0.081      0.584 f
  U15193/Y (CLKNAND2X4MTR)                               0.032      0.615 r
  U16727/Y (INVX3MTR)                                    0.033      0.648 f
  U15100/Y (INVX2MTR)                                    0.029      0.677 r
  U11081/Y (CLKNAND2X2MTR)                               0.047      0.724 f
  U13197/Y (CLKNAND2X2MTR)                               0.046      0.770 r
  U17752/Y (NAND2X3MTR)                                  0.045      0.815 f
  U11628/Y (NAND2X3MTR)                                  0.040      0.854 r
  U11627/Y (NAND2X4MTR)                                  0.057      0.911 f
  U11759/Y (NAND2X4MTR)                                  0.053      0.965 r
  U11864/Y (NAND2X6MTR)                                  0.051      1.016 f
  U16430/Y (AOI21X2MTR)                                  0.080      1.096 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.156 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.213 r
  U11847/Y (NAND2X4MTR)                                  0.056      1.268 f
  U11786/Y (CLKNAND2X8MTR)                               0.043      1.311 r
  U11777/Y (NAND2X12MTR)                                 0.055      1.366 f
  U15749/Y (INVX8MTR)                                    0.049      1.415 r
  U9239/Y (NAND2X2MTR)                                   0.076      1.491 f
  U16296/Y (BUFX4MTR)                                    0.108      1.599 f
  U29112/Y (OAI222X2MTR)                                 0.069      1.668 r
  U0_BANK_TOP/vACC_2_reg_2__14_/D (DFFRHQX2MTR)          0.000      1.668 r
  data arrival time                                                 1.668

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_2__14_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.142      1.358
  data required time                                                1.358
  --------------------------------------------------------------------------
  data required time                                                1.358
  data arrival time                                                -1.668
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.310


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (CLKNAND2X2MTR)                               0.059      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.043      0.361 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.409 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.503 f
  U18516/Y (AND2X4MTR)                                   0.081      0.584 f
  U15193/Y (CLKNAND2X4MTR)                               0.032      0.615 r
  U16727/Y (INVX3MTR)                                    0.033      0.648 f
  U15100/Y (INVX2MTR)                                    0.029      0.677 r
  U11081/Y (CLKNAND2X2MTR)                               0.047      0.724 f
  U13197/Y (CLKNAND2X2MTR)                               0.046      0.770 r
  U17752/Y (NAND2X3MTR)                                  0.045      0.815 f
  U11628/Y (NAND2X3MTR)                                  0.040      0.854 r
  U11627/Y (NAND2X4MTR)                                  0.057      0.911 f
  U11759/Y (NAND2X4MTR)                                  0.053      0.965 r
  U11864/Y (NAND2X6MTR)                                  0.051      1.016 f
  U16430/Y (AOI21X2MTR)                                  0.080      1.096 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.156 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.213 r
  U11847/Y (NAND2X4MTR)                                  0.056      1.268 f
  U11786/Y (CLKNAND2X8MTR)                               0.043      1.311 r
  U11777/Y (NAND2X12MTR)                                 0.055      1.366 f
  U15749/Y (INVX8MTR)                                    0.049      1.415 r
  U9239/Y (NAND2X2MTR)                                   0.076      1.491 f
  U16296/Y (BUFX4MTR)                                    0.108      1.599 f
  U29095/Y (OAI222X2MTR)                                 0.069      1.668 r
  U0_BANK_TOP/vACC_2_reg_2__9_/D (DFFRHQX2MTR)           0.000      1.668 r
  data arrival time                                                 1.668

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_2__9_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.142      1.358
  data required time                                                1.358
  --------------------------------------------------------------------------
  data required time                                                1.358
  data arrival time                                                -1.668
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.310


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (CLKNAND2X2MTR)                               0.059      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.043      0.361 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.409 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.503 f
  U18516/Y (AND2X4MTR)                                   0.081      0.584 f
  U15193/Y (CLKNAND2X4MTR)                               0.032      0.615 r
  U16727/Y (INVX3MTR)                                    0.033      0.648 f
  U15100/Y (INVX2MTR)                                    0.029      0.677 r
  U11081/Y (CLKNAND2X2MTR)                               0.047      0.724 f
  U13197/Y (CLKNAND2X2MTR)                               0.046      0.770 r
  U17752/Y (NAND2X3MTR)                                  0.045      0.815 f
  U11628/Y (NAND2X3MTR)                                  0.040      0.854 r
  U11627/Y (NAND2X4MTR)                                  0.057      0.911 f
  U11759/Y (NAND2X4MTR)                                  0.053      0.965 r
  U11864/Y (NAND2X6MTR)                                  0.051      1.016 f
  U16430/Y (AOI21X2MTR)                                  0.080      1.096 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.156 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.213 r
  U11847/Y (NAND2X4MTR)                                  0.056      1.268 f
  U11786/Y (CLKNAND2X8MTR)                               0.043      1.311 r
  U11777/Y (NAND2X12MTR)                                 0.055      1.366 f
  U15749/Y (INVX8MTR)                                    0.049      1.415 r
  U9239/Y (NAND2X2MTR)                                   0.076      1.491 f
  U16296/Y (BUFX4MTR)                                    0.108      1.599 f
  U29091/Y (OAI222X2MTR)                                 0.069      1.668 r
  U0_BANK_TOP/vACC_2_reg_2__10_/D (DFFRHQX2MTR)          0.000      1.668 r
  data arrival time                                                 1.668

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_2__10_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.142      1.358
  data required time                                                1.358
  --------------------------------------------------------------------------
  data required time                                                1.358
  data arrival time                                                -1.668
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.310


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (CLKNAND2X2MTR)                               0.059      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.043      0.361 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.409 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.503 f
  U18516/Y (AND2X4MTR)                                   0.081      0.584 f
  U15193/Y (CLKNAND2X4MTR)                               0.032      0.615 r
  U16727/Y (INVX3MTR)                                    0.033      0.648 f
  U15100/Y (INVX2MTR)                                    0.029      0.677 r
  U11081/Y (CLKNAND2X2MTR)                               0.047      0.724 f
  U13197/Y (CLKNAND2X2MTR)                               0.046      0.770 r
  U17752/Y (NAND2X3MTR)                                  0.045      0.815 f
  U11628/Y (NAND2X3MTR)                                  0.040      0.854 r
  U11627/Y (NAND2X4MTR)                                  0.057      0.911 f
  U11759/Y (NAND2X4MTR)                                  0.053      0.965 r
  U11864/Y (NAND2X6MTR)                                  0.051      1.016 f
  U16430/Y (AOI21X2MTR)                                  0.080      1.096 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.156 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.213 r
  U11847/Y (NAND2X4MTR)                                  0.056      1.268 f
  U11786/Y (CLKNAND2X8MTR)                               0.043      1.311 r
  U11777/Y (NAND2X12MTR)                                 0.055      1.366 f
  U15749/Y (INVX8MTR)                                    0.049      1.415 r
  U9239/Y (NAND2X2MTR)                                   0.076      1.491 f
  U16296/Y (BUFX4MTR)                                    0.108      1.599 f
  U29086/Y (OAI222X2MTR)                                 0.069      1.668 r
  U0_BANK_TOP/vACC_2_reg_2__11_/D (DFFRHQX2MTR)          0.000      1.668 r
  data arrival time                                                 1.668

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_2__11_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.142      1.358
  data required time                                                1.358
  --------------------------------------------------------------------------
  data required time                                                1.358
  data arrival time                                                -1.668
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.310


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (CLKNAND2X2MTR)                               0.059      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.043      0.361 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.409 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.503 f
  U18516/Y (AND2X4MTR)                                   0.081      0.584 f
  U15193/Y (CLKNAND2X4MTR)                               0.032      0.615 r
  U16727/Y (INVX3MTR)                                    0.033      0.648 f
  U15100/Y (INVX2MTR)                                    0.029      0.677 r
  U11081/Y (CLKNAND2X2MTR)                               0.047      0.724 f
  U13197/Y (CLKNAND2X2MTR)                               0.046      0.770 r
  U17752/Y (NAND2X3MTR)                                  0.045      0.815 f
  U11628/Y (NAND2X3MTR)                                  0.040      0.854 r
  U11627/Y (NAND2X4MTR)                                  0.057      0.911 f
  U11759/Y (NAND2X4MTR)                                  0.053      0.965 r
  U11864/Y (NAND2X6MTR)                                  0.051      1.016 f
  U16430/Y (AOI21X2MTR)                                  0.080      1.096 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.156 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.213 r
  U11847/Y (NAND2X4MTR)                                  0.056      1.268 f
  U11786/Y (CLKNAND2X8MTR)                               0.043      1.311 r
  U11777/Y (NAND2X12MTR)                                 0.055      1.366 f
  U15749/Y (INVX8MTR)                                    0.049      1.415 r
  U9239/Y (NAND2X2MTR)                                   0.076      1.491 f
  U16296/Y (BUFX4MTR)                                    0.108      1.599 f
  U29106/Y (OAI222X2MTR)                                 0.069      1.668 r
  U0_BANK_TOP/vACC_2_reg_2__13_/D (DFFRHQX2MTR)          0.000      1.668 r
  data arrival time                                                 1.668

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_2__13_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.142      1.358
  data required time                                                1.358
  --------------------------------------------------------------------------
  data required time                                                1.358
  data arrival time                                                -1.668
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.310


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24078/Y (INVX12MTR)                                   0.042      0.330 f
  U11326/Y (INVX8MTR)                                    0.040      0.370 r
  U18780/Y (BUFX8MTR)                                    0.066      0.435 r
  U10398/Y (AOI22X2MTR)                                  0.053      0.489 f
  U18576/Y (OAI2B11X2MTR)                                0.059      0.548 r
  U10242/Y (NOR2BX2MTR)                                  0.161      0.709 r
  U25847/Y (NOR2X2MTR)                                   0.069      0.778 f
  U16706/Y (NOR2X2MTR)                                   0.087      0.864 r
  U25849/Y (CLKNAND2X2MTR)                               0.066      0.930 f
  U19307/Y (OA21X4MTR)                                   0.161      1.092 f
  U23933/Y (OAI2B1X8MTR)                                 0.035      1.126 r
  U16528/Y (CLKNAND2X4MTR)                               0.044      1.170 f
  U10906/Y (NAND3X4MTR)                                  0.051      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.052      1.273 f
  U16368/Y (NAND2X4MTR)                                  0.050      1.323 r
  U16360/Y (NAND2X8MTR)                                  0.065      1.388 f
  U20864/Y (OAI2B1X4MTR)                                 0.126      1.514 r
  U22667/Y (AOI2BB1X1MTR)                                0.114      1.628 r
  U11688/Y (OAI21X1MTR)                                  0.064      1.692 f
  U0_BANK_TOP/vACC_3_reg_4__17_/D (DFFRQX4MTR)           0.000      1.692 f
  data arrival time                                                 1.692

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_4__17_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.118      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.692
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.310


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24078/Y (INVX12MTR)                                   0.042      0.330 f
  U11326/Y (INVX8MTR)                                    0.040      0.370 r
  U18780/Y (BUFX8MTR)                                    0.066      0.435 r
  U10398/Y (AOI22X2MTR)                                  0.053      0.489 f
  U18576/Y (OAI2B11X2MTR)                                0.059      0.548 r
  U10242/Y (NOR2BX2MTR)                                  0.161      0.709 r
  U25847/Y (NOR2X2MTR)                                   0.069      0.778 f
  U16706/Y (NOR2X2MTR)                                   0.087      0.864 r
  U25849/Y (CLKNAND2X2MTR)                               0.066      0.930 f
  U19307/Y (OA21X4MTR)                                   0.161      1.092 f
  U23933/Y (OAI2B1X8MTR)                                 0.035      1.126 r
  U16528/Y (CLKNAND2X4MTR)                               0.044      1.170 f
  U10906/Y (NAND3X4MTR)                                  0.051      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.052      1.273 f
  U16368/Y (NAND2X4MTR)                                  0.050      1.323 r
  U16360/Y (NAND2X8MTR)                                  0.065      1.388 f
  U20864/Y (OAI2B1X4MTR)                                 0.126      1.514 r
  U22668/Y (AOI2BB1X1MTR)                                0.114      1.628 r
  U11689/Y (OAI21X1MTR)                                  0.064      1.692 f
  U0_BANK_TOP/vACC_3_reg_4__18_/D (DFFRQX4MTR)           0.000      1.692 f
  data arrival time                                                 1.692

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_4__18_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.117      1.383
  data required time                                                1.383
  --------------------------------------------------------------------------
  data required time                                                1.383
  data arrival time                                                -1.692
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.310


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U20256/Y (INVX8MTR)                                    0.059      0.217 r
  U10621/Y (INVX6MTR)                                    0.037      0.254 f
  U18599/Y (INVX2MTR)                                    0.055      0.309 r
  U10504/Y (NAND3X4MTR)                                  0.059      0.368 f
  U16107/Y (INVX2MTR)                                    0.133      0.501 r
  U10250/Y (NOR2X2MTR)                                   0.088      0.589 f
  U18157/Y (NOR2X2MTR)                                   0.097      0.685 r
  U13855/Y (OAI21X2MTR)                                  0.083      0.768 f
  U13208/Y (AOI21X2MTR)                                  0.141      0.909 r
  U25136/Y (OAI21X2MTR)                                  0.078      0.987 f
  U17822/Y (INVX2MTR)                                    0.046      1.033 r
  U20747/Y (OAI2BB1X4MTR)                                0.040      1.073 f
  U9633/Y (CLKNAND2X2MTR)                                0.041      1.114 r
  U16428/Y (NAND3X4MTR)                                  0.084      1.198 f
  U11847/Y (NAND2X4MTR)                                  0.058      1.256 r
  U11786/Y (CLKNAND2X8MTR)                               0.048      1.304 f
  U11777/Y (NAND2X12MTR)                                 0.057      1.360 r
  U16323/Y (OAI2B1X4MTR)                                 0.054      1.414 f
  U17413/Y (INVX4MTR)                                    0.054      1.468 r
  U23605/Y (INVX4MTR)                                    0.044      1.512 f
  U29097/Y (OAI222X2MTR)                                 0.095      1.607 r
  U0_BANK_TOP/vACC_1_reg_2__8_/D (DFFRQX4MTR)            0.000      1.607 r
  data arrival time                                                 1.607

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_2__8_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.202      1.298
  data required time                                                1.298
  --------------------------------------------------------------------------
  data required time                                                1.298
  data arrival time                                                -1.607
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.309


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U26321/Y (INVX5MTR)                                    0.077      0.326 r
  U14696/Y (INVX4MTR)                                    0.053      0.378 f
  U13504/Y (OAI22X2MTR)                                  0.087      0.466 r
  U12778/Y (NOR2X2MTR)                                   0.044      0.510 f
  U12719/Y (OAI21X2MTR)                                  0.037      0.547 r
  U18380/Y (NAND2BX2MTR)                                 0.083      0.630 f
  U15892/Y (CLKNAND2X4MTR)                               0.059      0.689 r
  U18047/Y (NAND2X4MTR)                                  0.056      0.745 f
  U10688/Y (OAI21X4MTR)                                  0.096      0.841 r
  U14992/Y (AOI21X2MTR)                                  0.068      0.909 f
  U12049/Y (OAI21X3MTR)                                  0.052      0.961 r
  U20939/Y (AOI21X2MTR)                                  0.068      1.029 f
  U20540/Y (XOR2X1MTR)                                   0.080      1.109 f
  U26417/Y (AOI22X1MTR)                                  0.097      1.206 r
  U16540/Y (OAI2BB1X2MTR)                                0.080      1.287 f
  U15545/Y (INVX2MTR)                                    0.051      1.338 r
  U26007/Y (NAND3X4MTR)                                  0.054      1.393 f
  U11664/Y (NOR2X4MTR)                                   0.076      1.469 r
  U11588/Y (NAND4X2MTR)                                  0.095      1.564 f
  U11711/Y (CLKNAND2X2MTR)                               0.087      1.651 r
  U28996/Y (OAI21X2MTR)                                  0.060      1.711 f
  U0_BANK_TOP/vACC_0_reg_1__18_/D (DFFRHQX4MTR)          0.000      1.711 f
  data arrival time                                                 1.711

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_1__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.711
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.309


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_494_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12730/Y (BUFX8MTR)                                    0.076      0.504 r
  U15961/Y (INVX2MTR)                                    0.064      0.568 f
  U25291/Y (CLKNAND2X2MTR)                               0.047      0.615 r
  U25292/Y (CLKNAND2X2MTR)                               0.053      0.668 f
  U25295/Y (NOR2X4MTR)                                   0.078      0.746 r
  U25337/Y (INVX2MTR)                                    0.043      0.789 f
  U25338/Y (NOR2BX2MTR)                                  0.115      0.904 f
  U11685/Y (AOI21X1MTR)                                  0.087      0.991 r
  U26443/Y (NAND3X2MTR)                                  0.080      1.072 f
  U15939/Y (NOR3X1MTR)                                   0.124      1.195 r
  U15793/Y (NAND3X2MTR)                                  0.125      1.320 f
  U11704/Y (INVX2MTR)                                    0.057      1.377 r
  U11667/Y (CLKNAND2X2MTR)                               0.057      1.433 f
  U26510/Y (AOI21X2MTR)                                  0.080      1.513 r
  U26511/Y (OAI21X2MTR)                                  0.074      1.587 f
  U14213/Y (NOR2BX1MTR)                                  0.110      1.697 f
  PIM_result_reg_494_/D (DFFRHQX2MTR)                    0.000      1.697 f
  data arrival time                                                 1.697

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_494_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.112      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.697
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.309


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_53_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12740/Y (BUFX10MTR)                                   0.076      0.504 r
  U25356/Y (INVX4MTR)                                    0.046      0.550 f
  U20973/Y (CLKNAND2X4MTR)                               0.042      0.592 r
  U19597/Y (NAND4X8MTR)                                  0.093      0.685 f
  U11739/Y (NOR2X4MTR)                                   0.091      0.776 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.847 f
  U16702/Y (INVX4MTR)                                    0.046      0.893 r
  U17682/Y (NAND2X4MTR)                                  0.046      0.939 f
  U16007/Y (NOR2X6MTR)                                   0.070      1.009 r
  U15944/Y (NAND2X4MTR)                                  0.060      1.069 f
  U25026/Y (NOR2X8MTR)                                   0.064      1.133 r
  U17471/Y (NAND2X6MTR)                                  0.055      1.188 f
  U17435/Y (NOR2X8MTR)                                   0.071      1.258 r
  U11841/Y (NAND3X8MTR)                                  0.073      1.331 f
  U23529/Y (NOR2X1MTR)                                   0.105      1.436 r
  U16374/Y (CLKNAND2X2MTR)                               0.057      1.492 f
  U11804/Y (NAND4X1MTR)                                  0.067      1.560 r
  U12269/Y (AND2X1MTR)                                   0.088      1.648 r
  PIM_result_reg_53_/D (DFFRQX2MTR)                      0.000      1.648 r
  data arrival time                                                 1.648

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_53_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.648
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.309


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_181_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12740/Y (BUFX10MTR)                                   0.076      0.504 r
  U25356/Y (INVX4MTR)                                    0.046      0.550 f
  U20973/Y (CLKNAND2X4MTR)                               0.042      0.592 r
  U19597/Y (NAND4X8MTR)                                  0.093      0.685 f
  U11739/Y (NOR2X4MTR)                                   0.091      0.776 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.847 f
  U16702/Y (INVX4MTR)                                    0.046      0.893 r
  U17682/Y (NAND2X4MTR)                                  0.046      0.939 f
  U16007/Y (NOR2X6MTR)                                   0.070      1.009 r
  U15944/Y (NAND2X4MTR)                                  0.060      1.069 f
  U25026/Y (NOR2X8MTR)                                   0.064      1.133 r
  U17471/Y (NAND2X6MTR)                                  0.055      1.188 f
  U17435/Y (NOR2X8MTR)                                   0.071      1.258 r
  U11841/Y (NAND3X8MTR)                                  0.073      1.331 f
  U23529/Y (NOR2X1MTR)                                   0.105      1.436 r
  U16374/Y (CLKNAND2X2MTR)                               0.057      1.492 f
  U11804/Y (NAND4X1MTR)                                  0.067      1.560 r
  U12268/Y (AND2X1MTR)                                   0.088      1.648 r
  PIM_result_reg_181_/D (DFFRQX2MTR)                     0.000      1.648 r
  data arrival time                                                 1.648

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_181_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.648
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.309


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_309_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12740/Y (BUFX10MTR)                                   0.076      0.504 r
  U25356/Y (INVX4MTR)                                    0.046      0.550 f
  U20973/Y (CLKNAND2X4MTR)                               0.042      0.592 r
  U19597/Y (NAND4X8MTR)                                  0.093      0.685 f
  U11739/Y (NOR2X4MTR)                                   0.091      0.776 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.847 f
  U16702/Y (INVX4MTR)                                    0.046      0.893 r
  U17682/Y (NAND2X4MTR)                                  0.046      0.939 f
  U16007/Y (NOR2X6MTR)                                   0.070      1.009 r
  U15944/Y (NAND2X4MTR)                                  0.060      1.069 f
  U25026/Y (NOR2X8MTR)                                   0.064      1.133 r
  U17471/Y (NAND2X6MTR)                                  0.055      1.188 f
  U17435/Y (NOR2X8MTR)                                   0.071      1.258 r
  U11841/Y (NAND3X8MTR)                                  0.073      1.331 f
  U23529/Y (NOR2X1MTR)                                   0.105      1.436 r
  U16374/Y (CLKNAND2X2MTR)                               0.057      1.492 f
  U11804/Y (NAND4X1MTR)                                  0.067      1.560 r
  U12267/Y (AND2X1MTR)                                   0.088      1.648 r
  PIM_result_reg_309_/D (DFFRQX2MTR)                     0.000      1.648 r
  data arrival time                                                 1.648

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_309_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.648
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.309


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_437_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12740/Y (BUFX10MTR)                                   0.076      0.504 r
  U25356/Y (INVX4MTR)                                    0.046      0.550 f
  U20973/Y (CLKNAND2X4MTR)                               0.042      0.592 r
  U19597/Y (NAND4X8MTR)                                  0.093      0.685 f
  U11739/Y (NOR2X4MTR)                                   0.091      0.776 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.847 f
  U16702/Y (INVX4MTR)                                    0.046      0.893 r
  U17682/Y (NAND2X4MTR)                                  0.046      0.939 f
  U16007/Y (NOR2X6MTR)                                   0.070      1.009 r
  U15944/Y (NAND2X4MTR)                                  0.060      1.069 f
  U25026/Y (NOR2X8MTR)                                   0.064      1.133 r
  U17471/Y (NAND2X6MTR)                                  0.055      1.188 f
  U17435/Y (NOR2X8MTR)                                   0.071      1.258 r
  U11841/Y (NAND3X8MTR)                                  0.073      1.331 f
  U23529/Y (NOR2X1MTR)                                   0.105      1.436 r
  U16374/Y (CLKNAND2X2MTR)                               0.057      1.492 f
  U11804/Y (NAND4X1MTR)                                  0.067      1.560 r
  U12266/Y (AND2X1MTR)                                   0.088      1.648 r
  PIM_result_reg_437_/D (DFFRQX2MTR)                     0.000      1.648 r
  data arrival time                                                 1.648

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_437_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.648
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.309


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U26321/Y (INVX5MTR)                                    0.077      0.326 r
  U14696/Y (INVX4MTR)                                    0.053      0.378 f
  U13504/Y (OAI22X2MTR)                                  0.087      0.466 r
  U12778/Y (NOR2X2MTR)                                   0.044      0.510 f
  U12719/Y (OAI21X2MTR)                                  0.037      0.547 r
  U18380/Y (NAND2BX2MTR)                                 0.083      0.630 f
  U15892/Y (CLKNAND2X4MTR)                               0.059      0.689 r
  U18047/Y (NAND2X4MTR)                                  0.056      0.745 f
  U10688/Y (OAI21X4MTR)                                  0.096      0.841 r
  U14992/Y (AOI21X2MTR)                                  0.068      0.909 f
  U12049/Y (OAI21X3MTR)                                  0.052      0.961 r
  U20939/Y (AOI21X2MTR)                                  0.068      1.029 f
  U20540/Y (XOR2X1MTR)                                   0.080      1.109 f
  U26417/Y (AOI22X1MTR)                                  0.097      1.206 r
  U16540/Y (OAI2BB1X2MTR)                                0.080      1.287 f
  U15545/Y (INVX2MTR)                                    0.051      1.338 r
  U26007/Y (NAND3X4MTR)                                  0.054      1.393 f
  U11664/Y (NOR2X4MTR)                                   0.076      1.469 r
  U11588/Y (NAND4X2MTR)                                  0.095      1.564 f
  U11711/Y (CLKNAND2X2MTR)                               0.087      1.651 r
  U28993/Y (OAI21X2MTR)                                  0.060      1.711 f
  U0_BANK_TOP/vACC_1_reg_1__18_/D (DFFRHQX4MTR)          0.000      1.711 f
  data arrival time                                                 1.711

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_1__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.711
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.309


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U20808/Y (AOI21X8MTR)                                  0.108      1.348 r
  U17595/Y (NAND2BX4MTR)                                 0.090      1.439 r
  U14268/Y (NAND2X4MTR)                                  0.053      1.492 f
  U15470/Y (INVX4MTR)                                    0.062      1.554 r
  U11089/Y (NAND2X2MTR)                                  0.045      1.599 f
  U11087/Y (OAI21X1MTR)                                  0.033      1.632 r
  U0_BANK_TOP/vACC_3_reg_1__15_/D (DFFRQX4MTR)           0.000      1.632 r
  data arrival time                                                 1.632

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_1__15_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.177      1.323
  data required time                                                1.323
  --------------------------------------------------------------------------
  data required time                                                1.323
  data arrival time                                                -1.632
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.309


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U17039/Y (INVX8MTR)                                    0.047      0.314 r
  U16098/Y (INVX4MTR)                                    0.037      0.351 f
  U24350/Y (CLKNAND2X2MTR)                               0.032      0.384 r
  U16033/Y (OA21X4MTR)                                   0.096      0.480 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.525 f
  U25524/Y (CLKNAND2X4MTR)                               0.041      0.566 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.615 f
  U16897/Y (NOR2X4MTR)                                   0.064      0.679 r
  U16808/Y (NOR2X4MTR)                                   0.042      0.721 f
  U12108/Y (NOR2X6MTR)                                   0.080      0.802 r
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.863 f
  U14503/Y (NAND2X8MTR)                                  0.043      0.906 r
  U15264/Y (NAND2X6MTR)                                  0.053      0.958 f
  U12172/Y (OAI2BB1X2MTR)                                0.107      1.066 f
  U17411/Y (AOI21X4MTR)                                  0.085      1.151 r
  U17391/Y (NAND2X6MTR)                                  0.070      1.221 f
  U10697/Y (INVX2MTR)                                    0.062      1.282 r
  U20566/Y (CLKOR2X6MTR)                                 0.087      1.370 r
  U14803/Y (CLKAND2X2MTR)                                0.099      1.469 r
  U23634/Y (CLKNAND2X2MTR)                               0.089      1.558 f
  U23628/Y (OAI22X1MTR)                                  0.069      1.627 r
  U0_BANK_TOP/vACC_1_reg_5__15_/D (DFFRQX4MTR)           0.000      1.627 r
  data arrival time                                                 1.627

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_5__15_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.181      1.319
  data required time                                                1.319
  --------------------------------------------------------------------------
  data required time                                                1.319
  data arrival time                                                -1.627
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.309


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U26321/Y (INVX5MTR)                                    0.077      0.326 r
  U14696/Y (INVX4MTR)                                    0.053      0.378 f
  U13504/Y (OAI22X2MTR)                                  0.087      0.466 r
  U12778/Y (NOR2X2MTR)                                   0.044      0.510 f
  U12719/Y (OAI21X2MTR)                                  0.037      0.547 r
  U18380/Y (NAND2BX2MTR)                                 0.083      0.630 f
  U15892/Y (CLKNAND2X4MTR)                               0.059      0.689 r
  U18047/Y (NAND2X4MTR)                                  0.056      0.745 f
  U10688/Y (OAI21X4MTR)                                  0.096      0.841 r
  U14992/Y (AOI21X2MTR)                                  0.068      0.909 f
  U12049/Y (OAI21X3MTR)                                  0.052      0.961 r
  U20939/Y (AOI21X2MTR)                                  0.068      1.029 f
  U20540/Y (XOR2X1MTR)                                   0.080      1.109 f
  U26417/Y (AOI22X1MTR)                                  0.097      1.206 r
  U16540/Y (OAI2BB1X2MTR)                                0.080      1.287 f
  U15545/Y (INVX2MTR)                                    0.051      1.338 r
  U26007/Y (NAND3X4MTR)                                  0.054      1.393 f
  U11664/Y (NOR2X4MTR)                                   0.076      1.469 r
  U11588/Y (NAND4X2MTR)                                  0.095      1.564 f
  U11711/Y (CLKNAND2X2MTR)                               0.087      1.651 r
  U28994/Y (OAI21X2MTR)                                  0.060      1.711 f
  U0_BANK_TOP/vACC_3_reg_1__18_/D (DFFRHQX4MTR)          0.000      1.711 f
  data arrival time                                                 1.711

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_1__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.711
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.309


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U26321/Y (INVX5MTR)                                    0.077      0.326 r
  U14696/Y (INVX4MTR)                                    0.053      0.378 f
  U13504/Y (OAI22X2MTR)                                  0.087      0.466 r
  U12778/Y (NOR2X2MTR)                                   0.044      0.510 f
  U12719/Y (OAI21X2MTR)                                  0.037      0.547 r
  U18380/Y (NAND2BX2MTR)                                 0.083      0.630 f
  U15892/Y (CLKNAND2X4MTR)                               0.059      0.689 r
  U18047/Y (NAND2X4MTR)                                  0.056      0.745 f
  U10688/Y (OAI21X4MTR)                                  0.096      0.841 r
  U14992/Y (AOI21X2MTR)                                  0.068      0.909 f
  U12049/Y (OAI21X3MTR)                                  0.052      0.961 r
  U20939/Y (AOI21X2MTR)                                  0.068      1.029 f
  U20540/Y (XOR2X1MTR)                                   0.080      1.109 f
  U26417/Y (AOI22X1MTR)                                  0.097      1.206 r
  U16540/Y (OAI2BB1X2MTR)                                0.080      1.287 f
  U15545/Y (INVX2MTR)                                    0.051      1.338 r
  U26007/Y (NAND3X4MTR)                                  0.054      1.393 f
  U11664/Y (NOR2X4MTR)                                   0.076      1.469 r
  U11588/Y (NAND4X2MTR)                                  0.095      1.564 f
  U11711/Y (CLKNAND2X2MTR)                               0.087      1.651 r
  U16291/Y (OAI21X2MTR)                                  0.060      1.711 f
  U0_BANK_TOP/vACC_2_reg_1__18_/D (DFFRHQX4MTR)          0.000      1.711 f
  data arrival time                                                 1.711

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_1__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.711
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.309


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U20808/Y (AOI21X8MTR)                                  0.108      1.348 r
  U17595/Y (NAND2BX4MTR)                                 0.090      1.439 r
  U14268/Y (NAND2X4MTR)                                  0.053      1.492 f
  U15470/Y (INVX4MTR)                                    0.062      1.554 r
  U11176/Y (NAND2X2MTR)                                  0.045      1.599 f
  U11171/Y (OAI21X1MTR)                                  0.033      1.632 r
  U0_BANK_TOP/vACC_3_reg_1__7_/D (DFFRQX4MTR)            0.000      1.632 r
  data arrival time                                                 1.632

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_1__7_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.176      1.324
  data required time                                                1.324
  --------------------------------------------------------------------------
  data required time                                                1.324
  data arrival time                                                -1.632
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.308


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.131      0.131 f
  U18675/Y (INVX8MTR)                                    0.046      0.176 r
  U17297/Y (INVX6MTR)                                    0.038      0.214 f
  U23579/Y (NOR2BX8MTR)                                  0.071      0.285 r
  U21152/Y (AOI22X1MTR)                                  0.071      0.356 f
  U25513/Y (NAND4X2MTR)                                  0.079      0.435 r
  U20994/Y (NAND2X1MTR)                                  0.068      0.503 f
  U10262/Y (NAND2X2MTR)                                  0.072      0.575 r
  U14038/Y (INVX3MTR)                                    0.046      0.621 f
  U15881/Y (CLKNAND2X4MTR)                               0.049      0.670 r
  U15053/Y (OAI2B1X4MTR)                                 0.128      0.799 r
  U14599/Y (NAND3BX4MTR)                                 0.072      0.870 f
  U15657/Y (CLKNAND2X4MTR)                               0.061      0.931 r
  U14906/Y (INVX4MTR)                                    0.039      0.970 f
  U13058/Y (OAI21X4MTR)                                  0.074      1.044 r
  U20797/Y (OAI2BB1X4MTR)                                0.111      1.155 r
  U20735/Y (OAI211X8MTR)                                 0.069      1.224 f
  U12314/Y (NAND2X4MTR)                                  0.089      1.313 r
  U17529/Y (INVX4MTR)                                    0.040      1.353 f
  U14246/Y (INVX4MTR)                                    0.061      1.413 r
  U11726/Y (NAND2X2MTR)                                  0.057      1.471 f
  U13668/Y (INVX2MTR)                                    0.071      1.542 r
  U23607/Y (AOI22X1MTR)                                  0.092      1.634 f
  U11569/Y (OAI21X1MTR)                                  0.052      1.686 r
  U0_BANK_TOP/vACC_3_reg_7__10_/D (DFFRHQX4MTR)          0.000      1.686 r
  data arrival time                                                 1.686

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_7__10_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.686
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.308


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (CLKNAND2X2MTR)                               0.059      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.043      0.361 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.409 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.503 f
  U18516/Y (AND2X4MTR)                                   0.081      0.584 f
  U15193/Y (CLKNAND2X4MTR)                               0.032      0.615 r
  U16727/Y (INVX3MTR)                                    0.033      0.648 f
  U15100/Y (INVX2MTR)                                    0.029      0.677 r
  U11081/Y (CLKNAND2X2MTR)                               0.047      0.724 f
  U13197/Y (CLKNAND2X2MTR)                               0.046      0.770 r
  U17752/Y (NAND2X3MTR)                                  0.045      0.815 f
  U11628/Y (NAND2X3MTR)                                  0.040      0.854 r
  U11627/Y (NAND2X4MTR)                                  0.057      0.911 f
  U11759/Y (NAND2X4MTR)                                  0.053      0.965 r
  U11864/Y (NAND2X6MTR)                                  0.051      1.016 f
  U16430/Y (AOI21X2MTR)                                  0.080      1.096 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.156 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.213 r
  U11847/Y (NAND2X4MTR)                                  0.056      1.268 f
  U11786/Y (CLKNAND2X8MTR)                               0.043      1.311 r
  U11777/Y (NAND2X12MTR)                                 0.055      1.366 f
  U15749/Y (INVX8MTR)                                    0.049      1.415 r
  U16307/Y (NAND2X4MTR)                                  0.055      1.470 f
  U21465/Y (INVX4MTR)                                    0.040      1.511 r
  U9244/Y (INVX2MTR)                                     0.051      1.562 f
  U20957/Y (OAI222X2MTR)                                 0.105      1.666 r
  U0_BANK_TOP/vACC_3_reg_2__21_/D (DFFRHQX2MTR)          0.000      1.666 r
  data arrival time                                                 1.666

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_2__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.142      1.358
  data required time                                                1.358
  --------------------------------------------------------------------------
  data required time                                                1.358
  data arrival time                                                -1.666
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.308


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_44_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U15113/Y (MXI2X8MTR)                                   0.067      0.368 f
  U17155/Y (INVX12MTR)                                   0.043      0.412 r
  U14629/Y (BUFX6MTR)                                    0.080      0.492 r
  U25342/Y (INVX4MTR)                                    0.047      0.539 f
  U18322/Y (CLKNAND2X2MTR)                               0.045      0.584 r
  U25345/Y (NAND4X4MTR)                                  0.095      0.680 f
  U16086/Y (NOR2X2MTR)                                   0.103      0.783 r
  U11577/Y (AND3X4MTR)                                   0.123      0.906 r
  U13147/Y (NAND2X4MTR)                                  0.053      0.959 f
  U13123/Y (NOR2X4MTR)                                   0.079      1.038 r
  U10823/Y (NAND2X4MTR)                                  0.059      1.097 f
  U17550/Y (NOR2X6MTR)                                   0.075      1.172 r
  U16487/Y (NAND2X4MTR)                                  0.057      1.228 f
  U15861/Y (NOR2X4MTR)                                   0.072      1.301 r
  U17412/Y (NAND3X4MTR)                                  0.066      1.367 f
  U17376/Y (CLKNAND2X2MTR)                               0.060      1.427 r
  U17546/Y (NOR2X4MTR)                                   0.042      1.468 f
  U9180/Y (AOI2BB1X2MTR)                                 0.124      1.592 f
  U23079/Y (NOR2X1MTR)                                   0.050      1.642 r
  PIM_result_reg_44_/D (DFFRQX2MTR)                      0.000      1.642 r
  data arrival time                                                 1.642

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_44_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.642
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.308


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_172_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U15113/Y (MXI2X8MTR)                                   0.067      0.368 f
  U17155/Y (INVX12MTR)                                   0.043      0.412 r
  U14629/Y (BUFX6MTR)                                    0.080      0.492 r
  U25342/Y (INVX4MTR)                                    0.047      0.539 f
  U18322/Y (CLKNAND2X2MTR)                               0.045      0.584 r
  U25345/Y (NAND4X4MTR)                                  0.095      0.680 f
  U16086/Y (NOR2X2MTR)                                   0.103      0.783 r
  U11577/Y (AND3X4MTR)                                   0.123      0.906 r
  U13147/Y (NAND2X4MTR)                                  0.053      0.959 f
  U13123/Y (NOR2X4MTR)                                   0.079      1.038 r
  U10823/Y (NAND2X4MTR)                                  0.059      1.097 f
  U17550/Y (NOR2X6MTR)                                   0.075      1.172 r
  U16487/Y (NAND2X4MTR)                                  0.057      1.228 f
  U15861/Y (NOR2X4MTR)                                   0.072      1.301 r
  U17412/Y (NAND3X4MTR)                                  0.066      1.367 f
  U17376/Y (CLKNAND2X2MTR)                               0.060      1.427 r
  U17546/Y (NOR2X4MTR)                                   0.042      1.468 f
  U9180/Y (AOI2BB1X2MTR)                                 0.124      1.592 f
  U23078/Y (NOR2X1MTR)                                   0.050      1.642 r
  PIM_result_reg_172_/D (DFFRQX2MTR)                     0.000      1.642 r
  data arrival time                                                 1.642

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_172_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.642
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.308


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_300_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U15113/Y (MXI2X8MTR)                                   0.067      0.368 f
  U17155/Y (INVX12MTR)                                   0.043      0.412 r
  U14629/Y (BUFX6MTR)                                    0.080      0.492 r
  U25342/Y (INVX4MTR)                                    0.047      0.539 f
  U18322/Y (CLKNAND2X2MTR)                               0.045      0.584 r
  U25345/Y (NAND4X4MTR)                                  0.095      0.680 f
  U16086/Y (NOR2X2MTR)                                   0.103      0.783 r
  U11577/Y (AND3X4MTR)                                   0.123      0.906 r
  U13147/Y (NAND2X4MTR)                                  0.053      0.959 f
  U13123/Y (NOR2X4MTR)                                   0.079      1.038 r
  U10823/Y (NAND2X4MTR)                                  0.059      1.097 f
  U17550/Y (NOR2X6MTR)                                   0.075      1.172 r
  U16487/Y (NAND2X4MTR)                                  0.057      1.228 f
  U15861/Y (NOR2X4MTR)                                   0.072      1.301 r
  U17412/Y (NAND3X4MTR)                                  0.066      1.367 f
  U17376/Y (CLKNAND2X2MTR)                               0.060      1.427 r
  U17546/Y (NOR2X4MTR)                                   0.042      1.468 f
  U9180/Y (AOI2BB1X2MTR)                                 0.124      1.592 f
  U23077/Y (NOR2X1MTR)                                   0.050      1.642 r
  PIM_result_reg_300_/D (DFFRQX2MTR)                     0.000      1.642 r
  data arrival time                                                 1.642

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_300_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.642
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.308


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_428_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U15113/Y (MXI2X8MTR)                                   0.067      0.368 f
  U17155/Y (INVX12MTR)                                   0.043      0.412 r
  U14629/Y (BUFX6MTR)                                    0.080      0.492 r
  U25342/Y (INVX4MTR)                                    0.047      0.539 f
  U18322/Y (CLKNAND2X2MTR)                               0.045      0.584 r
  U25345/Y (NAND4X4MTR)                                  0.095      0.680 f
  U16086/Y (NOR2X2MTR)                                   0.103      0.783 r
  U11577/Y (AND3X4MTR)                                   0.123      0.906 r
  U13147/Y (NAND2X4MTR)                                  0.053      0.959 f
  U13123/Y (NOR2X4MTR)                                   0.079      1.038 r
  U10823/Y (NAND2X4MTR)                                  0.059      1.097 f
  U17550/Y (NOR2X6MTR)                                   0.075      1.172 r
  U16487/Y (NAND2X4MTR)                                  0.057      1.228 f
  U15861/Y (NOR2X4MTR)                                   0.072      1.301 r
  U17412/Y (NAND3X4MTR)                                  0.066      1.367 f
  U17376/Y (CLKNAND2X2MTR)                               0.060      1.427 r
  U17546/Y (NOR2X4MTR)                                   0.042      1.468 f
  U9180/Y (AOI2BB1X2MTR)                                 0.124      1.592 f
  U23076/Y (NOR2X1MTR)                                   0.050      1.642 r
  PIM_result_reg_428_/D (DFFRQX2MTR)                     0.000      1.642 r
  data arrival time                                                 1.642

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_428_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.642
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.308


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24078/Y (INVX12MTR)                                   0.042      0.330 f
  U11326/Y (INVX8MTR)                                    0.040      0.370 r
  U18780/Y (BUFX8MTR)                                    0.066      0.435 r
  U10398/Y (AOI22X2MTR)                                  0.053      0.489 f
  U18576/Y (OAI2B11X2MTR)                                0.059      0.548 r
  U10242/Y (NOR2BX2MTR)                                  0.161      0.709 r
  U25847/Y (NOR2X2MTR)                                   0.069      0.778 f
  U16706/Y (NOR2X2MTR)                                   0.087      0.864 r
  U25849/Y (CLKNAND2X2MTR)                               0.066      0.930 f
  U19307/Y (OA21X4MTR)                                   0.161      1.092 f
  U23933/Y (OAI2B1X8MTR)                                 0.035      1.126 r
  U16528/Y (CLKNAND2X4MTR)                               0.044      1.170 f
  U10906/Y (NAND3X4MTR)                                  0.051      1.221 r
  U15462/Y (CLKNAND2X4MTR)                               0.052      1.272 f
  U11066/Y (NOR2X1MTR)                                   0.093      1.366 r
  U17457/Y (NOR2X1MTR)                                   0.053      1.419 f
  U21578/Y (NOR2X1MTR)                                   0.067      1.487 r
  U29365/Y (NAND2X2MTR)                                  0.070      1.556 f
  U16270/Y (OAI21X2MTR)                                  0.075      1.631 r
  U0_BANK_TOP/vACC_0_reg_4__18_/D (DFFRQX4MTR)           0.000      1.631 r
  data arrival time                                                 1.631

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_4__18_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.177      1.323
  data required time                                                1.323
  --------------------------------------------------------------------------
  data required time                                                1.323
  data arrival time                                                -1.631
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.308


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U20900/Y (NAND3BX2MTR)                                 0.075      1.533 f
  U18729/Y (OAI2BB1X2MTR)                                0.072      1.605 r
  U11422/Y (OAI22X1MTR)                                  0.067      1.672 f
  U0_BANK_TOP/vACC_3_reg_5__4_/D (DFFRQX2MTR)            0.000      1.672 f
  data arrival time                                                 1.672

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_5__4_/CK (DFFRQX2MTR)           0.000      1.500 r
  library setup time                                    -0.135      1.365
  data required time                                                1.365
  --------------------------------------------------------------------------
  data required time                                                1.365
  data arrival time                                                -1.672
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.308


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.131      0.131 f
  U18675/Y (INVX8MTR)                                    0.046      0.176 r
  U17297/Y (INVX6MTR)                                    0.038      0.214 f
  U23579/Y (NOR2BX8MTR)                                  0.071      0.285 r
  U21152/Y (AOI22X1MTR)                                  0.071      0.356 f
  U25513/Y (NAND4X2MTR)                                  0.079      0.435 r
  U20994/Y (NAND2X1MTR)                                  0.068      0.503 f
  U10262/Y (NAND2X2MTR)                                  0.072      0.575 r
  U14038/Y (INVX3MTR)                                    0.046      0.621 f
  U15881/Y (CLKNAND2X4MTR)                               0.049      0.670 r
  U15053/Y (OAI2B1X4MTR)                                 0.128      0.799 r
  U14599/Y (NAND3BX4MTR)                                 0.072      0.870 f
  U15657/Y (CLKNAND2X4MTR)                               0.061      0.931 r
  U14906/Y (INVX4MTR)                                    0.039      0.970 f
  U13058/Y (OAI21X4MTR)                                  0.074      1.044 r
  U20797/Y (OAI2BB1X4MTR)                                0.111      1.155 r
  U20735/Y (OAI211X8MTR)                                 0.069      1.224 f
  U12314/Y (NAND2X4MTR)                                  0.089      1.313 r
  U17529/Y (INVX4MTR)                                    0.040      1.353 f
  U14246/Y (INVX4MTR)                                    0.061      1.413 r
  U26508/Y (CLKNAND2X2MTR)                               0.065      1.479 f
  U17197/Y (INVX3MTR)                                    0.064      1.543 r
  U23813/Y (AOI22X1MTR)                                  0.087      1.630 f
  U20614/Y (OAI21X1MTR)                                  0.052      1.682 r
  U0_BANK_TOP/vACC_1_reg_7__10_/D (DFFRHQX2MTR)          0.000      1.682 r
  data arrival time                                                 1.682

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_7__10_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.682
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.307


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_91_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14669/Y (BUFX8MTR)                                    0.073      0.440 r
  U14641/Y (BUFX10MTR)                                   0.072      0.513 r
  U25719/Y (INVX4MTR)                                    0.044      0.557 f
  U24769/Y (NAND2X3MTR)                                  0.043      0.600 r
  U18307/Y (NAND4X6MTR)                                  0.112      0.712 f
  U9743/Y (NOR2X4MTR)                                    0.111      0.823 r
  U12514/Y (NAND3X4MTR)                                  0.077      0.900 f
  U13778/Y (NOR2X4MTR)                                   0.074      0.974 r
  U13758/Y (NAND2X4MTR)                                  0.072      1.046 f
  U14327/Y (NOR2X8MTR)                                   0.072      1.117 r
  U13070/Y (NAND3X8MTR)                                  0.083      1.200 f
  U12348/Y (NOR2X6MTR)                                   0.082      1.282 r
  U23680/Y (NAND4X4MTR)                                  0.077      1.359 f
  U26504/Y (NAND4X4MTR)                                  0.085      1.444 r
  U26708/Y (CLKNAND2X2MTR)                               0.052      1.496 f
  U11806/Y (OAI21X1MTR)                                  0.040      1.536 r
  U18868/Y (AOI2BB1X2MTR)                                0.055      1.592 f
  U22938/Y (NOR2X1MTR)                                   0.050      1.642 r
  PIM_result_reg_91_/D (DFFRQX2MTR)                      0.000      1.642 r
  data arrival time                                                 1.642

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_91_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.642
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.307


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_219_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14669/Y (BUFX8MTR)                                    0.073      0.440 r
  U14641/Y (BUFX10MTR)                                   0.072      0.513 r
  U25719/Y (INVX4MTR)                                    0.044      0.557 f
  U24769/Y (NAND2X3MTR)                                  0.043      0.600 r
  U18307/Y (NAND4X6MTR)                                  0.112      0.712 f
  U9743/Y (NOR2X4MTR)                                    0.111      0.823 r
  U12514/Y (NAND3X4MTR)                                  0.077      0.900 f
  U13778/Y (NOR2X4MTR)                                   0.074      0.974 r
  U13758/Y (NAND2X4MTR)                                  0.072      1.046 f
  U14327/Y (NOR2X8MTR)                                   0.072      1.117 r
  U13070/Y (NAND3X8MTR)                                  0.083      1.200 f
  U12348/Y (NOR2X6MTR)                                   0.082      1.282 r
  U23680/Y (NAND4X4MTR)                                  0.077      1.359 f
  U26504/Y (NAND4X4MTR)                                  0.085      1.444 r
  U26708/Y (CLKNAND2X2MTR)                               0.052      1.496 f
  U11806/Y (OAI21X1MTR)                                  0.040      1.536 r
  U18868/Y (AOI2BB1X2MTR)                                0.055      1.592 f
  U18834/Y (NOR2X1MTR)                                   0.050      1.642 r
  PIM_result_reg_219_/D (DFFRQX2MTR)                     0.000      1.642 r
  data arrival time                                                 1.642

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_219_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.642
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.307


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_347_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14669/Y (BUFX8MTR)                                    0.073      0.440 r
  U14641/Y (BUFX10MTR)                                   0.072      0.513 r
  U25719/Y (INVX4MTR)                                    0.044      0.557 f
  U24769/Y (NAND2X3MTR)                                  0.043      0.600 r
  U18307/Y (NAND4X6MTR)                                  0.112      0.712 f
  U9743/Y (NOR2X4MTR)                                    0.111      0.823 r
  U12514/Y (NAND3X4MTR)                                  0.077      0.900 f
  U13778/Y (NOR2X4MTR)                                   0.074      0.974 r
  U13758/Y (NAND2X4MTR)                                  0.072      1.046 f
  U14327/Y (NOR2X8MTR)                                   0.072      1.117 r
  U13070/Y (NAND3X8MTR)                                  0.083      1.200 f
  U12348/Y (NOR2X6MTR)                                   0.082      1.282 r
  U23680/Y (NAND4X4MTR)                                  0.077      1.359 f
  U26504/Y (NAND4X4MTR)                                  0.085      1.444 r
  U26708/Y (CLKNAND2X2MTR)                               0.052      1.496 f
  U11806/Y (OAI21X1MTR)                                  0.040      1.536 r
  U18868/Y (AOI2BB1X2MTR)                                0.055      1.592 f
  U18835/Y (NOR2X1MTR)                                   0.050      1.642 r
  PIM_result_reg_347_/D (DFFRQX2MTR)                     0.000      1.642 r
  data arrival time                                                 1.642

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_347_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.642
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.307


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_475_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14669/Y (BUFX8MTR)                                    0.073      0.440 r
  U14641/Y (BUFX10MTR)                                   0.072      0.513 r
  U25719/Y (INVX4MTR)                                    0.044      0.557 f
  U24769/Y (NAND2X3MTR)                                  0.043      0.600 r
  U18307/Y (NAND4X6MTR)                                  0.112      0.712 f
  U9743/Y (NOR2X4MTR)                                    0.111      0.823 r
  U12514/Y (NAND3X4MTR)                                  0.077      0.900 f
  U13778/Y (NOR2X4MTR)                                   0.074      0.974 r
  U13758/Y (NAND2X4MTR)                                  0.072      1.046 f
  U14327/Y (NOR2X8MTR)                                   0.072      1.117 r
  U13070/Y (NAND3X8MTR)                                  0.083      1.200 f
  U12348/Y (NOR2X6MTR)                                   0.082      1.282 r
  U23680/Y (NAND4X4MTR)                                  0.077      1.359 f
  U26504/Y (NAND4X4MTR)                                  0.085      1.444 r
  U26708/Y (CLKNAND2X2MTR)                               0.052      1.496 f
  U11806/Y (OAI21X1MTR)                                  0.040      1.536 r
  U18868/Y (AOI2BB1X2MTR)                                0.055      1.592 f
  U18837/Y (NOR2X1MTR)                                   0.050      1.642 r
  PIM_result_reg_475_/D (DFFRQX2MTR)                     0.000      1.642 r
  data arrival time                                                 1.642

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_475_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.642
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.307


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.131      0.131 f
  U18675/Y (INVX8MTR)                                    0.046      0.176 r
  U17297/Y (INVX6MTR)                                    0.038      0.214 f
  U23579/Y (NOR2BX8MTR)                                  0.071      0.285 r
  U21152/Y (AOI22X1MTR)                                  0.071      0.356 f
  U25513/Y (NAND4X2MTR)                                  0.079      0.435 r
  U20994/Y (NAND2X1MTR)                                  0.068      0.503 f
  U10262/Y (NAND2X2MTR)                                  0.072      0.575 r
  U14038/Y (INVX3MTR)                                    0.046      0.621 f
  U15881/Y (CLKNAND2X4MTR)                               0.049      0.670 r
  U15053/Y (OAI2B1X4MTR)                                 0.128      0.799 r
  U14599/Y (NAND3BX4MTR)                                 0.072      0.870 f
  U15657/Y (CLKNAND2X4MTR)                               0.061      0.931 r
  U14906/Y (INVX4MTR)                                    0.039      0.970 f
  U13058/Y (OAI21X4MTR)                                  0.074      1.044 r
  U20797/Y (OAI2BB1X4MTR)                                0.111      1.155 r
  U20735/Y (OAI211X8MTR)                                 0.069      1.224 f
  U12314/Y (NAND2X4MTR)                                  0.089      1.313 r
  U17529/Y (INVX4MTR)                                    0.040      1.353 f
  U14246/Y (INVX4MTR)                                    0.061      1.413 r
  U11726/Y (NAND2X2MTR)                                  0.057      1.471 f
  U13668/Y (INVX2MTR)                                    0.071      1.542 r
  U11067/Y (AOI22X1MTR)                                  0.092      1.634 f
  U12240/Y (OAI21X1MTR)                                  0.050      1.684 r
  U0_BANK_TOP/vACC_3_reg_7__14_/D (DFFRHQX4MTR)          0.000      1.684 r
  data arrival time                                                 1.684

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_7__14_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.684
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.307


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24079/Y (INVX6MTR)                                    0.041      0.328 f
  U17036/Y (INVX4MTR)                                    0.046      0.374 r
  U10447/Y (INVX4MTR)                                    0.040      0.415 f
  U11615/Y (NOR2X3MTR)                                   0.053      0.467 r
  U23944/Y (AOI21X3MTR)                                  0.035      0.503 f
  U12205/Y (OAI21X4MTR)                                  0.045      0.548 r
  U11670/Y (OAI21X6MTR)                                  0.068      0.616 f
  U12095/Y (NAND2X2MTR)                                  0.040      0.656 r
  U15003/Y (INVX2MTR)                                    0.033      0.688 f
  U17850/Y (CLKNAND2X4MTR)                               0.037      0.725 r
  U15666/Y (INVX2MTR)                                    0.034      0.759 f
  U10805/Y (NOR2X4MTR)                                   0.061      0.820 r
  U12072/Y (NAND2X4MTR)                                  0.056      0.876 f
  U13726/Y (CLKOR2X4MTR)                                 0.101      0.977 f
  U13719/Y (NAND3X2MTR)                                  0.044      1.021 r
  U10736/Y (AOI21X1MTR)                                  0.083      1.103 f
  U10975/Y (XNOR2X1MTR)                                  0.089      1.192 f
  U9447/Y (CLKNAND2X2MTR)                                0.053      1.245 r
  U17485/Y (NAND3X4MTR)                                  0.067      1.312 f
  U26499/Y (NOR2X3MTR)                                   0.080      1.392 r
  U15410/Y (NAND2X4MTR)                                  0.045      1.437 f
  U15408/Y (INVX4MTR)                                    0.038      1.475 r
  U12106/Y (NAND3X8MTR)                                  0.056      1.531 f
  U10901/Y (CLKNAND2X4MTR)                               0.052      1.584 r
  U11790/Y (NAND2X4MTR)                                  0.040      1.624 f
  U11751/Y (NAND2X1MTR)                                  0.036      1.660 r
  U18711/Y (OAI22X2MTR)                                  0.045      1.705 f
  U0_BANK_TOP/vACC_2_reg_6__20_/D (DFFRHQX4MTR)          0.000      1.705 f
  data arrival time                                                 1.705

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_6__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.101      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.705
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.306


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U18746/Y (NAND2X8MTR)                                  0.064      1.522 f
  U25545/Y (INVX6MTR)                                    0.045      1.567 r
  U17365/Y (INVX3MTR)                                    0.036      1.603 f
  U20882/Y (NAND3BX4MTR)                                 0.049      1.652 r
  U27017/Y (OAI21X2MTR)                                  0.056      1.708 f
  U0_BANK_TOP/vACC_0_reg_5__19_/D (DFFRHQX4MTR)          0.000      1.708 f
  data arrival time                                                 1.708

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_5__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.708
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.306


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U18746/Y (NAND2X8MTR)                                  0.064      1.522 f
  U25545/Y (INVX6MTR)                                    0.045      1.567 r
  U17365/Y (INVX3MTR)                                    0.036      1.603 f
  U20882/Y (NAND3BX4MTR)                                 0.049      1.652 r
  U27019/Y (OAI21X2MTR)                                  0.056      1.708 f
  U0_BANK_TOP/vACC_3_reg_5__19_/D (DFFRHQX4MTR)          0.000      1.708 f
  data arrival time                                                 1.708

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_5__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.708
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.306


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.142      0.142 f
  U14840/Y (NOR2X12MTR)                                  0.108      0.250 r
  U13878/Y (INVX20MTR)                                   0.055      0.305 f
  U19449/Y (INVX8MTR)                                    0.043      0.348 r
  U10560/Y (AOI22X1MTR)                                  0.084      0.432 f
  U29236/Y (OAI2BB1X4MTR)                                0.112      0.544 f
  U15607/Y (NAND2X8MTR)                                  0.042      0.586 r
  U15606/Y (NOR2X12MTR)                                  0.032      0.618 f
  U20839/Y (NAND2X12MTR)                                 0.043      0.661 r
  U20504/Y (CLKNAND2X16MTR)                              0.064      0.725 f
  U13711/Y (CLKNAND2X16MTR)                              0.057      0.782 r
  U11380/Y (NAND2X6MTR)                                  0.049      0.831 f
  U12143/Y (INVX8MTR)                                    0.039      0.870 r
  U28888/Y (XNOR2X8MTR)                                  0.081      0.951 r
  U28886/Y (XNOR2X8MTR)                                  0.102      1.053 r
  U11343/Y (NAND2BX4MTR)                                 0.068      1.121 f
  U9639/Y (NAND2X6MTR)                                   0.049      1.170 r
  U29284/Y (XNOR2X8MTR)                                  0.075      1.245 r
  U20526/Y (XNOR2X8MTR)                                  0.103      1.348 r
  U9326/Y (NOR2X6MTR)                                    0.053      1.401 f
  U23714/Y (NOR2X4MTR)                                   0.055      1.456 r
  U23883/Y (AND2X4MTR)                                   0.099      1.556 r
  U23531/Y (CLKNAND2X4MTR)                               0.047      1.603 f
  U22868/Y (AOI31X1MTR)                                  0.076      1.679 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_11_/D (DFFRHQX4MTR)
                                                         0.000      1.679 r
  data arrival time                                                 1.679

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.679
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.306


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U18746/Y (NAND2X8MTR)                                  0.064      1.522 f
  U25545/Y (INVX6MTR)                                    0.045      1.567 r
  U17365/Y (INVX3MTR)                                    0.036      1.603 f
  U20882/Y (NAND3BX4MTR)                                 0.049      1.652 r
  U27023/Y (OAI21X2MTR)                                  0.056      1.708 f
  U0_BANK_TOP/vACC_2_reg_5__19_/D (DFFRHQX4MTR)          0.000      1.708 f
  data arrival time                                                 1.708

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_5__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.708
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.305


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U14557/Y (BUFX4MTR)                                    0.082      0.225 r
  U28803/Y (NAND3X2MTR)                                  0.077      0.302 f
  U10416/Y (INVX2MTR)                                    0.068      0.369 r
  U18528/Y (OAI2BB1X2MTR)                                0.100      0.470 r
  U28798/Y (NAND3BX4MTR)                                 0.072      0.542 r
  U20851/Y (OAI2BB1X4MTR)                                0.100      0.642 r
  U15943/Y (NAND2BX4MTR)                                 0.080      0.722 r
  U13366/Y (INVX4MTR)                                    0.039      0.761 f
  U23986/Y (NOR2X4MTR)                                   0.057      0.817 r
  U12025/Y (AND2X4MTR)                                   0.106      0.923 r
  U14329/Y (CLKNAND2X2MTR)                               0.051      0.974 f
  U14901/Y (CLKNAND2X4MTR)                               0.052      1.026 r
  U17695/Y (AOI21X2MTR)                                  0.061      1.087 f
  U19130/Y (XOR2X1MTR)                                   0.076      1.163 f
  U26082/Y (AOI22X1MTR)                                  0.091      1.254 r
  U15297/Y (OAI2BB1X4MTR)                                0.067      1.321 f
  U17534/Y (NOR2X2MTR)                                   0.088      1.408 r
  U23837/Y (NAND4X4MTR)                                  0.124      1.532 f
  U11658/Y (CLKNAND2X2MTR)                               0.079      1.611 r
  U20627/Y (OAI21X1MTR)                                  0.068      1.679 f
  U0_BANK_TOP/vACC_0_reg_4__17_/D (DFFRQX1MTR)           0.000      1.679 f
  data arrival time                                                 1.679

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_4__17_/CK (DFFRQX1MTR)          0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.679
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.305


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24078/Y (INVX12MTR)                                   0.042      0.330 f
  U11326/Y (INVX8MTR)                                    0.040      0.370 r
  U18780/Y (BUFX8MTR)                                    0.066      0.435 r
  U10398/Y (AOI22X2MTR)                                  0.053      0.489 f
  U18576/Y (OAI2B11X2MTR)                                0.059      0.548 r
  U10242/Y (NOR2BX2MTR)                                  0.161      0.709 r
  U25847/Y (NOR2X2MTR)                                   0.069      0.778 f
  U16706/Y (NOR2X2MTR)                                   0.087      0.864 r
  U25849/Y (CLKNAND2X2MTR)                               0.066      0.930 f
  U19307/Y (OA21X4MTR)                                   0.161      1.092 f
  U23933/Y (OAI2B1X8MTR)                                 0.035      1.126 r
  U16528/Y (CLKNAND2X4MTR)                               0.044      1.170 f
  U10906/Y (NAND3X4MTR)                                  0.051      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.052      1.273 f
  U16368/Y (NAND2X4MTR)                                  0.050      1.323 r
  U16360/Y (NAND2X8MTR)                                  0.065      1.388 f
  U20863/Y (OAI2B1X4MTR)                                 0.123      1.511 r
  U10714/Y (AOI2BB1X1MTR)                                0.113      1.625 r
  U11523/Y (OAI21X1MTR)                                  0.064      1.688 f
  U0_BANK_TOP/vACC_2_reg_4__18_/D (DFFRQX4MTR)           0.000      1.688 f
  data arrival time                                                 1.688

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_4__18_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.117      1.383
  data required time                                                1.383
  --------------------------------------------------------------------------
  data required time                                                1.383
  data arrival time                                                -1.688
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.305


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24078/Y (INVX12MTR)                                   0.042      0.330 f
  U11326/Y (INVX8MTR)                                    0.040      0.370 r
  U18780/Y (BUFX8MTR)                                    0.066      0.435 r
  U10398/Y (AOI22X2MTR)                                  0.053      0.489 f
  U18576/Y (OAI2B11X2MTR)                                0.059      0.548 r
  U10242/Y (NOR2BX2MTR)                                  0.161      0.709 r
  U25847/Y (NOR2X2MTR)                                   0.069      0.778 f
  U16706/Y (NOR2X2MTR)                                   0.087      0.864 r
  U25849/Y (CLKNAND2X2MTR)                               0.066      0.930 f
  U19307/Y (OA21X4MTR)                                   0.161      1.092 f
  U23933/Y (OAI2B1X8MTR)                                 0.035      1.126 r
  U16528/Y (CLKNAND2X4MTR)                               0.044      1.170 f
  U10906/Y (NAND3X4MTR)                                  0.051      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.052      1.273 f
  U16368/Y (NAND2X4MTR)                                  0.050      1.323 r
  U16360/Y (NAND2X8MTR)                                  0.065      1.388 f
  U20863/Y (OAI2B1X4MTR)                                 0.123      1.511 r
  U11596/Y (AOI2BB1X1MTR)                                0.113      1.625 r
  U11655/Y (OAI21X1MTR)                                  0.064      1.688 f
  U0_BANK_TOP/vACC_2_reg_4__17_/D (DFFRQX4MTR)           0.000      1.688 f
  data arrival time                                                 1.688

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_4__17_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.117      1.383
  data required time                                                1.383
  --------------------------------------------------------------------------
  data required time                                                1.383
  data arrival time                                                -1.688
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.305


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U18746/Y (NAND2X8MTR)                                  0.064      1.522 f
  U25545/Y (INVX6MTR)                                    0.045      1.567 r
  U17365/Y (INVX3MTR)                                    0.036      1.603 f
  U20882/Y (NAND3BX4MTR)                                 0.049      1.652 r
  U27021/Y (OAI21X2MTR)                                  0.056      1.708 f
  U0_BANK_TOP/vACC_1_reg_5__19_/D (DFFRHQX4MTR)          0.000      1.708 f
  data arrival time                                                 1.708

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_5__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.708
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.305


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24078/Y (INVX12MTR)                                   0.042      0.330 f
  U11326/Y (INVX8MTR)                                    0.040      0.370 r
  U18780/Y (BUFX8MTR)                                    0.066      0.435 r
  U10398/Y (AOI22X2MTR)                                  0.053      0.489 f
  U18576/Y (OAI2B11X2MTR)                                0.059      0.548 r
  U10242/Y (NOR2BX2MTR)                                  0.161      0.709 r
  U25847/Y (NOR2X2MTR)                                   0.069      0.778 f
  U16706/Y (NOR2X2MTR)                                   0.087      0.864 r
  U25849/Y (CLKNAND2X2MTR)                               0.066      0.930 f
  U19307/Y (OA21X4MTR)                                   0.161      1.092 f
  U23933/Y (OAI2B1X8MTR)                                 0.035      1.126 r
  U16528/Y (CLKNAND2X4MTR)                               0.044      1.170 f
  U10906/Y (NAND3X4MTR)                                  0.051      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.052      1.273 f
  U16368/Y (NAND2X4MTR)                                  0.050      1.323 r
  U16360/Y (NAND2X8MTR)                                  0.065      1.388 f
  U9238/Y (NOR2X6MTR)                                    0.087      1.475 r
  U11894/Y (BUFX4MTR)                                    0.097      1.573 r
  U11105/Y (AOI22X1MTR)                                  0.058      1.630 f
  U11104/Y (OAI21X1MTR)                                  0.051      1.681 r
  U0_BANK_TOP/vACC_0_reg_4__10_/D (DFFRHQX2MTR)          0.000      1.681 r
  data arrival time                                                 1.681

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_4__10_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.124      1.376
  data required time                                                1.376
  --------------------------------------------------------------------------
  data required time                                                1.376
  data arrival time                                                -1.681
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.305


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24078/Y (INVX12MTR)                                   0.042      0.330 f
  U11326/Y (INVX8MTR)                                    0.040      0.370 r
  U18780/Y (BUFX8MTR)                                    0.066      0.435 r
  U10398/Y (AOI22X2MTR)                                  0.053      0.489 f
  U18576/Y (OAI2B11X2MTR)                                0.059      0.548 r
  U10242/Y (NOR2BX2MTR)                                  0.161      0.709 r
  U25847/Y (NOR2X2MTR)                                   0.069      0.778 f
  U16706/Y (NOR2X2MTR)                                   0.087      0.864 r
  U25849/Y (CLKNAND2X2MTR)                               0.066      0.930 f
  U19307/Y (OA21X4MTR)                                   0.161      1.092 f
  U23933/Y (OAI2B1X8MTR)                                 0.035      1.126 r
  U16528/Y (CLKNAND2X4MTR)                               0.044      1.170 f
  U10906/Y (NAND3X4MTR)                                  0.051      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.052      1.273 f
  U16368/Y (NAND2X4MTR)                                  0.050      1.323 r
  U16360/Y (NAND2X8MTR)                                  0.065      1.388 f
  U9238/Y (NOR2X6MTR)                                    0.087      1.475 r
  U11894/Y (BUFX4MTR)                                    0.097      1.573 r
  U14773/Y (AOI22X2MTR)                                  0.042      1.615 f
  U11825/Y (OAI21X1MTR)                                  0.044      1.659 r
  U0_BANK_TOP/vACC_0_reg_4__11_/D (DFFRHQX1MTR)          0.000      1.659 r
  data arrival time                                                 1.659

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_4__11_/CK (DFFRHQX1MTR)         0.000      1.500 r
  library setup time                                    -0.146      1.354
  data required time                                                1.354
  --------------------------------------------------------------------------
  data required time                                                1.354
  data arrival time                                                -1.659
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.305


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_122_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.037      0.159 f
  U15121/Y (NOR2X8MTR)                                   0.045      0.203 r
  U25213/Y (CLKNAND2X2MTR)                               0.076      0.279 f
  U11558/Y (OAI2BB1X4MTR)                                0.117      0.395 f
  U14669/Y (BUFX8MTR)                                    0.079      0.474 f
  U14641/Y (BUFX10MTR)                                   0.073      0.547 f
  U13443/Y (INVX6MTR)                                    0.040      0.588 r
  U23850/Y (CLKNAND2X2MTR)                               0.042      0.630 f
  U23818/Y (NAND2X2MTR)                                  0.044      0.674 r
  U18060/Y (NOR2X4MTR)                                   0.048      0.722 f
  U25621/Y (NAND2X6MTR)                                  0.047      0.769 r
  U15116/Y (NAND2X6MTR)                                  0.043      0.812 f
  U17890/Y (NOR2X4MTR)                                   0.065      0.877 r
  U11634/Y (NAND2X4MTR)                                  0.055      0.932 f
  U11633/Y (NOR2X6MTR)                                   0.071      1.002 r
  U15931/Y (NAND3X6MTR)                                  0.075      1.078 f
  U15221/Y (NOR2X8MTR)                                   0.070      1.147 r
  U10721/Y (NAND3X8MTR)                                  0.075      1.222 f
  U26351/Y (NOR2X2MTR)                                   0.120      1.343 r
  U26742/Y (NOR2X2MTR)                                   0.056      1.399 f
  U18971/Y (NAND4X4MTR)                                  0.066      1.465 r
  U18880/Y (INVX2MTR)                                    0.041      1.506 f
  U11853/Y (NAND2X1MTR)                                  0.038      1.544 r
  U12271/Y (MXI2X2MTR)                                   0.074      1.618 f
  U22546/Y (NOR2X1MTR)                                   0.066      1.684 r
  PIM_result_reg_122_/D (DFFRHQX4MTR)                    0.000      1.684 r
  data arrival time                                                 1.684

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_122_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.684
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.305


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_250_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.037      0.159 f
  U15121/Y (NOR2X8MTR)                                   0.045      0.203 r
  U25213/Y (CLKNAND2X2MTR)                               0.076      0.279 f
  U11558/Y (OAI2BB1X4MTR)                                0.117      0.395 f
  U14669/Y (BUFX8MTR)                                    0.079      0.474 f
  U14641/Y (BUFX10MTR)                                   0.073      0.547 f
  U13443/Y (INVX6MTR)                                    0.040      0.588 r
  U23850/Y (CLKNAND2X2MTR)                               0.042      0.630 f
  U23818/Y (NAND2X2MTR)                                  0.044      0.674 r
  U18060/Y (NOR2X4MTR)                                   0.048      0.722 f
  U25621/Y (NAND2X6MTR)                                  0.047      0.769 r
  U15116/Y (NAND2X6MTR)                                  0.043      0.812 f
  U17890/Y (NOR2X4MTR)                                   0.065      0.877 r
  U11634/Y (NAND2X4MTR)                                  0.055      0.932 f
  U11633/Y (NOR2X6MTR)                                   0.071      1.002 r
  U15931/Y (NAND3X6MTR)                                  0.075      1.078 f
  U15221/Y (NOR2X8MTR)                                   0.070      1.147 r
  U10721/Y (NAND3X8MTR)                                  0.075      1.222 f
  U26351/Y (NOR2X2MTR)                                   0.120      1.343 r
  U26742/Y (NOR2X2MTR)                                   0.056      1.399 f
  U18971/Y (NAND4X4MTR)                                  0.066      1.465 r
  U18880/Y (INVX2MTR)                                    0.041      1.506 f
  U11853/Y (NAND2X1MTR)                                  0.038      1.544 r
  U12271/Y (MXI2X2MTR)                                   0.074      1.618 f
  U22545/Y (NOR2X1MTR)                                   0.066      1.684 r
  PIM_result_reg_250_/D (DFFRHQX4MTR)                    0.000      1.684 r
  data arrival time                                                 1.684

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_250_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.684
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.305


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_378_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.037      0.159 f
  U15121/Y (NOR2X8MTR)                                   0.045      0.203 r
  U25213/Y (CLKNAND2X2MTR)                               0.076      0.279 f
  U11558/Y (OAI2BB1X4MTR)                                0.117      0.395 f
  U14669/Y (BUFX8MTR)                                    0.079      0.474 f
  U14641/Y (BUFX10MTR)                                   0.073      0.547 f
  U13443/Y (INVX6MTR)                                    0.040      0.588 r
  U23850/Y (CLKNAND2X2MTR)                               0.042      0.630 f
  U23818/Y (NAND2X2MTR)                                  0.044      0.674 r
  U18060/Y (NOR2X4MTR)                                   0.048      0.722 f
  U25621/Y (NAND2X6MTR)                                  0.047      0.769 r
  U15116/Y (NAND2X6MTR)                                  0.043      0.812 f
  U17890/Y (NOR2X4MTR)                                   0.065      0.877 r
  U11634/Y (NAND2X4MTR)                                  0.055      0.932 f
  U11633/Y (NOR2X6MTR)                                   0.071      1.002 r
  U15931/Y (NAND3X6MTR)                                  0.075      1.078 f
  U15221/Y (NOR2X8MTR)                                   0.070      1.147 r
  U10721/Y (NAND3X8MTR)                                  0.075      1.222 f
  U26351/Y (NOR2X2MTR)                                   0.120      1.343 r
  U26742/Y (NOR2X2MTR)                                   0.056      1.399 f
  U18971/Y (NAND4X4MTR)                                  0.066      1.465 r
  U18880/Y (INVX2MTR)                                    0.041      1.506 f
  U11853/Y (NAND2X1MTR)                                  0.038      1.544 r
  U12271/Y (MXI2X2MTR)                                   0.074      1.618 f
  U22544/Y (NOR2X1MTR)                                   0.066      1.684 r
  PIM_result_reg_378_/D (DFFRHQX4MTR)                    0.000      1.684 r
  data arrival time                                                 1.684

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_378_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.684
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.305


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_506_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.037      0.159 f
  U15121/Y (NOR2X8MTR)                                   0.045      0.203 r
  U25213/Y (CLKNAND2X2MTR)                               0.076      0.279 f
  U11558/Y (OAI2BB1X4MTR)                                0.117      0.395 f
  U14669/Y (BUFX8MTR)                                    0.079      0.474 f
  U14641/Y (BUFX10MTR)                                   0.073      0.547 f
  U13443/Y (INVX6MTR)                                    0.040      0.588 r
  U23850/Y (CLKNAND2X2MTR)                               0.042      0.630 f
  U23818/Y (NAND2X2MTR)                                  0.044      0.674 r
  U18060/Y (NOR2X4MTR)                                   0.048      0.722 f
  U25621/Y (NAND2X6MTR)                                  0.047      0.769 r
  U15116/Y (NAND2X6MTR)                                  0.043      0.812 f
  U17890/Y (NOR2X4MTR)                                   0.065      0.877 r
  U11634/Y (NAND2X4MTR)                                  0.055      0.932 f
  U11633/Y (NOR2X6MTR)                                   0.071      1.002 r
  U15931/Y (NAND3X6MTR)                                  0.075      1.078 f
  U15221/Y (NOR2X8MTR)                                   0.070      1.147 r
  U10721/Y (NAND3X8MTR)                                  0.075      1.222 f
  U26351/Y (NOR2X2MTR)                                   0.120      1.343 r
  U26742/Y (NOR2X2MTR)                                   0.056      1.399 f
  U18971/Y (NAND4X4MTR)                                  0.066      1.465 r
  U18880/Y (INVX2MTR)                                    0.041      1.506 f
  U11853/Y (NAND2X1MTR)                                  0.038      1.544 r
  U12271/Y (MXI2X2MTR)                                   0.074      1.618 f
  U22543/Y (NOR2X1MTR)                                   0.066      1.684 r
  PIM_result_reg_506_/D (DFFRHQX4MTR)                    0.000      1.684 r
  data arrival time                                                 1.684

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_506_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.684
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.305


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U20618/Y (MXI2X12MTR)                                  0.085      0.268 r
  U14979/Y (CLKNAND2X16MTR)                              0.067      0.335 f
  U10660/Y (INVX12MTR)                                   0.047      0.381 r
  U14216/Y (CLKNAND2X16MTR)                              0.046      0.427 f
  U10602/Y (INVX2MTR)                                    0.054      0.481 r
  U14172/Y (OAI21X6MTR)                                  0.045      0.526 f
  U15569/Y (OAI2BB1X4MTR)                                0.053      0.579 r
  U14231/Y (NOR2X12MTR)                                  0.038      0.618 f
  U14222/Y (CLKNAND2X16MTR)                              0.055      0.673 r
  U11487/Y (CLKNAND2X16MTR)                              0.063      0.736 f
  U12088/Y (CLKNAND2X16MTR)                              0.048      0.784 r
  U10025/Y (INVX4MTR)                                    0.037      0.821 f
  U20519/Y (NOR2X12MTR)                                  0.064      0.885 r
  U23448/Y (XOR2X8MTR)                                   0.091      0.976 r
  U23447/Y (XOR2X8MTR)                                   0.098      1.074 r
  U29306/Y (XNOR2X8MTR)                                  0.104      1.178 r
  U29303/Y (XNOR2X8MTR)                                  0.098      1.276 r
  U20649/Y (AOI22X4MTR)                                  0.067      1.342 f
  U20516/Y (AOI2BB1X8MTR)                                0.115      1.457 f
  U13667/Y (BUFX4MTR)                                    0.075      1.532 f
  U20517/Y (XNOR2X1MTR)                                  0.094      1.626 f
  U12239/Y (NOR2X1MTR)                                   0.058      1.683 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_5_/D (DFFRHQX4MTR)
                                                         0.000      1.683 r
  data arrival time                                                 1.683

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_5_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.683
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.305


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U11882/Y (INVX4MTR)                                    0.042      0.349 f
  U11884/Y (INVX4MTR)                                    0.051      0.400 r
  U13508/Y (CLKNAND2X2MTR)                               0.052      0.453 f
  U11486/Y (OAI21X3MTR)                                  0.043      0.496 r
  U19775/Y (OAI21BX4MTR)                                 0.079      0.575 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.621 r
  U11721/Y (NAND2X6MTR)                                  0.054      0.675 f
  U11434/Y (OAI21X6MTR)                                  0.081      0.757 r
  U11433/Y (CLKNAND2X4MTR)                               0.046      0.802 f
  U16788/Y (NOR2X4MTR)                                   0.070      0.873 r
  U19933/Y (NOR2X8MTR)                                   0.049      0.922 f
  U14523/Y (OAI21X4MTR)                                  0.099      1.021 r
  U26382/Y (AOI21X3MTR)                                  0.084      1.105 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.203 r
  U14266/Y (NAND2X4MTR)                                  0.063      1.266 f
  U16369/Y (NAND2X6MTR)                                  0.058      1.324 r
  U15756/Y (NAND2X6MTR)                                  0.060      1.384 f
  U14812/Y (OAI2B1X2MTR)                                 0.144      1.528 r
  U22776/Y (AOI2BB1X1MTR)                                0.127      1.655 r
  U16280/Y (OAI21X2MTR)                                  0.052      1.707 f
  U0_BANK_TOP/vACC_0_reg_7__18_/D (DFFRHQX4MTR)          0.000      1.707 f
  data arrival time                                                 1.707

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_7__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.707
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.304


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24078/Y (INVX12MTR)                                   0.042      0.330 f
  U11326/Y (INVX8MTR)                                    0.040      0.370 r
  U18780/Y (BUFX8MTR)                                    0.066      0.435 r
  U10398/Y (AOI22X2MTR)                                  0.053      0.489 f
  U18576/Y (OAI2B11X2MTR)                                0.059      0.548 r
  U10242/Y (NOR2BX2MTR)                                  0.161      0.709 r
  U25847/Y (NOR2X2MTR)                                   0.069      0.778 f
  U16706/Y (NOR2X2MTR)                                   0.087      0.864 r
  U25849/Y (CLKNAND2X2MTR)                               0.066      0.930 f
  U19307/Y (OA21X4MTR)                                   0.161      1.092 f
  U23933/Y (OAI2B1X8MTR)                                 0.035      1.126 r
  U16528/Y (CLKNAND2X4MTR)                               0.044      1.170 f
  U10906/Y (NAND3X4MTR)                                  0.051      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.052      1.273 f
  U16368/Y (NAND2X4MTR)                                  0.050      1.323 r
  U16360/Y (NAND2X8MTR)                                  0.065      1.388 f
  U20864/Y (OAI2B1X4MTR)                                 0.126      1.514 r
  U23506/Y (BUFX4MTR)                                    0.116      1.630 r
  U11834/Y (OAI22X1MTR)                                  0.067      1.697 f
  U0_BANK_TOP/vACC_3_reg_4__3_/D (DFFRHQX4MTR)           0.000      1.697 f
  data arrival time                                                 1.697

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_4__3_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.106      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.697
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.303


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_251_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.037      0.159 f
  U15121/Y (NOR2X8MTR)                                   0.045      0.203 r
  U25213/Y (CLKNAND2X2MTR)                               0.076      0.279 f
  U11558/Y (OAI2BB1X4MTR)                                0.117      0.395 f
  U14669/Y (BUFX8MTR)                                    0.079      0.474 f
  U14641/Y (BUFX10MTR)                                   0.073      0.547 f
  U13443/Y (INVX6MTR)                                    0.040      0.588 r
  U23850/Y (CLKNAND2X2MTR)                               0.042      0.630 f
  U23818/Y (NAND2X2MTR)                                  0.044      0.674 r
  U18060/Y (NOR2X4MTR)                                   0.048      0.722 f
  U25621/Y (NAND2X6MTR)                                  0.047      0.769 r
  U15116/Y (NAND2X6MTR)                                  0.043      0.812 f
  U17890/Y (NOR2X4MTR)                                   0.065      0.877 r
  U11634/Y (NAND2X4MTR)                                  0.055      0.932 f
  U11633/Y (NOR2X6MTR)                                   0.071      1.002 r
  U15931/Y (NAND3X6MTR)                                  0.075      1.078 f
  U15221/Y (NOR2X8MTR)                                   0.070      1.147 r
  U10721/Y (NAND3X8MTR)                                  0.075      1.222 f
  U26351/Y (NOR2X2MTR)                                   0.120      1.343 r
  U26742/Y (NOR2X2MTR)                                   0.056      1.399 f
  U18971/Y (NAND4X4MTR)                                  0.066      1.465 r
  U11509/Y (NAND2X2MTR)                                  0.050      1.515 f
  U18831/Y (OAI211X2MTR)                                 0.059      1.574 r
  U22880/Y (NOR2BX1MTR)                                  0.107      1.681 r
  PIM_result_reg_251_/D (DFFRHQX2MTR)                    0.000      1.681 r
  data arrival time                                                 1.681

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_251_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.681
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.303


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_379_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.037      0.159 f
  U15121/Y (NOR2X8MTR)                                   0.045      0.203 r
  U25213/Y (CLKNAND2X2MTR)                               0.076      0.279 f
  U11558/Y (OAI2BB1X4MTR)                                0.117      0.395 f
  U14669/Y (BUFX8MTR)                                    0.079      0.474 f
  U14641/Y (BUFX10MTR)                                   0.073      0.547 f
  U13443/Y (INVX6MTR)                                    0.040      0.588 r
  U23850/Y (CLKNAND2X2MTR)                               0.042      0.630 f
  U23818/Y (NAND2X2MTR)                                  0.044      0.674 r
  U18060/Y (NOR2X4MTR)                                   0.048      0.722 f
  U25621/Y (NAND2X6MTR)                                  0.047      0.769 r
  U15116/Y (NAND2X6MTR)                                  0.043      0.812 f
  U17890/Y (NOR2X4MTR)                                   0.065      0.877 r
  U11634/Y (NAND2X4MTR)                                  0.055      0.932 f
  U11633/Y (NOR2X6MTR)                                   0.071      1.002 r
  U15931/Y (NAND3X6MTR)                                  0.075      1.078 f
  U15221/Y (NOR2X8MTR)                                   0.070      1.147 r
  U10721/Y (NAND3X8MTR)                                  0.075      1.222 f
  U26351/Y (NOR2X2MTR)                                   0.120      1.343 r
  U26742/Y (NOR2X2MTR)                                   0.056      1.399 f
  U18971/Y (NAND4X4MTR)                                  0.066      1.465 r
  U11509/Y (NAND2X2MTR)                                  0.050      1.515 f
  U18831/Y (OAI211X2MTR)                                 0.059      1.574 r
  U22879/Y (NOR2BX1MTR)                                  0.107      1.681 r
  PIM_result_reg_379_/D (DFFRHQX2MTR)                    0.000      1.681 r
  data arrival time                                                 1.681

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_379_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.681
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.303


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_123_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.037      0.159 f
  U15121/Y (NOR2X8MTR)                                   0.045      0.203 r
  U25213/Y (CLKNAND2X2MTR)                               0.076      0.279 f
  U11558/Y (OAI2BB1X4MTR)                                0.117      0.395 f
  U14669/Y (BUFX8MTR)                                    0.079      0.474 f
  U14641/Y (BUFX10MTR)                                   0.073      0.547 f
  U13443/Y (INVX6MTR)                                    0.040      0.588 r
  U23850/Y (CLKNAND2X2MTR)                               0.042      0.630 f
  U23818/Y (NAND2X2MTR)                                  0.044      0.674 r
  U18060/Y (NOR2X4MTR)                                   0.048      0.722 f
  U25621/Y (NAND2X6MTR)                                  0.047      0.769 r
  U15116/Y (NAND2X6MTR)                                  0.043      0.812 f
  U17890/Y (NOR2X4MTR)                                   0.065      0.877 r
  U11634/Y (NAND2X4MTR)                                  0.055      0.932 f
  U11633/Y (NOR2X6MTR)                                   0.071      1.002 r
  U15931/Y (NAND3X6MTR)                                  0.075      1.078 f
  U15221/Y (NOR2X8MTR)                                   0.070      1.147 r
  U10721/Y (NAND3X8MTR)                                  0.075      1.222 f
  U26351/Y (NOR2X2MTR)                                   0.120      1.343 r
  U26742/Y (NOR2X2MTR)                                   0.056      1.399 f
  U18971/Y (NAND4X4MTR)                                  0.066      1.465 r
  U11509/Y (NAND2X2MTR)                                  0.050      1.515 f
  U18831/Y (OAI211X2MTR)                                 0.059      1.574 r
  U22881/Y (NOR2BX1MTR)                                  0.107      1.681 r
  PIM_result_reg_123_/D (DFFRHQX2MTR)                    0.000      1.681 r
  data arrival time                                                 1.681

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_123_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.681
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.303


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.142      0.142 f
  U14840/Y (NOR2X12MTR)                                  0.108      0.250 r
  U12798/Y (INVX16MTR)                                   0.046      0.297 f
  U10656/Y (INVX12MTR)                                   0.047      0.343 r
  U10547/Y (AOI22X1MTR)                                  0.083      0.426 f
  U21048/Y (OAI2BB1X4MTR)                                0.103      0.530 f
  U14925/Y (NAND2X4MTR)                                  0.043      0.573 r
  U10430/Y (NOR2X6MTR)                                   0.030      0.603 f
  U13028/Y (NAND2X8MTR)                                  0.045      0.649 r
  U29213/Y (CLKNAND2X16MTR)                              0.081      0.730 f
  U14125/Y (CLKNAND2X12MTR)                              0.066      0.797 r
  U20584/Y (XNOR2X8MTR)                                  0.079      0.875 r
  U20610/Y (XNOR2X8MTR)                                  0.103      0.978 r
  U11408/Y (OAI2BB1X4MTR)                                0.063      1.040 f
  U23948/Y (OAI2BB1X4MTR)                                0.055      1.095 r
  U13735/Y (OAI21X2MTR)                                  0.062      1.157 f
  U11411/Y (OAI2BB1X4MTR)                                0.049      1.206 r
  U23388/Y (OAI21X1MTR)                                  0.068      1.274 f
  U16486/Y (OAI2BB1X2MTR)                                0.078      1.351 r
  U23392/Y (NOR2X4MTR)                                   0.048      1.400 f
  U11144/Y (NOR2X4MTR)                                   0.055      1.455 r
  U9272/Y (AND2X4MTR)                                    0.099      1.554 r
  U19571/Y (CLKNAND2X4MTR)                               0.047      1.602 f
  U23984/Y (AOI31X1MTR)                                  0.077      1.679 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_11_/D (DFFRHQX2MTR)
                                                         0.000      1.679 r
  data arrival time                                                 1.679

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.124      1.376
  data required time                                                1.376
  --------------------------------------------------------------------------
  data required time                                                1.376
  data arrival time                                                -1.679
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.303


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_507_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.037      0.159 f
  U15121/Y (NOR2X8MTR)                                   0.045      0.203 r
  U25213/Y (CLKNAND2X2MTR)                               0.076      0.279 f
  U11558/Y (OAI2BB1X4MTR)                                0.117      0.395 f
  U14669/Y (BUFX8MTR)                                    0.079      0.474 f
  U14641/Y (BUFX10MTR)                                   0.073      0.547 f
  U13443/Y (INVX6MTR)                                    0.040      0.588 r
  U23850/Y (CLKNAND2X2MTR)                               0.042      0.630 f
  U23818/Y (NAND2X2MTR)                                  0.044      0.674 r
  U18060/Y (NOR2X4MTR)                                   0.048      0.722 f
  U25621/Y (NAND2X6MTR)                                  0.047      0.769 r
  U15116/Y (NAND2X6MTR)                                  0.043      0.812 f
  U17890/Y (NOR2X4MTR)                                   0.065      0.877 r
  U11634/Y (NAND2X4MTR)                                  0.055      0.932 f
  U11633/Y (NOR2X6MTR)                                   0.071      1.002 r
  U15931/Y (NAND3X6MTR)                                  0.075      1.078 f
  U15221/Y (NOR2X8MTR)                                   0.070      1.147 r
  U10721/Y (NAND3X8MTR)                                  0.075      1.222 f
  U26351/Y (NOR2X2MTR)                                   0.120      1.343 r
  U26742/Y (NOR2X2MTR)                                   0.056      1.399 f
  U18971/Y (NAND4X4MTR)                                  0.066      1.465 r
  U11509/Y (NAND2X2MTR)                                  0.050      1.515 f
  U18831/Y (OAI211X2MTR)                                 0.059      1.574 r
  U22878/Y (NOR2BX1MTR)                                  0.107      1.681 r
  PIM_result_reg_507_/D (DFFRHQX2MTR)                    0.000      1.681 r
  data arrival time                                                 1.681

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_507_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.681
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.303


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U9419/Y (BUFX4MTR)                                     0.109      1.350 f
  U9319/Y (NAND2X6MTR)                                   0.051      1.401 r
  U10981/Y (INVX2MTR)                                    0.045      1.446 f
  U28880/Y (NOR2X2MTR)                                   0.096      1.542 r
  U11515/Y (OAI211X1MTR)                                 0.120      1.662 f
  U0_BANK_TOP/vACC_2_reg_1__8_/D (DFFRHQX1MTR)           0.000      1.662 f
  data arrival time                                                 1.662

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_1__8_/CK (DFFRHQX1MTR)          0.000      1.500 r
  library setup time                                    -0.140      1.360
  data required time                                                1.360
  --------------------------------------------------------------------------
  data required time                                                1.360
  data arrival time                                                -1.662
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.303


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U17039/Y (INVX8MTR)                                    0.047      0.314 r
  U16098/Y (INVX4MTR)                                    0.037      0.351 f
  U24350/Y (CLKNAND2X2MTR)                               0.032      0.384 r
  U16033/Y (OA21X4MTR)                                   0.096      0.480 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.525 f
  U25524/Y (CLKNAND2X4MTR)                               0.041      0.566 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.615 f
  U16897/Y (NOR2X4MTR)                                   0.064      0.679 r
  U16808/Y (NOR2X4MTR)                                   0.042      0.721 f
  U12108/Y (NOR2X6MTR)                                   0.080      0.802 r
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.863 f
  U14503/Y (NAND2X8MTR)                                  0.043      0.906 r
  U15264/Y (NAND2X6MTR)                                  0.053      0.958 f
  U12172/Y (OAI2BB1X2MTR)                                0.107      1.066 f
  U17411/Y (AOI21X4MTR)                                  0.085      1.151 r
  U17391/Y (NAND2X6MTR)                                  0.070      1.221 f
  U9429/Y (CLKNAND2X4MTR)                                0.047      1.268 r
  U17458/Y (NAND2X6MTR)                                  0.052      1.320 f
  U9293/Y (AO21X4MTR)                                    0.139      1.459 f
  U23642/Y (INVX4MTR)                                    0.049      1.508 r
  U18737/Y (INVX4MTR)                                    0.043      1.551 f
  U20915/Y (OAI22X2MTR)                                  0.075      1.626 r
  U0_BANK_TOP/vACC_0_reg_5__4_/D (DFFRQX2MTR)            0.000      1.626 r
  data arrival time                                                 1.626

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_5__4_/CK (DFFRQX2MTR)           0.000      1.500 r
  library setup time                                    -0.176      1.324
  data required time                                                1.324
  --------------------------------------------------------------------------
  data required time                                                1.324
  data arrival time                                                -1.626
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.302


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_30_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U15113/Y (MXI2X8MTR)                                   0.067      0.368 f
  U17155/Y (INVX12MTR)                                   0.043      0.412 r
  U14629/Y (BUFX6MTR)                                    0.080      0.492 r
  U10004/Y (INVX2MTR)                                    0.071      0.563 f
  U14028/Y (CLKNAND2X2MTR)                               0.048      0.611 r
  U25684/Y (NAND2X2MTR)                                  0.052      0.663 f
  U18039/Y (NOR2X4MTR)                                   0.088      0.751 r
  U13837/Y (INVX1MTR)                                    0.062      0.813 f
  U23637/Y (NOR2BX4MTR)                                  0.083      0.896 f
  U11364/Y (NOR2X1MTR)                                   0.070      0.966 r
  U25710/Y (NAND3X2MTR)                                  0.088      1.054 f
  U13063/Y (NOR2X1MTR)                                   0.083      1.136 r
  U26345/Y (NAND4X2MTR)                                  0.081      1.217 f
  U16411/Y (AOI21X2MTR)                                  0.121      1.338 r
  U26532/Y (OAI21X3MTR)                                  0.077      1.415 f
  U11373/Y (NOR2X4MTR)                                   0.063      1.478 r
  U26744/Y (OAI21X2MTR)                                  0.054      1.532 f
  U12272/Y (AOI21X2MTR)                                  0.114      1.646 r
  U12264/Y (NOR2X1MTR)                                   0.056      1.702 f
  PIM_result_reg_30_/D (DFFRHQX4MTR)                     0.000      1.702 f
  data arrival time                                                 1.702

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_30_/CK (DFFRHQX4MTR)                    0.000      1.500 r
  library setup time                                    -0.100      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.702
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.302


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_158_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U15113/Y (MXI2X8MTR)                                   0.067      0.368 f
  U17155/Y (INVX12MTR)                                   0.043      0.412 r
  U14629/Y (BUFX6MTR)                                    0.080      0.492 r
  U10004/Y (INVX2MTR)                                    0.071      0.563 f
  U14028/Y (CLKNAND2X2MTR)                               0.048      0.611 r
  U25684/Y (NAND2X2MTR)                                  0.052      0.663 f
  U18039/Y (NOR2X4MTR)                                   0.088      0.751 r
  U13837/Y (INVX1MTR)                                    0.062      0.813 f
  U23637/Y (NOR2BX4MTR)                                  0.083      0.896 f
  U11364/Y (NOR2X1MTR)                                   0.070      0.966 r
  U25710/Y (NAND3X2MTR)                                  0.088      1.054 f
  U13063/Y (NOR2X1MTR)                                   0.083      1.136 r
  U26345/Y (NAND4X2MTR)                                  0.081      1.217 f
  U16411/Y (AOI21X2MTR)                                  0.121      1.338 r
  U26532/Y (OAI21X3MTR)                                  0.077      1.415 f
  U11373/Y (NOR2X4MTR)                                   0.063      1.478 r
  U26744/Y (OAI21X2MTR)                                  0.054      1.532 f
  U12272/Y (AOI21X2MTR)                                  0.114      1.646 r
  U13665/Y (NOR2X1MTR)                                   0.056      1.702 f
  PIM_result_reg_158_/D (DFFRHQX4MTR)                    0.000      1.702 f
  data arrival time                                                 1.702

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_158_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.100      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.702
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.302


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_286_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U15113/Y (MXI2X8MTR)                                   0.067      0.368 f
  U17155/Y (INVX12MTR)                                   0.043      0.412 r
  U14629/Y (BUFX6MTR)                                    0.080      0.492 r
  U10004/Y (INVX2MTR)                                    0.071      0.563 f
  U14028/Y (CLKNAND2X2MTR)                               0.048      0.611 r
  U25684/Y (NAND2X2MTR)                                  0.052      0.663 f
  U18039/Y (NOR2X4MTR)                                   0.088      0.751 r
  U13837/Y (INVX1MTR)                                    0.062      0.813 f
  U23637/Y (NOR2BX4MTR)                                  0.083      0.896 f
  U11364/Y (NOR2X1MTR)                                   0.070      0.966 r
  U25710/Y (NAND3X2MTR)                                  0.088      1.054 f
  U13063/Y (NOR2X1MTR)                                   0.083      1.136 r
  U26345/Y (NAND4X2MTR)                                  0.081      1.217 f
  U16411/Y (AOI21X2MTR)                                  0.121      1.338 r
  U26532/Y (OAI21X3MTR)                                  0.077      1.415 f
  U11373/Y (NOR2X4MTR)                                   0.063      1.478 r
  U26744/Y (OAI21X2MTR)                                  0.054      1.532 f
  U12272/Y (AOI21X2MTR)                                  0.114      1.646 r
  U13666/Y (NOR2X1MTR)                                   0.056      1.702 f
  PIM_result_reg_286_/D (DFFRHQX4MTR)                    0.000      1.702 f
  data arrival time                                                 1.702

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_286_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.100      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.702
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.302


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_414_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U15113/Y (MXI2X8MTR)                                   0.067      0.368 f
  U17155/Y (INVX12MTR)                                   0.043      0.412 r
  U14629/Y (BUFX6MTR)                                    0.080      0.492 r
  U10004/Y (INVX2MTR)                                    0.071      0.563 f
  U14028/Y (CLKNAND2X2MTR)                               0.048      0.611 r
  U25684/Y (NAND2X2MTR)                                  0.052      0.663 f
  U18039/Y (NOR2X4MTR)                                   0.088      0.751 r
  U13837/Y (INVX1MTR)                                    0.062      0.813 f
  U23637/Y (NOR2BX4MTR)                                  0.083      0.896 f
  U11364/Y (NOR2X1MTR)                                   0.070      0.966 r
  U25710/Y (NAND3X2MTR)                                  0.088      1.054 f
  U13063/Y (NOR2X1MTR)                                   0.083      1.136 r
  U26345/Y (NAND4X2MTR)                                  0.081      1.217 f
  U16411/Y (AOI21X2MTR)                                  0.121      1.338 r
  U26532/Y (OAI21X3MTR)                                  0.077      1.415 f
  U11373/Y (NOR2X4MTR)                                   0.063      1.478 r
  U26744/Y (OAI21X2MTR)                                  0.054      1.532 f
  U12272/Y (AOI21X2MTR)                                  0.114      1.646 r
  U12265/Y (NOR2X1MTR)                                   0.056      1.702 f
  PIM_result_reg_414_/D (DFFRHQX4MTR)                    0.000      1.702 f
  data arrival time                                                 1.702

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_414_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.100      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.702
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.302


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24078/Y (INVX12MTR)                                   0.042      0.330 f
  U11326/Y (INVX8MTR)                                    0.040      0.370 r
  U18780/Y (BUFX8MTR)                                    0.066      0.435 r
  U10398/Y (AOI22X2MTR)                                  0.053      0.489 f
  U18576/Y (OAI2B11X2MTR)                                0.059      0.548 r
  U10242/Y (NOR2BX2MTR)                                  0.161      0.709 r
  U25847/Y (NOR2X2MTR)                                   0.069      0.778 f
  U16706/Y (NOR2X2MTR)                                   0.087      0.864 r
  U25849/Y (CLKNAND2X2MTR)                               0.066      0.930 f
  U19307/Y (OA21X4MTR)                                   0.161      1.092 f
  U23933/Y (OAI2B1X8MTR)                                 0.035      1.126 r
  U16528/Y (CLKNAND2X4MTR)                               0.044      1.170 f
  U10906/Y (NAND3X4MTR)                                  0.051      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.052      1.273 f
  U16368/Y (NAND2X4MTR)                                  0.050      1.323 r
  U16360/Y (NAND2X8MTR)                                  0.065      1.388 f
  U20864/Y (OAI2B1X4MTR)                                 0.126      1.514 r
  U23505/Y (BUFX4MTR)                                    0.118      1.633 r
  U29440/Y (OAI21X2MTR)                                  0.054      1.687 f
  U0_BANK_TOP/vACC_3_reg_4__14_/D (DFFRHQX2MTR)          0.000      1.687 f
  data arrival time                                                 1.687

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_4__14_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.687
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.302


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_75_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14669/Y (BUFX8MTR)                                    0.073      0.440 r
  U14641/Y (BUFX10MTR)                                   0.072      0.513 r
  U17100/Y (INVX2MTR)                                    0.066      0.579 f
  U18215/Y (CLKNAND2X2MTR)                               0.059      0.638 r
  U25449/Y (NAND4X4MTR)                                  0.112      0.750 f
  U11007/Y (NOR2X4MTR)                                   0.092      0.842 r
  U16602/Y (NAND2X4MTR)                                  0.057      0.899 f
  U11793/Y (NOR2X4MTR)                                   0.060      0.959 r
  U16554/Y (NAND2X4MTR)                                  0.059      1.019 f
  U16516/Y (INVX6MTR)                                    0.047      1.066 r
  U15902/Y (NAND2X6MTR)                                  0.048      1.115 f
  U15887/Y (NOR2X8MTR)                                   0.061      1.175 r
  U15144/Y (NAND2X8MTR)                                  0.048      1.223 f
  U13026/Y (NOR2X4MTR)                                   0.063      1.287 r
  U26775/Y (NAND3X2MTR)                                  0.070      1.357 f
  U11610/Y (CLKNAND2X2MTR)                               0.074      1.431 r
  U11609/Y (NAND2X2MTR)                                  0.048      1.479 f
  U11659/Y (OAI31X1MTR)                                  0.039      1.518 r
  U26795/Y (AOI2BB1X2MTR)                                0.065      1.583 f
  U18764/Y (NOR2X1MTR)                                   0.053      1.636 r
  PIM_result_reg_75_/D (DFFRQX2MTR)                      0.000      1.636 r
  data arrival time                                                 1.636

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_75_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.636
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.302


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_203_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14669/Y (BUFX8MTR)                                    0.073      0.440 r
  U14641/Y (BUFX10MTR)                                   0.072      0.513 r
  U17100/Y (INVX2MTR)                                    0.066      0.579 f
  U18215/Y (CLKNAND2X2MTR)                               0.059      0.638 r
  U25449/Y (NAND4X4MTR)                                  0.112      0.750 f
  U11007/Y (NOR2X4MTR)                                   0.092      0.842 r
  U16602/Y (NAND2X4MTR)                                  0.057      0.899 f
  U11793/Y (NOR2X4MTR)                                   0.060      0.959 r
  U16554/Y (NAND2X4MTR)                                  0.059      1.019 f
  U16516/Y (INVX6MTR)                                    0.047      1.066 r
  U15902/Y (NAND2X6MTR)                                  0.048      1.115 f
  U15887/Y (NOR2X8MTR)                                   0.061      1.175 r
  U15144/Y (NAND2X8MTR)                                  0.048      1.223 f
  U13026/Y (NOR2X4MTR)                                   0.063      1.287 r
  U26775/Y (NAND3X2MTR)                                  0.070      1.357 f
  U11610/Y (CLKNAND2X2MTR)                               0.074      1.431 r
  U11609/Y (NAND2X2MTR)                                  0.048      1.479 f
  U11659/Y (OAI31X1MTR)                                  0.039      1.518 r
  U26795/Y (AOI2BB1X2MTR)                                0.065      1.583 f
  U18766/Y (NOR2X1MTR)                                   0.053      1.636 r
  PIM_result_reg_203_/D (DFFRQX2MTR)                     0.000      1.636 r
  data arrival time                                                 1.636

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_203_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.636
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.302


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_331_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14669/Y (BUFX8MTR)                                    0.073      0.440 r
  U14641/Y (BUFX10MTR)                                   0.072      0.513 r
  U17100/Y (INVX2MTR)                                    0.066      0.579 f
  U18215/Y (CLKNAND2X2MTR)                               0.059      0.638 r
  U25449/Y (NAND4X4MTR)                                  0.112      0.750 f
  U11007/Y (NOR2X4MTR)                                   0.092      0.842 r
  U16602/Y (NAND2X4MTR)                                  0.057      0.899 f
  U11793/Y (NOR2X4MTR)                                   0.060      0.959 r
  U16554/Y (NAND2X4MTR)                                  0.059      1.019 f
  U16516/Y (INVX6MTR)                                    0.047      1.066 r
  U15902/Y (NAND2X6MTR)                                  0.048      1.115 f
  U15887/Y (NOR2X8MTR)                                   0.061      1.175 r
  U15144/Y (NAND2X8MTR)                                  0.048      1.223 f
  U13026/Y (NOR2X4MTR)                                   0.063      1.287 r
  U26775/Y (NAND3X2MTR)                                  0.070      1.357 f
  U11610/Y (CLKNAND2X2MTR)                               0.074      1.431 r
  U11609/Y (NAND2X2MTR)                                  0.048      1.479 f
  U11659/Y (OAI31X1MTR)                                  0.039      1.518 r
  U26795/Y (AOI2BB1X2MTR)                                0.065      1.583 f
  U18763/Y (NOR2X1MTR)                                   0.053      1.636 r
  PIM_result_reg_331_/D (DFFRQX2MTR)                     0.000      1.636 r
  data arrival time                                                 1.636

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_331_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.636
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.302


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_459_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14669/Y (BUFX8MTR)                                    0.073      0.440 r
  U14641/Y (BUFX10MTR)                                   0.072      0.513 r
  U17100/Y (INVX2MTR)                                    0.066      0.579 f
  U18215/Y (CLKNAND2X2MTR)                               0.059      0.638 r
  U25449/Y (NAND4X4MTR)                                  0.112      0.750 f
  U11007/Y (NOR2X4MTR)                                   0.092      0.842 r
  U16602/Y (NAND2X4MTR)                                  0.057      0.899 f
  U11793/Y (NOR2X4MTR)                                   0.060      0.959 r
  U16554/Y (NAND2X4MTR)                                  0.059      1.019 f
  U16516/Y (INVX6MTR)                                    0.047      1.066 r
  U15902/Y (NAND2X6MTR)                                  0.048      1.115 f
  U15887/Y (NOR2X8MTR)                                   0.061      1.175 r
  U15144/Y (NAND2X8MTR)                                  0.048      1.223 f
  U13026/Y (NOR2X4MTR)                                   0.063      1.287 r
  U26775/Y (NAND3X2MTR)                                  0.070      1.357 f
  U11610/Y (CLKNAND2X2MTR)                               0.074      1.431 r
  U11609/Y (NAND2X2MTR)                                  0.048      1.479 f
  U11659/Y (OAI31X1MTR)                                  0.039      1.518 r
  U26795/Y (AOI2BB1X2MTR)                                0.065      1.583 f
  U18767/Y (NOR2X1MTR)                                   0.053      1.636 r
  PIM_result_reg_459_/D (DFFRQX2MTR)                     0.000      1.636 r
  data arrival time                                                 1.636

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_459_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.636
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.302


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.131      0.131 f
  U18675/Y (INVX8MTR)                                    0.046      0.176 r
  U17297/Y (INVX6MTR)                                    0.038      0.214 f
  U23579/Y (NOR2BX8MTR)                                  0.071      0.285 r
  U21152/Y (AOI22X1MTR)                                  0.071      0.356 f
  U25513/Y (NAND4X2MTR)                                  0.079      0.435 r
  U20994/Y (NAND2X1MTR)                                  0.068      0.503 f
  U10262/Y (NAND2X2MTR)                                  0.072      0.575 r
  U14038/Y (INVX3MTR)                                    0.046      0.621 f
  U15881/Y (CLKNAND2X4MTR)                               0.049      0.670 r
  U15053/Y (OAI2B1X4MTR)                                 0.128      0.799 r
  U14599/Y (NAND3BX4MTR)                                 0.072      0.870 f
  U15657/Y (CLKNAND2X4MTR)                               0.061      0.931 r
  U14906/Y (INVX4MTR)                                    0.039      0.970 f
  U13058/Y (OAI21X4MTR)                                  0.074      1.044 r
  U20797/Y (OAI2BB1X4MTR)                                0.111      1.155 r
  U20735/Y (OAI211X8MTR)                                 0.069      1.224 f
  U12314/Y (NAND2X4MTR)                                  0.089      1.313 r
  U17529/Y (INVX4MTR)                                    0.040      1.353 f
  U14246/Y (INVX4MTR)                                    0.061      1.413 r
  U11661/Y (NAND2X2MTR)                                  0.067      1.481 f
  U11693/Y (INVX4MTR)                                    0.056      1.536 r
  U22774/Y (AOI22X1MTR)                                  0.088      1.624 f
  U29740/Y (OAI21X2MTR)                                  0.053      1.677 r
  U0_BANK_TOP/vACC_2_reg_7__10_/D (DFFRHQX2MTR)          0.000      1.677 r
  data arrival time                                                 1.677

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_7__10_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.677
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.302


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24078/Y (INVX12MTR)                                   0.042      0.330 f
  U11326/Y (INVX8MTR)                                    0.040      0.370 r
  U18780/Y (BUFX8MTR)                                    0.066      0.435 r
  U10398/Y (AOI22X2MTR)                                  0.053      0.489 f
  U18576/Y (OAI2B11X2MTR)                                0.059      0.548 r
  U10242/Y (NOR2BX2MTR)                                  0.161      0.709 r
  U25847/Y (NOR2X2MTR)                                   0.069      0.778 f
  U16706/Y (NOR2X2MTR)                                   0.087      0.864 r
  U25849/Y (CLKNAND2X2MTR)                               0.066      0.930 f
  U19307/Y (OA21X4MTR)                                   0.161      1.092 f
  U23933/Y (OAI2B1X8MTR)                                 0.035      1.126 r
  U16528/Y (CLKNAND2X4MTR)                               0.044      1.170 f
  U10906/Y (NAND3X4MTR)                                  0.051      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.052      1.273 f
  U16368/Y (NAND2X4MTR)                                  0.050      1.323 r
  U16360/Y (NAND2X8MTR)                                  0.065      1.388 f
  U20864/Y (OAI2B1X4MTR)                                 0.126      1.514 r
  U23505/Y (BUFX4MTR)                                    0.118      1.633 r
  U29434/Y (OAI21X2MTR)                                  0.054      1.687 f
  U0_BANK_TOP/vACC_3_reg_4__13_/D (DFFRHQX2MTR)          0.000      1.687 f
  data arrival time                                                 1.687

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_4__13_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.687
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.302


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13378/Y (INVX16MTR)                                   0.040      0.190 f
  U13354/Y (CLKNAND2X16MTR)                              0.044      0.234 r
  U13459/Y (INVX20MTR)                                   0.036      0.270 f
  U13689/Y (INVX32MTR)                                   0.037      0.308 r
  U13093/Y (INVX20MTR)                                   0.033      0.341 f
  U10560/Y (AOI22X1MTR)                                  0.057      0.399 r
  U29236/Y (OAI2BB1X4MTR)                                0.110      0.508 r
  U15607/Y (NAND2X8MTR)                                  0.045      0.554 f
  U15606/Y (NOR2X12MTR)                                  0.066      0.619 r
  U20839/Y (NAND2X12MTR)                                 0.061      0.681 f
  U20464/Y (CLKNAND2X16MTR)                              0.057      0.737 r
  U19946/Y (NAND2X12MTR)                                 0.055      0.792 f
  U9925/Y (BUFX2MTR)                                     0.102      0.894 f
  U9595/Y (XNOR2X2MTR)                                   0.072      0.967 f
  U14944/Y (XNOR2X2MTR)                                  0.105      1.071 r
  U17818/Y (XNOR2X1MTR)                                  0.106      1.177 r
  U14863/Y (XNOR2X2MTR)                                  0.153      1.330 r
  U11767/Y (NOR2X6MTR)                                   0.070      1.400 f
  U13690/Y (NOR2X4MTR)                                   0.079      1.480 r
  U14614/Y (NAND2X4MTR)                                  0.043      1.522 f
  U17443/Y (INVX3MTR)                                    0.035      1.557 r
  U23879/Y (CLKNAND2X4MTR)                               0.043      1.601 f
  U28903/Y (AOI31X1MTR)                                  0.076      1.677 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/D (DFFRHQX4MTR)
                                                         0.000      1.677 r
  data arrival time                                                 1.677

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.124      1.376
  data required time                                                1.376
  --------------------------------------------------------------------------
  data required time                                                1.376
  data arrival time                                                -1.677
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.301


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U17039/Y (INVX8MTR)                                    0.047      0.314 r
  U16098/Y (INVX4MTR)                                    0.037      0.351 f
  U24350/Y (CLKNAND2X2MTR)                               0.032      0.384 r
  U16033/Y (OA21X4MTR)                                   0.096      0.480 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.525 f
  U25524/Y (CLKNAND2X4MTR)                               0.041      0.566 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.615 f
  U16897/Y (NOR2X4MTR)                                   0.064      0.679 r
  U16808/Y (NOR2X4MTR)                                   0.042      0.721 f
  U12108/Y (NOR2X6MTR)                                   0.080      0.802 r
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.863 f
  U14503/Y (NAND2X8MTR)                                  0.043      0.906 r
  U15264/Y (NAND2X6MTR)                                  0.053      0.958 f
  U12172/Y (OAI2BB1X2MTR)                                0.107      1.066 f
  U17411/Y (AOI21X4MTR)                                  0.085      1.151 r
  U17391/Y (NAND2X6MTR)                                  0.070      1.221 f
  U9429/Y (CLKNAND2X4MTR)                                0.047      1.268 r
  U17458/Y (NAND2X6MTR)                                  0.052      1.320 f
  U9293/Y (AO21X4MTR)                                    0.139      1.459 f
  U15364/Y (INVX4MTR)                                    0.059      1.518 r
  U18742/Y (CLKNAND2X2MTR)                               0.044      1.562 f
  U13649/Y (AND2X2MTR)                                   0.084      1.646 f
  U20903/Y (OAI21X2MTR)                                  0.032      1.678 r
  U0_BANK_TOP/vACC_0_reg_5__17_/D (DFFRHQX4MTR)          0.000      1.678 r
  data arrival time                                                 1.678

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_5__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.123      1.377
  data required time                                                1.377
  --------------------------------------------------------------------------
  data required time                                                1.377
  data arrival time                                                -1.678
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.301


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24078/Y (INVX12MTR)                                   0.042      0.330 f
  U11326/Y (INVX8MTR)                                    0.040      0.370 r
  U18780/Y (BUFX8MTR)                                    0.066      0.435 r
  U10398/Y (AOI22X2MTR)                                  0.053      0.489 f
  U18576/Y (OAI2B11X2MTR)                                0.059      0.548 r
  U10242/Y (NOR2BX2MTR)                                  0.161      0.709 r
  U25847/Y (NOR2X2MTR)                                   0.069      0.778 f
  U16706/Y (NOR2X2MTR)                                   0.087      0.864 r
  U25849/Y (CLKNAND2X2MTR)                               0.066      0.930 f
  U19307/Y (OA21X4MTR)                                   0.161      1.092 f
  U23933/Y (OAI2B1X8MTR)                                 0.035      1.126 r
  U16528/Y (CLKNAND2X4MTR)                               0.044      1.170 f
  U10906/Y (NAND3X4MTR)                                  0.051      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.052      1.273 f
  U16368/Y (NAND2X4MTR)                                  0.050      1.323 r
  U16360/Y (NAND2X8MTR)                                  0.065      1.388 f
  U20864/Y (OAI2B1X4MTR)                                 0.126      1.514 r
  U23506/Y (BUFX4MTR)                                    0.116      1.630 r
  U26434/Y (OAI22X2MTR)                                  0.056      1.686 f
  U0_BANK_TOP/vACC_3_reg_4__15_/D (DFFRHQX2MTR)          0.000      1.686 f
  data arrival time                                                 1.686

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_4__15_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.686
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.300


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.164      0.164 r
  U28673/Y (NOR2X12MTR)                                  0.066      0.230 f
  U10650/Y (INVX14MTR)                                   0.059      0.290 r
  U13040/Y (INVX10MTR)                                   0.036      0.326 f
  U12532/Y (AOI22X2MTR)                                  0.085      0.411 r
  U23959/Y (OAI2BB1X4MTR)                                0.104      0.514 r
  U12724/Y (NAND2X4MTR)                                  0.048      0.562 f
  U13570/Y (NOR2X8MTR)                                   0.066      0.628 r
  U13251/Y (CLKNAND2X8MTR)                               0.053      0.681 f
  U20375/Y (CLKNAND2X16MTR)                              0.067      0.748 r
  U12598/Y (NAND2X8MTR)                                  0.056      0.804 f
  U9957/Y (NAND2X6MTR)                                   0.046      0.850 r
  U19907/Y (XOR2X8MTR)                                   0.083      0.933 r
  U11781/Y (XOR2X8MTR)                                   0.100      1.033 r
  U20537/Y (OAI2BB1X4MTR)                                0.062      1.095 f
  U20536/Y (OAI2BB1X4MTR)                                0.058      1.153 r
  U20535/Y (XNOR2X8MTR)                                  0.079      1.232 r
  U20575/Y (XNOR2X8MTR)                                  0.105      1.337 r
  U11187/Y (NOR2X8MTR)                                   0.050      1.387 f
  U23965/Y (NOR2X4MTR)                                   0.062      1.449 r
  U23864/Y (AND2X4MTR)                                   0.104      1.553 r
  U23462/Y (CLKNAND2X4MTR)                               0.047      1.600 f
  U22854/Y (AOI31X1MTR)                                  0.077      1.677 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_11_/D (DFFRHQX4MTR)
                                                         0.000      1.677 r
  data arrival time                                                 1.677

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.123      1.377
  data required time                                                1.377
  --------------------------------------------------------------------------
  data required time                                                1.377
  data arrival time                                                -1.677
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.300


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24078/Y (INVX12MTR)                                   0.042      0.330 f
  U11326/Y (INVX8MTR)                                    0.040      0.370 r
  U18780/Y (BUFX8MTR)                                    0.066      0.435 r
  U10398/Y (AOI22X2MTR)                                  0.053      0.489 f
  U18576/Y (OAI2B11X2MTR)                                0.059      0.548 r
  U10242/Y (NOR2BX2MTR)                                  0.161      0.709 r
  U25847/Y (NOR2X2MTR)                                   0.069      0.778 f
  U16706/Y (NOR2X2MTR)                                   0.087      0.864 r
  U25849/Y (CLKNAND2X2MTR)                               0.066      0.930 f
  U19307/Y (OA21X4MTR)                                   0.161      1.092 f
  U23933/Y (OAI2B1X8MTR)                                 0.035      1.126 r
  U16528/Y (CLKNAND2X4MTR)                               0.044      1.170 f
  U10906/Y (NAND3X4MTR)                                  0.051      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.052      1.273 f
  U16368/Y (NAND2X4MTR)                                  0.050      1.323 r
  U16360/Y (NAND2X8MTR)                                  0.065      1.388 f
  U20863/Y (OAI2B1X4MTR)                                 0.123      1.511 r
  U23503/Y (BUFX4MTR)                                    0.117      1.628 r
  U18753/Y (OAI22X2MTR)                                  0.057      1.685 f
  U0_BANK_TOP/vACC_2_reg_4__15_/D (DFFRHQX2MTR)          0.000      1.685 f
  data arrival time                                                 1.685

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_4__15_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.685
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.300


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_92_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14669/Y (BUFX8MTR)                                    0.073      0.440 r
  U14641/Y (BUFX10MTR)                                   0.072      0.513 r
  U25719/Y (INVX4MTR)                                    0.044      0.557 f
  U24769/Y (NAND2X3MTR)                                  0.043      0.600 r
  U18307/Y (NAND4X6MTR)                                  0.112      0.712 f
  U9743/Y (NOR2X4MTR)                                    0.111      0.823 r
  U12514/Y (NAND3X4MTR)                                  0.077      0.900 f
  U13778/Y (NOR2X4MTR)                                   0.074      0.974 r
  U13758/Y (NAND2X4MTR)                                  0.072      1.046 f
  U14327/Y (NOR2X8MTR)                                   0.072      1.117 r
  U13070/Y (NAND3X8MTR)                                  0.083      1.200 f
  U12348/Y (NOR2X6MTR)                                   0.082      1.282 r
  U23680/Y (NAND4X4MTR)                                  0.077      1.359 f
  U26504/Y (NAND4X4MTR)                                  0.085      1.444 r
  U17567/Y (CLKNAND2X2MTR)                               0.055      1.498 f
  U17364/Y (CLKNAND2X2MTR)                               0.039      1.537 r
  U22424/Y (AOI2BB1X2MTR)                                0.047      1.584 f
  U22937/Y (NOR2X1MTR)                                   0.050      1.634 r
  PIM_result_reg_92_/D (DFFRQX2MTR)                      0.000      1.634 r
  data arrival time                                                 1.634

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_92_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.634
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.300


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_220_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14669/Y (BUFX8MTR)                                    0.073      0.440 r
  U14641/Y (BUFX10MTR)                                   0.072      0.513 r
  U25719/Y (INVX4MTR)                                    0.044      0.557 f
  U24769/Y (NAND2X3MTR)                                  0.043      0.600 r
  U18307/Y (NAND4X6MTR)                                  0.112      0.712 f
  U9743/Y (NOR2X4MTR)                                    0.111      0.823 r
  U12514/Y (NAND3X4MTR)                                  0.077      0.900 f
  U13778/Y (NOR2X4MTR)                                   0.074      0.974 r
  U13758/Y (NAND2X4MTR)                                  0.072      1.046 f
  U14327/Y (NOR2X8MTR)                                   0.072      1.117 r
  U13070/Y (NAND3X8MTR)                                  0.083      1.200 f
  U12348/Y (NOR2X6MTR)                                   0.082      1.282 r
  U23680/Y (NAND4X4MTR)                                  0.077      1.359 f
  U26504/Y (NAND4X4MTR)                                  0.085      1.444 r
  U17567/Y (CLKNAND2X2MTR)                               0.055      1.498 f
  U17364/Y (CLKNAND2X2MTR)                               0.039      1.537 r
  U22424/Y (AOI2BB1X2MTR)                                0.047      1.584 f
  U22936/Y (NOR2X1MTR)                                   0.050      1.634 r
  PIM_result_reg_220_/D (DFFRQX2MTR)                     0.000      1.634 r
  data arrival time                                                 1.634

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_220_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.634
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.300


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_348_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14669/Y (BUFX8MTR)                                    0.073      0.440 r
  U14641/Y (BUFX10MTR)                                   0.072      0.513 r
  U25719/Y (INVX4MTR)                                    0.044      0.557 f
  U24769/Y (NAND2X3MTR)                                  0.043      0.600 r
  U18307/Y (NAND4X6MTR)                                  0.112      0.712 f
  U9743/Y (NOR2X4MTR)                                    0.111      0.823 r
  U12514/Y (NAND3X4MTR)                                  0.077      0.900 f
  U13778/Y (NOR2X4MTR)                                   0.074      0.974 r
  U13758/Y (NAND2X4MTR)                                  0.072      1.046 f
  U14327/Y (NOR2X8MTR)                                   0.072      1.117 r
  U13070/Y (NAND3X8MTR)                                  0.083      1.200 f
  U12348/Y (NOR2X6MTR)                                   0.082      1.282 r
  U23680/Y (NAND4X4MTR)                                  0.077      1.359 f
  U26504/Y (NAND4X4MTR)                                  0.085      1.444 r
  U17567/Y (CLKNAND2X2MTR)                               0.055      1.498 f
  U17364/Y (CLKNAND2X2MTR)                               0.039      1.537 r
  U22424/Y (AOI2BB1X2MTR)                                0.047      1.584 f
  U22935/Y (NOR2X1MTR)                                   0.050      1.634 r
  PIM_result_reg_348_/D (DFFRQX2MTR)                     0.000      1.634 r
  data arrival time                                                 1.634

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_348_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.634
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.300


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_476_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14669/Y (BUFX8MTR)                                    0.073      0.440 r
  U14641/Y (BUFX10MTR)                                   0.072      0.513 r
  U25719/Y (INVX4MTR)                                    0.044      0.557 f
  U24769/Y (NAND2X3MTR)                                  0.043      0.600 r
  U18307/Y (NAND4X6MTR)                                  0.112      0.712 f
  U9743/Y (NOR2X4MTR)                                    0.111      0.823 r
  U12514/Y (NAND3X4MTR)                                  0.077      0.900 f
  U13778/Y (NOR2X4MTR)                                   0.074      0.974 r
  U13758/Y (NAND2X4MTR)                                  0.072      1.046 f
  U14327/Y (NOR2X8MTR)                                   0.072      1.117 r
  U13070/Y (NAND3X8MTR)                                  0.083      1.200 f
  U12348/Y (NOR2X6MTR)                                   0.082      1.282 r
  U23680/Y (NAND4X4MTR)                                  0.077      1.359 f
  U26504/Y (NAND4X4MTR)                                  0.085      1.444 r
  U17567/Y (CLKNAND2X2MTR)                               0.055      1.498 f
  U17364/Y (CLKNAND2X2MTR)                               0.039      1.537 r
  U22424/Y (AOI2BB1X2MTR)                                0.047      1.584 f
  U22934/Y (NOR2X1MTR)                                   0.050      1.634 r
  PIM_result_reg_476_/D (DFFRQX2MTR)                     0.000      1.634 r
  data arrival time                                                 1.634

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_476_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.634
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.300


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13378/Y (INVX16MTR)                                   0.040      0.190 f
  U28673/Y (NOR2X12MTR)                                  0.094      0.283 r
  U14274/Y (INVX16MTR)                                   0.057      0.340 f
  U13005/Y (INVX8MTR)                                    0.059      0.399 r
  U10496/Y (CLKNAND2X2MTR)                               0.054      0.452 f
  U12473/Y (OAI21X3MTR)                                  0.043      0.495 r
  U11886/Y (INVX4MTR)                                    0.036      0.531 f
  U12460/Y (AOI2B1X4MTR)                                 0.065      0.596 r
  U12502/Y (NOR2X3MTR)                                   0.038      0.634 f
  U26488/Y (AND4X8MTR)                                   0.097      0.731 f
  U14265/Y (NAND3X12MTR)                                 0.042      0.773 r
  U12101/Y (NAND2X8MTR)                                  0.054      0.827 f
  U9960/Y (NAND2X4MTR)                                   0.062      0.889 r
  U12446/Y (NOR2X8MTR)                                   0.036      0.925 f
  U20272/Y (NOR2X4MTR)                                   0.077      1.002 r
  U20790/Y (AOI21X8MTR)                                  0.078      1.080 f
  U10773/Y (OAI2B1X8MTR)                                 0.078      1.158 r
  U28761/Y (XNOR2X8MTR)                                  0.091      1.249 r
  U28746/Y (NOR2X12MTR)                                  0.043      1.292 f
  U10837/Y (NOR2X8MTR)                                   0.055      1.346 r
  U12117/Y (OAI21X2MTR)                                  0.063      1.409 f
  U10840/Y (AOI21X4MTR)                                  0.090      1.499 r
  U10839/Y (XNOR2X8MTR)                                  0.095      1.594 r
  U18738/Y (AOI31X2MTR)                                  0.091      1.686 f
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/D (DFFRHQX8MTR)
                                                         0.000      1.686 f
  data arrival time                                                 1.686

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.114      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.686
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.300


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12740/Y (BUFX10MTR)                                   0.076      0.504 r
  U10130/Y (INVX2MTR)                                    0.046      0.549 f
  U18177/Y (CLKNAND2X2MTR)                               0.037      0.586 r
  U25216/Y (CLKNAND2X2MTR)                               0.052      0.638 f
  U18102/Y (NOR2X4MTR)                                   0.082      0.721 r
  U13835/Y (INVX1MTR)                                    0.053      0.774 f
  U23620/Y (NOR2BX4MTR)                                  0.088      0.861 f
  U10727/Y (NOR2X1MTR)                                   0.072      0.933 r
  U25378/Y (NAND3X2MTR)                                  0.086      1.019 f
  U14903/Y (NOR2X2MTR)                                   0.096      1.115 r
  U14284/Y (NAND4X4MTR)                                  0.112      1.228 f
  U26514/Y (NOR2X2MTR)                                   0.085      1.313 r
  U12292/Y (OAI21X1MTR)                                  0.082      1.395 f
  U22476/Y (NAND2X2MTR)                                  0.054      1.449 r
  U11776/Y (OAI211X1MTR)                                 0.122      1.571 f
  U23168/Y (NOR2BX1MTR)                                  0.131      1.702 f
  PIM_result_reg_14_/D (DFFRHQX4MTR)                     0.000      1.702 f
  data arrival time                                                 1.702

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_14_/CK (DFFRHQX4MTR)                    0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.702
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.300


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX4MTR)
                                                         0.141      0.141 f
  U14757/Y (INVX6MTR)                                    0.051      0.191 r
  U12922/Y (NAND3X4MTR)                                  0.105      0.296 f
  U18597/Y (INVX4MTR)                                    0.061      0.357 r
  U10244/Y (BUFX2MTR)                                    0.185      0.543 r
  U12765/Y (NOR2BX4MTR)                                  0.071      0.614 f
  U12706/Y (NOR2X2MTR)                                   0.122      0.736 r
  U24031/Y (OAI21X4MTR)                                  0.093      0.828 f
  U13272/Y (AOI21X4MTR)                                  0.100      0.929 r
  U12030/Y (OA21X2MTR)                                   0.122      1.050 r
  U11848/Y (OAI2BB1X2MTR)                                0.045      1.096 f
  U14914/Y (NAND2X2MTR)                                  0.046      1.142 r
  U17659/Y (NAND3X4MTR)                                  0.083      1.225 f
  U19030/Y (CLKNAND2X4MTR)                               0.051      1.275 r
  U11472/Y (CLKNAND2X4MTR)                               0.059      1.335 f
  U14252/Y (NAND2X12MTR)                                 0.067      1.402 r
  U26623/Y (OAI2B1X8MTR)                                 0.060      1.462 f
  U15404/Y (BUFX4MTR)                                    0.095      1.557 f
  U26716/Y (OAI22X2MTR)                                  0.060      1.617 r
  U0_BANK_TOP/vACC_1_reg_0__15_/D (DFFRQX4MTR)           0.000      1.617 r
  data arrival time                                                 1.617

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_0__15_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.183      1.317
  data required time                                                1.317
  --------------------------------------------------------------------------
  data required time                                                1.317
  data arrival time                                                -1.617
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.300


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (CLKNAND2X2MTR)                               0.059      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.043      0.361 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.409 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.503 f
  U18516/Y (AND2X4MTR)                                   0.081      0.584 f
  U15193/Y (CLKNAND2X4MTR)                               0.032      0.615 r
  U16727/Y (INVX3MTR)                                    0.033      0.648 f
  U15100/Y (INVX2MTR)                                    0.029      0.677 r
  U11081/Y (CLKNAND2X2MTR)                               0.047      0.724 f
  U13197/Y (CLKNAND2X2MTR)                               0.046      0.770 r
  U17752/Y (NAND2X3MTR)                                  0.045      0.815 f
  U11628/Y (NAND2X3MTR)                                  0.040      0.854 r
  U11627/Y (NAND2X4MTR)                                  0.057      0.911 f
  U11759/Y (NAND2X4MTR)                                  0.053      0.965 r
  U11864/Y (NAND2X6MTR)                                  0.051      1.016 f
  U16430/Y (AOI21X2MTR)                                  0.080      1.096 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.156 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.213 r
  U11847/Y (NAND2X4MTR)                                  0.056      1.268 f
  U11786/Y (CLKNAND2X8MTR)                               0.043      1.311 r
  U11777/Y (NAND2X12MTR)                                 0.055      1.366 f
  U23899/Y (OAI2B1X8MTR)                                 0.094      1.460 r
  U17202/Y (INVX4MTR)                                    0.049      1.509 f
  U9261/Y (INVX4MTR)                                     0.054      1.564 r
  U29141/Y (OAI222X2MTR)                                 0.107      1.670 f
  U0_BANK_TOP/vACC_0_reg_2__14_/D (DFFRHQX2MTR)          0.000      1.670 f
  data arrival time                                                 1.670

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_2__14_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.130      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.670
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.300


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_142_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12740/Y (BUFX10MTR)                                   0.076      0.504 r
  U10130/Y (INVX2MTR)                                    0.046      0.549 f
  U18177/Y (CLKNAND2X2MTR)                               0.037      0.586 r
  U25216/Y (CLKNAND2X2MTR)                               0.052      0.638 f
  U18102/Y (NOR2X4MTR)                                   0.082      0.721 r
  U13835/Y (INVX1MTR)                                    0.053      0.774 f
  U23620/Y (NOR2BX4MTR)                                  0.088      0.861 f
  U10727/Y (NOR2X1MTR)                                   0.072      0.933 r
  U25378/Y (NAND3X2MTR)                                  0.086      1.019 f
  U14903/Y (NOR2X2MTR)                                   0.096      1.115 r
  U14284/Y (NAND4X4MTR)                                  0.112      1.228 f
  U26514/Y (NOR2X2MTR)                                   0.085      1.313 r
  U12292/Y (OAI21X1MTR)                                  0.082      1.395 f
  U22476/Y (NAND2X2MTR)                                  0.054      1.449 r
  U11776/Y (OAI211X1MTR)                                 0.122      1.571 f
  U23167/Y (NOR2BX1MTR)                                  0.131      1.702 f
  PIM_result_reg_142_/D (DFFRHQX4MTR)                    0.000      1.702 f
  data arrival time                                                 1.702

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_142_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.702
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.300


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_270_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12740/Y (BUFX10MTR)                                   0.076      0.504 r
  U10130/Y (INVX2MTR)                                    0.046      0.549 f
  U18177/Y (CLKNAND2X2MTR)                               0.037      0.586 r
  U25216/Y (CLKNAND2X2MTR)                               0.052      0.638 f
  U18102/Y (NOR2X4MTR)                                   0.082      0.721 r
  U13835/Y (INVX1MTR)                                    0.053      0.774 f
  U23620/Y (NOR2BX4MTR)                                  0.088      0.861 f
  U10727/Y (NOR2X1MTR)                                   0.072      0.933 r
  U25378/Y (NAND3X2MTR)                                  0.086      1.019 f
  U14903/Y (NOR2X2MTR)                                   0.096      1.115 r
  U14284/Y (NAND4X4MTR)                                  0.112      1.228 f
  U26514/Y (NOR2X2MTR)                                   0.085      1.313 r
  U12292/Y (OAI21X1MTR)                                  0.082      1.395 f
  U22476/Y (NAND2X2MTR)                                  0.054      1.449 r
  U11762/Y (OAI211X1MTR)                                 0.122      1.571 f
  U23166/Y (NOR2BX1MTR)                                  0.131      1.702 f
  PIM_result_reg_270_/D (DFFRHQX4MTR)                    0.000      1.702 f
  data arrival time                                                 1.702

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_270_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.702
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.300


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_299_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U15113/Y (MXI2X8MTR)                                   0.067      0.368 f
  U17155/Y (INVX12MTR)                                   0.043      0.412 r
  U14629/Y (BUFX6MTR)                                    0.080      0.492 r
  U25342/Y (INVX4MTR)                                    0.047      0.539 f
  U18322/Y (CLKNAND2X2MTR)                               0.045      0.584 r
  U25345/Y (NAND4X4MTR)                                  0.095      0.680 f
  U16086/Y (NOR2X2MTR)                                   0.103      0.783 r
  U11577/Y (AND3X4MTR)                                   0.123      0.906 r
  U13147/Y (NAND2X4MTR)                                  0.053      0.959 f
  U13123/Y (NOR2X4MTR)                                   0.079      1.038 r
  U10823/Y (NAND2X4MTR)                                  0.059      1.097 f
  U17550/Y (NOR2X6MTR)                                   0.075      1.172 r
  U16487/Y (NAND2X4MTR)                                  0.057      1.228 f
  U15861/Y (NOR2X4MTR)                                   0.072      1.301 r
  U11686/Y (INVX2MTR)                                    0.054      1.354 f
  U12318/Y (OAI21X6MTR)                                  0.078      1.433 r
  U26748/Y (CLKNAND2X2MTR)                               0.052      1.485 f
  U11600/Y (OAI21X1MTR)                                  0.050      1.535 r
  U14814/Y (AOI2BB1X4MTR)                                0.051      1.586 f
  U23081/Y (NOR2X1MTR)                                   0.048      1.634 r
  PIM_result_reg_299_/D (DFFRQX2MTR)                     0.000      1.634 r
  data arrival time                                                 1.634

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_299_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.634
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.300


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_427_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U15113/Y (MXI2X8MTR)                                   0.067      0.368 f
  U17155/Y (INVX12MTR)                                   0.043      0.412 r
  U14629/Y (BUFX6MTR)                                    0.080      0.492 r
  U25342/Y (INVX4MTR)                                    0.047      0.539 f
  U18322/Y (CLKNAND2X2MTR)                               0.045      0.584 r
  U25345/Y (NAND4X4MTR)                                  0.095      0.680 f
  U16086/Y (NOR2X2MTR)                                   0.103      0.783 r
  U11577/Y (AND3X4MTR)                                   0.123      0.906 r
  U13147/Y (NAND2X4MTR)                                  0.053      0.959 f
  U13123/Y (NOR2X4MTR)                                   0.079      1.038 r
  U10823/Y (NAND2X4MTR)                                  0.059      1.097 f
  U17550/Y (NOR2X6MTR)                                   0.075      1.172 r
  U16487/Y (NAND2X4MTR)                                  0.057      1.228 f
  U15861/Y (NOR2X4MTR)                                   0.072      1.301 r
  U11686/Y (INVX2MTR)                                    0.054      1.354 f
  U12318/Y (OAI21X6MTR)                                  0.078      1.433 r
  U26748/Y (CLKNAND2X2MTR)                               0.052      1.485 f
  U11600/Y (OAI21X1MTR)                                  0.050      1.535 r
  U14814/Y (AOI2BB1X4MTR)                                0.051      1.586 f
  U23080/Y (NOR2X1MTR)                                   0.048      1.634 r
  PIM_result_reg_427_/D (DFFRQX2MTR)                     0.000      1.634 r
  data arrival time                                                 1.634

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_427_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.634
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.300


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24078/Y (INVX12MTR)                                   0.042      0.330 f
  U11326/Y (INVX8MTR)                                    0.040      0.370 r
  U18780/Y (BUFX8MTR)                                    0.066      0.435 r
  U10398/Y (AOI22X2MTR)                                  0.053      0.489 f
  U18576/Y (OAI2B11X2MTR)                                0.059      0.548 r
  U10242/Y (NOR2BX2MTR)                                  0.161      0.709 r
  U25847/Y (NOR2X2MTR)                                   0.069      0.778 f
  U16706/Y (NOR2X2MTR)                                   0.087      0.864 r
  U25849/Y (CLKNAND2X2MTR)                               0.066      0.930 f
  U19307/Y (OA21X4MTR)                                   0.161      1.092 f
  U23933/Y (OAI2B1X8MTR)                                 0.035      1.126 r
  U16528/Y (CLKNAND2X4MTR)                               0.044      1.170 f
  U10906/Y (NAND3X4MTR)                                  0.051      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.052      1.273 f
  U16368/Y (NAND2X4MTR)                                  0.050      1.323 r
  U16360/Y (NAND2X8MTR)                                  0.065      1.388 f
  U20864/Y (OAI2B1X4MTR)                                 0.126      1.514 r
  U23505/Y (BUFX4MTR)                                    0.118      1.633 r
  U26320/Y (OAI22X2MTR)                                  0.051      1.683 f
  U0_BANK_TOP/vACC_3_reg_4__4_/D (DFFRHQX2MTR)           0.000      1.683 f
  data arrival time                                                 1.683

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_4__4_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.683
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.300


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24078/Y (INVX12MTR)                                   0.042      0.330 f
  U11326/Y (INVX8MTR)                                    0.040      0.370 r
  U18780/Y (BUFX8MTR)                                    0.066      0.435 r
  U10398/Y (AOI22X2MTR)                                  0.053      0.489 f
  U18576/Y (OAI2B11X2MTR)                                0.059      0.548 r
  U10242/Y (NOR2BX2MTR)                                  0.161      0.709 r
  U25847/Y (NOR2X2MTR)                                   0.069      0.778 f
  U16706/Y (NOR2X2MTR)                                   0.087      0.864 r
  U25849/Y (CLKNAND2X2MTR)                               0.066      0.930 f
  U19307/Y (OA21X4MTR)                                   0.161      1.092 f
  U23933/Y (OAI2B1X8MTR)                                 0.035      1.126 r
  U16528/Y (CLKNAND2X4MTR)                               0.044      1.170 f
  U10906/Y (NAND3X4MTR)                                  0.051      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.052      1.273 f
  U16368/Y (NAND2X4MTR)                                  0.050      1.323 r
  U16360/Y (NAND2X8MTR)                                  0.065      1.388 f
  U20864/Y (OAI2B1X4MTR)                                 0.126      1.514 r
  U23505/Y (BUFX4MTR)                                    0.118      1.633 r
  U26315/Y (OAI22X2MTR)                                  0.051      1.683 f
  U0_BANK_TOP/vACC_3_reg_4__2_/D (DFFRHQX2MTR)           0.000      1.683 f
  data arrival time                                                 1.683

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_4__2_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.683
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.300


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24078/Y (INVX12MTR)                                   0.042      0.330 f
  U11326/Y (INVX8MTR)                                    0.040      0.370 r
  U18780/Y (BUFX8MTR)                                    0.066      0.435 r
  U10398/Y (AOI22X2MTR)                                  0.053      0.489 f
  U18576/Y (OAI2B11X2MTR)                                0.059      0.548 r
  U10242/Y (NOR2BX2MTR)                                  0.161      0.709 r
  U25847/Y (NOR2X2MTR)                                   0.069      0.778 f
  U16706/Y (NOR2X2MTR)                                   0.087      0.864 r
  U25849/Y (CLKNAND2X2MTR)                               0.066      0.930 f
  U19307/Y (OA21X4MTR)                                   0.161      1.092 f
  U23933/Y (OAI2B1X8MTR)                                 0.035      1.126 r
  U16528/Y (CLKNAND2X4MTR)                               0.044      1.170 f
  U10906/Y (NAND3X4MTR)                                  0.051      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.052      1.273 f
  U16368/Y (NAND2X4MTR)                                  0.050      1.323 r
  U16360/Y (NAND2X8MTR)                                  0.065      1.388 f
  U20864/Y (OAI2B1X4MTR)                                 0.126      1.514 r
  U23505/Y (BUFX4MTR)                                    0.118      1.633 r
  U26335/Y (OAI22X2MTR)                                  0.051      1.683 f
  U0_BANK_TOP/vACC_3_reg_4__0_/D (DFFRHQX2MTR)           0.000      1.683 f
  data arrival time                                                 1.683

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_4__0_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.683
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.300


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (CLKNAND2X2MTR)                               0.059      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.043      0.361 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.409 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.503 f
  U18516/Y (AND2X4MTR)                                   0.081      0.584 f
  U15193/Y (CLKNAND2X4MTR)                               0.032      0.615 r
  U16727/Y (INVX3MTR)                                    0.033      0.648 f
  U15100/Y (INVX2MTR)                                    0.029      0.677 r
  U11081/Y (CLKNAND2X2MTR)                               0.047      0.724 f
  U13197/Y (CLKNAND2X2MTR)                               0.046      0.770 r
  U17752/Y (NAND2X3MTR)                                  0.045      0.815 f
  U11628/Y (NAND2X3MTR)                                  0.040      0.854 r
  U11627/Y (NAND2X4MTR)                                  0.057      0.911 f
  U11759/Y (NAND2X4MTR)                                  0.053      0.965 r
  U11864/Y (NAND2X6MTR)                                  0.051      1.016 f
  U16430/Y (AOI21X2MTR)                                  0.080      1.096 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.156 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.213 r
  U11847/Y (NAND2X4MTR)                                  0.056      1.268 f
  U11786/Y (CLKNAND2X8MTR)                               0.043      1.311 r
  U11777/Y (NAND2X12MTR)                                 0.055      1.366 f
  U23899/Y (OAI2B1X8MTR)                                 0.094      1.460 r
  U17202/Y (INVX4MTR)                                    0.049      1.509 f
  U9261/Y (INVX4MTR)                                     0.054      1.564 r
  U29107/Y (OAI222X2MTR)                                 0.107      1.670 f
  U0_BANK_TOP/vACC_0_reg_2__13_/D (DFFRHQX2MTR)          0.000      1.670 f
  data arrival time                                                 1.670

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_2__13_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.670
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.299


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_43_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U15113/Y (MXI2X8MTR)                                   0.067      0.368 f
  U17155/Y (INVX12MTR)                                   0.043      0.412 r
  U14629/Y (BUFX6MTR)                                    0.080      0.492 r
  U25342/Y (INVX4MTR)                                    0.047      0.539 f
  U18322/Y (CLKNAND2X2MTR)                               0.045      0.584 r
  U25345/Y (NAND4X4MTR)                                  0.095      0.680 f
  U16086/Y (NOR2X2MTR)                                   0.103      0.783 r
  U11577/Y (AND3X4MTR)                                   0.123      0.906 r
  U13147/Y (NAND2X4MTR)                                  0.053      0.959 f
  U13123/Y (NOR2X4MTR)                                   0.079      1.038 r
  U10823/Y (NAND2X4MTR)                                  0.059      1.097 f
  U17550/Y (NOR2X6MTR)                                   0.075      1.172 r
  U16487/Y (NAND2X4MTR)                                  0.057      1.228 f
  U15861/Y (NOR2X4MTR)                                   0.072      1.301 r
  U11686/Y (INVX2MTR)                                    0.054      1.354 f
  U12318/Y (OAI21X6MTR)                                  0.078      1.433 r
  U26748/Y (CLKNAND2X2MTR)                               0.052      1.485 f
  U11600/Y (OAI21X1MTR)                                  0.050      1.535 r
  U14814/Y (AOI2BB1X4MTR)                                0.051      1.586 f
  U23083/Y (NOR2X1MTR)                                   0.048      1.634 r
  PIM_result_reg_43_/D (DFFRQX2MTR)                      0.000      1.634 r
  data arrival time                                                 1.634

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_43_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.634
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.299


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_171_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U15113/Y (MXI2X8MTR)                                   0.067      0.368 f
  U17155/Y (INVX12MTR)                                   0.043      0.412 r
  U14629/Y (BUFX6MTR)                                    0.080      0.492 r
  U25342/Y (INVX4MTR)                                    0.047      0.539 f
  U18322/Y (CLKNAND2X2MTR)                               0.045      0.584 r
  U25345/Y (NAND4X4MTR)                                  0.095      0.680 f
  U16086/Y (NOR2X2MTR)                                   0.103      0.783 r
  U11577/Y (AND3X4MTR)                                   0.123      0.906 r
  U13147/Y (NAND2X4MTR)                                  0.053      0.959 f
  U13123/Y (NOR2X4MTR)                                   0.079      1.038 r
  U10823/Y (NAND2X4MTR)                                  0.059      1.097 f
  U17550/Y (NOR2X6MTR)                                   0.075      1.172 r
  U16487/Y (NAND2X4MTR)                                  0.057      1.228 f
  U15861/Y (NOR2X4MTR)                                   0.072      1.301 r
  U11686/Y (INVX2MTR)                                    0.054      1.354 f
  U12318/Y (OAI21X6MTR)                                  0.078      1.433 r
  U26748/Y (CLKNAND2X2MTR)                               0.052      1.485 f
  U11600/Y (OAI21X1MTR)                                  0.050      1.535 r
  U14814/Y (AOI2BB1X4MTR)                                0.051      1.586 f
  U23082/Y (NOR2X1MTR)                                   0.048      1.634 r
  PIM_result_reg_171_/D (DFFRQX2MTR)                     0.000      1.634 r
  data arrival time                                                 1.634

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_171_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.634
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.299


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U13522/Y (INVX2MTR)                                    0.064      0.560 r
  U18466/Y (NOR2X4MTR)                                   0.039      0.599 f
  U9991/Y (NOR2X2MTR)                                    0.111      0.710 r
  U12545/Y (OAI2B1X4MTR)                                 0.169      0.879 r
  U17934/Y (AOI21X4MTR)                                  0.082      0.961 f
  U17841/Y (OAI21X2MTR)                                  0.090      1.051 r
  U20545/Y (NOR2BX1MTR)                                  0.051      1.102 f
  U10679/Y (OAI2BB1X2MTR)                                0.047      1.150 r
  U9439/Y (NAND3X4MTR)                                   0.076      1.225 f
  U17590/Y (AND2X8MTR)                                   0.094      1.319 f
  U12321/Y (NAND2X2MTR)                                  0.045      1.364 r
  U11730/Y (NOR2X4MTR)                                   0.034      1.398 f
  U15443/Y (NAND2X2MTR)                                  0.055      1.453 r
  U11611/Y (INVX2MTR)                                    0.032      1.485 f
  U16324/Y (NOR2X2MTR)                                   0.052      1.537 r
  U12179/Y (NAND2X2MTR)                                  0.067      1.605 f
  U24604/Y (OAI21X1MTR)                                  0.072      1.677 r
  U0_BANK_TOP/vACC_1_reg_3__19_/D (DFFRHQX4MTR)          0.000      1.677 r
  data arrival time                                                 1.677

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_3__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.123      1.377
  data required time                                                1.377
  --------------------------------------------------------------------------
  data required time                                                1.377
  data arrival time                                                -1.677
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.299


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U13522/Y (INVX2MTR)                                    0.064      0.560 r
  U18466/Y (NOR2X4MTR)                                   0.039      0.599 f
  U9991/Y (NOR2X2MTR)                                    0.111      0.710 r
  U12545/Y (OAI2B1X4MTR)                                 0.169      0.879 r
  U17934/Y (AOI21X4MTR)                                  0.082      0.961 f
  U17841/Y (OAI21X2MTR)                                  0.090      1.051 r
  U20545/Y (NOR2BX1MTR)                                  0.051      1.102 f
  U10679/Y (OAI2BB1X2MTR)                                0.047      1.150 r
  U9439/Y (NAND3X4MTR)                                   0.076      1.225 f
  U17590/Y (AND2X8MTR)                                   0.094      1.319 f
  U12321/Y (NAND2X2MTR)                                  0.045      1.364 r
  U11730/Y (NOR2X4MTR)                                   0.034      1.398 f
  U15443/Y (NAND2X2MTR)                                  0.055      1.453 r
  U11611/Y (INVX2MTR)                                    0.032      1.485 f
  U16324/Y (NOR2X2MTR)                                   0.052      1.537 r
  U12179/Y (NAND2X2MTR)                                  0.067      1.605 f
  U24599/Y (OAI21X1MTR)                                  0.072      1.677 r
  U0_BANK_TOP/vACC_2_reg_3__19_/D (DFFRHQX4MTR)          0.000      1.677 r
  data arrival time                                                 1.677

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_3__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.123      1.377
  data required time                                                1.377
  --------------------------------------------------------------------------
  data required time                                                1.377
  data arrival time                                                -1.677
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.299


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U13522/Y (INVX2MTR)                                    0.064      0.560 r
  U18466/Y (NOR2X4MTR)                                   0.039      0.599 f
  U9991/Y (NOR2X2MTR)                                    0.111      0.710 r
  U12545/Y (OAI2B1X4MTR)                                 0.169      0.879 r
  U17934/Y (AOI21X4MTR)                                  0.082      0.961 f
  U17841/Y (OAI21X2MTR)                                  0.090      1.051 r
  U20545/Y (NOR2BX1MTR)                                  0.051      1.102 f
  U10679/Y (OAI2BB1X2MTR)                                0.047      1.150 r
  U9439/Y (NAND3X4MTR)                                   0.076      1.225 f
  U17590/Y (AND2X8MTR)                                   0.094      1.319 f
  U12321/Y (NAND2X2MTR)                                  0.045      1.364 r
  U11730/Y (NOR2X4MTR)                                   0.034      1.398 f
  U15443/Y (NAND2X2MTR)                                  0.055      1.453 r
  U11611/Y (INVX2MTR)                                    0.032      1.485 f
  U16324/Y (NOR2X2MTR)                                   0.052      1.537 r
  U12179/Y (NAND2X2MTR)                                  0.067      1.605 f
  U24600/Y (OAI21X1MTR)                                  0.072      1.677 r
  U0_BANK_TOP/vACC_3_reg_3__19_/D (DFFRHQX4MTR)          0.000      1.677 r
  data arrival time                                                 1.677

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_3__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.123      1.377
  data required time                                                1.377
  --------------------------------------------------------------------------
  data required time                                                1.377
  data arrival time                                                -1.677
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.299


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U13522/Y (INVX2MTR)                                    0.064      0.560 r
  U18466/Y (NOR2X4MTR)                                   0.039      0.599 f
  U9991/Y (NOR2X2MTR)                                    0.111      0.710 r
  U12545/Y (OAI2B1X4MTR)                                 0.169      0.879 r
  U17934/Y (AOI21X4MTR)                                  0.082      0.961 f
  U17841/Y (OAI21X2MTR)                                  0.090      1.051 r
  U20545/Y (NOR2BX1MTR)                                  0.051      1.102 f
  U10679/Y (OAI2BB1X2MTR)                                0.047      1.150 r
  U9439/Y (NAND3X4MTR)                                   0.076      1.225 f
  U17590/Y (AND2X8MTR)                                   0.094      1.319 f
  U12321/Y (NAND2X2MTR)                                  0.045      1.364 r
  U11730/Y (NOR2X4MTR)                                   0.034      1.398 f
  U15443/Y (NAND2X2MTR)                                  0.055      1.453 r
  U11611/Y (INVX2MTR)                                    0.032      1.485 f
  U16324/Y (NOR2X2MTR)                                   0.052      1.537 r
  U12179/Y (NAND2X2MTR)                                  0.067      1.605 f
  U24598/Y (OAI21X1MTR)                                  0.072      1.677 r
  U0_BANK_TOP/vACC_0_reg_3__19_/D (DFFRHQX4MTR)          0.000      1.677 r
  data arrival time                                                 1.677

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_3__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.123      1.377
  data required time                                                1.377
  --------------------------------------------------------------------------
  data required time                                                1.377
  data arrival time                                                -1.677
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.299


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U20618/Y (MXI2X12MTR)                                  0.085      0.268 r
  U14979/Y (CLKNAND2X16MTR)                              0.067      0.335 f
  U10660/Y (INVX12MTR)                                   0.047      0.381 r
  U14216/Y (CLKNAND2X16MTR)                              0.046      0.427 f
  U10602/Y (INVX2MTR)                                    0.054      0.481 r
  U14172/Y (OAI21X6MTR)                                  0.045      0.526 f
  U15569/Y (OAI2BB1X4MTR)                                0.053      0.579 r
  U14231/Y (NOR2X12MTR)                                  0.038      0.618 f
  U14222/Y (CLKNAND2X16MTR)                              0.055      0.673 r
  U22007/Y (CLKNAND2X16MTR)                              0.055      0.727 f
  U15641/Y (CLKNAND2X16MTR)                              0.043      0.771 r
  U23945/Y (AND2X4MTR)                                   0.123      0.894 r
  U21768/Y (XNOR2X8MTR)                                  0.094      0.987 r
  U21762/Y (XNOR2X8MTR)                                  0.098      1.086 r
  U11503/Y (XOR2X8MTR)                                   0.094      1.180 r
  U14650/Y (XNOR2X8MTR)                                  0.096      1.276 r
  U14639/Y (AOI22X4MTR)                                  0.061      1.338 f
  U20507/Y (AOI2BB1X8MTR)                                0.127      1.464 f
  U15405/Y (OAI21X2MTR)                                  0.088      1.552 r
  U24046/Y (XNOR2X2MTR)                                  0.082      1.634 r
  U22809/Y (NOR2X1MTR)                                   0.051      1.685 f
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_6_/D (DFFRHQX2MTR)
                                                         0.000      1.685 f
  data arrival time                                                 1.685

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_6_/CK (DFFRHQX2MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.114      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.685
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.299


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (CLKNAND2X2MTR)                               0.059      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.043      0.361 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.409 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.503 f
  U18516/Y (AND2X4MTR)                                   0.081      0.584 f
  U15193/Y (CLKNAND2X4MTR)                               0.032      0.615 r
  U16727/Y (INVX3MTR)                                    0.033      0.648 f
  U15100/Y (INVX2MTR)                                    0.029      0.677 r
  U11081/Y (CLKNAND2X2MTR)                               0.047      0.724 f
  U13197/Y (CLKNAND2X2MTR)                               0.046      0.770 r
  U17752/Y (NAND2X3MTR)                                  0.045      0.815 f
  U11628/Y (NAND2X3MTR)                                  0.040      0.854 r
  U11627/Y (NAND2X4MTR)                                  0.057      0.911 f
  U11759/Y (NAND2X4MTR)                                  0.053      0.965 r
  U11864/Y (NAND2X6MTR)                                  0.051      1.016 f
  U16430/Y (AOI21X2MTR)                                  0.080      1.096 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.156 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.213 r
  U11847/Y (NAND2X4MTR)                                  0.056      1.268 f
  U11786/Y (CLKNAND2X8MTR)                               0.043      1.311 r
  U11777/Y (NAND2X12MTR)                                 0.055      1.366 f
  U23899/Y (OAI2B1X8MTR)                                 0.094      1.460 r
  U17202/Y (INVX4MTR)                                    0.049      1.509 f
  U9261/Y (INVX4MTR)                                     0.054      1.564 r
  U29100/Y (OAI222X2MTR)                                 0.107      1.670 f
  U0_BANK_TOP/vACC_0_reg_2__8_/D (DFFRHQX2MTR)           0.000      1.670 f
  data arrival time                                                 1.670

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_2__8_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.670
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.299


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U11882/Y (INVX4MTR)                                    0.042      0.349 f
  U11884/Y (INVX4MTR)                                    0.051      0.400 r
  U13508/Y (CLKNAND2X2MTR)                               0.052      0.453 f
  U11486/Y (OAI21X3MTR)                                  0.043      0.496 r
  U19775/Y (OAI21BX4MTR)                                 0.079      0.575 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.621 r
  U11721/Y (NAND2X6MTR)                                  0.054      0.675 f
  U11434/Y (OAI21X6MTR)                                  0.081      0.757 r
  U11433/Y (CLKNAND2X4MTR)                               0.046      0.802 f
  U16788/Y (NOR2X4MTR)                                   0.070      0.873 r
  U19933/Y (NOR2X8MTR)                                   0.049      0.922 f
  U12162/Y (OAI21X4MTR)                                  0.090      1.012 r
  U26455/Y (AOI21X2MTR)                                  0.067      1.079 f
  U19215/Y (XNOR2X1MTR)                                  0.078      1.157 f
  U12175/Y (AOI22X1MTR)                                  0.096      1.253 r
  U16440/Y (OAI2BB1X2MTR)                                0.075      1.328 f
  U14832/Y (NOR2X2MTR)                                   0.086      1.413 r
  U16351/Y (NAND4X4MTR)                                  0.124      1.538 f
  U23885/Y (CLKNAND2X2MTR)                               0.083      1.621 r
  U23807/Y (OAI21X1MTR)                                  0.073      1.693 f
  U0_BANK_TOP/vACC_2_reg_7__17_/D (DFFRHQX4MTR)          0.000      1.693 f
  data arrival time                                                 1.693

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_7__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.105      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.693
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.299


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24078/Y (INVX12MTR)                                   0.042      0.330 f
  U11326/Y (INVX8MTR)                                    0.040      0.370 r
  U18780/Y (BUFX8MTR)                                    0.066      0.435 r
  U10398/Y (AOI22X2MTR)                                  0.053      0.489 f
  U18576/Y (OAI2B11X2MTR)                                0.059      0.548 r
  U10242/Y (NOR2BX2MTR)                                  0.161      0.709 r
  U25847/Y (NOR2X2MTR)                                   0.069      0.778 f
  U16706/Y (NOR2X2MTR)                                   0.087      0.864 r
  U25849/Y (CLKNAND2X2MTR)                               0.066      0.930 f
  U19307/Y (OA21X4MTR)                                   0.161      1.092 f
  U23933/Y (OAI2B1X8MTR)                                 0.035      1.126 r
  U16528/Y (CLKNAND2X4MTR)                               0.044      1.170 f
  U10906/Y (NAND3X4MTR)                                  0.051      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.052      1.273 f
  U16368/Y (NAND2X4MTR)                                  0.050      1.323 r
  U16360/Y (NAND2X8MTR)                                  0.065      1.388 f
  U20864/Y (OAI2B1X4MTR)                                 0.126      1.514 r
  U23505/Y (BUFX4MTR)                                    0.118      1.633 r
  U26308/Y (OAI22X2MTR)                                  0.051      1.683 f
  U0_BANK_TOP/vACC_3_reg_4__5_/D (DFFRHQX2MTR)           0.000      1.683 f
  data arrival time                                                 1.683

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_4__5_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.683
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.298


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_398_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12740/Y (BUFX10MTR)                                   0.076      0.504 r
  U10130/Y (INVX2MTR)                                    0.046      0.549 f
  U18177/Y (CLKNAND2X2MTR)                               0.037      0.586 r
  U25216/Y (CLKNAND2X2MTR)                               0.052      0.638 f
  U18102/Y (NOR2X4MTR)                                   0.082      0.721 r
  U13835/Y (INVX1MTR)                                    0.053      0.774 f
  U23620/Y (NOR2BX4MTR)                                  0.088      0.861 f
  U10727/Y (NOR2X1MTR)                                   0.072      0.933 r
  U25378/Y (NAND3X2MTR)                                  0.086      1.019 f
  U14903/Y (NOR2X2MTR)                                   0.096      1.115 r
  U14284/Y (NAND4X4MTR)                                  0.112      1.228 f
  U26514/Y (NOR2X2MTR)                                   0.085      1.313 r
  U12292/Y (OAI21X1MTR)                                  0.082      1.395 f
  U22476/Y (NAND2X2MTR)                                  0.054      1.449 r
  U11762/Y (OAI211X1MTR)                                 0.122      1.571 f
  U23165/Y (NOR2BX1MTR)                                  0.131      1.702 f
  PIM_result_reg_398_/D (DFFRHQX4MTR)                    0.000      1.702 f
  data arrival time                                                 1.702

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_398_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.096      1.404
  data required time                                                1.404
  --------------------------------------------------------------------------
  data required time                                                1.404
  data arrival time                                                -1.702
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.298


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24078/Y (INVX12MTR)                                   0.042      0.330 f
  U11326/Y (INVX8MTR)                                    0.040      0.370 r
  U18780/Y (BUFX8MTR)                                    0.066      0.435 r
  U10398/Y (AOI22X2MTR)                                  0.053      0.489 f
  U18576/Y (OAI2B11X2MTR)                                0.059      0.548 r
  U10242/Y (NOR2BX2MTR)                                  0.161      0.709 r
  U25847/Y (NOR2X2MTR)                                   0.069      0.778 f
  U16706/Y (NOR2X2MTR)                                   0.087      0.864 r
  U25849/Y (CLKNAND2X2MTR)                               0.066      0.930 f
  U19307/Y (OA21X4MTR)                                   0.161      1.092 f
  U23933/Y (OAI2B1X8MTR)                                 0.035      1.126 r
  U16528/Y (CLKNAND2X4MTR)                               0.044      1.170 f
  U10906/Y (NAND3X4MTR)                                  0.051      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.052      1.273 f
  U16368/Y (NAND2X4MTR)                                  0.050      1.323 r
  U16360/Y (NAND2X8MTR)                                  0.065      1.388 f
  U20863/Y (OAI2B1X4MTR)                                 0.123      1.511 r
  U23504/Y (BUFX4MTR)                                    0.117      1.629 r
  U29442/Y (OAI21X2MTR)                                  0.054      1.683 f
  U0_BANK_TOP/vACC_2_reg_4__14_/D (DFFRHQX2MTR)          0.000      1.683 f
  data arrival time                                                 1.683

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_4__14_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.683
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.298


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U14557/Y (BUFX4MTR)                                    0.082      0.225 r
  U28803/Y (NAND3X2MTR)                                  0.077      0.302 f
  U10416/Y (INVX2MTR)                                    0.068      0.369 r
  U18528/Y (OAI2BB1X2MTR)                                0.100      0.470 r
  U28798/Y (NAND3BX4MTR)                                 0.072      0.542 r
  U20851/Y (OAI2BB1X4MTR)                                0.100      0.642 r
  U15943/Y (NAND2BX4MTR)                                 0.080      0.722 r
  U13366/Y (INVX4MTR)                                    0.039      0.761 f
  U23986/Y (NOR2X4MTR)                                   0.057      0.817 r
  U12025/Y (AND2X4MTR)                                   0.106      0.923 r
  U14329/Y (CLKNAND2X2MTR)                               0.051      0.974 f
  U14901/Y (CLKNAND2X4MTR)                               0.052      1.026 r
  U24723/Y (NAND2X2MTR)                                  0.046      1.072 f
  U11979/Y (NAND3BX2MTR)                                 0.053      1.125 r
  U10906/Y (NAND3X4MTR)                                  0.092      1.217 f
  U10907/Y (CLKNAND2X4MTR)                               0.054      1.271 r
  U16368/Y (NAND2X4MTR)                                  0.054      1.325 f
  U11510/Y (CLKNAND2X2MTR)                               0.049      1.374 r
  U17216/Y (NAND2X4MTR)                                  0.058      1.432 f
  U11495/Y (BUFX4MTR)                                    0.097      1.529 f
  U23606/Y (AOI2BB1X1MTR)                                0.107      1.636 f
  U23597/Y (OAI21X1MTR)                                  0.039      1.675 r
  U0_BANK_TOP/vACC_1_reg_4__17_/D (DFFRHQX4MTR)          0.000      1.675 r
  data arrival time                                                 1.675

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_4__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.123      1.377
  data required time                                                1.377
  --------------------------------------------------------------------------
  data required time                                                1.377
  data arrival time                                                -1.675
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.298


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U17039/Y (INVX8MTR)                                    0.043      0.350 f
  U12158/Y (INVX6MTR)                                    0.044      0.394 r
  U10861/Y (AOI22X1MTR)                                  0.060      0.454 f
  U26089/Y (OAI211X2MTR)                                 0.066      0.520 r
  U10156/Y (NOR2BX2MTR)                                  0.151      0.672 r
  U26167/Y (NOR2X2MTR)                                   0.068      0.739 f
  U26168/Y (NOR2X2MTR)                                   0.100      0.839 r
  U26171/Y (CLKNAND2X2MTR)                               0.063      0.901 f
  U12030/Y (OA21X2MTR)                                   0.172      1.073 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.117 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.169 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.230 r
  U19030/Y (CLKNAND2X4MTR)                               0.048      1.278 f
  U11472/Y (CLKNAND2X4MTR)                               0.051      1.329 r
  U14252/Y (NAND2X12MTR)                                 0.064      1.392 f
  U15439/Y (OR2X4MTR)                                    0.103      1.495 f
  U11885/Y (INVX4MTR)                                    0.046      1.541 r
  U28671/Y (AOI22X2MTR)                                  0.042      1.583 f
  U11519/Y (OAI21X1MTR)                                  0.040      1.624 r
  U0_BANK_TOP/vACC_2_reg_0__10_/D (DFFRQX4MTR)           0.000      1.624 r
  data arrival time                                                 1.624

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_0__10_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.174      1.326
  data required time                                                1.326
  --------------------------------------------------------------------------
  data required time                                                1.326
  data arrival time                                                -1.624
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.298


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U14557/Y (BUFX4MTR)                                    0.082      0.225 r
  U28803/Y (NAND3X2MTR)                                  0.077      0.302 f
  U10416/Y (INVX2MTR)                                    0.068      0.369 r
  U18528/Y (OAI2BB1X2MTR)                                0.100      0.470 r
  U28798/Y (NAND3BX4MTR)                                 0.072      0.542 r
  U20851/Y (OAI2BB1X4MTR)                                0.100      0.642 r
  U15943/Y (NAND2BX4MTR)                                 0.080      0.722 r
  U13366/Y (INVX4MTR)                                    0.039      0.761 f
  U23986/Y (NOR2X4MTR)                                   0.057      0.817 r
  U12025/Y (AND2X4MTR)                                   0.106      0.923 r
  U14329/Y (CLKNAND2X2MTR)                               0.051      0.974 f
  U14901/Y (CLKNAND2X4MTR)                               0.052      1.026 r
  U24723/Y (NAND2X2MTR)                                  0.046      1.072 f
  U11979/Y (NAND3BX2MTR)                                 0.053      1.125 r
  U10906/Y (NAND3X4MTR)                                  0.092      1.217 f
  U10907/Y (CLKNAND2X4MTR)                               0.054      1.271 r
  U16368/Y (NAND2X4MTR)                                  0.054      1.325 f
  U11510/Y (CLKNAND2X2MTR)                               0.049      1.374 r
  U17216/Y (NAND2X4MTR)                                  0.058      1.432 f
  U11495/Y (BUFX4MTR)                                    0.097      1.529 f
  U23594/Y (AOI2BB1X1MTR)                                0.107      1.636 f
  U20623/Y (OAI21X1MTR)                                  0.039      1.675 r
  U0_BANK_TOP/vACC_1_reg_4__18_/D (DFFRHQX4MTR)          0.000      1.675 r
  data arrival time                                                 1.675

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_4__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.123      1.377
  data required time                                                1.377
  --------------------------------------------------------------------------
  data required time                                                1.377
  data arrival time                                                -1.675
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.298


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U17039/Y (INVX8MTR)                                    0.047      0.314 r
  U16098/Y (INVX4MTR)                                    0.037      0.351 f
  U24350/Y (CLKNAND2X2MTR)                               0.032      0.384 r
  U16033/Y (OA21X4MTR)                                   0.096      0.480 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.525 f
  U25524/Y (CLKNAND2X4MTR)                               0.041      0.566 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.615 f
  U16897/Y (NOR2X4MTR)                                   0.064      0.679 r
  U16808/Y (NOR2X4MTR)                                   0.042      0.721 f
  U12108/Y (NOR2X6MTR)                                   0.080      0.802 r
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.863 f
  U14503/Y (NAND2X8MTR)                                  0.043      0.906 r
  U15264/Y (NAND2X6MTR)                                  0.053      0.958 f
  U12172/Y (OAI2BB1X2MTR)                                0.107      1.066 f
  U17411/Y (AOI21X4MTR)                                  0.085      1.151 r
  U17391/Y (NAND2X6MTR)                                  0.070      1.221 f
  U10697/Y (INVX2MTR)                                    0.062      1.282 r
  U20566/Y (CLKOR2X6MTR)                                 0.087      1.370 r
  U14803/Y (CLKAND2X2MTR)                                0.099      1.469 r
  U23634/Y (CLKNAND2X2MTR)                               0.089      1.558 f
  U14168/Y (OAI21X2MTR)                                  0.091      1.649 r
  U0_BANK_TOP/vACC_1_reg_5__12_/D (DFFRHQX1MTR)          0.000      1.649 r
  data arrival time                                                 1.649

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_5__12_/CK (DFFRHQX1MTR)         0.000      1.500 r
  library setup time                                    -0.149      1.351
  data required time                                                1.351
  --------------------------------------------------------------------------
  data required time                                                1.351
  data arrival time                                                -1.649
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.298


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24078/Y (INVX12MTR)                                   0.042      0.330 f
  U11326/Y (INVX8MTR)                                    0.040      0.370 r
  U18780/Y (BUFX8MTR)                                    0.066      0.435 r
  U10398/Y (AOI22X2MTR)                                  0.053      0.489 f
  U18576/Y (OAI2B11X2MTR)                                0.059      0.548 r
  U10242/Y (NOR2BX2MTR)                                  0.161      0.709 r
  U25847/Y (NOR2X2MTR)                                   0.069      0.778 f
  U16706/Y (NOR2X2MTR)                                   0.087      0.864 r
  U25849/Y (CLKNAND2X2MTR)                               0.066      0.930 f
  U19307/Y (OA21X4MTR)                                   0.161      1.092 f
  U23933/Y (OAI2B1X8MTR)                                 0.035      1.126 r
  U16528/Y (CLKNAND2X4MTR)                               0.044      1.170 f
  U10906/Y (NAND3X4MTR)                                  0.051      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.052      1.273 f
  U16368/Y (NAND2X4MTR)                                  0.050      1.323 r
  U16360/Y (NAND2X8MTR)                                  0.065      1.388 f
  U20863/Y (OAI2B1X4MTR)                                 0.123      1.511 r
  U23504/Y (BUFX4MTR)                                    0.117      1.629 r
  U29436/Y (OAI21X2MTR)                                  0.054      1.683 f
  U0_BANK_TOP/vACC_2_reg_4__13_/D (DFFRHQX2MTR)          0.000      1.683 f
  data arrival time                                                 1.683

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_4__13_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.683
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.298


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24078/Y (INVX12MTR)                                   0.042      0.330 f
  U11326/Y (INVX8MTR)                                    0.040      0.370 r
  U18780/Y (BUFX8MTR)                                    0.066      0.435 r
  U10398/Y (AOI22X2MTR)                                  0.053      0.489 f
  U18576/Y (OAI2B11X2MTR)                                0.059      0.548 r
  U10242/Y (NOR2BX2MTR)                                  0.161      0.709 r
  U25847/Y (NOR2X2MTR)                                   0.069      0.778 f
  U16706/Y (NOR2X2MTR)                                   0.087      0.864 r
  U25849/Y (CLKNAND2X2MTR)                               0.066      0.930 f
  U19307/Y (OA21X4MTR)                                   0.161      1.092 f
  U23933/Y (OAI2B1X8MTR)                                 0.035      1.126 r
  U16528/Y (CLKNAND2X4MTR)                               0.044      1.170 f
  U10906/Y (NAND3X4MTR)                                  0.051      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.052      1.273 f
  U16368/Y (NAND2X4MTR)                                  0.050      1.323 r
  U16360/Y (NAND2X8MTR)                                  0.065      1.388 f
  U20863/Y (OAI2B1X4MTR)                                 0.123      1.511 r
  U23503/Y (BUFX4MTR)                                    0.117      1.628 r
  U29408/Y (OAI21X2MTR)                                  0.054      1.683 f
  U0_BANK_TOP/vACC_2_reg_4__11_/D (DFFRHQX2MTR)          0.000      1.683 f
  data arrival time                                                 1.683

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_4__11_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.683
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.298


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24078/Y (INVX12MTR)                                   0.042      0.330 f
  U11326/Y (INVX8MTR)                                    0.040      0.370 r
  U18780/Y (BUFX8MTR)                                    0.066      0.435 r
  U10398/Y (AOI22X2MTR)                                  0.053      0.489 f
  U18576/Y (OAI2B11X2MTR)                                0.059      0.548 r
  U10242/Y (NOR2BX2MTR)                                  0.161      0.709 r
  U25847/Y (NOR2X2MTR)                                   0.069      0.778 f
  U16706/Y (NOR2X2MTR)                                   0.087      0.864 r
  U25849/Y (CLKNAND2X2MTR)                               0.066      0.930 f
  U19307/Y (OA21X4MTR)                                   0.161      1.092 f
  U23933/Y (OAI2B1X8MTR)                                 0.035      1.126 r
  U16528/Y (CLKNAND2X4MTR)                               0.044      1.170 f
  U10906/Y (NAND3X4MTR)                                  0.051      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.052      1.273 f
  U16368/Y (NAND2X4MTR)                                  0.050      1.323 r
  U16360/Y (NAND2X8MTR)                                  0.065      1.388 f
  U20863/Y (OAI2B1X4MTR)                                 0.123      1.511 r
  U23504/Y (BUFX4MTR)                                    0.117      1.629 r
  U29424/Y (OAI21X2MTR)                                  0.054      1.683 f
  U0_BANK_TOP/vACC_2_reg_4__9_/D (DFFRHQX2MTR)           0.000      1.683 f
  data arrival time                                                 1.683

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_4__9_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.683
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.298


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24078/Y (INVX12MTR)                                   0.042      0.330 f
  U11326/Y (INVX8MTR)                                    0.040      0.370 r
  U18780/Y (BUFX8MTR)                                    0.066      0.435 r
  U10398/Y (AOI22X2MTR)                                  0.053      0.489 f
  U18576/Y (OAI2B11X2MTR)                                0.059      0.548 r
  U10242/Y (NOR2BX2MTR)                                  0.161      0.709 r
  U25847/Y (NOR2X2MTR)                                   0.069      0.778 f
  U16706/Y (NOR2X2MTR)                                   0.087      0.864 r
  U25849/Y (CLKNAND2X2MTR)                               0.066      0.930 f
  U19307/Y (OA21X4MTR)                                   0.161      1.092 f
  U23933/Y (OAI2B1X8MTR)                                 0.035      1.126 r
  U16528/Y (CLKNAND2X4MTR)                               0.044      1.170 f
  U10906/Y (NAND3X4MTR)                                  0.051      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.052      1.273 f
  U16368/Y (NAND2X4MTR)                                  0.050      1.323 r
  U16360/Y (NAND2X8MTR)                                  0.065      1.388 f
  U20863/Y (OAI2B1X4MTR)                                 0.123      1.511 r
  U23503/Y (BUFX4MTR)                                    0.117      1.628 r
  U29416/Y (OAI21X2MTR)                                  0.054      1.683 f
  U0_BANK_TOP/vACC_2_reg_4__10_/D (DFFRHQX2MTR)          0.000      1.683 f
  data arrival time                                                 1.683

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_4__10_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.683
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.298


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24078/Y (INVX12MTR)                                   0.042      0.330 f
  U11326/Y (INVX8MTR)                                    0.040      0.370 r
  U18780/Y (BUFX8MTR)                                    0.066      0.435 r
  U10398/Y (AOI22X2MTR)                                  0.053      0.489 f
  U18576/Y (OAI2B11X2MTR)                                0.059      0.548 r
  U10242/Y (NOR2BX2MTR)                                  0.161      0.709 r
  U25847/Y (NOR2X2MTR)                                   0.069      0.778 f
  U16706/Y (NOR2X2MTR)                                   0.087      0.864 r
  U25849/Y (CLKNAND2X2MTR)                               0.066      0.930 f
  U19307/Y (OA21X4MTR)                                   0.161      1.092 f
  U23933/Y (OAI2B1X8MTR)                                 0.035      1.126 r
  U16528/Y (CLKNAND2X4MTR)                               0.044      1.170 f
  U10906/Y (NAND3X4MTR)                                  0.051      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.052      1.273 f
  U16368/Y (NAND2X4MTR)                                  0.050      1.323 r
  U16360/Y (NAND2X8MTR)                                  0.065      1.388 f
  U9238/Y (NOR2X6MTR)                                    0.087      1.475 r
  U20586/Y (AOI22X1MTR)                                  0.098      1.573 f
  U11836/Y (OAI21X1MTR)                                  0.049      1.622 r
  U0_BANK_TOP/vACC_0_reg_4__12_/D (DFFRQX4MTR)           0.000      1.622 r
  data arrival time                                                 1.622

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_4__12_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.175      1.325
  data required time                                                1.325
  --------------------------------------------------------------------------
  data required time                                                1.325
  data arrival time                                                -1.622
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.297


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U11882/Y (INVX4MTR)                                    0.042      0.349 f
  U11884/Y (INVX4MTR)                                    0.051      0.400 r
  U13508/Y (CLKNAND2X2MTR)                               0.052      0.453 f
  U11486/Y (OAI21X3MTR)                                  0.043      0.496 r
  U19775/Y (OAI21BX4MTR)                                 0.079      0.575 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.621 r
  U11721/Y (NAND2X6MTR)                                  0.054      0.675 f
  U11434/Y (OAI21X6MTR)                                  0.081      0.757 r
  U11433/Y (CLKNAND2X4MTR)                               0.046      0.802 f
  U16788/Y (NOR2X4MTR)                                   0.070      0.873 r
  U19933/Y (NOR2X8MTR)                                   0.049      0.922 f
  U12162/Y (OAI21X4MTR)                                  0.090      1.012 r
  U26455/Y (AOI21X2MTR)                                  0.067      1.079 f
  U19215/Y (XNOR2X1MTR)                                  0.078      1.157 f
  U12175/Y (AOI22X1MTR)                                  0.096      1.253 r
  U16440/Y (OAI2BB1X2MTR)                                0.075      1.328 f
  U14832/Y (NOR2X2MTR)                                   0.086      1.413 r
  U16351/Y (NAND4X4MTR)                                  0.124      1.538 f
  U23885/Y (CLKNAND2X2MTR)                               0.083      1.621 r
  U23878/Y (OAI21X1MTR)                                  0.073      1.693 f
  U0_BANK_TOP/vACC_3_reg_7__17_/D (DFFRHQX4MTR)          0.000      1.693 f
  data arrival time                                                 1.693

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_7__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.104      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.693
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.297


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U11882/Y (INVX4MTR)                                    0.042      0.349 f
  U11884/Y (INVX4MTR)                                    0.051      0.400 r
  U13508/Y (CLKNAND2X2MTR)                               0.052      0.453 f
  U11486/Y (OAI21X3MTR)                                  0.043      0.496 r
  U19775/Y (OAI21BX4MTR)                                 0.079      0.575 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.621 r
  U11721/Y (NAND2X6MTR)                                  0.054      0.675 f
  U11434/Y (OAI21X6MTR)                                  0.081      0.757 r
  U11433/Y (CLKNAND2X4MTR)                               0.046      0.802 f
  U16788/Y (NOR2X4MTR)                                   0.070      0.873 r
  U19933/Y (NOR2X8MTR)                                   0.049      0.922 f
  U12162/Y (OAI21X4MTR)                                  0.090      1.012 r
  U26455/Y (AOI21X2MTR)                                  0.067      1.079 f
  U19215/Y (XNOR2X1MTR)                                  0.078      1.157 f
  U12175/Y (AOI22X1MTR)                                  0.096      1.253 r
  U16440/Y (OAI2BB1X2MTR)                                0.075      1.328 f
  U14832/Y (NOR2X2MTR)                                   0.086      1.413 r
  U16351/Y (NAND4X4MTR)                                  0.124      1.538 f
  U23885/Y (CLKNAND2X2MTR)                               0.083      1.621 r
  U23806/Y (OAI21X1MTR)                                  0.073      1.693 f
  U0_BANK_TOP/vACC_1_reg_7__17_/D (DFFRHQX4MTR)          0.000      1.693 f
  data arrival time                                                 1.693

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_7__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.104      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.693
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.297


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U13522/Y (INVX2MTR)                                    0.064      0.560 r
  U18466/Y (NOR2X4MTR)                                   0.039      0.599 f
  U9991/Y (NOR2X2MTR)                                    0.111      0.710 r
  U12545/Y (OAI2B1X4MTR)                                 0.169      0.879 r
  U17934/Y (AOI21X4MTR)                                  0.082      0.961 f
  U17841/Y (OAI21X2MTR)                                  0.090      1.051 r
  U20545/Y (NOR2BX1MTR)                                  0.051      1.102 f
  U10679/Y (OAI2BB1X2MTR)                                0.047      1.150 r
  U9439/Y (NAND3X4MTR)                                   0.076      1.225 f
  U9343/Y (CLKNAND2X4MTR)                                0.053      1.279 r
  U17558/Y (NAND2X6MTR)                                  0.055      1.334 f
  U15477/Y (AO21X4MTR)                                   0.147      1.481 f
  U17501/Y (INVX4MTR)                                    0.062      1.543 r
  U11502/Y (NAND2X2MTR)                                  0.045      1.588 f
  U20625/Y (OAI21X1MTR)                                  0.033      1.621 r
  U0_BANK_TOP/vACC_1_reg_3__1_/D (DFFRQX4MTR)            0.000      1.621 r
  data arrival time                                                 1.621

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_3__1_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.176      1.324
  data required time                                                1.324
  --------------------------------------------------------------------------
  data required time                                                1.324
  data arrival time                                                -1.621
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.297


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX4MTR)
                                                         0.141      0.141 f
  U14757/Y (INVX6MTR)                                    0.051      0.191 r
  U12922/Y (NAND3X4MTR)                                  0.105      0.296 f
  U18597/Y (INVX4MTR)                                    0.061      0.357 r
  U10244/Y (BUFX2MTR)                                    0.185      0.543 r
  U12765/Y (NOR2BX4MTR)                                  0.071      0.614 f
  U12706/Y (NOR2X2MTR)                                   0.122      0.736 r
  U24031/Y (OAI21X4MTR)                                  0.093      0.828 f
  U13272/Y (AOI21X4MTR)                                  0.100      0.929 r
  U12030/Y (OA21X2MTR)                                   0.122      1.050 r
  U11848/Y (OAI2BB1X2MTR)                                0.045      1.096 f
  U14914/Y (NAND2X2MTR)                                  0.046      1.142 r
  U17659/Y (NAND3X4MTR)                                  0.083      1.225 f
  U19030/Y (CLKNAND2X4MTR)                               0.051      1.275 r
  U11472/Y (CLKNAND2X4MTR)                               0.059      1.335 f
  U14252/Y (NAND2X12MTR)                                 0.067      1.402 r
  U15450/Y (INVX2MTR)                                    0.042      1.444 f
  U11413/Y (NAND2X4MTR)                                  0.041      1.484 r
  U23635/Y (INVX4MTR)                                    0.044      1.529 f
  U12986/Y (AOI22X2MTR)                                  0.063      1.591 r
  U11415/Y (OAI21X1MTR)                                  0.076      1.668 f
  U0_BANK_TOP/vACC_3_reg_0__10_/D (DFFRHQX1MTR)          0.000      1.668 f
  data arrival time                                                 1.668

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_0__10_/CK (DFFRHQX1MTR)         0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.668
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.297


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U17039/Y (INVX8MTR)                                    0.047      0.314 r
  U12158/Y (INVX6MTR)                                    0.038      0.352 f
  U10861/Y (AOI22X1MTR)                                  0.060      0.412 r
  U26089/Y (OAI211X2MTR)                                 0.088      0.501 f
  U18393/Y (CLKNAND2X2MTR)                               0.062      0.563 r
  U15135/Y (CLKNAND2X4MTR)                               0.070      0.633 f
  U13375/Y (NOR2X4MTR)                                   0.082      0.715 r
  U12609/Y (OAI21X4MTR)                                  0.064      0.779 f
  U12086/Y (AOI21X2MTR)                                  0.114      0.894 r
  U10797/Y (OAI21X6MTR)                                  0.082      0.975 f
  U11511/Y (INVX2MTR)                                    0.046      1.022 r
  U11512/Y (INVX2MTR)                                    0.036      1.058 f
  U19254/Y (XNOR2X1MTR)                                  0.064      1.122 f
  U20750/Y (AOI22X1MTR)                                  0.075      1.198 r
  U20715/Y (OAI2BB1X2MTR)                                0.072      1.269 f
  U15514/Y (NOR2X1MTR)                                   0.077      1.346 r
  U25134/Y (NAND4X4MTR)                                  0.072      1.418 f
  U15776/Y (NOR2X3MTR)                                   0.074      1.492 r
  U16356/Y (NAND2X4MTR)                                  0.067      1.559 f
  U17220/Y (CLKNAND2X2MTR)                               0.064      1.624 r
  U11255/Y (OAI21X1MTR)                                  0.070      1.693 f
  U0_BANK_TOP/vACC_1_reg_0__18_/D (DFFRHQX4MTR)          0.000      1.693 f
  data arrival time                                                 1.693

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_0__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.103      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.693
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.297


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U14557/Y (BUFX4MTR)                                    0.082      0.225 r
  U28803/Y (NAND3X2MTR)                                  0.077      0.302 f
  U10416/Y (INVX2MTR)                                    0.068      0.369 r
  U18528/Y (OAI2BB1X2MTR)                                0.100      0.470 r
  U28798/Y (NAND3BX4MTR)                                 0.072      0.542 r
  U20851/Y (OAI2BB1X4MTR)                                0.100      0.642 r
  U15943/Y (NAND2BX4MTR)                                 0.080      0.722 r
  U13366/Y (INVX4MTR)                                    0.039      0.761 f
  U23986/Y (NOR2X4MTR)                                   0.057      0.817 r
  U12025/Y (AND2X4MTR)                                   0.106      0.923 r
  U14329/Y (CLKNAND2X2MTR)                               0.051      0.974 f
  U14901/Y (CLKNAND2X4MTR)                               0.052      1.026 r
  U24723/Y (NAND2X2MTR)                                  0.046      1.072 f
  U11979/Y (NAND3BX2MTR)                                 0.053      1.125 r
  U10906/Y (NAND3X4MTR)                                  0.092      1.217 f
  U10907/Y (CLKNAND2X4MTR)                               0.054      1.271 r
  U16368/Y (NAND2X4MTR)                                  0.054      1.325 f
  U11510/Y (CLKNAND2X2MTR)                               0.049      1.374 r
  U17216/Y (NAND2X4MTR)                                  0.058      1.432 f
  U9174/Y (BUFX2MTR)                                     0.122      1.554 f
  U29426/Y (OAI21X1MTR)                                  0.067      1.621 r
  U0_BANK_TOP/vACC_1_reg_4__8_/D (DFFRQX4MTR)            0.000      1.621 r
  data arrival time                                                 1.621

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_4__8_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.175      1.325
  data required time                                                1.325
  --------------------------------------------------------------------------
  data required time                                                1.325
  data arrival time                                                -1.621
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.297


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX4MTR)
                                                         0.141      0.141 f
  U14757/Y (INVX6MTR)                                    0.051      0.191 r
  U12922/Y (NAND3X4MTR)                                  0.105      0.296 f
  U18597/Y (INVX4MTR)                                    0.061      0.357 r
  U10244/Y (BUFX2MTR)                                    0.185      0.543 r
  U12765/Y (NOR2BX4MTR)                                  0.071      0.614 f
  U12706/Y (NOR2X2MTR)                                   0.122      0.736 r
  U24031/Y (OAI21X4MTR)                                  0.093      0.828 f
  U13272/Y (AOI21X4MTR)                                  0.100      0.929 r
  U12030/Y (OA21X2MTR)                                   0.122      1.050 r
  U11848/Y (OAI2BB1X2MTR)                                0.045      1.096 f
  U14914/Y (NAND2X2MTR)                                  0.046      1.142 r
  U17659/Y (NAND3X4MTR)                                  0.083      1.225 f
  U19030/Y (CLKNAND2X4MTR)                               0.051      1.275 r
  U11472/Y (CLKNAND2X4MTR)                               0.059      1.335 f
  U14252/Y (NAND2X12MTR)                                 0.067      1.402 r
  U26623/Y (OAI2B1X8MTR)                                 0.060      1.462 f
  U15409/Y (BUFX4MTR)                                    0.094      1.556 f
  U28682/Y (OAI21X2MTR)                                  0.065      1.621 r
  U0_BANK_TOP/vACC_1_reg_0__8_/D (DFFRQX4MTR)            0.000      1.621 r
  data arrival time                                                 1.621

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_0__8_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.175      1.325
  data required time                                                1.325
  --------------------------------------------------------------------------
  data required time                                                1.325
  data arrival time                                                -1.621
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.296


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (CLKNAND2X2MTR)                               0.059      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.043      0.361 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.409 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.503 f
  U18516/Y (AND2X4MTR)                                   0.081      0.584 f
  U15193/Y (CLKNAND2X4MTR)                               0.032      0.615 r
  U16727/Y (INVX3MTR)                                    0.033      0.648 f
  U15100/Y (INVX2MTR)                                    0.029      0.677 r
  U11081/Y (CLKNAND2X2MTR)                               0.047      0.724 f
  U13197/Y (CLKNAND2X2MTR)                               0.046      0.770 r
  U17752/Y (NAND2X3MTR)                                  0.045      0.815 f
  U11628/Y (NAND2X3MTR)                                  0.040      0.854 r
  U11627/Y (NAND2X4MTR)                                  0.057      0.911 f
  U11759/Y (NAND2X4MTR)                                  0.053      0.965 r
  U11864/Y (NAND2X6MTR)                                  0.051      1.016 f
  U16430/Y (AOI21X2MTR)                                  0.080      1.096 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.156 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.213 r
  U11847/Y (NAND2X4MTR)                                  0.056      1.268 f
  U11786/Y (CLKNAND2X8MTR)                               0.043      1.311 r
  U11777/Y (NAND2X12MTR)                                 0.055      1.366 f
  U26515/Y (OAI2B1X8MTR)                                 0.102      1.469 r
  U18757/Y (BUFX6MTR)                                    0.095      1.564 r
  U29099/Y (OAI222X2MTR)                                 0.103      1.667 f
  U0_BANK_TOP/vACC_2_reg_2__8_/D (DFFRHQX2MTR)           0.000      1.667 f
  data arrival time                                                 1.667

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_2__8_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.667
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.296


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24078/Y (INVX12MTR)                                   0.042      0.330 f
  U11326/Y (INVX8MTR)                                    0.040      0.370 r
  U18780/Y (BUFX8MTR)                                    0.066      0.435 r
  U10398/Y (AOI22X2MTR)                                  0.053      0.489 f
  U18576/Y (OAI2B11X2MTR)                                0.059      0.548 r
  U10242/Y (NOR2BX2MTR)                                  0.161      0.709 r
  U25847/Y (NOR2X2MTR)                                   0.069      0.778 f
  U16706/Y (NOR2X2MTR)                                   0.087      0.864 r
  U25849/Y (CLKNAND2X2MTR)                               0.066      0.930 f
  U19307/Y (OA21X4MTR)                                   0.161      1.092 f
  U23933/Y (OAI2B1X8MTR)                                 0.035      1.126 r
  U16528/Y (CLKNAND2X4MTR)                               0.044      1.170 f
  U10906/Y (NAND3X4MTR)                                  0.051      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.052      1.273 f
  U16368/Y (NAND2X4MTR)                                  0.050      1.323 r
  U16360/Y (NAND2X8MTR)                                  0.065      1.388 f
  U20864/Y (OAI2B1X4MTR)                                 0.126      1.514 r
  U23506/Y (BUFX4MTR)                                    0.116      1.630 r
  U26337/Y (OAI22X2MTR)                                  0.049      1.680 f
  U0_BANK_TOP/vACC_3_reg_4__7_/D (DFFRHQX2MTR)           0.000      1.680 f
  data arrival time                                                 1.680

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_4__7_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.680
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.296


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24078/Y (INVX12MTR)                                   0.042      0.330 f
  U11326/Y (INVX8MTR)                                    0.040      0.370 r
  U18780/Y (BUFX8MTR)                                    0.066      0.435 r
  U10398/Y (AOI22X2MTR)                                  0.053      0.489 f
  U18576/Y (OAI2B11X2MTR)                                0.059      0.548 r
  U10242/Y (NOR2BX2MTR)                                  0.161      0.709 r
  U25847/Y (NOR2X2MTR)                                   0.069      0.778 f
  U16706/Y (NOR2X2MTR)                                   0.087      0.864 r
  U25849/Y (CLKNAND2X2MTR)                               0.066      0.930 f
  U19307/Y (OA21X4MTR)                                   0.161      1.092 f
  U23933/Y (OAI2B1X8MTR)                                 0.035      1.126 r
  U16528/Y (CLKNAND2X4MTR)                               0.044      1.170 f
  U10906/Y (NAND3X4MTR)                                  0.051      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.052      1.273 f
  U16368/Y (NAND2X4MTR)                                  0.050      1.323 r
  U16360/Y (NAND2X8MTR)                                  0.065      1.388 f
  U20864/Y (OAI2B1X4MTR)                                 0.126      1.514 r
  U23506/Y (BUFX4MTR)                                    0.116      1.630 r
  U26334/Y (OAI22X2MTR)                                  0.049      1.680 f
  U0_BANK_TOP/vACC_3_reg_4__6_/D (DFFRHQX2MTR)           0.000      1.680 f
  data arrival time                                                 1.680

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_4__6_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.680
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.296


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX4MTR)
                                                         0.141      0.141 f
  U14757/Y (INVX6MTR)                                    0.051      0.191 r
  U12922/Y (NAND3X4MTR)                                  0.105      0.296 f
  U18597/Y (INVX4MTR)                                    0.061      0.357 r
  U10244/Y (BUFX2MTR)                                    0.185      0.543 r
  U12765/Y (NOR2BX4MTR)                                  0.071      0.614 f
  U12706/Y (NOR2X2MTR)                                   0.122      0.736 r
  U24031/Y (OAI21X4MTR)                                  0.093      0.828 f
  U13272/Y (AOI21X4MTR)                                  0.100      0.929 r
  U12030/Y (OA21X2MTR)                                   0.122      1.050 r
  U11848/Y (OAI2BB1X2MTR)                                0.045      1.096 f
  U14914/Y (NAND2X2MTR)                                  0.046      1.142 r
  U17659/Y (NAND3X4MTR)                                  0.083      1.225 f
  U19093/Y (CLKNAND2X4MTR)                               0.053      1.277 r
  U19011/Y (INVX4MTR)                                    0.039      1.317 f
  U26637/Y (INVX4MTR)                                    0.055      1.371 r
  U26715/Y (NAND2X2MTR)                                  0.057      1.429 f
  U13014/Y (INVX2MTR)                                    0.075      1.504 r
  U22730/Y (AOI22X1MTR)                                  0.094      1.598 f
  U11485/Y (OAI21X1MTR)                                  0.051      1.649 r
  U0_BANK_TOP/vACC_1_reg_0__10_/D (DFFRHQX1MTR)          0.000      1.649 r
  data arrival time                                                 1.649

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_0__10_/CK (DFFRHQX1MTR)         0.000      1.500 r
  library setup time                                    -0.146      1.354
  data required time                                                1.354
  --------------------------------------------------------------------------
  data required time                                                1.354
  data arrival time                                                -1.649
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.295


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_397_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U15113/Y (MXI2X8MTR)                                   0.067      0.368 f
  U17155/Y (INVX12MTR)                                   0.043      0.412 r
  U19884/Y (BUFX10MTR)                                   0.069      0.480 r
  U17048/Y (INVX4MTR)                                    0.040      0.520 f
  U24669/Y (CLKNAND2X2MTR)                               0.042      0.562 r
  U23786/Y (NAND4X4MTR)                                  0.105      0.668 f
  U18110/Y (NOR2X2MTR)                                   0.100      0.768 r
  U15010/Y (NAND2X2MTR)                                  0.066      0.834 f
  U25231/Y (NOR2X4MTR)                                   0.081      0.915 r
  U11705/Y (NAND2X4MTR)                                  0.055      0.971 f
  U16538/Y (NOR2X4MTR)                                   0.072      1.042 r
  U16531/Y (NAND3X4MTR)                                  0.078      1.120 f
  U16460/Y (NOR2X6MTR)                                   0.096      1.216 r
  U10662/Y (NAND4X4MTR)                                  0.079      1.294 f
  U14284/Y (NAND4X4MTR)                                  0.068      1.363 r
  U26514/Y (NOR2X2MTR)                                   0.042      1.405 f
  U14258/Y (OAI21BX2MTR)                                 0.101      1.506 f
  U14224/Y (OAI211X2MTR)                                 0.060      1.566 r
  U23169/Y (NOR2BX1MTR)                                  0.107      1.673 r
  PIM_result_reg_397_/D (DFFRHQX2MTR)                    0.000      1.673 r
  data arrival time                                                 1.673

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_397_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.673
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.295


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_269_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U15113/Y (MXI2X8MTR)                                   0.067      0.368 f
  U17155/Y (INVX12MTR)                                   0.043      0.412 r
  U19884/Y (BUFX10MTR)                                   0.069      0.480 r
  U17048/Y (INVX4MTR)                                    0.040      0.520 f
  U24669/Y (CLKNAND2X2MTR)                               0.042      0.562 r
  U23786/Y (NAND4X4MTR)                                  0.105      0.668 f
  U18110/Y (NOR2X2MTR)                                   0.100      0.768 r
  U15010/Y (NAND2X2MTR)                                  0.066      0.834 f
  U25231/Y (NOR2X4MTR)                                   0.081      0.915 r
  U11705/Y (NAND2X4MTR)                                  0.055      0.971 f
  U16538/Y (NOR2X4MTR)                                   0.072      1.042 r
  U16531/Y (NAND3X4MTR)                                  0.078      1.120 f
  U16460/Y (NOR2X6MTR)                                   0.096      1.216 r
  U10662/Y (NAND4X4MTR)                                  0.079      1.294 f
  U14284/Y (NAND4X4MTR)                                  0.068      1.363 r
  U26514/Y (NOR2X2MTR)                                   0.042      1.405 f
  U14258/Y (OAI21BX2MTR)                                 0.101      1.506 f
  U14224/Y (OAI211X2MTR)                                 0.060      1.566 r
  U23170/Y (NOR2BX1MTR)                                  0.107      1.673 r
  PIM_result_reg_269_/D (DFFRHQX2MTR)                    0.000      1.673 r
  data arrival time                                                 1.673

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_269_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.673
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.295


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_141_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U15113/Y (MXI2X8MTR)                                   0.067      0.368 f
  U17155/Y (INVX12MTR)                                   0.043      0.412 r
  U19884/Y (BUFX10MTR)                                   0.069      0.480 r
  U17048/Y (INVX4MTR)                                    0.040      0.520 f
  U24669/Y (CLKNAND2X2MTR)                               0.042      0.562 r
  U23786/Y (NAND4X4MTR)                                  0.105      0.668 f
  U18110/Y (NOR2X2MTR)                                   0.100      0.768 r
  U15010/Y (NAND2X2MTR)                                  0.066      0.834 f
  U25231/Y (NOR2X4MTR)                                   0.081      0.915 r
  U11705/Y (NAND2X4MTR)                                  0.055      0.971 f
  U16538/Y (NOR2X4MTR)                                   0.072      1.042 r
  U16531/Y (NAND3X4MTR)                                  0.078      1.120 f
  U16460/Y (NOR2X6MTR)                                   0.096      1.216 r
  U10662/Y (NAND4X4MTR)                                  0.079      1.294 f
  U14284/Y (NAND4X4MTR)                                  0.068      1.363 r
  U26514/Y (NOR2X2MTR)                                   0.042      1.405 f
  U14258/Y (OAI21BX2MTR)                                 0.101      1.506 f
  U14224/Y (OAI211X2MTR)                                 0.060      1.566 r
  U23171/Y (NOR2BX1MTR)                                  0.107      1.673 r
  PIM_result_reg_141_/D (DFFRHQX2MTR)                    0.000      1.673 r
  data arrival time                                                 1.673

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_141_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.673
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.295


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U15113/Y (MXI2X8MTR)                                   0.067      0.368 f
  U17155/Y (INVX12MTR)                                   0.043      0.412 r
  U19884/Y (BUFX10MTR)                                   0.069      0.480 r
  U17048/Y (INVX4MTR)                                    0.040      0.520 f
  U24669/Y (CLKNAND2X2MTR)                               0.042      0.562 r
  U23786/Y (NAND4X4MTR)                                  0.105      0.668 f
  U18110/Y (NOR2X2MTR)                                   0.100      0.768 r
  U15010/Y (NAND2X2MTR)                                  0.066      0.834 f
  U25231/Y (NOR2X4MTR)                                   0.081      0.915 r
  U11705/Y (NAND2X4MTR)                                  0.055      0.971 f
  U16538/Y (NOR2X4MTR)                                   0.072      1.042 r
  U16531/Y (NAND3X4MTR)                                  0.078      1.120 f
  U16460/Y (NOR2X6MTR)                                   0.096      1.216 r
  U10662/Y (NAND4X4MTR)                                  0.079      1.294 f
  U14284/Y (NAND4X4MTR)                                  0.068      1.363 r
  U26514/Y (NOR2X2MTR)                                   0.042      1.405 f
  U14258/Y (OAI21BX2MTR)                                 0.101      1.506 f
  U14224/Y (OAI211X2MTR)                                 0.060      1.566 r
  U23172/Y (NOR2BX1MTR)                                  0.107      1.673 r
  PIM_result_reg_13_/D (DFFRHQX2MTR)                     0.000      1.673 r
  data arrival time                                                 1.673

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_13_/CK (DFFRHQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.673
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.295


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U13522/Y (INVX2MTR)                                    0.064      0.560 r
  U18466/Y (NOR2X4MTR)                                   0.039      0.599 f
  U9991/Y (NOR2X2MTR)                                    0.111      0.710 r
  U12545/Y (OAI2B1X4MTR)                                 0.169      0.879 r
  U17934/Y (AOI21X4MTR)                                  0.082      0.961 f
  U17841/Y (OAI21X2MTR)                                  0.090      1.051 r
  U20545/Y (NOR2BX1MTR)                                  0.051      1.102 f
  U10679/Y (OAI2BB1X2MTR)                                0.047      1.150 r
  U9439/Y (NAND3X4MTR)                                   0.076      1.225 f
  U9343/Y (CLKNAND2X4MTR)                                0.053      1.279 r
  U17558/Y (NAND2X6MTR)                                  0.055      1.334 f
  U17522/Y (AO21X4MTR)                                   0.138      1.472 f
  U23656/Y (INVX4MTR)                                    0.056      1.527 r
  U16358/Y (CLKNAND2X2MTR)                               0.047      1.575 f
  U29255/Y (OAI211X2MTR)                                 0.038      1.613 r
  U0_BANK_TOP/vACC_2_reg_3__8_/D (DFFRQX4MTR)            0.000      1.613 r
  data arrival time                                                 1.613

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_3__8_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.182      1.318
  data required time                                                1.318
  --------------------------------------------------------------------------
  data required time                                                1.318
  data arrival time                                                -1.613
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.295


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U11882/Y (INVX4MTR)                                    0.042      0.349 f
  U11884/Y (INVX4MTR)                                    0.051      0.400 r
  U13508/Y (CLKNAND2X2MTR)                               0.052      0.453 f
  U11486/Y (OAI21X3MTR)                                  0.043      0.496 r
  U19775/Y (OAI21BX4MTR)                                 0.079      0.575 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.621 r
  U11721/Y (NAND2X6MTR)                                  0.054      0.675 f
  U11434/Y (OAI21X6MTR)                                  0.081      0.757 r
  U11433/Y (CLKNAND2X4MTR)                               0.046      0.802 f
  U16788/Y (NOR2X4MTR)                                   0.070      0.873 r
  U19933/Y (NOR2X8MTR)                                   0.049      0.922 f
  U14523/Y (OAI21X4MTR)                                  0.099      1.021 r
  U26382/Y (AOI21X3MTR)                                  0.084      1.105 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.203 r
  U14266/Y (NAND2X4MTR)                                  0.063      1.266 f
  U16369/Y (NAND2X6MTR)                                  0.058      1.324 r
  U11918/Y (NAND2X12MTR)                                 0.056      1.379 f
  U20832/Y (OAI2B1X8MTR)                                 0.090      1.469 r
  U11854/Y (INVX4MTR)                                    0.041      1.510 f
  U9170/Y (INVX2MTR)                                     0.078      1.588 r
  U22602/Y (OAI22X1MTR)                                  0.074      1.662 f
  U0_BANK_TOP/vACC_1_reg_7__2_/D (DFFRQX2MTR)            0.000      1.662 f
  data arrival time                                                 1.662

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_7__2_/CK (DFFRQX2MTR)           0.000      1.500 r
  library setup time                                    -0.133      1.367
  data required time                                                1.367
  --------------------------------------------------------------------------
  data required time                                                1.367
  data arrival time                                                -1.662
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.295


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24079/Y (INVX6MTR)                                    0.041      0.328 f
  U17036/Y (INVX4MTR)                                    0.046      0.374 r
  U10447/Y (INVX4MTR)                                    0.040      0.415 f
  U11615/Y (NOR2X3MTR)                                   0.053      0.467 r
  U23944/Y (AOI21X3MTR)                                  0.035      0.503 f
  U12205/Y (OAI21X4MTR)                                  0.045      0.548 r
  U11670/Y (OAI21X6MTR)                                  0.068      0.616 f
  U24246/Y (CLKNAND2X4MTR)                               0.046      0.662 r
  U25099/Y (NOR2X3MTR)                                   0.031      0.693 f
  U10234/Y (INVX2MTR)                                    0.035      0.728 r
  U14988/Y (NAND2BX2MTR)                                 0.051      0.779 f
  U17719/Y (INVX2MTR)                                    0.044      0.823 r
  U12005/Y (NAND2X2MTR)                                  0.041      0.863 f
  U11175/Y (INVX2MTR)                                    0.049      0.912 r
  U11178/Y (NAND2X4MTR)                                  0.050      0.962 f
  U16442/Y (NAND2X6MTR)                                  0.045      1.007 r
  U9609/Y (OAI2BB1X2MTR)                                 0.106      1.113 r
  U9575/Y (NAND2X4MTR)                                   0.040      1.153 f
  U9507/Y (NAND3X4MTR)                                   0.048      1.201 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.249 f
  U11696/Y (CLKNAND2X4MTR)                               0.043      1.292 r
  U12257/Y (NAND2X8MTR)                                  0.063      1.355 f
  U20849/Y (OAI2B1X8MTR)                                 0.100      1.456 r
  U17188/Y (INVX4MTR)                                    0.047      1.502 f
  U15736/Y (INVX4MTR)                                    0.056      1.558 r
  U29628/Y (OAI222X2MTR)                                 0.107      1.666 f
  U0_BANK_TOP/vACC_1_reg_6__9_/D (DFFRHQX2MTR)           0.000      1.666 f
  data arrival time                                                 1.666

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_6__9_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.666
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.295


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24079/Y (INVX6MTR)                                    0.041      0.328 f
  U17036/Y (INVX4MTR)                                    0.046      0.374 r
  U10447/Y (INVX4MTR)                                    0.040      0.415 f
  U11615/Y (NOR2X3MTR)                                   0.053      0.467 r
  U23944/Y (AOI21X3MTR)                                  0.035      0.503 f
  U12205/Y (OAI21X4MTR)                                  0.045      0.548 r
  U11670/Y (OAI21X6MTR)                                  0.068      0.616 f
  U24246/Y (CLKNAND2X4MTR)                               0.046      0.662 r
  U25099/Y (NOR2X3MTR)                                   0.031      0.693 f
  U10234/Y (INVX2MTR)                                    0.035      0.728 r
  U14988/Y (NAND2BX2MTR)                                 0.051      0.779 f
  U17719/Y (INVX2MTR)                                    0.044      0.823 r
  U12005/Y (NAND2X2MTR)                                  0.041      0.863 f
  U11175/Y (INVX2MTR)                                    0.049      0.912 r
  U11178/Y (NAND2X4MTR)                                  0.050      0.962 f
  U16442/Y (NAND2X6MTR)                                  0.045      1.007 r
  U9609/Y (OAI2BB1X2MTR)                                 0.106      1.113 r
  U9575/Y (NAND2X4MTR)                                   0.040      1.153 f
  U9507/Y (NAND3X4MTR)                                   0.048      1.201 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.249 f
  U11696/Y (CLKNAND2X4MTR)                               0.043      1.292 r
  U12257/Y (NAND2X8MTR)                                  0.063      1.355 f
  U20849/Y (OAI2B1X8MTR)                                 0.100      1.456 r
  U17188/Y (INVX4MTR)                                    0.047      1.502 f
  U15736/Y (INVX4MTR)                                    0.056      1.558 r
  U29614/Y (OAI222X2MTR)                                 0.107      1.666 f
  U0_BANK_TOP/vACC_1_reg_6__11_/D (DFFRHQX2MTR)          0.000      1.666 f
  data arrival time                                                 1.666

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_6__11_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.666
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.295


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24079/Y (INVX6MTR)                                    0.041      0.328 f
  U17036/Y (INVX4MTR)                                    0.046      0.374 r
  U10447/Y (INVX4MTR)                                    0.040      0.415 f
  U11615/Y (NOR2X3MTR)                                   0.053      0.467 r
  U23944/Y (AOI21X3MTR)                                  0.035      0.503 f
  U12205/Y (OAI21X4MTR)                                  0.045      0.548 r
  U11670/Y (OAI21X6MTR)                                  0.068      0.616 f
  U24246/Y (CLKNAND2X4MTR)                               0.046      0.662 r
  U25099/Y (NOR2X3MTR)                                   0.031      0.693 f
  U10234/Y (INVX2MTR)                                    0.035      0.728 r
  U14988/Y (NAND2BX2MTR)                                 0.051      0.779 f
  U17719/Y (INVX2MTR)                                    0.044      0.823 r
  U12005/Y (NAND2X2MTR)                                  0.041      0.863 f
  U11175/Y (INVX2MTR)                                    0.049      0.912 r
  U11178/Y (NAND2X4MTR)                                  0.050      0.962 f
  U16442/Y (NAND2X6MTR)                                  0.045      1.007 r
  U9609/Y (OAI2BB1X2MTR)                                 0.106      1.113 r
  U9575/Y (NAND2X4MTR)                                   0.040      1.153 f
  U9507/Y (NAND3X4MTR)                                   0.048      1.201 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.249 f
  U11696/Y (CLKNAND2X4MTR)                               0.043      1.292 r
  U12257/Y (NAND2X8MTR)                                  0.063      1.355 f
  U20847/Y (OAI2B1X8MTR)                                 0.096      1.451 r
  U17398/Y (INVX4MTR)                                    0.046      1.497 f
  U17383/Y (INVX4MTR)                                    0.054      1.550 r
  U29633/Y (OAI222X2MTR)                                 0.107      1.657 f
  U0_BANK_TOP/vACC_3_reg_6__8_/D (DFFRHQX1MTR)           0.000      1.657 f
  data arrival time                                                 1.657

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_6__8_/CK (DFFRHQX1MTR)          0.000      1.500 r
  library setup time                                    -0.138      1.362
  data required time                                                1.362
  --------------------------------------------------------------------------
  data required time                                                1.362
  data arrival time                                                -1.657
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.295


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24078/Y (INVX12MTR)                                   0.042      0.330 f
  U11326/Y (INVX8MTR)                                    0.040      0.370 r
  U18780/Y (BUFX8MTR)                                    0.066      0.435 r
  U10398/Y (AOI22X2MTR)                                  0.053      0.489 f
  U18576/Y (OAI2B11X2MTR)                                0.059      0.548 r
  U10242/Y (NOR2BX2MTR)                                  0.161      0.709 r
  U25847/Y (NOR2X2MTR)                                   0.069      0.778 f
  U16706/Y (NOR2X2MTR)                                   0.087      0.864 r
  U25849/Y (CLKNAND2X2MTR)                               0.066      0.930 f
  U19307/Y (OA21X4MTR)                                   0.161      1.092 f
  U23933/Y (OAI2B1X8MTR)                                 0.035      1.126 r
  U16528/Y (CLKNAND2X4MTR)                               0.044      1.170 f
  U10906/Y (NAND3X4MTR)                                  0.051      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.052      1.273 f
  U16368/Y (NAND2X4MTR)                                  0.050      1.323 r
  U16360/Y (NAND2X8MTR)                                  0.065      1.388 f
  U20864/Y (OAI2B1X4MTR)                                 0.126      1.514 r
  U23506/Y (BUFX4MTR)                                    0.116      1.630 r
  U26322/Y (OAI22X2MTR)                                  0.049      1.680 f
  U0_BANK_TOP/vACC_3_reg_4__1_/D (DFFRHQX2MTR)           0.000      1.680 f
  data arrival time                                                 1.680

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_4__1_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.680
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.295


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24078/Y (INVX12MTR)                                   0.042      0.330 f
  U11326/Y (INVX8MTR)                                    0.040      0.370 r
  U18780/Y (BUFX8MTR)                                    0.066      0.435 r
  U10398/Y (AOI22X2MTR)                                  0.053      0.489 f
  U18576/Y (OAI2B11X2MTR)                                0.059      0.548 r
  U10242/Y (NOR2BX2MTR)                                  0.161      0.709 r
  U25847/Y (NOR2X2MTR)                                   0.069      0.778 f
  U16706/Y (NOR2X2MTR)                                   0.087      0.864 r
  U25849/Y (CLKNAND2X2MTR)                               0.066      0.930 f
  U19307/Y (OA21X4MTR)                                   0.161      1.092 f
  U23933/Y (OAI2B1X8MTR)                                 0.035      1.126 r
  U16528/Y (CLKNAND2X4MTR)                               0.044      1.170 f
  U10906/Y (NAND3X4MTR)                                  0.051      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.052      1.273 f
  U16368/Y (NAND2X4MTR)                                  0.050      1.323 r
  U16360/Y (NAND2X8MTR)                                  0.065      1.388 f
  U20863/Y (OAI2B1X4MTR)                                 0.123      1.511 r
  U23504/Y (BUFX4MTR)                                    0.117      1.629 r
  U16272/Y (OAI22X2MTR)                                  0.051      1.679 f
  U0_BANK_TOP/vACC_2_reg_4__7_/D (DFFRHQX2MTR)           0.000      1.679 f
  data arrival time                                                 1.679

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_4__7_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.679
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.295


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24078/Y (INVX12MTR)                                   0.042      0.330 f
  U11326/Y (INVX8MTR)                                    0.040      0.370 r
  U18780/Y (BUFX8MTR)                                    0.066      0.435 r
  U10398/Y (AOI22X2MTR)                                  0.053      0.489 f
  U18576/Y (OAI2B11X2MTR)                                0.059      0.548 r
  U10242/Y (NOR2BX2MTR)                                  0.161      0.709 r
  U25847/Y (NOR2X2MTR)                                   0.069      0.778 f
  U16706/Y (NOR2X2MTR)                                   0.087      0.864 r
  U25849/Y (CLKNAND2X2MTR)                               0.066      0.930 f
  U19307/Y (OA21X4MTR)                                   0.161      1.092 f
  U23933/Y (OAI2B1X8MTR)                                 0.035      1.126 r
  U16528/Y (CLKNAND2X4MTR)                               0.044      1.170 f
  U10906/Y (NAND3X4MTR)                                  0.051      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.052      1.273 f
  U16368/Y (NAND2X4MTR)                                  0.050      1.323 r
  U16360/Y (NAND2X8MTR)                                  0.065      1.388 f
  U20863/Y (OAI2B1X4MTR)                                 0.123      1.511 r
  U23504/Y (BUFX4MTR)                                    0.117      1.629 r
  U26338/Y (OAI22X2MTR)                                  0.051      1.679 f
  U0_BANK_TOP/vACC_2_reg_4__0_/D (DFFRHQX2MTR)           0.000      1.679 f
  data arrival time                                                 1.679

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_4__0_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.679
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.295


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24079/Y (INVX6MTR)                                    0.041      0.328 f
  U17036/Y (INVX4MTR)                                    0.046      0.374 r
  U10447/Y (INVX4MTR)                                    0.040      0.415 f
  U11615/Y (NOR2X3MTR)                                   0.053      0.467 r
  U23944/Y (AOI21X3MTR)                                  0.035      0.503 f
  U12205/Y (OAI21X4MTR)                                  0.045      0.548 r
  U11670/Y (OAI21X6MTR)                                  0.068      0.616 f
  U24246/Y (CLKNAND2X4MTR)                               0.046      0.662 r
  U25099/Y (NOR2X3MTR)                                   0.031      0.693 f
  U10234/Y (INVX2MTR)                                    0.035      0.728 r
  U14988/Y (NAND2BX2MTR)                                 0.051      0.779 f
  U17719/Y (INVX2MTR)                                    0.044      0.823 r
  U12005/Y (NAND2X2MTR)                                  0.041      0.863 f
  U11175/Y (INVX2MTR)                                    0.049      0.912 r
  U11178/Y (NAND2X4MTR)                                  0.050      0.962 f
  U16442/Y (NAND2X6MTR)                                  0.045      1.007 r
  U9609/Y (OAI2BB1X2MTR)                                 0.106      1.113 r
  U9575/Y (NAND2X4MTR)                                   0.040      1.153 f
  U9507/Y (NAND3X4MTR)                                   0.048      1.201 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.249 f
  U11696/Y (CLKNAND2X4MTR)                               0.043      1.292 r
  U12257/Y (NAND2X8MTR)                                  0.063      1.355 f
  U9305/Y (INVX4MTR)                                     0.064      1.420 r
  U16259/Y (NAND2X2MTR)                                  0.072      1.491 f
  U11557/Y (OAI222X1MTR)                                 0.104      1.596 r
  U0_BANK_TOP/vACC_3_reg_6__21_/D (DFFRQX4MTR)           0.000      1.596 r
  data arrival time                                                 1.596

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_6__21_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.199      1.301
  data required time                                                1.301
  --------------------------------------------------------------------------
  data required time                                                1.301
  data arrival time                                                -1.596
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.295


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.131      0.131 f
  U18675/Y (INVX8MTR)                                    0.046      0.176 r
  U17297/Y (INVX6MTR)                                    0.038      0.214 f
  U10389/Y (NOR2BX2MTR)                                  0.145      0.359 r
  U25520/Y (AOI22X2MTR)                                  0.096      0.455 f
  U18538/Y (NOR2BX4MTR)                                  0.097      0.552 f
  U18650/Y (NAND3X4MTR)                                  0.055      0.607 r
  U10798/Y (INVX4MTR)                                    0.039      0.646 f
  U23544/Y (NOR2X4MTR)                                   0.076      0.722 r
  U20730/Y (OAI21X6MTR)                                  0.060      0.782 f
  U23401/Y (AO21X8MTR)                                   0.124      0.906 f
  U10735/Y (CLKNAND2X4MTR)                               0.040      0.946 r
  U10734/Y (NAND2X4MTR)                                  0.066      1.012 f
  U17479/Y (AOI21X2MTR)                                  0.095      1.107 r
  U17423/Y (XNOR2X1MTR)                                  0.080      1.188 r
  U27036/Y (AOI22X1MTR)                                  0.103      1.291 f
  U16456/Y (OAI2BB1X2MTR)                                0.079      1.369 r
  U18935/Y (BUFX4MTR)                                    0.090      1.459 r
  U18823/Y (MXI2X2MTR)                                   0.072      1.531 f
  U22604/Y (OAI22X1MTR)                                  0.081      1.613 r
  U0_BANK_TOP/vACC_2_reg_7__1_/D (DFFRQX4MTR)            0.000      1.613 r
  data arrival time                                                 1.613

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_7__1_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.182      1.318
  data required time                                                1.318
  --------------------------------------------------------------------------
  data required time                                                1.318
  data arrival time                                                -1.613
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.295


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.131      0.131 f
  U18675/Y (INVX8MTR)                                    0.046      0.176 r
  U17297/Y (INVX6MTR)                                    0.038      0.214 f
  U10389/Y (NOR2BX2MTR)                                  0.145      0.359 r
  U25520/Y (AOI22X2MTR)                                  0.096      0.455 f
  U18538/Y (NOR2BX4MTR)                                  0.097      0.552 f
  U18650/Y (NAND3X4MTR)                                  0.055      0.607 r
  U10798/Y (INVX4MTR)                                    0.039      0.646 f
  U23544/Y (NOR2X4MTR)                                   0.076      0.722 r
  U20730/Y (OAI21X6MTR)                                  0.060      0.782 f
  U23401/Y (AO21X8MTR)                                   0.124      0.906 f
  U10735/Y (CLKNAND2X4MTR)                               0.040      0.946 r
  U10734/Y (NAND2X4MTR)                                  0.066      1.012 f
  U17479/Y (AOI21X2MTR)                                  0.095      1.107 r
  U17423/Y (XNOR2X1MTR)                                  0.080      1.188 r
  U27036/Y (AOI22X1MTR)                                  0.103      1.291 f
  U16456/Y (OAI2BB1X2MTR)                                0.079      1.369 r
  U18935/Y (BUFX4MTR)                                    0.090      1.459 r
  U18823/Y (MXI2X2MTR)                                   0.072      1.531 f
  U22601/Y (OAI22X1MTR)                                  0.081      1.613 r
  U0_BANK_TOP/vACC_1_reg_7__1_/D (DFFRQX4MTR)            0.000      1.613 r
  data arrival time                                                 1.613

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_7__1_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.182      1.318
  data required time                                                1.318
  --------------------------------------------------------------------------
  data required time                                                1.318
  data arrival time                                                -1.613
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.295


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24078/Y (INVX12MTR)                                   0.042      0.330 f
  U11326/Y (INVX8MTR)                                    0.040      0.370 r
  U18780/Y (BUFX8MTR)                                    0.066      0.435 r
  U10398/Y (AOI22X2MTR)                                  0.053      0.489 f
  U18576/Y (OAI2B11X2MTR)                                0.059      0.548 r
  U10242/Y (NOR2BX2MTR)                                  0.161      0.709 r
  U25847/Y (NOR2X2MTR)                                   0.069      0.778 f
  U16706/Y (NOR2X2MTR)                                   0.087      0.864 r
  U25849/Y (CLKNAND2X2MTR)                               0.066      0.930 f
  U19307/Y (OA21X4MTR)                                   0.161      1.092 f
  U23933/Y (OAI2B1X8MTR)                                 0.035      1.126 r
  U16528/Y (CLKNAND2X4MTR)                               0.044      1.170 f
  U10906/Y (NAND3X4MTR)                                  0.051      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.052      1.273 f
  U16368/Y (NAND2X4MTR)                                  0.050      1.323 r
  U16360/Y (NAND2X8MTR)                                  0.065      1.388 f
  U20863/Y (OAI2B1X4MTR)                                 0.123      1.511 r
  U23504/Y (BUFX4MTR)                                    0.117      1.629 r
  U26303/Y (OAI22X2MTR)                                  0.051      1.679 f
  U0_BANK_TOP/vACC_2_reg_4__6_/D (DFFRHQX2MTR)           0.000      1.679 f
  data arrival time                                                 1.679

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_4__6_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.679
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.295


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24078/Y (INVX12MTR)                                   0.042      0.330 f
  U11326/Y (INVX8MTR)                                    0.040      0.370 r
  U18780/Y (BUFX8MTR)                                    0.066      0.435 r
  U10398/Y (AOI22X2MTR)                                  0.053      0.489 f
  U18576/Y (OAI2B11X2MTR)                                0.059      0.548 r
  U10242/Y (NOR2BX2MTR)                                  0.161      0.709 r
  U25847/Y (NOR2X2MTR)                                   0.069      0.778 f
  U16706/Y (NOR2X2MTR)                                   0.087      0.864 r
  U25849/Y (CLKNAND2X2MTR)                               0.066      0.930 f
  U19307/Y (OA21X4MTR)                                   0.161      1.092 f
  U23933/Y (OAI2B1X8MTR)                                 0.035      1.126 r
  U16528/Y (CLKNAND2X4MTR)                               0.044      1.170 f
  U10906/Y (NAND3X4MTR)                                  0.051      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.052      1.273 f
  U16368/Y (NAND2X4MTR)                                  0.050      1.323 r
  U16360/Y (NAND2X8MTR)                                  0.065      1.388 f
  U20863/Y (OAI2B1X4MTR)                                 0.123      1.511 r
  U23504/Y (BUFX4MTR)                                    0.117      1.629 r
  U26289/Y (OAI22X2MTR)                                  0.051      1.679 f
  U0_BANK_TOP/vACC_2_reg_4__2_/D (DFFRHQX2MTR)           0.000      1.679 f
  data arrival time                                                 1.679

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_4__2_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.679
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.295


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24079/Y (INVX6MTR)                                    0.041      0.328 f
  U17036/Y (INVX4MTR)                                    0.046      0.374 r
  U10447/Y (INVX4MTR)                                    0.040      0.415 f
  U11615/Y (NOR2X3MTR)                                   0.053      0.467 r
  U23944/Y (AOI21X3MTR)                                  0.035      0.503 f
  U12205/Y (OAI21X4MTR)                                  0.045      0.548 r
  U11670/Y (OAI21X6MTR)                                  0.068      0.616 f
  U24246/Y (CLKNAND2X4MTR)                               0.046      0.662 r
  U25099/Y (NOR2X3MTR)                                   0.031      0.693 f
  U10234/Y (INVX2MTR)                                    0.035      0.728 r
  U14988/Y (NAND2BX2MTR)                                 0.051      0.779 f
  U17719/Y (INVX2MTR)                                    0.044      0.823 r
  U12005/Y (NAND2X2MTR)                                  0.041      0.863 f
  U11175/Y (INVX2MTR)                                    0.049      0.912 r
  U11178/Y (NAND2X4MTR)                                  0.050      0.962 f
  U16442/Y (NAND2X6MTR)                                  0.045      1.007 r
  U9609/Y (OAI2BB1X2MTR)                                 0.106      1.113 r
  U9575/Y (NAND2X4MTR)                                   0.040      1.153 f
  U9507/Y (NAND3X4MTR)                                   0.048      1.201 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.249 f
  U11696/Y (CLKNAND2X4MTR)                               0.043      1.292 r
  U12257/Y (NAND2X8MTR)                                  0.063      1.355 f
  U9305/Y (INVX4MTR)                                     0.064      1.420 r
  U16259/Y (NAND2X2MTR)                                  0.072      1.491 f
  U17381/Y (INVX4MTR)                                    0.050      1.542 r
  U17363/Y (INVX4MTR)                                    0.043      1.585 f
  U29639/Y (OAI222X2MTR)                                 0.067      1.652 r
  U0_BANK_TOP/vACC_3_reg_6__13_/D (DFFRHQX4MTR)          0.000      1.652 r
  data arrival time                                                 1.652

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_6__13_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.143      1.357
  data required time                                                1.357
  --------------------------------------------------------------------------
  data required time                                                1.357
  data arrival time                                                -1.652
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.294


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24078/Y (INVX12MTR)                                   0.042      0.330 f
  U11326/Y (INVX8MTR)                                    0.040      0.370 r
  U18780/Y (BUFX8MTR)                                    0.066      0.435 r
  U10398/Y (AOI22X2MTR)                                  0.053      0.489 f
  U18576/Y (OAI2B11X2MTR)                                0.059      0.548 r
  U10242/Y (NOR2BX2MTR)                                  0.161      0.709 r
  U25847/Y (NOR2X2MTR)                                   0.069      0.778 f
  U16706/Y (NOR2X2MTR)                                   0.087      0.864 r
  U25849/Y (CLKNAND2X2MTR)                               0.066      0.930 f
  U19307/Y (OA21X4MTR)                                   0.161      1.092 f
  U23933/Y (OAI2B1X8MTR)                                 0.035      1.126 r
  U16528/Y (CLKNAND2X4MTR)                               0.044      1.170 f
  U10906/Y (NAND3X4MTR)                                  0.051      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.052      1.273 f
  U16368/Y (NAND2X4MTR)                                  0.050      1.323 r
  U16360/Y (NAND2X8MTR)                                  0.065      1.388 f
  U20863/Y (OAI2B1X4MTR)                                 0.123      1.511 r
  U23503/Y (BUFX4MTR)                                    0.117      1.628 r
  U26333/Y (OAI22X2MTR)                                  0.051      1.679 f
  U0_BANK_TOP/vACC_2_reg_4__1_/D (DFFRHQX2MTR)           0.000      1.679 f
  data arrival time                                                 1.679

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_4__1_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.679
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.294


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24079/Y (INVX6MTR)                                    0.041      0.328 f
  U17036/Y (INVX4MTR)                                    0.046      0.374 r
  U10447/Y (INVX4MTR)                                    0.040      0.415 f
  U11615/Y (NOR2X3MTR)                                   0.053      0.467 r
  U23944/Y (AOI21X3MTR)                                  0.035      0.503 f
  U12205/Y (OAI21X4MTR)                                  0.045      0.548 r
  U11670/Y (OAI21X6MTR)                                  0.068      0.616 f
  U24246/Y (CLKNAND2X4MTR)                               0.046      0.662 r
  U25099/Y (NOR2X3MTR)                                   0.031      0.693 f
  U10234/Y (INVX2MTR)                                    0.035      0.728 r
  U14988/Y (NAND2BX2MTR)                                 0.051      0.779 f
  U17719/Y (INVX2MTR)                                    0.044      0.823 r
  U12005/Y (NAND2X2MTR)                                  0.041      0.863 f
  U11175/Y (INVX2MTR)                                    0.049      0.912 r
  U11178/Y (NAND2X4MTR)                                  0.050      0.962 f
  U16442/Y (NAND2X6MTR)                                  0.045      1.007 r
  U9609/Y (OAI2BB1X2MTR)                                 0.106      1.113 r
  U9575/Y (NAND2X4MTR)                                   0.040      1.153 f
  U9507/Y (NAND3X4MTR)                                   0.048      1.201 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.249 f
  U11696/Y (CLKNAND2X4MTR)                               0.043      1.292 r
  U12257/Y (NAND2X8MTR)                                  0.063      1.355 f
  U9305/Y (INVX4MTR)                                     0.064      1.420 r
  U16259/Y (NAND2X2MTR)                                  0.072      1.491 f
  U17381/Y (INVX4MTR)                                    0.050      1.542 r
  U17363/Y (INVX4MTR)                                    0.043      1.585 f
  U29645/Y (OAI222X2MTR)                                 0.068      1.653 r
  U0_BANK_TOP/vACC_3_reg_6__14_/D (DFFRHQX2MTR)          0.000      1.653 r
  data arrival time                                                 1.653

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_6__14_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.142      1.358
  data required time                                                1.358
  --------------------------------------------------------------------------
  data required time                                                1.358
  data arrival time                                                -1.653
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.294


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24079/Y (INVX6MTR)                                    0.041      0.328 f
  U17036/Y (INVX4MTR)                                    0.046      0.374 r
  U10447/Y (INVX4MTR)                                    0.040      0.415 f
  U11615/Y (NOR2X3MTR)                                   0.053      0.467 r
  U23944/Y (AOI21X3MTR)                                  0.035      0.503 f
  U12205/Y (OAI21X4MTR)                                  0.045      0.548 r
  U11670/Y (OAI21X6MTR)                                  0.068      0.616 f
  U24246/Y (CLKNAND2X4MTR)                               0.046      0.662 r
  U25099/Y (NOR2X3MTR)                                   0.031      0.693 f
  U10234/Y (INVX2MTR)                                    0.035      0.728 r
  U14988/Y (NAND2BX2MTR)                                 0.051      0.779 f
  U17719/Y (INVX2MTR)                                    0.044      0.823 r
  U12005/Y (NAND2X2MTR)                                  0.041      0.863 f
  U11175/Y (INVX2MTR)                                    0.049      0.912 r
  U11178/Y (NAND2X4MTR)                                  0.050      0.962 f
  U16442/Y (NAND2X6MTR)                                  0.045      1.007 r
  U9609/Y (OAI2BB1X2MTR)                                 0.106      1.113 r
  U9575/Y (NAND2X4MTR)                                   0.040      1.153 f
  U9507/Y (NAND3X4MTR)                                   0.048      1.201 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.249 f
  U11696/Y (CLKNAND2X4MTR)                               0.043      1.292 r
  U12257/Y (NAND2X8MTR)                                  0.063      1.355 f
  U9305/Y (INVX4MTR)                                     0.064      1.420 r
  U16259/Y (NAND2X2MTR)                                  0.072      1.491 f
  U17381/Y (INVX4MTR)                                    0.050      1.542 r
  U17363/Y (INVX4MTR)                                    0.043      1.585 f
  U29622/Y (OAI222X2MTR)                                 0.068      1.653 r
  U0_BANK_TOP/vACC_3_reg_6__10_/D (DFFRHQX2MTR)          0.000      1.653 r
  data arrival time                                                 1.653

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_6__10_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.142      1.358
  data required time                                                1.358
  --------------------------------------------------------------------------
  data required time                                                1.358
  data arrival time                                                -1.653
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.294


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24079/Y (INVX6MTR)                                    0.041      0.328 f
  U17036/Y (INVX4MTR)                                    0.046      0.374 r
  U10447/Y (INVX4MTR)                                    0.040      0.415 f
  U11615/Y (NOR2X3MTR)                                   0.053      0.467 r
  U23944/Y (AOI21X3MTR)                                  0.035      0.503 f
  U12205/Y (OAI21X4MTR)                                  0.045      0.548 r
  U11670/Y (OAI21X6MTR)                                  0.068      0.616 f
  U24246/Y (CLKNAND2X4MTR)                               0.046      0.662 r
  U25099/Y (NOR2X3MTR)                                   0.031      0.693 f
  U10234/Y (INVX2MTR)                                    0.035      0.728 r
  U14988/Y (NAND2BX2MTR)                                 0.051      0.779 f
  U17719/Y (INVX2MTR)                                    0.044      0.823 r
  U12005/Y (NAND2X2MTR)                                  0.041      0.863 f
  U11175/Y (INVX2MTR)                                    0.049      0.912 r
  U11178/Y (NAND2X4MTR)                                  0.050      0.962 f
  U16442/Y (NAND2X6MTR)                                  0.045      1.007 r
  U9609/Y (OAI2BB1X2MTR)                                 0.106      1.113 r
  U9575/Y (NAND2X4MTR)                                   0.040      1.153 f
  U9507/Y (NAND3X4MTR)                                   0.048      1.201 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.249 f
  U11696/Y (CLKNAND2X4MTR)                               0.043      1.292 r
  U12257/Y (NAND2X8MTR)                                  0.063      1.355 f
  U9305/Y (INVX4MTR)                                     0.064      1.420 r
  U16259/Y (NAND2X2MTR)                                  0.072      1.491 f
  U17381/Y (INVX4MTR)                                    0.050      1.542 r
  U17363/Y (INVX4MTR)                                    0.043      1.585 f
  U29609/Y (OAI222X2MTR)                                 0.068      1.653 r
  U0_BANK_TOP/vACC_3_reg_6__12_/D (DFFRHQX2MTR)          0.000      1.653 r
  data arrival time                                                 1.653

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_6__12_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.142      1.358
  data required time                                                1.358
  --------------------------------------------------------------------------
  data required time                                                1.358
  data arrival time                                                -1.653
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.294


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24078/Y (INVX12MTR)                                   0.042      0.330 f
  U11326/Y (INVX8MTR)                                    0.040      0.370 r
  U18780/Y (BUFX8MTR)                                    0.066      0.435 r
  U10398/Y (AOI22X2MTR)                                  0.053      0.489 f
  U18576/Y (OAI2B11X2MTR)                                0.059      0.548 r
  U10242/Y (NOR2BX2MTR)                                  0.161      0.709 r
  U25847/Y (NOR2X2MTR)                                   0.069      0.778 f
  U16706/Y (NOR2X2MTR)                                   0.087      0.864 r
  U25849/Y (CLKNAND2X2MTR)                               0.066      0.930 f
  U19307/Y (OA21X4MTR)                                   0.161      1.092 f
  U23933/Y (OAI2B1X8MTR)                                 0.035      1.126 r
  U16528/Y (CLKNAND2X4MTR)                               0.044      1.170 f
  U10906/Y (NAND3X4MTR)                                  0.051      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.052      1.273 f
  U16368/Y (NAND2X4MTR)                                  0.050      1.323 r
  U16360/Y (NAND2X8MTR)                                  0.065      1.388 f
  U20863/Y (OAI2B1X4MTR)                                 0.123      1.511 r
  U23503/Y (BUFX4MTR)                                    0.117      1.628 r
  U26336/Y (OAI22X2MTR)                                  0.051      1.679 f
  U0_BANK_TOP/vACC_2_reg_4__4_/D (DFFRHQX2MTR)           0.000      1.679 f
  data arrival time                                                 1.679

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_4__4_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.679
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.294


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U18746/Y (NAND2X8MTR)                                  0.064      1.522 f
  U25545/Y (INVX6MTR)                                    0.045      1.567 r
  U17365/Y (INVX3MTR)                                    0.036      1.603 f
  U11166/Y (CLKNAND2X4MTR)                               0.040      1.643 r
  U11165/Y (OAI21X2MTR)                                  0.054      1.696 f
  U0_BANK_TOP/vACC_3_reg_5__17_/D (DFFRHQX4MTR)          0.000      1.696 f
  data arrival time                                                 1.696

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_5__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.696
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.294


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24078/Y (INVX12MTR)                                   0.042      0.330 f
  U11326/Y (INVX8MTR)                                    0.040      0.370 r
  U18780/Y (BUFX8MTR)                                    0.066      0.435 r
  U10398/Y (AOI22X2MTR)                                  0.053      0.489 f
  U18576/Y (OAI2B11X2MTR)                                0.059      0.548 r
  U10242/Y (NOR2BX2MTR)                                  0.161      0.709 r
  U25847/Y (NOR2X2MTR)                                   0.069      0.778 f
  U16706/Y (NOR2X2MTR)                                   0.087      0.864 r
  U25849/Y (CLKNAND2X2MTR)                               0.066      0.930 f
  U19307/Y (OA21X4MTR)                                   0.161      1.092 f
  U23933/Y (OAI2B1X8MTR)                                 0.035      1.126 r
  U16528/Y (CLKNAND2X4MTR)                               0.044      1.170 f
  U10906/Y (NAND3X4MTR)                                  0.051      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.052      1.273 f
  U16368/Y (NAND2X4MTR)                                  0.050      1.323 r
  U16360/Y (NAND2X8MTR)                                  0.065      1.388 f
  U20863/Y (OAI2B1X4MTR)                                 0.123      1.511 r
  U23503/Y (BUFX4MTR)                                    0.117      1.628 r
  U26339/Y (OAI22X2MTR)                                  0.051      1.679 f
  U0_BANK_TOP/vACC_2_reg_4__5_/D (DFFRHQX2MTR)           0.000      1.679 f
  data arrival time                                                 1.679

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_4__5_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.679
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.294


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24078/Y (INVX12MTR)                                   0.042      0.330 f
  U11326/Y (INVX8MTR)                                    0.040      0.370 r
  U18780/Y (BUFX8MTR)                                    0.066      0.435 r
  U10398/Y (AOI22X2MTR)                                  0.053      0.489 f
  U18576/Y (OAI2B11X2MTR)                                0.059      0.548 r
  U10242/Y (NOR2BX2MTR)                                  0.161      0.709 r
  U25847/Y (NOR2X2MTR)                                   0.069      0.778 f
  U16706/Y (NOR2X2MTR)                                   0.087      0.864 r
  U25849/Y (CLKNAND2X2MTR)                               0.066      0.930 f
  U19307/Y (OA21X4MTR)                                   0.161      1.092 f
  U23933/Y (OAI2B1X8MTR)                                 0.035      1.126 r
  U16528/Y (CLKNAND2X4MTR)                               0.044      1.170 f
  U10906/Y (NAND3X4MTR)                                  0.051      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.052      1.273 f
  U16368/Y (NAND2X4MTR)                                  0.050      1.323 r
  U16360/Y (NAND2X8MTR)                                  0.065      1.388 f
  U20863/Y (OAI2B1X4MTR)                                 0.123      1.511 r
  U23503/Y (BUFX4MTR)                                    0.117      1.628 r
  U26329/Y (OAI22X2MTR)                                  0.051      1.679 f
  U0_BANK_TOP/vACC_2_reg_4__3_/D (DFFRHQX2MTR)           0.000      1.679 f
  data arrival time                                                 1.679

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_4__3_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.679
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.294


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U18746/Y (NAND2X8MTR)                                  0.064      1.522 f
  U25545/Y (INVX6MTR)                                    0.045      1.567 r
  U17365/Y (INVX3MTR)                                    0.036      1.603 f
  U11166/Y (CLKNAND2X4MTR)                               0.040      1.643 r
  U20905/Y (OAI21X2MTR)                                  0.054      1.696 f
  U0_BANK_TOP/vACC_1_reg_5__17_/D (DFFRHQX4MTR)          0.000      1.696 f
  data arrival time                                                 1.696

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_5__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.696
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.294


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U18746/Y (NAND2X8MTR)                                  0.064      1.522 f
  U25545/Y (INVX6MTR)                                    0.045      1.567 r
  U17365/Y (INVX3MTR)                                    0.036      1.603 f
  U11166/Y (CLKNAND2X4MTR)                               0.040      1.643 r
  U20904/Y (OAI21X2MTR)                                  0.054      1.696 f
  U0_BANK_TOP/vACC_2_reg_5__17_/D (DFFRHQX4MTR)          0.000      1.696 f
  data arrival time                                                 1.696

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_5__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.696
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.294


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U17039/Y (INVX8MTR)                                    0.043      0.350 f
  U12158/Y (INVX6MTR)                                    0.044      0.394 r
  U10861/Y (AOI22X1MTR)                                  0.060      0.454 f
  U26089/Y (OAI211X2MTR)                                 0.066      0.520 r
  U10156/Y (NOR2BX2MTR)                                  0.151      0.672 r
  U26167/Y (NOR2X2MTR)                                   0.068      0.739 f
  U26168/Y (NOR2X2MTR)                                   0.100      0.839 r
  U26171/Y (CLKNAND2X2MTR)                               0.063      0.901 f
  U12030/Y (OA21X2MTR)                                   0.172      1.073 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.117 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.169 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.230 r
  U19030/Y (CLKNAND2X4MTR)                               0.048      1.278 f
  U11472/Y (CLKNAND2X4MTR)                               0.051      1.329 r
  U14252/Y (NAND2X12MTR)                                 0.064      1.392 f
  U14244/Y (NOR2X4MTR)                                   0.083      1.475 r
  U17249/Y (INVX2MTR)                                    0.053      1.528 f
  U23372/Y (INVX4MTR)                                    0.053      1.581 r
  U28655/Y (AOI22X2MTR)                                  0.044      1.626 f
  U11458/Y (OAI21X1MTR)                                  0.044      1.669 r
  U0_BANK_TOP/vACC_1_reg_0__12_/D (DFFRHQX2MTR)          0.000      1.669 r
  data arrival time                                                 1.669

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_0__12_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.124      1.376
  data required time                                                1.376
  --------------------------------------------------------------------------
  data required time                                                1.376
  data arrival time                                                -1.669
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.294


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U17039/Y (INVX8MTR)                                    0.043      0.350 f
  U12158/Y (INVX6MTR)                                    0.044      0.394 r
  U10861/Y (AOI22X1MTR)                                  0.060      0.454 f
  U26089/Y (OAI211X2MTR)                                 0.066      0.520 r
  U10156/Y (NOR2BX2MTR)                                  0.151      0.672 r
  U26167/Y (NOR2X2MTR)                                   0.068      0.739 f
  U26168/Y (NOR2X2MTR)                                   0.100      0.839 r
  U26171/Y (CLKNAND2X2MTR)                               0.063      0.901 f
  U12030/Y (OA21X2MTR)                                   0.172      1.073 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.117 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.169 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.230 r
  U19030/Y (CLKNAND2X4MTR)                               0.048      1.278 f
  U11472/Y (CLKNAND2X4MTR)                               0.051      1.329 r
  U14252/Y (NAND2X12MTR)                                 0.064      1.392 f
  U14244/Y (NOR2X4MTR)                                   0.083      1.475 r
  U17249/Y (INVX2MTR)                                    0.053      1.528 f
  U23372/Y (INVX4MTR)                                    0.053      1.581 r
  U28676/Y (AOI22X2MTR)                                  0.044      1.626 f
  U11457/Y (OAI21X1MTR)                                  0.044      1.669 r
  U0_BANK_TOP/vACC_1_reg_0__9_/D (DFFRHQX2MTR)           0.000      1.669 r
  data arrival time                                                 1.669

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_0__9_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.124      1.376
  data required time                                                1.376
  --------------------------------------------------------------------------
  data required time                                                1.376
  data arrival time                                                -1.669
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.294


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U17039/Y (INVX8MTR)                                    0.043      0.350 f
  U12158/Y (INVX6MTR)                                    0.044      0.394 r
  U10861/Y (AOI22X1MTR)                                  0.060      0.454 f
  U26089/Y (OAI211X2MTR)                                 0.066      0.520 r
  U10156/Y (NOR2BX2MTR)                                  0.151      0.672 r
  U26167/Y (NOR2X2MTR)                                   0.068      0.739 f
  U26168/Y (NOR2X2MTR)                                   0.100      0.839 r
  U26171/Y (CLKNAND2X2MTR)                               0.063      0.901 f
  U12030/Y (OA21X2MTR)                                   0.172      1.073 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.117 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.169 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.230 r
  U19030/Y (CLKNAND2X4MTR)                               0.048      1.278 f
  U11472/Y (CLKNAND2X4MTR)                               0.051      1.329 r
  U14252/Y (NAND2X12MTR)                                 0.064      1.392 f
  U14244/Y (NOR2X4MTR)                                   0.083      1.475 r
  U17249/Y (INVX2MTR)                                    0.053      1.528 f
  U23372/Y (INVX4MTR)                                    0.053      1.581 r
  U28690/Y (AOI22X2MTR)                                  0.044      1.626 f
  U11459/Y (OAI21X1MTR)                                  0.044      1.669 r
  U0_BANK_TOP/vACC_1_reg_0__13_/D (DFFRHQX2MTR)          0.000      1.669 r
  data arrival time                                                 1.669

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_0__13_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.124      1.376
  data required time                                                1.376
  --------------------------------------------------------------------------
  data required time                                                1.376
  data arrival time                                                -1.669
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.294


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U17039/Y (INVX8MTR)                                    0.043      0.350 f
  U12158/Y (INVX6MTR)                                    0.044      0.394 r
  U10861/Y (AOI22X1MTR)                                  0.060      0.454 f
  U26089/Y (OAI211X2MTR)                                 0.066      0.520 r
  U10156/Y (NOR2BX2MTR)                                  0.151      0.672 r
  U26167/Y (NOR2X2MTR)                                   0.068      0.739 f
  U26168/Y (NOR2X2MTR)                                   0.100      0.839 r
  U26171/Y (CLKNAND2X2MTR)                               0.063      0.901 f
  U12030/Y (OA21X2MTR)                                   0.172      1.073 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.117 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.169 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.230 r
  U19030/Y (CLKNAND2X4MTR)                               0.048      1.278 f
  U11472/Y (CLKNAND2X4MTR)                               0.051      1.329 r
  U14252/Y (NAND2X12MTR)                                 0.064      1.392 f
  U17492/Y (OR2X4MTR)                                    0.103      1.495 f
  U11428/Y (INVX4MTR)                                    0.041      1.536 r
  U12997/Y (AOI22X1MTR)                                  0.059      1.595 f
  U28687/Y (OAI21X2MTR)                                  0.052      1.647 r
  U0_BANK_TOP/vACC_0_reg_0__8_/D (DFFRHQX1MTR)           0.000      1.647 r
  data arrival time                                                 1.647

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_0__8_/CK (DFFRHQX1MTR)          0.000      1.500 r
  library setup time                                    -0.147      1.353
  data required time                                                1.353
  --------------------------------------------------------------------------
  data required time                                                1.353
  data arrival time                                                -1.647
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.293


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_29_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14647/Y (BUFX4MTR)                                    0.099      0.467 r
  U16020/Y (INVX4MTR)                                    0.053      0.520 f
  U25676/Y (NAND2X2MTR)                                  0.050      0.569 r
  U16690/Y (NAND4X4MTR)                                  0.140      0.710 f
  U17918/Y (NOR2X4MTR)                                   0.092      0.801 r
  U25685/Y (NAND3X4MTR)                                  0.075      0.876 f
  U17846/Y (NOR2X4MTR)                                   0.073      0.949 r
  U25689/Y (NAND2X4MTR)                                  0.059      1.008 f
  U15956/Y (NOR2X4MTR)                                   0.075      1.082 r
  U13729/Y (NAND3X4MTR)                                  0.096      1.178 f
  U17527/Y (NOR2X4MTR)                                   0.095      1.273 r
  U16411/Y (AOI21X2MTR)                                  0.088      1.361 f
  U26532/Y (OAI21X3MTR)                                  0.061      1.423 r
  U11373/Y (NOR2X4MTR)                                   0.038      1.461 f
  U9185/Y (AOI2BB1X2MTR)                                 0.117      1.578 f
  U23118/Y (NOR2X1MTR)                                   0.050      1.628 r
  PIM_result_reg_29_/D (DFFRQX2MTR)                      0.000      1.628 r
  data arrival time                                                 1.628

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_29_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.628
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.293


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_157_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14647/Y (BUFX4MTR)                                    0.099      0.467 r
  U16020/Y (INVX4MTR)                                    0.053      0.520 f
  U25676/Y (NAND2X2MTR)                                  0.050      0.569 r
  U16690/Y (NAND4X4MTR)                                  0.140      0.710 f
  U17918/Y (NOR2X4MTR)                                   0.092      0.801 r
  U25685/Y (NAND3X4MTR)                                  0.075      0.876 f
  U17846/Y (NOR2X4MTR)                                   0.073      0.949 r
  U25689/Y (NAND2X4MTR)                                  0.059      1.008 f
  U15956/Y (NOR2X4MTR)                                   0.075      1.082 r
  U13729/Y (NAND3X4MTR)                                  0.096      1.178 f
  U17527/Y (NOR2X4MTR)                                   0.095      1.273 r
  U16411/Y (AOI21X2MTR)                                  0.088      1.361 f
  U26532/Y (OAI21X3MTR)                                  0.061      1.423 r
  U11373/Y (NOR2X4MTR)                                   0.038      1.461 f
  U9185/Y (AOI2BB1X2MTR)                                 0.117      1.578 f
  U23117/Y (NOR2X1MTR)                                   0.050      1.628 r
  PIM_result_reg_157_/D (DFFRQX2MTR)                     0.000      1.628 r
  data arrival time                                                 1.628

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_157_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.628
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.293


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_285_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14647/Y (BUFX4MTR)                                    0.099      0.467 r
  U16020/Y (INVX4MTR)                                    0.053      0.520 f
  U25676/Y (NAND2X2MTR)                                  0.050      0.569 r
  U16690/Y (NAND4X4MTR)                                  0.140      0.710 f
  U17918/Y (NOR2X4MTR)                                   0.092      0.801 r
  U25685/Y (NAND3X4MTR)                                  0.075      0.876 f
  U17846/Y (NOR2X4MTR)                                   0.073      0.949 r
  U25689/Y (NAND2X4MTR)                                  0.059      1.008 f
  U15956/Y (NOR2X4MTR)                                   0.075      1.082 r
  U13729/Y (NAND3X4MTR)                                  0.096      1.178 f
  U17527/Y (NOR2X4MTR)                                   0.095      1.273 r
  U16411/Y (AOI21X2MTR)                                  0.088      1.361 f
  U26532/Y (OAI21X3MTR)                                  0.061      1.423 r
  U11373/Y (NOR2X4MTR)                                   0.038      1.461 f
  U9185/Y (AOI2BB1X2MTR)                                 0.117      1.578 f
  U23116/Y (NOR2X1MTR)                                   0.050      1.628 r
  PIM_result_reg_285_/D (DFFRQX2MTR)                     0.000      1.628 r
  data arrival time                                                 1.628

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_285_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.628
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.293


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_413_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14647/Y (BUFX4MTR)                                    0.099      0.467 r
  U16020/Y (INVX4MTR)                                    0.053      0.520 f
  U25676/Y (NAND2X2MTR)                                  0.050      0.569 r
  U16690/Y (NAND4X4MTR)                                  0.140      0.710 f
  U17918/Y (NOR2X4MTR)                                   0.092      0.801 r
  U25685/Y (NAND3X4MTR)                                  0.075      0.876 f
  U17846/Y (NOR2X4MTR)                                   0.073      0.949 r
  U25689/Y (NAND2X4MTR)                                  0.059      1.008 f
  U15956/Y (NOR2X4MTR)                                   0.075      1.082 r
  U13729/Y (NAND3X4MTR)                                  0.096      1.178 f
  U17527/Y (NOR2X4MTR)                                   0.095      1.273 r
  U16411/Y (AOI21X2MTR)                                  0.088      1.361 f
  U26532/Y (OAI21X3MTR)                                  0.061      1.423 r
  U11373/Y (NOR2X4MTR)                                   0.038      1.461 f
  U9185/Y (AOI2BB1X2MTR)                                 0.117      1.578 f
  U23115/Y (NOR2X1MTR)                                   0.050      1.628 r
  PIM_result_reg_413_/D (DFFRQX2MTR)                     0.000      1.628 r
  data arrival time                                                 1.628

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_413_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.628
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.293


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.131      0.131 f
  U18675/Y (INVX8MTR)                                    0.046      0.176 r
  U17297/Y (INVX6MTR)                                    0.038      0.214 f
  U23579/Y (NOR2BX8MTR)                                  0.071      0.285 r
  U21152/Y (AOI22X1MTR)                                  0.071      0.356 f
  U25513/Y (NAND4X2MTR)                                  0.079      0.435 r
  U20994/Y (NAND2X1MTR)                                  0.068      0.503 f
  U10262/Y (NAND2X2MTR)                                  0.072      0.575 r
  U14038/Y (INVX3MTR)                                    0.046      0.621 f
  U15881/Y (CLKNAND2X4MTR)                               0.049      0.670 r
  U15053/Y (OAI2B1X4MTR)                                 0.128      0.799 r
  U14599/Y (NAND3BX4MTR)                                 0.072      0.870 f
  U15657/Y (CLKNAND2X4MTR)                               0.061      0.931 r
  U14906/Y (INVX4MTR)                                    0.039      0.970 f
  U13058/Y (OAI21X4MTR)                                  0.074      1.044 r
  U20797/Y (OAI2BB1X4MTR)                                0.111      1.155 r
  U20735/Y (OAI211X8MTR)                                 0.069      1.224 f
  U14266/Y (NAND2X4MTR)                                  0.056      1.280 r
  U16369/Y (NAND2X6MTR)                                  0.061      1.340 f
  U11918/Y (NAND2X12MTR)                                 0.058      1.398 r
  U14809/Y (NOR2X4MTR)                                   0.039      1.437 f
  U14800/Y (BUFX4MTR)                                    0.094      1.531 f
  U29746/Y (AOI22X2MTR)                                  0.064      1.596 r
  U11552/Y (OAI21X1MTR)                                  0.077      1.673 f
  U0_BANK_TOP/vACC_1_reg_7__8_/D (DFFRHQX2MTR)           0.000      1.673 f
  data arrival time                                                 1.673

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_7__8_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.673
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.293


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (CLKNAND2X2MTR)                               0.059      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.043      0.361 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.409 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.503 f
  U18516/Y (AND2X4MTR)                                   0.081      0.584 f
  U15193/Y (CLKNAND2X4MTR)                               0.032      0.615 r
  U16727/Y (INVX3MTR)                                    0.033      0.648 f
  U15100/Y (INVX2MTR)                                    0.029      0.677 r
  U11081/Y (CLKNAND2X2MTR)                               0.047      0.724 f
  U13197/Y (CLKNAND2X2MTR)                               0.046      0.770 r
  U17752/Y (NAND2X3MTR)                                  0.045      0.815 f
  U11628/Y (NAND2X3MTR)                                  0.040      0.854 r
  U11627/Y (NAND2X4MTR)                                  0.057      0.911 f
  U11759/Y (NAND2X4MTR)                                  0.053      0.965 r
  U11864/Y (NAND2X6MTR)                                  0.051      1.016 f
  U16430/Y (AOI21X2MTR)                                  0.080      1.096 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.156 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.213 r
  U11847/Y (NAND2X4MTR)                                  0.056      1.268 f
  U11786/Y (CLKNAND2X8MTR)                               0.043      1.311 r
  U11777/Y (NAND2X12MTR)                                 0.055      1.366 f
  U15749/Y (INVX8MTR)                                    0.049      1.415 r
  U26993/Y (CLKNAND2X4MTR)                               0.048      1.463 f
  U14777/Y (INVX2MTR)                                    0.051      1.515 r
  U18724/Y (INVX4MTR)                                    0.045      1.560 f
  U29104/Y (OAI222X2MTR)                                 0.069      1.629 r
  U0_BANK_TOP/vACC_1_reg_2__13_/D (DFFRHQX1MTR)          0.000      1.629 r
  data arrival time                                                 1.629

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_2__13_/CK (DFFRHQX1MTR)         0.000      1.500 r
  library setup time                                    -0.164      1.336
  data required time                                                1.336
  --------------------------------------------------------------------------
  data required time                                                1.336
  data arrival time                                                -1.629
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.292


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_74_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14669/Y (BUFX8MTR)                                    0.073      0.440 r
  U14641/Y (BUFX10MTR)                                   0.072      0.513 r
  U17100/Y (INVX2MTR)                                    0.066      0.579 f
  U18215/Y (CLKNAND2X2MTR)                               0.059      0.638 r
  U25449/Y (NAND4X4MTR)                                  0.112      0.750 f
  U11007/Y (NOR2X4MTR)                                   0.092      0.842 r
  U16602/Y (NAND2X4MTR)                                  0.057      0.899 f
  U11793/Y (NOR2X4MTR)                                   0.060      0.959 r
  U16554/Y (NAND2X4MTR)                                  0.059      1.019 f
  U16516/Y (INVX6MTR)                                    0.047      1.066 r
  U15902/Y (NAND2X6MTR)                                  0.048      1.115 f
  U15887/Y (NOR2X8MTR)                                   0.061      1.175 r
  U15144/Y (NAND2X8MTR)                                  0.048      1.223 f
  U13026/Y (NOR2X4MTR)                                   0.063      1.287 r
  U24948/Y (NAND2X3MTR)                                  0.053      1.340 f
  U15432/Y (NAND3X2MTR)                                  0.053      1.393 r
  U11677/Y (NOR2X4MTR)                                   0.053      1.447 f
  U11471/Y (NAND2X1MTR)                                  0.043      1.489 r
  U18776/Y (MXI2X2MTR)                                   0.074      1.563 f
  U22986/Y (NOR2X1MTR)                                   0.061      1.624 r
  PIM_result_reg_74_/D (DFFRQX2MTR)                      0.000      1.624 r
  data arrival time                                                 1.624

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_74_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.168      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.624
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.292


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_202_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14669/Y (BUFX8MTR)                                    0.073      0.440 r
  U14641/Y (BUFX10MTR)                                   0.072      0.513 r
  U17100/Y (INVX2MTR)                                    0.066      0.579 f
  U18215/Y (CLKNAND2X2MTR)                               0.059      0.638 r
  U25449/Y (NAND4X4MTR)                                  0.112      0.750 f
  U11007/Y (NOR2X4MTR)                                   0.092      0.842 r
  U16602/Y (NAND2X4MTR)                                  0.057      0.899 f
  U11793/Y (NOR2X4MTR)                                   0.060      0.959 r
  U16554/Y (NAND2X4MTR)                                  0.059      1.019 f
  U16516/Y (INVX6MTR)                                    0.047      1.066 r
  U15902/Y (NAND2X6MTR)                                  0.048      1.115 f
  U15887/Y (NOR2X8MTR)                                   0.061      1.175 r
  U15144/Y (NAND2X8MTR)                                  0.048      1.223 f
  U13026/Y (NOR2X4MTR)                                   0.063      1.287 r
  U24948/Y (NAND2X3MTR)                                  0.053      1.340 f
  U15432/Y (NAND3X2MTR)                                  0.053      1.393 r
  U11677/Y (NOR2X4MTR)                                   0.053      1.447 f
  U11471/Y (NAND2X1MTR)                                  0.043      1.489 r
  U18776/Y (MXI2X2MTR)                                   0.074      1.563 f
  U22985/Y (NOR2X1MTR)                                   0.061      1.624 r
  PIM_result_reg_202_/D (DFFRQX2MTR)                     0.000      1.624 r
  data arrival time                                                 1.624

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_202_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.168      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.624
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.292


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_330_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14669/Y (BUFX8MTR)                                    0.073      0.440 r
  U14641/Y (BUFX10MTR)                                   0.072      0.513 r
  U17100/Y (INVX2MTR)                                    0.066      0.579 f
  U18215/Y (CLKNAND2X2MTR)                               0.059      0.638 r
  U25449/Y (NAND4X4MTR)                                  0.112      0.750 f
  U11007/Y (NOR2X4MTR)                                   0.092      0.842 r
  U16602/Y (NAND2X4MTR)                                  0.057      0.899 f
  U11793/Y (NOR2X4MTR)                                   0.060      0.959 r
  U16554/Y (NAND2X4MTR)                                  0.059      1.019 f
  U16516/Y (INVX6MTR)                                    0.047      1.066 r
  U15902/Y (NAND2X6MTR)                                  0.048      1.115 f
  U15887/Y (NOR2X8MTR)                                   0.061      1.175 r
  U15144/Y (NAND2X8MTR)                                  0.048      1.223 f
  U13026/Y (NOR2X4MTR)                                   0.063      1.287 r
  U24948/Y (NAND2X3MTR)                                  0.053      1.340 f
  U15432/Y (NAND3X2MTR)                                  0.053      1.393 r
  U11677/Y (NOR2X4MTR)                                   0.053      1.447 f
  U11471/Y (NAND2X1MTR)                                  0.043      1.489 r
  U18776/Y (MXI2X2MTR)                                   0.074      1.563 f
  U22984/Y (NOR2X1MTR)                                   0.061      1.624 r
  PIM_result_reg_330_/D (DFFRQX2MTR)                     0.000      1.624 r
  data arrival time                                                 1.624

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_330_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.168      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.624
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.292


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_458_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14669/Y (BUFX8MTR)                                    0.073      0.440 r
  U14641/Y (BUFX10MTR)                                   0.072      0.513 r
  U17100/Y (INVX2MTR)                                    0.066      0.579 f
  U18215/Y (CLKNAND2X2MTR)                               0.059      0.638 r
  U25449/Y (NAND4X4MTR)                                  0.112      0.750 f
  U11007/Y (NOR2X4MTR)                                   0.092      0.842 r
  U16602/Y (NAND2X4MTR)                                  0.057      0.899 f
  U11793/Y (NOR2X4MTR)                                   0.060      0.959 r
  U16554/Y (NAND2X4MTR)                                  0.059      1.019 f
  U16516/Y (INVX6MTR)                                    0.047      1.066 r
  U15902/Y (NAND2X6MTR)                                  0.048      1.115 f
  U15887/Y (NOR2X8MTR)                                   0.061      1.175 r
  U15144/Y (NAND2X8MTR)                                  0.048      1.223 f
  U13026/Y (NOR2X4MTR)                                   0.063      1.287 r
  U24948/Y (NAND2X3MTR)                                  0.053      1.340 f
  U15432/Y (NAND3X2MTR)                                  0.053      1.393 r
  U11677/Y (NOR2X4MTR)                                   0.053      1.447 f
  U11471/Y (NAND2X1MTR)                                  0.043      1.489 r
  U18776/Y (MXI2X2MTR)                                   0.074      1.563 f
  U22983/Y (NOR2X1MTR)                                   0.061      1.624 r
  PIM_result_reg_458_/D (DFFRQX2MTR)                     0.000      1.624 r
  data arrival time                                                 1.624

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_458_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.168      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.624
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.292


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_315_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.037      0.159 f
  U15121/Y (NOR2X8MTR)                                   0.045      0.203 r
  U25213/Y (CLKNAND2X2MTR)                               0.076      0.279 f
  U11558/Y (OAI2BB1X4MTR)                                0.117      0.395 f
  U14669/Y (BUFX8MTR)                                    0.079      0.474 f
  U14641/Y (BUFX10MTR)                                   0.073      0.547 f
  U10210/Y (INVX4MTR)                                    0.050      0.598 r
  U12712/Y (NAND2X1MTR)                                  0.063      0.660 f
  U25392/Y (CLKNAND2X2MTR)                               0.052      0.713 r
  U25395/Y (NOR2X4MTR)                                   0.038      0.750 f
  U25401/Y (NAND3X4MTR)                                  0.043      0.794 r
  U16702/Y (INVX4MTR)                                    0.030      0.824 f
  U17682/Y (NAND2X4MTR)                                  0.036      0.861 r
  U16007/Y (NOR2X6MTR)                                   0.034      0.895 f
  U15944/Y (NAND2X4MTR)                                  0.044      0.939 r
  U25026/Y (NOR2X8MTR)                                   0.032      0.971 f
  U17471/Y (NAND2X6MTR)                                  0.042      1.013 r
  U17435/Y (NOR2X8MTR)                                   0.034      1.047 f
  U23832/Y (NAND2X3MTR)                                  0.053      1.100 r
  U10902/Y (NAND4X1MTR)                                  0.182      1.282 f
  U11839/Y (NOR2X3MTR)                                   0.161      1.443 r
  U10728/Y (MXI2X2MTR)                                   0.082      1.526 f
  U18779/Y (AOI21X2MTR)                                  0.110      1.636 r
  U22562/Y (NOR2X1MTR)                                   0.056      1.691 f
  PIM_result_reg_315_/D (DFFRHQX4MTR)                    0.000      1.691 f
  data arrival time                                                 1.691

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_315_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.100      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.691
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.292


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_443_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.037      0.159 f
  U15121/Y (NOR2X8MTR)                                   0.045      0.203 r
  U25213/Y (CLKNAND2X2MTR)                               0.076      0.279 f
  U11558/Y (OAI2BB1X4MTR)                                0.117      0.395 f
  U14669/Y (BUFX8MTR)                                    0.079      0.474 f
  U14641/Y (BUFX10MTR)                                   0.073      0.547 f
  U10210/Y (INVX4MTR)                                    0.050      0.598 r
  U12712/Y (NAND2X1MTR)                                  0.063      0.660 f
  U25392/Y (CLKNAND2X2MTR)                               0.052      0.713 r
  U25395/Y (NOR2X4MTR)                                   0.038      0.750 f
  U25401/Y (NAND3X4MTR)                                  0.043      0.794 r
  U16702/Y (INVX4MTR)                                    0.030      0.824 f
  U17682/Y (NAND2X4MTR)                                  0.036      0.861 r
  U16007/Y (NOR2X6MTR)                                   0.034      0.895 f
  U15944/Y (NAND2X4MTR)                                  0.044      0.939 r
  U25026/Y (NOR2X8MTR)                                   0.032      0.971 f
  U17471/Y (NAND2X6MTR)                                  0.042      1.013 r
  U17435/Y (NOR2X8MTR)                                   0.034      1.047 f
  U23832/Y (NAND2X3MTR)                                  0.053      1.100 r
  U10902/Y (NAND4X1MTR)                                  0.182      1.282 f
  U11839/Y (NOR2X3MTR)                                   0.161      1.443 r
  U10728/Y (MXI2X2MTR)                                   0.082      1.526 f
  U18779/Y (AOI21X2MTR)                                  0.110      1.636 r
  U23027/Y (NOR2X1MTR)                                   0.056      1.691 f
  PIM_result_reg_443_/D (DFFRHQX4MTR)                    0.000      1.691 f
  data arrival time                                                 1.691

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_443_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.100      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.691
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.292


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_187_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.037      0.159 f
  U15121/Y (NOR2X8MTR)                                   0.045      0.203 r
  U25213/Y (CLKNAND2X2MTR)                               0.076      0.279 f
  U11558/Y (OAI2BB1X4MTR)                                0.117      0.395 f
  U14669/Y (BUFX8MTR)                                    0.079      0.474 f
  U14641/Y (BUFX10MTR)                                   0.073      0.547 f
  U10210/Y (INVX4MTR)                                    0.050      0.598 r
  U12712/Y (NAND2X1MTR)                                  0.063      0.660 f
  U25392/Y (CLKNAND2X2MTR)                               0.052      0.713 r
  U25395/Y (NOR2X4MTR)                                   0.038      0.750 f
  U25401/Y (NAND3X4MTR)                                  0.043      0.794 r
  U16702/Y (INVX4MTR)                                    0.030      0.824 f
  U17682/Y (NAND2X4MTR)                                  0.036      0.861 r
  U16007/Y (NOR2X6MTR)                                   0.034      0.895 f
  U15944/Y (NAND2X4MTR)                                  0.044      0.939 r
  U25026/Y (NOR2X8MTR)                                   0.032      0.971 f
  U17471/Y (NAND2X6MTR)                                  0.042      1.013 r
  U17435/Y (NOR2X8MTR)                                   0.034      1.047 f
  U23832/Y (NAND2X3MTR)                                  0.053      1.100 r
  U10902/Y (NAND4X1MTR)                                  0.182      1.282 f
  U11839/Y (NOR2X3MTR)                                   0.161      1.443 r
  U10728/Y (MXI2X2MTR)                                   0.082      1.526 f
  U18779/Y (AOI21X2MTR)                                  0.110      1.636 r
  U23028/Y (NOR2X1MTR)                                   0.056      1.691 f
  PIM_result_reg_187_/D (DFFRHQX4MTR)                    0.000      1.691 f
  data arrival time                                                 1.691

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_187_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.100      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.691
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.292


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_59_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.037      0.159 f
  U15121/Y (NOR2X8MTR)                                   0.045      0.203 r
  U25213/Y (CLKNAND2X2MTR)                               0.076      0.279 f
  U11558/Y (OAI2BB1X4MTR)                                0.117      0.395 f
  U14669/Y (BUFX8MTR)                                    0.079      0.474 f
  U14641/Y (BUFX10MTR)                                   0.073      0.547 f
  U10210/Y (INVX4MTR)                                    0.050      0.598 r
  U12712/Y (NAND2X1MTR)                                  0.063      0.660 f
  U25392/Y (CLKNAND2X2MTR)                               0.052      0.713 r
  U25395/Y (NOR2X4MTR)                                   0.038      0.750 f
  U25401/Y (NAND3X4MTR)                                  0.043      0.794 r
  U16702/Y (INVX4MTR)                                    0.030      0.824 f
  U17682/Y (NAND2X4MTR)                                  0.036      0.861 r
  U16007/Y (NOR2X6MTR)                                   0.034      0.895 f
  U15944/Y (NAND2X4MTR)                                  0.044      0.939 r
  U25026/Y (NOR2X8MTR)                                   0.032      0.971 f
  U17471/Y (NAND2X6MTR)                                  0.042      1.013 r
  U17435/Y (NOR2X8MTR)                                   0.034      1.047 f
  U23832/Y (NAND2X3MTR)                                  0.053      1.100 r
  U10902/Y (NAND4X1MTR)                                  0.182      1.282 f
  U11839/Y (NOR2X3MTR)                                   0.161      1.443 r
  U10728/Y (MXI2X2MTR)                                   0.082      1.526 f
  U18779/Y (AOI21X2MTR)                                  0.110      1.636 r
  U23029/Y (NOR2X1MTR)                                   0.056      1.691 f
  PIM_result_reg_59_/D (DFFRHQX4MTR)                     0.000      1.691 f
  data arrival time                                                 1.691

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_59_/CK (DFFRHQX4MTR)                    0.000      1.500 r
  library setup time                                    -0.100      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.691
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.292


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX4MTR)
                                                         0.141      0.141 f
  U14757/Y (INVX6MTR)                                    0.051      0.191 r
  U12922/Y (NAND3X4MTR)                                  0.105      0.296 f
  U18597/Y (INVX4MTR)                                    0.061      0.357 r
  U10244/Y (BUFX2MTR)                                    0.185      0.543 r
  U12765/Y (NOR2BX4MTR)                                  0.071      0.614 f
  U12706/Y (NOR2X2MTR)                                   0.122      0.736 r
  U24031/Y (OAI21X4MTR)                                  0.093      0.828 f
  U13272/Y (AOI21X4MTR)                                  0.100      0.929 r
  U12030/Y (OA21X2MTR)                                   0.122      1.050 r
  U11848/Y (OAI2BB1X2MTR)                                0.045      1.096 f
  U14914/Y (NAND2X2MTR)                                  0.046      1.142 r
  U17659/Y (NAND3X4MTR)                                  0.083      1.225 f
  U19030/Y (CLKNAND2X4MTR)                               0.051      1.275 r
  U11472/Y (CLKNAND2X4MTR)                               0.059      1.335 f
  U14252/Y (NAND2X12MTR)                                 0.067      1.402 r
  U26663/Y (OAI2B1X8MTR)                                 0.060      1.462 f
  U15419/Y (BUFX4MTR)                                    0.096      1.558 f
  U11444/Y (OAI22X1MTR)                                  0.051      1.609 r
  U0_BANK_TOP/vACC_3_reg_0__6_/D (DFFRQX4MTR)            0.000      1.609 r
  data arrival time                                                 1.609

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_0__6_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.183      1.317
  data required time                                                1.317
  --------------------------------------------------------------------------
  data required time                                                1.317
  data arrival time                                                -1.609
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.291


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14647/Y (BUFX4MTR)                                    0.099      0.467 r
  U16020/Y (INVX4MTR)                                    0.053      0.520 f
  U25676/Y (NAND2X2MTR)                                  0.050      0.569 r
  U16690/Y (NAND4X4MTR)                                  0.140      0.710 f
  U17918/Y (NOR2X4MTR)                                   0.092      0.801 r
  U25685/Y (NAND3X4MTR)                                  0.075      0.876 f
  U17846/Y (NOR2X4MTR)                                   0.073      0.949 r
  U25689/Y (NAND2X4MTR)                                  0.059      1.008 f
  U15956/Y (NOR2X4MTR)                                   0.075      1.082 r
  U11620/Y (NAND3X2MTR)                                  0.113      1.195 f
  U19108/Y (INVX2MTR)                                    0.091      1.287 r
  U22334/Y (NAND2X1MTR)                                  0.072      1.359 f
  U15491/Y (OAI211X2MTR)                                 0.054      1.413 r
  U11643/Y (AOI21X1MTR)                                  0.054      1.467 f
  U20948/Y (NAND4X2MTR)                                  0.076      1.543 r
  U23142/Y (AND2X1MTR)                                   0.088      1.630 r
  PIM_result_reg_20_/D (DFFRQX2MTR)                      0.000      1.630 r
  data arrival time                                                 1.630

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_20_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.630
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.291


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_148_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14647/Y (BUFX4MTR)                                    0.099      0.467 r
  U16020/Y (INVX4MTR)                                    0.053      0.520 f
  U25676/Y (NAND2X2MTR)                                  0.050      0.569 r
  U16690/Y (NAND4X4MTR)                                  0.140      0.710 f
  U17918/Y (NOR2X4MTR)                                   0.092      0.801 r
  U25685/Y (NAND3X4MTR)                                  0.075      0.876 f
  U17846/Y (NOR2X4MTR)                                   0.073      0.949 r
  U25689/Y (NAND2X4MTR)                                  0.059      1.008 f
  U15956/Y (NOR2X4MTR)                                   0.075      1.082 r
  U11620/Y (NAND3X2MTR)                                  0.113      1.195 f
  U19108/Y (INVX2MTR)                                    0.091      1.287 r
  U22334/Y (NAND2X1MTR)                                  0.072      1.359 f
  U15491/Y (OAI211X2MTR)                                 0.054      1.413 r
  U11643/Y (AOI21X1MTR)                                  0.054      1.467 f
  U20948/Y (NAND4X2MTR)                                  0.076      1.543 r
  U23141/Y (AND2X1MTR)                                   0.088      1.630 r
  PIM_result_reg_148_/D (DFFRQX2MTR)                     0.000      1.630 r
  data arrival time                                                 1.630

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_148_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.630
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.291


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U13522/Y (INVX2MTR)                                    0.064      0.560 r
  U18466/Y (NOR2X4MTR)                                   0.039      0.599 f
  U9991/Y (NOR2X2MTR)                                    0.111      0.710 r
  U12545/Y (OAI2B1X4MTR)                                 0.169      0.879 r
  U17934/Y (AOI21X4MTR)                                  0.082      0.961 f
  U17841/Y (OAI21X2MTR)                                  0.090      1.051 r
  U20545/Y (NOR2BX1MTR)                                  0.051      1.102 f
  U10679/Y (OAI2BB1X2MTR)                                0.047      1.150 r
  U9439/Y (NAND3X4MTR)                                   0.076      1.225 f
  U9343/Y (CLKNAND2X4MTR)                                0.053      1.279 r
  U17558/Y (NAND2X6MTR)                                  0.055      1.334 f
  U17522/Y (AO21X4MTR)                                   0.138      1.472 f
  U18900/Y (INVX4MTR)                                    0.054      1.526 r
  U10945/Y (NAND2X2MTR)                                  0.045      1.572 f
  U29330/Y (OAI211X2MTR)                                 0.038      1.609 r
  U0_BANK_TOP/vACC_2_reg_3__21_/D (DFFRQX4MTR)           0.000      1.609 r
  data arrival time                                                 1.609

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_3__21_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.182      1.318
  data required time                                                1.318
  --------------------------------------------------------------------------
  data required time                                                1.318
  data arrival time                                                -1.609
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.291


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_276_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14647/Y (BUFX4MTR)                                    0.099      0.467 r
  U16020/Y (INVX4MTR)                                    0.053      0.520 f
  U25676/Y (NAND2X2MTR)                                  0.050      0.569 r
  U16690/Y (NAND4X4MTR)                                  0.140      0.710 f
  U17918/Y (NOR2X4MTR)                                   0.092      0.801 r
  U25685/Y (NAND3X4MTR)                                  0.075      0.876 f
  U17846/Y (NOR2X4MTR)                                   0.073      0.949 r
  U25689/Y (NAND2X4MTR)                                  0.059      1.008 f
  U15956/Y (NOR2X4MTR)                                   0.075      1.082 r
  U11620/Y (NAND3X2MTR)                                  0.113      1.195 f
  U19108/Y (INVX2MTR)                                    0.091      1.287 r
  U22334/Y (NAND2X1MTR)                                  0.072      1.359 f
  U15491/Y (OAI211X2MTR)                                 0.054      1.413 r
  U11643/Y (AOI21X1MTR)                                  0.054      1.467 f
  U20948/Y (NAND4X2MTR)                                  0.076      1.543 r
  U23140/Y (AND2X1MTR)                                   0.088      1.630 r
  PIM_result_reg_276_/D (DFFRQX2MTR)                     0.000      1.630 r
  data arrival time                                                 1.630

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_276_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.630
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.291


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_404_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14647/Y (BUFX4MTR)                                    0.099      0.467 r
  U16020/Y (INVX4MTR)                                    0.053      0.520 f
  U25676/Y (NAND2X2MTR)                                  0.050      0.569 r
  U16690/Y (NAND4X4MTR)                                  0.140      0.710 f
  U17918/Y (NOR2X4MTR)                                   0.092      0.801 r
  U25685/Y (NAND3X4MTR)                                  0.075      0.876 f
  U17846/Y (NOR2X4MTR)                                   0.073      0.949 r
  U25689/Y (NAND2X4MTR)                                  0.059      1.008 f
  U15956/Y (NOR2X4MTR)                                   0.075      1.082 r
  U11620/Y (NAND3X2MTR)                                  0.113      1.195 f
  U19108/Y (INVX2MTR)                                    0.091      1.287 r
  U22334/Y (NAND2X1MTR)                                  0.072      1.359 f
  U15491/Y (OAI211X2MTR)                                 0.054      1.413 r
  U11643/Y (AOI21X1MTR)                                  0.054      1.467 f
  U20948/Y (NAND4X2MTR)                                  0.076      1.543 r
  U23139/Y (AND2X1MTR)                                   0.088      1.630 r
  PIM_result_reg_404_/D (DFFRQX2MTR)                     0.000      1.630 r
  data arrival time                                                 1.630

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_404_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.630
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.291


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX4MTR)
                                                         0.141      0.141 f
  U14757/Y (INVX6MTR)                                    0.051      0.191 r
  U12922/Y (NAND3X4MTR)                                  0.105      0.296 f
  U18597/Y (INVX4MTR)                                    0.061      0.357 r
  U10244/Y (BUFX2MTR)                                    0.185      0.543 r
  U12765/Y (NOR2BX4MTR)                                  0.071      0.614 f
  U12706/Y (NOR2X2MTR)                                   0.122      0.736 r
  U24031/Y (OAI21X4MTR)                                  0.093      0.828 f
  U13272/Y (AOI21X4MTR)                                  0.100      0.929 r
  U12030/Y (OA21X2MTR)                                   0.122      1.050 r
  U11848/Y (OAI2BB1X2MTR)                                0.045      1.096 f
  U14914/Y (NAND2X2MTR)                                  0.046      1.142 r
  U17659/Y (NAND3X4MTR)                                  0.083      1.225 f
  U19030/Y (CLKNAND2X4MTR)                               0.051      1.275 r
  U11472/Y (CLKNAND2X4MTR)                               0.059      1.335 f
  U14252/Y (NAND2X12MTR)                                 0.067      1.402 r
  U17492/Y (OR2X4MTR)                                    0.094      1.495 r
  U17451/Y (INVX4MTR)                                    0.037      1.532 f
  U22666/Y (AOI22X1MTR)                                  0.055      1.587 r
  U11477/Y (OAI21X1MTR)                                  0.075      1.662 f
  U0_BANK_TOP/vACC_0_reg_0__10_/D (DFFRHQX1MTR)          0.000      1.662 f
  data arrival time                                                 1.662

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_0__10_/CK (DFFRHQX1MTR)         0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.662
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.291


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U17039/Y (INVX8MTR)                                    0.047      0.314 r
  U15261/Y (INVX4MTR)                                    0.043      0.357 f
  U25809/Y (AOI22X2MTR)                                  0.066      0.423 r
  U17140/Y (NOR2BX4MTR)                                  0.108      0.530 r
  U11384/Y (NOR2X4MTR)                                   0.034      0.564 f
  U11382/Y (INVX4MTR)                                    0.036      0.601 r
  U24246/Y (CLKNAND2X4MTR)                               0.053      0.653 f
  U25099/Y (NOR2X3MTR)                                   0.066      0.719 r
  U10234/Y (INVX2MTR)                                    0.041      0.760 f
  U14988/Y (NAND2BX2MTR)                                 0.044      0.804 r
  U17719/Y (INVX2MTR)                                    0.034      0.838 f
  U12005/Y (NAND2X2MTR)                                  0.032      0.870 r
  U11175/Y (INVX2MTR)                                    0.038      0.908 f
  U11178/Y (NAND2X4MTR)                                  0.040      0.948 r
  U16442/Y (NAND2X6MTR)                                  0.049      0.997 f
  U9609/Y (OAI2BB1X2MTR)                                 0.102      1.098 f
  U9575/Y (NAND2X4MTR)                                   0.038      1.137 r
  U9507/Y (NAND3X4MTR)                                   0.071      1.208 f
  U9480/Y (INVX2MTR)                                     0.072      1.280 r
  U15434/Y (NOR2X8MTR)                                   0.035      1.315 f
  U15376/Y (BUFX4MTR)                                    0.101      1.416 f
  U9194/Y (NAND2BX4MTR)                                  0.108      1.523 f
  U22721/Y (OAI22X1MTR)                                  0.087      1.610 r
  U0_BANK_TOP/vACC_1_reg_6__15_/D (DFFRQX4MTR)           0.000      1.610 r
  data arrival time                                                 1.610

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_6__15_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.181      1.319
  data required time                                                1.319
  --------------------------------------------------------------------------
  data required time                                                1.319
  data arrival time                                                -1.610
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.291


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX4MTR)
                                                         0.141      0.141 f
  U14757/Y (INVX6MTR)                                    0.051      0.191 r
  U12922/Y (NAND3X4MTR)                                  0.105      0.296 f
  U18597/Y (INVX4MTR)                                    0.061      0.357 r
  U10244/Y (BUFX2MTR)                                    0.185      0.543 r
  U12765/Y (NOR2BX4MTR)                                  0.071      0.614 f
  U12706/Y (NOR2X2MTR)                                   0.122      0.736 r
  U24031/Y (OAI21X4MTR)                                  0.093      0.828 f
  U13272/Y (AOI21X4MTR)                                  0.100      0.929 r
  U12030/Y (OA21X2MTR)                                   0.122      1.050 r
  U11848/Y (OAI2BB1X2MTR)                                0.045      1.096 f
  U14914/Y (NAND2X2MTR)                                  0.046      1.142 r
  U17659/Y (NAND3X4MTR)                                  0.083      1.225 f
  U19030/Y (CLKNAND2X4MTR)                               0.051      1.275 r
  U11472/Y (CLKNAND2X4MTR)                               0.059      1.335 f
  U14252/Y (NAND2X12MTR)                                 0.067      1.402 r
  U17492/Y (OR2X4MTR)                                    0.094      1.495 r
  U17451/Y (INVX4MTR)                                    0.037      1.532 f
  U22703/Y (AOI22X1MTR)                                  0.055      1.587 r
  U11476/Y (OAI21X1MTR)                                  0.075      1.662 f
  U0_BANK_TOP/vACC_0_reg_0__11_/D (DFFRHQX1MTR)          0.000      1.662 f
  data arrival time                                                 1.662

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_0__11_/CK (DFFRHQX1MTR)         0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.662
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.291


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13378/Y (INVX16MTR)                                   0.040      0.190 f
  U13354/Y (CLKNAND2X16MTR)                              0.044      0.234 r
  U10651/Y (BUFX20MTR)                                   0.076      0.310 r
  U12782/Y (INVX18MTR)                                   0.034      0.344 f
  U10454/Y (AOI22X4MTR)                                  0.074      0.418 r
  U24053/Y (AOI2B1X4MTR)                                 0.126      0.543 r
  U18260/Y (NAND3X4MTR)                                  0.065      0.609 f
  U15915/Y (NOR2X4MTR)                                   0.078      0.686 r
  U15858/Y (NAND3X4MTR)                                  0.071      0.757 f
  U12499/Y (CLKNAND2X8MTR)                               0.064      0.821 r
  U10000/Y (NAND2X6MTR)                                  0.055      0.876 f
  U21059/Y (NOR4X4MTR)                                   0.121      0.997 r
  U17747/Y (NAND3X4MTR)                                  0.071      1.068 f
  U29537/Y (CLKNAND2X4MTR)                               0.063      1.130 r
  U9558/Y (BUFX4MTR)                                     0.121      1.251 r
  U13027/Y (NOR2X4MTR)                                   0.054      1.305 f
  U12066/Y (NAND2X4MTR)                                  0.047      1.352 r
  U11341/Y (CLKNAND2X4MTR)                               0.048      1.401 f
  U11365/Y (CLKNAND2X8MTR)                               0.048      1.449 r
  U14778/Y (NAND2X8MTR)                                  0.046      1.495 f
  U9241/Y (OAI21X4MTR)                                   0.043      1.538 r
  U29533/Y (NAND3X2MTR)                                  0.069      1.606 f
  U22846/Y (NOR2X1MTR)                                   0.062      1.668 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/D (DFFRHQX2MTR)
                                                         0.000      1.668 r
  data arrival time                                                 1.668

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX2MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.123      1.377
  data required time                                                1.377
  --------------------------------------------------------------------------
  data required time                                                1.377
  data arrival time                                                -1.668
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.291


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_412_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U15113/Y (MXI2X8MTR)                                   0.067      0.368 f
  U17155/Y (INVX12MTR)                                   0.043      0.412 r
  U14629/Y (BUFX6MTR)                                    0.080      0.492 r
  U10004/Y (INVX2MTR)                                    0.071      0.563 f
  U14028/Y (CLKNAND2X2MTR)                               0.048      0.611 r
  U25684/Y (NAND2X2MTR)                                  0.052      0.663 f
  U18039/Y (NOR2X4MTR)                                   0.088      0.751 r
  U13837/Y (INVX1MTR)                                    0.062      0.813 f
  U23637/Y (NOR2BX4MTR)                                  0.083      0.896 f
  U11364/Y (NOR2X1MTR)                                   0.070      0.966 r
  U25710/Y (NAND3X2MTR)                                  0.088      1.054 f
  U13063/Y (NOR2X1MTR)                                   0.083      1.136 r
  U26345/Y (NAND4X2MTR)                                  0.081      1.217 f
  U16411/Y (AOI21X2MTR)                                  0.121      1.338 r
  U26532/Y (OAI21X3MTR)                                  0.077      1.415 f
  U26534/Y (OAI22X2MTR)                                  0.071      1.486 r
  U26535/Y (OAI21X2MTR)                                  0.080      1.566 f
  U14225/Y (NOR2BX1MTR)                                  0.111      1.677 f
  PIM_result_reg_412_/D (DFFRHQX2MTR)                    0.000      1.677 f
  data arrival time                                                 1.677

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_412_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.114      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.677
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.290


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_28_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U15113/Y (MXI2X8MTR)                                   0.067      0.368 f
  U17155/Y (INVX12MTR)                                   0.043      0.412 r
  U14629/Y (BUFX6MTR)                                    0.080      0.492 r
  U10004/Y (INVX2MTR)                                    0.071      0.563 f
  U14028/Y (CLKNAND2X2MTR)                               0.048      0.611 r
  U25684/Y (NAND2X2MTR)                                  0.052      0.663 f
  U18039/Y (NOR2X4MTR)                                   0.088      0.751 r
  U13837/Y (INVX1MTR)                                    0.062      0.813 f
  U23637/Y (NOR2BX4MTR)                                  0.083      0.896 f
  U11364/Y (NOR2X1MTR)                                   0.070      0.966 r
  U25710/Y (NAND3X2MTR)                                  0.088      1.054 f
  U13063/Y (NOR2X1MTR)                                   0.083      1.136 r
  U26345/Y (NAND4X2MTR)                                  0.081      1.217 f
  U16411/Y (AOI21X2MTR)                                  0.121      1.338 r
  U26532/Y (OAI21X3MTR)                                  0.077      1.415 f
  U26534/Y (OAI22X2MTR)                                  0.071      1.486 r
  U26535/Y (OAI21X2MTR)                                  0.080      1.566 f
  U14228/Y (NOR2BX1MTR)                                  0.111      1.677 f
  PIM_result_reg_28_/D (DFFRHQX2MTR)                     0.000      1.677 f
  data arrival time                                                 1.677

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_28_/CK (DFFRHQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.114      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.677
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.290


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_156_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U15113/Y (MXI2X8MTR)                                   0.067      0.368 f
  U17155/Y (INVX12MTR)                                   0.043      0.412 r
  U14629/Y (BUFX6MTR)                                    0.080      0.492 r
  U10004/Y (INVX2MTR)                                    0.071      0.563 f
  U14028/Y (CLKNAND2X2MTR)                               0.048      0.611 r
  U25684/Y (NAND2X2MTR)                                  0.052      0.663 f
  U18039/Y (NOR2X4MTR)                                   0.088      0.751 r
  U13837/Y (INVX1MTR)                                    0.062      0.813 f
  U23637/Y (NOR2BX4MTR)                                  0.083      0.896 f
  U11364/Y (NOR2X1MTR)                                   0.070      0.966 r
  U25710/Y (NAND3X2MTR)                                  0.088      1.054 f
  U13063/Y (NOR2X1MTR)                                   0.083      1.136 r
  U26345/Y (NAND4X2MTR)                                  0.081      1.217 f
  U16411/Y (AOI21X2MTR)                                  0.121      1.338 r
  U26532/Y (OAI21X3MTR)                                  0.077      1.415 f
  U26534/Y (OAI22X2MTR)                                  0.071      1.486 r
  U26535/Y (OAI21X2MTR)                                  0.080      1.566 f
  U14227/Y (NOR2BX1MTR)                                  0.111      1.677 f
  PIM_result_reg_156_/D (DFFRHQX2MTR)                    0.000      1.677 f
  data arrival time                                                 1.677

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_156_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.114      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.677
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.290


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_284_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U15113/Y (MXI2X8MTR)                                   0.067      0.368 f
  U17155/Y (INVX12MTR)                                   0.043      0.412 r
  U14629/Y (BUFX6MTR)                                    0.080      0.492 r
  U10004/Y (INVX2MTR)                                    0.071      0.563 f
  U14028/Y (CLKNAND2X2MTR)                               0.048      0.611 r
  U25684/Y (NAND2X2MTR)                                  0.052      0.663 f
  U18039/Y (NOR2X4MTR)                                   0.088      0.751 r
  U13837/Y (INVX1MTR)                                    0.062      0.813 f
  U23637/Y (NOR2BX4MTR)                                  0.083      0.896 f
  U11364/Y (NOR2X1MTR)                                   0.070      0.966 r
  U25710/Y (NAND3X2MTR)                                  0.088      1.054 f
  U13063/Y (NOR2X1MTR)                                   0.083      1.136 r
  U26345/Y (NAND4X2MTR)                                  0.081      1.217 f
  U16411/Y (AOI21X2MTR)                                  0.121      1.338 r
  U26532/Y (OAI21X3MTR)                                  0.077      1.415 f
  U26534/Y (OAI22X2MTR)                                  0.071      1.486 r
  U26535/Y (OAI21X2MTR)                                  0.080      1.566 f
  U14226/Y (NOR2BX1MTR)                                  0.111      1.677 f
  PIM_result_reg_284_/D (DFFRHQX2MTR)                    0.000      1.677 f
  data arrival time                                                 1.677

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_284_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.114      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.677
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.290


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U11882/Y (INVX4MTR)                                    0.042      0.349 f
  U11884/Y (INVX4MTR)                                    0.051      0.400 r
  U13508/Y (CLKNAND2X2MTR)                               0.052      0.453 f
  U11486/Y (OAI21X3MTR)                                  0.043      0.496 r
  U19775/Y (OAI21BX4MTR)                                 0.079      0.575 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.621 r
  U11721/Y (NAND2X6MTR)                                  0.054      0.675 f
  U11434/Y (OAI21X6MTR)                                  0.081      0.757 r
  U11433/Y (CLKNAND2X4MTR)                               0.046      0.802 f
  U16788/Y (NOR2X4MTR)                                   0.070      0.873 r
  U19933/Y (NOR2X8MTR)                                   0.049      0.922 f
  U12162/Y (OAI21X4MTR)                                  0.090      1.012 r
  U26455/Y (AOI21X2MTR)                                  0.067      1.079 f
  U19215/Y (XNOR2X1MTR)                                  0.078      1.157 f
  U12175/Y (AOI22X1MTR)                                  0.096      1.253 r
  U16440/Y (OAI2BB1X2MTR)                                0.075      1.328 f
  U14832/Y (NOR2X2MTR)                                   0.086      1.413 r
  U16351/Y (NAND4X4MTR)                                  0.124      1.538 f
  U20850/Y (NAND2X2MTR)                                  0.092      1.630 r
  U14186/Y (OAI21X2MTR)                                  0.061      1.691 f
  U0_BANK_TOP/vACC_2_reg_7__18_/D (DFFRHQX4MTR)          0.000      1.691 f
  data arrival time                                                 1.691

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_7__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.691
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.289


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U18746/Y (NAND2X8MTR)                                  0.064      1.522 f
  U23634/Y (CLKNAND2X2MTR)                               0.086      1.607 r
  U23763/Y (OAI21X1MTR)                                  0.077      1.685 f
  U0_BANK_TOP/vACC_1_reg_5__13_/D (DFFRHQX4MTR)          0.000      1.685 f
  data arrival time                                                 1.685

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_5__13_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.104      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.685
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.289


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U18746/Y (NAND2X8MTR)                                  0.064      1.522 f
  U23634/Y (CLKNAND2X2MTR)                               0.086      1.607 r
  U23764/Y (OAI21X1MTR)                                  0.077      1.685 f
  U0_BANK_TOP/vACC_1_reg_5__11_/D (DFFRHQX4MTR)          0.000      1.685 f
  data arrival time                                                 1.685

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_5__11_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.104      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.685
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.288


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.131      0.131 f
  U18675/Y (INVX8MTR)                                    0.046      0.176 r
  U17297/Y (INVX6MTR)                                    0.038      0.214 f
  U10389/Y (NOR2BX2MTR)                                  0.145      0.359 r
  U25520/Y (AOI22X2MTR)                                  0.096      0.455 f
  U18538/Y (NOR2BX4MTR)                                  0.097      0.552 f
  U18650/Y (NAND3X4MTR)                                  0.055      0.607 r
  U10798/Y (INVX4MTR)                                    0.039      0.646 f
  U23544/Y (NOR2X4MTR)                                   0.076      0.722 r
  U20730/Y (OAI21X6MTR)                                  0.060      0.782 f
  U23401/Y (AO21X8MTR)                                   0.124      0.906 f
  U10735/Y (CLKNAND2X4MTR)                               0.040      0.946 r
  U10734/Y (NAND2X4MTR)                                  0.066      1.012 f
  U17479/Y (AOI21X2MTR)                                  0.095      1.107 r
  U17423/Y (XNOR2X1MTR)                                  0.080      1.188 r
  U27036/Y (AOI22X1MTR)                                  0.103      1.291 f
  U16456/Y (OAI2BB1X2MTR)                                0.079      1.369 r
  U18935/Y (BUFX4MTR)                                    0.090      1.459 r
  U18823/Y (MXI2X2MTR)                                   0.072      1.531 f
  U22595/Y (OAI22X1MTR)                                  0.080      1.612 r
  U0_BANK_TOP/vACC_0_reg_7__1_/D (DFFRQX2MTR)            0.000      1.612 r
  data arrival time                                                 1.612

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_7__1_/CK (DFFRQX2MTR)           0.000      1.500 r
  library setup time                                    -0.176      1.324
  data required time                                                1.324
  --------------------------------------------------------------------------
  data required time                                                1.324
  data arrival time                                                -1.612
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.288


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U11882/Y (INVX4MTR)                                    0.042      0.349 f
  U11884/Y (INVX4MTR)                                    0.051      0.400 r
  U13508/Y (CLKNAND2X2MTR)                               0.052      0.453 f
  U11486/Y (OAI21X3MTR)                                  0.043      0.496 r
  U19775/Y (OAI21BX4MTR)                                 0.079      0.575 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.621 r
  U11721/Y (NAND2X6MTR)                                  0.054      0.675 f
  U11434/Y (OAI21X6MTR)                                  0.081      0.757 r
  U11433/Y (CLKNAND2X4MTR)                               0.046      0.802 f
  U16788/Y (NOR2X4MTR)                                   0.070      0.873 r
  U19933/Y (NOR2X8MTR)                                   0.049      0.922 f
  U12162/Y (OAI21X4MTR)                                  0.090      1.012 r
  U26455/Y (AOI21X2MTR)                                  0.067      1.079 f
  U19215/Y (XNOR2X1MTR)                                  0.078      1.157 f
  U12175/Y (AOI22X1MTR)                                  0.096      1.253 r
  U16440/Y (OAI2BB1X2MTR)                                0.075      1.328 f
  U14832/Y (NOR2X2MTR)                                   0.086      1.413 r
  U16351/Y (NAND4X4MTR)                                  0.124      1.538 f
  U20850/Y (NAND2X2MTR)                                  0.092      1.630 r
  U14772/Y (OAI21X2MTR)                                  0.061      1.691 f
  U0_BANK_TOP/vACC_3_reg_7__18_/D (DFFRHQX4MTR)          0.000      1.691 f
  data arrival time                                                 1.691

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_7__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.691
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.288


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24078/Y (INVX12MTR)                                   0.042      0.330 f
  U11326/Y (INVX8MTR)                                    0.040      0.370 r
  U18780/Y (BUFX8MTR)                                    0.066      0.435 r
  U10398/Y (AOI22X2MTR)                                  0.053      0.489 f
  U18576/Y (OAI2B11X2MTR)                                0.059      0.548 r
  U10242/Y (NOR2BX2MTR)                                  0.161      0.709 r
  U25847/Y (NOR2X2MTR)                                   0.069      0.778 f
  U16706/Y (NOR2X2MTR)                                   0.087      0.864 r
  U25849/Y (CLKNAND2X2MTR)                               0.066      0.930 f
  U19307/Y (OA21X4MTR)                                   0.161      1.092 f
  U23933/Y (OAI2B1X8MTR)                                 0.035      1.126 r
  U16528/Y (CLKNAND2X4MTR)                               0.044      1.170 f
  U10906/Y (NAND3X4MTR)                                  0.051      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.052      1.273 f
  U16368/Y (NAND2X4MTR)                                  0.050      1.323 r
  U16360/Y (NAND2X8MTR)                                  0.065      1.388 f
  U9238/Y (NOR2X6MTR)                                    0.087      1.475 r
  U11894/Y (BUFX4MTR)                                    0.097      1.573 r
  U11895/Y (AOI22X2MTR)                                  0.045      1.618 f
  U17409/Y (OAI21X2MTR)                                  0.045      1.663 r
  U0_BANK_TOP/vACC_0_reg_4__21_/D (DFFRHQX2MTR)          0.000      1.663 r
  data arrival time                                                 1.663

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_4__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.663
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.287


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U11882/Y (INVX4MTR)                                    0.042      0.349 f
  U11884/Y (INVX4MTR)                                    0.051      0.400 r
  U13508/Y (CLKNAND2X2MTR)                               0.052      0.453 f
  U11486/Y (OAI21X3MTR)                                  0.043      0.496 r
  U19775/Y (OAI21BX4MTR)                                 0.079      0.575 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.621 r
  U11721/Y (NAND2X6MTR)                                  0.054      0.675 f
  U11434/Y (OAI21X6MTR)                                  0.081      0.757 r
  U11433/Y (CLKNAND2X4MTR)                               0.046      0.802 f
  U16788/Y (NOR2X4MTR)                                   0.070      0.873 r
  U19933/Y (NOR2X8MTR)                                   0.049      0.922 f
  U12162/Y (OAI21X4MTR)                                  0.090      1.012 r
  U26455/Y (AOI21X2MTR)                                  0.067      1.079 f
  U19215/Y (XNOR2X1MTR)                                  0.078      1.157 f
  U12175/Y (AOI22X1MTR)                                  0.096      1.253 r
  U16440/Y (OAI2BB1X2MTR)                                0.075      1.328 f
  U14832/Y (NOR2X2MTR)                                   0.086      1.413 r
  U16351/Y (NAND4X4MTR)                                  0.124      1.538 f
  U20850/Y (NAND2X2MTR)                                  0.092      1.630 r
  U26779/Y (OAI21X2MTR)                                  0.061      1.691 f
  U0_BANK_TOP/vACC_1_reg_7__18_/D (DFFRHQX4MTR)          0.000      1.691 f
  data arrival time                                                 1.691

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_7__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.691
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.287


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24079/Y (INVX6MTR)                                    0.041      0.328 f
  U17036/Y (INVX4MTR)                                    0.046      0.374 r
  U10447/Y (INVX4MTR)                                    0.040      0.415 f
  U11615/Y (NOR2X3MTR)                                   0.053      0.467 r
  U23944/Y (AOI21X3MTR)                                  0.035      0.503 f
  U12205/Y (OAI21X4MTR)                                  0.045      0.548 r
  U11670/Y (OAI21X6MTR)                                  0.068      0.616 f
  U24246/Y (CLKNAND2X4MTR)                               0.046      0.662 r
  U25099/Y (NOR2X3MTR)                                   0.031      0.693 f
  U10234/Y (INVX2MTR)                                    0.035      0.728 r
  U14988/Y (NAND2BX2MTR)                                 0.051      0.779 f
  U17719/Y (INVX2MTR)                                    0.044      0.823 r
  U12005/Y (NAND2X2MTR)                                  0.041      0.863 f
  U11175/Y (INVX2MTR)                                    0.049      0.912 r
  U11178/Y (NAND2X4MTR)                                  0.050      0.962 f
  U16442/Y (NAND2X6MTR)                                  0.045      1.007 r
  U9609/Y (OAI2BB1X2MTR)                                 0.106      1.113 r
  U9575/Y (NAND2X4MTR)                                   0.040      1.153 f
  U9507/Y (NAND3X4MTR)                                   0.048      1.201 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.249 f
  U11696/Y (CLKNAND2X4MTR)                               0.043      1.292 r
  U12257/Y (NAND2X8MTR)                                  0.063      1.355 f
  U20849/Y (OAI2B1X8MTR)                                 0.100      1.456 r
  U17188/Y (INVX4MTR)                                    0.047      1.502 f
  U16282/Y (INVX4MTR)                                    0.051      1.553 r
  U29644/Y (OAI222X2MTR)                                 0.105      1.658 f
  U0_BANK_TOP/vACC_1_reg_6__14_/D (DFFRHQX2MTR)          0.000      1.658 f
  data arrival time                                                 1.658

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_6__14_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.658
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.287


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.131      0.131 f
  U18675/Y (INVX8MTR)                                    0.046      0.176 r
  U17297/Y (INVX6MTR)                                    0.038      0.214 f
  U23579/Y (NOR2BX8MTR)                                  0.071      0.285 r
  U21152/Y (AOI22X1MTR)                                  0.071      0.356 f
  U25513/Y (NAND4X2MTR)                                  0.079      0.435 r
  U20994/Y (NAND2X1MTR)                                  0.068      0.503 f
  U10262/Y (NAND2X2MTR)                                  0.072      0.575 r
  U14038/Y (INVX3MTR)                                    0.046      0.621 f
  U15881/Y (CLKNAND2X4MTR)                               0.049      0.670 r
  U15053/Y (OAI2B1X4MTR)                                 0.128      0.799 r
  U14599/Y (NAND3BX4MTR)                                 0.072      0.870 f
  U15657/Y (CLKNAND2X4MTR)                               0.061      0.931 r
  U14906/Y (INVX4MTR)                                    0.039      0.970 f
  U13058/Y (OAI21X4MTR)                                  0.074      1.044 r
  U20797/Y (OAI2BB1X4MTR)                                0.111      1.155 r
  U20735/Y (OAI211X8MTR)                                 0.069      1.224 f
  U14266/Y (NAND2X4MTR)                                  0.056      1.280 r
  U16369/Y (NAND2X6MTR)                                  0.061      1.340 f
  U15756/Y (NAND2X6MTR)                                  0.063      1.403 r
  U26498/Y (OAI2B1X8MTR)                                 0.059      1.462 f
  U14797/Y (BUFX4MTR)                                    0.095      1.557 f
  U12995/Y (OAI22X1MTR)                                  0.050      1.607 r
  U0_BANK_TOP/vACC_3_reg_7__15_/D (DFFRQX4MTR)           0.000      1.607 r
  data arrival time                                                 1.607

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_7__15_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.180      1.320
  data required time                                                1.320
  --------------------------------------------------------------------------
  data required time                                                1.320
  data arrival time                                                -1.607
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.287


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24079/Y (INVX6MTR)                                    0.041      0.328 f
  U17036/Y (INVX4MTR)                                    0.046      0.374 r
  U10447/Y (INVX4MTR)                                    0.040      0.415 f
  U11615/Y (NOR2X3MTR)                                   0.053      0.467 r
  U23944/Y (AOI21X3MTR)                                  0.035      0.503 f
  U12205/Y (OAI21X4MTR)                                  0.045      0.548 r
  U11670/Y (OAI21X6MTR)                                  0.068      0.616 f
  U24246/Y (CLKNAND2X4MTR)                               0.046      0.662 r
  U25099/Y (NOR2X3MTR)                                   0.031      0.693 f
  U10234/Y (INVX2MTR)                                    0.035      0.728 r
  U14988/Y (NAND2BX2MTR)                                 0.051      0.779 f
  U17719/Y (INVX2MTR)                                    0.044      0.823 r
  U12005/Y (NAND2X2MTR)                                  0.041      0.863 f
  U11175/Y (INVX2MTR)                                    0.049      0.912 r
  U11178/Y (NAND2X4MTR)                                  0.050      0.962 f
  U16442/Y (NAND2X6MTR)                                  0.045      1.007 r
  U9609/Y (OAI2BB1X2MTR)                                 0.106      1.113 r
  U9575/Y (NAND2X4MTR)                                   0.040      1.153 f
  U9507/Y (NAND3X4MTR)                                   0.048      1.201 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.249 f
  U11696/Y (CLKNAND2X4MTR)                               0.043      1.292 r
  U12257/Y (NAND2X8MTR)                                  0.063      1.355 f
  U20849/Y (OAI2B1X8MTR)                                 0.100      1.456 r
  U17188/Y (INVX4MTR)                                    0.047      1.502 f
  U16282/Y (INVX4MTR)                                    0.051      1.553 r
  U29621/Y (OAI222X2MTR)                                 0.105      1.658 f
  U0_BANK_TOP/vACC_1_reg_6__10_/D (DFFRHQX2MTR)          0.000      1.658 f
  data arrival time                                                 1.658

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_6__10_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.658
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.287


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U9419/Y (BUFX4MTR)                                     0.109      1.350 f
  U9319/Y (NAND2X6MTR)                                   0.051      1.401 r
  U10981/Y (INVX2MTR)                                    0.045      1.446 f
  U28880/Y (NOR2X2MTR)                                   0.096      1.542 r
  U11367/Y (OAI211X1MTR)                                 0.113      1.656 f
  U0_BANK_TOP/vACC_0_reg_1__8_/D (DFFRQX4MTR)            0.000      1.656 f
  data arrival time                                                 1.656

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_1__8_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.132      1.368
  data required time                                                1.368
  --------------------------------------------------------------------------
  data required time                                                1.368
  data arrival time                                                -1.656
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.287


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_312_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12740/Y (BUFX10MTR)                                   0.076      0.504 r
  U25356/Y (INVX4MTR)                                    0.046      0.550 f
  U20973/Y (CLKNAND2X4MTR)                               0.042      0.592 r
  U19597/Y (NAND4X8MTR)                                  0.093      0.685 f
  U11739/Y (NOR2X4MTR)                                   0.091      0.776 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.847 f
  U16702/Y (INVX4MTR)                                    0.046      0.893 r
  U17682/Y (NAND2X4MTR)                                  0.046      0.939 f
  U16007/Y (NOR2X6MTR)                                   0.070      1.009 r
  U15944/Y (NAND2X4MTR)                                  0.060      1.069 f
  U25026/Y (NOR2X8MTR)                                   0.064      1.133 r
  U17471/Y (NAND2X6MTR)                                  0.055      1.188 f
  U17435/Y (NOR2X8MTR)                                   0.071      1.258 r
  U11841/Y (NAND3X8MTR)                                  0.073      1.331 f
  U23529/Y (NOR2X1MTR)                                   0.105      1.436 r
  U11816/Y (OR4X1MTR)                                    0.105      1.541 r
  U18839/Y (INVX2MTR)                                    0.037      1.578 f
  U23055/Y (NOR2X1MTR)                                   0.043      1.621 r
  PIM_result_reg_312_/D (DFFRQX2MTR)                     0.000      1.621 r
  data arrival time                                                 1.621

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_312_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.621
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.287


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_440_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12740/Y (BUFX10MTR)                                   0.076      0.504 r
  U25356/Y (INVX4MTR)                                    0.046      0.550 f
  U20973/Y (CLKNAND2X4MTR)                               0.042      0.592 r
  U19597/Y (NAND4X8MTR)                                  0.093      0.685 f
  U11739/Y (NOR2X4MTR)                                   0.091      0.776 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.847 f
  U16702/Y (INVX4MTR)                                    0.046      0.893 r
  U17682/Y (NAND2X4MTR)                                  0.046      0.939 f
  U16007/Y (NOR2X6MTR)                                   0.070      1.009 r
  U15944/Y (NAND2X4MTR)                                  0.060      1.069 f
  U25026/Y (NOR2X8MTR)                                   0.064      1.133 r
  U17471/Y (NAND2X6MTR)                                  0.055      1.188 f
  U17435/Y (NOR2X8MTR)                                   0.071      1.258 r
  U11841/Y (NAND3X8MTR)                                  0.073      1.331 f
  U23529/Y (NOR2X1MTR)                                   0.105      1.436 r
  U11816/Y (OR4X1MTR)                                    0.105      1.541 r
  U18839/Y (INVX2MTR)                                    0.037      1.578 f
  U23054/Y (NOR2X1MTR)                                   0.043      1.621 r
  PIM_result_reg_440_/D (DFFRQX2MTR)                     0.000      1.621 r
  data arrival time                                                 1.621

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_440_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.621
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.287


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_184_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12740/Y (BUFX10MTR)                                   0.076      0.504 r
  U25356/Y (INVX4MTR)                                    0.046      0.550 f
  U20973/Y (CLKNAND2X4MTR)                               0.042      0.592 r
  U19597/Y (NAND4X8MTR)                                  0.093      0.685 f
  U11739/Y (NOR2X4MTR)                                   0.091      0.776 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.847 f
  U16702/Y (INVX4MTR)                                    0.046      0.893 r
  U17682/Y (NAND2X4MTR)                                  0.046      0.939 f
  U16007/Y (NOR2X6MTR)                                   0.070      1.009 r
  U15944/Y (NAND2X4MTR)                                  0.060      1.069 f
  U25026/Y (NOR2X8MTR)                                   0.064      1.133 r
  U17471/Y (NAND2X6MTR)                                  0.055      1.188 f
  U17435/Y (NOR2X8MTR)                                   0.071      1.258 r
  U11841/Y (NAND3X8MTR)                                  0.073      1.331 f
  U23529/Y (NOR2X1MTR)                                   0.105      1.436 r
  U11816/Y (OR4X1MTR)                                    0.105      1.541 r
  U18839/Y (INVX2MTR)                                    0.037      1.578 f
  U23056/Y (NOR2X1MTR)                                   0.043      1.621 r
  PIM_result_reg_184_/D (DFFRQX2MTR)                     0.000      1.621 r
  data arrival time                                                 1.621

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_184_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.621
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.287


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U17039/Y (INVX8MTR)                                    0.047      0.314 r
  U15261/Y (INVX4MTR)                                    0.043      0.357 f
  U25809/Y (AOI22X2MTR)                                  0.066      0.423 r
  U17140/Y (NOR2BX4MTR)                                  0.108      0.530 r
  U11384/Y (NOR2X4MTR)                                   0.034      0.564 f
  U11382/Y (INVX4MTR)                                    0.036      0.601 r
  U24246/Y (CLKNAND2X4MTR)                               0.053      0.653 f
  U25099/Y (NOR2X3MTR)                                   0.066      0.719 r
  U10234/Y (INVX2MTR)                                    0.041      0.760 f
  U14988/Y (NAND2BX2MTR)                                 0.044      0.804 r
  U17719/Y (INVX2MTR)                                    0.034      0.838 f
  U12005/Y (NAND2X2MTR)                                  0.032      0.870 r
  U11175/Y (INVX2MTR)                                    0.038      0.908 f
  U11178/Y (NAND2X4MTR)                                  0.040      0.948 r
  U16442/Y (NAND2X6MTR)                                  0.049      0.997 f
  U9609/Y (OAI2BB1X2MTR)                                 0.102      1.098 f
  U9575/Y (NAND2X4MTR)                                   0.038      1.137 r
  U9507/Y (NAND3X4MTR)                                   0.071      1.208 f
  U9480/Y (INVX2MTR)                                     0.072      1.280 r
  U15434/Y (NOR2X8MTR)                                   0.035      1.315 f
  U15376/Y (BUFX4MTR)                                    0.101      1.416 f
  U18755/Y (MXI2X2MTR)                                   0.094      1.509 f
  U26275/Y (OAI22X2MTR)                                  0.093      1.602 r
  U0_BANK_TOP/vACC_3_reg_6__0_/D (DFFRQX4MTR)            0.000      1.602 r
  data arrival time                                                 1.602

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_6__0_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.184      1.316
  data required time                                                1.316
  --------------------------------------------------------------------------
  data required time                                                1.316
  data arrival time                                                -1.602
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.286


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U17039/Y (INVX8MTR)                                    0.043      0.350 f
  U12158/Y (INVX6MTR)                                    0.044      0.394 r
  U10861/Y (AOI22X1MTR)                                  0.060      0.454 f
  U26089/Y (OAI211X2MTR)                                 0.066      0.520 r
  U10156/Y (NOR2BX2MTR)                                  0.151      0.672 r
  U26167/Y (NOR2X2MTR)                                   0.068      0.739 f
  U26168/Y (NOR2X2MTR)                                   0.100      0.839 r
  U26171/Y (CLKNAND2X2MTR)                               0.063      0.901 f
  U12030/Y (OA21X2MTR)                                   0.172      1.073 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.117 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.169 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.230 r
  U19030/Y (CLKNAND2X4MTR)                               0.048      1.278 f
  U11472/Y (CLKNAND2X4MTR)                               0.051      1.329 r
  U14252/Y (NAND2X12MTR)                                 0.064      1.392 f
  U15450/Y (INVX2MTR)                                    0.052      1.445 r
  U11413/Y (NAND2X4MTR)                                  0.048      1.492 f
  U23635/Y (INVX4MTR)                                    0.057      1.549 r
  U22758/Y (AOI22X1MTR)                                  0.061      1.611 f
  U11429/Y (OAI21X1MTR)                                  0.051      1.662 r
  U0_BANK_TOP/vACC_3_reg_0__9_/D (DFFRHQX2MTR)           0.000      1.662 r
  data arrival time                                                 1.662

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_0__9_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.124      1.376
  data required time                                                1.376
  --------------------------------------------------------------------------
  data required time                                                1.376
  data arrival time                                                -1.662
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.286


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U11882/Y (INVX4MTR)                                    0.042      0.349 f
  U11884/Y (INVX4MTR)                                    0.051      0.400 r
  U13508/Y (CLKNAND2X2MTR)                               0.052      0.453 f
  U11486/Y (OAI21X3MTR)                                  0.043      0.496 r
  U19775/Y (OAI21BX4MTR)                                 0.079      0.575 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.621 r
  U11721/Y (NAND2X6MTR)                                  0.054      0.675 f
  U11434/Y (OAI21X6MTR)                                  0.081      0.757 r
  U11433/Y (CLKNAND2X4MTR)                               0.046      0.802 f
  U16788/Y (NOR2X4MTR)                                   0.070      0.873 r
  U19933/Y (NOR2X8MTR)                                   0.049      0.922 f
  U14523/Y (OAI21X4MTR)                                  0.099      1.021 r
  U26382/Y (AOI21X3MTR)                                  0.084      1.105 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.203 r
  U12314/Y (NAND2X4MTR)                                  0.101      1.304 f
  U17529/Y (INVX4MTR)                                    0.054      1.358 r
  U14246/Y (INVX4MTR)                                    0.052      1.410 f
  U11726/Y (NAND2X2MTR)                                  0.046      1.456 r
  U13668/Y (INVX2MTR)                                    0.058      1.514 f
  U11694/Y (AOI22X2MTR)                                  0.097      1.611 r
  U29744/Y (OAI21X2MTR)                                  0.065      1.677 f
  U0_BANK_TOP/vACC_3_reg_7__9_/D (DFFRHQX8MTR)           0.000      1.677 f
  data arrival time                                                 1.677

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_7__9_/CK (DFFRHQX8MTR)          0.000      1.500 r
  library setup time                                    -0.109      1.391
  data required time                                                1.391
  --------------------------------------------------------------------------
  data required time                                                1.391
  data arrival time                                                -1.677
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.286


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24079/Y (INVX6MTR)                                    0.041      0.328 f
  U17036/Y (INVX4MTR)                                    0.046      0.374 r
  U10447/Y (INVX4MTR)                                    0.040      0.415 f
  U11615/Y (NOR2X3MTR)                                   0.053      0.467 r
  U23944/Y (AOI21X3MTR)                                  0.035      0.503 f
  U12205/Y (OAI21X4MTR)                                  0.045      0.548 r
  U11670/Y (OAI21X6MTR)                                  0.068      0.616 f
  U24246/Y (CLKNAND2X4MTR)                               0.046      0.662 r
  U25099/Y (NOR2X3MTR)                                   0.031      0.693 f
  U10234/Y (INVX2MTR)                                    0.035      0.728 r
  U14988/Y (NAND2BX2MTR)                                 0.051      0.779 f
  U17719/Y (INVX2MTR)                                    0.044      0.823 r
  U12005/Y (NAND2X2MTR)                                  0.041      0.863 f
  U11175/Y (INVX2MTR)                                    0.049      0.912 r
  U11178/Y (NAND2X4MTR)                                  0.050      0.962 f
  U16442/Y (NAND2X6MTR)                                  0.045      1.007 r
  U9609/Y (OAI2BB1X2MTR)                                 0.106      1.113 r
  U9575/Y (NAND2X4MTR)                                   0.040      1.153 f
  U9507/Y (NAND3X4MTR)                                   0.048      1.201 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.249 f
  U11696/Y (CLKNAND2X4MTR)                               0.043      1.292 r
  U12257/Y (NAND2X8MTR)                                  0.063      1.355 f
  U20846/Y (OAI2B1X8MTR)                                 0.100      1.455 r
  U29430/Y (INVX4MTR)                                    0.047      1.502 f
  U9231/Y (INVX4MTR)                                     0.050      1.552 r
  U29647/Y (OAI222X2MTR)                                 0.104      1.656 f
  U0_BANK_TOP/vACC_0_reg_6__14_/D (DFFRHQX2MTR)          0.000      1.656 f
  data arrival time                                                 1.656

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_6__14_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.656
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.286


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24079/Y (INVX6MTR)                                    0.041      0.328 f
  U17036/Y (INVX4MTR)                                    0.046      0.374 r
  U10447/Y (INVX4MTR)                                    0.040      0.415 f
  U11615/Y (NOR2X3MTR)                                   0.053      0.467 r
  U23944/Y (AOI21X3MTR)                                  0.035      0.503 f
  U12205/Y (OAI21X4MTR)                                  0.045      0.548 r
  U11670/Y (OAI21X6MTR)                                  0.068      0.616 f
  U24246/Y (CLKNAND2X4MTR)                               0.046      0.662 r
  U25099/Y (NOR2X3MTR)                                   0.031      0.693 f
  U10234/Y (INVX2MTR)                                    0.035      0.728 r
  U14988/Y (NAND2BX2MTR)                                 0.051      0.779 f
  U17719/Y (INVX2MTR)                                    0.044      0.823 r
  U12005/Y (NAND2X2MTR)                                  0.041      0.863 f
  U11175/Y (INVX2MTR)                                    0.049      0.912 r
  U11178/Y (NAND2X4MTR)                                  0.050      0.962 f
  U16442/Y (NAND2X6MTR)                                  0.045      1.007 r
  U9609/Y (OAI2BB1X2MTR)                                 0.106      1.113 r
  U9575/Y (NAND2X4MTR)                                   0.040      1.153 f
  U9507/Y (NAND3X4MTR)                                   0.048      1.201 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.249 f
  U11696/Y (CLKNAND2X4MTR)                               0.043      1.292 r
  U12257/Y (NAND2X8MTR)                                  0.063      1.355 f
  U20846/Y (OAI2B1X8MTR)                                 0.100      1.455 r
  U29430/Y (INVX4MTR)                                    0.047      1.502 f
  U9231/Y (INVX4MTR)                                     0.050      1.552 r
  U29624/Y (OAI222X2MTR)                                 0.104      1.656 f
  U0_BANK_TOP/vACC_0_reg_6__10_/D (DFFRHQX2MTR)          0.000      1.656 f
  data arrival time                                                 1.656

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_6__10_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.656
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.286


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24079/Y (INVX6MTR)                                    0.041      0.328 f
  U17036/Y (INVX4MTR)                                    0.046      0.374 r
  U10447/Y (INVX4MTR)                                    0.040      0.415 f
  U11615/Y (NOR2X3MTR)                                   0.053      0.467 r
  U23944/Y (AOI21X3MTR)                                  0.035      0.503 f
  U12205/Y (OAI21X4MTR)                                  0.045      0.548 r
  U11670/Y (OAI21X6MTR)                                  0.068      0.616 f
  U24246/Y (CLKNAND2X4MTR)                               0.046      0.662 r
  U25099/Y (NOR2X3MTR)                                   0.031      0.693 f
  U10234/Y (INVX2MTR)                                    0.035      0.728 r
  U14988/Y (NAND2BX2MTR)                                 0.051      0.779 f
  U17719/Y (INVX2MTR)                                    0.044      0.823 r
  U12005/Y (NAND2X2MTR)                                  0.041      0.863 f
  U11175/Y (INVX2MTR)                                    0.049      0.912 r
  U11178/Y (NAND2X4MTR)                                  0.050      0.962 f
  U16442/Y (NAND2X6MTR)                                  0.045      1.007 r
  U9609/Y (OAI2BB1X2MTR)                                 0.106      1.113 r
  U9575/Y (NAND2X4MTR)                                   0.040      1.153 f
  U9507/Y (NAND3X4MTR)                                   0.048      1.201 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.249 f
  U11696/Y (CLKNAND2X4MTR)                               0.043      1.292 r
  U12257/Y (NAND2X8MTR)                                  0.063      1.355 f
  U20846/Y (OAI2B1X8MTR)                                 0.100      1.455 r
  U29430/Y (INVX4MTR)                                    0.047      1.502 f
  U9231/Y (INVX4MTR)                                     0.050      1.552 r
  U29611/Y (OAI222X2MTR)                                 0.104      1.656 f
  U0_BANK_TOP/vACC_0_reg_6__12_/D (DFFRHQX2MTR)          0.000      1.656 f
  data arrival time                                                 1.656

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_6__12_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.656
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.286


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.131      0.131 f
  U18675/Y (INVX8MTR)                                    0.046      0.176 r
  U17297/Y (INVX6MTR)                                    0.038      0.214 f
  U23579/Y (NOR2BX8MTR)                                  0.071      0.285 r
  U21152/Y (AOI22X1MTR)                                  0.071      0.356 f
  U25513/Y (NAND4X2MTR)                                  0.079      0.435 r
  U20994/Y (NAND2X1MTR)                                  0.068      0.503 f
  U10262/Y (NAND2X2MTR)                                  0.072      0.575 r
  U14038/Y (INVX3MTR)                                    0.046      0.621 f
  U15881/Y (CLKNAND2X4MTR)                               0.049      0.670 r
  U15053/Y (OAI2B1X4MTR)                                 0.128      0.799 r
  U14599/Y (NAND3BX4MTR)                                 0.072      0.870 f
  U15657/Y (CLKNAND2X4MTR)                               0.061      0.931 r
  U14906/Y (INVX4MTR)                                    0.039      0.970 f
  U13058/Y (OAI21X4MTR)                                  0.074      1.044 r
  U20797/Y (OAI2BB1X4MTR)                                0.111      1.155 r
  U20735/Y (OAI211X8MTR)                                 0.069      1.224 f
  U12314/Y (NAND2X4MTR)                                  0.089      1.313 r
  U17529/Y (INVX4MTR)                                    0.040      1.353 f
  U14246/Y (INVX4MTR)                                    0.061      1.413 r
  U11726/Y (NAND2X2MTR)                                  0.057      1.471 f
  U13668/Y (INVX2MTR)                                    0.071      1.542 r
  U20926/Y (AOI22X1MTR)                                  0.067      1.609 f
  U11548/Y (OAI21X1MTR)                                  0.061      1.670 r
  U0_BANK_TOP/vACC_3_reg_7__13_/D (DFFRHQX8MTR)          0.000      1.670 r
  data arrival time                                                 1.670

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_7__13_/CK (DFFRHQX8MTR)         0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.670
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.286


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U20808/Y (AOI21X8MTR)                                  0.108      1.348 r
  U20841/Y (NAND2BX4MTR)                                 0.090      1.439 r
  U9260/Y (NAND2X4MTR)                                   0.057      1.496 f
  U15465/Y (INVX2MTR)                                    0.070      1.566 r
  U29020/Y (CLKNAND2X2MTR)                               0.049      1.615 f
  U11420/Y (OAI211X1MTR)                                 0.042      1.657 r
  U0_BANK_TOP/vACC_1_reg_1__21_/D (DFFRHQX2MTR)          0.000      1.657 r
  data arrival time                                                 1.657

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_1__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.128      1.372
  data required time                                                1.372
  --------------------------------------------------------------------------
  data required time                                                1.372
  data arrival time                                                -1.657
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.285


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U17039/Y (INVX8MTR)                                    0.047      0.314 r
  U15261/Y (INVX4MTR)                                    0.043      0.357 f
  U25809/Y (AOI22X2MTR)                                  0.066      0.423 r
  U17140/Y (NOR2BX4MTR)                                  0.108      0.530 r
  U11384/Y (NOR2X4MTR)                                   0.034      0.564 f
  U11382/Y (INVX4MTR)                                    0.036      0.601 r
  U24246/Y (CLKNAND2X4MTR)                               0.053      0.653 f
  U25099/Y (NOR2X3MTR)                                   0.066      0.719 r
  U10234/Y (INVX2MTR)                                    0.041      0.760 f
  U14988/Y (NAND2BX2MTR)                                 0.044      0.804 r
  U17719/Y (INVX2MTR)                                    0.034      0.838 f
  U12005/Y (NAND2X2MTR)                                  0.032      0.870 r
  U11175/Y (INVX2MTR)                                    0.038      0.908 f
  U11178/Y (NAND2X4MTR)                                  0.040      0.948 r
  U16442/Y (NAND2X6MTR)                                  0.049      0.997 f
  U9609/Y (OAI2BB1X2MTR)                                 0.102      1.098 f
  U9575/Y (NAND2X4MTR)                                   0.038      1.137 r
  U9507/Y (NAND3X4MTR)                                   0.071      1.208 f
  U9480/Y (INVX2MTR)                                     0.072      1.280 r
  U15434/Y (NOR2X8MTR)                                   0.035      1.315 f
  U15376/Y (BUFX4MTR)                                    0.101      1.416 f
  U9194/Y (NAND2BX4MTR)                                  0.108      1.523 f
  U29638/Y (OAI222X2MTR)                                 0.119      1.642 r
  U0_BANK_TOP/vACC_1_reg_6__13_/D (DFFRHQX4MTR)          0.000      1.642 r
  data arrival time                                                 1.642

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_6__13_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.143      1.357
  data required time                                                1.357
  --------------------------------------------------------------------------
  data required time                                                1.357
  data arrival time                                                -1.642
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.285


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24078/Y (INVX12MTR)                                   0.042      0.330 f
  U11326/Y (INVX8MTR)                                    0.040      0.370 r
  U18780/Y (BUFX8MTR)                                    0.066      0.435 r
  U10398/Y (AOI22X2MTR)                                  0.053      0.489 f
  U18576/Y (OAI2B11X2MTR)                                0.059      0.548 r
  U10242/Y (NOR2BX2MTR)                                  0.161      0.709 r
  U25847/Y (NOR2X2MTR)                                   0.069      0.778 f
  U16706/Y (NOR2X2MTR)                                   0.087      0.864 r
  U25849/Y (CLKNAND2X2MTR)                               0.066      0.930 f
  U19307/Y (OA21X4MTR)                                   0.161      1.092 f
  U23933/Y (OAI2B1X8MTR)                                 0.035      1.126 r
  U16528/Y (CLKNAND2X4MTR)                               0.044      1.170 f
  U10906/Y (NAND3X4MTR)                                  0.051      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.052      1.273 f
  U16368/Y (NAND2X4MTR)                                  0.050      1.323 r
  U16360/Y (NAND2X8MTR)                                  0.065      1.388 f
  U15388/Y (INVX2MTR)                                    0.055      1.444 r
  U11917/Y (CLKNAND2X4MTR)                               0.050      1.494 f
  U11916/Y (INVX4MTR)                                    0.056      1.549 r
  U12226/Y (AOI22X1MTR)                                  0.060      1.610 f
  U13650/Y (OAI21X1MTR)                                  0.051      1.660 r
  U0_BANK_TOP/vACC_2_reg_4__21_/D (DFFRHQX2MTR)          0.000      1.660 r
  data arrival time                                                 1.660

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_4__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.660
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.285


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24079/Y (INVX6MTR)                                    0.041      0.328 f
  U17036/Y (INVX4MTR)                                    0.046      0.374 r
  U10447/Y (INVX4MTR)                                    0.040      0.415 f
  U11615/Y (NOR2X3MTR)                                   0.053      0.467 r
  U23944/Y (AOI21X3MTR)                                  0.035      0.503 f
  U12205/Y (OAI21X4MTR)                                  0.045      0.548 r
  U11670/Y (OAI21X6MTR)                                  0.068      0.616 f
  U24246/Y (CLKNAND2X4MTR)                               0.046      0.662 r
  U25099/Y (NOR2X3MTR)                                   0.031      0.693 f
  U10234/Y (INVX2MTR)                                    0.035      0.728 r
  U14988/Y (NAND2BX2MTR)                                 0.051      0.779 f
  U17719/Y (INVX2MTR)                                    0.044      0.823 r
  U12005/Y (NAND2X2MTR)                                  0.041      0.863 f
  U11175/Y (INVX2MTR)                                    0.049      0.912 r
  U11178/Y (NAND2X4MTR)                                  0.050      0.962 f
  U16442/Y (NAND2X6MTR)                                  0.045      1.007 r
  U9609/Y (OAI2BB1X2MTR)                                 0.106      1.113 r
  U9575/Y (NAND2X4MTR)                                   0.040      1.153 f
  U9507/Y (NAND3X4MTR)                                   0.048      1.201 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.249 f
  U11696/Y (CLKNAND2X4MTR)                               0.043      1.292 r
  U12257/Y (NAND2X8MTR)                                  0.063      1.355 f
  U20846/Y (OAI2B1X8MTR)                                 0.100      1.455 r
  U29430/Y (INVX4MTR)                                    0.047      1.502 f
  U9231/Y (INVX4MTR)                                     0.050      1.552 r
  U29635/Y (OAI222X2MTR)                                 0.104      1.656 f
  U0_BANK_TOP/vACC_0_reg_6__8_/D (DFFRHQX2MTR)           0.000      1.656 f
  data arrival time                                                 1.656

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_6__8_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.656
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.285


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U17039/Y (INVX8MTR)                                    0.047      0.314 r
  U15261/Y (INVX4MTR)                                    0.043      0.357 f
  U25809/Y (AOI22X2MTR)                                  0.066      0.423 r
  U17140/Y (NOR2BX4MTR)                                  0.108      0.530 r
  U11384/Y (NOR2X4MTR)                                   0.034      0.564 f
  U11382/Y (INVX4MTR)                                    0.036      0.601 r
  U24246/Y (CLKNAND2X4MTR)                               0.053      0.653 f
  U25099/Y (NOR2X3MTR)                                   0.066      0.719 r
  U10234/Y (INVX2MTR)                                    0.041      0.760 f
  U14988/Y (NAND2BX2MTR)                                 0.044      0.804 r
  U17719/Y (INVX2MTR)                                    0.034      0.838 f
  U12005/Y (NAND2X2MTR)                                  0.032      0.870 r
  U11175/Y (INVX2MTR)                                    0.038      0.908 f
  U11178/Y (NAND2X4MTR)                                  0.040      0.948 r
  U16442/Y (NAND2X6MTR)                                  0.049      0.997 f
  U9609/Y (OAI2BB1X2MTR)                                 0.102      1.098 f
  U9575/Y (NAND2X4MTR)                                   0.038      1.137 r
  U9507/Y (NAND3X4MTR)                                   0.071      1.208 f
  U9480/Y (INVX2MTR)                                     0.072      1.280 r
  U15434/Y (NOR2X8MTR)                                   0.035      1.315 f
  U15376/Y (BUFX4MTR)                                    0.101      1.416 f
  U9194/Y (NAND2BX4MTR)                                  0.108      1.523 f
  U17118/Y (OAI222X2MTR)                                 0.120      1.643 r
  U0_BANK_TOP/vACC_1_reg_6__12_/D (DFFRHQX2MTR)          0.000      1.643 r
  data arrival time                                                 1.643

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_6__12_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.142      1.358
  data required time                                                1.358
  --------------------------------------------------------------------------
  data required time                                                1.358
  data arrival time                                                -1.643
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.285


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_77_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14669/Y (BUFX8MTR)                                    0.073      0.440 r
  U14641/Y (BUFX10MTR)                                   0.072      0.513 r
  U17100/Y (INVX2MTR)                                    0.066      0.579 f
  U18215/Y (CLKNAND2X2MTR)                               0.059      0.638 r
  U25449/Y (NAND4X4MTR)                                  0.112      0.750 f
  U11007/Y (NOR2X4MTR)                                   0.092      0.842 r
  U16602/Y (NAND2X4MTR)                                  0.057      0.899 f
  U11793/Y (NOR2X4MTR)                                   0.060      0.959 r
  U16554/Y (NAND2X4MTR)                                  0.059      1.019 f
  U16516/Y (INVX6MTR)                                    0.047      1.066 r
  U15902/Y (NAND2X6MTR)                                  0.048      1.115 f
  U15887/Y (NOR2X8MTR)                                   0.061      1.175 r
  U15144/Y (NAND2X8MTR)                                  0.048      1.223 f
  U13026/Y (NOR2X4MTR)                                   0.063      1.287 r
  U26775/Y (NAND3X2MTR)                                  0.070      1.357 f
  U11610/Y (CLKNAND2X2MTR)                               0.074      1.431 r
  U26796/Y (NOR2X2MTR)                                   0.043      1.474 f
  U22358/Y (OAI22X1MTR)                                  0.077      1.552 r
  U22357/Y (NOR2X2MTR)                                   0.059      1.610 f
  U22554/Y (NOR2X1MTR)                                   0.055      1.666 r
  PIM_result_reg_77_/D (DFFRHQX4MTR)                     0.000      1.666 r
  data arrival time                                                 1.666

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_77_/CK (DFFRHQX4MTR)                    0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.666
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.285


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_461_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14669/Y (BUFX8MTR)                                    0.073      0.440 r
  U14641/Y (BUFX10MTR)                                   0.072      0.513 r
  U17100/Y (INVX2MTR)                                    0.066      0.579 f
  U18215/Y (CLKNAND2X2MTR)                               0.059      0.638 r
  U25449/Y (NAND4X4MTR)                                  0.112      0.750 f
  U11007/Y (NOR2X4MTR)                                   0.092      0.842 r
  U16602/Y (NAND2X4MTR)                                  0.057      0.899 f
  U11793/Y (NOR2X4MTR)                                   0.060      0.959 r
  U16554/Y (NAND2X4MTR)                                  0.059      1.019 f
  U16516/Y (INVX6MTR)                                    0.047      1.066 r
  U15902/Y (NAND2X6MTR)                                  0.048      1.115 f
  U15887/Y (NOR2X8MTR)                                   0.061      1.175 r
  U15144/Y (NAND2X8MTR)                                  0.048      1.223 f
  U13026/Y (NOR2X4MTR)                                   0.063      1.287 r
  U26775/Y (NAND3X2MTR)                                  0.070      1.357 f
  U11610/Y (CLKNAND2X2MTR)                               0.074      1.431 r
  U26796/Y (NOR2X2MTR)                                   0.043      1.474 f
  U22358/Y (OAI22X1MTR)                                  0.077      1.552 r
  U22357/Y (NOR2X2MTR)                                   0.059      1.610 f
  U22553/Y (NOR2X1MTR)                                   0.055      1.666 r
  PIM_result_reg_461_/D (DFFRHQX4MTR)                    0.000      1.666 r
  data arrival time                                                 1.666

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_461_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.666
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.285


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_333_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14669/Y (BUFX8MTR)                                    0.073      0.440 r
  U14641/Y (BUFX10MTR)                                   0.072      0.513 r
  U17100/Y (INVX2MTR)                                    0.066      0.579 f
  U18215/Y (CLKNAND2X2MTR)                               0.059      0.638 r
  U25449/Y (NAND4X4MTR)                                  0.112      0.750 f
  U11007/Y (NOR2X4MTR)                                   0.092      0.842 r
  U16602/Y (NAND2X4MTR)                                  0.057      0.899 f
  U11793/Y (NOR2X4MTR)                                   0.060      0.959 r
  U16554/Y (NAND2X4MTR)                                  0.059      1.019 f
  U16516/Y (INVX6MTR)                                    0.047      1.066 r
  U15902/Y (NAND2X6MTR)                                  0.048      1.115 f
  U15887/Y (NOR2X8MTR)                                   0.061      1.175 r
  U15144/Y (NAND2X8MTR)                                  0.048      1.223 f
  U13026/Y (NOR2X4MTR)                                   0.063      1.287 r
  U26775/Y (NAND3X2MTR)                                  0.070      1.357 f
  U11610/Y (CLKNAND2X2MTR)                               0.074      1.431 r
  U26796/Y (NOR2X2MTR)                                   0.043      1.474 f
  U22358/Y (OAI22X1MTR)                                  0.077      1.552 r
  U22357/Y (NOR2X2MTR)                                   0.059      1.610 f
  U22552/Y (NOR2X1MTR)                                   0.055      1.666 r
  PIM_result_reg_333_/D (DFFRHQX4MTR)                    0.000      1.666 r
  data arrival time                                                 1.666

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_333_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.666
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.285


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_205_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14669/Y (BUFX8MTR)                                    0.073      0.440 r
  U14641/Y (BUFX10MTR)                                   0.072      0.513 r
  U17100/Y (INVX2MTR)                                    0.066      0.579 f
  U18215/Y (CLKNAND2X2MTR)                               0.059      0.638 r
  U25449/Y (NAND4X4MTR)                                  0.112      0.750 f
  U11007/Y (NOR2X4MTR)                                   0.092      0.842 r
  U16602/Y (NAND2X4MTR)                                  0.057      0.899 f
  U11793/Y (NOR2X4MTR)                                   0.060      0.959 r
  U16554/Y (NAND2X4MTR)                                  0.059      1.019 f
  U16516/Y (INVX6MTR)                                    0.047      1.066 r
  U15902/Y (NAND2X6MTR)                                  0.048      1.115 f
  U15887/Y (NOR2X8MTR)                                   0.061      1.175 r
  U15144/Y (NAND2X8MTR)                                  0.048      1.223 f
  U13026/Y (NOR2X4MTR)                                   0.063      1.287 r
  U26775/Y (NAND3X2MTR)                                  0.070      1.357 f
  U11610/Y (CLKNAND2X2MTR)                               0.074      1.431 r
  U26796/Y (NOR2X2MTR)                                   0.043      1.474 f
  U22358/Y (OAI22X1MTR)                                  0.077      1.552 r
  U22357/Y (NOR2X2MTR)                                   0.059      1.610 f
  U22551/Y (NOR2X1MTR)                                   0.055      1.666 r
  PIM_result_reg_205_/D (DFFRHQX4MTR)                    0.000      1.666 r
  data arrival time                                                 1.666

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_205_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.666
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.285


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (CLKNAND2X2MTR)                               0.059      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.043      0.361 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.409 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.503 f
  U18516/Y (AND2X4MTR)                                   0.081      0.584 f
  U15193/Y (CLKNAND2X4MTR)                               0.032      0.615 r
  U16727/Y (INVX3MTR)                                    0.033      0.648 f
  U15100/Y (INVX2MTR)                                    0.029      0.677 r
  U11081/Y (CLKNAND2X2MTR)                               0.047      0.724 f
  U13197/Y (CLKNAND2X2MTR)                               0.046      0.770 r
  U17752/Y (NAND2X3MTR)                                  0.045      0.815 f
  U11628/Y (NAND2X3MTR)                                  0.040      0.854 r
  U11627/Y (NAND2X4MTR)                                  0.057      0.911 f
  U11759/Y (NAND2X4MTR)                                  0.053      0.965 r
  U11864/Y (NAND2X6MTR)                                  0.051      1.016 f
  U16430/Y (AOI21X2MTR)                                  0.080      1.096 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.156 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.213 r
  U11847/Y (NAND2X4MTR)                                  0.056      1.268 f
  U11786/Y (CLKNAND2X8MTR)                               0.043      1.311 r
  U11777/Y (NAND2X12MTR)                                 0.055      1.366 f
  U16323/Y (OAI2B1X4MTR)                                 0.084      1.450 r
  U17413/Y (INVX4MTR)                                    0.053      1.503 f
  U23605/Y (INVX4MTR)                                    0.053      1.556 r
  U29110/Y (OAI222X2MTR)                                 0.099      1.655 f
  U0_BANK_TOP/vACC_1_reg_2__14_/D (DFFRHQX2MTR)          0.000      1.655 f
  data arrival time                                                 1.655

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_2__14_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.130      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.655
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.285


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.131      0.131 f
  U18675/Y (INVX8MTR)                                    0.046      0.176 r
  U17297/Y (INVX6MTR)                                    0.038      0.214 f
  U23579/Y (NOR2BX8MTR)                                  0.071      0.285 r
  U21152/Y (AOI22X1MTR)                                  0.071      0.356 f
  U25513/Y (NAND4X2MTR)                                  0.079      0.435 r
  U20994/Y (NAND2X1MTR)                                  0.068      0.503 f
  U10262/Y (NAND2X2MTR)                                  0.072      0.575 r
  U14038/Y (INVX3MTR)                                    0.046      0.621 f
  U15881/Y (CLKNAND2X4MTR)                               0.049      0.670 r
  U15053/Y (OAI2B1X4MTR)                                 0.128      0.799 r
  U14599/Y (NAND3BX4MTR)                                 0.072      0.870 f
  U15657/Y (CLKNAND2X4MTR)                               0.061      0.931 r
  U14906/Y (INVX4MTR)                                    0.039      0.970 f
  U13058/Y (OAI21X4MTR)                                  0.074      1.044 r
  U20797/Y (OAI2BB1X4MTR)                                0.111      1.155 r
  U20735/Y (OAI211X8MTR)                                 0.069      1.224 f
  U14266/Y (NAND2X4MTR)                                  0.056      1.280 r
  U16369/Y (NAND2X6MTR)                                  0.061      1.340 f
  U15756/Y (NAND2X6MTR)                                  0.063      1.403 r
  U26498/Y (OAI2B1X8MTR)                                 0.059      1.462 f
  U17203/Y (BUFX6MTR)                                    0.086      1.548 f
  U26973/Y (OAI21X2MTR)                                  0.062      1.609 r
  U0_BANK_TOP/vACC_3_reg_7__8_/D (DFFRQX4MTR)            0.000      1.609 r
  data arrival time                                                 1.609

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_7__8_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.175      1.325
  data required time                                                1.325
  --------------------------------------------------------------------------
  data required time                                                1.325
  data arrival time                                                -1.609
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.284


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U11882/Y (INVX4MTR)                                    0.042      0.349 f
  U11884/Y (INVX4MTR)                                    0.051      0.400 r
  U13508/Y (CLKNAND2X2MTR)                               0.052      0.453 f
  U11486/Y (OAI21X3MTR)                                  0.043      0.496 r
  U19775/Y (OAI21BX4MTR)                                 0.079      0.575 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.621 r
  U11721/Y (NAND2X6MTR)                                  0.054      0.675 f
  U11434/Y (OAI21X6MTR)                                  0.081      0.757 r
  U11433/Y (CLKNAND2X4MTR)                               0.046      0.802 f
  U16788/Y (NOR2X4MTR)                                   0.070      0.873 r
  U19933/Y (NOR2X8MTR)                                   0.049      0.922 f
  U14523/Y (OAI21X4MTR)                                  0.099      1.021 r
  U26382/Y (AOI21X3MTR)                                  0.084      1.105 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.203 r
  U14266/Y (NAND2X4MTR)                                  0.063      1.266 f
  U16369/Y (NAND2X6MTR)                                  0.058      1.324 r
  U11918/Y (NAND2X12MTR)                                 0.056      1.379 f
  U14809/Y (NOR2X4MTR)                                   0.078      1.457 r
  U14800/Y (BUFX4MTR)                                    0.103      1.561 r
  U14184/Y (AOI22X2MTR)                                  0.049      1.610 f
  U29743/Y (OAI21X2MTR)                                  0.050      1.659 r
  U0_BANK_TOP/vACC_1_reg_7__9_/D (DFFRHQX2MTR)           0.000      1.659 r
  data arrival time                                                 1.659

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_7__9_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.659
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.284


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (CLKNAND2X2MTR)                               0.059      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.043      0.361 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.409 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.503 f
  U18516/Y (AND2X4MTR)                                   0.081      0.584 f
  U15193/Y (CLKNAND2X4MTR)                               0.032      0.615 r
  U16727/Y (INVX3MTR)                                    0.033      0.648 f
  U15100/Y (INVX2MTR)                                    0.029      0.677 r
  U11081/Y (CLKNAND2X2MTR)                               0.047      0.724 f
  U13197/Y (CLKNAND2X2MTR)                               0.046      0.770 r
  U17752/Y (NAND2X3MTR)                                  0.045      0.815 f
  U11628/Y (NAND2X3MTR)                                  0.040      0.854 r
  U11627/Y (NAND2X4MTR)                                  0.057      0.911 f
  U11759/Y (NAND2X4MTR)                                  0.053      0.965 r
  U11864/Y (NAND2X6MTR)                                  0.051      1.016 f
  U16430/Y (AOI21X2MTR)                                  0.080      1.096 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.156 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.213 r
  U11847/Y (NAND2X4MTR)                                  0.056      1.268 f
  U11786/Y (CLKNAND2X8MTR)                               0.043      1.311 r
  U11777/Y (NAND2X12MTR)                                 0.055      1.366 f
  U16323/Y (OAI2B1X4MTR)                                 0.084      1.450 r
  U17413/Y (INVX4MTR)                                    0.053      1.503 f
  U23605/Y (INVX4MTR)                                    0.053      1.556 r
  U29079/Y (OAI222X2MTR)                                 0.099      1.655 f
  U0_BANK_TOP/vACC_1_reg_2__12_/D (DFFRHQX2MTR)          0.000      1.655 f
  data arrival time                                                 1.655

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_2__12_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.655
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.284


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_109_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12730/Y (BUFX8MTR)                                    0.076      0.504 r
  U15961/Y (INVX2MTR)                                    0.064      0.568 f
  U25288/Y (CLKNAND2X2MTR)                               0.053      0.621 r
  U18081/Y (NAND4X4MTR)                                  0.106      0.727 f
  U17938/Y (NOR2X3MTR)                                   0.107      0.834 r
  U13824/Y (CLKNAND2X4MTR)                               0.060      0.894 f
  U13785/Y (NOR2X4MTR)                                   0.080      0.974 r
  U11651/Y (NAND2X4MTR)                                  0.053      1.027 f
  U16559/Y (NOR2X4MTR)                                   0.070      1.098 r
  U17555/Y (NAND3X4MTR)                                  0.068      1.166 f
  U16470/Y (NOR2X4MTR)                                   0.080      1.246 r
  U15889/Y (NAND3X2MTR)                                  0.081      1.327 f
  U11377/Y (NAND3X1MTR)                                  0.058      1.386 r
  U9255/Y (NOR2X2MTR)                                    0.053      1.438 f
  U18867/Y (AOI2BB2X2MTR)                                0.122      1.561 f
  U22896/Y (NOR2X1MTR)                                   0.056      1.617 r
  PIM_result_reg_109_/D (DFFRQX2MTR)                     0.000      1.617 r
  data arrival time                                                 1.617

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_109_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.167      1.333
  data required time                                                1.333
  --------------------------------------------------------------------------
  data required time                                                1.333
  data arrival time                                                -1.617
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.284


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_237_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12730/Y (BUFX8MTR)                                    0.076      0.504 r
  U15961/Y (INVX2MTR)                                    0.064      0.568 f
  U25288/Y (CLKNAND2X2MTR)                               0.053      0.621 r
  U18081/Y (NAND4X4MTR)                                  0.106      0.727 f
  U17938/Y (NOR2X3MTR)                                   0.107      0.834 r
  U13824/Y (CLKNAND2X4MTR)                               0.060      0.894 f
  U13785/Y (NOR2X4MTR)                                   0.080      0.974 r
  U11651/Y (NAND2X4MTR)                                  0.053      1.027 f
  U16559/Y (NOR2X4MTR)                                   0.070      1.098 r
  U17555/Y (NAND3X4MTR)                                  0.068      1.166 f
  U16470/Y (NOR2X4MTR)                                   0.080      1.246 r
  U15889/Y (NAND3X2MTR)                                  0.081      1.327 f
  U11377/Y (NAND3X1MTR)                                  0.058      1.386 r
  U9255/Y (NOR2X2MTR)                                    0.053      1.438 f
  U18867/Y (AOI2BB2X2MTR)                                0.122      1.561 f
  U22895/Y (NOR2X1MTR)                                   0.056      1.617 r
  PIM_result_reg_237_/D (DFFRQX2MTR)                     0.000      1.617 r
  data arrival time                                                 1.617

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_237_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.167      1.333
  data required time                                                1.333
  --------------------------------------------------------------------------
  data required time                                                1.333
  data arrival time                                                -1.617
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.284


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_365_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12730/Y (BUFX8MTR)                                    0.076      0.504 r
  U15961/Y (INVX2MTR)                                    0.064      0.568 f
  U25288/Y (CLKNAND2X2MTR)                               0.053      0.621 r
  U18081/Y (NAND4X4MTR)                                  0.106      0.727 f
  U17938/Y (NOR2X3MTR)                                   0.107      0.834 r
  U13824/Y (CLKNAND2X4MTR)                               0.060      0.894 f
  U13785/Y (NOR2X4MTR)                                   0.080      0.974 r
  U11651/Y (NAND2X4MTR)                                  0.053      1.027 f
  U16559/Y (NOR2X4MTR)                                   0.070      1.098 r
  U17555/Y (NAND3X4MTR)                                  0.068      1.166 f
  U16470/Y (NOR2X4MTR)                                   0.080      1.246 r
  U15889/Y (NAND3X2MTR)                                  0.081      1.327 f
  U11377/Y (NAND3X1MTR)                                  0.058      1.386 r
  U9255/Y (NOR2X2MTR)                                    0.053      1.438 f
  U18867/Y (AOI2BB2X2MTR)                                0.122      1.561 f
  U22894/Y (NOR2X1MTR)                                   0.056      1.617 r
  PIM_result_reg_365_/D (DFFRQX2MTR)                     0.000      1.617 r
  data arrival time                                                 1.617

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_365_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.167      1.333
  data required time                                                1.333
  --------------------------------------------------------------------------
  data required time                                                1.333
  data arrival time                                                -1.617
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.284


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_493_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12730/Y (BUFX8MTR)                                    0.076      0.504 r
  U15961/Y (INVX2MTR)                                    0.064      0.568 f
  U25288/Y (CLKNAND2X2MTR)                               0.053      0.621 r
  U18081/Y (NAND4X4MTR)                                  0.106      0.727 f
  U17938/Y (NOR2X3MTR)                                   0.107      0.834 r
  U13824/Y (CLKNAND2X4MTR)                               0.060      0.894 f
  U13785/Y (NOR2X4MTR)                                   0.080      0.974 r
  U11651/Y (NAND2X4MTR)                                  0.053      1.027 f
  U16559/Y (NOR2X4MTR)                                   0.070      1.098 r
  U17555/Y (NAND3X4MTR)                                  0.068      1.166 f
  U16470/Y (NOR2X4MTR)                                   0.080      1.246 r
  U15889/Y (NAND3X2MTR)                                  0.081      1.327 f
  U11377/Y (NAND3X1MTR)                                  0.058      1.386 r
  U9255/Y (NOR2X2MTR)                                    0.053      1.438 f
  U18867/Y (AOI2BB2X2MTR)                                0.122      1.561 f
  U22893/Y (NOR2X1MTR)                                   0.056      1.617 r
  PIM_result_reg_493_/D (DFFRQX2MTR)                     0.000      1.617 r
  data arrival time                                                 1.617

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_493_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.167      1.333
  data required time                                                1.333
  --------------------------------------------------------------------------
  data required time                                                1.333
  data arrival time                                                -1.617
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.284


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_116_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.037      0.159 f
  U15121/Y (NOR2X8MTR)                                   0.045      0.203 r
  U25213/Y (CLKNAND2X2MTR)                               0.076      0.279 f
  U11558/Y (OAI2BB1X4MTR)                                0.117      0.395 f
  U14669/Y (BUFX8MTR)                                    0.079      0.474 f
  U14641/Y (BUFX10MTR)                                   0.073      0.547 f
  U13443/Y (INVX6MTR)                                    0.040      0.588 r
  U23850/Y (CLKNAND2X2MTR)                               0.042      0.630 f
  U23818/Y (NAND2X2MTR)                                  0.044      0.674 r
  U18060/Y (NOR2X4MTR)                                   0.048      0.722 f
  U25621/Y (NAND2X6MTR)                                  0.047      0.769 r
  U15116/Y (NAND2X6MTR)                                  0.043      0.812 f
  U17890/Y (NOR2X4MTR)                                   0.065      0.877 r
  U11634/Y (NAND2X4MTR)                                  0.055      0.932 f
  U11633/Y (NOR2X6MTR)                                   0.071      1.002 r
  U15931/Y (NAND3X6MTR)                                  0.075      1.078 f
  U15221/Y (NOR2X8MTR)                                   0.070      1.147 r
  U10721/Y (NAND3X8MTR)                                  0.075      1.222 f
  U26351/Y (NOR2X2MTR)                                   0.120      1.343 r
  U23981/Y (CLKNAND2X2MTR)                               0.071      1.413 f
  U12309/Y (INVX1MTR)                                    0.048      1.461 r
  U29773/Y (CLKNAND2X2MTR)                               0.043      1.504 f
  U18822/Y (NAND4X2MTR)                                  0.059      1.564 r
  U18801/Y (CLKAND2X2MTR)                                0.106      1.669 r
  PIM_result_reg_116_/D (DFFRHQX4MTR)                    0.000      1.669 r
  data arrival time                                                 1.669

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_116_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.114      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.669
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.284


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_244_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.037      0.159 f
  U15121/Y (NOR2X8MTR)                                   0.045      0.203 r
  U25213/Y (CLKNAND2X2MTR)                               0.076      0.279 f
  U11558/Y (OAI2BB1X4MTR)                                0.117      0.395 f
  U14669/Y (BUFX8MTR)                                    0.079      0.474 f
  U14641/Y (BUFX10MTR)                                   0.073      0.547 f
  U13443/Y (INVX6MTR)                                    0.040      0.588 r
  U23850/Y (CLKNAND2X2MTR)                               0.042      0.630 f
  U23818/Y (NAND2X2MTR)                                  0.044      0.674 r
  U18060/Y (NOR2X4MTR)                                   0.048      0.722 f
  U25621/Y (NAND2X6MTR)                                  0.047      0.769 r
  U15116/Y (NAND2X6MTR)                                  0.043      0.812 f
  U17890/Y (NOR2X4MTR)                                   0.065      0.877 r
  U11634/Y (NAND2X4MTR)                                  0.055      0.932 f
  U11633/Y (NOR2X6MTR)                                   0.071      1.002 r
  U15931/Y (NAND3X6MTR)                                  0.075      1.078 f
  U15221/Y (NOR2X8MTR)                                   0.070      1.147 r
  U10721/Y (NAND3X8MTR)                                  0.075      1.222 f
  U26351/Y (NOR2X2MTR)                                   0.120      1.343 r
  U23981/Y (CLKNAND2X2MTR)                               0.071      1.413 f
  U12309/Y (INVX1MTR)                                    0.048      1.461 r
  U29773/Y (CLKNAND2X2MTR)                               0.043      1.504 f
  U18822/Y (NAND4X2MTR)                                  0.059      1.564 r
  U18802/Y (CLKAND2X2MTR)                                0.106      1.669 r
  PIM_result_reg_244_/D (DFFRHQX4MTR)                    0.000      1.669 r
  data arrival time                                                 1.669

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_244_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.114      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.669
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.284


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_372_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.037      0.159 f
  U15121/Y (NOR2X8MTR)                                   0.045      0.203 r
  U25213/Y (CLKNAND2X2MTR)                               0.076      0.279 f
  U11558/Y (OAI2BB1X4MTR)                                0.117      0.395 f
  U14669/Y (BUFX8MTR)                                    0.079      0.474 f
  U14641/Y (BUFX10MTR)                                   0.073      0.547 f
  U13443/Y (INVX6MTR)                                    0.040      0.588 r
  U23850/Y (CLKNAND2X2MTR)                               0.042      0.630 f
  U23818/Y (NAND2X2MTR)                                  0.044      0.674 r
  U18060/Y (NOR2X4MTR)                                   0.048      0.722 f
  U25621/Y (NAND2X6MTR)                                  0.047      0.769 r
  U15116/Y (NAND2X6MTR)                                  0.043      0.812 f
  U17890/Y (NOR2X4MTR)                                   0.065      0.877 r
  U11634/Y (NAND2X4MTR)                                  0.055      0.932 f
  U11633/Y (NOR2X6MTR)                                   0.071      1.002 r
  U15931/Y (NAND3X6MTR)                                  0.075      1.078 f
  U15221/Y (NOR2X8MTR)                                   0.070      1.147 r
  U10721/Y (NAND3X8MTR)                                  0.075      1.222 f
  U26351/Y (NOR2X2MTR)                                   0.120      1.343 r
  U23981/Y (CLKNAND2X2MTR)                               0.071      1.413 f
  U12309/Y (INVX1MTR)                                    0.048      1.461 r
  U29773/Y (CLKNAND2X2MTR)                               0.043      1.504 f
  U18822/Y (NAND4X2MTR)                                  0.059      1.564 r
  U18803/Y (CLKAND2X2MTR)                                0.106      1.669 r
  PIM_result_reg_372_/D (DFFRHQX4MTR)                    0.000      1.669 r
  data arrival time                                                 1.669

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_372_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.114      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.669
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.284


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_500_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.037      0.159 f
  U15121/Y (NOR2X8MTR)                                   0.045      0.203 r
  U25213/Y (CLKNAND2X2MTR)                               0.076      0.279 f
  U11558/Y (OAI2BB1X4MTR)                                0.117      0.395 f
  U14669/Y (BUFX8MTR)                                    0.079      0.474 f
  U14641/Y (BUFX10MTR)                                   0.073      0.547 f
  U13443/Y (INVX6MTR)                                    0.040      0.588 r
  U23850/Y (CLKNAND2X2MTR)                               0.042      0.630 f
  U23818/Y (NAND2X2MTR)                                  0.044      0.674 r
  U18060/Y (NOR2X4MTR)                                   0.048      0.722 f
  U25621/Y (NAND2X6MTR)                                  0.047      0.769 r
  U15116/Y (NAND2X6MTR)                                  0.043      0.812 f
  U17890/Y (NOR2X4MTR)                                   0.065      0.877 r
  U11634/Y (NAND2X4MTR)                                  0.055      0.932 f
  U11633/Y (NOR2X6MTR)                                   0.071      1.002 r
  U15931/Y (NAND3X6MTR)                                  0.075      1.078 f
  U15221/Y (NOR2X8MTR)                                   0.070      1.147 r
  U10721/Y (NAND3X8MTR)                                  0.075      1.222 f
  U26351/Y (NOR2X2MTR)                                   0.120      1.343 r
  U23981/Y (CLKNAND2X2MTR)                               0.071      1.413 f
  U12309/Y (INVX1MTR)                                    0.048      1.461 r
  U29773/Y (CLKNAND2X2MTR)                               0.043      1.504 f
  U18822/Y (NAND4X2MTR)                                  0.059      1.564 r
  U18804/Y (CLKAND2X2MTR)                                0.106      1.669 r
  PIM_result_reg_500_/D (DFFRHQX4MTR)                    0.000      1.669 r
  data arrival time                                                 1.669

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_500_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.114      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.669
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.284


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.164      0.164 r
  U14840/Y (NOR2X12MTR)                                  0.062      0.227 f
  U19095/Y (AND2X1MTR)                                   0.107      0.333 f
  U17063/Y (INVX2MTR)                                    0.044      0.377 r
  U18848/Y (NAND2BX4MTR)                                 0.051      0.428 f
  U12965/Y (OAI21X8MTR)                                  0.068      0.496 r
  U12880/Y (INVX6MTR)                                    0.040      0.536 f
  U12863/Y (NOR2X12MTR)                                  0.063      0.599 r
  U13051/Y (NAND3X12MTR)                                 0.090      0.689 f
  U21999/Y (CLKNAND2X16MTR)                              0.071      0.760 r
  U13788/Y (CLKNAND2X16MTR)                              0.062      0.822 f
  U13254/Y (CLKNAND2X12MTR)                              0.042      0.864 r
  U13487/Y (INVX12MTR)                                   0.026      0.890 f
  U19685/Y (XOR2X8MTR)                                   0.065      0.954 r
  U19679/Y (XOR2X8MTR)                                   0.094      1.048 r
  U29290/Y (OAI21X6MTR)                                  0.065      1.113 f
  U13477/Y (CLKNAND2X8MTR)                               0.042      1.155 r
  U23471/Y (XOR2X8MTR)                                   0.071      1.226 r
  U23470/Y (XOR2X8MTR)                                   0.099      1.325 r
  U23698/Y (NOR2X4MTR)                                   0.043      1.368 f
  U23828/Y (BUFX2MTR)                                    0.088      1.455 f
  U23538/Y (INVX1MTR)                                    0.032      1.488 r
  U29722/Y (CLKNAND2X2MTR)                               0.044      1.532 f
  U20483/Y (XNOR2X1MTR)                                  0.069      1.601 f
  U22853/Y (NOR2X1MTR)                                   0.060      1.661 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_5_/D (DFFRHQX2MTR)
                                                         0.000      1.661 r
  data arrival time                                                 1.661

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_5_/CK (DFFRHQX2MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.661
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.284


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.131      0.131 f
  U18675/Y (INVX8MTR)                                    0.046      0.176 r
  U17297/Y (INVX6MTR)                                    0.038      0.214 f
  U23579/Y (NOR2BX8MTR)                                  0.071      0.285 r
  U21152/Y (AOI22X1MTR)                                  0.071      0.356 f
  U25513/Y (NAND4X2MTR)                                  0.079      0.435 r
  U20994/Y (NAND2X1MTR)                                  0.068      0.503 f
  U10262/Y (NAND2X2MTR)                                  0.072      0.575 r
  U14038/Y (INVX3MTR)                                    0.046      0.621 f
  U15881/Y (CLKNAND2X4MTR)                               0.049      0.670 r
  U15053/Y (OAI2B1X4MTR)                                 0.128      0.799 r
  U14599/Y (NAND3BX4MTR)                                 0.072      0.870 f
  U15657/Y (CLKNAND2X4MTR)                               0.061      0.931 r
  U14906/Y (INVX4MTR)                                    0.039      0.970 f
  U13058/Y (OAI21X4MTR)                                  0.074      1.044 r
  U20797/Y (OAI2BB1X4MTR)                                0.111      1.155 r
  U20735/Y (OAI211X8MTR)                                 0.069      1.224 f
  U14266/Y (NAND2X4MTR)                                  0.056      1.280 r
  U16369/Y (NAND2X6MTR)                                  0.061      1.340 f
  U15756/Y (NAND2X6MTR)                                  0.063      1.403 r
  U26498/Y (OAI2B1X8MTR)                                 0.059      1.462 f
  U14797/Y (BUFX4MTR)                                    0.095      1.557 f
  U20626/Y (OAI22X1MTR)                                  0.050      1.606 r
  U0_BANK_TOP/vACC_3_reg_7__0_/D (DFFRQX2MTR)            0.000      1.606 r
  data arrival time                                                 1.606

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_7__0_/CK (DFFRQX2MTR)           0.000      1.500 r
  library setup time                                    -0.177      1.323
  data required time                                                1.323
  --------------------------------------------------------------------------
  data required time                                                1.323
  data arrival time                                                -1.606
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.283


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (CLKNAND2X2MTR)                               0.059      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.043      0.361 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.409 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.503 f
  U18516/Y (AND2X4MTR)                                   0.081      0.584 f
  U15193/Y (CLKNAND2X4MTR)                               0.032      0.615 r
  U16727/Y (INVX3MTR)                                    0.033      0.648 f
  U15100/Y (INVX2MTR)                                    0.029      0.677 r
  U11081/Y (CLKNAND2X2MTR)                               0.047      0.724 f
  U13197/Y (CLKNAND2X2MTR)                               0.046      0.770 r
  U17752/Y (NAND2X3MTR)                                  0.045      0.815 f
  U11628/Y (NAND2X3MTR)                                  0.040      0.854 r
  U11627/Y (NAND2X4MTR)                                  0.057      0.911 f
  U11759/Y (NAND2X4MTR)                                  0.053      0.965 r
  U11864/Y (NAND2X6MTR)                                  0.051      1.016 f
  U16430/Y (AOI21X2MTR)                                  0.080      1.096 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.156 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.213 r
  U11847/Y (NAND2X4MTR)                                  0.056      1.268 f
  U11786/Y (CLKNAND2X8MTR)                               0.043      1.311 r
  U11777/Y (NAND2X12MTR)                                 0.055      1.366 f
  U15749/Y (INVX8MTR)                                    0.049      1.415 r
  U16307/Y (NAND2X4MTR)                                  0.055      1.470 f
  U12961/Y (OAI222X2MTR)                                 0.111      1.581 r
  U0_BANK_TOP/vACC_3_reg_2__9_/D (DFFRQX4MTR)            0.000      1.581 r
  data arrival time                                                 1.581

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_2__9_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.202      1.298
  data required time                                                1.298
  --------------------------------------------------------------------------
  data required time                                                1.298
  data arrival time                                                -1.581
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.283


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_106_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12730/Y (BUFX8MTR)                                    0.076      0.504 r
  U15961/Y (INVX2MTR)                                    0.064      0.568 f
  U25288/Y (CLKNAND2X2MTR)                               0.053      0.621 r
  U18081/Y (NAND4X4MTR)                                  0.106      0.727 f
  U17938/Y (NOR2X3MTR)                                   0.107      0.834 r
  U13824/Y (CLKNAND2X4MTR)                               0.060      0.894 f
  U13785/Y (NOR2X4MTR)                                   0.080      0.974 r
  U11651/Y (NAND2X4MTR)                                  0.053      1.027 f
  U16559/Y (NOR2X4MTR)                                   0.070      1.098 r
  U17555/Y (NAND3X4MTR)                                  0.068      1.166 f
  U16470/Y (NOR2X4MTR)                                   0.080      1.246 r
  U15889/Y (NAND3X2MTR)                                  0.081      1.327 f
  U11377/Y (NAND3X1MTR)                                  0.058      1.386 r
  U9255/Y (NOR2X2MTR)                                    0.053      1.438 f
  U11375/Y (NAND2X1MTR)                                  0.043      1.481 r
  U18899/Y (MXI2X2MTR)                                   0.074      1.554 f
  U22908/Y (NOR2X1MTR)                                   0.061      1.615 r
  PIM_result_reg_106_/D (DFFRQX2MTR)                     0.000      1.615 r
  data arrival time                                                 1.615

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_106_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.168      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.615
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.283


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_234_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12730/Y (BUFX8MTR)                                    0.076      0.504 r
  U15961/Y (INVX2MTR)                                    0.064      0.568 f
  U25288/Y (CLKNAND2X2MTR)                               0.053      0.621 r
  U18081/Y (NAND4X4MTR)                                  0.106      0.727 f
  U17938/Y (NOR2X3MTR)                                   0.107      0.834 r
  U13824/Y (CLKNAND2X4MTR)                               0.060      0.894 f
  U13785/Y (NOR2X4MTR)                                   0.080      0.974 r
  U11651/Y (NAND2X4MTR)                                  0.053      1.027 f
  U16559/Y (NOR2X4MTR)                                   0.070      1.098 r
  U17555/Y (NAND3X4MTR)                                  0.068      1.166 f
  U16470/Y (NOR2X4MTR)                                   0.080      1.246 r
  U15889/Y (NAND3X2MTR)                                  0.081      1.327 f
  U11377/Y (NAND3X1MTR)                                  0.058      1.386 r
  U9255/Y (NOR2X2MTR)                                    0.053      1.438 f
  U11375/Y (NAND2X1MTR)                                  0.043      1.481 r
  U18899/Y (MXI2X2MTR)                                   0.074      1.554 f
  U22907/Y (NOR2X1MTR)                                   0.061      1.615 r
  PIM_result_reg_234_/D (DFFRQX2MTR)                     0.000      1.615 r
  data arrival time                                                 1.615

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_234_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.168      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.615
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.283


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_362_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12730/Y (BUFX8MTR)                                    0.076      0.504 r
  U15961/Y (INVX2MTR)                                    0.064      0.568 f
  U25288/Y (CLKNAND2X2MTR)                               0.053      0.621 r
  U18081/Y (NAND4X4MTR)                                  0.106      0.727 f
  U17938/Y (NOR2X3MTR)                                   0.107      0.834 r
  U13824/Y (CLKNAND2X4MTR)                               0.060      0.894 f
  U13785/Y (NOR2X4MTR)                                   0.080      0.974 r
  U11651/Y (NAND2X4MTR)                                  0.053      1.027 f
  U16559/Y (NOR2X4MTR)                                   0.070      1.098 r
  U17555/Y (NAND3X4MTR)                                  0.068      1.166 f
  U16470/Y (NOR2X4MTR)                                   0.080      1.246 r
  U15889/Y (NAND3X2MTR)                                  0.081      1.327 f
  U11377/Y (NAND3X1MTR)                                  0.058      1.386 r
  U9255/Y (NOR2X2MTR)                                    0.053      1.438 f
  U11375/Y (NAND2X1MTR)                                  0.043      1.481 r
  U18899/Y (MXI2X2MTR)                                   0.074      1.554 f
  U22906/Y (NOR2X1MTR)                                   0.061      1.615 r
  PIM_result_reg_362_/D (DFFRQX2MTR)                     0.000      1.615 r
  data arrival time                                                 1.615

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_362_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.168      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.615
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.283


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_490_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12730/Y (BUFX8MTR)                                    0.076      0.504 r
  U15961/Y (INVX2MTR)                                    0.064      0.568 f
  U25288/Y (CLKNAND2X2MTR)                               0.053      0.621 r
  U18081/Y (NAND4X4MTR)                                  0.106      0.727 f
  U17938/Y (NOR2X3MTR)                                   0.107      0.834 r
  U13824/Y (CLKNAND2X4MTR)                               0.060      0.894 f
  U13785/Y (NOR2X4MTR)                                   0.080      0.974 r
  U11651/Y (NAND2X4MTR)                                  0.053      1.027 f
  U16559/Y (NOR2X4MTR)                                   0.070      1.098 r
  U17555/Y (NAND3X4MTR)                                  0.068      1.166 f
  U16470/Y (NOR2X4MTR)                                   0.080      1.246 r
  U15889/Y (NAND3X2MTR)                                  0.081      1.327 f
  U11377/Y (NAND3X1MTR)                                  0.058      1.386 r
  U9255/Y (NOR2X2MTR)                                    0.053      1.438 f
  U11375/Y (NAND2X1MTR)                                  0.043      1.481 r
  U18899/Y (MXI2X2MTR)                                   0.074      1.554 f
  U22905/Y (NOR2X1MTR)                                   0.061      1.615 r
  PIM_result_reg_490_/D (DFFRQX2MTR)                     0.000      1.615 r
  data arrival time                                                 1.615

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_490_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.168      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.615
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.283


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24078/Y (INVX12MTR)                                   0.042      0.330 f
  U11326/Y (INVX8MTR)                                    0.040      0.370 r
  U18780/Y (BUFX8MTR)                                    0.066      0.435 r
  U10398/Y (AOI22X2MTR)                                  0.053      0.489 f
  U18576/Y (OAI2B11X2MTR)                                0.059      0.548 r
  U10242/Y (NOR2BX2MTR)                                  0.161      0.709 r
  U25847/Y (NOR2X2MTR)                                   0.069      0.778 f
  U16706/Y (NOR2X2MTR)                                   0.087      0.864 r
  U25849/Y (CLKNAND2X2MTR)                               0.066      0.930 f
  U19307/Y (OA21X4MTR)                                   0.161      1.092 f
  U23933/Y (OAI2B1X8MTR)                                 0.035      1.126 r
  U16528/Y (CLKNAND2X4MTR)                               0.044      1.170 f
  U10906/Y (NAND3X4MTR)                                  0.051      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.052      1.273 f
  U16368/Y (NAND2X4MTR)                                  0.050      1.323 r
  U16360/Y (NAND2X8MTR)                                  0.065      1.388 f
  U12258/Y (NOR2X3MTR)                                   0.117      1.506 r
  U11258/Y (AOI22X1MTR)                                  0.079      1.585 f
  U11409/Y (OAI21X1MTR)                                  0.051      1.636 r
  U0_BANK_TOP/vACC_1_reg_4__12_/D (DFFRHQX1MTR)          0.000      1.636 r
  data arrival time                                                 1.636

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_4__12_/CK (DFFRHQX1MTR)         0.000      1.500 r
  library setup time                                    -0.147      1.353
  data required time                                                1.353
  --------------------------------------------------------------------------
  data required time                                                1.353
  data arrival time                                                -1.636
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.283


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.131      0.131 f
  U18675/Y (INVX8MTR)                                    0.046      0.176 r
  U17297/Y (INVX6MTR)                                    0.038      0.214 f
  U23579/Y (NOR2BX8MTR)                                  0.071      0.285 r
  U21152/Y (AOI22X1MTR)                                  0.071      0.356 f
  U25513/Y (NAND4X2MTR)                                  0.079      0.435 r
  U20994/Y (NAND2X1MTR)                                  0.068      0.503 f
  U10262/Y (NAND2X2MTR)                                  0.072      0.575 r
  U14038/Y (INVX3MTR)                                    0.046      0.621 f
  U15881/Y (CLKNAND2X4MTR)                               0.049      0.670 r
  U15053/Y (OAI2B1X4MTR)                                 0.128      0.799 r
  U14599/Y (NAND3BX4MTR)                                 0.072      0.870 f
  U15657/Y (CLKNAND2X4MTR)                               0.061      0.931 r
  U14906/Y (INVX4MTR)                                    0.039      0.970 f
  U13058/Y (OAI21X4MTR)                                  0.074      1.044 r
  U20797/Y (OAI2BB1X4MTR)                                0.111      1.155 r
  U20735/Y (OAI211X8MTR)                                 0.069      1.224 f
  U14266/Y (NAND2X4MTR)                                  0.056      1.280 r
  U16369/Y (NAND2X6MTR)                                  0.061      1.340 f
  U15756/Y (NAND2X6MTR)                                  0.063      1.403 r
  U26498/Y (OAI2B1X8MTR)                                 0.059      1.462 f
  U14797/Y (BUFX4MTR)                                    0.095      1.557 f
  U12251/Y (OAI22X1MTR)                                  0.050      1.606 r
  U0_BANK_TOP/vACC_3_reg_7__4_/D (DFFRQX2MTR)            0.000      1.606 r
  data arrival time                                                 1.606

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_7__4_/CK (DFFRQX2MTR)           0.000      1.500 r
  library setup time                                    -0.177      1.323
  data required time                                                1.323
  --------------------------------------------------------------------------
  data required time                                                1.323
  data arrival time                                                -1.606
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.283


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U11882/Y (INVX4MTR)                                    0.042      0.349 f
  U11884/Y (INVX4MTR)                                    0.051      0.400 r
  U13508/Y (CLKNAND2X2MTR)                               0.052      0.453 f
  U11486/Y (OAI21X3MTR)                                  0.043      0.496 r
  U19775/Y (OAI21BX4MTR)                                 0.079      0.575 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.621 r
  U11721/Y (NAND2X6MTR)                                  0.054      0.675 f
  U11434/Y (OAI21X6MTR)                                  0.081      0.757 r
  U11433/Y (CLKNAND2X4MTR)                               0.046      0.802 f
  U16788/Y (NOR2X4MTR)                                   0.070      0.873 r
  U19933/Y (NOR2X8MTR)                                   0.049      0.922 f
  U14523/Y (OAI21X4MTR)                                  0.099      1.021 r
  U26382/Y (AOI21X3MTR)                                  0.084      1.105 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.203 r
  U12314/Y (NAND2X4MTR)                                  0.101      1.304 f
  U17529/Y (INVX4MTR)                                    0.054      1.358 r
  U14246/Y (INVX4MTR)                                    0.052      1.410 f
  U26508/Y (CLKNAND2X2MTR)                               0.050      1.460 r
  U17197/Y (INVX3MTR)                                    0.049      1.509 f
  U14183/Y (AOI22X2MTR)                                  0.089      1.598 r
  U11553/Y (OAI21X1MTR)                                  0.079      1.677 f
  U0_BANK_TOP/vACC_1_reg_7__13_/D (DFFRHQX4MTR)          0.000      1.677 f
  data arrival time                                                 1.677

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_7__13_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.105      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.677
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.282


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (CLKNAND2X2MTR)                               0.059      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.043      0.361 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.409 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.503 f
  U18516/Y (AND2X4MTR)                                   0.081      0.584 f
  U15193/Y (CLKNAND2X4MTR)                               0.032      0.615 r
  U16727/Y (INVX3MTR)                                    0.033      0.648 f
  U15100/Y (INVX2MTR)                                    0.029      0.677 r
  U11081/Y (CLKNAND2X2MTR)                               0.047      0.724 f
  U13197/Y (CLKNAND2X2MTR)                               0.046      0.770 r
  U17752/Y (NAND2X3MTR)                                  0.045      0.815 f
  U11628/Y (NAND2X3MTR)                                  0.040      0.854 r
  U11627/Y (NAND2X4MTR)                                  0.057      0.911 f
  U11759/Y (NAND2X4MTR)                                  0.053      0.965 r
  U11864/Y (NAND2X6MTR)                                  0.051      1.016 f
  U16430/Y (AOI21X2MTR)                                  0.080      1.096 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.156 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.213 r
  U11847/Y (NAND2X4MTR)                                  0.056      1.268 f
  U11786/Y (CLKNAND2X8MTR)                               0.043      1.311 r
  U11777/Y (NAND2X12MTR)                                 0.055      1.366 f
  U16323/Y (OAI2B1X4MTR)                                 0.084      1.450 r
  U17413/Y (INVX4MTR)                                    0.053      1.503 f
  U15361/Y (INVX4MTR)                                    0.052      1.554 r
  U29090/Y (OAI222X2MTR)                                 0.098      1.653 f
  U0_BANK_TOP/vACC_1_reg_2__10_/D (DFFRHQX2MTR)          0.000      1.653 f
  data arrival time                                                 1.653

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_2__10_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.653
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.282


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (CLKNAND2X2MTR)                               0.059      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.043      0.361 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.409 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.503 f
  U18516/Y (AND2X4MTR)                                   0.081      0.584 f
  U15193/Y (CLKNAND2X4MTR)                               0.032      0.615 r
  U16727/Y (INVX3MTR)                                    0.033      0.648 f
  U15100/Y (INVX2MTR)                                    0.029      0.677 r
  U11081/Y (CLKNAND2X2MTR)                               0.047      0.724 f
  U13197/Y (CLKNAND2X2MTR)                               0.046      0.770 r
  U17752/Y (NAND2X3MTR)                                  0.045      0.815 f
  U11628/Y (NAND2X3MTR)                                  0.040      0.854 r
  U11627/Y (NAND2X4MTR)                                  0.057      0.911 f
  U11759/Y (NAND2X4MTR)                                  0.053      0.965 r
  U11864/Y (NAND2X6MTR)                                  0.051      1.016 f
  U16430/Y (AOI21X2MTR)                                  0.080      1.096 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.156 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.213 r
  U11847/Y (NAND2X4MTR)                                  0.056      1.268 f
  U11786/Y (CLKNAND2X8MTR)                               0.043      1.311 r
  U11777/Y (NAND2X12MTR)                                 0.055      1.366 f
  U16323/Y (OAI2B1X4MTR)                                 0.084      1.450 r
  U17413/Y (INVX4MTR)                                    0.053      1.503 f
  U15361/Y (INVX4MTR)                                    0.052      1.554 r
  U29085/Y (OAI222X2MTR)                                 0.098      1.653 f
  U0_BANK_TOP/vACC_1_reg_2__11_/D (DFFRHQX2MTR)          0.000      1.653 f
  data arrival time                                                 1.653

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_2__11_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.653
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.282


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U14557/Y (BUFX4MTR)                                    0.082      0.225 r
  U28803/Y (NAND3X2MTR)                                  0.077      0.302 f
  U10416/Y (INVX2MTR)                                    0.068      0.369 r
  U18528/Y (OAI2BB1X2MTR)                                0.100      0.470 r
  U28798/Y (NAND3BX4MTR)                                 0.072      0.542 r
  U20851/Y (OAI2BB1X4MTR)                                0.100      0.642 r
  U15943/Y (NAND2BX4MTR)                                 0.080      0.722 r
  U13366/Y (INVX4MTR)                                    0.039      0.761 f
  U23986/Y (NOR2X4MTR)                                   0.057      0.817 r
  U12025/Y (AND2X4MTR)                                   0.106      0.923 r
  U14329/Y (CLKNAND2X2MTR)                               0.051      0.974 f
  U14901/Y (CLKNAND2X4MTR)                               0.052      1.026 r
  U24723/Y (NAND2X2MTR)                                  0.046      1.072 f
  U11979/Y (NAND3BX2MTR)                                 0.053      1.125 r
  U10906/Y (NAND3X4MTR)                                  0.092      1.217 f
  U15462/Y (CLKNAND2X4MTR)                               0.054      1.271 r
  U15435/Y (INVX4MTR)                                    0.039      1.310 f
  U18833/Y (INVX4MTR)                                    0.055      1.365 r
  U10993/Y (NAND2X2MTR)                                  0.057      1.422 f
  U12983/Y (INVX2MTR)                                    0.071      1.494 r
  U12972/Y (AOI22X2MTR)                                  0.070      1.564 f
  U16264/Y (OAI21X2MTR)                                  0.043      1.607 r
  U0_BANK_TOP/vACC_0_reg_4__14_/D (DFFRQX4MTR)           0.000      1.607 r
  data arrival time                                                 1.607

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_4__14_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.175      1.325
  data required time                                                1.325
  --------------------------------------------------------------------------
  data required time                                                1.325
  data arrival time                                                -1.607
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.282


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U13522/Y (INVX2MTR)                                    0.064      0.560 r
  U18466/Y (NOR2X4MTR)                                   0.039      0.599 f
  U9991/Y (NOR2X2MTR)                                    0.111      0.710 r
  U12545/Y (OAI2B1X4MTR)                                 0.169      0.879 r
  U17934/Y (AOI21X4MTR)                                  0.082      0.961 f
  U17841/Y (OAI21X2MTR)                                  0.090      1.051 r
  U20545/Y (NOR2BX1MTR)                                  0.051      1.102 f
  U10679/Y (OAI2BB1X2MTR)                                0.047      1.150 r
  U9439/Y (NAND3X4MTR)                                   0.076      1.225 f
  U9343/Y (CLKNAND2X4MTR)                                0.053      1.279 r
  U17558/Y (NAND2X6MTR)                                  0.055      1.334 f
  U11488/Y (INVX1MTR)                                    0.051      1.385 r
  U11276/Y (NOR2X4MTR)                                   0.037      1.421 f
  U12276/Y (BUFX4MTR)                                    0.091      1.512 f
  U29332/Y (CLKNAND2X2MTR)                               0.036      1.548 r
  U11150/Y (OAI211X1MTR)                                 0.102      1.650 f
  U0_BANK_TOP/vACC_1_reg_3__21_/D (DFFRHQX2MTR)          0.000      1.650 f
  data arrival time                                                 1.650

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_3__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.132      1.368
  data required time                                                1.368
  --------------------------------------------------------------------------
  data required time                                                1.368
  data arrival time                                                -1.650
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.282


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U18746/Y (NAND2X8MTR)                                  0.064      1.522 f
  U23634/Y (CLKNAND2X2MTR)                               0.086      1.607 r
  U29512/Y (OAI21X2MTR)                                  0.067      1.674 f
  U0_BANK_TOP/vACC_1_reg_5__9_/D (DFFRHQX8MTR)           0.000      1.674 f
  data arrival time                                                 1.674

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_5__9_/CK (DFFRHQX8MTR)          0.000      1.500 r
  library setup time                                    -0.108      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.674
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.281


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U17039/Y (INVX8MTR)                                    0.047      0.314 r
  U15261/Y (INVX4MTR)                                    0.043      0.357 f
  U25809/Y (AOI22X2MTR)                                  0.066      0.423 r
  U17140/Y (NOR2BX4MTR)                                  0.108      0.530 r
  U11384/Y (NOR2X4MTR)                                   0.034      0.564 f
  U11382/Y (INVX4MTR)                                    0.036      0.601 r
  U24246/Y (CLKNAND2X4MTR)                               0.053      0.653 f
  U25099/Y (NOR2X3MTR)                                   0.066      0.719 r
  U10234/Y (INVX2MTR)                                    0.041      0.760 f
  U14988/Y (NAND2BX2MTR)                                 0.044      0.804 r
  U17719/Y (INVX2MTR)                                    0.034      0.838 f
  U12005/Y (NAND2X2MTR)                                  0.032      0.870 r
  U11175/Y (INVX2MTR)                                    0.038      0.908 f
  U11178/Y (NAND2X4MTR)                                  0.040      0.948 r
  U16442/Y (NAND2X6MTR)                                  0.049      0.997 f
  U9609/Y (OAI2BB1X2MTR)                                 0.102      1.098 f
  U9575/Y (NAND2X4MTR)                                   0.038      1.137 r
  U9507/Y (NAND3X4MTR)                                   0.071      1.208 f
  U9480/Y (INVX2MTR)                                     0.072      1.280 r
  U15434/Y (NOR2X8MTR)                                   0.035      1.315 f
  U15379/Y (BUFX4MTR)                                    0.097      1.412 f
  U15368/Y (NAND2BX4MTR)                                 0.106      1.518 f
  U29641/Y (OAI222X2MTR)                                 0.121      1.639 r
  U0_BANK_TOP/vACC_0_reg_6__13_/D (DFFRHQX4MTR)          0.000      1.639 r
  data arrival time                                                 1.639

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_6__13_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.143      1.357
  data required time                                                1.357
  --------------------------------------------------------------------------
  data required time                                                1.357
  data arrival time                                                -1.639
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.281


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U17039/Y (INVX8MTR)                                    0.047      0.314 r
  U15261/Y (INVX4MTR)                                    0.043      0.357 f
  U25809/Y (AOI22X2MTR)                                  0.066      0.423 r
  U17140/Y (NOR2BX4MTR)                                  0.108      0.530 r
  U11384/Y (NOR2X4MTR)                                   0.034      0.564 f
  U11382/Y (INVX4MTR)                                    0.036      0.601 r
  U24246/Y (CLKNAND2X4MTR)                               0.053      0.653 f
  U25099/Y (NOR2X3MTR)                                   0.066      0.719 r
  U10234/Y (INVX2MTR)                                    0.041      0.760 f
  U14988/Y (NAND2BX2MTR)                                 0.044      0.804 r
  U17719/Y (INVX2MTR)                                    0.034      0.838 f
  U12005/Y (NAND2X2MTR)                                  0.032      0.870 r
  U11175/Y (INVX2MTR)                                    0.038      0.908 f
  U11178/Y (NAND2X4MTR)                                  0.040      0.948 r
  U16442/Y (NAND2X6MTR)                                  0.049      0.997 f
  U9609/Y (OAI2BB1X2MTR)                                 0.102      1.098 f
  U9575/Y (NAND2X4MTR)                                   0.038      1.137 r
  U9507/Y (NAND3X4MTR)                                   0.071      1.208 f
  U9480/Y (INVX2MTR)                                     0.072      1.280 r
  U15434/Y (NOR2X8MTR)                                   0.035      1.315 f
  U15379/Y (BUFX4MTR)                                    0.097      1.412 f
  U15368/Y (NAND2BX4MTR)                                 0.106      1.518 f
  U29617/Y (OAI222X2MTR)                                 0.121      1.639 r
  U0_BANK_TOP/vACC_0_reg_6__11_/D (DFFRHQX4MTR)          0.000      1.639 r
  data arrival time                                                 1.639

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_6__11_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.143      1.357
  data required time                                                1.357
  --------------------------------------------------------------------------
  data required time                                                1.357
  data arrival time                                                -1.639
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.281


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U11882/Y (INVX4MTR)                                    0.042      0.349 f
  U11884/Y (INVX4MTR)                                    0.051      0.400 r
  U13508/Y (CLKNAND2X2MTR)                               0.052      0.453 f
  U11486/Y (OAI21X3MTR)                                  0.043      0.496 r
  U19775/Y (OAI21BX4MTR)                                 0.079      0.575 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.621 r
  U11721/Y (NAND2X6MTR)                                  0.054      0.675 f
  U11434/Y (OAI21X6MTR)                                  0.081      0.757 r
  U11433/Y (CLKNAND2X4MTR)                               0.046      0.802 f
  U16788/Y (NOR2X4MTR)                                   0.070      0.873 r
  U19933/Y (NOR2X8MTR)                                   0.049      0.922 f
  U14523/Y (OAI21X4MTR)                                  0.099      1.021 r
  U26382/Y (AOI21X3MTR)                                  0.084      1.105 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.203 r
  U14266/Y (NAND2X4MTR)                                  0.063      1.266 f
  U16369/Y (NAND2X6MTR)                                  0.058      1.324 r
  U11918/Y (NAND2X12MTR)                                 0.056      1.379 f
  U9280/Y (OAI2B1X4MTR)                                  0.124      1.503 r
  U23600/Y (INVX4MTR)                                    0.047      1.550 f
  U17428/Y (INVX4MTR)                                    0.055      1.605 r
  U18750/Y (OAI21X2MTR)                                  0.052      1.657 f
  U0_BANK_TOP/vACC_2_reg_7__8_/D (DFFRHQX1MTR)           0.000      1.657 f
  data arrival time                                                 1.657

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_7__8_/CK (DFFRHQX1MTR)          0.000      1.500 r
  library setup time                                    -0.124      1.376
  data required time                                                1.376
  --------------------------------------------------------------------------
  data required time                                                1.376
  data arrival time                                                -1.657
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.281


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.164      0.164 r
  U14840/Y (NOR2X12MTR)                                  0.062      0.227 f
  U19095/Y (AND2X1MTR)                                   0.107      0.333 f
  U17063/Y (INVX2MTR)                                    0.044      0.377 r
  U18848/Y (NAND2BX4MTR)                                 0.051      0.428 f
  U12965/Y (OAI21X8MTR)                                  0.068      0.496 r
  U12880/Y (INVX6MTR)                                    0.040      0.536 f
  U12863/Y (NOR2X12MTR)                                  0.063      0.599 r
  U13051/Y (NAND3X12MTR)                                 0.090      0.689 f
  U21999/Y (CLKNAND2X16MTR)                              0.071      0.760 r
  U21378/Y (CLKNAND2X16MTR)                              0.063      0.823 f
  U9965/Y (INVX12MTR)                                    0.047      0.870 r
  U15253/Y (OAI21X6MTR)                                  0.047      0.917 f
  U13088/Y (OAI21X6MTR)                                  0.042      0.959 r
  U20296/Y (XNOR2X8MTR)                                  0.106      1.065 r
  U14261/Y (NAND2X6MTR)                                  0.063      1.129 f
  U13578/Y (NAND2X8MTR)                                  0.057      1.185 r
  U14305/Y (XNOR2X8MTR)                                  0.073      1.258 r
  U11455/Y (XOR2X8MTR)                                   0.103      1.362 r
  U11424/Y (NOR2X6MTR)                                   0.051      1.413 f
  U16353/Y (INVX2MTR)                                    0.046      1.459 r
  U16325/Y (NAND2X2MTR)                                  0.048      1.507 f
  U11770/Y (XNOR2X1MTR)                                  0.069      1.576 f
  U20630/Y (NOR2X1MTR)                                   0.061      1.636 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_5_/D (DFFRHQX1MTR)
                                                         0.000      1.636 r
  data arrival time                                                 1.636

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_5_/CK (DFFRHQX1MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.144      1.356
  data required time                                                1.356
  --------------------------------------------------------------------------
  data required time                                                1.356
  data arrival time                                                -1.636
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.281


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U11882/Y (INVX4MTR)                                    0.042      0.349 f
  U11884/Y (INVX4MTR)                                    0.051      0.400 r
  U13508/Y (CLKNAND2X2MTR)                               0.052      0.453 f
  U11486/Y (OAI21X3MTR)                                  0.043      0.496 r
  U19775/Y (OAI21BX4MTR)                                 0.079      0.575 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.621 r
  U11721/Y (NAND2X6MTR)                                  0.054      0.675 f
  U11434/Y (OAI21X6MTR)                                  0.081      0.757 r
  U11433/Y (CLKNAND2X4MTR)                               0.046      0.802 f
  U16788/Y (NOR2X4MTR)                                   0.070      0.873 r
  U19933/Y (NOR2X8MTR)                                   0.049      0.922 f
  U14523/Y (OAI21X4MTR)                                  0.099      1.021 r
  U26382/Y (AOI21X3MTR)                                  0.084      1.105 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.203 r
  U14266/Y (NAND2X4MTR)                                  0.063      1.266 f
  U16369/Y (NAND2X6MTR)                                  0.058      1.324 r
  U11918/Y (NAND2X12MTR)                                 0.056      1.379 f
  U14809/Y (NOR2X4MTR)                                   0.078      1.457 r
  U14800/Y (BUFX4MTR)                                    0.103      1.561 r
  U29732/Y (AOI22X2MTR)                                  0.049      1.610 f
  U29733/Y (OAI21X2MTR)                                  0.046      1.655 r
  U0_BANK_TOP/vACC_1_reg_7__11_/D (DFFRHQX2MTR)          0.000      1.655 r
  data arrival time                                                 1.655

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_7__11_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.655
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.281


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14647/Y (BUFX4MTR)                                    0.099      0.467 r
  U16020/Y (INVX4MTR)                                    0.053      0.520 f
  U25676/Y (NAND2X2MTR)                                  0.050      0.569 r
  U16690/Y (NAND4X4MTR)                                  0.140      0.710 f
  U23636/Y (BUFX4MTR)                                    0.125      0.834 f
  U19388/Y (NOR2BX2MTR)                                  0.154      0.988 r
  U19302/Y (MXI2X1MTR)                                   0.085      1.073 f
  U26721/Y (AOI211X2MTR)                                 0.136      1.208 r
  U13029/Y (OAI211X2MTR)                                 0.096      1.305 f
  U26723/Y (NOR2X2MTR)                                   0.066      1.370 r
  U11637/Y (NAND4X1MTR)                                  0.140      1.510 f
  U23138/Y (AND2X1MTR)                                   0.147      1.657 f
  PIM_result_reg_21_/D (DFFRQX2MTR)                      0.000      1.657 f
  data arrival time                                                 1.657

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_21_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.123      1.377
  data required time                                                1.377
  --------------------------------------------------------------------------
  data required time                                                1.377
  data arrival time                                                -1.657
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.280


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_149_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14647/Y (BUFX4MTR)                                    0.099      0.467 r
  U16020/Y (INVX4MTR)                                    0.053      0.520 f
  U25676/Y (NAND2X2MTR)                                  0.050      0.569 r
  U16690/Y (NAND4X4MTR)                                  0.140      0.710 f
  U17918/Y (NOR2X4MTR)                                   0.092      0.801 r
  U25685/Y (NAND3X4MTR)                                  0.075      0.876 f
  U17846/Y (NOR2X4MTR)                                   0.073      0.949 r
  U25689/Y (NAND2X4MTR)                                  0.059      1.008 f
  U15956/Y (NOR2X4MTR)                                   0.075      1.082 r
  U13729/Y (NAND3X4MTR)                                  0.096      1.178 f
  U17637/Y (NOR2X2MTR)                                   0.100      1.278 r
  U11631/Y (NAND2X2MTR)                                  0.061      1.339 f
  U15490/Y (NOR2X1MTR)                                   0.081      1.421 r
  U11640/Y (NAND2X2MTR)                                  0.052      1.473 f
  U11637/Y (NAND4X1MTR)                                  0.055      1.528 r
  U18812/Y (INVX2MTR)                                    0.042      1.570 f
  U23137/Y (NOR2X1MTR)                                   0.045      1.615 r
  PIM_result_reg_149_/D (DFFRQX2MTR)                     0.000      1.615 r
  data arrival time                                                 1.615

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_149_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.615
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.280


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_405_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14647/Y (BUFX4MTR)                                    0.099      0.467 r
  U16020/Y (INVX4MTR)                                    0.053      0.520 f
  U25676/Y (NAND2X2MTR)                                  0.050      0.569 r
  U16690/Y (NAND4X4MTR)                                  0.140      0.710 f
  U17918/Y (NOR2X4MTR)                                   0.092      0.801 r
  U25685/Y (NAND3X4MTR)                                  0.075      0.876 f
  U17846/Y (NOR2X4MTR)                                   0.073      0.949 r
  U25689/Y (NAND2X4MTR)                                  0.059      1.008 f
  U15956/Y (NOR2X4MTR)                                   0.075      1.082 r
  U13729/Y (NAND3X4MTR)                                  0.096      1.178 f
  U17637/Y (NOR2X2MTR)                                   0.100      1.278 r
  U11631/Y (NAND2X2MTR)                                  0.061      1.339 f
  U15490/Y (NOR2X1MTR)                                   0.081      1.421 r
  U11640/Y (NAND2X2MTR)                                  0.052      1.473 f
  U11637/Y (NAND4X1MTR)                                  0.055      1.528 r
  U18812/Y (INVX2MTR)                                    0.042      1.570 f
  U23135/Y (NOR2X1MTR)                                   0.045      1.615 r
  PIM_result_reg_405_/D (DFFRQX2MTR)                     0.000      1.615 r
  data arrival time                                                 1.615

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_405_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.615
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.280


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_277_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14647/Y (BUFX4MTR)                                    0.099      0.467 r
  U16020/Y (INVX4MTR)                                    0.053      0.520 f
  U25676/Y (NAND2X2MTR)                                  0.050      0.569 r
  U16690/Y (NAND4X4MTR)                                  0.140      0.710 f
  U17918/Y (NOR2X4MTR)                                   0.092      0.801 r
  U25685/Y (NAND3X4MTR)                                  0.075      0.876 f
  U17846/Y (NOR2X4MTR)                                   0.073      0.949 r
  U25689/Y (NAND2X4MTR)                                  0.059      1.008 f
  U15956/Y (NOR2X4MTR)                                   0.075      1.082 r
  U13729/Y (NAND3X4MTR)                                  0.096      1.178 f
  U17637/Y (NOR2X2MTR)                                   0.100      1.278 r
  U11631/Y (NAND2X2MTR)                                  0.061      1.339 f
  U15490/Y (NOR2X1MTR)                                   0.081      1.421 r
  U11640/Y (NAND2X2MTR)                                  0.052      1.473 f
  U11637/Y (NAND4X1MTR)                                  0.055      1.528 r
  U18812/Y (INVX2MTR)                                    0.042      1.570 f
  U23136/Y (NOR2X1MTR)                                   0.045      1.615 r
  PIM_result_reg_277_/D (DFFRQX2MTR)                     0.000      1.615 r
  data arrival time                                                 1.615

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_277_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.615
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.280


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U11882/Y (INVX4MTR)                                    0.042      0.349 f
  U11884/Y (INVX4MTR)                                    0.051      0.400 r
  U13508/Y (CLKNAND2X2MTR)                               0.052      0.453 f
  U11486/Y (OAI21X3MTR)                                  0.043      0.496 r
  U19775/Y (OAI21BX4MTR)                                 0.079      0.575 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.621 r
  U11721/Y (NAND2X6MTR)                                  0.054      0.675 f
  U11434/Y (OAI21X6MTR)                                  0.081      0.757 r
  U11433/Y (CLKNAND2X4MTR)                               0.046      0.802 f
  U16788/Y (NOR2X4MTR)                                   0.070      0.873 r
  U19933/Y (NOR2X8MTR)                                   0.049      0.922 f
  U14523/Y (OAI21X4MTR)                                  0.099      1.021 r
  U26382/Y (AOI21X3MTR)                                  0.084      1.105 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.203 r
  U14266/Y (NAND2X4MTR)                                  0.063      1.266 f
  U16369/Y (NAND2X6MTR)                                  0.058      1.324 r
  U11918/Y (NAND2X12MTR)                                 0.056      1.379 f
  U14809/Y (NOR2X4MTR)                                   0.078      1.457 r
  U14800/Y (BUFX4MTR)                                    0.103      1.561 r
  U29752/Y (AOI22X2MTR)                                  0.049      1.610 f
  U29753/Y (OAI21X2MTR)                                  0.046      1.655 r
  U0_BANK_TOP/vACC_1_reg_7__14_/D (DFFRHQX2MTR)          0.000      1.655 r
  data arrival time                                                 1.655

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_7__14_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.655
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.280


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_56_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12740/Y (BUFX10MTR)                                   0.076      0.504 r
  U25356/Y (INVX4MTR)                                    0.046      0.550 f
  U20973/Y (CLKNAND2X4MTR)                               0.042      0.592 r
  U19597/Y (NAND4X8MTR)                                  0.093      0.685 f
  U11739/Y (NOR2X4MTR)                                   0.091      0.776 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.847 f
  U16702/Y (INVX4MTR)                                    0.046      0.893 r
  U17682/Y (NAND2X4MTR)                                  0.046      0.939 f
  U16007/Y (NOR2X6MTR)                                   0.070      1.009 r
  U15944/Y (NAND2X4MTR)                                  0.060      1.069 f
  U25026/Y (NOR2X8MTR)                                   0.064      1.133 r
  U17471/Y (NAND2X6MTR)                                  0.055      1.188 f
  U17435/Y (NOR2X8MTR)                                   0.071      1.258 r
  U11841/Y (NAND3X8MTR)                                  0.073      1.331 f
  U23529/Y (NOR2X1MTR)                                   0.105      1.436 r
  U11816/Y (OR4X1MTR)                                    0.105      1.541 r
  U14233/Y (AND2X1MTR)                                   0.079      1.619 r
  PIM_result_reg_56_/D (DFFRQX2MTR)                      0.000      1.619 r
  data arrival time                                                 1.619

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_56_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.619
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.280


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U20808/Y (AOI21X8MTR)                                  0.108      1.348 r
  U13706/Y (OR2X2MTR)                                    0.104      1.452 r
  U9210/Y (INVX2MTR)                                     0.055      1.507 f
  U10712/Y (NAND2X1MTR)                                  0.040      1.547 r
  U11314/Y (OAI211X1MTR)                                 0.101      1.649 f
  U0_BANK_TOP/vACC_1_reg_1__12_/D (DFFRHQX2MTR)          0.000      1.649 f
  data arrival time                                                 1.649

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_1__12_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.132      1.368
  data required time                                                1.368
  --------------------------------------------------------------------------
  data required time                                                1.368
  data arrival time                                                -1.649
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.280


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U20808/Y (AOI21X8MTR)                                  0.108      1.348 r
  U20841/Y (NAND2BX4MTR)                                 0.090      1.439 r
  U9260/Y (NAND2X4MTR)                                   0.057      1.496 f
  U15479/Y (INVX4MTR)                                    0.064      1.560 r
  U28974/Y (CLKNAND2X2MTR)                               0.049      1.609 f
  U28976/Y (OAI211X2MTR)                                 0.041      1.650 r
  U0_BANK_TOP/vACC_1_reg_1__14_/D (DFFRHQX2MTR)          0.000      1.650 r
  data arrival time                                                 1.650

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_1__14_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.130      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.650
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.280


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U20808/Y (AOI21X8MTR)                                  0.108      1.348 r
  U20841/Y (NAND2BX4MTR)                                 0.090      1.439 r
  U9260/Y (NAND2X4MTR)                                   0.057      1.496 f
  U15479/Y (INVX4MTR)                                    0.064      1.560 r
  U28870/Y (CLKNAND2X2MTR)                               0.049      1.609 f
  U28874/Y (OAI211X2MTR)                                 0.041      1.650 r
  U0_BANK_TOP/vACC_1_reg_1__9_/D (DFFRHQX2MTR)           0.000      1.650 r
  data arrival time                                                 1.650

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_1__9_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.130      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.650
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.280


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX4MTR)
                                                         0.141      0.141 f
  U14757/Y (INVX6MTR)                                    0.051      0.191 r
  U12922/Y (NAND3X4MTR)                                  0.105      0.296 f
  U18597/Y (INVX4MTR)                                    0.061      0.357 r
  U10244/Y (BUFX2MTR)                                    0.185      0.543 r
  U12765/Y (NOR2BX4MTR)                                  0.071      0.614 f
  U12706/Y (NOR2X2MTR)                                   0.122      0.736 r
  U24031/Y (OAI21X4MTR)                                  0.093      0.828 f
  U13272/Y (AOI21X4MTR)                                  0.100      0.929 r
  U12030/Y (OA21X2MTR)                                   0.122      1.050 r
  U11848/Y (OAI2BB1X2MTR)                                0.045      1.096 f
  U14914/Y (NAND2X2MTR)                                  0.046      1.142 r
  U17659/Y (NAND3X4MTR)                                  0.083      1.225 f
  U19030/Y (CLKNAND2X4MTR)                               0.051      1.275 r
  U11472/Y (CLKNAND2X4MTR)                               0.059      1.335 f
  U14252/Y (NAND2X12MTR)                                 0.067      1.402 r
  U15439/Y (OR2X4MTR)                                    0.094      1.495 r
  U11461/Y (INVX4MTR)                                    0.034      1.529 f
  U22795/Y (AOI22X1MTR)                                  0.054      1.583 r
  U11146/Y (OAI21X1MTR)                                  0.076      1.660 f
  U0_BANK_TOP/vACC_2_reg_0__14_/D (DFFRHQX2MTR)          0.000      1.660 f
  data arrival time                                                 1.660

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_0__14_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.660
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.280


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U11882/Y (INVX4MTR)                                    0.042      0.349 f
  U11884/Y (INVX4MTR)                                    0.051      0.400 r
  U13508/Y (CLKNAND2X2MTR)                               0.052      0.453 f
  U11486/Y (OAI21X3MTR)                                  0.043      0.496 r
  U19775/Y (OAI21BX4MTR)                                 0.079      0.575 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.621 r
  U11721/Y (NAND2X6MTR)                                  0.054      0.675 f
  U11434/Y (OAI21X6MTR)                                  0.081      0.757 r
  U11433/Y (CLKNAND2X4MTR)                               0.046      0.802 f
  U16788/Y (NOR2X4MTR)                                   0.070      0.873 r
  U19933/Y (NOR2X8MTR)                                   0.049      0.922 f
  U14523/Y (OAI21X4MTR)                                  0.099      1.021 r
  U26382/Y (AOI21X3MTR)                                  0.084      1.105 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.203 r
  U14266/Y (NAND2X4MTR)                                  0.063      1.266 f
  U16369/Y (NAND2X6MTR)                                  0.058      1.324 r
  U11918/Y (NAND2X12MTR)                                 0.056      1.379 f
  U14809/Y (NOR2X4MTR)                                   0.078      1.457 r
  U14800/Y (BUFX4MTR)                                    0.103      1.561 r
  U23777/Y (AOI22X2MTR)                                  0.049      1.610 f
  U29726/Y (OAI21X2MTR)                                  0.053      1.663 r
  U0_BANK_TOP/vACC_1_reg_7__12_/D (DFFRHQX8MTR)          0.000      1.663 r
  data arrival time                                                 1.663

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_7__12_/CK (DFFRHQX8MTR)         0.000      1.500 r
  library setup time                                    -0.117      1.383
  data required time                                                1.383
  --------------------------------------------------------------------------
  data required time                                                1.383
  data arrival time                                                -1.663
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.279


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U20808/Y (AOI21X8MTR)                                  0.108      1.348 r
  U17595/Y (NAND2BX4MTR)                                 0.090      1.439 r
  U14268/Y (NAND2X4MTR)                                  0.053      1.492 f
  U11350/Y (INVX3MTR)                                    0.064      1.556 r
  U17477/Y (CLKNAND2X2MTR)                               0.049      1.605 f
  U28967/Y (OAI211X2MTR)                                 0.044      1.649 r
  U0_BANK_TOP/vACC_3_reg_1__13_/D (DFFRHQX2MTR)          0.000      1.649 r
  data arrival time                                                 1.649

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_1__13_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.130      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.649
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.279


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX4MTR)
                                                         0.141      0.141 f
  U14757/Y (INVX6MTR)                                    0.051      0.191 r
  U12922/Y (NAND3X4MTR)                                  0.105      0.296 f
  U18597/Y (INVX4MTR)                                    0.061      0.357 r
  U10244/Y (BUFX2MTR)                                    0.185      0.543 r
  U12765/Y (NOR2BX4MTR)                                  0.071      0.614 f
  U12706/Y (NOR2X2MTR)                                   0.122      0.736 r
  U24031/Y (OAI21X4MTR)                                  0.093      0.828 f
  U13272/Y (AOI21X4MTR)                                  0.100      0.929 r
  U12030/Y (OA21X2MTR)                                   0.122      1.050 r
  U11848/Y (OAI2BB1X2MTR)                                0.045      1.096 f
  U14914/Y (NAND2X2MTR)                                  0.046      1.142 r
  U17659/Y (NAND3X4MTR)                                  0.083      1.225 f
  U19030/Y (CLKNAND2X4MTR)                               0.051      1.275 r
  U11472/Y (CLKNAND2X4MTR)                               0.059      1.335 f
  U14252/Y (NAND2X12MTR)                                 0.067      1.402 r
  U17492/Y (OR2X4MTR)                                    0.094      1.495 r
  U11428/Y (INVX4MTR)                                    0.035      1.530 f
  U13003/Y (AOI22X1MTR)                                  0.055      1.585 r
  U22763/Y (OAI21X1MTR)                                  0.074      1.659 f
  U0_BANK_TOP/vACC_0_reg_0__21_/D (DFFRHQX2MTR)          0.000      1.659 f
  data arrival time                                                 1.659

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_0__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.659
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.279


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.131      0.131 f
  U18675/Y (INVX8MTR)                                    0.046      0.176 r
  U17297/Y (INVX6MTR)                                    0.038      0.214 f
  U23579/Y (NOR2BX8MTR)                                  0.071      0.285 r
  U21152/Y (AOI22X1MTR)                                  0.071      0.356 f
  U25513/Y (NAND4X2MTR)                                  0.079      0.435 r
  U20994/Y (NAND2X1MTR)                                  0.068      0.503 f
  U10262/Y (NAND2X2MTR)                                  0.072      0.575 r
  U14038/Y (INVX3MTR)                                    0.046      0.621 f
  U15881/Y (CLKNAND2X4MTR)                               0.049      0.670 r
  U15053/Y (OAI2B1X4MTR)                                 0.128      0.799 r
  U14599/Y (NAND3BX4MTR)                                 0.072      0.870 f
  U15657/Y (CLKNAND2X4MTR)                               0.061      0.931 r
  U14906/Y (INVX4MTR)                                    0.039      0.970 f
  U13058/Y (OAI21X4MTR)                                  0.074      1.044 r
  U20797/Y (OAI2BB1X4MTR)                                0.111      1.155 r
  U20735/Y (OAI211X8MTR)                                 0.069      1.224 f
  U12314/Y (NAND2X4MTR)                                  0.089      1.313 r
  U17529/Y (INVX4MTR)                                    0.040      1.353 f
  U14246/Y (INVX4MTR)                                    0.061      1.413 r
  U11661/Y (NAND2X2MTR)                                  0.067      1.481 f
  U11693/Y (INVX4MTR)                                    0.056      1.536 r
  U11278/Y (AOI22X1MTR)                                  0.062      1.598 f
  U12233/Y (OAI21X1MTR)                                  0.055      1.654 r
  U0_BANK_TOP/vACC_2_reg_7__13_/D (DFFRHQX2MTR)          0.000      1.654 r
  data arrival time                                                 1.654

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_7__13_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.654
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.278


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24079/Y (INVX6MTR)                                    0.041      0.328 f
  U17036/Y (INVX4MTR)                                    0.046      0.374 r
  U10447/Y (INVX4MTR)                                    0.040      0.415 f
  U11615/Y (NOR2X3MTR)                                   0.053      0.467 r
  U23944/Y (AOI21X3MTR)                                  0.035      0.503 f
  U12205/Y (OAI21X4MTR)                                  0.045      0.548 r
  U11670/Y (OAI21X6MTR)                                  0.068      0.616 f
  U24246/Y (CLKNAND2X4MTR)                               0.046      0.662 r
  U25099/Y (NOR2X3MTR)                                   0.031      0.693 f
  U10234/Y (INVX2MTR)                                    0.035      0.728 r
  U14988/Y (NAND2BX2MTR)                                 0.051      0.779 f
  U17719/Y (INVX2MTR)                                    0.044      0.823 r
  U12005/Y (NAND2X2MTR)                                  0.041      0.863 f
  U11175/Y (INVX2MTR)                                    0.049      0.912 r
  U11178/Y (NAND2X4MTR)                                  0.050      0.962 f
  U16442/Y (NAND2X6MTR)                                  0.045      1.007 r
  U9609/Y (OAI2BB1X2MTR)                                 0.106      1.113 r
  U9575/Y (NAND2X4MTR)                                   0.040      1.153 f
  U9507/Y (NAND3X4MTR)                                   0.048      1.201 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.249 f
  U11696/Y (CLKNAND2X4MTR)                               0.043      1.292 r
  U12257/Y (NAND2X8MTR)                                  0.063      1.355 f
  U20848/Y (OAI2B1X4MTR)                                 0.085      1.440 r
  U17389/Y (INVX4MTR)                                    0.050      1.490 f
  U14169/Y (INVX4MTR)                                    0.053      1.543 r
  U29630/Y (OAI222X2MTR)                                 0.106      1.649 f
  U0_BANK_TOP/vACC_2_reg_6__9_/D (DFFRHQX2MTR)           0.000      1.649 f
  data arrival time                                                 1.649

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_6__9_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.649
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.278


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U20808/Y (AOI21X8MTR)                                  0.108      1.348 r
  U20841/Y (NAND2BX4MTR)                                 0.090      1.439 r
  U9260/Y (NAND2X4MTR)                                   0.057      1.496 f
  U17525/Y (INVX4MTR)                                    0.064      1.560 r
  U11336/Y (NAND2X2MTR)                                  0.048      1.608 f
  U28861/Y (OAI211X2MTR)                                 0.041      1.648 r
  U0_BANK_TOP/vACC_1_reg_1__10_/D (DFFRHQX2MTR)          0.000      1.648 r
  data arrival time                                                 1.648

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_1__10_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.130      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.648
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.278


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U20808/Y (AOI21X8MTR)                                  0.108      1.348 r
  U20841/Y (NAND2BX4MTR)                                 0.090      1.439 r
  U9260/Y (NAND2X4MTR)                                   0.057      1.496 f
  U17525/Y (INVX4MTR)                                    0.064      1.560 r
  U11331/Y (NAND2X2MTR)                                  0.048      1.608 f
  U28965/Y (OAI211X2MTR)                                 0.041      1.648 r
  U0_BANK_TOP/vACC_1_reg_1__13_/D (DFFRHQX2MTR)          0.000      1.648 r
  data arrival time                                                 1.648

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_1__13_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.130      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.648
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.278


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (CLKNAND2X2MTR)                               0.059      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.043      0.361 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.409 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.503 f
  U18516/Y (AND2X4MTR)                                   0.081      0.584 f
  U15193/Y (CLKNAND2X4MTR)                               0.032      0.615 r
  U16727/Y (INVX3MTR)                                    0.033      0.648 f
  U15100/Y (INVX2MTR)                                    0.029      0.677 r
  U11081/Y (CLKNAND2X2MTR)                               0.047      0.724 f
  U13197/Y (CLKNAND2X2MTR)                               0.046      0.770 r
  U17752/Y (NAND2X3MTR)                                  0.045      0.815 f
  U11628/Y (NAND2X3MTR)                                  0.040      0.854 r
  U11627/Y (NAND2X4MTR)                                  0.057      0.911 f
  U11759/Y (NAND2X4MTR)                                  0.053      0.965 r
  U11864/Y (NAND2X6MTR)                                  0.051      1.016 f
  U16430/Y (AOI21X2MTR)                                  0.080      1.096 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.156 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.213 r
  U11847/Y (NAND2X4MTR)                                  0.056      1.268 f
  U11786/Y (CLKNAND2X8MTR)                               0.043      1.311 r
  U11777/Y (NAND2X12MTR)                                 0.055      1.366 f
  U15749/Y (INVX8MTR)                                    0.049      1.415 r
  U11076/Y (NAND2X4MTR)                                  0.048      1.463 f
  U9227/Y (INVX4MTR)                                     0.045      1.508 r
  U16295/Y (INVX4MTR)                                    0.039      1.547 f
  U17136/Y (OAI222X2MTR)                                 0.066      1.614 r
  U0_BANK_TOP/vACC_0_reg_2__9_/D (DFFRHQX1MTR)           0.000      1.614 r
  data arrival time                                                 1.614

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_2__9_/CK (DFFRHQX1MTR)          0.000      1.500 r
  library setup time                                    -0.164      1.336
  data required time                                                1.336
  --------------------------------------------------------------------------
  data required time                                                1.336
  data arrival time                                                -1.614
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.278


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX4MTR)
                                                         0.141      0.141 f
  U14757/Y (INVX6MTR)                                    0.051      0.191 r
  U12922/Y (NAND3X4MTR)                                  0.105      0.296 f
  U18597/Y (INVX4MTR)                                    0.061      0.357 r
  U10244/Y (BUFX2MTR)                                    0.185      0.543 r
  U12765/Y (NOR2BX4MTR)                                  0.071      0.614 f
  U12706/Y (NOR2X2MTR)                                   0.122      0.736 r
  U24031/Y (OAI21X4MTR)                                  0.093      0.828 f
  U13272/Y (AOI21X4MTR)                                  0.100      0.929 r
  U12030/Y (OA21X2MTR)                                   0.122      1.050 r
  U11848/Y (OAI2BB1X2MTR)                                0.045      1.096 f
  U14914/Y (NAND2X2MTR)                                  0.046      1.142 r
  U17659/Y (NAND3X4MTR)                                  0.083      1.225 f
  U19030/Y (CLKNAND2X4MTR)                               0.051      1.275 r
  U11472/Y (CLKNAND2X4MTR)                               0.059      1.335 f
  U14252/Y (NAND2X12MTR)                                 0.067      1.402 r
  U15439/Y (OR2X4MTR)                                    0.094      1.495 r
  U11461/Y (INVX4MTR)                                    0.034      1.529 f
  U22792/Y (AOI22X1MTR)                                  0.054      1.583 r
  U11145/Y (OAI21X1MTR)                                  0.074      1.658 f
  U0_BANK_TOP/vACC_2_reg_0__13_/D (DFFRHQX2MTR)          0.000      1.658 f
  data arrival time                                                 1.658

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_0__13_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.658
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.277


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX4MTR)
                                                         0.141      0.141 f
  U14757/Y (INVX6MTR)                                    0.051      0.191 r
  U12922/Y (NAND3X4MTR)                                  0.105      0.296 f
  U18597/Y (INVX4MTR)                                    0.061      0.357 r
  U10244/Y (BUFX2MTR)                                    0.185      0.543 r
  U12765/Y (NOR2BX4MTR)                                  0.071      0.614 f
  U12706/Y (NOR2X2MTR)                                   0.122      0.736 r
  U24031/Y (OAI21X4MTR)                                  0.093      0.828 f
  U13272/Y (AOI21X4MTR)                                  0.100      0.929 r
  U12030/Y (OA21X2MTR)                                   0.122      1.050 r
  U11848/Y (OAI2BB1X2MTR)                                0.045      1.096 f
  U14914/Y (NAND2X2MTR)                                  0.046      1.142 r
  U17659/Y (NAND3X4MTR)                                  0.083      1.225 f
  U19030/Y (CLKNAND2X4MTR)                               0.051      1.275 r
  U11472/Y (CLKNAND2X4MTR)                               0.059      1.335 f
  U14252/Y (NAND2X12MTR)                                 0.067      1.402 r
  U15439/Y (OR2X4MTR)                                    0.094      1.495 r
  U11461/Y (INVX4MTR)                                    0.034      1.529 f
  U22793/Y (AOI22X1MTR)                                  0.054      1.583 r
  U11147/Y (OAI21X1MTR)                                  0.074      1.658 f
  U0_BANK_TOP/vACC_2_reg_0__11_/D (DFFRHQX2MTR)          0.000      1.658 f
  data arrival time                                                 1.658

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_0__11_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.658
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.277


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX4MTR)
                                                         0.141      0.141 f
  U14757/Y (INVX6MTR)                                    0.051      0.191 r
  U12922/Y (NAND3X4MTR)                                  0.105      0.296 f
  U18597/Y (INVX4MTR)                                    0.061      0.357 r
  U10244/Y (BUFX2MTR)                                    0.185      0.543 r
  U12765/Y (NOR2BX4MTR)                                  0.071      0.614 f
  U12706/Y (NOR2X2MTR)                                   0.122      0.736 r
  U24031/Y (OAI21X4MTR)                                  0.093      0.828 f
  U13272/Y (AOI21X4MTR)                                  0.100      0.929 r
  U12030/Y (OA21X2MTR)                                   0.122      1.050 r
  U11848/Y (OAI2BB1X2MTR)                                0.045      1.096 f
  U14914/Y (NAND2X2MTR)                                  0.046      1.142 r
  U17659/Y (NAND3X4MTR)                                  0.083      1.225 f
  U19030/Y (CLKNAND2X4MTR)                               0.051      1.275 r
  U11472/Y (CLKNAND2X4MTR)                               0.059      1.335 f
  U14252/Y (NAND2X12MTR)                                 0.067      1.402 r
  U15439/Y (OR2X4MTR)                                    0.094      1.495 r
  U11461/Y (INVX4MTR)                                    0.034      1.529 f
  U22794/Y (AOI22X1MTR)                                  0.054      1.583 r
  U11153/Y (OAI21X1MTR)                                  0.074      1.658 f
  U0_BANK_TOP/vACC_2_reg_0__9_/D (DFFRHQX2MTR)           0.000      1.658 f
  data arrival time                                                 1.658

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_0__9_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.658
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.277


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX4MTR)
                                                         0.141      0.141 f
  U14757/Y (INVX6MTR)                                    0.051      0.191 r
  U12922/Y (NAND3X4MTR)                                  0.105      0.296 f
  U18597/Y (INVX4MTR)                                    0.061      0.357 r
  U10244/Y (BUFX2MTR)                                    0.185      0.543 r
  U12765/Y (NOR2BX4MTR)                                  0.071      0.614 f
  U12706/Y (NOR2X2MTR)                                   0.122      0.736 r
  U24031/Y (OAI21X4MTR)                                  0.093      0.828 f
  U13272/Y (AOI21X4MTR)                                  0.100      0.929 r
  U12030/Y (OA21X2MTR)                                   0.122      1.050 r
  U11848/Y (OAI2BB1X2MTR)                                0.045      1.096 f
  U14914/Y (NAND2X2MTR)                                  0.046      1.142 r
  U17659/Y (NAND3X4MTR)                                  0.083      1.225 f
  U19030/Y (CLKNAND2X4MTR)                               0.051      1.275 r
  U11472/Y (CLKNAND2X4MTR)                               0.059      1.335 f
  U14252/Y (NAND2X12MTR)                                 0.067      1.402 r
  U15439/Y (OR2X4MTR)                                    0.094      1.495 r
  U11461/Y (INVX4MTR)                                    0.034      1.529 f
  U12998/Y (AOI22X1MTR)                                  0.054      1.583 r
  U14195/Y (OAI21X1MTR)                                  0.074      1.658 f
  U0_BANK_TOP/vACC_2_reg_0__21_/D (DFFRHQX2MTR)          0.000      1.658 f
  data arrival time                                                 1.658

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_0__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.658
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.277


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U17039/Y (INVX8MTR)                                    0.047      0.314 r
  U12158/Y (INVX6MTR)                                    0.038      0.352 f
  U10861/Y (AOI22X1MTR)                                  0.060      0.412 r
  U26089/Y (OAI211X2MTR)                                 0.088      0.501 f
  U18393/Y (CLKNAND2X2MTR)                               0.062      0.563 r
  U15135/Y (CLKNAND2X4MTR)                               0.070      0.633 f
  U14508/Y (NOR2X4MTR)                                   0.086      0.719 r
  U10023/Y (OAI21X3MTR)                                  0.079      0.798 f
  U20700/Y (AOI21X4MTR)                                  0.098      0.896 r
  U11846/Y (OAI21X8MTR)                                  0.071      0.967 f
  U11844/Y (INVX3MTR)                                    0.040      1.007 r
  U11845/Y (INVX3MTR)                                    0.030      1.037 f
  U17774/Y (AOI21X2MTR)                                  0.078      1.115 r
  U9541/Y (XNOR2X1MTR)                                   0.098      1.214 r
  U14569/Y (AOI2BB2X4MTR)                                0.070      1.284 f
  U13039/Y (OAI2BB1X4MTR)                                0.065      1.348 r
  U9403/Y (NOR2X3MTR)                                    0.032      1.380 f
  U17301/Y (AND3X4MTR)                                   0.082      1.462 f
  U16356/Y (NAND2X4MTR)                                  0.042      1.505 r
  U17220/Y (CLKNAND2X2MTR)                               0.069      1.574 f
  U11441/Y (OAI21X2MTR)                                  0.080      1.654 r
  U0_BANK_TOP/vACC_0_reg_0__18_/D (DFFRHQX4MTR)          0.000      1.654 r
  data arrival time                                                 1.654

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_0__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.123      1.377
  data required time                                                1.377
  --------------------------------------------------------------------------
  data required time                                                1.377
  data arrival time                                                -1.654
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.277


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U17039/Y (INVX8MTR)                                    0.047      0.314 r
  U12158/Y (INVX6MTR)                                    0.038      0.352 f
  U10861/Y (AOI22X1MTR)                                  0.060      0.412 r
  U26089/Y (OAI211X2MTR)                                 0.088      0.501 f
  U18393/Y (CLKNAND2X2MTR)                               0.062      0.563 r
  U15135/Y (CLKNAND2X4MTR)                               0.070      0.633 f
  U14508/Y (NOR2X4MTR)                                   0.086      0.719 r
  U10023/Y (OAI21X3MTR)                                  0.079      0.798 f
  U20700/Y (AOI21X4MTR)                                  0.098      0.896 r
  U11846/Y (OAI21X8MTR)                                  0.071      0.967 f
  U11844/Y (INVX3MTR)                                    0.040      1.007 r
  U11845/Y (INVX3MTR)                                    0.030      1.037 f
  U17774/Y (AOI21X2MTR)                                  0.078      1.115 r
  U9541/Y (XNOR2X1MTR)                                   0.098      1.214 r
  U14569/Y (AOI2BB2X4MTR)                                0.070      1.284 f
  U13039/Y (OAI2BB1X4MTR)                                0.065      1.348 r
  U9403/Y (NOR2X3MTR)                                    0.032      1.380 f
  U17301/Y (AND3X4MTR)                                   0.082      1.462 f
  U16356/Y (NAND2X4MTR)                                  0.042      1.505 r
  U17220/Y (CLKNAND2X2MTR)                               0.069      1.574 f
  U11254/Y (OAI21X2MTR)                                  0.080      1.654 r
  U0_BANK_TOP/vACC_2_reg_0__18_/D (DFFRHQX4MTR)          0.000      1.654 r
  data arrival time                                                 1.654

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_0__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.123      1.377
  data required time                                                1.377
  --------------------------------------------------------------------------
  data required time                                                1.377
  data arrival time                                                -1.654
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.277


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U17039/Y (INVX8MTR)                                    0.047      0.314 r
  U12158/Y (INVX6MTR)                                    0.038      0.352 f
  U10861/Y (AOI22X1MTR)                                  0.060      0.412 r
  U26089/Y (OAI211X2MTR)                                 0.088      0.501 f
  U18393/Y (CLKNAND2X2MTR)                               0.062      0.563 r
  U15135/Y (CLKNAND2X4MTR)                               0.070      0.633 f
  U14508/Y (NOR2X4MTR)                                   0.086      0.719 r
  U10023/Y (OAI21X3MTR)                                  0.079      0.798 f
  U20700/Y (AOI21X4MTR)                                  0.098      0.896 r
  U11846/Y (OAI21X8MTR)                                  0.071      0.967 f
  U11844/Y (INVX3MTR)                                    0.040      1.007 r
  U11845/Y (INVX3MTR)                                    0.030      1.037 f
  U17774/Y (AOI21X2MTR)                                  0.078      1.115 r
  U9541/Y (XNOR2X1MTR)                                   0.098      1.214 r
  U14569/Y (AOI2BB2X4MTR)                                0.070      1.284 f
  U13039/Y (OAI2BB1X4MTR)                                0.065      1.348 r
  U9403/Y (NOR2X3MTR)                                    0.032      1.380 f
  U17301/Y (AND3X4MTR)                                   0.082      1.462 f
  U16356/Y (NAND2X4MTR)                                  0.042      1.505 r
  U17220/Y (CLKNAND2X2MTR)                               0.069      1.574 f
  U11251/Y (OAI21X2MTR)                                  0.080      1.654 r
  U0_BANK_TOP/vACC_3_reg_0__18_/D (DFFRHQX4MTR)          0.000      1.654 r
  data arrival time                                                 1.654

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_0__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.123      1.377
  data required time                                                1.377
  --------------------------------------------------------------------------
  data required time                                                1.377
  data arrival time                                                -1.654
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.277


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U20808/Y (AOI21X8MTR)                                  0.108      1.348 r
  U20841/Y (NAND2BX4MTR)                                 0.090      1.439 r
  U9260/Y (NAND2X4MTR)                                   0.057      1.496 f
  U17525/Y (INVX4MTR)                                    0.064      1.560 r
  U11332/Y (NAND2X2MTR)                                  0.048      1.608 f
  U28883/Y (OAI211X2MTR)                                 0.041      1.648 r
  U0_BANK_TOP/vACC_1_reg_1__8_/D (DFFRHQX2MTR)           0.000      1.648 r
  data arrival time                                                 1.648

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_1__8_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.648
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.277


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_460_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14669/Y (BUFX8MTR)                                    0.073      0.440 r
  U14641/Y (BUFX10MTR)                                   0.072      0.513 r
  U17100/Y (INVX2MTR)                                    0.066      0.579 f
  U18215/Y (CLKNAND2X2MTR)                               0.059      0.638 r
  U25449/Y (NAND4X4MTR)                                  0.112      0.750 f
  U11007/Y (NOR2X4MTR)                                   0.092      0.842 r
  U16602/Y (NAND2X4MTR)                                  0.057      0.899 f
  U11793/Y (NOR2X4MTR)                                   0.060      0.959 r
  U16554/Y (NAND2X4MTR)                                  0.059      1.019 f
  U16516/Y (INVX6MTR)                                    0.047      1.066 r
  U15902/Y (NAND2X6MTR)                                  0.048      1.115 f
  U15887/Y (NOR2X8MTR)                                   0.061      1.175 r
  U15144/Y (NAND2X8MTR)                                  0.048      1.223 f
  U13026/Y (NOR2X4MTR)                                   0.063      1.287 r
  U26775/Y (NAND3X2MTR)                                  0.070      1.357 f
  U11610/Y (CLKNAND2X2MTR)                               0.074      1.431 r
  U11607/Y (NAND2X2MTR)                                  0.050      1.481 f
  U11313/Y (CLKNAND2X2MTR)                               0.046      1.527 r
  U12249/Y (AOI2BB1X4MTR)                                0.038      1.565 f
  U22979/Y (NOR2X1MTR)                                   0.047      1.612 r
  PIM_result_reg_460_/D (DFFRQX2MTR)                     0.000      1.612 r
  data arrival time                                                 1.612

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_460_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.612
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.277


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_76_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14669/Y (BUFX8MTR)                                    0.073      0.440 r
  U14641/Y (BUFX10MTR)                                   0.072      0.513 r
  U17100/Y (INVX2MTR)                                    0.066      0.579 f
  U18215/Y (CLKNAND2X2MTR)                               0.059      0.638 r
  U25449/Y (NAND4X4MTR)                                  0.112      0.750 f
  U11007/Y (NOR2X4MTR)                                   0.092      0.842 r
  U16602/Y (NAND2X4MTR)                                  0.057      0.899 f
  U11793/Y (NOR2X4MTR)                                   0.060      0.959 r
  U16554/Y (NAND2X4MTR)                                  0.059      1.019 f
  U16516/Y (INVX6MTR)                                    0.047      1.066 r
  U15902/Y (NAND2X6MTR)                                  0.048      1.115 f
  U15887/Y (NOR2X8MTR)                                   0.061      1.175 r
  U15144/Y (NAND2X8MTR)                                  0.048      1.223 f
  U13026/Y (NOR2X4MTR)                                   0.063      1.287 r
  U26775/Y (NAND3X2MTR)                                  0.070      1.357 f
  U11610/Y (CLKNAND2X2MTR)                               0.074      1.431 r
  U11607/Y (NAND2X2MTR)                                  0.050      1.481 f
  U11313/Y (CLKNAND2X2MTR)                               0.046      1.527 r
  U12249/Y (AOI2BB1X4MTR)                                0.038      1.565 f
  U22982/Y (NOR2X1MTR)                                   0.047      1.612 r
  PIM_result_reg_76_/D (DFFRQX2MTR)                      0.000      1.612 r
  data arrival time                                                 1.612

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_76_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.612
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.277


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_332_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14669/Y (BUFX8MTR)                                    0.073      0.440 r
  U14641/Y (BUFX10MTR)                                   0.072      0.513 r
  U17100/Y (INVX2MTR)                                    0.066      0.579 f
  U18215/Y (CLKNAND2X2MTR)                               0.059      0.638 r
  U25449/Y (NAND4X4MTR)                                  0.112      0.750 f
  U11007/Y (NOR2X4MTR)                                   0.092      0.842 r
  U16602/Y (NAND2X4MTR)                                  0.057      0.899 f
  U11793/Y (NOR2X4MTR)                                   0.060      0.959 r
  U16554/Y (NAND2X4MTR)                                  0.059      1.019 f
  U16516/Y (INVX6MTR)                                    0.047      1.066 r
  U15902/Y (NAND2X6MTR)                                  0.048      1.115 f
  U15887/Y (NOR2X8MTR)                                   0.061      1.175 r
  U15144/Y (NAND2X8MTR)                                  0.048      1.223 f
  U13026/Y (NOR2X4MTR)                                   0.063      1.287 r
  U26775/Y (NAND3X2MTR)                                  0.070      1.357 f
  U11610/Y (CLKNAND2X2MTR)                               0.074      1.431 r
  U11607/Y (NAND2X2MTR)                                  0.050      1.481 f
  U11313/Y (CLKNAND2X2MTR)                               0.046      1.527 r
  U12249/Y (AOI2BB1X4MTR)                                0.038      1.565 f
  U22980/Y (NOR2X1MTR)                                   0.047      1.612 r
  PIM_result_reg_332_/D (DFFRQX2MTR)                     0.000      1.612 r
  data arrival time                                                 1.612

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_332_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.612
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.277


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U20808/Y (AOI21X8MTR)                                  0.108      1.348 r
  U17595/Y (NAND2BX4MTR)                                 0.090      1.439 r
  U14268/Y (NAND2X4MTR)                                  0.053      1.492 f
  U11350/Y (INVX3MTR)                                    0.064      1.556 r
  U11346/Y (NAND2X2MTR)                                  0.047      1.603 f
  U28978/Y (OAI211X2MTR)                                 0.044      1.647 r
  U0_BANK_TOP/vACC_3_reg_1__14_/D (DFFRHQX2MTR)          0.000      1.647 r
  data arrival time                                                 1.647

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_1__14_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.130      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.647
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.277


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_204_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14669/Y (BUFX8MTR)                                    0.073      0.440 r
  U14641/Y (BUFX10MTR)                                   0.072      0.513 r
  U17100/Y (INVX2MTR)                                    0.066      0.579 f
  U18215/Y (CLKNAND2X2MTR)                               0.059      0.638 r
  U25449/Y (NAND4X4MTR)                                  0.112      0.750 f
  U11007/Y (NOR2X4MTR)                                   0.092      0.842 r
  U16602/Y (NAND2X4MTR)                                  0.057      0.899 f
  U11793/Y (NOR2X4MTR)                                   0.060      0.959 r
  U16554/Y (NAND2X4MTR)                                  0.059      1.019 f
  U16516/Y (INVX6MTR)                                    0.047      1.066 r
  U15902/Y (NAND2X6MTR)                                  0.048      1.115 f
  U15887/Y (NOR2X8MTR)                                   0.061      1.175 r
  U15144/Y (NAND2X8MTR)                                  0.048      1.223 f
  U13026/Y (NOR2X4MTR)                                   0.063      1.287 r
  U26775/Y (NAND3X2MTR)                                  0.070      1.357 f
  U11610/Y (CLKNAND2X2MTR)                               0.074      1.431 r
  U11607/Y (NAND2X2MTR)                                  0.050      1.481 f
  U11313/Y (CLKNAND2X2MTR)                               0.046      1.527 r
  U12249/Y (AOI2BB1X4MTR)                                0.038      1.565 f
  U22981/Y (NOR2X1MTR)                                   0.047      1.612 r
  PIM_result_reg_204_/D (DFFRQX2MTR)                     0.000      1.612 r
  data arrival time                                                 1.612

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_204_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.612
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.277


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U17039/Y (INVX8MTR)                                    0.043      0.350 f
  U12158/Y (INVX6MTR)                                    0.044      0.394 r
  U10861/Y (AOI22X1MTR)                                  0.060      0.454 f
  U26089/Y (OAI211X2MTR)                                 0.066      0.520 r
  U10156/Y (NOR2BX2MTR)                                  0.151      0.672 r
  U26167/Y (NOR2X2MTR)                                   0.068      0.739 f
  U26168/Y (NOR2X2MTR)                                   0.100      0.839 r
  U26171/Y (CLKNAND2X2MTR)                               0.063      0.901 f
  U12030/Y (OA21X2MTR)                                   0.172      1.073 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.117 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.169 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.230 r
  U19030/Y (CLKNAND2X4MTR)                               0.048      1.278 f
  U11472/Y (CLKNAND2X4MTR)                               0.051      1.329 r
  U14252/Y (NAND2X12MTR)                                 0.064      1.392 f
  U26623/Y (OAI2B1X8MTR)                                 0.092      1.484 r
  U15409/Y (BUFX4MTR)                                    0.105      1.589 r
  U11148/Y (OAI21X1MTR)                                  0.068      1.657 f
  U0_BANK_TOP/vACC_1_reg_0__14_/D (DFFRHQX2MTR)          0.000      1.657 f
  data arrival time                                                 1.657

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_0__14_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.657
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.277


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U20808/Y (AOI21X8MTR)                                  0.108      1.348 r
  U17595/Y (NAND2BX4MTR)                                 0.090      1.439 r
  U14268/Y (NAND2X4MTR)                                  0.053      1.492 f
  U11350/Y (INVX3MTR)                                    0.064      1.556 r
  U11339/Y (NAND2X2MTR)                                  0.047      1.603 f
  U28807/Y (OAI211X2MTR)                                 0.044      1.647 r
  U0_BANK_TOP/vACC_3_reg_1__21_/D (DFFRHQX2MTR)          0.000      1.647 r
  data arrival time                                                 1.647

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_1__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.647
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.276


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U20808/Y (AOI21X8MTR)                                  0.108      1.348 r
  U17595/Y (NAND2BX4MTR)                                 0.090      1.439 r
  U14268/Y (NAND2X4MTR)                                  0.053      1.492 f
  U16413/Y (INVX4MTR)                                    0.063      1.555 r
  U11370/Y (NAND2X2MTR)                                  0.047      1.603 f
  U28839/Y (OAI211X2MTR)                                 0.044      1.646 r
  U0_BANK_TOP/vACC_3_reg_1__12_/D (DFFRHQX2MTR)          0.000      1.646 r
  data arrival time                                                 1.646

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_1__12_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.130      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.646
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.276


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.131      0.131 f
  U18675/Y (INVX8MTR)                                    0.046      0.176 r
  U17297/Y (INVX6MTR)                                    0.038      0.214 f
  U23579/Y (NOR2BX8MTR)                                  0.071      0.285 r
  U21152/Y (AOI22X1MTR)                                  0.071      0.356 f
  U25513/Y (NAND4X2MTR)                                  0.079      0.435 r
  U20994/Y (NAND2X1MTR)                                  0.068      0.503 f
  U10262/Y (NAND2X2MTR)                                  0.072      0.575 r
  U14038/Y (INVX3MTR)                                    0.046      0.621 f
  U15881/Y (CLKNAND2X4MTR)                               0.049      0.670 r
  U15053/Y (OAI2B1X4MTR)                                 0.128      0.799 r
  U14599/Y (NAND3BX4MTR)                                 0.072      0.870 f
  U15657/Y (CLKNAND2X4MTR)                               0.061      0.931 r
  U14906/Y (INVX4MTR)                                    0.039      0.970 f
  U13058/Y (OAI21X4MTR)                                  0.074      1.044 r
  U20797/Y (OAI2BB1X4MTR)                                0.111      1.155 r
  U20735/Y (OAI211X8MTR)                                 0.069      1.224 f
  U14266/Y (NAND2X4MTR)                                  0.056      1.280 r
  U16369/Y (NAND2X6MTR)                                  0.061      1.340 f
  U11918/Y (NAND2X12MTR)                                 0.058      1.398 r
  U23378/Y (OR2X4MTR)                                    0.082      1.481 r
  U23574/Y (INVX4MTR)                                    0.038      1.519 f
  U11645/Y (AOI22X1MTR)                                  0.057      1.576 r
  U11122/Y (OAI21X1MTR)                                  0.079      1.655 f
  U0_BANK_TOP/vACC_0_reg_7__9_/D (DFFRHQX2MTR)           0.000      1.655 f
  data arrival time                                                 1.655

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_7__9_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.655
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.276


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (CLKNAND2X2MTR)                               0.059      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.043      0.361 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.409 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.503 f
  U18516/Y (AND2X4MTR)                                   0.081      0.584 f
  U15193/Y (CLKNAND2X4MTR)                               0.032      0.615 r
  U16727/Y (INVX3MTR)                                    0.033      0.648 f
  U15100/Y (INVX2MTR)                                    0.029      0.677 r
  U11081/Y (CLKNAND2X2MTR)                               0.047      0.724 f
  U13197/Y (CLKNAND2X2MTR)                               0.046      0.770 r
  U17752/Y (NAND2X3MTR)                                  0.045      0.815 f
  U11628/Y (NAND2X3MTR)                                  0.040      0.854 r
  U11627/Y (NAND2X4MTR)                                  0.057      0.911 f
  U11759/Y (NAND2X4MTR)                                  0.053      0.965 r
  U11864/Y (NAND2X6MTR)                                  0.051      1.016 f
  U16430/Y (AOI21X2MTR)                                  0.080      1.096 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.156 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.213 r
  U11847/Y (NAND2X4MTR)                                  0.056      1.268 f
  U11786/Y (CLKNAND2X8MTR)                               0.043      1.311 r
  U11777/Y (NAND2X12MTR)                                 0.055      1.366 f
  U23899/Y (OAI2B1X8MTR)                                 0.094      1.460 r
  U17202/Y (INVX4MTR)                                    0.049      1.509 f
  U9261/Y (INVX4MTR)                                     0.054      1.564 r
  U29054/Y (OAI222X2MTR)                                 0.085      1.649 f
  U0_BANK_TOP/vACC_0_reg_2__21_/D (DFFRHQX2MTR)          0.000      1.649 f
  data arrival time                                                 1.649

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_2__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.649
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.275


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_108_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12730/Y (BUFX8MTR)                                    0.076      0.504 r
  U15961/Y (INVX2MTR)                                    0.064      0.568 f
  U25288/Y (CLKNAND2X2MTR)                               0.053      0.621 r
  U18081/Y (NAND4X4MTR)                                  0.106      0.727 f
  U17938/Y (NOR2X3MTR)                                   0.107      0.834 r
  U13824/Y (CLKNAND2X4MTR)                               0.060      0.894 f
  U13785/Y (NOR2X4MTR)                                   0.080      0.974 r
  U11651/Y (NAND2X4MTR)                                  0.053      1.027 f
  U16559/Y (NOR2X4MTR)                                   0.070      1.098 r
  U17555/Y (NAND3X4MTR)                                  0.068      1.166 f
  U16470/Y (NOR2X4MTR)                                   0.080      1.246 r
  U15889/Y (NAND3X2MTR)                                  0.081      1.327 f
  U11377/Y (NAND3X1MTR)                                  0.058      1.386 r
  U9255/Y (NOR2X2MTR)                                    0.053      1.438 f
  U18878/Y (AOI2BB1X2MTR)                                0.121      1.559 f
  U22900/Y (NOR2X1MTR)                                   0.050      1.609 r
  PIM_result_reg_108_/D (DFFRQX2MTR)                     0.000      1.609 r
  data arrival time                                                 1.609

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_108_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.609
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.274


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_236_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12730/Y (BUFX8MTR)                                    0.076      0.504 r
  U15961/Y (INVX2MTR)                                    0.064      0.568 f
  U25288/Y (CLKNAND2X2MTR)                               0.053      0.621 r
  U18081/Y (NAND4X4MTR)                                  0.106      0.727 f
  U17938/Y (NOR2X3MTR)                                   0.107      0.834 r
  U13824/Y (CLKNAND2X4MTR)                               0.060      0.894 f
  U13785/Y (NOR2X4MTR)                                   0.080      0.974 r
  U11651/Y (NAND2X4MTR)                                  0.053      1.027 f
  U16559/Y (NOR2X4MTR)                                   0.070      1.098 r
  U17555/Y (NAND3X4MTR)                                  0.068      1.166 f
  U16470/Y (NOR2X4MTR)                                   0.080      1.246 r
  U15889/Y (NAND3X2MTR)                                  0.081      1.327 f
  U11377/Y (NAND3X1MTR)                                  0.058      1.386 r
  U9255/Y (NOR2X2MTR)                                    0.053      1.438 f
  U18878/Y (AOI2BB1X2MTR)                                0.121      1.559 f
  U22899/Y (NOR2X1MTR)                                   0.050      1.609 r
  PIM_result_reg_236_/D (DFFRQX2MTR)                     0.000      1.609 r
  data arrival time                                                 1.609

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_236_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.609
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.274


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_364_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12730/Y (BUFX8MTR)                                    0.076      0.504 r
  U15961/Y (INVX2MTR)                                    0.064      0.568 f
  U25288/Y (CLKNAND2X2MTR)                               0.053      0.621 r
  U18081/Y (NAND4X4MTR)                                  0.106      0.727 f
  U17938/Y (NOR2X3MTR)                                   0.107      0.834 r
  U13824/Y (CLKNAND2X4MTR)                               0.060      0.894 f
  U13785/Y (NOR2X4MTR)                                   0.080      0.974 r
  U11651/Y (NAND2X4MTR)                                  0.053      1.027 f
  U16559/Y (NOR2X4MTR)                                   0.070      1.098 r
  U17555/Y (NAND3X4MTR)                                  0.068      1.166 f
  U16470/Y (NOR2X4MTR)                                   0.080      1.246 r
  U15889/Y (NAND3X2MTR)                                  0.081      1.327 f
  U11377/Y (NAND3X1MTR)                                  0.058      1.386 r
  U9255/Y (NOR2X2MTR)                                    0.053      1.438 f
  U18878/Y (AOI2BB1X2MTR)                                0.121      1.559 f
  U22898/Y (NOR2X1MTR)                                   0.050      1.609 r
  PIM_result_reg_364_/D (DFFRQX2MTR)                     0.000      1.609 r
  data arrival time                                                 1.609

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_364_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.609
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.274


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_492_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12730/Y (BUFX8MTR)                                    0.076      0.504 r
  U15961/Y (INVX2MTR)                                    0.064      0.568 f
  U25288/Y (CLKNAND2X2MTR)                               0.053      0.621 r
  U18081/Y (NAND4X4MTR)                                  0.106      0.727 f
  U17938/Y (NOR2X3MTR)                                   0.107      0.834 r
  U13824/Y (CLKNAND2X4MTR)                               0.060      0.894 f
  U13785/Y (NOR2X4MTR)                                   0.080      0.974 r
  U11651/Y (NAND2X4MTR)                                  0.053      1.027 f
  U16559/Y (NOR2X4MTR)                                   0.070      1.098 r
  U17555/Y (NAND3X4MTR)                                  0.068      1.166 f
  U16470/Y (NOR2X4MTR)                                   0.080      1.246 r
  U15889/Y (NAND3X2MTR)                                  0.081      1.327 f
  U11377/Y (NAND3X1MTR)                                  0.058      1.386 r
  U9255/Y (NOR2X2MTR)                                    0.053      1.438 f
  U18878/Y (AOI2BB1X2MTR)                                0.121      1.559 f
  U22897/Y (NOR2X1MTR)                                   0.050      1.609 r
  PIM_result_reg_492_/D (DFFRQX2MTR)                     0.000      1.609 r
  data arrival time                                                 1.609

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_492_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.609
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.274


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24078/Y (INVX12MTR)                                   0.042      0.330 f
  U11326/Y (INVX8MTR)                                    0.040      0.370 r
  U18780/Y (BUFX8MTR)                                    0.066      0.435 r
  U10398/Y (AOI22X2MTR)                                  0.053      0.489 f
  U18576/Y (OAI2B11X2MTR)                                0.059      0.548 r
  U10242/Y (NOR2BX2MTR)                                  0.161      0.709 r
  U25847/Y (NOR2X2MTR)                                   0.069      0.778 f
  U16706/Y (NOR2X2MTR)                                   0.087      0.864 r
  U25849/Y (CLKNAND2X2MTR)                               0.066      0.930 f
  U19307/Y (OA21X4MTR)                                   0.161      1.092 f
  U23933/Y (OAI2B1X8MTR)                                 0.035      1.126 r
  U16528/Y (CLKNAND2X4MTR)                               0.044      1.170 f
  U10906/Y (NAND3X4MTR)                                  0.051      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.052      1.273 f
  U16368/Y (NAND2X4MTR)                                  0.050      1.323 r
  U16360/Y (NAND2X8MTR)                                  0.065      1.388 f
  U14209/Y (OR2X4MTR)                                    0.101      1.489 f
  U23572/Y (INVX4MTR)                                    0.049      1.538 r
  U12242/Y (AOI22X1MTR)                                  0.059      1.598 f
  U13653/Y (OAI21X1MTR)                                  0.052      1.650 r
  U0_BANK_TOP/vACC_3_reg_4__21_/D (DFFRHQX2MTR)          0.000      1.650 r
  data arrival time                                                 1.650

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_4__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.650
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.274


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_107_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12730/Y (BUFX8MTR)                                    0.076      0.504 r
  U15961/Y (INVX2MTR)                                    0.064      0.568 f
  U25288/Y (CLKNAND2X2MTR)                               0.053      0.621 r
  U18081/Y (NAND4X4MTR)                                  0.106      0.727 f
  U17938/Y (NOR2X3MTR)                                   0.107      0.834 r
  U13824/Y (CLKNAND2X4MTR)                               0.060      0.894 f
  U13785/Y (NOR2X4MTR)                                   0.080      0.974 r
  U11651/Y (NAND2X4MTR)                                  0.053      1.027 f
  U16559/Y (NOR2X4MTR)                                   0.070      1.098 r
  U17555/Y (NAND3X4MTR)                                  0.068      1.166 f
  U16470/Y (NOR2X4MTR)                                   0.080      1.246 r
  U15889/Y (NAND3X2MTR)                                  0.081      1.327 f
  U11377/Y (NAND3X1MTR)                                  0.058      1.386 r
  U9255/Y (NOR2X2MTR)                                    0.053      1.438 f
  U18887/Y (AOI2BB1X2MTR)                                0.121      1.559 f
  U22904/Y (NOR2X1MTR)                                   0.050      1.609 r
  PIM_result_reg_107_/D (DFFRQX2MTR)                     0.000      1.609 r
  data arrival time                                                 1.609

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_107_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.609
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.274


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_235_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12730/Y (BUFX8MTR)                                    0.076      0.504 r
  U15961/Y (INVX2MTR)                                    0.064      0.568 f
  U25288/Y (CLKNAND2X2MTR)                               0.053      0.621 r
  U18081/Y (NAND4X4MTR)                                  0.106      0.727 f
  U17938/Y (NOR2X3MTR)                                   0.107      0.834 r
  U13824/Y (CLKNAND2X4MTR)                               0.060      0.894 f
  U13785/Y (NOR2X4MTR)                                   0.080      0.974 r
  U11651/Y (NAND2X4MTR)                                  0.053      1.027 f
  U16559/Y (NOR2X4MTR)                                   0.070      1.098 r
  U17555/Y (NAND3X4MTR)                                  0.068      1.166 f
  U16470/Y (NOR2X4MTR)                                   0.080      1.246 r
  U15889/Y (NAND3X2MTR)                                  0.081      1.327 f
  U11377/Y (NAND3X1MTR)                                  0.058      1.386 r
  U9255/Y (NOR2X2MTR)                                    0.053      1.438 f
  U18887/Y (AOI2BB1X2MTR)                                0.121      1.559 f
  U22903/Y (NOR2X1MTR)                                   0.050      1.609 r
  PIM_result_reg_235_/D (DFFRQX2MTR)                     0.000      1.609 r
  data arrival time                                                 1.609

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_235_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.609
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.274


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_363_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12730/Y (BUFX8MTR)                                    0.076      0.504 r
  U15961/Y (INVX2MTR)                                    0.064      0.568 f
  U25288/Y (CLKNAND2X2MTR)                               0.053      0.621 r
  U18081/Y (NAND4X4MTR)                                  0.106      0.727 f
  U17938/Y (NOR2X3MTR)                                   0.107      0.834 r
  U13824/Y (CLKNAND2X4MTR)                               0.060      0.894 f
  U13785/Y (NOR2X4MTR)                                   0.080      0.974 r
  U11651/Y (NAND2X4MTR)                                  0.053      1.027 f
  U16559/Y (NOR2X4MTR)                                   0.070      1.098 r
  U17555/Y (NAND3X4MTR)                                  0.068      1.166 f
  U16470/Y (NOR2X4MTR)                                   0.080      1.246 r
  U15889/Y (NAND3X2MTR)                                  0.081      1.327 f
  U11377/Y (NAND3X1MTR)                                  0.058      1.386 r
  U9255/Y (NOR2X2MTR)                                    0.053      1.438 f
  U18887/Y (AOI2BB1X2MTR)                                0.121      1.559 f
  U22902/Y (NOR2X1MTR)                                   0.050      1.609 r
  PIM_result_reg_363_/D (DFFRQX2MTR)                     0.000      1.609 r
  data arrival time                                                 1.609

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_363_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.609
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.274


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_491_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12730/Y (BUFX8MTR)                                    0.076      0.504 r
  U15961/Y (INVX2MTR)                                    0.064      0.568 f
  U25288/Y (CLKNAND2X2MTR)                               0.053      0.621 r
  U18081/Y (NAND4X4MTR)                                  0.106      0.727 f
  U17938/Y (NOR2X3MTR)                                   0.107      0.834 r
  U13824/Y (CLKNAND2X4MTR)                               0.060      0.894 f
  U13785/Y (NOR2X4MTR)                                   0.080      0.974 r
  U11651/Y (NAND2X4MTR)                                  0.053      1.027 f
  U16559/Y (NOR2X4MTR)                                   0.070      1.098 r
  U17555/Y (NAND3X4MTR)                                  0.068      1.166 f
  U16470/Y (NOR2X4MTR)                                   0.080      1.246 r
  U15889/Y (NAND3X2MTR)                                  0.081      1.327 f
  U11377/Y (NAND3X1MTR)                                  0.058      1.386 r
  U9255/Y (NOR2X2MTR)                                    0.053      1.438 f
  U18887/Y (AOI2BB1X2MTR)                                0.121      1.559 f
  U22901/Y (NOR2X1MTR)                                   0.050      1.609 r
  PIM_result_reg_491_/D (DFFRQX2MTR)                     0.000      1.609 r
  data arrival time                                                 1.609

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_491_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.609
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.274


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U20808/Y (AOI21X8MTR)                                  0.108      1.348 r
  U17595/Y (NAND2BX4MTR)                                 0.090      1.439 r
  U14268/Y (NAND2X4MTR)                                  0.053      1.492 f
  U11350/Y (INVX3MTR)                                    0.064      1.556 r
  U17480/Y (CLKNAND2X2MTR)                               0.046      1.602 f
  U11348/Y (OAI211X1MTR)                                 0.042      1.645 r
  U0_BANK_TOP/vACC_3_reg_1__9_/D (DFFRHQX2MTR)           0.000      1.645 r
  data arrival time                                                 1.645

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_1__9_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.645
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.274


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U14557/Y (BUFX4MTR)                                    0.082      0.225 r
  U28803/Y (NAND3X2MTR)                                  0.077      0.302 f
  U10416/Y (INVX2MTR)                                    0.068      0.369 r
  U18528/Y (OAI2BB1X2MTR)                                0.100      0.470 r
  U28798/Y (NAND3BX4MTR)                                 0.072      0.542 r
  U20851/Y (OAI2BB1X4MTR)                                0.100      0.642 r
  U15943/Y (NAND2BX4MTR)                                 0.080      0.722 r
  U13366/Y (INVX4MTR)                                    0.039      0.761 f
  U23986/Y (NOR2X4MTR)                                   0.057      0.817 r
  U12025/Y (AND2X4MTR)                                   0.106      0.923 r
  U14329/Y (CLKNAND2X2MTR)                               0.051      0.974 f
  U14901/Y (CLKNAND2X4MTR)                               0.052      1.026 r
  U24723/Y (NAND2X2MTR)                                  0.046      1.072 f
  U11979/Y (NAND3BX2MTR)                                 0.053      1.125 r
  U10906/Y (NAND3X4MTR)                                  0.092      1.217 f
  U10907/Y (CLKNAND2X4MTR)                               0.054      1.271 r
  U16368/Y (NAND2X4MTR)                                  0.054      1.325 f
  U16360/Y (NAND2X8MTR)                                  0.066      1.390 r
  U20862/Y (OAI2B1X8MTR)                                 0.065      1.455 f
  U9172/Y (BUFX6MTR)                                     0.088      1.543 f
  U11378/Y (OAI21X1MTR)                                  0.057      1.600 r
  U0_BANK_TOP/vACC_0_reg_4__8_/D (DFFRQX4MTR)            0.000      1.600 r
  data arrival time                                                 1.600

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_4__8_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.174      1.326
  data required time                                                1.326
  --------------------------------------------------------------------------
  data required time                                                1.326
  data arrival time                                                -1.600
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.274


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U17039/Y (INVX8MTR)                                    0.047      0.314 r
  U15261/Y (INVX4MTR)                                    0.043      0.357 f
  U25809/Y (AOI22X2MTR)                                  0.066      0.423 r
  U17140/Y (NOR2BX4MTR)                                  0.108      0.530 r
  U11384/Y (NOR2X4MTR)                                   0.034      0.564 f
  U11382/Y (INVX4MTR)                                    0.036      0.601 r
  U24246/Y (CLKNAND2X4MTR)                               0.053      0.653 f
  U25099/Y (NOR2X3MTR)                                   0.066      0.719 r
  U10234/Y (INVX2MTR)                                    0.041      0.760 f
  U14988/Y (NAND2BX2MTR)                                 0.044      0.804 r
  U17719/Y (INVX2MTR)                                    0.034      0.838 f
  U12005/Y (NAND2X2MTR)                                  0.032      0.870 r
  U11175/Y (INVX2MTR)                                    0.038      0.908 f
  U11178/Y (NAND2X4MTR)                                  0.040      0.948 r
  U16442/Y (NAND2X6MTR)                                  0.049      0.997 f
  U9609/Y (OAI2BB1X2MTR)                                 0.102      1.098 f
  U9575/Y (NAND2X4MTR)                                   0.038      1.137 r
  U9507/Y (NAND3X4MTR)                                   0.071      1.208 f
  U9480/Y (INVX2MTR)                                     0.072      1.280 r
  U15434/Y (NOR2X8MTR)                                   0.035      1.315 f
  U15376/Y (BUFX4MTR)                                    0.101      1.416 f
  U18755/Y (MXI2X2MTR)                                   0.094      1.509 f
  U11468/Y (OAI22X1MTR)                                  0.082      1.592 r
  U0_BANK_TOP/vACC_2_reg_6__0_/D (DFFRQX4MTR)            0.000      1.592 r
  data arrival time                                                 1.592

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_6__0_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.182      1.318
  data required time                                                1.318
  --------------------------------------------------------------------------
  data required time                                                1.318
  data arrival time                                                -1.592
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.274


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U20808/Y (AOI21X8MTR)                                  0.108      1.348 r
  U9240/Y (NAND2BX2MTR)                                  0.098      1.446 r
  U16466/Y (INVX2MTR)                                    0.059      1.505 f
  U11306/Y (NAND2X1MTR)                                  0.042      1.547 r
  U11307/Y (OAI211X1MTR)                                 0.096      1.643 f
  U0_BANK_TOP/vACC_2_reg_1__9_/D (DFFRHQX2MTR)           0.000      1.643 f
  data arrival time                                                 1.643

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_1__9_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.131      1.369
  data required time                                                1.369
  --------------------------------------------------------------------------
  data required time                                                1.369
  data arrival time                                                -1.643
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.274


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_42_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U15113/Y (MXI2X8MTR)                                   0.067      0.368 f
  U17155/Y (INVX12MTR)                                   0.043      0.412 r
  U14629/Y (BUFX6MTR)                                    0.080      0.492 r
  U25342/Y (INVX4MTR)                                    0.047      0.539 f
  U18322/Y (CLKNAND2X2MTR)                               0.045      0.584 r
  U25345/Y (NAND4X4MTR)                                  0.095      0.680 f
  U16086/Y (NOR2X2MTR)                                   0.103      0.783 r
  U11577/Y (AND3X4MTR)                                   0.123      0.906 r
  U13147/Y (NAND2X4MTR)                                  0.053      0.959 f
  U13123/Y (NOR2X4MTR)                                   0.079      1.038 r
  U10823/Y (NAND2X4MTR)                                  0.059      1.097 f
  U17550/Y (NOR2X6MTR)                                   0.075      1.172 r
  U16487/Y (NAND2X4MTR)                                  0.057      1.228 f
  U15861/Y (NOR2X4MTR)                                   0.072      1.301 r
  U17412/Y (NAND3X4MTR)                                  0.066      1.367 f
  U17376/Y (CLKNAND2X2MTR)                               0.060      1.427 r
  U17546/Y (NOR2X4MTR)                                   0.042      1.468 f
  U11799/Y (NAND2X1MTR)                                  0.046      1.514 r
  U18814/Y (MXI2X2MTR)                                   0.074      1.588 f
  U22536/Y (NOR2X1MTR)                                   0.066      1.654 r
  PIM_result_reg_42_/D (DFFRHQX4MTR)                     0.000      1.654 r
  data arrival time                                                 1.654

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_42_/CK (DFFRHQX4MTR)                    0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.654
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.274


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_170_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U15113/Y (MXI2X8MTR)                                   0.067      0.368 f
  U17155/Y (INVX12MTR)                                   0.043      0.412 r
  U14629/Y (BUFX6MTR)                                    0.080      0.492 r
  U25342/Y (INVX4MTR)                                    0.047      0.539 f
  U18322/Y (CLKNAND2X2MTR)                               0.045      0.584 r
  U25345/Y (NAND4X4MTR)                                  0.095      0.680 f
  U16086/Y (NOR2X2MTR)                                   0.103      0.783 r
  U11577/Y (AND3X4MTR)                                   0.123      0.906 r
  U13147/Y (NAND2X4MTR)                                  0.053      0.959 f
  U13123/Y (NOR2X4MTR)                                   0.079      1.038 r
  U10823/Y (NAND2X4MTR)                                  0.059      1.097 f
  U17550/Y (NOR2X6MTR)                                   0.075      1.172 r
  U16487/Y (NAND2X4MTR)                                  0.057      1.228 f
  U15861/Y (NOR2X4MTR)                                   0.072      1.301 r
  U17412/Y (NAND3X4MTR)                                  0.066      1.367 f
  U17376/Y (CLKNAND2X2MTR)                               0.060      1.427 r
  U17546/Y (NOR2X4MTR)                                   0.042      1.468 f
  U11799/Y (NAND2X1MTR)                                  0.046      1.514 r
  U18814/Y (MXI2X2MTR)                                   0.074      1.588 f
  U22535/Y (NOR2X1MTR)                                   0.066      1.654 r
  PIM_result_reg_170_/D (DFFRHQX4MTR)                    0.000      1.654 r
  data arrival time                                                 1.654

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_170_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.654
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.274


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_298_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U15113/Y (MXI2X8MTR)                                   0.067      0.368 f
  U17155/Y (INVX12MTR)                                   0.043      0.412 r
  U14629/Y (BUFX6MTR)                                    0.080      0.492 r
  U25342/Y (INVX4MTR)                                    0.047      0.539 f
  U18322/Y (CLKNAND2X2MTR)                               0.045      0.584 r
  U25345/Y (NAND4X4MTR)                                  0.095      0.680 f
  U16086/Y (NOR2X2MTR)                                   0.103      0.783 r
  U11577/Y (AND3X4MTR)                                   0.123      0.906 r
  U13147/Y (NAND2X4MTR)                                  0.053      0.959 f
  U13123/Y (NOR2X4MTR)                                   0.079      1.038 r
  U10823/Y (NAND2X4MTR)                                  0.059      1.097 f
  U17550/Y (NOR2X6MTR)                                   0.075      1.172 r
  U16487/Y (NAND2X4MTR)                                  0.057      1.228 f
  U15861/Y (NOR2X4MTR)                                   0.072      1.301 r
  U17412/Y (NAND3X4MTR)                                  0.066      1.367 f
  U17376/Y (CLKNAND2X2MTR)                               0.060      1.427 r
  U17546/Y (NOR2X4MTR)                                   0.042      1.468 f
  U11799/Y (NAND2X1MTR)                                  0.046      1.514 r
  U18814/Y (MXI2X2MTR)                                   0.074      1.588 f
  U22534/Y (NOR2X1MTR)                                   0.066      1.654 r
  PIM_result_reg_298_/D (DFFRHQX4MTR)                    0.000      1.654 r
  data arrival time                                                 1.654

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_298_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.654
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.274


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_426_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U15113/Y (MXI2X8MTR)                                   0.067      0.368 f
  U17155/Y (INVX12MTR)                                   0.043      0.412 r
  U14629/Y (BUFX6MTR)                                    0.080      0.492 r
  U25342/Y (INVX4MTR)                                    0.047      0.539 f
  U18322/Y (CLKNAND2X2MTR)                               0.045      0.584 r
  U25345/Y (NAND4X4MTR)                                  0.095      0.680 f
  U16086/Y (NOR2X2MTR)                                   0.103      0.783 r
  U11577/Y (AND3X4MTR)                                   0.123      0.906 r
  U13147/Y (NAND2X4MTR)                                  0.053      0.959 f
  U13123/Y (NOR2X4MTR)                                   0.079      1.038 r
  U10823/Y (NAND2X4MTR)                                  0.059      1.097 f
  U17550/Y (NOR2X6MTR)                                   0.075      1.172 r
  U16487/Y (NAND2X4MTR)                                  0.057      1.228 f
  U15861/Y (NOR2X4MTR)                                   0.072      1.301 r
  U17412/Y (NAND3X4MTR)                                  0.066      1.367 f
  U17376/Y (CLKNAND2X2MTR)                               0.060      1.427 r
  U17546/Y (NOR2X4MTR)                                   0.042      1.468 f
  U11799/Y (NAND2X1MTR)                                  0.046      1.514 r
  U18814/Y (MXI2X2MTR)                                   0.074      1.588 f
  U22533/Y (NOR2X1MTR)                                   0.066      1.654 r
  PIM_result_reg_426_/D (DFFRHQX4MTR)                    0.000      1.654 r
  data arrival time                                                 1.654

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_426_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.654
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.274


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_117_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.037      0.159 f
  U15121/Y (NOR2X8MTR)                                   0.045      0.203 r
  U25213/Y (CLKNAND2X2MTR)                               0.076      0.279 f
  U11558/Y (OAI2BB1X4MTR)                                0.117      0.395 f
  U14669/Y (BUFX8MTR)                                    0.079      0.474 f
  U14641/Y (BUFX10MTR)                                   0.073      0.547 f
  U13443/Y (INVX6MTR)                                    0.040      0.588 r
  U23850/Y (CLKNAND2X2MTR)                               0.042      0.630 f
  U23818/Y (NAND2X2MTR)                                  0.044      0.674 r
  U18060/Y (NOR2X4MTR)                                   0.048      0.722 f
  U25621/Y (NAND2X6MTR)                                  0.047      0.769 r
  U15116/Y (NAND2X6MTR)                                  0.043      0.812 f
  U17890/Y (NOR2X4MTR)                                   0.065      0.877 r
  U11634/Y (NAND2X4MTR)                                  0.055      0.932 f
  U11633/Y (NOR2X6MTR)                                   0.071      1.002 r
  U15931/Y (NAND3X6MTR)                                  0.075      1.078 f
  U15221/Y (NOR2X8MTR)                                   0.070      1.147 r
  U10721/Y (NAND3X8MTR)                                  0.075      1.222 f
  U26351/Y (NOR2X2MTR)                                   0.120      1.343 r
  U23981/Y (CLKNAND2X2MTR)                               0.071      1.413 f
  U22406/Y (OAI22X1MTR)                                  0.084      1.497 r
  U18857/Y (NOR2X2MTR)                                   0.059      1.557 f
  U22891/Y (NOR2X1MTR)                                   0.051      1.608 r
  PIM_result_reg_117_/D (DFFRQX2MTR)                     0.000      1.608 r
  data arrival time                                                 1.608

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_117_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.608
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.274


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_245_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.037      0.159 f
  U15121/Y (NOR2X8MTR)                                   0.045      0.203 r
  U25213/Y (CLKNAND2X2MTR)                               0.076      0.279 f
  U11558/Y (OAI2BB1X4MTR)                                0.117      0.395 f
  U14669/Y (BUFX8MTR)                                    0.079      0.474 f
  U14641/Y (BUFX10MTR)                                   0.073      0.547 f
  U13443/Y (INVX6MTR)                                    0.040      0.588 r
  U23850/Y (CLKNAND2X2MTR)                               0.042      0.630 f
  U23818/Y (NAND2X2MTR)                                  0.044      0.674 r
  U18060/Y (NOR2X4MTR)                                   0.048      0.722 f
  U25621/Y (NAND2X6MTR)                                  0.047      0.769 r
  U15116/Y (NAND2X6MTR)                                  0.043      0.812 f
  U17890/Y (NOR2X4MTR)                                   0.065      0.877 r
  U11634/Y (NAND2X4MTR)                                  0.055      0.932 f
  U11633/Y (NOR2X6MTR)                                   0.071      1.002 r
  U15931/Y (NAND3X6MTR)                                  0.075      1.078 f
  U15221/Y (NOR2X8MTR)                                   0.070      1.147 r
  U10721/Y (NAND3X8MTR)                                  0.075      1.222 f
  U26351/Y (NOR2X2MTR)                                   0.120      1.343 r
  U23981/Y (CLKNAND2X2MTR)                               0.071      1.413 f
  U22406/Y (OAI22X1MTR)                                  0.084      1.497 r
  U18857/Y (NOR2X2MTR)                                   0.059      1.557 f
  U22890/Y (NOR2X1MTR)                                   0.051      1.608 r
  PIM_result_reg_245_/D (DFFRQX2MTR)                     0.000      1.608 r
  data arrival time                                                 1.608

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_245_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.608
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.274


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_373_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.037      0.159 f
  U15121/Y (NOR2X8MTR)                                   0.045      0.203 r
  U25213/Y (CLKNAND2X2MTR)                               0.076      0.279 f
  U11558/Y (OAI2BB1X4MTR)                                0.117      0.395 f
  U14669/Y (BUFX8MTR)                                    0.079      0.474 f
  U14641/Y (BUFX10MTR)                                   0.073      0.547 f
  U13443/Y (INVX6MTR)                                    0.040      0.588 r
  U23850/Y (CLKNAND2X2MTR)                               0.042      0.630 f
  U23818/Y (NAND2X2MTR)                                  0.044      0.674 r
  U18060/Y (NOR2X4MTR)                                   0.048      0.722 f
  U25621/Y (NAND2X6MTR)                                  0.047      0.769 r
  U15116/Y (NAND2X6MTR)                                  0.043      0.812 f
  U17890/Y (NOR2X4MTR)                                   0.065      0.877 r
  U11634/Y (NAND2X4MTR)                                  0.055      0.932 f
  U11633/Y (NOR2X6MTR)                                   0.071      1.002 r
  U15931/Y (NAND3X6MTR)                                  0.075      1.078 f
  U15221/Y (NOR2X8MTR)                                   0.070      1.147 r
  U10721/Y (NAND3X8MTR)                                  0.075      1.222 f
  U26351/Y (NOR2X2MTR)                                   0.120      1.343 r
  U23981/Y (CLKNAND2X2MTR)                               0.071      1.413 f
  U22406/Y (OAI22X1MTR)                                  0.084      1.497 r
  U18857/Y (NOR2X2MTR)                                   0.059      1.557 f
  U22889/Y (NOR2X1MTR)                                   0.051      1.608 r
  PIM_result_reg_373_/D (DFFRQX2MTR)                     0.000      1.608 r
  data arrival time                                                 1.608

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_373_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.608
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.274


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_501_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.037      0.159 f
  U15121/Y (NOR2X8MTR)                                   0.045      0.203 r
  U25213/Y (CLKNAND2X2MTR)                               0.076      0.279 f
  U11558/Y (OAI2BB1X4MTR)                                0.117      0.395 f
  U14669/Y (BUFX8MTR)                                    0.079      0.474 f
  U14641/Y (BUFX10MTR)                                   0.073      0.547 f
  U13443/Y (INVX6MTR)                                    0.040      0.588 r
  U23850/Y (CLKNAND2X2MTR)                               0.042      0.630 f
  U23818/Y (NAND2X2MTR)                                  0.044      0.674 r
  U18060/Y (NOR2X4MTR)                                   0.048      0.722 f
  U25621/Y (NAND2X6MTR)                                  0.047      0.769 r
  U15116/Y (NAND2X6MTR)                                  0.043      0.812 f
  U17890/Y (NOR2X4MTR)                                   0.065      0.877 r
  U11634/Y (NAND2X4MTR)                                  0.055      0.932 f
  U11633/Y (NOR2X6MTR)                                   0.071      1.002 r
  U15931/Y (NAND3X6MTR)                                  0.075      1.078 f
  U15221/Y (NOR2X8MTR)                                   0.070      1.147 r
  U10721/Y (NAND3X8MTR)                                  0.075      1.222 f
  U26351/Y (NOR2X2MTR)                                   0.120      1.343 r
  U23981/Y (CLKNAND2X2MTR)                               0.071      1.413 f
  U22406/Y (OAI22X1MTR)                                  0.084      1.497 r
  U18857/Y (NOR2X2MTR)                                   0.059      1.557 f
  U22888/Y (NOR2X1MTR)                                   0.051      1.608 r
  PIM_result_reg_501_/D (DFFRQX2MTR)                     0.000      1.608 r
  data arrival time                                                 1.608

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_501_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.608
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.274


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U20808/Y (AOI21X8MTR)                                  0.108      1.348 r
  U17595/Y (NAND2BX4MTR)                                 0.090      1.439 r
  U14268/Y (NAND2X4MTR)                                  0.053      1.492 f
  U15470/Y (INVX4MTR)                                    0.062      1.554 r
  U11280/Y (NAND2X2MTR)                                  0.047      1.601 f
  U28885/Y (OAI211X2MTR)                                 0.043      1.645 r
  U0_BANK_TOP/vACC_3_reg_1__8_/D (DFFRHQX2MTR)           0.000      1.645 r
  data arrival time                                                 1.645

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_1__8_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.645
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.274


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24079/Y (INVX6MTR)                                    0.041      0.328 f
  U17036/Y (INVX4MTR)                                    0.046      0.374 r
  U10447/Y (INVX4MTR)                                    0.040      0.415 f
  U11615/Y (NOR2X3MTR)                                   0.053      0.467 r
  U23944/Y (AOI21X3MTR)                                  0.035      0.503 f
  U12205/Y (OAI21X4MTR)                                  0.045      0.548 r
  U11670/Y (OAI21X6MTR)                                  0.068      0.616 f
  U24246/Y (CLKNAND2X4MTR)                               0.046      0.662 r
  U25099/Y (NOR2X3MTR)                                   0.031      0.693 f
  U10234/Y (INVX2MTR)                                    0.035      0.728 r
  U14988/Y (NAND2BX2MTR)                                 0.051      0.779 f
  U17719/Y (INVX2MTR)                                    0.044      0.823 r
  U12005/Y (NAND2X2MTR)                                  0.041      0.863 f
  U11175/Y (INVX2MTR)                                    0.049      0.912 r
  U11178/Y (NAND2X4MTR)                                  0.050      0.962 f
  U16442/Y (NAND2X6MTR)                                  0.045      1.007 r
  U9609/Y (OAI2BB1X2MTR)                                 0.106      1.113 r
  U9575/Y (NAND2X4MTR)                                   0.040      1.153 f
  U9507/Y (NAND3X4MTR)                                   0.048      1.201 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.249 f
  U11696/Y (CLKNAND2X4MTR)                               0.043      1.292 r
  U12257/Y (NAND2X8MTR)                                  0.063      1.355 f
  U20848/Y (OAI2B1X4MTR)                                 0.085      1.440 r
  U17389/Y (INVX4MTR)                                    0.050      1.490 f
  U11491/Y (INVX4MTR)                                    0.050      1.540 r
  U29623/Y (OAI222X2MTR)                                 0.104      1.644 f
  U0_BANK_TOP/vACC_2_reg_6__10_/D (DFFRHQX2MTR)          0.000      1.644 f
  data arrival time                                                 1.644

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_6__10_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.644
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.274


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24079/Y (INVX6MTR)                                    0.041      0.328 f
  U17036/Y (INVX4MTR)                                    0.046      0.374 r
  U10447/Y (INVX4MTR)                                    0.040      0.415 f
  U11615/Y (NOR2X3MTR)                                   0.053      0.467 r
  U23944/Y (AOI21X3MTR)                                  0.035      0.503 f
  U12205/Y (OAI21X4MTR)                                  0.045      0.548 r
  U11670/Y (OAI21X6MTR)                                  0.068      0.616 f
  U24246/Y (CLKNAND2X4MTR)                               0.046      0.662 r
  U25099/Y (NOR2X3MTR)                                   0.031      0.693 f
  U10234/Y (INVX2MTR)                                    0.035      0.728 r
  U14988/Y (NAND2BX2MTR)                                 0.051      0.779 f
  U17719/Y (INVX2MTR)                                    0.044      0.823 r
  U12005/Y (NAND2X2MTR)                                  0.041      0.863 f
  U11175/Y (INVX2MTR)                                    0.049      0.912 r
  U11178/Y (NAND2X4MTR)                                  0.050      0.962 f
  U16442/Y (NAND2X6MTR)                                  0.045      1.007 r
  U9609/Y (OAI2BB1X2MTR)                                 0.106      1.113 r
  U9575/Y (NAND2X4MTR)                                   0.040      1.153 f
  U9507/Y (NAND3X4MTR)                                   0.048      1.201 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.249 f
  U11696/Y (CLKNAND2X4MTR)                               0.043      1.292 r
  U12257/Y (NAND2X8MTR)                                  0.063      1.355 f
  U20848/Y (OAI2B1X4MTR)                                 0.085      1.440 r
  U17389/Y (INVX4MTR)                                    0.050      1.490 f
  U11491/Y (INVX4MTR)                                    0.050      1.540 r
  U29616/Y (OAI222X2MTR)                                 0.104      1.644 f
  U0_BANK_TOP/vACC_2_reg_6__11_/D (DFFRHQX2MTR)          0.000      1.644 f
  data arrival time                                                 1.644

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_6__11_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.644
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.274


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24079/Y (INVX6MTR)                                    0.041      0.328 f
  U17036/Y (INVX4MTR)                                    0.046      0.374 r
  U10447/Y (INVX4MTR)                                    0.040      0.415 f
  U11615/Y (NOR2X3MTR)                                   0.053      0.467 r
  U23944/Y (AOI21X3MTR)                                  0.035      0.503 f
  U12205/Y (OAI21X4MTR)                                  0.045      0.548 r
  U11670/Y (OAI21X6MTR)                                  0.068      0.616 f
  U24246/Y (CLKNAND2X4MTR)                               0.046      0.662 r
  U25099/Y (NOR2X3MTR)                                   0.031      0.693 f
  U10234/Y (INVX2MTR)                                    0.035      0.728 r
  U14988/Y (NAND2BX2MTR)                                 0.051      0.779 f
  U17719/Y (INVX2MTR)                                    0.044      0.823 r
  U12005/Y (NAND2X2MTR)                                  0.041      0.863 f
  U11175/Y (INVX2MTR)                                    0.049      0.912 r
  U11178/Y (NAND2X4MTR)                                  0.050      0.962 f
  U16442/Y (NAND2X6MTR)                                  0.045      1.007 r
  U9609/Y (OAI2BB1X2MTR)                                 0.106      1.113 r
  U9575/Y (NAND2X4MTR)                                   0.040      1.153 f
  U9507/Y (NAND3X4MTR)                                   0.048      1.201 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.249 f
  U11696/Y (CLKNAND2X4MTR)                               0.043      1.292 r
  U12257/Y (NAND2X8MTR)                                  0.063      1.355 f
  U20848/Y (OAI2B1X4MTR)                                 0.085      1.440 r
  U17389/Y (INVX4MTR)                                    0.050      1.490 f
  U11491/Y (INVX4MTR)                                    0.050      1.540 r
  U29610/Y (OAI222X2MTR)                                 0.104      1.644 f
  U0_BANK_TOP/vACC_2_reg_6__12_/D (DFFRHQX2MTR)          0.000      1.644 f
  data arrival time                                                 1.644

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_6__12_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.644
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.274


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX4MTR)
                                                         0.141      0.141 f
  U14757/Y (INVX6MTR)                                    0.051      0.191 r
  U12922/Y (NAND3X4MTR)                                  0.105      0.296 f
  U18597/Y (INVX4MTR)                                    0.061      0.357 r
  U10244/Y (BUFX2MTR)                                    0.185      0.543 r
  U12765/Y (NOR2BX4MTR)                                  0.071      0.614 f
  U12706/Y (NOR2X2MTR)                                   0.122      0.736 r
  U24031/Y (OAI21X4MTR)                                  0.093      0.828 f
  U13272/Y (AOI21X4MTR)                                  0.100      0.929 r
  U12030/Y (OA21X2MTR)                                   0.122      1.050 r
  U11848/Y (OAI2BB1X2MTR)                                0.045      1.096 f
  U14914/Y (NAND2X2MTR)                                  0.046      1.142 r
  U17659/Y (NAND3X4MTR)                                  0.083      1.225 f
  U19030/Y (CLKNAND2X4MTR)                               0.051      1.275 r
  U11472/Y (CLKNAND2X4MTR)                               0.059      1.335 f
  U14252/Y (NAND2X12MTR)                                 0.067      1.402 r
  U15450/Y (INVX2MTR)                                    0.042      1.444 f
  U11413/Y (NAND2X4MTR)                                  0.041      1.484 r
  U16313/Y (INVX2MTR)                                    0.039      1.523 f
  U12991/Y (AOI22X1MTR)                                  0.056      1.580 r
  U14178/Y (OAI21X1MTR)                                  0.074      1.654 f
  U0_BANK_TOP/vACC_3_reg_0__21_/D (DFFRHQX2MTR)          0.000      1.654 f
  data arrival time                                                 1.654

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_0__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.654
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.274


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX4MTR)
                                                         0.141      0.141 f
  U14757/Y (INVX6MTR)                                    0.051      0.191 r
  U12922/Y (NAND3X4MTR)                                  0.105      0.296 f
  U18597/Y (INVX4MTR)                                    0.061      0.357 r
  U10244/Y (BUFX2MTR)                                    0.185      0.543 r
  U12765/Y (NOR2BX4MTR)                                  0.071      0.614 f
  U12706/Y (NOR2X2MTR)                                   0.122      0.736 r
  U24031/Y (OAI21X4MTR)                                  0.093      0.828 f
  U13272/Y (AOI21X4MTR)                                  0.100      0.929 r
  U12030/Y (OA21X2MTR)                                   0.122      1.050 r
  U11848/Y (OAI2BB1X2MTR)                                0.045      1.096 f
  U14914/Y (NAND2X2MTR)                                  0.046      1.142 r
  U17659/Y (NAND3X4MTR)                                  0.083      1.225 f
  U19030/Y (CLKNAND2X4MTR)                               0.051      1.275 r
  U11472/Y (CLKNAND2X4MTR)                               0.059      1.335 f
  U14252/Y (NAND2X12MTR)                                 0.067      1.402 r
  U15439/Y (OR2X4MTR)                                    0.094      1.495 r
  U11885/Y (INVX4MTR)                                    0.039      1.535 f
  U28685/Y (AOI22X2MTR)                                  0.065      1.599 r
  U28686/Y (OAI21X2MTR)                                  0.059      1.658 f
  U0_BANK_TOP/vACC_2_reg_0__8_/D (DFFRHQX2MTR)           0.000      1.658 f
  data arrival time                                                 1.658

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_0__8_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.658
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.274


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_94_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14669/Y (BUFX8MTR)                                    0.073      0.440 r
  U14641/Y (BUFX10MTR)                                   0.072      0.513 r
  U25719/Y (INVX4MTR)                                    0.044      0.557 f
  U24769/Y (NAND2X3MTR)                                  0.043      0.600 r
  U18307/Y (NAND4X6MTR)                                  0.112      0.712 f
  U9743/Y (NOR2X4MTR)                                    0.111      0.823 r
  U12514/Y (NAND3X4MTR)                                  0.077      0.900 f
  U13778/Y (NOR2X4MTR)                                   0.074      0.974 r
  U13758/Y (NAND2X4MTR)                                  0.072      1.046 f
  U14327/Y (NOR2X8MTR)                                   0.072      1.117 r
  U13070/Y (NAND3X8MTR)                                  0.083      1.200 f
  U12348/Y (NOR2X6MTR)                                   0.082      1.282 r
  U23680/Y (NAND4X4MTR)                                  0.077      1.359 f
  U26504/Y (NAND4X4MTR)                                  0.085      1.444 r
  U24784/Y (NOR2X4MTR)                                   0.035      1.479 f
  U12084/Y (OAI22X1MTR)                                  0.061      1.539 r
  U22420/Y (NOR2X2MTR)                                   0.059      1.599 f
  U22513/Y (NOR2X1MTR)                                   0.056      1.654 r
  PIM_result_reg_94_/D (DFFRHQX4MTR)                     0.000      1.654 r
  data arrival time                                                 1.654

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_94_/CK (DFFRHQX4MTR)                    0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.654
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.273


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_222_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14669/Y (BUFX8MTR)                                    0.073      0.440 r
  U14641/Y (BUFX10MTR)                                   0.072      0.513 r
  U25719/Y (INVX4MTR)                                    0.044      0.557 f
  U24769/Y (NAND2X3MTR)                                  0.043      0.600 r
  U18307/Y (NAND4X6MTR)                                  0.112      0.712 f
  U9743/Y (NOR2X4MTR)                                    0.111      0.823 r
  U12514/Y (NAND3X4MTR)                                  0.077      0.900 f
  U13778/Y (NOR2X4MTR)                                   0.074      0.974 r
  U13758/Y (NAND2X4MTR)                                  0.072      1.046 f
  U14327/Y (NOR2X8MTR)                                   0.072      1.117 r
  U13070/Y (NAND3X8MTR)                                  0.083      1.200 f
  U12348/Y (NOR2X6MTR)                                   0.082      1.282 r
  U23680/Y (NAND4X4MTR)                                  0.077      1.359 f
  U26504/Y (NAND4X4MTR)                                  0.085      1.444 r
  U24784/Y (NOR2X4MTR)                                   0.035      1.479 f
  U12084/Y (OAI22X1MTR)                                  0.061      1.539 r
  U22420/Y (NOR2X2MTR)                                   0.059      1.599 f
  U22512/Y (NOR2X1MTR)                                   0.056      1.654 r
  PIM_result_reg_222_/D (DFFRHQX4MTR)                    0.000      1.654 r
  data arrival time                                                 1.654

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_222_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.654
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.273


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_478_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14669/Y (BUFX8MTR)                                    0.073      0.440 r
  U14641/Y (BUFX10MTR)                                   0.072      0.513 r
  U25719/Y (INVX4MTR)                                    0.044      0.557 f
  U24769/Y (NAND2X3MTR)                                  0.043      0.600 r
  U18307/Y (NAND4X6MTR)                                  0.112      0.712 f
  U9743/Y (NOR2X4MTR)                                    0.111      0.823 r
  U12514/Y (NAND3X4MTR)                                  0.077      0.900 f
  U13778/Y (NOR2X4MTR)                                   0.074      0.974 r
  U13758/Y (NAND2X4MTR)                                  0.072      1.046 f
  U14327/Y (NOR2X8MTR)                                   0.072      1.117 r
  U13070/Y (NAND3X8MTR)                                  0.083      1.200 f
  U12348/Y (NOR2X6MTR)                                   0.082      1.282 r
  U23680/Y (NAND4X4MTR)                                  0.077      1.359 f
  U26504/Y (NAND4X4MTR)                                  0.085      1.444 r
  U24784/Y (NOR2X4MTR)                                   0.035      1.479 f
  U12084/Y (OAI22X1MTR)                                  0.061      1.539 r
  U22420/Y (NOR2X2MTR)                                   0.059      1.599 f
  U22511/Y (NOR2X1MTR)                                   0.056      1.654 r
  PIM_result_reg_478_/D (DFFRHQX4MTR)                    0.000      1.654 r
  data arrival time                                                 1.654

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_478_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.654
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.273


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U20808/Y (AOI21X8MTR)                                  0.108      1.348 r
  U20841/Y (NAND2BX4MTR)                                 0.090      1.439 r
  U9260/Y (NAND2X4MTR)                                   0.057      1.496 f
  U15479/Y (INVX4MTR)                                    0.064      1.560 r
  U11256/Y (NAND2X2MTR)                                  0.048      1.607 f
  U28848/Y (OAI211X2MTR)                                 0.043      1.651 r
  U0_BANK_TOP/vACC_1_reg_1__11_/D (DFFRHQX8MTR)          0.000      1.651 r
  data arrival time                                                 1.651

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_1__11_/CK (DFFRHQX8MTR)         0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.651
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.273


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24079/Y (INVX6MTR)                                    0.041      0.328 f
  U17036/Y (INVX4MTR)                                    0.046      0.374 r
  U10447/Y (INVX4MTR)                                    0.040      0.415 f
  U11615/Y (NOR2X3MTR)                                   0.053      0.467 r
  U23944/Y (AOI21X3MTR)                                  0.035      0.503 f
  U12205/Y (OAI21X4MTR)                                  0.045      0.548 r
  U11670/Y (OAI21X6MTR)                                  0.068      0.616 f
  U24246/Y (CLKNAND2X4MTR)                               0.046      0.662 r
  U25099/Y (NOR2X3MTR)                                   0.031      0.693 f
  U10234/Y (INVX2MTR)                                    0.035      0.728 r
  U14988/Y (NAND2BX2MTR)                                 0.051      0.779 f
  U17719/Y (INVX2MTR)                                    0.044      0.823 r
  U12005/Y (NAND2X2MTR)                                  0.041      0.863 f
  U11175/Y (INVX2MTR)                                    0.049      0.912 r
  U11178/Y (NAND2X4MTR)                                  0.050      0.962 f
  U16442/Y (NAND2X6MTR)                                  0.045      1.007 r
  U9609/Y (OAI2BB1X2MTR)                                 0.106      1.113 r
  U9575/Y (NAND2X4MTR)                                   0.040      1.153 f
  U9507/Y (NAND3X4MTR)                                   0.048      1.201 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.249 f
  U11696/Y (CLKNAND2X4MTR)                               0.043      1.292 r
  U12257/Y (NAND2X8MTR)                                  0.063      1.355 f
  U20848/Y (OAI2B1X4MTR)                                 0.085      1.440 r
  U17389/Y (INVX4MTR)                                    0.050      1.490 f
  U11491/Y (INVX4MTR)                                    0.050      1.540 r
  U29634/Y (OAI222X2MTR)                                 0.104      1.644 f
  U0_BANK_TOP/vACC_2_reg_6__8_/D (DFFRHQX2MTR)           0.000      1.644 f
  data arrival time                                                 1.644

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_6__8_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.644
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.273


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U11882/Y (INVX4MTR)                                    0.042      0.349 f
  U11884/Y (INVX4MTR)                                    0.051      0.400 r
  U13508/Y (CLKNAND2X2MTR)                               0.052      0.453 f
  U11486/Y (OAI21X3MTR)                                  0.043      0.496 r
  U19775/Y (OAI21BX4MTR)                                 0.079      0.575 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.621 r
  U11721/Y (NAND2X6MTR)                                  0.054      0.675 f
  U11434/Y (OAI21X6MTR)                                  0.081      0.757 r
  U11433/Y (CLKNAND2X4MTR)                               0.046      0.802 f
  U16788/Y (NOR2X4MTR)                                   0.070      0.873 r
  U19933/Y (NOR2X8MTR)                                   0.049      0.922 f
  U14523/Y (OAI21X4MTR)                                  0.099      1.021 r
  U26382/Y (AOI21X3MTR)                                  0.084      1.105 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.203 r
  U14266/Y (NAND2X4MTR)                                  0.063      1.266 f
  U16369/Y (NAND2X6MTR)                                  0.058      1.324 r
  U15756/Y (NAND2X6MTR)                                  0.060      1.384 f
  U14812/Y (OAI2B1X2MTR)                                 0.144      1.528 r
  U22685/Y (OAI22X1MTR)                                  0.105      1.632 f
  U0_BANK_TOP/vACC_0_reg_7__15_/D (DFFRQX2MTR)           0.000      1.632 f
  data arrival time                                                 1.632

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_7__15_/CK (DFFRQX2MTR)          0.000      1.500 r
  library setup time                                    -0.141      1.359
  data required time                                                1.359
  --------------------------------------------------------------------------
  data required time                                                1.359
  data arrival time                                                -1.632
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.273


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.131      0.131 f
  U18675/Y (INVX8MTR)                                    0.046      0.176 r
  U17297/Y (INVX6MTR)                                    0.038      0.214 f
  U23579/Y (NOR2BX8MTR)                                  0.071      0.285 r
  U21152/Y (AOI22X1MTR)                                  0.071      0.356 f
  U25513/Y (NAND4X2MTR)                                  0.079      0.435 r
  U20994/Y (NAND2X1MTR)                                  0.068      0.503 f
  U10262/Y (NAND2X2MTR)                                  0.072      0.575 r
  U14038/Y (INVX3MTR)                                    0.046      0.621 f
  U15881/Y (CLKNAND2X4MTR)                               0.049      0.670 r
  U15053/Y (OAI2B1X4MTR)                                 0.128      0.799 r
  U14599/Y (NAND3BX4MTR)                                 0.072      0.870 f
  U15657/Y (CLKNAND2X4MTR)                               0.061      0.931 r
  U14906/Y (INVX4MTR)                                    0.039      0.970 f
  U13058/Y (OAI21X4MTR)                                  0.074      1.044 r
  U20797/Y (OAI2BB1X4MTR)                                0.111      1.155 r
  U20735/Y (OAI211X8MTR)                                 0.069      1.224 f
  U14266/Y (NAND2X4MTR)                                  0.056      1.280 r
  U16369/Y (NAND2X6MTR)                                  0.061      1.340 f
  U11918/Y (NAND2X12MTR)                                 0.058      1.398 r
  U23378/Y (OR2X4MTR)                                    0.082      1.481 r
  U23574/Y (INVX4MTR)                                    0.038      1.519 f
  U11069/Y (AOI22X1MTR)                                  0.057      1.576 r
  U10698/Y (OAI21X1MTR)                                  0.077      1.653 f
  U0_BANK_TOP/vACC_0_reg_7__14_/D (DFFRHQX2MTR)          0.000      1.653 f
  data arrival time                                                 1.653

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_7__14_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.653
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.273


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U11882/Y (INVX4MTR)                                    0.042      0.349 f
  U11884/Y (INVX4MTR)                                    0.051      0.400 r
  U13508/Y (CLKNAND2X2MTR)                               0.052      0.453 f
  U11486/Y (OAI21X3MTR)                                  0.043      0.496 r
  U19775/Y (OAI21BX4MTR)                                 0.079      0.575 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.621 r
  U11721/Y (NAND2X6MTR)                                  0.054      0.675 f
  U11434/Y (OAI21X6MTR)                                  0.081      0.757 r
  U11433/Y (CLKNAND2X4MTR)                               0.046      0.802 f
  U16788/Y (NOR2X4MTR)                                   0.070      0.873 r
  U19933/Y (NOR2X8MTR)                                   0.049      0.922 f
  U14523/Y (OAI21X4MTR)                                  0.099      1.021 r
  U26382/Y (AOI21X3MTR)                                  0.084      1.105 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.203 r
  U14266/Y (NAND2X4MTR)                                  0.063      1.266 f
  U16369/Y (NAND2X6MTR)                                  0.058      1.324 r
  U11918/Y (NAND2X12MTR)                                 0.056      1.379 f
  U9280/Y (OAI2B1X4MTR)                                  0.124      1.503 r
  U23600/Y (INVX4MTR)                                    0.047      1.550 f
  U17428/Y (INVX4MTR)                                    0.055      1.605 r
  U17415/Y (OAI21X2MTR)                                  0.052      1.657 f
  U0_BANK_TOP/vACC_2_reg_7__9_/D (DFFRHQX2MTR)           0.000      1.657 f
  data arrival time                                                 1.657

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_7__9_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.657
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.273


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U11882/Y (INVX4MTR)                                    0.042      0.349 f
  U11884/Y (INVX4MTR)                                    0.051      0.400 r
  U13508/Y (CLKNAND2X2MTR)                               0.052      0.453 f
  U11486/Y (OAI21X3MTR)                                  0.043      0.496 r
  U19775/Y (OAI21BX4MTR)                                 0.079      0.575 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.621 r
  U11721/Y (NAND2X6MTR)                                  0.054      0.675 f
  U11434/Y (OAI21X6MTR)                                  0.081      0.757 r
  U11433/Y (CLKNAND2X4MTR)                               0.046      0.802 f
  U16788/Y (NOR2X4MTR)                                   0.070      0.873 r
  U19933/Y (NOR2X8MTR)                                   0.049      0.922 f
  U14523/Y (OAI21X4MTR)                                  0.099      1.021 r
  U26382/Y (AOI21X3MTR)                                  0.084      1.105 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.203 r
  U14266/Y (NAND2X4MTR)                                  0.063      1.266 f
  U16369/Y (NAND2X6MTR)                                  0.058      1.324 r
  U11918/Y (NAND2X12MTR)                                 0.056      1.379 f
  U9280/Y (OAI2B1X4MTR)                                  0.124      1.503 r
  U23600/Y (INVX4MTR)                                    0.047      1.550 f
  U17428/Y (INVX4MTR)                                    0.055      1.605 r
  U29729/Y (OAI21X2MTR)                                  0.052      1.657 f
  U0_BANK_TOP/vACC_2_reg_7__12_/D (DFFRHQX2MTR)          0.000      1.657 f
  data arrival time                                                 1.657

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_7__12_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.657
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.273


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.131      0.131 f
  U18675/Y (INVX8MTR)                                    0.046      0.176 r
  U17297/Y (INVX6MTR)                                    0.038      0.214 f
  U23579/Y (NOR2BX8MTR)                                  0.071      0.285 r
  U21152/Y (AOI22X1MTR)                                  0.071      0.356 f
  U25513/Y (NAND4X2MTR)                                  0.079      0.435 r
  U20994/Y (NAND2X1MTR)                                  0.068      0.503 f
  U10262/Y (NAND2X2MTR)                                  0.072      0.575 r
  U14038/Y (INVX3MTR)                                    0.046      0.621 f
  U15881/Y (CLKNAND2X4MTR)                               0.049      0.670 r
  U15053/Y (OAI2B1X4MTR)                                 0.128      0.799 r
  U14599/Y (NAND3BX4MTR)                                 0.072      0.870 f
  U15657/Y (CLKNAND2X4MTR)                               0.061      0.931 r
  U14906/Y (INVX4MTR)                                    0.039      0.970 f
  U13058/Y (OAI21X4MTR)                                  0.074      1.044 r
  U20797/Y (OAI2BB1X4MTR)                                0.111      1.155 r
  U20735/Y (OAI211X8MTR)                                 0.069      1.224 f
  U14266/Y (NAND2X4MTR)                                  0.056      1.280 r
  U16369/Y (NAND2X6MTR)                                  0.061      1.340 f
  U11918/Y (NAND2X12MTR)                                 0.058      1.398 r
  U23378/Y (OR2X4MTR)                                    0.082      1.481 r
  U23574/Y (INVX4MTR)                                    0.038      1.519 f
  U11072/Y (AOI22X1MTR)                                  0.057      1.576 r
  U11071/Y (OAI21X1MTR)                                  0.076      1.652 f
  U0_BANK_TOP/vACC_0_reg_7__8_/D (DFFRHQX2MTR)           0.000      1.652 f
  data arrival time                                                 1.652

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_7__8_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.652
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.272


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U11882/Y (INVX4MTR)                                    0.042      0.349 f
  U11884/Y (INVX4MTR)                                    0.051      0.400 r
  U13508/Y (CLKNAND2X2MTR)                               0.052      0.453 f
  U11486/Y (OAI21X3MTR)                                  0.043      0.496 r
  U19775/Y (OAI21BX4MTR)                                 0.079      0.575 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.621 r
  U11721/Y (NAND2X6MTR)                                  0.054      0.675 f
  U11434/Y (OAI21X6MTR)                                  0.081      0.757 r
  U11433/Y (CLKNAND2X4MTR)                               0.046      0.802 f
  U16788/Y (NOR2X4MTR)                                   0.070      0.873 r
  U19933/Y (NOR2X8MTR)                                   0.049      0.922 f
  U14523/Y (OAI21X4MTR)                                  0.099      1.021 r
  U26382/Y (AOI21X3MTR)                                  0.084      1.105 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.203 r
  U14266/Y (NAND2X4MTR)                                  0.063      1.266 f
  U16369/Y (NAND2X6MTR)                                  0.058      1.324 r
  U11918/Y (NAND2X12MTR)                                 0.056      1.379 f
  U9280/Y (OAI2B1X4MTR)                                  0.124      1.503 r
  U23600/Y (INVX4MTR)                                    0.047      1.550 f
  U17428/Y (INVX4MTR)                                    0.055      1.605 r
  U17414/Y (OAI21X2MTR)                                  0.052      1.657 f
  U0_BANK_TOP/vACC_2_reg_7__14_/D (DFFRHQX2MTR)          0.000      1.657 f
  data arrival time                                                 1.657

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_7__14_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.657
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.272


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (CLKNAND2X2MTR)                               0.059      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.043      0.361 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.409 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.503 f
  U18516/Y (AND2X4MTR)                                   0.081      0.584 f
  U15193/Y (CLKNAND2X4MTR)                               0.032      0.615 r
  U16727/Y (INVX3MTR)                                    0.033      0.648 f
  U15100/Y (INVX2MTR)                                    0.029      0.677 r
  U11081/Y (CLKNAND2X2MTR)                               0.047      0.724 f
  U13197/Y (CLKNAND2X2MTR)                               0.046      0.770 r
  U17752/Y (NAND2X3MTR)                                  0.045      0.815 f
  U11628/Y (NAND2X3MTR)                                  0.040      0.854 r
  U11627/Y (NAND2X4MTR)                                  0.057      0.911 f
  U11759/Y (NAND2X4MTR)                                  0.053      0.965 r
  U11864/Y (NAND2X6MTR)                                  0.051      1.016 f
  U16430/Y (AOI21X2MTR)                                  0.080      1.096 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.156 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.213 r
  U11847/Y (NAND2X4MTR)                                  0.056      1.268 f
  U11786/Y (CLKNAND2X8MTR)                               0.043      1.311 r
  U11777/Y (NAND2X12MTR)                                 0.055      1.366 f
  U26515/Y (OAI2B1X8MTR)                                 0.102      1.469 r
  U18757/Y (BUFX6MTR)                                    0.095      1.564 r
  U29138/Y (OAI222X2MTR)                                 0.082      1.646 f
  U0_BANK_TOP/vACC_2_reg_2__21_/D (DFFRHQX2MTR)          0.000      1.646 f
  data arrival time                                                 1.646

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_2__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.646
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.272


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX4MTR)
                                                         0.141      0.141 f
  U14757/Y (INVX6MTR)                                    0.051      0.191 r
  U12922/Y (NAND3X4MTR)                                  0.105      0.296 f
  U18597/Y (INVX4MTR)                                    0.061      0.357 r
  U10244/Y (BUFX2MTR)                                    0.185      0.543 r
  U12765/Y (NOR2BX4MTR)                                  0.071      0.614 f
  U12706/Y (NOR2X2MTR)                                   0.122      0.736 r
  U24031/Y (OAI21X4MTR)                                  0.093      0.828 f
  U13272/Y (AOI21X4MTR)                                  0.100      0.929 r
  U12030/Y (OA21X2MTR)                                   0.122      1.050 r
  U11848/Y (OAI2BB1X2MTR)                                0.045      1.096 f
  U14914/Y (NAND2X2MTR)                                  0.046      1.142 r
  U17659/Y (NAND3X4MTR)                                  0.083      1.225 f
  U19030/Y (CLKNAND2X4MTR)                               0.051      1.275 r
  U11472/Y (CLKNAND2X4MTR)                               0.059      1.335 f
  U14252/Y (NAND2X12MTR)                                 0.067      1.402 r
  U15439/Y (OR2X4MTR)                                    0.094      1.495 r
  U11885/Y (INVX4MTR)                                    0.039      1.535 f
  U12996/Y (AOI22X2MTR)                                  0.065      1.599 r
  U28658/Y (OAI21X2MTR)                                  0.058      1.657 f
  U0_BANK_TOP/vACC_2_reg_0__12_/D (DFFRHQX2MTR)          0.000      1.657 f
  data arrival time                                                 1.657

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_0__12_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.657
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.272


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U20808/Y (AOI21X8MTR)                                  0.108      1.348 r
  U17595/Y (NAND2BX4MTR)                                 0.090      1.439 r
  U14268/Y (NAND2X4MTR)                                  0.053      1.492 f
  U16413/Y (INVX4MTR)                                    0.063      1.555 r
  U11299/Y (NAND2X2MTR)                                  0.045      1.600 f
  U11338/Y (OAI211X1MTR)                                 0.042      1.642 r
  U0_BANK_TOP/vACC_3_reg_1__10_/D (DFFRHQX2MTR)          0.000      1.642 r
  data arrival time                                                 1.642

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_1__10_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.642
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.272


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U20808/Y (AOI21X8MTR)                                  0.108      1.348 r
  U19098/Y (NOR2X2MTR)                                   0.055      1.403 f
  U9266/Y (INVX2MTR)                                     0.049      1.453 r
  U11901/Y (INVX2MTR)                                    0.048      1.501 f
  U29023/Y (CLKNAND2X2MTR)                               0.036      1.537 r
  U11275/Y (OAI211X1MTR)                                 0.091      1.628 f
  U0_BANK_TOP/vACC_0_reg_1__14_/D (DFFRQX2MTR)           0.000      1.628 f
  data arrival time                                                 1.628

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_1__14_/CK (DFFRQX2MTR)          0.000      1.500 r
  library setup time                                    -0.143      1.357
  data required time                                                1.357
  --------------------------------------------------------------------------
  data required time                                                1.357
  data arrival time                                                -1.628
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.271


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.164      0.164 r
  U14840/Y (NOR2X12MTR)                                  0.062      0.227 f
  U19095/Y (AND2X1MTR)                                   0.107      0.333 f
  U17063/Y (INVX2MTR)                                    0.044      0.377 r
  U18848/Y (NAND2BX4MTR)                                 0.051      0.428 f
  U12965/Y (OAI21X8MTR)                                  0.068      0.496 r
  U12880/Y (INVX6MTR)                                    0.040      0.536 f
  U12863/Y (NOR2X12MTR)                                  0.063      0.599 r
  U13051/Y (NAND3X12MTR)                                 0.090      0.689 f
  U21996/Y (CLKNAND2X16MTR)                              0.066      0.755 r
  U21291/Y (CLKNAND2X16MTR)                              0.059      0.815 f
  U10081/Y (CLKNAND2X8MTR)                               0.043      0.858 r
  U22422/Y (XOR2X8MTR)                                   0.066      0.924 r
  U22401/Y (XOR2X8MTR)                                   0.099      1.023 r
  U15456/Y (INVX4MTR)                                    0.038      1.061 f
  U11205/Y (CLKNAND2X4MTR)                               0.034      1.095 r
  U13655/Y (NAND2X4MTR)                                  0.043      1.137 f
  U9505/Y (CLKNAND2X8MTR)                                0.044      1.181 r
  U11221/Y (XNOR2X8MTR)                                  0.076      1.257 r
  U19381/Y (XOR2X8MTR)                                   0.103      1.360 r
  U20931/Y (NOR2X8MTR)                                   0.045      1.405 f
  U16310/Y (INVX2MTR)                                    0.045      1.451 r
  U15737/Y (CLKNAND2X2MTR)                               0.046      1.497 f
  U20506/Y (XNOR2X1MTR)                                  0.070      1.566 f
  U22810/Y (NOR2X1MTR)                                   0.061      1.627 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_5_/D (DFFRHQX1MTR)
                                                         0.000      1.627 r
  data arrival time                                                 1.627

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_5_/CK (DFFRHQX1MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.144      1.356
  data required time                                                1.356
  --------------------------------------------------------------------------
  data required time                                                1.356
  data arrival time                                                -1.627
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.271


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U11882/Y (INVX4MTR)                                    0.042      0.349 f
  U11884/Y (INVX4MTR)                                    0.051      0.400 r
  U13508/Y (CLKNAND2X2MTR)                               0.052      0.453 f
  U11486/Y (OAI21X3MTR)                                  0.043      0.496 r
  U19775/Y (OAI21BX4MTR)                                 0.079      0.575 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.621 r
  U11721/Y (NAND2X6MTR)                                  0.054      0.675 f
  U11434/Y (OAI21X6MTR)                                  0.081      0.757 r
  U11433/Y (CLKNAND2X4MTR)                               0.046      0.802 f
  U16788/Y (NOR2X4MTR)                                   0.070      0.873 r
  U19933/Y (NOR2X8MTR)                                   0.049      0.922 f
  U14523/Y (OAI21X4MTR)                                  0.099      1.021 r
  U26382/Y (AOI21X3MTR)                                  0.084      1.105 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.203 r
  U14266/Y (NAND2X4MTR)                                  0.063      1.266 f
  U16369/Y (NAND2X6MTR)                                  0.058      1.324 r
  U15756/Y (NAND2X6MTR)                                  0.060      1.384 f
  U26498/Y (OAI2B1X8MTR)                                 0.093      1.477 r
  U14797/Y (BUFX4MTR)                                    0.103      1.580 r
  U12250/Y (OAI22X1MTR)                                  0.073      1.653 f
  U0_BANK_TOP/vACC_3_reg_7__7_/D (DFFRHQX8MTR)           0.000      1.653 f
  data arrival time                                                 1.653

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_7__7_/CK (DFFRHQX8MTR)          0.000      1.500 r
  library setup time                                    -0.118      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.653
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.271


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U20256/Y (INVX8MTR)                                    0.059      0.217 r
  U10621/Y (INVX6MTR)                                    0.037      0.254 f
  U18599/Y (INVX2MTR)                                    0.055      0.309 r
  U10504/Y (NAND3X4MTR)                                  0.059      0.368 f
  U16107/Y (INVX2MTR)                                    0.133      0.501 r
  U10250/Y (NOR2X2MTR)                                   0.088      0.589 f
  U18157/Y (NOR2X2MTR)                                   0.097      0.685 r
  U13855/Y (OAI21X2MTR)                                  0.083      0.768 f
  U13208/Y (AOI21X2MTR)                                  0.141      0.909 r
  U25136/Y (OAI21X2MTR)                                  0.078      0.987 f
  U17822/Y (INVX2MTR)                                    0.046      1.033 r
  U20747/Y (OAI2BB1X4MTR)                                0.040      1.073 f
  U9633/Y (CLKNAND2X2MTR)                                0.041      1.114 r
  U16428/Y (NAND3X4MTR)                                  0.084      1.198 f
  U11849/Y (INVX2MTR)                                    0.062      1.261 r
  U16381/Y (NOR2X6MTR)                                   0.041      1.302 f
  U18807/Y (BUFX4MTR)                                    0.089      1.391 f
  U9198/Y (NAND2BX4MTR)                                  0.102      1.493 f
  U26602/Y (OAI22X2MTR)                                  0.096      1.589 r
  U0_BANK_TOP/vACC_0_reg_2__15_/D (DFFRQX1MTR)           0.000      1.589 r
  data arrival time                                                 1.589

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_2__15_/CK (DFFRQX1MTR)          0.000      1.500 r
  library setup time                                    -0.181      1.319
  data required time                                                1.319
  --------------------------------------------------------------------------
  data required time                                                1.319
  data arrival time                                                -1.589
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.271


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U11882/Y (INVX4MTR)                                    0.042      0.349 f
  U11884/Y (INVX4MTR)                                    0.051      0.400 r
  U13508/Y (CLKNAND2X2MTR)                               0.052      0.453 f
  U11486/Y (OAI21X3MTR)                                  0.043      0.496 r
  U19775/Y (OAI21BX4MTR)                                 0.079      0.575 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.621 r
  U11721/Y (NAND2X6MTR)                                  0.054      0.675 f
  U11434/Y (OAI21X6MTR)                                  0.081      0.757 r
  U11433/Y (CLKNAND2X4MTR)                               0.046      0.802 f
  U16788/Y (NOR2X4MTR)                                   0.070      0.873 r
  U19933/Y (NOR2X8MTR)                                   0.049      0.922 f
  U14523/Y (OAI21X4MTR)                                  0.099      1.021 r
  U26382/Y (AOI21X3MTR)                                  0.084      1.105 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.203 r
  U12314/Y (NAND2X4MTR)                                  0.101      1.304 f
  U17529/Y (INVX4MTR)                                    0.054      1.358 r
  U14246/Y (INVX4MTR)                                    0.052      1.410 f
  U11661/Y (NAND2X2MTR)                                  0.054      1.464 r
  U11693/Y (INVX4MTR)                                    0.042      1.506 f
  U20742/Y (AOI22X2MTR)                                  0.089      1.596 r
  U29734/Y (OAI21X2MTR)                                  0.060      1.655 f
  U0_BANK_TOP/vACC_2_reg_7__11_/D (DFFRHQX2MTR)          0.000      1.655 f
  data arrival time                                                 1.655

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_7__11_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.655
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.271


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U17039/Y (INVX8MTR)                                    0.047      0.314 r
  U15261/Y (INVX4MTR)                                    0.043      0.357 f
  U25809/Y (AOI22X2MTR)                                  0.066      0.423 r
  U17140/Y (NOR2BX4MTR)                                  0.108      0.530 r
  U11384/Y (NOR2X4MTR)                                   0.034      0.564 f
  U11382/Y (INVX4MTR)                                    0.036      0.601 r
  U24246/Y (CLKNAND2X4MTR)                               0.053      0.653 f
  U25099/Y (NOR2X3MTR)                                   0.066      0.719 r
  U10234/Y (INVX2MTR)                                    0.041      0.760 f
  U14988/Y (NAND2BX2MTR)                                 0.044      0.804 r
  U17719/Y (INVX2MTR)                                    0.034      0.838 f
  U12005/Y (NAND2X2MTR)                                  0.032      0.870 r
  U11175/Y (INVX2MTR)                                    0.038      0.908 f
  U11178/Y (NAND2X4MTR)                                  0.040      0.948 r
  U16442/Y (NAND2X6MTR)                                  0.049      0.997 f
  U9609/Y (OAI2BB1X2MTR)                                 0.102      1.098 f
  U9575/Y (NAND2X4MTR)                                   0.038      1.137 r
  U9507/Y (NAND3X4MTR)                                   0.071      1.208 f
  U9480/Y (INVX2MTR)                                     0.072      1.280 r
  U15434/Y (NOR2X8MTR)                                   0.035      1.315 f
  U17427/Y (BUFX4MTR)                                    0.089      1.403 f
  U16283/Y (NAND2BX4MTR)                                 0.100      1.503 f
  U11890/Y (OAI22X1MTR)                                  0.087      1.590 r
  U0_BANK_TOP/vACC_2_reg_6__15_/D (DFFRQX4MTR)           0.000      1.590 r
  data arrival time                                                 1.590

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_6__15_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.181      1.319
  data required time                                                1.319
  --------------------------------------------------------------------------
  data required time                                                1.319
  data arrival time                                                -1.590
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.271


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.164      0.164 r
  U28673/Y (NOR2X12MTR)                                  0.066      0.230 f
  U10650/Y (INVX14MTR)                                   0.059      0.290 r
  U13040/Y (INVX10MTR)                                   0.036      0.326 f
  U13899/Y (AOI21X2MTR)                                  0.076      0.402 r
  U23949/Y (OAI2BB1X4MTR)                                0.104      0.506 r
  U12536/Y (NAND2X6MTR)                                  0.043      0.549 f
  U13877/Y (NOR2X8MTR)                                   0.063      0.612 r
  U14983/Y (NAND3X8MTR)                                  0.068      0.680 f
  U14981/Y (CLKNAND2X16MTR)                              0.087      0.767 r
  U10325/Y (NAND2X12MTR)                                 0.072      0.838 f
  U9691/Y (XNOR2X4MTR)                                   0.110      0.948 f
  U13759/Y (XNOR2X8MTR)                                  0.095      1.043 f
  U23721/Y (XNOR2X4MTR)                                  0.115      1.158 f
  U16407/Y (INVX3MTR)                                    0.053      1.211 r
  U20674/Y (NAND3X4MTR)                                  0.065      1.276 f
  U20866/Y (AOI22X4MTR)                                  0.098      1.374 r
  U13688/Y (NOR2X8MTR)                                   0.039      1.412 f
  U14365/Y (NOR2X6MTR)                                   0.066      1.478 r
  U20266/Y (XNOR2X1MTR)                                  0.116      1.594 r
  U22816/Y (NOR2X1MTR)                                   0.053      1.647 f
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_5_/D (DFFRHQX1MTR)
                                                         0.000      1.647 f
  data arrival time                                                 1.647

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_5_/CK (DFFRHQX1MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.124      1.376
  data required time                                                1.376
  --------------------------------------------------------------------------
  data required time                                                1.376
  data arrival time                                                -1.647
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.271


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.131      0.131 f
  U18675/Y (INVX8MTR)                                    0.046      0.176 r
  U17297/Y (INVX6MTR)                                    0.038      0.214 f
  U23579/Y (NOR2BX8MTR)                                  0.071      0.285 r
  U21152/Y (AOI22X1MTR)                                  0.071      0.356 f
  U25513/Y (NAND4X2MTR)                                  0.079      0.435 r
  U20994/Y (NAND2X1MTR)                                  0.068      0.503 f
  U10262/Y (NAND2X2MTR)                                  0.072      0.575 r
  U14038/Y (INVX3MTR)                                    0.046      0.621 f
  U15881/Y (CLKNAND2X4MTR)                               0.049      0.670 r
  U15053/Y (OAI2B1X4MTR)                                 0.128      0.799 r
  U14599/Y (NAND3BX4MTR)                                 0.072      0.870 f
  U15657/Y (CLKNAND2X4MTR)                               0.061      0.931 r
  U14906/Y (INVX4MTR)                                    0.039      0.970 f
  U13058/Y (OAI21X4MTR)                                  0.074      1.044 r
  U20797/Y (OAI2BB1X4MTR)                                0.111      1.155 r
  U20735/Y (OAI211X8MTR)                                 0.069      1.224 f
  U14266/Y (NAND2X4MTR)                                  0.056      1.280 r
  U16369/Y (NAND2X6MTR)                                  0.061      1.340 f
  U11918/Y (NAND2X12MTR)                                 0.058      1.398 r
  U23378/Y (OR2X4MTR)                                    0.082      1.481 r
  U23574/Y (INVX4MTR)                                    0.038      1.519 f
  U12253/Y (AOI22X1MTR)                                  0.057      1.576 r
  U12974/Y (OAI21X1MTR)                                  0.073      1.649 f
  U0_BANK_TOP/vACC_0_reg_7__21_/D (DFFRHQX2MTR)          0.000      1.649 f
  data arrival time                                                 1.649

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_7__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.649
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.270


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24078/Y (INVX12MTR)                                   0.042      0.330 f
  U11826/Y (INVX4MTR)                                    0.049      0.378 r
  U25819/Y (CLKNAND2X2MTR)                               0.046      0.424 f
  U25617/Y (OAI2B1X2MTR)                                 0.038      0.462 r
  U10368/Y (AOI21X2MTR)                                  0.040      0.502 f
  U14627/Y (NAND2X2MTR)                                  0.054      0.556 r
  U11560/Y (INVX3MTR)                                    0.039      0.595 f
  U20892/Y (OAI2B1X8MTR)                                 0.077      0.672 r
  U14515/Y (CLKNAND2X4MTR)                               0.070      0.742 f
  U15862/Y (INVX2MTR)                                    0.042      0.785 r
  U15052/Y (OA21X4MTR)                                   0.106      0.890 r
  U15657/Y (CLKNAND2X4MTR)                               0.058      0.948 f
  U14906/Y (INVX4MTR)                                    0.053      1.001 r
  U19188/Y (OAI21X6MTR)                                  0.061      1.062 f
  U26471/Y (AOI21X2MTR)                                  0.090      1.152 r
  U19046/Y (XOR2X1MTR)                                   0.080      1.231 r
  U18954/Y (OAI2BB1X2MTR)                                0.120      1.352 r
  U18891/Y (BUFX4MTR)                                    0.083      1.435 r
  U18827/Y (MXI2X2MTR)                                   0.072      1.507 f
  U22603/Y (OAI22X1MTR)                                  0.081      1.588 r
  U0_BANK_TOP/vACC_1_reg_7__3_/D (DFFRQX4MTR)            0.000      1.588 r
  data arrival time                                                 1.588

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_7__3_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.182      1.318
  data required time                                                1.318
  --------------------------------------------------------------------------
  data required time                                                1.318
  data arrival time                                                -1.588
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.270


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (CLKNAND2X2MTR)                               0.059      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.043      0.361 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.409 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.503 f
  U18516/Y (AND2X4MTR)                                   0.081      0.584 f
  U15193/Y (CLKNAND2X4MTR)                               0.032      0.615 r
  U16727/Y (INVX3MTR)                                    0.033      0.648 f
  U15100/Y (INVX2MTR)                                    0.029      0.677 r
  U11081/Y (CLKNAND2X2MTR)                               0.047      0.724 f
  U13197/Y (CLKNAND2X2MTR)                               0.046      0.770 r
  U17752/Y (NAND2X3MTR)                                  0.045      0.815 f
  U11628/Y (NAND2X3MTR)                                  0.040      0.854 r
  U11627/Y (NAND2X4MTR)                                  0.057      0.911 f
  U11759/Y (NAND2X4MTR)                                  0.053      0.965 r
  U11864/Y (NAND2X6MTR)                                  0.051      1.016 f
  U16430/Y (AOI21X2MTR)                                  0.080      1.096 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.156 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.213 r
  U11847/Y (NAND2X4MTR)                                  0.056      1.268 f
  U11786/Y (CLKNAND2X8MTR)                               0.043      1.311 r
  U11777/Y (NAND2X12MTR)                                 0.055      1.366 f
  U15749/Y (INVX8MTR)                                    0.049      1.415 r
  U26993/Y (CLKNAND2X4MTR)                               0.048      1.463 f
  U14777/Y (INVX2MTR)                                    0.051      1.515 r
  U18724/Y (INVX4MTR)                                    0.045      1.560 f
  U29094/Y (OAI222X2MTR)                                 0.068      1.628 r
  U0_BANK_TOP/vACC_1_reg_2__9_/D (DFFRHQX4MTR)           0.000      1.628 r
  data arrival time                                                 1.628

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_2__9_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.143      1.357
  data required time                                                1.357
  --------------------------------------------------------------------------
  data required time                                                1.357
  data arrival time                                                -1.628
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.270


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX4MTR)
                                                         0.141      0.141 f
  U14757/Y (INVX6MTR)                                    0.051      0.191 r
  U12922/Y (NAND3X4MTR)                                  0.105      0.296 f
  U18597/Y (INVX4MTR)                                    0.061      0.357 r
  U10244/Y (BUFX2MTR)                                    0.185      0.543 r
  U12765/Y (NOR2BX4MTR)                                  0.071      0.614 f
  U12706/Y (NOR2X2MTR)                                   0.122      0.736 r
  U24031/Y (OAI21X4MTR)                                  0.093      0.828 f
  U13272/Y (AOI21X4MTR)                                  0.100      0.929 r
  U12030/Y (OA21X2MTR)                                   0.122      1.050 r
  U11848/Y (OAI2BB1X2MTR)                                0.045      1.096 f
  U14914/Y (NAND2X2MTR)                                  0.046      1.142 r
  U17659/Y (NAND3X4MTR)                                  0.083      1.225 f
  U19030/Y (CLKNAND2X4MTR)                               0.051      1.275 r
  U11472/Y (CLKNAND2X4MTR)                               0.059      1.335 f
  U14252/Y (NAND2X12MTR)                                 0.067      1.402 r
  U15450/Y (INVX2MTR)                                    0.042      1.444 f
  U11413/Y (NAND2X4MTR)                                  0.041      1.484 r
  U23635/Y (INVX4MTR)                                    0.044      1.529 f
  U28683/Y (AOI22X2MTR)                                  0.067      1.596 r
  U28684/Y (OAI21X2MTR)                                  0.059      1.655 f
  U0_BANK_TOP/vACC_3_reg_0__8_/D (DFFRHQX2MTR)           0.000      1.655 f
  data arrival time                                                 1.655

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_0__8_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.655
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.270


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U11882/Y (INVX4MTR)                                    0.042      0.349 f
  U11884/Y (INVX4MTR)                                    0.051      0.400 r
  U13508/Y (CLKNAND2X2MTR)                               0.052      0.453 f
  U11486/Y (OAI21X3MTR)                                  0.043      0.496 r
  U19775/Y (OAI21BX4MTR)                                 0.079      0.575 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.621 r
  U11721/Y (NAND2X6MTR)                                  0.054      0.675 f
  U11434/Y (OAI21X6MTR)                                  0.081      0.757 r
  U11433/Y (CLKNAND2X4MTR)                               0.046      0.802 f
  U16788/Y (NOR2X4MTR)                                   0.070      0.873 r
  U19933/Y (NOR2X8MTR)                                   0.049      0.922 f
  U14523/Y (OAI21X4MTR)                                  0.099      1.021 r
  U26382/Y (AOI21X3MTR)                                  0.084      1.105 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.203 r
  U14266/Y (NAND2X4MTR)                                  0.063      1.266 f
  U16369/Y (NAND2X6MTR)                                  0.058      1.324 r
  U15756/Y (NAND2X6MTR)                                  0.060      1.384 f
  U26498/Y (OAI2B1X8MTR)                                 0.093      1.477 r
  U14797/Y (BUFX4MTR)                                    0.103      1.580 r
  U11550/Y (OAI22X1MTR)                                  0.073      1.653 f
  U0_BANK_TOP/vACC_3_reg_7__1_/D (DFFRHQX8MTR)           0.000      1.653 f
  data arrival time                                                 1.653

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_7__1_/CK (DFFRHQX8MTR)          0.000      1.500 r
  library setup time                                    -0.117      1.383
  data required time                                                1.383
  --------------------------------------------------------------------------
  data required time                                                1.383
  data arrival time                                                -1.653
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.270


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX4MTR)
                                                         0.141      0.141 f
  U14757/Y (INVX6MTR)                                    0.051      0.191 r
  U12922/Y (NAND3X4MTR)                                  0.105      0.296 f
  U18597/Y (INVX4MTR)                                    0.061      0.357 r
  U10244/Y (BUFX2MTR)                                    0.185      0.543 r
  U12765/Y (NOR2BX4MTR)                                  0.071      0.614 f
  U12706/Y (NOR2X2MTR)                                   0.122      0.736 r
  U24031/Y (OAI21X4MTR)                                  0.093      0.828 f
  U13272/Y (AOI21X4MTR)                                  0.100      0.929 r
  U12030/Y (OA21X2MTR)                                   0.122      1.050 r
  U11848/Y (OAI2BB1X2MTR)                                0.045      1.096 f
  U14914/Y (NAND2X2MTR)                                  0.046      1.142 r
  U17659/Y (NAND3X4MTR)                                  0.083      1.225 f
  U19030/Y (CLKNAND2X4MTR)                               0.051      1.275 r
  U11472/Y (CLKNAND2X4MTR)                               0.059      1.335 f
  U14252/Y (NAND2X12MTR)                                 0.067      1.402 r
  U15450/Y (INVX2MTR)                                    0.042      1.444 f
  U11413/Y (NAND2X4MTR)                                  0.041      1.484 r
  U23635/Y (INVX4MTR)                                    0.044      1.529 f
  U12256/Y (AOI22X2MTR)                                  0.067      1.596 r
  U28697/Y (OAI21X2MTR)                                  0.059      1.655 f
  U0_BANK_TOP/vACC_3_reg_0__14_/D (DFFRHQX2MTR)          0.000      1.655 f
  data arrival time                                                 1.655

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_0__14_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.655
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.270


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U20808/Y (AOI21X8MTR)                                  0.108      1.348 r
  U20842/Y (AOI2BB1X8MTR)                                0.119      1.468 r
  U17580/Y (BUFX6MTR)                                    0.090      1.557 r
  U28865/Y (CLKNAND2X2MTR)                               0.042      1.600 f
  U11308/Y (OAI211X1MTR)                                 0.041      1.640 r
  U0_BANK_TOP/vACC_2_reg_1__10_/D (DFFRHQX2MTR)          0.000      1.640 r
  data arrival time                                                 1.640

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_1__10_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.640
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.270


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U20808/Y (AOI21X8MTR)                                  0.108      1.348 r
  U20842/Y (AOI2BB1X8MTR)                                0.119      1.468 r
  U19014/Y (BUFX6MTR)                                    0.090      1.557 r
  U28979/Y (CLKNAND2X2MTR)                               0.042      1.599 f
  U11304/Y (OAI211X1MTR)                                 0.041      1.640 r
  U0_BANK_TOP/vACC_2_reg_1__14_/D (DFFRHQX2MTR)          0.000      1.640 r
  data arrival time                                                 1.640

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_1__14_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.640
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.269


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U20808/Y (AOI21X8MTR)                                  0.108      1.348 r
  U20842/Y (AOI2BB1X8MTR)                                0.119      1.468 r
  U19014/Y (BUFX6MTR)                                    0.090      1.557 r
  U28852/Y (CLKNAND2X2MTR)                               0.042      1.599 f
  U11303/Y (OAI211X1MTR)                                 0.041      1.640 r
  U0_BANK_TOP/vACC_2_reg_1__11_/D (DFFRHQX2MTR)          0.000      1.640 r
  data arrival time                                                 1.640

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_1__11_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.640
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.269


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_214_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14669/Y (BUFX8MTR)                                    0.073      0.440 r
  U14641/Y (BUFX10MTR)                                   0.072      0.513 r
  U25719/Y (INVX4MTR)                                    0.044      0.557 f
  U24769/Y (NAND2X3MTR)                                  0.043      0.600 r
  U18307/Y (NAND4X6MTR)                                  0.112      0.712 f
  U9743/Y (NOR2X4MTR)                                    0.111      0.823 r
  U12514/Y (NAND3X4MTR)                                  0.077      0.900 f
  U13778/Y (NOR2X4MTR)                                   0.074      0.974 r
  U13758/Y (NAND2X4MTR)                                  0.072      1.046 f
  U14327/Y (NOR2X8MTR)                                   0.072      1.117 r
  U13070/Y (NAND3X8MTR)                                  0.083      1.200 f
  U19176/Y (NOR2X1MTR)                                   0.107      1.307 r
  U11418/Y (NAND2X2MTR)                                  0.066      1.373 f
  U22258/Y (NAND2X1MTR)                                  0.047      1.420 r
  U26251/Y (CLKNAND2X2MTR)                               0.041      1.461 f
  U11379/Y (NAND4X1MTR)                                  0.056      1.517 r
  U18885/Y (INVX2MTR)                                    0.042      1.559 f
  U22949/Y (NOR2X1MTR)                                   0.045      1.604 r
  PIM_result_reg_214_/D (DFFRQX2MTR)                     0.000      1.604 r
  data arrival time                                                 1.604

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_214_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.604
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.269


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_342_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14669/Y (BUFX8MTR)                                    0.073      0.440 r
  U14641/Y (BUFX10MTR)                                   0.072      0.513 r
  U25719/Y (INVX4MTR)                                    0.044      0.557 f
  U24769/Y (NAND2X3MTR)                                  0.043      0.600 r
  U18307/Y (NAND4X6MTR)                                  0.112      0.712 f
  U9743/Y (NOR2X4MTR)                                    0.111      0.823 r
  U12514/Y (NAND3X4MTR)                                  0.077      0.900 f
  U13778/Y (NOR2X4MTR)                                   0.074      0.974 r
  U13758/Y (NAND2X4MTR)                                  0.072      1.046 f
  U14327/Y (NOR2X8MTR)                                   0.072      1.117 r
  U13070/Y (NAND3X8MTR)                                  0.083      1.200 f
  U19176/Y (NOR2X1MTR)                                   0.107      1.307 r
  U11418/Y (NAND2X2MTR)                                  0.066      1.373 f
  U22258/Y (NAND2X1MTR)                                  0.047      1.420 r
  U26251/Y (CLKNAND2X2MTR)                               0.041      1.461 f
  U11379/Y (NAND4X1MTR)                                  0.056      1.517 r
  U18885/Y (INVX2MTR)                                    0.042      1.559 f
  U22948/Y (NOR2X1MTR)                                   0.045      1.604 r
  PIM_result_reg_342_/D (DFFRQX2MTR)                     0.000      1.604 r
  data arrival time                                                 1.604

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_342_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.604
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.269


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_470_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14669/Y (BUFX8MTR)                                    0.073      0.440 r
  U14641/Y (BUFX10MTR)                                   0.072      0.513 r
  U25719/Y (INVX4MTR)                                    0.044      0.557 f
  U24769/Y (NAND2X3MTR)                                  0.043      0.600 r
  U18307/Y (NAND4X6MTR)                                  0.112      0.712 f
  U9743/Y (NOR2X4MTR)                                    0.111      0.823 r
  U12514/Y (NAND3X4MTR)                                  0.077      0.900 f
  U13778/Y (NOR2X4MTR)                                   0.074      0.974 r
  U13758/Y (NAND2X4MTR)                                  0.072      1.046 f
  U14327/Y (NOR2X8MTR)                                   0.072      1.117 r
  U13070/Y (NAND3X8MTR)                                  0.083      1.200 f
  U19176/Y (NOR2X1MTR)                                   0.107      1.307 r
  U11418/Y (NAND2X2MTR)                                  0.066      1.373 f
  U22258/Y (NAND2X1MTR)                                  0.047      1.420 r
  U26251/Y (CLKNAND2X2MTR)                               0.041      1.461 f
  U11379/Y (NAND4X1MTR)                                  0.056      1.517 r
  U18885/Y (INVX2MTR)                                    0.042      1.559 f
  U22947/Y (NOR2X1MTR)                                   0.045      1.604 r
  PIM_result_reg_470_/D (DFFRQX2MTR)                     0.000      1.604 r
  data arrival time                                                 1.604

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_470_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.604
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.269


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U20808/Y (AOI21X8MTR)                                  0.108      1.348 r
  U20842/Y (AOI2BB1X8MTR)                                0.119      1.468 r
  U17580/Y (BUFX6MTR)                                    0.090      1.557 r
  U28804/Y (CLKNAND2X2MTR)                               0.042      1.600 f
  U11286/Y (OAI211X1MTR)                                 0.041      1.641 r
  U0_BANK_TOP/vACC_2_reg_1__21_/D (DFFRHQX2MTR)          0.000      1.641 r
  data arrival time                                                 1.641

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_1__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.128      1.372
  data required time                                                1.372
  --------------------------------------------------------------------------
  data required time                                                1.372
  data arrival time                                                -1.641
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.269


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.140      0.140 r
  U18638/Y (INVX8MTR)                                    0.042      0.183 f
  U10431/Y (NAND2X2MTR)                                  0.077      0.260 r
  U10381/Y (INVX2MTR)                                    0.077      0.337 f
  U17226/Y (AOI22X2MTR)                                  0.104      0.441 r
  U10401/Y (NAND4X2MTR)                                  0.146      0.587 f
  U10336/Y (INVX2MTR)                                    0.083      0.670 r
  U12300/Y (CLKNAND2X2MTR)                               0.076      0.746 f
  U14477/Y (INVX2MTR)                                    0.058      0.803 r
  U15820/Y (NOR2X2MTR)                                   0.033      0.836 f
  U15004/Y (NOR2BX2MTR)                                  0.059      0.896 r
  U29427/Y (AND2X4MTR)                                   0.118      1.013 r
  U15301/Y (NAND2X6MTR)                                  0.058      1.071 f
  U11344/Y (AOI21X2MTR)                                  0.083      1.154 r
  U24000/Y (XOR2X1MTR)                                   0.079      1.233 r
  U19001/Y (OAI2BB1X2MTR)                                0.127      1.360 r
  U9212/Y (BUFX2MTR)                                     0.107      1.467 r
  U26328/Y (MXI2X2MTR)                                   0.086      1.553 f
  U11412/Y (OAI22X1MTR)                                  0.087      1.639 r
  U0_BANK_TOP/vACC_1_reg_4__3_/D (DFFRHQX2MTR)           0.000      1.639 r
  data arrival time                                                 1.639

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_4__3_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.639
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.269


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.140      0.140 r
  U18638/Y (INVX8MTR)                                    0.042      0.183 f
  U10431/Y (NAND2X2MTR)                                  0.077      0.260 r
  U10381/Y (INVX2MTR)                                    0.077      0.337 f
  U17226/Y (AOI22X2MTR)                                  0.104      0.441 r
  U10401/Y (NAND4X2MTR)                                  0.146      0.587 f
  U10336/Y (INVX2MTR)                                    0.083      0.670 r
  U12300/Y (CLKNAND2X2MTR)                               0.076      0.746 f
  U14477/Y (INVX2MTR)                                    0.058      0.803 r
  U15820/Y (NOR2X2MTR)                                   0.033      0.836 f
  U15004/Y (NOR2BX2MTR)                                  0.059      0.896 r
  U29427/Y (AND2X4MTR)                                   0.118      1.013 r
  U15301/Y (NAND2X6MTR)                                  0.058      1.071 f
  U11344/Y (AOI21X2MTR)                                  0.083      1.154 r
  U24000/Y (XOR2X1MTR)                                   0.079      1.233 r
  U19001/Y (OAI2BB1X2MTR)                                0.127      1.360 r
  U9212/Y (BUFX2MTR)                                     0.107      1.467 r
  U26328/Y (MXI2X2MTR)                                   0.086      1.553 f
  U13661/Y (OAI22X1MTR)                                  0.087      1.639 r
  U0_BANK_TOP/vACC_0_reg_4__3_/D (DFFRHQX2MTR)           0.000      1.639 r
  data arrival time                                                 1.639

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_4__3_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.639
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.269


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_430_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U15113/Y (MXI2X8MTR)                                   0.067      0.368 f
  U17155/Y (INVX12MTR)                                   0.043      0.412 r
  U14629/Y (BUFX6MTR)                                    0.080      0.492 r
  U25342/Y (INVX4MTR)                                    0.047      0.539 f
  U18322/Y (CLKNAND2X2MTR)                               0.045      0.584 r
  U25345/Y (NAND4X4MTR)                                  0.095      0.680 f
  U16086/Y (NOR2X2MTR)                                   0.103      0.783 r
  U11577/Y (AND3X4MTR)                                   0.123      0.906 r
  U13147/Y (NAND2X4MTR)                                  0.053      0.959 f
  U13123/Y (NOR2X4MTR)                                   0.079      1.038 r
  U10823/Y (NAND2X4MTR)                                  0.059      1.097 f
  U17550/Y (NOR2X6MTR)                                   0.075      1.172 r
  U16487/Y (NAND2X4MTR)                                  0.057      1.228 f
  U15861/Y (NOR2X4MTR)                                   0.072      1.301 r
  U17412/Y (NAND3X4MTR)                                  0.066      1.367 f
  U17376/Y (CLKNAND2X2MTR)                               0.060      1.427 r
  U17546/Y (NOR2X4MTR)                                   0.042      1.468 f
  U11805/Y (OAI22X1MTR)                                  0.067      1.536 r
  U17245/Y (NOR2X2MTR)                                   0.059      1.594 f
  U23069/Y (NOR2X1MTR)                                   0.056      1.650 r
  PIM_result_reg_430_/D (DFFRHQX4MTR)                    0.000      1.650 r
  data arrival time                                                 1.650

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_430_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.650
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.269


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_302_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U15113/Y (MXI2X8MTR)                                   0.067      0.368 f
  U17155/Y (INVX12MTR)                                   0.043      0.412 r
  U14629/Y (BUFX6MTR)                                    0.080      0.492 r
  U25342/Y (INVX4MTR)                                    0.047      0.539 f
  U18322/Y (CLKNAND2X2MTR)                               0.045      0.584 r
  U25345/Y (NAND4X4MTR)                                  0.095      0.680 f
  U16086/Y (NOR2X2MTR)                                   0.103      0.783 r
  U11577/Y (AND3X4MTR)                                   0.123      0.906 r
  U13147/Y (NAND2X4MTR)                                  0.053      0.959 f
  U13123/Y (NOR2X4MTR)                                   0.079      1.038 r
  U10823/Y (NAND2X4MTR)                                  0.059      1.097 f
  U17550/Y (NOR2X6MTR)                                   0.075      1.172 r
  U16487/Y (NAND2X4MTR)                                  0.057      1.228 f
  U15861/Y (NOR2X4MTR)                                   0.072      1.301 r
  U17412/Y (NAND3X4MTR)                                  0.066      1.367 f
  U17376/Y (CLKNAND2X2MTR)                               0.060      1.427 r
  U17546/Y (NOR2X4MTR)                                   0.042      1.468 f
  U11805/Y (OAI22X1MTR)                                  0.067      1.536 r
  U17245/Y (NOR2X2MTR)                                   0.059      1.594 f
  U23070/Y (NOR2X1MTR)                                   0.056      1.650 r
  PIM_result_reg_302_/D (DFFRHQX4MTR)                    0.000      1.650 r
  data arrival time                                                 1.650

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_302_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.650
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.269


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX4MTR)
                                                         0.141      0.141 f
  U14757/Y (INVX6MTR)                                    0.051      0.191 r
  U12922/Y (NAND3X4MTR)                                  0.105      0.296 f
  U18597/Y (INVX4MTR)                                    0.061      0.357 r
  U10244/Y (BUFX2MTR)                                    0.185      0.543 r
  U12765/Y (NOR2BX4MTR)                                  0.071      0.614 f
  U12706/Y (NOR2X2MTR)                                   0.122      0.736 r
  U24031/Y (OAI21X4MTR)                                  0.093      0.828 f
  U13272/Y (AOI21X4MTR)                                  0.100      0.929 r
  U12030/Y (OA21X2MTR)                                   0.122      1.050 r
  U11848/Y (OAI2BB1X2MTR)                                0.045      1.096 f
  U14914/Y (NAND2X2MTR)                                  0.046      1.142 r
  U17659/Y (NAND3X4MTR)                                  0.083      1.225 f
  U19030/Y (CLKNAND2X4MTR)                               0.051      1.275 r
  U11472/Y (CLKNAND2X4MTR)                               0.059      1.335 f
  U14252/Y (NAND2X12MTR)                                 0.067      1.402 r
  U15450/Y (INVX2MTR)                                    0.042      1.444 f
  U11413/Y (NAND2X4MTR)                                  0.041      1.484 r
  U23635/Y (INVX4MTR)                                    0.044      1.529 f
  U12988/Y (AOI22X2MTR)                                  0.067      1.596 r
  U28657/Y (OAI21X2MTR)                                  0.058      1.654 f
  U0_BANK_TOP/vACC_3_reg_0__12_/D (DFFRHQX2MTR)          0.000      1.654 f
  data arrival time                                                 1.654

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_0__12_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.654
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.269


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX4MTR)
                                                         0.141      0.141 f
  U14757/Y (INVX6MTR)                                    0.051      0.191 r
  U12922/Y (NAND3X4MTR)                                  0.105      0.296 f
  U18597/Y (INVX4MTR)                                    0.061      0.357 r
  U10244/Y (BUFX2MTR)                                    0.185      0.543 r
  U12765/Y (NOR2BX4MTR)                                  0.071      0.614 f
  U12706/Y (NOR2X2MTR)                                   0.122      0.736 r
  U24031/Y (OAI21X4MTR)                                  0.093      0.828 f
  U13272/Y (AOI21X4MTR)                                  0.100      0.929 r
  U12030/Y (OA21X2MTR)                                   0.122      1.050 r
  U11848/Y (OAI2BB1X2MTR)                                0.045      1.096 f
  U14914/Y (NAND2X2MTR)                                  0.046      1.142 r
  U17659/Y (NAND3X4MTR)                                  0.083      1.225 f
  U19030/Y (CLKNAND2X4MTR)                               0.051      1.275 r
  U11472/Y (CLKNAND2X4MTR)                               0.059      1.335 f
  U14252/Y (NAND2X12MTR)                                 0.067      1.402 r
  U15450/Y (INVX2MTR)                                    0.042      1.444 f
  U11413/Y (NAND2X4MTR)                                  0.041      1.484 r
  U23635/Y (INVX4MTR)                                    0.044      1.529 f
  U28692/Y (AOI22X2MTR)                                  0.067      1.596 r
  U28693/Y (OAI21X2MTR)                                  0.058      1.654 f
  U0_BANK_TOP/vACC_3_reg_0__13_/D (DFFRHQX2MTR)          0.000      1.654 f
  data arrival time                                                 1.654

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_0__13_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.654
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.268


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX4MTR)
                                                         0.141      0.141 f
  U14757/Y (INVX6MTR)                                    0.051      0.191 r
  U12922/Y (NAND3X4MTR)                                  0.105      0.296 f
  U18597/Y (INVX4MTR)                                    0.061      0.357 r
  U10244/Y (BUFX2MTR)                                    0.185      0.543 r
  U12765/Y (NOR2BX4MTR)                                  0.071      0.614 f
  U12706/Y (NOR2X2MTR)                                   0.122      0.736 r
  U24031/Y (OAI21X4MTR)                                  0.093      0.828 f
  U13272/Y (AOI21X4MTR)                                  0.100      0.929 r
  U12030/Y (OA21X2MTR)                                   0.122      1.050 r
  U11848/Y (OAI2BB1X2MTR)                                0.045      1.096 f
  U14914/Y (NAND2X2MTR)                                  0.046      1.142 r
  U17659/Y (NAND3X4MTR)                                  0.083      1.225 f
  U19030/Y (CLKNAND2X4MTR)                               0.051      1.275 r
  U11472/Y (CLKNAND2X4MTR)                               0.059      1.335 f
  U14252/Y (NAND2X12MTR)                                 0.067      1.402 r
  U15450/Y (INVX2MTR)                                    0.042      1.444 f
  U11413/Y (NAND2X4MTR)                                  0.041      1.484 r
  U23635/Y (INVX4MTR)                                    0.044      1.529 f
  U12987/Y (AOI22X2MTR)                                  0.067      1.596 r
  U28664/Y (OAI21X2MTR)                                  0.058      1.654 f
  U0_BANK_TOP/vACC_3_reg_0__11_/D (DFFRHQX2MTR)          0.000      1.654 f
  data arrival time                                                 1.654

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_0__11_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.654
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.268


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24078/Y (INVX12MTR)                                   0.042      0.330 f
  U11826/Y (INVX4MTR)                                    0.049      0.378 r
  U25819/Y (CLKNAND2X2MTR)                               0.046      0.424 f
  U25617/Y (OAI2B1X2MTR)                                 0.038      0.462 r
  U10368/Y (AOI21X2MTR)                                  0.040      0.502 f
  U14627/Y (NAND2X2MTR)                                  0.054      0.556 r
  U11560/Y (INVX3MTR)                                    0.039      0.595 f
  U20892/Y (OAI2B1X8MTR)                                 0.077      0.672 r
  U14515/Y (CLKNAND2X4MTR)                               0.070      0.742 f
  U15862/Y (INVX2MTR)                                    0.042      0.785 r
  U15052/Y (OA21X4MTR)                                   0.106      0.890 r
  U15657/Y (CLKNAND2X4MTR)                               0.058      0.948 f
  U14906/Y (INVX4MTR)                                    0.053      1.001 r
  U19188/Y (OAI21X6MTR)                                  0.061      1.062 f
  U26471/Y (AOI21X2MTR)                                  0.090      1.152 r
  U19046/Y (XOR2X1MTR)                                   0.080      1.231 r
  U18954/Y (OAI2BB1X2MTR)                                0.120      1.352 r
  U18891/Y (BUFX4MTR)                                    0.083      1.435 r
  U18827/Y (MXI2X2MTR)                                   0.072      1.507 f
  U22606/Y (OAI22X1MTR)                                  0.080      1.587 r
  U0_BANK_TOP/vACC_2_reg_7__3_/D (DFFRQX1MTR)            0.000      1.587 r
  data arrival time                                                 1.587

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_7__3_/CK (DFFRQX1MTR)           0.000      1.500 r
  library setup time                                    -0.181      1.319
  data required time                                                1.319
  --------------------------------------------------------------------------
  data required time                                                1.319
  data arrival time                                                -1.587
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.268


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U17039/Y (INVX8MTR)                                    0.047      0.314 r
  U15261/Y (INVX4MTR)                                    0.043      0.357 f
  U25809/Y (AOI22X2MTR)                                  0.066      0.423 r
  U17140/Y (NOR2BX4MTR)                                  0.108      0.530 r
  U11384/Y (NOR2X4MTR)                                   0.034      0.564 f
  U11382/Y (INVX4MTR)                                    0.036      0.601 r
  U24246/Y (CLKNAND2X4MTR)                               0.053      0.653 f
  U25099/Y (NOR2X3MTR)                                   0.066      0.719 r
  U10234/Y (INVX2MTR)                                    0.041      0.760 f
  U14988/Y (NAND2BX2MTR)                                 0.044      0.804 r
  U17719/Y (INVX2MTR)                                    0.034      0.838 f
  U12005/Y (NAND2X2MTR)                                  0.032      0.870 r
  U11175/Y (INVX2MTR)                                    0.038      0.908 f
  U11178/Y (NAND2X4MTR)                                  0.040      0.948 r
  U16442/Y (NAND2X6MTR)                                  0.049      0.997 f
  U9609/Y (OAI2BB1X2MTR)                                 0.102      1.098 f
  U9575/Y (NAND2X4MTR)                                   0.038      1.137 r
  U9507/Y (NAND3X4MTR)                                   0.071      1.208 f
  U9372/Y (CLKNAND2X4MTR)                                0.049      1.257 r
  U11696/Y (CLKNAND2X4MTR)                               0.050      1.307 f
  U12257/Y (NAND2X8MTR)                                  0.065      1.372 r
  U20848/Y (OAI2B1X4MTR)                                 0.057      1.429 f
  U17389/Y (INVX4MTR)                                    0.051      1.479 r
  U14169/Y (INVX4MTR)                                    0.043      1.522 f
  U22783/Y (OAI22X1MTR)                                  0.066      1.588 r
  U0_BANK_TOP/vACC_2_reg_6__3_/D (DFFRQX4MTR)            0.000      1.588 r
  data arrival time                                                 1.588

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_6__3_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.180      1.320
  data required time                                                1.320
  --------------------------------------------------------------------------
  data required time                                                1.320
  data arrival time                                                -1.588
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.268


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_115_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.037      0.159 f
  U15121/Y (NOR2X8MTR)                                   0.045      0.203 r
  U25213/Y (CLKNAND2X2MTR)                               0.076      0.279 f
  U11558/Y (OAI2BB1X4MTR)                                0.117      0.395 f
  U14669/Y (BUFX8MTR)                                    0.079      0.474 f
  U14641/Y (BUFX10MTR)                                   0.073      0.547 f
  U13443/Y (INVX6MTR)                                    0.040      0.588 r
  U23850/Y (CLKNAND2X2MTR)                               0.042      0.630 f
  U23818/Y (NAND2X2MTR)                                  0.044      0.674 r
  U18060/Y (NOR2X4MTR)                                   0.048      0.722 f
  U25621/Y (NAND2X6MTR)                                  0.047      0.769 r
  U15116/Y (NAND2X6MTR)                                  0.043      0.812 f
  U17890/Y (NOR2X4MTR)                                   0.065      0.877 r
  U11634/Y (NAND2X4MTR)                                  0.055      0.932 f
  U11633/Y (NOR2X6MTR)                                   0.071      1.002 r
  U15931/Y (NAND3X6MTR)                                  0.075      1.078 f
  U15221/Y (NOR2X8MTR)                                   0.070      1.147 r
  U26198/Y (INVX2MTR)                                    0.061      1.208 f
  U26260/Y (NOR2X4MTR)                                   0.078      1.285 r
  U26261/Y (NAND2X2MTR)                                  0.063      1.349 f
  U26262/Y (INVX2MTR)                                    0.068      1.416 r
  U11075/Y (NAND2X2MTR)                                  0.047      1.464 f
  U29772/Y (NAND4X2MTR)                                  0.056      1.519 r
  U14208/Y (AND2X1MTR)                                   0.088      1.607 r
  PIM_result_reg_115_/D (DFFRQX2MTR)                     0.000      1.607 r
  data arrival time                                                 1.607

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_115_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.607
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.268


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_243_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.037      0.159 f
  U15121/Y (NOR2X8MTR)                                   0.045      0.203 r
  U25213/Y (CLKNAND2X2MTR)                               0.076      0.279 f
  U11558/Y (OAI2BB1X4MTR)                                0.117      0.395 f
  U14669/Y (BUFX8MTR)                                    0.079      0.474 f
  U14641/Y (BUFX10MTR)                                   0.073      0.547 f
  U13443/Y (INVX6MTR)                                    0.040      0.588 r
  U23850/Y (CLKNAND2X2MTR)                               0.042      0.630 f
  U23818/Y (NAND2X2MTR)                                  0.044      0.674 r
  U18060/Y (NOR2X4MTR)                                   0.048      0.722 f
  U25621/Y (NAND2X6MTR)                                  0.047      0.769 r
  U15116/Y (NAND2X6MTR)                                  0.043      0.812 f
  U17890/Y (NOR2X4MTR)                                   0.065      0.877 r
  U11634/Y (NAND2X4MTR)                                  0.055      0.932 f
  U11633/Y (NOR2X6MTR)                                   0.071      1.002 r
  U15931/Y (NAND3X6MTR)                                  0.075      1.078 f
  U15221/Y (NOR2X8MTR)                                   0.070      1.147 r
  U26198/Y (INVX2MTR)                                    0.061      1.208 f
  U26260/Y (NOR2X4MTR)                                   0.078      1.285 r
  U26261/Y (NAND2X2MTR)                                  0.063      1.349 f
  U26262/Y (INVX2MTR)                                    0.068      1.416 r
  U11075/Y (NAND2X2MTR)                                  0.047      1.464 f
  U29772/Y (NAND4X2MTR)                                  0.056      1.519 r
  U14207/Y (AND2X1MTR)                                   0.088      1.607 r
  PIM_result_reg_243_/D (DFFRQX2MTR)                     0.000      1.607 r
  data arrival time                                                 1.607

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_243_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.607
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.268


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_371_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.037      0.159 f
  U15121/Y (NOR2X8MTR)                                   0.045      0.203 r
  U25213/Y (CLKNAND2X2MTR)                               0.076      0.279 f
  U11558/Y (OAI2BB1X4MTR)                                0.117      0.395 f
  U14669/Y (BUFX8MTR)                                    0.079      0.474 f
  U14641/Y (BUFX10MTR)                                   0.073      0.547 f
  U13443/Y (INVX6MTR)                                    0.040      0.588 r
  U23850/Y (CLKNAND2X2MTR)                               0.042      0.630 f
  U23818/Y (NAND2X2MTR)                                  0.044      0.674 r
  U18060/Y (NOR2X4MTR)                                   0.048      0.722 f
  U25621/Y (NAND2X6MTR)                                  0.047      0.769 r
  U15116/Y (NAND2X6MTR)                                  0.043      0.812 f
  U17890/Y (NOR2X4MTR)                                   0.065      0.877 r
  U11634/Y (NAND2X4MTR)                                  0.055      0.932 f
  U11633/Y (NOR2X6MTR)                                   0.071      1.002 r
  U15931/Y (NAND3X6MTR)                                  0.075      1.078 f
  U15221/Y (NOR2X8MTR)                                   0.070      1.147 r
  U26198/Y (INVX2MTR)                                    0.061      1.208 f
  U26260/Y (NOR2X4MTR)                                   0.078      1.285 r
  U26261/Y (NAND2X2MTR)                                  0.063      1.349 f
  U26262/Y (INVX2MTR)                                    0.068      1.416 r
  U11075/Y (NAND2X2MTR)                                  0.047      1.464 f
  U29772/Y (NAND4X2MTR)                                  0.056      1.519 r
  U14206/Y (AND2X1MTR)                                   0.088      1.607 r
  PIM_result_reg_371_/D (DFFRQX2MTR)                     0.000      1.607 r
  data arrival time                                                 1.607

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_371_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.607
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.268


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_499_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.037      0.159 f
  U15121/Y (NOR2X8MTR)                                   0.045      0.203 r
  U25213/Y (CLKNAND2X2MTR)                               0.076      0.279 f
  U11558/Y (OAI2BB1X4MTR)                                0.117      0.395 f
  U14669/Y (BUFX8MTR)                                    0.079      0.474 f
  U14641/Y (BUFX10MTR)                                   0.073      0.547 f
  U13443/Y (INVX6MTR)                                    0.040      0.588 r
  U23850/Y (CLKNAND2X2MTR)                               0.042      0.630 f
  U23818/Y (NAND2X2MTR)                                  0.044      0.674 r
  U18060/Y (NOR2X4MTR)                                   0.048      0.722 f
  U25621/Y (NAND2X6MTR)                                  0.047      0.769 r
  U15116/Y (NAND2X6MTR)                                  0.043      0.812 f
  U17890/Y (NOR2X4MTR)                                   0.065      0.877 r
  U11634/Y (NAND2X4MTR)                                  0.055      0.932 f
  U11633/Y (NOR2X6MTR)                                   0.071      1.002 r
  U15931/Y (NAND3X6MTR)                                  0.075      1.078 f
  U15221/Y (NOR2X8MTR)                                   0.070      1.147 r
  U26198/Y (INVX2MTR)                                    0.061      1.208 f
  U26260/Y (NOR2X4MTR)                                   0.078      1.285 r
  U26261/Y (NAND2X2MTR)                                  0.063      1.349 f
  U26262/Y (INVX2MTR)                                    0.068      1.416 r
  U11075/Y (NAND2X2MTR)                                  0.047      1.464 f
  U29772/Y (NAND4X2MTR)                                  0.056      1.519 r
  U14204/Y (AND2X1MTR)                                   0.088      1.607 r
  PIM_result_reg_499_/D (DFFRQX2MTR)                     0.000      1.607 r
  data arrival time                                                 1.607

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_499_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.607
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.268


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24078/Y (INVX12MTR)                                   0.042      0.330 f
  U11326/Y (INVX8MTR)                                    0.040      0.370 r
  U18780/Y (BUFX8MTR)                                    0.066      0.435 r
  U10398/Y (AOI22X2MTR)                                  0.053      0.489 f
  U18576/Y (OAI2B11X2MTR)                                0.059      0.548 r
  U10242/Y (NOR2BX2MTR)                                  0.161      0.709 r
  U25847/Y (NOR2X2MTR)                                   0.069      0.778 f
  U16706/Y (NOR2X2MTR)                                   0.087      0.864 r
  U25849/Y (CLKNAND2X2MTR)                               0.066      0.930 f
  U19307/Y (OA21X4MTR)                                   0.161      1.092 f
  U23933/Y (OAI2B1X8MTR)                                 0.035      1.126 r
  U16528/Y (CLKNAND2X4MTR)                               0.044      1.170 f
  U10906/Y (NAND3X4MTR)                                  0.051      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.052      1.273 f
  U16368/Y (NAND2X4MTR)                                  0.050      1.323 r
  U16360/Y (NAND2X8MTR)                                  0.065      1.388 f
  U20862/Y (OAI2B1X8MTR)                                 0.102      1.490 r
  U9172/Y (BUFX6MTR)                                     0.093      1.583 r
  U20629/Y (OAI22X1MTR)                                  0.063      1.646 f
  U0_BANK_TOP/vACC_0_reg_4__5_/D (DFFRHQX2MTR)           0.000      1.646 f
  data arrival time                                                 1.646

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_4__5_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.646
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.268


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U20256/Y (INVX8MTR)                                    0.059      0.217 r
  U10621/Y (INVX6MTR)                                    0.037      0.254 f
  U18599/Y (INVX2MTR)                                    0.055      0.309 r
  U10504/Y (NAND3X4MTR)                                  0.059      0.368 f
  U16107/Y (INVX2MTR)                                    0.133      0.501 r
  U10250/Y (NOR2X2MTR)                                   0.088      0.589 f
  U18157/Y (NOR2X2MTR)                                   0.097      0.685 r
  U13855/Y (OAI21X2MTR)                                  0.083      0.768 f
  U13208/Y (AOI21X2MTR)                                  0.141      0.909 r
  U25136/Y (OAI21X2MTR)                                  0.078      0.987 f
  U17822/Y (INVX2MTR)                                    0.046      1.033 r
  U20747/Y (OAI2BB1X4MTR)                                0.040      1.073 f
  U9633/Y (CLKNAND2X2MTR)                                0.041      1.114 r
  U16428/Y (NAND3X4MTR)                                  0.084      1.198 f
  U11849/Y (INVX2MTR)                                    0.062      1.261 r
  U16381/Y (NOR2X6MTR)                                   0.041      1.302 f
  U9246/Y (BUFX4MTR)                                     0.093      1.395 f
  U26606/Y (NAND2BX4MTR)                                 0.104      1.499 f
  U11284/Y (OAI22X1MTR)                                  0.087      1.586 r
  U0_BANK_TOP/vACC_1_reg_2__15_/D (DFFRQX4MTR)           0.000      1.586 r
  data arrival time                                                 1.586

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_2__15_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.181      1.319
  data required time                                                1.319
  --------------------------------------------------------------------------
  data required time                                                1.319
  data arrival time                                                -1.586
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.267


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U20808/Y (AOI21X8MTR)                                  0.108      1.348 r
  U20841/Y (NAND2BX4MTR)                                 0.090      1.439 r
  U9260/Y (NAND2X4MTR)                                   0.057      1.496 f
  U17525/Y (INVX4MTR)                                    0.064      1.560 r
  U11330/Y (NAND2X2MTR)                                  0.045      1.605 f
  U11224/Y (OAI21X1MTR)                                  0.036      1.641 r
  U0_BANK_TOP/vACC_1_reg_1__2_/D (DFFRHQX2MTR)           0.000      1.641 r
  data arrival time                                                 1.641

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_1__2_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.641
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.267


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U17162/Y (NAND2X3MTR)                                  0.056      0.553 r
  U16031/Y (CLKNAND2X4MTR)                               0.058      0.611 f
  U10174/Y (NOR2X2MTR)                                   0.080      0.691 r
  U24898/Y (OAI21X2MTR)                                  0.080      0.771 f
  U29420/Y (AND3X4MTR)                                   0.100      0.871 f
  U10680/Y (NOR2X8MTR)                                   0.067      0.938 r
  U13087/Y (OAI21X6MTR)                                  0.065      1.004 f
  U23609/Y (AOI21X1MTR)                                  0.087      1.090 r
  U9487/Y (NAND2BX2MTR)                                  0.066      1.157 f
  U9439/Y (NAND3X4MTR)                                   0.061      1.217 r
  U9343/Y (CLKNAND2X4MTR)                                0.050      1.267 f
  U17558/Y (NAND2X6MTR)                                  0.050      1.317 r
  U11488/Y (INVX1MTR)                                    0.052      1.369 f
  U11276/Y (NOR2X4MTR)                                   0.072      1.441 r
  U12276/Y (BUFX4MTR)                                    0.104      1.545 r
  U29249/Y (CLKNAND2X2MTR)                               0.048      1.593 f
  U29250/Y (OAI211X2MTR)                                 0.044      1.638 r
  U0_BANK_TOP/vACC_1_reg_3__8_/D (DFFRHQX2MTR)           0.000      1.638 r
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_3__8_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.267


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U20808/Y (AOI21X8MTR)                                  0.108      1.348 r
  U20841/Y (NAND2BX4MTR)                                 0.090      1.439 r
  U9260/Y (NAND2X4MTR)                                   0.057      1.496 f
  U17525/Y (INVX4MTR)                                    0.064      1.560 r
  U11329/Y (NAND2X2MTR)                                  0.045      1.605 f
  U11222/Y (OAI21X1MTR)                                  0.036      1.641 r
  U0_BANK_TOP/vACC_1_reg_1__15_/D (DFFRHQX2MTR)          0.000      1.641 r
  data arrival time                                                 1.641

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_1__15_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.641
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.267


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_52_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12740/Y (BUFX10MTR)                                   0.076      0.504 r
  U25356/Y (INVX4MTR)                                    0.046      0.550 f
  U20973/Y (CLKNAND2X4MTR)                               0.042      0.592 r
  U19597/Y (NAND4X8MTR)                                  0.093      0.685 f
  U11739/Y (NOR2X4MTR)                                   0.091      0.776 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.847 f
  U16702/Y (INVX4MTR)                                    0.046      0.893 r
  U17682/Y (NAND2X4MTR)                                  0.046      0.939 f
  U16007/Y (NOR2X6MTR)                                   0.070      1.009 r
  U15944/Y (NAND2X4MTR)                                  0.060      1.069 f
  U25026/Y (NOR2X8MTR)                                   0.064      1.133 r
  U17471/Y (NAND2X6MTR)                                  0.055      1.188 f
  U17435/Y (NOR2X8MTR)                                   0.071      1.258 r
  U26256/Y (NAND2X2MTR)                                  0.078      1.337 f
  U22306/Y (INVX1MTR)                                    0.048      1.385 r
  U11480/Y (NAND2X2MTR)                                  0.040      1.425 f
  U11484/Y (MXI2X1MTR)                                   0.068      1.493 r
  U18784/Y (NOR2X2MTR)                                   0.058      1.551 f
  U23045/Y (NOR2X1MTR)                                   0.050      1.601 r
  PIM_result_reg_52_/D (DFFRQX2MTR)                      0.000      1.601 r
  data arrival time                                                 1.601

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_52_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.601
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.267


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_180_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12740/Y (BUFX10MTR)                                   0.076      0.504 r
  U25356/Y (INVX4MTR)                                    0.046      0.550 f
  U20973/Y (CLKNAND2X4MTR)                               0.042      0.592 r
  U19597/Y (NAND4X8MTR)                                  0.093      0.685 f
  U11739/Y (NOR2X4MTR)                                   0.091      0.776 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.847 f
  U16702/Y (INVX4MTR)                                    0.046      0.893 r
  U17682/Y (NAND2X4MTR)                                  0.046      0.939 f
  U16007/Y (NOR2X6MTR)                                   0.070      1.009 r
  U15944/Y (NAND2X4MTR)                                  0.060      1.069 f
  U25026/Y (NOR2X8MTR)                                   0.064      1.133 r
  U17471/Y (NAND2X6MTR)                                  0.055      1.188 f
  U17435/Y (NOR2X8MTR)                                   0.071      1.258 r
  U26256/Y (NAND2X2MTR)                                  0.078      1.337 f
  U22306/Y (INVX1MTR)                                    0.048      1.385 r
  U11480/Y (NAND2X2MTR)                                  0.040      1.425 f
  U11484/Y (MXI2X1MTR)                                   0.068      1.493 r
  U18784/Y (NOR2X2MTR)                                   0.058      1.551 f
  U23044/Y (NOR2X1MTR)                                   0.050      1.601 r
  PIM_result_reg_180_/D (DFFRQX2MTR)                     0.000      1.601 r
  data arrival time                                                 1.601

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_180_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.601
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.267


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_308_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12740/Y (BUFX10MTR)                                   0.076      0.504 r
  U25356/Y (INVX4MTR)                                    0.046      0.550 f
  U20973/Y (CLKNAND2X4MTR)                               0.042      0.592 r
  U19597/Y (NAND4X8MTR)                                  0.093      0.685 f
  U11739/Y (NOR2X4MTR)                                   0.091      0.776 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.847 f
  U16702/Y (INVX4MTR)                                    0.046      0.893 r
  U17682/Y (NAND2X4MTR)                                  0.046      0.939 f
  U16007/Y (NOR2X6MTR)                                   0.070      1.009 r
  U15944/Y (NAND2X4MTR)                                  0.060      1.069 f
  U25026/Y (NOR2X8MTR)                                   0.064      1.133 r
  U17471/Y (NAND2X6MTR)                                  0.055      1.188 f
  U17435/Y (NOR2X8MTR)                                   0.071      1.258 r
  U26256/Y (NAND2X2MTR)                                  0.078      1.337 f
  U22306/Y (INVX1MTR)                                    0.048      1.385 r
  U11480/Y (NAND2X2MTR)                                  0.040      1.425 f
  U11484/Y (MXI2X1MTR)                                   0.068      1.493 r
  U18784/Y (NOR2X2MTR)                                   0.058      1.551 f
  U23043/Y (NOR2X1MTR)                                   0.050      1.601 r
  PIM_result_reg_308_/D (DFFRQX2MTR)                     0.000      1.601 r
  data arrival time                                                 1.601

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_308_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.601
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.267


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_436_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12740/Y (BUFX10MTR)                                   0.076      0.504 r
  U25356/Y (INVX4MTR)                                    0.046      0.550 f
  U20973/Y (CLKNAND2X4MTR)                               0.042      0.592 r
  U19597/Y (NAND4X8MTR)                                  0.093      0.685 f
  U11739/Y (NOR2X4MTR)                                   0.091      0.776 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.847 f
  U16702/Y (INVX4MTR)                                    0.046      0.893 r
  U17682/Y (NAND2X4MTR)                                  0.046      0.939 f
  U16007/Y (NOR2X6MTR)                                   0.070      1.009 r
  U15944/Y (NAND2X4MTR)                                  0.060      1.069 f
  U25026/Y (NOR2X8MTR)                                   0.064      1.133 r
  U17471/Y (NAND2X6MTR)                                  0.055      1.188 f
  U17435/Y (NOR2X8MTR)                                   0.071      1.258 r
  U26256/Y (NAND2X2MTR)                                  0.078      1.337 f
  U22306/Y (INVX1MTR)                                    0.048      1.385 r
  U11480/Y (NAND2X2MTR)                                  0.040      1.425 f
  U11484/Y (MXI2X1MTR)                                   0.068      1.493 r
  U18784/Y (NOR2X2MTR)                                   0.058      1.551 f
  U23042/Y (NOR2X1MTR)                                   0.050      1.601 r
  PIM_result_reg_436_/D (DFFRQX2MTR)                     0.000      1.601 r
  data arrival time                                                 1.601

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_436_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.601
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.267


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U20808/Y (AOI21X8MTR)                                  0.108      1.348 r
  U20841/Y (NAND2BX4MTR)                                 0.090      1.439 r
  U9260/Y (NAND2X4MTR)                                   0.057      1.496 f
  U17525/Y (INVX4MTR)                                    0.064      1.560 r
  U11318/Y (NAND2X2MTR)                                  0.045      1.605 f
  U11210/Y (OAI21X1MTR)                                  0.036      1.641 r
  U0_BANK_TOP/vACC_1_reg_1__5_/D (DFFRHQX2MTR)           0.000      1.641 r
  data arrival time                                                 1.641

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_1__5_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.641
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.266


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U20808/Y (AOI21X8MTR)                                  0.108      1.348 r
  U20841/Y (NAND2BX4MTR)                                 0.090      1.439 r
  U9260/Y (NAND2X4MTR)                                   0.057      1.496 f
  U17525/Y (INVX4MTR)                                    0.064      1.560 r
  U11321/Y (NAND2X2MTR)                                  0.045      1.605 f
  U11213/Y (OAI21X1MTR)                                  0.036      1.641 r
  U0_BANK_TOP/vACC_1_reg_1__4_/D (DFFRHQX2MTR)           0.000      1.641 r
  data arrival time                                                 1.641

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_1__4_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.641
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.266


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U20808/Y (AOI21X8MTR)                                  0.108      1.348 r
  U20841/Y (NAND2BX4MTR)                                 0.090      1.439 r
  U9260/Y (NAND2X4MTR)                                   0.057      1.496 f
  U17525/Y (INVX4MTR)                                    0.064      1.560 r
  U11328/Y (NAND2X2MTR)                                  0.045      1.605 f
  U11214/Y (OAI21X1MTR)                                  0.036      1.641 r
  U0_BANK_TOP/vACC_1_reg_1__1_/D (DFFRHQX2MTR)           0.000      1.641 r
  data arrival time                                                 1.641

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_1__1_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.641
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.266


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24079/Y (INVX6MTR)                                    0.041      0.328 f
  U17036/Y (INVX4MTR)                                    0.046      0.374 r
  U10447/Y (INVX4MTR)                                    0.040      0.415 f
  U11615/Y (NOR2X3MTR)                                   0.053      0.467 r
  U23944/Y (AOI21X3MTR)                                  0.035      0.503 f
  U12205/Y (OAI21X4MTR)                                  0.045      0.548 r
  U11670/Y (OAI21X6MTR)                                  0.068      0.616 f
  U24246/Y (CLKNAND2X4MTR)                               0.046      0.662 r
  U25099/Y (NOR2X3MTR)                                   0.031      0.693 f
  U10234/Y (INVX2MTR)                                    0.035      0.728 r
  U14988/Y (NAND2BX2MTR)                                 0.051      0.779 f
  U17719/Y (INVX2MTR)                                    0.044      0.823 r
  U12005/Y (NAND2X2MTR)                                  0.041      0.863 f
  U11175/Y (INVX2MTR)                                    0.049      0.912 r
  U11178/Y (NAND2X4MTR)                                  0.050      0.962 f
  U16442/Y (NAND2X6MTR)                                  0.045      1.007 r
  U9609/Y (OAI2BB1X2MTR)                                 0.106      1.113 r
  U9575/Y (NAND2X4MTR)                                   0.040      1.153 f
  U9507/Y (NAND3X4MTR)                                   0.048      1.201 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.249 f
  U11696/Y (CLKNAND2X4MTR)                               0.043      1.292 r
  U12257/Y (NAND2X8MTR)                                  0.063      1.355 f
  U9305/Y (INVX4MTR)                                     0.064      1.420 r
  U15357/Y (CLKNAND2X4MTR)                               0.055      1.474 f
  U17377/Y (INVX4MTR)                                    0.043      1.517 r
  U17366/Y (INVX4MTR)                                    0.041      1.558 f
  U29646/Y (OAI222X2MTR)                                 0.066      1.624 r
  U0_BANK_TOP/vACC_2_reg_6__14_/D (DFFRHQX4MTR)          0.000      1.624 r
  data arrival time                                                 1.624

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_6__14_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.143      1.357
  data required time                                                1.357
  --------------------------------------------------------------------------
  data required time                                                1.357
  data arrival time                                                -1.624
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.266


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U20808/Y (AOI21X8MTR)                                  0.108      1.348 r
  U20841/Y (NAND2BX4MTR)                                 0.090      1.439 r
  U9260/Y (NAND2X4MTR)                                   0.057      1.496 f
  U15479/Y (INVX4MTR)                                    0.064      1.560 r
  U10711/Y (NAND2X2MTR)                                  0.045      1.605 f
  U10701/Y (OAI21X1MTR)                                  0.036      1.640 r
  U0_BANK_TOP/vACC_1_reg_1__7_/D (DFFRHQX2MTR)           0.000      1.640 r
  data arrival time                                                 1.640

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_1__7_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.640
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.266


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U20808/Y (AOI21X8MTR)                                  0.108      1.348 r
  U20841/Y (NAND2BX4MTR)                                 0.090      1.439 r
  U9260/Y (NAND2X4MTR)                                   0.057      1.496 f
  U15479/Y (INVX4MTR)                                    0.064      1.560 r
  U11231/Y (NAND2X2MTR)                                  0.045      1.605 f
  U11229/Y (OAI21X1MTR)                                  0.036      1.640 r
  U0_BANK_TOP/vACC_1_reg_1__6_/D (DFFRHQX2MTR)           0.000      1.640 r
  data arrival time                                                 1.640

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_1__6_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.640
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.266


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U20808/Y (AOI21X8MTR)                                  0.108      1.348 r
  U20841/Y (NAND2BX4MTR)                                 0.090      1.439 r
  U9260/Y (NAND2X4MTR)                                   0.057      1.496 f
  U15479/Y (INVX4MTR)                                    0.064      1.560 r
  U11234/Y (NAND2X2MTR)                                  0.045      1.605 f
  U11233/Y (OAI21X1MTR)                                  0.036      1.640 r
  U0_BANK_TOP/vACC_1_reg_1__3_/D (DFFRHQX2MTR)           0.000      1.640 r
  data arrival time                                                 1.640

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_1__3_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.640
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.266


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U20808/Y (AOI21X8MTR)                                  0.108      1.348 r
  U20842/Y (AOI2BB1X8MTR)                                0.119      1.468 r
  U17580/Y (BUFX6MTR)                                    0.090      1.557 r
  U11250/Y (NAND2X2MTR)                                  0.041      1.598 f
  U11268/Y (OAI211X1MTR)                                 0.040      1.638 r
  U0_BANK_TOP/vACC_2_reg_1__13_/D (DFFRHQX4MTR)          0.000      1.638 r
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_1__13_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.128      1.372
  data required time                                                1.372
  --------------------------------------------------------------------------
  data required time                                                1.372
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.266


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_118_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.037      0.159 f
  U15121/Y (NOR2X8MTR)                                   0.045      0.203 r
  U25213/Y (CLKNAND2X2MTR)                               0.076      0.279 f
  U11558/Y (OAI2BB1X4MTR)                                0.117      0.395 f
  U14669/Y (BUFX8MTR)                                    0.079      0.474 f
  U14641/Y (BUFX10MTR)                                   0.073      0.547 f
  U13443/Y (INVX6MTR)                                    0.040      0.588 r
  U23850/Y (CLKNAND2X2MTR)                               0.042      0.630 f
  U23818/Y (NAND2X2MTR)                                  0.044      0.674 r
  U18060/Y (NOR2X4MTR)                                   0.048      0.722 f
  U25621/Y (NAND2X6MTR)                                  0.047      0.769 r
  U15116/Y (NAND2X6MTR)                                  0.043      0.812 f
  U17890/Y (NOR2X4MTR)                                   0.065      0.877 r
  U11634/Y (NAND2X4MTR)                                  0.055      0.932 f
  U11633/Y (NOR2X6MTR)                                   0.071      1.002 r
  U15931/Y (NAND3X6MTR)                                  0.075      1.078 f
  U15221/Y (NOR2X8MTR)                                   0.070      1.147 r
  U10721/Y (NAND3X8MTR)                                  0.075      1.222 f
  U26351/Y (NOR2X2MTR)                                   0.120      1.343 r
  U22225/Y (OAI21X1MTR)                                  0.089      1.432 f
  U11123/Y (NAND4BX1MTR)                                 0.062      1.494 r
  U18849/Y (AOI21X2MTR)                                  0.047      1.541 f
  U22887/Y (NOR2X1MTR)                                   0.057      1.599 r
  PIM_result_reg_118_/D (DFFRQX2MTR)                     0.000      1.599 r
  data arrival time                                                 1.599

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_118_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.167      1.333
  data required time                                                1.333
  --------------------------------------------------------------------------
  data required time                                                1.333
  data arrival time                                                -1.599
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.266


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_246_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.037      0.159 f
  U15121/Y (NOR2X8MTR)                                   0.045      0.203 r
  U25213/Y (CLKNAND2X2MTR)                               0.076      0.279 f
  U11558/Y (OAI2BB1X4MTR)                                0.117      0.395 f
  U14669/Y (BUFX8MTR)                                    0.079      0.474 f
  U14641/Y (BUFX10MTR)                                   0.073      0.547 f
  U13443/Y (INVX6MTR)                                    0.040      0.588 r
  U23850/Y (CLKNAND2X2MTR)                               0.042      0.630 f
  U23818/Y (NAND2X2MTR)                                  0.044      0.674 r
  U18060/Y (NOR2X4MTR)                                   0.048      0.722 f
  U25621/Y (NAND2X6MTR)                                  0.047      0.769 r
  U15116/Y (NAND2X6MTR)                                  0.043      0.812 f
  U17890/Y (NOR2X4MTR)                                   0.065      0.877 r
  U11634/Y (NAND2X4MTR)                                  0.055      0.932 f
  U11633/Y (NOR2X6MTR)                                   0.071      1.002 r
  U15931/Y (NAND3X6MTR)                                  0.075      1.078 f
  U15221/Y (NOR2X8MTR)                                   0.070      1.147 r
  U10721/Y (NAND3X8MTR)                                  0.075      1.222 f
  U26351/Y (NOR2X2MTR)                                   0.120      1.343 r
  U22225/Y (OAI21X1MTR)                                  0.089      1.432 f
  U11123/Y (NAND4BX1MTR)                                 0.062      1.494 r
  U18849/Y (AOI21X2MTR)                                  0.047      1.541 f
  U22886/Y (NOR2X1MTR)                                   0.057      1.599 r
  PIM_result_reg_246_/D (DFFRQX2MTR)                     0.000      1.599 r
  data arrival time                                                 1.599

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_246_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.167      1.333
  data required time                                                1.333
  --------------------------------------------------------------------------
  data required time                                                1.333
  data arrival time                                                -1.599
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.266


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_374_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.037      0.159 f
  U15121/Y (NOR2X8MTR)                                   0.045      0.203 r
  U25213/Y (CLKNAND2X2MTR)                               0.076      0.279 f
  U11558/Y (OAI2BB1X4MTR)                                0.117      0.395 f
  U14669/Y (BUFX8MTR)                                    0.079      0.474 f
  U14641/Y (BUFX10MTR)                                   0.073      0.547 f
  U13443/Y (INVX6MTR)                                    0.040      0.588 r
  U23850/Y (CLKNAND2X2MTR)                               0.042      0.630 f
  U23818/Y (NAND2X2MTR)                                  0.044      0.674 r
  U18060/Y (NOR2X4MTR)                                   0.048      0.722 f
  U25621/Y (NAND2X6MTR)                                  0.047      0.769 r
  U15116/Y (NAND2X6MTR)                                  0.043      0.812 f
  U17890/Y (NOR2X4MTR)                                   0.065      0.877 r
  U11634/Y (NAND2X4MTR)                                  0.055      0.932 f
  U11633/Y (NOR2X6MTR)                                   0.071      1.002 r
  U15931/Y (NAND3X6MTR)                                  0.075      1.078 f
  U15221/Y (NOR2X8MTR)                                   0.070      1.147 r
  U10721/Y (NAND3X8MTR)                                  0.075      1.222 f
  U26351/Y (NOR2X2MTR)                                   0.120      1.343 r
  U22225/Y (OAI21X1MTR)                                  0.089      1.432 f
  U11123/Y (NAND4BX1MTR)                                 0.062      1.494 r
  U18849/Y (AOI21X2MTR)                                  0.047      1.541 f
  U22885/Y (NOR2X1MTR)                                   0.057      1.599 r
  PIM_result_reg_374_/D (DFFRQX2MTR)                     0.000      1.599 r
  data arrival time                                                 1.599

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_374_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.167      1.333
  data required time                                                1.333
  --------------------------------------------------------------------------
  data required time                                                1.333
  data arrival time                                                -1.599
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.266


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_502_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.037      0.159 f
  U15121/Y (NOR2X8MTR)                                   0.045      0.203 r
  U25213/Y (CLKNAND2X2MTR)                               0.076      0.279 f
  U11558/Y (OAI2BB1X4MTR)                                0.117      0.395 f
  U14669/Y (BUFX8MTR)                                    0.079      0.474 f
  U14641/Y (BUFX10MTR)                                   0.073      0.547 f
  U13443/Y (INVX6MTR)                                    0.040      0.588 r
  U23850/Y (CLKNAND2X2MTR)                               0.042      0.630 f
  U23818/Y (NAND2X2MTR)                                  0.044      0.674 r
  U18060/Y (NOR2X4MTR)                                   0.048      0.722 f
  U25621/Y (NAND2X6MTR)                                  0.047      0.769 r
  U15116/Y (NAND2X6MTR)                                  0.043      0.812 f
  U17890/Y (NOR2X4MTR)                                   0.065      0.877 r
  U11634/Y (NAND2X4MTR)                                  0.055      0.932 f
  U11633/Y (NOR2X6MTR)                                   0.071      1.002 r
  U15931/Y (NAND3X6MTR)                                  0.075      1.078 f
  U15221/Y (NOR2X8MTR)                                   0.070      1.147 r
  U10721/Y (NAND3X8MTR)                                  0.075      1.222 f
  U26351/Y (NOR2X2MTR)                                   0.120      1.343 r
  U22225/Y (OAI21X1MTR)                                  0.089      1.432 f
  U11123/Y (NAND4BX1MTR)                                 0.062      1.494 r
  U18849/Y (AOI21X2MTR)                                  0.047      1.541 f
  U22884/Y (NOR2X1MTR)                                   0.057      1.599 r
  PIM_result_reg_502_/D (DFFRQX2MTR)                     0.000      1.599 r
  data arrival time                                                 1.599

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_502_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.167      1.333
  data required time                                                1.333
  --------------------------------------------------------------------------
  data required time                                                1.333
  data arrival time                                                -1.599
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.266


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U20256/Y (INVX8MTR)                                    0.059      0.217 r
  U10621/Y (INVX6MTR)                                    0.037      0.254 f
  U18599/Y (INVX2MTR)                                    0.055      0.309 r
  U10504/Y (NAND3X4MTR)                                  0.059      0.368 f
  U16107/Y (INVX2MTR)                                    0.133      0.501 r
  U10250/Y (NOR2X2MTR)                                   0.088      0.589 f
  U18157/Y (NOR2X2MTR)                                   0.097      0.685 r
  U13855/Y (OAI21X2MTR)                                  0.083      0.768 f
  U13208/Y (AOI21X2MTR)                                  0.141      0.909 r
  U25136/Y (OAI21X2MTR)                                  0.078      0.987 f
  U17822/Y (INVX2MTR)                                    0.046      1.033 r
  U20747/Y (OAI2BB1X4MTR)                                0.040      1.073 f
  U9633/Y (CLKNAND2X2MTR)                                0.041      1.114 r
  U16428/Y (NAND3X4MTR)                                  0.084      1.198 f
  U11849/Y (INVX2MTR)                                    0.062      1.261 r
  U16381/Y (NOR2X6MTR)                                   0.041      1.302 f
  U9246/Y (BUFX4MTR)                                     0.093      1.395 f
  U26531/Y (NAND2BX4MTR)                                 0.105      1.500 f
  U12230/Y (OAI22X1MTR)                                  0.085      1.585 r
  U0_BANK_TOP/vACC_3_reg_2__15_/D (DFFRQX4MTR)           0.000      1.585 r
  data arrival time                                                 1.585

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_2__15_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.180      1.320
  data required time                                                1.320
  --------------------------------------------------------------------------
  data required time                                                1.320
  data arrival time                                                -1.585
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.266


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U11882/Y (INVX4MTR)                                    0.042      0.349 f
  U11884/Y (INVX4MTR)                                    0.051      0.400 r
  U13508/Y (CLKNAND2X2MTR)                               0.052      0.453 f
  U11486/Y (OAI21X3MTR)                                  0.043      0.496 r
  U19775/Y (OAI21BX4MTR)                                 0.079      0.575 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.621 r
  U11721/Y (NAND2X6MTR)                                  0.054      0.675 f
  U11434/Y (OAI21X6MTR)                                  0.081      0.757 r
  U11433/Y (CLKNAND2X4MTR)                               0.046      0.802 f
  U16788/Y (NOR2X4MTR)                                   0.070      0.873 r
  U19933/Y (NOR2X8MTR)                                   0.049      0.922 f
  U14523/Y (OAI21X4MTR)                                  0.099      1.021 r
  U26382/Y (AOI21X3MTR)                                  0.084      1.105 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.203 r
  U12314/Y (NAND2X4MTR)                                  0.101      1.304 f
  U17529/Y (INVX4MTR)                                    0.054      1.358 r
  U14246/Y (INVX4MTR)                                    0.052      1.410 f
  U18818/Y (MXI2X2MTR)                                   0.092      1.501 f
  U22777/Y (OAI22X1MTR)                                  0.083      1.584 r
  U0_BANK_TOP/vACC_0_reg_7__0_/D (DFFRQX1MTR)            0.000      1.584 r
  data arrival time                                                 1.584

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_7__0_/CK (DFFRQX1MTR)           0.000      1.500 r
  library setup time                                    -0.181      1.319
  data required time                                                1.319
  --------------------------------------------------------------------------
  data required time                                                1.319
  data arrival time                                                -1.584
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.265


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U17039/Y (INVX8MTR)                                    0.043      0.350 f
  U12158/Y (INVX6MTR)                                    0.044      0.394 r
  U10861/Y (AOI22X1MTR)                                  0.060      0.454 f
  U26089/Y (OAI211X2MTR)                                 0.066      0.520 r
  U10156/Y (NOR2BX2MTR)                                  0.151      0.672 r
  U26167/Y (NOR2X2MTR)                                   0.068      0.739 f
  U26168/Y (NOR2X2MTR)                                   0.100      0.839 r
  U26171/Y (CLKNAND2X2MTR)                               0.063      0.901 f
  U12030/Y (OA21X2MTR)                                   0.172      1.073 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.117 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.169 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.230 r
  U19030/Y (CLKNAND2X4MTR)                               0.048      1.278 f
  U11472/Y (CLKNAND2X4MTR)                               0.051      1.329 r
  U14252/Y (NAND2X12MTR)                                 0.064      1.392 f
  U17492/Y (OR2X4MTR)                                    0.103      1.495 f
  U17451/Y (INVX4MTR)                                    0.043      1.538 r
  U22705/Y (AOI22X1MTR)                                  0.055      1.593 f
  U20616/Y (OAI21X1MTR)                                  0.050      1.644 r
  U0_BANK_TOP/vACC_0_reg_0__9_/D (DFFRHQX4MTR)           0.000      1.644 r
  data arrival time                                                 1.644

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_0__9_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.644
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.265


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U17162/Y (NAND2X3MTR)                                  0.056      0.553 r
  U16031/Y (CLKNAND2X4MTR)                               0.058      0.611 f
  U10174/Y (NOR2X2MTR)                                   0.080      0.691 r
  U24898/Y (OAI21X2MTR)                                  0.080      0.771 f
  U29420/Y (AND3X4MTR)                                   0.100      0.871 f
  U10680/Y (NOR2X8MTR)                                   0.067      0.938 r
  U13087/Y (OAI21X6MTR)                                  0.065      1.004 f
  U23609/Y (AOI21X1MTR)                                  0.087      1.090 r
  U9487/Y (NAND2BX2MTR)                                  0.066      1.157 f
  U9439/Y (NAND3X4MTR)                                   0.061      1.217 r
  U9343/Y (CLKNAND2X4MTR)                                0.050      1.267 f
  U17558/Y (NAND2X6MTR)                                  0.050      1.317 r
  U11489/Y (NAND2X1MTR)                                  0.079      1.397 f
  U10897/Y (NAND2X4MTR)                                  0.065      1.462 r
  U16337/Y (INVX4MTR)                                    0.048      1.510 f
  U11103/Y (NAND2X2MTR)                                  0.036      1.546 r
  U11206/Y (OAI211X1MTR)                                 0.088      1.634 f
  U0_BANK_TOP/vACC_3_reg_3__21_/D (DFFRQX4MTR)           0.000      1.634 f
  data arrival time                                                 1.634

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_3__21_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.132      1.368
  data required time                                                1.368
  --------------------------------------------------------------------------
  data required time                                                1.368
  data arrival time                                                -1.634
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.265


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (CLKNAND2X2MTR)                               0.059      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.043      0.361 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.409 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.503 f
  U18516/Y (AND2X4MTR)                                   0.081      0.584 f
  U15193/Y (CLKNAND2X4MTR)                               0.032      0.615 r
  U16727/Y (INVX3MTR)                                    0.033      0.648 f
  U15100/Y (INVX2MTR)                                    0.029      0.677 r
  U11081/Y (CLKNAND2X2MTR)                               0.047      0.724 f
  U13197/Y (CLKNAND2X2MTR)                               0.046      0.770 r
  U17752/Y (NAND2X3MTR)                                  0.045      0.815 f
  U11628/Y (NAND2X3MTR)                                  0.040      0.854 r
  U11627/Y (NAND2X4MTR)                                  0.057      0.911 f
  U11759/Y (NAND2X4MTR)                                  0.053      0.965 r
  U11864/Y (NAND2X6MTR)                                  0.051      1.016 f
  U16430/Y (AOI21X2MTR)                                  0.080      1.096 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.156 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.213 r
  U11849/Y (INVX2MTR)                                    0.043      1.256 f
  U16381/Y (NOR2X6MTR)                                   0.072      1.328 r
  U17449/Y (BUFX4MTR)                                    0.100      1.428 r
  U26603/Y (NAND2BX4MTR)                                 0.094      1.522 r
  U29080/Y (OAI222X2MTR)                                 0.113      1.634 f
  U0_BANK_TOP/vACC_2_reg_2__12_/D (DFFRHQX2MTR)          0.000      1.634 f
  data arrival time                                                 1.634

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_2__12_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.634
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.264


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (CLKNAND2X2MTR)                               0.059      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.043      0.361 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.409 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.503 f
  U18516/Y (AND2X4MTR)                                   0.081      0.584 f
  U15193/Y (CLKNAND2X4MTR)                               0.032      0.615 r
  U16727/Y (INVX3MTR)                                    0.033      0.648 f
  U15100/Y (INVX2MTR)                                    0.029      0.677 r
  U11081/Y (CLKNAND2X2MTR)                               0.047      0.724 f
  U13197/Y (CLKNAND2X2MTR)                               0.046      0.770 r
  U17752/Y (NAND2X3MTR)                                  0.045      0.815 f
  U11628/Y (NAND2X3MTR)                                  0.040      0.854 r
  U11627/Y (NAND2X4MTR)                                  0.057      0.911 f
  U11759/Y (NAND2X4MTR)                                  0.053      0.965 r
  U11864/Y (NAND2X6MTR)                                  0.051      1.016 f
  U16430/Y (AOI21X2MTR)                                  0.080      1.096 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.156 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.213 r
  U11847/Y (NAND2X4MTR)                                  0.056      1.268 f
  U11786/Y (CLKNAND2X8MTR)                               0.043      1.311 r
  U11777/Y (NAND2X12MTR)                                 0.055      1.366 f
  U16323/Y (OAI2B1X4MTR)                                 0.084      1.450 r
  U17413/Y (INVX4MTR)                                    0.053      1.503 f
  U23604/Y (INVX4MTR)                                    0.052      1.554 r
  U29139/Y (OAI222X2MTR)                                 0.083      1.638 f
  U0_BANK_TOP/vACC_1_reg_2__21_/D (DFFRHQX2MTR)          0.000      1.638 f
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_2__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.264


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24078/Y (INVX12MTR)                                   0.042      0.330 f
  U11826/Y (INVX4MTR)                                    0.049      0.378 r
  U25819/Y (CLKNAND2X2MTR)                               0.046      0.424 f
  U25617/Y (OAI2B1X2MTR)                                 0.038      0.462 r
  U10368/Y (AOI21X2MTR)                                  0.040      0.502 f
  U14627/Y (NAND2X2MTR)                                  0.054      0.556 r
  U11560/Y (INVX3MTR)                                    0.039      0.595 f
  U20892/Y (OAI2B1X8MTR)                                 0.077      0.672 r
  U14515/Y (CLKNAND2X4MTR)                               0.070      0.742 f
  U15862/Y (INVX2MTR)                                    0.042      0.785 r
  U15052/Y (OA21X4MTR)                                   0.106      0.890 r
  U15657/Y (CLKNAND2X4MTR)                               0.058      0.948 f
  U14906/Y (INVX4MTR)                                    0.053      1.001 r
  U19188/Y (OAI21X6MTR)                                  0.061      1.062 f
  U26471/Y (AOI21X2MTR)                                  0.090      1.152 r
  U19046/Y (XOR2X1MTR)                                   0.080      1.231 r
  U18954/Y (OAI2BB1X2MTR)                                0.120      1.352 r
  U18891/Y (BUFX4MTR)                                    0.083      1.435 r
  U18827/Y (MXI2X2MTR)                                   0.072      1.507 f
  U22597/Y (OAI22X1MTR)                                  0.080      1.587 r
  U0_BANK_TOP/vACC_0_reg_7__3_/D (DFFRQX2MTR)            0.000      1.587 r
  data arrival time                                                 1.587

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_7__3_/CK (DFFRQX2MTR)           0.000      1.500 r
  library setup time                                    -0.176      1.324
  data required time                                                1.324
  --------------------------------------------------------------------------
  data required time                                                1.324
  data arrival time                                                -1.587
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.263


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.131      0.131 f
  U18675/Y (INVX8MTR)                                    0.046      0.176 r
  U17297/Y (INVX6MTR)                                    0.038      0.214 f
  U23579/Y (NOR2BX8MTR)                                  0.071      0.285 r
  U21152/Y (AOI22X1MTR)                                  0.071      0.356 f
  U25513/Y (NAND4X2MTR)                                  0.079      0.435 r
  U20994/Y (NAND2X1MTR)                                  0.068      0.503 f
  U10262/Y (NAND2X2MTR)                                  0.072      0.575 r
  U14038/Y (INVX3MTR)                                    0.046      0.621 f
  U15881/Y (CLKNAND2X4MTR)                               0.049      0.670 r
  U15053/Y (OAI2B1X4MTR)                                 0.128      0.799 r
  U14599/Y (NAND3BX4MTR)                                 0.072      0.870 f
  U15657/Y (CLKNAND2X4MTR)                               0.061      0.931 r
  U14906/Y (INVX4MTR)                                    0.039      0.970 f
  U13058/Y (OAI21X4MTR)                                  0.074      1.044 r
  U20797/Y (OAI2BB1X4MTR)                                0.111      1.155 r
  U20735/Y (OAI211X8MTR)                                 0.069      1.224 f
  U12314/Y (NAND2X4MTR)                                  0.089      1.313 r
  U17529/Y (INVX4MTR)                                    0.040      1.353 f
  U14246/Y (INVX4MTR)                                    0.061      1.413 r
  U28920/Y (MXI2X1MTR)                                   0.116      1.529 r
  U22600/Y (OAI22X1MTR)                                  0.115      1.645 f
  U0_BANK_TOP/vACC_0_reg_7__7_/D (DFFRHQX8MTR)           0.000      1.645 f
  data arrival time                                                 1.645

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_7__7_/CK (DFFRHQX8MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.645
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.263


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U11882/Y (INVX4MTR)                                    0.042      0.349 f
  U11884/Y (INVX4MTR)                                    0.051      0.400 r
  U13508/Y (CLKNAND2X2MTR)                               0.052      0.453 f
  U11486/Y (OAI21X3MTR)                                  0.043      0.496 r
  U19775/Y (OAI21BX4MTR)                                 0.079      0.575 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.621 r
  U11721/Y (NAND2X6MTR)                                  0.054      0.675 f
  U11434/Y (OAI21X6MTR)                                  0.081      0.757 r
  U11433/Y (CLKNAND2X4MTR)                               0.046      0.802 f
  U16788/Y (NOR2X4MTR)                                   0.070      0.873 r
  U19933/Y (NOR2X8MTR)                                   0.049      0.922 f
  U14523/Y (OAI21X4MTR)                                  0.099      1.021 r
  U26382/Y (AOI21X3MTR)                                  0.084      1.105 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.203 r
  U14266/Y (NAND2X4MTR)                                  0.063      1.266 f
  U16369/Y (NAND2X6MTR)                                  0.058      1.324 r
  U11918/Y (NAND2X12MTR)                                 0.056      1.379 f
  U23378/Y (OR2X4MTR)                                    0.094      1.474 f
  U23574/Y (INVX4MTR)                                    0.047      1.521 r
  U20927/Y (AOI22X1MTR)                                  0.063      1.584 f
  U16286/Y (OAI21X2MTR)                                  0.053      1.637 r
  U0_BANK_TOP/vACC_0_reg_7__13_/D (DFFRHQX2MTR)          0.000      1.637 r
  data arrival time                                                 1.637

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_7__13_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.637
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.263


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U17162/Y (NAND2X3MTR)                                  0.056      0.553 r
  U16031/Y (CLKNAND2X4MTR)                               0.058      0.611 f
  U10174/Y (NOR2X2MTR)                                   0.080      0.691 r
  U24898/Y (OAI21X2MTR)                                  0.080      0.771 f
  U29420/Y (AND3X4MTR)                                   0.100      0.871 f
  U10680/Y (NOR2X8MTR)                                   0.067      0.938 r
  U24245/Y (OAI21X3MTR)                                  0.072      1.010 f
  U23626/Y (AOI21X2MTR)                                  0.092      1.102 r
  U25695/Y (XOR2X2MTR)                                   0.094      1.196 r
  U24435/Y (AOI22X4MTR)                                  0.059      1.255 f
  U19077/Y (OAI2B1X4MTR)                                 0.067      1.321 r
  U23476/Y (BUFX2MTR)                                    0.117      1.438 r
  U29291/Y (MXI2X2MTR)                                   0.081      1.519 f
  U11263/Y (OAI21X1MTR)                                  0.073      1.591 r
  U0_BANK_TOP/vACC_0_reg_3__3_/D (DFFRQX2MTR)            0.000      1.591 r
  data arrival time                                                 1.591

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_3__3_/CK (DFFRQX2MTR)           0.000      1.500 r
  library setup time                                    -0.171      1.329
  data required time                                                1.329
  --------------------------------------------------------------------------
  data required time                                                1.329
  data arrival time                                                -1.591
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.262


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U20808/Y (AOI21X8MTR)                                  0.108      1.348 r
  U17595/Y (NAND2BX4MTR)                                 0.090      1.439 r
  U14268/Y (NAND2X4MTR)                                  0.053      1.492 f
  U16413/Y (INVX4MTR)                                    0.063      1.555 r
  U11298/Y (NAND2X2MTR)                                  0.045      1.601 f
  U11203/Y (OAI21X1MTR)                                  0.036      1.636 r
  U0_BANK_TOP/vACC_3_reg_1__2_/D (DFFRHQX2MTR)           0.000      1.636 r
  data arrival time                                                 1.636

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_1__2_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.636
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.262


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U11882/Y (INVX4MTR)                                    0.042      0.349 f
  U11884/Y (INVX4MTR)                                    0.051      0.400 r
  U13508/Y (CLKNAND2X2MTR)                               0.052      0.453 f
  U11486/Y (OAI21X3MTR)                                  0.043      0.496 r
  U19775/Y (OAI21BX4MTR)                                 0.079      0.575 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.621 r
  U11721/Y (NAND2X6MTR)                                  0.054      0.675 f
  U11434/Y (OAI21X6MTR)                                  0.081      0.757 r
  U11433/Y (CLKNAND2X4MTR)                               0.046      0.802 f
  U16788/Y (NOR2X4MTR)                                   0.070      0.873 r
  U19933/Y (NOR2X8MTR)                                   0.049      0.922 f
  U14523/Y (OAI21X4MTR)                                  0.099      1.021 r
  U26382/Y (AOI21X3MTR)                                  0.084      1.105 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.203 r
  U12314/Y (NAND2X4MTR)                                  0.101      1.304 f
  U17529/Y (INVX4MTR)                                    0.054      1.358 r
  U14246/Y (INVX4MTR)                                    0.052      1.410 f
  U28920/Y (MXI2X1MTR)                                   0.108      1.518 f
  U26495/Y (OAI22X2MTR)                                  0.111      1.630 r
  U0_BANK_TOP/vACC_2_reg_7__7_/D (DFFRHQX4MTR)           0.000      1.630 r
  data arrival time                                                 1.630

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_7__7_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.132      1.368
  data required time                                                1.368
  --------------------------------------------------------------------------
  data required time                                                1.368
  data arrival time                                                -1.630
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.262


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U20808/Y (AOI21X8MTR)                                  0.108      1.348 r
  U17595/Y (NAND2BX4MTR)                                 0.090      1.439 r
  U14268/Y (NAND2X4MTR)                                  0.053      1.492 f
  U16413/Y (INVX4MTR)                                    0.063      1.555 r
  U11295/Y (NAND2X2MTR)                                  0.045      1.601 f
  U11180/Y (OAI21X1MTR)                                  0.036      1.636 r
  U0_BANK_TOP/vACC_3_reg_1__5_/D (DFFRHQX2MTR)           0.000      1.636 r
  data arrival time                                                 1.636

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_1__5_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.636
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.262


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U20808/Y (AOI21X8MTR)                                  0.108      1.348 r
  U17595/Y (NAND2BX4MTR)                                 0.090      1.439 r
  U14268/Y (NAND2X4MTR)                                  0.053      1.492 f
  U16413/Y (INVX4MTR)                                    0.063      1.555 r
  U11296/Y (NAND2X2MTR)                                  0.045      1.601 f
  U11191/Y (OAI21X1MTR)                                  0.036      1.636 r
  U0_BANK_TOP/vACC_3_reg_1__3_/D (DFFRHQX2MTR)           0.000      1.636 r
  data arrival time                                                 1.636

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_1__3_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.636
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.262


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U20808/Y (AOI21X8MTR)                                  0.108      1.348 r
  U17595/Y (NAND2BX4MTR)                                 0.090      1.439 r
  U14268/Y (NAND2X4MTR)                                  0.053      1.492 f
  U16413/Y (INVX4MTR)                                    0.063      1.555 r
  U11294/Y (NAND2X2MTR)                                  0.045      1.601 f
  U11192/Y (OAI21X1MTR)                                  0.036      1.636 r
  U0_BANK_TOP/vACC_3_reg_1__1_/D (DFFRHQX2MTR)           0.000      1.636 r
  data arrival time                                                 1.636

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_1__1_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.636
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.262


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U17039/Y (INVX8MTR)                                    0.043      0.350 f
  U12158/Y (INVX6MTR)                                    0.044      0.394 r
  U10861/Y (AOI22X1MTR)                                  0.060      0.454 f
  U26089/Y (OAI211X2MTR)                                 0.066      0.520 r
  U10156/Y (NOR2BX2MTR)                                  0.151      0.672 r
  U26167/Y (NOR2X2MTR)                                   0.068      0.739 f
  U26168/Y (NOR2X2MTR)                                   0.100      0.839 r
  U26171/Y (CLKNAND2X2MTR)                               0.063      0.901 f
  U12030/Y (OA21X2MTR)                                   0.172      1.073 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.117 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.169 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.230 r
  U19030/Y (CLKNAND2X4MTR)                               0.048      1.278 f
  U11472/Y (CLKNAND2X4MTR)                               0.051      1.329 r
  U14252/Y (NAND2X12MTR)                                 0.064      1.392 f
  U26663/Y (OAI2B1X8MTR)                                 0.092      1.484 r
  U15421/Y (BUFX4MTR)                                    0.106      1.590 r
  U26718/Y (OAI22X2MTR)                                  0.056      1.646 f
  U0_BANK_TOP/vACC_3_reg_0__15_/D (DFFRHQX2MTR)          0.000      1.646 f
  data arrival time                                                 1.646

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_0__15_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.646
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.261


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U11882/Y (INVX4MTR)                                    0.042      0.349 f
  U11884/Y (INVX4MTR)                                    0.051      0.400 r
  U13508/Y (CLKNAND2X2MTR)                               0.052      0.453 f
  U11486/Y (OAI21X3MTR)                                  0.043      0.496 r
  U19775/Y (OAI21BX4MTR)                                 0.079      0.575 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.621 r
  U11721/Y (NAND2X6MTR)                                  0.054      0.675 f
  U11434/Y (OAI21X6MTR)                                  0.081      0.757 r
  U11433/Y (CLKNAND2X4MTR)                               0.046      0.802 f
  U16788/Y (NOR2X4MTR)                                   0.070      0.873 r
  U19933/Y (NOR2X8MTR)                                   0.049      0.922 f
  U14523/Y (OAI21X4MTR)                                  0.099      1.021 r
  U26382/Y (AOI21X3MTR)                                  0.084      1.105 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.203 r
  U12314/Y (NAND2X4MTR)                                  0.101      1.304 f
  U17529/Y (INVX4MTR)                                    0.054      1.358 r
  U14246/Y (INVX4MTR)                                    0.052      1.410 f
  U18818/Y (MXI2X2MTR)                                   0.092      1.501 f
  U22779/Y (OAI22X1MTR)                                  0.082      1.584 r
  U0_BANK_TOP/vACC_2_reg_7__0_/D (DFFRQX2MTR)            0.000      1.584 r
  data arrival time                                                 1.584

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_7__0_/CK (DFFRQX2MTR)           0.000      1.500 r
  library setup time                                    -0.177      1.323
  data required time                                                1.323
  --------------------------------------------------------------------------
  data required time                                                1.323
  data arrival time                                                -1.584
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.261


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U11882/Y (INVX4MTR)                                    0.042      0.349 f
  U11884/Y (INVX4MTR)                                    0.051      0.400 r
  U13508/Y (CLKNAND2X2MTR)                               0.052      0.453 f
  U11486/Y (OAI21X3MTR)                                  0.043      0.496 r
  U19775/Y (OAI21BX4MTR)                                 0.079      0.575 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.621 r
  U11721/Y (NAND2X6MTR)                                  0.054      0.675 f
  U11434/Y (OAI21X6MTR)                                  0.081      0.757 r
  U11433/Y (CLKNAND2X4MTR)                               0.046      0.802 f
  U16788/Y (NOR2X4MTR)                                   0.070      0.873 r
  U19933/Y (NOR2X8MTR)                                   0.049      0.922 f
  U14523/Y (OAI21X4MTR)                                  0.099      1.021 r
  U26382/Y (AOI21X3MTR)                                  0.084      1.105 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.203 r
  U12314/Y (NAND2X4MTR)                                  0.101      1.304 f
  U17529/Y (INVX4MTR)                                    0.054      1.358 r
  U14246/Y (INVX4MTR)                                    0.052      1.410 f
  U18818/Y (MXI2X2MTR)                                   0.092      1.501 f
  U22778/Y (OAI22X1MTR)                                  0.082      1.584 r
  U0_BANK_TOP/vACC_1_reg_7__0_/D (DFFRQX2MTR)            0.000      1.584 r
  data arrival time                                                 1.584

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_7__0_/CK (DFFRQX2MTR)           0.000      1.500 r
  library setup time                                    -0.177      1.323
  data required time                                                1.323
  --------------------------------------------------------------------------
  data required time                                                1.323
  data arrival time                                                -1.584
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.261


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24078/Y (INVX12MTR)                                   0.042      0.330 f
  U11326/Y (INVX8MTR)                                    0.040      0.370 r
  U18780/Y (BUFX8MTR)                                    0.066      0.435 r
  U10398/Y (AOI22X2MTR)                                  0.053      0.489 f
  U18576/Y (OAI2B11X2MTR)                                0.059      0.548 r
  U10242/Y (NOR2BX2MTR)                                  0.161      0.709 r
  U25847/Y (NOR2X2MTR)                                   0.069      0.778 f
  U16706/Y (NOR2X2MTR)                                   0.087      0.864 r
  U25849/Y (CLKNAND2X2MTR)                               0.066      0.930 f
  U19307/Y (OA21X4MTR)                                   0.161      1.092 f
  U23933/Y (OAI2B1X8MTR)                                 0.035      1.126 r
  U16528/Y (CLKNAND2X4MTR)                               0.044      1.170 f
  U10906/Y (NAND3X4MTR)                                  0.051      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.052      1.273 f
  U16368/Y (NAND2X4MTR)                                  0.050      1.323 r
  U16360/Y (NAND2X8MTR)                                  0.065      1.388 f
  U12258/Y (NOR2X3MTR)                                   0.117      1.506 r
  U12973/Y (AOI22X1MTR)                                  0.079      1.585 f
  U14176/Y (OAI21X1MTR)                                  0.051      1.636 r
  U0_BANK_TOP/vACC_1_reg_4__11_/D (DFFRHQX2MTR)          0.000      1.636 r
  data arrival time                                                 1.636

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_4__11_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.636
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.261


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24078/Y (INVX12MTR)                                   0.042      0.330 f
  U11326/Y (INVX8MTR)                                    0.040      0.370 r
  U18780/Y (BUFX8MTR)                                    0.066      0.435 r
  U10398/Y (AOI22X2MTR)                                  0.053      0.489 f
  U18576/Y (OAI2B11X2MTR)                                0.059      0.548 r
  U10242/Y (NOR2BX2MTR)                                  0.161      0.709 r
  U25847/Y (NOR2X2MTR)                                   0.069      0.778 f
  U16706/Y (NOR2X2MTR)                                   0.087      0.864 r
  U25849/Y (CLKNAND2X2MTR)                               0.066      0.930 f
  U19307/Y (OA21X4MTR)                                   0.161      1.092 f
  U23933/Y (OAI2B1X8MTR)                                 0.035      1.126 r
  U16528/Y (CLKNAND2X4MTR)                               0.044      1.170 f
  U10906/Y (NAND3X4MTR)                                  0.051      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.052      1.273 f
  U16368/Y (NAND2X4MTR)                                  0.050      1.323 r
  U16360/Y (NAND2X8MTR)                                  0.065      1.388 f
  U12258/Y (NOR2X3MTR)                                   0.117      1.506 r
  U12971/Y (AOI22X1MTR)                                  0.079      1.585 f
  U14177/Y (OAI21X1MTR)                                  0.051      1.636 r
  U0_BANK_TOP/vACC_1_reg_4__13_/D (DFFRHQX2MTR)          0.000      1.636 r
  data arrival time                                                 1.636

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_4__13_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.636
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.261


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24078/Y (INVX12MTR)                                   0.042      0.330 f
  U11326/Y (INVX8MTR)                                    0.040      0.370 r
  U18780/Y (BUFX8MTR)                                    0.066      0.435 r
  U10398/Y (AOI22X2MTR)                                  0.053      0.489 f
  U18576/Y (OAI2B11X2MTR)                                0.059      0.548 r
  U10242/Y (NOR2BX2MTR)                                  0.161      0.709 r
  U25847/Y (NOR2X2MTR)                                   0.069      0.778 f
  U16706/Y (NOR2X2MTR)                                   0.087      0.864 r
  U25849/Y (CLKNAND2X2MTR)                               0.066      0.930 f
  U19307/Y (OA21X4MTR)                                   0.161      1.092 f
  U23933/Y (OAI2B1X8MTR)                                 0.035      1.126 r
  U16528/Y (CLKNAND2X4MTR)                               0.044      1.170 f
  U10906/Y (NAND3X4MTR)                                  0.051      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.052      1.273 f
  U16368/Y (NAND2X4MTR)                                  0.050      1.323 r
  U16360/Y (NAND2X8MTR)                                  0.065      1.388 f
  U12258/Y (NOR2X3MTR)                                   0.117      1.506 r
  U20602/Y (AOI22X1MTR)                                  0.079      1.585 f
  U11407/Y (OAI21X1MTR)                                  0.051      1.636 r
  U0_BANK_TOP/vACC_1_reg_4__10_/D (DFFRHQX2MTR)          0.000      1.636 r
  data arrival time                                                 1.636

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_4__10_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.636
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.260


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24078/Y (INVX12MTR)                                   0.042      0.330 f
  U11326/Y (INVX8MTR)                                    0.040      0.370 r
  U18780/Y (BUFX8MTR)                                    0.066      0.435 r
  U10398/Y (AOI22X2MTR)                                  0.053      0.489 f
  U18576/Y (OAI2B11X2MTR)                                0.059      0.548 r
  U10242/Y (NOR2BX2MTR)                                  0.161      0.709 r
  U25847/Y (NOR2X2MTR)                                   0.069      0.778 f
  U16706/Y (NOR2X2MTR)                                   0.087      0.864 r
  U25849/Y (CLKNAND2X2MTR)                               0.066      0.930 f
  U19307/Y (OA21X4MTR)                                   0.161      1.092 f
  U23933/Y (OAI2B1X8MTR)                                 0.035      1.126 r
  U16528/Y (CLKNAND2X4MTR)                               0.044      1.170 f
  U10906/Y (NAND3X4MTR)                                  0.051      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.052      1.273 f
  U16368/Y (NAND2X4MTR)                                  0.050      1.323 r
  U16360/Y (NAND2X8MTR)                                  0.065      1.388 f
  U12258/Y (NOR2X3MTR)                                   0.117      1.506 r
  U12994/Y (AOI22X1MTR)                                  0.079      1.585 f
  U13657/Y (OAI21X1MTR)                                  0.051      1.636 r
  U0_BANK_TOP/vACC_1_reg_4__21_/D (DFFRHQX2MTR)          0.000      1.636 r
  data arrival time                                                 1.636

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_4__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.124      1.376
  data required time                                                1.376
  --------------------------------------------------------------------------
  data required time                                                1.376
  data arrival time                                                -1.636
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.260


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.131      0.131 f
  U18675/Y (INVX8MTR)                                    0.046      0.176 r
  U17297/Y (INVX6MTR)                                    0.038      0.214 f
  U23579/Y (NOR2BX8MTR)                                  0.071      0.285 r
  U21152/Y (AOI22X1MTR)                                  0.071      0.356 f
  U25513/Y (NAND4X2MTR)                                  0.079      0.435 r
  U20994/Y (NAND2X1MTR)                                  0.068      0.503 f
  U10262/Y (NAND2X2MTR)                                  0.072      0.575 r
  U14038/Y (INVX3MTR)                                    0.046      0.621 f
  U15881/Y (CLKNAND2X4MTR)                               0.049      0.670 r
  U15053/Y (OAI2B1X4MTR)                                 0.128      0.799 r
  U14599/Y (NAND3BX4MTR)                                 0.072      0.870 f
  U15657/Y (CLKNAND2X4MTR)                               0.061      0.931 r
  U14906/Y (INVX4MTR)                                    0.039      0.970 f
  U13058/Y (OAI21X4MTR)                                  0.074      1.044 r
  U20797/Y (OAI2BB1X4MTR)                                0.111      1.155 r
  U20735/Y (OAI211X8MTR)                                 0.069      1.224 f
  U14266/Y (NAND2X4MTR)                                  0.056      1.280 r
  U16369/Y (NAND2X6MTR)                                  0.061      1.340 f
  U11918/Y (NAND2X12MTR)                                 0.058      1.398 r
  U23378/Y (OR2X4MTR)                                    0.082      1.481 r
  U23574/Y (INVX4MTR)                                    0.038      1.519 f
  U29741/Y (AOI22X2MTR)                                  0.065      1.584 r
  U29742/Y (OAI21X2MTR)                                  0.061      1.645 f
  U0_BANK_TOP/vACC_0_reg_7__10_/D (DFFRHQX2MTR)          0.000      1.645 f
  data arrival time                                                 1.645

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_7__10_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.645
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.260


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U17039/Y (INVX8MTR)                                    0.043      0.350 f
  U16098/Y (INVX4MTR)                                    0.042      0.392 r
  U24350/Y (CLKNAND2X2MTR)                               0.041      0.433 f
  U16033/Y (OA21X4MTR)                                   0.077      0.511 f
  U16171/Y (CLKNAND2X4MTR)                               0.042      0.552 r
  U25524/Y (CLKNAND2X4MTR)                               0.043      0.596 f
  U15346/Y (NAND2X6MTR)                                  0.048      0.643 r
  U15869/Y (CLKNAND2X4MTR)                               0.060      0.704 f
  U11710/Y (INVX2MTR)                                    0.052      0.756 r
  U10088/Y (OAI21X4MTR)                                  0.058      0.814 f
  U10020/Y (NAND2X4MTR)                                  0.050      0.864 r
  U9848/Y (NAND2X8MTR)                                   0.055      0.919 f
  U12399/Y (NAND2X8MTR)                                  0.044      0.963 r
  U9772/Y (NAND2X4MTR)                                   0.049      1.012 f
  U9648/Y (AOI21X2MTR)                                   0.076      1.088 r
  U17410/Y (NAND2X2MTR)                                  0.069      1.157 f
  U17391/Y (NAND2X6MTR)                                  0.066      1.224 r
  U9429/Y (CLKNAND2X4MTR)                                0.050      1.274 f
  U17458/Y (NAND2X6MTR)                                  0.049      1.322 r
  U27020/Y (INVX2MTR)                                    0.044      1.366 f
  U23563/Y (NOR2X4MTR)                                   0.075      1.441 r
  U18760/Y (INVX2MTR)                                    0.054      1.495 f
  U29542/Y (OAI211X2MTR)                                 0.081      1.576 r
  U0_BANK_TOP/vACC_1_reg_5__21_/D (DFFRQX4MTR)           0.000      1.576 r
  data arrival time                                                 1.576

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_5__21_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.184      1.316
  data required time                                                1.316
  --------------------------------------------------------------------------
  data required time                                                1.316
  data arrival time                                                -1.576
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.260


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_26_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14647/Y (BUFX4MTR)                                    0.099      0.467 r
  U16020/Y (INVX4MTR)                                    0.053      0.520 f
  U25676/Y (NAND2X2MTR)                                  0.050      0.569 r
  U16690/Y (NAND4X4MTR)                                  0.140      0.710 f
  U17918/Y (NOR2X4MTR)                                   0.092      0.801 r
  U25685/Y (NAND3X4MTR)                                  0.075      0.876 f
  U17846/Y (NOR2X4MTR)                                   0.073      0.949 r
  U25689/Y (NAND2X4MTR)                                  0.059      1.008 f
  U15956/Y (NOR2X4MTR)                                   0.075      1.082 r
  U13729/Y (NAND3X4MTR)                                  0.096      1.178 f
  U13713/Y (INVX3MTR)                                    0.064      1.242 r
  U16483/Y (OAI21X4MTR)                                  0.068      1.310 f
  U16444/Y (NOR2BX2MTR)                                  0.100      1.410 f
  U18949/Y (MXI2X2MTR)                                   0.088      1.498 r
  U23126/Y (AND2X1MTR)                                   0.100      1.598 r
  PIM_result_reg_26_/D (DFFRQX2MTR)                      0.000      1.598 r
  data arrival time                                                 1.598

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_26_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.162      1.338
  data required time                                                1.338
  --------------------------------------------------------------------------
  data required time                                                1.338
  data arrival time                                                -1.598
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.260


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_154_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14647/Y (BUFX4MTR)                                    0.099      0.467 r
  U16020/Y (INVX4MTR)                                    0.053      0.520 f
  U25676/Y (NAND2X2MTR)                                  0.050      0.569 r
  U16690/Y (NAND4X4MTR)                                  0.140      0.710 f
  U17918/Y (NOR2X4MTR)                                   0.092      0.801 r
  U25685/Y (NAND3X4MTR)                                  0.075      0.876 f
  U17846/Y (NOR2X4MTR)                                   0.073      0.949 r
  U25689/Y (NAND2X4MTR)                                  0.059      1.008 f
  U15956/Y (NOR2X4MTR)                                   0.075      1.082 r
  U13729/Y (NAND3X4MTR)                                  0.096      1.178 f
  U13713/Y (INVX3MTR)                                    0.064      1.242 r
  U16483/Y (OAI21X4MTR)                                  0.068      1.310 f
  U16444/Y (NOR2BX2MTR)                                  0.100      1.410 f
  U18949/Y (MXI2X2MTR)                                   0.088      1.498 r
  U23125/Y (AND2X1MTR)                                   0.100      1.598 r
  PIM_result_reg_154_/D (DFFRQX2MTR)                     0.000      1.598 r
  data arrival time                                                 1.598

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_154_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.162      1.338
  data required time                                                1.338
  --------------------------------------------------------------------------
  data required time                                                1.338
  data arrival time                                                -1.598
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.260


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_282_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14647/Y (BUFX4MTR)                                    0.099      0.467 r
  U16020/Y (INVX4MTR)                                    0.053      0.520 f
  U25676/Y (NAND2X2MTR)                                  0.050      0.569 r
  U16690/Y (NAND4X4MTR)                                  0.140      0.710 f
  U17918/Y (NOR2X4MTR)                                   0.092      0.801 r
  U25685/Y (NAND3X4MTR)                                  0.075      0.876 f
  U17846/Y (NOR2X4MTR)                                   0.073      0.949 r
  U25689/Y (NAND2X4MTR)                                  0.059      1.008 f
  U15956/Y (NOR2X4MTR)                                   0.075      1.082 r
  U13729/Y (NAND3X4MTR)                                  0.096      1.178 f
  U13713/Y (INVX3MTR)                                    0.064      1.242 r
  U16483/Y (OAI21X4MTR)                                  0.068      1.310 f
  U16444/Y (NOR2BX2MTR)                                  0.100      1.410 f
  U18949/Y (MXI2X2MTR)                                   0.088      1.498 r
  U23124/Y (AND2X1MTR)                                   0.100      1.598 r
  PIM_result_reg_282_/D (DFFRQX2MTR)                     0.000      1.598 r
  data arrival time                                                 1.598

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_282_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.162      1.338
  data required time                                                1.338
  --------------------------------------------------------------------------
  data required time                                                1.338
  data arrival time                                                -1.598
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.260


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_410_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14647/Y (BUFX4MTR)                                    0.099      0.467 r
  U16020/Y (INVX4MTR)                                    0.053      0.520 f
  U25676/Y (NAND2X2MTR)                                  0.050      0.569 r
  U16690/Y (NAND4X4MTR)                                  0.140      0.710 f
  U17918/Y (NOR2X4MTR)                                   0.092      0.801 r
  U25685/Y (NAND3X4MTR)                                  0.075      0.876 f
  U17846/Y (NOR2X4MTR)                                   0.073      0.949 r
  U25689/Y (NAND2X4MTR)                                  0.059      1.008 f
  U15956/Y (NOR2X4MTR)                                   0.075      1.082 r
  U13729/Y (NAND3X4MTR)                                  0.096      1.178 f
  U13713/Y (INVX3MTR)                                    0.064      1.242 r
  U16483/Y (OAI21X4MTR)                                  0.068      1.310 f
  U16444/Y (NOR2BX2MTR)                                  0.100      1.410 f
  U18949/Y (MXI2X2MTR)                                   0.088      1.498 r
  U23123/Y (AND2X1MTR)                                   0.100      1.598 r
  PIM_result_reg_410_/D (DFFRQX2MTR)                     0.000      1.598 r
  data arrival time                                                 1.598

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_410_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.162      1.338
  data required time                                                1.338
  --------------------------------------------------------------------------
  data required time                                                1.338
  data arrival time                                                -1.598
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.260


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U20900/Y (NAND3BX2MTR)                                 0.075      1.533 f
  U18729/Y (OAI2BB1X2MTR)                                0.072      1.605 r
  U20916/Y (OAI22X2MTR)                                  0.053      1.658 f
  U0_BANK_TOP/vACC_1_reg_5__4_/D (DFFRHQX4MTR)           0.000      1.658 f
  data arrival time                                                 1.658

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_5__4_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.658
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.260


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U20808/Y (AOI21X8MTR)                                  0.108      1.348 r
  U17595/Y (NAND2BX4MTR)                                 0.090      1.439 r
  U14268/Y (NAND2X4MTR)                                  0.053      1.492 f
  U15470/Y (INVX4MTR)                                    0.062      1.554 r
  U11160/Y (NAND2X2MTR)                                  0.045      1.599 f
  U11156/Y (OAI21X1MTR)                                  0.035      1.635 r
  U0_BANK_TOP/vACC_3_reg_1__6_/D (DFFRHQX2MTR)           0.000      1.635 r
  data arrival time                                                 1.635

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_1__6_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.635
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.260


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U20808/Y (AOI21X8MTR)                                  0.108      1.348 r
  U17595/Y (NAND2BX4MTR)                                 0.090      1.439 r
  U14268/Y (NAND2X4MTR)                                  0.053      1.492 f
  U15470/Y (INVX4MTR)                                    0.062      1.554 r
  U11162/Y (NAND2X2MTR)                                  0.045      1.599 f
  U11161/Y (OAI21X1MTR)                                  0.035      1.635 r
  U0_BANK_TOP/vACC_3_reg_1__4_/D (DFFRHQX2MTR)           0.000      1.635 r
  data arrival time                                                 1.635

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_1__4_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.635
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.260


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_90_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14669/Y (BUFX8MTR)                                    0.073      0.440 r
  U14641/Y (BUFX10MTR)                                   0.072      0.513 r
  U25719/Y (INVX4MTR)                                    0.044      0.557 f
  U24769/Y (NAND2X3MTR)                                  0.043      0.600 r
  U18307/Y (NAND4X6MTR)                                  0.112      0.712 f
  U9743/Y (NOR2X4MTR)                                    0.111      0.823 r
  U12514/Y (NAND3X4MTR)                                  0.077      0.900 f
  U13778/Y (NOR2X4MTR)                                   0.074      0.974 r
  U13758/Y (NAND2X4MTR)                                  0.072      1.046 f
  U14327/Y (NOR2X8MTR)                                   0.072      1.117 r
  U13070/Y (NAND3X8MTR)                                  0.083      1.200 f
  U12348/Y (NOR2X6MTR)                                   0.082      1.282 r
  U23680/Y (NAND4X4MTR)                                  0.077      1.359 f
  U26504/Y (NAND4X4MTR)                                  0.085      1.444 r
  U18927/Y (MXI2X2MTR)                                   0.088      1.532 f
  U22942/Y (NOR2X1MTR)                                   0.061      1.592 r
  PIM_result_reg_90_/D (DFFRQX2MTR)                      0.000      1.592 r
  data arrival time                                                 1.592

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_90_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.168      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.592
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.260


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_218_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14669/Y (BUFX8MTR)                                    0.073      0.440 r
  U14641/Y (BUFX10MTR)                                   0.072      0.513 r
  U25719/Y (INVX4MTR)                                    0.044      0.557 f
  U24769/Y (NAND2X3MTR)                                  0.043      0.600 r
  U18307/Y (NAND4X6MTR)                                  0.112      0.712 f
  U9743/Y (NOR2X4MTR)                                    0.111      0.823 r
  U12514/Y (NAND3X4MTR)                                  0.077      0.900 f
  U13778/Y (NOR2X4MTR)                                   0.074      0.974 r
  U13758/Y (NAND2X4MTR)                                  0.072      1.046 f
  U14327/Y (NOR2X8MTR)                                   0.072      1.117 r
  U13070/Y (NAND3X8MTR)                                  0.083      1.200 f
  U12348/Y (NOR2X6MTR)                                   0.082      1.282 r
  U23680/Y (NAND4X4MTR)                                  0.077      1.359 f
  U26504/Y (NAND4X4MTR)                                  0.085      1.444 r
  U18927/Y (MXI2X2MTR)                                   0.088      1.532 f
  U22941/Y (NOR2X1MTR)                                   0.061      1.592 r
  PIM_result_reg_218_/D (DFFRQX2MTR)                     0.000      1.592 r
  data arrival time                                                 1.592

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_218_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.168      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.592
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.260


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_346_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14669/Y (BUFX8MTR)                                    0.073      0.440 r
  U14641/Y (BUFX10MTR)                                   0.072      0.513 r
  U25719/Y (INVX4MTR)                                    0.044      0.557 f
  U24769/Y (NAND2X3MTR)                                  0.043      0.600 r
  U18307/Y (NAND4X6MTR)                                  0.112      0.712 f
  U9743/Y (NOR2X4MTR)                                    0.111      0.823 r
  U12514/Y (NAND3X4MTR)                                  0.077      0.900 f
  U13778/Y (NOR2X4MTR)                                   0.074      0.974 r
  U13758/Y (NAND2X4MTR)                                  0.072      1.046 f
  U14327/Y (NOR2X8MTR)                                   0.072      1.117 r
  U13070/Y (NAND3X8MTR)                                  0.083      1.200 f
  U12348/Y (NOR2X6MTR)                                   0.082      1.282 r
  U23680/Y (NAND4X4MTR)                                  0.077      1.359 f
  U26504/Y (NAND4X4MTR)                                  0.085      1.444 r
  U18927/Y (MXI2X2MTR)                                   0.088      1.532 f
  U22940/Y (NOR2X1MTR)                                   0.061      1.592 r
  PIM_result_reg_346_/D (DFFRQX2MTR)                     0.000      1.592 r
  data arrival time                                                 1.592

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_346_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.168      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.592
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.260


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_474_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14669/Y (BUFX8MTR)                                    0.073      0.440 r
  U14641/Y (BUFX10MTR)                                   0.072      0.513 r
  U25719/Y (INVX4MTR)                                    0.044      0.557 f
  U24769/Y (NAND2X3MTR)                                  0.043      0.600 r
  U18307/Y (NAND4X6MTR)                                  0.112      0.712 f
  U9743/Y (NOR2X4MTR)                                    0.111      0.823 r
  U12514/Y (NAND3X4MTR)                                  0.077      0.900 f
  U13778/Y (NOR2X4MTR)                                   0.074      0.974 r
  U13758/Y (NAND2X4MTR)                                  0.072      1.046 f
  U14327/Y (NOR2X8MTR)                                   0.072      1.117 r
  U13070/Y (NAND3X8MTR)                                  0.083      1.200 f
  U12348/Y (NOR2X6MTR)                                   0.082      1.282 r
  U23680/Y (NAND4X4MTR)                                  0.077      1.359 f
  U26504/Y (NAND4X4MTR)                                  0.085      1.444 r
  U18927/Y (MXI2X2MTR)                                   0.088      1.532 f
  U22939/Y (NOR2X1MTR)                                   0.061      1.592 r
  PIM_result_reg_474_/D (DFFRQX2MTR)                     0.000      1.592 r
  data arrival time                                                 1.592

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_474_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.168      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.592
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.260


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U10667/Y (NOR2BX2MTR)                                  0.096      0.216 r
  U17086/Y (INVX2MTR)                                    0.045      0.261 f
  U29501/Y (INVX2MTR)                                    0.051      0.313 r
  U12336/Y (AOI22X1MTR)                                  0.066      0.379 f
  U19398/Y (OAI2B11X2MTR)                                0.075      0.454 r
  U11656/Y (OAI2BB1X4MTR)                                0.115      0.569 r
  U16913/Y (NOR2X4MTR)                                   0.036      0.605 f
  U24382/Y (NOR2X3MTR)                                   0.074      0.680 r
  U18041/Y (INVX4MTR)                                    0.046      0.726 f
  U9974/Y (OAI21X4MTR)                                   0.106      0.832 r
  U11657/Y (AOI21X4MTR)                                  0.072      0.904 f
  U14902/Y (OAI2B1X4MTR)                                 0.044      0.948 r
  U16510/Y (AOI2BB1X1MTR)                                0.106      1.054 r
  U16464/Y (AOI21X2MTR)                                  0.060      1.114 f
  U13037/Y (OAI21X2MTR)                                  0.047      1.161 r
  U18903/Y (OAI211X4MTR)                                 0.087      1.248 f
  U11151/Y (NOR2X4MTR)                                   0.077      1.324 r
  U17434/Y (NAND3X4MTR)                                  0.061      1.385 f
  U10979/Y (NOR2X6MTR)                                   0.073      1.458 r
  U20900/Y (NAND3BX2MTR)                                 0.075      1.533 f
  U18729/Y (OAI2BB1X2MTR)                                0.072      1.605 r
  U11421/Y (OAI22X2MTR)                                  0.053      1.658 f
  U0_BANK_TOP/vACC_2_reg_5__4_/D (DFFRHQX4MTR)           0.000      1.658 f
  data arrival time                                                 1.658

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_5__4_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.101      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.658
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.260


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24078/Y (INVX12MTR)                                   0.042      0.330 f
  U11326/Y (INVX8MTR)                                    0.040      0.370 r
  U18780/Y (BUFX8MTR)                                    0.066      0.435 r
  U10398/Y (AOI22X2MTR)                                  0.053      0.489 f
  U18576/Y (OAI2B11X2MTR)                                0.059      0.548 r
  U10242/Y (NOR2BX2MTR)                                  0.161      0.709 r
  U25847/Y (NOR2X2MTR)                                   0.069      0.778 f
  U16706/Y (NOR2X2MTR)                                   0.087      0.864 r
  U25849/Y (CLKNAND2X2MTR)                               0.066      0.930 f
  U19307/Y (OA21X4MTR)                                   0.161      1.092 f
  U23933/Y (OAI2B1X8MTR)                                 0.035      1.126 r
  U16528/Y (CLKNAND2X4MTR)                               0.044      1.170 f
  U10906/Y (NAND3X4MTR)                                  0.051      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.052      1.273 f
  U16368/Y (NAND2X4MTR)                                  0.050      1.323 r
  U16360/Y (NAND2X8MTR)                                  0.065      1.388 f
  U12258/Y (NOR2X3MTR)                                   0.117      1.506 r
  U11003/Y (AOI22X1MTR)                                  0.079      1.585 f
  U11002/Y (OAI21X1MTR)                                  0.051      1.636 r
  U0_BANK_TOP/vACC_1_reg_4__9_/D (DFFRHQX2MTR)           0.000      1.636 r
  data arrival time                                                 1.636

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_4__9_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.124      1.376
  data required time                                                1.376
  --------------------------------------------------------------------------
  data required time                                                1.376
  data arrival time                                                -1.636
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.260


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.131      0.131 f
  U18675/Y (INVX8MTR)                                    0.046      0.176 r
  U17297/Y (INVX6MTR)                                    0.038      0.214 f
  U23579/Y (NOR2BX8MTR)                                  0.071      0.285 r
  U21152/Y (AOI22X1MTR)                                  0.071      0.356 f
  U25513/Y (NAND4X2MTR)                                  0.079      0.435 r
  U20994/Y (NAND2X1MTR)                                  0.068      0.503 f
  U10262/Y (NAND2X2MTR)                                  0.072      0.575 r
  U14038/Y (INVX3MTR)                                    0.046      0.621 f
  U15881/Y (CLKNAND2X4MTR)                               0.049      0.670 r
  U15053/Y (OAI2B1X4MTR)                                 0.128      0.799 r
  U14599/Y (NAND3BX4MTR)                                 0.072      0.870 f
  U15657/Y (CLKNAND2X4MTR)                               0.061      0.931 r
  U14906/Y (INVX4MTR)                                    0.039      0.970 f
  U13058/Y (OAI21X4MTR)                                  0.074      1.044 r
  U20797/Y (OAI2BB1X4MTR)                                0.111      1.155 r
  U20735/Y (OAI211X8MTR)                                 0.069      1.224 f
  U12314/Y (NAND2X4MTR)                                  0.089      1.313 r
  U17529/Y (INVX4MTR)                                    0.040      1.353 f
  U14246/Y (INVX4MTR)                                    0.061      1.413 r
  U28920/Y (MXI2X1MTR)                                   0.116      1.529 r
  U12979/Y (OAI22X1MTR)                                  0.108      1.637 f
  U0_BANK_TOP/vACC_1_reg_7__7_/D (DFFRHQX2MTR)           0.000      1.637 f
  data arrival time                                                 1.637

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_7__7_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.637
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.259


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U11882/Y (INVX4MTR)                                    0.042      0.349 f
  U11884/Y (INVX4MTR)                                    0.051      0.400 r
  U13508/Y (CLKNAND2X2MTR)                               0.052      0.453 f
  U11486/Y (OAI21X3MTR)                                  0.043      0.496 r
  U19775/Y (OAI21BX4MTR)                                 0.079      0.575 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.621 r
  U11721/Y (NAND2X6MTR)                                  0.054      0.675 f
  U11434/Y (OAI21X6MTR)                                  0.081      0.757 r
  U11433/Y (CLKNAND2X4MTR)                               0.046      0.802 f
  U16788/Y (NOR2X4MTR)                                   0.070      0.873 r
  U19933/Y (NOR2X8MTR)                                   0.049      0.922 f
  U14523/Y (OAI21X4MTR)                                  0.099      1.021 r
  U26382/Y (AOI21X3MTR)                                  0.084      1.105 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.203 r
  U14266/Y (NAND2X4MTR)                                  0.063      1.266 f
  U16369/Y (NAND2X6MTR)                                  0.058      1.324 r
  U11918/Y (NAND2X12MTR)                                 0.056      1.379 f
  U23378/Y (OR2X4MTR)                                    0.094      1.474 f
  U23574/Y (INVX4MTR)                                    0.047      1.521 r
  U23612/Y (AOI22X1MTR)                                  0.063      1.584 f
  U29731/Y (OAI21X2MTR)                                  0.058      1.642 r
  U0_BANK_TOP/vACC_0_reg_7__12_/D (DFFRHQX8MTR)          0.000      1.642 r
  data arrival time                                                 1.642

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_7__12_/CK (DFFRHQX8MTR)         0.000      1.500 r
  library setup time                                    -0.117      1.383
  data required time                                                1.383
  --------------------------------------------------------------------------
  data required time                                                1.383
  data arrival time                                                -1.642
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.259


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U20808/Y (AOI21X8MTR)                                  0.108      1.348 r
  U20842/Y (AOI2BB1X8MTR)                                0.119      1.468 r
  U17580/Y (BUFX6MTR)                                    0.090      1.557 r
  U11247/Y (NAND2X2MTR)                                  0.041      1.599 f
  U11129/Y (OAI21X1MTR)                                  0.034      1.633 r
  U0_BANK_TOP/vACC_2_reg_1__2_/D (DFFRHQX2MTR)           0.000      1.633 r
  data arrival time                                                 1.633

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_1__2_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.633
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.258


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U17039/Y (INVX8MTR)                                    0.043      0.350 f
  U12158/Y (INVX6MTR)                                    0.044      0.394 r
  U10861/Y (AOI22X1MTR)                                  0.060      0.454 f
  U26089/Y (OAI211X2MTR)                                 0.066      0.520 r
  U10156/Y (NOR2BX2MTR)                                  0.151      0.672 r
  U26167/Y (NOR2X2MTR)                                   0.068      0.739 f
  U26168/Y (NOR2X2MTR)                                   0.100      0.839 r
  U26171/Y (CLKNAND2X2MTR)                               0.063      0.901 f
  U12030/Y (OA21X2MTR)                                   0.172      1.073 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.117 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.169 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.230 r
  U19030/Y (CLKNAND2X4MTR)                               0.048      1.278 f
  U11472/Y (CLKNAND2X4MTR)                               0.051      1.329 r
  U14252/Y (NAND2X12MTR)                                 0.064      1.392 f
  U26610/Y (OAI2B1X8MTR)                                 0.092      1.484 r
  U15402/Y (BUFX4MTR)                                    0.104      1.588 r
  U26720/Y (OAI22X2MTR)                                  0.056      1.644 f
  U0_BANK_TOP/vACC_0_reg_0__15_/D (DFFRHQX2MTR)          0.000      1.644 f
  data arrival time                                                 1.644

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_0__15_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.644
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.258


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U20808/Y (AOI21X8MTR)                                  0.108      1.348 r
  U20842/Y (AOI2BB1X8MTR)                                0.119      1.468 r
  U17580/Y (BUFX6MTR)                                    0.090      1.557 r
  U11244/Y (NAND2X2MTR)                                  0.041      1.599 f
  U11125/Y (OAI21X1MTR)                                  0.034      1.633 r
  U0_BANK_TOP/vACC_2_reg_1__0_/D (DFFRHQX2MTR)           0.000      1.633 r
  data arrival time                                                 1.633

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_1__0_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.633
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.258


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U20808/Y (AOI21X8MTR)                                  0.108      1.348 r
  U16468/Y (OAI21BX4MTR)                                 0.079      1.428 f
  U11919/Y (INVX2MTR)                                    0.078      1.506 r
  U16418/Y (CLKNAND2X2MTR)                               0.054      1.560 f
  U28868/Y (OAI211X2MTR)                                 0.047      1.607 r
  U0_BANK_TOP/vACC_0_reg_1__10_/D (DFFRHQX1MTR)          0.000      1.607 r
  data arrival time                                                 1.607

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_1__10_/CK (DFFRHQX1MTR)         0.000      1.500 r
  library setup time                                    -0.151      1.349
  data required time                                                1.349
  --------------------------------------------------------------------------
  data required time                                                1.349
  data arrival time                                                -1.607
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.258


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.131      0.131 f
  U18675/Y (INVX8MTR)                                    0.046      0.176 r
  U17297/Y (INVX6MTR)                                    0.038      0.214 f
  U23579/Y (NOR2BX8MTR)                                  0.071      0.285 r
  U21152/Y (AOI22X1MTR)                                  0.071      0.356 f
  U25513/Y (NAND4X2MTR)                                  0.079      0.435 r
  U20994/Y (NAND2X1MTR)                                  0.068      0.503 f
  U10262/Y (NAND2X2MTR)                                  0.072      0.575 r
  U14038/Y (INVX3MTR)                                    0.046      0.621 f
  U15881/Y (CLKNAND2X4MTR)                               0.049      0.670 r
  U15053/Y (OAI2B1X4MTR)                                 0.128      0.799 r
  U14599/Y (NAND3BX4MTR)                                 0.072      0.870 f
  U15657/Y (CLKNAND2X4MTR)                               0.061      0.931 r
  U14906/Y (INVX4MTR)                                    0.039      0.970 f
  U13058/Y (OAI21X4MTR)                                  0.074      1.044 r
  U20797/Y (OAI2BB1X4MTR)                                0.111      1.155 r
  U20735/Y (OAI211X8MTR)                                 0.069      1.224 f
  U14266/Y (NAND2X4MTR)                                  0.056      1.280 r
  U16369/Y (NAND2X6MTR)                                  0.061      1.340 f
  U15756/Y (NAND2X6MTR)                                  0.063      1.403 r
  U26498/Y (OAI2B1X8MTR)                                 0.059      1.462 f
  U14797/Y (BUFX4MTR)                                    0.095      1.557 f
  U29698/Y (OAI21X2MTR)                                  0.077      1.633 r
  U0_BANK_TOP/vACC_3_reg_7__21_/D (DFFRHQX2MTR)          0.000      1.633 r
  data arrival time                                                 1.633

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_7__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.633
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.258


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U20808/Y (AOI21X8MTR)                                  0.108      1.348 r
  U16468/Y (OAI21BX4MTR)                                 0.079      1.428 f
  U11919/Y (INVX2MTR)                                    0.078      1.506 r
  U16415/Y (CLKNAND2X2MTR)                               0.054      1.560 f
  U28972/Y (OAI211X2MTR)                                 0.047      1.607 r
  U0_BANK_TOP/vACC_0_reg_1__13_/D (DFFRHQX1MTR)          0.000      1.607 r
  data arrival time                                                 1.607

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_1__13_/CK (DFFRHQX1MTR)         0.000      1.500 r
  library setup time                                    -0.151      1.349
  data required time                                                1.349
  --------------------------------------------------------------------------
  data required time                                                1.349
  data arrival time                                                -1.607
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.258


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U20808/Y (AOI21X8MTR)                                  0.108      1.348 r
  U20842/Y (AOI2BB1X8MTR)                                0.119      1.468 r
  U17580/Y (BUFX6MTR)                                    0.090      1.557 r
  U11240/Y (NAND2X2MTR)                                  0.041      1.599 f
  U11124/Y (OAI21X1MTR)                                  0.034      1.633 r
  U0_BANK_TOP/vACC_2_reg_1__7_/D (DFFRHQX2MTR)           0.000      1.633 r
  data arrival time                                                 1.633

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_1__7_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.633
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.258


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U20808/Y (AOI21X8MTR)                                  0.108      1.348 r
  U20842/Y (AOI2BB1X8MTR)                                0.119      1.468 r
  U17580/Y (BUFX6MTR)                                    0.090      1.557 r
  U11242/Y (NAND2X2MTR)                                  0.041      1.599 f
  U11117/Y (OAI21X1MTR)                                  0.034      1.633 r
  U0_BANK_TOP/vACC_2_reg_1__3_/D (DFFRHQX2MTR)           0.000      1.633 r
  data arrival time                                                 1.633

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_1__3_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.633
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.258


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U20808/Y (AOI21X8MTR)                                  0.108      1.348 r
  U20842/Y (AOI2BB1X8MTR)                                0.119      1.468 r
  U17580/Y (BUFX6MTR)                                    0.090      1.557 r
  U11243/Y (NAND2X2MTR)                                  0.041      1.599 f
  U11121/Y (OAI21X1MTR)                                  0.034      1.633 r
  U0_BANK_TOP/vACC_2_reg_1__1_/D (DFFRHQX2MTR)           0.000      1.633 r
  data arrival time                                                 1.633

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_1__1_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.633
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.258


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U20808/Y (AOI21X8MTR)                                  0.108      1.348 r
  U20842/Y (AOI2BB1X8MTR)                                0.119      1.468 r
  U19014/Y (BUFX6MTR)                                    0.090      1.557 r
  U11196/Y (NAND2X2MTR)                                  0.041      1.598 f
  U11193/Y (OAI21X1MTR)                                  0.034      1.632 r
  U0_BANK_TOP/vACC_2_reg_1__15_/D (DFFRHQX2MTR)          0.000      1.632 r
  data arrival time                                                 1.632

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_1__15_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.632
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.258


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U20808/Y (AOI21X8MTR)                                  0.108      1.348 r
  U20842/Y (AOI2BB1X8MTR)                                0.119      1.468 r
  U19014/Y (BUFX6MTR)                                    0.090      1.557 r
  U11136/Y (NAND2X2MTR)                                  0.041      1.598 f
  U11134/Y (OAI21X1MTR)                                  0.034      1.632 r
  U0_BANK_TOP/vACC_2_reg_1__6_/D (DFFRHQX2MTR)           0.000      1.632 r
  data arrival time                                                 1.632

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_1__6_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.632
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.258


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U20808/Y (AOI21X8MTR)                                  0.108      1.348 r
  U20842/Y (AOI2BB1X8MTR)                                0.119      1.468 r
  U19014/Y (BUFX6MTR)                                    0.090      1.557 r
  U11139/Y (NAND2X2MTR)                                  0.041      1.598 f
  U11137/Y (OAI21X1MTR)                                  0.034      1.632 r
  U0_BANK_TOP/vACC_2_reg_1__5_/D (DFFRHQX2MTR)           0.000      1.632 r
  data arrival time                                                 1.632

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_1__5_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.632
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.258


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U20808/Y (AOI21X8MTR)                                  0.108      1.348 r
  U20842/Y (AOI2BB1X8MTR)                                0.119      1.468 r
  U19014/Y (BUFX6MTR)                                    0.090      1.557 r
  U11142/Y (NAND2X2MTR)                                  0.041      1.598 f
  U11141/Y (OAI21X1MTR)                                  0.034      1.632 r
  U0_BANK_TOP/vACC_2_reg_1__4_/D (DFFRHQX2MTR)           0.000      1.632 r
  data arrival time                                                 1.632

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_1__4_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.632
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.258


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U11882/Y (INVX4MTR)                                    0.042      0.349 f
  U11884/Y (INVX4MTR)                                    0.051      0.400 r
  U13508/Y (CLKNAND2X2MTR)                               0.052      0.453 f
  U11486/Y (OAI21X3MTR)                                  0.043      0.496 r
  U19775/Y (OAI21BX4MTR)                                 0.079      0.575 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.621 r
  U11721/Y (NAND2X6MTR)                                  0.054      0.675 f
  U11434/Y (OAI21X6MTR)                                  0.081      0.757 r
  U11433/Y (CLKNAND2X4MTR)                               0.046      0.802 f
  U16788/Y (NOR2X4MTR)                                   0.070      0.873 r
  U19933/Y (NOR2X8MTR)                                   0.049      0.922 f
  U14523/Y (OAI21X4MTR)                                  0.099      1.021 r
  U26382/Y (AOI21X3MTR)                                  0.084      1.105 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.203 r
  U14266/Y (NAND2X4MTR)                                  0.063      1.266 f
  U16369/Y (NAND2X6MTR)                                  0.058      1.324 r
  U11918/Y (NAND2X12MTR)                                 0.056      1.379 f
  U9187/Y (OAI2B1X2MTR)                                  0.148      1.527 r
  U22505/Y (OAI22X1MTR)                                  0.091      1.618 f
  U0_BANK_TOP/vACC_2_reg_7__4_/D (DFFRQX2MTR)            0.000      1.618 f
  data arrival time                                                 1.618

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_7__4_/CK (DFFRQX2MTR)           0.000      1.500 r
  library setup time                                    -0.139      1.361
  data required time                                                1.361
  --------------------------------------------------------------------------
  data required time                                                1.361
  data arrival time                                                -1.618
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.257


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U20256/Y (INVX8MTR)                                    0.059      0.217 r
  U10621/Y (INVX6MTR)                                    0.037      0.254 f
  U18599/Y (INVX2MTR)                                    0.055      0.309 r
  U10504/Y (NAND3X4MTR)                                  0.059      0.368 f
  U16107/Y (INVX2MTR)                                    0.133      0.501 r
  U10250/Y (NOR2X2MTR)                                   0.088      0.589 f
  U18157/Y (NOR2X2MTR)                                   0.097      0.685 r
  U13855/Y (OAI21X2MTR)                                  0.083      0.768 f
  U13208/Y (AOI21X2MTR)                                  0.141      0.909 r
  U25136/Y (OAI21X2MTR)                                  0.078      0.987 f
  U17822/Y (INVX2MTR)                                    0.046      1.033 r
  U20747/Y (OAI2BB1X4MTR)                                0.040      1.073 f
  U9633/Y (CLKNAND2X2MTR)                                0.041      1.114 r
  U16428/Y (NAND3X4MTR)                                  0.084      1.198 f
  U11847/Y (NAND2X4MTR)                                  0.058      1.256 r
  U11786/Y (CLKNAND2X8MTR)                               0.048      1.304 f
  U11777/Y (NAND2X12MTR)                                 0.057      1.360 r
  U16323/Y (OAI2B1X4MTR)                                 0.054      1.414 f
  U17413/Y (INVX4MTR)                                    0.054      1.468 r
  U23605/Y (INVX4MTR)                                    0.044      1.512 f
  U12227/Y (OAI22X1MTR)                                  0.066      1.577 r
  U0_BANK_TOP/vACC_1_reg_2__4_/D (DFFRQX4MTR)            0.000      1.577 r
  data arrival time                                                 1.577

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_2__4_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.180      1.320
  data required time                                                1.320
  --------------------------------------------------------------------------
  data required time                                                1.320
  data arrival time                                                -1.577
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.257


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U11882/Y (INVX4MTR)                                    0.042      0.349 f
  U11884/Y (INVX4MTR)                                    0.051      0.400 r
  U13508/Y (CLKNAND2X2MTR)                               0.052      0.453 f
  U11486/Y (OAI21X3MTR)                                  0.043      0.496 r
  U19775/Y (OAI21BX4MTR)                                 0.079      0.575 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.621 r
  U11721/Y (NAND2X6MTR)                                  0.054      0.675 f
  U11434/Y (OAI21X6MTR)                                  0.081      0.757 r
  U11433/Y (CLKNAND2X4MTR)                               0.046      0.802 f
  U16788/Y (NOR2X4MTR)                                   0.070      0.873 r
  U19933/Y (NOR2X8MTR)                                   0.049      0.922 f
  U14523/Y (OAI21X4MTR)                                  0.099      1.021 r
  U26382/Y (AOI21X3MTR)                                  0.084      1.105 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.203 r
  U14266/Y (NAND2X4MTR)                                  0.063      1.266 f
  U16369/Y (NAND2X6MTR)                                  0.058      1.324 r
  U11918/Y (NAND2X12MTR)                                 0.056      1.379 f
  U23378/Y (OR2X4MTR)                                    0.094      1.474 f
  U23574/Y (INVX4MTR)                                    0.047      1.521 r
  U23547/Y (AOI22X1MTR)                                  0.063      1.584 f
  U29736/Y (OAI21X2MTR)                                  0.056      1.640 r
  U0_BANK_TOP/vACC_0_reg_7__11_/D (DFFRHQX8MTR)          0.000      1.640 r
  data arrival time                                                 1.640

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_7__11_/CK (DFFRHQX8MTR)         0.000      1.500 r
  library setup time                                    -0.117      1.383
  data required time                                                1.383
  --------------------------------------------------------------------------
  data required time                                                1.383
  data arrival time                                                -1.640
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.257


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (CLKNAND2X2MTR)                               0.059      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.043      0.361 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.409 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.503 f
  U18516/Y (AND2X4MTR)                                   0.081      0.584 f
  U15193/Y (CLKNAND2X4MTR)                               0.032      0.615 r
  U16727/Y (INVX3MTR)                                    0.033      0.648 f
  U15100/Y (INVX2MTR)                                    0.029      0.677 r
  U11081/Y (CLKNAND2X2MTR)                               0.047      0.724 f
  U13197/Y (CLKNAND2X2MTR)                               0.046      0.770 r
  U17752/Y (NAND2X3MTR)                                  0.045      0.815 f
  U11628/Y (NAND2X3MTR)                                  0.040      0.854 r
  U11627/Y (NAND2X4MTR)                                  0.057      0.911 f
  U11759/Y (NAND2X4MTR)                                  0.053      0.965 r
  U11864/Y (NAND2X6MTR)                                  0.051      1.016 f
  U16430/Y (AOI21X2MTR)                                  0.080      1.096 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.156 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.213 r
  U11849/Y (INVX2MTR)                                    0.043      1.256 f
  U16381/Y (NOR2X6MTR)                                   0.072      1.328 r
  U18807/Y (BUFX4MTR)                                    0.095      1.423 r
  U9198/Y (NAND2BX4MTR)                                  0.091      1.514 r
  U17130/Y (OAI222X2MTR)                                 0.118      1.632 f
  U0_BANK_TOP/vACC_0_reg_2__11_/D (DFFRHQX8MTR)          0.000      1.632 f
  data arrival time                                                 1.632

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_2__11_/CK (DFFRHQX8MTR)         0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.632
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.256


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (CLKNAND2X2MTR)                               0.059      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.043      0.361 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.409 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.503 f
  U18516/Y (AND2X4MTR)                                   0.081      0.584 f
  U15193/Y (CLKNAND2X4MTR)                               0.032      0.615 r
  U16727/Y (INVX3MTR)                                    0.033      0.648 f
  U15100/Y (INVX2MTR)                                    0.029      0.677 r
  U11081/Y (CLKNAND2X2MTR)                               0.047      0.724 f
  U13197/Y (CLKNAND2X2MTR)                               0.046      0.770 r
  U17752/Y (NAND2X3MTR)                                  0.045      0.815 f
  U11628/Y (NAND2X3MTR)                                  0.040      0.854 r
  U11627/Y (NAND2X4MTR)                                  0.057      0.911 f
  U11759/Y (NAND2X4MTR)                                  0.053      0.965 r
  U11864/Y (NAND2X6MTR)                                  0.051      1.016 f
  U16430/Y (AOI21X2MTR)                                  0.080      1.096 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.156 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.213 r
  U11849/Y (INVX2MTR)                                    0.043      1.256 f
  U16381/Y (NOR2X6MTR)                                   0.072      1.328 r
  U18807/Y (BUFX4MTR)                                    0.095      1.423 r
  U9198/Y (NAND2BX4MTR)                                  0.091      1.514 r
  U14774/Y (OAI222X2MTR)                                 0.113      1.627 f
  U0_BANK_TOP/vACC_0_reg_2__10_/D (DFFRHQX2MTR)          0.000      1.627 f
  data arrival time                                                 1.627

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_2__10_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.627
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.256


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (CLKNAND2X2MTR)                               0.059      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.043      0.361 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.409 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.503 f
  U18516/Y (AND2X4MTR)                                   0.081      0.584 f
  U15193/Y (CLKNAND2X4MTR)                               0.032      0.615 r
  U16727/Y (INVX3MTR)                                    0.033      0.648 f
  U15100/Y (INVX2MTR)                                    0.029      0.677 r
  U11081/Y (CLKNAND2X2MTR)                               0.047      0.724 f
  U13197/Y (CLKNAND2X2MTR)                               0.046      0.770 r
  U17752/Y (NAND2X3MTR)                                  0.045      0.815 f
  U11628/Y (NAND2X3MTR)                                  0.040      0.854 r
  U11627/Y (NAND2X4MTR)                                  0.057      0.911 f
  U11759/Y (NAND2X4MTR)                                  0.053      0.965 r
  U11864/Y (NAND2X6MTR)                                  0.051      1.016 f
  U16430/Y (AOI21X2MTR)                                  0.080      1.096 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.156 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.213 r
  U11849/Y (INVX2MTR)                                    0.043      1.256 f
  U16381/Y (NOR2X6MTR)                                   0.072      1.328 r
  U18807/Y (BUFX4MTR)                                    0.095      1.423 r
  U9198/Y (NAND2BX4MTR)                                  0.091      1.514 r
  U17135/Y (OAI222X2MTR)                                 0.113      1.627 f
  U0_BANK_TOP/vACC_0_reg_2__12_/D (DFFRHQX2MTR)          0.000      1.627 f
  data arrival time                                                 1.627

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_2__12_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.627
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.256


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_438_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12740/Y (BUFX10MTR)                                   0.076      0.504 r
  U25356/Y (INVX4MTR)                                    0.046      0.550 f
  U20973/Y (CLKNAND2X4MTR)                               0.042      0.592 r
  U19597/Y (NAND4X8MTR)                                  0.093      0.685 f
  U11739/Y (NOR2X4MTR)                                   0.091      0.776 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.847 f
  U16702/Y (INVX4MTR)                                    0.046      0.893 r
  U17682/Y (NAND2X4MTR)                                  0.046      0.939 f
  U16007/Y (NOR2X6MTR)                                   0.070      1.009 r
  U15944/Y (NAND2X4MTR)                                  0.060      1.069 f
  U25026/Y (NOR2X8MTR)                                   0.064      1.133 r
  U17471/Y (NAND2X6MTR)                                  0.055      1.188 f
  U17435/Y (NOR2X8MTR)                                   0.071      1.258 r
  U11841/Y (NAND3X8MTR)                                  0.073      1.331 f
  U14249/Y (NOR2X1MTR)                                   0.085      1.417 r
  U11238/Y (NAND2X2MTR)                                  0.054      1.470 f
  U18843/Y (OAI211X2MTR)                                 0.057      1.527 r
  U15750/Y (NOR2BX1MTR)                                  0.107      1.634 r
  PIM_result_reg_438_/D (DFFRHQX2MTR)                    0.000      1.634 r
  data arrival time                                                 1.634

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_438_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.634
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.256


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_182_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12740/Y (BUFX10MTR)                                   0.076      0.504 r
  U25356/Y (INVX4MTR)                                    0.046      0.550 f
  U20973/Y (CLKNAND2X4MTR)                               0.042      0.592 r
  U19597/Y (NAND4X8MTR)                                  0.093      0.685 f
  U11739/Y (NOR2X4MTR)                                   0.091      0.776 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.847 f
  U16702/Y (INVX4MTR)                                    0.046      0.893 r
  U17682/Y (NAND2X4MTR)                                  0.046      0.939 f
  U16007/Y (NOR2X6MTR)                                   0.070      1.009 r
  U15944/Y (NAND2X4MTR)                                  0.060      1.069 f
  U25026/Y (NOR2X8MTR)                                   0.064      1.133 r
  U17471/Y (NAND2X6MTR)                                  0.055      1.188 f
  U17435/Y (NOR2X8MTR)                                   0.071      1.258 r
  U11841/Y (NAND3X8MTR)                                  0.073      1.331 f
  U14249/Y (NOR2X1MTR)                                   0.085      1.417 r
  U11238/Y (NAND2X2MTR)                                  0.054      1.470 f
  U18843/Y (OAI211X2MTR)                                 0.057      1.527 r
  U23040/Y (NOR2BX1MTR)                                  0.107      1.634 r
  PIM_result_reg_182_/D (DFFRHQX2MTR)                    0.000      1.634 r
  data arrival time                                                 1.634

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_182_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.634
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.256


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_310_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12740/Y (BUFX10MTR)                                   0.076      0.504 r
  U25356/Y (INVX4MTR)                                    0.046      0.550 f
  U20973/Y (CLKNAND2X4MTR)                               0.042      0.592 r
  U19597/Y (NAND4X8MTR)                                  0.093      0.685 f
  U11739/Y (NOR2X4MTR)                                   0.091      0.776 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.847 f
  U16702/Y (INVX4MTR)                                    0.046      0.893 r
  U17682/Y (NAND2X4MTR)                                  0.046      0.939 f
  U16007/Y (NOR2X6MTR)                                   0.070      1.009 r
  U15944/Y (NAND2X4MTR)                                  0.060      1.069 f
  U25026/Y (NOR2X8MTR)                                   0.064      1.133 r
  U17471/Y (NAND2X6MTR)                                  0.055      1.188 f
  U17435/Y (NOR2X8MTR)                                   0.071      1.258 r
  U11841/Y (NAND3X8MTR)                                  0.073      1.331 f
  U14249/Y (NOR2X1MTR)                                   0.085      1.417 r
  U11238/Y (NAND2X2MTR)                                  0.054      1.470 f
  U18843/Y (OAI211X2MTR)                                 0.057      1.527 r
  U23039/Y (NOR2BX1MTR)                                  0.107      1.634 r
  PIM_result_reg_310_/D (DFFRHQX2MTR)                    0.000      1.634 r
  data arrival time                                                 1.634

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_310_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.634
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.256


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_54_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12740/Y (BUFX10MTR)                                   0.076      0.504 r
  U25356/Y (INVX4MTR)                                    0.046      0.550 f
  U20973/Y (CLKNAND2X4MTR)                               0.042      0.592 r
  U19597/Y (NAND4X8MTR)                                  0.093      0.685 f
  U11739/Y (NOR2X4MTR)                                   0.091      0.776 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.847 f
  U16702/Y (INVX4MTR)                                    0.046      0.893 r
  U17682/Y (NAND2X4MTR)                                  0.046      0.939 f
  U16007/Y (NOR2X6MTR)                                   0.070      1.009 r
  U15944/Y (NAND2X4MTR)                                  0.060      1.069 f
  U25026/Y (NOR2X8MTR)                                   0.064      1.133 r
  U17471/Y (NAND2X6MTR)                                  0.055      1.188 f
  U17435/Y (NOR2X8MTR)                                   0.071      1.258 r
  U11841/Y (NAND3X8MTR)                                  0.073      1.331 f
  U14249/Y (NOR2X1MTR)                                   0.085      1.417 r
  U11238/Y (NAND2X2MTR)                                  0.054      1.470 f
  U18843/Y (OAI211X2MTR)                                 0.057      1.527 r
  U23041/Y (NOR2BX1MTR)                                  0.107      1.634 r
  PIM_result_reg_54_/D (DFFRHQX2MTR)                     0.000      1.634 r
  data arrival time                                                 1.634

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_54_/CK (DFFRHQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.634
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.256


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U17039/Y (INVX8MTR)                                    0.043      0.350 f
  U12158/Y (INVX6MTR)                                    0.044      0.394 r
  U10861/Y (AOI22X1MTR)                                  0.060      0.454 f
  U26089/Y (OAI211X2MTR)                                 0.066      0.520 r
  U10156/Y (NOR2BX2MTR)                                  0.151      0.672 r
  U26167/Y (NOR2X2MTR)                                   0.068      0.739 f
  U26168/Y (NOR2X2MTR)                                   0.100      0.839 r
  U26171/Y (CLKNAND2X2MTR)                               0.063      0.901 f
  U12030/Y (OA21X2MTR)                                   0.172      1.073 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.117 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.169 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.230 r
  U19030/Y (CLKNAND2X4MTR)                               0.048      1.278 f
  U11472/Y (CLKNAND2X4MTR)                               0.051      1.329 r
  U14252/Y (NAND2X12MTR)                                 0.064      1.392 f
  U26663/Y (OAI2B1X8MTR)                                 0.092      1.484 r
  U15421/Y (BUFX4MTR)                                    0.106      1.590 r
  U26685/Y (OAI22X2MTR)                                  0.050      1.640 f
  U0_BANK_TOP/vACC_3_reg_0__1_/D (DFFRHQX2MTR)           0.000      1.640 f
  data arrival time                                                 1.640

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_0__1_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.640
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.256


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U17039/Y (INVX8MTR)                                    0.043      0.350 f
  U12158/Y (INVX6MTR)                                    0.044      0.394 r
  U10861/Y (AOI22X1MTR)                                  0.060      0.454 f
  U26089/Y (OAI211X2MTR)                                 0.066      0.520 r
  U10156/Y (NOR2BX2MTR)                                  0.151      0.672 r
  U26167/Y (NOR2X2MTR)                                   0.068      0.739 f
  U26168/Y (NOR2X2MTR)                                   0.100      0.839 r
  U26171/Y (CLKNAND2X2MTR)                               0.063      0.901 f
  U12030/Y (OA21X2MTR)                                   0.172      1.073 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.117 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.169 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.230 r
  U19030/Y (CLKNAND2X4MTR)                               0.048      1.278 f
  U11472/Y (CLKNAND2X4MTR)                               0.051      1.329 r
  U14252/Y (NAND2X12MTR)                                 0.064      1.392 f
  U26663/Y (OAI2B1X8MTR)                                 0.092      1.484 r
  U15421/Y (BUFX4MTR)                                    0.106      1.590 r
  U26671/Y (OAI22X2MTR)                                  0.050      1.640 f
  U0_BANK_TOP/vACC_3_reg_0__7_/D (DFFRHQX2MTR)           0.000      1.640 f
  data arrival time                                                 1.640

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_0__7_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.640
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.256


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U17039/Y (INVX8MTR)                                    0.043      0.350 f
  U12158/Y (INVX6MTR)                                    0.044      0.394 r
  U10861/Y (AOI22X1MTR)                                  0.060      0.454 f
  U26089/Y (OAI211X2MTR)                                 0.066      0.520 r
  U10156/Y (NOR2BX2MTR)                                  0.151      0.672 r
  U26167/Y (NOR2X2MTR)                                   0.068      0.739 f
  U26168/Y (NOR2X2MTR)                                   0.100      0.839 r
  U26171/Y (CLKNAND2X2MTR)                               0.063      0.901 f
  U12030/Y (OA21X2MTR)                                   0.172      1.073 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.117 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.169 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.230 r
  U19030/Y (CLKNAND2X4MTR)                               0.048      1.278 f
  U11472/Y (CLKNAND2X4MTR)                               0.051      1.329 r
  U14252/Y (NAND2X12MTR)                                 0.064      1.392 f
  U26663/Y (OAI2B1X8MTR)                                 0.092      1.484 r
  U15421/Y (BUFX4MTR)                                    0.106      1.590 r
  U26691/Y (OAI22X2MTR)                                  0.050      1.640 f
  U0_BANK_TOP/vACC_3_reg_0__5_/D (DFFRHQX2MTR)           0.000      1.640 f
  data arrival time                                                 1.640

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_0__5_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.640
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.256


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U17039/Y (INVX8MTR)                                    0.043      0.350 f
  U12158/Y (INVX6MTR)                                    0.044      0.394 r
  U10861/Y (AOI22X1MTR)                                  0.060      0.454 f
  U26089/Y (OAI211X2MTR)                                 0.066      0.520 r
  U10156/Y (NOR2BX2MTR)                                  0.151      0.672 r
  U26167/Y (NOR2X2MTR)                                   0.068      0.739 f
  U26168/Y (NOR2X2MTR)                                   0.100      0.839 r
  U26171/Y (CLKNAND2X2MTR)                               0.063      0.901 f
  U12030/Y (OA21X2MTR)                                   0.172      1.073 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.117 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.169 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.230 r
  U19030/Y (CLKNAND2X4MTR)                               0.048      1.278 f
  U11472/Y (CLKNAND2X4MTR)                               0.051      1.329 r
  U14252/Y (NAND2X12MTR)                                 0.064      1.392 f
  U26663/Y (OAI2B1X8MTR)                                 0.092      1.484 r
  U15421/Y (BUFX4MTR)                                    0.106      1.590 r
  U26688/Y (OAI22X2MTR)                                  0.050      1.640 f
  U0_BANK_TOP/vACC_3_reg_0__2_/D (DFFRHQX2MTR)           0.000      1.640 f
  data arrival time                                                 1.640

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_0__2_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.640
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.256


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24078/Y (INVX12MTR)                                   0.042      0.330 f
  U11326/Y (INVX8MTR)                                    0.040      0.370 r
  U18780/Y (BUFX8MTR)                                    0.066      0.435 r
  U10398/Y (AOI22X2MTR)                                  0.053      0.489 f
  U18576/Y (OAI2B11X2MTR)                                0.059      0.548 r
  U10242/Y (NOR2BX2MTR)                                  0.161      0.709 r
  U25847/Y (NOR2X2MTR)                                   0.069      0.778 f
  U16706/Y (NOR2X2MTR)                                   0.087      0.864 r
  U25849/Y (CLKNAND2X2MTR)                               0.066      0.930 f
  U19307/Y (OA21X4MTR)                                   0.161      1.092 f
  U23933/Y (OAI2B1X8MTR)                                 0.035      1.126 r
  U16528/Y (CLKNAND2X4MTR)                               0.044      1.170 f
  U10906/Y (NAND3X4MTR)                                  0.051      1.221 r
  U15462/Y (CLKNAND2X4MTR)                               0.052      1.272 f
  U15435/Y (INVX4MTR)                                    0.051      1.323 r
  U26295/Y (INVX4MTR)                                    0.047      1.371 f
  U11077/Y (NAND2X2MTR)                                  0.044      1.415 r
  U14185/Y (INVX2MTR)                                    0.055      1.470 f
  U12237/Y (AOI22X1MTR)                                  0.089      1.559 r
  U11402/Y (OAI21X1MTR)                                  0.076      1.635 f
  U0_BANK_TOP/vACC_1_reg_4__14_/D (DFFRHQX2MTR)          0.000      1.635 f
  data arrival time                                                 1.635

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_4__14_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.635
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.255


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U20256/Y (INVX8MTR)                                    0.059      0.217 r
  U10621/Y (INVX6MTR)                                    0.037      0.254 f
  U18599/Y (INVX2MTR)                                    0.055      0.309 r
  U10504/Y (NAND3X4MTR)                                  0.059      0.368 f
  U16107/Y (INVX2MTR)                                    0.133      0.501 r
  U10250/Y (NOR2X2MTR)                                   0.088      0.589 f
  U18157/Y (NOR2X2MTR)                                   0.097      0.685 r
  U13855/Y (OAI21X2MTR)                                  0.083      0.768 f
  U13208/Y (AOI21X2MTR)                                  0.141      0.909 r
  U25136/Y (OAI21X2MTR)                                  0.078      0.987 f
  U17822/Y (INVX2MTR)                                    0.046      1.033 r
  U20747/Y (OAI2BB1X4MTR)                                0.040      1.073 f
  U9633/Y (CLKNAND2X2MTR)                                0.041      1.114 r
  U16428/Y (NAND3X4MTR)                                  0.084      1.198 f
  U11847/Y (NAND2X4MTR)                                  0.058      1.256 r
  U11786/Y (CLKNAND2X8MTR)                               0.048      1.304 f
  U11777/Y (NAND2X12MTR)                                 0.057      1.360 r
  U16323/Y (OAI2B1X4MTR)                                 0.054      1.414 f
  U17413/Y (INVX4MTR)                                    0.054      1.468 r
  U15361/Y (INVX4MTR)                                    0.042      1.510 f
  U12228/Y (OAI22X1MTR)                                  0.065      1.575 r
  U0_BANK_TOP/vACC_1_reg_2__2_/D (DFFRQX4MTR)            0.000      1.575 r
  data arrival time                                                 1.575

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_2__2_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.180      1.320
  data required time                                                1.320
  --------------------------------------------------------------------------
  data required time                                                1.320
  data arrival time                                                -1.575
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.255


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U17039/Y (INVX8MTR)                                    0.047      0.314 r
  U15261/Y (INVX4MTR)                                    0.043      0.357 f
  U25809/Y (AOI22X2MTR)                                  0.066      0.423 r
  U17140/Y (NOR2BX4MTR)                                  0.108      0.530 r
  U11384/Y (NOR2X4MTR)                                   0.034      0.564 f
  U11382/Y (INVX4MTR)                                    0.036      0.601 r
  U24246/Y (CLKNAND2X4MTR)                               0.053      0.653 f
  U25099/Y (NOR2X3MTR)                                   0.066      0.719 r
  U10234/Y (INVX2MTR)                                    0.041      0.760 f
  U14988/Y (NAND2BX2MTR)                                 0.044      0.804 r
  U17719/Y (INVX2MTR)                                    0.034      0.838 f
  U12005/Y (NAND2X2MTR)                                  0.032      0.870 r
  U11175/Y (INVX2MTR)                                    0.038      0.908 f
  U11178/Y (NAND2X4MTR)                                  0.040      0.948 r
  U16442/Y (NAND2X6MTR)                                  0.049      0.997 f
  U9609/Y (OAI2BB1X2MTR)                                 0.102      1.098 f
  U9575/Y (NAND2X4MTR)                                   0.038      1.137 r
  U9507/Y (NAND3X4MTR)                                   0.071      1.208 f
  U9480/Y (INVX2MTR)                                     0.072      1.280 r
  U15434/Y (NOR2X8MTR)                                   0.035      1.315 f
  U15376/Y (BUFX4MTR)                                    0.101      1.416 f
  U22389/Y (OAI21X2MTR)                                  0.126      1.541 r
  U11467/Y (OAI22X1MTR)                                  0.090      1.631 f
  U0_BANK_TOP/vACC_2_reg_6__7_/D (DFFRHQX2MTR)           0.000      1.631 f
  data arrival time                                                 1.631

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_6__7_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.124      1.376
  data required time                                                1.376
  --------------------------------------------------------------------------
  data required time                                                1.376
  data arrival time                                                -1.631
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.255


  Startpoint: U0_BANK_TOP/vecA_2_reg_22_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/vecA_2_reg_22_/CK (DFFRQX2MTR)             0.000 #    0.000 r
  U0_BANK_TOP/vecA_2_reg_22_/Q (DFFRQX2MTR)              0.244      0.244 f
  U20671/Y (INVX2MTR)                                    0.036      0.281 r
  U15393/Y (AOI2BB2X2MTR)                                0.099      0.379 r
  U13613/Y (OAI2BB1X4MTR)                                0.101      0.480 r
  U12908/Y (NAND2X4MTR)                                  0.050      0.531 f
  U12899/Y (AOI21X8MTR)                                  0.071      0.601 r
  U13853/Y (NAND3X12MTR)                                 0.083      0.684 f
  U13851/Y (CLKNAND2X16MTR)                              0.084      0.768 r
  U10205/Y (NAND2X12MTR)                                 0.066      0.834 f
  U11601/Y (NAND2X4MTR)                                  0.046      0.880 r
  U24116/Y (XOR2X2MTR)                                   0.150      1.030 r
  U22498/Y (OAI21X2MTR)                                  0.081      1.112 f
  U9485/Y (OAI2BB1X2MTR)                                 0.081      1.192 r
  U9440/Y (OAI2BB1X2MTR)                                 0.130      1.322 r
  U18931/Y (NOR2X4MTR)                                   0.050      1.373 f
  U16388/Y (NAND2BX2MTR)                                 0.102      1.475 f
  U23962/Y (XNOR2X1MTR)                                  0.071      1.546 f
  U18785/Y (NOR2X1MTR)                                   0.065      1.610 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_4_/D (DFFRHQX1MTR)
                                                         0.000      1.610 r
  data arrival time                                                 1.610

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_4_/CK (DFFRHQX1MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.145      1.355
  data required time                                                1.355
  --------------------------------------------------------------------------
  data required time                                                1.355
  data arrival time                                                -1.610
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.255


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U17039/Y (INVX8MTR)                                    0.043      0.350 f
  U12158/Y (INVX6MTR)                                    0.044      0.394 r
  U10861/Y (AOI22X1MTR)                                  0.060      0.454 f
  U26089/Y (OAI211X2MTR)                                 0.066      0.520 r
  U10156/Y (NOR2BX2MTR)                                  0.151      0.672 r
  U26167/Y (NOR2X2MTR)                                   0.068      0.739 f
  U26168/Y (NOR2X2MTR)                                   0.100      0.839 r
  U26171/Y (CLKNAND2X2MTR)                               0.063      0.901 f
  U12030/Y (OA21X2MTR)                                   0.172      1.073 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.117 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.169 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.230 r
  U19030/Y (CLKNAND2X4MTR)                               0.048      1.278 f
  U11472/Y (CLKNAND2X4MTR)                               0.051      1.329 r
  U14252/Y (NAND2X12MTR)                                 0.064      1.392 f
  U26663/Y (OAI2B1X8MTR)                                 0.092      1.484 r
  U15419/Y (BUFX4MTR)                                    0.105      1.589 r
  U26686/Y (OAI22X2MTR)                                  0.050      1.639 f
  U0_BANK_TOP/vACC_3_reg_0__0_/D (DFFRHQX2MTR)           0.000      1.639 f
  data arrival time                                                 1.639

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_0__0_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.639
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.255


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U17039/Y (INVX8MTR)                                    0.043      0.350 f
  U12158/Y (INVX6MTR)                                    0.044      0.394 r
  U10861/Y (AOI22X1MTR)                                  0.060      0.454 f
  U26089/Y (OAI211X2MTR)                                 0.066      0.520 r
  U10156/Y (NOR2BX2MTR)                                  0.151      0.672 r
  U26167/Y (NOR2X2MTR)                                   0.068      0.739 f
  U26168/Y (NOR2X2MTR)                                   0.100      0.839 r
  U26171/Y (CLKNAND2X2MTR)                               0.063      0.901 f
  U12030/Y (OA21X2MTR)                                   0.172      1.073 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.117 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.169 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.230 r
  U19030/Y (CLKNAND2X4MTR)                               0.048      1.278 f
  U11472/Y (CLKNAND2X4MTR)                               0.051      1.329 r
  U14252/Y (NAND2X12MTR)                                 0.064      1.392 f
  U26694/Y (OAI2B1X8MTR)                                 0.092      1.484 r
  U15426/Y (BUFX4MTR)                                    0.105      1.589 r
  U26704/Y (OAI22X2MTR)                                  0.050      1.639 f
  U0_BANK_TOP/vACC_2_reg_0__1_/D (DFFRHQX2MTR)           0.000      1.639 f
  data arrival time                                                 1.639

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_0__1_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.639
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.255


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U17039/Y (INVX8MTR)                                    0.043      0.350 f
  U12158/Y (INVX6MTR)                                    0.044      0.394 r
  U10861/Y (AOI22X1MTR)                                  0.060      0.454 f
  U26089/Y (OAI211X2MTR)                                 0.066      0.520 r
  U10156/Y (NOR2BX2MTR)                                  0.151      0.672 r
  U26167/Y (NOR2X2MTR)                                   0.068      0.739 f
  U26168/Y (NOR2X2MTR)                                   0.100      0.839 r
  U26171/Y (CLKNAND2X2MTR)                               0.063      0.901 f
  U12030/Y (OA21X2MTR)                                   0.172      1.073 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.117 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.169 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.230 r
  U19030/Y (CLKNAND2X4MTR)                               0.048      1.278 f
  U11472/Y (CLKNAND2X4MTR)                               0.051      1.329 r
  U14252/Y (NAND2X12MTR)                                 0.064      1.392 f
  U26663/Y (OAI2B1X8MTR)                                 0.092      1.484 r
  U15419/Y (BUFX4MTR)                                    0.105      1.589 r
  U26690/Y (OAI22X2MTR)                                  0.050      1.639 f
  U0_BANK_TOP/vACC_3_reg_0__4_/D (DFFRHQX2MTR)           0.000      1.639 f
  data arrival time                                                 1.639

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_0__4_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.639
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.255


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U17039/Y (INVX8MTR)                                    0.043      0.350 f
  U12158/Y (INVX6MTR)                                    0.044      0.394 r
  U10861/Y (AOI22X1MTR)                                  0.060      0.454 f
  U26089/Y (OAI211X2MTR)                                 0.066      0.520 r
  U10156/Y (NOR2BX2MTR)                                  0.151      0.672 r
  U26167/Y (NOR2X2MTR)                                   0.068      0.739 f
  U26168/Y (NOR2X2MTR)                                   0.100      0.839 r
  U26171/Y (CLKNAND2X2MTR)                               0.063      0.901 f
  U12030/Y (OA21X2MTR)                                   0.172      1.073 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.117 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.169 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.230 r
  U19030/Y (CLKNAND2X4MTR)                               0.048      1.278 f
  U11472/Y (CLKNAND2X4MTR)                               0.051      1.329 r
  U14252/Y (NAND2X12MTR)                                 0.064      1.392 f
  U26663/Y (OAI2B1X8MTR)                                 0.092      1.484 r
  U15419/Y (BUFX4MTR)                                    0.105      1.589 r
  U26689/Y (OAI22X2MTR)                                  0.050      1.639 f
  U0_BANK_TOP/vACC_3_reg_0__3_/D (DFFRHQX2MTR)           0.000      1.639 f
  data arrival time                                                 1.639

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_0__3_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.639
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.255


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U17039/Y (INVX8MTR)                                    0.043      0.350 f
  U12158/Y (INVX6MTR)                                    0.044      0.394 r
  U10861/Y (AOI22X1MTR)                                  0.060      0.454 f
  U26089/Y (OAI211X2MTR)                                 0.066      0.520 r
  U10156/Y (NOR2BX2MTR)                                  0.151      0.672 r
  U26167/Y (NOR2X2MTR)                                   0.068      0.739 f
  U26168/Y (NOR2X2MTR)                                   0.100      0.839 r
  U26171/Y (CLKNAND2X2MTR)                               0.063      0.901 f
  U12030/Y (OA21X2MTR)                                   0.172      1.073 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.117 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.169 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.230 r
  U19030/Y (CLKNAND2X4MTR)                               0.048      1.278 f
  U11472/Y (CLKNAND2X4MTR)                               0.051      1.329 r
  U14252/Y (NAND2X12MTR)                                 0.064      1.392 f
  U26694/Y (OAI2B1X8MTR)                                 0.092      1.484 r
  U15426/Y (BUFX4MTR)                                    0.105      1.589 r
  U26702/Y (OAI22X2MTR)                                  0.050      1.639 f
  U0_BANK_TOP/vACC_2_reg_0__7_/D (DFFRHQX2MTR)           0.000      1.639 f
  data arrival time                                                 1.639

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_0__7_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.639
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.255


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U17039/Y (INVX8MTR)                                    0.043      0.350 f
  U12158/Y (INVX6MTR)                                    0.044      0.394 r
  U10861/Y (AOI22X1MTR)                                  0.060      0.454 f
  U26089/Y (OAI211X2MTR)                                 0.066      0.520 r
  U10156/Y (NOR2BX2MTR)                                  0.151      0.672 r
  U26167/Y (NOR2X2MTR)                                   0.068      0.739 f
  U26168/Y (NOR2X2MTR)                                   0.100      0.839 r
  U26171/Y (CLKNAND2X2MTR)                               0.063      0.901 f
  U12030/Y (OA21X2MTR)                                   0.172      1.073 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.117 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.169 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.230 r
  U19030/Y (CLKNAND2X4MTR)                               0.048      1.278 f
  U11472/Y (CLKNAND2X4MTR)                               0.051      1.329 r
  U14252/Y (NAND2X12MTR)                                 0.064      1.392 f
  U26694/Y (OAI2B1X8MTR)                                 0.092      1.484 r
  U15426/Y (BUFX4MTR)                                    0.105      1.589 r
  U26701/Y (OAI22X2MTR)                                  0.050      1.639 f
  U0_BANK_TOP/vACC_2_reg_0__5_/D (DFFRHQX2MTR)           0.000      1.639 f
  data arrival time                                                 1.639

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_0__5_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.639
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.255


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U17039/Y (INVX8MTR)                                    0.043      0.350 f
  U12158/Y (INVX6MTR)                                    0.044      0.394 r
  U10861/Y (AOI22X1MTR)                                  0.060      0.454 f
  U26089/Y (OAI211X2MTR)                                 0.066      0.520 r
  U10156/Y (NOR2BX2MTR)                                  0.151      0.672 r
  U26167/Y (NOR2X2MTR)                                   0.068      0.739 f
  U26168/Y (NOR2X2MTR)                                   0.100      0.839 r
  U26171/Y (CLKNAND2X2MTR)                               0.063      0.901 f
  U12030/Y (OA21X2MTR)                                   0.172      1.073 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.117 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.169 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.230 r
  U19030/Y (CLKNAND2X4MTR)                               0.048      1.278 f
  U11472/Y (CLKNAND2X4MTR)                               0.051      1.329 r
  U14252/Y (NAND2X12MTR)                                 0.064      1.392 f
  U26694/Y (OAI2B1X8MTR)                                 0.092      1.484 r
  U15426/Y (BUFX4MTR)                                    0.105      1.589 r
  U26698/Y (OAI22X2MTR)                                  0.050      1.639 f
  U0_BANK_TOP/vACC_2_reg_0__2_/D (DFFRHQX2MTR)           0.000      1.639 f
  data arrival time                                                 1.639

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_0__2_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.639
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.255


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U17039/Y (INVX8MTR)                                    0.047      0.314 r
  U19905/Y (INVX2MTR)                                    0.046      0.360 f
  U24030/Y (AOI22X1MTR)                                  0.058      0.418 r
  U24016/Y (OAI2B1X2MTR)                                 0.141      0.559 r
  U20729/Y (OAI2BB1X4MTR)                                0.082      0.641 f
  U19643/Y (NOR2X4MTR)                                   0.080      0.722 r
  U18068/Y (OAI21X3MTR)                                  0.075      0.796 f
  U15754/Y (AOI21X4MTR)                                  0.088      0.884 r
  U12049/Y (OAI21X3MTR)                                  0.069      0.953 f
  U15331/Y (BUFX8MTR)                                    0.085      1.038 f
  U9553/Y (AOI21X2MTR)                                   0.069      1.107 r
  U11474/Y (CLKNAND2X2MTR)                               0.071      1.177 f
  U17470/Y (NAND3X6MTR)                                  0.066      1.243 r
  U20808/Y (AOI21X8MTR)                                  0.063      1.306 f
  U19098/Y (NOR2X2MTR)                                   0.085      1.391 r
  U9266/Y (INVX2MTR)                                     0.051      1.442 f
  U9230/Y (INVX2MTR)                                     0.065      1.507 r
  U28854/Y (CLKNAND2X2MTR)                               0.051      1.558 f
  U28855/Y (OAI211X2MTR)                                 0.045      1.603 r
  U0_BANK_TOP/vACC_0_reg_1__11_/D (DFFRHQX1MTR)          0.000      1.603 r
  data arrival time                                                 1.603

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_1__11_/CK (DFFRHQX1MTR)         0.000      1.500 r
  library setup time                                    -0.151      1.349
  data required time                                                1.349
  --------------------------------------------------------------------------
  data required time                                                1.349
  data arrival time                                                -1.603
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.254


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U17039/Y (INVX8MTR)                                    0.043      0.350 f
  U12158/Y (INVX6MTR)                                    0.044      0.394 r
  U10861/Y (AOI22X1MTR)                                  0.060      0.454 f
  U26089/Y (OAI211X2MTR)                                 0.066      0.520 r
  U10156/Y (NOR2BX2MTR)                                  0.151      0.672 r
  U26167/Y (NOR2X2MTR)                                   0.068      0.739 f
  U26168/Y (NOR2X2MTR)                                   0.100      0.839 r
  U26171/Y (CLKNAND2X2MTR)                               0.063      0.901 f
  U12030/Y (OA21X2MTR)                                   0.172      1.073 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.117 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.169 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.230 r
  U19030/Y (CLKNAND2X4MTR)                               0.048      1.278 f
  U11472/Y (CLKNAND2X4MTR)                               0.051      1.329 r
  U14252/Y (NAND2X12MTR)                                 0.064      1.392 f
  U26623/Y (OAI2B1X8MTR)                                 0.092      1.484 r
  U15409/Y (BUFX4MTR)                                    0.105      1.589 r
  U26662/Y (OAI22X2MTR)                                  0.049      1.638 f
  U0_BANK_TOP/vACC_1_reg_0__0_/D (DFFRHQX2MTR)           0.000      1.638 f
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_0__0_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.254


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U17039/Y (INVX8MTR)                                    0.043      0.350 f
  U12158/Y (INVX6MTR)                                    0.044      0.394 r
  U10861/Y (AOI22X1MTR)                                  0.060      0.454 f
  U26089/Y (OAI211X2MTR)                                 0.066      0.520 r
  U10156/Y (NOR2BX2MTR)                                  0.151      0.672 r
  U26167/Y (NOR2X2MTR)                                   0.068      0.739 f
  U26168/Y (NOR2X2MTR)                                   0.100      0.839 r
  U26171/Y (CLKNAND2X2MTR)                               0.063      0.901 f
  U12030/Y (OA21X2MTR)                                   0.172      1.073 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.117 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.169 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.230 r
  U19030/Y (CLKNAND2X4MTR)                               0.048      1.278 f
  U11472/Y (CLKNAND2X4MTR)                               0.051      1.329 r
  U14252/Y (NAND2X12MTR)                                 0.064      1.392 f
  U26610/Y (OAI2B1X8MTR)                                 0.092      1.484 r
  U15403/Y (BUFX4MTR)                                    0.105      1.588 r
  U26615/Y (OAI22X2MTR)                                  0.049      1.638 f
  U0_BANK_TOP/vACC_0_reg_0__0_/D (DFFRHQX2MTR)           0.000      1.638 f
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_0__0_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.254


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.164      0.164 r
  U14840/Y (NOR2X12MTR)                                  0.062      0.227 f
  U19095/Y (AND2X1MTR)                                   0.107      0.333 f
  U17063/Y (INVX2MTR)                                    0.044      0.377 r
  U18848/Y (NAND2BX4MTR)                                 0.051      0.428 f
  U12965/Y (OAI21X8MTR)                                  0.068      0.496 r
  U12880/Y (INVX6MTR)                                    0.040      0.536 f
  U12863/Y (NOR2X12MTR)                                  0.063      0.599 r
  U13051/Y (NAND3X12MTR)                                 0.090      0.689 f
  U21999/Y (CLKNAND2X16MTR)                              0.071      0.760 r
  U13788/Y (CLKNAND2X16MTR)                              0.062      0.822 f
  U13254/Y (CLKNAND2X12MTR)                              0.042      0.864 r
  U13487/Y (INVX12MTR)                                   0.026      0.890 f
  U19685/Y (XOR2X8MTR)                                   0.074      0.964 f
  U19679/Y (XOR2X8MTR)                                   0.087      1.051 f
  U28778/Y (INVX4MTR)                                    0.050      1.101 r
  U29228/Y (XNOR2X8MTR)                                  0.093      1.194 r
  U20408/Y (XNOR2X8MTR)                                  0.104      1.298 r
  U14839/Y (NOR2X4MTR)                                   0.044      1.342 f
  U22361/Y (NAND2BX1MTR)                                 0.123      1.465 f
  U18875/Y (XNOR2X1MTR)                                  0.082      1.547 f
  U22806/Y (NOR2X1MTR)                                   0.063      1.609 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_4_/D (DFFRHQX1MTR)
                                                         0.000      1.609 r
  data arrival time                                                 1.609

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_4_/CK (DFFRHQX1MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.145      1.355
  data required time                                                1.355
  --------------------------------------------------------------------------
  data required time                                                1.355
  data arrival time                                                -1.609
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.254


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U17039/Y (INVX8MTR)                                    0.043      0.350 f
  U12158/Y (INVX6MTR)                                    0.044      0.394 r
  U10861/Y (AOI22X1MTR)                                  0.060      0.454 f
  U26089/Y (OAI211X2MTR)                                 0.066      0.520 r
  U10156/Y (NOR2BX2MTR)                                  0.151      0.672 r
  U26167/Y (NOR2X2MTR)                                   0.068      0.739 f
  U26168/Y (NOR2X2MTR)                                   0.100      0.839 r
  U26171/Y (CLKNAND2X2MTR)                               0.063      0.901 f
  U12030/Y (OA21X2MTR)                                   0.172      1.073 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.117 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.169 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.230 r
  U19030/Y (CLKNAND2X4MTR)                               0.048      1.278 f
  U11472/Y (CLKNAND2X4MTR)                               0.051      1.329 r
  U14252/Y (NAND2X12MTR)                                 0.064      1.392 f
  U26623/Y (OAI2B1X8MTR)                                 0.092      1.484 r
  U15409/Y (BUFX4MTR)                                    0.105      1.589 r
  U26648/Y (OAI22X2MTR)                                  0.049      1.638 f
  U0_BANK_TOP/vACC_1_reg_0__4_/D (DFFRHQX2MTR)           0.000      1.638 f
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_0__4_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.254


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U17039/Y (INVX8MTR)                                    0.043      0.350 f
  U12158/Y (INVX6MTR)                                    0.044      0.394 r
  U10861/Y (AOI22X1MTR)                                  0.060      0.454 f
  U26089/Y (OAI211X2MTR)                                 0.066      0.520 r
  U10156/Y (NOR2BX2MTR)                                  0.151      0.672 r
  U26167/Y (NOR2X2MTR)                                   0.068      0.739 f
  U26168/Y (NOR2X2MTR)                                   0.100      0.839 r
  U26171/Y (CLKNAND2X2MTR)                               0.063      0.901 f
  U12030/Y (OA21X2MTR)                                   0.172      1.073 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.117 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.169 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.230 r
  U19030/Y (CLKNAND2X4MTR)                               0.048      1.278 f
  U11472/Y (CLKNAND2X4MTR)                               0.051      1.329 r
  U14252/Y (NAND2X12MTR)                                 0.064      1.392 f
  U26623/Y (OAI2B1X8MTR)                                 0.092      1.484 r
  U15409/Y (BUFX4MTR)                                    0.105      1.589 r
  U26649/Y (OAI22X2MTR)                                  0.049      1.638 f
  U0_BANK_TOP/vACC_1_reg_0__3_/D (DFFRHQX2MTR)           0.000      1.638 f
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_0__3_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.254


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U17039/Y (INVX8MTR)                                    0.043      0.350 f
  U12158/Y (INVX6MTR)                                    0.044      0.394 r
  U10861/Y (AOI22X1MTR)                                  0.060      0.454 f
  U26089/Y (OAI211X2MTR)                                 0.066      0.520 r
  U10156/Y (NOR2BX2MTR)                                  0.151      0.672 r
  U26167/Y (NOR2X2MTR)                                   0.068      0.739 f
  U26168/Y (NOR2X2MTR)                                   0.100      0.839 r
  U26171/Y (CLKNAND2X2MTR)                               0.063      0.901 f
  U12030/Y (OA21X2MTR)                                   0.172      1.073 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.117 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.169 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.230 r
  U19030/Y (CLKNAND2X4MTR)                               0.048      1.278 f
  U11472/Y (CLKNAND2X4MTR)                               0.051      1.329 r
  U14252/Y (NAND2X12MTR)                                 0.064      1.392 f
  U26610/Y (OAI2B1X8MTR)                                 0.092      1.484 r
  U15403/Y (BUFX4MTR)                                    0.105      1.588 r
  U26684/Y (OAI22X2MTR)                                  0.049      1.638 f
  U0_BANK_TOP/vACC_0_reg_0__4_/D (DFFRHQX2MTR)           0.000      1.638 f
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_0__4_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.254


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U17039/Y (INVX8MTR)                                    0.043      0.350 f
  U12158/Y (INVX6MTR)                                    0.044      0.394 r
  U10861/Y (AOI22X1MTR)                                  0.060      0.454 f
  U26089/Y (OAI211X2MTR)                                 0.066      0.520 r
  U10156/Y (NOR2BX2MTR)                                  0.151      0.672 r
  U26167/Y (NOR2X2MTR)                                   0.068      0.739 f
  U26168/Y (NOR2X2MTR)                                   0.100      0.839 r
  U26171/Y (CLKNAND2X2MTR)                               0.063      0.901 f
  U12030/Y (OA21X2MTR)                                   0.172      1.073 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.117 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.169 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.230 r
  U19030/Y (CLKNAND2X4MTR)                               0.048      1.278 f
  U11472/Y (CLKNAND2X4MTR)                               0.051      1.329 r
  U14252/Y (NAND2X12MTR)                                 0.064      1.392 f
  U26610/Y (OAI2B1X8MTR)                                 0.092      1.484 r
  U15403/Y (BUFX4MTR)                                    0.105      1.588 r
  U26639/Y (OAI22X2MTR)                                  0.049      1.638 f
  U0_BANK_TOP/vACC_0_reg_0__3_/D (DFFRHQX2MTR)           0.000      1.638 f
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_0__3_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.254


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_147_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14647/Y (BUFX4MTR)                                    0.099      0.467 r
  U16020/Y (INVX4MTR)                                    0.053      0.520 f
  U25676/Y (NAND2X2MTR)                                  0.050      0.569 r
  U16690/Y (NAND4X4MTR)                                  0.140      0.710 f
  U17918/Y (NOR2X4MTR)                                   0.092      0.801 r
  U25685/Y (NAND3X4MTR)                                  0.075      0.876 f
  U17846/Y (NOR2X4MTR)                                   0.073      0.949 r
  U25689/Y (NAND2X4MTR)                                  0.059      1.008 f
  U15956/Y (NOR2X4MTR)                                   0.075      1.082 r
  U13729/Y (NAND3X4MTR)                                  0.096      1.178 f
  U13713/Y (INVX3MTR)                                    0.064      1.242 r
  U26236/Y (NAND2X2MTR)                                  0.069      1.312 f
  U14271/Y (NOR2X4MTR)                                   0.079      1.391 r
  U29026/Y (CLKNAND2X2MTR)                               0.053      1.444 f
  U29030/Y (NAND4X2MTR)                                  0.061      1.505 r
  U23148/Y (AND2X1MTR)                                   0.088      1.593 r
  PIM_result_reg_147_/D (DFFRQX2MTR)                     0.000      1.593 r
  data arrival time                                                 1.593

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_147_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.593
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.254


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U17039/Y (INVX8MTR)                                    0.043      0.350 f
  U12158/Y (INVX6MTR)                                    0.044      0.394 r
  U10861/Y (AOI22X1MTR)                                  0.060      0.454 f
  U26089/Y (OAI211X2MTR)                                 0.066      0.520 r
  U10156/Y (NOR2BX2MTR)                                  0.151      0.672 r
  U26167/Y (NOR2X2MTR)                                   0.068      0.739 f
  U26168/Y (NOR2X2MTR)                                   0.100      0.839 r
  U26171/Y (CLKNAND2X2MTR)                               0.063      0.901 f
  U12030/Y (OA21X2MTR)                                   0.172      1.073 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.117 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.169 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.230 r
  U19030/Y (CLKNAND2X4MTR)                               0.048      1.278 f
  U11472/Y (CLKNAND2X4MTR)                               0.051      1.329 r
  U14252/Y (NAND2X12MTR)                                 0.064      1.392 f
  U26694/Y (OAI2B1X8MTR)                                 0.092      1.484 r
  U15429/Y (BUFX4MTR)                                    0.104      1.588 r
  U26703/Y (OAI22X2MTR)                                  0.049      1.638 f
  U0_BANK_TOP/vACC_2_reg_0__0_/D (DFFRHQX2MTR)           0.000      1.638 f
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_0__0_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.253


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U17039/Y (INVX8MTR)                                    0.043      0.350 f
  U12158/Y (INVX6MTR)                                    0.044      0.394 r
  U10861/Y (AOI22X1MTR)                                  0.060      0.454 f
  U26089/Y (OAI211X2MTR)                                 0.066      0.520 r
  U10156/Y (NOR2BX2MTR)                                  0.151      0.672 r
  U26167/Y (NOR2X2MTR)                                   0.068      0.739 f
  U26168/Y (NOR2X2MTR)                                   0.100      0.839 r
  U26171/Y (CLKNAND2X2MTR)                               0.063      0.901 f
  U12030/Y (OA21X2MTR)                                   0.172      1.073 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.117 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.169 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.230 r
  U19030/Y (CLKNAND2X4MTR)                               0.048      1.278 f
  U11472/Y (CLKNAND2X4MTR)                               0.051      1.329 r
  U14252/Y (NAND2X12MTR)                                 0.064      1.392 f
  U26623/Y (OAI2B1X8MTR)                                 0.092      1.484 r
  U15404/Y (BUFX4MTR)                                    0.104      1.588 r
  U26661/Y (OAI22X2MTR)                                  0.049      1.638 f
  U0_BANK_TOP/vACC_1_reg_0__1_/D (DFFRHQX2MTR)           0.000      1.638 f
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_0__1_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.253


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14647/Y (BUFX4MTR)                                    0.099      0.467 r
  U16020/Y (INVX4MTR)                                    0.053      0.520 f
  U25676/Y (NAND2X2MTR)                                  0.050      0.569 r
  U16690/Y (NAND4X4MTR)                                  0.140      0.710 f
  U17918/Y (NOR2X4MTR)                                   0.092      0.801 r
  U25685/Y (NAND3X4MTR)                                  0.075      0.876 f
  U17846/Y (NOR2X4MTR)                                   0.073      0.949 r
  U25689/Y (NAND2X4MTR)                                  0.059      1.008 f
  U15956/Y (NOR2X4MTR)                                   0.075      1.082 r
  U13729/Y (NAND3X4MTR)                                  0.096      1.178 f
  U13713/Y (INVX3MTR)                                    0.064      1.242 r
  U26236/Y (NAND2X2MTR)                                  0.069      1.312 f
  U14271/Y (NOR2X4MTR)                                   0.079      1.391 r
  U29026/Y (CLKNAND2X2MTR)                               0.053      1.444 f
  U29030/Y (NAND4X2MTR)                                  0.061      1.505 r
  U23149/Y (AND2X1MTR)                                   0.088      1.593 r
  PIM_result_reg_19_/D (DFFRQX2MTR)                      0.000      1.593 r
  data arrival time                                                 1.593

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_19_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.593
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.253


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_275_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14647/Y (BUFX4MTR)                                    0.099      0.467 r
  U16020/Y (INVX4MTR)                                    0.053      0.520 f
  U25676/Y (NAND2X2MTR)                                  0.050      0.569 r
  U16690/Y (NAND4X4MTR)                                  0.140      0.710 f
  U17918/Y (NOR2X4MTR)                                   0.092      0.801 r
  U25685/Y (NAND3X4MTR)                                  0.075      0.876 f
  U17846/Y (NOR2X4MTR)                                   0.073      0.949 r
  U25689/Y (NAND2X4MTR)                                  0.059      1.008 f
  U15956/Y (NOR2X4MTR)                                   0.075      1.082 r
  U13729/Y (NAND3X4MTR)                                  0.096      1.178 f
  U13713/Y (INVX3MTR)                                    0.064      1.242 r
  U26236/Y (NAND2X2MTR)                                  0.069      1.312 f
  U14271/Y (NOR2X4MTR)                                   0.079      1.391 r
  U29026/Y (CLKNAND2X2MTR)                               0.053      1.444 f
  U29030/Y (NAND4X2MTR)                                  0.061      1.505 r
  U13010/Y (AND2X1MTR)                                   0.088      1.593 r
  PIM_result_reg_275_/D (DFFRQX2MTR)                     0.000      1.593 r
  data arrival time                                                 1.593

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_275_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.593
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.253


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_403_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14647/Y (BUFX4MTR)                                    0.099      0.467 r
  U16020/Y (INVX4MTR)                                    0.053      0.520 f
  U25676/Y (NAND2X2MTR)                                  0.050      0.569 r
  U16690/Y (NAND4X4MTR)                                  0.140      0.710 f
  U17918/Y (NOR2X4MTR)                                   0.092      0.801 r
  U25685/Y (NAND3X4MTR)                                  0.075      0.876 f
  U17846/Y (NOR2X4MTR)                                   0.073      0.949 r
  U25689/Y (NAND2X4MTR)                                  0.059      1.008 f
  U15956/Y (NOR2X4MTR)                                   0.075      1.082 r
  U13729/Y (NAND3X4MTR)                                  0.096      1.178 f
  U13713/Y (INVX3MTR)                                    0.064      1.242 r
  U26236/Y (NAND2X2MTR)                                  0.069      1.312 f
  U14271/Y (NOR2X4MTR)                                   0.079      1.391 r
  U29026/Y (CLKNAND2X2MTR)                               0.053      1.444 f
  U29030/Y (NAND4X2MTR)                                  0.061      1.505 r
  U23147/Y (AND2X1MTR)                                   0.088      1.593 r
  PIM_result_reg_403_/D (DFFRQX2MTR)                     0.000      1.593 r
  data arrival time                                                 1.593

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_403_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.593
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.253


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U17039/Y (INVX8MTR)                                    0.043      0.350 f
  U12158/Y (INVX6MTR)                                    0.044      0.394 r
  U10861/Y (AOI22X1MTR)                                  0.060      0.454 f
  U26089/Y (OAI211X2MTR)                                 0.066      0.520 r
  U10156/Y (NOR2BX2MTR)                                  0.151      0.672 r
  U26167/Y (NOR2X2MTR)                                   0.068      0.739 f
  U26168/Y (NOR2X2MTR)                                   0.100      0.839 r
  U26171/Y (CLKNAND2X2MTR)                               0.063      0.901 f
  U12030/Y (OA21X2MTR)                                   0.172      1.073 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.117 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.169 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.230 r
  U19030/Y (CLKNAND2X4MTR)                               0.048      1.278 f
  U11472/Y (CLKNAND2X4MTR)                               0.051      1.329 r
  U14252/Y (NAND2X12MTR)                                 0.064      1.392 f
  U26610/Y (OAI2B1X8MTR)                                 0.092      1.484 r
  U15402/Y (BUFX4MTR)                                    0.104      1.588 r
  U26687/Y (OAI22X2MTR)                                  0.049      1.638 f
  U0_BANK_TOP/vACC_0_reg_0__1_/D (DFFRHQX2MTR)           0.000      1.638 f
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_0__1_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.253


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U17039/Y (INVX8MTR)                                    0.043      0.350 f
  U12158/Y (INVX6MTR)                                    0.044      0.394 r
  U10861/Y (AOI22X1MTR)                                  0.060      0.454 f
  U26089/Y (OAI211X2MTR)                                 0.066      0.520 r
  U10156/Y (NOR2BX2MTR)                                  0.151      0.672 r
  U26167/Y (NOR2X2MTR)                                   0.068      0.739 f
  U26168/Y (NOR2X2MTR)                                   0.100      0.839 r
  U26171/Y (CLKNAND2X2MTR)                               0.063      0.901 f
  U12030/Y (OA21X2MTR)                                   0.172      1.073 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.117 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.169 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.230 r
  U19030/Y (CLKNAND2X4MTR)                               0.048      1.278 f
  U11472/Y (CLKNAND2X4MTR)                               0.051      1.329 r
  U14252/Y (NAND2X12MTR)                                 0.064      1.392 f
  U26623/Y (OAI2B1X8MTR)                                 0.092      1.484 r
  U15409/Y (BUFX4MTR)                                    0.105      1.589 r
  U26629/Y (OAI22X2MTR)                                  0.049      1.638 f
  U0_BANK_TOP/vACC_1_reg_0__6_/D (DFFRHQX2MTR)           0.000      1.638 f
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_0__6_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.253


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U17039/Y (INVX8MTR)                                    0.043      0.350 f
  U12158/Y (INVX6MTR)                                    0.044      0.394 r
  U10861/Y (AOI22X1MTR)                                  0.060      0.454 f
  U26089/Y (OAI211X2MTR)                                 0.066      0.520 r
  U10156/Y (NOR2BX2MTR)                                  0.151      0.672 r
  U26167/Y (NOR2X2MTR)                                   0.068      0.739 f
  U26168/Y (NOR2X2MTR)                                   0.100      0.839 r
  U26171/Y (CLKNAND2X2MTR)                               0.063      0.901 f
  U12030/Y (OA21X2MTR)                                   0.172      1.073 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.117 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.169 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.230 r
  U19030/Y (CLKNAND2X4MTR)                               0.048      1.278 f
  U11472/Y (CLKNAND2X4MTR)                               0.051      1.329 r
  U14252/Y (NAND2X12MTR)                                 0.064      1.392 f
  U26623/Y (OAI2B1X8MTR)                                 0.092      1.484 r
  U15404/Y (BUFX4MTR)                                    0.104      1.588 r
  U26672/Y (OAI22X2MTR)                                  0.049      1.638 f
  U0_BANK_TOP/vACC_1_reg_0__7_/D (DFFRHQX2MTR)           0.000      1.638 f
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_0__7_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.253


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U17039/Y (INVX8MTR)                                    0.043      0.350 f
  U12158/Y (INVX6MTR)                                    0.044      0.394 r
  U10861/Y (AOI22X1MTR)                                  0.060      0.454 f
  U26089/Y (OAI211X2MTR)                                 0.066      0.520 r
  U10156/Y (NOR2BX2MTR)                                  0.151      0.672 r
  U26167/Y (NOR2X2MTR)                                   0.068      0.739 f
  U26168/Y (NOR2X2MTR)                                   0.100      0.839 r
  U26171/Y (CLKNAND2X2MTR)                               0.063      0.901 f
  U12030/Y (OA21X2MTR)                                   0.172      1.073 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.117 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.169 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.230 r
  U19030/Y (CLKNAND2X4MTR)                               0.048      1.278 f
  U11472/Y (CLKNAND2X4MTR)                               0.051      1.329 r
  U14252/Y (NAND2X12MTR)                                 0.064      1.392 f
  U26610/Y (OAI2B1X8MTR)                                 0.092      1.484 r
  U15403/Y (BUFX4MTR)                                    0.105      1.588 r
  U26674/Y (OAI22X2MTR)                                  0.049      1.638 f
  U0_BANK_TOP/vACC_0_reg_0__6_/D (DFFRHQX2MTR)           0.000      1.638 f
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_0__6_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.253


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U17039/Y (INVX8MTR)                                    0.043      0.350 f
  U12158/Y (INVX6MTR)                                    0.044      0.394 r
  U10861/Y (AOI22X1MTR)                                  0.060      0.454 f
  U26089/Y (OAI211X2MTR)                                 0.066      0.520 r
  U10156/Y (NOR2BX2MTR)                                  0.151      0.672 r
  U26167/Y (NOR2X2MTR)                                   0.068      0.739 f
  U26168/Y (NOR2X2MTR)                                   0.100      0.839 r
  U26171/Y (CLKNAND2X2MTR)                               0.063      0.901 f
  U12030/Y (OA21X2MTR)                                   0.172      1.073 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.117 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.169 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.230 r
  U19030/Y (CLKNAND2X4MTR)                               0.048      1.278 f
  U11472/Y (CLKNAND2X4MTR)                               0.051      1.329 r
  U14252/Y (NAND2X12MTR)                                 0.064      1.392 f
  U26623/Y (OAI2B1X8MTR)                                 0.092      1.484 r
  U15404/Y (BUFX4MTR)                                    0.104      1.588 r
  U26693/Y (OAI22X2MTR)                                  0.049      1.638 f
  U0_BANK_TOP/vACC_1_reg_0__5_/D (DFFRHQX2MTR)           0.000      1.638 f
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_0__5_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.253


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U17039/Y (INVX8MTR)                                    0.043      0.350 f
  U12158/Y (INVX6MTR)                                    0.044      0.394 r
  U10861/Y (AOI22X1MTR)                                  0.060      0.454 f
  U26089/Y (OAI211X2MTR)                                 0.066      0.520 r
  U10156/Y (NOR2BX2MTR)                                  0.151      0.672 r
  U26167/Y (NOR2X2MTR)                                   0.068      0.739 f
  U26168/Y (NOR2X2MTR)                                   0.100      0.839 r
  U26171/Y (CLKNAND2X2MTR)                               0.063      0.901 f
  U12030/Y (OA21X2MTR)                                   0.172      1.073 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.117 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.169 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.230 r
  U19030/Y (CLKNAND2X4MTR)                               0.048      1.278 f
  U11472/Y (CLKNAND2X4MTR)                               0.051      1.329 r
  U14252/Y (NAND2X12MTR)                                 0.064      1.392 f
  U26623/Y (OAI2B1X8MTR)                                 0.092      1.484 r
  U15404/Y (BUFX4MTR)                                    0.104      1.588 r
  U26650/Y (OAI22X2MTR)                                  0.049      1.638 f
  U0_BANK_TOP/vACC_1_reg_0__2_/D (DFFRHQX2MTR)           0.000      1.638 f
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_0__2_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.253


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U17039/Y (INVX8MTR)                                    0.043      0.350 f
  U12158/Y (INVX6MTR)                                    0.044      0.394 r
  U10861/Y (AOI22X1MTR)                                  0.060      0.454 f
  U26089/Y (OAI211X2MTR)                                 0.066      0.520 r
  U10156/Y (NOR2BX2MTR)                                  0.151      0.672 r
  U26167/Y (NOR2X2MTR)                                   0.068      0.739 f
  U26168/Y (NOR2X2MTR)                                   0.100      0.839 r
  U26171/Y (CLKNAND2X2MTR)                               0.063      0.901 f
  U12030/Y (OA21X2MTR)                                   0.172      1.073 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.117 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.169 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.230 r
  U19030/Y (CLKNAND2X4MTR)                               0.048      1.278 f
  U11472/Y (CLKNAND2X4MTR)                               0.051      1.329 r
  U14252/Y (NAND2X12MTR)                                 0.064      1.392 f
  U26610/Y (OAI2B1X8MTR)                                 0.092      1.484 r
  U15402/Y (BUFX4MTR)                                    0.104      1.588 r
  U26673/Y (OAI22X2MTR)                                  0.049      1.638 f
  U0_BANK_TOP/vACC_0_reg_0__7_/D (DFFRHQX2MTR)           0.000      1.638 f
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_0__7_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.253


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U17039/Y (INVX8MTR)                                    0.043      0.350 f
  U12158/Y (INVX6MTR)                                    0.044      0.394 r
  U10861/Y (AOI22X1MTR)                                  0.060      0.454 f
  U26089/Y (OAI211X2MTR)                                 0.066      0.520 r
  U10156/Y (NOR2BX2MTR)                                  0.151      0.672 r
  U26167/Y (NOR2X2MTR)                                   0.068      0.739 f
  U26168/Y (NOR2X2MTR)                                   0.100      0.839 r
  U26171/Y (CLKNAND2X2MTR)                               0.063      0.901 f
  U12030/Y (OA21X2MTR)                                   0.172      1.073 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.117 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.169 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.230 r
  U19030/Y (CLKNAND2X4MTR)                               0.048      1.278 f
  U11472/Y (CLKNAND2X4MTR)                               0.051      1.329 r
  U14252/Y (NAND2X12MTR)                                 0.064      1.392 f
  U26694/Y (OAI2B1X8MTR)                                 0.092      1.484 r
  U15429/Y (BUFX4MTR)                                    0.104      1.588 r
  U26700/Y (OAI22X2MTR)                                  0.049      1.638 f
  U0_BANK_TOP/vACC_2_reg_0__4_/D (DFFRHQX2MTR)           0.000      1.638 f
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_0__4_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.253


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U17039/Y (INVX8MTR)                                    0.043      0.350 f
  U12158/Y (INVX6MTR)                                    0.044      0.394 r
  U10861/Y (AOI22X1MTR)                                  0.060      0.454 f
  U26089/Y (OAI211X2MTR)                                 0.066      0.520 r
  U10156/Y (NOR2BX2MTR)                                  0.151      0.672 r
  U26167/Y (NOR2X2MTR)                                   0.068      0.739 f
  U26168/Y (NOR2X2MTR)                                   0.100      0.839 r
  U26171/Y (CLKNAND2X2MTR)                               0.063      0.901 f
  U12030/Y (OA21X2MTR)                                   0.172      1.073 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.117 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.169 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.230 r
  U19030/Y (CLKNAND2X4MTR)                               0.048      1.278 f
  U11472/Y (CLKNAND2X4MTR)                               0.051      1.329 r
  U14252/Y (NAND2X12MTR)                                 0.064      1.392 f
  U26694/Y (OAI2B1X8MTR)                                 0.092      1.484 r
  U15429/Y (BUFX4MTR)                                    0.104      1.588 r
  U26705/Y (OAI22X2MTR)                                  0.049      1.638 f
  U0_BANK_TOP/vACC_2_reg_0__3_/D (DFFRHQX2MTR)           0.000      1.638 f
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_0__3_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.253


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U13522/Y (INVX2MTR)                                    0.064      0.560 r
  U18466/Y (NOR2X4MTR)                                   0.039      0.599 f
  U9991/Y (NOR2X2MTR)                                    0.111      0.710 r
  U12545/Y (OAI2B1X4MTR)                                 0.169      0.879 r
  U17934/Y (AOI21X4MTR)                                  0.082      0.961 f
  U17841/Y (OAI21X2MTR)                                  0.090      1.051 r
  U20545/Y (NOR2BX1MTR)                                  0.051      1.102 f
  U10679/Y (OAI2BB1X2MTR)                                0.047      1.150 r
  U9439/Y (NAND3X4MTR)                                   0.076      1.225 f
  U9343/Y (CLKNAND2X4MTR)                                0.053      1.279 r
  U17558/Y (NAND2X6MTR)                                  0.055      1.334 f
  U20746/Y (OAI2BB1X4MTR)                                0.110      1.444 f
  U11008/Y (INVX4MTR)                                    0.056      1.501 r
  U29314/Y (CLKNAND2X2MTR)                               0.044      1.544 f
  U29315/Y (OAI21X1MTR)                                  0.033      1.577 r
  U0_BANK_TOP/vACC_0_reg_3__1_/D (DFFRQX4MTR)            0.000      1.577 r
  data arrival time                                                 1.577

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_3__1_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.176      1.324
  data required time                                                1.324
  --------------------------------------------------------------------------
  data required time                                                1.324
  data arrival time                                                -1.577
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.253


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U17039/Y (INVX8MTR)                                    0.043      0.350 f
  U12158/Y (INVX6MTR)                                    0.044      0.394 r
  U10861/Y (AOI22X1MTR)                                  0.060      0.454 f
  U26089/Y (OAI211X2MTR)                                 0.066      0.520 r
  U10156/Y (NOR2BX2MTR)                                  0.151      0.672 r
  U26167/Y (NOR2X2MTR)                                   0.068      0.739 f
  U26168/Y (NOR2X2MTR)                                   0.100      0.839 r
  U26171/Y (CLKNAND2X2MTR)                               0.063      0.901 f
  U12030/Y (OA21X2MTR)                                   0.172      1.073 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.117 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.169 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.230 r
  U19030/Y (CLKNAND2X4MTR)                               0.048      1.278 f
  U11472/Y (CLKNAND2X4MTR)                               0.051      1.329 r
  U14252/Y (NAND2X12MTR)                                 0.064      1.392 f
  U26610/Y (OAI2B1X8MTR)                                 0.092      1.484 r
  U15402/Y (BUFX4MTR)                                    0.104      1.588 r
  U26683/Y (OAI22X2MTR)                                  0.049      1.638 f
  U0_BANK_TOP/vACC_0_reg_0__5_/D (DFFRHQX2MTR)           0.000      1.638 f
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_0__5_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.253


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U17039/Y (INVX8MTR)                                    0.043      0.350 f
  U12158/Y (INVX6MTR)                                    0.044      0.394 r
  U10861/Y (AOI22X1MTR)                                  0.060      0.454 f
  U26089/Y (OAI211X2MTR)                                 0.066      0.520 r
  U10156/Y (NOR2BX2MTR)                                  0.151      0.672 r
  U26167/Y (NOR2X2MTR)                                   0.068      0.739 f
  U26168/Y (NOR2X2MTR)                                   0.100      0.839 r
  U26171/Y (CLKNAND2X2MTR)                               0.063      0.901 f
  U12030/Y (OA21X2MTR)                                   0.172      1.073 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.117 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.169 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.230 r
  U19030/Y (CLKNAND2X4MTR)                               0.048      1.278 f
  U11472/Y (CLKNAND2X4MTR)                               0.051      1.329 r
  U14252/Y (NAND2X12MTR)                                 0.064      1.392 f
  U26610/Y (OAI2B1X8MTR)                                 0.092      1.484 r
  U15402/Y (BUFX4MTR)                                    0.104      1.588 r
  U26622/Y (OAI22X2MTR)                                  0.049      1.638 f
  U0_BANK_TOP/vACC_0_reg_0__2_/D (DFFRHQX2MTR)           0.000      1.638 f
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_0__2_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.253


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U17039/Y (INVX8MTR)                                    0.043      0.350 f
  U12158/Y (INVX6MTR)                                    0.044      0.394 r
  U10861/Y (AOI22X1MTR)                                  0.060      0.454 f
  U26089/Y (OAI211X2MTR)                                 0.066      0.520 r
  U10156/Y (NOR2BX2MTR)                                  0.151      0.672 r
  U26167/Y (NOR2X2MTR)                                   0.068      0.739 f
  U26168/Y (NOR2X2MTR)                                   0.100      0.839 r
  U26171/Y (CLKNAND2X2MTR)                               0.063      0.901 f
  U12030/Y (OA21X2MTR)                                   0.172      1.073 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.117 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.169 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.230 r
  U19030/Y (CLKNAND2X4MTR)                               0.048      1.278 f
  U11472/Y (CLKNAND2X4MTR)                               0.051      1.329 r
  U14252/Y (NAND2X12MTR)                                 0.064      1.392 f
  U26694/Y (OAI2B1X8MTR)                                 0.092      1.484 r
  U15429/Y (BUFX4MTR)                                    0.104      1.588 r
  U26699/Y (OAI22X2MTR)                                  0.049      1.638 f
  U0_BANK_TOP/vACC_2_reg_0__6_/D (DFFRHQX2MTR)           0.000      1.638 f
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_0__6_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.253


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.142      0.142 f
  U14840/Y (NOR2X12MTR)                                  0.108      0.250 r
  U13878/Y (INVX20MTR)                                   0.055      0.305 f
  U13654/Y (INVX20MTR)                                   0.048      0.353 r
  U10545/Y (AOI22X1MTR)                                  0.083      0.436 f
  U13895/Y (OAI2BB1X4MTR)                                0.106      0.542 f
  U10482/Y (CLKNAND2X4MTR)                               0.046      0.589 r
  U13877/Y (NOR2X8MTR)                                   0.028      0.617 f
  U14983/Y (NAND3X8MTR)                                  0.037      0.654 r
  U14981/Y (CLKNAND2X16MTR)                              0.093      0.746 f
  U14882/Y (CLKNAND2X16MTR)                              0.061      0.807 r
  U9833/Y (NAND2X6MTR)                                   0.060      0.867 f
  U12465/Y (NOR2X8MTR)                                   0.082      0.949 r
  U13103/Y (XNOR2X2MTR)                                  0.120      1.069 r
  U9567/Y (XOR2X4MTR)                                    0.117      1.186 r
  U20183/Y (INVX3MTR)                                    0.059      1.245 f
  U23715/Y (AOI22X4MTR)                                  0.110      1.355 r
  U11410/Y (NOR2X4MTR)                                   0.038      1.392 f
  U15458/Y (NOR2X4MTR)                                   0.073      1.465 r
  U23939/Y (XNOR2X1MTR)                                  0.121      1.586 r
  U22861/Y (NOR2X1MTR)                                   0.052      1.638 f
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_5_/D (DFFRHQX2MTR)
                                                         0.000      1.638 f
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_5_/CK (DFFRHQX2MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.114      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.253


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U17039/Y (INVX8MTR)                                    0.047      0.314 r
  U15261/Y (INVX4MTR)                                    0.043      0.357 f
  U25809/Y (AOI22X2MTR)                                  0.066      0.423 r
  U17140/Y (NOR2BX4MTR)                                  0.108      0.530 r
  U11384/Y (NOR2X4MTR)                                   0.034      0.564 f
  U11382/Y (INVX4MTR)                                    0.036      0.601 r
  U24246/Y (CLKNAND2X4MTR)                               0.053      0.653 f
  U25099/Y (NOR2X3MTR)                                   0.066      0.719 r
  U10234/Y (INVX2MTR)                                    0.041      0.760 f
  U14988/Y (NAND2BX2MTR)                                 0.044      0.804 r
  U17719/Y (INVX2MTR)                                    0.034      0.838 f
  U12005/Y (NAND2X2MTR)                                  0.032      0.870 r
  U11175/Y (INVX2MTR)                                    0.038      0.908 f
  U11178/Y (NAND2X4MTR)                                  0.040      0.948 r
  U16442/Y (NAND2X6MTR)                                  0.049      0.997 f
  U9609/Y (OAI2BB1X2MTR)                                 0.102      1.098 f
  U9575/Y (NAND2X4MTR)                                   0.038      1.137 r
  U9507/Y (NAND3X4MTR)                                   0.071      1.208 f
  U9480/Y (INVX2MTR)                                     0.072      1.280 r
  U15434/Y (NOR2X8MTR)                                   0.035      1.315 f
  U15376/Y (BUFX4MTR)                                    0.101      1.416 f
  U12000/Y (NOR2X2MTR)                                   0.101      1.517 r
  U29632/Y (OAI222X2MTR)                                 0.107      1.624 f
  U0_BANK_TOP/vACC_1_reg_6__8_/D (DFFRHQX2MTR)           0.000      1.624 f
  data arrival time                                                 1.624

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_6__8_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.624
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.252


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U13522/Y (INVX2MTR)                                    0.064      0.560 r
  U18466/Y (NOR2X4MTR)                                   0.039      0.599 f
  U9991/Y (NOR2X2MTR)                                    0.111      0.710 r
  U12545/Y (OAI2B1X4MTR)                                 0.169      0.879 r
  U17934/Y (AOI21X4MTR)                                  0.082      0.961 f
  U17841/Y (OAI21X2MTR)                                  0.090      1.051 r
  U20545/Y (NOR2BX1MTR)                                  0.051      1.102 f
  U10679/Y (OAI2BB1X2MTR)                                0.047      1.150 r
  U9439/Y (NAND3X4MTR)                                   0.076      1.225 f
  U9343/Y (CLKNAND2X4MTR)                                0.053      1.279 r
  U17558/Y (NAND2X6MTR)                                  0.055      1.334 f
  U20746/Y (OAI2BB1X4MTR)                                0.110      1.444 f
  U11008/Y (INVX4MTR)                                    0.056      1.501 r
  U11080/Y (NAND2X2MTR)                                  0.042      1.543 f
  U11079/Y (OAI21X1MTR)                                  0.032      1.575 r
  U0_BANK_TOP/vACC_0_reg_3__4_/D (DFFRQX4MTR)            0.000      1.575 r
  data arrival time                                                 1.575

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_3__4_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.177      1.323
  data required time                                                1.323
  --------------------------------------------------------------------------
  data required time                                                1.323
  data arrival time                                                -1.575
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.252


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U13522/Y (INVX2MTR)                                    0.064      0.560 r
  U18466/Y (NOR2X4MTR)                                   0.039      0.599 f
  U9991/Y (NOR2X2MTR)                                    0.111      0.710 r
  U12545/Y (OAI2B1X4MTR)                                 0.169      0.879 r
  U17934/Y (AOI21X4MTR)                                  0.082      0.961 f
  U17841/Y (OAI21X2MTR)                                  0.090      1.051 r
  U20545/Y (NOR2BX1MTR)                                  0.051      1.102 f
  U10679/Y (OAI2BB1X2MTR)                                0.047      1.150 r
  U9439/Y (NAND3X4MTR)                                   0.076      1.225 f
  U9343/Y (CLKNAND2X4MTR)                                0.053      1.279 r
  U17558/Y (NAND2X6MTR)                                  0.055      1.334 f
  U11489/Y (NAND2X1MTR)                                  0.052      1.385 r
  U10897/Y (NAND2X4MTR)                                  0.055      1.441 f
  U16337/Y (INVX4MTR)                                    0.058      1.499 r
  U11101/Y (NAND2X2MTR)                                  0.044      1.543 f
  U11209/Y (OAI21X1MTR)                                  0.033      1.575 r
  U0_BANK_TOP/vACC_3_reg_3__1_/D (DFFRQX4MTR)            0.000      1.575 r
  data arrival time                                                 1.575

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_3__1_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.176      1.324
  data required time                                                1.324
  --------------------------------------------------------------------------
  data required time                                                1.324
  data arrival time                                                -1.575
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.251


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (CLKNAND2X2MTR)                               0.059      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.043      0.361 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.409 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.503 f
  U18516/Y (AND2X4MTR)                                   0.081      0.584 f
  U15193/Y (CLKNAND2X4MTR)                               0.032      0.615 r
  U16727/Y (INVX3MTR)                                    0.033      0.648 f
  U15100/Y (INVX2MTR)                                    0.029      0.677 r
  U11081/Y (CLKNAND2X2MTR)                               0.047      0.724 f
  U13197/Y (CLKNAND2X2MTR)                               0.046      0.770 r
  U17752/Y (NAND2X3MTR)                                  0.045      0.815 f
  U11628/Y (NAND2X3MTR)                                  0.040      0.854 r
  U11627/Y (NAND2X4MTR)                                  0.057      0.911 f
  U11759/Y (NAND2X4MTR)                                  0.053      0.965 r
  U11864/Y (NAND2X6MTR)                                  0.051      1.016 f
  U16430/Y (AOI21X2MTR)                                  0.080      1.096 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.156 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.213 r
  U11849/Y (INVX2MTR)                                    0.043      1.256 f
  U16381/Y (NOR2X6MTR)                                   0.072      1.328 r
  U17449/Y (BUFX4MTR)                                    0.100      1.428 r
  U26519/Y (MXI2X2MTR)                                   0.056      1.484 f
  U12224/Y (OAI22X1MTR)                                  0.084      1.568 r
  U0_BANK_TOP/vACC_3_reg_2__0_/D (DFFRQX4MTR)            0.000      1.568 r
  data arrival time                                                 1.568

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_2__0_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.183      1.317
  data required time                                                1.317
  --------------------------------------------------------------------------
  data required time                                                1.317
  data arrival time                                                -1.568
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.251


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (CLKNAND2X2MTR)                               0.059      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.043      0.361 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.409 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.503 f
  U18516/Y (AND2X4MTR)                                   0.081      0.584 f
  U15193/Y (CLKNAND2X4MTR)                               0.032      0.615 r
  U16727/Y (INVX3MTR)                                    0.033      0.648 f
  U15100/Y (INVX2MTR)                                    0.029      0.677 r
  U11081/Y (CLKNAND2X2MTR)                               0.047      0.724 f
  U13197/Y (CLKNAND2X2MTR)                               0.046      0.770 r
  U17752/Y (NAND2X3MTR)                                  0.045      0.815 f
  U11628/Y (NAND2X3MTR)                                  0.040      0.854 r
  U11627/Y (NAND2X4MTR)                                  0.057      0.911 f
  U11759/Y (NAND2X4MTR)                                  0.053      0.965 r
  U11864/Y (NAND2X6MTR)                                  0.051      1.016 f
  U16430/Y (AOI21X2MTR)                                  0.080      1.096 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.156 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.213 r
  U11849/Y (INVX2MTR)                                    0.043      1.256 f
  U16381/Y (NOR2X6MTR)                                   0.072      1.328 r
  U17449/Y (BUFX4MTR)                                    0.100      1.428 r
  U26519/Y (MXI2X2MTR)                                   0.056      1.484 f
  U12229/Y (OAI22X1MTR)                                  0.084      1.568 r
  U0_BANK_TOP/vACC_0_reg_2__0_/D (DFFRQX4MTR)            0.000      1.568 r
  data arrival time                                                 1.568

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_2__0_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.183      1.317
  data required time                                                1.317
  --------------------------------------------------------------------------
  data required time                                                1.317
  data arrival time                                                -1.568
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.251


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U17039/Y (INVX8MTR)                                    0.043      0.350 f
  U12158/Y (INVX6MTR)                                    0.044      0.394 r
  U10861/Y (AOI22X1MTR)                                  0.060      0.454 f
  U26089/Y (OAI211X2MTR)                                 0.066      0.520 r
  U10156/Y (NOR2BX2MTR)                                  0.151      0.672 r
  U26167/Y (NOR2X2MTR)                                   0.068      0.739 f
  U26168/Y (NOR2X2MTR)                                   0.100      0.839 r
  U26171/Y (CLKNAND2X2MTR)                               0.063      0.901 f
  U12030/Y (OA21X2MTR)                                   0.172      1.073 f
  U11848/Y (OAI2BB1X2MTR)                                0.044      1.117 r
  U14914/Y (NAND2X2MTR)                                  0.052      1.169 f
  U17659/Y (NAND3X4MTR)                                  0.060      1.230 r
  U19030/Y (CLKNAND2X4MTR)                               0.048      1.278 f
  U11472/Y (CLKNAND2X4MTR)                               0.051      1.329 r
  U14252/Y (NAND2X12MTR)                                 0.064      1.392 f
  U26694/Y (OAI2B1X8MTR)                                 0.092      1.484 r
  U15429/Y (BUFX4MTR)                                    0.104      1.588 r
  U26697/Y (OAI22X2MTR)                                  0.049      1.638 f
  U0_BANK_TOP/vACC_2_reg_0__15_/D (DFFRHQX2MTR)          0.000      1.638 f
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_0__15_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.113      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.251


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_85_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14669/Y (BUFX8MTR)                                    0.073      0.440 r
  U14641/Y (BUFX10MTR)                                   0.072      0.513 r
  U25719/Y (INVX4MTR)                                    0.044      0.557 f
  U24769/Y (NAND2X3MTR)                                  0.043      0.600 r
  U18307/Y (NAND4X6MTR)                                  0.112      0.712 f
  U9743/Y (NOR2X4MTR)                                    0.111      0.823 r
  U12514/Y (NAND3X4MTR)                                  0.077      0.900 f
  U13778/Y (NOR2X4MTR)                                   0.074      0.974 r
  U13758/Y (NAND2X4MTR)                                  0.072      1.046 f
  U14327/Y (NOR2X8MTR)                                   0.072      1.117 r
  U13070/Y (NAND3X8MTR)                                  0.083      1.200 f
  U26019/Y (INVX2MTR)                                    0.067      1.267 r
  U26244/Y (NAND4X4MTR)                                  0.087      1.354 f
  U20571/Y (OAI211X1MTR)                                 0.117      1.470 r
  U18938/Y (NOR2X2MTR)                                   0.063      1.533 f
  U22954/Y (NOR2X1MTR)                                   0.051      1.585 r
  PIM_result_reg_85_/D (DFFRQX2MTR)                      0.000      1.585 r
  data arrival time                                                 1.585

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_85_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.585
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.250


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_213_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14669/Y (BUFX8MTR)                                    0.073      0.440 r
  U14641/Y (BUFX10MTR)                                   0.072      0.513 r
  U25719/Y (INVX4MTR)                                    0.044      0.557 f
  U24769/Y (NAND2X3MTR)                                  0.043      0.600 r
  U18307/Y (NAND4X6MTR)                                  0.112      0.712 f
  U9743/Y (NOR2X4MTR)                                    0.111      0.823 r
  U12514/Y (NAND3X4MTR)                                  0.077      0.900 f
  U13778/Y (NOR2X4MTR)                                   0.074      0.974 r
  U13758/Y (NAND2X4MTR)                                  0.072      1.046 f
  U14327/Y (NOR2X8MTR)                                   0.072      1.117 r
  U13070/Y (NAND3X8MTR)                                  0.083      1.200 f
  U26019/Y (INVX2MTR)                                    0.067      1.267 r
  U26244/Y (NAND4X4MTR)                                  0.087      1.354 f
  U20571/Y (OAI211X1MTR)                                 0.117      1.470 r
  U18938/Y (NOR2X2MTR)                                   0.063      1.533 f
  U22953/Y (NOR2X1MTR)                                   0.051      1.585 r
  PIM_result_reg_213_/D (DFFRQX2MTR)                     0.000      1.585 r
  data arrival time                                                 1.585

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_213_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.585
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.250


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_341_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14669/Y (BUFX8MTR)                                    0.073      0.440 r
  U14641/Y (BUFX10MTR)                                   0.072      0.513 r
  U25719/Y (INVX4MTR)                                    0.044      0.557 f
  U24769/Y (NAND2X3MTR)                                  0.043      0.600 r
  U18307/Y (NAND4X6MTR)                                  0.112      0.712 f
  U9743/Y (NOR2X4MTR)                                    0.111      0.823 r
  U12514/Y (NAND3X4MTR)                                  0.077      0.900 f
  U13778/Y (NOR2X4MTR)                                   0.074      0.974 r
  U13758/Y (NAND2X4MTR)                                  0.072      1.046 f
  U14327/Y (NOR2X8MTR)                                   0.072      1.117 r
  U13070/Y (NAND3X8MTR)                                  0.083      1.200 f
  U26019/Y (INVX2MTR)                                    0.067      1.267 r
  U26244/Y (NAND4X4MTR)                                  0.087      1.354 f
  U20571/Y (OAI211X1MTR)                                 0.117      1.470 r
  U18938/Y (NOR2X2MTR)                                   0.063      1.533 f
  U22952/Y (NOR2X1MTR)                                   0.051      1.585 r
  PIM_result_reg_341_/D (DFFRQX2MTR)                     0.000      1.585 r
  data arrival time                                                 1.585

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_341_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.585
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.250


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_469_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14669/Y (BUFX8MTR)                                    0.073      0.440 r
  U14641/Y (BUFX10MTR)                                   0.072      0.513 r
  U25719/Y (INVX4MTR)                                    0.044      0.557 f
  U24769/Y (NAND2X3MTR)                                  0.043      0.600 r
  U18307/Y (NAND4X6MTR)                                  0.112      0.712 f
  U9743/Y (NOR2X4MTR)                                    0.111      0.823 r
  U12514/Y (NAND3X4MTR)                                  0.077      0.900 f
  U13778/Y (NOR2X4MTR)                                   0.074      0.974 r
  U13758/Y (NAND2X4MTR)                                  0.072      1.046 f
  U14327/Y (NOR2X8MTR)                                   0.072      1.117 r
  U13070/Y (NAND3X8MTR)                                  0.083      1.200 f
  U26019/Y (INVX2MTR)                                    0.067      1.267 r
  U26244/Y (NAND4X4MTR)                                  0.087      1.354 f
  U20571/Y (OAI211X1MTR)                                 0.117      1.470 r
  U18938/Y (NOR2X2MTR)                                   0.063      1.533 f
  U22951/Y (NOR2X1MTR)                                   0.051      1.585 r
  PIM_result_reg_469_/D (DFFRQX2MTR)                     0.000      1.585 r
  data arrival time                                                 1.585

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_469_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.585
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.250


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (CLKNAND2X2MTR)                               0.059      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.043      0.361 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.409 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.503 f
  U18516/Y (AND2X4MTR)                                   0.081      0.584 f
  U15193/Y (CLKNAND2X4MTR)                               0.032      0.615 r
  U16727/Y (INVX3MTR)                                    0.033      0.648 f
  U15100/Y (INVX2MTR)                                    0.029      0.677 r
  U11081/Y (CLKNAND2X2MTR)                               0.047      0.724 f
  U13197/Y (CLKNAND2X2MTR)                               0.046      0.770 r
  U17752/Y (NAND2X3MTR)                                  0.045      0.815 f
  U11628/Y (NAND2X3MTR)                                  0.040      0.854 r
  U11627/Y (NAND2X4MTR)                                  0.057      0.911 f
  U11759/Y (NAND2X4MTR)                                  0.053      0.965 r
  U11864/Y (NAND2X6MTR)                                  0.051      1.016 f
  U16430/Y (AOI21X2MTR)                                  0.080      1.096 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.156 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.213 r
  U11849/Y (INVX2MTR)                                    0.043      1.256 f
  U16381/Y (NOR2X6MTR)                                   0.072      1.328 r
  U17449/Y (BUFX4MTR)                                    0.100      1.428 r
  U26519/Y (MXI2X2MTR)                                   0.097      1.525 r
  U22791/Y (OAI22X1MTR)                                  0.104      1.629 f
  U0_BANK_TOP/vACC_2_reg_2__0_/D (DFFRHQX2MTR)           0.000      1.629 f
  data arrival time                                                 1.629

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_2__0_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.629
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.250


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (CLKNAND2X2MTR)                               0.059      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.043      0.361 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.409 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.503 f
  U18516/Y (AND2X4MTR)                                   0.081      0.584 f
  U15193/Y (CLKNAND2X4MTR)                               0.032      0.615 r
  U16727/Y (INVX3MTR)                                    0.033      0.648 f
  U15100/Y (INVX2MTR)                                    0.029      0.677 r
  U11081/Y (CLKNAND2X2MTR)                               0.047      0.724 f
  U13197/Y (CLKNAND2X2MTR)                               0.046      0.770 r
  U17752/Y (NAND2X3MTR)                                  0.045      0.815 f
  U11628/Y (NAND2X3MTR)                                  0.040      0.854 r
  U11627/Y (NAND2X4MTR)                                  0.057      0.911 f
  U11759/Y (NAND2X4MTR)                                  0.053      0.965 r
  U11864/Y (NAND2X6MTR)                                  0.051      1.016 f
  U16430/Y (AOI21X2MTR)                                  0.080      1.096 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.156 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.213 r
  U11849/Y (INVX2MTR)                                    0.043      1.256 f
  U16381/Y (NOR2X6MTR)                                   0.072      1.328 r
  U17449/Y (BUFX4MTR)                                    0.100      1.428 r
  U26519/Y (MXI2X2MTR)                                   0.097      1.525 r
  U12223/Y (OAI22X1MTR)                                  0.104      1.629 f
  U0_BANK_TOP/vACC_1_reg_2__0_/D (DFFRHQX2MTR)           0.000      1.629 f
  data arrival time                                                 1.629

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_2__0_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.629
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.250


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U17039/Y (INVX8MTR)                                    0.047      0.314 r
  U15261/Y (INVX4MTR)                                    0.043      0.357 f
  U25809/Y (AOI22X2MTR)                                  0.066      0.423 r
  U17140/Y (NOR2BX4MTR)                                  0.108      0.530 r
  U11384/Y (NOR2X4MTR)                                   0.034      0.564 f
  U11382/Y (INVX4MTR)                                    0.036      0.601 r
  U24246/Y (CLKNAND2X4MTR)                               0.053      0.653 f
  U25099/Y (NOR2X3MTR)                                   0.066      0.719 r
  U10234/Y (INVX2MTR)                                    0.041      0.760 f
  U14988/Y (NAND2BX2MTR)                                 0.044      0.804 r
  U17719/Y (INVX2MTR)                                    0.034      0.838 f
  U12005/Y (NAND2X2MTR)                                  0.032      0.870 r
  U11175/Y (INVX2MTR)                                    0.038      0.908 f
  U11178/Y (NAND2X4MTR)                                  0.040      0.948 r
  U16442/Y (NAND2X6MTR)                                  0.049      0.997 f
  U9609/Y (OAI2BB1X2MTR)                                 0.102      1.098 f
  U9575/Y (NAND2X4MTR)                                   0.038      1.137 r
  U9507/Y (NAND3X4MTR)                                   0.071      1.208 f
  U9480/Y (INVX2MTR)                                     0.072      1.280 r
  U15434/Y (NOR2X8MTR)                                   0.035      1.315 f
  U15379/Y (BUFX4MTR)                                    0.097      1.412 f
  U15368/Y (NAND2BX4MTR)                                 0.106      1.518 f
  U26429/Y (OAI22X2MTR)                                  0.103      1.621 r
  U0_BANK_TOP/vACC_0_reg_6__15_/D (DFFRHQX2MTR)          0.000      1.621 r
  data arrival time                                                 1.621

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_6__15_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.130      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.621
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.250


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24078/Y (INVX12MTR)                                   0.042      0.330 f
  U11326/Y (INVX8MTR)                                    0.040      0.370 r
  U18780/Y (BUFX8MTR)                                    0.066      0.435 r
  U10398/Y (AOI22X2MTR)                                  0.053      0.489 f
  U18576/Y (OAI2B11X2MTR)                                0.059      0.548 r
  U10242/Y (NOR2BX2MTR)                                  0.161      0.709 r
  U25847/Y (NOR2X2MTR)                                   0.069      0.778 f
  U16706/Y (NOR2X2MTR)                                   0.087      0.864 r
  U25849/Y (CLKNAND2X2MTR)                               0.066      0.930 f
  U19307/Y (OA21X4MTR)                                   0.161      1.092 f
  U23933/Y (OAI2B1X8MTR)                                 0.035      1.126 r
  U16528/Y (CLKNAND2X4MTR)                               0.044      1.170 f
  U10906/Y (NAND3X4MTR)                                  0.051      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.052      1.273 f
  U16368/Y (NAND2X4MTR)                                  0.050      1.323 r
  U11510/Y (CLKNAND2X2MTR)                               0.055      1.378 f
  U17216/Y (NAND2X4MTR)                                  0.058      1.435 r
  U9174/Y (BUFX2MTR)                                     0.115      1.550 r
  U11403/Y (OAI22X1MTR)                                  0.078      1.628 f
  U0_BANK_TOP/vACC_1_reg_4__1_/D (DFFRHQX2MTR)           0.000      1.628 f
  data arrival time                                                 1.628

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_4__1_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.628
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.249


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24078/Y (INVX12MTR)                                   0.042      0.330 f
  U11326/Y (INVX8MTR)                                    0.040      0.370 r
  U18780/Y (BUFX8MTR)                                    0.066      0.435 r
  U10398/Y (AOI22X2MTR)                                  0.053      0.489 f
  U18576/Y (OAI2B11X2MTR)                                0.059      0.548 r
  U10242/Y (NOR2BX2MTR)                                  0.161      0.709 r
  U25847/Y (NOR2X2MTR)                                   0.069      0.778 f
  U16706/Y (NOR2X2MTR)                                   0.087      0.864 r
  U25849/Y (CLKNAND2X2MTR)                               0.066      0.930 f
  U19307/Y (OA21X4MTR)                                   0.161      1.092 f
  U23933/Y (OAI2B1X8MTR)                                 0.035      1.126 r
  U16528/Y (CLKNAND2X4MTR)                               0.044      1.170 f
  U10906/Y (NAND3X4MTR)                                  0.051      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.052      1.273 f
  U16368/Y (NAND2X4MTR)                                  0.050      1.323 r
  U11510/Y (CLKNAND2X2MTR)                               0.055      1.378 f
  U17216/Y (NAND2X4MTR)                                  0.058      1.435 r
  U9174/Y (BUFX2MTR)                                     0.115      1.550 r
  U12978/Y (OAI22X1MTR)                                  0.078      1.628 f
  U0_BANK_TOP/vACC_1_reg_4__5_/D (DFFRHQX2MTR)           0.000      1.628 f
  data arrival time                                                 1.628

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_4__5_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.628
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.249


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24078/Y (INVX12MTR)                                   0.042      0.330 f
  U11326/Y (INVX8MTR)                                    0.040      0.370 r
  U18780/Y (BUFX8MTR)                                    0.066      0.435 r
  U10398/Y (AOI22X2MTR)                                  0.053      0.489 f
  U18576/Y (OAI2B11X2MTR)                                0.059      0.548 r
  U10242/Y (NOR2BX2MTR)                                  0.161      0.709 r
  U25847/Y (NOR2X2MTR)                                   0.069      0.778 f
  U16706/Y (NOR2X2MTR)                                   0.087      0.864 r
  U25849/Y (CLKNAND2X2MTR)                               0.066      0.930 f
  U19307/Y (OA21X4MTR)                                   0.161      1.092 f
  U23933/Y (OAI2B1X8MTR)                                 0.035      1.126 r
  U16528/Y (CLKNAND2X4MTR)                               0.044      1.170 f
  U10906/Y (NAND3X4MTR)                                  0.051      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.052      1.273 f
  U16368/Y (NAND2X4MTR)                                  0.050      1.323 r
  U11510/Y (CLKNAND2X2MTR)                               0.055      1.378 f
  U17216/Y (NAND2X4MTR)                                  0.058      1.435 r
  U9174/Y (BUFX2MTR)                                     0.115      1.550 r
  U11406/Y (OAI22X1MTR)                                  0.078      1.628 f
  U0_BANK_TOP/vACC_1_reg_4__4_/D (DFFRHQX2MTR)           0.000      1.628 f
  data arrival time                                                 1.628

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_4__4_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.628
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.249


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U20618/Y (MXI2X12MTR)                                  0.085      0.268 r
  U14979/Y (CLKNAND2X16MTR)                              0.067      0.335 f
  U10660/Y (INVX12MTR)                                   0.047      0.381 r
  U14216/Y (CLKNAND2X16MTR)                              0.046      0.427 f
  U10602/Y (INVX2MTR)                                    0.054      0.481 r
  U14172/Y (OAI21X6MTR)                                  0.045      0.526 f
  U15569/Y (OAI2BB1X4MTR)                                0.053      0.579 r
  U14231/Y (NOR2X12MTR)                                  0.038      0.618 f
  U14222/Y (CLKNAND2X16MTR)                              0.055      0.673 r
  U22007/Y (CLKNAND2X16MTR)                              0.055      0.727 f
  U14451/Y (CLKNAND2X16MTR)                              0.052      0.779 r
  U9983/Y (NAND2X6MTR)                                   0.049      0.828 f
  U9823/Y (INVX5MTR)                                     0.051      0.879 r
  U29312/Y (XNOR2X8MTR)                                  0.086      0.965 r
  U20596/Y (XNOR2X8MTR)                                  0.110      1.075 r
  U13185/Y (XNOR2X8MTR)                                  0.115      1.190 r
  U29397/Y (XNOR2X8MTR)                                  0.103      1.293 r
  U12641/Y (NOR2X4MTR)                                   0.044      1.337 f
  U27029/Y (NAND2BX1MTR)                                 0.123      1.460 f
  U23453/Y (XNOR2X1MTR)                                  0.082      1.542 f
  U22825/Y (NOR2X1MTR)                                   0.063      1.604 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_4_/D (DFFRHQX1MTR)
                                                         0.000      1.604 r
  data arrival time                                                 1.604

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_4_/CK (DFFRHQX1MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.145      1.355
  data required time                                                1.355
  --------------------------------------------------------------------------
  data required time                                                1.355
  data arrival time                                                -1.604
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.249


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24078/Y (INVX12MTR)                                   0.042      0.330 f
  U11326/Y (INVX8MTR)                                    0.040      0.370 r
  U18780/Y (BUFX8MTR)                                    0.066      0.435 r
  U10398/Y (AOI22X2MTR)                                  0.053      0.489 f
  U18576/Y (OAI2B11X2MTR)                                0.059      0.548 r
  U10242/Y (NOR2BX2MTR)                                  0.161      0.709 r
  U25847/Y (NOR2X2MTR)                                   0.069      0.778 f
  U16706/Y (NOR2X2MTR)                                   0.087      0.864 r
  U25849/Y (CLKNAND2X2MTR)                               0.066      0.930 f
  U19307/Y (OA21X4MTR)                                   0.161      1.092 f
  U23933/Y (OAI2B1X8MTR)                                 0.035      1.126 r
  U16528/Y (CLKNAND2X4MTR)                               0.044      1.170 f
  U10906/Y (NAND3X4MTR)                                  0.051      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.052      1.273 f
  U16368/Y (NAND2X4MTR)                                  0.050      1.323 r
  U16360/Y (NAND2X8MTR)                                  0.065      1.388 f
  U20862/Y (OAI2B1X8MTR)                                 0.102      1.490 r
  U23707/Y (BUFX8MTR)                                    0.088      1.578 r
  U26432/Y (OAI22X2MTR)                                  0.049      1.627 f
  U0_BANK_TOP/vACC_0_reg_4__15_/D (DFFRHQX1MTR)          0.000      1.627 f
  data arrival time                                                 1.627

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_4__15_/CK (DFFRHQX1MTR)         0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.627
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.249


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U13522/Y (INVX2MTR)                                    0.064      0.560 r
  U18466/Y (NOR2X4MTR)                                   0.039      0.599 f
  U9991/Y (NOR2X2MTR)                                    0.111      0.710 r
  U12545/Y (OAI2B1X4MTR)                                 0.169      0.879 r
  U17934/Y (AOI21X4MTR)                                  0.082      0.961 f
  U17841/Y (OAI21X2MTR)                                  0.090      1.051 r
  U20545/Y (NOR2BX1MTR)                                  0.051      1.102 f
  U10679/Y (OAI2BB1X2MTR)                                0.047      1.150 r
  U9439/Y (NAND3X4MTR)                                   0.076      1.225 f
  U9343/Y (CLKNAND2X4MTR)                                0.053      1.279 r
  U17558/Y (NAND2X6MTR)                                  0.055      1.334 f
  U15477/Y (AO21X4MTR)                                   0.147      1.481 f
  U17501/Y (INVX4MTR)                                    0.062      1.543 r
  U11498/Y (NAND2X2MTR)                                  0.045      1.588 f
  U11029/Y (OAI21X1MTR)                                  0.035      1.623 r
  U0_BANK_TOP/vACC_1_reg_3__5_/D (DFFRHQX2MTR)           0.000      1.623 r
  data arrival time                                                 1.623

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_3__5_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.623
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.249


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U13522/Y (INVX2MTR)                                    0.064      0.560 r
  U18466/Y (NOR2X4MTR)                                   0.039      0.599 f
  U9991/Y (NOR2X2MTR)                                    0.111      0.710 r
  U12545/Y (OAI2B1X4MTR)                                 0.169      0.879 r
  U17934/Y (AOI21X4MTR)                                  0.082      0.961 f
  U17841/Y (OAI21X2MTR)                                  0.090      1.051 r
  U20545/Y (NOR2BX1MTR)                                  0.051      1.102 f
  U10679/Y (OAI2BB1X2MTR)                                0.047      1.150 r
  U9439/Y (NAND3X4MTR)                                   0.076      1.225 f
  U9343/Y (CLKNAND2X4MTR)                                0.053      1.279 r
  U17558/Y (NAND2X6MTR)                                  0.055      1.334 f
  U15477/Y (AO21X4MTR)                                   0.147      1.481 f
  U17501/Y (INVX4MTR)                                    0.062      1.543 r
  U11501/Y (NAND2X2MTR)                                  0.045      1.588 f
  U11021/Y (OAI21X1MTR)                                  0.035      1.623 r
  U0_BANK_TOP/vACC_1_reg_3__4_/D (DFFRHQX2MTR)           0.000      1.623 r
  data arrival time                                                 1.623

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_3__4_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.623
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.249


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U13522/Y (INVX2MTR)                                    0.064      0.560 r
  U18466/Y (NOR2X4MTR)                                   0.039      0.599 f
  U9991/Y (NOR2X2MTR)                                    0.111      0.710 r
  U12545/Y (OAI2B1X4MTR)                                 0.169      0.879 r
  U17934/Y (AOI21X4MTR)                                  0.082      0.961 f
  U17841/Y (OAI21X2MTR)                                  0.090      1.051 r
  U20545/Y (NOR2BX1MTR)                                  0.051      1.102 f
  U10679/Y (OAI2BB1X2MTR)                                0.047      1.150 r
  U9439/Y (NAND3X4MTR)                                   0.076      1.225 f
  U9343/Y (CLKNAND2X4MTR)                                0.053      1.279 r
  U17558/Y (NAND2X6MTR)                                  0.055      1.334 f
  U15477/Y (AO21X4MTR)                                   0.147      1.481 f
  U17501/Y (INVX4MTR)                                    0.062      1.543 r
  U11497/Y (NAND2X2MTR)                                  0.045      1.588 f
  U11031/Y (OAI21X1MTR)                                  0.035      1.623 r
  U0_BANK_TOP/vACC_1_reg_3__2_/D (DFFRHQX2MTR)           0.000      1.623 r
  data arrival time                                                 1.623

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_3__2_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.623
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.249


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U13522/Y (INVX2MTR)                                    0.064      0.560 r
  U18466/Y (NOR2X4MTR)                                   0.039      0.599 f
  U9991/Y (NOR2X2MTR)                                    0.111      0.710 r
  U12545/Y (OAI2B1X4MTR)                                 0.169      0.879 r
  U17934/Y (AOI21X4MTR)                                  0.082      0.961 f
  U17841/Y (OAI21X2MTR)                                  0.090      1.051 r
  U20545/Y (NOR2BX1MTR)                                  0.051      1.102 f
  U10679/Y (OAI2BB1X2MTR)                                0.047      1.150 r
  U9439/Y (NAND3X4MTR)                                   0.076      1.225 f
  U9343/Y (CLKNAND2X4MTR)                                0.053      1.279 r
  U17558/Y (NAND2X6MTR)                                  0.055      1.334 f
  U15477/Y (AO21X4MTR)                                   0.147      1.481 f
  U17501/Y (INVX4MTR)                                    0.062      1.543 r
  U11496/Y (NAND2X2MTR)                                  0.045      1.588 f
  U11022/Y (OAI21X1MTR)                                  0.035      1.623 r
  U0_BANK_TOP/vACC_1_reg_3__6_/D (DFFRHQX2MTR)           0.000      1.623 r
  data arrival time                                                 1.623

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_3__6_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.623
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.249


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U13522/Y (INVX2MTR)                                    0.064      0.560 r
  U18466/Y (NOR2X4MTR)                                   0.039      0.599 f
  U9991/Y (NOR2X2MTR)                                    0.111      0.710 r
  U12545/Y (OAI2B1X4MTR)                                 0.169      0.879 r
  U17934/Y (AOI21X4MTR)                                  0.082      0.961 f
  U17841/Y (OAI21X2MTR)                                  0.090      1.051 r
  U20545/Y (NOR2BX1MTR)                                  0.051      1.102 f
  U10679/Y (OAI2BB1X2MTR)                                0.047      1.150 r
  U9439/Y (NAND3X4MTR)                                   0.076      1.225 f
  U9343/Y (CLKNAND2X4MTR)                                0.053      1.279 r
  U17558/Y (NAND2X6MTR)                                  0.055      1.334 f
  U15477/Y (AO21X4MTR)                                   0.147      1.481 f
  U17501/Y (INVX4MTR)                                    0.062      1.543 r
  U11500/Y (NAND2X2MTR)                                  0.045      1.588 f
  U11266/Y (OAI21X1MTR)                                  0.035      1.623 r
  U0_BANK_TOP/vACC_1_reg_3__3_/D (DFFRHQX2MTR)           0.000      1.623 r
  data arrival time                                                 1.623

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_3__3_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.623
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.249


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U9419/Y (BUFX4MTR)                                     0.109      1.350 f
  U9319/Y (NAND2X6MTR)                                   0.051      1.401 r
  U28797/Y (NAND2X2MTR)                                  0.100      1.501 f
  U17495/Y (OAI211X2MTR)                                 0.118      1.619 r
  U0_BANK_TOP/vACC_2_reg_1__12_/D (DFFRHQX2MTR)          0.000      1.619 r
  data arrival time                                                 1.619

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_1__12_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.130      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.619
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.249


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (CLKNAND2X2MTR)                               0.059      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.043      0.361 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.409 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.503 f
  U18516/Y (AND2X4MTR)                                   0.081      0.584 f
  U15193/Y (CLKNAND2X4MTR)                               0.032      0.615 r
  U16727/Y (INVX3MTR)                                    0.033      0.648 f
  U15100/Y (INVX2MTR)                                    0.029      0.677 r
  U11081/Y (CLKNAND2X2MTR)                               0.047      0.724 f
  U13197/Y (CLKNAND2X2MTR)                               0.046      0.770 r
  U17752/Y (NAND2X3MTR)                                  0.045      0.815 f
  U11628/Y (NAND2X3MTR)                                  0.040      0.854 r
  U11627/Y (NAND2X4MTR)                                  0.057      0.911 f
  U11759/Y (NAND2X4MTR)                                  0.053      0.965 r
  U11864/Y (NAND2X6MTR)                                  0.051      1.016 f
  U16430/Y (AOI21X2MTR)                                  0.080      1.096 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.156 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.213 r
  U11847/Y (NAND2X4MTR)                                  0.056      1.268 f
  U11786/Y (CLKNAND2X8MTR)                               0.043      1.311 r
  U11777/Y (NAND2X12MTR)                                 0.055      1.366 f
  U23899/Y (OAI2B1X8MTR)                                 0.094      1.460 r
  U17202/Y (INVX4MTR)                                    0.049      1.509 f
  U9169/Y (INVX4MTR)                                     0.056      1.565 r
  U26576/Y (OAI22X2MTR)                                  0.064      1.629 f
  U0_BANK_TOP/vACC_0_reg_2__6_/D (DFFRHQX2MTR)           0.000      1.629 f
  data arrival time                                                 1.629

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_2__6_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.629
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.248


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_84_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14669/Y (BUFX8MTR)                                    0.073      0.440 r
  U14641/Y (BUFX10MTR)                                   0.072      0.513 r
  U25719/Y (INVX4MTR)                                    0.044      0.557 f
  U24769/Y (NAND2X3MTR)                                  0.043      0.600 r
  U18307/Y (NAND4X6MTR)                                  0.112      0.712 f
  U9743/Y (NOR2X4MTR)                                    0.111      0.823 r
  U12514/Y (NAND3X4MTR)                                  0.077      0.900 f
  U13778/Y (NOR2X4MTR)                                   0.074      0.974 r
  U13758/Y (NAND2X4MTR)                                  0.072      1.046 f
  U14327/Y (NOR2X8MTR)                                   0.072      1.117 r
  U13070/Y (NAND3X8MTR)                                  0.083      1.200 f
  U26019/Y (INVX2MTR)                                    0.067      1.267 r
  U26244/Y (NAND4X4MTR)                                  0.087      1.354 f
  U11400/Y (OAI211X1MTR)                                 0.118      1.472 r
  U22428/Y (NOR2X2MTR)                                   0.060      1.532 f
  U22958/Y (NOR2X1MTR)                                   0.051      1.583 r
  PIM_result_reg_84_/D (DFFRQX2MTR)                      0.000      1.583 r
  data arrival time                                                 1.583

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_84_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.583
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.248


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_212_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14669/Y (BUFX8MTR)                                    0.073      0.440 r
  U14641/Y (BUFX10MTR)                                   0.072      0.513 r
  U25719/Y (INVX4MTR)                                    0.044      0.557 f
  U24769/Y (NAND2X3MTR)                                  0.043      0.600 r
  U18307/Y (NAND4X6MTR)                                  0.112      0.712 f
  U9743/Y (NOR2X4MTR)                                    0.111      0.823 r
  U12514/Y (NAND3X4MTR)                                  0.077      0.900 f
  U13778/Y (NOR2X4MTR)                                   0.074      0.974 r
  U13758/Y (NAND2X4MTR)                                  0.072      1.046 f
  U14327/Y (NOR2X8MTR)                                   0.072      1.117 r
  U13070/Y (NAND3X8MTR)                                  0.083      1.200 f
  U26019/Y (INVX2MTR)                                    0.067      1.267 r
  U26244/Y (NAND4X4MTR)                                  0.087      1.354 f
  U11400/Y (OAI211X1MTR)                                 0.118      1.472 r
  U22428/Y (NOR2X2MTR)                                   0.060      1.532 f
  U22957/Y (NOR2X1MTR)                                   0.051      1.583 r
  PIM_result_reg_212_/D (DFFRQX2MTR)                     0.000      1.583 r
  data arrival time                                                 1.583

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_212_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.583
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.248


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_340_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14669/Y (BUFX8MTR)                                    0.073      0.440 r
  U14641/Y (BUFX10MTR)                                   0.072      0.513 r
  U25719/Y (INVX4MTR)                                    0.044      0.557 f
  U24769/Y (NAND2X3MTR)                                  0.043      0.600 r
  U18307/Y (NAND4X6MTR)                                  0.112      0.712 f
  U9743/Y (NOR2X4MTR)                                    0.111      0.823 r
  U12514/Y (NAND3X4MTR)                                  0.077      0.900 f
  U13778/Y (NOR2X4MTR)                                   0.074      0.974 r
  U13758/Y (NAND2X4MTR)                                  0.072      1.046 f
  U14327/Y (NOR2X8MTR)                                   0.072      1.117 r
  U13070/Y (NAND3X8MTR)                                  0.083      1.200 f
  U26019/Y (INVX2MTR)                                    0.067      1.267 r
  U26244/Y (NAND4X4MTR)                                  0.087      1.354 f
  U11400/Y (OAI211X1MTR)                                 0.118      1.472 r
  U22428/Y (NOR2X2MTR)                                   0.060      1.532 f
  U22956/Y (NOR2X1MTR)                                   0.051      1.583 r
  PIM_result_reg_340_/D (DFFRQX2MTR)                     0.000      1.583 r
  data arrival time                                                 1.583

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_340_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.583
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.248


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_468_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14669/Y (BUFX8MTR)                                    0.073      0.440 r
  U14641/Y (BUFX10MTR)                                   0.072      0.513 r
  U25719/Y (INVX4MTR)                                    0.044      0.557 f
  U24769/Y (NAND2X3MTR)                                  0.043      0.600 r
  U18307/Y (NAND4X6MTR)                                  0.112      0.712 f
  U9743/Y (NOR2X4MTR)                                    0.111      0.823 r
  U12514/Y (NAND3X4MTR)                                  0.077      0.900 f
  U13778/Y (NOR2X4MTR)                                   0.074      0.974 r
  U13758/Y (NAND2X4MTR)                                  0.072      1.046 f
  U14327/Y (NOR2X8MTR)                                   0.072      1.117 r
  U13070/Y (NAND3X8MTR)                                  0.083      1.200 f
  U26019/Y (INVX2MTR)                                    0.067      1.267 r
  U26244/Y (NAND4X4MTR)                                  0.087      1.354 f
  U11400/Y (OAI211X1MTR)                                 0.118      1.472 r
  U22428/Y (NOR2X2MTR)                                   0.060      1.532 f
  U22955/Y (NOR2X1MTR)                                   0.051      1.583 r
  PIM_result_reg_468_/D (DFFRQX2MTR)                     0.000      1.583 r
  data arrival time                                                 1.583

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_468_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.583
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.248


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (CLKNAND2X2MTR)                               0.059      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.043      0.361 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.409 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.503 f
  U18516/Y (AND2X4MTR)                                   0.081      0.584 f
  U15193/Y (CLKNAND2X4MTR)                               0.032      0.615 r
  U16727/Y (INVX3MTR)                                    0.033      0.648 f
  U15100/Y (INVX2MTR)                                    0.029      0.677 r
  U11081/Y (CLKNAND2X2MTR)                               0.047      0.724 f
  U13197/Y (CLKNAND2X2MTR)                               0.046      0.770 r
  U17752/Y (NAND2X3MTR)                                  0.045      0.815 f
  U11628/Y (NAND2X3MTR)                                  0.040      0.854 r
  U11627/Y (NAND2X4MTR)                                  0.057      0.911 f
  U11759/Y (NAND2X4MTR)                                  0.053      0.965 r
  U11864/Y (NAND2X6MTR)                                  0.051      1.016 f
  U16430/Y (AOI21X2MTR)                                  0.080      1.096 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.156 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.213 r
  U11847/Y (NAND2X4MTR)                                  0.056      1.268 f
  U11786/Y (CLKNAND2X8MTR)                               0.043      1.311 r
  U11777/Y (NAND2X12MTR)                                 0.055      1.366 f
  U23899/Y (OAI2B1X8MTR)                                 0.094      1.460 r
  U17202/Y (INVX4MTR)                                    0.049      1.509 f
  U9169/Y (INVX4MTR)                                     0.056      1.565 r
  U26585/Y (OAI22X2MTR)                                  0.064      1.629 f
  U0_BANK_TOP/vACC_0_reg_2__3_/D (DFFRHQX2MTR)           0.000      1.629 f
  data arrival time                                                 1.629

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_2__3_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.629
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.248


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (CLKNAND2X2MTR)                               0.059      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.043      0.361 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.409 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.503 f
  U18516/Y (AND2X4MTR)                                   0.081      0.584 f
  U15193/Y (CLKNAND2X4MTR)                               0.032      0.615 r
  U16727/Y (INVX3MTR)                                    0.033      0.648 f
  U15100/Y (INVX2MTR)                                    0.029      0.677 r
  U11081/Y (CLKNAND2X2MTR)                               0.047      0.724 f
  U13197/Y (CLKNAND2X2MTR)                               0.046      0.770 r
  U17752/Y (NAND2X3MTR)                                  0.045      0.815 f
  U11628/Y (NAND2X3MTR)                                  0.040      0.854 r
  U11627/Y (NAND2X4MTR)                                  0.057      0.911 f
  U11759/Y (NAND2X4MTR)                                  0.053      0.965 r
  U11864/Y (NAND2X6MTR)                                  0.051      1.016 f
  U16430/Y (AOI21X2MTR)                                  0.080      1.096 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.156 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.213 r
  U11847/Y (NAND2X4MTR)                                  0.056      1.268 f
  U11786/Y (CLKNAND2X8MTR)                               0.043      1.311 r
  U11777/Y (NAND2X12MTR)                                 0.055      1.366 f
  U23899/Y (OAI2B1X8MTR)                                 0.094      1.460 r
  U17202/Y (INVX4MTR)                                    0.049      1.509 f
  U9169/Y (INVX4MTR)                                     0.056      1.565 r
  U26575/Y (OAI22X2MTR)                                  0.064      1.629 f
  U0_BANK_TOP/vACC_0_reg_2__7_/D (DFFRHQX2MTR)           0.000      1.629 f
  data arrival time                                                 1.629

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_2__7_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.629
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.248


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (CLKNAND2X2MTR)                               0.059      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.043      0.361 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.409 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.503 f
  U18516/Y (AND2X4MTR)                                   0.081      0.584 f
  U15193/Y (CLKNAND2X4MTR)                               0.032      0.615 r
  U16727/Y (INVX3MTR)                                    0.033      0.648 f
  U15100/Y (INVX2MTR)                                    0.029      0.677 r
  U11081/Y (CLKNAND2X2MTR)                               0.047      0.724 f
  U13197/Y (CLKNAND2X2MTR)                               0.046      0.770 r
  U17752/Y (NAND2X3MTR)                                  0.045      0.815 f
  U11628/Y (NAND2X3MTR)                                  0.040      0.854 r
  U11627/Y (NAND2X4MTR)                                  0.057      0.911 f
  U11759/Y (NAND2X4MTR)                                  0.053      0.965 r
  U11864/Y (NAND2X6MTR)                                  0.051      1.016 f
  U16430/Y (AOI21X2MTR)                                  0.080      1.096 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.156 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.213 r
  U11847/Y (NAND2X4MTR)                                  0.056      1.268 f
  U11786/Y (CLKNAND2X8MTR)                               0.043      1.311 r
  U11777/Y (NAND2X12MTR)                                 0.055      1.366 f
  U26522/Y (OAI2B1X8MTR)                                 0.094      1.460 r
  U23601/Y (INVX4MTR)                                    0.049      1.509 f
  U23603/Y (INVX4MTR)                                    0.056      1.565 r
  U26594/Y (OAI22X2MTR)                                  0.063      1.628 f
  U0_BANK_TOP/vACC_3_reg_2__6_/D (DFFRHQX2MTR)           0.000      1.628 f
  data arrival time                                                 1.628

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_2__6_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.628
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.248


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (CLKNAND2X2MTR)                               0.059      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.043      0.361 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.409 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.503 f
  U18516/Y (AND2X4MTR)                                   0.081      0.584 f
  U15193/Y (CLKNAND2X4MTR)                               0.032      0.615 r
  U16727/Y (INVX3MTR)                                    0.033      0.648 f
  U15100/Y (INVX2MTR)                                    0.029      0.677 r
  U11081/Y (CLKNAND2X2MTR)                               0.047      0.724 f
  U13197/Y (CLKNAND2X2MTR)                               0.046      0.770 r
  U17752/Y (NAND2X3MTR)                                  0.045      0.815 f
  U11628/Y (NAND2X3MTR)                                  0.040      0.854 r
  U11627/Y (NAND2X4MTR)                                  0.057      0.911 f
  U11759/Y (NAND2X4MTR)                                  0.053      0.965 r
  U11864/Y (NAND2X6MTR)                                  0.051      1.016 f
  U16430/Y (AOI21X2MTR)                                  0.080      1.096 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.156 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.213 r
  U11847/Y (NAND2X4MTR)                                  0.056      1.268 f
  U11786/Y (CLKNAND2X8MTR)                               0.043      1.311 r
  U11777/Y (NAND2X12MTR)                                 0.055      1.366 f
  U23899/Y (OAI2B1X8MTR)                                 0.094      1.460 r
  U17202/Y (INVX4MTR)                                    0.049      1.509 f
  U9169/Y (INVX4MTR)                                     0.056      1.565 r
  U26589/Y (OAI22X2MTR)                                  0.064      1.629 f
  U0_BANK_TOP/vACC_0_reg_2__1_/D (DFFRHQX2MTR)           0.000      1.629 f
  data arrival time                                                 1.629

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_2__1_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.629
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.248


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (CLKNAND2X2MTR)                               0.059      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.043      0.361 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.409 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.503 f
  U18516/Y (AND2X4MTR)                                   0.081      0.584 f
  U15193/Y (CLKNAND2X4MTR)                               0.032      0.615 r
  U16727/Y (INVX3MTR)                                    0.033      0.648 f
  U15100/Y (INVX2MTR)                                    0.029      0.677 r
  U11081/Y (CLKNAND2X2MTR)                               0.047      0.724 f
  U13197/Y (CLKNAND2X2MTR)                               0.046      0.770 r
  U17752/Y (NAND2X3MTR)                                  0.045      0.815 f
  U11628/Y (NAND2X3MTR)                                  0.040      0.854 r
  U11627/Y (NAND2X4MTR)                                  0.057      0.911 f
  U11759/Y (NAND2X4MTR)                                  0.053      0.965 r
  U11864/Y (NAND2X6MTR)                                  0.051      1.016 f
  U16430/Y (AOI21X2MTR)                                  0.080      1.096 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.156 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.213 r
  U11847/Y (NAND2X4MTR)                                  0.056      1.268 f
  U11786/Y (CLKNAND2X8MTR)                               0.043      1.311 r
  U11777/Y (NAND2X12MTR)                                 0.055      1.366 f
  U23899/Y (OAI2B1X8MTR)                                 0.094      1.460 r
  U17202/Y (INVX4MTR)                                    0.049      1.509 f
  U9169/Y (INVX4MTR)                                     0.056      1.565 r
  U26578/Y (OAI22X2MTR)                                  0.064      1.629 f
  U0_BANK_TOP/vACC_0_reg_2__2_/D (DFFRHQX2MTR)           0.000      1.629 f
  data arrival time                                                 1.629

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_2__2_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.629
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.248


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (CLKNAND2X2MTR)                               0.059      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.043      0.361 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.409 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.503 f
  U18516/Y (AND2X4MTR)                                   0.081      0.584 f
  U15193/Y (CLKNAND2X4MTR)                               0.032      0.615 r
  U16727/Y (INVX3MTR)                                    0.033      0.648 f
  U15100/Y (INVX2MTR)                                    0.029      0.677 r
  U11081/Y (CLKNAND2X2MTR)                               0.047      0.724 f
  U13197/Y (CLKNAND2X2MTR)                               0.046      0.770 r
  U17752/Y (NAND2X3MTR)                                  0.045      0.815 f
  U11628/Y (NAND2X3MTR)                                  0.040      0.854 r
  U11627/Y (NAND2X4MTR)                                  0.057      0.911 f
  U11759/Y (NAND2X4MTR)                                  0.053      0.965 r
  U11864/Y (NAND2X6MTR)                                  0.051      1.016 f
  U16430/Y (AOI21X2MTR)                                  0.080      1.096 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.156 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.213 r
  U11847/Y (NAND2X4MTR)                                  0.056      1.268 f
  U11786/Y (CLKNAND2X8MTR)                               0.043      1.311 r
  U11777/Y (NAND2X12MTR)                                 0.055      1.366 f
  U23899/Y (OAI2B1X8MTR)                                 0.094      1.460 r
  U17202/Y (INVX4MTR)                                    0.049      1.509 f
  U9169/Y (INVX4MTR)                                     0.056      1.565 r
  U26586/Y (OAI22X2MTR)                                  0.064      1.629 f
  U0_BANK_TOP/vACC_0_reg_2__4_/D (DFFRHQX2MTR)           0.000      1.629 f
  data arrival time                                                 1.629

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_2__4_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.629
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.247


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U17162/Y (NAND2X3MTR)                                  0.056      0.553 r
  U16031/Y (CLKNAND2X4MTR)                               0.058      0.611 f
  U10174/Y (NOR2X2MTR)                                   0.080      0.691 r
  U24898/Y (OAI21X2MTR)                                  0.080      0.771 f
  U29420/Y (AND3X4MTR)                                   0.100      0.871 f
  U10680/Y (NOR2X8MTR)                                   0.067      0.938 r
  U13087/Y (OAI21X6MTR)                                  0.065      1.004 f
  U23609/Y (AOI21X1MTR)                                  0.087      1.090 r
  U9487/Y (NAND2BX2MTR)                                  0.066      1.157 f
  U9439/Y (NAND3X4MTR)                                   0.061      1.217 r
  U9343/Y (CLKNAND2X4MTR)                                0.050      1.267 f
  U17558/Y (NAND2X6MTR)                                  0.050      1.317 r
  U27034/Y (NOR2BX4MTR)                                  0.109      1.426 r
  U16357/Y (BUFX4MTR)                                    0.102      1.528 r
  U29252/Y (CLKNAND2X2MTR)                               0.046      1.575 f
  U29253/Y (OAI211X2MTR)                                 0.043      1.618 r
  U0_BANK_TOP/vACC_3_reg_3__8_/D (DFFRHQX2MTR)           0.000      1.618 r
  data arrival time                                                 1.618

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_3__8_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.618
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.247


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (CLKNAND2X2MTR)                               0.059      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.043      0.361 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.409 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.503 f
  U18516/Y (AND2X4MTR)                                   0.081      0.584 f
  U15193/Y (CLKNAND2X4MTR)                               0.032      0.615 r
  U16727/Y (INVX3MTR)                                    0.033      0.648 f
  U15100/Y (INVX2MTR)                                    0.029      0.677 r
  U11081/Y (CLKNAND2X2MTR)                               0.047      0.724 f
  U13197/Y (CLKNAND2X2MTR)                               0.046      0.770 r
  U17752/Y (NAND2X3MTR)                                  0.045      0.815 f
  U11628/Y (NAND2X3MTR)                                  0.040      0.854 r
  U11627/Y (NAND2X4MTR)                                  0.057      0.911 f
  U11759/Y (NAND2X4MTR)                                  0.053      0.965 r
  U11864/Y (NAND2X6MTR)                                  0.051      1.016 f
  U16430/Y (AOI21X2MTR)                                  0.080      1.096 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.156 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.213 r
  U11847/Y (NAND2X4MTR)                                  0.056      1.268 f
  U11786/Y (CLKNAND2X8MTR)                               0.043      1.311 r
  U11777/Y (NAND2X12MTR)                                 0.055      1.366 f
  U26522/Y (OAI2B1X8MTR)                                 0.094      1.460 r
  U23601/Y (INVX4MTR)                                    0.049      1.509 f
  U23603/Y (INVX4MTR)                                    0.056      1.565 r
  U26592/Y (OAI22X2MTR)                                  0.063      1.628 f
  U0_BANK_TOP/vACC_3_reg_2__7_/D (DFFRHQX2MTR)           0.000      1.628 f
  data arrival time                                                 1.628

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_2__7_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.628
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.247


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24079/Y (INVX6MTR)                                    0.041      0.328 f
  U17036/Y (INVX4MTR)                                    0.046      0.374 r
  U10447/Y (INVX4MTR)                                    0.040      0.415 f
  U11615/Y (NOR2X3MTR)                                   0.053      0.467 r
  U23944/Y (AOI21X3MTR)                                  0.035      0.503 f
  U12205/Y (OAI21X4MTR)                                  0.045      0.548 r
  U11670/Y (OAI21X6MTR)                                  0.068      0.616 f
  U24246/Y (CLKNAND2X4MTR)                               0.046      0.662 r
  U25099/Y (NOR2X3MTR)                                   0.031      0.693 f
  U10234/Y (INVX2MTR)                                    0.035      0.728 r
  U14988/Y (NAND2BX2MTR)                                 0.051      0.779 f
  U17719/Y (INVX2MTR)                                    0.044      0.823 r
  U12005/Y (NAND2X2MTR)                                  0.041      0.863 f
  U11175/Y (INVX2MTR)                                    0.049      0.912 r
  U11178/Y (NAND2X4MTR)                                  0.050      0.962 f
  U16442/Y (NAND2X6MTR)                                  0.045      1.007 r
  U9609/Y (OAI2BB1X2MTR)                                 0.106      1.113 r
  U9575/Y (NAND2X4MTR)                                   0.040      1.153 f
  U9507/Y (NAND3X4MTR)                                   0.048      1.201 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.249 f
  U11696/Y (CLKNAND2X4MTR)                               0.043      1.292 r
  U12257/Y (NAND2X8MTR)                                  0.063      1.355 f
  U20848/Y (OAI2B1X4MTR)                                 0.085      1.440 r
  U17389/Y (INVX4MTR)                                    0.050      1.490 f
  U14169/Y (INVX4MTR)                                    0.053      1.543 r
  U11469/Y (OAI22X1MTR)                                  0.080      1.623 f
  U0_BANK_TOP/vACC_2_reg_6__1_/D (DFFRHQX2MTR)           0.000      1.623 f
  data arrival time                                                 1.623

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_6__1_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.124      1.376
  data required time                                                1.376
  --------------------------------------------------------------------------
  data required time                                                1.376
  data arrival time                                                -1.623
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.247


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (CLKNAND2X2MTR)                               0.059      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.043      0.361 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.409 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.503 f
  U18516/Y (AND2X4MTR)                                   0.081      0.584 f
  U15193/Y (CLKNAND2X4MTR)                               0.032      0.615 r
  U16727/Y (INVX3MTR)                                    0.033      0.648 f
  U15100/Y (INVX2MTR)                                    0.029      0.677 r
  U11081/Y (CLKNAND2X2MTR)                               0.047      0.724 f
  U13197/Y (CLKNAND2X2MTR)                               0.046      0.770 r
  U17752/Y (NAND2X3MTR)                                  0.045      0.815 f
  U11628/Y (NAND2X3MTR)                                  0.040      0.854 r
  U11627/Y (NAND2X4MTR)                                  0.057      0.911 f
  U11759/Y (NAND2X4MTR)                                  0.053      0.965 r
  U11864/Y (NAND2X6MTR)                                  0.051      1.016 f
  U16430/Y (AOI21X2MTR)                                  0.080      1.096 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.156 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.213 r
  U11847/Y (NAND2X4MTR)                                  0.056      1.268 f
  U11786/Y (CLKNAND2X8MTR)                               0.043      1.311 r
  U11777/Y (NAND2X12MTR)                                 0.055      1.366 f
  U26522/Y (OAI2B1X8MTR)                                 0.094      1.460 r
  U23601/Y (INVX4MTR)                                    0.049      1.509 f
  U23603/Y (INVX4MTR)                                    0.056      1.565 r
  U26590/Y (OAI22X2MTR)                                  0.063      1.628 f
  U0_BANK_TOP/vACC_3_reg_2__5_/D (DFFRHQX2MTR)           0.000      1.628 f
  data arrival time                                                 1.628

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_2__5_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.628
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.247


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (CLKNAND2X2MTR)                               0.059      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.043      0.361 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.409 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.503 f
  U18516/Y (AND2X4MTR)                                   0.081      0.584 f
  U15193/Y (CLKNAND2X4MTR)                               0.032      0.615 r
  U16727/Y (INVX3MTR)                                    0.033      0.648 f
  U15100/Y (INVX2MTR)                                    0.029      0.677 r
  U11081/Y (CLKNAND2X2MTR)                               0.047      0.724 f
  U13197/Y (CLKNAND2X2MTR)                               0.046      0.770 r
  U17752/Y (NAND2X3MTR)                                  0.045      0.815 f
  U11628/Y (NAND2X3MTR)                                  0.040      0.854 r
  U11627/Y (NAND2X4MTR)                                  0.057      0.911 f
  U11759/Y (NAND2X4MTR)                                  0.053      0.965 r
  U11864/Y (NAND2X6MTR)                                  0.051      1.016 f
  U16430/Y (AOI21X2MTR)                                  0.080      1.096 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.156 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.213 r
  U11847/Y (NAND2X4MTR)                                  0.056      1.268 f
  U11786/Y (CLKNAND2X8MTR)                               0.043      1.311 r
  U11777/Y (NAND2X12MTR)                                 0.055      1.366 f
  U26522/Y (OAI2B1X8MTR)                                 0.094      1.460 r
  U23601/Y (INVX4MTR)                                    0.049      1.509 f
  U23603/Y (INVX4MTR)                                    0.056      1.565 r
  U26596/Y (OAI22X2MTR)                                  0.063      1.628 f
  U0_BANK_TOP/vACC_3_reg_2__1_/D (DFFRHQX2MTR)           0.000      1.628 f
  data arrival time                                                 1.628

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_2__1_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.628
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.247


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U11882/Y (INVX4MTR)                                    0.042      0.349 f
  U11884/Y (INVX4MTR)                                    0.051      0.400 r
  U13508/Y (CLKNAND2X2MTR)                               0.052      0.453 f
  U11486/Y (OAI21X3MTR)                                  0.043      0.496 r
  U19775/Y (OAI21BX4MTR)                                 0.079      0.575 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.621 r
  U11721/Y (NAND2X6MTR)                                  0.054      0.675 f
  U11434/Y (OAI21X6MTR)                                  0.081      0.757 r
  U11433/Y (CLKNAND2X4MTR)                               0.046      0.802 f
  U16788/Y (NOR2X4MTR)                                   0.070      0.873 r
  U19933/Y (NOR2X8MTR)                                   0.049      0.922 f
  U14523/Y (OAI21X4MTR)                                  0.099      1.021 r
  U26382/Y (AOI21X3MTR)                                  0.084      1.105 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.203 r
  U14266/Y (NAND2X4MTR)                                  0.063      1.266 f
  U16369/Y (NAND2X6MTR)                                  0.058      1.324 r
  U11918/Y (NAND2X12MTR)                                 0.056      1.379 f
  U20832/Y (OAI2B1X8MTR)                                 0.090      1.469 r
  U11854/Y (INVX4MTR)                                    0.041      1.510 f
  U16308/Y (INVX4MTR)                                    0.048      1.559 r
  U12977/Y (OAI22X1MTR)                                  0.071      1.630 f
  U0_BANK_TOP/vACC_1_reg_7__5_/D (DFFRHQX8MTR)           0.000      1.630 f
  data arrival time                                                 1.630

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_7__5_/CK (DFFRHQX8MTR)          0.000      1.500 r
  library setup time                                    -0.117      1.383
  data required time                                                1.383
  --------------------------------------------------------------------------
  data required time                                                1.383
  data arrival time                                                -1.630
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.247


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U9419/Y (BUFX4MTR)                                     0.109      1.350 f
  U9319/Y (NAND2X6MTR)                                   0.051      1.401 r
  U10988/Y (NAND2X4MTR)                                  0.071      1.472 f
  U16414/Y (NOR2X1MTR)                                   0.066      1.538 r
  U15440/Y (AOI21X1MTR)                                  0.043      1.581 f
  U17454/Y (OAI2BB1X1MTR)                                0.046      1.628 r
  U0_BANK_TOP/vACC_0_reg_1__9_/D (DFFRHQX2MTR)           0.000      1.628 r
  data arrival time                                                 1.628

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_1__9_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.628
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.247


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_55_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12740/Y (BUFX10MTR)                                   0.076      0.504 r
  U25356/Y (INVX4MTR)                                    0.046      0.550 f
  U20973/Y (CLKNAND2X4MTR)                               0.042      0.592 r
  U19597/Y (NAND4X8MTR)                                  0.093      0.685 f
  U11739/Y (NOR2X4MTR)                                   0.091      0.776 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.847 f
  U16702/Y (INVX4MTR)                                    0.046      0.893 r
  U17682/Y (NAND2X4MTR)                                  0.046      0.939 f
  U16007/Y (NOR2X6MTR)                                   0.070      1.009 r
  U15944/Y (NAND2X4MTR)                                  0.060      1.069 f
  U25026/Y (NOR2X8MTR)                                   0.064      1.133 r
  U17471/Y (NAND2X6MTR)                                  0.055      1.188 f
  U17435/Y (NOR2X8MTR)                                   0.071      1.258 r
  U11841/Y (NAND3X8MTR)                                  0.073      1.331 f
  U23583/Y (INVX8MTR)                                    0.043      1.374 r
  U25585/Y (NAND2X8MTR)                                  0.038      1.412 f
  U22452/Y (NOR2X1MTR)                                   0.062      1.475 r
  U15383/Y (NOR3X2MTR)                                   0.053      1.527 f
  U23049/Y (NOR2X1MTR)                                   0.053      1.581 r
  PIM_result_reg_55_/D (DFFRQX2MTR)                      0.000      1.581 r
  data arrival time                                                 1.581

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_55_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.581
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.247


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_183_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12740/Y (BUFX10MTR)                                   0.076      0.504 r
  U25356/Y (INVX4MTR)                                    0.046      0.550 f
  U20973/Y (CLKNAND2X4MTR)                               0.042      0.592 r
  U19597/Y (NAND4X8MTR)                                  0.093      0.685 f
  U11739/Y (NOR2X4MTR)                                   0.091      0.776 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.847 f
  U16702/Y (INVX4MTR)                                    0.046      0.893 r
  U17682/Y (NAND2X4MTR)                                  0.046      0.939 f
  U16007/Y (NOR2X6MTR)                                   0.070      1.009 r
  U15944/Y (NAND2X4MTR)                                  0.060      1.069 f
  U25026/Y (NOR2X8MTR)                                   0.064      1.133 r
  U17471/Y (NAND2X6MTR)                                  0.055      1.188 f
  U17435/Y (NOR2X8MTR)                                   0.071      1.258 r
  U11841/Y (NAND3X8MTR)                                  0.073      1.331 f
  U23583/Y (INVX8MTR)                                    0.043      1.374 r
  U25585/Y (NAND2X8MTR)                                  0.038      1.412 f
  U22452/Y (NOR2X1MTR)                                   0.062      1.475 r
  U15383/Y (NOR3X2MTR)                                   0.053      1.527 f
  U23048/Y (NOR2X1MTR)                                   0.053      1.581 r
  PIM_result_reg_183_/D (DFFRQX2MTR)                     0.000      1.581 r
  data arrival time                                                 1.581

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_183_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.581
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.247


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_311_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12740/Y (BUFX10MTR)                                   0.076      0.504 r
  U25356/Y (INVX4MTR)                                    0.046      0.550 f
  U20973/Y (CLKNAND2X4MTR)                               0.042      0.592 r
  U19597/Y (NAND4X8MTR)                                  0.093      0.685 f
  U11739/Y (NOR2X4MTR)                                   0.091      0.776 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.847 f
  U16702/Y (INVX4MTR)                                    0.046      0.893 r
  U17682/Y (NAND2X4MTR)                                  0.046      0.939 f
  U16007/Y (NOR2X6MTR)                                   0.070      1.009 r
  U15944/Y (NAND2X4MTR)                                  0.060      1.069 f
  U25026/Y (NOR2X8MTR)                                   0.064      1.133 r
  U17471/Y (NAND2X6MTR)                                  0.055      1.188 f
  U17435/Y (NOR2X8MTR)                                   0.071      1.258 r
  U11841/Y (NAND3X8MTR)                                  0.073      1.331 f
  U23583/Y (INVX8MTR)                                    0.043      1.374 r
  U25585/Y (NAND2X8MTR)                                  0.038      1.412 f
  U22452/Y (NOR2X1MTR)                                   0.062      1.475 r
  U15383/Y (NOR3X2MTR)                                   0.053      1.527 f
  U23047/Y (NOR2X1MTR)                                   0.053      1.581 r
  PIM_result_reg_311_/D (DFFRQX2MTR)                     0.000      1.581 r
  data arrival time                                                 1.581

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_311_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.581
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.247


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_439_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12740/Y (BUFX10MTR)                                   0.076      0.504 r
  U25356/Y (INVX4MTR)                                    0.046      0.550 f
  U20973/Y (CLKNAND2X4MTR)                               0.042      0.592 r
  U19597/Y (NAND4X8MTR)                                  0.093      0.685 f
  U11739/Y (NOR2X4MTR)                                   0.091      0.776 r
  U25401/Y (NAND3X4MTR)                                  0.071      0.847 f
  U16702/Y (INVX4MTR)                                    0.046      0.893 r
  U17682/Y (NAND2X4MTR)                                  0.046      0.939 f
  U16007/Y (NOR2X6MTR)                                   0.070      1.009 r
  U15944/Y (NAND2X4MTR)                                  0.060      1.069 f
  U25026/Y (NOR2X8MTR)                                   0.064      1.133 r
  U17471/Y (NAND2X6MTR)                                  0.055      1.188 f
  U17435/Y (NOR2X8MTR)                                   0.071      1.258 r
  U11841/Y (NAND3X8MTR)                                  0.073      1.331 f
  U23583/Y (INVX8MTR)                                    0.043      1.374 r
  U25585/Y (NAND2X8MTR)                                  0.038      1.412 f
  U22452/Y (NOR2X1MTR)                                   0.062      1.475 r
  U15383/Y (NOR3X2MTR)                                   0.053      1.527 f
  U23046/Y (NOR2X1MTR)                                   0.053      1.581 r
  PIM_result_reg_439_/D (DFFRQX2MTR)                     0.000      1.581 r
  data arrival time                                                 1.581

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_439_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.581
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.247


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24079/Y (INVX6MTR)                                    0.041      0.328 f
  U17036/Y (INVX4MTR)                                    0.046      0.374 r
  U10447/Y (INVX4MTR)                                    0.040      0.415 f
  U11615/Y (NOR2X3MTR)                                   0.053      0.467 r
  U23944/Y (AOI21X3MTR)                                  0.035      0.503 f
  U12205/Y (OAI21X4MTR)                                  0.045      0.548 r
  U11670/Y (OAI21X6MTR)                                  0.068      0.616 f
  U24246/Y (CLKNAND2X4MTR)                               0.046      0.662 r
  U25099/Y (NOR2X3MTR)                                   0.031      0.693 f
  U10234/Y (INVX2MTR)                                    0.035      0.728 r
  U14988/Y (NAND2BX2MTR)                                 0.051      0.779 f
  U17719/Y (INVX2MTR)                                    0.044      0.823 r
  U12005/Y (NAND2X2MTR)                                  0.041      0.863 f
  U11175/Y (INVX2MTR)                                    0.049      0.912 r
  U11178/Y (NAND2X4MTR)                                  0.050      0.962 f
  U16442/Y (NAND2X6MTR)                                  0.045      1.007 r
  U9609/Y (OAI2BB1X2MTR)                                 0.106      1.113 r
  U9575/Y (NAND2X4MTR)                                   0.040      1.153 f
  U9507/Y (NAND3X4MTR)                                   0.048      1.201 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.249 f
  U11696/Y (CLKNAND2X4MTR)                               0.043      1.292 r
  U12257/Y (NAND2X8MTR)                                  0.063      1.355 f
  U20848/Y (OAI2B1X4MTR)                                 0.085      1.440 r
  U17389/Y (INVX4MTR)                                    0.050      1.490 f
  U14170/Y (INVX4MTR)                                    0.049      1.539 r
  U29659/Y (OAI222X2MTR)                                 0.082      1.621 f
  U0_BANK_TOP/vACC_2_reg_6__21_/D (DFFRHQX2MTR)          0.000      1.621 f
  data arrival time                                                 1.621

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_6__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.621
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.246


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U11882/Y (INVX4MTR)                                    0.042      0.349 f
  U11884/Y (INVX4MTR)                                    0.051      0.400 r
  U13508/Y (CLKNAND2X2MTR)                               0.052      0.453 f
  U11486/Y (OAI21X3MTR)                                  0.043      0.496 r
  U19775/Y (OAI21BX4MTR)                                 0.079      0.575 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.621 r
  U11721/Y (NAND2X6MTR)                                  0.054      0.675 f
  U11434/Y (OAI21X6MTR)                                  0.081      0.757 r
  U11433/Y (CLKNAND2X4MTR)                               0.046      0.802 f
  U16788/Y (NOR2X4MTR)                                   0.070      0.873 r
  U19933/Y (NOR2X8MTR)                                   0.049      0.922 f
  U14523/Y (OAI21X4MTR)                                  0.099      1.021 r
  U26382/Y (AOI21X3MTR)                                  0.084      1.105 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.203 r
  U14266/Y (NAND2X4MTR)                                  0.063      1.266 f
  U16369/Y (NAND2X6MTR)                                  0.058      1.324 r
  U11918/Y (NAND2X12MTR)                                 0.056      1.379 f
  U9187/Y (OAI2B1X2MTR)                                  0.148      1.527 r
  U13004/Y (OAI22X1MTR)                                  0.093      1.620 f
  U0_BANK_TOP/vACC_2_reg_7__15_/D (DFFRQX4MTR)           0.000      1.620 f
  data arrival time                                                 1.620

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_7__15_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.620
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.246


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U11882/Y (INVX4MTR)                                    0.042      0.349 f
  U11884/Y (INVX4MTR)                                    0.051      0.400 r
  U13508/Y (CLKNAND2X2MTR)                               0.052      0.453 f
  U11486/Y (OAI21X3MTR)                                  0.043      0.496 r
  U19775/Y (OAI21BX4MTR)                                 0.079      0.575 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.621 r
  U11721/Y (NAND2X6MTR)                                  0.054      0.675 f
  U11434/Y (OAI21X6MTR)                                  0.081      0.757 r
  U11433/Y (CLKNAND2X4MTR)                               0.046      0.802 f
  U16788/Y (NOR2X4MTR)                                   0.070      0.873 r
  U19933/Y (NOR2X8MTR)                                   0.049      0.922 f
  U14523/Y (OAI21X4MTR)                                  0.099      1.021 r
  U26382/Y (AOI21X3MTR)                                  0.084      1.105 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.203 r
  U14266/Y (NAND2X4MTR)                                  0.063      1.266 f
  U16369/Y (NAND2X6MTR)                                  0.058      1.324 r
  U11918/Y (NAND2X12MTR)                                 0.056      1.379 f
  U9187/Y (OAI2B1X2MTR)                                  0.148      1.527 r
  U22605/Y (OAI22X1MTR)                                  0.093      1.620 f
  U0_BANK_TOP/vACC_2_reg_7__2_/D (DFFRQX4MTR)            0.000      1.620 f
  data arrival time                                                 1.620

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_7__2_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.620
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.246


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (CLKNAND2X2MTR)                               0.059      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.043      0.361 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.409 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.503 f
  U18516/Y (AND2X4MTR)                                   0.081      0.584 f
  U15193/Y (CLKNAND2X4MTR)                               0.032      0.615 r
  U16727/Y (INVX3MTR)                                    0.033      0.648 f
  U15100/Y (INVX2MTR)                                    0.029      0.677 r
  U11081/Y (CLKNAND2X2MTR)                               0.047      0.724 f
  U13197/Y (CLKNAND2X2MTR)                               0.046      0.770 r
  U17752/Y (NAND2X3MTR)                                  0.045      0.815 f
  U11628/Y (NAND2X3MTR)                                  0.040      0.854 r
  U11627/Y (NAND2X4MTR)                                  0.057      0.911 f
  U11759/Y (NAND2X4MTR)                                  0.053      0.965 r
  U11864/Y (NAND2X6MTR)                                  0.051      1.016 f
  U16430/Y (AOI21X2MTR)                                  0.080      1.096 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.156 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.213 r
  U11847/Y (NAND2X4MTR)                                  0.056      1.268 f
  U11786/Y (CLKNAND2X8MTR)                               0.043      1.311 r
  U11777/Y (NAND2X12MTR)                                 0.055      1.366 f
  U26522/Y (OAI2B1X8MTR)                                 0.094      1.460 r
  U23601/Y (INVX4MTR)                                    0.049      1.509 f
  U23602/Y (INVX4MTR)                                    0.055      1.564 r
  U26591/Y (OAI22X2MTR)                                  0.063      1.627 f
  U0_BANK_TOP/vACC_3_reg_2__3_/D (DFFRHQX2MTR)           0.000      1.627 f
  data arrival time                                                 1.627

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_2__3_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.627
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.246


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (CLKNAND2X2MTR)                               0.059      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.043      0.361 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.409 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.503 f
  U18516/Y (AND2X4MTR)                                   0.081      0.584 f
  U15193/Y (CLKNAND2X4MTR)                               0.032      0.615 r
  U16727/Y (INVX3MTR)                                    0.033      0.648 f
  U15100/Y (INVX2MTR)                                    0.029      0.677 r
  U11081/Y (CLKNAND2X2MTR)                               0.047      0.724 f
  U13197/Y (CLKNAND2X2MTR)                               0.046      0.770 r
  U17752/Y (NAND2X3MTR)                                  0.045      0.815 f
  U11628/Y (NAND2X3MTR)                                  0.040      0.854 r
  U11627/Y (NAND2X4MTR)                                  0.057      0.911 f
  U11759/Y (NAND2X4MTR)                                  0.053      0.965 r
  U11864/Y (NAND2X6MTR)                                  0.051      1.016 f
  U16430/Y (AOI21X2MTR)                                  0.080      1.096 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.156 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.213 r
  U11847/Y (NAND2X4MTR)                                  0.056      1.268 f
  U11786/Y (CLKNAND2X8MTR)                               0.043      1.311 r
  U11777/Y (NAND2X12MTR)                                 0.055      1.366 f
  U26522/Y (OAI2B1X8MTR)                                 0.094      1.460 r
  U23601/Y (INVX4MTR)                                    0.049      1.509 f
  U23602/Y (INVX4MTR)                                    0.055      1.564 r
  U26593/Y (OAI22X2MTR)                                  0.063      1.627 f
  U0_BANK_TOP/vACC_3_reg_2__2_/D (DFFRHQX2MTR)           0.000      1.627 f
  data arrival time                                                 1.627

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_2__2_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.627
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.245


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (CLKNAND2X2MTR)                               0.059      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.043      0.361 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.409 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.503 f
  U18516/Y (AND2X4MTR)                                   0.081      0.584 f
  U15193/Y (CLKNAND2X4MTR)                               0.032      0.615 r
  U16727/Y (INVX3MTR)                                    0.033      0.648 f
  U15100/Y (INVX2MTR)                                    0.029      0.677 r
  U11081/Y (CLKNAND2X2MTR)                               0.047      0.724 f
  U13197/Y (CLKNAND2X2MTR)                               0.046      0.770 r
  U17752/Y (NAND2X3MTR)                                  0.045      0.815 f
  U11628/Y (NAND2X3MTR)                                  0.040      0.854 r
  U11627/Y (NAND2X4MTR)                                  0.057      0.911 f
  U11759/Y (NAND2X4MTR)                                  0.053      0.965 r
  U11864/Y (NAND2X6MTR)                                  0.051      1.016 f
  U16430/Y (AOI21X2MTR)                                  0.080      1.096 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.156 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.213 r
  U11847/Y (NAND2X4MTR)                                  0.056      1.268 f
  U11786/Y (CLKNAND2X8MTR)                               0.043      1.311 r
  U11777/Y (NAND2X12MTR)                                 0.055      1.366 f
  U26522/Y (OAI2B1X8MTR)                                 0.094      1.460 r
  U23601/Y (INVX4MTR)                                    0.049      1.509 f
  U23602/Y (INVX4MTR)                                    0.055      1.564 r
  U26595/Y (OAI22X2MTR)                                  0.063      1.627 f
  U0_BANK_TOP/vACC_3_reg_2__4_/D (DFFRHQX2MTR)           0.000      1.627 f
  data arrival time                                                 1.627

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_2__4_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.627
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.245


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (CLKNAND2X2MTR)                               0.059      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.043      0.361 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.409 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.503 f
  U18516/Y (AND2X4MTR)                                   0.081      0.584 f
  U15193/Y (CLKNAND2X4MTR)                               0.032      0.615 r
  U16727/Y (INVX3MTR)                                    0.033      0.648 f
  U15100/Y (INVX2MTR)                                    0.029      0.677 r
  U11081/Y (CLKNAND2X2MTR)                               0.047      0.724 f
  U13197/Y (CLKNAND2X2MTR)                               0.046      0.770 r
  U17752/Y (NAND2X3MTR)                                  0.045      0.815 f
  U11628/Y (NAND2X3MTR)                                  0.040      0.854 r
  U11627/Y (NAND2X4MTR)                                  0.057      0.911 f
  U11759/Y (NAND2X4MTR)                                  0.053      0.965 r
  U11864/Y (NAND2X6MTR)                                  0.051      1.016 f
  U16430/Y (AOI21X2MTR)                                  0.080      1.096 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.156 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.213 r
  U11847/Y (NAND2X4MTR)                                  0.056      1.268 f
  U11786/Y (CLKNAND2X8MTR)                               0.043      1.311 r
  U11777/Y (NAND2X12MTR)                                 0.055      1.366 f
  U23899/Y (OAI2B1X8MTR)                                 0.094      1.460 r
  U17202/Y (INVX4MTR)                                    0.049      1.509 f
  U9261/Y (INVX4MTR)                                     0.054      1.564 r
  U26579/Y (OAI22X2MTR)                                  0.063      1.626 f
  U0_BANK_TOP/vACC_0_reg_2__5_/D (DFFRHQX2MTR)           0.000      1.626 f
  data arrival time                                                 1.626

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_2__5_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.626
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.245


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24078/Y (INVX12MTR)                                   0.042      0.330 f
  U11326/Y (INVX8MTR)                                    0.040      0.370 r
  U18780/Y (BUFX8MTR)                                    0.066      0.435 r
  U10398/Y (AOI22X2MTR)                                  0.053      0.489 f
  U18576/Y (OAI2B11X2MTR)                                0.059      0.548 r
  U10242/Y (NOR2BX2MTR)                                  0.161      0.709 r
  U25847/Y (NOR2X2MTR)                                   0.069      0.778 f
  U16706/Y (NOR2X2MTR)                                   0.087      0.864 r
  U25849/Y (CLKNAND2X2MTR)                               0.066      0.930 f
  U19307/Y (OA21X4MTR)                                   0.161      1.092 f
  U23933/Y (OAI2B1X8MTR)                                 0.035      1.126 r
  U16528/Y (CLKNAND2X4MTR)                               0.044      1.170 f
  U10906/Y (NAND3X4MTR)                                  0.051      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.052      1.273 f
  U16368/Y (NAND2X4MTR)                                  0.050      1.323 r
  U16360/Y (NAND2X8MTR)                                  0.065      1.388 f
  U20862/Y (OAI2B1X8MTR)                                 0.102      1.490 r
  U9172/Y (BUFX6MTR)                                     0.093      1.583 r
  U16273/Y (OAI22X2MTR)                                  0.046      1.629 f
  U0_BANK_TOP/vACC_0_reg_4__7_/D (DFFRHQX2MTR)           0.000      1.629 f
  data arrival time                                                 1.629

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_4__7_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.629
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.244


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24078/Y (INVX12MTR)                                   0.042      0.330 f
  U11326/Y (INVX8MTR)                                    0.040      0.370 r
  U18780/Y (BUFX8MTR)                                    0.066      0.435 r
  U10398/Y (AOI22X2MTR)                                  0.053      0.489 f
  U18576/Y (OAI2B11X2MTR)                                0.059      0.548 r
  U10242/Y (NOR2BX2MTR)                                  0.161      0.709 r
  U25847/Y (NOR2X2MTR)                                   0.069      0.778 f
  U16706/Y (NOR2X2MTR)                                   0.087      0.864 r
  U25849/Y (CLKNAND2X2MTR)                               0.066      0.930 f
  U19307/Y (OA21X4MTR)                                   0.161      1.092 f
  U23933/Y (OAI2B1X8MTR)                                 0.035      1.126 r
  U16528/Y (CLKNAND2X4MTR)                               0.044      1.170 f
  U10906/Y (NAND3X4MTR)                                  0.051      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.052      1.273 f
  U16368/Y (NAND2X4MTR)                                  0.050      1.323 r
  U16360/Y (NAND2X8MTR)                                  0.065      1.388 f
  U20862/Y (OAI2B1X8MTR)                                 0.102      1.490 r
  U9172/Y (BUFX6MTR)                                     0.093      1.583 r
  U26309/Y (OAI22X2MTR)                                  0.046      1.629 f
  U0_BANK_TOP/vACC_0_reg_4__6_/D (DFFRHQX2MTR)           0.000      1.629 f
  data arrival time                                                 1.629

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_4__6_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.629
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.244


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U20808/Y (AOI21X8MTR)                                  0.108      1.348 r
  U16468/Y (OAI21BX4MTR)                                 0.079      1.428 f
  U16459/Y (INVX4MTR)                                    0.062      1.489 r
  U28799/Y (CLKNAND2X2MTR)                               0.046      1.536 f
  U28800/Y (OAI21X1MTR)                                  0.033      1.569 r
  U0_BANK_TOP/vACC_0_reg_1__15_/D (DFFRQX4MTR)           0.000      1.569 r
  data arrival time                                                 1.569

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_1__15_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.175      1.325
  data required time                                                1.325
  --------------------------------------------------------------------------
  data required time                                                1.325
  data arrival time                                                -1.569
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.244


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24078/Y (INVX12MTR)                                   0.042      0.330 f
  U11326/Y (INVX8MTR)                                    0.040      0.370 r
  U18780/Y (BUFX8MTR)                                    0.066      0.435 r
  U10398/Y (AOI22X2MTR)                                  0.053      0.489 f
  U18576/Y (OAI2B11X2MTR)                                0.059      0.548 r
  U10242/Y (NOR2BX2MTR)                                  0.161      0.709 r
  U25847/Y (NOR2X2MTR)                                   0.069      0.778 f
  U16706/Y (NOR2X2MTR)                                   0.087      0.864 r
  U25849/Y (CLKNAND2X2MTR)                               0.066      0.930 f
  U19307/Y (OA21X4MTR)                                   0.161      1.092 f
  U23933/Y (OAI2B1X8MTR)                                 0.035      1.126 r
  U16528/Y (CLKNAND2X4MTR)                               0.044      1.170 f
  U10906/Y (NAND3X4MTR)                                  0.051      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.052      1.273 f
  U16368/Y (NAND2X4MTR)                                  0.050      1.323 r
  U16360/Y (NAND2X8MTR)                                  0.065      1.388 f
  U20862/Y (OAI2B1X8MTR)                                 0.102      1.490 r
  U9172/Y (BUFX6MTR)                                     0.093      1.583 r
  U26297/Y (OAI22X2MTR)                                  0.046      1.629 f
  U0_BANK_TOP/vACC_0_reg_4__1_/D (DFFRHQX2MTR)           0.000      1.629 f
  data arrival time                                                 1.629

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_4__1_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.629
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.244


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24078/Y (INVX12MTR)                                   0.042      0.330 f
  U11326/Y (INVX8MTR)                                    0.040      0.370 r
  U18780/Y (BUFX8MTR)                                    0.066      0.435 r
  U10398/Y (AOI22X2MTR)                                  0.053      0.489 f
  U18576/Y (OAI2B11X2MTR)                                0.059      0.548 r
  U10242/Y (NOR2BX2MTR)                                  0.161      0.709 r
  U25847/Y (NOR2X2MTR)                                   0.069      0.778 f
  U16706/Y (NOR2X2MTR)                                   0.087      0.864 r
  U25849/Y (CLKNAND2X2MTR)                               0.066      0.930 f
  U19307/Y (OA21X4MTR)                                   0.161      1.092 f
  U23933/Y (OAI2B1X8MTR)                                 0.035      1.126 r
  U16528/Y (CLKNAND2X4MTR)                               0.044      1.170 f
  U10906/Y (NAND3X4MTR)                                  0.051      1.221 r
  U10907/Y (CLKNAND2X4MTR)                               0.052      1.273 f
  U16368/Y (NAND2X4MTR)                                  0.050      1.323 r
  U16360/Y (NAND2X8MTR)                                  0.065      1.388 f
  U20862/Y (OAI2B1X8MTR)                                 0.102      1.490 r
  U9172/Y (BUFX6MTR)                                     0.093      1.583 r
  U26314/Y (OAI22X2MTR)                                  0.046      1.629 f
  U0_BANK_TOP/vACC_0_reg_4__2_/D (DFFRHQX2MTR)           0.000      1.629 f
  data arrival time                                                 1.629

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_4__2_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.629
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.244


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (CLKNAND2X2MTR)                               0.059      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.043      0.361 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.409 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.503 f
  U18516/Y (AND2X4MTR)                                   0.081      0.584 f
  U15193/Y (CLKNAND2X4MTR)                               0.032      0.615 r
  U16727/Y (INVX3MTR)                                    0.033      0.648 f
  U15100/Y (INVX2MTR)                                    0.029      0.677 r
  U11081/Y (CLKNAND2X2MTR)                               0.047      0.724 f
  U13197/Y (CLKNAND2X2MTR)                               0.046      0.770 r
  U17752/Y (NAND2X3MTR)                                  0.045      0.815 f
  U11628/Y (NAND2X3MTR)                                  0.040      0.854 r
  U11627/Y (NAND2X4MTR)                                  0.057      0.911 f
  U11759/Y (NAND2X4MTR)                                  0.053      0.965 r
  U11864/Y (NAND2X6MTR)                                  0.051      1.016 f
  U16430/Y (AOI21X2MTR)                                  0.080      1.096 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.156 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.213 r
  U11847/Y (NAND2X4MTR)                                  0.056      1.268 f
  U11786/Y (CLKNAND2X8MTR)                               0.043      1.311 r
  U11777/Y (NAND2X12MTR)                                 0.055      1.366 f
  U26515/Y (OAI2B1X8MTR)                                 0.102      1.469 r
  U23657/Y (BUFX6MTR)                                    0.096      1.564 r
  U26568/Y (OAI22X2MTR)                                  0.060      1.624 f
  U0_BANK_TOP/vACC_2_reg_2__6_/D (DFFRHQX2MTR)           0.000      1.624 f
  data arrival time                                                 1.624

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_2__6_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.624
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.243


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_114_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14669/Y (BUFX8MTR)                                    0.073      0.440 r
  U14641/Y (BUFX10MTR)                                   0.072      0.513 r
  U13443/Y (INVX6MTR)                                    0.036      0.549 f
  U23848/Y (CLKNAND2X2MTR)                               0.032      0.580 r
  U19612/Y (CLKNAND2X2MTR)                               0.049      0.629 f
  U25624/Y (NOR2X4MTR)                                   0.085      0.714 r
  U25654/Y (INVX2MTR)                                    0.056      0.771 f
  U19346/Y (NOR2BX4MTR)                                  0.088      0.859 f
  U25656/Y (AOI21X2MTR)                                  0.104      0.963 r
  U25657/Y (NOR2X2MTR)                                   0.076      1.038 f
  U22029/Y (NAND2X1MTR)                                  0.049      1.087 r
  U26263/Y (OAI211X2MTR)                                 0.066      1.153 f
  U21478/Y (AOI21X1MTR)                                  0.071      1.224 r
  U26265/Y (OAI211X2MTR)                                 0.074      1.298 f
  U22408/Y (AOI21X1MTR)                                  0.076      1.374 r
  U26267/Y (OAI211X2MTR)                                 0.077      1.451 f
  U26268/Y (AOI21X2MTR)                                  0.115      1.566 r
  U18813/Y (NOR2X1MTR)                                   0.051      1.617 f
  PIM_result_reg_114_/D (DFFRQX2MTR)                     0.000      1.617 f
  data arrival time                                                 1.617

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_114_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.127      1.373
  data required time                                                1.373
  --------------------------------------------------------------------------
  data required time                                                1.373
  data arrival time                                                -1.617
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.243


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_242_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14669/Y (BUFX8MTR)                                    0.073      0.440 r
  U14641/Y (BUFX10MTR)                                   0.072      0.513 r
  U13443/Y (INVX6MTR)                                    0.036      0.549 f
  U23848/Y (CLKNAND2X2MTR)                               0.032      0.580 r
  U19612/Y (CLKNAND2X2MTR)                               0.049      0.629 f
  U25624/Y (NOR2X4MTR)                                   0.085      0.714 r
  U25654/Y (INVX2MTR)                                    0.056      0.771 f
  U19346/Y (NOR2BX4MTR)                                  0.088      0.859 f
  U25656/Y (AOI21X2MTR)                                  0.104      0.963 r
  U25657/Y (NOR2X2MTR)                                   0.076      1.038 f
  U22029/Y (NAND2X1MTR)                                  0.049      1.087 r
  U26263/Y (OAI211X2MTR)                                 0.066      1.153 f
  U21478/Y (AOI21X1MTR)                                  0.071      1.224 r
  U26265/Y (OAI211X2MTR)                                 0.074      1.298 f
  U22408/Y (AOI21X1MTR)                                  0.076      1.374 r
  U26267/Y (OAI211X2MTR)                                 0.077      1.451 f
  U26268/Y (AOI21X2MTR)                                  0.115      1.566 r
  U18811/Y (NOR2X1MTR)                                   0.051      1.617 f
  PIM_result_reg_242_/D (DFFRQX2MTR)                     0.000      1.617 f
  data arrival time                                                 1.617

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_242_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.127      1.373
  data required time                                                1.373
  --------------------------------------------------------------------------
  data required time                                                1.373
  data arrival time                                                -1.617
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.243


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_370_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14669/Y (BUFX8MTR)                                    0.073      0.440 r
  U14641/Y (BUFX10MTR)                                   0.072      0.513 r
  U13443/Y (INVX6MTR)                                    0.036      0.549 f
  U23848/Y (CLKNAND2X2MTR)                               0.032      0.580 r
  U19612/Y (CLKNAND2X2MTR)                               0.049      0.629 f
  U25624/Y (NOR2X4MTR)                                   0.085      0.714 r
  U25654/Y (INVX2MTR)                                    0.056      0.771 f
  U19346/Y (NOR2BX4MTR)                                  0.088      0.859 f
  U25656/Y (AOI21X2MTR)                                  0.104      0.963 r
  U25657/Y (NOR2X2MTR)                                   0.076      1.038 f
  U22029/Y (NAND2X1MTR)                                  0.049      1.087 r
  U26263/Y (OAI211X2MTR)                                 0.066      1.153 f
  U21478/Y (AOI21X1MTR)                                  0.071      1.224 r
  U26265/Y (OAI211X2MTR)                                 0.074      1.298 f
  U22408/Y (AOI21X1MTR)                                  0.076      1.374 r
  U26267/Y (OAI211X2MTR)                                 0.077      1.451 f
  U26268/Y (AOI21X2MTR)                                  0.115      1.566 r
  U18810/Y (NOR2X1MTR)                                   0.051      1.617 f
  PIM_result_reg_370_/D (DFFRQX2MTR)                     0.000      1.617 f
  data arrival time                                                 1.617

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_370_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.127      1.373
  data required time                                                1.373
  --------------------------------------------------------------------------
  data required time                                                1.373
  data arrival time                                                -1.617
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.243


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_498_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14669/Y (BUFX8MTR)                                    0.073      0.440 r
  U14641/Y (BUFX10MTR)                                   0.072      0.513 r
  U13443/Y (INVX6MTR)                                    0.036      0.549 f
  U23848/Y (CLKNAND2X2MTR)                               0.032      0.580 r
  U19612/Y (CLKNAND2X2MTR)                               0.049      0.629 f
  U25624/Y (NOR2X4MTR)                                   0.085      0.714 r
  U25654/Y (INVX2MTR)                                    0.056      0.771 f
  U19346/Y (NOR2BX4MTR)                                  0.088      0.859 f
  U25656/Y (AOI21X2MTR)                                  0.104      0.963 r
  U25657/Y (NOR2X2MTR)                                   0.076      1.038 f
  U22029/Y (NAND2X1MTR)                                  0.049      1.087 r
  U26263/Y (OAI211X2MTR)                                 0.066      1.153 f
  U21478/Y (AOI21X1MTR)                                  0.071      1.224 r
  U26265/Y (OAI211X2MTR)                                 0.074      1.298 f
  U22408/Y (AOI21X1MTR)                                  0.076      1.374 r
  U26267/Y (OAI211X2MTR)                                 0.077      1.451 f
  U26268/Y (AOI21X2MTR)                                  0.115      1.566 r
  U18809/Y (NOR2X1MTR)                                   0.051      1.617 f
  PIM_result_reg_498_/D (DFFRQX2MTR)                     0.000      1.617 f
  data arrival time                                                 1.617

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_498_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.127      1.373
  data required time                                                1.373
  --------------------------------------------------------------------------
  data required time                                                1.373
  data arrival time                                                -1.617
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.243


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (CLKNAND2X2MTR)                               0.059      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.043      0.361 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.409 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.503 f
  U18516/Y (AND2X4MTR)                                   0.081      0.584 f
  U15193/Y (CLKNAND2X4MTR)                               0.032      0.615 r
  U16727/Y (INVX3MTR)                                    0.033      0.648 f
  U15100/Y (INVX2MTR)                                    0.029      0.677 r
  U11081/Y (CLKNAND2X2MTR)                               0.047      0.724 f
  U13197/Y (CLKNAND2X2MTR)                               0.046      0.770 r
  U17752/Y (NAND2X3MTR)                                  0.045      0.815 f
  U11628/Y (NAND2X3MTR)                                  0.040      0.854 r
  U11627/Y (NAND2X4MTR)                                  0.057      0.911 f
  U11759/Y (NAND2X4MTR)                                  0.053      0.965 r
  U11864/Y (NAND2X6MTR)                                  0.051      1.016 f
  U16430/Y (AOI21X2MTR)                                  0.080      1.096 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.156 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.213 r
  U11847/Y (NAND2X4MTR)                                  0.056      1.268 f
  U11786/Y (CLKNAND2X8MTR)                               0.043      1.311 r
  U11777/Y (NAND2X12MTR)                                 0.055      1.366 f
  U26515/Y (OAI2B1X8MTR)                                 0.102      1.469 r
  U23657/Y (BUFX6MTR)                                    0.096      1.564 r
  U26545/Y (OAI22X2MTR)                                  0.060      1.624 f
  U0_BANK_TOP/vACC_2_reg_2__5_/D (DFFRHQX2MTR)           0.000      1.624 f
  data arrival time                                                 1.624

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_2__5_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.624
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.243


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (CLKNAND2X2MTR)                               0.059      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.043      0.361 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.409 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.503 f
  U18516/Y (AND2X4MTR)                                   0.081      0.584 f
  U15193/Y (CLKNAND2X4MTR)                               0.032      0.615 r
  U16727/Y (INVX3MTR)                                    0.033      0.648 f
  U15100/Y (INVX2MTR)                                    0.029      0.677 r
  U11081/Y (CLKNAND2X2MTR)                               0.047      0.724 f
  U13197/Y (CLKNAND2X2MTR)                               0.046      0.770 r
  U17752/Y (NAND2X3MTR)                                  0.045      0.815 f
  U11628/Y (NAND2X3MTR)                                  0.040      0.854 r
  U11627/Y (NAND2X4MTR)                                  0.057      0.911 f
  U11759/Y (NAND2X4MTR)                                  0.053      0.965 r
  U11864/Y (NAND2X6MTR)                                  0.051      1.016 f
  U16430/Y (AOI21X2MTR)                                  0.080      1.096 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.156 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.213 r
  U11847/Y (NAND2X4MTR)                                  0.056      1.268 f
  U11786/Y (CLKNAND2X8MTR)                               0.043      1.311 r
  U11777/Y (NAND2X12MTR)                                 0.055      1.366 f
  U26515/Y (OAI2B1X8MTR)                                 0.102      1.469 r
  U18757/Y (BUFX6MTR)                                    0.095      1.564 r
  U26554/Y (OAI22X2MTR)                                  0.060      1.623 f
  U0_BANK_TOP/vACC_2_reg_2__3_/D (DFFRHQX2MTR)           0.000      1.623 f
  data arrival time                                                 1.623

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_2__3_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.623
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.242


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (CLKNAND2X2MTR)                               0.059      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.043      0.361 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.409 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.503 f
  U18516/Y (AND2X4MTR)                                   0.081      0.584 f
  U15193/Y (CLKNAND2X4MTR)                               0.032      0.615 r
  U16727/Y (INVX3MTR)                                    0.033      0.648 f
  U15100/Y (INVX2MTR)                                    0.029      0.677 r
  U11081/Y (CLKNAND2X2MTR)                               0.047      0.724 f
  U13197/Y (CLKNAND2X2MTR)                               0.046      0.770 r
  U17752/Y (NAND2X3MTR)                                  0.045      0.815 f
  U11628/Y (NAND2X3MTR)                                  0.040      0.854 r
  U11627/Y (NAND2X4MTR)                                  0.057      0.911 f
  U11759/Y (NAND2X4MTR)                                  0.053      0.965 r
  U11864/Y (NAND2X6MTR)                                  0.051      1.016 f
  U16430/Y (AOI21X2MTR)                                  0.080      1.096 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.156 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.213 r
  U11847/Y (NAND2X4MTR)                                  0.056      1.268 f
  U11786/Y (CLKNAND2X8MTR)                               0.043      1.311 r
  U11777/Y (NAND2X12MTR)                                 0.055      1.366 f
  U26515/Y (OAI2B1X8MTR)                                 0.102      1.469 r
  U18757/Y (BUFX6MTR)                                    0.095      1.564 r
  U26577/Y (OAI22X2MTR)                                  0.060      1.623 f
  U0_BANK_TOP/vACC_2_reg_2__7_/D (DFFRHQX2MTR)           0.000      1.623 f
  data arrival time                                                 1.623

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_2__7_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.623
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.242


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (CLKNAND2X2MTR)                               0.059      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.043      0.361 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.409 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.503 f
  U18516/Y (AND2X4MTR)                                   0.081      0.584 f
  U15193/Y (CLKNAND2X4MTR)                               0.032      0.615 r
  U16727/Y (INVX3MTR)                                    0.033      0.648 f
  U15100/Y (INVX2MTR)                                    0.029      0.677 r
  U11081/Y (CLKNAND2X2MTR)                               0.047      0.724 f
  U13197/Y (CLKNAND2X2MTR)                               0.046      0.770 r
  U17752/Y (NAND2X3MTR)                                  0.045      0.815 f
  U11628/Y (NAND2X3MTR)                                  0.040      0.854 r
  U11627/Y (NAND2X4MTR)                                  0.057      0.911 f
  U11759/Y (NAND2X4MTR)                                  0.053      0.965 r
  U11864/Y (NAND2X6MTR)                                  0.051      1.016 f
  U16430/Y (AOI21X2MTR)                                  0.080      1.096 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.156 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.213 r
  U11847/Y (NAND2X4MTR)                                  0.056      1.268 f
  U11786/Y (CLKNAND2X8MTR)                               0.043      1.311 r
  U11777/Y (NAND2X12MTR)                                 0.055      1.366 f
  U26515/Y (OAI2B1X8MTR)                                 0.102      1.469 r
  U18757/Y (BUFX6MTR)                                    0.095      1.564 r
  U26588/Y (OAI22X2MTR)                                  0.060      1.623 f
  U0_BANK_TOP/vACC_2_reg_2__1_/D (DFFRHQX2MTR)           0.000      1.623 f
  data arrival time                                                 1.623

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_2__1_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.623
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.242


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24079/Y (INVX6MTR)                                    0.041      0.328 f
  U17036/Y (INVX4MTR)                                    0.046      0.374 r
  U10447/Y (INVX4MTR)                                    0.040      0.415 f
  U11615/Y (NOR2X3MTR)                                   0.053      0.467 r
  U23944/Y (AOI21X3MTR)                                  0.035      0.503 f
  U12205/Y (OAI21X4MTR)                                  0.045      0.548 r
  U11670/Y (OAI21X6MTR)                                  0.068      0.616 f
  U24246/Y (CLKNAND2X4MTR)                               0.046      0.662 r
  U25099/Y (NOR2X3MTR)                                   0.031      0.693 f
  U10234/Y (INVX2MTR)                                    0.035      0.728 r
  U14988/Y (NAND2BX2MTR)                                 0.051      0.779 f
  U17719/Y (INVX2MTR)                                    0.044      0.823 r
  U12005/Y (NAND2X2MTR)                                  0.041      0.863 f
  U11175/Y (INVX2MTR)                                    0.049      0.912 r
  U11178/Y (NAND2X4MTR)                                  0.050      0.962 f
  U16442/Y (NAND2X6MTR)                                  0.045      1.007 r
  U9609/Y (OAI2BB1X2MTR)                                 0.106      1.113 r
  U9575/Y (NAND2X4MTR)                                   0.040      1.153 f
  U9507/Y (NAND3X4MTR)                                   0.048      1.201 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.249 f
  U11696/Y (CLKNAND2X4MTR)                               0.043      1.292 r
  U12257/Y (NAND2X8MTR)                                  0.063      1.355 f
  U20848/Y (OAI2B1X4MTR)                                 0.085      1.440 r
  U17389/Y (INVX4MTR)                                    0.050      1.490 f
  U11491/Y (INVX4MTR)                                    0.050      1.540 r
  U11396/Y (OAI22X1MTR)                                  0.078      1.619 f
  U0_BANK_TOP/vACC_2_reg_6__2_/D (DFFRHQX2MTR)           0.000      1.619 f
  data arrival time                                                 1.619

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_6__2_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.123      1.377
  data required time                                                1.377
  --------------------------------------------------------------------------
  data required time                                                1.377
  data arrival time                                                -1.619
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.242


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_101_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12730/Y (BUFX8MTR)                                    0.076      0.504 r
  U15961/Y (INVX2MTR)                                    0.064      0.568 f
  U25288/Y (CLKNAND2X2MTR)                               0.053      0.621 r
  U18081/Y (NAND4X4MTR)                                  0.106      0.727 f
  U17938/Y (NOR2X3MTR)                                   0.107      0.834 r
  U13824/Y (CLKNAND2X4MTR)                               0.060      0.894 f
  U13785/Y (NOR2X4MTR)                                   0.080      0.974 r
  U11651/Y (NAND2X4MTR)                                  0.053      1.027 f
  U16559/Y (NOR2X4MTR)                                   0.070      1.098 r
  U17555/Y (NAND3X4MTR)                                  0.068      1.166 f
  U26229/Y (INVX2MTR)                                    0.059      1.225 r
  U26230/Y (NAND2X2MTR)                                  0.065      1.290 f
  U15509/Y (NOR2X1MTR)                                   0.084      1.374 r
  U29672/Y (CLKNAND2X2MTR)                               0.054      1.428 f
  U29674/Y (NAND4X2MTR)                                  0.065      1.493 r
  U12283/Y (AND2X1MTR)                                   0.087      1.580 r
  PIM_result_reg_101_/D (DFFRQX2MTR)                     0.000      1.580 r
  data arrival time                                                 1.580

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_101_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.580
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.241


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_229_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12730/Y (BUFX8MTR)                                    0.076      0.504 r
  U15961/Y (INVX2MTR)                                    0.064      0.568 f
  U25288/Y (CLKNAND2X2MTR)                               0.053      0.621 r
  U18081/Y (NAND4X4MTR)                                  0.106      0.727 f
  U17938/Y (NOR2X3MTR)                                   0.107      0.834 r
  U13824/Y (CLKNAND2X4MTR)                               0.060      0.894 f
  U13785/Y (NOR2X4MTR)                                   0.080      0.974 r
  U11651/Y (NAND2X4MTR)                                  0.053      1.027 f
  U16559/Y (NOR2X4MTR)                                   0.070      1.098 r
  U17555/Y (NAND3X4MTR)                                  0.068      1.166 f
  U26229/Y (INVX2MTR)                                    0.059      1.225 r
  U26230/Y (NAND2X2MTR)                                  0.065      1.290 f
  U15509/Y (NOR2X1MTR)                                   0.084      1.374 r
  U29672/Y (CLKNAND2X2MTR)                               0.054      1.428 f
  U29674/Y (NAND4X2MTR)                                  0.065      1.493 r
  U12288/Y (AND2X1MTR)                                   0.087      1.580 r
  PIM_result_reg_229_/D (DFFRQX2MTR)                     0.000      1.580 r
  data arrival time                                                 1.580

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_229_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.580
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.241


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_357_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12730/Y (BUFX8MTR)                                    0.076      0.504 r
  U15961/Y (INVX2MTR)                                    0.064      0.568 f
  U25288/Y (CLKNAND2X2MTR)                               0.053      0.621 r
  U18081/Y (NAND4X4MTR)                                  0.106      0.727 f
  U17938/Y (NOR2X3MTR)                                   0.107      0.834 r
  U13824/Y (CLKNAND2X4MTR)                               0.060      0.894 f
  U13785/Y (NOR2X4MTR)                                   0.080      0.974 r
  U11651/Y (NAND2X4MTR)                                  0.053      1.027 f
  U16559/Y (NOR2X4MTR)                                   0.070      1.098 r
  U17555/Y (NAND3X4MTR)                                  0.068      1.166 f
  U26229/Y (INVX2MTR)                                    0.059      1.225 r
  U26230/Y (NAND2X2MTR)                                  0.065      1.290 f
  U15509/Y (NOR2X1MTR)                                   0.084      1.374 r
  U29672/Y (CLKNAND2X2MTR)                               0.054      1.428 f
  U29674/Y (NAND4X2MTR)                                  0.065      1.493 r
  U12285/Y (AND2X1MTR)                                   0.087      1.580 r
  PIM_result_reg_357_/D (DFFRQX2MTR)                     0.000      1.580 r
  data arrival time                                                 1.580

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_357_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.580
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.241


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_485_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12730/Y (BUFX8MTR)                                    0.076      0.504 r
  U15961/Y (INVX2MTR)                                    0.064      0.568 f
  U25288/Y (CLKNAND2X2MTR)                               0.053      0.621 r
  U18081/Y (NAND4X4MTR)                                  0.106      0.727 f
  U17938/Y (NOR2X3MTR)                                   0.107      0.834 r
  U13824/Y (CLKNAND2X4MTR)                               0.060      0.894 f
  U13785/Y (NOR2X4MTR)                                   0.080      0.974 r
  U11651/Y (NAND2X4MTR)                                  0.053      1.027 f
  U16559/Y (NOR2X4MTR)                                   0.070      1.098 r
  U17555/Y (NAND3X4MTR)                                  0.068      1.166 f
  U26229/Y (INVX2MTR)                                    0.059      1.225 r
  U26230/Y (NAND2X2MTR)                                  0.065      1.290 f
  U15509/Y (NOR2X1MTR)                                   0.084      1.374 r
  U29672/Y (CLKNAND2X2MTR)                               0.054      1.428 f
  U29674/Y (NAND4X2MTR)                                  0.065      1.493 r
  U12286/Y (AND2X1MTR)                                   0.087      1.580 r
  PIM_result_reg_485_/D (DFFRQX2MTR)                     0.000      1.580 r
  data arrival time                                                 1.580

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_485_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.580
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.241


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24079/Y (INVX6MTR)                                    0.041      0.328 f
  U17036/Y (INVX4MTR)                                    0.046      0.374 r
  U10447/Y (INVX4MTR)                                    0.040      0.415 f
  U11615/Y (NOR2X3MTR)                                   0.053      0.467 r
  U23944/Y (AOI21X3MTR)                                  0.035      0.503 f
  U12205/Y (OAI21X4MTR)                                  0.045      0.548 r
  U11670/Y (OAI21X6MTR)                                  0.068      0.616 f
  U24246/Y (CLKNAND2X4MTR)                               0.046      0.662 r
  U25099/Y (NOR2X3MTR)                                   0.031      0.693 f
  U10234/Y (INVX2MTR)                                    0.035      0.728 r
  U14988/Y (NAND2BX2MTR)                                 0.051      0.779 f
  U17719/Y (INVX2MTR)                                    0.044      0.823 r
  U12005/Y (NAND2X2MTR)                                  0.041      0.863 f
  U11175/Y (INVX2MTR)                                    0.049      0.912 r
  U11178/Y (NAND2X4MTR)                                  0.050      0.962 f
  U16442/Y (NAND2X6MTR)                                  0.045      1.007 r
  U9609/Y (OAI2BB1X2MTR)                                 0.106      1.113 r
  U9575/Y (NAND2X4MTR)                                   0.040      1.153 f
  U9507/Y (NAND3X4MTR)                                   0.048      1.201 r
  U9480/Y (INVX2MTR)                                     0.048      1.249 f
  U15434/Y (NOR2X8MTR)                                   0.056      1.305 r
  U15376/Y (BUFX4MTR)                                    0.100      1.406 r
  U18755/Y (MXI2X2MTR)                                   0.107      1.513 r
  U11581/Y (OAI22X1MTR)                                  0.106      1.619 f
  U0_BANK_TOP/vACC_0_reg_6__0_/D (DFFRHQX2MTR)           0.000      1.619 f
  data arrival time                                                 1.619

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_6__0_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.619
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.241


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24079/Y (INVX6MTR)                                    0.041      0.328 f
  U17036/Y (INVX4MTR)                                    0.046      0.374 r
  U10447/Y (INVX4MTR)                                    0.040      0.415 f
  U11615/Y (NOR2X3MTR)                                   0.053      0.467 r
  U23944/Y (AOI21X3MTR)                                  0.035      0.503 f
  U12205/Y (OAI21X4MTR)                                  0.045      0.548 r
  U11670/Y (OAI21X6MTR)                                  0.068      0.616 f
  U24246/Y (CLKNAND2X4MTR)                               0.046      0.662 r
  U25099/Y (NOR2X3MTR)                                   0.031      0.693 f
  U10234/Y (INVX2MTR)                                    0.035      0.728 r
  U14988/Y (NAND2BX2MTR)                                 0.051      0.779 f
  U17719/Y (INVX2MTR)                                    0.044      0.823 r
  U12005/Y (NAND2X2MTR)                                  0.041      0.863 f
  U11175/Y (INVX2MTR)                                    0.049      0.912 r
  U11178/Y (NAND2X4MTR)                                  0.050      0.962 f
  U16442/Y (NAND2X6MTR)                                  0.045      1.007 r
  U9609/Y (OAI2BB1X2MTR)                                 0.106      1.113 r
  U9575/Y (NAND2X4MTR)                                   0.040      1.153 f
  U9507/Y (NAND3X4MTR)                                   0.048      1.201 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.249 f
  U11696/Y (CLKNAND2X4MTR)                               0.043      1.292 r
  U12257/Y (NAND2X8MTR)                                  0.063      1.355 f
  U20846/Y (OAI2B1X8MTR)                                 0.100      1.455 r
  U29430/Y (INVX4MTR)                                    0.047      1.502 f
  U9184/Y (INVX4MTR)                                     0.056      1.558 r
  U26392/Y (OAI22X2MTR)                                  0.064      1.622 f
  U0_BANK_TOP/vACC_0_reg_6__3_/D (DFFRHQX2MTR)           0.000      1.622 f
  data arrival time                                                 1.622

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_6__3_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.622
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.240


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24079/Y (INVX6MTR)                                    0.041      0.328 f
  U17036/Y (INVX4MTR)                                    0.046      0.374 r
  U10447/Y (INVX4MTR)                                    0.040      0.415 f
  U11615/Y (NOR2X3MTR)                                   0.053      0.467 r
  U23944/Y (AOI21X3MTR)                                  0.035      0.503 f
  U12205/Y (OAI21X4MTR)                                  0.045      0.548 r
  U11670/Y (OAI21X6MTR)                                  0.068      0.616 f
  U24246/Y (CLKNAND2X4MTR)                               0.046      0.662 r
  U25099/Y (NOR2X3MTR)                                   0.031      0.693 f
  U10234/Y (INVX2MTR)                                    0.035      0.728 r
  U14988/Y (NAND2BX2MTR)                                 0.051      0.779 f
  U17719/Y (INVX2MTR)                                    0.044      0.823 r
  U12005/Y (NAND2X2MTR)                                  0.041      0.863 f
  U11175/Y (INVX2MTR)                                    0.049      0.912 r
  U11178/Y (NAND2X4MTR)                                  0.050      0.962 f
  U16442/Y (NAND2X6MTR)                                  0.045      1.007 r
  U9609/Y (OAI2BB1X2MTR)                                 0.106      1.113 r
  U9575/Y (NAND2X4MTR)                                   0.040      1.153 f
  U9507/Y (NAND3X4MTR)                                   0.048      1.201 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.249 f
  U11696/Y (CLKNAND2X4MTR)                               0.043      1.292 r
  U12257/Y (NAND2X8MTR)                                  0.063      1.355 f
  U20848/Y (OAI2B1X4MTR)                                 0.085      1.440 r
  U17389/Y (INVX4MTR)                                    0.050      1.490 f
  U14170/Y (INVX4MTR)                                    0.049      1.539 r
  U10898/Y (OAI22X1MTR)                                  0.078      1.616 f
  U0_BANK_TOP/vACC_2_reg_6__4_/D (DFFRHQX2MTR)           0.000      1.616 f
  data arrival time                                                 1.616

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_6__4_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.124      1.376
  data required time                                                1.376
  --------------------------------------------------------------------------
  data required time                                                1.376
  data arrival time                                                -1.616
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.240


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24079/Y (INVX6MTR)                                    0.041      0.328 f
  U17036/Y (INVX4MTR)                                    0.046      0.374 r
  U10447/Y (INVX4MTR)                                    0.040      0.415 f
  U11615/Y (NOR2X3MTR)                                   0.053      0.467 r
  U23944/Y (AOI21X3MTR)                                  0.035      0.503 f
  U12205/Y (OAI21X4MTR)                                  0.045      0.548 r
  U11670/Y (OAI21X6MTR)                                  0.068      0.616 f
  U24246/Y (CLKNAND2X4MTR)                               0.046      0.662 r
  U25099/Y (NOR2X3MTR)                                   0.031      0.693 f
  U10234/Y (INVX2MTR)                                    0.035      0.728 r
  U14988/Y (NAND2BX2MTR)                                 0.051      0.779 f
  U17719/Y (INVX2MTR)                                    0.044      0.823 r
  U12005/Y (NAND2X2MTR)                                  0.041      0.863 f
  U11175/Y (INVX2MTR)                                    0.049      0.912 r
  U11178/Y (NAND2X4MTR)                                  0.050      0.962 f
  U16442/Y (NAND2X6MTR)                                  0.045      1.007 r
  U9609/Y (OAI2BB1X2MTR)                                 0.106      1.113 r
  U9575/Y (NAND2X4MTR)                                   0.040      1.153 f
  U9507/Y (NAND3X4MTR)                                   0.048      1.201 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.249 f
  U11696/Y (CLKNAND2X4MTR)                               0.043      1.292 r
  U12257/Y (NAND2X8MTR)                                  0.063      1.355 f
  U20846/Y (OAI2B1X8MTR)                                 0.100      1.455 r
  U29430/Y (INVX4MTR)                                    0.047      1.502 f
  U9184/Y (INVX4MTR)                                     0.056      1.558 r
  U26372/Y (OAI22X2MTR)                                  0.064      1.622 f
  U0_BANK_TOP/vACC_0_reg_6__7_/D (DFFRHQX2MTR)           0.000      1.622 f
  data arrival time                                                 1.622

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_6__7_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.118      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.622
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.240


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24079/Y (INVX6MTR)                                    0.041      0.328 f
  U17036/Y (INVX4MTR)                                    0.046      0.374 r
  U10447/Y (INVX4MTR)                                    0.040      0.415 f
  U11615/Y (NOR2X3MTR)                                   0.053      0.467 r
  U23944/Y (AOI21X3MTR)                                  0.035      0.503 f
  U12205/Y (OAI21X4MTR)                                  0.045      0.548 r
  U11670/Y (OAI21X6MTR)                                  0.068      0.616 f
  U24246/Y (CLKNAND2X4MTR)                               0.046      0.662 r
  U25099/Y (NOR2X3MTR)                                   0.031      0.693 f
  U10234/Y (INVX2MTR)                                    0.035      0.728 r
  U14988/Y (NAND2BX2MTR)                                 0.051      0.779 f
  U17719/Y (INVX2MTR)                                    0.044      0.823 r
  U12005/Y (NAND2X2MTR)                                  0.041      0.863 f
  U11175/Y (INVX2MTR)                                    0.049      0.912 r
  U11178/Y (NAND2X4MTR)                                  0.050      0.962 f
  U16442/Y (NAND2X6MTR)                                  0.045      1.007 r
  U9609/Y (OAI2BB1X2MTR)                                 0.106      1.113 r
  U9575/Y (NAND2X4MTR)                                   0.040      1.153 f
  U9507/Y (NAND3X4MTR)                                   0.048      1.201 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.249 f
  U11696/Y (CLKNAND2X4MTR)                               0.043      1.292 r
  U12257/Y (NAND2X8MTR)                                  0.063      1.355 f
  U20849/Y (OAI2B1X8MTR)                                 0.100      1.456 r
  U17188/Y (INVX4MTR)                                    0.047      1.502 f
  U15736/Y (INVX4MTR)                                    0.056      1.558 r
  U11727/Y (OAI22X2MTR)                                  0.063      1.622 f
  U0_BANK_TOP/vACC_1_reg_6__3_/D (DFFRHQX2MTR)           0.000      1.622 f
  data arrival time                                                 1.622

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_6__3_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.622
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.240


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24079/Y (INVX6MTR)                                    0.041      0.328 f
  U17036/Y (INVX4MTR)                                    0.046      0.374 r
  U10447/Y (INVX4MTR)                                    0.040      0.415 f
  U11615/Y (NOR2X3MTR)                                   0.053      0.467 r
  U23944/Y (AOI21X3MTR)                                  0.035      0.503 f
  U12205/Y (OAI21X4MTR)                                  0.045      0.548 r
  U11670/Y (OAI21X6MTR)                                  0.068      0.616 f
  U24246/Y (CLKNAND2X4MTR)                               0.046      0.662 r
  U25099/Y (NOR2X3MTR)                                   0.031      0.693 f
  U10234/Y (INVX2MTR)                                    0.035      0.728 r
  U14988/Y (NAND2BX2MTR)                                 0.051      0.779 f
  U17719/Y (INVX2MTR)                                    0.044      0.823 r
  U12005/Y (NAND2X2MTR)                                  0.041      0.863 f
  U11175/Y (INVX2MTR)                                    0.049      0.912 r
  U11178/Y (NAND2X4MTR)                                  0.050      0.962 f
  U16442/Y (NAND2X6MTR)                                  0.045      1.007 r
  U9609/Y (OAI2BB1X2MTR)                                 0.106      1.113 r
  U9575/Y (NAND2X4MTR)                                   0.040      1.153 f
  U9507/Y (NAND3X4MTR)                                   0.048      1.201 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.249 f
  U11696/Y (CLKNAND2X4MTR)                               0.043      1.292 r
  U12257/Y (NAND2X8MTR)                                  0.063      1.355 f
  U20846/Y (OAI2B1X8MTR)                                 0.100      1.455 r
  U29430/Y (INVX4MTR)                                    0.047      1.502 f
  U9184/Y (INVX4MTR)                                     0.056      1.558 r
  U26420/Y (OAI22X2MTR)                                  0.064      1.622 f
  U0_BANK_TOP/vACC_0_reg_6__1_/D (DFFRHQX2MTR)           0.000      1.622 f
  data arrival time                                                 1.622

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_6__1_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.118      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.622
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.240


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24079/Y (INVX6MTR)                                    0.041      0.328 f
  U17036/Y (INVX4MTR)                                    0.046      0.374 r
  U10447/Y (INVX4MTR)                                    0.040      0.415 f
  U11615/Y (NOR2X3MTR)                                   0.053      0.467 r
  U23944/Y (AOI21X3MTR)                                  0.035      0.503 f
  U12205/Y (OAI21X4MTR)                                  0.045      0.548 r
  U11670/Y (OAI21X6MTR)                                  0.068      0.616 f
  U24246/Y (CLKNAND2X4MTR)                               0.046      0.662 r
  U25099/Y (NOR2X3MTR)                                   0.031      0.693 f
  U10234/Y (INVX2MTR)                                    0.035      0.728 r
  U14988/Y (NAND2BX2MTR)                                 0.051      0.779 f
  U17719/Y (INVX2MTR)                                    0.044      0.823 r
  U12005/Y (NAND2X2MTR)                                  0.041      0.863 f
  U11175/Y (INVX2MTR)                                    0.049      0.912 r
  U11178/Y (NAND2X4MTR)                                  0.050      0.962 f
  U16442/Y (NAND2X6MTR)                                  0.045      1.007 r
  U9609/Y (OAI2BB1X2MTR)                                 0.106      1.113 r
  U9575/Y (NAND2X4MTR)                                   0.040      1.153 f
  U9507/Y (NAND3X4MTR)                                   0.048      1.201 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.249 f
  U11696/Y (CLKNAND2X4MTR)                               0.043      1.292 r
  U12257/Y (NAND2X8MTR)                                  0.063      1.355 f
  U20849/Y (OAI2B1X8MTR)                                 0.100      1.456 r
  U17188/Y (INVX4MTR)                                    0.047      1.502 f
  U15736/Y (INVX4MTR)                                    0.056      1.558 r
  U26424/Y (OAI22X2MTR)                                  0.063      1.622 f
  U0_BANK_TOP/vACC_1_reg_6__4_/D (DFFRHQX2MTR)           0.000      1.622 f
  data arrival time                                                 1.622

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_6__4_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.118      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.622
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.240


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24079/Y (INVX6MTR)                                    0.041      0.328 f
  U17036/Y (INVX4MTR)                                    0.046      0.374 r
  U10447/Y (INVX4MTR)                                    0.040      0.415 f
  U11615/Y (NOR2X3MTR)                                   0.053      0.467 r
  U23944/Y (AOI21X3MTR)                                  0.035      0.503 f
  U12205/Y (OAI21X4MTR)                                  0.045      0.548 r
  U11670/Y (OAI21X6MTR)                                  0.068      0.616 f
  U24246/Y (CLKNAND2X4MTR)                               0.046      0.662 r
  U25099/Y (NOR2X3MTR)                                   0.031      0.693 f
  U10234/Y (INVX2MTR)                                    0.035      0.728 r
  U14988/Y (NAND2BX2MTR)                                 0.051      0.779 f
  U17719/Y (INVX2MTR)                                    0.044      0.823 r
  U12005/Y (NAND2X2MTR)                                  0.041      0.863 f
  U11175/Y (INVX2MTR)                                    0.049      0.912 r
  U11178/Y (NAND2X4MTR)                                  0.050      0.962 f
  U16442/Y (NAND2X6MTR)                                  0.045      1.007 r
  U9609/Y (OAI2BB1X2MTR)                                 0.106      1.113 r
  U9575/Y (NAND2X4MTR)                                   0.040      1.153 f
  U9507/Y (NAND3X4MTR)                                   0.048      1.201 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.249 f
  U11696/Y (CLKNAND2X4MTR)                               0.043      1.292 r
  U12257/Y (NAND2X8MTR)                                  0.063      1.355 f
  U20848/Y (OAI2B1X4MTR)                                 0.085      1.440 r
  U17389/Y (INVX4MTR)                                    0.050      1.490 f
  U14170/Y (INVX4MTR)                                    0.049      1.539 r
  U10921/Y (OAI22X1MTR)                                  0.078      1.616 f
  U0_BANK_TOP/vACC_2_reg_6__6_/D (DFFRHQX2MTR)           0.000      1.616 f
  data arrival time                                                 1.616

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_6__6_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.124      1.376
  data required time                                                1.376
  --------------------------------------------------------------------------
  data required time                                                1.376
  data arrival time                                                -1.616
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.240


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24079/Y (INVX6MTR)                                    0.041      0.328 f
  U17036/Y (INVX4MTR)                                    0.046      0.374 r
  U10447/Y (INVX4MTR)                                    0.040      0.415 f
  U11615/Y (NOR2X3MTR)                                   0.053      0.467 r
  U23944/Y (AOI21X3MTR)                                  0.035      0.503 f
  U12205/Y (OAI21X4MTR)                                  0.045      0.548 r
  U11670/Y (OAI21X6MTR)                                  0.068      0.616 f
  U24246/Y (CLKNAND2X4MTR)                               0.046      0.662 r
  U25099/Y (NOR2X3MTR)                                   0.031      0.693 f
  U10234/Y (INVX2MTR)                                    0.035      0.728 r
  U14988/Y (NAND2BX2MTR)                                 0.051      0.779 f
  U17719/Y (INVX2MTR)                                    0.044      0.823 r
  U12005/Y (NAND2X2MTR)                                  0.041      0.863 f
  U11175/Y (INVX2MTR)                                    0.049      0.912 r
  U11178/Y (NAND2X4MTR)                                  0.050      0.962 f
  U16442/Y (NAND2X6MTR)                                  0.045      1.007 r
  U9609/Y (OAI2BB1X2MTR)                                 0.106      1.113 r
  U9575/Y (NAND2X4MTR)                                   0.040      1.153 f
  U9507/Y (NAND3X4MTR)                                   0.048      1.201 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.249 f
  U11696/Y (CLKNAND2X4MTR)                               0.043      1.292 r
  U12257/Y (NAND2X8MTR)                                  0.063      1.355 f
  U20848/Y (OAI2B1X4MTR)                                 0.085      1.440 r
  U17389/Y (INVX4MTR)                                    0.050      1.490 f
  U14170/Y (INVX4MTR)                                    0.049      1.539 r
  U11004/Y (OAI22X1MTR)                                  0.078      1.616 f
  U0_BANK_TOP/vACC_2_reg_6__5_/D (DFFRHQX2MTR)           0.000      1.616 f
  data arrival time                                                 1.616

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_6__5_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.124      1.376
  data required time                                                1.376
  --------------------------------------------------------------------------
  data required time                                                1.376
  data arrival time                                                -1.616
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.240


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24079/Y (INVX6MTR)                                    0.041      0.328 f
  U17036/Y (INVX4MTR)                                    0.046      0.374 r
  U10447/Y (INVX4MTR)                                    0.040      0.415 f
  U11615/Y (NOR2X3MTR)                                   0.053      0.467 r
  U23944/Y (AOI21X3MTR)                                  0.035      0.503 f
  U12205/Y (OAI21X4MTR)                                  0.045      0.548 r
  U11670/Y (OAI21X6MTR)                                  0.068      0.616 f
  U24246/Y (CLKNAND2X4MTR)                               0.046      0.662 r
  U25099/Y (NOR2X3MTR)                                   0.031      0.693 f
  U10234/Y (INVX2MTR)                                    0.035      0.728 r
  U14988/Y (NAND2BX2MTR)                                 0.051      0.779 f
  U17719/Y (INVX2MTR)                                    0.044      0.823 r
  U12005/Y (NAND2X2MTR)                                  0.041      0.863 f
  U11175/Y (INVX2MTR)                                    0.049      0.912 r
  U11178/Y (NAND2X4MTR)                                  0.050      0.962 f
  U16442/Y (NAND2X6MTR)                                  0.045      1.007 r
  U9609/Y (OAI2BB1X2MTR)                                 0.106      1.113 r
  U9575/Y (NAND2X4MTR)                                   0.040      1.153 f
  U9507/Y (NAND3X4MTR)                                   0.048      1.201 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.249 f
  U11696/Y (CLKNAND2X4MTR)                               0.043      1.292 r
  U12257/Y (NAND2X8MTR)                                  0.063      1.355 f
  U20846/Y (OAI2B1X8MTR)                                 0.100      1.455 r
  U29430/Y (INVX4MTR)                                    0.047      1.502 f
  U9184/Y (INVX4MTR)                                     0.056      1.558 r
  U26403/Y (OAI22X2MTR)                                  0.064      1.622 f
  U0_BANK_TOP/vACC_0_reg_6__5_/D (DFFRHQX2MTR)           0.000      1.622 f
  data arrival time                                                 1.622

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_6__5_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.118      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.622
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.240


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_119_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.037      0.159 f
  U15121/Y (NOR2X8MTR)                                   0.045      0.203 r
  U25213/Y (CLKNAND2X2MTR)                               0.076      0.279 f
  U11558/Y (OAI2BB1X4MTR)                                0.117      0.395 f
  U14669/Y (BUFX8MTR)                                    0.079      0.474 f
  U14641/Y (BUFX10MTR)                                   0.073      0.547 f
  U13443/Y (INVX6MTR)                                    0.040      0.588 r
  U23850/Y (CLKNAND2X2MTR)                               0.042      0.630 f
  U23818/Y (NAND2X2MTR)                                  0.044      0.674 r
  U18060/Y (NOR2X4MTR)                                   0.048      0.722 f
  U25621/Y (NAND2X6MTR)                                  0.047      0.769 r
  U15116/Y (NAND2X6MTR)                                  0.043      0.812 f
  U17890/Y (NOR2X4MTR)                                   0.065      0.877 r
  U11634/Y (NAND2X4MTR)                                  0.055      0.932 f
  U11633/Y (NOR2X6MTR)                                   0.071      1.002 r
  U15931/Y (NAND3X6MTR)                                  0.075      1.078 f
  U15221/Y (NOR2X8MTR)                                   0.070      1.147 r
  U10721/Y (NAND3X8MTR)                                  0.075      1.222 f
  U10720/Y (NOR2X8MTR)                                   0.083      1.306 r
  U10657/Y (NAND2X6MTR)                                  0.051      1.357 f
  U12308/Y (INVX1MTR)                                    0.040      1.397 r
  U10992/Y (NAND2X2MTR)                                  0.039      1.436 f
  U29779/Y (NAND4X2MTR)                                  0.054      1.490 r
  U14200/Y (AND2X1MTR)                                   0.089      1.579 r
  PIM_result_reg_119_/D (DFFRQX2MTR)                     0.000      1.579 r
  data arrival time                                                 1.579

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_119_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.579
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.239


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_247_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.037      0.159 f
  U15121/Y (NOR2X8MTR)                                   0.045      0.203 r
  U25213/Y (CLKNAND2X2MTR)                               0.076      0.279 f
  U11558/Y (OAI2BB1X4MTR)                                0.117      0.395 f
  U14669/Y (BUFX8MTR)                                    0.079      0.474 f
  U14641/Y (BUFX10MTR)                                   0.073      0.547 f
  U13443/Y (INVX6MTR)                                    0.040      0.588 r
  U23850/Y (CLKNAND2X2MTR)                               0.042      0.630 f
  U23818/Y (NAND2X2MTR)                                  0.044      0.674 r
  U18060/Y (NOR2X4MTR)                                   0.048      0.722 f
  U25621/Y (NAND2X6MTR)                                  0.047      0.769 r
  U15116/Y (NAND2X6MTR)                                  0.043      0.812 f
  U17890/Y (NOR2X4MTR)                                   0.065      0.877 r
  U11634/Y (NAND2X4MTR)                                  0.055      0.932 f
  U11633/Y (NOR2X6MTR)                                   0.071      1.002 r
  U15931/Y (NAND3X6MTR)                                  0.075      1.078 f
  U15221/Y (NOR2X8MTR)                                   0.070      1.147 r
  U10721/Y (NAND3X8MTR)                                  0.075      1.222 f
  U10720/Y (NOR2X8MTR)                                   0.083      1.306 r
  U10657/Y (NAND2X6MTR)                                  0.051      1.357 f
  U12308/Y (INVX1MTR)                                    0.040      1.397 r
  U10992/Y (NAND2X2MTR)                                  0.039      1.436 f
  U29779/Y (NAND4X2MTR)                                  0.054      1.490 r
  U14201/Y (AND2X1MTR)                                   0.089      1.579 r
  PIM_result_reg_247_/D (DFFRQX2MTR)                     0.000      1.579 r
  data arrival time                                                 1.579

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_247_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.579
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.239


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_375_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.037      0.159 f
  U15121/Y (NOR2X8MTR)                                   0.045      0.203 r
  U25213/Y (CLKNAND2X2MTR)                               0.076      0.279 f
  U11558/Y (OAI2BB1X4MTR)                                0.117      0.395 f
  U14669/Y (BUFX8MTR)                                    0.079      0.474 f
  U14641/Y (BUFX10MTR)                                   0.073      0.547 f
  U13443/Y (INVX6MTR)                                    0.040      0.588 r
  U23850/Y (CLKNAND2X2MTR)                               0.042      0.630 f
  U23818/Y (NAND2X2MTR)                                  0.044      0.674 r
  U18060/Y (NOR2X4MTR)                                   0.048      0.722 f
  U25621/Y (NAND2X6MTR)                                  0.047      0.769 r
  U15116/Y (NAND2X6MTR)                                  0.043      0.812 f
  U17890/Y (NOR2X4MTR)                                   0.065      0.877 r
  U11634/Y (NAND2X4MTR)                                  0.055      0.932 f
  U11633/Y (NOR2X6MTR)                                   0.071      1.002 r
  U15931/Y (NAND3X6MTR)                                  0.075      1.078 f
  U15221/Y (NOR2X8MTR)                                   0.070      1.147 r
  U10721/Y (NAND3X8MTR)                                  0.075      1.222 f
  U10720/Y (NOR2X8MTR)                                   0.083      1.306 r
  U10657/Y (NAND2X6MTR)                                  0.051      1.357 f
  U12308/Y (INVX1MTR)                                    0.040      1.397 r
  U10992/Y (NAND2X2MTR)                                  0.039      1.436 f
  U29779/Y (NAND4X2MTR)                                  0.054      1.490 r
  U14203/Y (AND2X1MTR)                                   0.089      1.579 r
  PIM_result_reg_375_/D (DFFRQX2MTR)                     0.000      1.579 r
  data arrival time                                                 1.579

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_375_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.579
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.239


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_503_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.122      0.122 r
  U16275/Y (INVX4MTR)                                    0.037      0.159 f
  U15121/Y (NOR2X8MTR)                                   0.045      0.203 r
  U25213/Y (CLKNAND2X2MTR)                               0.076      0.279 f
  U11558/Y (OAI2BB1X4MTR)                                0.117      0.395 f
  U14669/Y (BUFX8MTR)                                    0.079      0.474 f
  U14641/Y (BUFX10MTR)                                   0.073      0.547 f
  U13443/Y (INVX6MTR)                                    0.040      0.588 r
  U23850/Y (CLKNAND2X2MTR)                               0.042      0.630 f
  U23818/Y (NAND2X2MTR)                                  0.044      0.674 r
  U18060/Y (NOR2X4MTR)                                   0.048      0.722 f
  U25621/Y (NAND2X6MTR)                                  0.047      0.769 r
  U15116/Y (NAND2X6MTR)                                  0.043      0.812 f
  U17890/Y (NOR2X4MTR)                                   0.065      0.877 r
  U11634/Y (NAND2X4MTR)                                  0.055      0.932 f
  U11633/Y (NOR2X6MTR)                                   0.071      1.002 r
  U15931/Y (NAND3X6MTR)                                  0.075      1.078 f
  U15221/Y (NOR2X8MTR)                                   0.070      1.147 r
  U10721/Y (NAND3X8MTR)                                  0.075      1.222 f
  U10720/Y (NOR2X8MTR)                                   0.083      1.306 r
  U10657/Y (NAND2X6MTR)                                  0.051      1.357 f
  U12308/Y (INVX1MTR)                                    0.040      1.397 r
  U10992/Y (NAND2X2MTR)                                  0.039      1.436 f
  U29779/Y (NAND4X2MTR)                                  0.054      1.490 r
  U14202/Y (AND2X1MTR)                                   0.089      1.579 r
  PIM_result_reg_503_/D (DFFRQX2MTR)                     0.000      1.579 r
  data arrival time                                                 1.579

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_503_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.579
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.239


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U17039/Y (INVX8MTR)                                    0.047      0.314 r
  U16098/Y (INVX4MTR)                                    0.037      0.351 f
  U24350/Y (CLKNAND2X2MTR)                               0.032      0.384 r
  U16033/Y (OA21X4MTR)                                   0.096      0.480 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.525 f
  U25524/Y (CLKNAND2X4MTR)                               0.041      0.566 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.615 f
  U16897/Y (NOR2X4MTR)                                   0.064      0.679 r
  U16808/Y (NOR2X4MTR)                                   0.042      0.721 f
  U12108/Y (NOR2X6MTR)                                   0.080      0.802 r
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.863 f
  U14503/Y (NAND2X8MTR)                                  0.043      0.906 r
  U15264/Y (NAND2X6MTR)                                  0.053      0.958 f
  U12172/Y (OAI2BB1X2MTR)                                0.107      1.066 f
  U17411/Y (AOI21X4MTR)                                  0.085      1.151 r
  U17391/Y (NAND2X6MTR)                                  0.070      1.221 f
  U9429/Y (CLKNAND2X4MTR)                                0.047      1.268 r
  U17458/Y (NAND2X6MTR)                                  0.052      1.320 f
  U9293/Y (AO21X4MTR)                                    0.139      1.459 f
  U15364/Y (INVX4MTR)                                    0.059      1.518 r
  U12225/Y (CLKNAND2X2MTR)                               0.048      1.566 f
  U17179/Y (OAI211X2MTR)                                 0.041      1.607 r
  U0_BANK_TOP/vACC_0_reg_5__21_/D (DFFRHQX2MTR)          0.000      1.607 r
  data arrival time                                                 1.607

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_5__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.133      1.367
  data required time                                                1.367
  --------------------------------------------------------------------------
  data required time                                                1.367
  data arrival time                                                -1.607
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.239


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U13522/Y (INVX2MTR)                                    0.064      0.560 r
  U18466/Y (NOR2X4MTR)                                   0.039      0.599 f
  U9991/Y (NOR2X2MTR)                                    0.111      0.710 r
  U12545/Y (OAI2B1X4MTR)                                 0.169      0.879 r
  U17934/Y (AOI21X4MTR)                                  0.082      0.961 f
  U17841/Y (OAI21X2MTR)                                  0.090      1.051 r
  U20545/Y (NOR2BX1MTR)                                  0.051      1.102 f
  U10679/Y (OAI2BB1X2MTR)                                0.047      1.150 r
  U9439/Y (NAND3X4MTR)                                   0.076      1.225 f
  U9343/Y (CLKNAND2X4MTR)                                0.053      1.279 r
  U17558/Y (NAND2X6MTR)                                  0.055      1.334 f
  U15477/Y (AO21X4MTR)                                   0.147      1.481 f
  U17502/Y (INVX2MTR)                                    0.054      1.535 r
  U29258/Y (CLKNAND2X2MTR)                               0.043      1.578 f
  U14804/Y (OAI21X1MTR)                                  0.035      1.613 r
  U0_BANK_TOP/vACC_1_reg_3__7_/D (DFFRHQX2MTR)           0.000      1.613 r
  data arrival time                                                 1.613

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_3__7_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.613
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.238


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U15113/Y (MXI2X8MTR)                                   0.067      0.368 f
  U17155/Y (INVX12MTR)                                   0.043      0.412 r
  U19884/Y (BUFX10MTR)                                   0.069      0.480 r
  U17048/Y (INVX4MTR)                                    0.040      0.520 f
  U24669/Y (CLKNAND2X2MTR)                               0.042      0.562 r
  U23786/Y (NAND4X4MTR)                                  0.105      0.668 f
  U18110/Y (NOR2X2MTR)                                   0.100      0.768 r
  U15010/Y (NAND2X2MTR)                                  0.066      0.834 f
  U25231/Y (NOR2X4MTR)                                   0.081      0.915 r
  U11705/Y (NAND2X4MTR)                                  0.055      0.971 f
  U16538/Y (NOR2X4MTR)                                   0.072      1.042 r
  U16531/Y (NAND3X4MTR)                                  0.078      1.120 f
  U15891/Y (INVX3MTR)                                    0.057      1.177 r
  U25377/Y (CLKNAND2X4MTR)                               0.054      1.231 f
  U19053/Y (CLKNAND2X2MTR)                               0.055      1.286 r
  U23988/Y (NAND2BX4MTR)                                 0.074      1.360 r
  U17528/Y (NOR2X4MTR)                                   0.038      1.398 f
  U18882/Y (CLKNAND2X2MTR)                               0.039      1.436 r
  U17467/Y (MXI2X2MTR)                                   0.073      1.510 f
  U23184/Y (NOR2X1MTR)                                   0.061      1.570 r
  PIM_result_reg_10_/D (DFFRQX2MTR)                      0.000      1.570 r
  data arrival time                                                 1.570

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_10_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.168      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.570
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.238


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_138_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U15113/Y (MXI2X8MTR)                                   0.067      0.368 f
  U17155/Y (INVX12MTR)                                   0.043      0.412 r
  U19884/Y (BUFX10MTR)                                   0.069      0.480 r
  U17048/Y (INVX4MTR)                                    0.040      0.520 f
  U24669/Y (CLKNAND2X2MTR)                               0.042      0.562 r
  U23786/Y (NAND4X4MTR)                                  0.105      0.668 f
  U18110/Y (NOR2X2MTR)                                   0.100      0.768 r
  U15010/Y (NAND2X2MTR)                                  0.066      0.834 f
  U25231/Y (NOR2X4MTR)                                   0.081      0.915 r
  U11705/Y (NAND2X4MTR)                                  0.055      0.971 f
  U16538/Y (NOR2X4MTR)                                   0.072      1.042 r
  U16531/Y (NAND3X4MTR)                                  0.078      1.120 f
  U15891/Y (INVX3MTR)                                    0.057      1.177 r
  U25377/Y (CLKNAND2X4MTR)                               0.054      1.231 f
  U19053/Y (CLKNAND2X2MTR)                               0.055      1.286 r
  U23988/Y (NAND2BX4MTR)                                 0.074      1.360 r
  U17528/Y (NOR2X4MTR)                                   0.038      1.398 f
  U18882/Y (CLKNAND2X2MTR)                               0.039      1.436 r
  U17467/Y (MXI2X2MTR)                                   0.073      1.510 f
  U23183/Y (NOR2X1MTR)                                   0.061      1.570 r
  PIM_result_reg_138_/D (DFFRQX2MTR)                     0.000      1.570 r
  data arrival time                                                 1.570

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_138_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.168      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.570
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.238


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_266_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U15113/Y (MXI2X8MTR)                                   0.067      0.368 f
  U17155/Y (INVX12MTR)                                   0.043      0.412 r
  U19884/Y (BUFX10MTR)                                   0.069      0.480 r
  U17048/Y (INVX4MTR)                                    0.040      0.520 f
  U24669/Y (CLKNAND2X2MTR)                               0.042      0.562 r
  U23786/Y (NAND4X4MTR)                                  0.105      0.668 f
  U18110/Y (NOR2X2MTR)                                   0.100      0.768 r
  U15010/Y (NAND2X2MTR)                                  0.066      0.834 f
  U25231/Y (NOR2X4MTR)                                   0.081      0.915 r
  U11705/Y (NAND2X4MTR)                                  0.055      0.971 f
  U16538/Y (NOR2X4MTR)                                   0.072      1.042 r
  U16531/Y (NAND3X4MTR)                                  0.078      1.120 f
  U15891/Y (INVX3MTR)                                    0.057      1.177 r
  U25377/Y (CLKNAND2X4MTR)                               0.054      1.231 f
  U19053/Y (CLKNAND2X2MTR)                               0.055      1.286 r
  U23988/Y (NAND2BX4MTR)                                 0.074      1.360 r
  U17528/Y (NOR2X4MTR)                                   0.038      1.398 f
  U18882/Y (CLKNAND2X2MTR)                               0.039      1.436 r
  U17467/Y (MXI2X2MTR)                                   0.073      1.510 f
  U23182/Y (NOR2X1MTR)                                   0.061      1.570 r
  PIM_result_reg_266_/D (DFFRQX2MTR)                     0.000      1.570 r
  data arrival time                                                 1.570

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_266_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.168      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.570
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.238


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_394_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U15113/Y (MXI2X8MTR)                                   0.067      0.368 f
  U17155/Y (INVX12MTR)                                   0.043      0.412 r
  U19884/Y (BUFX10MTR)                                   0.069      0.480 r
  U17048/Y (INVX4MTR)                                    0.040      0.520 f
  U24669/Y (CLKNAND2X2MTR)                               0.042      0.562 r
  U23786/Y (NAND4X4MTR)                                  0.105      0.668 f
  U18110/Y (NOR2X2MTR)                                   0.100      0.768 r
  U15010/Y (NAND2X2MTR)                                  0.066      0.834 f
  U25231/Y (NOR2X4MTR)                                   0.081      0.915 r
  U11705/Y (NAND2X4MTR)                                  0.055      0.971 f
  U16538/Y (NOR2X4MTR)                                   0.072      1.042 r
  U16531/Y (NAND3X4MTR)                                  0.078      1.120 f
  U15891/Y (INVX3MTR)                                    0.057      1.177 r
  U25377/Y (CLKNAND2X4MTR)                               0.054      1.231 f
  U19053/Y (CLKNAND2X2MTR)                               0.055      1.286 r
  U23988/Y (NAND2BX4MTR)                                 0.074      1.360 r
  U17528/Y (NOR2X4MTR)                                   0.038      1.398 f
  U18882/Y (CLKNAND2X2MTR)                               0.039      1.436 r
  U17467/Y (MXI2X2MTR)                                   0.073      1.510 f
  U23181/Y (NOR2X1MTR)                                   0.061      1.570 r
  PIM_result_reg_394_/D (DFFRQX2MTR)                     0.000      1.570 r
  data arrival time                                                 1.570

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_394_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.168      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.570
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.238


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_228_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12730/Y (BUFX8MTR)                                    0.076      0.504 r
  U15961/Y (INVX2MTR)                                    0.064      0.568 f
  U25288/Y (CLKNAND2X2MTR)                               0.053      0.621 r
  U18081/Y (NAND4X4MTR)                                  0.106      0.727 f
  U17938/Y (NOR2X3MTR)                                   0.107      0.834 r
  U13824/Y (CLKNAND2X4MTR)                               0.060      0.894 f
  U13785/Y (NOR2X4MTR)                                   0.080      0.974 r
  U11651/Y (NAND2X4MTR)                                  0.053      1.027 f
  U16559/Y (NOR2X4MTR)                                   0.070      1.098 r
  U17555/Y (NAND3X4MTR)                                  0.068      1.166 f
  U26229/Y (INVX2MTR)                                    0.059      1.225 r
  U26230/Y (NAND2X2MTR)                                  0.065      1.290 f
  U15509/Y (NOR2X1MTR)                                   0.084      1.374 r
  U11036/Y (NAND2X2MTR)                                  0.053      1.427 f
  U12306/Y (NAND4X2MTR)                                  0.061      1.489 r
  U12280/Y (AND2X1MTR)                                   0.088      1.577 r
  PIM_result_reg_228_/D (DFFRQX2MTR)                     0.000      1.577 r
  data arrival time                                                 1.577

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_228_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.577
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.237


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_100_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12730/Y (BUFX8MTR)                                    0.076      0.504 r
  U15961/Y (INVX2MTR)                                    0.064      0.568 f
  U25288/Y (CLKNAND2X2MTR)                               0.053      0.621 r
  U18081/Y (NAND4X4MTR)                                  0.106      0.727 f
  U17938/Y (NOR2X3MTR)                                   0.107      0.834 r
  U13824/Y (CLKNAND2X4MTR)                               0.060      0.894 f
  U13785/Y (NOR2X4MTR)                                   0.080      0.974 r
  U11651/Y (NAND2X4MTR)                                  0.053      1.027 f
  U16559/Y (NOR2X4MTR)                                   0.070      1.098 r
  U17555/Y (NAND3X4MTR)                                  0.068      1.166 f
  U26229/Y (INVX2MTR)                                    0.059      1.225 r
  U26230/Y (NAND2X2MTR)                                  0.065      1.290 f
  U15509/Y (NOR2X1MTR)                                   0.084      1.374 r
  U11036/Y (NAND2X2MTR)                                  0.053      1.427 f
  U12306/Y (NAND4X2MTR)                                  0.061      1.489 r
  U12284/Y (AND2X1MTR)                                   0.088      1.577 r
  PIM_result_reg_100_/D (DFFRQX2MTR)                     0.000      1.577 r
  data arrival time                                                 1.577

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_100_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.577
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.237


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_356_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12730/Y (BUFX8MTR)                                    0.076      0.504 r
  U15961/Y (INVX2MTR)                                    0.064      0.568 f
  U25288/Y (CLKNAND2X2MTR)                               0.053      0.621 r
  U18081/Y (NAND4X4MTR)                                  0.106      0.727 f
  U17938/Y (NOR2X3MTR)                                   0.107      0.834 r
  U13824/Y (CLKNAND2X4MTR)                               0.060      0.894 f
  U13785/Y (NOR2X4MTR)                                   0.080      0.974 r
  U11651/Y (NAND2X4MTR)                                  0.053      1.027 f
  U16559/Y (NOR2X4MTR)                                   0.070      1.098 r
  U17555/Y (NAND3X4MTR)                                  0.068      1.166 f
  U26229/Y (INVX2MTR)                                    0.059      1.225 r
  U26230/Y (NAND2X2MTR)                                  0.065      1.290 f
  U15509/Y (NOR2X1MTR)                                   0.084      1.374 r
  U11036/Y (NAND2X2MTR)                                  0.053      1.427 f
  U12306/Y (NAND4X2MTR)                                  0.061      1.489 r
  U12281/Y (AND2X1MTR)                                   0.088      1.577 r
  PIM_result_reg_356_/D (DFFRQX2MTR)                     0.000      1.577 r
  data arrival time                                                 1.577

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_356_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.577
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.237


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_484_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U19972/Y (INVX8MTR)                                    0.033      0.334 r
  U12006/Y (CLKMX2X8MTR)                                 0.094      0.428 r
  U12730/Y (BUFX8MTR)                                    0.076      0.504 r
  U15961/Y (INVX2MTR)                                    0.064      0.568 f
  U25288/Y (CLKNAND2X2MTR)                               0.053      0.621 r
  U18081/Y (NAND4X4MTR)                                  0.106      0.727 f
  U17938/Y (NOR2X3MTR)                                   0.107      0.834 r
  U13824/Y (CLKNAND2X4MTR)                               0.060      0.894 f
  U13785/Y (NOR2X4MTR)                                   0.080      0.974 r
  U11651/Y (NAND2X4MTR)                                  0.053      1.027 f
  U16559/Y (NOR2X4MTR)                                   0.070      1.098 r
  U17555/Y (NAND3X4MTR)                                  0.068      1.166 f
  U26229/Y (INVX2MTR)                                    0.059      1.225 r
  U26230/Y (NAND2X2MTR)                                  0.065      1.290 f
  U15509/Y (NOR2X1MTR)                                   0.084      1.374 r
  U11036/Y (NAND2X2MTR)                                  0.053      1.427 f
  U12306/Y (NAND4X2MTR)                                  0.061      1.489 r
  U12282/Y (AND2X1MTR)                                   0.088      1.577 r
  PIM_result_reg_484_/D (DFFRQX2MTR)                     0.000      1.577 r
  data arrival time                                                 1.577

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_484_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.577
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.237


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U11882/Y (INVX4MTR)                                    0.042      0.349 f
  U11884/Y (INVX4MTR)                                    0.051      0.400 r
  U13508/Y (CLKNAND2X2MTR)                               0.052      0.453 f
  U11486/Y (OAI21X3MTR)                                  0.043      0.496 r
  U19775/Y (OAI21BX4MTR)                                 0.079      0.575 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.621 r
  U11721/Y (NAND2X6MTR)                                  0.054      0.675 f
  U11434/Y (OAI21X6MTR)                                  0.081      0.757 r
  U11433/Y (CLKNAND2X4MTR)                               0.046      0.802 f
  U16788/Y (NOR2X4MTR)                                   0.070      0.873 r
  U19933/Y (NOR2X8MTR)                                   0.049      0.922 f
  U14523/Y (OAI21X4MTR)                                  0.099      1.021 r
  U26382/Y (AOI21X3MTR)                                  0.084      1.105 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.203 r
  U14266/Y (NAND2X4MTR)                                  0.063      1.266 f
  U16369/Y (NAND2X6MTR)                                  0.058      1.324 r
  U15756/Y (NAND2X6MTR)                                  0.060      1.384 f
  U26498/Y (OAI2B1X8MTR)                                 0.093      1.477 r
  U17203/Y (BUFX6MTR)                                    0.091      1.568 r
  U12255/Y (OAI22X1MTR)                                  0.062      1.629 f
  U0_BANK_TOP/vACC_3_reg_7__6_/D (DFFRHQX4MTR)           0.000      1.629 f
  data arrival time                                                 1.629

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_7__6_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.108      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.629
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.237


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.164      0.164 r
  U14840/Y (NOR2X12MTR)                                  0.062      0.227 f
  U19095/Y (AND2X1MTR)                                   0.107      0.333 f
  U17063/Y (INVX2MTR)                                    0.044      0.377 r
  U18848/Y (NAND2BX4MTR)                                 0.051      0.428 f
  U12965/Y (OAI21X8MTR)                                  0.068      0.496 r
  U12880/Y (INVX6MTR)                                    0.040      0.536 f
  U12863/Y (NOR2X12MTR)                                  0.063      0.599 r
  U13051/Y (NAND3X12MTR)                                 0.090      0.689 f
  U21996/Y (CLKNAND2X16MTR)                              0.066      0.755 r
  U21291/Y (CLKNAND2X16MTR)                              0.059      0.815 f
  U10081/Y (CLKNAND2X8MTR)                               0.043      0.858 r
  U22422/Y (XOR2X8MTR)                                   0.066      0.924 r
  U22401/Y (XOR2X8MTR)                                   0.099      1.023 r
  U19789/Y (XOR2X8MTR)                                   0.096      1.118 r
  U19785/Y (XOR2X8MTR)                                   0.096      1.214 r
  U15230/Y (XNOR2X8MTR)                                  0.099      1.313 r
  U20532/Y (NOR2X4MTR)                                   0.042      1.355 f
  U29599/Y (NAND2BX2MTR)                                 0.103      1.458 f
  U20559/Y (XNOR2X1MTR)                                  0.071      1.529 f
  U22811/Y (NOR2X1MTR)                                   0.063      1.592 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_4_/D (DFFRHQX1MTR)
                                                         0.000      1.592 r
  data arrival time                                                 1.592

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_4_/CK (DFFRHQX1MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.145      1.355
  data required time                                                1.355
  --------------------------------------------------------------------------
  data required time                                                1.355
  data arrival time                                                -1.592
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.237


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U17039/Y (INVX8MTR)                                    0.047      0.314 r
  U15261/Y (INVX4MTR)                                    0.043      0.357 f
  U25809/Y (AOI22X2MTR)                                  0.066      0.423 r
  U17140/Y (NOR2BX4MTR)                                  0.108      0.530 r
  U11384/Y (NOR2X4MTR)                                   0.034      0.564 f
  U11382/Y (INVX4MTR)                                    0.036      0.601 r
  U24246/Y (CLKNAND2X4MTR)                               0.053      0.653 f
  U25099/Y (NOR2X3MTR)                                   0.066      0.719 r
  U10234/Y (INVX2MTR)                                    0.041      0.760 f
  U14988/Y (NAND2BX2MTR)                                 0.044      0.804 r
  U17719/Y (INVX2MTR)                                    0.034      0.838 f
  U12005/Y (NAND2X2MTR)                                  0.032      0.870 r
  U11175/Y (INVX2MTR)                                    0.038      0.908 f
  U11178/Y (NAND2X4MTR)                                  0.040      0.948 r
  U16442/Y (NAND2X6MTR)                                  0.049      0.997 f
  U9609/Y (OAI2BB1X2MTR)                                 0.102      1.098 f
  U9575/Y (NAND2X4MTR)                                   0.038      1.137 r
  U9507/Y (NAND3X4MTR)                                   0.071      1.208 f
  U9480/Y (INVX2MTR)                                     0.072      1.280 r
  U15434/Y (NOR2X8MTR)                                   0.035      1.315 f
  U15376/Y (BUFX4MTR)                                    0.101      1.416 f
  U18755/Y (MXI2X2MTR)                                   0.094      1.509 f
  U26276/Y (OAI22X2MTR)                                  0.097      1.606 r
  U0_BANK_TOP/vACC_1_reg_6__0_/D (DFFRHQX2MTR)           0.000      1.606 r
  data arrival time                                                 1.606

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_6__0_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.130      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.606
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.236


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_407_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14647/Y (BUFX4MTR)                                    0.099      0.467 r
  U16020/Y (INVX4MTR)                                    0.053      0.520 f
  U25676/Y (NAND2X2MTR)                                  0.050      0.569 r
  U16690/Y (NAND4X4MTR)                                  0.140      0.710 f
  U17918/Y (NOR2X4MTR)                                   0.092      0.801 r
  U25685/Y (NAND3X4MTR)                                  0.075      0.876 f
  U17846/Y (NOR2X4MTR)                                   0.073      0.949 r
  U25689/Y (NAND2X4MTR)                                  0.059      1.008 f
  U15956/Y (NOR2X4MTR)                                   0.075      1.082 r
  U13729/Y (NAND3X4MTR)                                  0.096      1.178 f
  U17527/Y (NOR2X4MTR)                                   0.095      1.273 r
  U26416/Y (OAI21X2MTR)                                  0.068      1.342 f
  U17553/Y (AO21X2MTR)                                   0.126      1.468 f
  U26449/Y (NAND3BX2MTR)                                 0.056      1.524 r
  U23143/Y (NOR2BX1MTR)                                  0.090      1.614 r
  PIM_result_reg_407_/D (DFFRHQX2MTR)                    0.000      1.614 r
  data arrival time                                                 1.614

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_407_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.614
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.236


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_151_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14647/Y (BUFX4MTR)                                    0.099      0.467 r
  U16020/Y (INVX4MTR)                                    0.053      0.520 f
  U25676/Y (NAND2X2MTR)                                  0.050      0.569 r
  U16690/Y (NAND4X4MTR)                                  0.140      0.710 f
  U17918/Y (NOR2X4MTR)                                   0.092      0.801 r
  U25685/Y (NAND3X4MTR)                                  0.075      0.876 f
  U17846/Y (NOR2X4MTR)                                   0.073      0.949 r
  U25689/Y (NAND2X4MTR)                                  0.059      1.008 f
  U15956/Y (NOR2X4MTR)                                   0.075      1.082 r
  U13729/Y (NAND3X4MTR)                                  0.096      1.178 f
  U17527/Y (NOR2X4MTR)                                   0.095      1.273 r
  U26416/Y (OAI21X2MTR)                                  0.068      1.342 f
  U17553/Y (AO21X2MTR)                                   0.126      1.468 f
  U26449/Y (NAND3BX2MTR)                                 0.056      1.524 r
  U23145/Y (NOR2BX1MTR)                                  0.090      1.614 r
  PIM_result_reg_151_/D (DFFRHQX2MTR)                    0.000      1.614 r
  data arrival time                                                 1.614

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_151_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.614
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.236


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_279_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14647/Y (BUFX4MTR)                                    0.099      0.467 r
  U16020/Y (INVX4MTR)                                    0.053      0.520 f
  U25676/Y (NAND2X2MTR)                                  0.050      0.569 r
  U16690/Y (NAND4X4MTR)                                  0.140      0.710 f
  U17918/Y (NOR2X4MTR)                                   0.092      0.801 r
  U25685/Y (NAND3X4MTR)                                  0.075      0.876 f
  U17846/Y (NOR2X4MTR)                                   0.073      0.949 r
  U25689/Y (NAND2X4MTR)                                  0.059      1.008 f
  U15956/Y (NOR2X4MTR)                                   0.075      1.082 r
  U13729/Y (NAND3X4MTR)                                  0.096      1.178 f
  U17527/Y (NOR2X4MTR)                                   0.095      1.273 r
  U26416/Y (OAI21X2MTR)                                  0.068      1.342 f
  U17553/Y (AO21X2MTR)                                   0.126      1.468 f
  U26449/Y (NAND3BX2MTR)                                 0.056      1.524 r
  U23144/Y (NOR2BX1MTR)                                  0.090      1.614 r
  PIM_result_reg_279_/D (DFFRHQX2MTR)                    0.000      1.614 r
  data arrival time                                                 1.614

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_279_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.614
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.236


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.131      0.131 f
  U18675/Y (INVX8MTR)                                    0.046      0.176 r
  U17297/Y (INVX6MTR)                                    0.038      0.214 f
  U23579/Y (NOR2BX8MTR)                                  0.071      0.285 r
  U21152/Y (AOI22X1MTR)                                  0.071      0.356 f
  U25513/Y (NAND4X2MTR)                                  0.079      0.435 r
  U20994/Y (NAND2X1MTR)                                  0.068      0.503 f
  U10262/Y (NAND2X2MTR)                                  0.072      0.575 r
  U14038/Y (INVX3MTR)                                    0.046      0.621 f
  U15881/Y (CLKNAND2X4MTR)                               0.049      0.670 r
  U15053/Y (OAI2B1X4MTR)                                 0.128      0.799 r
  U14599/Y (NAND3BX4MTR)                                 0.072      0.870 f
  U15657/Y (CLKNAND2X4MTR)                               0.061      0.931 r
  U14906/Y (INVX4MTR)                                    0.039      0.970 f
  U13058/Y (OAI21X4MTR)                                  0.074      1.044 r
  U20797/Y (OAI2BB1X4MTR)                                0.111      1.155 r
  U20735/Y (OAI211X8MTR)                                 0.069      1.224 f
  U12314/Y (NAND2X4MTR)                                  0.089      1.313 r
  U17529/Y (INVX4MTR)                                    0.040      1.353 f
  U14246/Y (INVX4MTR)                                    0.061      1.413 r
  U26508/Y (CLKNAND2X2MTR)                               0.065      1.479 f
  U22719/Y (OAI22X1MTR)                                  0.083      1.561 r
  U0_BANK_TOP/vACC_1_reg_7__15_/D (DFFRQX2MTR)           0.000      1.561 r
  data arrival time                                                 1.561

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_7__15_/CK (DFFRQX2MTR)          0.000      1.500 r
  library setup time                                    -0.175      1.325
  data required time                                                1.325
  --------------------------------------------------------------------------
  data required time                                                1.325
  data arrival time                                                -1.561
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.236


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_23_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14647/Y (BUFX4MTR)                                    0.099      0.467 r
  U16020/Y (INVX4MTR)                                    0.053      0.520 f
  U25676/Y (NAND2X2MTR)                                  0.050      0.569 r
  U16690/Y (NAND4X4MTR)                                  0.140      0.710 f
  U17918/Y (NOR2X4MTR)                                   0.092      0.801 r
  U25685/Y (NAND3X4MTR)                                  0.075      0.876 f
  U17846/Y (NOR2X4MTR)                                   0.073      0.949 r
  U25689/Y (NAND2X4MTR)                                  0.059      1.008 f
  U15956/Y (NOR2X4MTR)                                   0.075      1.082 r
  U13729/Y (NAND3X4MTR)                                  0.096      1.178 f
  U17527/Y (NOR2X4MTR)                                   0.095      1.273 r
  U26416/Y (OAI21X2MTR)                                  0.068      1.342 f
  U17553/Y (AO21X2MTR)                                   0.126      1.468 f
  U26449/Y (NAND3BX2MTR)                                 0.056      1.524 r
  U23146/Y (NOR2BX1MTR)                                  0.090      1.614 r
  PIM_result_reg_23_/D (DFFRHQX2MTR)                     0.000      1.614 r
  data arrival time                                                 1.614

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_23_/CK (DFFRHQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.614
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.236


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (CLKNAND2X2MTR)                               0.059      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.043      0.361 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.409 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.503 f
  U18516/Y (AND2X4MTR)                                   0.081      0.584 f
  U15193/Y (CLKNAND2X4MTR)                               0.032      0.615 r
  U16727/Y (INVX3MTR)                                    0.033      0.648 f
  U15100/Y (INVX2MTR)                                    0.029      0.677 r
  U11081/Y (CLKNAND2X2MTR)                               0.047      0.724 f
  U13197/Y (CLKNAND2X2MTR)                               0.046      0.770 r
  U17752/Y (NAND2X3MTR)                                  0.045      0.815 f
  U11628/Y (NAND2X3MTR)                                  0.040      0.854 r
  U11627/Y (NAND2X4MTR)                                  0.057      0.911 f
  U11759/Y (NAND2X4MTR)                                  0.053      0.965 r
  U11864/Y (NAND2X6MTR)                                  0.051      1.016 f
  U16430/Y (AOI21X2MTR)                                  0.080      1.096 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.156 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.213 r
  U11847/Y (NAND2X4MTR)                                  0.056      1.268 f
  U11786/Y (CLKNAND2X8MTR)                               0.043      1.311 r
  U11777/Y (NAND2X12MTR)                                 0.055      1.366 f
  U16323/Y (OAI2B1X4MTR)                                 0.084      1.450 r
  U17413/Y (INVX4MTR)                                    0.053      1.503 f
  U23605/Y (INVX4MTR)                                    0.053      1.556 r
  U26599/Y (OAI22X2MTR)                                  0.061      1.617 f
  U0_BANK_TOP/vACC_1_reg_2__3_/D (DFFRHQX2MTR)           0.000      1.617 f
  data arrival time                                                 1.617

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_2__3_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.617
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.236


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U17039/Y (INVX8MTR)                                    0.047      0.314 r
  U16098/Y (INVX4MTR)                                    0.037      0.351 f
  U24350/Y (CLKNAND2X2MTR)                               0.032      0.384 r
  U16033/Y (OA21X4MTR)                                   0.096      0.480 r
  U16171/Y (CLKNAND2X4MTR)                               0.046      0.525 f
  U25524/Y (CLKNAND2X4MTR)                               0.041      0.566 r
  U15346/Y (NAND2X6MTR)                                  0.049      0.615 f
  U16897/Y (NOR2X4MTR)                                   0.064      0.679 r
  U16808/Y (NOR2X4MTR)                                   0.042      0.721 f
  U12108/Y (NOR2X6MTR)                                   0.080      0.802 r
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.863 f
  U14503/Y (NAND2X8MTR)                                  0.043      0.906 r
  U15264/Y (NAND2X6MTR)                                  0.053      0.958 f
  U12172/Y (OAI2BB1X2MTR)                                0.107      1.066 f
  U17411/Y (AOI21X4MTR)                                  0.085      1.151 r
  U17391/Y (NAND2X6MTR)                                  0.070      1.221 f
  U9429/Y (CLKNAND2X4MTR)                                0.047      1.268 r
  U17458/Y (NAND2X6MTR)                                  0.052      1.320 f
  U9293/Y (AO21X4MTR)                                    0.139      1.459 f
  U15364/Y (INVX4MTR)                                    0.059      1.518 r
  U29519/Y (CLKNAND2X2MTR)                               0.048      1.566 f
  U18728/Y (OAI211X2MTR)                                 0.041      1.607 r
  U0_BANK_TOP/vACC_0_reg_5__8_/D (DFFRHQX2MTR)           0.000      1.607 r
  data arrival time                                                 1.607

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_5__8_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.607
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.236


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U15113/Y (MXI2X8MTR)                                   0.067      0.368 f
  U17155/Y (INVX12MTR)                                   0.043      0.412 r
  U19884/Y (BUFX10MTR)                                   0.069      0.480 r
  U17048/Y (INVX4MTR)                                    0.040      0.520 f
  U24669/Y (CLKNAND2X2MTR)                               0.042      0.562 r
  U23786/Y (NAND4X4MTR)                                  0.105      0.668 f
  U18110/Y (NOR2X2MTR)                                   0.100      0.768 r
  U15010/Y (NAND2X2MTR)                                  0.066      0.834 f
  U25231/Y (NOR2X4MTR)                                   0.081      0.915 r
  U11705/Y (NAND2X4MTR)                                  0.055      0.971 f
  U16538/Y (NOR2X4MTR)                                   0.072      1.042 r
  U16531/Y (NAND3X4MTR)                                  0.078      1.120 f
  U16460/Y (NOR2X6MTR)                                   0.096      1.216 r
  U10662/Y (NAND4X4MTR)                                  0.079      1.294 f
  U14284/Y (NAND4X4MTR)                                  0.068      1.363 r
  U17565/Y (CLKNAND2X2MTR)                               0.050      1.413 f
  U11062/Y (OAI31X1MTR)                                  0.040      1.452 r
  U18881/Y (AOI2BB1X2MTR)                                0.065      1.517 f
  U23180/Y (NOR2X1MTR)                                   0.053      1.570 r
  PIM_result_reg_11_/D (DFFRQX2MTR)                      0.000      1.570 r
  data arrival time                                                 1.570

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_11_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.570
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.236


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_139_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U15113/Y (MXI2X8MTR)                                   0.067      0.368 f
  U17155/Y (INVX12MTR)                                   0.043      0.412 r
  U19884/Y (BUFX10MTR)                                   0.069      0.480 r
  U17048/Y (INVX4MTR)                                    0.040      0.520 f
  U24669/Y (CLKNAND2X2MTR)                               0.042      0.562 r
  U23786/Y (NAND4X4MTR)                                  0.105      0.668 f
  U18110/Y (NOR2X2MTR)                                   0.100      0.768 r
  U15010/Y (NAND2X2MTR)                                  0.066      0.834 f
  U25231/Y (NOR2X4MTR)                                   0.081      0.915 r
  U11705/Y (NAND2X4MTR)                                  0.055      0.971 f
  U16538/Y (NOR2X4MTR)                                   0.072      1.042 r
  U16531/Y (NAND3X4MTR)                                  0.078      1.120 f
  U16460/Y (NOR2X6MTR)                                   0.096      1.216 r
  U10662/Y (NAND4X4MTR)                                  0.079      1.294 f
  U14284/Y (NAND4X4MTR)                                  0.068      1.363 r
  U17565/Y (CLKNAND2X2MTR)                               0.050      1.413 f
  U11062/Y (OAI31X1MTR)                                  0.040      1.452 r
  U18881/Y (AOI2BB1X2MTR)                                0.065      1.517 f
  U23179/Y (NOR2X1MTR)                                   0.053      1.570 r
  PIM_result_reg_139_/D (DFFRQX2MTR)                     0.000      1.570 r
  data arrival time                                                 1.570

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_139_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.570
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.236


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_267_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U15113/Y (MXI2X8MTR)                                   0.067      0.368 f
  U17155/Y (INVX12MTR)                                   0.043      0.412 r
  U19884/Y (BUFX10MTR)                                   0.069      0.480 r
  U17048/Y (INVX4MTR)                                    0.040      0.520 f
  U24669/Y (CLKNAND2X2MTR)                               0.042      0.562 r
  U23786/Y (NAND4X4MTR)                                  0.105      0.668 f
  U18110/Y (NOR2X2MTR)                                   0.100      0.768 r
  U15010/Y (NAND2X2MTR)                                  0.066      0.834 f
  U25231/Y (NOR2X4MTR)                                   0.081      0.915 r
  U11705/Y (NAND2X4MTR)                                  0.055      0.971 f
  U16538/Y (NOR2X4MTR)                                   0.072      1.042 r
  U16531/Y (NAND3X4MTR)                                  0.078      1.120 f
  U16460/Y (NOR2X6MTR)                                   0.096      1.216 r
  U10662/Y (NAND4X4MTR)                                  0.079      1.294 f
  U14284/Y (NAND4X4MTR)                                  0.068      1.363 r
  U17565/Y (CLKNAND2X2MTR)                               0.050      1.413 f
  U11062/Y (OAI31X1MTR)                                  0.040      1.452 r
  U18881/Y (AOI2BB1X2MTR)                                0.065      1.517 f
  U23178/Y (NOR2X1MTR)                                   0.053      1.570 r
  PIM_result_reg_267_/D (DFFRQX2MTR)                     0.000      1.570 r
  data arrival time                                                 1.570

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_267_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.570
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.236


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_395_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U15113/Y (MXI2X8MTR)                                   0.067      0.368 f
  U17155/Y (INVX12MTR)                                   0.043      0.412 r
  U19884/Y (BUFX10MTR)                                   0.069      0.480 r
  U17048/Y (INVX4MTR)                                    0.040      0.520 f
  U24669/Y (CLKNAND2X2MTR)                               0.042      0.562 r
  U23786/Y (NAND4X4MTR)                                  0.105      0.668 f
  U18110/Y (NOR2X2MTR)                                   0.100      0.768 r
  U15010/Y (NAND2X2MTR)                                  0.066      0.834 f
  U25231/Y (NOR2X4MTR)                                   0.081      0.915 r
  U11705/Y (NAND2X4MTR)                                  0.055      0.971 f
  U16538/Y (NOR2X4MTR)                                   0.072      1.042 r
  U16531/Y (NAND3X4MTR)                                  0.078      1.120 f
  U16460/Y (NOR2X6MTR)                                   0.096      1.216 r
  U10662/Y (NAND4X4MTR)                                  0.079      1.294 f
  U14284/Y (NAND4X4MTR)                                  0.068      1.363 r
  U17565/Y (CLKNAND2X2MTR)                               0.050      1.413 f
  U11062/Y (OAI31X1MTR)                                  0.040      1.452 r
  U18881/Y (AOI2BB1X2MTR)                                0.065      1.517 f
  U23177/Y (NOR2X1MTR)                                   0.053      1.570 r
  PIM_result_reg_395_/D (DFFRQX2MTR)                     0.000      1.570 r
  data arrival time                                                 1.570

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_395_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.570
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.236


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U11882/Y (INVX4MTR)                                    0.042      0.349 f
  U11884/Y (INVX4MTR)                                    0.051      0.400 r
  U13508/Y (CLKNAND2X2MTR)                               0.052      0.453 f
  U11486/Y (OAI21X3MTR)                                  0.043      0.496 r
  U19775/Y (OAI21BX4MTR)                                 0.079      0.575 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.621 r
  U11721/Y (NAND2X6MTR)                                  0.054      0.675 f
  U11434/Y (OAI21X6MTR)                                  0.081      0.757 r
  U11433/Y (CLKNAND2X4MTR)                               0.046      0.802 f
  U16788/Y (NOR2X4MTR)                                   0.070      0.873 r
  U19933/Y (NOR2X8MTR)                                   0.049      0.922 f
  U14523/Y (OAI21X4MTR)                                  0.099      1.021 r
  U26382/Y (AOI21X3MTR)                                  0.084      1.105 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.203 r
  U14266/Y (NAND2X4MTR)                                  0.063      1.266 f
  U16369/Y (NAND2X6MTR)                                  0.058      1.324 r
  U11918/Y (NAND2X12MTR)                                 0.056      1.379 f
  U9187/Y (OAI2B1X2MTR)                                  0.148      1.527 r
  U22780/Y (OAI22X1MTR)                                  0.097      1.624 f
  U0_BANK_TOP/vACC_2_reg_7__6_/D (DFFRHQX4MTR)           0.000      1.624 f
  data arrival time                                                 1.624

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_7__6_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.112      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.624
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.236


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U11882/Y (INVX4MTR)                                    0.042      0.349 f
  U11884/Y (INVX4MTR)                                    0.051      0.400 r
  U13508/Y (CLKNAND2X2MTR)                               0.052      0.453 f
  U11486/Y (OAI21X3MTR)                                  0.043      0.496 r
  U19775/Y (OAI21BX4MTR)                                 0.079      0.575 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.621 r
  U11721/Y (NAND2X6MTR)                                  0.054      0.675 f
  U11434/Y (OAI21X6MTR)                                  0.081      0.757 r
  U11433/Y (CLKNAND2X4MTR)                               0.046      0.802 f
  U16788/Y (NOR2X4MTR)                                   0.070      0.873 r
  U19933/Y (NOR2X8MTR)                                   0.049      0.922 f
  U14523/Y (OAI21X4MTR)                                  0.099      1.021 r
  U26382/Y (AOI21X3MTR)                                  0.084      1.105 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.203 r
  U14266/Y (NAND2X4MTR)                                  0.063      1.266 f
  U16369/Y (NAND2X6MTR)                                  0.058      1.324 r
  U11918/Y (NAND2X12MTR)                                 0.056      1.379 f
  U9187/Y (OAI2B1X2MTR)                                  0.148      1.527 r
  U22557/Y (OAI22X1MTR)                                  0.097      1.624 f
  U0_BANK_TOP/vACC_2_reg_7__5_/D (DFFRHQX4MTR)           0.000      1.624 f
  data arrival time                                                 1.624

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_7__5_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.112      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.624
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.236


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (CLKNAND2X2MTR)                               0.059      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.043      0.361 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.409 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.503 f
  U18516/Y (AND2X4MTR)                                   0.081      0.584 f
  U15193/Y (CLKNAND2X4MTR)                               0.032      0.615 r
  U16727/Y (INVX3MTR)                                    0.033      0.648 f
  U15100/Y (INVX2MTR)                                    0.029      0.677 r
  U11081/Y (CLKNAND2X2MTR)                               0.047      0.724 f
  U13197/Y (CLKNAND2X2MTR)                               0.046      0.770 r
  U17752/Y (NAND2X3MTR)                                  0.045      0.815 f
  U11628/Y (NAND2X3MTR)                                  0.040      0.854 r
  U11627/Y (NAND2X4MTR)                                  0.057      0.911 f
  U11759/Y (NAND2X4MTR)                                  0.053      0.965 r
  U11864/Y (NAND2X6MTR)                                  0.051      1.016 f
  U16430/Y (AOI21X2MTR)                                  0.080      1.096 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.156 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.213 r
  U11849/Y (INVX2MTR)                                    0.043      1.256 f
  U16381/Y (NOR2X6MTR)                                   0.072      1.328 r
  U9246/Y (BUFX4MTR)                                     0.101      1.429 r
  U25636/Y (MXI2X1MTR)                                   0.092      1.521 f
  U26605/Y (OAI22X2MTR)                                  0.084      1.606 r
  U0_BANK_TOP/vACC_1_reg_2__6_/D (DFFRHQX2MTR)           0.000      1.606 r
  data arrival time                                                 1.606

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_2__6_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.130      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.606
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.236


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U20808/Y (AOI21X8MTR)                                  0.108      1.348 r
  U16468/Y (OAI21BX4MTR)                                 0.079      1.428 f
  U11919/Y (INVX2MTR)                                    0.078      1.506 r
  U17545/Y (CLKNAND2X2MTR)                               0.054      1.560 f
  U28842/Y (OAI211X2MTR)                                 0.046      1.607 r
  U0_BANK_TOP/vACC_0_reg_1__12_/D (DFFRHQX2MTR)          0.000      1.607 r
  data arrival time                                                 1.607

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_1__12_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.607
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.236


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U11882/Y (INVX4MTR)                                    0.042      0.349 f
  U11884/Y (INVX4MTR)                                    0.051      0.400 r
  U13508/Y (CLKNAND2X2MTR)                               0.052      0.453 f
  U11486/Y (OAI21X3MTR)                                  0.043      0.496 r
  U19775/Y (OAI21BX4MTR)                                 0.079      0.575 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.621 r
  U11721/Y (NAND2X6MTR)                                  0.054      0.675 f
  U11434/Y (OAI21X6MTR)                                  0.081      0.757 r
  U11433/Y (CLKNAND2X4MTR)                               0.046      0.802 f
  U16788/Y (NOR2X4MTR)                                   0.070      0.873 r
  U19933/Y (NOR2X8MTR)                                   0.049      0.922 f
  U14523/Y (OAI21X4MTR)                                  0.099      1.021 r
  U26382/Y (AOI21X3MTR)                                  0.084      1.105 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.203 r
  U14266/Y (NAND2X4MTR)                                  0.063      1.266 f
  U16369/Y (NAND2X6MTR)                                  0.058      1.324 r
  U15756/Y (NAND2X6MTR)                                  0.060      1.384 f
  U26498/Y (OAI2B1X8MTR)                                 0.093      1.477 r
  U17203/Y (BUFX6MTR)                                    0.091      1.568 r
  U12254/Y (OAI22X1MTR)                                  0.062      1.629 f
  U0_BANK_TOP/vACC_3_reg_7__5_/D (DFFRHQX4MTR)           0.000      1.629 f
  data arrival time                                                 1.629

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_7__5_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.106      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.629
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.236


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U11882/Y (INVX4MTR)                                    0.042      0.349 f
  U11884/Y (INVX4MTR)                                    0.051      0.400 r
  U13508/Y (CLKNAND2X2MTR)                               0.052      0.453 f
  U11486/Y (OAI21X3MTR)                                  0.043      0.496 r
  U19775/Y (OAI21BX4MTR)                                 0.079      0.575 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.621 r
  U11721/Y (NAND2X6MTR)                                  0.054      0.675 f
  U11434/Y (OAI21X6MTR)                                  0.081      0.757 r
  U11433/Y (CLKNAND2X4MTR)                               0.046      0.802 f
  U16788/Y (NOR2X4MTR)                                   0.070      0.873 r
  U19933/Y (NOR2X8MTR)                                   0.049      0.922 f
  U14523/Y (OAI21X4MTR)                                  0.099      1.021 r
  U26382/Y (AOI21X3MTR)                                  0.084      1.105 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.203 r
  U14266/Y (NAND2X4MTR)                                  0.063      1.266 f
  U16369/Y (NAND2X6MTR)                                  0.058      1.324 r
  U15756/Y (NAND2X6MTR)                                  0.060      1.384 f
  U26498/Y (OAI2B1X8MTR)                                 0.093      1.477 r
  U17203/Y (BUFX6MTR)                                    0.091      1.568 r
  U11056/Y (OAI22X1MTR)                                  0.062      1.629 f
  U0_BANK_TOP/vACC_3_reg_7__2_/D (DFFRHQX4MTR)           0.000      1.629 f
  data arrival time                                                 1.629

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_7__2_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.106      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.629
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.236


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U11882/Y (INVX4MTR)                                    0.042      0.349 f
  U11884/Y (INVX4MTR)                                    0.051      0.400 r
  U13508/Y (CLKNAND2X2MTR)                               0.052      0.453 f
  U11486/Y (OAI21X3MTR)                                  0.043      0.496 r
  U19775/Y (OAI21BX4MTR)                                 0.079      0.575 f
  U20794/Y (OAI2B1X8MTR)                                 0.046      0.621 r
  U11721/Y (NAND2X6MTR)                                  0.054      0.675 f
  U11434/Y (OAI21X6MTR)                                  0.081      0.757 r
  U11433/Y (CLKNAND2X4MTR)                               0.046      0.802 f
  U16788/Y (NOR2X4MTR)                                   0.070      0.873 r
  U19933/Y (NOR2X8MTR)                                   0.049      0.922 f
  U14523/Y (OAI21X4MTR)                                  0.099      1.021 r
  U26382/Y (AOI21X3MTR)                                  0.084      1.105 f
  U20735/Y (OAI211X8MTR)                                 0.099      1.203 r
  U14266/Y (NAND2X4MTR)                                  0.063      1.266 f
  U16369/Y (NAND2X6MTR)                                  0.058      1.324 r
  U15756/Y (NAND2X6MTR)                                  0.060      1.384 f
  U26498/Y (OAI2B1X8MTR)                                 0.093      1.477 r
  U17203/Y (BUFX6MTR)                                    0.091      1.568 r
  U12248/Y (OAI22X1MTR)                                  0.062      1.629 f
  U0_BANK_TOP/vACC_3_reg_7__3_/D (DFFRHQX4MTR)           0.000      1.629 f
  data arrival time                                                 1.629

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_7__3_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.106      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.629
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.236


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U17039/Y (INVX8MTR)                                    0.047      0.314 r
  U15261/Y (INVX4MTR)                                    0.043      0.357 f
  U25809/Y (AOI22X2MTR)                                  0.066      0.423 r
  U17140/Y (NOR2BX4MTR)                                  0.108      0.530 r
  U11384/Y (NOR2X4MTR)                                   0.034      0.564 f
  U11382/Y (INVX4MTR)                                    0.036      0.601 r
  U24246/Y (CLKNAND2X4MTR)                               0.053      0.653 f
  U25099/Y (NOR2X3MTR)                                   0.066      0.719 r
  U10234/Y (INVX2MTR)                                    0.041      0.760 f
  U14988/Y (NAND2BX2MTR)                                 0.044      0.804 r
  U17719/Y (INVX2MTR)                                    0.034      0.838 f
  U12005/Y (NAND2X2MTR)                                  0.032      0.870 r
  U11175/Y (INVX2MTR)                                    0.038      0.908 f
  U11178/Y (NAND2X4MTR)                                  0.040      0.948 r
  U16442/Y (NAND2X6MTR)                                  0.049      0.997 f
  U9609/Y (OAI2BB1X2MTR)                                 0.102      1.098 f
  U9575/Y (NAND2X4MTR)                                   0.038      1.137 r
  U9507/Y (NAND3X4MTR)                                   0.071      1.208 f
  U9480/Y (INVX2MTR)                                     0.072      1.280 r
  U15434/Y (NOR2X8MTR)                                   0.035      1.315 f
  U15379/Y (BUFX4MTR)                                    0.097      1.412 f
  U22388/Y (OAI21X2MTR)                                  0.111      1.523 r
  U11565/Y (OAI22X1MTR)                                  0.088      1.611 f
  U0_BANK_TOP/vACC_3_reg_6__5_/D (DFFRHQX2MTR)           0.000      1.611 f
  data arrival time                                                 1.611

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_6__5_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.124      1.376
  data required time                                                1.376
  --------------------------------------------------------------------------
  data required time                                                1.376
  data arrival time                                                -1.611
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.235


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (CLKNAND2X2MTR)                               0.059      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.043      0.361 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.409 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.503 f
  U18516/Y (AND2X4MTR)                                   0.081      0.584 f
  U15193/Y (CLKNAND2X4MTR)                               0.032      0.615 r
  U16727/Y (INVX3MTR)                                    0.033      0.648 f
  U15100/Y (INVX2MTR)                                    0.029      0.677 r
  U11081/Y (CLKNAND2X2MTR)                               0.047      0.724 f
  U13197/Y (CLKNAND2X2MTR)                               0.046      0.770 r
  U17752/Y (NAND2X3MTR)                                  0.045      0.815 f
  U11628/Y (NAND2X3MTR)                                  0.040      0.854 r
  U11627/Y (NAND2X4MTR)                                  0.057      0.911 f
  U11759/Y (NAND2X4MTR)                                  0.053      0.965 r
  U11864/Y (NAND2X6MTR)                                  0.051      1.016 f
  U16430/Y (AOI21X2MTR)                                  0.080      1.096 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.156 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.213 r
  U11847/Y (NAND2X4MTR)                                  0.056      1.268 f
  U11786/Y (CLKNAND2X8MTR)                               0.043      1.311 r
  U11777/Y (NAND2X12MTR)                                 0.055      1.366 f
  U16323/Y (OAI2B1X4MTR)                                 0.084      1.450 r
  U17413/Y (INVX4MTR)                                    0.053      1.503 f
  U23604/Y (INVX4MTR)                                    0.052      1.554 r
  U26597/Y (OAI22X2MTR)                                  0.061      1.615 f
  U0_BANK_TOP/vACC_1_reg_2__7_/D (DFFRHQX2MTR)           0.000      1.615 f
  data arrival time                                                 1.615

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_2__7_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.615
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.234


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (CLKNAND2X2MTR)                               0.059      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.043      0.361 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.409 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.503 f
  U18516/Y (AND2X4MTR)                                   0.081      0.584 f
  U15193/Y (CLKNAND2X4MTR)                               0.032      0.615 r
  U16727/Y (INVX3MTR)                                    0.033      0.648 f
  U15100/Y (INVX2MTR)                                    0.029      0.677 r
  U11081/Y (CLKNAND2X2MTR)                               0.047      0.724 f
  U13197/Y (CLKNAND2X2MTR)                               0.046      0.770 r
  U17752/Y (NAND2X3MTR)                                  0.045      0.815 f
  U11628/Y (NAND2X3MTR)                                  0.040      0.854 r
  U11627/Y (NAND2X4MTR)                                  0.057      0.911 f
  U11759/Y (NAND2X4MTR)                                  0.053      0.965 r
  U11864/Y (NAND2X6MTR)                                  0.051      1.016 f
  U16430/Y (AOI21X2MTR)                                  0.080      1.096 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.156 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.213 r
  U11847/Y (NAND2X4MTR)                                  0.056      1.268 f
  U11786/Y (CLKNAND2X8MTR)                               0.043      1.311 r
  U11777/Y (NAND2X12MTR)                                 0.055      1.366 f
  U16323/Y (OAI2B1X4MTR)                                 0.084      1.450 r
  U17413/Y (INVX4MTR)                                    0.053      1.503 f
  U15361/Y (INVX4MTR)                                    0.052      1.554 r
  U26598/Y (OAI22X2MTR)                                  0.061      1.615 f
  U0_BANK_TOP/vACC_1_reg_2__5_/D (DFFRHQX2MTR)           0.000      1.615 f
  data arrival time                                                 1.615

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_2__5_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.615
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.234


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (CLKNAND2X2MTR)                               0.059      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.043      0.361 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.409 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.503 f
  U18516/Y (AND2X4MTR)                                   0.081      0.584 f
  U15193/Y (CLKNAND2X4MTR)                               0.032      0.615 r
  U16727/Y (INVX3MTR)                                    0.033      0.648 f
  U15100/Y (INVX2MTR)                                    0.029      0.677 r
  U11081/Y (CLKNAND2X2MTR)                               0.047      0.724 f
  U13197/Y (CLKNAND2X2MTR)                               0.046      0.770 r
  U17752/Y (NAND2X3MTR)                                  0.045      0.815 f
  U11628/Y (NAND2X3MTR)                                  0.040      0.854 r
  U11627/Y (NAND2X4MTR)                                  0.057      0.911 f
  U11759/Y (NAND2X4MTR)                                  0.053      0.965 r
  U11864/Y (NAND2X6MTR)                                  0.051      1.016 f
  U16430/Y (AOI21X2MTR)                                  0.080      1.096 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.156 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.213 r
  U11847/Y (NAND2X4MTR)                                  0.056      1.268 f
  U11786/Y (CLKNAND2X8MTR)                               0.043      1.311 r
  U11777/Y (NAND2X12MTR)                                 0.055      1.366 f
  U16323/Y (OAI2B1X4MTR)                                 0.084      1.450 r
  U17413/Y (INVX4MTR)                                    0.053      1.503 f
  U23604/Y (INVX4MTR)                                    0.052      1.554 r
  U26600/Y (OAI22X2MTR)                                  0.061      1.615 f
  U0_BANK_TOP/vACC_1_reg_2__1_/D (DFFRHQX2MTR)           0.000      1.615 f
  data arrival time                                                 1.615

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_2__1_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.615
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.234


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24079/Y (INVX6MTR)                                    0.041      0.328 f
  U17036/Y (INVX4MTR)                                    0.046      0.374 r
  U10447/Y (INVX4MTR)                                    0.040      0.415 f
  U11615/Y (NOR2X3MTR)                                   0.053      0.467 r
  U23944/Y (AOI21X3MTR)                                  0.035      0.503 f
  U12205/Y (OAI21X4MTR)                                  0.045      0.548 r
  U11670/Y (OAI21X6MTR)                                  0.068      0.616 f
  U24246/Y (CLKNAND2X4MTR)                               0.046      0.662 r
  U25099/Y (NOR2X3MTR)                                   0.031      0.693 f
  U10234/Y (INVX2MTR)                                    0.035      0.728 r
  U14988/Y (NAND2BX2MTR)                                 0.051      0.779 f
  U17719/Y (INVX2MTR)                                    0.044      0.823 r
  U12005/Y (NAND2X2MTR)                                  0.041      0.863 f
  U11175/Y (INVX2MTR)                                    0.049      0.912 r
  U11178/Y (NAND2X4MTR)                                  0.050      0.962 f
  U16442/Y (NAND2X6MTR)                                  0.045      1.007 r
  U9609/Y (OAI2BB1X2MTR)                                 0.106      1.113 r
  U9575/Y (NAND2X4MTR)                                   0.040      1.153 f
  U9507/Y (NAND3X4MTR)                                   0.048      1.201 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.249 f
  U11696/Y (CLKNAND2X4MTR)                               0.043      1.292 r
  U12257/Y (NAND2X8MTR)                                  0.063      1.355 f
  U20847/Y (OAI2B1X8MTR)                                 0.096      1.451 r
  U17398/Y (INVX4MTR)                                    0.046      1.497 f
  U16254/Y (INVX4MTR)                                    0.055      1.552 r
  U26367/Y (OAI22X2MTR)                                  0.063      1.615 f
  U0_BANK_TOP/vACC_3_reg_6__4_/D (DFFRHQX2MTR)           0.000      1.615 f
  data arrival time                                                 1.615

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_6__4_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.118      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.615
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.234


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24079/Y (INVX6MTR)                                    0.041      0.328 f
  U17036/Y (INVX4MTR)                                    0.046      0.374 r
  U10447/Y (INVX4MTR)                                    0.040      0.415 f
  U11615/Y (NOR2X3MTR)                                   0.053      0.467 r
  U23944/Y (AOI21X3MTR)                                  0.035      0.503 f
  U12205/Y (OAI21X4MTR)                                  0.045      0.548 r
  U11670/Y (OAI21X6MTR)                                  0.068      0.616 f
  U24246/Y (CLKNAND2X4MTR)                               0.046      0.662 r
  U25099/Y (NOR2X3MTR)                                   0.031      0.693 f
  U10234/Y (INVX2MTR)                                    0.035      0.728 r
  U14988/Y (NAND2BX2MTR)                                 0.051      0.779 f
  U17719/Y (INVX2MTR)                                    0.044      0.823 r
  U12005/Y (NAND2X2MTR)                                  0.041      0.863 f
  U11175/Y (INVX2MTR)                                    0.049      0.912 r
  U11178/Y (NAND2X4MTR)                                  0.050      0.962 f
  U16442/Y (NAND2X6MTR)                                  0.045      1.007 r
  U9609/Y (OAI2BB1X2MTR)                                 0.106      1.113 r
  U9575/Y (NAND2X4MTR)                                   0.040      1.153 f
  U9507/Y (NAND3X4MTR)                                   0.048      1.201 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.249 f
  U11696/Y (CLKNAND2X4MTR)                               0.043      1.292 r
  U12257/Y (NAND2X8MTR)                                  0.063      1.355 f
  U20847/Y (OAI2B1X8MTR)                                 0.096      1.451 r
  U17398/Y (INVX4MTR)                                    0.046      1.497 f
  U16254/Y (INVX4MTR)                                    0.055      1.552 r
  U26421/Y (OAI22X2MTR)                                  0.063      1.615 f
  U0_BANK_TOP/vACC_3_reg_6__1_/D (DFFRHQX2MTR)           0.000      1.615 f
  data arrival time                                                 1.615

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_6__1_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.118      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.615
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.234


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24079/Y (INVX6MTR)                                    0.041      0.328 f
  U17036/Y (INVX4MTR)                                    0.046      0.374 r
  U10447/Y (INVX4MTR)                                    0.040      0.415 f
  U11615/Y (NOR2X3MTR)                                   0.053      0.467 r
  U23944/Y (AOI21X3MTR)                                  0.035      0.503 f
  U12205/Y (OAI21X4MTR)                                  0.045      0.548 r
  U11670/Y (OAI21X6MTR)                                  0.068      0.616 f
  U24246/Y (CLKNAND2X4MTR)                               0.046      0.662 r
  U25099/Y (NOR2X3MTR)                                   0.031      0.693 f
  U10234/Y (INVX2MTR)                                    0.035      0.728 r
  U14988/Y (NAND2BX2MTR)                                 0.051      0.779 f
  U17719/Y (INVX2MTR)                                    0.044      0.823 r
  U12005/Y (NAND2X2MTR)                                  0.041      0.863 f
  U11175/Y (INVX2MTR)                                    0.049      0.912 r
  U11178/Y (NAND2X4MTR)                                  0.050      0.962 f
  U16442/Y (NAND2X6MTR)                                  0.045      1.007 r
  U9609/Y (OAI2BB1X2MTR)                                 0.106      1.113 r
  U9575/Y (NAND2X4MTR)                                   0.040      1.153 f
  U9507/Y (NAND3X4MTR)                                   0.048      1.201 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.249 f
  U11696/Y (CLKNAND2X4MTR)                               0.043      1.292 r
  U12257/Y (NAND2X8MTR)                                  0.063      1.355 f
  U20847/Y (OAI2B1X8MTR)                                 0.096      1.451 r
  U17398/Y (INVX4MTR)                                    0.046      1.497 f
  U16254/Y (INVX4MTR)                                    0.055      1.552 r
  U26402/Y (OAI22X2MTR)                                  0.063      1.615 f
  U0_BANK_TOP/vACC_3_reg_6__6_/D (DFFRHQX2MTR)           0.000      1.615 f
  data arrival time                                                 1.615

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_6__6_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.118      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.615
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.233


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.164      0.164 r
  U28673/Y (NOR2X12MTR)                                  0.066      0.230 f
  U10650/Y (INVX14MTR)                                   0.059      0.290 r
  U13040/Y (INVX10MTR)                                   0.036      0.326 f
  U12532/Y (AOI22X2MTR)                                  0.085      0.411 r
  U23959/Y (OAI2BB1X4MTR)                                0.104      0.514 r
  U12724/Y (NAND2X4MTR)                                  0.048      0.562 f
  U13570/Y (NOR2X8MTR)                                   0.066      0.628 r
  U13251/Y (CLKNAND2X8MTR)                               0.053      0.681 f
  U20375/Y (CLKNAND2X16MTR)                              0.067      0.748 r
  U10216/Y (NAND2X8MTR)                                  0.062      0.810 f
  U11228/Y (INVX12MTR)                                   0.049      0.859 r
  U21702/Y (NOR2X12MTR)                                  0.030      0.889 f
  U20858/Y (OAI21X8MTR)                                  0.062      0.951 r
  U13468/Y (OAI2BB1X4MTR)                                0.073      1.025 f
  U11662/Y (XOR2X8MTR)                                   0.090      1.114 f
  U19969/Y (XNOR2X8MTR)                                  0.087      1.201 r
  U28900/Y (XOR2X8MTR)                                   0.098      1.299 r
  U14785/Y (NOR2X4MTR)                                   0.044      1.343 f
  U28650/Y (NAND2BX1MTR)                                 0.123      1.466 f
  U20300/Y (XNOR2X1MTR)                                  0.082      1.548 f
  U22822/Y (NOR2X1MTR)                                   0.063      1.610 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_4_/D (DFFRHQX2MTR)
                                                         0.000      1.610 r
  data arrival time                                                 1.610

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_4_/CK (DFFRHQX2MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.123      1.377
  data required time                                                1.377
  --------------------------------------------------------------------------
  data required time                                                1.377
  data arrival time                                                -1.610
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.233


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U13522/Y (INVX2MTR)                                    0.064      0.560 r
  U18466/Y (NOR2X4MTR)                                   0.039      0.599 f
  U9991/Y (NOR2X2MTR)                                    0.111      0.710 r
  U12545/Y (OAI2B1X4MTR)                                 0.169      0.879 r
  U17934/Y (AOI21X4MTR)                                  0.082      0.961 f
  U17841/Y (OAI21X2MTR)                                  0.090      1.051 r
  U20545/Y (NOR2BX1MTR)                                  0.051      1.102 f
  U10679/Y (OAI2BB1X2MTR)                                0.047      1.150 r
  U9439/Y (NAND3X4MTR)                                   0.076      1.225 f
  U9343/Y (CLKNAND2X4MTR)                                0.053      1.279 r
  U17558/Y (NAND2X6MTR)                                  0.055      1.334 f
  U17522/Y (AO21X4MTR)                                   0.138      1.472 f
  U23656/Y (INVX4MTR)                                    0.056      1.527 r
  U29295/Y (CLKNAND2X2MTR)                               0.045      1.572 f
  U11264/Y (OAI21X1MTR)                                  0.035      1.607 r
  U0_BANK_TOP/vACC_2_reg_3__3_/D (DFFRHQX2MTR)           0.000      1.607 r
  data arrival time                                                 1.607

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_3__3_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.607
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.233


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U9419/Y (BUFX4MTR)                                     0.109      1.350 f
  U9259/Y (NAND2X6MTR)                                   0.062      1.411 r
  U28951/Y (MXI2X2MTR)                                   0.113      1.524 r
  U10936/Y (OAI21X1MTR)                                  0.089      1.613 f
  U0_BANK_TOP/vACC_0_reg_1__0_/D (DFFRHQX2MTR)           0.000      1.613 f
  data arrival time                                                 1.613

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_1__0_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.613
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.233


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U13522/Y (INVX2MTR)                                    0.064      0.560 r
  U18466/Y (NOR2X4MTR)                                   0.039      0.599 f
  U9991/Y (NOR2X2MTR)                                    0.111      0.710 r
  U12545/Y (OAI2B1X4MTR)                                 0.169      0.879 r
  U17934/Y (AOI21X4MTR)                                  0.082      0.961 f
  U26911/Y (OAI21X2MTR)                                  0.087      1.047 r
  U23867/Y (AOI21X2MTR)                                  0.044      1.091 f
  U24908/Y (XOR2X2MTR)                                   0.081      1.173 f
  U9442/Y (AOI22X2MTR)                                   0.116      1.288 r
  U19022/Y (NAND2X2MTR)                                  0.113      1.401 f
  U29257/Y (MXI2X2MTR)                                   0.123      1.524 r
  U10948/Y (OAI21X1MTR)                                  0.090      1.613 f
  U0_BANK_TOP/vACC_2_reg_3__7_/D (DFFRHQX2MTR)           0.000      1.613 f
  data arrival time                                                 1.613

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_3__7_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.613
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.233


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U13522/Y (INVX2MTR)                                    0.064      0.560 r
  U18466/Y (NOR2X4MTR)                                   0.039      0.599 f
  U9991/Y (NOR2X2MTR)                                    0.111      0.710 r
  U12545/Y (OAI2B1X4MTR)                                 0.169      0.879 r
  U17934/Y (AOI21X4MTR)                                  0.082      0.961 f
  U26911/Y (OAI21X2MTR)                                  0.087      1.047 r
  U23867/Y (AOI21X2MTR)                                  0.044      1.091 f
  U24908/Y (XOR2X2MTR)                                   0.081      1.173 f
  U9442/Y (AOI22X2MTR)                                   0.116      1.288 r
  U19022/Y (NAND2X2MTR)                                  0.113      1.401 f
  U29257/Y (MXI2X2MTR)                                   0.123      1.524 r
  U10885/Y (OAI21X1MTR)                                  0.090      1.613 f
  U0_BANK_TOP/vACC_0_reg_3__7_/D (DFFRHQX2MTR)           0.000      1.613 f
  data arrival time                                                 1.613

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_3__7_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.613
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.233


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24079/Y (INVX6MTR)                                    0.041      0.328 f
  U17036/Y (INVX4MTR)                                    0.046      0.374 r
  U10447/Y (INVX4MTR)                                    0.040      0.415 f
  U11615/Y (NOR2X3MTR)                                   0.053      0.467 r
  U23944/Y (AOI21X3MTR)                                  0.035      0.503 f
  U12205/Y (OAI21X4MTR)                                  0.045      0.548 r
  U11670/Y (OAI21X6MTR)                                  0.068      0.616 f
  U24246/Y (CLKNAND2X4MTR)                               0.046      0.662 r
  U25099/Y (NOR2X3MTR)                                   0.031      0.693 f
  U10234/Y (INVX2MTR)                                    0.035      0.728 r
  U14988/Y (NAND2BX2MTR)                                 0.051      0.779 f
  U17719/Y (INVX2MTR)                                    0.044      0.823 r
  U12005/Y (NAND2X2MTR)                                  0.041      0.863 f
  U11175/Y (INVX2MTR)                                    0.049      0.912 r
  U11178/Y (NAND2X4MTR)                                  0.050      0.962 f
  U16442/Y (NAND2X6MTR)                                  0.045      1.007 r
  U9609/Y (OAI2BB1X2MTR)                                 0.106      1.113 r
  U9575/Y (NAND2X4MTR)                                   0.040      1.153 f
  U9507/Y (NAND3X4MTR)                                   0.048      1.201 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.249 f
  U11696/Y (CLKNAND2X4MTR)                               0.043      1.292 r
  U12257/Y (NAND2X8MTR)                                  0.063      1.355 f
  U20849/Y (OAI2B1X8MTR)                                 0.100      1.456 r
  U17188/Y (INVX4MTR)                                    0.047      1.502 f
  U16282/Y (INVX4MTR)                                    0.051      1.553 r
  U26422/Y (OAI22X2MTR)                                  0.061      1.614 f
  U0_BANK_TOP/vACC_1_reg_6__7_/D (DFFRHQX2MTR)           0.000      1.614 f
  data arrival time                                                 1.614

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_6__7_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.118      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.614
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.232


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_197_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14669/Y (BUFX8MTR)                                    0.073      0.440 r
  U14641/Y (BUFX10MTR)                                   0.072      0.513 r
  U17100/Y (INVX2MTR)                                    0.066      0.579 f
  U18215/Y (CLKNAND2X2MTR)                               0.059      0.638 r
  U25449/Y (NAND4X4MTR)                                  0.112      0.750 f
  U11007/Y (NOR2X4MTR)                                   0.092      0.842 r
  U16602/Y (NAND2X4MTR)                                  0.057      0.899 f
  U11793/Y (NOR2X4MTR)                                   0.060      0.959 r
  U16554/Y (NAND2X4MTR)                                  0.059      1.019 f
  U16516/Y (INVX6MTR)                                    0.047      1.066 r
  U15142/Y (BUFX8MTR)                                    0.063      1.129 r
  U10964/Y (AND2X1MTR)                                   0.078      1.207 r
  U17487/Y (NAND2X2MTR)                                  0.070      1.277 f
  U11073/Y (OAI211X1MTR)                                 0.099      1.376 r
  U11051/Y (AOI21X2MTR)                                  0.043      1.419 f
  U18797/Y (NAND3X2MTR)                                  0.066      1.485 r
  U22997/Y (AND2X1MTR)                                   0.086      1.571 r
  PIM_result_reg_197_/D (DFFRQX2MTR)                     0.000      1.571 r
  data arrival time                                                 1.571

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_197_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.571
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.232


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_69_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14669/Y (BUFX8MTR)                                    0.073      0.440 r
  U14641/Y (BUFX10MTR)                                   0.072      0.513 r
  U17100/Y (INVX2MTR)                                    0.066      0.579 f
  U18215/Y (CLKNAND2X2MTR)                               0.059      0.638 r
  U25449/Y (NAND4X4MTR)                                  0.112      0.750 f
  U11007/Y (NOR2X4MTR)                                   0.092      0.842 r
  U16602/Y (NAND2X4MTR)                                  0.057      0.899 f
  U11793/Y (NOR2X4MTR)                                   0.060      0.959 r
  U16554/Y (NAND2X4MTR)                                  0.059      1.019 f
  U16516/Y (INVX6MTR)                                    0.047      1.066 r
  U15142/Y (BUFX8MTR)                                    0.063      1.129 r
  U10964/Y (AND2X1MTR)                                   0.078      1.207 r
  U17487/Y (NAND2X2MTR)                                  0.070      1.277 f
  U11073/Y (OAI211X1MTR)                                 0.099      1.376 r
  U11051/Y (AOI21X2MTR)                                  0.043      1.419 f
  U18797/Y (NAND3X2MTR)                                  0.066      1.485 r
  U22998/Y (AND2X1MTR)                                   0.086      1.571 r
  PIM_result_reg_69_/D (DFFRQX2MTR)                      0.000      1.571 r
  data arrival time                                                 1.571

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_69_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.571
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.232


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_325_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14669/Y (BUFX8MTR)                                    0.073      0.440 r
  U14641/Y (BUFX10MTR)                                   0.072      0.513 r
  U17100/Y (INVX2MTR)                                    0.066      0.579 f
  U18215/Y (CLKNAND2X2MTR)                               0.059      0.638 r
  U25449/Y (NAND4X4MTR)                                  0.112      0.750 f
  U11007/Y (NOR2X4MTR)                                   0.092      0.842 r
  U16602/Y (NAND2X4MTR)                                  0.057      0.899 f
  U11793/Y (NOR2X4MTR)                                   0.060      0.959 r
  U16554/Y (NAND2X4MTR)                                  0.059      1.019 f
  U16516/Y (INVX6MTR)                                    0.047      1.066 r
  U15142/Y (BUFX8MTR)                                    0.063      1.129 r
  U10964/Y (AND2X1MTR)                                   0.078      1.207 r
  U17487/Y (NAND2X2MTR)                                  0.070      1.277 f
  U11073/Y (OAI211X1MTR)                                 0.099      1.376 r
  U11051/Y (AOI21X2MTR)                                  0.043      1.419 f
  U18797/Y (NAND3X2MTR)                                  0.066      1.485 r
  U22996/Y (AND2X1MTR)                                   0.086      1.571 r
  PIM_result_reg_325_/D (DFFRQX2MTR)                     0.000      1.571 r
  data arrival time                                                 1.571

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_325_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.571
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.232


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_453_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U11558/Y (OAI2BB1X4MTR)                                0.102      0.367 r
  U14669/Y (BUFX8MTR)                                    0.073      0.440 r
  U14641/Y (BUFX10MTR)                                   0.072      0.513 r
  U17100/Y (INVX2MTR)                                    0.066      0.579 f
  U18215/Y (CLKNAND2X2MTR)                               0.059      0.638 r
  U25449/Y (NAND4X4MTR)                                  0.112      0.750 f
  U11007/Y (NOR2X4MTR)                                   0.092      0.842 r
  U16602/Y (NAND2X4MTR)                                  0.057      0.899 f
  U11793/Y (NOR2X4MTR)                                   0.060      0.959 r
  U16554/Y (NAND2X4MTR)                                  0.059      1.019 f
  U16516/Y (INVX6MTR)                                    0.047      1.066 r
  U15142/Y (BUFX8MTR)                                    0.063      1.129 r
  U10964/Y (AND2X1MTR)                                   0.078      1.207 r
  U17487/Y (NAND2X2MTR)                                  0.070      1.277 f
  U11073/Y (OAI211X1MTR)                                 0.099      1.376 r
  U11051/Y (AOI21X2MTR)                                  0.043      1.419 f
  U18797/Y (NAND3X2MTR)                                  0.066      1.485 r
  U22995/Y (AND2X1MTR)                                   0.086      1.571 r
  PIM_result_reg_453_/D (DFFRQX2MTR)                     0.000      1.571 r
  data arrival time                                                 1.571

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_453_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.571
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.232


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26912/Y (NAND3X4MTR)                                  0.071      0.222 f
  U18969/Y (INVX6MTR)                                    0.066      0.288 r
  U24079/Y (INVX6MTR)                                    0.041      0.328 f
  U17036/Y (INVX4MTR)                                    0.046      0.374 r
  U10447/Y (INVX4MTR)                                    0.040      0.415 f
  U11615/Y (NOR2X3MTR)                                   0.053      0.467 r
  U23944/Y (AOI21X3MTR)                                  0.035      0.503 f
  U12205/Y (OAI21X4MTR)                                  0.045      0.548 r
  U11670/Y (OAI21X6MTR)                                  0.068      0.616 f
  U24246/Y (CLKNAND2X4MTR)                               0.046      0.662 r
  U25099/Y (NOR2X3MTR)                                   0.031      0.693 f
  U10234/Y (INVX2MTR)                                    0.035      0.728 r
  U14988/Y (NAND2BX2MTR)                                 0.051      0.779 f
  U17719/Y (INVX2MTR)                                    0.044      0.823 r
  U12005/Y (NAND2X2MTR)                                  0.041      0.863 f
  U11175/Y (INVX2MTR)                                    0.049      0.912 r
  U11178/Y (NAND2X4MTR)                                  0.050      0.962 f
  U16442/Y (NAND2X6MTR)                                  0.045      1.007 r
  U9609/Y (OAI2BB1X2MTR)                                 0.106      1.113 r
  U9575/Y (NAND2X4MTR)                                   0.040      1.153 f
  U9507/Y (NAND3X4MTR)                                   0.048      1.201 r
  U9372/Y (CLKNAND2X4MTR)                                0.048      1.249 f
  U11696/Y (CLKNAND2X4MTR)                               0.043      1.292 r
  U12257/Y (NAND2X8MTR)                                  0.063      1.355 f
  U20849/Y (OAI2B1X8MTR)                                 0.100      1.456 r
  U17188/Y (INVX4MTR)                                    0.047      1.502 f
  U16282/Y (INVX4MTR)                                    0.051      1.553 r
  U26423/Y (OAI22X2MTR)                                  0.061      1.614 f
  U0_BANK_TOP/vACC_1_reg_6__5_/D (DFFRHQX2MTR)           0.000      1.614 f
  data arrival time                                                 1.614

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_6__5_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.118      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.614
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.232


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (CLKNAND2X2MTR)                               0.059      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.043      0.361 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.409 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.503 f
  U18516/Y (AND2X4MTR)                                   0.081      0.584 f
  U15193/Y (CLKNAND2X4MTR)                               0.032      0.615 r
  U16727/Y (INVX3MTR)                                    0.033      0.648 f
  U15100/Y (INVX2MTR)                                    0.029      0.677 r
  U11081/Y (CLKNAND2X2MTR)                               0.047      0.724 f
  U13197/Y (CLKNAND2X2MTR)                               0.046      0.770 r
  U17752/Y (NAND2X3MTR)                                  0.045      0.815 f
  U11628/Y (NAND2X3MTR)                                  0.040      0.854 r
  U11627/Y (NAND2X4MTR)                                  0.057      0.911 f
  U11759/Y (NAND2X4MTR)                                  0.053      0.965 r
  U11864/Y (NAND2X6MTR)                                  0.051      1.016 f
  U16430/Y (AOI21X2MTR)                                  0.080      1.096 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.156 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.213 r
  U11849/Y (INVX2MTR)                                    0.043      1.256 f
  U16381/Y (NOR2X6MTR)                                   0.072      1.328 r
  U9246/Y (BUFX4MTR)                                     0.101      1.429 r
  U26531/Y (NAND2BX4MTR)                                 0.092      1.521 r
  U12960/Y (OAI222X2MTR)                                 0.084      1.605 f
  U0_BANK_TOP/vACC_3_reg_2__10_/D (DFFRHQX2MTR)          0.000      1.605 f
  data arrival time                                                 1.605

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_2__10_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.127      1.373
  data required time                                                1.373
  --------------------------------------------------------------------------
  data required time                                                1.373
  data arrival time                                                -1.605
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.232


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (CLKNAND2X2MTR)                               0.059      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.043      0.361 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.409 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.503 f
  U18516/Y (AND2X4MTR)                                   0.081      0.584 f
  U15193/Y (CLKNAND2X4MTR)                               0.032      0.615 r
  U16727/Y (INVX3MTR)                                    0.033      0.648 f
  U15100/Y (INVX2MTR)                                    0.029      0.677 r
  U11081/Y (CLKNAND2X2MTR)                               0.047      0.724 f
  U13197/Y (CLKNAND2X2MTR)                               0.046      0.770 r
  U17752/Y (NAND2X3MTR)                                  0.045      0.815 f
  U11628/Y (NAND2X3MTR)                                  0.040      0.854 r
  U11627/Y (NAND2X4MTR)                                  0.057      0.911 f
  U11759/Y (NAND2X4MTR)                                  0.053      0.965 r
  U11864/Y (NAND2X6MTR)                                  0.051      1.016 f
  U16430/Y (AOI21X2MTR)                                  0.080      1.096 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.156 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.213 r
  U11849/Y (INVX2MTR)                                    0.043      1.256 f
  U16381/Y (NOR2X6MTR)                                   0.072      1.328 r
  U9246/Y (BUFX4MTR)                                     0.101      1.429 r
  U26531/Y (NAND2BX4MTR)                                 0.092      1.521 r
  U12959/Y (OAI222X2MTR)                                 0.084      1.605 f
  U0_BANK_TOP/vACC_3_reg_2__11_/D (DFFRHQX2MTR)          0.000      1.605 f
  data arrival time                                                 1.605

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_2__11_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.127      1.373
  data required time                                                1.373
  --------------------------------------------------------------------------
  data required time                                                1.373
  data arrival time                                                -1.605
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.232


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (CLKNAND2X2MTR)                               0.059      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.043      0.361 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.409 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.503 f
  U18516/Y (AND2X4MTR)                                   0.081      0.584 f
  U15193/Y (CLKNAND2X4MTR)                               0.032      0.615 r
  U16727/Y (INVX3MTR)                                    0.033      0.648 f
  U15100/Y (INVX2MTR)                                    0.029      0.677 r
  U11081/Y (CLKNAND2X2MTR)                               0.047      0.724 f
  U13197/Y (CLKNAND2X2MTR)                               0.046      0.770 r
  U17752/Y (NAND2X3MTR)                                  0.045      0.815 f
  U11628/Y (NAND2X3MTR)                                  0.040      0.854 r
  U11627/Y (NAND2X4MTR)                                  0.057      0.911 f
  U11759/Y (NAND2X4MTR)                                  0.053      0.965 r
  U11864/Y (NAND2X6MTR)                                  0.051      1.016 f
  U16430/Y (AOI21X2MTR)                                  0.080      1.096 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.156 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.213 r
  U11849/Y (INVX2MTR)                                    0.043      1.256 f
  U16381/Y (NOR2X6MTR)                                   0.072      1.328 r
  U9246/Y (BUFX4MTR)                                     0.101      1.429 r
  U26531/Y (NAND2BX4MTR)                                 0.092      1.521 r
  U12958/Y (OAI222X2MTR)                                 0.084      1.605 f
  U0_BANK_TOP/vACC_3_reg_2__12_/D (DFFRHQX2MTR)          0.000      1.605 f
  data arrival time                                                 1.605

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_2__12_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.127      1.373
  data required time                                                1.373
  --------------------------------------------------------------------------
  data required time                                                1.373
  data arrival time                                                -1.605
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.232


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U15113/Y (MXI2X8MTR)                                   0.067      0.368 f
  U17155/Y (INVX12MTR)                                   0.043      0.412 r
  U19884/Y (BUFX10MTR)                                   0.069      0.480 r
  U17048/Y (INVX4MTR)                                    0.040      0.520 f
  U24669/Y (CLKNAND2X2MTR)                               0.042      0.562 r
  U23786/Y (NAND4X4MTR)                                  0.105      0.668 f
  U18110/Y (NOR2X2MTR)                                   0.100      0.768 r
  U15010/Y (NAND2X2MTR)                                  0.066      0.834 f
  U25231/Y (NOR2X4MTR)                                   0.081      0.915 r
  U11705/Y (NAND2X4MTR)                                  0.055      0.971 f
  U16538/Y (NOR2X4MTR)                                   0.072      1.042 r
  U16531/Y (NAND3X4MTR)                                  0.078      1.120 f
  U15891/Y (INVX3MTR)                                    0.057      1.177 r
  U25377/Y (CLKNAND2X4MTR)                               0.054      1.231 f
  U19053/Y (CLKNAND2X2MTR)                               0.055      1.286 r
  U23988/Y (NAND2BX4MTR)                                 0.074      1.360 r
  U17528/Y (NOR2X4MTR)                                   0.038      1.398 f
  U12298/Y (AOI2BB1X2MTR)                                0.119      1.517 f
  U23176/Y (NOR2X1MTR)                                   0.050      1.567 r
  PIM_result_reg_12_/D (DFFRQX2MTR)                      0.000      1.567 r
  data arrival time                                                 1.567

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_12_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.567
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.232


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_140_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U15113/Y (MXI2X8MTR)                                   0.067      0.368 f
  U17155/Y (INVX12MTR)                                   0.043      0.412 r
  U19884/Y (BUFX10MTR)                                   0.069      0.480 r
  U17048/Y (INVX4MTR)                                    0.040      0.520 f
  U24669/Y (CLKNAND2X2MTR)                               0.042      0.562 r
  U23786/Y (NAND4X4MTR)                                  0.105      0.668 f
  U18110/Y (NOR2X2MTR)                                   0.100      0.768 r
  U15010/Y (NAND2X2MTR)                                  0.066      0.834 f
  U25231/Y (NOR2X4MTR)                                   0.081      0.915 r
  U11705/Y (NAND2X4MTR)                                  0.055      0.971 f
  U16538/Y (NOR2X4MTR)                                   0.072      1.042 r
  U16531/Y (NAND3X4MTR)                                  0.078      1.120 f
  U15891/Y (INVX3MTR)                                    0.057      1.177 r
  U25377/Y (CLKNAND2X4MTR)                               0.054      1.231 f
  U19053/Y (CLKNAND2X2MTR)                               0.055      1.286 r
  U23988/Y (NAND2BX4MTR)                                 0.074      1.360 r
  U17528/Y (NOR2X4MTR)                                   0.038      1.398 f
  U12298/Y (AOI2BB1X2MTR)                                0.119      1.517 f
  U23175/Y (NOR2X1MTR)                                   0.050      1.567 r
  PIM_result_reg_140_/D (DFFRQX2MTR)                     0.000      1.567 r
  data arrival time                                                 1.567

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_140_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.567
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.232


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_268_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U15113/Y (MXI2X8MTR)                                   0.067      0.368 f
  U17155/Y (INVX12MTR)                                   0.043      0.412 r
  U19884/Y (BUFX10MTR)                                   0.069      0.480 r
  U17048/Y (INVX4MTR)                                    0.040      0.520 f
  U24669/Y (CLKNAND2X2MTR)                               0.042      0.562 r
  U23786/Y (NAND4X4MTR)                                  0.105      0.668 f
  U18110/Y (NOR2X2MTR)                                   0.100      0.768 r
  U15010/Y (NAND2X2MTR)                                  0.066      0.834 f
  U25231/Y (NOR2X4MTR)                                   0.081      0.915 r
  U11705/Y (NAND2X4MTR)                                  0.055      0.971 f
  U16538/Y (NOR2X4MTR)                                   0.072      1.042 r
  U16531/Y (NAND3X4MTR)                                  0.078      1.120 f
  U15891/Y (INVX3MTR)                                    0.057      1.177 r
  U25377/Y (CLKNAND2X4MTR)                               0.054      1.231 f
  U19053/Y (CLKNAND2X2MTR)                               0.055      1.286 r
  U23988/Y (NAND2BX4MTR)                                 0.074      1.360 r
  U17528/Y (NOR2X4MTR)                                   0.038      1.398 f
  U12298/Y (AOI2BB1X2MTR)                                0.119      1.517 f
  U23174/Y (NOR2X1MTR)                                   0.050      1.567 r
  PIM_result_reg_268_/D (DFFRQX2MTR)                     0.000      1.567 r
  data arrival time                                                 1.567

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_268_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.567
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.232


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_396_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.069      0.182 r
  U16267/Y (BUFX6MTR)                                    0.083      0.265 r
  U12037/Y (INVX10MTR)                                   0.036      0.301 f
  U15113/Y (MXI2X8MTR)                                   0.067      0.368 f
  U17155/Y (INVX12MTR)                                   0.043      0.412 r
  U19884/Y (BUFX10MTR)                                   0.069      0.480 r
  U17048/Y (INVX4MTR)                                    0.040      0.520 f
  U24669/Y (CLKNAND2X2MTR)                               0.042      0.562 r
  U23786/Y (NAND4X4MTR)                                  0.105      0.668 f
  U18110/Y (NOR2X2MTR)                                   0.100      0.768 r
  U15010/Y (NAND2X2MTR)                                  0.066      0.834 f
  U25231/Y (NOR2X4MTR)                                   0.081      0.915 r
  U11705/Y (NAND2X4MTR)                                  0.055      0.971 f
  U16538/Y (NOR2X4MTR)                                   0.072      1.042 r
  U16531/Y (NAND3X4MTR)                                  0.078      1.120 f
  U15891/Y (INVX3MTR)                                    0.057      1.177 r
  U25377/Y (CLKNAND2X4MTR)                               0.054      1.231 f
  U19053/Y (CLKNAND2X2MTR)                               0.055      1.286 r
  U23988/Y (NAND2BX4MTR)                                 0.074      1.360 r
  U17528/Y (NOR2X4MTR)                                   0.038      1.398 f
  U12298/Y (AOI2BB1X2MTR)                                0.119      1.517 f
  U23173/Y (NOR2X1MTR)                                   0.050      1.567 r
  PIM_result_reg_396_/D (DFFRQX2MTR)                     0.000      1.567 r
  data arrival time                                                 1.567

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_396_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.567
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.232


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U13522/Y (INVX2MTR)                                    0.064      0.560 r
  U18466/Y (NOR2X4MTR)                                   0.039      0.599 f
  U9991/Y (NOR2X2MTR)                                    0.111      0.710 r
  U12545/Y (OAI2B1X4MTR)                                 0.169      0.879 r
  U17934/Y (AOI21X4MTR)                                  0.082      0.961 f
  U17841/Y (OAI21X2MTR)                                  0.090      1.051 r
  U20545/Y (NOR2BX1MTR)                                  0.051      1.102 f
  U10679/Y (OAI2BB1X2MTR)                                0.047      1.150 r
  U9439/Y (NAND3X4MTR)                                   0.076      1.225 f
  U17590/Y (AND2X8MTR)                                   0.094      1.319 f
  U9267/Y (INVX2MTR)                                     0.080      1.399 r
  U29274/Y (MXI2X2MTR)                                   0.124      1.523 r
  U10930/Y (OAI21X1MTR)                                  0.090      1.612 f
  U0_BANK_TOP/vACC_2_reg_3__5_/D (DFFRHQX2MTR)           0.000      1.612 f
  data arrival time                                                 1.612

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_3__5_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.612
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.232


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U17039/Y (INVX8MTR)                                    0.047      0.314 r
  U19905/Y (INVX2MTR)                                    0.046      0.360 f
  U24030/Y (AOI22X1MTR)                                  0.058      0.418 r
  U24016/Y (OAI2B1X2MTR)                                 0.141      0.559 r
  U20729/Y (OAI2BB1X4MTR)                                0.082      0.641 f
  U19643/Y (NOR2X4MTR)                                   0.080      0.722 r
  U18068/Y (OAI21X3MTR)                                  0.075      0.796 f
  U15754/Y (AOI21X4MTR)                                  0.088      0.884 r
  U12049/Y (OAI21X3MTR)                                  0.069      0.953 f
  U15331/Y (BUFX8MTR)                                    0.085      1.038 f
  U9553/Y (AOI21X2MTR)                                   0.069      1.107 r
  U11474/Y (CLKNAND2X2MTR)                               0.071      1.177 f
  U17470/Y (NAND3X6MTR)                                  0.066      1.243 r
  U20808/Y (AOI21X8MTR)                                  0.063      1.306 f
  U19098/Y (NOR2X2MTR)                                   0.085      1.391 r
  U9266/Y (INVX2MTR)                                     0.051      1.442 f
  U9230/Y (INVX2MTR)                                     0.065      1.507 r
  U29018/Y (CLKNAND2X2MTR)                               0.051      1.558 f
  U29019/Y (OAI211X2MTR)                                 0.044      1.602 r
  U0_BANK_TOP/vACC_0_reg_1__21_/D (DFFRHQX2MTR)          0.000      1.602 r
  data arrival time                                                 1.602

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_1__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.602
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.232


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U9419/Y (BUFX4MTR)                                     0.109      1.350 f
  U9259/Y (NAND2X6MTR)                                   0.062      1.411 r
  U28907/Y (MXI2X2MTR)                                   0.113      1.524 r
  U10879/Y (OAI21X1MTR)                                  0.087      1.611 f
  U0_BANK_TOP/vACC_0_reg_1__5_/D (DFFRHQX2MTR)           0.000      1.611 f
  data arrival time                                                 1.611

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_1__5_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.611
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.231


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U13522/Y (INVX2MTR)                                    0.064      0.560 r
  U18466/Y (NOR2X4MTR)                                   0.039      0.599 f
  U9991/Y (NOR2X2MTR)                                    0.111      0.710 r
  U12545/Y (OAI2B1X4MTR)                                 0.169      0.879 r
  U17934/Y (AOI21X4MTR)                                  0.082      0.961 f
  U17841/Y (OAI21X2MTR)                                  0.090      1.051 r
  U20545/Y (NOR2BX1MTR)                                  0.051      1.102 f
  U10679/Y (OAI2BB1X2MTR)                                0.047      1.150 r
  U9439/Y (NAND3X4MTR)                                   0.076      1.225 f
  U9343/Y (CLKNAND2X4MTR)                                0.053      1.279 r
  U17558/Y (NAND2X6MTR)                                  0.055      1.334 f
  U17522/Y (AO21X4MTR)                                   0.138      1.472 f
  U23656/Y (INVX4MTR)                                    0.056      1.527 r
  U10947/Y (NAND2X2MTR)                                  0.044      1.571 f
  U10946/Y (OAI21X1MTR)                                  0.035      1.606 r
  U0_BANK_TOP/vACC_2_reg_3__4_/D (DFFRHQX2MTR)           0.000      1.606 r
  data arrival time                                                 1.606

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_3__4_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.606
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.231


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U26926/Y (NAND3X8MTR)                                  0.097      0.248 f
  U14457/Y (INVX12MTR)                                   0.059      0.308 r
  U17039/Y (INVX8MTR)                                    0.043      0.350 f
  U16098/Y (INVX4MTR)                                    0.042      0.392 r
  U18494/Y (OAI2BB1X2MTR)                                0.092      0.484 r
  U11182/Y (NAND2BX4MTR)                                 0.070      0.554 r
  U10789/Y (NAND2X2MTR)                                  0.046      0.600 f
  U16754/Y (NAND2X4MTR)                                  0.049      0.650 r
  U16106/Y (NAND2X3MTR)                                  0.052      0.701 f
  U12496/Y (OAI21X4MTR)                                  0.079      0.780 r
  U11641/Y (NAND2X2MTR)                                  0.060      0.840 f
  U11621/Y (CLKNAND2X4MTR)                               0.053      0.893 r
  U15644/Y (NAND2X3MTR)                                  0.052      0.945 f
  U16524/Y (NAND2X4MTR)                                  0.065      1.010 r
  U26298/Y (AOI21X2MTR)                                  0.061      1.070 f
  U19146/Y (XOR2X1MTR)                                   0.080      1.150 f
  U19090/Y (AOI22X2MTR)                                  0.102      1.252 r
  U18993/Y (OAI2BB1X2MTR)                                0.067      1.319 f
  U18912/Y (BUFX4MTR)                                    0.089      1.408 f
  U26302/Y (MXI2X2MTR)                                   0.094      1.501 r
  U14190/Y (OAI22X1MTR)                                  0.108      1.610 f
  U0_BANK_TOP/vACC_1_reg_4__6_/D (DFFRHQX2MTR)           0.000      1.610 f
  data arrival time                                                 1.610

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_4__6_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.610
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.231


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U9419/Y (BUFX4MTR)                                     0.109      1.350 f
  U9259/Y (NAND2X6MTR)                                   0.062      1.411 r
  U28942/Y (MXI2X2MTR)                                   0.113      1.524 r
  U10882/Y (OAI21X1MTR)                                  0.087      1.611 f
  U0_BANK_TOP/vACC_0_reg_1__1_/D (DFFRHQX2MTR)           0.000      1.611 f
  data arrival time                                                 1.611

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_1__1_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.611
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.231


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U9419/Y (BUFX4MTR)                                     0.109      1.350 f
  U9259/Y (NAND2X6MTR)                                   0.062      1.411 r
  U28925/Y (MXI2X2MTR)                                   0.113      1.524 r
  U10881/Y (OAI21X1MTR)                                  0.088      1.612 f
  U0_BANK_TOP/vACC_0_reg_1__3_/D (DFFRHQX2MTR)           0.000      1.612 f
  data arrival time                                                 1.612

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_1__3_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.612
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.231


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U9419/Y (BUFX4MTR)                                     0.109      1.350 f
  U9259/Y (NAND2X6MTR)                                   0.062      1.411 r
  U28916/Y (MXI2X2MTR)                                   0.113      1.524 r
  U10880/Y (OAI21X1MTR)                                  0.088      1.612 f
  U0_BANK_TOP/vACC_0_reg_1__4_/D (DFFRHQX2MTR)           0.000      1.612 f
  data arrival time                                                 1.612

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_1__4_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.612
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.231


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U9419/Y (BUFX4MTR)                                     0.109      1.350 f
  U9259/Y (NAND2X6MTR)                                   0.062      1.411 r
  U28890/Y (MXI2X2MTR)                                   0.113      1.524 r
  U10686/Y (OAI21X1MTR)                                  0.087      1.611 f
  U0_BANK_TOP/vACC_0_reg_1__7_/D (DFFRHQX2MTR)           0.000      1.611 f
  data arrival time                                                 1.611

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_1__7_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.611
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.230


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U13637/Y (INVX12MTR)                                   0.038      0.181 f
  U26926/Y (NAND3X8MTR)                                  0.047      0.228 r
  U14457/Y (INVX12MTR)                                   0.039      0.267 f
  U11882/Y (INVX4MTR)                                    0.045      0.313 r
  U11884/Y (INVX4MTR)                                    0.044      0.357 f
  U14462/Y (AOI22X4MTR)                                  0.068      0.425 r
  U14459/Y (NAND3BX4MTR)                                 0.074      0.499 f
  U16038/Y (NAND2BX2MTR)                                 0.051      0.550 r
  U14057/Y (NAND3X4MTR)                                  0.078      0.628 f
  U14023/Y (NOR2X4MTR)                                   0.079      0.707 r
  U13949/Y (INVX2MTR)                                    0.053      0.760 f
  U12520/Y (OAI21X2MTR)                                  0.099      0.859 r
  U11842/Y (AOI21X4MTR)                                  0.056      0.915 f
  U11840/Y (OAI21X6MTR)                                  0.118      1.033 r
  U17614/Y (NAND3X4MTR)                                  0.083      1.116 f
  U17746/Y (NAND3X4MTR)                                  0.051      1.167 r
  U17470/Y (NAND3X6MTR)                                  0.074      1.241 f
  U9419/Y (BUFX4MTR)                                     0.109      1.350 f
  U9259/Y (NAND2X6MTR)                                   0.062      1.411 r
  U28899/Y (MXI2X2MTR)                                   0.113      1.524 r
  U10934/Y (OAI21X1MTR)                                  0.087      1.611 f
  U0_BANK_TOP/vACC_0_reg_1__6_/D (DFFRHQX2MTR)           0.000      1.611 f
  data arrival time                                                 1.611

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_1__6_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.611
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.230


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (CLKNAND2X2MTR)                               0.059      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.043      0.361 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.409 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.503 f
  U18516/Y (AND2X4MTR)                                   0.081      0.584 f
  U15193/Y (CLKNAND2X4MTR)                               0.032      0.615 r
  U16727/Y (INVX3MTR)                                    0.033      0.648 f
  U15100/Y (INVX2MTR)                                    0.029      0.677 r
  U11081/Y (CLKNAND2X2MTR)                               0.047      0.724 f
  U13197/Y (CLKNAND2X2MTR)                               0.046      0.770 r
  U17752/Y (NAND2X3MTR)                                  0.045      0.815 f
  U11628/Y (NAND2X3MTR)                                  0.040      0.854 r
  U11627/Y (NAND2X4MTR)                                  0.057      0.911 f
  U11759/Y (NAND2X4MTR)                                  0.053      0.965 r
  U11864/Y (NAND2X6MTR)                                  0.051      1.016 f
  U16430/Y (AOI21X2MTR)                                  0.080      1.096 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.156 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.213 r
  U11847/Y (NAND2X4MTR)                                  0.056      1.268 f
  U11786/Y (CLKNAND2X8MTR)                               0.043      1.311 r
  U11777/Y (NAND2X12MTR)                                 0.055      1.366 f
  U26515/Y (OAI2B1X8MTR)                                 0.102      1.469 r
  U23657/Y (BUFX6MTR)                                    0.096      1.564 r
  U26604/Y (OAI22X2MTR)                                  0.052      1.616 f
  U0_BANK_TOP/vACC_2_reg_2__15_/D (DFFRHQX2MTR)          0.000      1.616 f
  data arrival time                                                 1.616

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_2__15_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.114      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.616
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.230


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U13522/Y (INVX2MTR)                                    0.064      0.560 r
  U18466/Y (NOR2X4MTR)                                   0.039      0.599 f
  U9991/Y (NOR2X2MTR)                                    0.111      0.710 r
  U12545/Y (OAI2B1X4MTR)                                 0.169      0.879 r
  U17934/Y (AOI21X4MTR)                                  0.082      0.961 f
  U17841/Y (OAI21X2MTR)                                  0.090      1.051 r
  U20545/Y (NOR2BX1MTR)                                  0.051      1.102 f
  U10679/Y (OAI2BB1X2MTR)                                0.047      1.150 r
  U9439/Y (NAND3X4MTR)                                   0.076      1.225 f
  U9343/Y (CLKNAND2X4MTR)                                0.053      1.279 r
  U17558/Y (NAND2X6MTR)                                  0.055      1.334 f
  U17522/Y (AO21X4MTR)                                   0.138      1.472 f
  U18900/Y (INVX4MTR)                                    0.054      1.526 r
  U10942/Y (NAND2X2MTR)                                  0.043      1.569 f
  U10933/Y (OAI21X1MTR)                                  0.035      1.604 r
  U0_BANK_TOP/vACC_2_reg_3__2_/D (DFFRHQX2MTR)           0.000      1.604 r
  data arrival time                                                 1.604

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_3__2_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.604
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.230


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U13522/Y (INVX2MTR)                                    0.064      0.560 r
  U18466/Y (NOR2X4MTR)                                   0.039      0.599 f
  U9991/Y (NOR2X2MTR)                                    0.111      0.710 r
  U12545/Y (OAI2B1X4MTR)                                 0.169      0.879 r
  U17934/Y (AOI21X4MTR)                                  0.082      0.961 f
  U17841/Y (OAI21X2MTR)                                  0.090      1.051 r
  U20545/Y (NOR2BX1MTR)                                  0.051      1.102 f
  U10679/Y (OAI2BB1X2MTR)                                0.047      1.150 r
  U9439/Y (NAND3X4MTR)                                   0.076      1.225 f
  U9343/Y (CLKNAND2X4MTR)                                0.053      1.279 r
  U17558/Y (NAND2X6MTR)                                  0.055      1.334 f
  U17522/Y (AO21X4MTR)                                   0.138      1.472 f
  U18900/Y (INVX4MTR)                                    0.054      1.526 r
  U10939/Y (NAND2X2MTR)                                  0.043      1.569 f
  U10929/Y (OAI21X1MTR)                                  0.035      1.604 r
  U0_BANK_TOP/vACC_2_reg_3__6_/D (DFFRHQX2MTR)           0.000      1.604 r
  data arrival time                                                 1.604

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_3__6_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.604
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.230


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U13522/Y (INVX2MTR)                                    0.064      0.560 r
  U18466/Y (NOR2X4MTR)                                   0.039      0.599 f
  U9991/Y (NOR2X2MTR)                                    0.111      0.710 r
  U12545/Y (OAI2B1X4MTR)                                 0.169      0.879 r
  U17934/Y (AOI21X4MTR)                                  0.082      0.961 f
  U17841/Y (OAI21X2MTR)                                  0.090      1.051 r
  U20545/Y (NOR2BX1MTR)                                  0.051      1.102 f
  U10679/Y (OAI2BB1X2MTR)                                0.047      1.150 r
  U9439/Y (NAND3X4MTR)                                   0.076      1.225 f
  U9343/Y (CLKNAND2X4MTR)                                0.053      1.279 r
  U17558/Y (NAND2X6MTR)                                  0.055      1.334 f
  U17522/Y (AO21X4MTR)                                   0.138      1.472 f
  U18900/Y (INVX4MTR)                                    0.054      1.526 r
  U10944/Y (NAND2X2MTR)                                  0.043      1.569 f
  U29313/Y (OAI21X1MTR)                                  0.035      1.604 r
  U0_BANK_TOP/vACC_2_reg_3__1_/D (DFFRHQX2MTR)           0.000      1.604 r
  data arrival time                                                 1.604

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_3__1_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.604
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.229


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.131      0.131 f
  U18675/Y (INVX8MTR)                                    0.046      0.176 r
  U17297/Y (INVX6MTR)                                    0.038      0.214 f
  U23579/Y (NOR2BX8MTR)                                  0.071      0.285 r
  U21152/Y (AOI22X1MTR)                                  0.071      0.356 f
  U25513/Y (NAND4X2MTR)                                  0.079      0.435 r
  U20994/Y (NAND2X1MTR)                                  0.068      0.503 f
  U10262/Y (NAND2X2MTR)                                  0.072      0.575 r
  U14038/Y (INVX3MTR)                                    0.046      0.621 f
  U15881/Y (CLKNAND2X4MTR)                               0.049      0.670 r
  U15053/Y (OAI2B1X4MTR)                                 0.128      0.799 r
  U14599/Y (NAND3BX4MTR)                                 0.072      0.870 f
  U15657/Y (CLKNAND2X4MTR)                               0.061      0.931 r
  U14906/Y (INVX4MTR)                                    0.039      0.970 f
  U13058/Y (OAI21X4MTR)                                  0.074      1.044 r
  U20797/Y (OAI2BB1X4MTR)                                0.111      1.155 r
  U20735/Y (OAI211X8MTR)                                 0.069      1.224 f
  U14266/Y (NAND2X4MTR)                                  0.056      1.280 r
  U16369/Y (NAND2X6MTR)                                  0.061      1.340 f
  U11918/Y (NAND2X12MTR)                                 0.058      1.398 r
  U20832/Y (OAI2B1X8MTR)                                 0.057      1.455 f
  U11854/Y (INVX4MTR)                                    0.042      1.497 r
  U16308/Y (INVX4MTR)                                    0.037      1.534 f
  U29699/Y (OAI21X2MTR)                                  0.073      1.607 r
  U0_BANK_TOP/vACC_1_reg_7__21_/D (DFFRHQX4MTR)          0.000      1.607 r
  data arrival time                                                 1.607

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_7__21_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.607
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.229


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U14557/Y (BUFX4MTR)                                    0.081      0.209 f
  U28803/Y (NAND3X2MTR)                                  0.049      0.258 r
  U10416/Y (INVX2MTR)                                    0.047      0.305 f
  U24672/Y (AOI22X2MTR)                                  0.091      0.396 r
  U17206/Y (OAI2B11X2MTR)                                0.100      0.497 f
  U13522/Y (INVX2MTR)                                    0.064      0.560 r
  U18466/Y (NOR2X4MTR)                                   0.039      0.599 f
  U9991/Y (NOR2X2MTR)                                    0.111      0.710 r
  U12545/Y (OAI2B1X4MTR)                                 0.169      0.879 r
  U17934/Y (AOI21X4MTR)                                  0.082      0.961 f
  U17841/Y (OAI21X2MTR)                                  0.090      1.051 r
  U20545/Y (NOR2BX1MTR)                                  0.051      1.102 f
  U10679/Y (OAI2BB1X2MTR)                                0.047      1.150 r
  U9439/Y (NAND3X4MTR)                                   0.076      1.225 f
  U17590/Y (AND2X8MTR)                                   0.094      1.319 f
  U9267/Y (INVX2MTR)                                     0.080      1.399 r
  U29299/Y (MXI2X2MTR)                                   0.121      1.521 r
  U10911/Y (OAI21X1MTR)                                  0.088      1.609 f
  U0_BANK_TOP/vACC_0_reg_3__2_/D (DFFRHQX2MTR)           0.000      1.609 f
  data arrival time                                                 1.609

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_3__2_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.609
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.229


1
