Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: Averager.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Averager.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Averager"
Output Format                      : NGC
Target Device                      : xc3s5000-4-fg900

---- Source Options
Top Module Name                    : Averager
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/study/sogang/18y6s/adca/Project/PCFG_18/avrager/CompSub.vhd" in Library work.
Entity <compsub> compiled.
Entity <compsub> (Architecture <behavioral>) compiled.
Compiling vhdl file "D:/study/sogang/18y6s/adca/Project/PCFG_18/avrager/Averager.vhd" in Library work.
Architecture behavioral of Entity averager is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Averager> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CompSub> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Averager> in library <work> (Architecture <behavioral>).
Entity <Averager> analyzed. Unit <Averager> generated.

Analyzing Entity <CompSub> in library <work> (Architecture <behavioral>).
Entity <CompSub> analyzed. Unit <CompSub> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <CompSub>.
    Related source file is "D:/study/sogang/18y6s/adca/Project/PCFG_18/avrager/CompSub.vhd".
    Found 8-bit subtractor for signal <m_remainder$addsub0000> created at line 24.
    Found 8-bit comparator greatequal for signal <m_remainder$cmp_ge0000> created at line 22.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <CompSub> synthesized.


Synthesizing Unit <Averager>.
    Related source file is "D:/study/sogang/18y6s/adca/Project/PCFG_18/avrager/Averager.vhd".
WARNING:Xst:647 - Input <m_counter_in<10:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <s_reminder8> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s_reminder7<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s_reminder6<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s_reminder5<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s_reminder4<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s_reminder3<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s_reminder2<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s_reminder1<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 15-bit up accumulator for signal <s_data>.
    Summary:
	inferred   1 Accumulator(s).
Unit <Averager> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 8
 8-bit subtractor                                      : 8
# Accumulators                                         : 1
 15-bit up accumulator                                 : 1
# Comparators                                          : 8
 8-bit comparator greatequal                           : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 8
 8-bit subtractor                                      : 8
# Accumulators                                         : 1
 15-bit up accumulator                                 : 1
# Comparators                                          : 8
 8-bit comparator greatequal                           : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Averager> ...

Optimizing unit <CompSub> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Averager, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 15
 Flip-Flops                                            : 15

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Averager.ngr
Top Level Output File Name         : Averager
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 30

Cell Usage :
# BELS                             : 363
#      GND                         : 1
#      LUT1                        : 7
#      LUT2                        : 36
#      LUT3                        : 49
#      LUT4                        : 85
#      MUXCY                       : 120
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 15
#      FDRE                        : 15
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 26
#      IBUF                        : 18
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s5000fg900-4 

 Number of Slices:                       96  out of  33280     0%  
 Number of Slice Flip Flops:             15  out of  66560     0%  
 Number of 4 input LUTs:                177  out of  66560     0%  
 Number of IOs:                          30
 Number of bonded IOBs:                  27  out of    633     4%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
m_clk                              | BUFGP                  | 15    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 4.782ns (Maximum Frequency: 209.118MHz)
   Minimum input arrival time before clock: 4.951ns
   Maximum output required time after clock: 42.749ns
   Maximum combinational path delay: 42.891ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'm_clk'
  Clock period: 4.782ns (frequency: 209.118MHz)
  Total number of paths / destination ports: 204 / 15
-------------------------------------------------------------------------
Delay:               4.782ns (Levels of Logic = 16)
  Source:            s_data_0 (FF)
  Destination:       s_data_14 (FF)
  Source Clock:      m_clk rising
  Destination Clock: m_clk rising

  Data Path: s_data_0 to s_data_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.720   1.072  s_data_0 (s_data_0)
     LUT2:I1->O            1   0.551   0.000  Maccum_s_data_lut<0> (Maccum_s_data_lut<0>)
     MUXCY:S->O            1   0.500   0.000  Maccum_s_data_cy<0> (Maccum_s_data_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  Maccum_s_data_cy<1> (Maccum_s_data_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Maccum_s_data_cy<2> (Maccum_s_data_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Maccum_s_data_cy<3> (Maccum_s_data_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Maccum_s_data_cy<4> (Maccum_s_data_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Maccum_s_data_cy<5> (Maccum_s_data_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Maccum_s_data_cy<6> (Maccum_s_data_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  Maccum_s_data_cy<7> (Maccum_s_data_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  Maccum_s_data_cy<8> (Maccum_s_data_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  Maccum_s_data_cy<9> (Maccum_s_data_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  Maccum_s_data_cy<10> (Maccum_s_data_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  Maccum_s_data_cy<11> (Maccum_s_data_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  Maccum_s_data_cy<12> (Maccum_s_data_cy<12>)
     MUXCY:CI->O           0   0.064   0.000  Maccum_s_data_cy<13> (Maccum_s_data_cy<13>)
     XORCY:CI->O           1   0.904   0.000  Maccum_s_data_xor<14> (Result<14>)
     FDRE:D                    0.203          s_data_14
    ----------------------------------------
    Total                      4.782ns (3.710ns logic, 1.072ns route)
                                       (77.6% logic, 22.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm_clk'
  Total number of paths / destination ports: 122 / 45
-------------------------------------------------------------------------
Offset:              4.951ns (Levels of Logic = 17)
  Source:            m_din<0> (PAD)
  Destination:       s_data_14 (FF)
  Destination Clock: m_clk rising

  Data Path: m_din<0> to s_data_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.821   1.140  m_din_0_IBUF (m_din_0_IBUF)
     LUT2:I0->O            1   0.551   0.000  Maccum_s_data_lut<0> (Maccum_s_data_lut<0>)
     MUXCY:S->O            1   0.500   0.000  Maccum_s_data_cy<0> (Maccum_s_data_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  Maccum_s_data_cy<1> (Maccum_s_data_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Maccum_s_data_cy<2> (Maccum_s_data_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Maccum_s_data_cy<3> (Maccum_s_data_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Maccum_s_data_cy<4> (Maccum_s_data_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Maccum_s_data_cy<5> (Maccum_s_data_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Maccum_s_data_cy<6> (Maccum_s_data_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  Maccum_s_data_cy<7> (Maccum_s_data_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  Maccum_s_data_cy<8> (Maccum_s_data_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  Maccum_s_data_cy<9> (Maccum_s_data_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  Maccum_s_data_cy<10> (Maccum_s_data_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  Maccum_s_data_cy<11> (Maccum_s_data_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  Maccum_s_data_cy<12> (Maccum_s_data_cy<12>)
     MUXCY:CI->O           0   0.064   0.000  Maccum_s_data_cy<13> (Maccum_s_data_cy<13>)
     XORCY:CI->O           1   0.904   0.000  Maccum_s_data_xor<14> (Result<14>)
     FDRE:D                    0.203          s_data_14
    ----------------------------------------
    Total                      4.951ns (3.811ns logic, 1.140ns route)
                                       (77.0% logic, 23.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm_clk'
  Total number of paths / destination ports: 18108647198 / 8
-------------------------------------------------------------------------
Offset:              42.749ns (Levels of Logic = 66)
  Source:            s_data_7 (FF)
  Destination:       m_dout<0> (PAD)
  Source Clock:      m_clk rising

  Data Path: s_data_7 to m_dout<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             6   0.720   1.342  s_data_7 (s_data_7)
     LUT2:I0->O            1   0.551   0.000  cns1/Mcompar_m_remainder_cmp_ge0000_lut<0> (cns1/Mcompar_m_remainder_cmp_ge0000_lut<0>)
     MUXCY:S->O            1   0.500   0.000  cns1/Mcompar_m_remainder_cmp_ge0000_cy<0> (cns1/Mcompar_m_remainder_cmp_ge0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  cns1/Mcompar_m_remainder_cmp_ge0000_cy<1> (cns1/Mcompar_m_remainder_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  cns1/Mcompar_m_remainder_cmp_ge0000_cy<2> (cns1/Mcompar_m_remainder_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  cns1/Mcompar_m_remainder_cmp_ge0000_cy<3> (cns1/Mcompar_m_remainder_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  cns1/Mcompar_m_remainder_cmp_ge0000_cy<4> (cns1/Mcompar_m_remainder_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  cns1/Mcompar_m_remainder_cmp_ge0000_cy<5> (cns1/Mcompar_m_remainder_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  cns1/Mcompar_m_remainder_cmp_ge0000_cy<6> (cns1/Mcompar_m_remainder_cmp_ge0000_cy<6>)
     MUXCY:CI->O          21   0.303   1.854  cns1/Mcompar_m_remainder_cmp_ge0000_cy<7> (m_dout_7_OBUF)
     LUT3:I0->O            3   0.551   0.907  cns1/m_remainder<0>1 (s_reminder1<0>)
     MUXCY:DI->O           1   0.889   0.000  cns2/Mcompar_m_remainder_cmp_ge0000_cy<1> (cns2/Mcompar_m_remainder_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  cns2/Mcompar_m_remainder_cmp_ge0000_cy<2> (cns2/Mcompar_m_remainder_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  cns2/Mcompar_m_remainder_cmp_ge0000_cy<3> (cns2/Mcompar_m_remainder_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  cns2/Mcompar_m_remainder_cmp_ge0000_cy<4> (cns2/Mcompar_m_remainder_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  cns2/Mcompar_m_remainder_cmp_ge0000_cy<5> (cns2/Mcompar_m_remainder_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  cns2/Mcompar_m_remainder_cmp_ge0000_cy<6> (cns2/Mcompar_m_remainder_cmp_ge0000_cy<6>)
     MUXCY:CI->O          21   0.303   1.854  cns2/Mcompar_m_remainder_cmp_ge0000_cy<7> (m_dout_6_OBUF)
     LUT3:I0->O            3   0.551   0.907  cns2/m_remainder<0>1 (s_reminder2<0>)
     MUXCY:DI->O           1   0.889   0.000  cns3/Mcompar_m_remainder_cmp_ge0000_cy<1> (cns3/Mcompar_m_remainder_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  cns3/Mcompar_m_remainder_cmp_ge0000_cy<2> (cns3/Mcompar_m_remainder_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  cns3/Mcompar_m_remainder_cmp_ge0000_cy<3> (cns3/Mcompar_m_remainder_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  cns3/Mcompar_m_remainder_cmp_ge0000_cy<4> (cns3/Mcompar_m_remainder_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  cns3/Mcompar_m_remainder_cmp_ge0000_cy<5> (cns3/Mcompar_m_remainder_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  cns3/Mcompar_m_remainder_cmp_ge0000_cy<6> (cns3/Mcompar_m_remainder_cmp_ge0000_cy<6>)
     MUXCY:CI->O          21   0.303   1.854  cns3/Mcompar_m_remainder_cmp_ge0000_cy<7> (m_dout_5_OBUF)
     LUT3:I0->O            3   0.551   0.907  cns3/m_remainder<0>1 (s_reminder3<0>)
     MUXCY:DI->O           1   0.889   0.000  cns4/Mcompar_m_remainder_cmp_ge0000_cy<1> (cns4/Mcompar_m_remainder_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  cns4/Mcompar_m_remainder_cmp_ge0000_cy<2> (cns4/Mcompar_m_remainder_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  cns4/Mcompar_m_remainder_cmp_ge0000_cy<3> (cns4/Mcompar_m_remainder_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  cns4/Mcompar_m_remainder_cmp_ge0000_cy<4> (cns4/Mcompar_m_remainder_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  cns4/Mcompar_m_remainder_cmp_ge0000_cy<5> (cns4/Mcompar_m_remainder_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  cns4/Mcompar_m_remainder_cmp_ge0000_cy<6> (cns4/Mcompar_m_remainder_cmp_ge0000_cy<6>)
     MUXCY:CI->O          21   0.303   1.854  cns4/Mcompar_m_remainder_cmp_ge0000_cy<7> (m_dout_4_OBUF)
     LUT3:I0->O            3   0.551   0.907  cns4/m_remainder<0>1 (s_reminder4<0>)
     MUXCY:DI->O           1   0.889   0.000  cns5/Mcompar_m_remainder_cmp_ge0000_cy<1> (cns5/Mcompar_m_remainder_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  cns5/Mcompar_m_remainder_cmp_ge0000_cy<2> (cns5/Mcompar_m_remainder_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  cns5/Mcompar_m_remainder_cmp_ge0000_cy<3> (cns5/Mcompar_m_remainder_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  cns5/Mcompar_m_remainder_cmp_ge0000_cy<4> (cns5/Mcompar_m_remainder_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  cns5/Mcompar_m_remainder_cmp_ge0000_cy<5> (cns5/Mcompar_m_remainder_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  cns5/Mcompar_m_remainder_cmp_ge0000_cy<6> (cns5/Mcompar_m_remainder_cmp_ge0000_cy<6>)
     MUXCY:CI->O          21   0.303   1.854  cns5/Mcompar_m_remainder_cmp_ge0000_cy<7> (m_dout_3_OBUF)
     LUT3:I0->O            3   0.551   0.907  cns5/m_remainder<0>1 (s_reminder5<0>)
     MUXCY:DI->O           1   0.889   0.000  cns6/Mcompar_m_remainder_cmp_ge0000_cy<1> (cns6/Mcompar_m_remainder_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  cns6/Mcompar_m_remainder_cmp_ge0000_cy<2> (cns6/Mcompar_m_remainder_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  cns6/Mcompar_m_remainder_cmp_ge0000_cy<3> (cns6/Mcompar_m_remainder_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  cns6/Mcompar_m_remainder_cmp_ge0000_cy<4> (cns6/Mcompar_m_remainder_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  cns6/Mcompar_m_remainder_cmp_ge0000_cy<5> (cns6/Mcompar_m_remainder_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  cns6/Mcompar_m_remainder_cmp_ge0000_cy<6> (cns6/Mcompar_m_remainder_cmp_ge0000_cy<6>)
     MUXCY:CI->O          21   0.303   1.854  cns6/Mcompar_m_remainder_cmp_ge0000_cy<7> (m_dout_2_OBUF)
     LUT3:I0->O            2   0.551   0.877  cns6/m_remainder<0>1 (s_reminder6<0>)
     MUXCY:DI->O           1   0.889   0.000  cns7/Mcompar_m_remainder_cmp_ge0000_cy<1> (cns7/Mcompar_m_remainder_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  cns7/Mcompar_m_remainder_cmp_ge0000_cy<2> (cns7/Mcompar_m_remainder_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  cns7/Mcompar_m_remainder_cmp_ge0000_cy<3> (cns7/Mcompar_m_remainder_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  cns7/Mcompar_m_remainder_cmp_ge0000_cy<4> (cns7/Mcompar_m_remainder_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  cns7/Mcompar_m_remainder_cmp_ge0000_cy<5> (cns7/Mcompar_m_remainder_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  cns7/Mcompar_m_remainder_cmp_ge0000_cy<6> (cns7/Mcompar_m_remainder_cmp_ge0000_cy<6>)
     MUXCY:CI->O          15   0.303   1.527  cns7/Mcompar_m_remainder_cmp_ge0000_cy<7> (m_dout_1_OBUF)
     LUT3:I0->O            0   0.551   0.000  cns7/m_remainder<0>1 (s_reminder7<0>)
     MUXCY:DI->O           1   0.889   0.000  cns8/Mcompar_m_remainder_cmp_ge0000_cy<1> (cns8/Mcompar_m_remainder_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  cns8/Mcompar_m_remainder_cmp_ge0000_cy<2> (cns8/Mcompar_m_remainder_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  cns8/Mcompar_m_remainder_cmp_ge0000_cy<3> (cns8/Mcompar_m_remainder_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  cns8/Mcompar_m_remainder_cmp_ge0000_cy<4> (cns8/Mcompar_m_remainder_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  cns8/Mcompar_m_remainder_cmp_ge0000_cy<5> (cns8/Mcompar_m_remainder_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  cns8/Mcompar_m_remainder_cmp_ge0000_cy<6> (cns8/Mcompar_m_remainder_cmp_ge0000_cy<6>)
     MUXCY:CI->O           1   0.303   0.801  cns8/Mcompar_m_remainder_cmp_ge0000_cy<7> (m_dout_0_OBUF)
     OBUF:I->O                 5.644          m_dout_0_OBUF (m_dout<0>)
    ----------------------------------------
    Total                     42.749ns (22.543ns logic, 20.206ns route)
                                       (52.7% logic, 47.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 9461914728 / 8
-------------------------------------------------------------------------
Delay:               42.891ns (Levels of Logic = 67)
  Source:            m_counter_in<0> (PAD)
  Destination:       m_dout<0> (PAD)

  Data Path: m_counter_in<0> to m_dout<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            15   0.821   1.383  m_counter_in_0_IBUF (m_counter_in_0_IBUF)
     LUT2:I1->O            1   0.551   0.000  cns1/Mcompar_m_remainder_cmp_ge0000_lut<0> (cns1/Mcompar_m_remainder_cmp_ge0000_lut<0>)
     MUXCY:S->O            1   0.500   0.000  cns1/Mcompar_m_remainder_cmp_ge0000_cy<0> (cns1/Mcompar_m_remainder_cmp_ge0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  cns1/Mcompar_m_remainder_cmp_ge0000_cy<1> (cns1/Mcompar_m_remainder_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  cns1/Mcompar_m_remainder_cmp_ge0000_cy<2> (cns1/Mcompar_m_remainder_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  cns1/Mcompar_m_remainder_cmp_ge0000_cy<3> (cns1/Mcompar_m_remainder_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  cns1/Mcompar_m_remainder_cmp_ge0000_cy<4> (cns1/Mcompar_m_remainder_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  cns1/Mcompar_m_remainder_cmp_ge0000_cy<5> (cns1/Mcompar_m_remainder_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  cns1/Mcompar_m_remainder_cmp_ge0000_cy<6> (cns1/Mcompar_m_remainder_cmp_ge0000_cy<6>)
     MUXCY:CI->O          21   0.303   1.854  cns1/Mcompar_m_remainder_cmp_ge0000_cy<7> (m_dout_7_OBUF)
     LUT3:I0->O            3   0.551   0.907  cns1/m_remainder<0>1 (s_reminder1<0>)
     MUXCY:DI->O           1   0.889   0.000  cns2/Mcompar_m_remainder_cmp_ge0000_cy<1> (cns2/Mcompar_m_remainder_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  cns2/Mcompar_m_remainder_cmp_ge0000_cy<2> (cns2/Mcompar_m_remainder_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  cns2/Mcompar_m_remainder_cmp_ge0000_cy<3> (cns2/Mcompar_m_remainder_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  cns2/Mcompar_m_remainder_cmp_ge0000_cy<4> (cns2/Mcompar_m_remainder_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  cns2/Mcompar_m_remainder_cmp_ge0000_cy<5> (cns2/Mcompar_m_remainder_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  cns2/Mcompar_m_remainder_cmp_ge0000_cy<6> (cns2/Mcompar_m_remainder_cmp_ge0000_cy<6>)
     MUXCY:CI->O          21   0.303   1.854  cns2/Mcompar_m_remainder_cmp_ge0000_cy<7> (m_dout_6_OBUF)
     LUT3:I0->O            3   0.551   0.907  cns2/m_remainder<0>1 (s_reminder2<0>)
     MUXCY:DI->O           1   0.889   0.000  cns3/Mcompar_m_remainder_cmp_ge0000_cy<1> (cns3/Mcompar_m_remainder_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  cns3/Mcompar_m_remainder_cmp_ge0000_cy<2> (cns3/Mcompar_m_remainder_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  cns3/Mcompar_m_remainder_cmp_ge0000_cy<3> (cns3/Mcompar_m_remainder_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  cns3/Mcompar_m_remainder_cmp_ge0000_cy<4> (cns3/Mcompar_m_remainder_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  cns3/Mcompar_m_remainder_cmp_ge0000_cy<5> (cns3/Mcompar_m_remainder_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  cns3/Mcompar_m_remainder_cmp_ge0000_cy<6> (cns3/Mcompar_m_remainder_cmp_ge0000_cy<6>)
     MUXCY:CI->O          21   0.303   1.854  cns3/Mcompar_m_remainder_cmp_ge0000_cy<7> (m_dout_5_OBUF)
     LUT3:I0->O            3   0.551   0.907  cns3/m_remainder<0>1 (s_reminder3<0>)
     MUXCY:DI->O           1   0.889   0.000  cns4/Mcompar_m_remainder_cmp_ge0000_cy<1> (cns4/Mcompar_m_remainder_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  cns4/Mcompar_m_remainder_cmp_ge0000_cy<2> (cns4/Mcompar_m_remainder_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  cns4/Mcompar_m_remainder_cmp_ge0000_cy<3> (cns4/Mcompar_m_remainder_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  cns4/Mcompar_m_remainder_cmp_ge0000_cy<4> (cns4/Mcompar_m_remainder_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  cns4/Mcompar_m_remainder_cmp_ge0000_cy<5> (cns4/Mcompar_m_remainder_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  cns4/Mcompar_m_remainder_cmp_ge0000_cy<6> (cns4/Mcompar_m_remainder_cmp_ge0000_cy<6>)
     MUXCY:CI->O          21   0.303   1.854  cns4/Mcompar_m_remainder_cmp_ge0000_cy<7> (m_dout_4_OBUF)
     LUT3:I0->O            3   0.551   0.907  cns4/m_remainder<0>1 (s_reminder4<0>)
     MUXCY:DI->O           1   0.889   0.000  cns5/Mcompar_m_remainder_cmp_ge0000_cy<1> (cns5/Mcompar_m_remainder_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  cns5/Mcompar_m_remainder_cmp_ge0000_cy<2> (cns5/Mcompar_m_remainder_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  cns5/Mcompar_m_remainder_cmp_ge0000_cy<3> (cns5/Mcompar_m_remainder_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  cns5/Mcompar_m_remainder_cmp_ge0000_cy<4> (cns5/Mcompar_m_remainder_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  cns5/Mcompar_m_remainder_cmp_ge0000_cy<5> (cns5/Mcompar_m_remainder_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  cns5/Mcompar_m_remainder_cmp_ge0000_cy<6> (cns5/Mcompar_m_remainder_cmp_ge0000_cy<6>)
     MUXCY:CI->O          21   0.303   1.854  cns5/Mcompar_m_remainder_cmp_ge0000_cy<7> (m_dout_3_OBUF)
     LUT3:I0->O            3   0.551   0.907  cns5/m_remainder<0>1 (s_reminder5<0>)
     MUXCY:DI->O           1   0.889   0.000  cns6/Mcompar_m_remainder_cmp_ge0000_cy<1> (cns6/Mcompar_m_remainder_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  cns6/Mcompar_m_remainder_cmp_ge0000_cy<2> (cns6/Mcompar_m_remainder_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  cns6/Mcompar_m_remainder_cmp_ge0000_cy<3> (cns6/Mcompar_m_remainder_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  cns6/Mcompar_m_remainder_cmp_ge0000_cy<4> (cns6/Mcompar_m_remainder_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  cns6/Mcompar_m_remainder_cmp_ge0000_cy<5> (cns6/Mcompar_m_remainder_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  cns6/Mcompar_m_remainder_cmp_ge0000_cy<6> (cns6/Mcompar_m_remainder_cmp_ge0000_cy<6>)
     MUXCY:CI->O          21   0.303   1.854  cns6/Mcompar_m_remainder_cmp_ge0000_cy<7> (m_dout_2_OBUF)
     LUT3:I0->O            2   0.551   0.877  cns6/m_remainder<0>1 (s_reminder6<0>)
     MUXCY:DI->O           1   0.889   0.000  cns7/Mcompar_m_remainder_cmp_ge0000_cy<1> (cns7/Mcompar_m_remainder_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  cns7/Mcompar_m_remainder_cmp_ge0000_cy<2> (cns7/Mcompar_m_remainder_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  cns7/Mcompar_m_remainder_cmp_ge0000_cy<3> (cns7/Mcompar_m_remainder_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  cns7/Mcompar_m_remainder_cmp_ge0000_cy<4> (cns7/Mcompar_m_remainder_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  cns7/Mcompar_m_remainder_cmp_ge0000_cy<5> (cns7/Mcompar_m_remainder_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  cns7/Mcompar_m_remainder_cmp_ge0000_cy<6> (cns7/Mcompar_m_remainder_cmp_ge0000_cy<6>)
     MUXCY:CI->O          15   0.303   1.527  cns7/Mcompar_m_remainder_cmp_ge0000_cy<7> (m_dout_1_OBUF)
     LUT3:I0->O            0   0.551   0.000  cns7/m_remainder<0>1 (s_reminder7<0>)
     MUXCY:DI->O           1   0.889   0.000  cns8/Mcompar_m_remainder_cmp_ge0000_cy<1> (cns8/Mcompar_m_remainder_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  cns8/Mcompar_m_remainder_cmp_ge0000_cy<2> (cns8/Mcompar_m_remainder_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  cns8/Mcompar_m_remainder_cmp_ge0000_cy<3> (cns8/Mcompar_m_remainder_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  cns8/Mcompar_m_remainder_cmp_ge0000_cy<4> (cns8/Mcompar_m_remainder_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  cns8/Mcompar_m_remainder_cmp_ge0000_cy<5> (cns8/Mcompar_m_remainder_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  cns8/Mcompar_m_remainder_cmp_ge0000_cy<6> (cns8/Mcompar_m_remainder_cmp_ge0000_cy<6>)
     MUXCY:CI->O           1   0.303   0.801  cns8/Mcompar_m_remainder_cmp_ge0000_cy<7> (m_dout_0_OBUF)
     OBUF:I->O                 5.644          m_dout_0_OBUF (m_dout<0>)
    ----------------------------------------
    Total                     42.891ns (22.644ns logic, 20.247ns route)
                                       (52.8% logic, 47.2% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.42 secs
 
--> 

Total memory usage is 4535888 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    0 (   0 filtered)

