m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/harsh/Desktop/Coding/quartus_arch_design/full_adder/simulation/modelsim
Efull_adder
Z1 w1749195778
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 0
R0
Z4 8C:/Users/harsh/Desktop/Coding/quartus_arch_design/full_adder/full_adder.vhd
Z5 FC:/Users/harsh/Desktop/Coding/quartus_arch_design/full_adder/full_adder.vhd
l0
L3 1
VIZJJ3noM6LgbfMYBSHoUH1
!s100 _C9l<mMK?Jd_?n5FIL;731
Z6 OV;C;2020.1;71
31
Z7 !s110 1749198590
!i10b 1
Z8 !s108 1749198590.000000
Z9 !s90 -reportprogress|300|-93|-work|work|C:/Users/harsh/Desktop/Coding/quartus_arch_design/full_adder/full_adder.vhd|
Z10 !s107 C:/Users/harsh/Desktop/Coding/quartus_arch_design/full_adder/full_adder.vhd|
!i113 1
Z11 o-93 -work work
Z12 tExplicit 1 CvgOpt 0
Asynth
R2
R3
DEx4 work 10 full_adder 0 22 IZJJ3noM6LgbfMYBSHoUH1
!i122 0
l10
L8 9
VJWH96oOJK4NT4B[C@U]l31
!s100 ATB`SB:>B2eaLNRB3;fT>2
R6
31
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Etest_bench
Z13 w1749198516
Z14 DPx4 ieee 16 std_logic_textio 0 22 ^l:n6VFdg74Q?CKDhjD]D3
R2
R3
!i122 1
R0
Z15 8C:/Users/harsh/Desktop/Coding/quartus_arch_design/full_adder/test_bench.vhd
Z16 FC:/Users/harsh/Desktop/Coding/quartus_arch_design/full_adder/test_bench.vhd
l0
L5 1
VdmzOLmezf;k6794[AC`R71
!s100 jHMj0V@Q=TgZAh]dR0cf03
R6
31
R7
!i10b 1
R8
Z17 !s90 -reportprogress|300|-93|-work|work|C:/Users/harsh/Desktop/Coding/quartus_arch_design/full_adder/test_bench.vhd|
!s107 C:/Users/harsh/Desktop/Coding/quartus_arch_design/full_adder/test_bench.vhd|
!i113 1
R11
R12
Asim
R14
R2
R3
DEx4 work 10 test_bench 0 22 dmzOLmezf;k6794[AC`R71
!i122 1
l17
L8 70
V[:9c4V:cOMMdSz^dc7cF23
!s100 z2H<iazjGR>aIj2o[gYMN0
R6
31
R7
!i10b 1
R8
R17
Z18 !s107 C:/Users/harsh/Desktop/Coding/quartus_arch_design/full_adder/test_bench.vhd|
!i113 1
R11
R12
