use std::ports;

mod verilog {
    #[no_mangle(all)]
    extern entity add_constant<#uint N, #uint M>(
        in: int<8>,
        out: inv &int<8>
    );
}

entity harness(input: int<8>, named: bool) -> int<8> {
    if named {
        let out = inst ports::new_mut_wire();
        let _ = inst verilog::add_constant::$<N: 1, M: 2>(input, out);
        inst ports::read_mut_wire(out)
    } else {
        let out = inst ports::new_mut_wire();
        let _ = inst verilog::add_constant::<1, 2>(input, out);
        inst ports::read_mut_wire(out)
    }
}
