<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv</a>
time_elapsed: 0.096s
</pre>
<pre class="log">
user_time: 0.08073
system_time: 0.015305
ram_usage: 11592

%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv:1</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;class&#39;
interface class A;
          ^~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv:2</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;endclass&#39;
endclass
^~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv:4</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;class&#39;
class B implements A;
^~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv:4</a>: Unsupported: SystemVerilog 2012 reserved word not implemented: &#39;implements&#39;
class B implements A;
        ^~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv:5</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;endclass&#39;
endclass
^~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv:7</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;class&#39;
class C extends B;
^~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv:7</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;extends&#39;
class C extends B;
        ^~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv:8</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;endclass&#39;
endclass
^~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv:10</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;class&#39;
interface class PutImp#(type PUT_T = logic);
          ^~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv:11</a>: syntax error, unexpected pure
  pure virtual function void put(PUT_T a);
  ^~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv:11</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;virtual&#39;
  pure virtual function void put(PUT_T a);
       ^~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv:12</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;endclass&#39;
endclass
^~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv:14</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;class&#39;
interface class GetImp#(type GET_T = logic);
          ^~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv:15</a>: syntax error, unexpected pure
  pure virtual function GET_T get();
  ^~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv:15</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;virtual&#39;
  pure virtual function GET_T get();
       ^~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv:16</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;endclass&#39;
endclass
^~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv:18</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;class&#39;
class Fifo#(type T = logic, int DEPTH=1) implements PutImp#(T), GetImp#(T);
^~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv:18</a>: syntax error, unexpected type, expecting &#39;)&#39;
class Fifo#(type T = logic, int DEPTH=1) implements PutImp#(T), GetImp#(T);
            ^~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv:18</a>: Unsupported: SystemVerilog 2012 reserved word not implemented: &#39;implements&#39;
class Fifo#(type T = logic, int DEPTH=1) implements PutImp#(T), GetImp#(T);
                                         ^~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv:19</a>: Unsupported: $ expression
  T myFifo [$:DEPTH-1];
            ^
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv:20</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;virtual&#39;
  virtual function void put(T a);
  ^~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv:20</a>: syntax error, unexpected IDENTIFIER, expecting &#39;)&#39;
  virtual function void put(T a);
                              ^
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv:21</a>: syntax error, unexpected &#39;(&#39;, expecting IDENTIFIER
    myFifo.push_back(a);
                     ^
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv:24</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;virtual&#39;
  virtual function T get();
  ^~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv:27</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;endclass&#39;
endclass
^~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv:29</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;class&#39;
class Stack#(type T = logic, int DEPTH=1) implements PutImp#(T), GetImp#(T);
^~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv:29</a>: Unsupported: SystemVerilog 2012 reserved word not implemented: &#39;implements&#39;
class Stack#(type T = logic, int DEPTH=1) implements PutImp#(T), GetImp#(T);
                                          ^~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv:30</a>: Unsupported: $ expression
  T myFifo [$:DEPTH-1];
            ^
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv.html#l-32" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv:32</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;virtual&#39;
  virtual function void put(T a);
  ^~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv.html#l-32" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv:32</a>: syntax error, unexpected IDENTIFIER, expecting &#39;)&#39;
  virtual function void put(T a);
                              ^
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv.html#l-33" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv:33</a>: syntax error, unexpected &#39;(&#39;, expecting IDENTIFIER
    myFifo.push_front(a);
                      ^
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv.html#l-36" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv:36</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;virtual&#39;
  virtual function T get();
  ^~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv.html#l-39" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p194.sv:39</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;endclass&#39;
endclass
^~~~~~~~
%Error: Cannot continue
        ... See the manual and http://www.veripool.org/verilator for more assistance.

</pre>
</body>