FIELD;BOOT;OCEAN;FFT;LU;RADIX;SHUTDOWN;DESCRIPTION
sim_seconds;5.409510;4.841658;0.172255;0.300103;0.293227;0.023798;Number of seconds simulated 
sim_ticks;5409509760000;4841658450000;172254920000;300103170000;293226730000;23798310000;Number of ticks simulated 
final_tick;5409509760000;10251168210000;10423423130000;10723526300000;11016753030000;11040551340000;Number of ticks from beginning of simulation (restored from checkpoints and never reset) 
sim_freq;1000000000000;1000000000000;1000000000000;1000000000000;1000000000000;1000000000000;Frequency of simulated ticks 
host_inst_rate;1181223;1653695;77791541;40625693;23228002;784050383;Simulator instruction rate (inst/s) 
host_op_rate;1181223;1653695;77791480;40625679;23227998;784045708;Simulator op (including micro ops) rate (op/s) 
host_tick_rate;11959295520;4816100138;7937976927;6993014511;3696975862;10112960200;Simulator tick rate (ticks/s) 
host_mem_usage;589804;626668;626668;626668;627692;627692;Number of bytes of host memory used 
host_seconds;452.33;1005.31;21.70;42.91;79.32;2.35;Real time elapsed on the host 
sim_insts;534298576;1662470917;1688082155;1743438597;1842335180;1845044862;Number of instructions simulated 
sim_ops;534298576;1662470917;1688082155;1743438597;1842335180;1845044862;Number of ops (including micro ops) simulated 
system.voltage_domain.voltage;1;1;1;1;1;1;Voltage in Volts 
system.clk_domain.clock;1000;1000;1000;1000;1000;1000;Clock period in ticks 
system.mem_ctrls.bytes_read::cpu00.inst;53727936;34398080;686144;610624;504320;33024;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu00.data;166342912;14817024;360448;275776;980224;22464;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::tsunami.ide;13120;1920;1984;1792;1856;;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu01.inst;24717568;19216128;55424;869696;205248;25024;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu01.data;12233472;6808000;43712;454400;205824;22464;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu02.inst;37757568;22879168;3527680;3003456;4404928;24576;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu02.data;13537408;9093056;2565120;2344832;5137728;15424;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu03.inst;4622720;32591424;927296;1076352;688000;18624;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu03.data;4937216;13112512;687744;605376;1747776;8064;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu04.inst;3809344;32809088;864000;1320256;1188608;217600;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu04.data;6513600;14242496;1131008;1354112;2728448;266624;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu05.inst;3014336;2348480;93760;208704;657408;114240;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu05.data;5415232;1892480;122368;185408;1778176;119040;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu06.inst;1677888;2326208;312320;634624;553664;384960;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu06.data;4088128;1889792;184832;368064;1907328;703296;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu07.inst;1938816;2646400;265792;155264;570368;16832;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu07.data;4843264;2525184;195776;232128;2501376;5120;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu08.inst;1568896;2482944;391808;548672;562048;16960;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu08.data;4035648;2542528;281472;262912;2436032;6080;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu09.inst;1567296;2374592;207744;161920;564544;16768;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu09.data;4009472;2550336;178432;227968;2389248;6080;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu10.inst;1566080;2411392;340864;539712;572992;14400;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu10.data;4047360;2747136;280448;312384;3008192;4224;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu11.inst;1563648;7550912;92288;154304;572224;14592;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu11.data;4090560;4133888;96512;192448;2481216;4352;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu12.inst;1560064;28625536;45952;687360;567808;14528;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu12.data;3739200;11178176;37376;361600;2978432;5056;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu13.inst;1559872;4632960;57792;159040;546496;14528;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu13.data;4036736;3381696;41728;184832;2521472;4928;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu14.inst;1558848;28703936;66048;754496;589632;14528;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu14.data;4055040;11431680;55360;433216;2985664;4992;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu15.inst;1558080;30218304;43776;766976;548160;3456;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu15.data;4100096;11739200;41280;450112;2785920;1024;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu16.inst;1554112;32138816;410752;423424;615552;3456;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu16.data;4038656;12313600;384960;220096;2851136;640;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu17.inst;1554432;21251200;185344;157248;618560;3456;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu17.data;3627648;7605184;206016;186240;2846528;704;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu18.inst;1553472;31695296;382016;525056;468864;3456;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu18.data;4048768;14039488;260416;304640;1784896;640;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu19.inst;1551296;5526976;204544;161216;272128;10240;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu19.data;4034432;3292032;145216;180928;1040832;7680;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu20.inst;1553792;17713664;98880;1397696;74752;10240;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu20.data;4105344;6262208;95744;596992;29312;8000;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu21.inst;1550976;26626688;44096;558464;141824;10240;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu21.data;4106944;9563136;32768;279936;94016;9280;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu22.inst;1548096;22851200;270656;808576;244544;10240;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu22.data;3578816;8838528;168256;420160;906368;10944;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu23.inst;1547968;19180608;44608;151424;145664;10240;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu23.data;4241664;6668800;30784;156160;124096;12224;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu24.inst;1545536;18289408;176000;390272;141568;10240;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu24.data;3396480;6684160;99264;241280;122944;11648;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu25.inst;1543232;2358464;93120;152896;145408;10240;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu25.data;3560640;2563072;85312;181504;137344;12160;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu26.inst;1543872;14670464;192384;403520;128640;10240;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu26.data;4436032;6322496;142848;194816;94016;13696;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu27.inst;1541312;31048000;43392;136832;191872;10240;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu27.data;4038336;14190016;32192;128768;392192;15040;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu28.inst;1540992;21477568;98496;158528;188288;10368;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu28.data;4466944;7838144;119168;210624;462208;4608;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu29.inst;1537344;19581440;51456;535424;147904;10368;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu29.data;3885888;7218176;48896;329472;166272;5504;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu30.inst;1534272;23230016;215872;155072;273600;10368;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu30.data;3973760;8684224;179904;226112;1071232;7488;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu31.inst;1540928;12514816;103168;156480;190464;10368;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu31.data;4073472;5330560;126016;243392;439936;8640;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::total;482162880;817871104;19056832;30272064;68424320;2416768;Number of bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu00.inst;53727936;34398080;686144;610624;504320;33024;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu01.inst;24717568;19216128;55424;869696;205248;25024;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu02.inst;37757568;22879168;3527680;3003456;4404928;24576;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu03.inst;4622720;32591424;927296;1076352;688000;18624;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu04.inst;3809344;32809088;864000;1320256;1188608;217600;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu05.inst;3014336;2348480;93760;208704;657408;114240;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu06.inst;1677888;2326208;312320;634624;553664;384960;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu07.inst;1938816;2646400;265792;155264;570368;16832;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu08.inst;1568896;2482944;391808;548672;562048;16960;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu09.inst;1567296;2374592;207744;161920;564544;16768;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu10.inst;1566080;2411392;340864;539712;572992;14400;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu11.inst;1563648;7550912;92288;154304;572224;14592;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu12.inst;1560064;28625536;45952;687360;567808;14528;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu13.inst;1559872;4632960;57792;159040;546496;14528;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu14.inst;1558848;28703936;66048;754496;589632;14528;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu15.inst;1558080;30218304;43776;766976;548160;3456;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu16.inst;1554112;32138816;410752;423424;615552;3456;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu17.inst;1554432;21251200;185344;157248;618560;3456;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu18.inst;1553472;31695296;382016;525056;468864;3456;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu19.inst;1551296;5526976;204544;161216;272128;10240;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu20.inst;1553792;17713664;98880;1397696;74752;10240;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu21.inst;1550976;26626688;44096;558464;141824;10240;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu22.inst;1548096;22851200;270656;808576;244544;10240;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu23.inst;1547968;19180608;44608;151424;145664;10240;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu24.inst;1545536;18289408;176000;390272;141568;10240;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu25.inst;1543232;2358464;93120;152896;145408;10240;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu26.inst;1543872;14670464;192384;403520;128640;10240;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu27.inst;1541312;31048000;43392;136832;191872;10240;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu28.inst;1540992;21477568;98496;158528;188288;10368;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu29.inst;1537344;19581440;51456;535424;147904;10368;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu30.inst;1534272;23230016;215872;155072;273600;10368;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu31.inst;1540928;12514816;103168;156480;190464;10368;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::total;168510592;576370176;10593472;17923584;17286080;1088640;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_written::writebacks;44087488;80221568;3713024;4535232;30356736;740608;Number of bytes written to this memory 
system.mem_ctrls.bytes_written::tsunami.ide;2832384;847872;737280;704512;700416;;Number of bytes written to this memory 
system.mem_ctrls.bytes_written::total;46919872;81069440;4450304;5239744;31057152;740608;Number of bytes written to this memory 
system.mem_ctrls.num_reads::cpu00.inst;839499;537470;10721;9541;7880;516;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu00.data;2599108;231516;5632;4309;15316;351;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::tsunami.ide;205;30;31;28;29;;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu01.inst;386212;300252;866;13589;3207;391;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu01.data;191148;106375;683;7100;3216;351;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu02.inst;589962;357487;55120;46929;68827;384;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu02.data;211522;142079;40080;36638;80277;241;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu03.inst;72230;509241;14489;16818;10750;291;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu03.data;77144;204883;10746;9459;27309;126;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu04.inst;59521;512642;13500;20629;18572;3400;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu04.data;101775;222539;17672;21158;42632;4166;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu05.inst;47099;36695;1465;3261;10272;1785;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu05.data;84613;29570;1912;2897;27784;1860;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu06.inst;26217;36347;4880;9916;8651;6015;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu06.data;63877;29528;2888;5751;29802;10989;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu07.inst;30294;41350;4153;2426;8912;263;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu07.data;75676;39456;3059;3627;39084;80;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu08.inst;24514;38796;6122;8573;8782;265;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu08.data;63057;39727;4398;4108;38063;95;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu09.inst;24489;37103;3246;2530;8821;262;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu09.data;62648;39849;2788;3562;37332;95;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu10.inst;24470;37678;5326;8433;8953;225;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu10.data;63240;42924;4382;4881;47003;66;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu11.inst;24432;117983;1442;2411;8941;228;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu11.data;63915;64592;1508;3007;38769;68;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu12.inst;24376;447274;718;10740;8872;227;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu12.data;58425;174659;584;5650;46538;79;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu13.inst;24373;72390;903;2485;8539;227;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu13.data;63074;52839;652;2888;39398;77;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu14.inst;24357;448499;1032;11789;9213;227;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu14.data;63360;178620;865;6769;46651;78;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu15.inst;24345;472161;684;11984;8565;54;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu15.data;64064;183425;645;7033;43530;16;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu16.inst;24283;502169;6418;6616;9618;54;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu16.data;63104;192400;6015;3439;44549;10;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu17.inst;24288;332050;2896;2457;9665;54;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu17.data;56682;118831;3219;2910;44477;11;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu18.inst;24273;495239;5969;8204;7326;54;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu18.data;63262;219367;4069;4760;27889;10;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu19.inst;24239;86359;3196;2519;4252;160;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu19.data;63038;51438;2269;2827;16263;120;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu20.inst;24278;276776;1545;21839;1168;160;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu20.data;64146;97847;1496;9328;458;125;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu21.inst;24234;416042;689;8726;2216;160;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu21.data;64171;149424;512;4374;1469;145;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu22.inst;24189;357050;4229;12634;3821;160;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu22.data;55919;138102;2629;6565;14162;171;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu23.inst;24187;299697;697;2366;2276;160;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu23.data;66276;104200;481;2440;1939;191;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu24.inst;24149;285772;2750;6098;2212;160;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu24.data;53070;104440;1551;3770;1921;182;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu25.inst;24113;36851;1455;2389;2272;160;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu25.data;55635;40048;1333;2836;2146;190;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu26.inst;24123;229226;3006;6305;2010;160;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu26.data;69313;98789;2232;3044;1469;214;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu27.inst;24083;485125;678;2138;2998;160;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu27.data;63099;221719;503;2012;6128;235;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu28.inst;24078;335587;1539;2477;2942;162;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu28.data;69796;122471;1862;3291;7222;72;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu29.inst;24021;305960;804;8366;2311;162;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu29.data;60717;112784;764;5148;2598;86;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu30.inst;23973;362969;3373;2423;4275;162;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu30.data;62090;135691;2811;3533;16738;117;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu31.inst;24077;195544;1612;2445;2976;162;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu31.data;63648;83290;1969;3803;6874;135;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::total;7533795;12779236;297763;473001;1069130;37762;Number of read requests responded to by this memory 
system.mem_ctrls.num_writes::writebacks;688867;1253462;58016;70863;474324;11572;Number of write requests responded to by this memory 
system.mem_ctrls.num_writes::tsunami.ide;44256;13248;11520;11008;10944;;Number of write requests responded to by this memory 
system.mem_ctrls.num_writes::total;733123;1266710;69536;81871;485268;11572;Number of write requests responded to by this memory 
system.mem_ctrls.bw_read::cpu00.inst;9932127;7104607;3983306;2034714;1719898;1387662;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu00.data;30750090;3060320;2092527;918937;3342888;943933;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::tsunami.ide;2425;397;11518;5971;6330;;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu01.inst;4569281;3968914;321756;2897990;699963;1051503;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu01.data;2261475;1406130;253763;1514146;701928;943933;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu02.inst;6979850;4725482;20479415;10008078;15022259;1032678;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu02.data;2502520;1878087;14891418;7813420;17521349;648113;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu03.inst;854554;6731459;5383277;3586607;2346307;782577;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu03.data;912692;2708269;3992594;2017226;5960493;338848;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu04.inst;704194;6776415;5015822;4399340;4053546;9143506;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu04.data;1204102;2941656;6565897;4512155;9304909;11203485;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu05.inst;557229;485057;544310;695441;2241978;4800341;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu05.data;1001058;390874;710389;617814;6064167;5002036;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu06.inst;310174;480457;1813127;2114686;1888177;16175939;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu06.data;755730;390319;1073014;1226458;6504618;29552351;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu07.inst;358409;546590;1543015;517369;1945143;707277;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu07.data;895324;521554;1136548;773494;8530518;215141;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu08.inst;290026;512829;2274582;1828278;1916769;712656;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu08.data;746028;525136;1634043;876072;8307674;255480;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu09.inst;289730;490450;1206027;539548;1925282;704588;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu09.data;741190;526748;1035860;759632;8148125;255480;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu10.inst;289505;498051;1978835;1798422;1954092;605085;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu10.data;748193;567396;1628099;1040922;10258928;177492;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu11.inst;289055;1559571;535764;514170;1951473;613153;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu11.data;756179;853817;560286;641273;8461766;182870;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu12.inst;288393;5912341;266767;2290412;1936413;610464;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu12.data;691227;2308749;216981;1204919;10157437;212452;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu13.inst;288357;956895;335503;529951;1863732;610464;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu13.data;746230;698458;242246;615895;8599052;207074;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu14.inst;288168;5928534;383432;2514122;2010840;610464;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu14.data;749613;2361108;321384;1443557;10182100;209763;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu15.inst;288026;6241313;254135;2555708;1869407;145220;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu15.data;757942;2424624;239645;1499858;9500907;43028;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu16.inst;287293;6637977;2384559;1410928;2099236;145220;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu16.data;746584;2543261;2234827;733401;9723315;26893;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu17.inst;287352;4389240;1075987;523980;2109494;145220;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu17.data;670606;1570781;1195995;620587;9707601;29582;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu18.inst;287174;6546372;2217736;1749585;1598981;145220;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu18.data;748454;2899727;1511806;1015118;6087085;26893;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu19.inst;286772;1141546;1187449;537202;928046;430283;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu19.data;745804;679939;843030;602886;3549581;322712;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu20.inst;287233;3658594;574033;4657385;254929;430283;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu20.data;758912;1293401;555827;1989289;99964;336158;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu21.inst;286713;5499497;255993;1860907;483667;430283;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu21.data;759208;1975178;190230;932799;320626;389944;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu22.inst;286180;4719705;1571253;2694327;833976;430283;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu22.data;661579;1825517;976785;1400052;3091014;459865;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu23.inst;286157;3961578;258965;504573;496762;430283;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu23.data;784112;1377379;178712;520354;423208;513650;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu24.inst;285707;3777509;1021741;1300459;482794;430283;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu24.data;627872;1380552;576262;803990;419280;489447;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu25.inst;285281;487119;540594;509478;495889;430283;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu25.data;658219;529379;495266;604805;468388;510961;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu26.inst;285400;3030049;1116856;1344604;438705;430283;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu26.data;820043;1305853;829283;649163;320626;575503;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu27.inst;284926;6412679;251906;455950;654347;430283;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu27.data;746525;2930817;186886;429079;1337504;631978;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu28.inst;284867;4435994;571804;528245;642124;435661;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu28.data;825758;1618897;691812;701839;1576282;193627;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu29.inst;284193;4044366;298720;1784133;504401;435661;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu29.data;718344;1490848;283858;1097862;567042;231277;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu30.inst;283625;4797946;1253212;516729;933066;435661;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu30.data;734588;1793647;1044406;753448;3653255;314644;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu31.inst;284855;2584820;598926;521421;649545;435661;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu31.data;753021;1100978;731567;811028;1500327;363051;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::total;89132454;168923750;110631569;100872190;233349531;101552085;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu00.inst;9932127;7104607;3983306;2034714;1719898;1387662;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu01.inst;4569281;3968914;321756;2897990;699963;1051503;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu02.inst;6979850;4725482;20479415;10008078;15022259;1032678;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu03.inst;854554;6731459;5383277;3586607;2346307;782577;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu04.inst;704194;6776415;5015822;4399340;4053546;9143506;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu05.inst;557229;485057;544310;695441;2241978;4800341;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu06.inst;310174;480457;1813127;2114686;1888177;16175939;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu07.inst;358409;546590;1543015;517369;1945143;707277;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu08.inst;290026;512829;2274582;1828278;1916769;712656;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu09.inst;289730;490450;1206027;539548;1925282;704588;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu10.inst;289505;498051;1978835;1798422;1954092;605085;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu11.inst;289055;1559571;535764;514170;1951473;613153;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu12.inst;288393;5912341;266767;2290412;1936413;610464;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu13.inst;288357;956895;335503;529951;1863732;610464;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu14.inst;288168;5928534;383432;2514122;2010840;610464;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu15.inst;288026;6241313;254135;2555708;1869407;145220;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu16.inst;287293;6637977;2384559;1410928;2099236;145220;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu17.inst;287352;4389240;1075987;523980;2109494;145220;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu18.inst;287174;6546372;2217736;1749585;1598981;145220;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu19.inst;286772;1141546;1187449;537202;928046;430283;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu20.inst;287233;3658594;574033;4657385;254929;430283;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu21.inst;286713;5499497;255993;1860907;483667;430283;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu22.inst;286180;4719705;1571253;2694327;833976;430283;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu23.inst;286157;3961578;258965;504573;496762;430283;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu24.inst;285707;3777509;1021741;1300459;482794;430283;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu25.inst;285281;487119;540594;509478;495889;430283;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu26.inst;285400;3030049;1116856;1344604;438705;430283;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu27.inst;284926;6412679;251906;455950;654347;430283;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu28.inst;284867;4435994;571804;528245;642124;435661;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu29.inst;284193;4044366;298720;1784133;504401;435661;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu30.inst;283625;4797946;1253212;516729;933066;435661;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu31.inst;284855;2584820;598926;521421;649545;435661;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::total;31150807;119043956;61498807;59724741;58951242;45744425;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_write::writebacks;8149997;16569027;21555402;15112243;103526496;31120193;Write bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_write::tsunami.ide;523593;175120;4280168;2347566;2388650;;Write bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_write::total;8673590;16744147;25835570;17459809;105915146;31120193;Write bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_total::writebacks;8149997;16569027;21555402;15112243;103526496;31120193;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu00.inst;9932127;7104607;3983306;2034714;1719898;1387662;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu00.data;30750090;3060320;2092527;918937;3342888;943933;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::tsunami.ide;526019;175517;4291686;2353537;2394979;;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu01.inst;4569281;3968914;321756;2897990;699963;1051503;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu01.data;2261475;1406130;253763;1514146;701928;943933;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu02.inst;6979850;4725482;20479415;10008078;15022259;1032678;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu02.data;2502520;1878087;14891418;7813420;17521349;648113;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu03.inst;854554;6731459;5383277;3586607;2346307;782577;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu03.data;912692;2708269;3992594;2017226;5960493;338848;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu04.inst;704194;6776415;5015822;4399340;4053546;9143506;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu04.data;1204102;2941656;6565897;4512155;9304909;11203485;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu05.inst;557229;485057;544310;695441;2241978;4800341;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu05.data;1001058;390874;710389;617814;6064167;5002036;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu06.inst;310174;480457;1813127;2114686;1888177;16175939;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu06.data;755730;390319;1073014;1226458;6504618;29552351;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu07.inst;358409;546590;1543015;517369;1945143;707277;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu07.data;895324;521554;1136548;773494;8530518;215141;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu08.inst;290026;512829;2274582;1828278;1916769;712656;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu08.data;746028;525136;1634043;876072;8307674;255480;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu09.inst;289730;490450;1206027;539548;1925282;704588;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu09.data;741190;526748;1035860;759632;8148125;255480;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu10.inst;289505;498051;1978835;1798422;1954092;605085;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu10.data;748193;567396;1628099;1040922;10258928;177492;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu11.inst;289055;1559571;535764;514170;1951473;613153;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu11.data;756179;853817;560286;641273;8461766;182870;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu12.inst;288393;5912341;266767;2290412;1936413;610464;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu12.data;691227;2308749;216981;1204919;10157437;212452;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu13.inst;288357;956895;335503;529951;1863732;610464;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu13.data;746230;698458;242246;615895;8599052;207074;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu14.inst;288168;5928534;383432;2514122;2010840;610464;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu14.data;749613;2361108;321384;1443557;10182100;209763;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu15.inst;288026;6241313;254135;2555708;1869407;145220;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu15.data;757942;2424624;239645;1499858;9500907;43028;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu16.inst;287293;6637977;2384559;1410928;2099236;145220;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu16.data;746584;2543261;2234827;733401;9723315;26893;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu17.inst;287352;4389240;1075987;523980;2109494;145220;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu17.data;670606;1570781;1195995;620587;9707601;29582;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu18.inst;287174;6546372;2217736;1749585;1598981;145220;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu18.data;748454;2899727;1511806;1015118;6087085;26893;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu19.inst;286772;1141546;1187449;537202;928046;430283;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu19.data;745804;679939;843030;602886;3549581;322712;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu20.inst;287233;3658594;574033;4657385;254929;430283;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu20.data;758912;1293401;555827;1989289;99964;336158;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu21.inst;286713;5499497;255993;1860907;483667;430283;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu21.data;759208;1975178;190230;932799;320626;389944;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu22.inst;286180;4719705;1571253;2694327;833976;430283;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu22.data;661579;1825517;976785;1400052;3091014;459865;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu23.inst;286157;3961578;258965;504573;496762;430283;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu23.data;784112;1377379;178712;520354;423208;513650;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu24.inst;285707;3777509;1021741;1300459;482794;430283;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu24.data;627872;1380552;576262;803990;419280;489447;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu25.inst;285281;487119;540594;509478;495889;430283;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu25.data;658219;529379;495266;604805;468388;510961;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu26.inst;285400;3030049;1116856;1344604;438705;430283;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu26.data;820043;1305853;829283;649163;320626;575503;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu27.inst;284926;6412679;251906;455950;654347;430283;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu27.data;746525;2930817;186886;429079;1337504;631978;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu28.inst;284867;4435994;571804;528245;642124;435661;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu28.data;825758;1618897;691812;701839;1576282;193627;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu29.inst;284193;4044366;298720;1784133;504401;435661;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu29.data;718344;1490848;283858;1097862;567042;231277;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu30.inst;283625;4797946;1253212;516729;933066;435661;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu30.data;734588;1793647;1044406;753448;3653255;314644;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu31.inst;284855;2584820;598926;521421;649545;435661;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu31.data;753021;1100978;731567;811028;1500327;363051;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::total;97806044;185667897;136467138;118331999;339264678;132672278;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.readReqs;7533795;12779236;297763;473001;1069130;37762;Number of read requests accepted 
system.mem_ctrls.writeReqs;733123;1266710;69536;81871;485268;11572;Number of write requests accepted 
system.mem_ctrls.readBursts;7533795;12779236;297763;473001;1069130;37762;Number of DRAM read bursts, including those serviced by the write queue 
system.mem_ctrls.writeBursts;733123;1266710;69536;81871;485268;11572;Number of DRAM write bursts, including those merged in the write queue 
system.mem_ctrls.bytesReadDRAM;457073536;774922432;18553664;28659072;67646784;2385792;Total number of bytes read from DRAM 
system.mem_ctrls.bytesReadWrQ;25089344;42948672;503168;1612992;777536;30976;Total number of bytes read from write queue 
system.mem_ctrls.bytesWritten;46472640;77896128;4429824;5164736;31024960;740160;Total number of bytes written to DRAM 
system.mem_ctrls.bytesReadSys;482162880;817871104;19056832;30272064;68424320;2416768;Total read bytes from the system interface side 
system.mem_ctrls.bytesWrittenSys;46919872;81069440;4450304;5239744;31057152;740608;Total written bytes from the system interface side 
system.mem_ctrls.servicedByWrQ;392021;671073;7862;25203;12149;484;Number of DRAM read bursts serviced by the write queue 
system.mem_ctrls.mergedWrBursts;6968;49573;323;1175;502;12;Number of DRAM write bursts merged with an existing one 
system.mem_ctrls.neitherReadNorWriteReqs;302653;1116524;19668;35376;35251;1514;Number of requests that are neither read nor write 
system.mem_ctrls.perBankRdBursts::0;413509;596222;15798;19953;61786;2289;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::1;379689;313379;11296;16093;52828;1871;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::2;380333;1510987;22647;40622;74168;2634;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::3;306353;528023;12845;14981;61742;1672;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::4;255929;403350;12045;18227;53779;1164;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::5;448862;535181;17353;23856;60884;2171;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::6;357417;706310;13732;22312;48763;1472;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::7;413568;653178;18400;23209;74739;2234;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::8;585344;2765974;32877;65083;88984;3148;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::9;555811;430669;17510;29578;62566;2297;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::10;484213;835840;18161;27733;62664;2408;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::11;680641;620169;24225;35048;79181;3209;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::12;413587;682896;18868;26059;65036;1690;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::13;492213;600700;22297;34402;77367;3658;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::14;402565;423431;15535;21044;63765;2531;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::15;571740;501854;16312;29598;68729;2830;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::0;49784;56503;3538;4380;30741;765;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::1;49869;74375;4479;5909;31521;1239;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::2;44048;70982;3743;3212;29021;1061;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::3;35576;59289;5323;5143;33625;539;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::4;46492;50258;3897;4613;29735;378;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::5;36547;99515;4005;5533;27529;315;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::6;67243;54455;3248;4430;25477;297;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::7;45494;121403;5540;6176;35211;792;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::8;41399;61494;3647;4590;27115;324;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::9;36826;97378;4892;5466;29755;447;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::10;35970;70079;4125;4466;28157;372;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::11;70280;122761;5643;5769;37342;823;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::12;42278;75038;4410;4703;28312;469;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::13;41728;67953;4984;6329;30217;1303;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::14;38850;66748;3450;4392;28637;1336;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::15;43751;68896;4292;5588;32370;1105;Per bank write bursts 
system.mem_ctrls.numRdRetry;0;0;0;0;0;0;Number of times read queue was full causing retry 
system.mem_ctrls.numWrRetry;17;5;5;1;5;0;Number of times write queue was full causing retry 
system.mem_ctrls.totGap;5409509670000;4841658450000;172254920000;300103170000;293226730000;23798310000;Total gap between requests 
system.mem_ctrls.readPktSize::0;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::1;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::2;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::3;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::4;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::5;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::6;7533795;12779236;297763;473001;1069130;37762;Read request sizes (log2) 
system.mem_ctrls.writePktSize::0;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::1;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::2;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::3;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::4;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::5;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::6;733123;1266710;69536;81871;485268;11572;Write request sizes (log2) 
system.mem_ctrls.rdQLenPdf::0;5549694;10027312;251928;370127;717660;32949;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::1;576372;1196631;20844;39443;213269;1867;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::2;315892;360104;5627;12638;68560;711;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::3;212537;199754;3297;7444;25970;477;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::4;143153;111230;2146;4893;12005;333;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::5;98305;65065;1571;3416;6838;242;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::6;76680;42542;1175;2682;4287;194;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::7;51190;28511;803;1857;2591;140;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::8;25062;18819;473;1147;1486;85;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::9;21296;13690;391;892;1034;59;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::10;16481;10135;340;684;790;51;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::11;12279;8197;298;597;626;43;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::12;13706;7283;361;673;606;53;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::13;14154;8879;324;707;548;48;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::14;5814;5181;152;342;306;24;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::15;2082;1794;37;87;124;2;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::16;1172;905;16;47;75;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::17;936;626;14;33;47;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::18;805;443;18;21;36;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::19;715;336;12;13;26;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::20;617;253;17;10;22;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::21;557;180;20;11;16;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::22;488;119;7;9;13;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::23;391;81;7;7;13;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::24;326;44;7;5;11;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::25;294;22;4;5;9;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::26;250;12;3;4;4;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::27;200;7;2;2;4;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::28;173;5;2;1;2;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::29;90;2;2;1;2;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::30;42;1;2;0;1;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::31;21;0;1;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::0;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::1;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::2;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::3;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::4;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::5;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::6;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::7;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::8;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::9;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::10;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::11;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::12;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::13;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::14;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::15;32724;54594;2877;3452;14257;577;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::16;34198;55924;3041;3626;15096;583;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::17;37364;67808;3440;4079;21902;647;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::18;37962;68490;3506;4159;25966;648;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::19;38564;68707;3530;4226;27993;653;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::20;39459;68891;3635;4349;28718;649;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::21;40164;68948;3697;4404;28900;652;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::22;41580;69124;3861;4577;28992;647;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::23;42389;69158;4007;4708;29098;648;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::24;43264;69489;4215;4888;29304;651;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::25;43230;69390;4172;4830;29511;650;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::26;42982;69442;4138;4793;29569;654;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::27;41978;69245;4103;4712;29586;651;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::28;42280;69705;4154;4768;30119;653;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::29;40341;68953;3902;4499;28782;648;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::30;40059;68895;3807;4425;28556;648;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::31;39780;68822;3738;4368;28197;648;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::32;39647;68789;3721;4363;28092;648;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::33;759;433;143;148;456;2;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::34;602;241;111;108;249;1;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::35;489;202;91;100;172;1;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::36;426;189;86;82;122;1;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::37;408;159;73;75;79;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::38;387;142;78;61;55;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::39;341;109;70;55;52;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::40;297;100;71;47;45;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::41;277;99;64;47;51;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::42;247;100;56;43;57;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::43;242;85;44;41;54;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::44;250;72;44;55;59;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::45;244;60;40;51;56;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::46;236;53;37;51;59;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::47;234;43;43;53;56;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::48;271;42;52;57;46;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::49;273;43;58;50;41;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::50;287;53;56;53;45;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::51;253;53;53;44;43;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::52;238;64;56;43;35;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::53;240;60;45;39;34;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::54;239;72;40;42;35;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::55;172;53;28;31;33;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::56;172;49;28;27;36;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::57;159;45;27;22;28;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::58;128;40;33;14;33;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::59;106;33;38;13;24;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::60;72;24;39;8;25;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::61;53;19;25;6;22;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::62;34;12;21;2;15;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::63;39;14;19;2;11;0;What write queue length does an incoming req see 
system.mem_ctrls.bytesPerActivate::samples;2981110;6183917;148459;221248;984841;17921;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::mean;168.912160;137.909152;154.814568;152.875036;100.190792;174.383126;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::gmean;113.541860;103.692466;109.010916;109.453541;80.615433;115.954915;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::stdev;210.774074;147.610124;182.167518;177.719718;116.338115;208.078625;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::0-127;1622411;3552444;83721;120582;777016;9941;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::128-255;833076;1762439;40771;67233;150021;4432;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::256-383;231535;484943;11231;16205;27507;1394;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::384-511;79738;190458;4493;6093;11146;572;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::512-639;52699;63504;2551;3213;5667;599;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::640-767;27401;28131;1140;1443;3079;239;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::768-895;15830;19745;868;1032;2065;165;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::896-1023;10036;13208;772;969;1868;198;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::1024-1151;108384;69045;2912;4478;6472;381;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::total;2981110;6183917;148459;221248;984841;17921;Bytes accessed per row activation 
system.mem_ctrls.rdPerTurnAround::samples;38989;68561;3570;4224;27653;648;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::mean;183.173331;176.603929;81.206723;106.013494;38.223122;57.552469;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::stdev;5228.576822;136.277578;107.966202;155.425319;45.312331;60.504093;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::0-32767;38988;;;;;;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::1.01581e+06-1.04858e+06;1;;;;;;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::total;38989;68561;3570;4224;27653;648;Reads before turning the bus around for writes 
system.mem_ctrls.wrPerTurnAround::samples;38989;68561;3570;4224;27653;648;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::mean;18.624099;17.752469;19.388235;19.104877;17.530286;17.847222;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::gmean;18.314138;17.692298;18.679282;18.561500;17.391446;17.830161;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::stdev;5.127628;2.139716;8.067693;6.904760;3.130416;0.790081;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::16-17;5063;;516;589;12806;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::18-19;31071;;2784;3293;13170;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::20-21;652;;35;72;1254;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::22-23;583;;21;36;181;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::24-25;404;;14;27;44;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::26-27;250;;10;10;19;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::28-29;145;;9;11;11;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::30-31;218;;36;54;42;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::32-33;91;;26;24;23;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::34-35;73;;13;16;9;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::36-37;53;;9;7;8;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::38-39;24;;7;7;5;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::40-41;28;;7;2;4;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::42-43;30;;5;7;1;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::44-45;22;;3;8;7;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::46-47;27;;11;6;6;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::48-49;26;;6;8;8;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::50-51;21;;5;5;3;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::52-53;9;;3;1;8;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::54-55;15;;2;3;1;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::56-57;7;;;2;2;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::58-59;6;;3;1;5;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::60-61;8;;3;1;2;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::62-63;17;;6;1;1;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::64-65;7;;3;3;1;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::66-67;15;;4;4;3;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::68-69;8;;1;2;4;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::70-71;4;;2;2;1;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::72-73;6;;4;1;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::74-75;6;;1;2;1;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::76-77;5;;1;3;3;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::78-79;6;;;1;2;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::80-81;13;;1;1;2;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::82-83;10;;;1;1;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::84-85;9;;1;4;2;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::86-87;7;;4;2;1;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::88-89;6;;2;;1;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::90-91;3;;2;;2;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::92-93;5;;2;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::94-95;5;;1;;2;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::96-97;19;;4;1;5;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::98-99;2;;;1;2;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::102-103;4;;;2;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::104-105;1;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::106-107;2;;;2;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::110-111;1;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::112-113;1;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::118-119;1;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::total;38989;68561;3570;4224;27653;648;Writes before turning the bus around for reads 
system.mem_ctrls.totQLat;105936074491;177906322995;4383963500;6731148499;26093011271;489604751;Total ticks spent queuing 
system.mem_ctrls.totMemAccLat;239844336991;404934379245;9819607250;15127360999;45911405021;1188567251;Total ticks spent from burst creation until serviced by the DRAM 
system.mem_ctrls.totBusLat;35708870000;60540815000;1449505000;2238990000;5284905000;186390000;Total ticks spent in databus transfers 
system.mem_ctrls.avgQLat;14833.30;14693.09;15122.28;15031.66;24686.36;13133.88;Average queueing delay per DRAM burst 
system.mem_ctrls.avgBusLat;5000.00;5000.00;5000.00;5000.00;5000.00;5000.00;Average bus latency per DRAM burst 
system.mem_ctrls.avgMemAccLat;33583.30;33443.09;33872.28;33781.66;43436.36;31883.88;Average memory access latency per DRAM burst 
system.mem_ctrls.avgRdBW;84.49;160.05;107.71;95.50;230.70;100.25;Average DRAM read bandwidth in MiByte/s 
system.mem_ctrls.avgWrBW;8.59;16.09;25.72;17.21;105.81;31.10;Average achieved write bandwidth in MiByte/s 
system.mem_ctrls.avgRdBWSys;89.13;168.92;110.63;100.87;233.35;101.55;Average system read bandwidth in MiByte/s 
system.mem_ctrls.avgWrBWSys;8.67;16.74;25.84;17.46;105.92;31.12;Average system write bandwidth in MiByte/s 
system.mem_ctrls.peakBW;12800.00;12800.00;12800.00;12800.00;12800.00;12800.00;Theoretical peak bandwidth in MiByte/s 
system.mem_ctrls.busUtil;0.73;1.38;1.04;0.88;2.63;1.03;Data bus utilization in percentage 
system.mem_ctrls.busUtilRead;0.66;1.25;0.84;0.75;1.80;0.78;Data bus utilization in percentage for reads 
system.mem_ctrls.busUtilWrite;0.07;0.13;0.20;0.13;0.83;0.24;Data bus utilization in percentage for writes 
system.mem_ctrls.avgRdQLen;2.07;1.07;1.04;1.07;1.18;1.03;Average read queue length when enqueuing 
system.mem_ctrls.avgWrQLen;24.68;24.67;24.55;24.75;24.66;24.68;Average write queue length when enqueuing 
system.mem_ctrls.readRowHits;4450425;6643178;165019;257883;375880;23148;Number of row buffer hits during reads 
system.mem_ctrls.writeRowHits;436371;498195;45641;49364;181025;7772;Number of row buffer hits during writes 
system.mem_ctrls.readRowHitRate;62.32;54.87;56.92;57.59;35.56;62.10;Row buffer hit rate for reads 
system.mem_ctrls.writeRowHitRate;60.09;40.93;65.94;61.17;37.34;67.23;Row buffer hit rate for writes 
system.mem_ctrls.avgGap;654356.28;344701.49;468977.37;540851.17;188643.28;482391.66;Average gap between requests 
system.mem_ctrls.pageHitRate;62.11;53.59;58.66;58.14;36.12;63.31;Row buffer hit rate, read and write combined 
system.mem_ctrls.memoryStateTime::IDLE;2708098005796;542760144827;48705544751;102875401002;68641901756;5063782250;Time in different power states 
system.mem_ctrls.memoryStateTime::REF;180635260000;161673720000;5751980000;10020920000;9791600000;794560000;Time in different power states 
system.mem_ctrls.memoryStateTime::PRE_PDN;0;0;0;0;0;0;Time in different power states 
system.mem_ctrls.memoryStateTime::ACT;2520772384204;4137227455173;117797513999;187201850248;214796268244;17936377750;Time in different power states 
system.mem_ctrls.memoryStateTime::ACT_PDN;0;0;0;0;0;0;Time in different power states 
system.mem_ctrls.actEnergy::0;9973121760;30888897480;31382346240;32096569680;35710317720;35769172320;Energy for activate commands per rank (pJ) 
system.mem_ctrls.actEnergy::1;12564069840;38398706640;39027600360;39986019360;43817669280;43894297440;Energy for activate commands per rank (pJ) 
system.mem_ctrls.preEnergy::0;5441683500;16854061125;17123304000;17513009250;19484796375;19516909500;Energy for precharge commands per rank (pJ) 
system.mem_ctrls.preEnergy::1;6855395250;20951675250;21294821625;21817768500;23908450500;23950261500;Energy for precharge commands per rank (pJ) 
system.mem_ctrls.readEnergy::0;23054109000;63977846400;64945943400;66344070000;70155883200;70276783200;Energy for read commands per rank (pJ) 
system.mem_ctrls.readEnergy::1;32651673600;86171631000;87464769600;89559412800;93992082600;94161849600;Energy for read commands per rank (pJ) 
system.mem_ctrls.writeEnergy::0;2430343440;6232677840;6451526880;6706812960;8280545760;8315447040;Energy for write commands per rank (pJ) 
system.mem_ctrls.writeEnergy::1;2275011360;6359659920;6589330560;6856974000;8424518400;8464558320;Energy for write commands per rank (pJ) 
system.mem_ctrls.refreshEnergy::0;353322568560;669556364880;680807237760;700408157280;719560526880;721114686240;Energy for refresh commands per rank (pJ) 
system.mem_ctrls.refreshEnergy::1;353322568560;669556364880;680807237760;700408157280;719560526880;721114686240;Energy for refresh commands per rank (pJ) 
system.mem_ctrls.actBackEnergy::0;1286234327925;3807001516815;3871411813215;3973663151055;4099258053720;4108841009145;Energy for active background per rank (pJ) 
system.mem_ctrls.actBackEnergy::1;1425339117225;4063017562020;4133377952190;4247533308825;4382765525250;4393126115145;Energy for active background per rank (pJ) 
system.mem_ctrls.preBackEnergy::0;2117427414000;2811225054000;2858077922250;2948442351750;3014209489500;3020080284000;Energy for precharge background per rank (pJ) 
system.mem_ctrls.preBackEnergy::1;1995405669000;2586649575750;2628283063500;2708205371250;2765518725000;2770707384000;Energy for precharge background per rank (pJ) 
system.mem_ctrls.totalEnergy::0;3797883568185;7405736418540;7530200093745;7745174121975;7966659613155;7983914291445;Total energy per rank (pJ) 
system.mem_ctrls.totalEnergy::1;3828413504835;7471105175460;7596844775595;7814367012015;8037987497910;8055419152245;Total energy per rank (pJ) 
system.mem_ctrls.averagePower::0;702.075958;722.428634;722.430704;722.260450;723.140649;723.144967;Core power per rank (mW) 
system.mem_ctrls.averagePower::1;707.719715;728.805348;728.824447;728.712892;729.615144;729.621537;Core power per rank (mW) 
system.membus.trans_dist::ReadReq;9894363;22266572;414648;753810;930755;44097;Transaction distribution 
system.membus.trans_dist::ReadResp;9894330;22266569;414646;753810;930753;44096;Transaction distribution 
system.membus.trans_dist::ReadRespWithInvalidate;33;3;2;;2;1;Transaction distribution 
system.membus.trans_dist::WriteReq;187897;286160;11729;17949;16488;834;Transaction distribution 
system.membus.trans_dist::WriteResp;187897;286160;11729;17949;16488;834;Transaction distribution 
system.membus.trans_dist::Writeback;688867;1253462;58016;70863;474324;11572;Transaction distribution 
system.membus.trans_dist::WriteInvalidateReq;44256;13248;11520;11008;10944;;Transaction distribution 
system.membus.trans_dist::WriteInvalidateResp;44256;13248;11520;11008;10944;;Transaction distribution 
system.membus.trans_dist::UpgradeReq;292331;1940319;22820;45792;42272;1178;Transaction distribution 
system.membus.trans_dist::SCUpgradeReq;190831;932748;15277;26072;27043;906;Transaction distribution 
system.membus.trans_dist::UpgradeResp;483162;2873067;38097;71864;69315;2084;Transaction distribution 
system.membus.trans_dist::SCUpgradeFailReq;19491;2839;396;479;1192;84;Transaction distribution 
system.membus.trans_dist::UpgradeFailResp;19491;2839;396;479;1192;84;Transaction distribution 
system.membus.trans_dist::ReadExReq;500045;735609;44597;47426;456524;9806;Transaction distribution 
system.membus.trans_dist::ReadExResp;500045;735609;44597;47426;456524;9806;Transaction distribution 
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port;88926;26557;23102;22073;21946;;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.iocache.mem_side::total;88926;26557;23102;22073;21946;;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu00.icache.mem_side::system.mem_ctrls.port;1679000;1074940;21442;19082;15760;1032;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu00.icache.mem_side::total;1679000;1074940;21442;19082;15760;1032;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu00.dcache.mem_side::system.bridge.slave;44634;49602;23236;29702;22336;50;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu00.dcache.mem_side::system.mem_ctrls.port;5816734;1327969;28888;22942;54610;1670;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu00.dcache.mem_side::total;5861368;1377571;52124;52644;76946;1720;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu01.icache.mem_side::system.mem_ctrls.port;772424;600504;1732;27178;6414;782;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu01.icache.mem_side::total;772424;600504;1732;27178;6414;782;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu01.dcache.mem_side::system.bridge.slave;17268;16830;418;946;686;50;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu01.dcache.mem_side::system.mem_ctrls.port;914143;668186;4380;40185;17336;1512;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu01.dcache.mem_side::total;931411;685016;4798;41131;18022;1562;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu02.icache.mem_side::system.mem_ctrls.port;1179964;714974;110240;93858;137654;768;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu02.icache.mem_side::total;1179964;714974;110240;93858;137654;768;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu02.dcache.mem_side::system.bridge.slave;22952;21080;3590;3700;4164;50;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu02.dcache.mem_side::system.mem_ctrls.port;851043;802715;124769;122132;243846;1358;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu02.dcache.mem_side::total;873995;823795;128359;125832;248010;1408;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu03.icache.mem_side::system.mem_ctrls.port;144465;1018482;28978;33636;21500;582;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu03.icache.mem_side::total;144465;1018482;28978;33636;21500;582;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu03.dcache.mem_side::system.bridge.slave;11160;26224;668;1044;806;50;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu03.dcache.mem_side::system.mem_ctrls.port;279126;1279853;45859;44236;84407;763;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu03.dcache.mem_side::total;290286;1306077;46527;45280;85213;813;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu04.icache.mem_side::system.mem_ctrls.port;119047;1025284;27001;41259;37144;6800;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu04.icache.mem_side::total;119047;1025284;27001;41259;37144;6800;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu04.dcache.mem_side::system.bridge.slave;11046;25626;638;1008;834;52;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu04.dcache.mem_side::system.mem_ctrls.port;316460;1326843;59263;71889;125895;12197;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu04.dcache.mem_side::total;327506;1352469;59901;72897;126729;12249;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu05.icache.mem_side::system.mem_ctrls.port;94212;73390;2930;6522;20544;3570;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu05.icache.mem_side::total;94212;73390;2930;6522;20544;3570;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu05.dcache.mem_side::system.bridge.slave;10780;10050;418;716;812;54;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu05.dcache.mem_side::system.mem_ctrls.port;274559;193121;9614;10704;85161;5267;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu05.dcache.mem_side::total;285339;203171;10032;11420;85973;5321;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu06.icache.mem_side::system.mem_ctrls.port;52434;72694;9760;19832;17302;12031;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu06.icache.mem_side::total;52434;72694;9760;19832;17302;12031;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu06.dcache.mem_side::system.bridge.slave;10710;10050;480;1030;776;112;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu06.dcache.mem_side::system.mem_ctrls.port;225318;189003;14873;33287;91357;30392;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu06.dcache.mem_side::total;236028;199053;15353;34317;92133;30504;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu07.icache.mem_side::system.mem_ctrls.port;60589;82700;8306;4852;17824;526;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu07.icache.mem_side::total;60589;82700;8306;4852;17824;526;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu07.dcache.mem_side::system.bridge.slave;10764;10054;458;680;782;50;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu07.dcache.mem_side::system.mem_ctrls.port;251573;209577;15026;15074;116412;555;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu07.dcache.mem_side::total;262337;219631;15484;15754;117194;605;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu08.icache.mem_side::system.mem_ctrls.port;49028;77592;12244;17146;17564;530;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu08.icache.mem_side::total;49028;77592;12244;17146;17564;530;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu08.dcache.mem_side::system.bridge.slave;10696;10086;504;820;784;50;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu08.dcache.mem_side::system.mem_ctrls.port;221802;206867;20195;24469;113017;617;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu08.dcache.mem_side::total;232498;216953;20699;25289;113801;667;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu09.icache.mem_side::system.mem_ctrls.port;48978;74206;6492;5060;17642;524;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu09.icache.mem_side::total;48978;74206;6492;5060;17642;524;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu09.dcache.mem_side::system.bridge.slave;10690;10050;442;680;784;50;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu09.dcache.mem_side::system.mem_ctrls.port;222238;204224;12528;15059;111623;635;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu09.dcache.mem_side::total;232928;214274;12970;15739;112407;685;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu10.icache.mem_side::system.mem_ctrls.port;48940;75356;10652;16866;17906;450;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu10.icache.mem_side::total;48940;75356;10652;16866;17906;450;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu10.dcache.mem_side::system.bridge.slave;10688;10050;540;884;856;50;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu10.dcache.mem_side::system.mem_ctrls.port;220681;210611;19538;27898;139355;622;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu10.dcache.mem_side::total;231369;220661;20078;28782;140211;672;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu11.icache.mem_side::system.mem_ctrls.port;48864;235966;2884;4822;17882;456;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu11.icache.mem_side::total;48864;235966;2884;4822;17882;456;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu11.dcache.mem_side::system.bridge.slave;10684;12296;418;680;784;50;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu11.dcache.mem_side::system.mem_ctrls.port;221072;358110;8270;14245;116973;524;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu11.dcache.mem_side::total;231756;370406;8688;14925;117757;574;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu12.icache.mem_side::system.mem_ctrls.port;48752;894548;1436;21480;17744;454;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu12.icache.mem_side::total;48752;894548;1436;21480;17744;454;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu12.dcache.mem_side::system.bridge.slave;10678;23490;418;872;988;50;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu12.dcache.mem_side::system.mem_ctrls.port;212598;1124228;3196;31836;137974;529;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu12.dcache.mem_side::total;223276;1147718;3614;32708;138962;579;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu13.icache.mem_side::system.mem_ctrls.port;48746;144780;1806;4970;17078;454;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu13.icache.mem_side::total;48746;144780;1806;4970;17078;454;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu13.dcache.mem_side::system.bridge.slave;10674;11146;418;680;774;50;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu13.dcache.mem_side::system.mem_ctrls.port;219687;272298;4337;14422;117967;631;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu13.dcache.mem_side::total;230361;283444;4755;15102;118741;681;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu14.icache.mem_side::system.mem_ctrls.port;48714;896998;2064;23578;18426;454;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu14.icache.mem_side::total;48714;896998;2064;23578;18426;454;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu14.dcache.mem_side::system.bridge.slave;10666;23388;418;988;788;50;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu14.dcache.mem_side::system.mem_ctrls.port;219778;1110163;5352;37188;136364;519;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu14.dcache.mem_side::total;230444;1133551;5770;38176;137152;569;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu15.icache.mem_side::system.mem_ctrls.port;48690;944322;1368;23968;17130;108;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu15.icache.mem_side::total;48690;944322;1368;23968;17130;108;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu15.dcache.mem_side::system.bridge.slave;10660;24044;418;1106;866;50;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu15.dcache.mem_side::system.mem_ctrls.port;218770;1155473;3381;37868;127869;248;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu15.dcache.mem_side::total;229430;1179517;3799;38974;128735;298;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu16.icache.mem_side::system.mem_ctrls.port;48566;1004339;12836;13232;19236;108;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu16.icache.mem_side::total;48566;1004339;12836;13232;19236;108;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu16.dcache.mem_side::system.bridge.slave;10656;25534;422;772;788;50;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu16.dcache.mem_side::system.mem_ctrls.port;220452;1236458;20369;18779;131659;291;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu16.dcache.mem_side::total;231108;1261992;20791;19551;132447;341;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu17.icache.mem_side::system.mem_ctrls.port;48576;664100;5792;4914;19330;108;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu17.icache.mem_side::total;48576;664100;5792;4914;19330;108;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu17.dcache.mem_side::system.bridge.slave;10652;18692;454;680;914;50;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu17.dcache.mem_side::system.mem_ctrls.port;212284;768469;9926;13812;133291;234;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu17.dcache.mem_side::total;222936;787161;10380;14492;134205;284;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu18.icache.mem_side::system.mem_ctrls.port;48546;990478;11938;16408;14652;108;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu18.icache.mem_side::total;48546;990478;11938;16408;14652;108;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu18.dcache.mem_side::system.bridge.slave;10646;25636;510;854;768;50;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu18.dcache.mem_side::system.mem_ctrls.port;218209;1315726;19227;26221;83701;255;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu18.dcache.mem_side::total;228855;1341362;19737;27075;84469;305;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu19.icache.mem_side::system.mem_ctrls.port;48478;172718;6392;5038;8504;320;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu19.icache.mem_side::total;48478;172718;6392;5038;8504;320;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu19.dcache.mem_side::system.bridge.slave;10640;11470;442;680;710;50;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu19.dcache.mem_side::system.mem_ctrls.port;218584;288976;11069;14328;54529;1041;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu19.dcache.mem_side::total;229224;300446;11511;15008;55239;1091;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu20.icache.mem_side::system.mem_ctrls.port;48556;553552;3090;43678;2336;320;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu20.icache.mem_side::total;48556;553552;3090;43678;2336;320;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu20.dcache.mem_side::system.bridge.slave;10634;17146;418;782;674;50;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu20.dcache.mem_side::system.mem_ctrls.port;222157;632298;8900;33607;6388;1107;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu20.dcache.mem_side::total;232791;649444;9318;34389;7062;1157;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu21.icache.mem_side::system.mem_ctrls.port;48468;832084;1378;17452;4432;320;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu21.icache.mem_side::total;48468;832084;1378;17452;4432;320;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu21.dcache.mem_side::system.bridge.slave;10630;23730;418;810;674;50;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu21.dcache.mem_side::system.mem_ctrls.port;219876;999751;3060;26029;12839;1072;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu21.dcache.mem_side::total;230506;1023481;3478;26839;13513;1122;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu22.icache.mem_side::system.mem_ctrls.port;48378;714100;8458;25268;7642;320;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu22.icache.mem_side::total;48378;714100;8458;25268;7642;320;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu22.dcache.mem_side::system.bridge.slave;10628;19414;466;930;704;50;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu22.dcache.mem_side::system.mem_ctrls.port;206412;850866;12822;37623;48033;1149;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu22.dcache.mem_side::total;217040;870280;13288;38553;48737;1199;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu23.icache.mem_side::system.mem_ctrls.port;48374;599394;1394;4732;4552;320;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu23.icache.mem_side::total;48374;599394;1394;4732;4552;320;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu23.dcache.mem_side::system.bridge.slave;10620;16870;418;680;674;50;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu23.dcache.mem_side::system.mem_ctrls.port;222827;667900;2990;13268;14099;1153;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu23.dcache.mem_side::total;233447;684770;3408;13948;14773;1203;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu24.icache.mem_side::system.mem_ctrls.port;48298;571544;5500;12196;4424;320;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu24.icache.mem_side::total;48298;571544;5500;12196;4424;320;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu24.dcache.mem_side::system.bridge.slave;10614;16874;442;748;674;50;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu24.dcache.mem_side::system.mem_ctrls.port;210159;655239;7849;20415;13468;1124;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu24.dcache.mem_side::total;220773;672113;8291;21163;14142;1174;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu25.icache.mem_side::system.mem_ctrls.port;48226;73702;2910;4778;4544;320;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu25.icache.mem_side::total;48226;73702;2910;4778;4544;320;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu25.dcache.mem_side::system.bridge.slave;10610;10050;418;680;674;50;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu25.dcache.mem_side::system.mem_ctrls.port;207590;204509;8597;13930;14343;1189;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu25.dcache.mem_side::total;218200;214559;9015;14610;15017;1239;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu26.icache.mem_side::system.mem_ctrls.port;48246;458452;6012;12610;4020;320;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu26.icache.mem_side::total;48246;458452;6012;12610;4020;320;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu26.dcache.mem_side::system.bridge.slave;10604;15874;442;764;674;50;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu26.dcache.mem_side::system.mem_ctrls.port;216967;587268;10229;17818;11067;1125;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu26.dcache.mem_side::total;227571;603142;10671;18582;11741;1175;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu27.icache.mem_side::system.mem_ctrls.port;48166;970250;1356;4276;5996;320;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu27.icache.mem_side::total;48166;970250;1356;4276;5996;320;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu27.dcache.mem_side::system.bridge.slave;10600;25468;418;680;684;50;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu27.dcache.mem_side::system.mem_ctrls.port;217596;1316821;2970;10881;23700;1215;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu27.dcache.mem_side::total;228196;1342289;3388;11561;24384;1265;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu28.icache.mem_side::system.mem_ctrls.port;48156;671174;3078;4954;5884;324;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu28.icache.mem_side::total;48156;671174;3078;4954;5884;324;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu28.dcache.mem_side::system.bridge.slave;10594;19490;418;680;682;50;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu28.dcache.mem_side::system.mem_ctrls.port;227382;797315;8772;14709;26672;925;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu28.dcache.mem_side::total;237976;816805;9190;15389;27354;975;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu29.icache.mem_side::system.mem_ctrls.port;48042;611920;1608;16732;4622;324;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu29.icache.mem_side::total;48042;611920;1608;16732;4622;324;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu29.dcache.mem_side::system.bridge.slave;10588;17738;418;800;674;50;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu29.dcache.mem_side::system.mem_ctrls.port;209342;695424;4223;26654;14746;953;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu29.dcache.mem_side::total;219930;713162;4641;27454;15420;1003;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu30.icache.mem_side::system.mem_ctrls.port;47946;725938;6746;4846;8550;324;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu30.icache.mem_side::total;47946;725938;6746;4846;8550;324;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu30.dcache.mem_side::system.bridge.slave;10582;19648;440;680;710;50;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu30.dcache.mem_side::system.mem_ctrls.port;216567;855698;13102;14803;54407;1049;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu30.dcache.mem_side::total;227149;875346;13542;15483;55117;1099;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu31.icache.mem_side::system.mem_ctrls.port;48154;391088;3224;4890;5952;324;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu31.icache.mem_side::total;48154;391088;3224;4890;5952;324;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu31.dcache.mem_side::system.bridge.slave;10578;14076;418;680;682;50;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu31.dcache.mem_side::system.mem_ctrls.port;214537;493992;10009;15569;25033;977;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu31.dcache.mem_side::total;225115;508068;10427;16249;25715;1027;Packet count per connected master and slave (bytes) 
system.membus.pkt_count::total;19896098;41635853;928176;1521502;3099457;108587;Packet count per connected master and slave (bytes) 
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port;2845504;849792;739264;706304;702272;;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.iocache.mem_side::total;2845504;849792;739264;706304;702272;;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu00.icache.mem_side::system.mem_ctrls.port;53727936;34398080;686144;610624;504320;33024;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu00.icache.mem_side::total;53727936;34398080;686144;610624;504320;33024;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu00.dcache.mem_side::system.bridge.slave;111268;107520;13669;17665;13849;200;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu00.dcache.mem_side::system.mem_ctrls.port;188877440;22189376;516992;325376;1545408;26496;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu00.dcache.mem_side::total;188988708;22296896;530661;343041;1559257;26696;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu01.icache.mem_side::system.mem_ctrls.port;24717568;19216128;55424;869696;205248;25024;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu01.icache.mem_side::total;24717568;19216128;55424;869696;205248;25024;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu01.dcache.mem_side::system.bridge.slave;69072;67320;1672;3784;2744;200;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu01.dcache.mem_side::system.mem_ctrls.port;16668544;8756672;54336;665408;260608;25728;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu01.dcache.mem_side::total;16737616;8823992;56008;669192;263352;25928;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu02.icache.mem_side::system.mem_ctrls.port;37757568;22879168;3527680;3003456;4404928;24576;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu02.icache.mem_side::total;37757568;22879168;3527680;3003456;4404928;24576;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu02.dcache.mem_side::system.bridge.slave;65900;81677;11752;12487;13869;200;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu02.dcache.mem_side::system.mem_ctrls.port;21598784;12655872;4099648;3769088;8653824;18240;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu02.dcache.mem_side::total;21664684;12737549;4111400;3781575;8667693;18440;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu03.icache.mem_side::system.mem_ctrls.port;4622720;32591424;927296;1076352;688000;18624;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu03.icache.mem_side::total;4622720;32591424;927296;1076352;688000;18624;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu03.dcache.mem_side::system.bridge.slave;44068;104664;2556;4060;3108;200;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu03.dcache.mem_side::system.mem_ctrls.port;5936128;18227904;1051968;860032;2791616;10176;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu03.dcache.mem_side::total;5980196;18332568;1054524;864092;2794724;10376;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu04.icache.mem_side::system.mem_ctrls.port;3809344;32809088;864000;1320256;1188608;217600;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu04.icache.mem_side::total;3809344;32809088;864000;1320256;1188608;217600;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu04.dcache.mem_side::system.bridge.slave;43720;102504;2552;4025;3329;208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu04.dcache.mem_side::system.mem_ctrls.port;7810816;19980800;1763200;2183872;4449728;444224;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu04.dcache.mem_side::total;7854536;20083304;1765752;2187897;4453057;444432;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu05.icache.mem_side::system.mem_ctrls.port;3014336;2348480;93760;208704;657408;114240;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu05.icache.mem_side::total;3014336;2348480;93760;208704;657408;114240;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu05.dcache.mem_side::system.bridge.slave;43099;40200;1672;2748;3132;216;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu05.dcache.mem_side::system.mem_ctrls.port;6169984;2158272;142208;252288;2818880;172992;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu05.dcache.mem_side::total;6213083;2198472;143880;255036;2822012;173208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu06.icache.mem_side::system.mem_ctrls.port;1677888;2326208;312320;634624;553664;384960;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu06.icache.mem_side::total;1677888;2326208;312320;634624;553664;384960;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu06.dcache.mem_side::system.bridge.slave;42840;40200;1920;4120;3104;448;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu06.dcache.mem_side::system.mem_ctrls.port;4342464;2143744;228288;533056;3038656;1164096;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu06.dcache.mem_side::total;4385304;2183944;230208;537176;3041760;1164544;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu07.icache.mem_side::system.mem_ctrls.port;1938816;2646400;265792;155264;570368;16832;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu07.icache.mem_side::total;1938816;2646400;265792;155264;570368;16832;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu07.dcache.mem_side::system.bridge.slave;43056;40209;1832;2720;3128;200;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu07.dcache.mem_side::system.mem_ctrls.port;5501120;2990528;241728;251200;4013376;7040;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu07.dcache.mem_side::total;5544176;3030737;243560;253920;4016504;7240;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu08.icache.mem_side::system.mem_ctrls.port;1568896;2482944;391808;548672;562048;16960;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu08.icache.mem_side::total;1568896;2482944;391808;548672;562048;16960;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu08.dcache.mem_side::system.bridge.slave;42784;40228;2016;3280;3136;200;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu08.dcache.mem_side::system.mem_ctrls.port;4288832;2926016;382784;361536;3892800;7872;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu08.dcache.mem_side::total;4331616;2966244;384800;364816;3895936;8072;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu09.icache.mem_side::system.mem_ctrls.port;1567296;2374592;207744;161920;564544;16768;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu09.icache.mem_side::total;1567296;2374592;207744;161920;564544;16768;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu09.dcache.mem_side::system.bridge.slave;42760;40200;1768;2720;3136;200;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu09.dcache.mem_side::system.mem_ctrls.port;4215616;2800448;206912;245696;3827072;7680;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu09.dcache.mem_side::total;4258376;2840648;208680;248416;3830208;7880;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu10.icache.mem_side::system.mem_ctrls.port;1566080;2411392;340864;539712;572992;14400;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu10.icache.mem_side::total;1566080;2411392;340864;539712;572992;14400;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu10.dcache.mem_side::system.bridge.slave;42752;40200;2160;3536;3424;200;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu10.dcache.mem_side::system.mem_ctrls.port;4252608;3003840;369344;420992;4767168;5888;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu10.dcache.mem_side::total;4295360;3044040;371504;424528;4770592;6088;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu11.icache.mem_side::system.mem_ctrls.port;1563648;7550912;92288;154304;572224;14592;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu11.icache.mem_side::total;1563648;7550912;92288;154304;572224;14592;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu11.dcache.mem_side::system.bridge.slave;42736;49184;1672;2720;3136;200;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu11.dcache.mem_side::system.mem_ctrls.port;4297088;4802112;112128;210688;4024640;6016;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu11.dcache.mem_side::total;4339824;4851296;113800;213408;4027776;6216;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu12.icache.mem_side::system.mem_ctrls.port;1560064;28625536;45952;687360;567808;14528;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu12.icache.mem_side::total;1560064;28625536;45952;687360;567808;14528;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu12.dcache.mem_side::system.bridge.slave;42712;93960;1672;3488;3952;200;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu12.dcache.mem_side::system.mem_ctrls.port;3954752;15350592;44864;516032;4763136;7360;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu12.dcache.mem_side::total;3997464;15444552;46536;519520;4767088;7560;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu13.icache.mem_side::system.mem_ctrls.port;1559872;4632960;57792;159040;546496;14528;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu13.icache.mem_side::total;1559872;4632960;57792;159040;546496;14528;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu13.dcache.mem_side::system.bridge.slave;42696;44584;1672;2720;3096;200;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu13.dcache.mem_side::system.mem_ctrls.port;4242432;3849984;49856;201728;4063232;6848;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu13.dcache.mem_side::total;4285128;3894568;51528;204448;4066328;7048;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu14.icache.mem_side::system.mem_ctrls.port;1558848;28703936;66048;754496;589632;14528;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu14.icache.mem_side::total;1558848;28703936;66048;754496;589632;14528;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu14.dcache.mem_side::system.bridge.slave;42664;93538;1672;3952;3152;200;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu14.dcache.mem_side::system.mem_ctrls.port;4261312;15362432;78592;603392;4719680;6912;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu14.dcache.mem_side::total;4303976;15455970;80264;607344;4722832;7112;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu15.icache.mem_side::system.mem_ctrls.port;1558080;30218304;43776;766976;548160;3456;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu15.icache.mem_side::total;1558080;30218304;43776;766976;548160;3456;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu15.dcache.mem_side::system.bridge.slave;42640;96176;1672;4424;3464;200;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu15.dcache.mem_side::system.mem_ctrls.port;4313664;15485120;52032;658624;4440192;1472;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu15.dcache.mem_side::total;4356304;15581296;53704;663048;4443656;1672;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu16.icache.mem_side::system.mem_ctrls.port;1554112;32138816;410752;423424;615552;3456;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu16.icache.mem_side::total;1554112;32138816;410752;423424;615552;3456;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu16.dcache.mem_side::system.bridge.slave;42624;102136;1681;3088;3152;200;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu16.dcache.mem_side::system.mem_ctrls.port;4248384;16766144;609792;262656;4577920;768;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu16.dcache.mem_side::total;4291008;16868280;611473;265744;4581072;968;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu17.icache.mem_side::system.mem_ctrls.port;1554432;21251200;185344;157248;618560;3456;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu17.icache.mem_side::total;1554432;21251200;185344;157248;618560;3456;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu17.dcache.mem_side::system.bridge.slave;42608;74768;1700;2720;3656;200;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu17.dcache.mem_side::system.mem_ctrls.port;3833408;10137280;284736;203840;4617024;1024;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu17.dcache.mem_side::total;3876016;10212048;286436;206560;4620680;1224;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu18.icache.mem_side::system.mem_ctrls.port;1553472;31695296;382016;525056;468864;3456;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu18.icache.mem_side::total;1553472;31695296;382016;525056;468864;3456;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu18.dcache.mem_side::system.bridge.slave;42584;102544;2040;3416;3072;200;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu18.dcache.mem_side::system.mem_ctrls.port;4254656;20268544;329984;391808;2781056;960;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu18.dcache.mem_side::total;4297240;20371088;332024;395224;2784128;1160;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu19.icache.mem_side::system.mem_ctrls.port;1551296;5526976;204544;161216;272128;10240;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu19.icache.mem_side::total;1551296;5526976;204544;161216;272128;10240;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu19.dcache.mem_side::system.bridge.slave;42560;45880;1768;2720;2840;200;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu19.dcache.mem_side::system.mem_ctrls.port;4236224;3760064;169664;198208;1650112;9536;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu19.dcache.mem_side::total;4278784;3805944;171432;200928;1652952;9736;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu20.icache.mem_side::system.mem_ctrls.port;1553792;17713664;98880;1397696;74752;10240;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu20.icache.mem_side::total;1553792;17713664;98880;1397696;74752;10240;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu20.dcache.mem_side::system.bridge.slave;42536;68584;1672;3005;2696;200;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu20.dcache.mem_side::system.mem_ctrls.port;4315648;7713920;112128;702464;39744;9280;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu20.dcache.mem_side::total;4358184;7782504;113800;705469;42440;9480;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu21.icache.mem_side::system.mem_ctrls.port;1550976;26626688;44096;558464;141824;10240;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu21.icache.mem_side::total;1550976;26626688;44096;558464;141824;10240;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu21.dcache.mem_side::system.bridge.slave;42520;94920;1672;3240;2696;200;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu21.dcache.mem_side::system.mem_ctrls.port;4308480;12782144;39552;352320;115584;10624;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu21.dcache.mem_side::total;4351000;12877064;41224;355560;118280;10824;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu22.icache.mem_side::system.mem_ctrls.port;1548096;22851200;270656;808576;244544;10240;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu22.icache.mem_side::total;1548096;22851200;270656;808576;244544;10240;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu22.dcache.mem_side::system.bridge.slave;42512;77656;1864;3720;2816;200;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu22.dcache.mem_side::system.mem_ctrls.port;3783872;12190784;212864;561152;1444288;12544;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu22.dcache.mem_side::total;3826384;12268440;214728;564872;1447104;12744;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu23.icache.mem_side::system.mem_ctrls.port;1547968;19180608;44608;151424;145664;10240;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu23.icache.mem_side::total;1547968;19180608;44608;151424;145664;10240;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu23.dcache.mem_side::system.bridge.slave;42480;67480;1672;2720;2696;200;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu23.dcache.mem_side::system.mem_ctrls.port;4447168;8187136;38528;172224;143808;13504;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu23.dcache.mem_side::total;4489648;8254616;40200;174944;146504;13704;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu24.icache.mem_side::system.mem_ctrls.port;1545536;18289408;176000;390272;141568;10240;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu24.icache.mem_side::total;1545536;18289408;176000;390272;141568;10240;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu24.dcache.mem_side::system.bridge.slave;42456;67496;1768;2992;2696;200;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu24.dcache.mem_side::system.mem_ctrls.port;3599424;8531520;121088;277056;139968;13056;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu24.dcache.mem_side::total;3641880;8599016;122856;280048;142664;13256;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu25.icache.mem_side::system.mem_ctrls.port;1543232;2358464;93120;152896;145408;10240;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu25.icache.mem_side::total;1543232;2358464;93120;152896;145408;10240;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu25.dcache.mem_side::system.bridge.slave;42440;40200;1672;2720;2696;200;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu25.dcache.mem_side::system.mem_ctrls.port;3765056;2816512;98816;197696;153472;13440;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu25.dcache.mem_side::total;3807496;2856712;100488;200416;156168;13640;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu26.icache.mem_side::system.mem_ctrls.port;1543872;14670464;192384;403520;128640;10240;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu26.icache.mem_side::total;1543872;14670464;192384;403520;128640;10240;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu26.dcache.mem_side::system.bridge.slave;42416;63496;1768;3056;2696;200;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu26.dcache.mem_side::system.mem_ctrls.port;4684672;8185600;171392;238144;110208;15424;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu26.dcache.mem_side::total;4727088;8249096;173160;241200;112904;15624;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu27.icache.mem_side::system.mem_ctrls.port;1541312;31048000;43392;136832;191872;10240;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu27.icache.mem_side::total;1541312;31048000;43392;136832;191872;10240;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu27.dcache.mem_side::system.bridge.slave;42400;101872;1672;2720;2736;200;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu27.dcache.mem_side::system.mem_ctrls.port;4239872;20810752;39744;141376;558784;16512;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu27.dcache.mem_side::total;4282272;20912624;41416;144096;561520;16712;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu28.icache.mem_side::system.mem_ctrls.port;1540992;21477568;98496;158528;188288;10368;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu28.icache.mem_side::total;1540992;21477568;98496;158528;188288;10368;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu28.dcache.mem_side::system.bridge.slave;42376;77960;1672;2720;2728;200;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu28.dcache.mem_side::system.mem_ctrls.port;4674240;9975872;135168;227904;652672;6400;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu28.dcache.mem_side::total;4716616;10053832;136840;230624;655400;6600;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu29.icache.mem_side::system.mem_ctrls.port;1537344;19581440;51456;535424;147904;10368;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu29.icache.mem_side::total;1537344;19581440;51456;535424;147904;10368;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu29.dcache.mem_side::system.bridge.slave;42352;70952;1672;3200;2696;200;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu29.dcache.mem_side::system.mem_ctrls.port;4090432;8954560;57792;386880;184832;6912;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu29.dcache.mem_side::total;4132784;9025512;59464;390080;187528;7112;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu30.icache.mem_side::system.mem_ctrls.port;1534272;23230016;215872;155072;273600;10368;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu30.icache.mem_side::total;1534272;23230016;215872;155072;273600;10368;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu30.dcache.mem_side::system.bridge.slave;42328;78592;1760;2720;2840;200;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu30.dcache.mem_side::system.mem_ctrls.port;4222592;11518144;210752;246400;1640320;9344;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu30.dcache.mem_side::total;4264920;11596736;212512;249120;1643160;9544;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu31.icache.mem_side::system.mem_ctrls.port;1540928;12514816;103168;156480;190464;10368;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu31.icache.mem_side::total;1540928;12514816;103168;156480;190464;10368;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu31.dcache.mem_side::system.bridge.slave;42312;56304;1672;2720;2728;200;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu31.dcache.mem_side::system.mem_ctrls.port;4290944;6437888;147520;262784;613312;10368;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu31.dcache.mem_side::total;4333256;6494192;149192;265504;616040;10568;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size::total;530567023;901213748;23586790;35637734;99599671;3164048;Cumulative packet size per connected master and slave (bytes) 
system.membus.snoops;3051197;11972599;171814;354433;345303;16795;Total snoops (count) 
system.membus.snoop_fanout::samples;11620785;27135074;558786;944682;1934957;67643;Request fanout histogram 
system.membus.snoop_fanout::mean;64;64;64;64;64;64;Request fanout histogram 
system.membus.snoop_fanout::stdev;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::underflows;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::0;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::1;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::2;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::3;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::4;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::5;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::6;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::7;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::8;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::9;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::10;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::11;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::12;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::13;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::14;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::15;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::16;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::17;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::18;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::19;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::20;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::21;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::22;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::23;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::24;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::25;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::26;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::27;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::28;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::29;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::30;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::31;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::32;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::33;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::34;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::35;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::36;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::37;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::38;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::39;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::40;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::41;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::42;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::43;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::44;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::45;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::46;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::47;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::48;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::49;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::50;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::51;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::52;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::53;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::54;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::55;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::56;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::57;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::58;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::59;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::60;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::61;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::62;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::63;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::64;11620785;27135074;558786;944682;1934957;67643;Request fanout histogram 
system.membus.snoop_fanout::65;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::overflows;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::min_value;64;64;64;64;64;64;Request fanout histogram 
system.membus.snoop_fanout::max_value;64;64;64;64;64;64;Request fanout histogram 
system.membus.snoop_fanout::total;11620785;27135074;558786;944682;1934957;67643;Request fanout histogram 
system.membus.reqLayer0.occupancy;474671957;653216817;35138989;52128988;45579988;2100000;Layer occupancy (ticks) 
system.membus.reqLayer0.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.reqLayer1.occupancy;17495470970;37290216456;1115388935;1600389262;5818468133;160253965;Layer occupancy (ticks) 
system.membus.reqLayer1.utilization;0.3;0.8;0.6;0.5;2.0;0.7;Layer utilization (%) 
system.membus.respLayer1.occupancy;46189478;13540742;11810995;11280495;11218243;;Layer occupancy (ticks) 
system.membus.respLayer1.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.membus.respLayer2.occupancy;7866434500;5043380237;100824000;89643500;74231250;4829000;Layer occupancy (ticks) 
system.membus.respLayer2.utilization;0.1;0.1;0.1;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer3.occupancy;26115116715;7264104101;161899492;141697454;251195445;9361214;Layer occupancy (ticks) 
system.membus.respLayer3.utilization;0.5;0.2;0.1;0.0;0.1;0.0;Layer utilization (%) 
system.membus.respLayer4.occupancy;3620753748;2814081246;8103000;127386000;30086000;3658500;Layer occupancy (ticks) 
system.membus.respLayer4.utilization;0.1;0.1;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer5.occupancy;5371219456;3918023895;25391644;228291805;108714237;9521247;Layer occupancy (ticks) 
system.membus.respLayer5.utilization;0.1;0.1;0.0;0.1;0.0;0.0;Layer utilization (%) 
system.membus.respLayer6.occupancy;5523527998;3350607248;516380000;439400500;645036499;3588500;Layer occupancy (ticks) 
system.membus.respLayer6.utilization;0.1;0.1;0.3;0.1;0.2;0.0;Layer utilization (%) 
system.membus.respLayer7.occupancy;4154762337;4478559323;505606657;523375250;938283727;9144282;Layer occupancy (ticks) 
system.membus.respLayer7.utilization;0.1;0.1;0.3;0.2;0.3;0.0;Layer utilization (%) 
system.membus.respLayer8.occupancy;676597249;4774355997;135992250;157693500;101106250;2723000;Layer occupancy (ticks) 
system.membus.respLayer8.utilization;0.0;0.1;0.1;0.1;0.0;0.0;Layer utilization (%) 
system.membus.respLayer9.occupancy;1535976976;7259002793;232311096;235327094;350375058;4657114;Layer occupancy (ticks) 
system.membus.respLayer9.utilization;0.0;0.1;0.1;0.1;0.1;0.0;Layer utilization (%) 
system.membus.respLayer10.occupancy;557621500;4807063745;126586000;193378750;174377249;31851999;Layer occupancy (ticks) 
system.membus.respLayer10.utilization;0.0;0.1;0.1;0.1;0.1;0.1;Layer utilization (%) 
system.membus.respLayer11.occupancy;1658109087;7482441226;261710858;306318436;496476335;47504538;Layer occupancy (ticks) 
system.membus.respLayer11.utilization;0.0;0.2;0.2;0.1;0.2;0.2;Layer utilization (%) 
system.membus.respLayer12.occupancy;441404000;343569999;13683000;30552500;96648250;16759000;Layer occupancy (ticks) 
system.membus.respLayer12.utilization;0.0;0.0;0.0;0.0;0.0;0.1;Layer utilization (%) 
system.membus.respLayer13.occupancy;1507059914;1193362017;58926453;49102191;355650034;22673433;Layer occupancy (ticks) 
system.membus.respLayer13.utilization;0.0;0.0;0.0;0.0;0.1;0.1;Layer utilization (%) 
system.membus.respLayer14.occupancy;245796500;340362747;45756249;93003250;81388500;56354000;Layer occupancy (ticks) 
system.membus.respLayer14.utilization;0.0;0.0;0.0;0.0;0.0;0.2;Layer utilization (%) 
system.membus.respLayer15.occupancy;1314062233;1158815866;87820291;182583733;382485952;111935140;Layer occupancy (ticks) 
system.membus.respLayer15.utilization;0.0;0.0;0.1;0.1;0.1;0.5;Layer utilization (%) 
system.membus.respLayer16.occupancy;283948500;386967499;38898750;22648000;83825749;2463250;Layer occupancy (ticks) 
system.membus.respLayer16.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer17.occupancy;1387619579;1226834138;90162316;89648508;475093460;3423262;Layer occupancy (ticks) 
system.membus.respLayer17.utilization;0.0;0.0;0.1;0.0;0.2;0.0;Layer utilization (%) 
system.membus.respLayer18.occupancy;229822500;363395749;57397750;80321250;82675749;2478750;Layer occupancy (ticks) 
system.membus.respLayer18.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer19.occupancy;1289417942;1210434398;110872610;143487769;459414938;3724934;Layer occupancy (ticks) 
system.membus.respLayer19.utilization;0.0;0.0;0.1;0.0;0.2;0.0;Layer utilization (%) 
system.membus.respLayer20.occupancy;229589000;347817750;30394750;23630250;82896248;2458500;Layer occupancy (ticks) 
system.membus.respLayer20.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer21.occupancy;1303794081;1205801814;74501907;90001561;457573583;3934421;Layer occupancy (ticks) 
system.membus.respLayer21.utilization;0.0;0.0;0.0;0.0;0.2;0.0;Layer utilization (%) 
system.membus.respLayer22.occupancy;229441499;353470250;49942750;79007750;84272749;2106250;Layer occupancy (ticks) 
system.membus.respLayer22.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer23.occupancy;1287028731;1238012296;106400288;160945093;575501550;4090146;Layer occupancy (ticks) 
system.membus.respLayer23.utilization;0.0;0.0;0.1;0.1;0.2;0.0;Layer utilization (%) 
system.membus.respLayer24.occupancy;229165250;1106094499;13463250;22543000;84112499;2129250;Layer occupancy (ticks) 
system.membus.respLayer24.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer25.occupancy;1279464902;2090665661;52804784;87420781;476565422;3144028;Layer occupancy (ticks) 
system.membus.respLayer25.utilization;0.0;0.0;0.0;0.0;0.2;0.0;Layer utilization (%) 
system.membus.respLayer26.occupancy;228729500;4194488243;6740750;100703250;83496000;2121000;Layer occupancy (ticks) 
system.membus.respLayer26.utilization;0.0;0.1;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer27.occupancy;1249701050;6425744489;15772890;181455569;557831286;2908356;Layer occupancy (ticks) 
system.membus.respLayer27.utilization;0.0;0.1;0.0;0.1;0.2;0.0;Layer utilization (%) 
system.membus.respLayer28.occupancy;228641750;679309998;8474000;23249500;80326999;2123250;Layer occupancy (ticks) 
system.membus.respLayer28.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer29.occupancy;1274633591;1569588237;25682211;90289775;480239589;4003420;Layer occupancy (ticks) 
system.membus.respLayer29.utilization;0.0;0.0;0.0;0.0;0.2;0.0;Layer utilization (%) 
system.membus.respLayer30.occupancy;228531750;4205126996;9674750;110536500;86622250;2123000;Layer occupancy (ticks) 
system.membus.respLayer30.utilization;0.0;0.1;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer31.occupancy;1272779117;6337942650;30868862;211530054;558430554;2977539;Layer occupancy (ticks) 
system.membus.respLayer31.utilization;0.0;0.1;0.0;0.1;0.2;0.0;Layer utilization (%) 
system.membus.respLayer32.occupancy;228521500;4426030245;6425250;112343000;80565749;509000;Layer occupancy (ticks) 
system.membus.respLayer32.utilization;0.0;0.1;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer33.occupancy;1254026905;6658861836;16378915;206522494;517114770;1353570;Layer occupancy (ticks) 
system.membus.respLayer33.utilization;0.0;0.1;0.0;0.1;0.2;0.0;Layer utilization (%) 
system.membus.respLayer34.occupancy;227853250;4708938491;60083750;62044750;90508250;511000;Layer occupancy (ticks) 
system.membus.respLayer34.utilization;0.0;0.1;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer35.occupancy;1279990732;7092540277;92164964;111723951;535117246;1895734;Layer occupancy (ticks) 
system.membus.respLayer35.utilization;0.0;0.1;0.1;0.0;0.2;0.0;Layer utilization (%) 
system.membus.respLayer36.occupancy;227923750;3112629998;27173750;23023250;90974250;511250;Layer occupancy (ticks) 
system.membus.respLayer36.utilization;0.0;0.1;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer37.occupancy;1259487012;4444744541;42922637;84294766;539870422;1293304;Layer occupancy (ticks) 
system.membus.respLayer37.utilization;0.0;0.1;0.0;0.0;0.2;0.0;Layer utilization (%) 
system.membus.respLayer38.occupancy;227731500;4644210245;56014999;76908000;68993249;510750;Layer occupancy (ticks) 
system.membus.respLayer38.utilization;0.0;0.1;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer39.occupancy;1258856768;7371700514;110590343;153778760;353973411;1513756;Layer occupancy (ticks) 
system.membus.respLayer39.utilization;0.0;0.2;0.1;0.1;0.1;0.0;Layer utilization (%) 
system.membus.respLayer40.occupancy;227467750;810490749;29967000;23619750;39983500;1500500;Layer occupancy (ticks) 
system.membus.respLayer40.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer41.occupancy;1265543820;1697799838;66176277;90144127;250349982;7390253;Layer occupancy (ticks) 
system.membus.respLayer41.utilization;0.0;0.0;0.0;0.0;0.1;0.0;Layer utilization (%) 
system.membus.respLayer42.occupancy;227854750;2594047996;14458500;204489249;11024250;1497500;Layer occupancy (ticks) 
system.membus.respLayer42.utilization;0.0;0.1;0.0;0.1;0.0;0.0;Layer utilization (%) 
system.membus.respLayer43.occupancy;1291203293;3715231728;57968738;177259724;41285125;8092654;Layer occupancy (ticks) 
system.membus.respLayer43.utilization;0.0;0.1;0.0;0.1;0.0;0.0;Layer utilization (%) 
system.membus.respLayer44.occupancy;227543500;3900874247;6496000;81836250;20831250;1498000;Layer occupancy (ticks) 
system.membus.respLayer44.utilization;0.0;0.1;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer45.occupancy;1268582591;5723288127;15313239;161652864;88506563;7545789;Layer occupancy (ticks) 
system.membus.respLayer45.utilization;0.0;0.1;0.0;0.1;0.0;0.0;Layer utilization (%) 
system.membus.respLayer46.occupancy;227138499;3347723247;39687250;118584250;35969250;1499000;Layer occupancy (ticks) 
system.membus.respLayer46.utilization;0.0;0.1;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer47.occupancy;1216915730;4819870741;73675745;223510611;221018113;8013969;Layer occupancy (ticks) 
system.membus.respLayer47.utilization;0.0;0.1;0.0;0.1;0.1;0.0;Layer utilization (%) 
system.membus.respLayer48.occupancy;227097750;2808411998;6570000;22204250;21400750;1499750;Layer occupancy (ticks) 
system.membus.respLayer48.utilization;0.0;0.1;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer49.occupancy;1278547251;3936455217;14913350;84307966;95578430;7897492;Layer occupancy (ticks) 
system.membus.respLayer49.utilization;0.0;0.1;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer50.occupancy;226769249;2678502993;25817750;57170500;20786000;1502000;Layer occupancy (ticks) 
system.membus.respLayer50.utilization;0.0;0.1;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer51.occupancy;1281976486;3807973427;44219990;126562155;90852444;7722460;Layer occupancy (ticks) 
system.membus.respLayer51.utilization;0.0;0.1;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer52.occupancy;226329249;346920999;13637500;22409500;21380750;1503500;Layer occupancy (ticks) 
system.membus.respLayer52.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer53.occupancy;1232086151;1207563879;57098875;86720225;97163944;8283952;Layer occupancy (ticks) 
system.membus.respLayer53.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer54.occupancy;226649750;2148196498;28201250;59149000;18908250;1500500;Layer occupancy (ticks) 
system.membus.respLayer54.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer55.occupancy;1190640551;3357772443;58633663;107174679;73082396;7392820;Layer occupancy (ticks) 
system.membus.respLayer55.utilization;0.0;0.1;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer56.occupancy;226348499;4548741496;6407000;20084000;28215250;1503750;Layer occupancy (ticks) 
system.membus.respLayer56.utilization;0.0;0.1;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer57.occupancy;1258303022;7270135072;14432988;66403112;124746326;8073480;Layer occupancy (ticks) 
system.membus.respLayer57.utilization;0.0;0.2;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer58.occupancy;226538249;3145883495;14451750;23252750;27700250;1520500;Layer occupancy (ticks) 
system.membus.respLayer58.utilization;0.0;0.1;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer59.occupancy;1292713791;4659285022;53639975;89420924;138956686;6729882;Layer occupancy (ticks) 
system.membus.respLayer59.utilization;0.0;0.1;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer60.occupancy;225904999;2868083748;7595250;78450000;21750250;1520250;Layer occupancy (ticks) 
system.membus.respLayer60.utilization;0.0;0.1;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer61.occupancy;1196553772;4049453727;21858908;159709941;94796780;6902118;Layer occupancy (ticks) 
system.membus.respLayer61.utilization;0.0;0.1;0.0;0.1;0.0;0.0;Layer utilization (%) 
system.membus.respLayer62.occupancy;225802499;3402110494;31661750;22775000;40255500;1519000;Layer occupancy (ticks) 
system.membus.respLayer62.utilization;0.0;0.1;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer63.occupancy;1256258241;4956837653;77701069;86529337;250482950;7458294;Layer occupancy (ticks) 
system.membus.respLayer63.utilization;0.0;0.1;0.0;0.0;0.1;0.0;Layer utilization (%) 
system.membus.respLayer64.occupancy;227022499;1833465248;15138000;22978000;28029500;1519000;Layer occupancy (ticks) 
system.membus.respLayer64.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer65.occupancy;1215439791;2896571996;59688816;88578709;126333395;6581451;Layer occupancy (ticks) 
system.membus.respLayer65.utilization;0.0;0.1;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.iocache.tags.replacements;44448;13279;11551;11037;10973;0;number of replacements 
system.iocache.tags.tagsinuse;1.532481;16;16;16;16;16;Cycle average of tags in use 
system.iocache.tags.total_refs;0;0;0;0;0;0;Total number of references to valid blocks. 
system.iocache.tags.sampled_refs;44448;13279;11551;11037;10973;16;Sample count of references to valid blocks. 
system.iocache.tags.avg_refs;0;0;0;0;0;0;Average number of references to valid blocks. 
system.iocache.tags.warmup_cycle;4885880519000;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.iocache.tags.occ_blocks::tsunami.ide;1.532481;16;16;16;16;16;Average occupied blocks per requestor 
system.iocache.tags.occ_percent::tsunami.ide;0.095780;1;1;1;1;1;Average percentage of cache occupancy 
system.iocache.tags.occ_percent::total;0.095780;1;1;1;1;1;Average percentage of cache occupancy 
system.iocache.tags.occ_task_id_blocks::1023;16;16;16;16;16;16;Occupied blocks per task id 
system.iocache.tags.age_task_id_blocks_1023::4;16;16;16;16;16;16;Occupied blocks per task id 
system.iocache.tags.occ_task_id_percent::1023;1;1;1;1;1;1;Percentage of cache occupancy per task id 
system.iocache.tags.tag_accesses;400201;119511;103967;99333;98757;0;Number of tag accesses 
system.iocache.tags.data_accesses;400201;119511;103967;99333;98757;0;Number of data accesses 
system.iocache.WriteInvalidateReq_hits::tsunami.ide;44256;13248;11520;11008;10944;;number of WriteInvalidateReq hits 
system.iocache.WriteInvalidateReq_hits::total;44256;13248;11520;11008;10944;;number of WriteInvalidateReq hits 
system.iocache.ReadReq_misses::tsunami.ide;209;31;31;29;29;;number of ReadReq misses 
system.iocache.ReadReq_misses::total;209;31;31;29;29;;number of ReadReq misses 
system.iocache.WriteInvalidateReq_misses::tsunami.ide;2;;1;;;;number of WriteInvalidateReq misses 
system.iocache.WriteInvalidateReq_misses::total;2;;1;;;;number of WriteInvalidateReq misses 
system.iocache.demand_misses::tsunami.ide;209;31;31;29;29;;number of demand (read+write) misses 
system.iocache.demand_misses::total;209;31;31;29;29;;number of demand (read+write) misses 
system.iocache.overall_misses::tsunami.ide;209;31;31;29;29;;number of overall misses 
system.iocache.overall_misses::total;209;31;31;29;29;;number of overall misses 
system.iocache.ReadReq_miss_latency::tsunami.ide;34948354;4792732;4938733;4070484;4511732;;number of ReadReq miss cycles 
system.iocache.ReadReq_miss_latency::total;34948354;4792732;4938733;4070484;4511732;;number of ReadReq miss cycles 
system.iocache.demand_miss_latency::tsunami.ide;34948354;4792732;4938733;4070484;4511732;;number of demand (read+write) miss cycles 
system.iocache.demand_miss_latency::total;34948354;4792732;4938733;4070484;4511732;;number of demand (read+write) miss cycles 
system.iocache.overall_miss_latency::tsunami.ide;34948354;4792732;4938733;4070484;4511732;;number of overall miss cycles 
system.iocache.overall_miss_latency::total;34948354;4792732;4938733;4070484;4511732;;number of overall miss cycles 
system.iocache.ReadReq_accesses::tsunami.ide;209;31;31;29;29;;number of ReadReq accesses(hits+misses) 
system.iocache.ReadReq_accesses::total;209;31;31;29;29;;number of ReadReq accesses(hits+misses) 
system.iocache.WriteInvalidateReq_accesses::tsunami.ide;44258;13248;11521;11008;10944;;number of WriteInvalidateReq accesses(hits+misses) 
system.iocache.WriteInvalidateReq_accesses::total;44258;13248;11521;11008;10944;;number of WriteInvalidateReq accesses(hits+misses) 
system.iocache.demand_accesses::tsunami.ide;209;31;31;29;29;;number of demand (read+write) accesses 
system.iocache.demand_accesses::total;209;31;31;29;29;;number of demand (read+write) accesses 
system.iocache.overall_accesses::tsunami.ide;209;31;31;29;29;;number of overall (read+write) accesses 
system.iocache.overall_accesses::total;209;31;31;29;29;;number of overall (read+write) accesses 
system.iocache.ReadReq_miss_rate::tsunami.ide;1;1;1;1;1;;miss rate for ReadReq accesses 
system.iocache.ReadReq_miss_rate::total;1;1;1;1;1;;miss rate for ReadReq accesses 
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide;0.000045;;0.000087;;;;miss rate for WriteInvalidateReq accesses 
system.iocache.WriteInvalidateReq_miss_rate::total;0.000045;;0.000087;;;;miss rate for WriteInvalidateReq accesses 
system.iocache.demand_miss_rate::tsunami.ide;1;1;1;1;1;;miss rate for demand accesses 
system.iocache.demand_miss_rate::total;1;1;1;1;1;;miss rate for demand accesses 
system.iocache.overall_miss_rate::tsunami.ide;1;1;1;1;1;;miss rate for overall accesses 
system.iocache.overall_miss_rate::total;1;1;1;1;1;;miss rate for overall accesses 
system.iocache.ReadReq_avg_miss_latency::tsunami.ide;167217.004785;154604.258065;159313.967742;140361.517241;155576.965517;;average ReadReq miss latency 
system.iocache.ReadReq_avg_miss_latency::total;167217.004785;154604.258065;159313.967742;140361.517241;155576.965517;;average ReadReq miss latency 
system.iocache.demand_avg_miss_latency::tsunami.ide;167217.004785;154604.258065;159313.967742;140361.517241;155576.965517;;average overall miss latency 
system.iocache.demand_avg_miss_latency::total;167217.004785;154604.258065;159313.967742;140361.517241;155576.965517;;average overall miss latency 
system.iocache.overall_avg_miss_latency::tsunami.ide;167217.004785;154604.258065;159313.967742;140361.517241;155576.965517;;average overall miss latency 
system.iocache.overall_avg_miss_latency::total;167217.004785;154604.258065;159313.967742;140361.517241;155576.965517;;average overall miss latency 
system.iocache.blocked_cycles::no_mshrs;428;0;0;0;0;0;number of cycles access was blocked 
system.iocache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.iocache.blocked::no_mshrs;45;0;0;0;0;0;number of cycles access was blocked 
system.iocache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.iocache.avg_blocked_cycles::no_mshrs;9.511111;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.iocache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.iocache.fast_writes;44256;13248;11520;11008;10944;0;number of fast writes performed 
system.iocache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.iocache.ReadReq_mshr_misses::tsunami.ide;209;31;31;29;29;;number of ReadReq MSHR misses 
system.iocache.ReadReq_mshr_misses::total;209;31;31;29;29;;number of ReadReq MSHR misses 
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide;44256;13248;11520;11008;10944;;number of WriteInvalidateReq MSHR misses 
system.iocache.WriteInvalidateReq_mshr_misses::total;44256;13248;11520;11008;10944;;number of WriteInvalidateReq MSHR misses 
system.iocache.demand_mshr_misses::tsunami.ide;209;31;31;29;29;;number of demand (read+write) MSHR misses 
system.iocache.demand_mshr_misses::total;209;31;31;29;29;;number of demand (read+write) MSHR misses 
system.iocache.overall_mshr_misses::tsunami.ide;209;31;31;29;29;;number of overall MSHR misses 
system.iocache.overall_mshr_misses::total;209;31;31;29;29;;number of overall MSHR misses 
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide;24033354;3173232;3317233;2549484;2994232;;number of ReadReq MSHR miss cycles 
system.iocache.ReadReq_mshr_miss_latency::total;24033354;3173232;3317233;2549484;2994232;;number of ReadReq MSHR miss cycles 
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide;2776598740;856700602;722643564;687631129;697977389;;number of WriteInvalidateReq MSHR miss cycles 
system.iocache.WriteInvalidateReq_mshr_miss_latency::total;2776598740;856700602;722643564;687631129;697977389;;number of WriteInvalidateReq MSHR miss cycles 
system.iocache.demand_mshr_miss_latency::tsunami.ide;24033354;3173232;3317233;2549484;2994232;;number of demand (read+write) MSHR miss cycles 
system.iocache.demand_mshr_miss_latency::total;24033354;3173232;3317233;2549484;2994232;;number of demand (read+write) MSHR miss cycles 
system.iocache.overall_mshr_miss_latency::tsunami.ide;24033354;3173232;3317233;2549484;2994232;;number of overall MSHR miss cycles 
system.iocache.overall_mshr_miss_latency::total;24033354;3173232;3317233;2549484;2994232;;number of overall MSHR miss cycles 
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide;1;1;1;1;1;;mshr miss rate for ReadReq accesses 
system.iocache.ReadReq_mshr_miss_rate::total;1;1;1;1;1;;mshr miss rate for ReadReq accesses 
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide;0.999955;1;0.999913;1;1;;mshr miss rate for WriteInvalidateReq accesses 
system.iocache.WriteInvalidateReq_mshr_miss_rate::total;0.999955;1;0.999913;1;1;;mshr miss rate for WriteInvalidateReq accesses 
system.iocache.demand_mshr_miss_rate::tsunami.ide;1;1;1;1;1;;mshr miss rate for demand accesses 
system.iocache.demand_mshr_miss_rate::total;1;1;1;1;1;;mshr miss rate for demand accesses 
system.iocache.overall_mshr_miss_rate::tsunami.ide;1;1;1;1;1;;mshr miss rate for overall accesses 
system.iocache.overall_mshr_miss_rate::total;1;1;1;1;1;;mshr miss rate for overall accesses 
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide;114992.124402;102362.322581;107007.516129;87913.241379;103249.379310;;average ReadReq mshr miss latency 
system.iocache.ReadReq_avg_mshr_miss_latency::total;114992.124402;102362.322581;107007.516129;87913.241379;103249.379310;;average ReadReq mshr miss latency 
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide;62739.487075;64666.410175;62729.476042;62466.490643;63777.173702;;average WriteInvalidateReq mshr miss latency 
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total;62739.487075;64666.410175;62729.476042;62466.490643;63777.173702;;average WriteInvalidateReq mshr miss latency 
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide;114992.124402;102362.322581;107007.516129;87913.241379;103249.379310;;average overall mshr miss latency 
system.iocache.demand_avg_mshr_miss_latency::total;114992.124402;102362.322581;107007.516129;87913.241379;103249.379310;;average overall mshr miss latency 
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide;114992.124402;102362.322581;107007.516129;87913.241379;103249.379310;;average overall mshr miss latency 
system.iocache.overall_avg_mshr_miss_latency::total;114992.124402;102362.322581;107007.516129;87913.241379;103249.379310;;average overall mshr miss latency 
system.iocache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.disk0.dma_read_full_pages;0;0;0;0;0;0;Number of full page size DMA reads (not PRD). 
system.disk0.dma_read_bytes;4096;0;0;0;0;0;Number of bytes transfered via DMA reads (not PRD). 
system.disk0.dma_read_txs;1;0;0;0;0;0;Number of DMA read transactions (not PRD). 
system.disk0.dma_write_full_pages;326;101;89;85;84;0;Number of full page size DMA writes. 
system.disk0.dma_write_bytes;2824192;847872;737280;704512;700416;0;Number of bytes transfered via DMA writes. 
system.disk0.dma_write_txs;365;106;91;87;87;0;Number of DMA write transactions. 
system.disk2.dma_read_full_pages;0;0;0;0;0;0;Number of full page size DMA reads (not PRD). 
system.disk2.dma_read_bytes;0;0;0;0;0;0;Number of bytes transfered via DMA reads (not PRD). 
system.disk2.dma_read_txs;0;0;0;0;0;0;Number of DMA read transactions (not PRD). 
system.disk2.dma_write_full_pages;1;0;0;0;0;0;Number of full page size DMA writes. 
system.disk2.dma_write_bytes;8192;0;0;0;0;0;Number of bytes transfered via DMA writes. 
system.disk2.dma_write_txs;1;0;0;0;0;0;Number of DMA write transactions. 
system.cpu_voltage_domain.voltage;1;1;1;1;1;1;Voltage in Volts 
system.cpu_clk_domain.clock;10000;10000;10000;10000;10000;10000;Clock period in ticks 
system.cpu00.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu00.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu00.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu00.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu00.dtb.read_hits;15834929;12285505;479017;578028;680294;20156;DTB read hits 
system.cpu00.dtb.read_misses;44;657;53;13;1270;0;DTB read misses 
system.cpu00.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu00.dtb.read_accesses;1042;262649;10880;910;210249;0;DTB read accesses 
system.cpu00.dtb.write_hits;6926213;5172364;219666;257355;262123;8734;DTB write hits 
system.cpu00.dtb.write_misses;2;501;8;5;12334;0;DTB write misses 
system.cpu00.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu00.dtb.write_accesses;508;81727;7227;448;61701;0;DTB write accesses 
system.cpu00.dtb.data_hits;22761142;17457869;698683;835383;942417;28890;DTB hits 
system.cpu00.dtb.data_misses;46;1158;61;18;13604;0;DTB misses 
system.cpu00.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu00.dtb.data_accesses;1550;344376;18107;1358;271950;0;DTB accesses 
system.cpu00.itb.fetch_hits;2500711;3667657;183529;146453;847716;5811;ITB hits 
system.cpu00.itb.fetch_misses;24;48;7;11;7;0;ITB misses 
system.cpu00.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu00.itb.fetch_accesses;2500735;3667705;183536;146464;847723;5811;ITB accesses 
system.cpu00.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu00.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu00.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu00.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu00.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu00.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu00.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu00.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu00.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu00.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu00.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu00.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu00.numCycles;540922898;484179690;17187319;29980650;29394528;2343751;number of cpu cycles simulated 
system.cpu00.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu00.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu00.committedInsts;89527153;57648343;2454366;2925843;3102931;93991;Number of instructions committed 
system.cpu00.committedOps;89527153;57648343;2454366;2925843;3102931;93991;Number of ops (including micro ops) committed 
system.cpu00.num_int_alu_accesses;86751576;56061238;2367835;2830985;2994185;91260;Number of integer alu accesses 
system.cpu00.num_fp_alu_accesses;247303;897846;24562;3488;1630;134;Number of float alu accesses 
system.cpu00.num_func_calls;2910544;2280512;194904;245218;191343;3836;number of times a function call or return occured 
system.cpu00.num_conditional_control_insts;11617666;5941235;207782;243155;249981;8413;number of instructions that are conditional controls 
system.cpu00.num_int_insts;86751576;56061238;2367835;2830985;2994185;91260;number of integer instructions 
system.cpu00.num_fp_insts;247303;897846;24562;3488;1630;134;number of float instructions 
system.cpu00.num_int_register_reads;118811369;78915598;3125197;3674734;3897857;126291;number of times the integer registers were read 
system.cpu00.num_int_register_writes;67002736;43693644;1848920;2225530;2388459;72796;number of times the integer registers were written 
system.cpu00.num_fp_register_reads;93339;727526;23668;1871;811;66;number of times the floating registers were read 
system.cpu00.num_fp_register_writes;95612;608019;17362;1906;832;68;number of times the floating registers were written 
system.cpu00.num_mem_refs;22790609;17532088;699749;836141;957865;28931;number of memory refs 
system.cpu00.num_load_insts;15847665;12324734;479554;578290;682977;20166;Number of load instructions 
system.cpu00.num_store_insts;6942944;5207354;220195;257851;274888;8765;Number of store instructions 
system.cpu00.num_idle_cycles;286745880.664666;323256347.036338;10418944.545723;21944375.750801;20701281.335993;2089412.321863;Number of idle cycles 
system.cpu00.num_busy_cycles;254177017.335334;160923342.963662;6768374.454277;8036274.249199;8693246.664007;254338.678137;Number of busy cycles 
system.cpu00.not_idle_fraction;0.469895;0.332363;0.393800;0.268049;0.295744;0.108518;Percentage of non-idle cycles 
system.cpu00.idle_fraction;0.530105;0.667637;0.606200;0.731951;0.704256;0.891482;Percentage of idle cycles 
system.cpu00.Branches;15290711;9010118;432669;525953;472757;13813;Number of branches fetched 
system.cpu00.op_class::No_OpClass;1425824;157978;14425;14011;41381;252;Class of executed instruction 
system.cpu00.op_class::IntAlu;63759403;38489490;1662117;1986955;1906444;62012;Class of executed instruction 
system.cpu00.op_class::IntMult;209005;187454;4307;5114;4535;373;Class of executed instruction 
system.cpu00.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::FloatAdd;65630;169503;4898;351;57;4;Class of executed instruction 
system.cpu00.op_class::FloatCmp;0;14365;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::FloatCvt;0;4523;244;159;5;0;Class of executed instruction 
system.cpu00.op_class::FloatMult;0;43334;3840;0;0;0;Class of executed instruction 
system.cpu00.op_class::FloatDiv;176;8977;76;46;0;0;Class of executed instruction 
system.cpu00.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::MemRead;16155538;12529297;501740;606131;705983;20506;Class of executed instruction 
system.cpu00.op_class::MemWrite;6971281;5227208;220624;258498;275508;8815;Class of executed instruction 
system.cpu00.op_class::IprAccess;940342;817372;42156;54596;182622;2029;Class of executed instruction 
system.cpu00.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::total;89527199;57649501;2454427;2925861;3116535;93991;Class of executed instruction 
system.cpu00.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu00.kern.inst.quiesce;9355;7199;525;748;617;25;number of quiesce instructions executed 
system.cpu00.kern.inst.hwrei;230896;174761;9896;13207;24909;496;number of hwrei instructions executed 
system.cpu00.kern.ipl_count::0;75350;46988;3703;4702;3752;102;number of times we switched to this ipl 
system.cpu00.kern.ipl_count::21;14;16;15;17;16;;number of times we switched to this ipl 
system.cpu00.kern.ipl_count::22;5156;4973;176;307;301;24;number of times we switched to this ipl 
system.cpu00.kern.ipl_count::30;926;3678;68;51;47;1;number of times we switched to this ipl 
system.cpu00.kern.ipl_count::31;133335;90555;5333;7413;6545;319;number of times we switched to this ipl 
system.cpu00.kern.ipl_count::total;214781;146210;9295;12490;10661;446;number of times we switched to this ipl 
system.cpu00.kern.ipl_good::0;75009;46988;3703;4702;3752;102;number of times we switched to this ipl from a different ipl 
system.cpu00.kern.ipl_good::21;14;16;15;17;16;;number of times we switched to this ipl from a different ipl 
system.cpu00.kern.ipl_good::22;5156;4973;176;307;301;24;number of times we switched to this ipl from a different ipl 
system.cpu00.kern.ipl_good::30;926;3678;68;51;47;1;number of times we switched to this ipl from a different ipl 
system.cpu00.kern.ipl_good::31;74083;43330;3635;4651;3706;101;number of times we switched to this ipl from a different ipl 
system.cpu00.kern.ipl_good::total;155188;98985;7597;9728;7822;228;number of times we switched to this ipl from a different ipl 
system.cpu00.kern.ipl_ticks::0;4288545870000;3496116680000;121339240000;240870070000;246500090000;22065450000;number of cycles we spent at this ipl 
system.cpu00.kern.ipl_ticks::21;64790000;73630000;68720000;77650000;69650000;;number of cycles we spent at this ipl 
system.cpu00.kern.ipl_ticks::22;17888000000;17129100000;574440000;1005530000;991970000;79900000;number of cycles we spent at this ipl 
system.cpu00.kern.ipl_ticks::30;7058520000;26049680000;583070000;456910000;444060000;10090000;number of cycles we spent at this ipl 
system.cpu00.kern.ipl_ticks::31;1095671520000;1302427810000;49307720000;57396340000;45939510000;1282070000;number of cycles we spent at this ipl 
system.cpu00.kern.ipl_ticks::total;5409228700000;4841796900000;171873190000;299806500000;293945280000;23437510000;number of cycles we spent at this ipl 
system.cpu00.kern.ipl_used::0;0.995474;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu00.kern.ipl_used::21;1;1;1;1;1;;fraction of swpipl calls that actually changed the ipl 
system.cpu00.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu00.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu00.kern.ipl_used::31;0.555616;0.478494;0.681605;0.627411;0.566234;0.316614;fraction of swpipl calls that actually changed the ipl 
system.cpu00.kern.ipl_used::total;0.722541;0.677006;0.817321;0.778863;0.733702;0.511211;fraction of swpipl calls that actually changed the ipl 
system.cpu00.kern.syscall::3;1;;;;;;number of syscalls executed 
system.cpu00.kern.syscall::45;1;;;;;;number of syscalls executed 
system.cpu00.kern.syscall::71;1;;;;;;number of syscalls executed 
system.cpu00.kern.syscall::total;3;1;4;1;1;;number of syscalls executed 
system.cpu00.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu00.kern.callpal::wripir;3061;3149;19;10;5;;number of callpals executed 
system.cpu00.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu00.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu00.kern.callpal::wrvptptr;1;;;;;;number of callpals executed 
system.cpu00.kern.callpal::swpctx;2528;7568;86;41;26;2;number of callpals executed 
system.cpu00.kern.callpal::tbi;1;20;;;;;number of callpals executed 
system.cpu00.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu00.kern.callpal::swpipl;202252;122862;8675;11684;9910;396;number of callpals executed 
system.cpu00.kern.callpal::rdps;10432;10112;321;580;572;48;number of callpals executed 
system.cpu00.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu00.kern.callpal::rdusp;2;;;;;;number of callpals executed 
system.cpu00.kern.callpal::whami;2;;;;;;number of callpals executed 
system.cpu00.kern.callpal::rti;6432;14696;361;431;388;25;number of callpals executed 
system.cpu00.kern.callpal::callsys;4;6008;99;55;25;;number of callpals executed 
system.cpu00.kern.callpal::imb;2;;;;;;number of callpals executed 
system.cpu00.kern.callpal::total;224728;164903;9569;12803;10935;471;number of callpals executed 
system.cpu00.kern.mode_switch::kernel;8631;22264;447;472;414;27;number of protection mode switches 
system.cpu00.kern.mode_switch::user;6;6105;106;56;48;0;number of protection mode switches 
system.cpu00.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu00.kern.mode_switch_good::kernel;0.000695;0.274209;0.237136;0.118644;0.115942;0;fraction of useful protection mode switches 
system.cpu00.kern.mode_switch_good::user;1;1;1;1;1;nan;fraction of useful protection mode switches 
system.cpu00.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu00.kern.mode_switch_good::total;0.001389;0.430399;0.383363;0.212121;0.207792;0;fraction of useful protection mode switches 
system.cpu00.kern.mode_ticks::kernel;5103043970000;5045051420000;182676450000;287134180000;258407220000;0;number of ticks spent at the given mode 
system.cpu00.kern.mode_ticks::user;171790000;38244920000;1986740000;158280000;20951740000;0;number of ticks spent at the given mode 
system.cpu00.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu00.kern.swap_context;2529;7568;86;41;26;2;number of times the context was actually changed 
system.tsunami.ethernet.descDMAReads;0;0;0;0;0;0;Number of descriptors the device read w/ DMA 
system.tsunami.ethernet.descDMAWrites;0;0;0;0;0;0;Number of descriptors the device wrote w/ DMA 
system.tsunami.ethernet.descDmaReadBytes;0;0;0;0;0;0;number of descriptor bytes read w/ DMA 
system.tsunami.ethernet.descDmaWriteBytes;0;0;0;0;0;0;number of descriptor bytes write w/ DMA 
system.tsunami.ethernet.postedSwi;0;0;0;0;0;0;number of software interrupts posted to CPU 
system.tsunami.ethernet.coalescedSwi;nan;nan;nan;nan;nan;nan;average number of Swi's coalesced into each post 
system.tsunami.ethernet.totalSwi;0;0;0;0;0;0;total number of Swi written to ISR 
system.tsunami.ethernet.postedRxIdle;0;0;0;0;0;0;number of rxIdle interrupts posted to CPU 
system.tsunami.ethernet.coalescedRxIdle;nan;nan;nan;nan;nan;nan;average number of RxIdle's coalesced into each post 
system.tsunami.ethernet.totalRxIdle;0;0;0;0;0;0;total number of RxIdle written to ISR 
system.tsunami.ethernet.postedRxOk;0;0;0;0;0;0;number of RxOk interrupts posted to CPU 
system.tsunami.ethernet.coalescedRxOk;nan;nan;nan;nan;nan;nan;average number of RxOk's coalesced into each post 
system.tsunami.ethernet.totalRxOk;0;0;0;0;0;0;total number of RxOk written to ISR 
system.tsunami.ethernet.postedRxDesc;0;0;0;0;0;0;number of RxDesc interrupts posted to CPU 
system.tsunami.ethernet.coalescedRxDesc;nan;nan;nan;nan;nan;nan;average number of RxDesc's coalesced into each post 
system.tsunami.ethernet.totalRxDesc;0;0;0;0;0;0;total number of RxDesc written to ISR 
system.tsunami.ethernet.postedTxOk;0;0;0;0;0;0;number of TxOk interrupts posted to CPU 
system.tsunami.ethernet.coalescedTxOk;nan;nan;nan;nan;nan;nan;average number of TxOk's coalesced into each post 
system.tsunami.ethernet.totalTxOk;0;0;0;0;0;0;total number of TxOk written to ISR 
system.tsunami.ethernet.postedTxIdle;0;0;0;0;0;0;number of TxIdle interrupts posted to CPU 
system.tsunami.ethernet.coalescedTxIdle;nan;nan;nan;nan;nan;nan;average number of TxIdle's coalesced into each post 
system.tsunami.ethernet.totalTxIdle;0;0;0;0;0;0;total number of TxIdle written to ISR 
system.tsunami.ethernet.postedTxDesc;0;0;0;0;0;0;number of TxDesc interrupts posted to CPU 
system.tsunami.ethernet.coalescedTxDesc;nan;nan;nan;nan;nan;nan;average number of TxDesc's coalesced into each post 
system.tsunami.ethernet.totalTxDesc;0;0;0;0;0;0;total number of TxDesc written to ISR 
system.tsunami.ethernet.postedRxOrn;0;0;0;0;0;0;number of RxOrn posted to CPU 
system.tsunami.ethernet.coalescedRxOrn;nan;nan;nan;nan;nan;nan;average number of RxOrn's coalesced into each post 
system.tsunami.ethernet.totalRxOrn;0;0;0;0;0;0;total number of RxOrn written to ISR 
system.tsunami.ethernet.coalescedTotal;nan;nan;nan;nan;nan;nan;average number of interrupts coalesced into each post 
system.tsunami.ethernet.postedInterrupts;0;0;0;0;0;0;number of posts to CPU 
system.tsunami.ethernet.droppedPackets;0;0;0;0;0;0;number of packets dropped 
system.iobus.trans_dist::ReadReq;9625;9759;8524;10798;8131;;Transaction distribution 
system.iobus.trans_dist::ReadResp;9625;9759;8524;10798;8131;;Transaction distribution 
system.iobus.trans_dist::WriteReq;232151;299408;23248;28957;27432;834;Transaction distribution 
system.iobus.trans_dist::WriteResp;232153;299408;23249;28957;27432;834;Transaction distribution 
system.iobus.trans_dist::WriteInvalidateReq;2;;1;;;;Transaction distribution 
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio;343202;564872;16908;27698;26668;1668;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio;292;28;28;28;32;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio;20;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio;20;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata0.pio;22;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata1.pio;22;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio;208;128;120;136;120;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio;20540;25884;22572;28806;21492;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio;23756;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio;5904;864;816;768;868;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide-pciconf;284;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio;100;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet-pciconf;196;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.pciconfig.pio;60;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::total;394626;591776;40444;57436;49180;1668;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side;88930;26558;23102;22074;21946;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.tsunami.ide.dma::total;88930;26558;23102;22074;21946;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count::total;483556;618334;63546;79510;71126;1668;Packet count per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio;1372808;2259488;67632;110792;106672;6672;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio;1168;112;112;112;128;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio;10;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio;10;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata0.pio;11;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata1.pio;11;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio;202;176;165;187;165;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio;10270;12942;11286;14403;10746;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio;95004;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio;3746;486;459;432;488;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide-pciconf;400;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio;200;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet-pciconf;311;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.pciconfig.pio;120;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::total;1484271;2273204;79654;125926;118199;6672;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side;2837640;848120;737528;704744;700648;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.tsunami.ide.dma::total;2837640;848120;737528;704744;700648;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size::total;4321911;3121324;817182;830670;818847;6672;Cumulative packet size per connected master and slave (bytes) 
system.iobus.reqLayer0.occupancy;343087000;564838000;16876000;27665000;26634000;1668000;Layer occupancy (ticks) 
system.iobus.reqLayer0.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.iobus.reqLayer1.occupancy;218000;21000;21000;21000;24000;;Layer occupancy (ticks) 
system.iobus.reqLayer1.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.iobus.reqLayer2.occupancy;19000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer2.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer6.occupancy;19000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer6.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer19.occupancy;17000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer19.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer20.occupancy;17000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer20.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer22.occupancy;181000;112000;105000;119000;105000;;Layer occupancy (ticks) 
system.iobus.reqLayer22.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.iobus.reqLayer23.occupancy;15191000;16375000;14286000;18238000;13611000;;Layer occupancy (ticks) 
system.iobus.reqLayer23.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.iobus.reqLayer24.occupancy;21593000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer24.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer25.occupancy;4469000;702000;663000;624000;704000;;Layer occupancy (ticks) 
system.iobus.reqLayer25.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.iobus.reqLayer26.occupancy;176000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer26.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer27.occupancy;75000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer27.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer28.occupancy;118000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer28.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer29.occupancy;398813572;119306576;103754792;99138108;98565864;;Layer occupancy (ticks) 
system.iobus.reqLayer29.utilization;0.0;0.0;0.1;0.0;0.0;;Layer utilization (%) 
system.iobus.reqLayer30.occupancy;30000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer30.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.respLayer0.occupancy;206729000;305616000;28715000;39487000;32692000;834000;Layer occupancy (ticks) 
system.iobus.respLayer0.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.iobus.respLayer1.occupancy;45151522;13316258;11590005;11072505;11007757;;Layer occupancy (ticks) 
system.iobus.respLayer1.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.cpu00.icache.tags.replacements;838987;537470;10721;9541;7880;516;number of replacements 
system.cpu00.icache.tags.tagsinuse;501.082466;512;512;512;512;512;Cycle average of tags in use 
system.cpu00.icache.tags.total_refs;87982220;53371756;2845129;3082507;2445941;4634332;Total number of references to valid blocks. 
system.cpu00.icache.tags.sampled_refs;838987;537470;10721;9541;7880;1028;Sample count of references to valid blocks. 
system.cpu00.icache.tags.avg_refs;104.867203;99.301833;265.379069;323.080075;310.398604;4508.105058;Average number of references to valid blocks. 
system.cpu00.icache.tags.warmup_cycle;497311902500;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu00.icache.tags.occ_blocks::cpu00.inst;501.082466;512;512;512;512;512;Average occupied blocks per requestor 
system.cpu00.icache.tags.occ_percent::cpu00.inst;0.978677;1;1;1;1;1;Average percentage of cache occupancy 
system.cpu00.icache.tags.occ_percent::total;0.978677;1;1;1;1;1;Average percentage of cache occupancy 
system.cpu00.icache.tags.occ_task_id_blocks::1024;512;512;512;512;512;512;Occupied blocks per task id 
system.cpu00.icache.tags.age_task_id_blocks_1024::2;2;2;2;2;2;2;Occupied blocks per task id 
system.cpu00.icache.tags.age_task_id_blocks_1024::3;29;29;121;111;29;29;Occupied blocks per task id 
system.cpu00.icache.tags.age_task_id_blocks_1024::4;481;481;389;399;481;481;Occupied blocks per task id 
system.cpu00.icache.tags.occ_task_id_percent::1024;1;1;1;1;1;1;Percentage of cache occupancy per task id 
system.cpu00.icache.tags.tag_accesses;179893899;115836472;4919575;5861263;6240950;188498;Number of tag accesses 
system.cpu00.icache.tags.data_accesses;179893899;115836472;4919575;5861263;6240950;188498;Number of data accesses 
system.cpu00.icache.ReadReq_hits::cpu00.inst;88687698;57112031;2443706;2916320;3108655;93475;number of ReadReq hits 
system.cpu00.icache.ReadReq_hits::total;88687698;57112031;2443706;2916320;3108655;93475;number of ReadReq hits 
system.cpu00.icache.demand_hits::cpu00.inst;88687698;57112031;2443706;2916320;3108655;93475;number of demand (read+write) hits 
system.cpu00.icache.demand_hits::total;88687698;57112031;2443706;2916320;3108655;93475;number of demand (read+write) hits 
system.cpu00.icache.overall_hits::cpu00.inst;88687698;57112031;2443706;2916320;3108655;93475;number of overall hits 
system.cpu00.icache.overall_hits::total;88687698;57112031;2443706;2916320;3108655;93475;number of overall hits 
system.cpu00.icache.ReadReq_misses::cpu00.inst;839501;537470;10721;9541;7880;516;number of ReadReq misses 
system.cpu00.icache.ReadReq_misses::total;839501;537470;10721;9541;7880;516;number of ReadReq misses 
system.cpu00.icache.demand_misses::cpu00.inst;839501;537470;10721;9541;7880;516;number of demand (read+write) misses 
system.cpu00.icache.demand_misses::total;839501;537470;10721;9541;7880;516;number of demand (read+write) misses 
system.cpu00.icache.overall_misses::cpu00.inst;839501;537470;10721;9541;7880;516;number of overall misses 
system.cpu00.icache.overall_misses::total;839501;537470;10721;9541;7880;516;number of overall misses 
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst;80811417500;52611110237;1064987000;955116500;814291250;50727000;number of ReadReq miss cycles 
system.cpu00.icache.ReadReq_miss_latency::total;80811417500;52611110237;1064987000;955116500;814291250;50727000;number of ReadReq miss cycles 
system.cpu00.icache.demand_miss_latency::cpu00.inst;80811417500;52611110237;1064987000;955116500;814291250;50727000;number of demand (read+write) miss cycles 
system.cpu00.icache.demand_miss_latency::total;80811417500;52611110237;1064987000;955116500;814291250;50727000;number of demand (read+write) miss cycles 
system.cpu00.icache.overall_miss_latency::cpu00.inst;80811417500;52611110237;1064987000;955116500;814291250;50727000;number of overall miss cycles 
system.cpu00.icache.overall_miss_latency::total;80811417500;52611110237;1064987000;955116500;814291250;50727000;number of overall miss cycles 
system.cpu00.icache.ReadReq_accesses::cpu00.inst;89527199;57649501;2454427;2925861;3116535;93991;number of ReadReq accesses(hits+misses) 
system.cpu00.icache.ReadReq_accesses::total;89527199;57649501;2454427;2925861;3116535;93991;number of ReadReq accesses(hits+misses) 
system.cpu00.icache.demand_accesses::cpu00.inst;89527199;57649501;2454427;2925861;3116535;93991;number of demand (read+write) accesses 
system.cpu00.icache.demand_accesses::total;89527199;57649501;2454427;2925861;3116535;93991;number of demand (read+write) accesses 
system.cpu00.icache.overall_accesses::cpu00.inst;89527199;57649501;2454427;2925861;3116535;93991;number of overall (read+write) accesses 
system.cpu00.icache.overall_accesses::total;89527199;57649501;2454427;2925861;3116535;93991;number of overall (read+write) accesses 
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst;0.009377;0.009323;0.004368;0.003261;0.002528;0.005490;miss rate for ReadReq accesses 
system.cpu00.icache.ReadReq_miss_rate::total;0.009377;0.009323;0.004368;0.003261;0.002528;0.005490;miss rate for ReadReq accesses 
system.cpu00.icache.demand_miss_rate::cpu00.inst;0.009377;0.009323;0.004368;0.003261;0.002528;0.005490;miss rate for demand accesses 
system.cpu00.icache.demand_miss_rate::total;0.009377;0.009323;0.004368;0.003261;0.002528;0.005490;miss rate for demand accesses 
system.cpu00.icache.overall_miss_rate::cpu00.inst;0.009377;0.009323;0.004368;0.003261;0.002528;0.005490;miss rate for overall accesses 
system.cpu00.icache.overall_miss_rate::total;0.009377;0.009323;0.004368;0.003261;0.002528;0.005490;miss rate for overall accesses 
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst;96261.252220;97886.598763;99336.535771;100106.540195;103336.453046;98308.139535;average ReadReq miss latency 
system.cpu00.icache.ReadReq_avg_miss_latency::total;96261.252220;97886.598763;99336.535771;100106.540195;103336.453046;98308.139535;average ReadReq miss latency 
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst;96261.252220;97886.598763;99336.535771;100106.540195;103336.453046;98308.139535;average overall miss latency 
system.cpu00.icache.demand_avg_miss_latency::total;96261.252220;97886.598763;99336.535771;100106.540195;103336.453046;98308.139535;average overall miss latency 
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst;96261.252220;97886.598763;99336.535771;100106.540195;103336.453046;98308.139535;average overall miss latency 
system.cpu00.icache.overall_avg_miss_latency::total;96261.252220;97886.598763;99336.535771;100106.540195;103336.453046;98308.139535;average overall miss latency 
system.cpu00.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu00.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu00.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu00.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu00.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu00.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu00.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu00.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst;839501;537470;10721;9541;7880;516;number of ReadReq MSHR misses 
system.cpu00.icache.ReadReq_mshr_misses::total;839501;537470;10721;9541;7880;516;number of ReadReq MSHR misses 
system.cpu00.icache.demand_mshr_misses::cpu00.inst;839501;537470;10721;9541;7880;516;number of demand (read+write) MSHR misses 
system.cpu00.icache.demand_mshr_misses::total;839501;537470;10721;9541;7880;516;number of demand (read+write) MSHR misses 
system.cpu00.icache.overall_mshr_misses::cpu00.inst;839501;537470;10721;9541;7880;516;number of overall MSHR misses 
system.cpu00.icache.overall_mshr_misses::total;839501;537470;10721;9541;7880;516;number of overall MSHR misses 
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst;59238425500;38743259763;785372000;706273500;606768750;37671000;number of ReadReq MSHR miss cycles 
system.cpu00.icache.ReadReq_mshr_miss_latency::total;59238425500;38743259763;785372000;706273500;606768750;37671000;number of ReadReq MSHR miss cycles 
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst;59238425500;38743259763;785372000;706273500;606768750;37671000;number of demand (read+write) MSHR miss cycles 
system.cpu00.icache.demand_mshr_miss_latency::total;59238425500;38743259763;785372000;706273500;606768750;37671000;number of demand (read+write) MSHR miss cycles 
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst;59238425500;38743259763;785372000;706273500;606768750;37671000;number of overall MSHR miss cycles 
system.cpu00.icache.overall_mshr_miss_latency::total;59238425500;38743259763;785372000;706273500;606768750;37671000;number of overall MSHR miss cycles 
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst;0.009377;0.009323;0.004368;0.003261;0.002528;0.005490;mshr miss rate for ReadReq accesses 
system.cpu00.icache.ReadReq_mshr_miss_rate::total;0.009377;0.009323;0.004368;0.003261;0.002528;0.005490;mshr miss rate for ReadReq accesses 
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst;0.009377;0.009323;0.004368;0.003261;0.002528;0.005490;mshr miss rate for demand accesses 
system.cpu00.icache.demand_mshr_miss_rate::total;0.009377;0.009323;0.004368;0.003261;0.002528;0.005490;mshr miss rate for demand accesses 
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst;0.009377;0.009323;0.004368;0.003261;0.002528;0.005490;mshr miss rate for overall accesses 
system.cpu00.icache.overall_mshr_miss_rate::total;0.009377;0.009323;0.004368;0.003261;0.002528;0.005490;mshr miss rate for overall accesses 
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst;70563.853408;72084.506601;73255.479899;74025.102191;77001.110406;73005.813953;average ReadReq mshr miss latency 
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total;70563.853408;72084.506601;73255.479899;74025.102191;77001.110406;73005.813953;average ReadReq mshr miss latency 
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst;70563.853408;72084.506601;73255.479899;74025.102191;77001.110406;73005.813953;average overall mshr miss latency 
system.cpu00.icache.demand_avg_mshr_miss_latency::total;70563.853408;72084.506601;73255.479899;74025.102191;77001.110406;73005.813953;average overall mshr miss latency 
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst;70563.853408;72084.506601;73255.479899;74025.102191;77001.110406;73005.813953;average overall mshr miss latency 
system.cpu00.icache.overall_avg_mshr_miss_latency::total;70563.853408;72084.506601;73255.479899;74025.102191;77001.110406;73005.813953;average overall mshr miss latency 
system.cpu00.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu00.dcache.tags.replacements;2721189;543548;10512;7939;18659;706;number of replacements 
system.cpu00.dcache.tags.tagsinuse;994.265912;886.126663;810.079810;823.707556;857.407330;842.618101;Cycle average of tags in use 
system.cpu00.dcache.tags.total_refs;19459747;14323140;1751488;424695;2679748;455653;Total number of references to valid blocks. 
system.cpu00.dcache.tags.sampled_refs;2721189;543548;10512;7939;18659;1522;Sample count of references to valid blocks. 
system.cpu00.dcache.tags.avg_refs;7.151193;26.351196;166.617960;53.494773;143.616914;299.377792;Average number of references to valid blocks. 
system.cpu00.dcache.tags.warmup_cycle;1107238750;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu00.dcache.tags.occ_blocks::cpu00.data;994.265912;886.126663;810.079810;823.707556;857.407330;842.618101;Average occupied blocks per requestor 
system.cpu00.dcache.tags.occ_percent::cpu00.data;0.970963;0.865358;0.791094;0.804402;0.837312;0.822869;Average percentage of cache occupancy 
system.cpu00.dcache.tags.occ_percent::total;0.970963;0.865358;0.791094;0.804402;0.837312;0.822869;Average percentage of cache occupancy 
system.cpu00.dcache.tags.occ_task_id_blocks::1024;868;777;867;823;832;816;Occupied blocks per task id 
system.cpu00.dcache.tags.age_task_id_blocks_1024::3;12;17;54;33;15;17;Occupied blocks per task id 
system.cpu00.dcache.tags.age_task_id_blocks_1024::4;856;760;813;790;817;799;Occupied blocks per task id 
system.cpu00.dcache.tags.occ_task_id_percent::1024;0.847656;0.758789;0.846680;0.803711;0.812500;0.796875;Percentage of cache occupancy per task id 
system.cpu00.dcache.tags.tag_accesses;48315065;35751278;1390085;1653353;1888695;58689;Number of tag accesses 
system.cpu00.dcache.tags.data_accesses;48315065;35751278;1390085;1653353;1888695;58689;Number of data accesses 
system.cpu00.dcache.ReadReq_hits::cpu00.data;13076107;11511835;452793;549573;652512;19028;number of ReadReq hits 
system.cpu00.dcache.ReadReq_hits::total;13076107;11511835;452793;549573;652512;19028;number of ReadReq hits 
system.cpu00.dcache.WriteReq_hits::cpu00.data;6439534;4907204;207596;244391;242365;8389;number of WriteReq hits 
system.cpu00.dcache.WriteReq_hits::total;6439534;4907204;207596;244391;242365;8389;number of WriteReq hits 
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data;219213;84089;4960;6479;6034;188;number of LoadLockedReq hits 
system.cpu00.dcache.LoadLockedReq_hits::total;219213;84089;4960;6479;6034;188;number of LoadLockedReq hits 
system.cpu00.dcache.StoreCondReq_hits::cpu00.data;177119;61633;3599;4710;3663;122;number of StoreCondReq hits 
system.cpu00.dcache.StoreCondReq_hits::total;177119;61633;3599;4710;3663;122;number of StoreCondReq hits 
system.cpu00.dcache.demand_hits::cpu00.data;19515641;16419039;660389;793964;894877;27417;number of demand (read+write) hits 
system.cpu00.dcache.demand_hits::total;19515641;16419039;660389;793964;894877;27417;number of demand (read+write) hits 
system.cpu00.dcache.overall_hits::cpu00.data;19515641;16419039;660389;793964;894877;27417;number of overall hits 
system.cpu00.dcache.overall_hits::total;19515641;16419039;660389;793964;894877;27417;number of overall hits 
system.cpu00.dcache.ReadReq_misses::cpu00.data;2525483;683353;12600;11097;14682;933;number of ReadReq misses 
system.cpu00.dcache.ReadReq_misses::total;2525483;683353;12600;11097;14682;933;number of ReadReq misses 
system.cpu00.dcache.WriteReq_misses::cpu00.data;281592;156537;3912;2711;11273;124;number of WriteReq misses 
system.cpu00.dcache.WriteReq_misses::total;281592;156537;3912;2711;11273;124;number of WriteReq misses 
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data;21355;35259;832;526;568;17;number of LoadLockedReq misses 
system.cpu00.dcache.LoadLockedReq_misses::total;21355;35259;832;526;568;17;number of LoadLockedReq misses 
system.cpu00.dcache.StoreCondReq_misses::cpu00.data;17726;51056;1336;1165;1225;52;number of StoreCondReq misses 
system.cpu00.dcache.StoreCondReq_misses::total;17726;51056;1336;1165;1225;52;number of StoreCondReq misses 
system.cpu00.dcache.demand_misses::cpu00.data;2807075;839890;16512;13808;25955;1057;number of demand (read+write) misses 
system.cpu00.dcache.demand_misses::total;2807075;839890;16512;13808;25955;1057;number of demand (read+write) misses 
system.cpu00.dcache.overall_misses::cpu00.data;2807075;839890;16512;13808;25955;1057;number of overall misses 
system.cpu00.dcache.overall_misses::total;2807075;839890;16512;13808;25955;1057;number of overall misses 
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data;227179036076;49129037591;953258628;834558088;1343156459;71369095;number of ReadReq miss cycles 
system.cpu00.dcache.ReadReq_miss_latency::total;227179036076;49129037591;953258628;834558088;1343156459;71369095;number of ReadReq miss cycles 
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data;24547674040;10628824243;270713687;159677615;1079978794;7898658;number of WriteReq miss cycles 
system.cpu00.dcache.WriteReq_miss_latency::total;24547674040;10628824243;270713687;159677615;1079978794;7898658;number of WriteReq miss cycles 
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data;1728815799;2221576978;54649497;34952225;40375708;1338499;number of LoadLockedReq miss cycles 
system.cpu00.dcache.LoadLockedReq_miss_latency::total;1728815799;2221576978;54649497;34952225;40375708;1338499;number of LoadLockedReq miss cycles 
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data;1031575800;3099558289;79689680;66969526;69225484;2767962;number of StoreCondReq miss cycles 
system.cpu00.dcache.StoreCondReq_miss_latency::total;1031575800;3099558289;79689680;66969526;69225484;2767962;number of StoreCondReq miss cycles 
system.cpu00.dcache.StoreCondFailReq_miss_latency::cpu00.data;24984000;6274000;432000;1224000;2610000;144000;number of StoreCondFailReq miss cycles 
system.cpu00.dcache.StoreCondFailReq_miss_latency::total;24984000;6274000;432000;1224000;2610000;144000;number of StoreCondFailReq miss cycles 
system.cpu00.dcache.demand_miss_latency::cpu00.data;251726710116;59757861834;1223972315;994235703;2423135253;79267753;number of demand (read+write) miss cycles 
system.cpu00.dcache.demand_miss_latency::total;251726710116;59757861834;1223972315;994235703;2423135253;79267753;number of demand (read+write) miss cycles 
system.cpu00.dcache.overall_miss_latency::cpu00.data;251726710116;59757861834;1223972315;994235703;2423135253;79267753;number of overall miss cycles 
system.cpu00.dcache.overall_miss_latency::total;251726710116;59757861834;1223972315;994235703;2423135253;79267753;number of overall miss cycles 
system.cpu00.dcache.ReadReq_accesses::cpu00.data;15601590;12195188;465393;560670;667194;19961;number of ReadReq accesses(hits+misses) 
system.cpu00.dcache.ReadReq_accesses::total;15601590;12195188;465393;560670;667194;19961;number of ReadReq accesses(hits+misses) 
system.cpu00.dcache.WriteReq_accesses::cpu00.data;6721126;5063741;211508;247102;253638;8513;number of WriteReq accesses(hits+misses) 
system.cpu00.dcache.WriteReq_accesses::total;6721126;5063741;211508;247102;253638;8513;number of WriteReq accesses(hits+misses) 
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data;240568;119348;5792;7005;6602;205;number of LoadLockedReq accesses(hits+misses) 
system.cpu00.dcache.LoadLockedReq_accesses::total;240568;119348;5792;7005;6602;205;number of LoadLockedReq accesses(hits+misses) 
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data;194845;112689;4935;5875;4888;174;number of StoreCondReq accesses(hits+misses) 
system.cpu00.dcache.StoreCondReq_accesses::total;194845;112689;4935;5875;4888;174;number of StoreCondReq accesses(hits+misses) 
system.cpu00.dcache.demand_accesses::cpu00.data;22322716;17258929;676901;807772;920832;28474;number of demand (read+write) accesses 
system.cpu00.dcache.demand_accesses::total;22322716;17258929;676901;807772;920832;28474;number of demand (read+write) accesses 
system.cpu00.dcache.overall_accesses::cpu00.data;22322716;17258929;676901;807772;920832;28474;number of overall (read+write) accesses 
system.cpu00.dcache.overall_accesses::total;22322716;17258929;676901;807772;920832;28474;number of overall (read+write) accesses 
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data;0.161873;0.056035;0.027074;0.019792;0.022006;0.046741;miss rate for ReadReq accesses 
system.cpu00.dcache.ReadReq_miss_rate::total;0.161873;0.056035;0.027074;0.019792;0.022006;0.046741;miss rate for ReadReq accesses 
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data;0.041897;0.030913;0.018496;0.010971;0.044445;0.014566;miss rate for WriteReq accesses 
system.cpu00.dcache.WriteReq_miss_rate::total;0.041897;0.030913;0.018496;0.010971;0.044445;0.014566;miss rate for WriteReq accesses 
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data;0.088769;0.295430;0.143646;0.075089;0.086035;0.082927;miss rate for LoadLockedReq accesses 
system.cpu00.dcache.LoadLockedReq_miss_rate::total;0.088769;0.295430;0.143646;0.075089;0.086035;0.082927;miss rate for LoadLockedReq accesses 
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data;0.090975;0.453070;0.270719;0.198298;0.250614;0.298851;miss rate for StoreCondReq accesses 
system.cpu00.dcache.StoreCondReq_miss_rate::total;0.090975;0.453070;0.270719;0.198298;0.250614;0.298851;miss rate for StoreCondReq accesses 
system.cpu00.dcache.demand_miss_rate::cpu00.data;0.125750;0.048664;0.024394;0.017094;0.028186;0.037122;miss rate for demand accesses 
system.cpu00.dcache.demand_miss_rate::total;0.125750;0.048664;0.024394;0.017094;0.028186;0.037122;miss rate for demand accesses 
system.cpu00.dcache.overall_miss_rate::cpu00.data;0.125750;0.048664;0.024394;0.017094;0.028186;0.037122;miss rate for overall accesses 
system.cpu00.dcache.overall_miss_rate::total;0.125750;0.048664;0.024394;0.017094;0.028186;0.037122;miss rate for overall accesses 
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data;89954.688302;71894.083425;75655.446667;75205.739209;91483.207942;76494.206860;average ReadReq miss latency 
system.cpu00.dcache.ReadReq_avg_miss_latency::total;89954.688302;71894.083425;75655.446667;75205.739209;91483.207942;76494.206860;average ReadReq miss latency 
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data;87174.614478;67899.756882;69200.840235;58899.894873;95802.252639;63698.854839;average WriteReq miss latency 
system.cpu00.dcache.WriteReq_avg_miss_latency::total;87174.614478;67899.756882;69200.840235;58899.894873;95802.252639;63698.854839;average WriteReq miss latency 
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data;80956.019621;63007.373380;65684.491587;66449.096958;71083.992958;78735.235294;average LoadLockedReq miss latency 
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total;80956.019621;63007.373380;65684.491587;66449.096958;71083.992958;78735.235294;average LoadLockedReq miss latency 
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data;58195.633533;60708.991872;59647.964072;57484.571674;56510.599184;53230.038462;average StoreCondReq miss latency 
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total;58195.633533;60708.991872;59647.964072;57484.571674;56510.599184;53230.038462;average StoreCondReq miss latency 
system.cpu00.dcache.StoreCondFailReq_avg_miss_latency::cpu00.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu00.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data;89675.804927;71149.628920;74126.230317;72004.323798;93359.092776;74993.143803;average overall miss latency 
system.cpu00.dcache.demand_avg_miss_latency::total;89675.804927;71149.628920;74126.230317;72004.323798;93359.092776;74993.143803;average overall miss latency 
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data;89675.804927;71149.628920;74126.230317;72004.323798;93359.092776;74993.143803;average overall miss latency 
system.cpu00.dcache.overall_avg_miss_latency::total;89675.804927;71149.628920;74126.230317;72004.323798;93359.092776;74993.143803;average overall miss latency 
system.cpu00.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu00.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu00.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu00.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu00.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu00.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu00.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu00.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu00.dcache.writebacks::writebacks;352102;115195;2446;775;8831;63;number of writebacks 
system.cpu00.dcache.writebacks::total;352102;115195;2446;775;8831;63;number of writebacks 
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data;2525483;683353;12600;11097;14682;933;number of ReadReq MSHR misses 
system.cpu00.dcache.ReadReq_mshr_misses::total;2525483;683353;12600;11097;14682;933;number of ReadReq MSHR misses 
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data;281592;156537;3912;2711;11273;124;number of WriteReq MSHR misses 
system.cpu00.dcache.WriteReq_mshr_misses::total;281592;156537;3912;2711;11273;124;number of WriteReq MSHR misses 
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data;21355;35259;832;526;568;17;number of LoadLockedReq MSHR misses 
system.cpu00.dcache.LoadLockedReq_mshr_misses::total;21355;35259;832;526;568;17;number of LoadLockedReq MSHR misses 
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data;17725;51038;1336;1165;1225;52;number of StoreCondReq MSHR misses 
system.cpu00.dcache.StoreCondReq_mshr_misses::total;17725;51038;1336;1165;1225;52;number of StoreCondReq MSHR misses 
system.cpu00.dcache.demand_mshr_misses::cpu00.data;2807075;839890;16512;13808;25955;1057;number of demand (read+write) MSHR misses 
system.cpu00.dcache.demand_mshr_misses::total;2807075;839890;16512;13808;25955;1057;number of demand (read+write) MSHR misses 
system.cpu00.dcache.overall_mshr_misses::cpu00.data;2807075;839890;16512;13808;25955;1057;number of overall MSHR misses 
system.cpu00.dcache.overall_mshr_misses::total;2807075;839890;16512;13808;25955;1057;number of overall MSHR misses 
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data;165233815924;33223415409;654358372;570331912;972384541;48757905;number of ReadReq MSHR miss cycles 
system.cpu00.dcache.ReadReq_mshr_miss_latency::total;165233815924;33223415409;654358372;570331912;972384541;48757905;number of ReadReq MSHR miss cycles 
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data;17432148960;6496553757;160152313;78485385;769897206;4061342;number of WriteReq MSHR miss cycles 
system.cpu00.dcache.WriteReq_mshr_miss_latency::total;17432148960;6496553757;160152313;78485385;769897206;4061342;number of WriteReq MSHR miss cycles 
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data;1198981201;1442189022;35936503;23121775;27289292;920501;number of LoadLockedReq MSHR miss cycles 
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total;1198981201;1442189022;35936503;23121775;27289292;920501;number of LoadLockedReq MSHR miss cycles 
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data;592415200;1894785711;46942320;36573474;37447516;1255038;number of StoreCondReq MSHR miss cycles 
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total;592415200;1894785711;46942320;36573474;37447516;1255038;number of StoreCondReq MSHR miss cycles 
system.cpu00.dcache.StoreCondFailReq_mshr_miss_latency::cpu00.data;17350000;4470000;300000;850000;1840000;100000;number of StoreCondFailReq MSHR miss cycles 
system.cpu00.dcache.StoreCondFailReq_mshr_miss_latency::total;17350000;4470000;300000;850000;1840000;100000;number of StoreCondFailReq MSHR miss cycles 
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data;182665964884;39719969166;814510685;648817297;1742281747;52819247;number of demand (read+write) MSHR miss cycles 
system.cpu00.dcache.demand_mshr_miss_latency::total;182665964884;39719969166;814510685;648817297;1742281747;52819247;number of demand (read+write) MSHR miss cycles 
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data;182665964884;39719969166;814510685;648817297;1742281747;52819247;number of overall MSHR miss cycles 
system.cpu00.dcache.overall_mshr_miss_latency::total;182665964884;39719969166;814510685;648817297;1742281747;52819247;number of overall MSHR miss cycles 
system.cpu00.dcache.ReadReq_mshr_uncacheable_latency::cpu00.data;1143613000;2099020000;1829820000;2332463000;1740649000;;number of ReadReq MSHR uncacheable cycles 
system.cpu00.dcache.ReadReq_mshr_uncacheable_latency::total;1143613000;2099020000;1829820000;2332463000;1740649000;;number of ReadReq MSHR uncacheable cycles 
system.cpu00.dcache.WriteReq_mshr_uncacheable_latency::cpu00.data;4410387000;3733430000;751883000;988377000;758839000;10760000;number of WriteReq MSHR uncacheable cycles 
system.cpu00.dcache.WriteReq_mshr_uncacheable_latency::total;4410387000;3733430000;751883000;988377000;758839000;10760000;number of WriteReq MSHR uncacheable cycles 
system.cpu00.dcache.overall_mshr_uncacheable_latency::cpu00.data;5554000000;5832450000;2581703000;3320840000;2499488000;10760000;number of overall MSHR uncacheable cycles 
system.cpu00.dcache.overall_mshr_uncacheable_latency::total;5554000000;5832450000;2581703000;3320840000;2499488000;10760000;number of overall MSHR uncacheable cycles 
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data;0.161873;0.056035;0.027074;0.019792;0.022006;0.046741;mshr miss rate for ReadReq accesses 
system.cpu00.dcache.ReadReq_mshr_miss_rate::total;0.161873;0.056035;0.027074;0.019792;0.022006;0.046741;mshr miss rate for ReadReq accesses 
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data;0.041897;0.030913;0.018496;0.010971;0.044445;0.014566;mshr miss rate for WriteReq accesses 
system.cpu00.dcache.WriteReq_mshr_miss_rate::total;0.041897;0.030913;0.018496;0.010971;0.044445;0.014566;mshr miss rate for WriteReq accesses 
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data;0.088769;0.295430;0.143646;0.075089;0.086035;0.082927;mshr miss rate for LoadLockedReq accesses 
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total;0.088769;0.295430;0.143646;0.075089;0.086035;0.082927;mshr miss rate for LoadLockedReq accesses 
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data;0.090970;0.452910;0.270719;0.198298;0.250614;0.298851;mshr miss rate for StoreCondReq accesses 
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total;0.090970;0.452910;0.270719;0.198298;0.250614;0.298851;mshr miss rate for StoreCondReq accesses 
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data;0.125750;0.048664;0.024394;0.017094;0.028186;0.037122;mshr miss rate for demand accesses 
system.cpu00.dcache.demand_mshr_miss_rate::total;0.125750;0.048664;0.024394;0.017094;0.028186;0.037122;mshr miss rate for demand accesses 
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data;0.125750;0.048664;0.024394;0.017094;0.028186;0.037122;mshr miss rate for overall accesses 
system.cpu00.dcache.overall_mshr_miss_rate::total;0.125750;0.048664;0.024394;0.017094;0.028186;0.037122;mshr miss rate for overall accesses 
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data;65426.619749;48618.233049;51933.204127;51395.143913;66229.705830;52259.276527;average ReadReq mshr miss latency 
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total;65426.619749;48618.233049;51933.204127;51395.143913;66229.705830;52259.276527;average ReadReq mshr miss latency 
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data;61905.696753;41501.713697;40938.730317;28950.713759;68295.680475;32752.758065;average WriteReq mshr miss latency 
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total;61905.696753;41501.713697;40938.730317;28950.713759;68295.680475;32752.758065;average WriteReq mshr miss latency 
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data;56145.221306;40902.720497;43192.912260;43957.747148;48044.528169;54147.117647;average LoadLockedReq mshr miss latency 
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total;56145.221306;40902.720497;43192.912260;43957.747148;48044.528169;54147.117647;average LoadLockedReq mshr miss latency 
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data;33422.578279;37124.999236;35136.467066;31393.539914;30569.400816;24135.346154;average StoreCondReq mshr miss latency 
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total;33422.578279;37124.999236;35136.467066;31393.539914;30569.400816;24135.346154;average StoreCondReq mshr miss latency 
system.cpu00.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu00.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu00.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data;65073.418018;47291.870562;49328.408733;46988.506446;67127.017800;49970.905393;average overall mshr miss latency 
system.cpu00.dcache.demand_avg_mshr_miss_latency::total;65073.418018;47291.870562;49328.408733;46988.506446;67127.017800;49970.905393;average overall mshr miss latency 
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data;65073.418018;47291.870562;49328.408733;46988.506446;67127.017800;49970.905393;average overall mshr miss latency 
system.cpu00.dcache.overall_avg_mshr_miss_latency::total;65073.418018;47291.870562;49328.408733;46988.506446;67127.017800;49970.905393;average overall mshr miss latency 
system.cpu00.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu00.data;inf;inf;inf;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu00.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu00.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu00.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu00.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu00.dcache.overall_avg_mshr_uncacheable_latency::cpu00.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu00.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu00.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu01.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu01.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu01.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu01.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu01.dtb.read_hits;7958881;7307868;74572;497256;225117;17659;DTB read hits 
system.cpu01.dtb.read_misses;0;321;0;42;124;0;DTB read misses 
system.cpu01.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu01.dtb.read_accesses;0;139385;0;93183;13865;0;DTB read accesses 
system.cpu01.dtb.write_hits;3456642;2956563;37297;209716;91091;7199;DTB write hits 
system.cpu01.dtb.write_misses;0;289;0;5;1157;0;DTB write misses 
system.cpu01.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu01.dtb.write_accesses;0;42503;0;43667;4309;0;DTB write accesses 
system.cpu01.dtb.data_hits;11415523;10264431;111869;706972;316208;24858;DTB hits 
system.cpu01.dtb.data_misses;0;610;0;47;1281;0;DTB misses 
system.cpu01.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu01.dtb.data_accesses;0;181888;0;136850;18174;0;DTB accesses 
system.cpu01.itb.fetch_hits;1668650;2310977;38969;589578;119238;5361;ITB hits 
system.cpu01.itb.fetch_misses;0;35;0;12;6;0;ITB misses 
system.cpu01.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu01.itb.fetch_accesses;1668650;2311012;38969;589590;119244;5361;ITB accesses 
system.cpu01.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu01.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu01.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu01.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu01.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu01.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu01.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu01.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu01.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu01.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu01.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu01.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu01.numCycles;540921549;484179703;17187416;29980556;29394511;2343752;number of cpu cycles simulated 
system.cpu01.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu01.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu01.committedInsts;38862550;33879147;334081;2346986;1093326;83625;Number of instructions committed 
system.cpu01.committedOps;38862550;33879147;334081;2346986;1093326;83625;Number of ops (including micro ops) committed 
system.cpu01.num_int_alu_accesses;37853977;32953442;321152;2208854;1061956;81284;Number of integer alu accesses 
system.cpu01.num_fp_alu_accesses;277011;472797;134;227304;552;134;Number of float alu accesses 
system.cpu01.num_func_calls;1386742;1231880;13620;70005;37215;3184;number of times a function call or return occured 
system.cpu01.num_conditional_control_insts;4116455;3639539;26728;253871;111894;7917;number of instructions that are conditional controls 
system.cpu01.num_int_insts;37853977;32953442;321152;2208854;1061956;81284;number of integer instructions 
system.cpu01.num_fp_insts;277011;472797;134;227304;552;134;number of float instructions 
system.cpu01.num_int_register_reads;52623683;46329697;438245;3294414;1488201;112786;number of times the integer registers were read 
system.cpu01.num_int_register_writes;29632848;25703346;253790;1629829;845446;65068;number of times the integer registers were written 
system.cpu01.num_fp_register_reads;134203;382473;66;216704;277;66;number of times the floating registers were read 
system.cpu01.num_fp_register_writes;138250;319819;68;177312;282;68;number of times the floating registers were written 
system.cpu01.num_mem_refs;11450338;10305700;112094;709100;318036;24899;number of memory refs 
system.cpu01.num_load_insts;7975405;7328472;74582;498312;225415;17669;Number of load instructions 
system.cpu01.num_store_insts;3474933;2977228;37512;210788;92621;7230;Number of store instructions 
system.cpu01.num_idle_cycles;432882325.857073;390212474.807172;16262479.550326;23580292.642460;26445159.504179;2118922.949510;Number of idle cycles 
system.cpu01.num_busy_cycles;108039223.142927;93967228.192828;924936.449674;6400263.357540;2949351.495821;224829.050490;Number of busy cycles 
system.cpu01.not_idle_fraction;0.199732;0.194075;0.053815;0.213480;0.100337;0.095927;Percentage of non-idle cycles 
system.cpu01.idle_fraction;0.800268;0.805925;0.946185;0.786520;0.899663;0.904073;Percentage of idle cycles 
system.cpu01.Branches;6057891;5350656;46819;351750;165665;12519;Number of branches fetched 
system.cpu01.op_class::No_OpClass;153773;99075;1714;9861;6401;250;Class of executed instruction 
system.cpu01.op_class::IntAlu;26397077;22587270;204719;1489553;727964;56115;Class of executed instruction 
system.cpu01.op_class::IntMult;134207;115106;1227;7369;4028;330;Class of executed instruction 
system.cpu01.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::FloatAdd;12728;88964;4;46111;21;4;Class of executed instruction 
system.cpu01.op_class::FloatCmp;0;7281;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::FloatCvt;0;2245;0;2361;3;0;Class of executed instruction 
system.cpu01.op_class::FloatMult;0;23034;0;39088;0;0;Class of executed instruction 
system.cpu01.op_class::FloatDiv;4;4521;0;1250;0;0;Class of executed instruction 
system.cpu01.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::MemRead;8070867;7421754;76010;503838;227942;17865;Class of executed instruction 
system.cpu01.op_class::MemWrite;3532398;2981455;37514;210947;92628;7232;Class of executed instruction 
system.cpu01.op_class::IprAccess;561496;549052;12893;36655;35620;1829;Class of executed instruction 
system.cpu01.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::total;38862550;33879757;334081;2347033;1094607;83625;Class of executed instruction 
system.cpu01.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu01.kern.inst.quiesce;8233;6178;208;367;338;25;number of quiesce instructions executed 
system.cpu01.kern.inst.hwrei;131678;121040;3102;7943;6801;446;number of hwrei instructions executed 
system.cpu01.kern.ipl_count::0;38458;31484;722;2147;1247;101;number of times we switched to this ipl 
system.cpu01.kern.ipl_count::22;5031;4968;176;307;301;24;number of times we switched to this ipl 
system.cpu01.kern.ipl_count::30;1726;2047;33;118;40;1;number of times we switched to this ipl 
system.cpu01.kern.ipl_count::31;71469;63008;1817;4119;3293;270;number of times we switched to this ipl 
system.cpu01.kern.ipl_count::total;116684;101507;2748;6691;4881;396;number of times we switched to this ipl 
system.cpu01.kern.ipl_good::0;37588;31484;722;2147;1247;101;number of times we switched to this ipl from a different ipl 
system.cpu01.kern.ipl_good::22;5031;4968;176;307;301;24;number of times we switched to this ipl from a different ipl 
system.cpu01.kern.ipl_good::30;1726;2047;33;118;40;1;number of times we switched to this ipl from a different ipl 
system.cpu01.kern.ipl_good::31;35869;29449;689;2029;1207;100;number of times we switched to this ipl from a different ipl 
system.cpu01.kern.ipl_good::total;80214;67948;1620;4601;2795;226;number of times we switched to this ipl from a different ipl 
system.cpu01.kern.ipl_ticks::0;4240340240000;4101153300000;165622340000;262072000000;282039230000;22378340000;number of cycles we spent at this ipl 
system.cpu01.kern.ipl_ticks::22;16903110000;16880120000;578980000;1026520000;976660000;79220000;number of cycles we spent at this ipl 
system.cpu01.kern.ipl_ticks::30;12740950000;14276400000;324680000;930640000;391460000;10070000;number of cycles we spent at this ipl 
system.cpu01.kern.ipl_ticks::31;1139230910000;709487210000;5348160000;35776400000;10537760000;969890000;number of cycles we spent at this ipl 
system.cpu01.kern.ipl_ticks::total;5409215210000;4841797030000;171874160000;299805560000;293945110000;23437520000;number of cycles we spent at this ipl 
system.cpu01.kern.ipl_used::0;0.977378;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu01.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu01.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu01.kern.ipl_used::31;0.501882;0.467385;0.379196;0.492595;0.366535;0.370370;fraction of swpipl calls that actually changed the ipl 
system.cpu01.kern.ipl_used::total;0.687446;0.669392;0.589520;0.687640;0.572629;0.570707;fraction of swpipl calls that actually changed the ipl 
system.cpu01.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu01.kern.callpal::wripir;1627;1410;;48;2;;number of callpals executed 
system.cpu01.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu01.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu01.kern.callpal::swpctx;3304;3987;2;198;10;2;number of callpals executed 
system.cpu01.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu01.kern.callpal::swpipl;102313;84450;2330;5523;4192;346;number of callpals executed 
system.cpu01.kern.callpal::rdps;10047;10204;352;625;612;48;number of callpals executed 
system.cpu01.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu01.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu01.kern.callpal::rti;7620;10052;209;743;348;25;number of callpals executed 
system.cpu01.kern.callpal::rdunique;1;244;;6;2;;number of callpals executed 
system.cpu01.kern.callpal::total;124926;113390;2893;7459;5173;421;number of callpals executed 
system.cpu01.kern.mode_switch::kernel;2090;5274;1;457;14;1;number of protection mode switches 
system.cpu01.kern.mode_switch::user;0;3072;0;332;9;0;number of protection mode switches 
system.cpu01.kern.mode_switch::idle;7967;8765;210;484;344;26;number of protection mode switches 
system.cpu01.kern.mode_switch_good::kernel;0.789474;0.959613;1;0.914661;0.928571;1;fraction of useful protection mode switches 
system.cpu01.kern.mode_switch_good::user;nan;1;nan;1;1;nan;fraction of useful protection mode switches 
system.cpu01.kern.mode_switch_good::idle;0.207104;0.226925;0.004762;0.177686;0.011628;0.038462;fraction of useful protection mode switches 
system.cpu01.kern.mode_switch_good::total;0.328130;0.591549;0.009479;0.656716;0.070845;0.074074;fraction of useful protection mode switches 
system.cpu01.kern.mode_ticks::kernel;757325580000;619184680000;621940000;30501480000;1383330000;251890000;number of ticks spent at the given mode 
system.cpu01.kern.mode_ticks::user;0;20402140000;0;12590490000;1465770000;0;number of ticks spent at the given mode 
system.cpu01.kern.mode_ticks::idle;4267422800000;4521606900000;172536430000;257145870000;275956060000;90266300000;number of ticks spent at the given mode 
system.cpu01.kern.swap_context;3305;3987;2;198;10;2;number of times the context was actually changed 
system.cpu01.icache.tags.replacements;385716;300231;866;13589;3207;391;number of replacements 
system.cpu01.icache.tags.tagsinuse;443.645256;507.950487;512;512;512;512;Cycle average of tags in use 
system.cpu01.icache.tags.total_refs;27712798;37339741;297064;4157997;2630831;3758705;Total number of references to valid blocks. 
system.cpu01.icache.tags.sampled_refs;385716;300231;866;13589;3207;903;Sample count of references to valid blocks. 
system.cpu01.icache.tags.avg_refs;71.847675;124.370038;343.030023;305.982559;820.340193;4162.464009;Average number of references to valid blocks. 
system.cpu01.icache.tags.warmup_cycle;0;10185690068750;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu01.icache.tags.occ_blocks::cpu01.inst;443.645256;507.950487;512;512;512;512;Average occupied blocks per requestor 
system.cpu01.icache.tags.occ_percent::cpu01.inst;0.866495;0.992091;1;1;1;1;Average percentage of cache occupancy 
system.cpu01.icache.tags.occ_percent::total;0.866495;0.992091;1;1;1;1;Average percentage of cache occupancy 
system.cpu01.icache.tags.occ_task_id_blocks::1024;491;512;512;512;512;512;Occupied blocks per task id 
system.cpu01.icache.tags.age_task_id_blocks_1024::2;2;2;9;2;2;2;Occupied blocks per task id 
system.cpu01.icache.tags.age_task_id_blocks_1024::3;15;;5;15;15;18;Occupied blocks per task id 
system.cpu01.icache.tags.age_task_id_blocks_1024::4;474;510;498;495;495;492;Occupied blocks per task id 
system.cpu01.icache.tags.occ_task_id_percent::1024;0.958984;1;1;1;1;1;Percentage of cache occupancy per task id 
system.cpu01.icache.tags.tag_accesses;78111312;68059766;669028;4707655;2192421;167641;Number of tag accesses 
system.cpu01.icache.tags.data_accesses;78111312;68059766;669028;4707655;2192421;167641;Number of data accesses 
system.cpu01.icache.ReadReq_hits::cpu01.inst;38476338;33579505;333215;2333444;1091400;83234;number of ReadReq hits 
system.cpu01.icache.ReadReq_hits::total;38476338;33579505;333215;2333444;1091400;83234;number of ReadReq hits 
system.cpu01.icache.demand_hits::cpu01.inst;38476338;33579505;333215;2333444;1091400;83234;number of demand (read+write) hits 
system.cpu01.icache.demand_hits::total;38476338;33579505;333215;2333444;1091400;83234;number of demand (read+write) hits 
system.cpu01.icache.overall_hits::cpu01.inst;38476338;33579505;333215;2333444;1091400;83234;number of overall hits 
system.cpu01.icache.overall_hits::total;38476338;33579505;333215;2333444;1091400;83234;number of overall hits 
system.cpu01.icache.ReadReq_misses::cpu01.inst;386212;300252;866;13589;3207;391;number of ReadReq misses 
system.cpu01.icache.ReadReq_misses::total;386212;300252;866;13589;3207;391;number of ReadReq misses 
system.cpu01.icache.demand_misses::cpu01.inst;386212;300252;866;13589;3207;391;number of demand (read+write) misses 
system.cpu01.icache.demand_misses::total;386212;300252;866;13589;3207;391;number of demand (read+write) misses 
system.cpu01.icache.overall_misses::cpu01.inst;386212;300252;866;13589;3207;391;number of overall misses 
system.cpu01.icache.overall_misses::total;386212;300252;866;13589;3207;391;number of overall misses 
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst;37574109748;29231767246;89191000;1331583000;339107000;38591500;number of ReadReq miss cycles 
system.cpu01.icache.ReadReq_miss_latency::total;37574109748;29231767246;89191000;1331583000;339107000;38591500;number of ReadReq miss cycles 
system.cpu01.icache.demand_miss_latency::cpu01.inst;37574109748;29231767246;89191000;1331583000;339107000;38591500;number of demand (read+write) miss cycles 
system.cpu01.icache.demand_miss_latency::total;37574109748;29231767246;89191000;1331583000;339107000;38591500;number of demand (read+write) miss cycles 
system.cpu01.icache.overall_miss_latency::cpu01.inst;37574109748;29231767246;89191000;1331583000;339107000;38591500;number of overall miss cycles 
system.cpu01.icache.overall_miss_latency::total;37574109748;29231767246;89191000;1331583000;339107000;38591500;number of overall miss cycles 
system.cpu01.icache.ReadReq_accesses::cpu01.inst;38862550;33879757;334081;2347033;1094607;83625;number of ReadReq accesses(hits+misses) 
system.cpu01.icache.ReadReq_accesses::total;38862550;33879757;334081;2347033;1094607;83625;number of ReadReq accesses(hits+misses) 
system.cpu01.icache.demand_accesses::cpu01.inst;38862550;33879757;334081;2347033;1094607;83625;number of demand (read+write) accesses 
system.cpu01.icache.demand_accesses::total;38862550;33879757;334081;2347033;1094607;83625;number of demand (read+write) accesses 
system.cpu01.icache.overall_accesses::cpu01.inst;38862550;33879757;334081;2347033;1094607;83625;number of overall (read+write) accesses 
system.cpu01.icache.overall_accesses::total;38862550;33879757;334081;2347033;1094607;83625;number of overall (read+write) accesses 
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst;0.009938;0.008862;0.002592;0.005790;0.002930;0.004676;miss rate for ReadReq accesses 
system.cpu01.icache.ReadReq_miss_rate::total;0.009938;0.008862;0.002592;0.005790;0.002930;0.004676;miss rate for ReadReq accesses 
system.cpu01.icache.demand_miss_rate::cpu01.inst;0.009938;0.008862;0.002592;0.005790;0.002930;0.004676;miss rate for demand accesses 
system.cpu01.icache.demand_miss_rate::total;0.009938;0.008862;0.002592;0.005790;0.002930;0.004676;miss rate for demand accesses 
system.cpu01.icache.overall_miss_rate::cpu01.inst;0.009938;0.008862;0.002592;0.005790;0.002930;0.004676;miss rate for overall accesses 
system.cpu01.icache.overall_miss_rate::total;0.009938;0.008862;0.002592;0.005790;0.002930;0.004676;miss rate for overall accesses 
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst;97288.819995;97357.443900;102991.916859;97989.771138;105739.632055;98699.488491;average ReadReq miss latency 
system.cpu01.icache.ReadReq_avg_miss_latency::total;97288.819995;97357.443900;102991.916859;97989.771138;105739.632055;98699.488491;average ReadReq miss latency 
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst;97288.819995;97357.443900;102991.916859;97989.771138;105739.632055;98699.488491;average overall miss latency 
system.cpu01.icache.demand_avg_miss_latency::total;97288.819995;97357.443900;102991.916859;97989.771138;105739.632055;98699.488491;average overall miss latency 
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst;97288.819995;97357.443900;102991.916859;97989.771138;105739.632055;98699.488491;average overall miss latency 
system.cpu01.icache.overall_avg_miss_latency::total;97288.819995;97357.443900;102991.916859;97989.771138;105739.632055;98699.488491;average overall miss latency 
system.cpu01.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu01.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu01.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu01.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu01.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu01.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu01.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu01.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst;386212;300252;866;13589;3207;391;number of ReadReq MSHR misses 
system.cpu01.icache.ReadReq_mshr_misses::total;386212;300252;866;13589;3207;391;number of ReadReq MSHR misses 
system.cpu01.icache.demand_mshr_misses::cpu01.inst;386212;300252;866;13589;3207;391;number of demand (read+write) MSHR misses 
system.cpu01.icache.demand_mshr_misses::total;386212;300252;866;13589;3207;391;number of demand (read+write) MSHR misses 
system.cpu01.icache.overall_mshr_misses::cpu01.inst;386212;300252;866;13589;3207;391;number of overall MSHR misses 
system.cpu01.icache.overall_mshr_misses::total;386212;300252;866;13589;3207;391;number of overall MSHR misses 
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst;27639043252;21523048754;67040000;981454000;256618000;28645500;number of ReadReq MSHR miss cycles 
system.cpu01.icache.ReadReq_mshr_miss_latency::total;27639043252;21523048754;67040000;981454000;256618000;28645500;number of ReadReq MSHR miss cycles 
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst;27639043252;21523048754;67040000;981454000;256618000;28645500;number of demand (read+write) MSHR miss cycles 
system.cpu01.icache.demand_mshr_miss_latency::total;27639043252;21523048754;67040000;981454000;256618000;28645500;number of demand (read+write) MSHR miss cycles 
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst;27639043252;21523048754;67040000;981454000;256618000;28645500;number of overall MSHR miss cycles 
system.cpu01.icache.overall_mshr_miss_latency::total;27639043252;21523048754;67040000;981454000;256618000;28645500;number of overall MSHR miss cycles 
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst;0.009938;0.008862;0.002592;0.005790;0.002930;0.004676;mshr miss rate for ReadReq accesses 
system.cpu01.icache.ReadReq_mshr_miss_rate::total;0.009938;0.008862;0.002592;0.005790;0.002930;0.004676;mshr miss rate for ReadReq accesses 
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst;0.009938;0.008862;0.002592;0.005790;0.002930;0.004676;mshr miss rate for demand accesses 
system.cpu01.icache.demand_mshr_miss_rate::total;0.009938;0.008862;0.002592;0.005790;0.002930;0.004676;mshr miss rate for demand accesses 
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst;0.009938;0.008862;0.002592;0.005790;0.002930;0.004676;mshr miss rate for overall accesses 
system.cpu01.icache.overall_mshr_miss_rate::total;0.009938;0.008862;0.002592;0.005790;0.002930;0.004676;mshr miss rate for overall accesses 
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst;71564.434176;71683.281890;77413.394919;72224.151888;80018.085438;73262.148338;average ReadReq mshr miss latency 
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total;71564.434176;71683.281890;77413.394919;72224.151888;80018.085438;73262.148338;average ReadReq mshr miss latency 
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst;71564.434176;71683.281890;77413.394919;72224.151888;80018.085438;73262.148338;average overall mshr miss latency 
system.cpu01.icache.demand_avg_mshr_miss_latency::total;71564.434176;71683.281890;77413.394919;72224.151888;80018.085438;73262.148338;average overall mshr miss latency 
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst;71564.434176;71683.281890;77413.394919;72224.151888;80018.085438;73262.148338;average overall mshr miss latency 
system.cpu01.icache.overall_avg_mshr_miss_latency::total;71564.434176;71683.281890;77413.394919;72224.151888;80018.085438;73262.148338;average overall mshr miss latency 
system.cpu01.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu01.dcache.tags.replacements;405343;268161;1388;17538;7213;653;number of replacements 
system.cpu01.dcache.tags.tagsinuse;605.778232;829.485005;743.560137;835.270447;623.057685;748.458201;Cycle average of tags in use 
system.cpu01.dcache.tags.total_refs;9831049;6791991;347673;3136977;903712;749520;Total number of references to valid blocks. 
system.cpu01.dcache.tags.sampled_refs;405343;268161;1388;17538;7213;1364;Sample count of references to valid blocks. 
system.cpu01.dcache.tags.avg_refs;24.253654;25.328034;250.484870;178.867431;125.289339;549.501466;Average number of references to valid blocks. 
system.cpu01.dcache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu01.dcache.tags.occ_blocks::cpu01.data;605.778232;829.485005;743.560137;835.270447;623.057685;748.458201;Average occupied blocks per requestor 
system.cpu01.dcache.tags.occ_percent::cpu01.data;0.591580;0.810044;0.726133;0.815694;0.608455;0.730916;Average percentage of cache occupancy 
system.cpu01.dcache.tags.occ_percent::total;0.591580;0.810044;0.726133;0.815694;0.608455;0.730916;Average percentage of cache occupancy 
system.cpu01.dcache.tags.occ_task_id_blocks::1024;622;759;799;807;740;711;Occupied blocks per task id 
system.cpu01.dcache.tags.age_task_id_blocks_1024::3;10;2;10;16;11;10;Occupied blocks per task id 
system.cpu01.dcache.tags.age_task_id_blocks_1024::4;612;757;783;790;729;701;Occupied blocks per task id 
system.cpu01.dcache.tags.occ_task_id_percent::1024;0.607422;0.741211;0.780273;0.788086;0.722656;0.694336;Percentage of cache occupancy per task id 
system.cpu01.dcache.tags.tag_accesses;23435343;20989049;225670;1439789;643104;50637;Number of tag accesses 
system.cpu01.dcache.tags.data_accesses;23435343;20989049;225670;1439789;643104;50637;Number of data accesses 
system.cpu01.dcache.ReadReq_hits::cpu01.data;7437210;6891961;71270;472880;213615;16551;number of ReadReq hits 
system.cpu01.dcache.ReadReq_hits::total;7437210;6891961;71270;472880;213615;16551;number of ReadReq hits 
system.cpu01.dcache.WriteReq_hits::cpu01.data;3267193;2828164;35891;202513;87371;6983;number of WriteReq hits 
system.cpu01.dcache.WriteReq_hits::total;3267193;2828164;35891;202513;87371;6983;number of WriteReq hits 
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data;48860;39945;781;2347;1370;129;number of LoadLockedReq hits 
system.cpu01.dcache.LoadLockedReq_hits::total;48860;39945;781;2347;1370;129;number of LoadLockedReq hits 
system.cpu01.dcache.StoreCondReq_hits::cpu01.data;34856;27495;458;1677;800;77;number of StoreCondReq hits 
system.cpu01.dcache.StoreCondReq_hits::total;34856;27495;458;1677;800;77;number of StoreCondReq hits 
system.cpu01.dcache.demand_hits::cpu01.data;10704403;9720125;107161;675393;300986;23534;number of demand (read+write) hits 
system.cpu01.dcache.demand_hits::total;10704403;9720125;107161;675393;300986;23534;number of demand (read+write) hits 
system.cpu01.dcache.overall_hits::cpu01.data;10704403;9720125;107161;675393;300986;23534;number of overall hits 
system.cpu01.dcache.overall_hits::total;10704403;9720125;107161;675393;300986;23534;number of overall hits 
system.cpu01.dcache.ReadReq_misses::cpu01.data;470128;378298;2451;22039;10084;973;number of ReadReq misses 
system.cpu01.dcache.ReadReq_misses::total;470128;378298;2451;22039;10084;973;number of ReadReq misses 
system.cpu01.dcache.WriteReq_misses::cpu01.data;126150;74914;356;3850;1856;54;number of WriteReq misses 
system.cpu01.dcache.WriteReq_misses::total;126150;74914;356;3850;1856;54;number of WriteReq misses 
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data;19156;17947;80;1004;222;16;number of LoadLockedReq misses 
system.cpu01.dcache.LoadLockedReq_misses::total;19156;17947;80;1004;222;16;number of LoadLockedReq misses 
system.cpu01.dcache.StoreCondReq_misses::cpu01.data;25323;27352;238;1395;429;26;number of StoreCondReq misses 
system.cpu01.dcache.StoreCondReq_misses::total;25323;27352;238;1395;429;26;number of StoreCondReq misses 
system.cpu01.dcache.demand_misses::cpu01.data;596278;453212;2807;25889;11940;1027;number of demand (read+write) misses 
system.cpu01.dcache.demand_misses::total;596278;453212;2807;25889;11940;1027;number of demand (read+write) misses 
system.cpu01.dcache.overall_misses::cpu01.data;596278;453212;2807;25889;11940;1027;number of overall misses 
system.cpu01.dcache.overall_misses::total;596278;453212;2807;25889;11940;1027;number of overall misses 
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data;33415019984;26757698830;183145329;1575496821;742665963;75135040;number of ReadReq miss cycles 
system.cpu01.dcache.ReadReq_miss_latency::total;33415019984;26757698830;183145329;1575496821;742665963;75135040;number of ReadReq miss cycles 
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data;10239733655;4662378262;22751475;256809779;147524029;3764972;number of WriteReq miss cycles 
system.cpu01.dcache.WriteReq_miss_latency::total;10239733655;4662378262;22751475;256809779;147524029;3764972;number of WriteReq miss cycles 
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data;1327259957;1136114727;5753971;64426487;17082447;1478248;number of LoadLockedReq miss cycles 
system.cpu01.dcache.LoadLockedReq_miss_latency::total;1327259957;1136114727;5753971;64426487;17082447;1478248;number of LoadLockedReq miss cycles 
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data;1525843860;1642586076;12842869;83107718;23135798;1184987;number of StoreCondReq miss cycles 
system.cpu01.dcache.StoreCondReq_miss_latency::total;1525843860;1642586076;12842869;83107718;23135798;1184987;number of StoreCondReq miss cycles 
system.cpu01.dcache.StoreCondFailReq_miss_latency::cpu01.data;31386000;5868000;864000;1244000;1994000;360000;number of StoreCondFailReq miss cycles 
system.cpu01.dcache.StoreCondFailReq_miss_latency::total;31386000;5868000;864000;1244000;1994000;360000;number of StoreCondFailReq miss cycles 
system.cpu01.dcache.demand_miss_latency::cpu01.data;43654753639;31420077092;205896804;1832306600;890189992;78900012;number of demand (read+write) miss cycles 
system.cpu01.dcache.demand_miss_latency::total;43654753639;31420077092;205896804;1832306600;890189992;78900012;number of demand (read+write) miss cycles 
system.cpu01.dcache.overall_miss_latency::cpu01.data;43654753639;31420077092;205896804;1832306600;890189992;78900012;number of overall miss cycles 
system.cpu01.dcache.overall_miss_latency::total;43654753639;31420077092;205896804;1832306600;890189992;78900012;number of overall miss cycles 
system.cpu01.dcache.ReadReq_accesses::cpu01.data;7907338;7270259;73721;494919;223699;17524;number of ReadReq accesses(hits+misses) 
system.cpu01.dcache.ReadReq_accesses::total;7907338;7270259;73721;494919;223699;17524;number of ReadReq accesses(hits+misses) 
system.cpu01.dcache.WriteReq_accesses::cpu01.data;3393343;2903078;36247;206363;89227;7037;number of WriteReq accesses(hits+misses) 
system.cpu01.dcache.WriteReq_accesses::total;3393343;2903078;36247;206363;89227;7037;number of WriteReq accesses(hits+misses) 
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data;68016;57892;861;3351;1592;145;number of LoadLockedReq accesses(hits+misses) 
system.cpu01.dcache.LoadLockedReq_accesses::total;68016;57892;861;3351;1592;145;number of LoadLockedReq accesses(hits+misses) 
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data;60179;54847;696;3072;1229;103;number of StoreCondReq accesses(hits+misses) 
system.cpu01.dcache.StoreCondReq_accesses::total;60179;54847;696;3072;1229;103;number of StoreCondReq accesses(hits+misses) 
system.cpu01.dcache.demand_accesses::cpu01.data;11300681;10173337;109968;701282;312926;24561;number of demand (read+write) accesses 
system.cpu01.dcache.demand_accesses::total;11300681;10173337;109968;701282;312926;24561;number of demand (read+write) accesses 
system.cpu01.dcache.overall_accesses::cpu01.data;11300681;10173337;109968;701282;312926;24561;number of overall (read+write) accesses 
system.cpu01.dcache.overall_accesses::total;11300681;10173337;109968;701282;312926;24561;number of overall (read+write) accesses 
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data;0.059455;0.052034;0.033247;0.044531;0.045078;0.055524;miss rate for ReadReq accesses 
system.cpu01.dcache.ReadReq_miss_rate::total;0.059455;0.052034;0.033247;0.044531;0.045078;0.055524;miss rate for ReadReq accesses 
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data;0.037176;0.025805;0.009822;0.018656;0.020801;0.007674;miss rate for WriteReq accesses 
system.cpu01.dcache.WriteReq_miss_rate::total;0.037176;0.025805;0.009822;0.018656;0.020801;0.007674;miss rate for WriteReq accesses 
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data;0.281640;0.310008;0.092915;0.299612;0.139447;0.110345;miss rate for LoadLockedReq accesses 
system.cpu01.dcache.LoadLockedReq_miss_rate::total;0.281640;0.310008;0.092915;0.299612;0.139447;0.110345;miss rate for LoadLockedReq accesses 
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data;0.420795;0.498696;0.341954;0.454102;0.349064;0.252427;miss rate for StoreCondReq accesses 
system.cpu01.dcache.StoreCondReq_miss_rate::total;0.420795;0.498696;0.341954;0.454102;0.349064;0.252427;miss rate for StoreCondReq accesses 
system.cpu01.dcache.demand_miss_rate::cpu01.data;0.052765;0.044549;0.025526;0.036917;0.038156;0.041814;miss rate for demand accesses 
system.cpu01.dcache.demand_miss_rate::total;0.052765;0.044549;0.025526;0.036917;0.038156;0.041814;miss rate for demand accesses 
system.cpu01.dcache.overall_miss_rate::cpu01.data;0.052765;0.044549;0.025526;0.036917;0.038156;0.041814;miss rate for overall accesses 
system.cpu01.dcache.overall_miss_rate::total;0.052765;0.044549;0.025526;0.036917;0.038156;0.041814;miss rate for overall accesses 
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data;71076.430215;70731.800935;74722.696450;71486.765325;73647.953491;77219.979445;average ReadReq miss latency 
system.cpu01.dcache.ReadReq_avg_miss_latency::total;71076.430215;70731.800935;74722.696450;71486.765325;73647.953491;77219.979445;average ReadReq miss latency 
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data;81171.095164;62236.407908;63908.637640;66703.838701;79484.929418;69721.703704;average WriteReq miss latency 
system.cpu01.dcache.WriteReq_avg_miss_latency::total;81171.095164;62236.407908;63908.637640;66703.838701;79484.929418;69721.703704;average WriteReq miss latency 
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data;69286.905252;63303.879590;71924.637500;64169.807769;76947.959459;92390.500000;average LoadLockedReq miss latency 
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total;69286.905252;63303.879590;71924.637500;64169.807769;76947.959459;92390.500000;average LoadLockedReq miss latency 
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data;60255.256486;60053.600322;53961.634454;59575.425090;53929.599068;45576.423077;average StoreCondReq miss latency 
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total;60255.256486;60053.600322;53961.634454;59575.425090;53929.599068;45576.423077;average StoreCondReq miss latency 
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::cpu01.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data;73212.081678;69327.548900;73351.194870;70775.487659;74555.275712;76825.717624;average overall miss latency 
system.cpu01.dcache.demand_avg_miss_latency::total;73212.081678;69327.548900;73351.194870;70775.487659;74555.275712;76825.717624;average overall miss latency 
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data;73212.081678;69327.548900;73351.194870;70775.487659;74555.275712;76825.717624;average overall miss latency 
system.cpu01.dcache.overall_avg_miss_latency::total;73212.081678;69327.548900;73351.194870;70775.487659;74555.275712;76825.717624;average overall miss latency 
system.cpu01.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu01.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu01.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu01.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu01.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu01.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu01.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu01.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu01.dcache.writebacks::writebacks;69298;30448;166;3297;856;51;number of writebacks 
system.cpu01.dcache.writebacks::total;69298;30448;166;3297;856;51;number of writebacks 
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data;470128;378298;2451;22039;10084;973;number of ReadReq MSHR misses 
system.cpu01.dcache.ReadReq_mshr_misses::total;470128;378298;2451;22039;10084;973;number of ReadReq MSHR misses 
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data;126150;74914;356;3850;1856;54;number of WriteReq MSHR misses 
system.cpu01.dcache.WriteReq_mshr_misses::total;126150;74914;356;3850;1856;54;number of WriteReq MSHR misses 
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data;19156;17947;80;1004;222;16;number of LoadLockedReq MSHR misses 
system.cpu01.dcache.LoadLockedReq_mshr_misses::total;19156;17947;80;1004;222;16;number of LoadLockedReq MSHR misses 
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data;25323;27344;238;1395;429;26;number of StoreCondReq MSHR misses 
system.cpu01.dcache.StoreCondReq_mshr_misses::total;25323;27344;238;1395;429;26;number of StoreCondReq MSHR misses 
system.cpu01.dcache.demand_mshr_misses::cpu01.data;596278;453212;2807;25889;11940;1027;number of demand (read+write) MSHR misses 
system.cpu01.dcache.demand_mshr_misses::total;596278;453212;2807;25889;11940;1027;number of demand (read+write) MSHR misses 
system.cpu01.dcache.overall_mshr_misses::cpu01.data;596278;453212;2807;25889;11940;1027;number of overall MSHR misses 
system.cpu01.dcache.overall_mshr_misses::total;596278;453212;2807;25889;11940;1027;number of overall MSHR misses 
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data;22411686016;18005150170;122243671;1061025179;502361037;51273960;number of ReadReq MSHR miss cycles 
system.cpu01.dcache.ReadReq_mshr_miss_latency::total;22411686016;18005150170;122243671;1061025179;502361037;51273960;number of ReadReq MSHR miss cycles 
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data;7074068345;2684596738;11710525;155442221;98137971;2170028;number of WriteReq MSHR miss cycles 
system.cpu01.dcache.WriteReq_mshr_miss_latency::total;7074068345;2684596738;11710525;155442221;98137971;2170028;number of WriteReq MSHR miss cycles 
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data;883677043;738795273;3826029;41985513;11641553;1055752;number of LoadLockedReq MSHR miss cycles 
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total;883677043;738795273;3826029;41985513;11641553;1055752;number of LoadLockedReq MSHR miss cycles 
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data;954838140;978656924;6488131;49755282;12152202;585013;number of StoreCondReq MSHR miss cycles 
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total;954838140;978656924;6488131;49755282;12152202;585013;number of StoreCondReq MSHR miss cycles 
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::cpu01.data;21970000;4130000;600000;870000;1400000;250000;number of StoreCondFailReq MSHR miss cycles 
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::total;21970000;4130000;600000;870000;1400000;250000;number of StoreCondFailReq MSHR miss cycles 
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data;29485754361;20689746908;133954196;1216467400;600499008;53443988;number of demand (read+write) MSHR miss cycles 
system.cpu01.dcache.demand_mshr_miss_latency::total;29485754361;20689746908;133954196;1216467400;600499008;53443988;number of demand (read+write) MSHR miss cycles 
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data;29485754361;20689746908;133954196;1216467400;600499008;53443988;number of overall MSHR miss cycles 
system.cpu01.dcache.overall_mshr_miss_latency::total;29485754361;20689746908;133954196;1216467400;600499008;53443988;number of overall MSHR miss cycles 
system.cpu01.dcache.ReadReq_mshr_uncacheable_latency::cpu01.data;11502000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu01.dcache.ReadReq_mshr_uncacheable_latency::total;11502000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu01.dcache.WriteReq_mshr_uncacheable_latency::cpu01.data;2779866000;2383146000;84827000;154736000;124218000;10706000;number of WriteReq MSHR uncacheable cycles 
system.cpu01.dcache.WriteReq_mshr_uncacheable_latency::total;2779866000;2383146000;84827000;154736000;124218000;10706000;number of WriteReq MSHR uncacheable cycles 
system.cpu01.dcache.overall_mshr_uncacheable_latency::cpu01.data;2791368000;2383146000;84827000;154736000;124218000;10706000;number of overall MSHR uncacheable cycles 
system.cpu01.dcache.overall_mshr_uncacheable_latency::total;2791368000;2383146000;84827000;154736000;124218000;10706000;number of overall MSHR uncacheable cycles 
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data;0.059455;0.052034;0.033247;0.044531;0.045078;0.055524;mshr miss rate for ReadReq accesses 
system.cpu01.dcache.ReadReq_mshr_miss_rate::total;0.059455;0.052034;0.033247;0.044531;0.045078;0.055524;mshr miss rate for ReadReq accesses 
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data;0.037176;0.025805;0.009822;0.018656;0.020801;0.007674;mshr miss rate for WriteReq accesses 
system.cpu01.dcache.WriteReq_mshr_miss_rate::total;0.037176;0.025805;0.009822;0.018656;0.020801;0.007674;mshr miss rate for WriteReq accesses 
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data;0.281640;0.310008;0.092915;0.299612;0.139447;0.110345;mshr miss rate for LoadLockedReq accesses 
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total;0.281640;0.310008;0.092915;0.299612;0.139447;0.110345;mshr miss rate for LoadLockedReq accesses 
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data;0.420795;0.498551;0.341954;0.454102;0.349064;0.252427;mshr miss rate for StoreCondReq accesses 
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total;0.420795;0.498551;0.341954;0.454102;0.349064;0.252427;mshr miss rate for StoreCondReq accesses 
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data;0.052765;0.044549;0.025526;0.036917;0.038156;0.041814;mshr miss rate for demand accesses 
system.cpu01.dcache.demand_mshr_miss_rate::total;0.052765;0.044549;0.025526;0.036917;0.038156;0.041814;mshr miss rate for demand accesses 
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data;0.052765;0.044549;0.025526;0.036917;0.038156;0.041814;mshr miss rate for overall accesses 
system.cpu01.dcache.overall_mshr_miss_rate::total;0.052765;0.044549;0.025526;0.036917;0.038156;0.041814;mshr miss rate for overall accesses 
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data;47671.455467;47595.150305;49875.018768;48143.072689;49817.635561;52696.772867;average ReadReq mshr miss latency 
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total;47671.455467;47595.150305;49875.018768;48143.072689;49817.635561;52696.772867;average ReadReq mshr miss latency 
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data;56076.641657;35835.714793;32894.733146;40374.602857;52876.061961;40185.703704;average WriteReq mshr miss latency 
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total;56076.641657;35835.714793;32894.733146;40374.602857;52876.061961;40185.703704;average WriteReq mshr miss latency 
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data;46130.561861;41165.391040;47825.362500;41818.240040;52439.427928;65984.500000;average LoadLockedReq mshr miss latency 
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total;46130.561861;41165.391040;47825.362500;41818.240040;52439.427928;65984.500000;average LoadLockedReq mshr miss latency 
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data;37706.359436;35790.554564;27261.054622;35666.868817;28326.811189;22500.500000;average StoreCondReq mshr miss latency 
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total;37706.359436;35790.554564;27261.054622;35666.868817;28326.811189;22500.500000;average StoreCondReq mshr miss latency 
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu01.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data;49449.676763;45651.366045;47721.480584;46987.809494;50293.049246;52038.936709;average overall mshr miss latency 
system.cpu01.dcache.demand_avg_mshr_miss_latency::total;49449.676763;45651.366045;47721.480584;46987.809494;50293.049246;52038.936709;average overall mshr miss latency 
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data;49449.676763;45651.366045;47721.480584;46987.809494;50293.049246;52038.936709;average overall mshr miss latency 
system.cpu01.dcache.overall_avg_mshr_miss_latency::total;49449.676763;45651.366045;47721.480584;46987.809494;50293.049246;52038.936709;average overall mshr miss latency 
system.cpu01.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu01.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu01.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu01.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu01.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu01.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu01.dcache.overall_avg_mshr_uncacheable_latency::cpu01.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu01.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu01.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu02.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu02.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu02.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu02.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu02.dtb.read_hits;7583064;8096282;840350;997748;1314522;17472;DTB read hits 
system.cpu02.dtb.read_misses;4564;1110;1202;673;2481;0;DTB read misses 
system.cpu02.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu02.dtb.read_accesses;428102;178335;147731;354004;420945;0;DTB read accesses 
system.cpu02.dtb.write_hits;3656931;3409315;448588;559171;794578;7219;DTB write hits 
system.cpu02.dtb.write_misses;500;621;397;244;13123;0;DTB write misses 
system.cpu02.dtb.write_acv;62;0;7;7;7;0;DTB write access violations 
system.cpu02.dtb.write_accesses;147827;65881;79728;181687;160770;0;DTB write accesses 
system.cpu02.dtb.data_hits;11239995;11505597;1288938;1556919;2109100;24691;DTB hits 
system.cpu02.dtb.data_misses;5064;1731;1599;917;15604;0;DTB misses 
system.cpu02.dtb.data_acv;62;0;7;7;7;0;DTB access violations 
system.cpu02.dtb.data_accesses;575929;244216;227459;535691;581715;0;DTB accesses 
system.cpu02.itb.fetch_hits;3343204;2662475;960286;1820567;2832444;5469;ITB hits 
system.cpu02.itb.fetch_misses;2557;478;798;502;699;0;ITB misses 
system.cpu02.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu02.itb.fetch_accesses;3345761;2662953;961084;1821069;2833143;5469;ITB accesses 
system.cpu02.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu02.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu02.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu02.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu02.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu02.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu02.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu02.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu02.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu02.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu02.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu02.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu02.numCycles;540921826;484179425;17187573;29980400;29394539;2343725;number of cpu cycles simulated 
system.cpu02.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu02.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu02.committedInsts;36388722;37514677;4162224;4894980;7496864;83946;Number of instructions committed 
system.cpu02.committedOps;36388722;37514677;4162224;4894980;7496864;83946;Number of ops (including micro ops) committed 
system.cpu02.num_int_alu_accesses;35392224;36454154;3903849;4584265;6471070;81597;Number of integer alu accesses 
system.cpu02.num_fp_alu_accesses;141209;516612;179307;153820;809833;134;Number of float alu accesses 
system.cpu02.num_func_calls;1231321;1346953;122626;212272;155485;3190;number of times a function call or return occured 
system.cpu02.num_conditional_control_insts;4157731;4148886;612469;482187;794812;7813;number of instructions that are conditional controls 
system.cpu02.num_int_insts;35392224;36454154;3903849;4584265;6471070;81597;number of integer instructions 
system.cpu02.num_fp_insts;141209;516612;179307;153820;809833;134;number of float instructions 
system.cpu02.num_int_register_reads;48506558;51140102;5454132;6441327;9794830;113666;number of times the integer registers were read 
system.cpu02.num_int_register_writes;27125813;28184555;2754767;3395973;4802405;65468;number of times the integer registers were written 
system.cpu02.num_fp_register_reads;71606;417795;225656;127630;1361638;66;number of times the floating registers were read 
system.cpu02.num_fp_register_writes;72762;346331;148788;111053;794651;68;number of times the floating registers were written 
system.cpu02.num_mem_refs;11270319;11553326;1295011;1561949;2131445;24732;number of memory refs 
system.cpu02.num_load_insts;7599724;8120278;844187;1000366;1321466;17482;Number of load instructions 
system.cpu02.num_store_insts;3670595;3433048;450824;561583;809979;7250;Number of store instructions 
system.cpu02.num_idle_cycles;437083574.590174;379440773.547546;5346974.324860;16207835.789209;8591871.660030;2119287.546730;Number of idle cycles 
system.cpu02.num_busy_cycles;103838251.409826;104738651.452454;11840598.675140;13772564.210791;20802667.339970;224437.453270;Number of busy cycles 
system.cpu02.not_idle_fraction;0.191965;0.216322;0.688905;0.459386;0.707705;0.095761;Percentage of non-idle cycles 
system.cpu02.idle_fraction;0.808035;0.783678;0.311095;0.540614;0.292295;0.904239;Percentage of idle cycles 
system.cpu02.Branches;5856014;6014545;777209;736694;1007495;12414;Number of branches fetched 
system.cpu02.op_class::No_OpClass;176083;142559;75488;184924;110901;253;Class of executed instruction 
system.cpu02.op_class::IntAlu;23939538;24830802;2581116;2939171;4188797;56553;Class of executed instruction 
system.cpu02.op_class::IntMult;90092;122713;9466;58484;13616;329;Class of executed instruction 
system.cpu02.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu02.op_class::FloatAdd;15426;96132;65876;36528;403729;4;Class of executed instruction 
system.cpu02.op_class::FloatCmp;0;7977;6041;1;291;0;Class of executed instruction 
system.cpu02.op_class::FloatCvt;0;2542;8864;18166;648;0;Class of executed instruction 
system.cpu02.op_class::FloatMult;0;25120;31375;128;377056;0;Class of executed instruction 
system.cpu02.op_class::FloatDiv;1536;5014;2226;16949;146;0;Class of executed instruction 
system.cpu02.op_class::FloatSqrt;0;1;0;1;0;0;Class of executed instruction 
system.cpu02.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu02.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu02.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu02.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu02.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu02.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu02.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu02.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu02.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu02.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu02.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu02.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu02.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu02.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu02.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu02.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu02.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu02.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu02.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu02.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu02.op_class::MemRead;7764851;8242015;865074;1015465;1378361;17678;Class of executed instruction 
system.cpu02.op_class::MemWrite;3677417;3440616;453089;563616;812401;7252;Class of executed instruction 
system.cpu02.op_class::IprAccess;728905;600917;65215;62471;226529;1877;Class of executed instruction 
system.cpu02.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu02.op_class::total;36393848;37516408;4163830;4895904;7512475;83946;Class of executed instruction 
system.cpu02.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu02.kern.inst.quiesce;8617;6105;115;279;193;25;number of quiesce instructions executed 
system.cpu02.kern.inst.hwrei;167747;132346;14519;13935;33505;458;number of hwrei instructions executed 
system.cpu02.kern.ipl_count::0;47337;34262;3390;3394;5162;107;number of times we switched to this ipl 
system.cpu02.kern.ipl_count::21;100;18;17;16;20;;number of times we switched to this ipl 
system.cpu02.kern.ipl_count::22;5020;4969;176;307;301;24;number of times we switched to this ipl 
system.cpu02.kern.ipl_count::30;852;2137;15;67;55;1;number of times we switched to this ipl 
system.cpu02.kern.ipl_count::31;92549;67211;5585;6059;8154;276;number of times we switched to this ipl 
system.cpu02.kern.ipl_count::total;145858;108597;9183;9843;13692;408;number of times we switched to this ipl 
system.cpu02.kern.ipl_good::0;46595;34261;3389;3393;5161;107;number of times we switched to this ipl from a different ipl 
system.cpu02.kern.ipl_good::21;100;18;17;16;20;;number of times we switched to this ipl from a different ipl 
system.cpu02.kern.ipl_good::22;5020;4969;176;307;301;24;number of times we switched to this ipl from a different ipl 
system.cpu02.kern.ipl_good::30;852;2137;15;67;55;1;number of times we switched to this ipl from a different ipl 
system.cpu02.kern.ipl_good::31;45743;32138;3374;3326;5107;106;number of times we switched to this ipl from a different ipl 
system.cpu02.kern.ipl_good::total;98310;73523;6971;7109;10644;238;number of times we switched to this ipl from a different ipl 
system.cpu02.kern.ipl_ticks::0;4333600280000;4033759260000;130813520000;252976590000;231212250000;22373930000;number of cycles we spent at this ipl 
system.cpu02.kern.ipl_ticks::21;526650000;94300000;89930000;82990000;100940000;;number of cycles we spent at this ipl 
system.cpu02.kern.ipl_ticks::22;17023850000;16909030000;608770000;1051430000;1045970000;79210000;number of cycles we spent at this ipl 
system.cpu02.kern.ipl_ticks::30;6138280000;14831090000;111710000;482220000;411010000;10060000;number of cycles we spent at this ipl 
system.cpu02.kern.ipl_ticks::31;1051928920000;776200570000;40251800000;45210770000;61175220000;974050000;number of cycles we spent at this ipl 
system.cpu02.kern.ipl_ticks::total;5409217980000;4841794250000;171875730000;299804000000;293945390000;23437250000;number of cycles we spent at this ipl 
system.cpu02.kern.ipl_used::0;0.984325;0.999971;0.999705;0.999705;0.999806;1;fraction of swpipl calls that actually changed the ipl 
system.cpu02.kern.ipl_used::21;1;1;1;1;1;;fraction of swpipl calls that actually changed the ipl 
system.cpu02.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu02.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu02.kern.ipl_used::31;0.494257;0.478166;0.604118;0.548935;0.626318;0.384058;fraction of swpipl calls that actually changed the ipl 
system.cpu02.kern.ipl_used::total;0.674012;0.677026;0.759120;0.722239;0.777388;0.583333;fraction of swpipl calls that actually changed the ipl 
system.cpu02.kern.syscall::2;6;;1;1;1;;number of syscalls executed 
system.cpu02.kern.syscall::3;15;;1;1;1;;number of syscalls executed 
system.cpu02.kern.syscall::4;4;8;57;7;55;;number of syscalls executed 
system.cpu02.kern.syscall::6;19;;;;;;number of syscalls executed 
system.cpu02.kern.syscall::12;1;;;;;;number of syscalls executed 
system.cpu02.kern.syscall::17;9;4;4;5;12;;number of syscalls executed 
system.cpu02.kern.syscall::19;7;;1;1;1;;number of syscalls executed 
system.cpu02.kern.syscall::20;3;;;;;;number of syscalls executed 
system.cpu02.kern.syscall::23;1;;;;;;number of syscalls executed 
system.cpu02.kern.syscall::24;3;;;;;;number of syscalls executed 
system.cpu02.kern.syscall::33;7;;;;;;number of syscalls executed 
system.cpu02.kern.syscall::45;28;;;;;;number of syscalls executed 
system.cpu02.kern.syscall::47;3;;;;;;number of syscalls executed 
system.cpu02.kern.syscall::48;3;;;;;;number of syscalls executed 
system.cpu02.kern.syscall::54;6;1;1;1;1;;number of syscalls executed 
system.cpu02.kern.syscall::58;1;;;;;;number of syscalls executed 
system.cpu02.kern.syscall::71;22;45;36;32;37;;number of syscalls executed 
system.cpu02.kern.syscall::73;3;;28;;28;;number of syscalls executed 
system.cpu02.kern.syscall::74;6;31;32;31;32;;number of syscalls executed 
system.cpu02.kern.syscall::87;1;;;;;;number of syscalls executed 
system.cpu02.kern.syscall::90;1;;;;;;number of syscalls executed 
system.cpu02.kern.syscall::92;5;;;;;;number of syscalls executed 
system.cpu02.kern.syscall::97;1;;;;;;number of syscalls executed 
system.cpu02.kern.syscall::98;1;;;;;;number of syscalls executed 
system.cpu02.kern.syscall::132;1;;;;;;number of syscalls executed 
system.cpu02.kern.syscall::144;1;1;1;1;1;;number of syscalls executed 
system.cpu02.kern.syscall::147;1;;;;;;number of syscalls executed 
system.cpu02.kern.syscall::total;159;93;165;84;171;;number of syscalls executed 
system.cpu02.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu02.kern.callpal::wripir;1189;2994;1160;1078;1248;;number of callpals executed 
system.cpu02.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu02.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu02.kern.callpal::swpctx;2013;4341;160;236;222;2;number of callpals executed 
system.cpu02.kern.callpal::tbi;15;21;2;2;3;;number of callpals executed 
system.cpu02.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu02.kern.callpal::swpipl;132496;90821;8379;8582;12413;358;number of callpals executed 
system.cpu02.kern.callpal::rdps;10599;10290;461;733;720;48;number of callpals executed 
system.cpu02.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu02.kern.callpal::wrusp;3;1;1;1;1;;number of callpals executed 
system.cpu02.kern.callpal::rdusp;6;;1;1;1;;number of callpals executed 
system.cpu02.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu02.kern.callpal::rti;7389;10664;596;871;904;25;number of callpals executed 
system.cpu02.kern.callpal::callsys;248;3380;258;379;255;;number of callpals executed 
system.cpu02.kern.callpal::imb;117;;1;1;1;;number of callpals executed 
system.cpu02.kern.callpal::rdunique;1;512;887;234;1051;;number of callpals executed 
system.cpu02.kern.callpal::total;154090;123025;11907;12119;16820;433;number of callpals executed 
system.cpu02.kern.mode_switch::kernel;8674;15005;756;1107;1126;27;number of protection mode switches 
system.cpu02.kern.mode_switch::user;725;3589;413;529;597;0;number of protection mode switches 
system.cpu02.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu02.kern.mode_switch_good::kernel;0.083583;0.239187;0.546296;0.477868;0.530195;0;fraction of useful protection mode switches 
system.cpu02.kern.mode_switch_good::user;1;1;1;1;1;nan;fraction of useful protection mode switches 
system.cpu02.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu02.kern.mode_switch_good::total;0.154272;0.386039;0.706587;0.646699;0.692977;0;fraction of useful protection mode switches 
system.cpu02.kern.mode_ticks::kernel;5278601960000;4838040880000;197616150000;255121730000;226214660000;0;number of ticks spent at the given mode 
system.cpu02.kern.mode_ticks::user;42072010000;27161510000;22102450000;44876020000;66892510000;0;number of ticks spent at the given mode 
system.cpu02.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu02.kern.swap_context;2014;4341;160;236;222;2;number of times the context was actually changed 
system.cpu02.icache.tags.replacements;589377;357487;55120;46929;68827;384;number of replacements 
system.cpu02.icache.tags.tagsinuse;455.427778;512;512;512;512;512;Cycle average of tags in use 
system.cpu02.icache.tags.total_refs;35630023;32614342;8746209;4847489;7447101;162498;Total number of references to valid blocks. 
system.cpu02.icache.tags.sampled_refs;589377;357487;55120;46929;68827;896;Sample count of references to valid blocks. 
system.cpu02.icache.tags.avg_refs;60.453705;91.232246;158.675780;103.294104;108.200285;181.359375;Average number of references to valid blocks. 
system.cpu02.icache.tags.warmup_cycle;4887467816250;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu02.icache.tags.occ_blocks::cpu02.inst;455.427778;512;512;512;512;512;Average occupied blocks per requestor 
system.cpu02.icache.tags.occ_percent::cpu02.inst;0.889507;1;1;1;1;1;Average percentage of cache occupancy 
system.cpu02.icache.tags.occ_percent::total;0.889507;1;1;1;1;1;Average percentage of cache occupancy 
system.cpu02.icache.tags.occ_task_id_blocks::1024;512;512;512;512;512;512;Occupied blocks per task id 
system.cpu02.icache.tags.age_task_id_blocks_1024::2;2;2;2;2;2;2;Occupied blocks per task id 
system.cpu02.icache.tags.age_task_id_blocks_1024::3;36;30;18;18;12;161;Occupied blocks per task id 
system.cpu02.icache.tags.age_task_id_blocks_1024::4;474;480;492;492;498;349;Occupied blocks per task id 
system.cpu02.icache.tags.occ_task_id_percent::1024;1;1;1;1;1;1;Percentage of cache occupancy per task id 
system.cpu02.icache.tags.tag_accesses;73377698;75390303;8382780;9838737;15093777;168276;Number of tag accesses 
system.cpu02.icache.tags.data_accesses;73377698;75390303;8382780;9838737;15093777;168276;Number of data accesses 
system.cpu02.icache.ReadReq_hits::cpu02.inst;35803846;37158921;4108710;4848975;7443648;83562;number of ReadReq hits 
system.cpu02.icache.ReadReq_hits::total;35803846;37158921;4108710;4848975;7443648;83562;number of ReadReq hits 
system.cpu02.icache.demand_hits::cpu02.inst;35803846;37158921;4108710;4848975;7443648;83562;number of demand (read+write) hits 
system.cpu02.icache.demand_hits::total;35803846;37158921;4108710;4848975;7443648;83562;number of demand (read+write) hits 
system.cpu02.icache.overall_hits::cpu02.inst;35803846;37158921;4108710;4848975;7443648;83562;number of overall hits 
system.cpu02.icache.overall_hits::total;35803846;37158921;4108710;4848975;7443648;83562;number of overall hits 
system.cpu02.icache.ReadReq_misses::cpu02.inst;590002;357487;55120;46929;68827;384;number of ReadReq misses 
system.cpu02.icache.ReadReq_misses::total;590002;357487;55120;46929;68827;384;number of ReadReq misses 
system.cpu02.icache.demand_misses::cpu02.inst;590002;357487;55120;46929;68827;384;number of demand (read+write) misses 
system.cpu02.icache.demand_misses::total;590002;357487;55120;46929;68827;384;number of demand (read+write) misses 
system.cpu02.icache.overall_misses::cpu02.inst;590002;357487;55120;46929;68827;384;number of overall misses 
system.cpu02.icache.overall_misses::total;590002;357487;55120;46929;68827;384;number of overall misses 
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst;56714303998;34703338248;5322130000;4514657500;6670607499;37970500;number of ReadReq miss cycles 
system.cpu02.icache.ReadReq_miss_latency::total;56714303998;34703338248;5322130000;4514657500;6670607499;37970500;number of ReadReq miss cycles 
system.cpu02.icache.demand_miss_latency::cpu02.inst;56714303998;34703338248;5322130000;4514657500;6670607499;37970500;number of demand (read+write) miss cycles 
system.cpu02.icache.demand_miss_latency::total;56714303998;34703338248;5322130000;4514657500;6670607499;37970500;number of demand (read+write) miss cycles 
system.cpu02.icache.overall_miss_latency::cpu02.inst;56714303998;34703338248;5322130000;4514657500;6670607499;37970500;number of overall miss cycles 
system.cpu02.icache.overall_miss_latency::total;56714303998;34703338248;5322130000;4514657500;6670607499;37970500;number of overall miss cycles 
system.cpu02.icache.ReadReq_accesses::cpu02.inst;36393848;37516408;4163830;4895904;7512475;83946;number of ReadReq accesses(hits+misses) 
system.cpu02.icache.ReadReq_accesses::total;36393848;37516408;4163830;4895904;7512475;83946;number of ReadReq accesses(hits+misses) 
system.cpu02.icache.demand_accesses::cpu02.inst;36393848;37516408;4163830;4895904;7512475;83946;number of demand (read+write) accesses 
system.cpu02.icache.demand_accesses::total;36393848;37516408;4163830;4895904;7512475;83946;number of demand (read+write) accesses 
system.cpu02.icache.overall_accesses::cpu02.inst;36393848;37516408;4163830;4895904;7512475;83946;number of overall (read+write) accesses 
system.cpu02.icache.overall_accesses::total;36393848;37516408;4163830;4895904;7512475;83946;number of overall (read+write) accesses 
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst;0.016212;0.009529;0.013238;0.009585;0.009162;0.004574;miss rate for ReadReq accesses 
system.cpu02.icache.ReadReq_miss_rate::total;0.016212;0.009529;0.013238;0.009585;0.009162;0.004574;miss rate for ReadReq accesses 
system.cpu02.icache.demand_miss_rate::cpu02.inst;0.016212;0.009529;0.013238;0.009585;0.009162;0.004574;miss rate for demand accesses 
system.cpu02.icache.demand_miss_rate::total;0.016212;0.009529;0.013238;0.009585;0.009162;0.004574;miss rate for demand accesses 
system.cpu02.icache.overall_miss_rate::cpu02.inst;0.016212;0.009529;0.013238;0.009585;0.009162;0.004574;miss rate for overall accesses 
system.cpu02.icache.overall_miss_rate::total;0.016212;0.009529;0.013238;0.009585;0.009162;0.004574;miss rate for overall accesses 
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst;96125.613130;97075.804849;96555.333817;96201.868780;96918.469481;98881.510417;average ReadReq miss latency 
system.cpu02.icache.ReadReq_avg_miss_latency::total;96125.613130;97075.804849;96555.333817;96201.868780;96918.469481;98881.510417;average ReadReq miss latency 
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst;96125.613130;97075.804849;96555.333817;96201.868780;96918.469481;98881.510417;average overall miss latency 
system.cpu02.icache.demand_avg_miss_latency::total;96125.613130;97075.804849;96555.333817;96201.868780;96918.469481;98881.510417;average overall miss latency 
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst;96125.613130;97075.804849;96555.333817;96201.868780;96918.469481;98881.510417;average overall miss latency 
system.cpu02.icache.overall_avg_miss_latency::total;96125.613130;97075.804849;96555.333817;96201.868780;96918.469481;98881.510417;average overall miss latency 
system.cpu02.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu02.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu02.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu02.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu02.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu02.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu02.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu02.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst;590002;357487;55120;46929;68827;384;number of ReadReq MSHR misses 
system.cpu02.icache.ReadReq_mshr_misses::total;590002;357487;55120;46929;68827;384;number of ReadReq MSHR misses 
system.cpu02.icache.demand_mshr_misses::cpu02.inst;590002;357487;55120;46929;68827;384;number of demand (read+write) MSHR misses 
system.cpu02.icache.demand_mshr_misses::total;590002;357487;55120;46929;68827;384;number of demand (read+write) MSHR misses 
system.cpu02.icache.overall_mshr_misses::cpu02.inst;590002;357487;55120;46929;68827;384;number of overall MSHR misses 
system.cpu02.icache.overall_mshr_misses::total;590002;357487;55120;46929;68827;384;number of overall MSHR misses 
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst;41602238002;25523707752;3905363000;3311730500;4901008501;28316500;number of ReadReq MSHR miss cycles 
system.cpu02.icache.ReadReq_mshr_miss_latency::total;41602238002;25523707752;3905363000;3311730500;4901008501;28316500;number of ReadReq MSHR miss cycles 
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst;41602238002;25523707752;3905363000;3311730500;4901008501;28316500;number of demand (read+write) MSHR miss cycles 
system.cpu02.icache.demand_mshr_miss_latency::total;41602238002;25523707752;3905363000;3311730500;4901008501;28316500;number of demand (read+write) MSHR miss cycles 
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst;41602238002;25523707752;3905363000;3311730500;4901008501;28316500;number of overall MSHR miss cycles 
system.cpu02.icache.overall_mshr_miss_latency::total;41602238002;25523707752;3905363000;3311730500;4901008501;28316500;number of overall MSHR miss cycles 
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst;0.016212;0.009529;0.013238;0.009585;0.009162;0.004574;mshr miss rate for ReadReq accesses 
system.cpu02.icache.ReadReq_mshr_miss_rate::total;0.016212;0.009529;0.013238;0.009585;0.009162;0.004574;mshr miss rate for ReadReq accesses 
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst;0.016212;0.009529;0.013238;0.009585;0.009162;0.004574;mshr miss rate for demand accesses 
system.cpu02.icache.demand_mshr_miss_rate::total;0.016212;0.009529;0.013238;0.009585;0.009162;0.004574;mshr miss rate for demand accesses 
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst;0.016212;0.009529;0.013238;0.009585;0.009162;0.004574;mshr miss rate for overall accesses 
system.cpu02.icache.overall_mshr_miss_rate::total;0.016212;0.009529;0.013238;0.009585;0.009162;0.004574;mshr miss rate for overall accesses 
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst;70512.028776;71397.582995;70852.013788;70568.955230;71207.643817;73740.885417;average ReadReq mshr miss latency 
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total;70512.028776;71397.582995;70852.013788;70568.955230;71207.643817;73740.885417;average ReadReq mshr miss latency 
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst;70512.028776;71397.582995;70852.013788;70568.955230;71207.643817;73740.885417;average overall mshr miss latency 
system.cpu02.icache.demand_avg_mshr_miss_latency::total;70512.028776;71397.582995;70852.013788;70568.955230;71207.643817;73740.885417;average overall mshr miss latency 
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst;70512.028776;71397.582995;70852.013788;70568.955230;71207.643817;73740.885417;average overall mshr miss latency 
system.cpu02.icache.overall_avg_mshr_miss_latency::total;70512.028776;71397.582995;70852.013788;70568.955230;71207.643817;73740.885417;average overall mshr miss latency 
system.cpu02.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu02.dcache.tags.replacements;355431;308331;44673;45987;86983;665;number of replacements 
system.cpu02.dcache.tags.tagsinuse;844.735157;874.203768;942.187669;913.529370;928.278211;650.237908;Cycle average of tags in use 
system.cpu02.dcache.tags.total_refs;10739745;8351750;3983173;1489925;2017413;48366;Total number of references to valid blocks. 
system.cpu02.dcache.tags.sampled_refs;355431;308331;44673;45987;86983;1328;Sample count of references to valid blocks. 
system.cpu02.dcache.tags.avg_refs;30.216118;27.086962;89.162872;32.398830;23.193187;36.420181;Average number of references to valid blocks. 
system.cpu02.dcache.tags.warmup_cycle;4919283458750;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu02.dcache.tags.occ_blocks::cpu02.data;844.735157;874.203768;942.187669;913.529370;928.278211;650.237908;Average occupied blocks per requestor 
system.cpu02.dcache.tags.occ_percent::cpu02.data;0.824937;0.853715;0.920105;0.892119;0.906522;0.634998;Average percentage of cache occupancy 
system.cpu02.dcache.tags.occ_percent::total;0.824937;0.853715;0.920105;0.892119;0.906522;0.634998;Average percentage of cache occupancy 
system.cpu02.dcache.tags.occ_task_id_blocks::1024;520;723;984;686;724;663;Occupied blocks per task id 
system.cpu02.dcache.tags.age_task_id_blocks_1024::3;24;14;5;5;15;63;Occupied blocks per task id 
system.cpu02.dcache.tags.age_task_id_blocks_1024::4;496;709;979;680;709;600;Occupied blocks per task id 
system.cpu02.dcache.tags.occ_task_id_percent::1024;0.507812;0.706055;0.960938;0.669922;0.707031;0.647461;Percentage of cache occupancy per task id 
system.cpu02.dcache.tags.tag_accesses;22932159;23535861;2635502;3171935;4324794;50297;Number of tag accesses 
system.cpu02.dcache.tags.data_accesses;22932159;23535861;2635502;3171935;4324794;50297;Number of data accesses 
system.cpu02.dcache.ReadReq_hits::cpu02.data;7159415;7637732;802463;956213;1257421;16408;number of ReadReq hits 
system.cpu02.dcache.ReadReq_hits::total;7159415;7637732;802463;956213;1257421;16408;number of ReadReq hits 
system.cpu02.dcache.WriteReq_hits::cpu02.data;3443010;3241635;414527;528451;726456;7004;number of WriteReq hits 
system.cpu02.dcache.WriteReq_hits::total;3443010;3241635;414527;528451;726456;7004;number of WriteReq hits 
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data;74375;47073;7522;6199;11274;122;number of LoadLockedReq hits 
system.cpu02.dcache.LoadLockedReq_hits::total;74375;47073;7522;6199;11274;122;number of LoadLockedReq hits 
system.cpu02.dcache.StoreCondReq_hits::cpu02.data;67434;33772;7190;5786;10890;86;number of StoreCondReq hits 
system.cpu02.dcache.StoreCondReq_hits::total;67434;33772;7190;5786;10890;86;number of StoreCondReq hits 
system.cpu02.dcache.demand_hits::cpu02.data;10602425;10879367;1216990;1484664;1983877;23412;number of demand (read+write) hits 
system.cpu02.dcache.demand_hits::total;10602425;10879367;1216990;1484664;1983877;23412;number of demand (read+write) hits 
system.cpu02.dcache.overall_hits::cpu02.data;10602425;10879367;1216990;1484664;1983877;23412;number of overall hits 
system.cpu02.dcache.overall_hits::total;10602425;10879367;1216990;1484664;1983877;23412;number of overall hits 
system.cpu02.dcache.ReadReq_misses::cpu02.data;339734;412003;30053;34528;46696;935;number of ReadReq misses 
system.cpu02.dcache.ReadReq_misses::total;339734;412003;30053;34528;46696;935;number of ReadReq misses 
system.cpu02.dcache.WriteReq_misses::cpu02.data;118094;103277;23844;21685;53362;59;number of WriteReq misses 
system.cpu02.dcache.WriteReq_misses::total;118094;103277;23844;21685;53362;59;number of WriteReq misses 
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data;19820;22185;2778;2598;3411;17;number of LoadLockedReq misses 
system.cpu02.dcache.LoadLockedReq_misses::total;19820;22185;2778;2598;3411;17;number of LoadLockedReq misses 
system.cpu02.dcache.StoreCondReq_misses::cpu02.data;23126;32296;2596;2710;3176;25;number of StoreCondReq misses 
system.cpu02.dcache.StoreCondReq_misses::total;23126;32296;2596;2710;3176;25;number of StoreCondReq misses 
system.cpu02.dcache.demand_misses::cpu02.data;457828;515280;53897;56213;100058;994;number of demand (read+write) misses 
system.cpu02.dcache.demand_misses::total;457828;515280;53897;56213;100058;994;number of demand (read+write) misses 
system.cpu02.dcache.overall_misses::cpu02.data;457828;515280;53897;56213;100058;994;number of overall misses 
system.cpu02.dcache.overall_misses::total;457828;515280;53897;56213;100058;994;number of overall misses 
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data;26934535781;29390570383;2711711108;2850756253;4354844501;67232070;number of ReadReq miss cycles 
system.cpu02.dcache.ReadReq_miss_latency::total;26934535781;29390570383;2711711108;2850756253;4354844501;67232070;number of ReadReq miss cycles 
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data;8950824080;7213802301;2152271034;1925931692;5201908810;4624974;number of WriteReq miss cycles 
system.cpu02.dcache.WriteReq_miss_latency::total;8950824080;7213802301;2152271034;1925931692;5201908810;4624974;number of WriteReq miss cycles 
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data;1500326888;1418514725;199928749;182836724;247540729;1357249;number of LoadLockedReq miss cycles 
system.cpu02.dcache.LoadLockedReq_miss_latency::total;1500326888;1418514725;199928749;182836724;247540729;1357249;number of LoadLockedReq miss cycles 
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data;1389309588;1947185914;158725766;163810581;193934687;1398989;number of StoreCondReq miss cycles 
system.cpu02.dcache.StoreCondReq_miss_latency::total;1389309588;1947185914;158725766;163810581;193934687;1398989;number of StoreCondReq miss cycles 
system.cpu02.dcache.StoreCondFailReq_miss_latency::cpu02.data;8012000;6480000;288000;904000;1028000;72000;number of StoreCondFailReq miss cycles 
system.cpu02.dcache.StoreCondFailReq_miss_latency::total;8012000;6480000;288000;904000;1028000;72000;number of StoreCondFailReq miss cycles 
system.cpu02.dcache.demand_miss_latency::cpu02.data;35885359861;36604372684;4863982142;4776687945;9556753311;71857044;number of demand (read+write) miss cycles 
system.cpu02.dcache.demand_miss_latency::total;35885359861;36604372684;4863982142;4776687945;9556753311;71857044;number of demand (read+write) miss cycles 
system.cpu02.dcache.overall_miss_latency::cpu02.data;35885359861;36604372684;4863982142;4776687945;9556753311;71857044;number of overall miss cycles 
system.cpu02.dcache.overall_miss_latency::total;35885359861;36604372684;4863982142;4776687945;9556753311;71857044;number of overall miss cycles 
system.cpu02.dcache.ReadReq_accesses::cpu02.data;7499149;8049735;832516;990741;1304117;17343;number of ReadReq accesses(hits+misses) 
system.cpu02.dcache.ReadReq_accesses::total;7499149;8049735;832516;990741;1304117;17343;number of ReadReq accesses(hits+misses) 
system.cpu02.dcache.WriteReq_accesses::cpu02.data;3561104;3344912;438371;550136;779818;7063;number of WriteReq accesses(hits+misses) 
system.cpu02.dcache.WriteReq_accesses::total;3561104;3344912;438371;550136;779818;7063;number of WriteReq accesses(hits+misses) 
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data;94195;69258;10300;8797;14685;139;number of LoadLockedReq accesses(hits+misses) 
system.cpu02.dcache.LoadLockedReq_accesses::total;94195;69258;10300;8797;14685;139;number of LoadLockedReq accesses(hits+misses) 
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data;90560;66068;9786;8496;14066;111;number of StoreCondReq accesses(hits+misses) 
system.cpu02.dcache.StoreCondReq_accesses::total;90560;66068;9786;8496;14066;111;number of StoreCondReq accesses(hits+misses) 
system.cpu02.dcache.demand_accesses::cpu02.data;11060253;11394647;1270887;1540877;2083935;24406;number of demand (read+write) accesses 
system.cpu02.dcache.demand_accesses::total;11060253;11394647;1270887;1540877;2083935;24406;number of demand (read+write) accesses 
system.cpu02.dcache.overall_accesses::cpu02.data;11060253;11394647;1270887;1540877;2083935;24406;number of overall (read+write) accesses 
system.cpu02.dcache.overall_accesses::total;11060253;11394647;1270887;1540877;2083935;24406;number of overall (read+write) accesses 
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data;0.045303;0.051182;0.036099;0.034851;0.035807;0.053912;miss rate for ReadReq accesses 
system.cpu02.dcache.ReadReq_miss_rate::total;0.045303;0.051182;0.036099;0.034851;0.035807;0.053912;miss rate for ReadReq accesses 
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data;0.033162;0.030876;0.054392;0.039418;0.068429;0.008353;miss rate for WriteReq accesses 
system.cpu02.dcache.WriteReq_miss_rate::total;0.033162;0.030876;0.054392;0.039418;0.068429;0.008353;miss rate for WriteReq accesses 
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data;0.210415;0.320324;0.269709;0.295328;0.232278;0.122302;miss rate for LoadLockedReq accesses 
system.cpu02.dcache.LoadLockedReq_miss_rate::total;0.210415;0.320324;0.269709;0.295328;0.232278;0.122302;miss rate for LoadLockedReq accesses 
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data;0.255367;0.488830;0.265277;0.318974;0.225793;0.225225;miss rate for StoreCondReq accesses 
system.cpu02.dcache.StoreCondReq_miss_rate::total;0.255367;0.488830;0.265277;0.318974;0.225793;0.225225;miss rate for StoreCondReq accesses 
system.cpu02.dcache.demand_miss_rate::cpu02.data;0.041394;0.045221;0.042409;0.036481;0.048014;0.040728;miss rate for demand accesses 
system.cpu02.dcache.demand_miss_rate::total;0.041394;0.045221;0.042409;0.036481;0.048014;0.040728;miss rate for demand accesses 
system.cpu02.dcache.overall_miss_rate::cpu02.data;0.041394;0.045221;0.042409;0.036481;0.048014;0.040728;miss rate for overall accesses 
system.cpu02.dcache.overall_miss_rate::total;0.041394;0.045221;0.042409;0.036481;0.048014;0.040728;miss rate for overall accesses 
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data;79281.248803;71335.816446;90230.962233;82563.607883;93259.476208;71905.957219;average ReadReq miss latency 
system.cpu02.dcache.ReadReq_avg_miss_latency::total;79281.248803;71335.816446;90230.962233;82563.607883;93259.476208;71905.957219;average ReadReq miss latency 
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data;75794.063035;69849.069018;90264.680171;88814.004704;97483.392864;78389.389831;average WriteReq miss latency 
system.cpu02.dcache.WriteReq_avg_miss_latency::total;75794.063035;69849.069018;90264.680171;88814.004704;97483.392864;78389.389831;average WriteReq miss latency 
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data;75697.623007;63940.262565;71968.592153;70375.952271;72571.307241;79838.176471;average LoadLockedReq miss latency 
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total;75697.623007;63940.262565;71968.592153;70375.952271;72571.307241;79838.176471;average LoadLockedReq miss latency 
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data;60075.654588;60291.860107;61142.436826;60446.708856;61062.558879;55959.560000;average StoreCondReq miss latency 
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total;60075.654588;60291.860107;61142.436826;60446.708856;61062.558879;55959.560000;average StoreCondReq miss latency 
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::cpu02.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data;78381.750048;71037.829304;90245.879029;84974.791329;95512.136071;72290.788732;average overall miss latency 
system.cpu02.dcache.demand_avg_miss_latency::total;78381.750048;71037.829304;90245.879029;84974.791329;95512.136071;72290.788732;average overall miss latency 
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data;78381.750048;71037.829304;90245.879029;84974.791329;95512.136071;72290.788732;average overall miss latency 
system.cpu02.dcache.overall_avg_miss_latency::total;78381.750048;71037.829304;90245.879029;84974.791329;95512.136071;72290.788732;average overall miss latency 
system.cpu02.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu02.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu02.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu02.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu02.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu02.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu02.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu02.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu02.dcache.writebacks::writebacks;125959;55671;23977;22254;54939;44;number of writebacks 
system.cpu02.dcache.writebacks::total;125959;55671;23977;22254;54939;44;number of writebacks 
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data;339734;412003;30053;34528;46696;935;number of ReadReq MSHR misses 
system.cpu02.dcache.ReadReq_mshr_misses::total;339734;412003;30053;34528;46696;935;number of ReadReq MSHR misses 
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data;118094;103277;23844;21685;53362;59;number of WriteReq MSHR misses 
system.cpu02.dcache.WriteReq_mshr_misses::total;118094;103277;23844;21685;53362;59;number of WriteReq MSHR misses 
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data;19820;22185;2778;2598;3411;17;number of LoadLockedReq MSHR misses 
system.cpu02.dcache.LoadLockedReq_mshr_misses::total;19820;22185;2778;2598;3411;17;number of LoadLockedReq MSHR misses 
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data;23124;32284;2595;2708;3175;25;number of StoreCondReq MSHR misses 
system.cpu02.dcache.StoreCondReq_mshr_misses::total;23124;32284;2595;2708;3175;25;number of StoreCondReq MSHR misses 
system.cpu02.dcache.demand_mshr_misses::cpu02.data;457828;515280;53897;56213;100058;994;number of demand (read+write) MSHR misses 
system.cpu02.dcache.demand_mshr_misses::total;457828;515280;53897;56213;100058;994;number of demand (read+write) MSHR misses 
system.cpu02.dcache.overall_mshr_misses::cpu02.data;457828;515280;53897;56213;100058;994;number of overall MSHR misses 
system.cpu02.dcache.overall_mshr_misses::total;457828;515280;53897;56213;100058;994;number of overall MSHR misses 
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data;18670417219;19822795617;1959937892;2001518747;3173114499;44966930;number of ReadReq MSHR miss cycles 
system.cpu02.dcache.ReadReq_mshr_miss_latency::total;18670417219;19822795617;1959937892;2001518747;3173114499;44966930;number of ReadReq MSHR miss cycles 
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data;6100881920;4539132699;1568388966;1394052308;3872567190;2940026;number of WriteReq MSHR miss cycles 
system.cpu02.dcache.WriteReq_mshr_miss_latency::total;6100881920;4539132699;1568388966;1394052308;3872567190;2940026;number of WriteReq MSHR miss cycles 
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data;1028214112;924662275;134970251;122564276;167670271;938751;number of LoadLockedReq MSHR miss cycles 
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total;1028214112;924662275;134970251;122564276;167670271;938751;number of LoadLockedReq MSHR miss cycles 
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data;834911412;1172964086;99159234;99941419;120974313;758011;number of StoreCondReq MSHR miss cycles 
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total;834911412;1172964086;99159234;99941419;120974313;758011;number of StoreCondReq MSHR miss cycles 
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::cpu02.data;5570000;4500000;200000;640000;720000;50000;number of StoreCondFailReq MSHR miss cycles 
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::total;5570000;4500000;200000;640000;720000;50000;number of StoreCondFailReq MSHR miss cycles 
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data;24771299139;24361928316;3528326858;3395571055;7045681689;47906956;number of demand (read+write) MSHR miss cycles 
system.cpu02.dcache.demand_mshr_miss_latency::total;24771299139;24361928316;3528326858;3395571055;7045681689;47906956;number of demand (read+write) MSHR miss cycles 
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data;24771299139;24361928316;3528326858;3395571055;7045681689;47906956;number of overall MSHR miss cycles 
system.cpu02.dcache.overall_mshr_miss_latency::total;24771299139;24361928316;3528326858;3395571055;7045681689;47906956;number of overall MSHR miss cycles 
system.cpu02.dcache.ReadReq_mshr_uncacheable_latency::cpu02.data;340854000;28000000;27030000;24860000;29340000;;number of ReadReq MSHR uncacheable cycles 
system.cpu02.dcache.ReadReq_mshr_uncacheable_latency::total;340854000;28000000;27030000;24860000;29340000;;number of ReadReq MSHR uncacheable cycles 
system.cpu02.dcache.WriteReq_mshr_uncacheable_latency::cpu02.data;2851082000;2727630000;353495000;394002000;417313000;10657000;number of WriteReq MSHR uncacheable cycles 
system.cpu02.dcache.WriteReq_mshr_uncacheable_latency::total;2851082000;2727630000;353495000;394002000;417313000;10657000;number of WriteReq MSHR uncacheable cycles 
system.cpu02.dcache.overall_mshr_uncacheable_latency::cpu02.data;3191936000;2755630000;380525000;418862000;446653000;10657000;number of overall MSHR uncacheable cycles 
system.cpu02.dcache.overall_mshr_uncacheable_latency::total;3191936000;2755630000;380525000;418862000;446653000;10657000;number of overall MSHR uncacheable cycles 
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data;0.045303;0.051182;0.036099;0.034851;0.035807;0.053912;mshr miss rate for ReadReq accesses 
system.cpu02.dcache.ReadReq_mshr_miss_rate::total;0.045303;0.051182;0.036099;0.034851;0.035807;0.053912;mshr miss rate for ReadReq accesses 
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data;0.033162;0.030876;0.054392;0.039418;0.068429;0.008353;mshr miss rate for WriteReq accesses 
system.cpu02.dcache.WriteReq_mshr_miss_rate::total;0.033162;0.030876;0.054392;0.039418;0.068429;0.008353;mshr miss rate for WriteReq accesses 
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data;0.210415;0.320324;0.269709;0.295328;0.232278;0.122302;mshr miss rate for LoadLockedReq accesses 
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total;0.210415;0.320324;0.269709;0.295328;0.232278;0.122302;mshr miss rate for LoadLockedReq accesses 
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data;0.255345;0.488648;0.265175;0.318738;0.225722;0.225225;mshr miss rate for StoreCondReq accesses 
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total;0.255345;0.488648;0.265175;0.318738;0.225722;0.225225;mshr miss rate for StoreCondReq accesses 
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data;0.041394;0.045221;0.042409;0.036481;0.048014;0.040728;mshr miss rate for demand accesses 
system.cpu02.dcache.demand_mshr_miss_rate::total;0.041394;0.045221;0.042409;0.036481;0.048014;0.040728;mshr miss rate for demand accesses 
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data;0.041394;0.045221;0.042409;0.036481;0.048014;0.040728;mshr miss rate for overall accesses 
system.cpu02.dcache.overall_mshr_miss_rate::total;0.041394;0.045221;0.042409;0.036481;0.048014;0.040728;mshr miss rate for overall accesses 
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data;54955.986798;48113.231256;65216.048048;57967.989661;67952.597631;48092.973262;average ReadReq mshr miss latency 
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total;54955.986798;48113.231256;65216.048048;57967.989661;67952.597631;48092.973262;average ReadReq mshr miss latency 
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data;51661.235287;43951.051047;65777.091344;64286.479502;72571.627563;49830.949153;average WriteReq mshr miss latency 
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total;51661.235287;43951.051047;65777.091344;64286.479502;72571.627563;49830.949153;average WriteReq mshr miss latency 
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data;51877.604036;41679.615731;48585.403528;47176.395689;49155.752272;55220.647059;average LoadLockedReq mshr miss latency 
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total;51877.604036;41679.615731;48585.403528;47176.395689;49155.752272;55220.647059;average LoadLockedReq mshr miss latency 
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data;36105.838609;36332.675195;38211.650867;36905.989291;38102.145827;30320.440000;average StoreCondReq mshr miss latency 
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total;36105.838609;36332.675195;38211.650867;36905.989291;38102.145827;30320.440000;average StoreCondReq mshr miss latency 
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu02.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data;54106.125311;47279.010084;65464.253261;60405.441001;70415.975624;48196.132797;average overall mshr miss latency 
system.cpu02.dcache.demand_avg_mshr_miss_latency::total;54106.125311;47279.010084;65464.253261;60405.441001;70415.975624;48196.132797;average overall mshr miss latency 
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data;54106.125311;47279.010084;65464.253261;60405.441001;70415.975624;48196.132797;average overall mshr miss latency 
system.cpu02.dcache.overall_avg_mshr_miss_latency::total;54106.125311;47279.010084;65464.253261;60405.441001;70415.975624;48196.132797;average overall mshr miss latency 
system.cpu02.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu02.data;inf;inf;inf;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu02.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu02.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu02.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu02.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu02.dcache.overall_avg_mshr_uncacheable_latency::cpu02.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu02.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu02.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu03.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu03.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu03.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu03.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu03.dtb.read_hits;3100719;13096461;361508;507999;619577;11868;DTB read hits 
system.cpu03.dtb.read_misses;2052;1136;584;572;1738;0;DTB read misses 
system.cpu03.dtb.read_acv;72;0;12;12;12;0;DTB read access violations 
system.cpu03.dtb.read_accesses;13239;298227;17182;92200;352696;0;DTB read accesses 
system.cpu03.dtb.write_hits;1389939;5016685;156328;222630;256254;5591;DTB write hits 
system.cpu03.dtb.write_misses;208;731;45;43;12514;0;DTB write misses 
system.cpu03.dtb.write_acv;47;0;9;9;9;0;DTB write access violations 
system.cpu03.dtb.write_accesses;6175;93787;12409;45548;110500;0;DTB write accesses 
system.cpu03.dtb.data_hits;4490658;18113146;517836;730629;875831;17459;DTB hits 
system.cpu03.dtb.data_misses;2260;1867;629;615;14252;0;DTB misses 
system.cpu03.dtb.data_acv;119;0;21;21;21;0;DTB access violations 
system.cpu03.dtb.data_accesses;19414;392014;29591;137748;463196;0;DTB accesses 
system.cpu03.itb.fetch_hits;1264386;3799882;203736;628320;2845019;5379;ITB hits 
system.cpu03.itb.fetch_misses;795;189;244;321;168;0;ITB misses 
system.cpu03.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu03.itb.fetch_accesses;1265181;3800071;203980;628641;2845187;5379;ITB accesses 
system.cpu03.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu03.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu03.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu03.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu03.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu03.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu03.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu03.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu03.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu03.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu03.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu03.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu03.numCycles;540921549;484179702;17187303;29980943;29394513;2343765;number of cpu cycles simulated 
system.cpu03.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu03.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu03.committedInsts;14396542;58816350;1659121;2405327;4020468;55219;Number of instructions committed 
system.cpu03.committedOps;14396542;58816350;1659121;2405327;4020468;55219;Number of ops (including micro ops) committed 
system.cpu03.num_int_alu_accesses;13915596;57257495;1605137;2261614;2386889;53048;Number of integer alu accesses 
system.cpu03.num_fp_alu_accesses;12625;960901;36888;219216;1595278;134;Number of float alu accesses 
system.cpu03.num_func_calls;543307;2069479;53934;69691;41472;2206;number of times a function call or return occured 
system.cpu03.num_conditional_control_insts;1401739;7094823;198321;274706;243419;4723;number of instructions that are conditional controls 
system.cpu03.num_int_insts;13915596;57257495;1605137;2261614;2386889;53048;number of integer instructions 
system.cpu03.num_fp_insts;12625;960901;36888;219216;1595278;134;number of float instructions 
system.cpu03.num_int_register_reads;19009238;80180426;2241082;3336037;4800159;73031;number of times the integer registers were read 
system.cpu03.num_int_register_writes;10966590;43952316;1216482;1652693;1842284;42132;number of times the integer registers were written 
system.cpu03.num_fp_register_reads;6203;787285;29981;209047;2706942;66;number of times the floating registers were read 
system.cpu03.num_fp_register_writes;6342;653953;23591;170681;1576134;68;number of times the floating registers were written 
system.cpu03.num_mem_refs;4503736;18192298;521753;734462;893441;17500;number of memory refs 
system.cpu03.num_load_insts;3106828;13138119;364145;510450;623792;11878;Number of load instructions 
system.cpu03.num_store_insts;1396908;5054179;157608;224012;269649;5622;Number of store instructions 
system.cpu03.num_idle_cycles;501047392.768072;320171887.621948;12521924.648449;23369611.489799;19102607.900417;2193901.114693;Number of idle cycles 
system.cpu03.num_busy_cycles;39874156.231928;164007814.378052;4665378.351551;6611331.510201;10291905.099583;149863.885307;Number of busy cycles 
system.cpu03.not_idle_fraction;0.073715;0.338733;0.271443;0.220518;0.350130;0.063942;Percentage of non-idle cycles 
system.cpu03.idle_fraction;0.926285;0.661267;0.728557;0.779482;0.649870;0.936058;Percentage of idle cycles 
system.cpu03.Branches;2202969;9936799;273362;372157;302864;7948;Number of branches fetched 
system.cpu03.op_class::No_OpClass;68128;165944;12011;16442;44764;337;Class of executed instruction 
system.cpu03.op_class::IntAlu;9302072;39029069;1071318;1509274;1355481;35009;Class of executed instruction 
system.cpu03.op_class::IntMult;51377;184314;4992;6936;3898;194;Class of executed instruction 
system.cpu03.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::FloatAdd;816;184880;5395;44292;803285;4;Class of executed instruction 
system.cpu03.op_class::FloatCmp;0;15575;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::FloatCvt;0;4773;370;2250;5;0;Class of executed instruction 
system.cpu03.op_class::FloatMult;0;47796;3840;37336;753871;0;Class of executed instruction 
system.cpu03.op_class::FloatDiv;40;9873;121;1619;3;0;Class of executed instruction 
system.cpu03.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::MemRead;3156871;13315452;369667;517448;630441;12214;Class of executed instruction 
system.cpu03.op_class::MemWrite;1397335;5067773;157710;224370;269736;5624;Class of executed instruction 
system.cpu03.op_class::IprAccess;422282;792768;34347;45996;173257;1837;Class of executed instruction 
system.cpu03.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::total;14398921;58818217;1659771;2405963;4034741;55219;Class of executed instruction 
system.cpu03.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu03.kern.inst.quiesce;7733;6947;236;369;250;25;number of quiesce instructions executed 
system.cpu03.kern.inst.hwrei;98833;167454;6418;9294;21034;448;number of hwrei instructions executed 
system.cpu03.kern.ipl_count::0;22449;45747;1556;2213;1658;106;number of times we switched to this ipl 
system.cpu03.kern.ipl_count::22;5017;4965;176;307;301;24;number of times we switched to this ipl 
system.cpu03.kern.ipl_count::30;157;3732;120;115;78;1;number of times we switched to this ipl 
system.cpu03.kern.ipl_count::31;57305;81512;2674;4322;3673;267;number of times we switched to this ipl 
system.cpu03.kern.ipl_count::total;84928;135956;4526;6957;5710;398;number of times we switched to this ipl 
system.cpu03.kern.ipl_good::0;22387;45747;1556;2213;1658;106;number of times we switched to this ipl from a different ipl 
system.cpu03.kern.ipl_good::22;5017;4965;176;307;301;24;number of times we switched to this ipl from a different ipl 
system.cpu03.kern.ipl_good::30;157;3732;120;115;78;1;number of times we switched to this ipl from a different ipl 
system.cpu03.kern.ipl_good::31;22231;42034;1438;2098;1610;105;number of times we switched to this ipl from a different ipl 
system.cpu03.kern.ipl_good::total;49792;96478;3290;4733;3647;236;number of times we switched to this ipl from a different ipl 
system.cpu03.kern.ipl_ticks::0;4700183120000;3493005410000;141042940000;260855740000;269583430000;22310880000;number of cycles we spent at this ipl 
system.cpu03.kern.ipl_ticks::22;16557730000;17139120000;592010000;1030230000;1006010000;79130000;number of cycles we spent at this ipl 
system.cpu03.kern.ipl_ticks::30;1370700000;26230450000;1049340000;1009280000;686990000;9840000;number of cycles we spent at this ipl 
system.cpu03.kern.ipl_ticks::31;691103660000;1305422040000;29188740000;36914180000;22668700000;1037800000;number of cycles we spent at this ipl 
system.cpu03.kern.ipl_ticks::total;5409215210000;4841797020000;171873030000;299809430000;293945130000;23437650000;number of cycles we spent at this ipl 
system.cpu03.kern.ipl_used::0;0.997238;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu03.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu03.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu03.kern.ipl_used::31;0.387942;0.515679;0.537771;0.485423;0.438334;0.393258;fraction of swpipl calls that actually changed the ipl 
system.cpu03.kern.ipl_used::total;0.586285;0.709627;0.726911;0.680322;0.638704;0.592965;fraction of swpipl calls that actually changed the ipl 
system.cpu03.kern.syscall::2;1;;;;;;number of syscalls executed 
system.cpu03.kern.syscall::6;8;;1;1;1;;number of syscalls executed 
system.cpu03.kern.syscall::41;2;;;;;;number of syscalls executed 
system.cpu03.kern.syscall::45;2;;;;;;number of syscalls executed 
system.cpu03.kern.syscall::48;5;;1;1;1;;number of syscalls executed 
system.cpu03.kern.syscall::54;3;;;;;;number of syscalls executed 
system.cpu03.kern.syscall::59;4;;1;1;1;;number of syscalls executed 
system.cpu03.kern.syscall::90;1;;;;;;number of syscalls executed 
system.cpu03.kern.syscall::92;1;;;;;;number of syscalls executed 
system.cpu03.kern.syscall::147;1;;;;;;number of syscalls executed 
system.cpu03.kern.syscall::total;28;2;7;5;4;;number of syscalls executed 
system.cpu03.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu03.kern.callpal::wripir;66;4394;21;83;11;;number of callpals executed 
system.cpu03.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu03.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu03.kern.callpal::swpctx;491;7895;303;275;162;2;number of callpals executed 
system.cpu03.kern.callpal::tbi;27;21;5;5;6;;number of callpals executed 
system.cpu03.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu03.kern.callpal::swpipl;74111;112083;3667;5776;4800;348;number of callpals executed 
system.cpu03.kern.callpal::rdps;10050;10133;356;624;607;48;number of callpals executed 
system.cpu03.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu03.kern.callpal::rdusp;1;;;;;;number of callpals executed 
system.cpu03.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu03.kern.callpal::rti;5643;15189;563;759;535;25;number of callpals executed 
system.cpu03.kern.callpal::callsys;68;6438;207;279;64;;number of callpals executed 
system.cpu03.kern.callpal::imb;12;;2;2;2;;number of callpals executed 
system.cpu03.kern.callpal::rdunique;1;561;104;112;31;;number of callpals executed 
system.cpu03.kern.callpal::total;90484;156714;5228;7915;6218;423;number of callpals executed 
system.cpu03.kern.mode_switch::kernel;6075;23084;866;1034;697;27;number of protection mode switches 
system.cpu03.kern.mode_switch::user;414;6560;273;354;252;0;number of protection mode switches 
system.cpu03.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu03.kern.mode_switch_good::kernel;0.068148;0.284180;0.315242;0.342360;0.361549;0;fraction of useful protection mode switches 
system.cpu03.kern.mode_switch_good::user;1;1;1;1;1;nan;fraction of useful protection mode switches 
system.cpu03.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu03.kern.mode_switch_good::total;0.127601;0.442585;0.479368;0.510086;0.531085;0;fraction of useful protection mode switches 
system.cpu03.kern.mode_ticks::kernel;5320244130000;4820158310000;217930690000;286821780000;227149910000;0;number of ticks spent at the given mode 
system.cpu03.kern.mode_ticks::user;2764150000;43573030000;3329750000;13347940000;65920750000;0;number of ticks spent at the given mode 
system.cpu03.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu03.kern.swap_context;492;7895;303;275;162;2;number of times the context was actually changed 
system.cpu03.icache.tags.replacements;71719;509240;14489;16818;10750;291;number of replacements 
system.cpu03.icache.tags.tagsinuse;452.067375;511.994558;512;512;512;512;Cycle average of tags in use 
system.cpu03.icache.tags.total_refs;14143976;51309519;8625827;2464669;4016126;188891;Total number of references to valid blocks. 
system.cpu03.icache.tags.sampled_refs;71719;509240;14489;16818;10750;803;Sample count of references to valid blocks. 
system.cpu03.icache.tags.avg_refs;197.213793;100.757048;595.336255;146.549471;373.593116;235.231631;Average number of references to valid blocks. 
system.cpu03.icache.tags.warmup_cycle;5087061762500;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu03.icache.tags.occ_blocks::cpu03.inst;452.067375;511.994558;512;512;512;512;Average occupied blocks per requestor 
system.cpu03.icache.tags.occ_percent::cpu03.inst;0.882944;0.999989;1;1;1;1;Average percentage of cache occupancy 
system.cpu03.icache.tags.occ_percent::total;0.882944;0.999989;1;1;1;1;Average percentage of cache occupancy 
system.cpu03.icache.tags.occ_task_id_blocks::1024;511;512;512;512;512;512;Occupied blocks per task id 
system.cpu03.icache.tags.age_task_id_blocks_1024::2;2;2;2;2;2;2;Occupied blocks per task id 
system.cpu03.icache.tags.age_task_id_blocks_1024::4;509;510;479;495;510;353;Occupied blocks per task id 
system.cpu03.icache.tags.occ_task_id_percent::1024;0.998047;1;1;1;1;1;Percentage of cache occupancy per task id 
system.cpu03.icache.tags.tag_accesses;28870077;118145675;3334031;4828744;8080232;110729;Number of tag accesses 
system.cpu03.icache.tags.data_accesses;28870077;118145675;3334031;4828744;8080232;110729;Number of data accesses 
system.cpu03.icache.ReadReq_hits::cpu03.inst;14326686;58308976;1645282;2389145;4023991;54928;number of ReadReq hits 
system.cpu03.icache.ReadReq_hits::total;14326686;58308976;1645282;2389145;4023991;54928;number of ReadReq hits 
system.cpu03.icache.demand_hits::cpu03.inst;14326686;58308976;1645282;2389145;4023991;54928;number of demand (read+write) hits 
system.cpu03.icache.demand_hits::total;14326686;58308976;1645282;2389145;4023991;54928;number of demand (read+write) hits 
system.cpu03.icache.overall_hits::cpu03.inst;14326686;58308976;1645282;2389145;4023991;54928;number of overall hits 
system.cpu03.icache.overall_hits::total;14326686;58308976;1645282;2389145;4023991;54928;number of overall hits 
system.cpu03.icache.ReadReq_misses::cpu03.inst;72235;509241;14489;16818;10750;291;number of ReadReq misses 
system.cpu03.icache.ReadReq_misses::total;72235;509241;14489;16818;10750;291;number of ReadReq misses 
system.cpu03.icache.demand_misses::cpu03.inst;72235;509241;14489;16818;10750;291;number of demand (read+write) misses 
system.cpu03.icache.demand_misses::total;72235;509241;14489;16818;10750;291;number of demand (read+write) misses 
system.cpu03.icache.overall_misses::cpu03.inst;72235;509241;14489;16818;10750;291;number of overall misses 
system.cpu03.icache.overall_misses::total;72235;509241;14489;16818;10750;291;number of overall misses 
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst;7255042249;49557858997;1422479250;1644747500;1088476250;27916000;number of ReadReq miss cycles 
system.cpu03.icache.ReadReq_miss_latency::total;7255042249;49557858997;1422479250;1644747500;1088476250;27916000;number of ReadReq miss cycles 
system.cpu03.icache.demand_miss_latency::cpu03.inst;7255042249;49557858997;1422479250;1644747500;1088476250;27916000;number of demand (read+write) miss cycles 
system.cpu03.icache.demand_miss_latency::total;7255042249;49557858997;1422479250;1644747500;1088476250;27916000;number of demand (read+write) miss cycles 
system.cpu03.icache.overall_miss_latency::cpu03.inst;7255042249;49557858997;1422479250;1644747500;1088476250;27916000;number of overall miss cycles 
system.cpu03.icache.overall_miss_latency::total;7255042249;49557858997;1422479250;1644747500;1088476250;27916000;number of overall miss cycles 
system.cpu03.icache.ReadReq_accesses::cpu03.inst;14398921;58818217;1659771;2405963;4034741;55219;number of ReadReq accesses(hits+misses) 
system.cpu03.icache.ReadReq_accesses::total;14398921;58818217;1659771;2405963;4034741;55219;number of ReadReq accesses(hits+misses) 
system.cpu03.icache.demand_accesses::cpu03.inst;14398921;58818217;1659771;2405963;4034741;55219;number of demand (read+write) accesses 
system.cpu03.icache.demand_accesses::total;14398921;58818217;1659771;2405963;4034741;55219;number of demand (read+write) accesses 
system.cpu03.icache.overall_accesses::cpu03.inst;14398921;58818217;1659771;2405963;4034741;55219;number of overall (read+write) accesses 
system.cpu03.icache.overall_accesses::total;14398921;58818217;1659771;2405963;4034741;55219;number of overall (read+write) accesses 
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst;0.005017;0.008658;0.008730;0.006990;0.002664;0.005270;miss rate for ReadReq accesses 
system.cpu03.icache.ReadReq_miss_rate::total;0.005017;0.008658;0.008730;0.006990;0.002664;0.005270;miss rate for ReadReq accesses 
system.cpu03.icache.demand_miss_rate::cpu03.inst;0.005017;0.008658;0.008730;0.006990;0.002664;0.005270;miss rate for demand accesses 
system.cpu03.icache.demand_miss_rate::total;0.005017;0.008658;0.008730;0.006990;0.002664;0.005270;miss rate for demand accesses 
system.cpu03.icache.overall_miss_rate::cpu03.inst;0.005017;0.008658;0.008730;0.006990;0.002664;0.005270;miss rate for overall accesses 
system.cpu03.icache.overall_miss_rate::total;0.005017;0.008658;0.008730;0.006990;0.002664;0.005270;miss rate for overall accesses 
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst;100436.661577;97317.103291;98176.495962;97796.854561;101253.604651;95931.271478;average ReadReq miss latency 
system.cpu03.icache.ReadReq_avg_miss_latency::total;100436.661577;97317.103291;98176.495962;97796.854561;101253.604651;95931.271478;average ReadReq miss latency 
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst;100436.661577;97317.103291;98176.495962;97796.854561;101253.604651;95931.271478;average overall miss latency 
system.cpu03.icache.demand_avg_miss_latency::total;100436.661577;97317.103291;98176.495962;97796.854561;101253.604651;95931.271478;average overall miss latency 
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst;100436.661577;97317.103291;98176.495962;97796.854561;101253.604651;95931.271478;average overall miss latency 
system.cpu03.icache.overall_avg_miss_latency::total;100436.661577;97317.103291;98176.495962;97796.854561;101253.604651;95931.271478;average overall miss latency 
system.cpu03.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu03.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu03.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu03.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu03.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu03.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu03.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu03.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst;72235;509241;14489;16818;10750;291;number of ReadReq MSHR misses 
system.cpu03.icache.ReadReq_mshr_misses::total;72235;509241;14489;16818;10750;291;number of ReadReq MSHR misses 
system.cpu03.icache.demand_mshr_misses::cpu03.inst;72235;509241;14489;16818;10750;291;number of demand (read+write) MSHR misses 
system.cpu03.icache.demand_mshr_misses::total;72235;509241;14489;16818;10750;291;number of demand (read+write) MSHR misses 
system.cpu03.icache.overall_mshr_misses::cpu03.inst;72235;509241;14489;16818;10750;291;number of overall MSHR misses 
system.cpu03.icache.overall_mshr_misses::total;72235;509241;14489;16818;10750;291;number of overall MSHR misses 
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst;5382919751;36450122003;1048470750;1210695500;810464750;20599000;number of ReadReq MSHR miss cycles 
system.cpu03.icache.ReadReq_mshr_miss_latency::total;5382919751;36450122003;1048470750;1210695500;810464750;20599000;number of ReadReq MSHR miss cycles 
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst;5382919751;36450122003;1048470750;1210695500;810464750;20599000;number of demand (read+write) MSHR miss cycles 
system.cpu03.icache.demand_mshr_miss_latency::total;5382919751;36450122003;1048470750;1210695500;810464750;20599000;number of demand (read+write) MSHR miss cycles 
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst;5382919751;36450122003;1048470750;1210695500;810464750;20599000;number of overall MSHR miss cycles 
system.cpu03.icache.overall_mshr_miss_latency::total;5382919751;36450122003;1048470750;1210695500;810464750;20599000;number of overall MSHR miss cycles 
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst;0.005017;0.008658;0.008730;0.006990;0.002664;0.005270;mshr miss rate for ReadReq accesses 
system.cpu03.icache.ReadReq_mshr_miss_rate::total;0.005017;0.008658;0.008730;0.006990;0.002664;0.005270;mshr miss rate for ReadReq accesses 
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst;0.005017;0.008658;0.008730;0.006990;0.002664;0.005270;mshr miss rate for demand accesses 
system.cpu03.icache.demand_mshr_miss_rate::total;0.005017;0.008658;0.008730;0.006990;0.002664;0.005270;mshr miss rate for demand accesses 
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst;0.005017;0.008658;0.008730;0.006990;0.002664;0.005270;mshr miss rate for overall accesses 
system.cpu03.icache.overall_mshr_miss_rate::total;0.005017;0.008658;0.008730;0.006990;0.002664;0.005270;mshr miss rate for overall accesses 
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst;74519.550786;71577.351397;72363.223825;71988.078249;75392.069767;70786.941581;average ReadReq mshr miss latency 
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total;74519.550786;71577.351397;72363.223825;71988.078249;75392.069767;70786.941581;average ReadReq mshr miss latency 
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst;74519.550786;71577.351397;72363.223825;71988.078249;75392.069767;70786.941581;average overall mshr miss latency 
system.cpu03.icache.demand_avg_mshr_miss_latency::total;74519.550786;71577.351397;72363.223825;71988.078249;75392.069767;70786.941581;average overall mshr miss latency 
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst;74519.550786;71577.351397;72363.223825;71988.078249;75392.069767;70786.941581;average overall mshr miss latency 
system.cpu03.icache.overall_avg_mshr_miss_latency::total;74519.550786;71577.351397;72363.223825;71988.078249;75392.069767;70786.941581;average overall mshr miss latency 
system.cpu03.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu03.dcache.tags.replacements;98022;510762;18976;17678;30508;264;number of replacements 
system.cpu03.dcache.tags.tagsinuse;764.971113;874.520629;838.788019;865.992209;912.441121;803.423487;Cycle average of tags in use 
system.cpu03.dcache.tags.total_refs;4223853;14337792;3420230;753482;972709;49093;Total number of references to valid blocks. 
system.cpu03.dcache.tags.sampled_refs;98022;510762;18976;17678;30508;1065;Sample count of references to valid blocks. 
system.cpu03.dcache.tags.avg_refs;43.090867;28.071376;180.239777;42.622582;31.883735;46.096714;Average number of references to valid blocks. 
system.cpu03.dcache.tags.warmup_cycle;5111732278750;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu03.dcache.tags.occ_blocks::cpu03.data;764.971113;874.520629;838.788019;865.992209;912.441121;803.423487;Average occupied blocks per requestor 
system.cpu03.dcache.tags.occ_percent::cpu03.data;0.747042;0.854024;0.819129;0.845696;0.891056;0.784593;Average percentage of cache occupancy 
system.cpu03.dcache.tags.occ_percent::total;0.747042;0.854024;0.819129;0.845696;0.891056;0.784593;Average percentage of cache occupancy 
system.cpu03.dcache.tags.occ_task_id_blocks::1024;612;752;902;769;809;801;Occupied blocks per task id 
system.cpu03.dcache.tags.age_task_id_blocks_1024::3;3;4;16;5;4;63;Occupied blocks per task id 
system.cpu03.dcache.tags.age_task_id_blocks_1024::4;609;748;886;763;805;738;Occupied blocks per task id 
system.cpu03.dcache.tags.occ_task_id_percent::1024;0.597656;0.734375;0.880859;0.750977;0.790039;0.782227;Percentage of cache occupancy per task id 
system.cpu03.dcache.tags.tag_accesses;9124400;37094463;1064905;1489865;1792711;35360;Number of tag accesses 
system.cpu03.dcache.tags.data_accesses;9124400;37094463;1064905;1489865;1792711;35360;Number of data accesses 
system.cpu03.dcache.ReadReq_hits::cpu03.data;2921811;12341927;339822;484459;598279;11281;number of ReadReq hits 
system.cpu03.dcache.ReadReq_hits::total;2921811;12341927;339822;484459;598279;11281;number of ReadReq hits 
system.cpu03.dcache.WriteReq_hits::cpu03.data;1330882;4761400;147292;213302;235517;5356;number of WriteReq hits 
system.cpu03.dcache.WriteReq_hits::total;1330882;4761400;147292;213302;235517;5356;number of WriteReq hits 
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data;33224;69942;2609;2974;2681;137;number of LoadLockedReq hits 
system.cpu03.dcache.LoadLockedReq_hits::total;33224;69942;2609;2974;2681;137;number of LoadLockedReq hits 
system.cpu03.dcache.StoreCondReq_hits::cpu03.data;18667;47704;2051;2352;2022;105;number of StoreCondReq hits 
system.cpu03.dcache.StoreCondReq_hits::total;18667;47704;2051;2352;2022;105;number of StoreCondReq hits 
system.cpu03.dcache.demand_hits::cpu03.data;4252693;17103327;487114;697761;833796;16637;number of demand (read+write) hits 
system.cpu03.dcache.demand_hits::total;4252693;17103327;487114;697761;833796;16637;number of demand (read+write) hits 
system.cpu03.dcache.overall_hits::cpu03.data;4252693;17103327;487114;697761;833796;16637;number of overall hits 
system.cpu03.dcache.overall_hits::total;4252693;17103327;487114;697761;833796;16637;number of overall hits 
system.cpu03.dcache.ReadReq_misses::cpu03.data;145643;686603;20198;21408;20419;446;number of ReadReq misses 
system.cpu03.dcache.ReadReq_misses::total;145643;686603;20198;21408;20419;446;number of ReadReq misses 
system.cpu03.dcache.WriteReq_misses::cpu03.data;20622;160851;5998;5506;17410;66;number of WriteReq misses 
system.cpu03.dcache.WriteReq_misses::total;20622;160851;5998;5506;17410;66;number of WriteReq misses 
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data;3948;38503;916;1021;659;14;number of LoadLockedReq misses 
system.cpu03.dcache.LoadLockedReq_misses::total;3948;38503;916;1021;659;14;number of LoadLockedReq misses 
system.cpu03.dcache.StoreCondReq_misses::cpu03.data;6723;54787;1205;1414;949;29;number of StoreCondReq misses 
system.cpu03.dcache.StoreCondReq_misses::total;6723;54787;1205;1414;949;29;number of StoreCondReq misses 
system.cpu03.dcache.demand_misses::cpu03.data;166265;847454;26196;26914;37829;512;number of demand (read+write) misses 
system.cpu03.dcache.demand_misses::total;166265;847454;26196;26914;37829;512;number of demand (read+write) misses 
system.cpu03.dcache.overall_misses::cpu03.data;166265;847454;26196;26914;37829;512;number of overall misses 
system.cpu03.dcache.overall_misses::total;166265;847454;26196;26914;37829;512;number of overall misses 
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data;12209967787;48888787775;1555273215;1609956552;1921960927;32159914;number of ReadReq miss cycles 
system.cpu03.dcache.ReadReq_miss_latency::total;12209967787;48888787775;1555273215;1609956552;1921960927;32159914;number of ReadReq miss cycles 
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data;1521867191;10333205314;464143089;386016088;1781147134;4687966;number of WriteReq miss cycles 
system.cpu03.dcache.WriteReq_miss_latency::total;1521867191;10333205314;464143089;386016088;1781147134;4687966;number of WriteReq miss cycles 
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data;320513882;2428721988;59669992;69183747;45244242;970249;number of LoadLockedReq miss cycles 
system.cpu03.dcache.LoadLockedReq_miss_latency::total;320513882;2428721988;59669992;69183747;45244242;970249;number of LoadLockedReq miss cycles 
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data;355014117;3335459716;72323800;84493707;54474755;1538985;number of StoreCondReq miss cycles 
system.cpu03.dcache.StoreCondReq_miss_latency::total;355014117;3335459716;72323800;84493707;54474755;1538985;number of StoreCondReq miss cycles 
system.cpu03.dcache.StoreCondFailReq_miss_latency::cpu03.data;43600999;6080000;936000;936000;2684000;144000;number of StoreCondFailReq miss cycles 
system.cpu03.dcache.StoreCondFailReq_miss_latency::total;43600999;6080000;936000;936000;2684000;144000;number of StoreCondFailReq miss cycles 
system.cpu03.dcache.demand_miss_latency::cpu03.data;13731834978;59221993089;2019416304;1995972640;3703108061;36847880;number of demand (read+write) miss cycles 
system.cpu03.dcache.demand_miss_latency::total;13731834978;59221993089;2019416304;1995972640;3703108061;36847880;number of demand (read+write) miss cycles 
system.cpu03.dcache.overall_miss_latency::cpu03.data;13731834978;59221993089;2019416304;1995972640;3703108061;36847880;number of overall miss cycles 
system.cpu03.dcache.overall_miss_latency::total;13731834978;59221993089;2019416304;1995972640;3703108061;36847880;number of overall miss cycles 
system.cpu03.dcache.ReadReq_accesses::cpu03.data;3067454;13028530;360020;505867;618698;11727;number of ReadReq accesses(hits+misses) 
system.cpu03.dcache.ReadReq_accesses::total;3067454;13028530;360020;505867;618698;11727;number of ReadReq accesses(hits+misses) 
system.cpu03.dcache.WriteReq_accesses::cpu03.data;1351504;4922251;153290;218808;252927;5422;number of WriteReq accesses(hits+misses) 
system.cpu03.dcache.WriteReq_accesses::total;1351504;4922251;153290;218808;252927;5422;number of WriteReq accesses(hits+misses) 
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data;37172;108445;3525;3995;3340;151;number of LoadLockedReq accesses(hits+misses) 
system.cpu03.dcache.LoadLockedReq_accesses::total;37172;108445;3525;3995;3340;151;number of LoadLockedReq accesses(hits+misses) 
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data;25390;102491;3256;3766;2971;134;number of StoreCondReq accesses(hits+misses) 
system.cpu03.dcache.StoreCondReq_accesses::total;25390;102491;3256;3766;2971;134;number of StoreCondReq accesses(hits+misses) 
system.cpu03.dcache.demand_accesses::cpu03.data;4418958;17950781;513310;724675;871625;17149;number of demand (read+write) accesses 
system.cpu03.dcache.demand_accesses::total;4418958;17950781;513310;724675;871625;17149;number of demand (read+write) accesses 
system.cpu03.dcache.overall_accesses::cpu03.data;4418958;17950781;513310;724675;871625;17149;number of overall (read+write) accesses 
system.cpu03.dcache.overall_accesses::total;4418958;17950781;513310;724675;871625;17149;number of overall (read+write) accesses 
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data;0.047480;0.052700;0.056102;0.042319;0.033003;0.038032;miss rate for ReadReq accesses 
system.cpu03.dcache.ReadReq_miss_rate::total;0.047480;0.052700;0.056102;0.042319;0.033003;0.038032;miss rate for ReadReq accesses 
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data;0.015259;0.032678;0.039128;0.025164;0.068834;0.012173;miss rate for WriteReq accesses 
system.cpu03.dcache.WriteReq_miss_rate::total;0.015259;0.032678;0.039128;0.025164;0.068834;0.012173;miss rate for WriteReq accesses 
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data;0.106209;0.355046;0.259858;0.255569;0.197305;0.092715;miss rate for LoadLockedReq accesses 
system.cpu03.dcache.LoadLockedReq_miss_rate::total;0.106209;0.355046;0.259858;0.255569;0.197305;0.092715;miss rate for LoadLockedReq accesses 
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data;0.264789;0.534554;0.370086;0.375465;0.319421;0.216418;miss rate for StoreCondReq accesses 
system.cpu03.dcache.StoreCondReq_miss_rate::total;0.264789;0.534554;0.370086;0.375465;0.319421;0.216418;miss rate for StoreCondReq accesses 
system.cpu03.dcache.demand_miss_rate::cpu03.data;0.037625;0.047210;0.051033;0.037139;0.043401;0.029856;miss rate for demand accesses 
system.cpu03.dcache.demand_miss_rate::total;0.037625;0.047210;0.051033;0.037139;0.043401;0.029856;miss rate for demand accesses 
system.cpu03.dcache.overall_miss_rate::cpu03.data;0.037625;0.047210;0.051033;0.037139;0.043401;0.029856;miss rate for overall accesses 
system.cpu03.dcache.overall_miss_rate::total;0.037625;0.047210;0.051033;0.037139;0.043401;0.029856;miss rate for overall accesses 
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data;83834.909930;71203.865662;77001.347411;75203.501121;94126.104462;72107.430493;average ReadReq miss latency 
system.cpu03.dcache.ReadReq_avg_miss_latency::total;83834.909930;71203.865662;77001.347411;75203.501121;94126.104462;72107.430493;average ReadReq miss latency 
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data;73798.234458;64240.852180;77382.975825;70108.261533;102305.981275;71029.787879;average WriteReq miss latency 
system.cpu03.dcache.WriteReq_avg_miss_latency::total;73798.234458;64240.852180;77382.975825;70108.261533;102305.981275;71029.787879;average WriteReq miss latency 
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data;81183.860689;63078.772771;65141.912664;67760.770813;68655.905918;69303.500000;average LoadLockedReq miss latency 
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total;81183.860689;63078.772771;65141.912664;67760.770813;68655.905918;69303.500000;average LoadLockedReq miss latency 
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data;52805.907631;60880.495665;60019.751037;59755.096888;57402.270811;53068.448276;average StoreCondReq miss latency 
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total;52805.907631;60880.495665;60019.751037;59755.096888;57402.270811;53068.448276;average StoreCondReq miss latency 
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::cpu03.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data;82590.051893;69882.250941;77088.727439;74161.129524;97890.720373;71968.515625;average overall miss latency 
system.cpu03.dcache.demand_avg_miss_latency::total;82590.051893;69882.250941;77088.727439;74161.129524;97890.720373;71968.515625;average overall miss latency 
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data;82590.051893;69882.250941;77088.727439;74161.129524;97890.720373;71968.515625;average overall miss latency 
system.cpu03.dcache.overall_avg_miss_latency::total;82590.051893;69882.250941;77088.727439;74161.129524;97890.720373;71968.515625;average overall miss latency 
system.cpu03.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu03.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu03.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu03.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu03.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu03.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu03.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu03.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu03.dcache.writebacks::writebacks;15608;79929;5691;3979;16310;33;number of writebacks 
system.cpu03.dcache.writebacks::total;15608;79929;5691;3979;16310;33;number of writebacks 
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data;145643;686603;20198;21408;20419;446;number of ReadReq MSHR misses 
system.cpu03.dcache.ReadReq_mshr_misses::total;145643;686603;20198;21408;20419;446;number of ReadReq MSHR misses 
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data;20622;160851;5998;5506;17410;66;number of WriteReq MSHR misses 
system.cpu03.dcache.WriteReq_mshr_misses::total;20622;160851;5998;5506;17410;66;number of WriteReq MSHR misses 
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data;3948;38503;916;1021;659;14;number of LoadLockedReq MSHR misses 
system.cpu03.dcache.LoadLockedReq_mshr_misses::total;3948;38503;916;1021;659;14;number of LoadLockedReq MSHR misses 
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data;6722;54767;1205;1414;947;29;number of StoreCondReq MSHR misses 
system.cpu03.dcache.StoreCondReq_mshr_misses::total;6722;54767;1205;1414;947;29;number of StoreCondReq MSHR misses 
system.cpu03.dcache.demand_mshr_misses::cpu03.data;166265;847454;26196;26914;37829;512;number of demand (read+write) MSHR misses 
system.cpu03.dcache.demand_mshr_misses::total;166265;847454;26196;26914;37829;512;number of demand (read+write) MSHR misses 
system.cpu03.dcache.overall_mshr_misses::cpu03.data;166265;847454;26196;26914;37829;512;number of overall MSHR misses 
system.cpu03.dcache.overall_mshr_misses::total;166265;847454;26196;26914;37829;512;number of overall MSHR misses 
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data;8522486213;32953570225;1072720785;1100867448;1403002073;21532086;number of ReadReq MSHR miss cycles 
system.cpu03.dcache.ReadReq_mshr_miss_latency::total;8522486213;32953570225;1072720785;1100867448;1403002073;21532086;number of ReadReq MSHR miss cycles 
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data;970518809;6182438686;311983911;246674912;1322553866;2727034;number of WriteReq MSHR miss cycles 
system.cpu03.dcache.WriteReq_mshr_miss_latency::total;970518809;6182438686;311983911;246674912;1322553866;2727034;number of WriteReq MSHR miss cycles 
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data;222554118;1576991012;39170008;46060253;30267758;638751;number of LoadLockedReq MSHR miss cycles 
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total;222554118;1576991012;39170008;46060253;30267758;638751;number of LoadLockedReq MSHR miss cycles 
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data;189189883;2053268284;43914200;50498293;31771245;780015;number of StoreCondReq MSHR miss cycles 
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total;189189883;2053268284;43914200;50498293;31771245;780015;number of StoreCondReq MSHR miss cycles 
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::cpu03.data;30720001;4210000;650000;650000;1870000;100000;number of StoreCondFailReq MSHR miss cycles 
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::total;30720001;4210000;650000;650000;1870000;100000;number of StoreCondFailReq MSHR miss cycles 
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data;9493005022;39136008911;1384704696;1347542360;2725555939;24259120;number of demand (read+write) MSHR miss cycles 
system.cpu03.dcache.demand_mshr_miss_latency::total;9493005022;39136008911;1384704696;1347542360;2725555939;24259120;number of demand (read+write) MSHR miss cycles 
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data;9493005022;39136008911;1384704696;1347542360;2725555939;24259120;number of overall MSHR miss cycles 
system.cpu03.dcache.overall_mshr_miss_latency::total;9493005022;39136008911;1384704696;1347542360;2725555939;24259120;number of overall MSHR miss cycles 
system.cpu03.dcache.ReadReq_mshr_uncacheable_latency::cpu03.data;16588000;1200000;600000;600000;600000;;number of ReadReq MSHR uncacheable cycles 
system.cpu03.dcache.ReadReq_mshr_uncacheable_latency::total;16588000;1200000;600000;600000;600000;;number of ReadReq MSHR uncacheable cycles 
system.cpu03.dcache.WriteReq_mshr_uncacheable_latency::cpu03.data;2294311000;3191719000;98702000;162116000;127657000;10611000;number of WriteReq MSHR uncacheable cycles 
system.cpu03.dcache.WriteReq_mshr_uncacheable_latency::total;2294311000;3191719000;98702000;162116000;127657000;10611000;number of WriteReq MSHR uncacheable cycles 
system.cpu03.dcache.overall_mshr_uncacheable_latency::cpu03.data;2310899000;3192919000;99302000;162716000;128257000;10611000;number of overall MSHR uncacheable cycles 
system.cpu03.dcache.overall_mshr_uncacheable_latency::total;2310899000;3192919000;99302000;162716000;128257000;10611000;number of overall MSHR uncacheable cycles 
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data;0.047480;0.052700;0.056102;0.042319;0.033003;0.038032;mshr miss rate for ReadReq accesses 
system.cpu03.dcache.ReadReq_mshr_miss_rate::total;0.047480;0.052700;0.056102;0.042319;0.033003;0.038032;mshr miss rate for ReadReq accesses 
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data;0.015259;0.032678;0.039128;0.025164;0.068834;0.012173;mshr miss rate for WriteReq accesses 
system.cpu03.dcache.WriteReq_mshr_miss_rate::total;0.015259;0.032678;0.039128;0.025164;0.068834;0.012173;mshr miss rate for WriteReq accesses 
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data;0.106209;0.355046;0.259858;0.255569;0.197305;0.092715;mshr miss rate for LoadLockedReq accesses 
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total;0.106209;0.355046;0.259858;0.255569;0.197305;0.092715;mshr miss rate for LoadLockedReq accesses 
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data;0.264750;0.534359;0.370086;0.375465;0.318748;0.216418;mshr miss rate for StoreCondReq accesses 
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total;0.264750;0.534359;0.370086;0.375465;0.318748;0.216418;mshr miss rate for StoreCondReq accesses 
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data;0.037625;0.047210;0.051033;0.037139;0.043401;0.029856;mshr miss rate for demand accesses 
system.cpu03.dcache.demand_mshr_miss_rate::total;0.037625;0.047210;0.051033;0.037139;0.043401;0.029856;mshr miss rate for demand accesses 
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data;0.037625;0.047210;0.051033;0.037139;0.043401;0.029856;mshr miss rate for overall accesses 
system.cpu03.dcache.overall_mshr_miss_rate::total;0.037625;0.047210;0.051033;0.037139;0.043401;0.029856;mshr miss rate for overall accesses 
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data;58516.277562;47995.086280;53110.247797;51423.180493;68710.616240;48278.219731;average ReadReq mshr miss latency 
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total;58516.277562;47995.086280;53110.247797;51423.180493;68710.616240;48278.219731;average ReadReq mshr miss latency 
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data;47062.302832;38435.811316;52014.656719;44801.110062;75965.184721;41318.696970;average WriteReq mshr miss latency 
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total;47062.302832;38435.811316;52014.656719;44801.110062;75965.184721;41318.696970;average WriteReq mshr miss latency 
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data;56371.357143;40957.614004;42762.017467;45112.882468;45929.830046;45625.071429;average LoadLockedReq mshr miss latency 
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total;56371.357143;40957.614004;42762.017467;45112.882468;45929.830046;45625.071429;average LoadLockedReq mshr miss latency 
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data;28144.879946;37490.976026;36443.319502;35713.078501;33549.361140;26897.068966;average StoreCondReq mshr miss latency 
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total;28144.879946;37490.976026;36443.319502;35713.078501;33549.361140;26897.068966;average StoreCondReq mshr miss latency 
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu03.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data;57095.630602;46180.688168;52859.394411;50068.453593;72049.378493;47381.093750;average overall mshr miss latency 
system.cpu03.dcache.demand_avg_mshr_miss_latency::total;57095.630602;46180.688168;52859.394411;50068.453593;72049.378493;47381.093750;average overall mshr miss latency 
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data;57095.630602;46180.688168;52859.394411;50068.453593;72049.378493;47381.093750;average overall mshr miss latency 
system.cpu03.dcache.overall_avg_mshr_miss_latency::total;57095.630602;46180.688168;52859.394411;50068.453593;72049.378493;47381.093750;average overall mshr miss latency 
system.cpu03.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu03.data;inf;inf;inf;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu03.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu03.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu03.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu03.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu03.dcache.overall_avg_mshr_uncacheable_latency::cpu03.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu03.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu03.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu04.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu04.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu04.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu04.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu04.dtb.read_hits;3172203;12722653;343058;636085;817214;49108;DTB read hits 
system.cpu04.dtb.read_misses;3189;657;474;547;1900;86;DTB read misses 
system.cpu04.dtb.read_acv;14;0;0;0;0;0;DTB read access violations 
system.cpu04.dtb.read_accesses;211522;296508;43921;266436;524843;10999;DTB read accesses 
system.cpu04.dtb.write_hits;1457873;5035962;200862;375966;448208;35703;DTB write hits 
system.cpu04.dtb.write_misses;294;402;111;129;12702;14;DTB write misses 
system.cpu04.dtb.write_acv;37;0;5;14;14;7;DTB write access violations 
system.cpu04.dtb.write_accesses;92185;91731;22626;144550;209989;6624;DTB write accesses 
system.cpu04.dtb.data_hits;4630076;17758615;543920;1012051;1265422;84811;DTB hits 
system.cpu04.dtb.data_misses;3483;1059;585;676;14602;100;DTB misses 
system.cpu04.dtb.data_acv;51;0;5;14;14;7;DTB access violations 
system.cpu04.dtb.data_accesses;303707;388239;66547;410986;734832;17623;DTB accesses 
system.cpu04.itb.fetch_hits;2076237;3772077;294037;1368789;3555534;60652;ITB hits 
system.cpu04.itb.fetch_misses;1343;117;176;334;335;92;ITB misses 
system.cpu04.itb.fetch_acv;1;0;0;0;0;0;ITB acv 
system.cpu04.itb.fetch_accesses;2077580;3772194;294213;1369123;3555869;60744;ITB accesses 
system.cpu04.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu04.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu04.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu04.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu04.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu04.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu04.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu04.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu04.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu04.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu04.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu04.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu04.numCycles;540921548;484179702;17241063;30010317;29322673;2332184;number of cpu cycles simulated 
system.cpu04.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu04.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu04.committedInsts;14773641;58428789;1645485;3030878;4945525;238839;Number of instructions committed 
system.cpu04.committedOps;14773641;58428789;1645485;3030878;4945525;238839;Number of ops (including micro ops) committed 
system.cpu04.num_int_alu_accesses;14272948;56877266;1590271;2832660;3283847;230698;Number of integer alu accesses 
system.cpu04.num_fp_alu_accesses;31481;968030;27467;303905;1599063;396;Number of float alu accesses 
system.cpu04.num_func_calls;537885;2092401;49988;78114;62809;7075;number of times a function call or return occured 
system.cpu04.num_conditional_control_insts;1420166;6636567;180983;319857;324647;23794;number of instructions that are conditional controls 
system.cpu04.num_int_insts;14272948;56877266;1590271;2832660;3283847;230698;number of integer instructions 
system.cpu04.num_fp_insts;31481;968030;27467;303905;1599063;396;number of float instructions 
system.cpu04.num_int_register_reads;19598047;80081710;2251264;4244095;6076945;318311;number of times the integer registers were read 
system.cpu04.num_int_register_writes;11231148;43994955;1180808;1988598;2456008;168819;number of times the integer registers were written 
system.cpu04.num_fp_register_reads;20136;792625;22864;293792;2709885;201;number of times the floating registers were read 
system.cpu04.num_fp_register_writes;19937;659607;18146;239088;1578643;170;number of times the floating registers were written 
system.cpu04.num_mem_refs;4643364;17837221;546738;1015481;1283405;85104;number of memory refs 
system.cpu04.num_load_insts;3178823;12764080;344835;638146;821582;49312;Number of load instructions 
system.cpu04.num_store_insts;1464541;5073141;201903;377335;461823;35792;Number of store instructions 
system.cpu04.num_idle_cycles;499987861.033922;321460484.901008;12513649.759609;21472973.099928;16223537.249945;1628632.943188;Number of idle cycles 
system.cpu04.num_busy_cycles;40933686.966078;162719217.098992;4727413.240391;8537343.900072;13099135.750055;703551.056812;Number of busy cycles 
system.cpu04.not_idle_fraction;0.075674;0.336072;0.274195;0.284480;0.446724;0.301670;Percentage of non-idle cycles 
system.cpu04.idle_fraction;0.924326;0.663928;0.725805;0.715520;0.553276;0.698330;Percentage of idle cycles 
system.cpu04.Branches;2212923;9510332;250202;426611;411039;33371;Number of branches fetched 
system.cpu04.op_class::No_OpClass;87175;160774;15770;33034;63816;3283;Class of executed instruction 
system.cpu04.op_class::IntAlu;9514159;39017122;1032501;1799017;1860540;143536;Class of executed instruction 
system.cpu04.op_class::IntMult;51864;187906;4637;6015;4207;423;Class of executed instruction 
system.cpu04.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::FloatAdd;9193;186557;5060;62732;804638;35;Class of executed instruction 
system.cpu04.op_class::FloatCmp;0;15590;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::FloatCvt;0;4780;249;2296;5;0;Class of executed instruction 
system.cpu04.op_class::FloatMult;0;48277;2880;53464;754026;0;Class of executed instruction 
system.cpu04.op_class::FloatDiv;1771;9767;304;2113;227;0;Class of executed instruction 
system.cpu04.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::MemRead;3225740;12930148;350875;646644;828797;50472;Class of executed instruction 
system.cpu04.op_class::MemWrite;1464909;5085894;202213;377994;462289;36074;Class of executed instruction 
system.cpu04.op_class::IprAccess;422364;783033;31586;48259;181596;5123;Class of executed instruction 
system.cpu04.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::total;14777175;58429848;1646075;3031568;4960141;238946;Class of executed instruction 
system.cpu04.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu04.kern.inst.quiesce;7654;7016;204;312;210;20;number of quiesce instructions executed 
system.cpu04.kern.inst.hwrei;97127;165531;6097;9712;22407;1041;number of hwrei instructions executed 
system.cpu04.kern.ipl_count::0;21112;45577;1493;2462;2038;281;number of times we switched to this ipl 
system.cpu04.kern.ipl_count::22;5012;4971;176;307;301;24;number of times we switched to this ipl 
system.cpu04.kern.ipl_count::30;89;3831;79;88;72;1;number of times we switched to this ipl 
system.cpu04.kern.ipl_count::31;55307;80872;2780;4545;4088;461;number of times we switched to this ipl 
system.cpu04.kern.ipl_count::total;81520;135251;4528;7402;6499;767;number of times we switched to this ipl 
system.cpu04.kern.ipl_good::0;21102;45577;1491;2460;2036;281;number of times we switched to this ipl from a different ipl 
system.cpu04.kern.ipl_good::22;5012;4971;176;307;301;24;number of times we switched to this ipl from a different ipl 
system.cpu04.kern.ipl_good::30;89;3831;79;88;72;1;number of times we switched to this ipl from a different ipl 
system.cpu04.kern.ipl_good::31;21013;41767;1412;2372;1990;280;number of times we switched to this ipl from a different ipl 
system.cpu04.kern.ipl_good::total;47216;96146;3158;5227;4399;586;number of times we switched to this ipl from a different ipl 
system.cpu04.kern.ipl_ticks::0;4723158660000;3508712260000;149401330000;267838380000;269932070000;21248080000;number of cycles we spent at this ipl 
system.cpu04.kern.ipl_ticks::22;16493520000;17200780000;591530000;1034310000;1017400000;83820000;number of cycles we spent at this ipl 
system.cpu04.kern.ipl_ticks::30;880420000;26986830000;736910000;799970000;637420000;11260000;number of cycles we spent at this ipl 
system.cpu04.kern.ipl_ticks::31;668682600000;1288897150000;21666950000;30430920000;21639670000;1992350000;number of cycles we spent at this ipl 
system.cpu04.kern.ipl_ticks::total;5409215200000;4841797020000;172396720000;300103580000;293226560000;23335510000;number of cycles we spent at this ipl 
system.cpu04.kern.ipl_used::0;0.999526;1;0.998660;0.999188;0.999019;1;fraction of swpipl calls that actually changed the ipl 
system.cpu04.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu04.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu04.kern.ipl_used::31;0.379934;0.516458;0.507914;0.521892;0.486791;0.607375;fraction of swpipl calls that actually changed the ipl 
system.cpu04.kern.ipl_used::total;0.579195;0.710871;0.697438;0.706160;0.676873;0.764016;fraction of swpipl calls that actually changed the ipl 
system.cpu04.kern.syscall::3;10;;1;2;2;1;number of syscalls executed 
system.cpu04.kern.syscall::6;10;;1;1;1;;number of syscalls executed 
system.cpu04.kern.syscall::15;1;;;;;;number of syscalls executed 
system.cpu04.kern.syscall::17;5;;1;1;1;;number of syscalls executed 
system.cpu04.kern.syscall::20;1;;;;;;number of syscalls executed 
system.cpu04.kern.syscall::23;3;;;;;;number of syscalls executed 
system.cpu04.kern.syscall::24;3;;;;;;number of syscalls executed 
system.cpu04.kern.syscall::33;3;;1;1;1;;number of syscalls executed 
system.cpu04.kern.syscall::45;18;;3;3;3;;number of syscalls executed 
system.cpu04.kern.syscall::47;3;;;;;;number of syscalls executed 
system.cpu04.kern.syscall::59;2;;;;;;number of syscalls executed 
system.cpu04.kern.syscall::71;27;;4;4;4;;number of syscalls executed 
system.cpu04.kern.syscall::74;9;;1;1;1;;number of syscalls executed 
system.cpu04.kern.syscall::92;1;;;;;;number of syscalls executed 
system.cpu04.kern.syscall::97;1;;;;;;number of syscalls executed 
system.cpu04.kern.syscall::98;1;;;;;;number of syscalls executed 
system.cpu04.kern.syscall::132;3;;;;;;number of syscalls executed 
system.cpu04.kern.syscall::total;101;2;15;18;17;2;number of syscalls executed 
system.cpu04.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu04.kern.callpal::wripir;94;4026;64;108;44;1;number of callpals executed 
system.cpu04.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu04.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu04.kern.callpal::swpctx;380;7988;202;241;161;14;number of callpals executed 
system.cpu04.kern.callpal::tbi;13;22;;3;4;1;number of callpals executed 
system.cpu04.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu04.kern.callpal::swpipl;70843;111205;3788;6228;5511;699;number of callpals executed 
system.cpu04.kern.callpal::rdps;10047;10102;355;619;603;48;number of callpals executed 
system.cpu04.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu04.kern.callpal::wrusp;3;;1;1;1;;number of callpals executed 
system.cpu04.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu04.kern.callpal::rti;5575;15259;485;779;616;43;number of callpals executed 
system.cpu04.kern.callpal::callsys;131;6421;145;290;98;10;number of callpals executed 
system.cpu04.kern.callpal::imb;45;1;2;3;3;;number of callpals executed 
system.cpu04.kern.callpal::rdunique;1;544;34;20;42;;number of callpals executed 
system.cpu04.kern.callpal::total;87146;155568;5076;8293;7084;817;number of callpals executed 
system.cpu04.kern.mode_switch::kernel;5957;23247;686;1020;777;58;number of protection mode switches 
system.cpu04.kern.mode_switch::user;496;6530;234;417;355;21;number of protection mode switches 
system.cpu04.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu04.kern.mode_switch_good::kernel;0.083263;0.280896;0.339650;0.408824;0.456885;0.379310;fraction of useful protection mode switches 
system.cpu04.kern.mode_switch_good::user;1;1;1;1;1;1;fraction of useful protection mode switches 
system.cpu04.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu04.kern.mode_switch_good::total;0.153727;0.438594;0.507609;0.580376;0.627208;0.544304;fraction of useful protection mode switches 
system.cpu04.kern.mode_ticks::kernel;5319717610000;4797915400000;230288350000;266191080000;207324240000;4416510000;number of ticks spent at the given mode 
system.cpu04.kern.mode_ticks::user;26818260000;42584950000;6084330000;33912500000;85902320000;1500310000;number of ticks spent at the given mode 
system.cpu04.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu04.kern.swap_context;381;7988;202;241;161;14;number of times the context was actually changed 
system.cpu04.icache.tags.replacements;58966;512641;13500;20628;18569;3400;number of replacements 
system.cpu04.icache.tags.tagsinuse;385.963911;511.988251;511.979444;511.988359;511.992958;512;Cycle average of tags in use 
system.cpu04.icache.tags.total_refs;14571941;52041148;7498072;3014899;4943075;386347;Total number of references to valid blocks. 
system.cpu04.icache.tags.sampled_refs;58966;512641;13500;20628;18569;3912;Sample count of references to valid blocks. 
system.cpu04.icache.tags.avg_refs;247.124462;101.515774;555.412741;146.155662;266.200388;98.759458;Average number of references to valid blocks. 
system.cpu04.icache.tags.warmup_cycle;5119929352500;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu04.icache.tags.occ_blocks::cpu04.inst;385.963911;511.988251;511.979444;511.988359;511.992958;512;Average occupied blocks per requestor 
system.cpu04.icache.tags.occ_percent::cpu04.inst;0.753836;0.999977;0.999960;0.999977;0.999986;1;Average percentage of cache occupancy 
system.cpu04.icache.tags.occ_percent::total;0.753836;0.999977;0.999960;0.999977;0.999986;1;Average percentage of cache occupancy 
system.cpu04.icache.tags.occ_task_id_blocks::1024;511;512;511;511;512;512;Occupied blocks per task id 
system.cpu04.icache.tags.age_task_id_blocks_1024::2;2;2;25;26;18;2;Occupied blocks per task id 
system.cpu04.icache.tags.age_task_id_blocks_1024::3;15;12;283;273;289;154;Occupied blocks per task id 
system.cpu04.icache.tags.age_task_id_blocks_1024::4;494;498;129;138;130;356;Occupied blocks per task id 
system.cpu04.icache.tags.occ_task_id_percent::1024;0.998047;1;0.998047;0.998047;1;1;Percentage of cache occupancy per task id 
system.cpu04.icache.tags.tag_accesses;29613876;117372338;3305653;6083766;9938854;481290;Number of tag accesses 
system.cpu04.icache.tags.data_accesses;29613876;117372338;3305653;6083766;9938854;481290;Number of data accesses 
system.cpu04.icache.ReadReq_hits::cpu04.inst;14717649;57917206;1632575;3010938;4941569;235545;number of ReadReq hits 
system.cpu04.icache.ReadReq_hits::total;14717649;57917206;1632575;3010938;4941569;235545;number of ReadReq hits 
system.cpu04.icache.demand_hits::cpu04.inst;14717649;57917206;1632575;3010938;4941569;235545;number of demand (read+write) hits 
system.cpu04.icache.demand_hits::total;14717649;57917206;1632575;3010938;4941569;235545;number of demand (read+write) hits 
system.cpu04.icache.overall_hits::cpu04.inst;14717649;57917206;1632575;3010938;4941569;235545;number of overall hits 
system.cpu04.icache.overall_hits::total;14717649;57917206;1632575;3010938;4941569;235545;number of overall hits 
system.cpu04.icache.ReadReq_misses::cpu04.inst;59526;512642;13501;20630;18572;3400;number of ReadReq misses 
system.cpu04.icache.ReadReq_misses::total;59526;512642;13501;20630;18572;3400;number of ReadReq misses 
system.cpu04.icache.demand_misses::cpu04.inst;59526;512642;13501;20630;18572;3400;number of demand (read+write) misses 
system.cpu04.icache.demand_misses::total;59526;512642;13501;20630;18572;3400;number of demand (read+write) misses 
system.cpu04.icache.overall_misses::cpu04.inst;59526;512642;13501;20630;18572;3400;number of overall misses 
system.cpu04.icache.overall_misses::total;59526;512642;13501;20630;18572;3400;number of overall misses 
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst;6037899500;49959129745;1313719000;2002478750;1849233249;324221999;number of ReadReq miss cycles 
system.cpu04.icache.ReadReq_miss_latency::total;6037899500;49959129745;1313719000;2002478750;1849233249;324221999;number of ReadReq miss cycles 
system.cpu04.icache.demand_miss_latency::cpu04.inst;6037899500;49959129745;1313719000;2002478750;1849233249;324221999;number of demand (read+write) miss cycles 
system.cpu04.icache.demand_miss_latency::total;6037899500;49959129745;1313719000;2002478750;1849233249;324221999;number of demand (read+write) miss cycles 
system.cpu04.icache.overall_miss_latency::cpu04.inst;6037899500;49959129745;1313719000;2002478750;1849233249;324221999;number of overall miss cycles 
system.cpu04.icache.overall_miss_latency::total;6037899500;49959129745;1313719000;2002478750;1849233249;324221999;number of overall miss cycles 
system.cpu04.icache.ReadReq_accesses::cpu04.inst;14777175;58429848;1646076;3031568;4960141;238945;number of ReadReq accesses(hits+misses) 
system.cpu04.icache.ReadReq_accesses::total;14777175;58429848;1646076;3031568;4960141;238945;number of ReadReq accesses(hits+misses) 
system.cpu04.icache.demand_accesses::cpu04.inst;14777175;58429848;1646076;3031568;4960141;238945;number of demand (read+write) accesses 
system.cpu04.icache.demand_accesses::total;14777175;58429848;1646076;3031568;4960141;238945;number of demand (read+write) accesses 
system.cpu04.icache.overall_accesses::cpu04.inst;14777175;58429848;1646076;3031568;4960141;238945;number of overall (read+write) accesses 
system.cpu04.icache.overall_accesses::total;14777175;58429848;1646076;3031568;4960141;238945;number of overall (read+write) accesses 
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst;0.004028;0.008774;0.008202;0.006805;0.003744;0.014229;miss rate for ReadReq accesses 
system.cpu04.icache.ReadReq_miss_rate::total;0.004028;0.008774;0.008202;0.006805;0.003744;0.014229;miss rate for ReadReq accesses 
system.cpu04.icache.demand_miss_rate::cpu04.inst;0.004028;0.008774;0.008202;0.006805;0.003744;0.014229;miss rate for demand accesses 
system.cpu04.icache.demand_miss_rate::total;0.004028;0.008774;0.008202;0.006805;0.003744;0.014229;miss rate for demand accesses 
system.cpu04.icache.overall_miss_rate::cpu04.inst;0.004028;0.008774;0.008202;0.006805;0.003744;0.014229;miss rate for overall accesses 
system.cpu04.icache.overall_miss_rate::total;0.004028;0.008774;0.008202;0.006805;0.003744;0.014229;miss rate for overall accesses 
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst;101432.978866;97454.226819;97305.310718;97066.347552;99571.034299;95359.411471;average ReadReq miss latency 
system.cpu04.icache.ReadReq_avg_miss_latency::total;101432.978866;97454.226819;97305.310718;97066.347552;99571.034299;95359.411471;average ReadReq miss latency 
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst;101432.978866;97454.226819;97305.310718;97066.347552;99571.034299;95359.411471;average overall miss latency 
system.cpu04.icache.demand_avg_miss_latency::total;101432.978866;97454.226819;97305.310718;97066.347552;99571.034299;95359.411471;average overall miss latency 
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst;101432.978866;97454.226819;97305.310718;97066.347552;99571.034299;95359.411471;average overall miss latency 
system.cpu04.icache.overall_avg_miss_latency::total;101432.978866;97454.226819;97305.310718;97066.347552;99571.034299;95359.411471;average overall miss latency 
system.cpu04.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu04.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu04.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu04.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu04.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu04.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu04.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu04.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst;59526;512642;13501;20630;18572;3400;number of ReadReq MSHR misses 
system.cpu04.icache.ReadReq_mshr_misses::total;59526;512642;13501;20630;18572;3400;number of ReadReq MSHR misses 
system.cpu04.icache.demand_mshr_misses::cpu04.inst;59526;512642;13501;20630;18572;3400;number of demand (read+write) MSHR misses 
system.cpu04.icache.demand_mshr_misses::total;59526;512642;13501;20630;18572;3400;number of demand (read+write) MSHR misses 
system.cpu04.icache.overall_mshr_misses::cpu04.inst;59526;512642;13501;20630;18572;3400;number of overall MSHR misses 
system.cpu04.icache.overall_mshr_misses::total;59526;512642;13501;20630;18572;3400;number of overall MSHR misses 
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst;4498947500;36762512255;964988000;1469139250;1368979751;237226001;number of ReadReq MSHR miss cycles 
system.cpu04.icache.ReadReq_mshr_miss_latency::total;4498947500;36762512255;964988000;1469139250;1368979751;237226001;number of ReadReq MSHR miss cycles 
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst;4498947500;36762512255;964988000;1469139250;1368979751;237226001;number of demand (read+write) MSHR miss cycles 
system.cpu04.icache.demand_mshr_miss_latency::total;4498947500;36762512255;964988000;1469139250;1368979751;237226001;number of demand (read+write) MSHR miss cycles 
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst;4498947500;36762512255;964988000;1469139250;1368979751;237226001;number of overall MSHR miss cycles 
system.cpu04.icache.overall_mshr_miss_latency::total;4498947500;36762512255;964988000;1469139250;1368979751;237226001;number of overall MSHR miss cycles 
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst;0.004028;0.008774;0.008202;0.006805;0.003744;0.014229;mshr miss rate for ReadReq accesses 
system.cpu04.icache.ReadReq_mshr_miss_rate::total;0.004028;0.008774;0.008202;0.006805;0.003744;0.014229;mshr miss rate for ReadReq accesses 
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst;0.004028;0.008774;0.008202;0.006805;0.003744;0.014229;mshr miss rate for demand accesses 
system.cpu04.icache.demand_mshr_miss_rate::total;0.004028;0.008774;0.008202;0.006805;0.003744;0.014229;mshr miss rate for demand accesses 
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst;0.004028;0.008774;0.008202;0.006805;0.003744;0.014229;mshr miss rate for overall accesses 
system.cpu04.icache.overall_mshr_miss_rate::total;0.004028;0.008774;0.008202;0.006805;0.003744;0.014229;mshr miss rate for overall accesses 
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst;75579.536673;71711.861796;71475.298126;71213.730005;73712.026222;69772.353235;average ReadReq mshr miss latency 
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total;75579.536673;71711.861796;71475.298126;71213.730005;73712.026222;69772.353235;average ReadReq mshr miss latency 
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst;75579.536673;71711.861796;71475.298126;71213.730005;73712.026222;69772.353235;average overall mshr miss latency 
system.cpu04.icache.demand_avg_mshr_miss_latency::total;75579.536673;71711.861796;71475.298126;71213.730005;73712.026222;69772.353235;average overall mshr miss latency 
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst;75579.536673;71711.861796;71475.298126;71213.730005;73712.026222;69772.353235;average overall mshr miss latency 
system.cpu04.icache.overall_avg_mshr_miss_latency::total;75579.536673;71711.861796;71475.298126;71213.730005;73712.026222;69772.353235;average overall mshr miss latency 
system.cpu04.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu04.dcache.tags.replacements;114314;541198;22892;26826;46410;4849;number of replacements 
system.cpu04.dcache.tags.tagsinuse;472.751987;884.179158;801.535387;830.513087;925.836110;1000.743796;Cycle average of tags in use 
system.cpu04.dcache.tags.total_refs;4360553;13622900;3972693;966940;1215023;112368;Total number of references to valid blocks. 
system.cpu04.dcache.tags.sampled_refs;114314;541198;22892;26826;46410;5836;Sample count of references to valid blocks. 
system.cpu04.dcache.tags.avg_refs;38.145398;25.171749;173.540669;36.044882;26.180198;19.254284;Average number of references to valid blocks. 
system.cpu04.dcache.tags.warmup_cycle;5117201760000;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu04.dcache.tags.occ_blocks::cpu04.data;472.751987;884.179158;801.535387;830.513087;925.836110;1000.743796;Average occupied blocks per requestor 
system.cpu04.dcache.tags.occ_percent::cpu04.data;0.461672;0.863456;0.782749;0.811048;0.904137;0.977289;Average percentage of cache occupancy 
system.cpu04.dcache.tags.occ_percent::total;0.461672;0.863456;0.782749;0.811048;0.904137;0.977289;Average percentage of cache occupancy 
system.cpu04.dcache.tags.occ_task_id_blocks::1024;784;788;1024;1024;1023;987;Occupied blocks per task id 
system.cpu04.dcache.tags.age_task_id_blocks_1024::3;12;12;69;204;163;62;Occupied blocks per task id 
system.cpu04.dcache.tags.age_task_id_blocks_1024::4;772;776;4;12;13;925;Occupied blocks per task id 
system.cpu04.dcache.tags.occ_task_id_percent::1024;0.765625;0.769531;1;1;0.999023;0.963867;Percentage of cache occupancy per task id 
system.cpu04.dcache.tags.tag_accesses;9413260;36410862;1118353;2059339;2587262;174854;Number of tag accesses 
system.cpu04.dcache.tags.data_accesses;9413260;36410862;1118353;2059339;2587262;174854;Number of data accesses 
system.cpu04.dcache.ReadReq_hits::cpu04.data;2985342;11944501;321876;610996;788633;45462;number of ReadReq hits 
system.cpu04.dcache.ReadReq_hits::total;2985342;11944501;321876;610996;788633;45462;number of ReadReq hits 
system.cpu04.dcache.WriteReq_hits::cpu04.data;1399071;4786012;187380;358565;416723;32876;number of WriteReq hits 
system.cpu04.dcache.WriteReq_hits::total;1399071;4786012;187380;358565;416723;32876;number of WriteReq hits 
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data;31363;69096;2826;4005;3766;662;number of LoadLockedReq hits 
system.cpu04.dcache.LoadLockedReq_hits::total;31363;69096;2826;4005;3766;662;number of LoadLockedReq hits 
system.cpu04.dcache.StoreCondReq_hits::cpu04.data;18298;47282;2401;3467;3188;687;number of StoreCondReq hits 
system.cpu04.dcache.StoreCondReq_hits::total;18298;47282;2401;3467;3188;687;number of StoreCondReq hits 
system.cpu04.dcache.demand_hits::cpu04.data;4384413;16730513;509256;969561;1205356;78338;number of demand (read+write) hits 
system.cpu04.dcache.demand_hits::total;4384413;16730513;509256;969561;1205356;78338;number of demand (read+write) hits 
system.cpu04.dcache.overall_hits::cpu04.data;4384413;16730513;509256;969561;1205356;78338;number of overall hits 
system.cpu04.dcache.overall_hits::total;4384413;16730513;509256;969561;1205356;78338;number of overall hits 
system.cpu04.dcache.ReadReq_misses::cpu04.data;156002;711443;18810;21563;26382;2999;number of ReadReq misses 
system.cpu04.dcache.ReadReq_misses::total;156002;711443;18810;21563;26382;2999;number of ReadReq misses 
system.cpu04.dcache.WriteReq_misses::cpu04.data;21538;156561;10072;12452;26755;2064;number of WriteReq misses 
system.cpu04.dcache.WriteReq_misses::total;21538;156561;10072;12452;26755;2064;number of WriteReq misses 
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data;2843;38383;849;1035;901;103;number of LoadLockedReq misses 
system.cpu04.dcache.LoadLockedReq_misses::total;2843;38383;849;1035;901;103;number of LoadLockedReq misses 
system.cpu04.dcache.StoreCondReq_misses::cpu04.data;5068;54356;1021;1324;1072;38;number of StoreCondReq misses 
system.cpu04.dcache.StoreCondReq_misses::total;5068;54356;1021;1324;1072;38;number of StoreCondReq misses 
system.cpu04.dcache.demand_misses::cpu04.data;177540;868004;28882;34015;53137;5063;number of demand (read+write) misses 
system.cpu04.dcache.demand_misses::total;177540;868004;28882;34015;53137;5063;number of demand (read+write) misses 
system.cpu04.dcache.overall_misses::cpu04.data;177540;868004;28882;34015;53137;5063;number of overall misses 
system.cpu04.dcache.overall_misses::total;177540;868004;28882;34015;53137;5063;number of overall misses 
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data;13590722730;51115428316;1530990330;1765738084;2542850623;269047348;number of ReadReq miss cycles 
system.cpu04.dcache.ReadReq_miss_latency::total;13590722730;51115428316;1530990330;1765738084;2542850623;269047348;number of ReadReq miss cycles 
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data;1760597790;10072889227;873680489;1078559431;2688167742;192872711;number of WriteReq miss cycles 
system.cpu04.dcache.WriteReq_miss_latency::total;1760597790;10072889227;873680489;1078559431;2688167742;192872711;number of WriteReq miss cycles 
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data;255254328;2420488722;59102245;72986248;66173238;10086493;number of LoadLockedReq miss cycles 
system.cpu04.dcache.LoadLockedReq_miss_latency::total;255254328;2420488722;59102245;72986248;66173238;10086493;number of LoadLockedReq miss cycles 
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data;253878241;3312874961;61376794;78156673;62299732;2239986;number of StoreCondReq miss cycles 
system.cpu04.dcache.StoreCondReq_miss_latency::total;253878241;3312874961;61376794;78156673;62299732;2239986;number of StoreCondReq miss cycles 
system.cpu04.dcache.StoreCondFailReq_miss_latency::cpu04.data;43661998;4444000;420000;1398000;2702000;;number of StoreCondFailReq miss cycles 
system.cpu04.dcache.StoreCondFailReq_miss_latency::total;43661998;4444000;420000;1398000;2702000;;number of StoreCondFailReq miss cycles 
system.cpu04.dcache.demand_miss_latency::cpu04.data;15351320520;61188317543;2404670819;2844297515;5231018365;461920059;number of demand (read+write) miss cycles 
system.cpu04.dcache.demand_miss_latency::total;15351320520;61188317543;2404670819;2844297515;5231018365;461920059;number of demand (read+write) miss cycles 
system.cpu04.dcache.overall_miss_latency::cpu04.data;15351320520;61188317543;2404670819;2844297515;5231018365;461920059;number of overall miss cycles 
system.cpu04.dcache.overall_miss_latency::total;15351320520;61188317543;2404670819;2844297515;5231018365;461920059;number of overall miss cycles 
system.cpu04.dcache.ReadReq_accesses::cpu04.data;3141344;12655944;340686;632559;815015;48461;number of ReadReq accesses(hits+misses) 
system.cpu04.dcache.ReadReq_accesses::total;3141344;12655944;340686;632559;815015;48461;number of ReadReq accesses(hits+misses) 
system.cpu04.dcache.WriteReq_accesses::cpu04.data;1420609;4942573;197452;371017;443478;34940;number of WriteReq accesses(hits+misses) 
system.cpu04.dcache.WriteReq_accesses::total;1420609;4942573;197452;371017;443478;34940;number of WriteReq accesses(hits+misses) 
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data;34206;107479;3675;5040;4667;765;number of LoadLockedReq accesses(hits+misses) 
system.cpu04.dcache.LoadLockedReq_accesses::total;34206;107479;3675;5040;4667;765;number of LoadLockedReq accesses(hits+misses) 
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data;23366;101638;3422;4791;4260;725;number of StoreCondReq accesses(hits+misses) 
system.cpu04.dcache.StoreCondReq_accesses::total;23366;101638;3422;4791;4260;725;number of StoreCondReq accesses(hits+misses) 
system.cpu04.dcache.demand_accesses::cpu04.data;4561953;17598517;538138;1003576;1258493;83401;number of demand (read+write) accesses 
system.cpu04.dcache.demand_accesses::total;4561953;17598517;538138;1003576;1258493;83401;number of demand (read+write) accesses 
system.cpu04.dcache.overall_accesses::cpu04.data;4561953;17598517;538138;1003576;1258493;83401;number of overall (read+write) accesses 
system.cpu04.dcache.overall_accesses::total;4561953;17598517;538138;1003576;1258493;83401;number of overall (read+write) accesses 
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data;0.049661;0.056214;0.055212;0.034089;0.032370;0.061885;miss rate for ReadReq accesses 
system.cpu04.dcache.ReadReq_miss_rate::total;0.049661;0.056214;0.055212;0.034089;0.032370;0.061885;miss rate for ReadReq accesses 
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data;0.015161;0.031676;0.051010;0.033562;0.060330;0.059073;miss rate for WriteReq accesses 
system.cpu04.dcache.WriteReq_miss_rate::total;0.015161;0.031676;0.051010;0.033562;0.060330;0.059073;miss rate for WriteReq accesses 
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data;0.083114;0.357121;0.231020;0.205357;0.193058;0.134641;miss rate for LoadLockedReq accesses 
system.cpu04.dcache.LoadLockedReq_miss_rate::total;0.083114;0.357121;0.231020;0.205357;0.193058;0.134641;miss rate for LoadLockedReq accesses 
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data;0.216896;0.534800;0.298364;0.276351;0.251643;0.052414;miss rate for StoreCondReq accesses 
system.cpu04.dcache.StoreCondReq_miss_rate::total;0.216896;0.534800;0.298364;0.276351;0.251643;0.052414;miss rate for StoreCondReq accesses 
system.cpu04.dcache.demand_miss_rate::cpu04.data;0.038918;0.049323;0.053670;0.033894;0.042223;0.060707;miss rate for demand accesses 
system.cpu04.dcache.demand_miss_rate::total;0.038918;0.049323;0.053670;0.033894;0.042223;0.060707;miss rate for demand accesses 
system.cpu04.dcache.overall_miss_rate::cpu04.data;0.038918;0.049323;0.053670;0.033894;0.042223;0.060707;miss rate for overall accesses 
system.cpu04.dcache.overall_miss_rate::total;0.038918;0.049323;0.053670;0.033894;0.042223;0.060707;miss rate for overall accesses 
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data;87118.900591;71847.538476;81392.362041;81887.403608;96385.816959;89712.353451;average ReadReq miss latency 
system.cpu04.dcache.ReadReq_avg_miss_latency::total;87118.900591;71847.538476;81392.362041;81887.403608;96385.816959;89712.353451;average ReadReq miss latency 
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data;81743.791903;64338.431838;86743.495731;86617.365162;100473.471949;93446.080911;average WriteReq miss latency 
system.cpu04.dcache.WriteReq_avg_miss_latency::total;81743.791903;64338.431838;86743.495731;86617.365162;100473.471949;93446.080911;average WriteReq miss latency 
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data;89783.442842;63061.478311;69613.951708;70518.114010;73444.215316;97927.116505;average LoadLockedReq miss latency 
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total;89783.442842;63061.478311;69613.951708;70518.114010;73444.215316;97927.116505;average LoadLockedReq miss latency 
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data;50094.364838;60947.732743;60114.391773;59030.719789;58115.421642;58947;average StoreCondReq miss latency 
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total;50094.364838;60947.732743;60114.391773;59030.719789;58115.421642;58947;average StoreCondReq miss latency 
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::cpu04.data;inf;inf;inf;inf;inf;;average StoreCondFailReq miss latency 
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;;average StoreCondFailReq miss latency 
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data;86466.827307;70493.128537;83258.459213;83618.918565;98443.991287;91234.457634;average overall miss latency 
system.cpu04.dcache.demand_avg_miss_latency::total;86466.827307;70493.128537;83258.459213;83618.918565;98443.991287;91234.457634;average overall miss latency 
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data;86466.827307;70493.128537;83258.459213;83618.918565;98443.991287;91234.457634;average overall miss latency 
system.cpu04.dcache.overall_avg_miss_latency::total;86466.827307;70493.128537;83258.459213;83618.918565;98443.991287;91234.457634;average overall miss latency 
system.cpu04.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu04.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu04.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu04.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu04.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu04.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu04.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu04.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu04.dcache.writebacks::writebacks;20269;89663;9878;12965;26895;2775;number of writebacks 
system.cpu04.dcache.writebacks::total;20269;89663;9878;12965;26895;2775;number of writebacks 
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data;156002;711443;18810;21563;26382;2999;number of ReadReq MSHR misses 
system.cpu04.dcache.ReadReq_mshr_misses::total;156002;711443;18810;21563;26382;2999;number of ReadReq MSHR misses 
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data;21538;156561;10072;12452;26755;2064;number of WriteReq MSHR misses 
system.cpu04.dcache.WriteReq_mshr_misses::total;21538;156561;10072;12452;26755;2064;number of WriteReq MSHR misses 
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data;2843;38383;849;1035;901;103;number of LoadLockedReq MSHR misses 
system.cpu04.dcache.LoadLockedReq_mshr_misses::total;2843;38383;849;1035;901;103;number of LoadLockedReq MSHR misses 
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data;5066;54332;1021;1324;1072;38;number of StoreCondReq MSHR misses 
system.cpu04.dcache.StoreCondReq_mshr_misses::total;5066;54332;1021;1324;1072;38;number of StoreCondReq MSHR misses 
system.cpu04.dcache.demand_mshr_misses::cpu04.data;177540;868004;28882;34015;53137;5063;number of demand (read+write) MSHR misses 
system.cpu04.dcache.demand_mshr_misses::total;177540;868004;28882;34015;53137;5063;number of demand (read+write) MSHR misses 
system.cpu04.dcache.overall_mshr_misses::cpu04.data;177540;868004;28882;34015;53137;5063;number of overall MSHR misses 
system.cpu04.dcache.overall_mshr_misses::total;177540;868004;28882;34015;53137;5063;number of overall MSHR misses 
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data;9568229270;34541218684;1069785670;1234494916;1860519377;191616652;number of ReadReq MSHR miss cycles 
system.cpu04.dcache.ReadReq_mshr_miss_latency::total;9568229270;34541218684;1069785670;1234494916;1860519377;191616652;number of ReadReq MSHR miss cycles 
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data;1182330210;6010980773;625724511;771256569;2003638258;142126289;number of WriteReq MSHR miss cycles 
system.cpu04.dcache.WriteReq_mshr_miss_latency::total;1182330210;6010980773;625724511;771256569;2003638258;142126289;number of WriteReq MSHR miss cycles 
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data;181544672;1571591278;39501755;48996752;45096762;7353507;number of LoadLockedReq MSHR miss cycles 
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total;181544672;1571591278;39501755;48996752;45096762;7353507;number of LoadLockedReq MSHR miss cycles 
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data;126005759;2042512039;36808206;45905327;36620268;1250014;number of StoreCondReq MSHR miss cycles 
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total;126005759;2042512039;36808206;45905327;36620268;1250014;number of StoreCondReq MSHR miss cycles 
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::cpu04.data;30880002;3080000;310000;980000;1910000;;number of StoreCondFailReq MSHR miss cycles 
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::total;30880002;3080000;310000;980000;1910000;;number of StoreCondFailReq MSHR miss cycles 
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data;10750559480;40552199457;1695510181;2005751485;3864157635;333742941;number of demand (read+write) MSHR miss cycles 
system.cpu04.dcache.demand_mshr_miss_latency::total;10750559480;40552199457;1695510181;2005751485;3864157635;333742941;number of demand (read+write) MSHR miss cycles 
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data;10750559480;40552199457;1695510181;2005751485;3864157635;333742941;number of overall MSHR miss cycles 
system.cpu04.dcache.overall_mshr_miss_latency::total;10750559480;40552199457;1695510181;2005751485;3864157635;333742941;number of overall MSHR miss cycles 
system.cpu04.dcache.ReadReq_mshr_uncacheable_latency::cpu04.data;14544000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu04.dcache.ReadReq_mshr_uncacheable_latency::total;14544000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu04.dcache.WriteReq_mshr_uncacheable_latency::cpu04.data;2279437000;3119411000;98538000;158008000;127147000;9282000;number of WriteReq MSHR uncacheable cycles 
system.cpu04.dcache.WriteReq_mshr_uncacheable_latency::total;2279437000;3119411000;98538000;158008000;127147000;9282000;number of WriteReq MSHR uncacheable cycles 
system.cpu04.dcache.overall_mshr_uncacheable_latency::cpu04.data;2293981000;3119411000;98538000;158008000;127147000;9282000;number of overall MSHR uncacheable cycles 
system.cpu04.dcache.overall_mshr_uncacheable_latency::total;2293981000;3119411000;98538000;158008000;127147000;9282000;number of overall MSHR uncacheable cycles 
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data;0.049661;0.056214;0.055212;0.034089;0.032370;0.061885;mshr miss rate for ReadReq accesses 
system.cpu04.dcache.ReadReq_mshr_miss_rate::total;0.049661;0.056214;0.055212;0.034089;0.032370;0.061885;mshr miss rate for ReadReq accesses 
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data;0.015161;0.031676;0.051010;0.033562;0.060330;0.059073;mshr miss rate for WriteReq accesses 
system.cpu04.dcache.WriteReq_mshr_miss_rate::total;0.015161;0.031676;0.051010;0.033562;0.060330;0.059073;mshr miss rate for WriteReq accesses 
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data;0.083114;0.357121;0.231020;0.205357;0.193058;0.134641;mshr miss rate for LoadLockedReq accesses 
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total;0.083114;0.357121;0.231020;0.205357;0.193058;0.134641;mshr miss rate for LoadLockedReq accesses 
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data;0.216811;0.534564;0.298364;0.276351;0.251643;0.052414;mshr miss rate for StoreCondReq accesses 
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total;0.216811;0.534564;0.298364;0.276351;0.251643;0.052414;mshr miss rate for StoreCondReq accesses 
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data;0.038918;0.049323;0.053670;0.033894;0.042223;0.060707;mshr miss rate for demand accesses 
system.cpu04.dcache.demand_mshr_miss_rate::total;0.038918;0.049323;0.053670;0.033894;0.042223;0.060707;mshr miss rate for demand accesses 
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data;0.038918;0.049323;0.053670;0.033894;0.042223;0.060707;mshr miss rate for overall accesses 
system.cpu04.dcache.overall_mshr_miss_rate::total;0.038918;0.049323;0.053670;0.033894;0.042223;0.060707;mshr miss rate for overall accesses 
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data;61334.016679;48550.929145;56873.241361;57250.610583;70522.302214;63893.515172;average ReadReq mshr miss latency 
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total;61334.016679;48550.929145;56873.241361;57250.610583;70522.302214;63893.515172;average ReadReq mshr miss latency 
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data;54895.078930;38393.857813;62125.150020;61938.368856;74888.366959;68859.636143;average WriteReq mshr miss latency 
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total;54895.078930;38393.857813;62125.150020;61938.368856;74888.366959;68859.636143;average WriteReq mshr miss latency 
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data;63856.725994;40944.982883;46527.391048;47339.857005;50051.900111;71393.271845;average LoadLockedReq mshr miss latency 
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total;63856.725994;40944.982883;46527.391048;47339.857005;50051.900111;71393.271845;average LoadLockedReq mshr miss latency 
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data;24872.830438;37593.168648;36051.132223;34671.697130;34160.697761;32895.105263;average StoreCondReq mshr miss latency 
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total;24872.830438;37593.168648;36051.132223;34671.697130;34160.697761;32895.105263;average StoreCondReq mshr miss latency 
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu04.data;inf;inf;inf;inf;inf;;average StoreCondFailReq mshr miss latency 
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;;average StoreCondFailReq mshr miss latency 
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data;60552.886561;46718.908504;58704.735856;58966.676025;72720.658581;65918.021134;average overall mshr miss latency 
system.cpu04.dcache.demand_avg_mshr_miss_latency::total;60552.886561;46718.908504;58704.735856;58966.676025;72720.658581;65918.021134;average overall mshr miss latency 
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data;60552.886561;46718.908504;58704.735856;58966.676025;72720.658581;65918.021134;average overall mshr miss latency 
system.cpu04.dcache.overall_avg_mshr_miss_latency::total;60552.886561;46718.908504;58704.735856;58966.676025;72720.658581;65918.021134;average overall mshr miss latency 
system.cpu04.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu04.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu04.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu04.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu04.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu04.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu04.dcache.overall_avg_mshr_uncacheable_latency::cpu04.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu04.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu04.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu05.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu05.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu05.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu05.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu05.dtb.read_hits;3024962;2881671;117558;140412;630943;38382;DTB read hits 
system.cpu05.dtb.read_misses;2033;0;0;324;1748;324;DTB read misses 
system.cpu05.dtb.read_acv;0;0;0;12;12;12;DTB read access violations 
system.cpu05.dtb.read_accesses;158200;0;0;1832;362114;1820;DTB read accesses 
system.cpu05.dtb.write_hits;1351934;1221055;50183;75131;266111;19587;DTB write hits 
system.cpu05.dtb.write_misses;178;0;0;38;12621;38;DTB write misses 
system.cpu05.dtb.write_acv;16;0;0;9;9;9;DTB write access violations 
system.cpu05.dtb.write_accesses;76626;0;0;878;113712;875;DTB write accesses 
system.cpu05.dtb.data_hits;4376896;4102726;167741;215543;897054;57969;DTB hits 
system.cpu05.dtb.data_misses;2211;0;0;362;14369;362;DTB misses 
system.cpu05.dtb.data_acv;16;0;0;21;21;21;DTB access violations 
system.cpu05.dtb.data_accesses;234826;0;0;2710;475826;2695;DTB accesses 
system.cpu05.itb.fetch_hits;1849899;1030503;39734;88644;2878973;28376;ITB hits 
system.cpu05.itb.fetch_misses;1245;0;0;125;169;125;ITB misses 
system.cpu05.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu05.itb.fetch_accesses;1851144;1030503;39734;88769;2879142;28501;ITB accesses 
system.cpu05.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu05.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu05.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu05.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu05.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu05.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu05.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu05.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu05.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu05.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu05.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu05.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu05.numCycles;540921548;484179702;17187303;30000739;29374443;2343751;number of cpu cycles simulated 
system.cpu05.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu05.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu05.committedInsts;14076810;13705059;557076;658764;4067857;203026;Number of instructions committed 
system.cpu05.committedOps;14076810;13705059;557076;658764;4067857;203026;Number of ops (including micro ops) committed 
system.cpu05.num_int_alu_accesses;13602172;13299649;541032;632292;2435512;195711;Number of integer alu accesses 
system.cpu05.num_fp_alu_accesses;13158;938;134;250;1595456;431;Number of float alu accesses 
system.cpu05.num_func_calls;528969;523848;21166;23706;41392;5233;number of times a function call or return occured 
system.cpu05.num_conditional_control_insts;1326925;1251589;51308;58232;248698;24590;number of instructions that are conditional controls 
system.cpu05.num_int_insts;13602172;13299649;541032;632292;2435512;195711;number of integer instructions 
system.cpu05.num_fp_insts;13158;938;134;250;1595456;431;number of float instructions 
system.cpu05.num_int_register_reads;18662254;18476678;751180;854956;4871098;261878;number of times the integer registers were read 
system.cpu05.num_int_register_writes;10765585;10660850;432509;493402;1875538;149530;number of times the integer registers were written 
system.cpu05.num_fp_register_reads;8020;462;66;120;2707469;219;number of times the floating registers were read 
system.cpu05.num_fp_register_writes;7831;476;68;121;1576398;223;number of times the floating registers were written 
system.cpu05.num_mem_refs;4386606;4107863;167966;216979;914758;59115;number of memory refs 
system.cpu05.num_load_insts;3028771;2881741;117568;141289;635154;39274;Number of load instructions 
system.cpu05.num_store_insts;1357835;1226122;50398;75690;279604;19841;Number of store instructions 
system.cpu05.num_idle_cycles;502142098.585960;447235567.625903;15677680.876086;28167600.495609;18946116.296058;1792608.359694;Number of idle cycles 
system.cpu05.num_busy_cycles;38779449.414040;36944134.374097;1509622.123914;1833138.504391;10428326.703942;551142.640306;Number of busy cycles 
system.cpu05.not_idle_fraction;0.071691;0.076303;0.087834;0.061103;0.355014;0.235154;Percentage of non-idle cycles 
system.cpu05.idle_fraction;0.928309;0.923697;0.912166;0.938897;0.644986;0.764846;Percentage of idle cycles 
system.cpu05.Branches;2107474;2009287;81740;93290;308227;31974;Number of branches fetched 
system.cpu05.op_class::No_OpClass;79662;49393;1887;5745;44722;3062;Class of executed instruction 
system.cpu05.op_class::IntAlu;9117865;9112188;370283;402619;1381719;131446;Class of executed instruction 
system.cpu05.op_class::IntMult;50745;55373;2216;2192;3945;343;Class of executed instruction 
system.cpu05.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::FloatAdd;2962;28;4;43;803492;29;Class of executed instruction 
system.cpu05.op_class::FloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::FloatCvt;0;0;0;0;5;0;Class of executed instruction 
system.cpu05.op_class::FloatMult;0;0;0;0;754035;0;Class of executed instruction 
system.cpu05.op_class::FloatDiv;560;0;0;3;3;3;Class of executed instruction 
system.cpu05.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::MemRead;3069999;2912855;119057;144576;640032;40500;Class of executed instruction 
system.cpu05.op_class::MemWrite;1358277;1226137;50400;75714;279718;19852;Class of executed instruction 
system.cpu05.op_class::IprAccess;398967;349085;13229;28255;174576;8174;Class of executed instruction 
system.cpu05.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::total;14079037;13705059;557076;659147;4082247;203409;Class of executed instruction 
system.cpu05.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu05.kern.inst.quiesce;7689;5022;207;337;250;21;number of quiesce instructions executed 
system.cpu05.kern.inst.hwrei;93877;85988;3189;6113;21179;1227;number of hwrei instructions executed 
system.cpu05.kern.ipl_count::0;20361;19485;735;1349;1665;199;number of times we switched to this ipl 
system.cpu05.kern.ipl_count::22;5007;4958;176;307;301;24;number of times we switched to this ipl 
system.cpu05.kern.ipl_count::30;87;67;33;34;74;2;number of times we switched to this ipl 
system.cpu05.kern.ipl_count::31;54541;51420;1888;3225;3692;370;number of times we switched to this ipl 
system.cpu05.kern.ipl_count::total;79996;75930;2832;4915;5732;595;number of times we switched to this ipl 
system.cpu05.kern.ipl_good::0;20355;19485;735;1349;1665;199;number of times we switched to this ipl from a different ipl 
system.cpu05.kern.ipl_good::22;5007;4958;176;307;301;24;number of times we switched to this ipl from a different ipl 
system.cpu05.kern.ipl_good::30;87;67;33;34;74;2;number of times we switched to this ipl from a different ipl 
system.cpu05.kern.ipl_good::31;20268;19418;702;1315;1614;197;number of times we switched to this ipl from a different ipl 
system.cpu05.kern.ipl_good::total;45717;43928;1646;3005;3654;422;number of times we switched to this ipl from a different ipl 
system.cpu05.kern.ipl_ticks::0;4722800980000;4675477870000;165303150000;289067650000;269810910000;21836650000;number of cycles we spent at this ipl 
system.cpu05.kern.ipl_ticks::22;16455940000;16009090000;577530000;1010170000;1005340000;80200000;number of cycles we spent at this ipl 
system.cpu05.kern.ipl_ticks::30;859030000;676240000;334760000;344630000;675120000;20460000;number of cycles we spent at this ipl 
system.cpu05.kern.ipl_ticks::31;669099250000;149633820000;5657590000;9584940000;22253060000;1500200000;number of cycles we spent at this ipl 
system.cpu05.kern.ipl_ticks::total;5409215200000;4841797020000;171873030000;300007390000;293744430000;23437510000;number of cycles we spent at this ipl 
system.cpu05.kern.ipl_used::0;0.999705;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu05.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu05.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu05.kern.ipl_used::31;0.371610;0.377635;0.371822;0.407752;0.437161;0.532432;fraction of swpipl calls that actually changed the ipl 
system.cpu05.kern.ipl_used::total;0.571491;0.578533;0.581215;0.611394;0.637474;0.709244;fraction of swpipl calls that actually changed the ipl 
system.cpu05.kern.syscall::2;1;;;;;;number of syscalls executed 
system.cpu05.kern.syscall::3;6;;;;;;number of syscalls executed 
system.cpu05.kern.syscall::4;3;;;;;;number of syscalls executed 
system.cpu05.kern.syscall::6;6;;;1;1;1;number of syscalls executed 
system.cpu05.kern.syscall::17;3;;;;;;number of syscalls executed 
system.cpu05.kern.syscall::19;4;;;;;;number of syscalls executed 
system.cpu05.kern.syscall::20;2;;;;;;number of syscalls executed 
system.cpu05.kern.syscall::24;2;;;;;;number of syscalls executed 
system.cpu05.kern.syscall::33;1;;;;;;number of syscalls executed 
system.cpu05.kern.syscall::45;10;;;;;;number of syscalls executed 
system.cpu05.kern.syscall::47;2;;;;;;number of syscalls executed 
system.cpu05.kern.syscall::48;1;;;1;1;1;number of syscalls executed 
system.cpu05.kern.syscall::54;3;;;;;;number of syscalls executed 
system.cpu05.kern.syscall::58;1;;;;;;number of syscalls executed 
system.cpu05.kern.syscall::71;9;;;;;;number of syscalls executed 
system.cpu05.kern.syscall::73;2;;;;;;number of syscalls executed 
system.cpu05.kern.syscall::74;2;;;;;;number of syscalls executed 
system.cpu05.kern.syscall::87;1;;;;;;number of syscalls executed 
system.cpu05.kern.syscall::90;1;;;;;;number of syscalls executed 
system.cpu05.kern.syscall::92;2;;;;;;number of syscalls executed 
system.cpu05.kern.syscall::144;1;;;;;;number of syscalls executed 
system.cpu05.kern.syscall::total;63;;;3;4;3;number of syscalls executed 
system.cpu05.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu05.kern.callpal::wripir;32;;;;15;1;number of callpals executed 
system.cpu05.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu05.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu05.kern.callpal::swpctx;193;14;2;57;158;60;number of callpals executed 
system.cpu05.kern.callpal::tbi;4;;;4;6;4;number of callpals executed 
system.cpu05.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu05.kern.callpal::swpipl;69548;65880;2414;4166;4813;476;number of callpals executed 
system.cpu05.kern.callpal::rdps;10015;10044;355;619;609;49;number of callpals executed 
system.cpu05.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu05.kern.callpal::wrusp;1;;;;;;number of callpals executed 
system.cpu05.kern.callpal::rdusp;1;;;;;;number of callpals executed 
system.cpu05.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu05.kern.callpal::rti;5353;5025;209;408;545;93;number of callpals executed 
system.cpu05.kern.callpal::callsys;89;;;9;67;9;number of callpals executed 
system.cpu05.kern.callpal::imb;58;;;1;2;1;number of callpals executed 
system.cpu05.kern.callpal::rdunique;1;;;;31;;number of callpals executed 
system.cpu05.kern.callpal::total;85309;80963;2980;5264;6246;693;number of callpals executed 
system.cpu05.kern.mode_switch::kernel;5548;5039;211;465;703;153;number of protection mode switches 
system.cpu05.kern.mode_switch::user;278;0;0;67;263;68;number of protection mode switches 
system.cpu05.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu05.kern.mode_switch_good::kernel;0.050108;0;0;0.144086;0.374111;0.444444;fraction of useful protection mode switches 
system.cpu05.kern.mode_switch_good::user;1;nan;nan;1;1;1;fraction of useful protection mode switches 
system.cpu05.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu05.kern.mode_switch_good::total;0.095434;0;0;0.251880;0.544513;0.615385;fraction of useful protection mode switches 
system.cpu05.kern.mode_ticks::kernel;5370126490000;0;0;5052536730000;427024590000;86478340000;number of ticks spent at the given mode 
system.cpu05.kern.mode_ticks::user;21135450000;0;0;415980000;66840680000;408260000;number of ticks spent at the given mode 
system.cpu05.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu05.kern.swap_context;194;14;2;57;158;60;number of times the context was actually changed 
system.cpu05.icache.tags.replacements;46536;36695;1465;3261;10272;1785;number of replacements 
system.cpu05.icache.tags.tagsinuse;382.084027;512;512;512;512;512;Cycle average of tags in use 
system.cpu05.icache.tags.total_refs;13946763;8395753;661490;5491879;3472708;1216791;Total number of references to valid blocks. 
system.cpu05.icache.tags.sampled_refs;46536;36695;1465;3261;10272;2297;Sample count of references to valid blocks. 
system.cpu05.icache.tags.avg_refs;299.698363;228.798283;451.529010;1684.108862;338.075156;529.730518;Average number of references to valid blocks. 
system.cpu05.icache.tags.warmup_cycle;5352138868750;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu05.icache.tags.occ_blocks::cpu05.inst;382.084027;512;512;512;512;512;Average occupied blocks per requestor 
system.cpu05.icache.tags.occ_percent::cpu05.inst;0.746258;1;1;1;1;1;Average percentage of cache occupancy 
system.cpu05.icache.tags.occ_percent::total;0.746258;1;1;1;1;1;Average percentage of cache occupancy 
system.cpu05.icache.tags.occ_task_id_blocks::1024;512;512;512;512;512;512;Occupied blocks per task id 
system.cpu05.icache.tags.age_task_id_blocks_1024::2;2;2;2;13;2;2;Occupied blocks per task id 
system.cpu05.icache.tags.age_task_id_blocks_1024::4;510;498;494;497;510;356;Occupied blocks per task id 
system.cpu05.icache.tags.occ_task_id_percent::1024;1;1;1;1;1;1;Percentage of cache occupancy per task id 
system.cpu05.icache.tags.tag_accesses;28205187;27446813;1115617;1321555;8174766;408603;Number of tag accesses 
system.cpu05.icache.tags.data_accesses;28205187;27446813;1115617;1321555;8174766;408603;Number of data accesses 
system.cpu05.icache.ReadReq_hits::cpu05.inst;14031924;13668364;555611;655886;4071975;201624;number of ReadReq hits 
system.cpu05.icache.ReadReq_hits::total;14031924;13668364;555611;655886;4071975;201624;number of ReadReq hits 
system.cpu05.icache.demand_hits::cpu05.inst;14031924;13668364;555611;655886;4071975;201624;number of demand (read+write) hits 
system.cpu05.icache.demand_hits::total;14031924;13668364;555611;655886;4071975;201624;number of demand (read+write) hits 
system.cpu05.icache.overall_hits::cpu05.inst;14031924;13668364;555611;655886;4071975;201624;number of overall hits 
system.cpu05.icache.overall_hits::total;14031924;13668364;555611;655886;4071975;201624;number of overall hits 
system.cpu05.icache.ReadReq_misses::cpu05.inst;47113;36695;1465;3261;10272;1785;number of ReadReq misses 
system.cpu05.icache.ReadReq_misses::total;47113;36695;1465;3261;10272;1785;number of ReadReq misses 
system.cpu05.icache.demand_misses::cpu05.inst;47113;36695;1465;3261;10272;1785;number of demand (read+write) misses 
system.cpu05.icache.demand_misses::total;47113;36695;1465;3261;10272;1785;number of demand (read+write) misses 
system.cpu05.icache.overall_misses::cpu05.inst;47113;36695;1465;3261;10272;1785;number of overall misses 
system.cpu05.icache.overall_misses::total;47113;36695;1465;3261;10272;1785;number of overall misses 
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst;4840073000;3778334999;145528000;325545500;1054934250;174094000;number of ReadReq miss cycles 
system.cpu05.icache.ReadReq_miss_latency::total;4840073000;3778334999;145528000;325545500;1054934250;174094000;number of ReadReq miss cycles 
system.cpu05.icache.demand_miss_latency::cpu05.inst;4840073000;3778334999;145528000;325545500;1054934250;174094000;number of demand (read+write) miss cycles 
system.cpu05.icache.demand_miss_latency::total;4840073000;3778334999;145528000;325545500;1054934250;174094000;number of demand (read+write) miss cycles 
system.cpu05.icache.overall_miss_latency::cpu05.inst;4840073000;3778334999;145528000;325545500;1054934250;174094000;number of overall miss cycles 
system.cpu05.icache.overall_miss_latency::total;4840073000;3778334999;145528000;325545500;1054934250;174094000;number of overall miss cycles 
system.cpu05.icache.ReadReq_accesses::cpu05.inst;14079037;13705059;557076;659147;4082247;203409;number of ReadReq accesses(hits+misses) 
system.cpu05.icache.ReadReq_accesses::total;14079037;13705059;557076;659147;4082247;203409;number of ReadReq accesses(hits+misses) 
system.cpu05.icache.demand_accesses::cpu05.inst;14079037;13705059;557076;659147;4082247;203409;number of demand (read+write) accesses 
system.cpu05.icache.demand_accesses::total;14079037;13705059;557076;659147;4082247;203409;number of demand (read+write) accesses 
system.cpu05.icache.overall_accesses::cpu05.inst;14079037;13705059;557076;659147;4082247;203409;number of overall (read+write) accesses 
system.cpu05.icache.overall_accesses::total;14079037;13705059;557076;659147;4082247;203409;number of overall (read+write) accesses 
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst;0.003346;0.002677;0.002630;0.004947;0.002516;0.008775;miss rate for ReadReq accesses 
system.cpu05.icache.ReadReq_miss_rate::total;0.003346;0.002677;0.002630;0.004947;0.002516;0.008775;miss rate for ReadReq accesses 
system.cpu05.icache.demand_miss_rate::cpu05.inst;0.003346;0.002677;0.002630;0.004947;0.002516;0.008775;miss rate for demand accesses 
system.cpu05.icache.demand_miss_rate::total;0.003346;0.002677;0.002630;0.004947;0.002516;0.008775;miss rate for demand accesses 
system.cpu05.icache.overall_miss_rate::cpu05.inst;0.003346;0.002677;0.002630;0.004947;0.002516;0.008775;miss rate for overall accesses 
system.cpu05.icache.overall_miss_rate::total;0.003346;0.002677;0.002630;0.004947;0.002516;0.008775;miss rate for overall accesses 
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst;102733.279562;102965.935386;99336.518771;99829.960135;102699.985397;97531.652661;average ReadReq miss latency 
system.cpu05.icache.ReadReq_avg_miss_latency::total;102733.279562;102965.935386;99336.518771;99829.960135;102699.985397;97531.652661;average ReadReq miss latency 
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst;102733.279562;102965.935386;99336.518771;99829.960135;102699.985397;97531.652661;average overall miss latency 
system.cpu05.icache.demand_avg_miss_latency::total;102733.279562;102965.935386;99336.518771;99829.960135;102699.985397;97531.652661;average overall miss latency 
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst;102733.279562;102965.935386;99336.518771;99829.960135;102699.985397;97531.652661;average overall miss latency 
system.cpu05.icache.overall_avg_miss_latency::total;102733.279562;102965.935386;99336.518771;99829.960135;102699.985397;97531.652661;average overall miss latency 
system.cpu05.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu05.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu05.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu05.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu05.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu05.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu05.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu05.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst;47113;36695;1465;3261;10272;1785;number of ReadReq MSHR misses 
system.cpu05.icache.ReadReq_mshr_misses::total;47113;36695;1465;3261;10272;1785;number of ReadReq MSHR misses 
system.cpu05.icache.demand_mshr_misses::cpu05.inst;47113;36695;1465;3261;10272;1785;number of demand (read+write) MSHR misses 
system.cpu05.icache.demand_mshr_misses::total;47113;36695;1465;3261;10272;1785;number of demand (read+write) MSHR misses 
system.cpu05.icache.overall_mshr_misses::cpu05.inst;47113;36695;1465;3261;10272;1785;number of overall MSHR misses 
system.cpu05.icache.overall_mshr_misses::total;47113;36695;1465;3261;10272;1785;number of overall MSHR misses 
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst;3606679000;2834528001;108114000;240586500;788873750;127518000;number of ReadReq MSHR miss cycles 
system.cpu05.icache.ReadReq_mshr_miss_latency::total;3606679000;2834528001;108114000;240586500;788873750;127518000;number of ReadReq MSHR miss cycles 
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst;3606679000;2834528001;108114000;240586500;788873750;127518000;number of demand (read+write) MSHR miss cycles 
system.cpu05.icache.demand_mshr_miss_latency::total;3606679000;2834528001;108114000;240586500;788873750;127518000;number of demand (read+write) MSHR miss cycles 
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst;3606679000;2834528001;108114000;240586500;788873750;127518000;number of overall MSHR miss cycles 
system.cpu05.icache.overall_mshr_miss_latency::total;3606679000;2834528001;108114000;240586500;788873750;127518000;number of overall MSHR miss cycles 
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst;0.003346;0.002677;0.002630;0.004947;0.002516;0.008775;mshr miss rate for ReadReq accesses 
system.cpu05.icache.ReadReq_mshr_miss_rate::total;0.003346;0.002677;0.002630;0.004947;0.002516;0.008775;mshr miss rate for ReadReq accesses 
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst;0.003346;0.002677;0.002630;0.004947;0.002516;0.008775;mshr miss rate for demand accesses 
system.cpu05.icache.demand_mshr_miss_rate::total;0.003346;0.002677;0.002630;0.004947;0.002516;0.008775;mshr miss rate for demand accesses 
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst;0.003346;0.002677;0.002630;0.004947;0.002516;0.008775;mshr miss rate for overall accesses 
system.cpu05.icache.overall_mshr_miss_rate::total;0.003346;0.002677;0.002630;0.004947;0.002516;0.008775;mshr miss rate for overall accesses 
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst;76553.796192;77245.619321;73797.952218;73776.908924;76798.456970;71438.655462;average ReadReq mshr miss latency 
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total;76553.796192;77245.619321;73797.952218;73776.908924;76798.456970;71438.655462;average ReadReq mshr miss latency 
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst;76553.796192;77245.619321;73797.952218;73776.908924;76798.456970;71438.655462;average overall mshr miss latency 
system.cpu05.icache.demand_avg_mshr_miss_latency::total;76553.796192;77245.619321;73797.952218;73776.908924;76798.456970;71438.655462;average overall mshr miss latency 
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst;76553.796192;77245.619321;73797.952218;73776.908924;76798.456970;71438.655462;average overall mshr miss latency 
system.cpu05.icache.overall_avg_mshr_miss_latency::total;76553.796192;77245.619321;73797.952218;73776.908924;76798.456970;71438.655462;average overall mshr miss latency 
system.cpu05.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu05.dcache.tags.replacements;97404;88050;4311;3615;31366;2077;number of replacements 
system.cpu05.dcache.tags.tagsinuse;459.420259;800.582369;779.778386;776.908182;922.489643;916.234282;Cycle average of tags in use 
system.cpu05.dcache.tags.total_refs;4187804;1087703;394291;2518368;1018206;257867;Total number of references to valid blocks. 
system.cpu05.dcache.tags.sampled_refs;97404;88050;4311;3615;31366;2988;Sample count of references to valid blocks. 
system.cpu05.dcache.tags.avg_refs;42.994169;12.353242;91.461610;696.643983;32.462093;86.300870;Average number of references to valid blocks. 
system.cpu05.dcache.tags.warmup_cycle;5352561740000;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu05.dcache.tags.occ_blocks::cpu05.data;459.420259;800.582369;779.778386;776.908182;922.489643;916.234282;Average occupied blocks per requestor 
system.cpu05.dcache.tags.occ_percent::cpu05.data;0.448653;0.781819;0.761502;0.758699;0.900869;0.894760;Average percentage of cache occupancy 
system.cpu05.dcache.tags.occ_percent::total;0.448653;0.781819;0.761502;0.758699;0.900869;0.894760;Average percentage of cache occupancy 
system.cpu05.dcache.tags.occ_task_id_blocks::1024;813;789;790;779;852;911;Occupied blocks per task id 
system.cpu05.dcache.tags.age_task_id_blocks_1024::3;3;13;16;1;4;62;Occupied blocks per task id 
system.cpu05.dcache.tags.age_task_id_blocks_1024::4;810;776;774;745;848;849;Occupied blocks per task id 
system.cpu05.dcache.tags.occ_task_id_percent::1024;0.793945;0.770508;0.771484;0.760742;0.832031;0.889648;Percentage of cache occupancy per task id 
system.cpu05.dcache.tags.tag_accesses;8886940;8321489;341112;436455;1835625;119632;Number of tag accesses 
system.cpu05.dcache.tags.data_accesses;8886940;8321489;341112;436455;1835625;119632;Number of data accesses 
system.cpu05.dcache.ReadReq_hits::cpu05.data;2847828;2742955;110771;135270;609497;36616;number of ReadReq hits 
system.cpu05.dcache.ReadReq_hits::total;2847828;2742955;110771;135270;609497;36616;number of ReadReq hits 
system.cpu05.dcache.WriteReq_hits::cpu05.data;1302543;1186296;48607;71641;245662;18421;number of WriteReq hits 
system.cpu05.dcache.WriteReq_hits::total;1302543;1186296;48607;71641;245662;18421;number of WriteReq hits 
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data;29293;14858;716;1591;2368;528;number of LoadLockedReq hits 
system.cpu05.dcache.LoadLockedReq_hits::total;29293;14858;716;1591;2368;528;number of LoadLockedReq hits 
system.cpu05.dcache.StoreCondReq_hits::cpu05.data;15411;9627;431;1214;1682;530;number of StoreCondReq hits 
system.cpu05.dcache.StoreCondReq_hits::total;15411;9627;431;1214;1682;530;number of StoreCondReq hits 
system.cpu05.dcache.demand_hits::cpu05.data;4150371;3929251;159378;206911;855159;55037;number of demand (read+write) hits 
system.cpu05.dcache.demand_hits::total;4150371;3929251;159378;206911;855159;55037;number of demand (read+write) hits 
system.cpu05.dcache.overall_hits::cpu05.data;4150371;3929251;159378;206911;855159;55037;number of overall hits 
system.cpu05.dcache.overall_hits::total;4150371;3929251;159378;206911;855159;55037;number of overall hits 
system.cpu05.dcache.ReadReq_misses::cpu05.data;147044;122969;5941;3950;20832;1745;number of ReadReq misses 
system.cpu05.dcache.ReadReq_misses::total;147044;122969;5941;3950;20832;1745;number of ReadReq misses 
system.cpu05.dcache.WriteReq_misses::cpu05.data;14694;14083;535;1526;17385;678;number of WriteReq misses 
system.cpu05.dcache.WriteReq_misses::total;14694;14083;535;1526;17385;678;number of WriteReq misses 
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data;2518;959;140;138;693;49;number of LoadLockedReq misses 
system.cpu05.dcache.LoadLockedReq_misses::total;2518;959;140;138;693;49;number of LoadLockedReq misses 
system.cpu05.dcache.StoreCondReq_misses::cpu05.data;4960;5490;277;366;993;45;number of StoreCondReq misses 
system.cpu05.dcache.StoreCondReq_misses::total;4960;5490;277;366;993;45;number of StoreCondReq misses 
system.cpu05.dcache.demand_misses::cpu05.data;161738;137052;6476;5476;38217;2423;number of demand (read+write) misses 
system.cpu05.dcache.demand_misses::total;161738;137052;6476;5476;38217;2423;number of demand (read+write) misses 
system.cpu05.dcache.overall_misses::cpu05.data;161738;137052;6476;5476;38217;2423;number of overall misses 
system.cpu05.dcache.overall_misses::total;161738;137052;6476;5476;38217;2423;number of overall misses 
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data;12633871951;8568691229;441788735;320703990;1996427809;155271982;number of ReadReq miss cycles 
system.cpu05.dcache.ReadReq_miss_latency::total;12633871951;8568691229;441788735;320703990;1996427809;155271982;number of ReadReq miss cycles 
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data;1142220575;828383140;35847414;123847721;1793318286;62225966;number of WriteReq miss cycles 
system.cpu05.dcache.WriteReq_miss_latency::total;1142220575;828383140;35847414;123847721;1793318286;62225966;number of WriteReq miss cycles 
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data;227102154;104730700;11389467;10279733;47370203;4088498;number of LoadLockedReq miss cycles 
system.cpu05.dcache.LoadLockedReq_miss_latency::total;227102154;104730700;11389467;10279733;47370203;4088498;number of LoadLockedReq miss cycles 
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data;245359234;288811948;15272837;20010747;57346736;2672987;number of StoreCondReq miss cycles 
system.cpu05.dcache.StoreCondReq_miss_latency::total;245359234;288811948;15272837;20010747;57346736;2672987;number of StoreCondReq miss cycles 
system.cpu05.dcache.StoreCondFailReq_miss_latency::cpu05.data;45102000;7420000;554000;504000;2732000;;number of StoreCondFailReq miss cycles 
system.cpu05.dcache.StoreCondFailReq_miss_latency::total;45102000;7420000;554000;504000;2732000;;number of StoreCondFailReq miss cycles 
system.cpu05.dcache.demand_miss_latency::cpu05.data;13776092526;9397074369;477636149;444551711;3789746095;217497948;number of demand (read+write) miss cycles 
system.cpu05.dcache.demand_miss_latency::total;13776092526;9397074369;477636149;444551711;3789746095;217497948;number of demand (read+write) miss cycles 
system.cpu05.dcache.overall_miss_latency::cpu05.data;13776092526;9397074369;477636149;444551711;3789746095;217497948;number of overall miss cycles 
system.cpu05.dcache.overall_miss_latency::total;13776092526;9397074369;477636149;444551711;3789746095;217497948;number of overall miss cycles 
system.cpu05.dcache.ReadReq_accesses::cpu05.data;2994872;2865924;116712;139220;630329;38361;number of ReadReq accesses(hits+misses) 
system.cpu05.dcache.ReadReq_accesses::total;2994872;2865924;116712;139220;630329;38361;number of ReadReq accesses(hits+misses) 
system.cpu05.dcache.WriteReq_accesses::cpu05.data;1317237;1200379;49142;73167;263047;19099;number of WriteReq accesses(hits+misses) 
system.cpu05.dcache.WriteReq_accesses::total;1317237;1200379;49142;73167;263047;19099;number of WriteReq accesses(hits+misses) 
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data;31811;15817;856;1729;3061;577;number of LoadLockedReq accesses(hits+misses) 
system.cpu05.dcache.LoadLockedReq_accesses::total;31811;15817;856;1729;3061;577;number of LoadLockedReq accesses(hits+misses) 
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data;20371;15117;708;1580;2675;575;number of StoreCondReq accesses(hits+misses) 
system.cpu05.dcache.StoreCondReq_accesses::total;20371;15117;708;1580;2675;575;number of StoreCondReq accesses(hits+misses) 
system.cpu05.dcache.demand_accesses::cpu05.data;4312109;4066303;165854;212387;893376;57460;number of demand (read+write) accesses 
system.cpu05.dcache.demand_accesses::total;4312109;4066303;165854;212387;893376;57460;number of demand (read+write) accesses 
system.cpu05.dcache.overall_accesses::cpu05.data;4312109;4066303;165854;212387;893376;57460;number of overall (read+write) accesses 
system.cpu05.dcache.overall_accesses::total;4312109;4066303;165854;212387;893376;57460;number of overall (read+write) accesses 
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data;0.049099;0.042907;0.050903;0.028372;0.033049;0.045489;miss rate for ReadReq accesses 
system.cpu05.dcache.ReadReq_miss_rate::total;0.049099;0.042907;0.050903;0.028372;0.033049;0.045489;miss rate for ReadReq accesses 
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data;0.011155;0.011732;0.010887;0.020856;0.066091;0.035499;miss rate for WriteReq accesses 
system.cpu05.dcache.WriteReq_miss_rate::total;0.011155;0.011732;0.010887;0.020856;0.066091;0.035499;miss rate for WriteReq accesses 
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data;0.079155;0.060631;0.163551;0.079815;0.226397;0.084922;miss rate for LoadLockedReq accesses 
system.cpu05.dcache.LoadLockedReq_miss_rate::total;0.079155;0.060631;0.163551;0.079815;0.226397;0.084922;miss rate for LoadLockedReq accesses 
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data;0.243483;0.363167;0.391243;0.231646;0.371215;0.078261;miss rate for StoreCondReq accesses 
system.cpu05.dcache.StoreCondReq_miss_rate::total;0.243483;0.363167;0.391243;0.231646;0.371215;0.078261;miss rate for StoreCondReq accesses 
system.cpu05.dcache.demand_miss_rate::cpu05.data;0.037508;0.033704;0.039046;0.025783;0.042778;0.042168;miss rate for demand accesses 
system.cpu05.dcache.demand_miss_rate::total;0.037508;0.033704;0.039046;0.025783;0.042778;0.042168;miss rate for demand accesses 
system.cpu05.dcache.overall_miss_rate::cpu05.data;0.037508;0.033704;0.039046;0.025783;0.042778;0.042168;miss rate for overall accesses 
system.cpu05.dcache.overall_miss_rate::total;0.037508;0.033704;0.039046;0.025783;0.042778;0.042168;miss rate for overall accesses 
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data;85918.989901;69681.718392;74362.688941;81190.883544;95834.668251;88981.078510;average ReadReq miss latency 
system.cpu05.dcache.ReadReq_avg_miss_latency::total;85918.989901;69681.718392;74362.688941;81190.883544;95834.668251;88981.078510;average ReadReq miss latency 
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data;77733.808017;58821.496840;67004.512150;81158.401704;103153.194478;91778.710914;average WriteReq miss latency 
system.cpu05.dcache.WriteReq_avg_miss_latency::total;77733.808017;58821.496840;67004.512150;81158.401704;103153.194478;91778.710914;average WriteReq miss latency 
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data;90191.482923;109208.237748;81353.335714;74490.818841;68355.271284;83438.734694;average LoadLockedReq miss latency 
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total;90191.482923;109208.237748;81353.335714;74490.818841;68355.271284;83438.734694;average LoadLockedReq miss latency 
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data;49467.587500;52606.912204;55136.595668;54674.172131;57750.992951;59399.711111;average StoreCondReq miss latency 
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total;49467.587500;52606.912204;55136.595668;54674.172131;57750.992951;59399.711111;average StoreCondReq miss latency 
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::cpu05.data;inf;inf;inf;inf;inf;;average StoreCondFailReq miss latency 
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;;average StoreCondFailReq miss latency 
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data;85175.360929;68565.758756;73754.809914;81181.831812;99163.882435;89763.907553;average overall miss latency 
system.cpu05.dcache.demand_avg_miss_latency::total;85175.360929;68565.758756;73754.809914;81181.831812;99163.882435;89763.907553;average overall miss latency 
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data;85175.360929;68565.758756;73754.809914;81181.831812;99163.882435;89763.907553;average overall miss latency 
system.cpu05.dcache.overall_avg_miss_latency::total;85175.360929;68565.758756;73754.809914;81181.831812;99163.882435;89763.907553;average overall miss latency 
system.cpu05.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu05.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu05.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu05.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu05.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu05.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu05.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu05.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu05.dcache.writebacks::writebacks;11793;4153;310;1045;16261;843;number of writebacks 
system.cpu05.dcache.writebacks::total;11793;4153;310;1045;16261;843;number of writebacks 
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data;147044;122969;5941;3950;20832;1745;number of ReadReq MSHR misses 
system.cpu05.dcache.ReadReq_mshr_misses::total;147044;122969;5941;3950;20832;1745;number of ReadReq MSHR misses 
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data;14694;14083;535;1526;17385;678;number of WriteReq MSHR misses 
system.cpu05.dcache.WriteReq_mshr_misses::total;14694;14083;535;1526;17385;678;number of WriteReq MSHR misses 
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data;2518;959;140;138;693;49;number of LoadLockedReq MSHR misses 
system.cpu05.dcache.LoadLockedReq_mshr_misses::total;2518;959;140;138;693;49;number of LoadLockedReq MSHR misses 
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data;4959;5489;277;366;993;45;number of StoreCondReq MSHR misses 
system.cpu05.dcache.StoreCondReq_mshr_misses::total;4959;5489;277;366;993;45;number of StoreCondReq MSHR misses 
system.cpu05.dcache.demand_mshr_misses::cpu05.data;161738;137052;6476;5476;38217;2423;number of demand (read+write) MSHR misses 
system.cpu05.dcache.demand_mshr_misses::total;161738;137052;6476;5476;38217;2423;number of demand (read+write) MSHR misses 
system.cpu05.dcache.overall_mshr_misses::cpu05.data;161738;137052;6476;5476;38217;2423;number of overall MSHR misses 
system.cpu05.dcache.overall_mshr_misses::total;161738;137052;6476;5476;38217;2423;number of overall MSHR misses 
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data;8870557049;5741248771;300419265;221274010;1466062191;111054018;number of ReadReq MSHR miss cycles 
system.cpu05.dcache.ReadReq_mshr_miss_latency::total;8870557049;5741248771;300419265;221274010;1466062191;111054018;number of ReadReq MSHR miss cycles 
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data;730491425;397516860;19871586;81645279;1337828714;44951034;number of WriteReq MSHR miss cycles 
system.cpu05.dcache.WriteReq_mshr_miss_latency::total;730491425;397516860;19871586;81645279;1337828714;44951034;number of WriteReq MSHR miss cycles 
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data;161509846;79958300;7998533;6967267;31613797;2897502;number of LoadLockedReq MSHR miss cycles 
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total;161509846;79958300;7998533;6967267;31613797;2897502;number of LoadLockedReq MSHR miss cycles 
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data;120242766;116573052;7585163;9402253;33473264;1545013;number of StoreCondReq MSHR miss cycles 
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total;120242766;116573052;7585163;9402253;33473264;1545013;number of StoreCondReq MSHR miss cycles 
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::cpu05.data;31770000;5220000;400000;350000;1940000;;number of StoreCondFailReq MSHR miss cycles 
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::total;31770000;5220000;400000;350000;1940000;;number of StoreCondFailReq MSHR miss cycles 
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data;9601048474;6138765631;320290851;302919289;2803890905;156005052;number of demand (read+write) MSHR miss cycles 
system.cpu05.dcache.demand_mshr_miss_latency::total;9601048474;6138765631;320290851;302919289;2803890905;156005052;number of demand (read+write) MSHR miss cycles 
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data;9601048474;6138765631;320290851;302919289;2803890905;156005052;number of overall MSHR miss cycles 
system.cpu05.dcache.overall_mshr_miss_latency::total;9601048474;6138765631;320290851;302919289;2803890905;156005052;number of overall MSHR miss cycles 
system.cpu05.dcache.ReadReq_mshr_uncacheable_latency::cpu05.data;12362000;;;600000;600000;;number of ReadReq MSHR uncacheable cycles 
system.cpu05.dcache.ReadReq_mshr_uncacheable_latency::total;12362000;;;600000;600000;;number of ReadReq MSHR uncacheable cycles 
system.cpu05.dcache.WriteReq_mshr_uncacheable_latency::cpu05.data;2254250000;1824958000;83916000;139642000;127266000;9736000;number of WriteReq MSHR uncacheable cycles 
system.cpu05.dcache.WriteReq_mshr_uncacheable_latency::total;2254250000;1824958000;83916000;139642000;127266000;9736000;number of WriteReq MSHR uncacheable cycles 
system.cpu05.dcache.overall_mshr_uncacheable_latency::cpu05.data;2266612000;1824958000;83916000;140242000;127866000;9736000;number of overall MSHR uncacheable cycles 
system.cpu05.dcache.overall_mshr_uncacheable_latency::total;2266612000;1824958000;83916000;140242000;127866000;9736000;number of overall MSHR uncacheable cycles 
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data;0.049099;0.042907;0.050903;0.028372;0.033049;0.045489;mshr miss rate for ReadReq accesses 
system.cpu05.dcache.ReadReq_mshr_miss_rate::total;0.049099;0.042907;0.050903;0.028372;0.033049;0.045489;mshr miss rate for ReadReq accesses 
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data;0.011155;0.011732;0.010887;0.020856;0.066091;0.035499;mshr miss rate for WriteReq accesses 
system.cpu05.dcache.WriteReq_mshr_miss_rate::total;0.011155;0.011732;0.010887;0.020856;0.066091;0.035499;mshr miss rate for WriteReq accesses 
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data;0.079155;0.060631;0.163551;0.079815;0.226397;0.084922;mshr miss rate for LoadLockedReq accesses 
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total;0.079155;0.060631;0.163551;0.079815;0.226397;0.084922;mshr miss rate for LoadLockedReq accesses 
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data;0.243434;0.363101;0.391243;0.231646;0.371215;0.078261;mshr miss rate for StoreCondReq accesses 
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total;0.243434;0.363101;0.391243;0.231646;0.371215;0.078261;mshr miss rate for StoreCondReq accesses 
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data;0.037508;0.033704;0.039046;0.025783;0.042778;0.042168;mshr miss rate for demand accesses 
system.cpu05.dcache.demand_mshr_miss_rate::total;0.037508;0.033704;0.039046;0.025783;0.042778;0.042168;mshr miss rate for demand accesses 
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data;0.037508;0.033704;0.039046;0.025783;0.042778;0.042168;mshr miss rate for overall accesses 
system.cpu05.dcache.overall_mshr_miss_rate::total;0.037508;0.033704;0.039046;0.025783;0.042778;0.042168;mshr miss rate for overall accesses 
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data;60325.868781;46688.586319;50567.120855;56018.736709;70375.489199;63641.271060;average ReadReq mshr miss latency 
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total;60325.868781;46688.586319;50567.120855;56018.736709;70375.489199;63641.271060;average ReadReq mshr miss latency 
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data;49713.585477;28226.717319;37143.151402;53502.804063;76953.046534;66299.460177;average WriteReq mshr miss latency 
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total;49713.585477;28226.717319;37143.151402;53502.804063;76953.046534;66299.460177;average WriteReq mshr miss latency 
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data;64142.115171;83376.746611;57132.378571;50487.442029;45618.754690;59132.693878;average LoadLockedReq mshr miss latency 
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total;64142.115171;83376.746611;57132.378571;50487.442029;45618.754690;59132.693878;average LoadLockedReq mshr miss latency 
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data;24247.381730;21237.575515;27383.259928;25689.215847;33709.228600;34333.622222;average StoreCondReq mshr miss latency 
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total;24247.381730;21237.575515;27383.259928;25689.215847;33709.228600;34333.622222;average StoreCondReq mshr miss latency 
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu05.data;inf;inf;inf;inf;inf;;average StoreCondFailReq mshr miss latency 
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;;average StoreCondFailReq mshr miss latency 
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data;59361.736104;44791.507099;49458.130173;55317.620343;73367.634953;64385.081304;average overall mshr miss latency 
system.cpu05.dcache.demand_avg_mshr_miss_latency::total;59361.736104;44791.507099;49458.130173;55317.620343;73367.634953;64385.081304;average overall mshr miss latency 
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data;59361.736104;44791.507099;49458.130173;55317.620343;73367.634953;64385.081304;average overall mshr miss latency 
system.cpu05.dcache.overall_avg_mshr_miss_latency::total;59361.736104;44791.507099;49458.130173;55317.620343;73367.634953;64385.081304;average overall mshr miss latency 
system.cpu05.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu05.data;inf;;;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu05.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu05.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu05.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu05.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu05.dcache.overall_avg_mshr_uncacheable_latency::cpu05.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu05.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu05.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu06.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu06.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu06.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu06.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu06.dtb.read_hits;2770628;2867797;170191;522049;631919;95538;DTB read hits 
system.cpu06.dtb.read_misses;324;0;46;37;1448;371;DTB read misses 
system.cpu06.dtb.read_acv;12;0;0;0;0;0;DTB read access violations 
system.cpu06.dtb.read_accesses;1846;0;5448;177547;394654;34021;DTB read accesses 
system.cpu06.dtb.write_hits;1190724;1214389;71920;225966;277383;95017;DTB write hits 
system.cpu06.dtb.write_misses;39;0;4;5;12501;106;DTB write misses 
system.cpu06.dtb.write_acv;9;0;0;0;0;5;DTB write access violations 
system.cpu06.dtb.write_accesses;906;0;3612;82722;128533;15515;DTB write accesses 
system.cpu06.dtb.data_hits;3961352;4082186;242111;748015;909302;190555;DTB hits 
system.cpu06.dtb.data_misses;363;0;50;42;13949;477;DTB misses 
system.cpu06.dtb.data_acv;21;0;0;0;0;5;DTB access violations 
system.cpu06.dtb.data_accesses;2752;0;9060;260269;523187;49536;DTB accesses 
system.cpu06.itb.fetch_hits;1082481;1029969;85856;1010734;2975778;167595;ITB hits 
system.cpu06.itb.fetch_misses;125;0;7;10;47;152;ITB misses 
system.cpu06.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu06.itb.fetch_accesses;1082606;1029969;85863;1010744;2975825;167747;ITB accesses 
system.cpu06.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu06.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu06.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu06.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu06.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu06.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu06.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu06.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu06.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu06.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu06.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu06.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu06.numCycles;540921547;484179702;17187418;29980551;29394516;2391400;number of cpu cycles simulated 
system.cpu06.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu06.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu06.committedInsts;12808520;13612156;793434;2459441;4028887;510239;Number of instructions committed 
system.cpu06.committedOps;12808520;13612156;793434;2459441;4028887;510239;Number of ops (including micro ops) committed 
system.cpu06.num_int_alu_accesses;12384661;13208338;767138;2243058;2400206;491229;Number of integer alu accesses 
system.cpu06.num_fp_alu_accesses;1983;938;12666;424337;1595128;3752;Number of float alu accesses 
system.cpu06.num_func_calls;496748;520626;28189;58739;38189;10775;number of times a function call or return occured 
system.cpu06.num_conditional_control_insts;1177037;1245002;82612;272873;231666;53431;number of instructions that are conditional controls 
system.cpu06.num_int_insts;12384661;13208338;767138;2243058;2400206;491229;number of integer instructions 
system.cpu06.num_fp_insts;1983;938;12666;424337;1595128;3752;number of float instructions 
system.cpu06.num_int_register_reads;16988086;18340665;1077184;3529255;4830258;703278;number of times the integer registers were read 
system.cpu06.num_int_register_writes;9877127;10584271;598445;1555016;1847833;338146;number of times the integer registers were written 
system.cpu06.num_fp_register_reads;1003;462;12015;416412;2707368;2433;number of times the floating registers were read 
system.cpu06.num_fp_register_writes;1011;476;8868;337348;1576255;2420;number of times the floating registers were written 
system.cpu06.num_mem_refs;3967763;4087323;242807;749600;925893;191736;number of memory refs 
system.cpu06.num_load_insts;2771644;2867867;170496;522736;635315;96387;Number of load instructions 
system.cpu06.num_store_insts;1196119;1219456;72311;226864;290578;95349;Number of store instructions 
system.cpu06.num_idle_cycles;505878336.586444;447492129.118574;15006064.040087;23332139.583150;19004084.895643;831224.256730;Number of idle cycles 
system.cpu06.num_busy_cycles;35043210.413556;36687572.881426;2181353.959913;6648411.416850;10390431.104357;1560175.743270;Number of busy cycles 
system.cpu06.not_idle_fraction;0.064784;0.075773;0.126916;0.221757;0.353482;0.652411;Percentage of non-idle cycles 
system.cpu06.idle_fraction;0.935216;0.924227;0.873084;0.778243;0.646518;0.347589;Percentage of idle cycles 
system.cpu06.Branches;1914750;1998245;122561;355365;287014;68065;Number of branches fetched 
system.cpu06.op_class::No_OpClass;50104;49147;3951;11291;43269;10041;Class of executed instruction 
system.cpu06.op_class::IntAlu;8338572;9040835;520663;1482937;1340306;293229;Class of executed instruction 
system.cpu06.op_class::IntMult;49528;54893;2816;6068;3777;871;Class of executed instruction 
system.cpu06.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::FloatAdd;93;28;2460;87611;803473;1176;Class of executed instruction 
system.cpu06.op_class::FloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::FloatCvt;0;0;122;2219;5;0;Class of executed instruction 
system.cpu06.op_class::FloatMult;0;0;1920;78296;754055;0;Class of executed instruction 
system.cpu06.op_class::FloatDiv;7;0;38;1603;0;227;Class of executed instruction 
system.cpu06.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::MemRead;2807580;2898930;172743;528122;639297;98861;Class of executed instruction 
system.cpu06.op_class::MemWrite;1196142;1219470;72348;227314;290684;95447;Class of executed instruction 
system.cpu06.op_class::IprAccess;366878;348853;16423;34022;167970;10869;Class of executed instruction 
system.cpu06.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::total;12808904;13612156;793484;2459483;4042836;510721;Class of executed instruction 
system.cpu06.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu06.kern.inst.quiesce;7745;5023;216;333;244;8;number of quiesce instructions executed 
system.cpu06.kern.inst.hwrei;89418;85926;3717;7702;20398;1692;number of hwrei instructions executed 
system.cpu06.kern.ipl_count::0;19783;19464;910;1974;1573;355;number of times we switched to this ipl 
system.cpu06.kern.ipl_count::22;5004;4958;176;307;301;24;number of times we switched to this ipl 
system.cpu06.kern.ipl_count::30;88;67;54;82;73;1;number of times we switched to this ipl 
system.cpu06.kern.ipl_count::31;53910;51383;2051;4179;3613;523;number of times we switched to this ipl 
system.cpu06.kern.ipl_count::total;78785;75872;3191;6542;5560;903;number of times we switched to this ipl 
system.cpu06.kern.ipl_good::0;19783;19464;910;1974;1573;353;number of times we switched to this ipl from a different ipl 
system.cpu06.kern.ipl_good::22;5004;4958;176;307;301;24;number of times we switched to this ipl from a different ipl 
system.cpu06.kern.ipl_good::30;88;67;54;82;73;1;number of times we switched to this ipl from a different ipl 
system.cpu06.kern.ipl_good::31;19695;19397;856;1892;1528;352;number of times we switched to this ipl from a different ipl 
system.cpu06.kern.ipl_good::total;44570;43886;1996;4255;3475;730;number of times we switched to this ipl from a different ipl 
system.cpu06.kern.ipl_ticks::0;4721064830000;4675684590000;158133640000;267047240000;271751290000;22104030000;number of cycles we spent at this ipl 
system.cpu06.kern.ipl_ticks::22;16380940000;15931800000;582040000;1018250000;1005990000;85750000;number of cycles we spent at this ipl 
system.cpu06.kern.ipl_ticks::30;873610000;669260000;481420000;677570000;661640000;6830000;number of cycles we spent at this ipl 
system.cpu06.kern.ipl_ticks::31;670895810000;149511370000;12677080000;31062450000;20526240000;1707340000;number of cycles we spent at this ipl 
system.cpu06.kern.ipl_ticks::total;5409215190000;4841797020000;171874180000;299805510000;293945160000;23903950000;number of cycles we spent at this ipl 
system.cpu06.kern.ipl_used::0;1;1;1;1;1;0.994366;fraction of swpipl calls that actually changed the ipl 
system.cpu06.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu06.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu06.kern.ipl_used::31;0.365331;0.377498;0.417357;0.452740;0.422917;0.673040;fraction of swpipl calls that actually changed the ipl 
system.cpu06.kern.ipl_used::total;0.565717;0.578422;0.625509;0.650413;0.625000;0.808416;fraction of swpipl calls that actually changed the ipl 
system.cpu06.kern.syscall::6;1;;;;;1;number of syscalls executed 
system.cpu06.kern.syscall::48;1;;;;;;number of syscalls executed 
system.cpu06.kern.syscall::59;1;;;;;;number of syscalls executed 
system.cpu06.kern.syscall::total;3;;2;2;1;12;number of syscalls executed 
system.cpu06.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu06.kern.callpal::wripir;1;;10;126;16;31;number of callpals executed 
system.cpu06.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu06.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu06.kern.callpal::swpctx;84;14;49;126;102;55;number of callpals executed 
system.cpu06.kern.callpal::tbi;4;;;;1;1;number of callpals executed 
system.cpu06.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu06.kern.callpal::swpipl;68533;65822;2681;5535;4698;754;number of callpals executed 
system.cpu06.kern.callpal::rdps;10009;10040;357;623;603;49;number of callpals executed 
system.cpu06.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu06.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu06.kern.callpal::rti;5159;5025;280;618;490;124;number of callpals executed 
system.cpu06.kern.callpal::callsys;9;;49;229;62;15;number of callpals executed 
system.cpu06.kern.callpal::imb;1;;;;;3;number of callpals executed 
system.cpu06.kern.callpal::rdunique;1;;4;4;58;;number of callpals executed 
system.cpu06.kern.callpal::total;83815;80901;3430;7261;6030;1033;number of callpals executed 
system.cpu06.kern.mode_switch::kernel;5245;5039;329;744;592;178;number of protection mode switches 
system.cpu06.kern.mode_switch::user;68;0;53;254;216;101;number of protection mode switches 
system.cpu06.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu06.kern.mode_switch_good::kernel;0.012965;0;0.161094;0.341398;0.364865;0.561798;fraction of useful protection mode switches 
system.cpu06.kern.mode_switch_good::user;1;nan;1;1;1;1;fraction of useful protection mode switches 
system.cpu06.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu06.kern.mode_switch_good::total;0.025598;0;0.277487;0.509018;0.534653;0.720430;fraction of useful protection mode switches 
system.cpu06.kern.mode_ticks::kernel;5393264910000;0;4975571080000;265168930000;208174420000;98933280000;number of ticks spent at the given mode 
system.cpu06.kern.mode_ticks::user;422740000;0;998580000;23649960000;70121610000;4235460000;number of ticks spent at the given mode 
system.cpu06.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu06.kern.swap_context;85;14;49;126;102;55;number of times the context was actually changed 
system.cpu06.icache.tags.replacements;25701;36346;4878;9916;8650;6014;number of replacements 
system.cpu06.icache.tags.tagsinuse;381.035164;508.949387;509.901989;511;511.444636;511.902010;Cycle average of tags in use 
system.cpu06.icache.tags.total_refs;12377003;8370463;3487162;2469674;4243057;3188199;Total number of references to valid blocks. 
system.cpu06.icache.tags.sampled_refs;25701;36346;4878;9916;8650;6526;Sample count of references to valid blocks. 
system.cpu06.icache.tags.avg_refs;481.576709;230.299428;714.875359;249.059500;490.526821;488.538002;Average number of references to valid blocks. 
system.cpu06.icache.tags.warmup_cycle;0;0;0;0;10886373966250;0;Cycle when the warmup percentage was hit. 
system.cpu06.icache.tags.occ_blocks::cpu06.inst;381.035164;508.949387;509.901989;511;511.444636;511.902010;Average occupied blocks per requestor 
system.cpu06.icache.tags.occ_percent::cpu06.inst;0.744209;0.994042;0.995902;0.998047;0.998915;0.999809;Average percentage of cache occupancy 
system.cpu06.icache.tags.occ_percent::total;0.744209;0.994042;0.995902;0.998047;0.998915;0.999809;Average percentage of cache occupancy 
system.cpu06.icache.tags.occ_task_id_blocks::1024;508;509;511;511;512;512;Occupied blocks per task id 
system.cpu06.icache.tags.age_task_id_blocks_1024::2;2;2;9;2;2;17;Occupied blocks per task id 
system.cpu06.icache.tags.age_task_id_blocks_1024::4;506;495;492;509;510;87;Occupied blocks per task id 
system.cpu06.icache.tags.occ_task_id_percent::1024;0.992188;0.994141;0.998047;0.998047;1;1;Percentage of cache occupancy per task id 
system.cpu06.icache.tags.tag_accesses;25644025;27260659;1591848;4928882;8094323;1027460;Number of tag accesses 
system.cpu06.icache.tags.data_accesses;25644025;27260659;1591848;4928882;8094323;1027460;Number of data accesses 
system.cpu06.icache.ReadReq_hits::cpu06.inst;12782687;13575809;788604;2449567;4034185;504706;number of ReadReq hits 
system.cpu06.icache.ReadReq_hits::total;12782687;13575809;788604;2449567;4034185;504706;number of ReadReq hits 
system.cpu06.icache.demand_hits::cpu06.inst;12782687;13575809;788604;2449567;4034185;504706;number of demand (read+write) hits 
system.cpu06.icache.demand_hits::total;12782687;13575809;788604;2449567;4034185;504706;number of demand (read+write) hits 
system.cpu06.icache.overall_hits::cpu06.inst;12782687;13575809;788604;2449567;4034185;504706;number of overall hits 
system.cpu06.icache.overall_hits::total;12782687;13575809;788604;2449567;4034185;504706;number of overall hits 
system.cpu06.icache.ReadReq_misses::cpu06.inst;26217;36347;4880;9916;8651;6016;number of ReadReq misses 
system.cpu06.icache.ReadReq_misses::total;26217;36347;4880;9916;8651;6016;number of ReadReq misses 
system.cpu06.icache.demand_misses::cpu06.inst;26217;36347;4880;9916;8651;6016;number of demand (read+write) misses 
system.cpu06.icache.demand_misses::total;26217;36347;4880;9916;8651;6016;number of demand (read+write) misses 
system.cpu06.icache.overall_misses::cpu06.inst;26217;36347;4880;9916;8651;6016;number of overall misses 
system.cpu06.icache.overall_misses::total;26217;36347;4880;9916;8651;6016;number of overall misses 
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst;2837457500;3771513747;479596249;978691250;890741500;578722000;number of ReadReq miss cycles 
system.cpu06.icache.ReadReq_miss_latency::total;2837457500;3771513747;479596249;978691250;890741500;578722000;number of ReadReq miss cycles 
system.cpu06.icache.demand_miss_latency::cpu06.inst;2837457500;3771513747;479596249;978691250;890741500;578722000;number of demand (read+write) miss cycles 
system.cpu06.icache.demand_miss_latency::total;2837457500;3771513747;479596249;978691250;890741500;578722000;number of demand (read+write) miss cycles 
system.cpu06.icache.overall_miss_latency::cpu06.inst;2837457500;3771513747;479596249;978691250;890741500;578722000;number of overall miss cycles 
system.cpu06.icache.overall_miss_latency::total;2837457500;3771513747;479596249;978691250;890741500;578722000;number of overall miss cycles 
system.cpu06.icache.ReadReq_accesses::cpu06.inst;12808904;13612156;793484;2459483;4042836;510722;number of ReadReq accesses(hits+misses) 
system.cpu06.icache.ReadReq_accesses::total;12808904;13612156;793484;2459483;4042836;510722;number of ReadReq accesses(hits+misses) 
system.cpu06.icache.demand_accesses::cpu06.inst;12808904;13612156;793484;2459483;4042836;510722;number of demand (read+write) accesses 
system.cpu06.icache.demand_accesses::total;12808904;13612156;793484;2459483;4042836;510722;number of demand (read+write) accesses 
system.cpu06.icache.overall_accesses::cpu06.inst;12808904;13612156;793484;2459483;4042836;510722;number of overall (read+write) accesses 
system.cpu06.icache.overall_accesses::total;12808904;13612156;793484;2459483;4042836;510722;number of overall (read+write) accesses 
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst;0.002047;0.002670;0.006150;0.004032;0.002140;0.011779;miss rate for ReadReq accesses 
system.cpu06.icache.ReadReq_miss_rate::total;0.002047;0.002670;0.006150;0.004032;0.002140;0.011779;miss rate for ReadReq accesses 
system.cpu06.icache.demand_miss_rate::cpu06.inst;0.002047;0.002670;0.006150;0.004032;0.002140;0.011779;miss rate for demand accesses 
system.cpu06.icache.demand_miss_rate::total;0.002047;0.002670;0.006150;0.004032;0.002140;0.011779;miss rate for demand accesses 
system.cpu06.icache.overall_miss_rate::cpu06.inst;0.002047;0.002670;0.006150;0.004032;0.002140;0.011779;miss rate for overall accesses 
system.cpu06.icache.overall_miss_rate::total;0.002047;0.002670;0.006150;0.004032;0.002140;0.011779;miss rate for overall accesses 
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst;108229.679216;103764.100118;98277.919877;98698.189794;102963.992602;96197.140957;average ReadReq miss latency 
system.cpu06.icache.ReadReq_avg_miss_latency::total;108229.679216;103764.100118;98277.919877;98698.189794;102963.992602;96197.140957;average ReadReq miss latency 
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst;108229.679216;103764.100118;98277.919877;98698.189794;102963.992602;96197.140957;average overall miss latency 
system.cpu06.icache.demand_avg_miss_latency::total;108229.679216;103764.100118;98277.919877;98698.189794;102963.992602;96197.140957;average overall miss latency 
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst;108229.679216;103764.100118;98277.919877;98698.189794;102963.992602;96197.140957;average overall miss latency 
system.cpu06.icache.overall_avg_miss_latency::total;108229.679216;103764.100118;98277.919877;98698.189794;102963.992602;96197.140957;average overall miss latency 
system.cpu06.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu06.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu06.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu06.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu06.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu06.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu06.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu06.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst;26217;36347;4880;9916;8651;6016;number of ReadReq MSHR misses 
system.cpu06.icache.ReadReq_mshr_misses::total;26217;36347;4880;9916;8651;6016;number of ReadReq MSHR misses 
system.cpu06.icache.demand_mshr_misses::cpu06.inst;26217;36347;4880;9916;8651;6016;number of demand (read+write) MSHR misses 
system.cpu06.icache.demand_mshr_misses::total;26217;36347;4880;9916;8651;6016;number of demand (read+write) MSHR misses 
system.cpu06.icache.overall_mshr_misses::cpu06.inst;26217;36347;4880;9916;8651;6016;number of overall MSHR misses 
system.cpu06.icache.overall_mshr_misses::total;26217;36347;4880;9916;8651;6016;number of overall MSHR misses 
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst;2156730500;2831776253;354581751;722513750;667122500;423032000;number of ReadReq MSHR miss cycles 
system.cpu06.icache.ReadReq_mshr_miss_latency::total;2156730500;2831776253;354581751;722513750;667122500;423032000;number of ReadReq MSHR miss cycles 
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst;2156730500;2831776253;354581751;722513750;667122500;423032000;number of demand (read+write) MSHR miss cycles 
system.cpu06.icache.demand_mshr_miss_latency::total;2156730500;2831776253;354581751;722513750;667122500;423032000;number of demand (read+write) MSHR miss cycles 
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst;2156730500;2831776253;354581751;722513750;667122500;423032000;number of overall MSHR miss cycles 
system.cpu06.icache.overall_mshr_miss_latency::total;2156730500;2831776253;354581751;722513750;667122500;423032000;number of overall MSHR miss cycles 
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst;0.002047;0.002670;0.006150;0.004032;0.002140;0.011779;mshr miss rate for ReadReq accesses 
system.cpu06.icache.ReadReq_mshr_miss_rate::total;0.002047;0.002670;0.006150;0.004032;0.002140;0.011779;mshr miss rate for ReadReq accesses 
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst;0.002047;0.002670;0.006150;0.004032;0.002140;0.011779;mshr miss rate for demand accesses 
system.cpu06.icache.demand_mshr_miss_rate::total;0.002047;0.002670;0.006150;0.004032;0.002140;0.011779;mshr miss rate for demand accesses 
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst;0.002047;0.002670;0.006150;0.004032;0.002140;0.011779;mshr miss rate for overall accesses 
system.cpu06.icache.overall_mshr_miss_rate::total;0.002047;0.002670;0.006150;0.004032;0.002140;0.011779;mshr miss rate for overall accesses 
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst;82264.580234;77909.490549;72660.194877;72863.427793;77115.073402;70317.819149;average ReadReq mshr miss latency 
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total;82264.580234;77909.490549;72660.194877;72863.427793;77115.073402;70317.819149;average ReadReq mshr miss latency 
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst;82264.580234;77909.490549;72660.194877;72863.427793;77115.073402;70317.819149;average overall mshr miss latency 
system.cpu06.icache.demand_avg_mshr_miss_latency::total;82264.580234;77909.490549;72660.194877;72863.427793;77115.073402;70317.819149;average overall mshr miss latency 
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst;82264.580234;77909.490549;72660.194877;72863.427793;77115.073402;70317.819149;average overall mshr miss latency 
system.cpu06.icache.overall_avg_mshr_miss_latency::total;82264.580234;77909.490549;72660.194877;72863.427793;77115.073402;70317.819149;average overall mshr miss latency 
system.cpu06.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu06.dcache.tags.replacements;78120;84693;6440;12637;33536;11592;number of replacements 
system.cpu06.dcache.tags.tagsinuse;455.915866;853.482757;839.989928;844.852400;859.741549;924.013006;Cycle average of tags in use 
system.cpu06.dcache.tags.total_refs;3448950;859565;1732148;1786355;1652471;296056;Total number of references to valid blocks. 
system.cpu06.dcache.tags.sampled_refs;78120;84693;6440;12637;33536;12614;Sample count of references to valid blocks. 
system.cpu06.dcache.tags.avg_refs;44.149386;10.149186;268.967081;141.359104;49.274541;23.470430;Average number of references to valid blocks. 
system.cpu06.dcache.tags.warmup_cycle;0;0;0;0;10858411910000;0;Cycle when the warmup percentage was hit. 
system.cpu06.dcache.tags.occ_blocks::cpu06.data;455.915866;853.482757;839.989928;844.852400;859.741549;924.013006;Average occupied blocks per requestor 
system.cpu06.dcache.tags.occ_percent::cpu06.data;0.445230;0.833479;0.820303;0.825051;0.839591;0.902356;Average percentage of cache occupancy 
system.cpu06.dcache.tags.occ_percent::total;0.445230;0.833479;0.820303;0.825051;0.839591;0.902356;Average percentage of cache occupancy 
system.cpu06.dcache.tags.occ_task_id_blocks::1024;864;835;821;793;767;1022;Occupied blocks per task id 
system.cpu06.dcache.tags.age_task_id_blocks_1024::3;3;11;17;3;4;54;Occupied blocks per task id 
system.cpu06.dcache.tags.age_task_id_blocks_1024::4;861;824;798;789;763;17;Occupied blocks per task id 
system.cpu06.dcache.tags.occ_task_id_percent::1024;0.843750;0.815430;0.801758;0.774414;0.749023;0.998047;Percentage of cache occupancy per task id 
system.cpu06.dcache.tags.tag_accesses;8033432;8276739;493639;1515862;1861582;394117;Number of tag accesses 
system.cpu06.dcache.tags.data_accesses;8033432;8276739;493639;1515862;1861582;394117;Number of data accesses 
system.cpu06.dcache.ReadReq_hits::cpu06.data;2610442;2732721;160628;502276;609032;89472;number of ReadReq hits 
system.cpu06.dcache.ReadReq_hits::total;2610442;2732721;160628;502276;609032;89472;number of ReadReq hits 
system.cpu06.dcache.WriteReq_hits::cpu06.data;1150380;1179886;69206;218803;255448;86827;number of WriteReq hits 
system.cpu06.dcache.WriteReq_hits::total;1150380;1179886;69206;218803;255448;86827;number of WriteReq hits 
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data;25806;14810;991;2219;2124;1284;number of LoadLockedReq hits 
system.cpu06.dcache.LoadLockedReq_hits::total;25806;14810;991;2219;2124;1284;number of LoadLockedReq hits 
system.cpu06.dcache.StoreCondReq_hits::cpu06.data;12623;9628;666;1515;1367;1330;number of StoreCondReq hits 
system.cpu06.dcache.StoreCondReq_hits::total;12623;9628;666;1515;1367;1330;number of StoreCondReq hits 
system.cpu06.dcache.demand_hits::cpu06.data;3760822;3912607;229834;721079;864480;176299;number of demand (read+write) hits 
system.cpu06.dcache.demand_hits::total;3760822;3912607;229834;721079;864480;176299;number of demand (read+write) hits 
system.cpu06.dcache.overall_hits::cpu06.data;3760822;3912607;229834;721079;864480;176299;number of overall hits 
system.cpu06.dcache.overall_hits::total;3760822;3912607;229834;721079;864480;176299;number of overall hits 
system.cpu06.dcache.ReadReq_misses::cpu06.data;132745;119415;8482;17327;21990;5114;number of ReadReq misses 
system.cpu06.dcache.ReadReq_misses::total;132745;119415;8482;17327;21990;5114;number of ReadReq misses 
system.cpu06.dcache.WriteReq_misses::cpu06.data;8581;13897;1289;3947;18974;6808;number of WriteReq misses 
system.cpu06.dcache.WriteReq_misses::total;8581;13897;1289;3947;18974;6808;number of WriteReq misses 
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data;2259;921;349;877;721;146;number of LoadLockedReq misses 
system.cpu06.dcache.LoadLockedReq_misses::total;2259;921;349;877;721;146;number of LoadLockedReq misses 
system.cpu06.dcache.StoreCondReq_misses::cpu06.data;4968;5449;530;1309;1018;85;number of StoreCondReq misses 
system.cpu06.dcache.StoreCondReq_misses::total;4968;5449;530;1309;1018;85;number of StoreCondReq misses 
system.cpu06.dcache.demand_misses::cpu06.data;141326;133312;9771;21274;40964;11922;number of demand (read+write) misses 
system.cpu06.dcache.demand_misses::total;141326;133312;9771;21274;40964;11922;number of demand (read+write) misses 
system.cpu06.dcache.overall_misses::cpu06.data;141326;133312;9771;21274;40964;11922;number of overall misses 
system.cpu06.dcache.overall_misses::total;141326;133312;9771;21274;40964;11922;number of overall misses 
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data;11147606173;8341176744;621874472;1249349244;2089285939;500199197;number of ReadReq miss cycles 
system.cpu06.dcache.ReadReq_miss_latency::total;11147606173;8341176744;621874472;1249349244;2089285939;500199197;number of ReadReq miss cycles 
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data;550277333;807682938;89084250;257017552;1988723553;601594711;number of WriteReq miss cycles 
system.cpu06.dcache.WriteReq_miss_latency::total;550277333;807682938;89084250;257017552;1988723553;601594711;number of WriteReq miss cycles 
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data;206527475;98773213;23598726;58061242;49016707;12736244;number of LoadLockedReq miss cycles 
system.cpu06.dcache.LoadLockedReq_miss_latency::total;206527475;98773213;23598726;58061242;49016707;12736244;number of LoadLockedReq miss cycles 
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data;240717252;286924971;30906843;77286695;58510753;5099988;number of StoreCondReq miss cycles 
system.cpu06.dcache.StoreCondReq_miss_latency::total;240717252;286924971;30906843;77286695;58510753;5099988;number of StoreCondReq miss cycles 
system.cpu06.dcache.StoreCondFailReq_miss_latency::cpu06.data;51624000;7184000;720000;1696000;3402000;72000;number of StoreCondFailReq miss cycles 
system.cpu06.dcache.StoreCondFailReq_miss_latency::total;51624000;7184000;720000;1696000;3402000;72000;number of StoreCondFailReq miss cycles 
system.cpu06.dcache.demand_miss_latency::cpu06.data;11697883506;9148859682;710958722;1506366796;4078009492;1101793908;number of demand (read+write) miss cycles 
system.cpu06.dcache.demand_miss_latency::total;11697883506;9148859682;710958722;1506366796;4078009492;1101793908;number of demand (read+write) miss cycles 
system.cpu06.dcache.overall_miss_latency::cpu06.data;11697883506;9148859682;710958722;1506366796;4078009492;1101793908;number of overall miss cycles 
system.cpu06.dcache.overall_miss_latency::total;11697883506;9148859682;710958722;1506366796;4078009492;1101793908;number of overall miss cycles 
system.cpu06.dcache.ReadReq_accesses::cpu06.data;2743187;2852136;169110;519603;631022;94586;number of ReadReq accesses(hits+misses) 
system.cpu06.dcache.ReadReq_accesses::total;2743187;2852136;169110;519603;631022;94586;number of ReadReq accesses(hits+misses) 
system.cpu06.dcache.WriteReq_accesses::cpu06.data;1158961;1193783;70495;222750;274422;93635;number of WriteReq accesses(hits+misses) 
system.cpu06.dcache.WriteReq_accesses::total;1158961;1193783;70495;222750;274422;93635;number of WriteReq accesses(hits+misses) 
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data;28065;15731;1340;3096;2845;1430;number of LoadLockedReq accesses(hits+misses) 
system.cpu06.dcache.LoadLockedReq_accesses::total;28065;15731;1340;3096;2845;1430;number of LoadLockedReq accesses(hits+misses) 
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data;17591;15077;1196;2824;2385;1415;number of StoreCondReq accesses(hits+misses) 
system.cpu06.dcache.StoreCondReq_accesses::total;17591;15077;1196;2824;2385;1415;number of StoreCondReq accesses(hits+misses) 
system.cpu06.dcache.demand_accesses::cpu06.data;3902148;4045919;239605;742353;905444;188221;number of demand (read+write) accesses 
system.cpu06.dcache.demand_accesses::total;3902148;4045919;239605;742353;905444;188221;number of demand (read+write) accesses 
system.cpu06.dcache.overall_accesses::cpu06.data;3902148;4045919;239605;742353;905444;188221;number of overall (read+write) accesses 
system.cpu06.dcache.overall_accesses::total;3902148;4045919;239605;742353;905444;188221;number of overall (read+write) accesses 
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data;0.048391;0.041869;0.050157;0.033347;0.034848;0.054067;miss rate for ReadReq accesses 
system.cpu06.dcache.ReadReq_miss_rate::total;0.048391;0.041869;0.050157;0.033347;0.034848;0.054067;miss rate for ReadReq accesses 
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data;0.007404;0.011641;0.018285;0.017719;0.069142;0.072708;miss rate for WriteReq accesses 
system.cpu06.dcache.WriteReq_miss_rate::total;0.007404;0.011641;0.018285;0.017719;0.069142;0.072708;miss rate for WriteReq accesses 
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data;0.080492;0.058547;0.260448;0.283269;0.253427;0.102098;miss rate for LoadLockedReq accesses 
system.cpu06.dcache.LoadLockedReq_miss_rate::total;0.080492;0.058547;0.260448;0.283269;0.253427;0.102098;miss rate for LoadLockedReq accesses 
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data;0.282417;0.361411;0.443144;0.463527;0.426834;0.060071;miss rate for StoreCondReq accesses 
system.cpu06.dcache.StoreCondReq_miss_rate::total;0.282417;0.361411;0.443144;0.463527;0.426834;0.060071;miss rate for StoreCondReq accesses 
system.cpu06.dcache.demand_miss_rate::cpu06.data;0.036217;0.032950;0.040780;0.028658;0.045242;0.063340;miss rate for demand accesses 
system.cpu06.dcache.demand_miss_rate::total;0.036217;0.032950;0.040780;0.028658;0.045242;0.063340;miss rate for demand accesses 
system.cpu06.dcache.overall_miss_rate::cpu06.data;0.036217;0.032950;0.040780;0.028658;0.045242;0.063340;miss rate for overall accesses 
system.cpu06.dcache.overall_miss_rate::total;0.036217;0.032950;0.040780;0.028658;0.045242;0.063340;miss rate for overall accesses 
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data;83977.597446;69850.326542;73316.962037;72104.186761;95010.729377;97809.776496;average ReadReq miss latency 
system.cpu06.dcache.ReadReq_avg_miss_latency::total;83977.597446;69850.326542;73316.962037;72104.186761;95010.729377;97809.776496;average ReadReq miss latency 
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data;64127.413239;58119.229906;69111.132661;65117.190778;104813.089122;88365.850617;average WriteReq miss latency 
system.cpu06.dcache.WriteReq_avg_miss_latency::total;64127.413239;58119.229906;69111.132661;65117.190778;104813.089122;88365.850617;average WriteReq miss latency 
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data;91424.291722;107245.616721;67618.126074;66204.380844;67984.337032;87234.547945;average LoadLockedReq miss latency 
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total;91424.291722;107245.616721;67618.126074;66204.380844;67984.337032;87234.547945;average LoadLockedReq miss latency 
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data;48453.553140;52656.445403;58314.798113;59042.547746;57476.181729;59999.858824;average StoreCondReq miss latency 
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total;48453.553140;52656.445403;58314.798113;59042.547746;57476.181729;59999.858824;average StoreCondReq miss latency 
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::cpu06.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data;82772.338466;68627.428003;72762.124859;70807.877973;99551.056830;92416.868646;average overall miss latency 
system.cpu06.dcache.demand_avg_miss_latency::total;82772.338466;68627.428003;72762.124859;70807.877973;99551.056830;92416.868646;average overall miss latency 
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data;82772.338466;68627.428003;72762.124859;70807.877973;99551.056830;92416.868646;average overall miss latency 
system.cpu06.dcache.overall_avg_miss_latency::total;82772.338466;68627.428003;72762.124859;70807.877973;99551.056830;92416.868646;average overall miss latency 
system.cpu06.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu06.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu06.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu06.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu06.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu06.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu06.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu06.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu06.dcache.writebacks::writebacks;3974;3968;679;2578;17677;7200;number of writebacks 
system.cpu06.dcache.writebacks::total;3974;3968;679;2578;17677;7200;number of writebacks 
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data;132745;119415;8482;17327;21990;5114;number of ReadReq MSHR misses 
system.cpu06.dcache.ReadReq_mshr_misses::total;132745;119415;8482;17327;21990;5114;number of ReadReq MSHR misses 
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data;8581;13897;1289;3947;18974;6808;number of WriteReq MSHR misses 
system.cpu06.dcache.WriteReq_mshr_misses::total;8581;13897;1289;3947;18974;6808;number of WriteReq MSHR misses 
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data;2259;921;349;877;721;146;number of LoadLockedReq MSHR misses 
system.cpu06.dcache.LoadLockedReq_mshr_misses::total;2259;921;349;877;721;146;number of LoadLockedReq MSHR misses 
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data;4968;5448;530;1309;1018;85;number of StoreCondReq MSHR misses 
system.cpu06.dcache.StoreCondReq_mshr_misses::total;4968;5448;530;1309;1018;85;number of StoreCondReq MSHR misses 
system.cpu06.dcache.demand_mshr_misses::cpu06.data;141326;133312;9771;21274;40964;11922;number of demand (read+write) MSHR misses 
system.cpu06.dcache.demand_mshr_misses::total;141326;133312;9771;21274;40964;11922;number of demand (read+write) MSHR misses 
system.cpu06.dcache.overall_mshr_misses::cpu06.data;141326;133312;9771;21274;40964;11922;number of overall MSHR misses 
system.cpu06.dcache.overall_mshr_misses::total;141326;133312;9771;21274;40964;11922;number of overall MSHR misses 
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data;7760818827;5597127256;421827528;842168756;1528472061;364290803;number of ReadReq MSHR miss cycles 
system.cpu06.dcache.ReadReq_mshr_miss_latency::total;7760818827;5597127256;421827528;842168756;1528472061;364290803;number of ReadReq MSHR miss cycles 
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data;289541667;382333062;53777750;154240448;1490803447;437927289;number of WriteReq MSHR miss cycles 
system.cpu06.dcache.WriteReq_mshr_miss_latency::total;289541667;382333062;53777750;154240448;1490803447;437927289;number of WriteReq MSHR miss cycles 
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data;146873525;74313787;15666274;38221758;32591293;9008756;number of LoadLockedReq MSHR miss cycles 
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total;146873525;74313787;15666274;38221758;32591293;9008756;number of LoadLockedReq MSHR miss cycles 
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data;117824748;115718029;17774157;45686305;34492247;3124012;number of StoreCondReq MSHR miss cycles 
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total;117824748;115718029;17774157;45686305;34492247;3124012;number of StoreCondReq MSHR miss cycles 
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::cpu06.data;36290000;5160000;500000;1190000;2390000;50000;number of StoreCondFailReq MSHR miss cycles 
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::total;36290000;5160000;500000;1190000;2390000;50000;number of StoreCondFailReq MSHR miss cycles 
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data;8050360494;5979460318;475605278;996409204;3019275508;802218092;number of demand (read+write) MSHR miss cycles 
system.cpu06.dcache.demand_mshr_miss_latency::total;8050360494;5979460318;475605278;996409204;3019275508;802218092;number of demand (read+write) MSHR miss cycles 
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data;8050360494;5979460318;475605278;996409204;3019275508;802218092;number of overall MSHR miss cycles 
system.cpu06.dcache.overall_mshr_miss_latency::total;8050360494;5979460318;475605278;996409204;3019275508;802218092;number of overall MSHR miss cycles 
system.cpu06.dcache.ReadReq_mshr_uncacheable_latency::cpu06.data;12572000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu06.dcache.ReadReq_mshr_uncacheable_latency::total;12572000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu06.dcache.WriteReq_mshr_uncacheable_latency::cpu06.data;2244189000;1740785000;85670000;164219000;124702000;14468000;number of WriteReq MSHR uncacheable cycles 
system.cpu06.dcache.WriteReq_mshr_uncacheable_latency::total;2244189000;1740785000;85670000;164219000;124702000;14468000;number of WriteReq MSHR uncacheable cycles 
system.cpu06.dcache.overall_mshr_uncacheable_latency::cpu06.data;2256761000;1740785000;85670000;164219000;124702000;14468000;number of overall MSHR uncacheable cycles 
system.cpu06.dcache.overall_mshr_uncacheable_latency::total;2256761000;1740785000;85670000;164219000;124702000;14468000;number of overall MSHR uncacheable cycles 
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data;0.048391;0.041869;0.050157;0.033347;0.034848;0.054067;mshr miss rate for ReadReq accesses 
system.cpu06.dcache.ReadReq_mshr_miss_rate::total;0.048391;0.041869;0.050157;0.033347;0.034848;0.054067;mshr miss rate for ReadReq accesses 
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data;0.007404;0.011641;0.018285;0.017719;0.069142;0.072708;mshr miss rate for WriteReq accesses 
system.cpu06.dcache.WriteReq_mshr_miss_rate::total;0.007404;0.011641;0.018285;0.017719;0.069142;0.072708;mshr miss rate for WriteReq accesses 
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data;0.080492;0.058547;0.260448;0.283269;0.253427;0.102098;mshr miss rate for LoadLockedReq accesses 
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total;0.080492;0.058547;0.260448;0.283269;0.253427;0.102098;mshr miss rate for LoadLockedReq accesses 
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data;0.282417;0.361345;0.443144;0.463527;0.426834;0.060071;mshr miss rate for StoreCondReq accesses 
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total;0.282417;0.361345;0.443144;0.463527;0.426834;0.060071;mshr miss rate for StoreCondReq accesses 
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data;0.036217;0.032950;0.040780;0.028658;0.045242;0.063340;mshr miss rate for demand accesses 
system.cpu06.dcache.demand_mshr_miss_rate::total;0.036217;0.032950;0.040780;0.028658;0.045242;0.063340;mshr miss rate for demand accesses 
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data;0.036217;0.032950;0.040780;0.028658;0.045242;0.063340;mshr miss rate for overall accesses 
system.cpu06.dcache.overall_mshr_miss_rate::total;0.036217;0.032950;0.040780;0.028658;0.045242;0.063340;mshr miss rate for overall accesses 
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data;58464.114106;46871.224352;49732.082999;48604.418307;69507.597135;71234.024834;average ReadReq mshr miss latency 
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total;58464.114106;46871.224352;49732.082999;48604.418307;69507.597135;71234.024834;average ReadReq mshr miss latency 
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data;33742.182380;27511.913507;41720.519783;39077.894097;78570.857331;64325.394976;average WriteReq mshr miss latency 
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total;33742.182380;27511.913507;41720.519783;39077.894097;78570.857331;64325.394976;average WriteReq mshr miss latency 
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data;65017.054006;80688.150923;44889.037249;43582.392246;45202.902913;61703.808219;average LoadLockedReq mshr miss latency 
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total;65017.054006;80688.150923;44889.037249;43582.392246;45202.902913;61703.808219;average LoadLockedReq mshr miss latency 
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data;23716.736715;21240.460536;33536.145283;34901.684492;33882.364440;36753.082353;average StoreCondReq mshr miss latency 
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total;23716.736715;21240.460536;33536.145283;34901.684492;33882.364440;36753.082353;average StoreCondReq mshr miss latency 
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu06.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data;56963.053465;44853.128886;48675.189643;46836.946695;73705.583146;67288.885422;average overall mshr miss latency 
system.cpu06.dcache.demand_avg_mshr_miss_latency::total;56963.053465;44853.128886;48675.189643;46836.946695;73705.583146;67288.885422;average overall mshr miss latency 
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data;56963.053465;44853.128886;48675.189643;46836.946695;73705.583146;67288.885422;average overall mshr miss latency 
system.cpu06.dcache.overall_avg_mshr_miss_latency::total;56963.053465;44853.128886;48675.189643;46836.946695;73705.583146;67288.885422;average overall mshr miss latency 
system.cpu06.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu06.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu06.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu06.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu06.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu06.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu06.dcache.overall_avg_mshr_uncacheable_latency::cpu06.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu06.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu06.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu07.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu07.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu07.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu07.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu07.dtb.read_hits;2817454;3026262;158946;203017;759632;10059;DTB read hits 
system.cpu07.dtb.read_misses;371;151;44;0;2105;0;DTB read misses 
system.cpu07.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu07.dtb.read_accesses;34037;117006;3259;0;515643;0;DTB read accesses 
system.cpu07.dtb.write_hits;1264915;1314355;68048;81484;297680;4984;DTB write hits 
system.cpu07.dtb.write_misses;106;23;3;0;18936;0;DTB write misses 
system.cpu07.dtb.write_acv;5;12;0;0;0;0;DTB write access violations 
system.cpu07.dtb.write_accesses;15515;74347;2140;0;159453;0;DTB write accesses 
system.cpu07.dtb.data_hits;4082369;4340617;226994;284501;1057312;15043;DTB hits 
system.cpu07.dtb.data_misses;477;174;47;0;21041;0;DTB misses 
system.cpu07.dtb.data_acv;5;12;0;0;0;0;DTB access violations 
system.cpu07.dtb.data_accesses;49552;191353;5399;0;675096;0;DTB accesses 
system.cpu07.itb.fetch_hits;1220869;1521998;67628;66276;3377378;5289;ITB hits 
system.cpu07.itb.fetch_misses;152;169;6;0;45;0;ITB misses 
system.cpu07.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu07.itb.fetch_accesses;1221021;1522167;67634;66276;3377423;5289;ITB accesses 
system.cpu07.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu07.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu07.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu07.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu07.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu07.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu07.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu07.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu07.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu07.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu07.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu07.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu07.numCycles;540950976;484150273;17187303;29980654;29394528;2343752;number of cpu cycles simulated 
system.cpu07.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu07.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu07.committedInsts;13102850;14261071;758387;948757;4447716;44519;Number of instructions committed 
system.cpu07.committedOps;13102850;14261071;758387;948757;4447716;44519;Number of ops (including micro ops) committed 
system.cpu07.num_int_alu_accesses;12668427;13838939;735511;921932;2803567;42721;Number of integer alu accesses 
system.cpu07.num_fp_alu_accesses;5304;1426;6994;0;1595929;134;Number of float alu accesses 
system.cpu07.num_func_calls;502834;538381;27650;35324;39503;1828;number of times a function call or return occured 
system.cpu07.num_conditional_control_insts;1193978;1325819;74305;94553;261527;3717;number of instructions that are conditional controls 
system.cpu07.num_int_insts;12668427;13838939;735511;921932;2803567;42721;number of integer instructions 
system.cpu07.num_fp_insts;5304;1426;6994;0;1595929;134;number of float instructions 
system.cpu07.num_int_register_reads;17424655;19193620;1032354;1275672;5347719;58059;number of times the integer registers were read 
system.cpu07.num_int_register_writes;10065739;11025924;581050;734458;2192877;33586;number of times the integer registers were written 
system.cpu07.num_fp_register_reads;3217;786;6333;0;2707760;66;number of times the floating registers were read 
system.cpu07.num_fp_register_writes;3208;631;4767;0;1576666;68;number of times the floating registers were written 
system.cpu07.num_mem_refs;4088810;4346127;227530;284841;1081702;15084;number of memory refs 
system.cpu07.num_load_insts;2818427;3026624;159157;203017;764365;10069;Number of load instructions 
system.cpu07.num_store_insts;1270383;1319503;68373;81824;317337;5015;Number of store instructions 
system.cpu07.num_idle_cycles;504961896.299907;445544293.206046;15111566.443253;27416690.597452;17749889.400756;2220674.615542;Number of idle cycles 
system.cpu07.num_busy_cycles;35989079.700093;38605979.793954;2075736.556747;2563963.402548;11644638.599244;123077.384458;Number of busy cycles 
system.cpu07.not_idle_fraction;0.066529;0.079740;0.120772;0.085521;0.396150;0.052513;Percentage of non-idle cycles 
system.cpu07.idle_fraction;0.933471;0.920260;0.879228;0.914479;0.603850;0.947487;Percentage of idle cycles 
system.cpu07.Branches;1938458;2101339;113586;145599;318694;6452;Number of branches fetched 
system.cpu07.op_class::No_OpClass;57029;60993;3189;3138;58194;233;Class of executed instruction 
system.cpu07.op_class::IntAlu;8499093;9412510;504921;632612;1524026;27051;Class of executed instruction 
system.cpu07.op_class::IntMult;50298;55107;2852;3753;3991;159;Class of executed instruction 
system.cpu07.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::FloatAdd;1240;73;1259;0;803499;4;Class of executed instruction 
system.cpu07.op_class::FloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::FloatCvt;0;0;70;0;7;0;Class of executed instruction 
system.cpu07.op_class::FloatMult;0;0;960;0;754054;0;Class of executed instruction 
system.cpu07.op_class::FloatDiv;231;3;22;0;0;0;Class of executed instruction 
system.cpu07.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::MemRead;2855595;3058834;161195;205238;768326;10258;Class of executed instruction 
system.cpu07.op_class::MemWrite;1270495;1319799;68403;81824;317431;5017;Class of executed instruction 
system.cpu07.op_class::IprAccess;369351;353938;15563;22192;239229;1797;Class of executed instruction 
system.cpu07.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::total;13103332;14261257;758434;948757;4468757;44519;Class of executed instruction 
system.cpu07.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu07.kern.inst.quiesce;7746;5004;216;336;239;25;number of quiesce instructions executed 
system.cpu07.kern.inst.hwrei;89829;86789;3578;5408;27529;438;number of hwrei instructions executed 
system.cpu07.kern.ipl_count::0;19925;19694;854;1225;1588;102;number of times we switched to this ipl 
system.cpu07.kern.ipl_count::22;5000;4958;176;307;301;24;number of times we switched to this ipl 
system.cpu07.kern.ipl_count::30;87;67;46;33;77;1;number of times we switched to this ipl 
system.cpu07.kern.ipl_count::31;54038;51619;2016;3218;3628;261;number of times we switched to this ipl 
system.cpu07.kern.ipl_count::total;79050;76338;3092;4783;5594;388;number of times we switched to this ipl 
system.cpu07.kern.ipl_good::0;19923;19694;854;1225;1588;102;number of times we switched to this ipl from a different ipl 
system.cpu07.kern.ipl_good::22;5000;4958;176;307;301;24;number of times we switched to this ipl from a different ipl 
system.cpu07.kern.ipl_good::30;87;67;46;33;77;1;number of times we switched to this ipl from a different ipl 
system.cpu07.kern.ipl_good::31;19836;19627;808;1192;1536;101;number of times we switched to this ipl from a different ipl 
system.cpu07.kern.ipl_good::total;44846;44346;1884;2757;3502;228;number of times we switched to this ipl from a different ipl 
system.cpu07.kern.ipl_ticks::0;4717081200000;4673179500000;160943010000;288846780000;271042120000;22392950000;number of cycles we spent at this ipl 
system.cpu07.kern.ipl_ticks::22;16370470000;15847490000;579740000;1004250000;1010180000;78730000;number of cycles we spent at this ipl 
system.cpu07.kern.ipl_ticks::30;862360000;662340000;419140000;327950000;689010000;9890000;number of cycles we spent at this ipl 
system.cpu07.kern.ipl_ticks::31;675182010000;151826840000;9931140000;9627560000;21203970000;955950000;number of cycles we spent at this ipl 
system.cpu07.kern.ipl_ticks::total;5409496040000;4841516170000;171873030000;299806540000;293945280000;23437520000;number of cycles we spent at this ipl 
system.cpu07.kern.ipl_used::0;0.999900;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu07.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu07.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu07.kern.ipl_used::31;0.367075;0.380228;0.400794;0.370416;0.423374;0.386973;fraction of swpipl calls that actually changed the ipl 
system.cpu07.kern.ipl_used::total;0.567312;0.580916;0.609314;0.576416;0.626028;0.587629;fraction of swpipl calls that actually changed the ipl 
system.cpu07.kern.syscall::3;1;1;;;;;number of syscalls executed 
system.cpu07.kern.syscall::6;1;;;;;;number of syscalls executed 
system.cpu07.kern.syscall::17;1;;;;;;number of syscalls executed 
system.cpu07.kern.syscall::33;1;;;;;;number of syscalls executed 
system.cpu07.kern.syscall::45;3;;;;;;number of syscalls executed 
system.cpu07.kern.syscall::71;4;;;;;;number of syscalls executed 
system.cpu07.kern.syscall::74;1;;;;;;number of syscalls executed 
system.cpu07.kern.syscall::total;12;4;2;;1;;number of syscalls executed 
system.cpu07.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu07.kern.callpal::wripir;31;1;7;;14;;number of callpals executed 
system.cpu07.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu07.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu07.kern.callpal::swpctx;79;29;31;;110;2;number of callpals executed 
system.cpu07.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu07.kern.callpal::swpipl;68776;66252;2613;4103;4720;338;number of callpals executed 
system.cpu07.kern.callpal::rdps;10001;10038;357;625;602;48;number of callpals executed 
system.cpu07.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu07.kern.callpal::wrusp;1;;;;;;number of callpals executed 
system.cpu07.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu07.kern.callpal::rti;5186;5061;257;340;497;25;number of callpals executed 
system.cpu07.kern.callpal::callsys;15;23;34;;70;;number of callpals executed 
system.cpu07.kern.callpal::imb;2;1;;;;;number of callpals executed 
system.cpu07.kern.callpal::rdunique;1;;4;;52;;number of callpals executed 
system.cpu07.kern.callpal::total;84106;81409;3303;5068;6066;413;number of callpals executed 
system.cpu07.kern.mode_switch::kernel;5266;5091;288;340;607;27;number of protection mode switches 
system.cpu07.kern.mode_switch::user;101;50;35;0;233;0;number of protection mode switches 
system.cpu07.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu07.kern.mode_switch_good::kernel;0.018990;0.010018;0.121528;0;0.383855;0;fraction of useful protection mode switches 
system.cpu07.kern.mode_switch_good::user;1;1;1;nan;1;nan;fraction of useful protection mode switches 
system.cpu07.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu07.kern.mode_switch_good::total;0.037451;0.019646;0.216718;0;0.554762;0;fraction of useful protection mode switches 
system.cpu07.kern.mode_ticks::kernel;5405267070000;5624510000;4941232990000;0;484668520000;0;number of ticks spent at the given mode 
system.cpu07.kern.mode_ticks::user;4228930000;13804320000;600270000;0;81981880000;0;number of ticks spent at the given mode 
system.cpu07.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu07.kern.swap_context;80;29;31;0;110;2;number of times the context was actually changed 
system.cpu07.icache.tags.replacements;29774;41349;4153;2426;8912;263;number of replacements 
system.cpu07.icache.tags.tagsinuse;380.736731;511.999998;512;512;512;512;Cycle average of tags in use 
system.cpu07.icache.tags.total_refs;12767701;9183393;4314222;282418;4038045;2911878;Total number of references to valid blocks. 
system.cpu07.icache.tags.sampled_refs;29774;41349;4153;2426;8912;775;Sample count of references to valid blocks. 
system.cpu07.icache.tags.avg_refs;428.820481;222.094682;1038.820612;116.413026;453.101997;3757.261935;Average number of references to valid blocks. 
system.cpu07.icache.tags.warmup_cycle;5398271728750;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu07.icache.tags.occ_blocks::cpu07.inst;380.736731;511.999998;512;512;512;512;Average occupied blocks per requestor 
system.cpu07.icache.tags.occ_percent::cpu07.inst;0.743626;1.000000;1;1;1;1;Average percentage of cache occupancy 
system.cpu07.icache.tags.occ_percent::total;0.743626;1.000000;1;1;1;1;Average percentage of cache occupancy 
system.cpu07.icache.tags.occ_task_id_blocks::1024;511;512;512;512;512;512;Occupied blocks per task id 
system.cpu07.icache.tags.age_task_id_blocks_1024::0;16;;;;;;Occupied blocks per task id 
system.cpu07.icache.tags.age_task_id_blocks_1024::1;55;;;;;;Occupied blocks per task id 
system.cpu07.icache.tags.age_task_id_blocks_1024::2;21;2;2;2;2;2;Occupied blocks per task id 
system.cpu07.icache.tags.age_task_id_blocks_1024::3;277;12;17;12;;155;Occupied blocks per task id 
system.cpu07.icache.tags.age_task_id_blocks_1024::4;142;498;493;498;510;355;Occupied blocks per task id 
system.cpu07.icache.tags.occ_task_id_percent::1024;0.998047;1;1;1;1;1;Percentage of cache occupancy per task id 
system.cpu07.icache.tags.tag_accesses;26236961;28563862;1521021;1899940;8946426;89301;Number of tag accesses 
system.cpu07.icache.tags.data_accesses;26236961;28563862;1521021;1899940;8946426;89301;Number of data accesses 
system.cpu07.icache.ReadReq_hits::cpu07.inst;13073038;14219906;754281;946331;4459845;44256;number of ReadReq hits 
system.cpu07.icache.ReadReq_hits::total;13073038;14219906;754281;946331;4459845;44256;number of ReadReq hits 
system.cpu07.icache.demand_hits::cpu07.inst;13073038;14219906;754281;946331;4459845;44256;number of demand (read+write) hits 
system.cpu07.icache.demand_hits::total;13073038;14219906;754281;946331;4459845;44256;number of demand (read+write) hits 
system.cpu07.icache.overall_hits::cpu07.inst;13073038;14219906;754281;946331;4459845;44256;number of overall hits 
system.cpu07.icache.overall_hits::total;13073038;14219906;754281;946331;4459845;44256;number of overall hits 
system.cpu07.icache.ReadReq_misses::cpu07.inst;30295;41350;4153;2426;8912;263;number of ReadReq misses 
system.cpu07.icache.ReadReq_misses::total;30295;41350;4153;2426;8912;263;number of ReadReq misses 
system.cpu07.icache.demand_misses::cpu07.inst;30295;41350;4153;2426;8912;263;number of demand (read+write) misses 
system.cpu07.icache.demand_misses::total;30295;41350;4153;2426;8912;263;number of demand (read+write) misses 
system.cpu07.icache.overall_misses::cpu07.inst;30295;41350;4153;2426;8912;263;number of overall misses 
system.cpu07.icache.overall_misses::total;30295;41350;4153;2426;8912;263;number of overall misses 
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst;3199063500;4242147499;406537750;246096000;919071749;26282250;number of ReadReq miss cycles 
system.cpu07.icache.ReadReq_miss_latency::total;3199063500;4242147499;406537750;246096000;919071749;26282250;number of ReadReq miss cycles 
system.cpu07.icache.demand_miss_latency::cpu07.inst;3199063500;4242147499;406537750;246096000;919071749;26282250;number of demand (read+write) miss cycles 
system.cpu07.icache.demand_miss_latency::total;3199063500;4242147499;406537750;246096000;919071749;26282250;number of demand (read+write) miss cycles 
system.cpu07.icache.overall_miss_latency::cpu07.inst;3199063500;4242147499;406537750;246096000;919071749;26282250;number of overall miss cycles 
system.cpu07.icache.overall_miss_latency::total;3199063500;4242147499;406537750;246096000;919071749;26282250;number of overall miss cycles 
system.cpu07.icache.ReadReq_accesses::cpu07.inst;13103333;14261256;758434;948757;4468757;44519;number of ReadReq accesses(hits+misses) 
system.cpu07.icache.ReadReq_accesses::total;13103333;14261256;758434;948757;4468757;44519;number of ReadReq accesses(hits+misses) 
system.cpu07.icache.demand_accesses::cpu07.inst;13103333;14261256;758434;948757;4468757;44519;number of demand (read+write) accesses 
system.cpu07.icache.demand_accesses::total;13103333;14261256;758434;948757;4468757;44519;number of demand (read+write) accesses 
system.cpu07.icache.overall_accesses::cpu07.inst;13103333;14261256;758434;948757;4468757;44519;number of overall (read+write) accesses 
system.cpu07.icache.overall_accesses::total;13103333;14261256;758434;948757;4468757;44519;number of overall (read+write) accesses 
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst;0.002312;0.002899;0.005476;0.002557;0.001994;0.005908;miss rate for ReadReq accesses 
system.cpu07.icache.ReadReq_miss_rate::total;0.002312;0.002899;0.005476;0.002557;0.001994;0.005908;miss rate for ReadReq accesses 
system.cpu07.icache.demand_miss_rate::cpu07.inst;0.002312;0.002899;0.005476;0.002557;0.001994;0.005908;miss rate for demand accesses 
system.cpu07.icache.demand_miss_rate::total;0.002312;0.002899;0.005476;0.002557;0.001994;0.005908;miss rate for demand accesses 
system.cpu07.icache.overall_miss_rate::cpu07.inst;0.002312;0.002899;0.005476;0.002557;0.001994;0.005908;miss rate for overall accesses 
system.cpu07.icache.overall_miss_rate::total;0.002312;0.002899;0.005476;0.002557;0.001994;0.005908;miss rate for overall accesses 
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst;105597.078726;102591.233349;97890.139658;101441.055235;103127.440417;99932.509506;average ReadReq miss latency 
system.cpu07.icache.ReadReq_avg_miss_latency::total;105597.078726;102591.233349;97890.139658;101441.055235;103127.440417;99932.509506;average ReadReq miss latency 
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst;105597.078726;102591.233349;97890.139658;101441.055235;103127.440417;99932.509506;average overall miss latency 
system.cpu07.icache.demand_avg_miss_latency::total;105597.078726;102591.233349;97890.139658;101441.055235;103127.440417;99932.509506;average overall miss latency 
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst;105597.078726;102591.233349;97890.139658;101441.055235;103127.440417;99932.509506;average overall miss latency 
system.cpu07.icache.overall_avg_miss_latency::total;105597.078726;102591.233349;97890.139658;101441.055235;103127.440417;99932.509506;average overall miss latency 
system.cpu07.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu07.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu07.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu07.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu07.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu07.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu07.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu07.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst;30295;41350;4153;2426;8912;263;number of ReadReq MSHR misses 
system.cpu07.icache.ReadReq_mshr_misses::total;30295;41350;4153;2426;8912;263;number of ReadReq MSHR misses 
system.cpu07.icache.demand_mshr_misses::cpu07.inst;30295;41350;4153;2426;8912;263;number of demand (read+write) MSHR misses 
system.cpu07.icache.demand_mshr_misses::total;30295;41350;4153;2426;8912;263;number of demand (read+write) MSHR misses 
system.cpu07.icache.overall_mshr_misses::cpu07.inst;30295;41350;4153;2426;8912;263;number of overall MSHR misses 
system.cpu07.icache.overall_mshr_misses::total;30295;41350;4153;2426;8912;263;number of overall MSHR misses 
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst;2399183500;3176921501;300586250;184351000;688925251;19510750;number of ReadReq MSHR miss cycles 
system.cpu07.icache.ReadReq_mshr_miss_latency::total;2399183500;3176921501;300586250;184351000;688925251;19510750;number of ReadReq MSHR miss cycles 
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst;2399183500;3176921501;300586250;184351000;688925251;19510750;number of demand (read+write) MSHR miss cycles 
system.cpu07.icache.demand_mshr_miss_latency::total;2399183500;3176921501;300586250;184351000;688925251;19510750;number of demand (read+write) MSHR miss cycles 
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst;2399183500;3176921501;300586250;184351000;688925251;19510750;number of overall MSHR miss cycles 
system.cpu07.icache.overall_mshr_miss_latency::total;2399183500;3176921501;300586250;184351000;688925251;19510750;number of overall MSHR miss cycles 
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst;0.002312;0.002899;0.005476;0.002557;0.001994;0.005908;mshr miss rate for ReadReq accesses 
system.cpu07.icache.ReadReq_mshr_miss_rate::total;0.002312;0.002899;0.005476;0.002557;0.001994;0.005908;mshr miss rate for ReadReq accesses 
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst;0.002312;0.002899;0.005476;0.002557;0.001994;0.005908;mshr miss rate for demand accesses 
system.cpu07.icache.demand_mshr_miss_rate::total;0.002312;0.002899;0.005476;0.002557;0.001994;0.005908;mshr miss rate for demand accesses 
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst;0.002312;0.002899;0.005476;0.002557;0.001994;0.005908;mshr miss rate for overall accesses 
system.cpu07.icache.overall_mshr_miss_rate::total;0.002312;0.002899;0.005476;0.002557;0.001994;0.005908;mshr miss rate for overall accesses 
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst;79194.041921;76830.024208;72378.100169;75989.694971;77303.102671;74185.361217;average ReadReq mshr miss latency 
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total;79194.041921;76830.024208;72378.100169;75989.694971;77303.102671;74185.361217;average ReadReq mshr miss latency 
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst;79194.041921;76830.024208;72378.100169;75989.694971;77303.102671;74185.361217;average overall mshr miss latency 
system.cpu07.icache.demand_avg_mshr_miss_latency::total;79194.041921;76830.024208;72378.100169;75989.694971;77303.102671;74185.361217;average overall mshr miss latency 
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst;79194.041921;76830.024208;72378.100169;75989.694971;77303.102671;74185.361217;average overall mshr miss latency 
system.cpu07.icache.overall_avg_mshr_miss_latency::total;79194.041921;76830.024208;72378.100169;75989.694971;77303.102671;74185.361217;average overall mshr miss latency 
system.cpu07.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu07.dcache.tags.replacements;88463;90999;6704;6756;42793;151;number of replacements 
system.cpu07.dcache.tags.tagsinuse;455.952451;905.250479;808.887192;740.224655;897.016174;781.912537;Cycle average of tags in use 
system.cpu07.dcache.tags.total_refs;3883287;1458471;1122408;40852;3039522;96488;Total number of references to valid blocks. 
system.cpu07.dcache.tags.sampled_refs;88463;90999;6704;6756;42793;894;Sample count of references to valid blocks. 
system.cpu07.dcache.tags.avg_refs;43.897302;16.027330;167.423628;6.046773;71.028486;107.928412;Average number of references to valid blocks. 
system.cpu07.dcache.tags.warmup_cycle;5397219908750;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu07.dcache.tags.occ_blocks::cpu07.data;455.952451;905.250479;808.887192;740.224655;897.016174;781.912537;Average occupied blocks per requestor 
system.cpu07.dcache.tags.occ_percent::cpu07.data;0.445266;0.884034;0.789929;0.722876;0.875992;0.763586;Average percentage of cache occupancy 
system.cpu07.dcache.tags.occ_percent::total;0.445266;0.884034;0.789929;0.722876;0.875992;0.763586;Average percentage of cache occupancy 
system.cpu07.dcache.tags.occ_task_id_blocks::1024;1023;806;780;713;779;743;Occupied blocks per task id 
system.cpu07.dcache.tags.age_task_id_blocks_1024::0;2;;;;;;Occupied blocks per task id 
system.cpu07.dcache.tags.age_task_id_blocks_1024::1;87;;;;;;Occupied blocks per task id 
system.cpu07.dcache.tags.age_task_id_blocks_1024::2;858;;;;;;Occupied blocks per task id 
system.cpu07.dcache.tags.age_task_id_blocks_1024::3;65;12;33;13;4;59;Occupied blocks per task id 
system.cpu07.dcache.tags.age_task_id_blocks_1024::4;11;794;747;700;775;684;Occupied blocks per task id 
system.cpu07.dcache.tags.occ_task_id_percent::1024;0.999023;0.787109;0.761719;0.696289;0.760742;0.725586;Percentage of cache occupancy per task id 
system.cpu07.dcache.tags.tag_accesses;8285206;8800879;463277;577549;2168733;30351;Number of tag accesses 
system.cpu07.dcache.tags.data_accesses;8285206;8800879;463277;577549;2168733;30351;Number of data accesses 
system.cpu07.dcache.ReadReq_hits::cpu07.data;2655585;2885758;148993;192577;732444;9604;number of ReadReq hits 
system.cpu07.dcache.ReadReq_hits::total;2655585;2885758;148993;192577;732444;9604;number of ReadReq hits 
system.cpu07.dcache.WriteReq_hits::cpu07.data;1218738;1276760;65518;79177;271112;4781;number of WriteReq hits 
system.cpu07.dcache.WriteReq_hits::total;1218738;1276760;65518;79177;271112;4781;number of WriteReq hits 
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data;25173;15516;1010;1123;2052;130;number of LoadLockedReq hits 
system.cpu07.dcache.LoadLockedReq_hits::total;25173;15516;1010;1123;2052;130;number of LoadLockedReq hits 
system.cpu07.dcache.StoreCondReq_hits::cpu07.data;13396;10317;615;714;1312;77;number of StoreCondReq hits 
system.cpu07.dcache.StoreCondReq_hits::total;13396;10317;615;714;1312;77;number of StoreCondReq hits 
system.cpu07.dcache.demand_hits::cpu07.data;3874323;4162518;214511;271754;1003556;14385;number of demand (read+write) hits 
system.cpu07.dcache.demand_hits::total;3874323;4162518;214511;271754;1003556;14385;number of demand (read+write) hits 
system.cpu07.dcache.overall_hits::cpu07.data;3874323;4162518;214511;271754;1003556;14385;number of overall hits 
system.cpu07.dcache.overall_hits::total;3874323;4162518;214511;271754;1003556;14385;number of overall hits 
system.cpu07.dcache.ReadReq_misses::cpu07.data;134872;124192;8846;9201;27015;323;number of ReadReq misses 
system.cpu07.dcache.ReadReq_misses::total;134872;124192;8846;9201;27015;323;number of ReadReq misses 
system.cpu07.dcache.WriteReq_misses::cpu07.data;14595;16218;1127;744;23680;45;number of WriteReq misses 
system.cpu07.dcache.WriteReq_misses::total;14595;16218;1127;744;23680;45;number of WriteReq misses 
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data;2368;1007;264;116;749;12;number of LoadLockedReq misses 
system.cpu07.dcache.LoadLockedReq_misses::total;2368;1007;264;116;749;12;number of LoadLockedReq misses 
system.cpu07.dcache.StoreCondReq_misses::cpu07.data;4894;5505;451;347;1041;26;number of StoreCondReq misses 
system.cpu07.dcache.StoreCondReq_misses::total;4894;5505;451;347;1041;26;number of StoreCondReq misses 
system.cpu07.dcache.demand_misses::cpu07.data;149467;140410;9973;9945;50695;368;number of demand (read+write) misses 
system.cpu07.dcache.demand_misses::total;149467;140410;9973;9945;50695;368;number of demand (read+write) misses 
system.cpu07.dcache.overall_misses::cpu07.data;149467;140410;9973;9945;50695;368;number of overall misses 
system.cpu07.dcache.overall_misses::total;149467;140410;9973;9945;50695;368;number of overall misses 
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data;11453461006;8953246637;655734677;694005257;2681175488;23979811;number of ReadReq miss cycles 
system.cpu07.dcache.ReadReq_miss_latency::total;11453461006;8953246637;655734677;694005257;2681175488;23979811;number of ReadReq miss cycles 
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data;1139969099;1023021838;79139837;48746998;2508908755;3582973;number of WriteReq miss cycles 
system.cpu07.dcache.WriteReq_miss_latency::total;1139969099;1023021838;79139837;48746998;2508908755;3582973;number of WriteReq miss cycles 
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data;214949217;109064702;18584950;10593492;51415462;867490;number of LoadLockedReq miss cycles 
system.cpu07.dcache.LoadLockedReq_miss_latency::total;214949217;109064702;18584950;10593492;51415462;867490;number of LoadLockedReq miss cycles 
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data;243411258;288497961;25427852;18720761;59612755;1389988;number of StoreCondReq miss cycles 
system.cpu07.dcache.StoreCondReq_miss_latency::total;243411258;288497961;25427852;18720761;59612755;1389988;number of StoreCondReq miss cycles 
system.cpu07.dcache.StoreCondFailReq_miss_latency::cpu07.data;43354999;9332000;1512000;832000;3698000;144000;number of StoreCondFailReq miss cycles 
system.cpu07.dcache.StoreCondFailReq_miss_latency::total;43354999;9332000;1512000;832000;3698000;144000;number of StoreCondFailReq miss cycles 
system.cpu07.dcache.demand_miss_latency::cpu07.data;12593430105;9976268475;734874514;742752255;5190084243;27562784;number of demand (read+write) miss cycles 
system.cpu07.dcache.demand_miss_latency::total;12593430105;9976268475;734874514;742752255;5190084243;27562784;number of demand (read+write) miss cycles 
system.cpu07.dcache.overall_miss_latency::cpu07.data;12593430105;9976268475;734874514;742752255;5190084243;27562784;number of overall miss cycles 
system.cpu07.dcache.overall_miss_latency::total;12593430105;9976268475;734874514;742752255;5190084243;27562784;number of overall miss cycles 
system.cpu07.dcache.ReadReq_accesses::cpu07.data;2790457;3009950;157839;201778;759459;9927;number of ReadReq accesses(hits+misses) 
system.cpu07.dcache.ReadReq_accesses::total;2790457;3009950;157839;201778;759459;9927;number of ReadReq accesses(hits+misses) 
system.cpu07.dcache.WriteReq_accesses::cpu07.data;1233333;1292978;66645;79921;294792;4826;number of WriteReq accesses(hits+misses) 
system.cpu07.dcache.WriteReq_accesses::total;1233333;1292978;66645;79921;294792;4826;number of WriteReq accesses(hits+misses) 
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data;27541;16523;1274;1239;2801;142;number of LoadLockedReq accesses(hits+misses) 
system.cpu07.dcache.LoadLockedReq_accesses::total;27541;16523;1274;1239;2801;142;number of LoadLockedReq accesses(hits+misses) 
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data;18290;15822;1066;1061;2353;103;number of StoreCondReq accesses(hits+misses) 
system.cpu07.dcache.StoreCondReq_accesses::total;18290;15822;1066;1061;2353;103;number of StoreCondReq accesses(hits+misses) 
system.cpu07.dcache.demand_accesses::cpu07.data;4023790;4302928;224484;281699;1054251;14753;number of demand (read+write) accesses 
system.cpu07.dcache.demand_accesses::total;4023790;4302928;224484;281699;1054251;14753;number of demand (read+write) accesses 
system.cpu07.dcache.overall_accesses::cpu07.data;4023790;4302928;224484;281699;1054251;14753;number of overall (read+write) accesses 
system.cpu07.dcache.overall_accesses::total;4023790;4302928;224484;281699;1054251;14753;number of overall (read+write) accesses 
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data;0.048333;0.041260;0.056044;0.045600;0.035571;0.032538;miss rate for ReadReq accesses 
system.cpu07.dcache.ReadReq_miss_rate::total;0.048333;0.041260;0.056044;0.045600;0.035571;0.032538;miss rate for ReadReq accesses 
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data;0.011834;0.012543;0.016910;0.009309;0.080328;0.009324;miss rate for WriteReq accesses 
system.cpu07.dcache.WriteReq_miss_rate::total;0.011834;0.012543;0.016910;0.009309;0.080328;0.009324;miss rate for WriteReq accesses 
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data;0.085981;0.060945;0.207221;0.093624;0.267404;0.084507;miss rate for LoadLockedReq accesses 
system.cpu07.dcache.LoadLockedReq_miss_rate::total;0.085981;0.060945;0.207221;0.093624;0.267404;0.084507;miss rate for LoadLockedReq accesses 
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data;0.267578;0.347933;0.423077;0.327050;0.442414;0.252427;miss rate for StoreCondReq accesses 
system.cpu07.dcache.StoreCondReq_miss_rate::total;0.267578;0.347933;0.423077;0.327050;0.442414;0.252427;miss rate for StoreCondReq accesses 
system.cpu07.dcache.demand_miss_rate::cpu07.data;0.037146;0.032631;0.044426;0.035304;0.048086;0.024944;miss rate for demand accesses 
system.cpu07.dcache.demand_miss_rate::total;0.037146;0.032631;0.044426;0.035304;0.048086;0.024944;miss rate for demand accesses 
system.cpu07.dcache.overall_miss_rate::cpu07.data;0.037146;0.032631;0.044426;0.035304;0.048086;0.024944;miss rate for overall accesses 
system.cpu07.dcache.overall_miss_rate::total;0.037146;0.032631;0.044426;0.035304;0.048086;0.024944;miss rate for overall accesses 
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data;84920.969556;72091.975626;74127.817884;75427.155418;99247.658264;74240.900929;average ReadReq miss latency 
system.cpu07.dcache.ReadReq_avg_miss_latency::total;84920.969556;72091.975626;74127.817884;75427.155418;99247.658264;74240.900929;average ReadReq miss latency 
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data;78106.824186;63079.407942;70221.683230;65520.158602;105950.538640;79621.622222;average WriteReq miss latency 
system.cpu07.dcache.WriteReq_avg_miss_latency::total;78106.824186;63079.407942;70221.683230;65520.158602;105950.538640;79621.622222;average WriteReq miss latency 
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data;90772.473395;108306.556107;70397.537879;91323.206897;68645.476636;72290.833333;average LoadLockedReq miss latency 
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total;90772.473395;108306.556107;70397.537879;91323.206897;68645.476636;72290.833333;average LoadLockedReq miss latency 
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data;49736.668982;52406.532425;56381.046563;53950.319885;57264.894332;53461.076923;average StoreCondReq miss latency 
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total;49736.668982;52406.532425;56381.046563;53950.319885;57264.894332;53461.076923;average StoreCondReq miss latency 
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::cpu07.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data;84255.588893;71050.982658;73686.404693;74685.998492;102378.622014;74898.869565;average overall miss latency 
system.cpu07.dcache.demand_avg_miss_latency::total;84255.588893;71050.982658;73686.404693;74685.998492;102378.622014;74898.869565;average overall miss latency 
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data;84255.588893;71050.982658;73686.404693;74685.998492;102378.622014;74898.869565;average overall miss latency 
system.cpu07.dcache.overall_avg_miss_latency::total;84255.588893;71050.982658;73686.404693;74685.998492;102378.622014;74898.869565;average overall miss latency 
system.cpu07.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu07.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu07.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu07.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu07.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu07.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu07.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu07.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu07.dcache.writebacks::writebacks;10279;7271;718;298;23625;30;number of writebacks 
system.cpu07.dcache.writebacks::total;10279;7271;718;298;23625;30;number of writebacks 
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data;134872;124192;8846;9201;27015;323;number of ReadReq MSHR misses 
system.cpu07.dcache.ReadReq_mshr_misses::total;134872;124192;8846;9201;27015;323;number of ReadReq MSHR misses 
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data;14595;16218;1127;744;23680;45;number of WriteReq MSHR misses 
system.cpu07.dcache.WriteReq_mshr_misses::total;14595;16218;1127;744;23680;45;number of WriteReq MSHR misses 
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data;2368;1007;264;116;749;12;number of LoadLockedReq MSHR misses 
system.cpu07.dcache.LoadLockedReq_mshr_misses::total;2368;1007;264;116;749;12;number of LoadLockedReq MSHR misses 
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data;4893;5503;451;347;1038;26;number of StoreCondReq MSHR misses 
system.cpu07.dcache.StoreCondReq_mshr_misses::total;4893;5503;451;347;1038;26;number of StoreCondReq MSHR misses 
system.cpu07.dcache.demand_mshr_misses::cpu07.data;149467;140410;9973;9945;50695;368;number of demand (read+write) MSHR misses 
system.cpu07.dcache.demand_mshr_misses::total;149467;140410;9973;9945;50695;368;number of demand (read+write) MSHR misses 
system.cpu07.dcache.overall_mshr_misses::cpu07.data;149467;140410;9973;9945;50695;368;number of overall MSHR misses 
system.cpu07.dcache.overall_mshr_misses::total;149467;140410;9973;9945;50695;368;number of overall MSHR misses 
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data;8037627994;6067986363;445499323;475015743;1984963512;15687189;number of ReadReq MSHR miss cycles 
system.cpu07.dcache.ReadReq_mshr_miss_latency::total;8037627994;6067986363;445499323;475015743;1984963512;15687189;number of ReadReq MSHR miss cycles 
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data;735077901;540284162;48646163;26530002;1883088245;2238027;number of WriteReq MSHR miss cycles 
system.cpu07.dcache.WriteReq_mshr_miss_latency::total;735077901;540284162;48646163;26530002;1883088245;2238027;number of WriteReq MSHR miss cycles 
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data;153509783;82207298;12464050;7768508;34387538;562510;number of LoadLockedReq MSHR miss cycles 
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total;153509783;82207298;12464050;7768508;34387538;562510;number of LoadLockedReq MSHR miss cycles 
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data;119442742;116697039;14397148;8788239;35220245;742012;number of StoreCondReq MSHR miss cycles 
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total;119442742;116697039;14397148;8788239;35220245;742012;number of StoreCondReq MSHR miss cycles 
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::cpu07.data;30650001;6670000;1050000;590000;2620000;100000;number of StoreCondFailReq MSHR miss cycles 
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::total;30650001;6670000;1050000;590000;2620000;100000;number of StoreCondFailReq MSHR miss cycles 
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data;8772705895;6608270525;494145486;501545745;3868051757;17925216;number of demand (read+write) MSHR miss cycles 
system.cpu07.dcache.demand_mshr_miss_latency::total;8772705895;6608270525;494145486;501545745;3868051757;17925216;number of demand (read+write) MSHR miss cycles 
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data;8772705895;6608270525;494145486;501545745;3868051757;17925216;number of overall MSHR miss cycles 
system.cpu07.dcache.overall_mshr_miss_latency::total;8772705895;6608270525;494145486;501545745;3868051757;17925216;number of overall MSHR miss cycles 
system.cpu07.dcache.ReadReq_mshr_uncacheable_latency::cpu07.data;13004000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu07.dcache.ReadReq_mshr_uncacheable_latency::total;13004000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu07.dcache.WriteReq_mshr_uncacheable_latency::cpu07.data;2236668000;1636568000;85020000;135672000;124422000;10488000;number of WriteReq MSHR uncacheable cycles 
system.cpu07.dcache.WriteReq_mshr_uncacheable_latency::total;2236668000;1636568000;85020000;135672000;124422000;10488000;number of WriteReq MSHR uncacheable cycles 
system.cpu07.dcache.overall_mshr_uncacheable_latency::cpu07.data;2249672000;1636568000;85020000;135672000;124422000;10488000;number of overall MSHR uncacheable cycles 
system.cpu07.dcache.overall_mshr_uncacheable_latency::total;2249672000;1636568000;85020000;135672000;124422000;10488000;number of overall MSHR uncacheable cycles 
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data;0.048333;0.041260;0.056044;0.045600;0.035571;0.032538;mshr miss rate for ReadReq accesses 
system.cpu07.dcache.ReadReq_mshr_miss_rate::total;0.048333;0.041260;0.056044;0.045600;0.035571;0.032538;mshr miss rate for ReadReq accesses 
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data;0.011834;0.012543;0.016910;0.009309;0.080328;0.009324;mshr miss rate for WriteReq accesses 
system.cpu07.dcache.WriteReq_mshr_miss_rate::total;0.011834;0.012543;0.016910;0.009309;0.080328;0.009324;mshr miss rate for WriteReq accesses 
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data;0.085981;0.060945;0.207221;0.093624;0.267404;0.084507;mshr miss rate for LoadLockedReq accesses 
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total;0.085981;0.060945;0.207221;0.093624;0.267404;0.084507;mshr miss rate for LoadLockedReq accesses 
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data;0.267523;0.347807;0.423077;0.327050;0.441139;0.252427;mshr miss rate for StoreCondReq accesses 
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total;0.267523;0.347807;0.423077;0.327050;0.441139;0.252427;mshr miss rate for StoreCondReq accesses 
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data;0.037146;0.032631;0.044426;0.035304;0.048086;0.024944;mshr miss rate for demand accesses 
system.cpu07.dcache.demand_mshr_miss_rate::total;0.037146;0.032631;0.044426;0.035304;0.048086;0.024944;mshr miss rate for demand accesses 
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data;0.037146;0.032631;0.044426;0.035304;0.048086;0.024944;mshr miss rate for overall accesses 
system.cpu07.dcache.overall_mshr_miss_rate::total;0.037146;0.032631;0.044426;0.035304;0.048086;0.024944;mshr miss rate for overall accesses 
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data;59594.489546;48859.720135;50361.668890;51626.534398;73476.346918;48567.148607;average ReadReq mshr miss latency 
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total;59594.489546;48859.720135;50361.668890;51626.534398;73476.346918;48567.148607;average ReadReq mshr miss latency 
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data;50365.049743;33313.858799;43164.297249;35658.604839;79522.307644;49733.933333;average WriteReq mshr miss latency 
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total;50365.049743;33313.858799;43164.297249;35658.604839;79522.307644;49733.933333;average WriteReq mshr miss latency 
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data;64826.766470;81635.847071;47212.310606;66969.896552;45911.265688;46875.833333;average LoadLockedReq mshr miss latency 
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total;64826.766470;81635.847071;47212.310606;66969.896552;45911.265688;46875.833333;average LoadLockedReq mshr miss latency 
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data;24410.942571;21206.076504;31922.722838;25326.337176;33930.871869;28538.923077;average StoreCondReq mshr miss latency 
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total;24410.942571;21206.076504;31922.722838;25326.337176;33930.871869;28538.923077;average StoreCondReq mshr miss latency 
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu07.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data;58693.262693;47064.101738;49548.329089;50431.950226;76300.458763;48709.826087;average overall mshr miss latency 
system.cpu07.dcache.demand_avg_mshr_miss_latency::total;58693.262693;47064.101738;49548.329089;50431.950226;76300.458763;48709.826087;average overall mshr miss latency 
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data;58693.262693;47064.101738;49548.329089;50431.950226;76300.458763;48709.826087;average overall mshr miss latency 
system.cpu07.dcache.overall_avg_mshr_miss_latency::total;58693.262693;47064.101738;49548.329089;50431.950226;76300.458763;48709.826087;average overall mshr miss latency 
system.cpu07.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu07.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu07.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu07.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu07.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu07.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu07.dcache.overall_avg_mshr_uncacheable_latency::cpu07.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu07.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu07.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu08.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu08.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu08.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu08.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu08.dtb.read_hits;2738456;2919866;206766;439539;747627;10151;DTB read hits 
system.cpu08.dtb.read_misses;0;325;51;28;2075;0;DTB read misses 
system.cpu08.dtb.read_acv;0;12;0;0;0;0;DTB read access violations 
system.cpu08.dtb.read_accesses;0;1843;8203;182303;515506;0;DTB read accesses 
system.cpu08.dtb.write_hits;1174211;1241738;85988;199666;294777;4996;DTB write hits 
system.cpu08.dtb.write_misses;0;38;7;6;18824;0;DTB write misses 
system.cpu08.dtb.write_acv;0;9;0;0;0;0;DTB write access violations 
system.cpu08.dtb.write_accesses;0;880;5410;84290;159352;0;DTB write accesses 
system.cpu08.dtb.data_hits;3912667;4161604;292754;639205;1042404;15147;DTB hits 
system.cpu08.dtb.data_misses;0;363;58;34;20899;0;DTB misses 
system.cpu08.dtb.data_acv;0;21;0;0;0;0;DTB access violations 
system.cpu08.dtb.data_accesses;0;2723;13613;266593;674858;0;DTB accesses 
system.cpu08.itb.fetch_hits;1057536;1054334;108925;1010203;3374547;5307;ITB hits 
system.cpu08.itb.fetch_misses;0;125;7;9;40;0;ITB misses 
system.cpu08.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu08.itb.fetch_accesses;1057536;1054459;108932;1010212;3374587;5307;ITB accesses 
system.cpu08.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu08.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu08.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu08.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu08.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu08.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu08.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu08.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu08.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu08.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu08.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu08.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu08.numCycles;540921547;484179701;17187421;29980550;29394514;2343752;number of cpu cycles simulated 
system.cpu08.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu08.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu08.committedInsts;12651043;13885032;946750;2147611;4389673;44771;Number of instructions committed 
system.cpu08.committedOps;12651043;13885032;946750;2147611;4389673;44771;Number of ops (including micro ops) committed 
system.cpu08.num_int_alu_accesses;12233105;13473760;914467;1936756;2746587;42958;Number of integer alu accesses 
system.cpu08.num_fp_alu_accesses;1686;1191;18582;433599;1595653;134;Number of float alu accesses 
system.cpu08.num_func_calls;493831;526891;32130;47776;37919;1830;number of times a function call or return occured 
system.cpu08.num_conditional_control_insts;1152592;1283009;107702;211582;252679;3813;number of instructions that are conditional controls 
system.cpu08.num_int_insts;12233105;13473760;914467;1936756;2746587;42958;number of integer instructions 
system.cpu08.num_fp_insts;1686;1191;18582;433599;1595653;134;number of float instructions 
system.cpu08.num_int_register_reads;16791999;18697136;1283901;3134149;5268099;58321;number of times the integer registers were read 
system.cpu08.num_int_register_writes;9767241;10781632;703097;1335864;2148775;33725;number of times the integer registers were written 
system.cpu08.num_fp_register_reads;850;582;17826;427683;2707625;66;number of times the floating registers were read 
system.cpu08.num_fp_register_writes;856;597;13098;345858;1576530;68;number of times the floating registers were written 
system.cpu08.num_mem_refs;3917964;4167838;293620;640469;1066555;15188;number of memory refs 
system.cpu08.num_load_insts;2738590;2920814;207172;440084;752256;10161;Number of load instructions 
system.cpu08.num_store_insts;1179374;1247024;86448;200385;314299;5027;Number of store instructions 
system.cpu08.num_idle_cycles;506334328.478068;446724270.320194;14567925.314408;24221256.520331;17909904.298322;2219706.518137;Number of idle cycles 
system.cpu08.num_busy_cycles;34587218.521932;37455430.679806;2619495.685592;5759293.479669;11484609.701678;124045.481863;Number of busy cycles 
system.cpu08.not_idle_fraction;0.063941;0.077359;0.152408;0.192101;0.390706;0.052926;Percentage of non-idle cycles 
system.cpu08.idle_fraction;0.936059;0.922641;0.847592;0.807899;0.609294;0.947074;Percentage of idle cycles 
system.cpu08.Branches;1886007;2044976;153066;279295;307655;6561;Number of branches fetched 
system.cpu08.op_class::No_OpClass;47174;52356;5545;8150;57720;233;Class of executed instruction 
system.cpu08.op_class::IntAlu;8241631;9221169;616940;1287155;1483153;27189;Class of executed instruction 
system.cpu08.op_class::IntMult;49399;55885;3230;5093;3766;159;Class of executed instruction 
system.cpu08.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::FloatAdd;68;74;3678;89507;803491;4;Class of executed instruction 
system.cpu08.op_class::FloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::FloatCvt;0;0;183;1515;7;0;Class of executed instruction 
system.cpu08.op_class::FloatMult;0;0;2880;81408;754054;0;Class of executed instruction 
system.cpu08.op_class::FloatDiv;4;3;57;1002;0;0;Class of executed instruction 
system.cpu08.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::MemRead;2773424;2953092;209832;443922;756244;10352;Class of executed instruction 
system.cpu08.op_class::MemWrite;1179388;1247063;86510;200462;314400;5029;Class of executed instruction 
system.cpu08.op_class::IprAccess;359955;355774;17953;29431;237737;1805;Class of executed instruction 
system.cpu08.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::total;12651043;13885416;946808;2147645;4410572;44771;Class of executed instruction 
system.cpu08.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu08.kern.inst.quiesce;7780;5021;222;338;232;25;number of quiesce instructions executed 
system.cpu08.kern.inst.hwrei;88496;86861;4003;6632;27386;440;number of hwrei instructions executed 
system.cpu08.kern.ipl_count::0;19653;19619;1013;1678;1585;103;number of times we switched to this ipl 
system.cpu08.kern.ipl_count::22;4996;4959;176;308;301;24;number of times we switched to this ipl 
system.cpu08.kern.ipl_count::30;87;68;63;81;77;1;number of times we switched to this ipl 
system.cpu08.kern.ipl_count::31;53726;51570;2169;3627;3634;262;number of times we switched to this ipl 
system.cpu08.kern.ipl_count::total;78462;76216;3421;5694;5597;390;number of times we switched to this ipl 
system.cpu08.kern.ipl_good::0;19653;19619;1013;1678;1585;103;number of times we switched to this ipl from a different ipl 
system.cpu08.kern.ipl_good::22;4996;4959;176;308;301;24;number of times we switched to this ipl from a different ipl 
system.cpu08.kern.ipl_good::30;87;68;63;81;77;1;number of times we switched to this ipl from a different ipl 
system.cpu08.kern.ipl_good::31;19566;19552;954;1600;1538;102;number of times we switched to this ipl from a different ipl 
system.cpu08.kern.ipl_good::total;44302;44198;2206;3667;3501;230;number of times we switched to this ipl from a different ipl 
system.cpu08.kern.ipl_ticks::0;4714290060000;4674245980000;156001590000;275418210000;271723370000;22390510000;number of cycles we spent at this ipl 
system.cpu08.kern.ipl_ticks::22;16316590000;15739800000;580990000;1019990000;1011830000;78630000;number of cycles we spent at this ipl 
system.cpu08.kern.ipl_ticks::30;864750000;670580000;533950000;660120000;666450000;9930000;number of cycles we spent at this ipl 
system.cpu08.kern.ipl_ticks::31;677743790000;151140650000;14757680000;22707180000;20543490000;958450000;number of cycles we spent at this ipl 
system.cpu08.kern.ipl_ticks::total;5409215190000;4841797010000;171874210000;299805500000;293945140000;23437520000;number of cycles we spent at this ipl 
system.cpu08.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu08.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu08.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu08.kern.ipl_used::31;0.364181;0.379135;0.439834;0.441136;0.423225;0.389313;fraction of swpipl calls that actually changed the ipl 
system.cpu08.kern.ipl_used::total;0.564630;0.579904;0.644841;0.644011;0.625514;0.589744;fraction of swpipl calls that actually changed the ipl 
system.cpu08.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu08.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu08.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu08.kern.callpal::swpctx;26;71;67;101;102;2;number of callpals executed 
system.cpu08.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu08.kern.callpal::swpipl;68295;66097;2870;4769;4724;340;number of callpals executed 
system.cpu08.kern.callpal::rdps;9992;10051;355;619;604;48;number of callpals executed 
system.cpu08.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu08.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu08.kern.callpal::rti;5083;5093;314;538;498;25;number of callpals executed 
system.cpu08.kern.callpal::rdunique;1;;6;2;52;;number of callpals executed 
system.cpu08.kern.callpal::total;83411;81326;3701;6202;6072;415;number of callpals executed 
system.cpu08.kern.mode_switch::kernel;5111;5164;381;639;600;27;number of protection mode switches 
system.cpu08.kern.mode_switch::user;0;67;78;180;237;0;number of protection mode switches 
system.cpu08.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu08.kern.mode_switch_good::kernel;0;0.012974;0.204724;0.281690;0.395000;0;fraction of useful protection mode switches 
system.cpu08.kern.mode_switch_good::user;nan;1;1;1;1;nan;fraction of useful protection mode switches 
system.cpu08.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu08.kern.mode_switch_good::total;0;0.025617;0.339869;0.439560;0.566308;0;fraction of useful protection mode switches 
system.cpu08.kern.mode_ticks::kernel;0;5430884790000;4937170380000;264462470000;197866020000;0;number of ticks spent at the given mode 
system.cpu08.kern.mode_ticks::user;0;411610000;1493100000;23977050000;81851380000;0;number of ticks spent at the given mode 
system.cpu08.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu08.kern.swap_context;27;71;67;101;102;2;number of times the context was actually changed 
system.cpu08.icache.tags.replacements;24078;38713;6121;8573;8782;265;number of replacements 
system.cpu08.icache.tags.tagsinuse;380.459752;510.670977;511.477226;512;512;512;Cycle average of tags in use 
system.cpu08.icache.tags.total_refs;6716692;13982587;3927796;2162579;4490158;2719391;Total number of references to valid blocks. 
system.cpu08.icache.tags.sampled_refs;24078;38713;6121;8573;8782;777;Sample count of references to valid blocks. 
system.cpu08.icache.tags.avg_refs;278.955561;361.185829;641.691880;252.254637;511.291050;3499.859717;Average number of references to valid blocks. 
system.cpu08.icache.tags.warmup_cycle;0;0;10341218593750;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu08.icache.tags.occ_blocks::cpu08.inst;380.459752;510.670977;511.477226;512;512;512;Average occupied blocks per requestor 
system.cpu08.icache.tags.occ_percent::cpu08.inst;0.743085;0.997404;0.998979;1;1;1;Average percentage of cache occupancy 
system.cpu08.icache.tags.occ_percent::total;0.743085;0.997404;0.998979;1;1;1;Average percentage of cache occupancy 
system.cpu08.icache.tags.occ_task_id_blocks::1024;428;511;512;512;512;512;Occupied blocks per task id 
system.cpu08.icache.tags.age_task_id_blocks_1024::2;2;2;9;2;2;2;Occupied blocks per task id 
system.cpu08.icache.tags.age_task_id_blocks_1024::3;13;12;5;35;;157;Occupied blocks per task id 
system.cpu08.icache.tags.age_task_id_blocks_1024::4;413;497;498;475;510;353;Occupied blocks per task id 
system.cpu08.icache.tags.occ_task_id_percent::1024;0.835938;0.998047;1;1;1;1;Percentage of cache occupancy per task id 
system.cpu08.icache.tags.tag_accesses;25326600;27809628;1899738;4303863;8829926;89807;Number of tag accesses 
system.cpu08.icache.tags.data_accesses;25326600;27809628;1899738;4303863;8829926;89807;Number of data accesses 
system.cpu08.icache.ReadReq_hits::cpu08.inst;12626529;13846620;940686;2139072;4401790;44506;number of ReadReq hits 
system.cpu08.icache.ReadReq_hits::total;12626529;13846620;940686;2139072;4401790;44506;number of ReadReq hits 
system.cpu08.icache.demand_hits::cpu08.inst;12626529;13846620;940686;2139072;4401790;44506;number of demand (read+write) hits 
system.cpu08.icache.demand_hits::total;12626529;13846620;940686;2139072;4401790;44506;number of demand (read+write) hits 
system.cpu08.icache.overall_hits::cpu08.inst;12626529;13846620;940686;2139072;4401790;44506;number of overall hits 
system.cpu08.icache.overall_hits::total;12626529;13846620;940686;2139072;4401790;44506;number of overall hits 
system.cpu08.icache.ReadReq_misses::cpu08.inst;24514;38796;6122;8573;8782;265;number of ReadReq misses 
system.cpu08.icache.ReadReq_misses::total;24514;38796;6122;8573;8782;265;number of ReadReq misses 
system.cpu08.icache.demand_misses::cpu08.inst;24514;38796;6122;8573;8782;265;number of demand (read+write) misses 
system.cpu08.icache.demand_misses::total;24514;38796;6122;8573;8782;265;number of demand (read+write) misses 
system.cpu08.icache.overall_misses::cpu08.inst;24514;38796;6122;8573;8782;265;number of overall misses 
system.cpu08.icache.overall_misses::total;24514;38796;6122;8573;8782;265;number of overall misses 
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst;2607544500;4031493749;599913750;840340250;910721749;25933750;number of ReadReq miss cycles 
system.cpu08.icache.ReadReq_miss_latency::total;2607544500;4031493749;599913750;840340250;910721749;25933750;number of ReadReq miss cycles 
system.cpu08.icache.demand_miss_latency::cpu08.inst;2607544500;4031493749;599913750;840340250;910721749;25933750;number of demand (read+write) miss cycles 
system.cpu08.icache.demand_miss_latency::total;2607544500;4031493749;599913750;840340250;910721749;25933750;number of demand (read+write) miss cycles 
system.cpu08.icache.overall_miss_latency::cpu08.inst;2607544500;4031493749;599913750;840340250;910721749;25933750;number of overall miss cycles 
system.cpu08.icache.overall_miss_latency::total;2607544500;4031493749;599913750;840340250;910721749;25933750;number of overall miss cycles 
system.cpu08.icache.ReadReq_accesses::cpu08.inst;12651043;13885416;946808;2147645;4410572;44771;number of ReadReq accesses(hits+misses) 
system.cpu08.icache.ReadReq_accesses::total;12651043;13885416;946808;2147645;4410572;44771;number of ReadReq accesses(hits+misses) 
system.cpu08.icache.demand_accesses::cpu08.inst;12651043;13885416;946808;2147645;4410572;44771;number of demand (read+write) accesses 
system.cpu08.icache.demand_accesses::total;12651043;13885416;946808;2147645;4410572;44771;number of demand (read+write) accesses 
system.cpu08.icache.overall_accesses::cpu08.inst;12651043;13885416;946808;2147645;4410572;44771;number of overall (read+write) accesses 
system.cpu08.icache.overall_accesses::total;12651043;13885416;946808;2147645;4410572;44771;number of overall (read+write) accesses 
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst;0.001938;0.002794;0.006466;0.003992;0.001991;0.005919;miss rate for ReadReq accesses 
system.cpu08.icache.ReadReq_miss_rate::total;0.001938;0.002794;0.006466;0.003992;0.001991;0.005919;miss rate for ReadReq accesses 
system.cpu08.icache.demand_miss_rate::cpu08.inst;0.001938;0.002794;0.006466;0.003992;0.001991;0.005919;miss rate for demand accesses 
system.cpu08.icache.demand_miss_rate::total;0.001938;0.002794;0.006466;0.003992;0.001991;0.005919;miss rate for demand accesses 
system.cpu08.icache.overall_miss_rate::cpu08.inst;0.001938;0.002794;0.006466;0.003992;0.001991;0.005919;miss rate for overall accesses 
system.cpu08.icache.overall_miss_rate::total;0.001938;0.002794;0.006466;0.003992;0.001991;0.005919;miss rate for overall accesses 
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst;106369.605124;103915.190973;97993.098661;98021.725184;103703.228080;97863.207547;average ReadReq miss latency 
system.cpu08.icache.ReadReq_avg_miss_latency::total;106369.605124;103915.190973;97993.098661;98021.725184;103703.228080;97863.207547;average ReadReq miss latency 
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst;106369.605124;103915.190973;97993.098661;98021.725184;103703.228080;97863.207547;average overall miss latency 
system.cpu08.icache.demand_avg_miss_latency::total;106369.605124;103915.190973;97993.098661;98021.725184;103703.228080;97863.207547;average overall miss latency 
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst;106369.605124;103915.190973;97993.098661;98021.725184;103703.228080;97863.207547;average overall miss latency 
system.cpu08.icache.overall_avg_miss_latency::total;106369.605124;103915.190973;97993.098661;98021.725184;103703.228080;97863.207547;average overall miss latency 
system.cpu08.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu08.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu08.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu08.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu08.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu08.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu08.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu08.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst;24514;38796;6122;8573;8782;265;number of ReadReq MSHR misses 
system.cpu08.icache.ReadReq_mshr_misses::total;24514;38796;6122;8573;8782;265;number of ReadReq MSHR misses 
system.cpu08.icache.demand_mshr_misses::cpu08.inst;24514;38796;6122;8573;8782;265;number of demand (read+write) MSHR misses 
system.cpu08.icache.demand_mshr_misses::total;24514;38796;6122;8573;8782;265;number of demand (read+write) MSHR misses 
system.cpu08.icache.overall_mshr_misses::cpu08.inst;24514;38796;6122;8573;8782;265;number of overall MSHR misses 
system.cpu08.icache.overall_mshr_misses::total;24514;38796;6122;8573;8782;265;number of overall MSHR misses 
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst;1974061500;3028242251;443286250;620184750;683513251;19178250;number of ReadReq MSHR miss cycles 
system.cpu08.icache.ReadReq_mshr_miss_latency::total;1974061500;3028242251;443286250;620184750;683513251;19178250;number of ReadReq MSHR miss cycles 
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst;1974061500;3028242251;443286250;620184750;683513251;19178250;number of demand (read+write) MSHR miss cycles 
system.cpu08.icache.demand_mshr_miss_latency::total;1974061500;3028242251;443286250;620184750;683513251;19178250;number of demand (read+write) MSHR miss cycles 
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst;1974061500;3028242251;443286250;620184750;683513251;19178250;number of overall MSHR miss cycles 
system.cpu08.icache.overall_mshr_miss_latency::total;1974061500;3028242251;443286250;620184750;683513251;19178250;number of overall MSHR miss cycles 
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst;0.001938;0.002794;0.006466;0.003992;0.001991;0.005919;mshr miss rate for ReadReq accesses 
system.cpu08.icache.ReadReq_mshr_miss_rate::total;0.001938;0.002794;0.006466;0.003992;0.001991;0.005919;mshr miss rate for ReadReq accesses 
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst;0.001938;0.002794;0.006466;0.003992;0.001991;0.005919;mshr miss rate for demand accesses 
system.cpu08.icache.demand_mshr_miss_rate::total;0.001938;0.002794;0.006466;0.003992;0.001991;0.005919;mshr miss rate for demand accesses 
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst;0.001938;0.002794;0.006466;0.003992;0.001991;0.005919;mshr miss rate for overall accesses 
system.cpu08.icache.overall_mshr_miss_rate::total;0.001938;0.002794;0.006466;0.003992;0.001991;0.005919;mshr miss rate for overall accesses 
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst;80527.922820;78055.527657;72408.730807;72341.624869;77831.160442;72370.754717;average ReadReq mshr miss latency 
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total;80527.922820;78055.527657;72408.730807;72341.624869;77831.160442;72370.754717;average ReadReq mshr miss latency 
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst;80527.922820;78055.527657;72408.730807;72341.624869;77831.160442;72370.754717;average overall mshr miss latency 
system.cpu08.icache.demand_avg_mshr_miss_latency::total;80527.922820;78055.527657;72408.730807;72341.624869;77831.160442;72370.754717;average overall mshr miss latency 
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst;80527.922820;78055.527657;72408.730807;72341.624869;77831.160442;72370.754717;average overall mshr miss latency 
system.cpu08.icache.overall_avg_mshr_miss_latency::total;80527.922820;78055.527657;72408.730807;72341.624869;77831.160442;72370.754717;average overall mshr miss latency 
system.cpu08.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu08.dcache.tags.replacements;77330;88788;8448;10562;40953;155;number of replacements 
system.cpu08.dcache.tags.tagsinuse;455.307516;868.912262;839.110747;858.286579;853.691084;873.563587;Cycle average of tags in use 
system.cpu08.dcache.tags.total_refs;882804;4525526;1768982;1034523;1357802;130748;Total number of references to valid blocks. 
system.cpu08.dcache.tags.sampled_refs;77330;88788;8448;10562;40953;1003;Sample count of references to valid blocks. 
system.cpu08.dcache.tags.avg_refs;11.416061;50.970018;209.396544;97.947642;33.155129;130.356929;Average number of references to valid blocks. 
system.cpu08.dcache.tags.warmup_cycle;0;5431211638750;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu08.dcache.tags.occ_blocks::cpu08.data;455.307516;868.912262;839.110747;858.286579;853.691084;873.563587;Average occupied blocks per requestor 
system.cpu08.dcache.tags.occ_percent::cpu08.data;0.444636;0.848547;0.819444;0.838170;0.833683;0.853089;Average percentage of cache occupancy 
system.cpu08.dcache.tags.occ_percent::total;0.444636;0.848547;0.819444;0.838170;0.833683;0.853089;Average percentage of cache occupancy 
system.cpu08.dcache.tags.occ_task_id_blocks::1024;611;825;792;808;876;848;Occupied blocks per task id 
system.cpu08.dcache.tags.age_task_id_blocks_1024::3;16;12;10;28;5;63;Occupied blocks per task id 
system.cpu08.dcache.tags.age_task_id_blocks_1024::4;595;813;775;779;871;785;Occupied blocks per task id 
system.cpu08.dcache.tags.occ_task_id_percent::1024;0.596680;0.805664;0.773438;0.789062;0.855469;0.828125;Percentage of cache occupancy per task id 
system.cpu08.dcache.tags.tag_accesses;7932877;8441901;597567;1294036;2136941;30570;Number of tag accesses 
system.cpu08.dcache.tags.data_accesses;7932877;8441901;597567;1294036;2136941;30570;Number of data accesses 
system.cpu08.dcache.ReadReq_hits::cpu08.data;2580209;2780729;195178;423674;722048;9669;number of ReadReq hits 
system.cpu08.dcache.ReadReq_hits::total;2580209;2780729;195178;423674;722048;9669;number of ReadReq hits 
system.cpu08.dcache.WriteReq_hits::cpu08.data;1135487;1205318;82298;195141;268050;4776;number of WriteReq hits 
system.cpu08.dcache.WriteReq_hits::total;1135487;1205318;82298;195141;268050;4776;number of WriteReq hits 
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data;25107;15398;1168;1703;2079;132;number of LoadLockedReq hits 
system.cpu08.dcache.LoadLockedReq_hits::total;25107;15398;1168;1703;2079;132;number of LoadLockedReq hits 
system.cpu08.dcache.StoreCondReq_hits::cpu08.data;12132;10129;799;1190;1320;70;number of StoreCondReq hits 
system.cpu08.dcache.StoreCondReq_hits::total;12132;10129;799;1190;1320;70;number of StoreCondReq hits 
system.cpu08.dcache.demand_hits::cpu08.data;3715696;3986047;277476;618815;990098;14445;number of demand (read+write) hits 
system.cpu08.dcache.demand_hits::total;3715696;3986047;277476;618815;990098;14445;number of demand (read+write) hits 
system.cpu08.dcache.overall_hits::cpu08.data;3715696;3986047;277476;618815;990098;14445;number of overall hits 
system.cpu08.dcache.overall_hits::total;3715696;3986047;277476;618815;990098;14445;number of overall hits 
system.cpu08.dcache.ReadReq_misses::cpu08.data;130998;123400;10333;14163;25314;341;number of ReadReq misses 
system.cpu08.dcache.ReadReq_misses::total;130998;123400;10333;14163;25314;341;number of ReadReq misses 
system.cpu08.dcache.WriteReq_misses::cpu08.data;7794;15304;2028;2129;23796;53;number of WriteReq misses 
system.cpu08.dcache.WriteReq_misses::total;7794;15304;2028;2129;23796;53;number of WriteReq misses 
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data;2217;946;442;516;740;19;number of LoadLockedReq misses 
system.cpu08.dcache.LoadLockedReq_misses::total;2217;946;442;516;740;19;number of LoadLockedReq misses 
system.cpu08.dcache.StoreCondReq_misses::cpu08.data;4877;5485;645;854;1026;34;number of StoreCondReq misses 
system.cpu08.dcache.StoreCondReq_misses::total;4877;5485;645;854;1026;34;number of StoreCondReq misses 
system.cpu08.dcache.demand_misses::cpu08.data;138792;138704;12361;16292;49110;394;number of demand (read+write) misses 
system.cpu08.dcache.demand_misses::total;138792;138704;12361;16292;49110;394;number of demand (read+write) misses 
system.cpu08.dcache.overall_misses::cpu08.data;138792;138704;12361;16292;49110;394;number of overall misses 
system.cpu08.dcache.overall_misses::total;138792;138704;12361;16292;49110;394;number of overall misses 
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data;10977284173;8892713230;779892664;1010975690;2527358573;26342247;number of ReadReq miss cycles 
system.cpu08.dcache.ReadReq_miss_latency::total;10977284173;8892713230;779892664;1010975690;2527358573;26342247;number of ReadReq miss cycles 
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data;490594350;929294754;152975401;139639854;2518642412;4085467;number of WriteReq miss cycles 
system.cpu08.dcache.WriteReq_miss_latency::total;490594350;929294754;152975401;139639854;2518642412;4085467;number of WriteReq miss cycles 
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data;197190177;105383450;30553712;33675488;51213198;1311234;number of LoadLockedReq miss cycles 
system.cpu08.dcache.LoadLockedReq_miss_latency::total;197190177;105383450;30553712;33675488;51213198;1311234;number of LoadLockedReq miss cycles 
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data;239816243;288980964;38336833;50058737;59294755;1867986;number of StoreCondReq miss cycles 
system.cpu08.dcache.StoreCondReq_miss_latency::total;239816243;288980964;38336833;50058737;59294755;1867986;number of StoreCondReq miss cycles 
system.cpu08.dcache.StoreCondFailReq_miss_latency::cpu08.data;46380999;7132000;360000;782000;2818000;144000;number of StoreCondFailReq miss cycles 
system.cpu08.dcache.StoreCondFailReq_miss_latency::total;46380999;7132000;360000;782000;2818000;144000;number of StoreCondFailReq miss cycles 
system.cpu08.dcache.demand_miss_latency::cpu08.data;11467878523;9822007984;932868065;1150615544;5046000985;30427714;number of demand (read+write) miss cycles 
system.cpu08.dcache.demand_miss_latency::total;11467878523;9822007984;932868065;1150615544;5046000985;30427714;number of demand (read+write) miss cycles 
system.cpu08.dcache.overall_miss_latency::cpu08.data;11467878523;9822007984;932868065;1150615544;5046000985;30427714;number of overall miss cycles 
system.cpu08.dcache.overall_miss_latency::total;11467878523;9822007984;932868065;1150615544;5046000985;30427714;number of overall miss cycles 
system.cpu08.dcache.ReadReq_accesses::cpu08.data;2711207;2904129;205511;437837;747362;10010;number of ReadReq accesses(hits+misses) 
system.cpu08.dcache.ReadReq_accesses::total;2711207;2904129;205511;437837;747362;10010;number of ReadReq accesses(hits+misses) 
system.cpu08.dcache.WriteReq_accesses::cpu08.data;1143281;1220622;84326;197270;291846;4829;number of WriteReq accesses(hits+misses) 
system.cpu08.dcache.WriteReq_accesses::total;1143281;1220622;84326;197270;291846;4829;number of WriteReq accesses(hits+misses) 
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data;27324;16344;1610;2219;2819;151;number of LoadLockedReq accesses(hits+misses) 
system.cpu08.dcache.LoadLockedReq_accesses::total;27324;16344;1610;2219;2819;151;number of LoadLockedReq accesses(hits+misses) 
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data;17009;15614;1444;2044;2346;104;number of StoreCondReq accesses(hits+misses) 
system.cpu08.dcache.StoreCondReq_accesses::total;17009;15614;1444;2044;2346;104;number of StoreCondReq accesses(hits+misses) 
system.cpu08.dcache.demand_accesses::cpu08.data;3854488;4124751;289837;635107;1039208;14839;number of demand (read+write) accesses 
system.cpu08.dcache.demand_accesses::total;3854488;4124751;289837;635107;1039208;14839;number of demand (read+write) accesses 
system.cpu08.dcache.overall_accesses::cpu08.data;3854488;4124751;289837;635107;1039208;14839;number of overall (read+write) accesses 
system.cpu08.dcache.overall_accesses::total;3854488;4124751;289837;635107;1039208;14839;number of overall (read+write) accesses 
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data;0.048317;0.042491;0.050280;0.032348;0.033871;0.034066;miss rate for ReadReq accesses 
system.cpu08.dcache.ReadReq_miss_rate::total;0.048317;0.042491;0.050280;0.032348;0.033871;0.034066;miss rate for ReadReq accesses 
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data;0.006817;0.012538;0.024050;0.010792;0.081536;0.010975;miss rate for WriteReq accesses 
system.cpu08.dcache.WriteReq_miss_rate::total;0.006817;0.012538;0.024050;0.010792;0.081536;0.010975;miss rate for WriteReq accesses 
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data;0.081137;0.057881;0.274534;0.232537;0.262504;0.125828;miss rate for LoadLockedReq accesses 
system.cpu08.dcache.LoadLockedReq_miss_rate::total;0.081137;0.057881;0.274534;0.232537;0.262504;0.125828;miss rate for LoadLockedReq accesses 
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data;0.286731;0.351287;0.446676;0.417808;0.437340;0.326923;miss rate for StoreCondReq accesses 
system.cpu08.dcache.StoreCondReq_miss_rate::total;0.286731;0.351287;0.446676;0.417808;0.437340;0.326923;miss rate for StoreCondReq accesses 
system.cpu08.dcache.demand_miss_rate::cpu08.data;0.036008;0.033627;0.042648;0.025652;0.047257;0.026552;miss rate for demand accesses 
system.cpu08.dcache.demand_miss_rate::total;0.036008;0.033627;0.042648;0.025652;0.047257;0.026552;miss rate for demand accesses 
system.cpu08.dcache.overall_miss_rate::cpu08.data;0.036008;0.033627;0.042648;0.025652;0.047257;0.026552;miss rate for overall accesses 
system.cpu08.dcache.overall_miss_rate::total;0.036008;0.033627;0.042648;0.025652;0.047257;0.026552;miss rate for overall accesses 
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data;83797.341738;72064.126661;75475.918320;71381.465085;99840.348147;77249.991202;average ReadReq miss latency 
system.cpu08.dcache.ReadReq_avg_miss_latency::total;83797.341738;72064.126661;75475.918320;71381.465085;99840.348147;77249.991202;average ReadReq miss latency 
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data;62945.130870;60722.344093;75431.657298;65589.410052;105843.100185;77084.283019;average WriteReq miss latency 
system.cpu08.dcache.WriteReq_avg_miss_latency::total;62945.130870;60722.344093;75431.657298;65589.410052;105843.100185;77084.283019;average WriteReq miss latency 
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data;88944.599459;111398.995772;69126.045249;65262.573643;69207.024324;69012.315789;average LoadLockedReq miss latency 
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total;88944.599459;111398.995772;69126.045249;65262.573643;69207.024324;69012.315789;average LoadLockedReq miss latency 
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data;49172.901989;52685.681677;59436.950388;58616.788056;57792.158869;54940.764706;average StoreCondReq miss latency 
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total;49172.901989;52685.681677;59436.950388;58616.788056;57792.158869;54940.764706;average StoreCondReq miss latency 
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::cpu08.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data;82626.365518;70812.723382;75468.656662;70624.573042;102748.951028;77227.700508;average overall miss latency 
system.cpu08.dcache.demand_avg_miss_latency::total;82626.365518;70812.723382;75468.656662;70624.573042;102748.951028;77227.700508;average overall miss latency 
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data;82626.365518;70812.723382;75468.656662;70624.573042;102748.951028;77227.700508;average overall miss latency 
system.cpu08.dcache.overall_avg_miss_latency::total;82626.365518;70812.723382;75468.656662;70624.573042;102748.951028;77227.700508;average overall miss latency 
system.cpu08.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu08.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu08.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu08.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu08.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu08.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu08.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu08.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu08.dcache.writebacks::writebacks;3956;5992;1583;1541;22762;28;number of writebacks 
system.cpu08.dcache.writebacks::total;3956;5992;1583;1541;22762;28;number of writebacks 
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data;130998;123400;10333;14163;25314;341;number of ReadReq MSHR misses 
system.cpu08.dcache.ReadReq_mshr_misses::total;130998;123400;10333;14163;25314;341;number of ReadReq MSHR misses 
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data;7794;15304;2028;2129;23796;53;number of WriteReq MSHR misses 
system.cpu08.dcache.WriteReq_mshr_misses::total;7794;15304;2028;2129;23796;53;number of WriteReq MSHR misses 
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data;2217;946;442;516;740;19;number of LoadLockedReq MSHR misses 
system.cpu08.dcache.LoadLockedReq_mshr_misses::total;2217;946;442;516;740;19;number of LoadLockedReq MSHR misses 
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data;4876;5481;645;854;1024;34;number of StoreCondReq MSHR misses 
system.cpu08.dcache.StoreCondReq_mshr_misses::total;4876;5481;645;854;1024;34;number of StoreCondReq MSHR misses 
system.cpu08.dcache.demand_mshr_misses::cpu08.data;138792;138704;12361;16292;49110;394;number of demand (read+write) MSHR misses 
system.cpu08.dcache.demand_mshr_misses::total;138792;138704;12361;16292;49110;394;number of demand (read+write) MSHR misses 
system.cpu08.dcache.overall_mshr_misses::cpu08.data;138792;138704;12361;16292;49110;394;number of overall MSHR misses 
system.cpu08.dcache.overall_mshr_misses::total;138792;138704;12361;16292;49110;394;number of overall MSHR misses 
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data;7634956827;6024685770;533949336;679943310;1870847427;17308753;number of ReadReq MSHR miss cycles 
system.cpu08.dcache.ReadReq_mshr_miss_latency::total;7634956827;6024685770;533949336;679943310;1870847427;17308753;number of ReadReq MSHR miss cycles 
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data;249913650;467894246;98823599;81524146;1890245588;2513533;number of WriteReq MSHR miss cycles 
system.cpu08.dcache.WriteReq_mshr_miss_latency::total;249913650;467894246;98823599;81524146;1890245588;2513533;number of WriteReq MSHR miss cycles 
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data;140963823;80966550;20424288;22067512;34374802;853766;number of LoadLockedReq MSHR miss cycles 
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total;140963823;80966550;20424288;22067512;34374802;853766;number of LoadLockedReq MSHR miss cycles 
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data;117828757;116940036;22462167;28672263;34997245;1015014;number of StoreCondReq MSHR miss cycles 
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total;117828757;116940036;22462167;28672263;34997245;1015014;number of StoreCondReq MSHR miss cycles 
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::cpu08.data;32730001;5130000;250000;540000;1960000;100000;number of StoreCondFailReq MSHR miss cycles 
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::total;32730001;5130000;250000;540000;1960000;100000;number of StoreCondFailReq MSHR miss cycles 
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data;7884870477;6492580016;632772935;761467456;3761093015;19822286;number of demand (read+write) MSHR miss cycles 
system.cpu08.dcache.demand_mshr_miss_latency::total;7884870477;6492580016;632772935;761467456;3761093015;19822286;number of demand (read+write) MSHR miss cycles 
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data;7884870477;6492580016;632772935;761467456;3761093015;19822286;number of overall MSHR miss cycles 
system.cpu08.dcache.overall_mshr_miss_latency::total;7884870477;6492580016;632772935;761467456;3761093015;19822286;number of overall MSHR miss cycles 
system.cpu08.dcache.ReadReq_mshr_uncacheable_latency::cpu08.data;13220000;600000;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu08.dcache.ReadReq_mshr_uncacheable_latency::total;13220000;600000;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu08.dcache.WriteReq_mshr_uncacheable_latency::cpu08.data;2221986000;1513045000;87939000;140714000;124852000;10445000;number of WriteReq MSHR uncacheable cycles 
system.cpu08.dcache.WriteReq_mshr_uncacheable_latency::total;2221986000;1513045000;87939000;140714000;124852000;10445000;number of WriteReq MSHR uncacheable cycles 
system.cpu08.dcache.overall_mshr_uncacheable_latency::cpu08.data;2235206000;1513645000;87939000;140714000;124852000;10445000;number of overall MSHR uncacheable cycles 
system.cpu08.dcache.overall_mshr_uncacheable_latency::total;2235206000;1513645000;87939000;140714000;124852000;10445000;number of overall MSHR uncacheable cycles 
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data;0.048317;0.042491;0.050280;0.032348;0.033871;0.034066;mshr miss rate for ReadReq accesses 
system.cpu08.dcache.ReadReq_mshr_miss_rate::total;0.048317;0.042491;0.050280;0.032348;0.033871;0.034066;mshr miss rate for ReadReq accesses 
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data;0.006817;0.012538;0.024050;0.010792;0.081536;0.010975;mshr miss rate for WriteReq accesses 
system.cpu08.dcache.WriteReq_mshr_miss_rate::total;0.006817;0.012538;0.024050;0.010792;0.081536;0.010975;mshr miss rate for WriteReq accesses 
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data;0.081137;0.057881;0.274534;0.232537;0.262504;0.125828;mshr miss rate for LoadLockedReq accesses 
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total;0.081137;0.057881;0.274534;0.232537;0.262504;0.125828;mshr miss rate for LoadLockedReq accesses 
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data;0.286672;0.351031;0.446676;0.417808;0.436488;0.326923;mshr miss rate for StoreCondReq accesses 
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total;0.286672;0.351031;0.446676;0.417808;0.436488;0.326923;mshr miss rate for StoreCondReq accesses 
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data;0.036008;0.033627;0.042648;0.025652;0.047257;0.026552;mshr miss rate for demand accesses 
system.cpu08.dcache.demand_mshr_miss_rate::total;0.036008;0.033627;0.042648;0.025652;0.047257;0.026552;mshr miss rate for demand accesses 
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data;0.036008;0.033627;0.042648;0.025652;0.047257;0.026552;mshr miss rate for overall accesses 
system.cpu08.dcache.overall_mshr_miss_rate::total;0.036008;0.033627;0.042648;0.025652;0.047257;0.026552;mshr miss rate for overall accesses 
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data;58283.003000;48822.413047;51674.183296;48008.424063;73905.642214;50758.806452;average ReadReq mshr miss latency 
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total;58283.003000;48822.413047;51674.183296;48008.424063;73905.642214;50758.806452;average ReadReq mshr miss latency 
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data;32064.876828;30573.330240;48729.585306;38292.224519;79435.434023;47425.150943;average WriteReq mshr miss latency 
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total;32064.876828;30573.330240;48729.585306;38292.224519;79435.434023;47425.150943;average WriteReq mshr miss latency 
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data;63583.140731;85588.319239;46208.796380;42766.496124;46452.435135;44935.052632;average LoadLockedReq mshr miss latency 
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total;63583.140731;85588.319239;46208.796380;42766.496124;46452.435135;44935.052632;average LoadLockedReq mshr miss latency 
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data;24165.044504;21335.529283;34825.065116;33574.078454;34176.997070;29853.352941;average StoreCondReq mshr miss latency 
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total;24165.044504;21335.529283;34825.065116;33574.078454;34176.997070;29853.352941;average StoreCondReq mshr miss latency 
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu08.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data;56810.698578;46808.888107;51191.079605;46738.734103;76585.074628;50310.370558;average overall mshr miss latency 
system.cpu08.dcache.demand_avg_mshr_miss_latency::total;56810.698578;46808.888107;51191.079605;46738.734103;76585.074628;50310.370558;average overall mshr miss latency 
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data;56810.698578;46808.888107;51191.079605;46738.734103;76585.074628;50310.370558;average overall mshr miss latency 
system.cpu08.dcache.overall_avg_mshr_miss_latency::total;56810.698578;46808.888107;51191.079605;46738.734103;76585.074628;50310.370558;average overall mshr miss latency 
system.cpu08.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu08.data;inf;inf;;;;;average ReadReq mshr uncacheable latency 
system.cpu08.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;inf;;;;;average ReadReq mshr uncacheable latency 
system.cpu08.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu08.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu08.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu08.dcache.overall_avg_mshr_uncacheable_latency::cpu08.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu08.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu08.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu09.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu09.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu09.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu09.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu09.dtb.read_hits;2746668;2938624;143363;199196;766274;10277;DTB read hits 
system.cpu09.dtb.read_misses;0;0;42;0;2095;0;DTB read misses 
system.cpu09.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu09.dtb.read_accesses;0;0;2741;0;513305;0;DTB read accesses 
system.cpu09.dtb.write_hits;1173968;1230941;60771;82453;296774;5005;DTB write hits 
system.cpu09.dtb.write_misses;0;0;3;0;18858;0;DTB write misses 
system.cpu09.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu09.dtb.write_accesses;0;0;1770;0;157158;0;DTB write accesses 
system.cpu09.dtb.data_hits;3920636;4169565;204134;281649;1063048;15282;DTB hits 
system.cpu09.dtb.data_misses;0;0;45;0;20953;0;DTB misses 
system.cpu09.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu09.dtb.data_accesses;0;0;4511;0;670463;0;DTB accesses 
system.cpu09.itb.fetch_hits;1056720;1030485;62114;66354;3366835;5307;ITB hits 
system.cpu09.itb.fetch_misses;0;0;6;0;50;0;ITB misses 
system.cpu09.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu09.itb.fetch_accesses;1056720;1030485;62120;66354;3366885;5307;ITB accesses 
system.cpu09.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu09.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu09.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu09.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu09.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu09.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu09.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu09.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu09.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu09.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu09.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu09.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu09.numCycles;540921546;484179702;17187304;29980653;29394528;2343752;number of cpu cycles simulated 
system.cpu09.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu09.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu09.committedInsts;12663827;13929812;677782;951988;4472835;45060;Number of instructions committed 
system.cpu09.committedOps;12663827;13929812;677782;951988;4472835;45060;Number of ops (including micro ops) committed 
system.cpu09.num_int_alu_accesses;12244863;13521857;656611;924936;2828625;43238;Number of integer alu accesses 
system.cpu09.num_fp_alu_accesses;1686;938;6081;0;1596085;134;Number of float alu accesses 
system.cpu09.num_func_calls;493335;530536;24802;35944;40321;1830;number of times a function call or return occured 
system.cpu09.num_conditional_control_insts;1163005;1290684;66622;89355;269153;3949;number of instructions that are conditional controls 
system.cpu09.num_int_insts;12244863;13521857;656611;924936;2828625;43238;number of integer instructions 
system.cpu09.num_fp_insts;1686;938;6081;0;1596085;134;number of float instructions 
system.cpu09.num_int_register_reads;16799246;18774337;918318;1286084;5381393;58610;number of times the integer registers were read 
system.cpu09.num_int_register_writes;9769820;10830775;518616;741372;2210906;33869;number of times the integer registers were written 
system.cpu09.num_fp_register_reads;850;462;5875;0;2707867;66;number of times the floating registers were read 
system.cpu09.num_fp_register_writes;856;476;4297;0;1576757;68;number of times the floating registers were written 
system.cpu09.num_mem_refs;3925929;4174702;204568;281989;1087341;15323;number of memory refs 
system.cpu09.num_load_insts;2746802;2938694;143513;199196;770981;10287;Number of load instructions 
system.cpu09.num_store_insts;1179127;1236008;61055;82793;316360;5036;Number of store instructions 
system.cpu09.num_idle_cycles;506282956.186978;446645628.542118;15336656.902109;27416167.899245;17707885.472043;2218717.739098;Number of idle cycles 
system.cpu09.num_busy_cycles;34638589.813022;37534073.457882;1850647.097891;2564485.100755;11686642.527957;125034.260902;Number of busy cycles 
system.cpu09.not_idle_fraction;0.064036;0.077521;0.107675;0.085538;0.397579;0.053348;Percentage of non-idle cycles 
system.cpu09.idle_fraction;0.935964;0.922479;0.892325;0.914462;0.602421;0.946652;Percentage of idle cycles 
system.cpu09.Branches;1897063;2057749;101976;141210;327380;6706;Number of branches fetched 
system.cpu09.op_class::No_OpClass;47133;49273;3042;3156;57988;233;Class of executed instruction 
system.cpu09.op_class::IntAlu;8246839;9269366;448933;638563;1544380;27343;Class of executed instruction 
system.cpu09.op_class::IntMult;49345;56250;2508;3825;4067;159;Class of executed instruction 
system.cpu09.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::FloatAdd;68;28;1222;0;803516;4;Class of executed instruction 
system.cpu09.op_class::FloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::FloatCvt;0;0;60;0;7;0;Class of executed instruction 
system.cpu09.op_class::FloatMult;0;0;960;0;754064;0;Class of executed instruction 
system.cpu09.op_class::FloatDiv;4;0;19;0;0;0;Class of executed instruction 
system.cpu09.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::MemRead;2781616;2969795;145291;201427;774937;10478;Class of executed instruction 
system.cpu09.op_class::MemWrite;1179143;1236023;61072;82793;316451;5038;Class of executed instruction 
system.cpu09.op_class::IprAccess;359679;349077;14720;22224;238378;1805;Class of executed instruction 
system.cpu09.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::total;12663827;13929812;677827;951988;4493788;45060;Class of executed instruction 
system.cpu09.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu09.kern.inst.quiesce;7794;5023;211;336;242;25;number of quiesce instructions executed 
system.cpu09.kern.inst.hwrei;88428;85986;3415;5418;27432;440;number of hwrei instructions executed 
system.cpu09.kern.ipl_count::0;19637;19456;794;1227;1585;103;number of times we switched to this ipl 
system.cpu09.kern.ipl_count::22;4992;4958;176;307;301;24;number of times we switched to this ipl 
system.cpu09.kern.ipl_count::30;87;67;41;33;78;1;number of times we switched to this ipl 
system.cpu09.kern.ipl_count::31;53686;51447;1952;3224;3625;262;number of times we switched to this ipl 
system.cpu09.kern.ipl_count::total;78402;75928;2963;4791;5589;390;number of times we switched to this ipl 
system.cpu09.kern.ipl_good::0;19637;19456;794;1227;1585;103;number of times we switched to this ipl from a different ipl 
system.cpu09.kern.ipl_good::22;4992;4958;176;307;301;24;number of times we switched to this ipl from a different ipl 
system.cpu09.kern.ipl_good::30;87;67;41;33;78;1;number of times we switched to this ipl from a different ipl 
system.cpu09.kern.ipl_good::31;19550;19389;753;1194;1531;102;number of times we switched to this ipl from a different ipl 
system.cpu09.kern.ipl_good::total;44266;43870;1764;2761;3495;230;number of times we switched to this ipl from a different ipl 
system.cpu09.kern.ipl_ticks::0;4710490210000;4674954490000;162735290000;289262950000;270232160000;22390940000;number of cycles we spent at this ipl 
system.cpu09.kern.ipl_ticks::22;16300900000;15644770000;575960000;1000270000;1015880000;78580000;number of cycles we spent at this ipl 
system.cpu09.kern.ipl_ticks::30;864900000;662730000;383520000;326410000;698310000;10120000;number of cycles we spent at this ipl 
system.cpu09.kern.ipl_ticks::31;681559170000;150535030000;8178270000;9216900000;21998930000;957880000;number of cycles we spent at this ipl 
system.cpu09.kern.ipl_ticks::total;5409215180000;4841797020000;171873040000;299806530000;293945280000;23437520000;number of cycles we spent at this ipl 
system.cpu09.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu09.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu09.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu09.kern.ipl_used::31;0.364155;0.376873;0.385758;0.370347;0.422345;0.389313;fraction of swpipl calls that actually changed the ipl 
system.cpu09.kern.ipl_used::total;0.564603;0.577784;0.595343;0.576289;0.625335;0.589744;fraction of swpipl calls that actually changed the ipl 
system.cpu09.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu09.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu09.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu09.kern.callpal::swpctx;26;14;20;;112;2;number of callpals executed 
system.cpu09.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu09.kern.callpal::swpipl;68243;65878;2508;4111;4712;340;number of callpals executed 
system.cpu09.kern.callpal::rdps;9984;10044;355;627;603;48;number of callpals executed 
system.cpu09.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu09.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu09.kern.callpal::rti;5079;5025;238;340;499;25;number of callpals executed 
system.cpu09.kern.callpal::rdunique;1;;2;;38;;number of callpals executed 
system.cpu09.kern.callpal::total;83347;80961;3147;5078;6051;415;number of callpals executed 
system.cpu09.kern.mode_switch::kernel;5107;5039;258;340;611;27;number of protection mode switches 
system.cpu09.kern.mode_switch::user;0;0;22;0;233;0;number of protection mode switches 
system.cpu09.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu09.kern.mode_switch_good::kernel;0;0;0.085271;0;0.381342;0;fraction of useful protection mode switches 
system.cpu09.kern.mode_switch_good::user;nan;nan;1;nan;1;nan;fraction of useful protection mode switches 
system.cpu09.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu09.kern.mode_switch_good::total;0;0;0.157143;0;0.552133;0;fraction of useful protection mode switches 
system.cpu09.kern.mode_ticks::kernel;0;0;10370678060000;0;485325690000;0;number of ticks spent at the given mode 
system.cpu09.kern.mode_ticks::user;0;0;507110000;0;81459880000;0;number of ticks spent at the given mode 
system.cpu09.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu09.kern.swap_context;27;14;20;0;112;2;number of times the context was actually changed 
system.cpu09.icache.tags.replacements;24051;37082;3194;2530;8812;262;number of replacements 
system.cpu09.icache.tags.tagsinuse;381.919903;449.666241;471.357944;503;508.648674;512;Cycle average of tags in use 
system.cpu09.icache.tags.total_refs;6463872;10079383;5858286;287313;5416693;4580304;Total number of references to valid blocks. 
system.cpu09.icache.tags.sampled_refs;24051;37082;3194;2530;8812;774;Sample count of references to valid blocks. 
system.cpu09.icache.tags.avg_refs;268.756892;271.813360;1834.153413;113.562451;614.695075;5917.705426;Average number of references to valid blocks. 
system.cpu09.icache.tags.warmup_cycle;0;0;0;0;10886477652500;0;Cycle when the warmup percentage was hit. 
system.cpu09.icache.tags.occ_blocks::cpu09.inst;381.919903;449.666241;471.357944;503;508.648674;512;Average occupied blocks per requestor 
system.cpu09.icache.tags.occ_percent::cpu09.inst;0.745937;0.878254;0.920621;0.982422;0.993454;1;Average percentage of cache occupancy 
system.cpu09.icache.tags.occ_percent::total;0.745937;0.878254;0.920621;0.982422;0.993454;1;Average percentage of cache occupancy 
system.cpu09.icache.tags.occ_task_id_blocks::1024;430;451;503;503;512;512;Occupied blocks per task id 
system.cpu09.icache.tags.age_task_id_blocks_1024::2;2;2;2;2;2;2;Occupied blocks per task id 
system.cpu09.icache.tags.age_task_id_blocks_1024::3;12;12;15;12;;154;Occupied blocks per task id 
system.cpu09.icache.tags.age_task_id_blocks_1024::4;416;437;486;489;510;356;Occupied blocks per task id 
system.cpu09.icache.tags.occ_task_id_percent::1024;0.839844;0.880859;0.982422;0.982422;1;1;Percentage of cache occupancy per task id 
system.cpu09.icache.tags.tag_accesses;25352143;27896727;1358900;1906506;8996397;90382;Number of tag accesses 
system.cpu09.icache.tags.data_accesses;25352143;27896727;1358900;1906506;8996397;90382;Number of data accesses 
system.cpu09.icache.ReadReq_hits::cpu09.inst;12639338;13892709;674581;949458;4484967;44798;number of ReadReq hits 
system.cpu09.icache.ReadReq_hits::total;12639338;13892709;674581;949458;4484967;44798;number of ReadReq hits 
system.cpu09.icache.demand_hits::cpu09.inst;12639338;13892709;674581;949458;4484967;44798;number of demand (read+write) hits 
system.cpu09.icache.demand_hits::total;12639338;13892709;674581;949458;4484967;44798;number of demand (read+write) hits 
system.cpu09.icache.overall_hits::cpu09.inst;12639338;13892709;674581;949458;4484967;44798;number of overall hits 
system.cpu09.icache.overall_hits::total;12639338;13892709;674581;949458;4484967;44798;number of overall hits 
system.cpu09.icache.ReadReq_misses::cpu09.inst;24489;37103;3246;2530;8821;262;number of ReadReq misses 
system.cpu09.icache.ReadReq_misses::total;24489;37103;3246;2530;8821;262;number of ReadReq misses 
system.cpu09.icache.demand_misses::cpu09.inst;24489;37103;3246;2530;8821;262;number of demand (read+write) misses 
system.cpu09.icache.demand_misses::total;24489;37103;3246;2530;8821;262;number of demand (read+write) misses 
system.cpu09.icache.overall_misses::cpu09.inst;24489;37103;3246;2530;8821;262;number of overall misses 
system.cpu09.icache.overall_misses::total;24489;37103;3246;2530;8821;262;number of overall misses 
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst;2609556000;3902906750;317962750;256010250;901729248;26224500;number of ReadReq miss cycles 
system.cpu09.icache.ReadReq_miss_latency::total;2609556000;3902906750;317962750;256010250;901729248;26224500;number of ReadReq miss cycles 
system.cpu09.icache.demand_miss_latency::cpu09.inst;2609556000;3902906750;317962750;256010250;901729248;26224500;number of demand (read+write) miss cycles 
system.cpu09.icache.demand_miss_latency::total;2609556000;3902906750;317962750;256010250;901729248;26224500;number of demand (read+write) miss cycles 
system.cpu09.icache.overall_miss_latency::cpu09.inst;2609556000;3902906750;317962750;256010250;901729248;26224500;number of overall miss cycles 
system.cpu09.icache.overall_miss_latency::total;2609556000;3902906750;317962750;256010250;901729248;26224500;number of overall miss cycles 
system.cpu09.icache.ReadReq_accesses::cpu09.inst;12663827;13929812;677827;951988;4493788;45060;number of ReadReq accesses(hits+misses) 
system.cpu09.icache.ReadReq_accesses::total;12663827;13929812;677827;951988;4493788;45060;number of ReadReq accesses(hits+misses) 
system.cpu09.icache.demand_accesses::cpu09.inst;12663827;13929812;677827;951988;4493788;45060;number of demand (read+write) accesses 
system.cpu09.icache.demand_accesses::total;12663827;13929812;677827;951988;4493788;45060;number of demand (read+write) accesses 
system.cpu09.icache.overall_accesses::cpu09.inst;12663827;13929812;677827;951988;4493788;45060;number of overall (read+write) accesses 
system.cpu09.icache.overall_accesses::total;12663827;13929812;677827;951988;4493788;45060;number of overall (read+write) accesses 
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst;0.001934;0.002664;0.004789;0.002658;0.001963;0.005814;miss rate for ReadReq accesses 
system.cpu09.icache.ReadReq_miss_rate::total;0.001934;0.002664;0.004789;0.002658;0.001963;0.005814;miss rate for ReadReq accesses 
system.cpu09.icache.demand_miss_rate::cpu09.inst;0.001934;0.002664;0.004789;0.002658;0.001963;0.005814;miss rate for demand accesses 
system.cpu09.icache.demand_miss_rate::total;0.001934;0.002664;0.004789;0.002658;0.001963;0.005814;miss rate for demand accesses 
system.cpu09.icache.overall_miss_rate::cpu09.inst;0.001934;0.002664;0.004789;0.002658;0.001963;0.005814;miss rate for overall accesses 
system.cpu09.icache.overall_miss_rate::total;0.001934;0.002664;0.004789;0.002658;0.001963;0.005814;miss rate for overall accesses 
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst;106560.333211;105191.136835;97955.252619;101189.822134;102225.286022;100093.511450;average ReadReq miss latency 
system.cpu09.icache.ReadReq_avg_miss_latency::total;106560.333211;105191.136835;97955.252619;101189.822134;102225.286022;100093.511450;average ReadReq miss latency 
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst;106560.333211;105191.136835;97955.252619;101189.822134;102225.286022;100093.511450;average overall miss latency 
system.cpu09.icache.demand_avg_miss_latency::total;106560.333211;105191.136835;97955.252619;101189.822134;102225.286022;100093.511450;average overall miss latency 
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst;106560.333211;105191.136835;97955.252619;101189.822134;102225.286022;100093.511450;average overall miss latency 
system.cpu09.icache.overall_avg_miss_latency::total;106560.333211;105191.136835;97955.252619;101189.822134;102225.286022;100093.511450;average overall miss latency 
system.cpu09.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu09.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu09.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu09.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu09.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu09.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu09.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu09.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst;24489;37103;3246;2530;8821;262;number of ReadReq MSHR misses 
system.cpu09.icache.ReadReq_mshr_misses::total;24489;37103;3246;2530;8821;262;number of ReadReq MSHR misses 
system.cpu09.icache.demand_mshr_misses::cpu09.inst;24489;37103;3246;2530;8821;262;number of demand (read+write) MSHR misses 
system.cpu09.icache.demand_mshr_misses::total;24489;37103;3246;2530;8821;262;number of demand (read+write) MSHR misses 
system.cpu09.icache.overall_mshr_misses::cpu09.inst;24489;37103;3246;2530;8821;262;number of overall MSHR misses 
system.cpu09.icache.overall_mshr_misses::total;24489;37103;3246;2530;8821;262;number of overall MSHR misses 
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst;1954519000;2938402250;235244250;191074750;674511752;19484500;number of ReadReq MSHR miss cycles 
system.cpu09.icache.ReadReq_mshr_miss_latency::total;1954519000;2938402250;235244250;191074750;674511752;19484500;number of ReadReq MSHR miss cycles 
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst;1954519000;2938402250;235244250;191074750;674511752;19484500;number of demand (read+write) MSHR miss cycles 
system.cpu09.icache.demand_mshr_miss_latency::total;1954519000;2938402250;235244250;191074750;674511752;19484500;number of demand (read+write) MSHR miss cycles 
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst;1954519000;2938402250;235244250;191074750;674511752;19484500;number of overall MSHR miss cycles 
system.cpu09.icache.overall_mshr_miss_latency::total;1954519000;2938402250;235244250;191074750;674511752;19484500;number of overall MSHR miss cycles 
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst;0.001934;0.002664;0.004789;0.002658;0.001963;0.005814;mshr miss rate for ReadReq accesses 
system.cpu09.icache.ReadReq_mshr_miss_rate::total;0.001934;0.002664;0.004789;0.002658;0.001963;0.005814;mshr miss rate for ReadReq accesses 
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst;0.001934;0.002664;0.004789;0.002658;0.001963;0.005814;mshr miss rate for demand accesses 
system.cpu09.icache.demand_mshr_miss_rate::total;0.001934;0.002664;0.004789;0.002658;0.001963;0.005814;mshr miss rate for demand accesses 
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst;0.001934;0.002664;0.004789;0.002658;0.001963;0.005814;mshr miss rate for overall accesses 
system.cpu09.icache.overall_mshr_miss_rate::total;0.001934;0.002664;0.004789;0.002658;0.001963;0.005814;mshr miss rate for overall accesses 
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst;79812.119727;79195.813007;72472.042514;75523.616601;76466.585648;74368.320611;average ReadReq mshr miss latency 
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total;79812.119727;79195.813007;72472.042514;75523.616601;76466.585648;74368.320611;average ReadReq mshr miss latency 
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst;79812.119727;79195.813007;72472.042514;75523.616601;76466.585648;74368.320611;average overall mshr miss latency 
system.cpu09.icache.demand_avg_mshr_miss_latency::total;79812.119727;79195.813007;72472.042514;75523.616601;76466.585648;74368.320611;average overall mshr miss latency 
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst;79812.119727;79195.813007;72472.042514;75523.616601;76466.585648;74368.320611;average overall mshr miss latency 
system.cpu09.icache.overall_avg_mshr_miss_latency::total;79812.119727;79195.813007;72472.042514;75523.616601;76466.585648;74368.320611;average overall mshr miss latency 
system.cpu09.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu09.dcache.tags.replacements;75387;85921;5408;6777;40819;153;number of replacements 
system.cpu09.dcache.tags.tagsinuse;470.387160;633.321455;652.640731;662.174979;875.290416;858.023783;Cycle average of tags in use 
system.cpu09.dcache.tags.total_refs;1068191;1387587;2745498;32910;3957718;106067;Total number of references to valid blocks. 
system.cpu09.dcache.tags.sampled_refs;75387;85921;5408;6777;40819;981;Sample count of references to valid blocks. 
system.cpu09.dcache.tags.avg_refs;14.169432;16.149568;507.673447;4.856131;96.957740;108.121305;Average number of references to valid blocks. 
system.cpu09.dcache.tags.warmup_cycle;0;0;0;0;10855544160000;0;Cycle when the warmup percentage was hit. 
system.cpu09.dcache.tags.occ_blocks::cpu09.data;470.387160;633.321455;652.640731;662.174979;875.290416;858.023783;Average occupied blocks per requestor 
system.cpu09.dcache.tags.occ_percent::cpu09.data;0.459362;0.618478;0.637344;0.646655;0.854776;0.837914;Average percentage of cache occupancy 
system.cpu09.dcache.tags.occ_percent::total;0.459362;0.618478;0.637344;0.646655;0.854776;0.837914;Average percentage of cache occupancy 
system.cpu09.dcache.tags.occ_task_id_blocks::1024;625;616;685;634;861;828;Occupied blocks per task id 
system.cpu09.dcache.tags.age_task_id_blocks_1024::3;15;11;11;12;4;60;Occupied blocks per task id 
system.cpu09.dcache.tags.age_task_id_blocks_1024::4;610;605;674;622;857;768;Occupied blocks per task id 
system.cpu09.dcache.tags.occ_task_id_percent::1024;0.610352;0.601562;0.668945;0.619141;0.840820;0.808594;Percentage of cache occupancy per task id 
system.cpu09.dcache.tags.tag_accesses;7948960;8456021;415808;571949;2178301;30851;Number of tag accesses 
system.cpu09.dcache.tags.data_accesses;7948960;8456021;415808;571949;2178301;30851;Number of data accesses 
system.cpu09.dcache.ReadReq_hits::cpu09.data;2585526;2798706;135038;188709;740691;9761;number of ReadReq hits 
system.cpu09.dcache.ReadReq_hits::total;2585526;2798706;135038;188709;740691;9761;number of ReadReq hits 
system.cpu09.dcache.WriteReq_hits::cpu09.data;1134450;1196226;58694;80163;270390;4779;number of WriteReq hits 
system.cpu09.dcache.WriteReq_hits::total;1134450;1196226;58694;80163;270390;4779;number of WriteReq hits 
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data;26464;14934;869;1111;2091;143;number of LoadLockedReq hits 
system.cpu09.dcache.LoadLockedReq_hits::total;26464;14934;869;1111;2091;143;number of LoadLockedReq hits 
system.cpu09.dcache.StoreCondReq_hits::cpu09.data;12130;9614;545;715;1280;71;number of StoreCondReq hits 
system.cpu09.dcache.StoreCondReq_hits::total;12130;9614;545;715;1280;71;number of StoreCondReq hits 
system.cpu09.dcache.demand_hits::cpu09.data;3719976;3994932;193732;268872;1011081;14540;number of demand (read+write) hits 
system.cpu09.dcache.demand_hits::total;3719976;3994932;193732;268872;1011081;14540;number of demand (read+write) hits 
system.cpu09.dcache.overall_hits::cpu09.data;3719976;3994932;193732;268872;1011081;14540;number of overall hits 
system.cpu09.dcache.overall_hits::total;3719976;3994932;193732;268872;1011081;14540;number of overall hits 
system.cpu09.dcache.ReadReq_misses::cpu09.data;132547;124124;7381;9266;25364;366;number of ReadReq misses 
system.cpu09.dcache.ReadReq_misses::total;132547;124124;7381;9266;25364;366;number of ReadReq misses 
system.cpu09.dcache.WriteReq_misses::cpu09.data;7785;13995;874;746;23481;50;number of WriteReq misses 
system.cpu09.dcache.WriteReq_misses::total;7785;13995;874;746;23481;50;number of WriteReq misses 
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data;2205;930;183;110;740;17;number of LoadLockedReq misses 
system.cpu09.dcache.LoadLockedReq_misses::total;2205;930;183;110;740;17;number of LoadLockedReq misses 
system.cpu09.dcache.StoreCondReq_misses::cpu09.data;4946;5476;348;351;1065;36;number of StoreCondReq misses 
system.cpu09.dcache.StoreCondReq_misses::total;4946;5476;348;351;1065;36;number of StoreCondReq misses 
system.cpu09.dcache.demand_misses::cpu09.data;140332;138119;8255;10012;48845;416;number of demand (read+write) misses 
system.cpu09.dcache.demand_misses::total;140332;138119;8255;10012;48845;416;number of demand (read+write) misses 
system.cpu09.dcache.overall_misses::cpu09.data;140332;138119;8255;10012;48845;416;number of overall misses 
system.cpu09.dcache.overall_misses::total;140332;138119;8255;10012;48845;416;number of overall misses 
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data;11113141385;8979813810;555157939;687875820;2498984819;28263732;number of ReadReq miss cycles 
system.cpu09.dcache.ReadReq_miss_latency::total;11113141385;8979813810;555157939;687875820;2498984819;28263732;number of ReadReq miss cycles 
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data;480236118;803515585;61400133;47146744;2487758817;3750968;number of WriteReq miss cycles 
system.cpu09.dcache.WriteReq_miss_latency::total;480236118;803515585;61400133;47146744;2487758817;3750968;number of WriteReq miss cycles 
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data;199375336;106296464;13668977;9662239;50366204;1187735;number of LoadLockedReq miss cycles 
system.cpu09.dcache.LoadLockedReq_miss_latency::total;199375336;106296464;13668977;9662239;50366204;1187735;number of LoadLockedReq miss cycles 
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data;239078243;287304955;19841858;18859758;61046743;1815986;number of StoreCondReq miss cycles 
system.cpu09.dcache.StoreCondReq_miss_latency::total;239078243;287304955;19841858;18859758;61046743;1815986;number of StoreCondReq miss cycles 
system.cpu09.dcache.StoreCondFailReq_miss_latency::cpu09.data;51648999;8372000;576000;884000;3548000;360000;number of StoreCondFailReq miss cycles 
system.cpu09.dcache.StoreCondFailReq_miss_latency::total;51648999;8372000;576000;884000;3548000;360000;number of StoreCondFailReq miss cycles 
system.cpu09.dcache.demand_miss_latency::cpu09.data;11593377503;9783329395;616558072;735022564;4986743636;32014700;number of demand (read+write) miss cycles 
system.cpu09.dcache.demand_miss_latency::total;11593377503;9783329395;616558072;735022564;4986743636;32014700;number of demand (read+write) miss cycles 
system.cpu09.dcache.overall_miss_latency::cpu09.data;11593377503;9783329395;616558072;735022564;4986743636;32014700;number of overall miss cycles 
system.cpu09.dcache.overall_miss_latency::total;11593377503;9783329395;616558072;735022564;4986743636;32014700;number of overall miss cycles 
system.cpu09.dcache.ReadReq_accesses::cpu09.data;2718073;2922830;142419;197975;766055;10127;number of ReadReq accesses(hits+misses) 
system.cpu09.dcache.ReadReq_accesses::total;2718073;2922830;142419;197975;766055;10127;number of ReadReq accesses(hits+misses) 
system.cpu09.dcache.WriteReq_accesses::cpu09.data;1142235;1210221;59568;80909;293871;4829;number of WriteReq accesses(hits+misses) 
system.cpu09.dcache.WriteReq_accesses::total;1142235;1210221;59568;80909;293871;4829;number of WriteReq accesses(hits+misses) 
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data;28669;15864;1052;1221;2831;160;number of LoadLockedReq accesses(hits+misses) 
system.cpu09.dcache.LoadLockedReq_accesses::total;28669;15864;1052;1221;2831;160;number of LoadLockedReq accesses(hits+misses) 
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data;17076;15090;893;1066;2345;107;number of StoreCondReq accesses(hits+misses) 
system.cpu09.dcache.StoreCondReq_accesses::total;17076;15090;893;1066;2345;107;number of StoreCondReq accesses(hits+misses) 
system.cpu09.dcache.demand_accesses::cpu09.data;3860308;4133051;201987;278884;1059926;14956;number of demand (read+write) accesses 
system.cpu09.dcache.demand_accesses::total;3860308;4133051;201987;278884;1059926;14956;number of demand (read+write) accesses 
system.cpu09.dcache.overall_accesses::cpu09.data;3860308;4133051;201987;278884;1059926;14956;number of overall (read+write) accesses 
system.cpu09.dcache.overall_accesses::total;3860308;4133051;201987;278884;1059926;14956;number of overall (read+write) accesses 
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data;0.048765;0.042467;0.051826;0.046804;0.033110;0.036141;miss rate for ReadReq accesses 
system.cpu09.dcache.ReadReq_miss_rate::total;0.048765;0.042467;0.051826;0.046804;0.033110;0.036141;miss rate for ReadReq accesses 
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data;0.006816;0.011564;0.014672;0.009220;0.079902;0.010354;miss rate for WriteReq accesses 
system.cpu09.dcache.WriteReq_miss_rate::total;0.006816;0.011564;0.014672;0.009220;0.079902;0.010354;miss rate for WriteReq accesses 
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data;0.076912;0.058623;0.173954;0.090090;0.261392;0.106250;miss rate for LoadLockedReq accesses 
system.cpu09.dcache.LoadLockedReq_miss_rate::total;0.076912;0.058623;0.173954;0.090090;0.261392;0.106250;miss rate for LoadLockedReq accesses 
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data;0.289646;0.362889;0.389698;0.329268;0.454158;0.336449;miss rate for StoreCondReq accesses 
system.cpu09.dcache.StoreCondReq_miss_rate::total;0.289646;0.362889;0.389698;0.329268;0.454158;0.336449;miss rate for StoreCondReq accesses 
system.cpu09.dcache.demand_miss_rate::cpu09.data;0.036353;0.033418;0.040869;0.035900;0.046083;0.027815;miss rate for demand accesses 
system.cpu09.dcache.demand_miss_rate::total;0.036353;0.033418;0.040869;0.035900;0.046083;0.027815;miss rate for demand accesses 
system.cpu09.dcache.overall_miss_rate::cpu09.data;0.036353;0.033418;0.040869;0.035900;0.046083;0.027815;miss rate for overall accesses 
system.cpu09.dcache.overall_miss_rate::total;0.036353;0.033418;0.040869;0.035900;0.046083;0.027815;miss rate for overall accesses 
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data;83843.024625;72345.507799;75214.461320;74236.544356;98524.870643;77223.311475;average ReadReq miss latency 
system.cpu09.dcache.ReadReq_avg_miss_latency::total;83843.024625;72345.507799;75214.461320;74236.544356;98524.870643;77223.311475;average ReadReq miss latency 
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data;61687.362620;57414.475527;70251.868421;63199.388740;105947.737192;75019.360000;average WriteReq miss latency 
system.cpu09.dcache.WriteReq_avg_miss_latency::total;61687.362620;57414.475527;70251.868421;63199.388740;105947.737192;75019.360000;average WriteReq miss latency 
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data;90419.653515;114297.273118;74693.863388;87838.536364;68062.437838;69866.764706;average LoadLockedReq miss latency 
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total;90419.653515;114297.273118;74693.863388;87838.536364;68062.437838;69866.764706;average LoadLockedReq miss latency 
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data;48337.695714;52466.207999;57016.833333;53731.504274;57320.885446;50444.055556;average StoreCondReq miss latency 
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total;48337.695714;52466.207999;57016.833333;53731.504274;57320.885446;50444.055556;average StoreCondReq miss latency 
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::cpu09.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data;82613.926282;70832.610973;74689.045669;73414.159409;102093.226246;76958.413462;average overall miss latency 
system.cpu09.dcache.demand_avg_miss_latency::total;82613.926282;70832.610973;74689.045669;73414.159409;102093.226246;76958.413462;average overall miss latency 
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data;82613.926282;70832.610973;74689.045669;73414.159409;102093.226246;76958.413462;average overall miss latency 
system.cpu09.dcache.overall_avg_miss_latency::total;82613.926282;70832.610973;74689.045669;73414.159409;102093.226246;76958.413462;average overall miss latency 
system.cpu09.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu09.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu09.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu09.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu09.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu09.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu09.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu09.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu09.dcache.writebacks::writebacks;3221;3908;445;277;22466;25;number of writebacks 
system.cpu09.dcache.writebacks::total;3221;3908;445;277;22466;25;number of writebacks 
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data;132547;124124;7381;9266;25364;366;number of ReadReq MSHR misses 
system.cpu09.dcache.ReadReq_mshr_misses::total;132547;124124;7381;9266;25364;366;number of ReadReq MSHR misses 
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data;7785;13995;874;746;23481;50;number of WriteReq MSHR misses 
system.cpu09.dcache.WriteReq_mshr_misses::total;7785;13995;874;746;23481;50;number of WriteReq MSHR misses 
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data;2205;930;183;110;740;17;number of LoadLockedReq MSHR misses 
system.cpu09.dcache.LoadLockedReq_mshr_misses::total;2205;930;183;110;740;17;number of LoadLockedReq MSHR misses 
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data;4946;5475;348;351;1064;36;number of StoreCondReq MSHR misses 
system.cpu09.dcache.StoreCondReq_mshr_misses::total;4946;5475;348;351;1064;36;number of StoreCondReq MSHR misses 
system.cpu09.dcache.demand_mshr_misses::cpu09.data;140332;138119;8255;10012;48845;416;number of demand (read+write) MSHR misses 
system.cpu09.dcache.demand_mshr_misses::total;140332;138119;8255;10012;48845;416;number of demand (read+write) MSHR misses 
system.cpu09.dcache.overall_mshr_misses::cpu09.data;140332;138119;8255;10012;48845;416;number of overall MSHR misses 
system.cpu09.dcache.overall_mshr_misses::total;140332;138119;8255;10012;48845;416;number of overall MSHR misses 
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data;7741220615;6093631190;379202061;468626180;1846300181;18693268;number of ReadReq MSHR miss cycles 
system.cpu09.dcache.ReadReq_mshr_miss_latency::total;7741220615;6093631190;379202061;468626180;1846300181;18693268;number of ReadReq MSHR miss cycles 
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data;240050882;375709415;37291867;24934256;1867698183;2222032;number of WriteReq MSHR miss cycles 
system.cpu09.dcache.WriteReq_mshr_miss_latency::total;240050882;375709415;37291867;24934256;1867698183;2222032;number of WriteReq MSHR miss cycles 
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data;141277664;81298536;9369023;6937761;33639796;776265;number of LoadLockedReq MSHR miss cycles 
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total;141277664;81298536;9369023;6937761;33639796;776265;number of LoadLockedReq MSHR miss cycles 
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data;117381757;115902045;10855142;8827242;35976257;990014;number of StoreCondReq MSHR miss cycles 
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total;117381757;115902045;10855142;8827242;35976257;990014;number of StoreCondReq MSHR miss cycles 
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::cpu09.data;36260001;5930000;400000;620000;2470000;250000;number of StoreCondFailReq MSHR miss cycles 
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::total;36260001;5930000;400000;620000;2470000;250000;number of StoreCondFailReq MSHR miss cycles 
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data;7981271497;6469340605;416493928;493560436;3713998364;20915300;number of demand (read+write) MSHR miss cycles 
system.cpu09.dcache.demand_mshr_miss_latency::total;7981271497;6469340605;416493928;493560436;3713998364;20915300;number of demand (read+write) MSHR miss cycles 
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data;7981271497;6469340605;416493928;493560436;3713998364;20915300;number of overall MSHR miss cycles 
system.cpu09.dcache.overall_mshr_miss_latency::total;7981271497;6469340605;416493928;493560436;3713998364;20915300;number of overall MSHR miss cycles 
system.cpu09.dcache.ReadReq_mshr_uncacheable_latency::cpu09.data;13436000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu09.dcache.ReadReq_mshr_uncacheable_latency::total;13436000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu09.dcache.WriteReq_mshr_uncacheable_latency::cpu09.data;2210238000;1404907000;82928000;132741000;124442000;10399000;number of WriteReq MSHR uncacheable cycles 
system.cpu09.dcache.WriteReq_mshr_uncacheable_latency::total;2210238000;1404907000;82928000;132741000;124442000;10399000;number of WriteReq MSHR uncacheable cycles 
system.cpu09.dcache.overall_mshr_uncacheable_latency::cpu09.data;2223674000;1404907000;82928000;132741000;124442000;10399000;number of overall MSHR uncacheable cycles 
system.cpu09.dcache.overall_mshr_uncacheable_latency::total;2223674000;1404907000;82928000;132741000;124442000;10399000;number of overall MSHR uncacheable cycles 
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data;0.048765;0.042467;0.051826;0.046804;0.033110;0.036141;mshr miss rate for ReadReq accesses 
system.cpu09.dcache.ReadReq_mshr_miss_rate::total;0.048765;0.042467;0.051826;0.046804;0.033110;0.036141;mshr miss rate for ReadReq accesses 
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data;0.006816;0.011564;0.014672;0.009220;0.079902;0.010354;mshr miss rate for WriteReq accesses 
system.cpu09.dcache.WriteReq_mshr_miss_rate::total;0.006816;0.011564;0.014672;0.009220;0.079902;0.010354;mshr miss rate for WriteReq accesses 
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data;0.076912;0.058623;0.173954;0.090090;0.261392;0.106250;mshr miss rate for LoadLockedReq accesses 
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total;0.076912;0.058623;0.173954;0.090090;0.261392;0.106250;mshr miss rate for LoadLockedReq accesses 
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data;0.289646;0.362823;0.389698;0.329268;0.453731;0.336449;mshr miss rate for StoreCondReq accesses 
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total;0.289646;0.362823;0.389698;0.329268;0.453731;0.336449;mshr miss rate for StoreCondReq accesses 
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data;0.036353;0.033418;0.040869;0.035900;0.046083;0.027815;mshr miss rate for demand accesses 
system.cpu09.dcache.demand_mshr_miss_rate::total;0.036353;0.033418;0.040869;0.035900;0.046083;0.027815;mshr miss rate for demand accesses 
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data;0.036353;0.033418;0.040869;0.035900;0.046083;0.027815;mshr miss rate for overall accesses 
system.cpu09.dcache.overall_mshr_miss_rate::total;0.036353;0.033418;0.040869;0.035900;0.046083;0.027815;mshr miss rate for overall accesses 
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data;58403.589783;49093.093922;51375.431649;50574.808979;72792.153485;51074.502732;average ReadReq mshr miss latency 
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total;58403.589783;49093.093922;51375.431649;50574.808979;72792.153485;51074.502732;average ReadReq mshr miss latency 
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data;30835.052280;26845.974634;42668.040046;33423.935657;79540.828031;44440.640000;average WriteReq mshr miss latency 
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total;30835.052280;26845.974634;42668.040046;33423.935657;79540.828031;44440.640000;average WriteReq mshr miss latency 
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data;64071.502948;87417.780645;51196.846995;63070.554545;45459.183784;45662.647059;average LoadLockedReq mshr miss latency 
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total;64071.502948;87417.780645;51196.846995;63070.554545;45459.183784;45662.647059;average LoadLockedReq mshr miss latency 
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data;23732.664173;21169.323288;31192.936782;25148.837607;33812.271617;27500.388889;average StoreCondReq mshr miss latency 
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total;23732.664173;21169.323288;31192.936782;25148.837607;33812.271617;27500.388889;average StoreCondReq mshr miss latency 
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu09.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data;56874.208997;46838.889689;50453.534585;49296.887335;76036.408312;50277.163462;average overall mshr miss latency 
system.cpu09.dcache.demand_avg_mshr_miss_latency::total;56874.208997;46838.889689;50453.534585;49296.887335;76036.408312;50277.163462;average overall mshr miss latency 
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data;56874.208997;46838.889689;50453.534585;49296.887335;76036.408312;50277.163462;average overall mshr miss latency 
system.cpu09.dcache.overall_avg_mshr_miss_latency::total;56874.208997;46838.889689;50453.534585;49296.887335;76036.408312;50277.163462;average overall mshr miss latency 
system.cpu09.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu09.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu09.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu09.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu09.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu09.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu09.dcache.overall_avg_mshr_uncacheable_latency::cpu09.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu09.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu09.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu10.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu10.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu10.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu10.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu10.dtb.read_hits;2736634;2995073;214461;443382;877797;10362;DTB read hits 
system.cpu10.dtb.read_misses;0;0;53;35;2637;0;DTB read misses 
system.cpu10.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu10.dtb.read_accesses;0;0;7638;152831;634809;0;DTB read accesses 
system.cpu10.dtb.write_hits;1172638;1242978;82863;196336;355800;5025;DTB write hits 
system.cpu10.dtb.write_misses;0;0;6;5;23829;0;DTB write misses 
system.cpu10.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu10.dtb.write_accesses;0;0;5121;71775;204847;0;DTB write accesses 
system.cpu10.dtb.data_hits;3909272;4238051;297324;639718;1233597;15387;DTB hits 
system.cpu10.dtb.data_misses;0;0;59;40;26466;0;DTB misses 
system.cpu10.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu10.dtb.data_accesses;0;0;12759;224606;839656;0;DTB accesses 
system.cpu10.itb.fetch_hits;1055868;1031094;104844;875176;3806673;5307;ITB hits 
system.cpu10.itb.fetch_misses;0;0;7;10;37;0;ITB misses 
system.cpu10.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu10.itb.fetch_accesses;1055868;1031094;104851;875186;3806710;5307;ITB accesses 
system.cpu10.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu10.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu10.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu10.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu10.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu10.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu10.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu10.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu10.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu10.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu10.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu10.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu10.numCycles;540921546;484179701;17187423;29980548;29394514;2374382;number of cpu cycles simulated 
system.cpu10.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu10.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu10.committedInsts;12636451;14175101;943461;2149477;4898907;45289;Number of instructions committed 
system.cpu10.committedOps;12636451;14175101;943461;2149477;4898907;45289;Number of ops (including micro ops) committed 
system.cpu10.num_int_alu_accesses;12219024;13764152;912004;1959115;3238887;43454;Number of integer alu accesses 
system.cpu10.num_fp_alu_accesses;1746;938;17806;368410;1595451;134;Number of float alu accesses 
system.cpu10.num_func_calls;493109;537620;31526;52366;41801;1830;number of times a function call or return occured 
system.cpu10.num_conditional_control_insts;1153006;1331095;118209;219913;284105;4038;number of instructions that are conditional controls 
system.cpu10.num_int_insts;12219024;13764152;912004;1959115;3238887;43454;number of integer instructions 
system.cpu10.num_fp_insts;1746;938;17806;368410;1595451;134;number of float instructions 
system.cpu10.num_int_register_reads;16770772;19107483;1267668;3097447;5925670;58856;number of times the integer registers were read 
system.cpu10.num_int_register_writes;9754654;11017228;693908;1377490;2542025;33989;number of times the integer registers were written 
system.cpu10.num_fp_register_reads;890;462;17435;363056;2707613;66;number of times the floating registers were read 
system.cpu10.num_fp_register_writes;896;476;12698;293510;1576463;68;number of times the floating registers were written 
system.cpu10.num_mem_refs;3914561;4243188;298137;640952;1263835;15428;number of memory refs 
system.cpu10.num_load_insts;2736768;2995143;214824;443893;883490;10372;Number of load instructions 
system.cpu10.num_store_insts;1177793;1248045;83313;197059;380345;5056;Number of store instructions 
system.cpu10.num_idle_cycles;506371276.731709;445994651.090335;14574404.163128;24203703.082507;16390191.829290;2247424.356745;Number of idle cycles 
system.cpu10.num_busy_cycles;34550269.268291;38185049.909665;2613018.836872;5776844.917493;13004322.170710;126957.643255;Number of busy cycles 
system.cpu10.not_idle_fraction;0.063873;0.078865;0.152031;0.192686;0.442406;0.053470;Percentage of non-idle cycles 
system.cpu10.idle_fraction;0.936127;0.921135;0.847969;0.807314;0.557594;0.946530;Percentage of idle cycles 
system.cpu10.Branches;1885395;2107966;162726;293854;344316;6808;Number of branches fetched 
system.cpu10.op_class::No_OpClass;47103;49428;4942;11421;72079;233;Class of executed instruction 
system.cpu10.op_class::IntAlu;8231180;9444757;610188;1310203;1728068;27467;Class of executed instruction 
system.cpu10.op_class::IntMult;49327;57198;3067;5535;4059;159;Class of executed instruction 
system.cpu10.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::FloatAdd;88;28;3645;75756;803522;4;Class of executed instruction 
system.cpu10.op_class::FloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::FloatCvt;0;0;175;1356;7;0;Class of executed instruction 
system.cpu10.op_class::FloatMult;0;0;2880;68352;754084;0;Class of executed instruction 
system.cpu10.op_class::FloatDiv;8;0;54;1721;0;0;Class of executed instruction 
system.cpu10.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::MemRead;2771551;3026290;217489;448077;888147;10563;Class of executed instruction 
system.cpu10.op_class::MemWrite;1177807;1248059;83448;197295;380625;5058;Class of executed instruction 
system.cpu10.op_class::IprAccess;359387;349341;17632;29801;294782;1805;Class of executed instruction 
system.cpu10.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::total;12636451;14175101;943520;2149517;4925373;45289;Class of executed instruction 
system.cpu10.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu10.kern.inst.quiesce;7811;5024;216;339;216;25;number of quiesce instructions executed 
system.cpu10.kern.inst.hwrei;88356;86057;3988;6818;33326;440;number of hwrei instructions executed 
system.cpu10.kern.ipl_count::0;19620;19461;981;1691;1661;103;number of times we switched to this ipl 
system.cpu10.kern.ipl_count::22;4988;4958;176;307;301;24;number of times we switched to this ipl 
system.cpu10.kern.ipl_count::30;87;67;55;74;73;1;number of times we switched to this ipl 
system.cpu10.kern.ipl_count::31;53643;51508;2187;3772;3868;262;number of times we switched to this ipl 
system.cpu10.kern.ipl_count::total;78338;75994;3399;5844;5903;390;number of times we switched to this ipl 
system.cpu10.kern.ipl_good::0;19620;19461;981;1691;1661;103;number of times we switched to this ipl from a different ipl 
system.cpu10.kern.ipl_good::22;4988;4958;176;307;301;24;number of times we switched to this ipl from a different ipl 
system.cpu10.kern.ipl_good::30;87;67;55;74;73;1;number of times we switched to this ipl from a different ipl 
system.cpu10.kern.ipl_good::31;19533;19394;926;1617;1618;102;number of times we switched to this ipl from a different ipl 
system.cpu10.kern.ipl_good::total;44228;43880;2138;3689;3653;230;number of times we switched to this ipl from a different ipl 
system.cpu10.kern.ipl_ticks::0;4706774430000;4673841550000;155734820000;273588940000;271054120000;22699430000;number of cycles we spent at this ipl 
system.cpu10.kern.ipl_ticks::22;16254600000;15562930000;578310000;1013260000;1009000000;78220000;number of cycles we spent at this ipl 
system.cpu10.kern.ipl_ticks::30;864560000;662420000;485330000;615830000;635930000;9870000;number of cycles we spent at this ipl 
system.cpu10.kern.ipl_ticks::31;685321590000;151730110000;15075770000;24587450000;21246090000;954700000;number of cycles we spent at this ipl 
system.cpu10.kern.ipl_ticks::total;5409215180000;4841797010000;171874230000;299805480000;293945140000;23742220000;number of cycles we spent at this ipl 
system.cpu10.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu10.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu10.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu10.kern.ipl_used::31;0.364130;0.376524;0.423411;0.428685;0.418304;0.389313;fraction of swpipl calls that actually changed the ipl 
system.cpu10.kern.ipl_used::total;0.564579;0.577414;0.629009;0.631246;0.618838;0.589744;fraction of swpipl calls that actually changed the ipl 
system.cpu10.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu10.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu10.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu10.kern.callpal::swpctx;26;14;58;92;96;2;number of callpals executed 
system.cpu10.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu10.kern.callpal::swpipl;68187;65944;2869;4942;5019;340;number of callpals executed 
system.cpu10.kern.callpal::rdps;9976;10049;356;629;604;48;number of callpals executed 
system.cpu10.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu10.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu10.kern.callpal::rti;5075;5025;299;521;512;25;number of callpals executed 
system.cpu10.kern.callpal::rdunique;1;;4;2;82;;number of callpals executed 
system.cpu10.kern.callpal::total;83279;81032;3691;6387;6451;415;number of callpals executed 
system.cpu10.kern.mode_switch::kernel;5103;5039;357;613;608;27;number of protection mode switches 
system.cpu10.kern.mode_switch::user;0;0;69;161;268;0;number of protection mode switches 
system.cpu10.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu10.kern.mode_switch_good::kernel;0;0;0.193277;0.262643;0.440789;0;fraction of useful protection mode switches 
system.cpu10.kern.mode_switch_good::user;nan;nan;1;1;1;nan;fraction of useful protection mode switches 
system.cpu10.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu10.kern.mode_switch_good::total;0;0;0.323944;0.416021;0.611872;0;fraction of useful protection mode switches 
system.cpu10.kern.mode_ticks::kernel;0;0;10369953220000;267027940000;185054000000;0;number of ticks spent at the given mode 
system.cpu10.kern.mode_ticks::user;0;0;1406160000;20415230000;94406410000;0;number of ticks spent at the given mode 
system.cpu10.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu10.kern.swap_context;27;14;58;92;96;2;number of times the context was actually changed 
system.cpu10.icache.tags.replacements;24034;37662;5264;8433;8947;225;number of replacements 
system.cpu10.icache.tags.tagsinuse;379.841790;443.551863;470.921000;506;509.397334;512;Cycle average of tags in use 
system.cpu10.icache.tags.total_refs;6459738;10210463;5541338;2560048;5506840;4511739;Total number of references to valid blocks. 
system.cpu10.icache.tags.sampled_refs;24034;37662;5264;8433;8947;737;Sample count of references to valid blocks. 
system.cpu10.icache.tags.avg_refs;268.774985;271.107828;1052.685790;303.575003;615.495697;6121.762551;Average number of references to valid blocks. 
system.cpu10.icache.tags.warmup_cycle;0;0;0;0;10886363658750;0;Cycle when the warmup percentage was hit. 
system.cpu10.icache.tags.occ_blocks::cpu10.inst;379.841790;443.551863;470.921000;506;509.397334;512;Average occupied blocks per requestor 
system.cpu10.icache.tags.occ_percent::cpu10.inst;0.741878;0.866312;0.919768;0.988281;0.994917;1;Average percentage of cache occupancy 
system.cpu10.icache.tags.occ_percent::total;0.741878;0.866312;0.919768;0.988281;0.994917;1;Average percentage of cache occupancy 
system.cpu10.icache.tags.occ_task_id_blocks::1024;428;444;506;506;512;512;Occupied blocks per task id 
system.cpu10.icache.tags.age_task_id_blocks_1024::2;2;2;9;2;2;152;Occupied blocks per task id 
system.cpu10.icache.tags.age_task_id_blocks_1024::3;12;12;10;15;;;Occupied blocks per task id 
system.cpu10.icache.tags.age_task_id_blocks_1024::4;414;430;487;489;510;360;Occupied blocks per task id 
system.cpu10.icache.tags.occ_task_id_percent::1024;0.835938;0.867188;0.988281;0.988281;1;1;Percentage of cache occupancy per task id 
system.cpu10.icache.tags.tag_accesses;25297372;28387880;1892366;4307467;9859699;90803;Number of tag accesses 
system.cpu10.icache.tags.data_accesses;25297372;28387880;1892366;4307467;9859699;90803;Number of data accesses 
system.cpu10.icache.ReadReq_hits::cpu10.inst;12611981;14137423;938194;2141084;4916420;45064;number of ReadReq hits 
system.cpu10.icache.ReadReq_hits::total;12611981;14137423;938194;2141084;4916420;45064;number of ReadReq hits 
system.cpu10.icache.demand_hits::cpu10.inst;12611981;14137423;938194;2141084;4916420;45064;number of demand (read+write) hits 
system.cpu10.icache.demand_hits::total;12611981;14137423;938194;2141084;4916420;45064;number of demand (read+write) hits 
system.cpu10.icache.overall_hits::cpu10.inst;12611981;14137423;938194;2141084;4916420;45064;number of overall hits 
system.cpu10.icache.overall_hits::total;12611981;14137423;938194;2141084;4916420;45064;number of overall hits 
system.cpu10.icache.ReadReq_misses::cpu10.inst;24470;37678;5326;8433;8953;225;number of ReadReq misses 
system.cpu10.icache.ReadReq_misses::total;24470;37678;5326;8433;8953;225;number of ReadReq misses 
system.cpu10.icache.demand_misses::cpu10.inst;24470;37678;5326;8433;8953;225;number of demand (read+write) misses 
system.cpu10.icache.demand_misses::total;24470;37678;5326;8433;8953;225;number of demand (read+write) misses 
system.cpu10.icache.overall_misses::cpu10.inst;24470;37678;5326;8433;8953;225;number of overall misses 
system.cpu10.icache.overall_misses::total;24470;37678;5326;8433;8953;225;number of overall misses 
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst;2570061499;3963814250;522810750;824116750;914011749;22111250;number of ReadReq miss cycles 
system.cpu10.icache.ReadReq_miss_latency::total;2570061499;3963814250;522810750;824116750;914011749;22111250;number of ReadReq miss cycles 
system.cpu10.icache.demand_miss_latency::cpu10.inst;2570061499;3963814250;522810750;824116750;914011749;22111250;number of demand (read+write) miss cycles 
system.cpu10.icache.demand_miss_latency::total;2570061499;3963814250;522810750;824116750;914011749;22111250;number of demand (read+write) miss cycles 
system.cpu10.icache.overall_miss_latency::cpu10.inst;2570061499;3963814250;522810750;824116750;914011749;22111250;number of overall miss cycles 
system.cpu10.icache.overall_miss_latency::total;2570061499;3963814250;522810750;824116750;914011749;22111250;number of overall miss cycles 
system.cpu10.icache.ReadReq_accesses::cpu10.inst;12636451;14175101;943520;2149517;4925373;45289;number of ReadReq accesses(hits+misses) 
system.cpu10.icache.ReadReq_accesses::total;12636451;14175101;943520;2149517;4925373;45289;number of ReadReq accesses(hits+misses) 
system.cpu10.icache.demand_accesses::cpu10.inst;12636451;14175101;943520;2149517;4925373;45289;number of demand (read+write) accesses 
system.cpu10.icache.demand_accesses::total;12636451;14175101;943520;2149517;4925373;45289;number of demand (read+write) accesses 
system.cpu10.icache.overall_accesses::cpu10.inst;12636451;14175101;943520;2149517;4925373;45289;number of overall (read+write) accesses 
system.cpu10.icache.overall_accesses::total;12636451;14175101;943520;2149517;4925373;45289;number of overall (read+write) accesses 
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst;0.001936;0.002658;0.005645;0.003923;0.001818;0.004968;miss rate for ReadReq accesses 
system.cpu10.icache.ReadReq_miss_rate::total;0.001936;0.002658;0.005645;0.003923;0.001818;0.004968;miss rate for ReadReq accesses 
system.cpu10.icache.demand_miss_rate::cpu10.inst;0.001936;0.002658;0.005645;0.003923;0.001818;0.004968;miss rate for demand accesses 
system.cpu10.icache.demand_miss_rate::total;0.001936;0.002658;0.005645;0.003923;0.001818;0.004968;miss rate for demand accesses 
system.cpu10.icache.overall_miss_rate::cpu10.inst;0.001936;0.002658;0.005645;0.003923;0.001818;0.004968;miss rate for overall accesses 
system.cpu10.icache.overall_miss_rate::total;0.001936;0.002658;0.005645;0.003923;0.001818;0.004968;miss rate for overall accesses 
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst;105029.076379;105202.352832;98161.988359;97725.216412;102089.997654;98272.222222;average ReadReq miss latency 
system.cpu10.icache.ReadReq_avg_miss_latency::total;105029.076379;105202.352832;98161.988359;97725.216412;102089.997654;98272.222222;average ReadReq miss latency 
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst;105029.076379;105202.352832;98161.988359;97725.216412;102089.997654;98272.222222;average overall miss latency 
system.cpu10.icache.demand_avg_miss_latency::total;105029.076379;105202.352832;98161.988359;97725.216412;102089.997654;98272.222222;average overall miss latency 
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst;105029.076379;105202.352832;98161.988359;97725.216412;102089.997654;98272.222222;average overall miss latency 
system.cpu10.icache.overall_avg_miss_latency::total;105029.076379;105202.352832;98161.988359;97725.216412;102089.997654;98272.222222;average overall miss latency 
system.cpu10.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu10.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu10.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu10.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu10.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu10.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu10.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu10.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst;24470;37678;5326;8433;8953;225;number of ReadReq MSHR misses 
system.cpu10.icache.ReadReq_mshr_misses::total;24470;37678;5326;8433;8953;225;number of ReadReq MSHR misses 
system.cpu10.icache.demand_mshr_misses::cpu10.inst;24470;37678;5326;8433;8953;225;number of demand (read+write) MSHR misses 
system.cpu10.icache.demand_mshr_misses::total;24470;37678;5326;8433;8953;225;number of demand (read+write) MSHR misses 
system.cpu10.icache.overall_mshr_misses::cpu10.inst;24470;37678;5326;8433;8953;225;number of overall MSHR misses 
system.cpu10.icache.overall_mshr_misses::total;24470;37678;5326;8433;8953;225;number of overall MSHR misses 
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst;1933058501;2981796750;386188250;607177250;682902251;16401750;number of ReadReq MSHR miss cycles 
system.cpu10.icache.ReadReq_mshr_miss_latency::total;1933058501;2981796750;386188250;607177250;682902251;16401750;number of ReadReq MSHR miss cycles 
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst;1933058501;2981796750;386188250;607177250;682902251;16401750;number of demand (read+write) MSHR miss cycles 
system.cpu10.icache.demand_mshr_miss_latency::total;1933058501;2981796750;386188250;607177250;682902251;16401750;number of demand (read+write) MSHR miss cycles 
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst;1933058501;2981796750;386188250;607177250;682902251;16401750;number of overall MSHR miss cycles 
system.cpu10.icache.overall_mshr_miss_latency::total;1933058501;2981796750;386188250;607177250;682902251;16401750;number of overall MSHR miss cycles 
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst;0.001936;0.002658;0.005645;0.003923;0.001818;0.004968;mshr miss rate for ReadReq accesses 
system.cpu10.icache.ReadReq_mshr_miss_rate::total;0.001936;0.002658;0.005645;0.003923;0.001818;0.004968;mshr miss rate for ReadReq accesses 
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst;0.001936;0.002658;0.005645;0.003923;0.001818;0.004968;mshr miss rate for demand accesses 
system.cpu10.icache.demand_mshr_miss_rate::total;0.001936;0.002658;0.005645;0.003923;0.001818;0.004968;mshr miss rate for demand accesses 
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst;0.001936;0.002658;0.005645;0.003923;0.001818;0.004968;mshr miss rate for overall accesses 
system.cpu10.icache.overall_mshr_miss_rate::total;0.001936;0.002658;0.005645;0.003923;0.001818;0.004968;mshr miss rate for overall accesses 
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst;78997.078096;79138.933861;72509.998122;72000.148227;76276.359991;72896.666667;average ReadReq mshr miss latency 
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total;78997.078096;79138.933861;72509.998122;72000.148227;76276.359991;72896.666667;average ReadReq mshr miss latency 
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst;78997.078096;79138.933861;72509.998122;72000.148227;76276.359991;72896.666667;average overall mshr miss latency 
system.cpu10.icache.demand_avg_mshr_miss_latency::total;78997.078096;79138.933861;72509.998122;72000.148227;76276.359991;72896.666667;average overall mshr miss latency 
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst;78997.078096;79138.933861;72509.998122;72000.148227;76276.359991;72896.666667;average overall mshr miss latency 
system.cpu10.icache.overall_avg_mshr_miss_latency::total;78997.078096;79138.933861;72509.998122;72000.148227;76276.359991;72896.666667;average overall mshr miss latency 
system.cpu10.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu10.dcache.tags.replacements;76018;89231;7595;11614;52314;147;number of replacements 
system.cpu10.dcache.tags.tagsinuse;459.672650;622.057426;647.258934;783.082703;851.128205;852.241528;Cycle average of tags in use 
system.cpu10.dcache.tags.total_refs;796711;1216515;3689370;2086827;2061868;101496;Total number of references to valid blocks. 
system.cpu10.dcache.tags.sampled_refs;76018;89231;7595;11614;52314;998;Sample count of references to valid blocks. 
system.cpu10.dcache.tags.avg_refs;10.480557;13.633323;485.763002;179.682022;39.413312;101.699399;Average number of references to valid blocks. 
system.cpu10.dcache.tags.warmup_cycle;0;0;0;0;10855600930000;0;Cycle when the warmup percentage was hit. 
system.cpu10.dcache.tags.occ_blocks::cpu10.data;459.672650;622.057426;647.258934;783.082703;851.128205;852.241528;Average occupied blocks per requestor 
system.cpu10.dcache.tags.occ_percent::cpu10.data;0.448899;0.607478;0.632089;0.764729;0.831180;0.832267;Average percentage of cache occupancy 
system.cpu10.dcache.tags.occ_percent::total;0.448899;0.607478;0.632089;0.764729;0.831180;0.832267;Average percentage of cache occupancy 
system.cpu10.dcache.tags.occ_task_id_blocks::1024;616;604;649;821;855;851;Occupied blocks per task id 
system.cpu10.dcache.tags.age_task_id_blocks_1024::3;14;10;17;15;4;4;Occupied blocks per task id 
system.cpu10.dcache.tags.age_task_id_blocks_1024::4;602;594;626;805;851;768;Occupied blocks per task id 
system.cpu10.dcache.tags.occ_task_id_percent::1024;0.601562;0.589844;0.633789;0.801758;0.834961;0.831055;Percentage of cache occupancy per task id 
system.cpu10.dcache.tags.tag_accesses;7925297;8596347;606042;1296739;2532638;31058;Number of tag accesses 
system.cpu10.dcache.tags.data_accesses;7925297;8596347;606042;1296739;2532638;31058;Number of data accesses 
system.cpu10.dcache.ReadReq_hits::cpu10.data;2578741;2851720;203111;425707;844740;9821;number of ReadReq hits 
system.cpu10.dcache.ReadReq_hits::total;2578741;2851720;203111;425707;844740;9821;number of ReadReq hits 
system.cpu10.dcache.WriteReq_hits::cpu10.data;1133841;1208189;79318;191023;323738;4787;number of WriteReq hits 
system.cpu10.dcache.WriteReq_hits::total;1133841;1208189;79318;191023;323738;4787;number of WriteReq hits 
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data;25105;15007;1171;1791;2303;154;number of LoadLockedReq hits 
system.cpu10.dcache.LoadLockedReq_hits::total;25105;15007;1171;1791;2303;154;number of LoadLockedReq hits 
system.cpu10.dcache.StoreCondReq_hits::cpu10.data;12127;9644;748;1187;1541;71;number of StoreCondReq hits 
system.cpu10.dcache.StoreCondReq_hits::total;12127;9644;748;1187;1541;71;number of StoreCondReq hits 
system.cpu10.dcache.demand_hits::cpu10.data;3712582;4059909;282429;616730;1168478;14608;number of demand (read+write) hits 
system.cpu10.dcache.demand_hits::total;3712582;4059909;282429;616730;1168478;14608;number of demand (read+write) hits 
system.cpu10.dcache.overall_hits::cpu10.data;3712582;4059909;282429;616730;1168478;14608;number of overall hits 
system.cpu10.dcache.overall_hits::total;3712582;4059909;282429;616730;1168478;14608;number of overall hits 
system.cpu10.dcache.ReadReq_misses::cpu10.data;130632;127470;10058;15751;32913;378;number of ReadReq misses 
system.cpu10.dcache.ReadReq_misses::total;130632;127470;10058;15751;32913;378;number of ReadReq misses 
system.cpu10.dcache.WriteReq_misses::cpu10.data;7751;13992;1885;2754;28709;49;number of WriteReq misses 
system.cpu10.dcache.WriteReq_misses::total;7751;13992;1885;2754;28709;49;number of WriteReq misses 
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data;2229;946;431;609;897;19;number of LoadLockedReq misses 
system.cpu10.dcache.LoadLockedReq_misses::total;2229;946;431;609;897;19;number of LoadLockedReq misses 
system.cpu10.dcache.StoreCondReq_misses::cpu10.data;4807;5466;661;985;1177;39;number of StoreCondReq misses 
system.cpu10.dcache.StoreCondReq_misses::total;4807;5466;661;985;1177;39;number of StoreCondReq misses 
system.cpu10.dcache.demand_misses::cpu10.data;138383;141462;11943;18505;61622;427;number of demand (read+write) misses 
system.cpu10.dcache.demand_misses::total;138383;141462;11943;18505;61622;427;number of demand (read+write) misses 
system.cpu10.dcache.overall_misses::cpu10.data;138383;141462;11943;18505;61622;427;number of overall misses 
system.cpu10.dcache.overall_misses::total;138383;141462;11943;18505;61622;427;number of overall misses 
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data;11012380350;9279228141;768432280;1125762826;3200872769;28085457;number of ReadReq miss cycles 
system.cpu10.dcache.ReadReq_miss_latency::total;11012380350;9279228141;768432280;1125762826;3200872769;28085457;number of ReadReq miss cycles 
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data;486940404;813687699;134235181;177573548;3003811288;3705218;number of WriteReq miss cycles 
system.cpu10.dcache.WriteReq_miss_latency::total;486940404;813687699;134235181;177573548;3003811288;3705218;number of WriteReq miss cycles 
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data;201892697;105225470;29882992;40126989;62960729;1311486;number of LoadLockedReq miss cycles 
system.cpu10.dcache.LoadLockedReq_miss_latency::total;201892697;105225470;29882992;40126989;62960729;1311486;number of LoadLockedReq miss cycles 
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data;238619280;286521986;39028835;58318730;69499764;1796985;number of StoreCondReq miss cycles 
system.cpu10.dcache.StoreCondReq_miss_latency::total;238619280;286521986;39028835;58318730;69499764;1796985;number of StoreCondReq miss cycles 
system.cpu10.dcache.StoreCondFailReq_miss_latency::cpu10.data;42782000;8634000;648000;720000;2208000;514000;number of StoreCondFailReq miss cycles 
system.cpu10.dcache.StoreCondFailReq_miss_latency::total;42782000;8634000;648000;720000;2208000;514000;number of StoreCondFailReq miss cycles 
system.cpu10.dcache.demand_miss_latency::cpu10.data;11499320754;10092915840;902667461;1303336374;6204684057;31790675;number of demand (read+write) miss cycles 
system.cpu10.dcache.demand_miss_latency::total;11499320754;10092915840;902667461;1303336374;6204684057;31790675;number of demand (read+write) miss cycles 
system.cpu10.dcache.overall_miss_latency::cpu10.data;11499320754;10092915840;902667461;1303336374;6204684057;31790675;number of overall miss cycles 
system.cpu10.dcache.overall_miss_latency::total;11499320754;10092915840;902667461;1303336374;6204684057;31790675;number of overall miss cycles 
system.cpu10.dcache.ReadReq_accesses::cpu10.data;2709373;2979190;213169;441458;877653;10199;number of ReadReq accesses(hits+misses) 
system.cpu10.dcache.ReadReq_accesses::total;2709373;2979190;213169;441458;877653;10199;number of ReadReq accesses(hits+misses) 
system.cpu10.dcache.WriteReq_accesses::cpu10.data;1141592;1222181;81203;193777;352447;4836;number of WriteReq accesses(hits+misses) 
system.cpu10.dcache.WriteReq_accesses::total;1141592;1222181;81203;193777;352447;4836;number of WriteReq accesses(hits+misses) 
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data;27334;15953;1602;2400;3200;173;number of LoadLockedReq accesses(hits+misses) 
system.cpu10.dcache.LoadLockedReq_accesses::total;27334;15953;1602;2400;3200;173;number of LoadLockedReq accesses(hits+misses) 
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data;16934;15110;1409;2172;2718;110;number of StoreCondReq accesses(hits+misses) 
system.cpu10.dcache.StoreCondReq_accesses::total;16934;15110;1409;2172;2718;110;number of StoreCondReq accesses(hits+misses) 
system.cpu10.dcache.demand_accesses::cpu10.data;3850965;4201371;294372;635235;1230100;15035;number of demand (read+write) accesses 
system.cpu10.dcache.demand_accesses::total;3850965;4201371;294372;635235;1230100;15035;number of demand (read+write) accesses 
system.cpu10.dcache.overall_accesses::cpu10.data;3850965;4201371;294372;635235;1230100;15035;number of overall (read+write) accesses 
system.cpu10.dcache.overall_accesses::total;3850965;4201371;294372;635235;1230100;15035;number of overall (read+write) accesses 
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data;0.048215;0.042787;0.047183;0.035679;0.037501;0.037062;miss rate for ReadReq accesses 
system.cpu10.dcache.ReadReq_miss_rate::total;0.048215;0.042787;0.047183;0.035679;0.037501;0.037062;miss rate for ReadReq accesses 
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data;0.006790;0.011448;0.023213;0.014212;0.081456;0.010132;miss rate for WriteReq accesses 
system.cpu10.dcache.WriteReq_miss_rate::total;0.006790;0.011448;0.023213;0.014212;0.081456;0.010132;miss rate for WriteReq accesses 
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data;0.081547;0.059299;0.269039;0.253750;0.280313;0.109827;miss rate for LoadLockedReq accesses 
system.cpu10.dcache.LoadLockedReq_miss_rate::total;0.081547;0.059299;0.269039;0.253750;0.280313;0.109827;miss rate for LoadLockedReq accesses 
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data;0.283867;0.361747;0.469127;0.453499;0.433039;0.354545;miss rate for StoreCondReq accesses 
system.cpu10.dcache.StoreCondReq_miss_rate::total;0.283867;0.361747;0.469127;0.453499;0.433039;0.354545;miss rate for StoreCondReq accesses 
system.cpu10.dcache.demand_miss_rate::cpu10.data;0.035935;0.033670;0.040571;0.029131;0.050095;0.028400;miss rate for demand accesses 
system.cpu10.dcache.demand_miss_rate::total;0.035935;0.033670;0.040571;0.029131;0.050095;0.028400;miss rate for demand accesses 
system.cpu10.dcache.overall_miss_rate::cpu10.data;0.035935;0.033670;0.040571;0.029131;0.050095;0.028400;miss rate for overall accesses 
system.cpu10.dcache.overall_miss_rate::total;0.035935;0.033670;0.040571;0.029131;0.050095;0.028400;miss rate for overall accesses 
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data;84300.786561;72795.388256;76400.107377;71472.466891;97252.537569;74300.150794;average ReadReq miss latency 
system.cpu10.dcache.ReadReq_avg_miss_latency::total;84300.786561;72795.388256;76400.107377;71472.466891;97252.537569;74300.150794;average ReadReq miss latency 
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data;62822.913689;58153.780660;71212.297613;64478.412491;104629.603539;75616.693878;average WriteReq miss latency 
system.cpu10.dcache.WriteReq_avg_miss_latency::total;62822.913689;58153.780660;71212.297613;64478.412491;104629.603539;75616.693878;average WriteReq miss latency 
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data;90575.458502;111231.997886;69334.088167;65889.965517;70190.333333;69025.578947;average LoadLockedReq miss latency 
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total;90575.458502;111231.997886;69334.088167;65889.965517;70190.333333;69025.578947;average LoadLockedReq miss latency 
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data;49639.958394;52418.950970;59045.136157;59206.832487;59048.227698;46076.538462;average StoreCondReq miss latency 
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total;49639.958394;52418.950970;59045.136157;59206.832487;59048.227698;46076.538462;average StoreCondReq miss latency 
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::cpu10.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data;83097.784800;71347.187513;75581.299590;70431.579249;100689.430025;74451.229508;average overall miss latency 
system.cpu10.dcache.demand_avg_miss_latency::total;83097.784800;71347.187513;75581.299590;70431.579249;100689.430025;74451.229508;average overall miss latency 
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data;83097.784800;71347.187513;75581.299590;70431.579249;100689.430025;74451.229508;average overall miss latency 
system.cpu10.dcache.overall_avg_miss_latency::total;83097.784800;71347.187513;75581.299590;70431.579249;100689.430025;74451.229508;average overall miss latency 
system.cpu10.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu10.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu10.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu10.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu10.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu10.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu10.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu10.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu10.dcache.writebacks::writebacks;3207;4011;1389;1697;27484;26;number of writebacks 
system.cpu10.dcache.writebacks::total;3207;4011;1389;1697;27484;26;number of writebacks 
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data;130632;127470;10058;15751;32913;378;number of ReadReq MSHR misses 
system.cpu10.dcache.ReadReq_mshr_misses::total;130632;127470;10058;15751;32913;378;number of ReadReq MSHR misses 
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data;7751;13992;1885;2754;28709;49;number of WriteReq MSHR misses 
system.cpu10.dcache.WriteReq_mshr_misses::total;7751;13992;1885;2754;28709;49;number of WriteReq MSHR misses 
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data;2229;946;431;609;897;19;number of LoadLockedReq MSHR misses 
system.cpu10.dcache.LoadLockedReq_mshr_misses::total;2229;946;431;609;897;19;number of LoadLockedReq MSHR misses 
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data;4807;5464;661;985;1176;38;number of StoreCondReq MSHR misses 
system.cpu10.dcache.StoreCondReq_mshr_misses::total;4807;5464;661;985;1176;38;number of StoreCondReq MSHR misses 
system.cpu10.dcache.demand_mshr_misses::cpu10.data;138383;141462;11943;18505;61622;427;number of demand (read+write) MSHR misses 
system.cpu10.dcache.demand_mshr_misses::total;138383;141462;11943;18505;61622;427;number of demand (read+write) MSHR misses 
system.cpu10.dcache.overall_mshr_misses::cpu10.data;138383;141462;11943;18505;61622;427;number of overall MSHR misses 
system.cpu10.dcache.overall_mshr_misses::total;138383;141462;11943;18505;61622;427;number of overall MSHR misses 
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data;7679680650;6303607859;527203720;756876174;2356462231;18106543;number of ReadReq MSHR miss cycles 
system.cpu10.dcache.ReadReq_mshr_miss_latency::total;7679680650;6303607859;527203720;756876174;2356462231;18106543;number of ReadReq MSHR miss cycles 
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data;247609596;386170301;84307819;104764452;2250429712;2233782;number of WriteReq MSHR miss cycles 
system.cpu10.dcache.WriteReq_mshr_miss_latency::total;247609596;386170301;84307819;104764452;2250429712;2233782;number of WriteReq MSHR miss cycles 
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data;143071303;80236530;20098008;26410011;42506271;852514;number of LoadLockedReq MSHR miss cycles 
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total;143071303;80236530;20098008;26410011;42506271;852514;number of LoadLockedReq MSHR miss cycles 
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data;117030720;115810014;22906165;33970270;41720236;964015;number of StoreCondReq MSHR miss cycles 
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total;117030720;115810014;22906165;33970270;41720236;964015;number of StoreCondReq MSHR miss cycles 
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::cpu10.data;30220000;6060000;450000;500000;1570000;360000;number of StoreCondFailReq MSHR miss cycles 
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total;30220000;6060000;450000;500000;1570000;360000;number of StoreCondFailReq MSHR miss cycles 
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data;7927290246;6689778160;611511539;861640626;4606891943;20340325;number of demand (read+write) MSHR miss cycles 
system.cpu10.dcache.demand_mshr_miss_latency::total;7927290246;6689778160;611511539;861640626;4606891943;20340325;number of demand (read+write) MSHR miss cycles 
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data;7927290246;6689778160;611511539;861640626;4606891943;20340325;number of overall MSHR miss cycles 
system.cpu10.dcache.overall_mshr_miss_latency::total;7927290246;6689778160;611511539;861640626;4606891943;20340325;number of overall MSHR miss cycles 
system.cpu10.dcache.ReadReq_mshr_uncacheable_latency::cpu10.data;13654000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu10.dcache.ReadReq_mshr_uncacheable_latency::total;13654000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu10.dcache.WriteReq_mshr_uncacheable_latency::cpu10.data;2199447000;1319056000;90505000;145662000;130920000;10564000;number of WriteReq MSHR uncacheable cycles 
system.cpu10.dcache.WriteReq_mshr_uncacheable_latency::total;2199447000;1319056000;90505000;145662000;130920000;10564000;number of WriteReq MSHR uncacheable cycles 
system.cpu10.dcache.overall_mshr_uncacheable_latency::cpu10.data;2213101000;1319056000;90505000;145662000;130920000;10564000;number of overall MSHR uncacheable cycles 
system.cpu10.dcache.overall_mshr_uncacheable_latency::total;2213101000;1319056000;90505000;145662000;130920000;10564000;number of overall MSHR uncacheable cycles 
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data;0.048215;0.042787;0.047183;0.035679;0.037501;0.037062;mshr miss rate for ReadReq accesses 
system.cpu10.dcache.ReadReq_mshr_miss_rate::total;0.048215;0.042787;0.047183;0.035679;0.037501;0.037062;mshr miss rate for ReadReq accesses 
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data;0.006790;0.011448;0.023213;0.014212;0.081456;0.010132;mshr miss rate for WriteReq accesses 
system.cpu10.dcache.WriteReq_mshr_miss_rate::total;0.006790;0.011448;0.023213;0.014212;0.081456;0.010132;mshr miss rate for WriteReq accesses 
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data;0.081547;0.059299;0.269039;0.253750;0.280313;0.109827;mshr miss rate for LoadLockedReq accesses 
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total;0.081547;0.059299;0.269039;0.253750;0.280313;0.109827;mshr miss rate for LoadLockedReq accesses 
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data;0.283867;0.361615;0.469127;0.453499;0.432671;0.345455;mshr miss rate for StoreCondReq accesses 
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total;0.283867;0.361615;0.469127;0.453499;0.432671;0.345455;mshr miss rate for StoreCondReq accesses 
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data;0.035935;0.033670;0.040571;0.029131;0.050095;0.028400;mshr miss rate for demand accesses 
system.cpu10.dcache.demand_mshr_miss_rate::total;0.035935;0.033670;0.040571;0.029131;0.050095;0.028400;mshr miss rate for demand accesses 
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data;0.035935;0.033670;0.040571;0.029131;0.050095;0.028400;mshr miss rate for overall accesses 
system.cpu10.dcache.overall_mshr_miss_rate::total;0.035935;0.033670;0.040571;0.029131;0.050095;0.028400;mshr miss rate for overall accesses 
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data;58788.663191;49451.697333;52416.357129;48052.579138;71596.701334;47900.907407;average ReadReq mshr miss latency 
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total;58788.663191;49451.697333;52416.357129;48052.579138;71596.701334;47900.907407;average ReadReq mshr miss latency 
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data;31945.503290;27599.363994;44725.633422;38040.832244;78387.603609;45587.387755;average WriteReq mshr miss latency 
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total;31945.503290;27599.363994;44725.633422;38040.832244;78387.603609;45587.387755;average WriteReq mshr miss latency 
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data;64186.318080;84816.627907;46631.109049;43366.192118;47387.147157;44869.157895;average LoadLockedReq mshr miss latency 
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total;64186.318080;84816.627907;46631.109049;43366.192118;47387.147157;44869.157895;average LoadLockedReq mshr miss latency 
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data;24345.895569;21195.097731;34653.804841;34487.583756;35476.391156;25368.815789;average StoreCondReq mshr miss latency 
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total;24345.895569;21195.097731;34653.804841;34487.583756;35476.391156;25368.815789;average StoreCondReq mshr miss latency 
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu10.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data;57285.145184;47290.284034;51202.506824;46562.584491;74760.506686;47635.421546;average overall mshr miss latency 
system.cpu10.dcache.demand_avg_mshr_miss_latency::total;57285.145184;47290.284034;51202.506824;46562.584491;74760.506686;47635.421546;average overall mshr miss latency 
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data;57285.145184;47290.284034;51202.506824;46562.584491;74760.506686;47635.421546;average overall mshr miss latency 
system.cpu10.dcache.overall_avg_mshr_miss_latency::total;57285.145184;47290.284034;51202.506824;46562.584491;74760.506686;47635.421546;average overall mshr miss latency 
system.cpu10.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu10.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu10.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu10.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu10.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu10.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu10.dcache.overall_avg_mshr_uncacheable_latency::cpu10.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu10.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu10.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu11.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu11.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu11.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu11.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu11.dtb.read_hits;2731778;4276662;110963;207334;818376;9954;DTB read hits 
system.cpu11.dtb.read_misses;0;123;0;0;2677;0;DTB read misses 
system.cpu11.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu11.dtb.read_accesses;0;45497;0;0;573612;0;DTB read accesses 
system.cpu11.dtb.write_hits;1171056;1776026;47904;81762;305982;4991;DTB write hits 
system.cpu11.dtb.write_misses;0;93;0;0;24948;0;DTB write misses 
system.cpu11.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu11.dtb.write_accesses;0;13759;0;0;175588;0;DTB write accesses 
system.cpu11.dtb.data_hits;3902834;6052688;158867;289096;1124358;14945;DTB hits 
system.cpu11.dtb.data_misses;0;216;0;0;27625;0;DTB misses 
system.cpu11.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu11.dtb.data_accesses;0;59256;0;0;749200;0;DTB accesses 
system.cpu11.itb.fetch_hits;1055034;1440998;39347;66222;3593010;5307;ITB hits 
system.cpu11.itb.fetch_misses;0;13;0;0;40;0;ITB misses 
system.cpu11.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu11.itb.fetch_accesses;1055034;1441011;39347;66222;3593050;5307;ITB accesses 
system.cpu11.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu11.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu11.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu11.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu11.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu11.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu11.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu11.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu11.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu11.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu11.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu11.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu11.numCycles;540921545;484179697;17187309;29980653;29394528;2374434;number of cpu cycles simulated 
system.cpu11.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu11.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu11.committedInsts;12613255;20175957;526156;961540;4652509;44338;Number of instructions committed 
system.cpu11.committedOps;12613255;20175957;526156;961540;4652509;44338;Number of ops (including micro ops) committed 
system.cpu11.num_int_alu_accesses;12196496;19603462;510659;934678;2994154;42537;Number of integer alu accesses 
system.cpu11.num_fp_alu_accesses;1746;148712;134;0;1595854;134;Number of float alu accesses 
system.cpu11.num_func_calls;492339;755377;20372;35562;39674;1830;number of times a function call or return occured 
system.cpu11.num_conditional_control_insts;1150149;1980852;46680;98326;272283;3597;number of instructions that are conditional controls 
system.cpu11.num_int_insts;12196496;19603462;510659;934678;2994154;42537;number of integer instructions 
system.cpu11.num_fp_insts;1746;148712;134;0;1595854;134;number of float instructions 
system.cpu11.num_int_register_reads;16739551;27440441;708623;1291394;5580272;57903;number of times the integer registers were read 
system.cpu11.num_int_register_writes;9736821;15523173;409345;742992;2357924;33513;number of times the integer registers were written 
system.cpu11.num_fp_register_reads;890;120049;66;0;2707725;66;number of times the floating registers were read 
system.cpu11.num_fp_register_writes;896;100673;68;0;1576639;68;number of times the floating registers were written 
system.cpu11.num_mem_refs;3908119;6069061;159092;289436;1155813;14986;number of memory refs 
system.cpu11.num_load_insts;2731912;4283083;110973;207334;824188;9964;Number of load instructions 
system.cpu11.num_store_insts;1176207;1785978;48119;82102;331625;5022;Number of store instructions 
system.cpu11.num_idle_cycles;506444112.382616;429009285.717973;15764035.916522;27387656.859154;17192650.729379;2250759.108425;Number of idle cycles 
system.cpu11.num_busy_cycles;34477432.617384;55170411.282027;1423273.083478;2592996.140846;12201877.270621;123674.891575;Number of busy cycles 
system.cpu11.not_idle_fraction;0.063738;0.113946;0.082810;0.086489;0.415107;0.052086;Percentage of non-idle cycles 
system.cpu11.idle_fraction;0.936262;0.886054;0.917190;0.913511;0.584893;0.947914;Percentage of idle cycles 
system.cpu11.Branches;1881224;3050694;75964;149649;329580;6333;Number of branches fetched 
system.cpu11.op_class::No_OpClass;47059;64676;1782;3143;72325;233;Class of executed instruction 
system.cpu11.op_class::IntAlu;8214864;13462866;348726;640793;1581174;26958;Class of executed instruction 
system.cpu11.op_class::IntMult;49243;75071;2044;3781;3954;159;Class of executed instruction 
system.cpu11.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::FloatAdd;88;27828;4;0;803500;4;Class of executed instruction 
system.cpu11.op_class::FloatCmp;0;2277;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::FloatCvt;0;646;0;0;10;0;Class of executed instruction 
system.cpu11.op_class::FloatMult;0;7193;0;0;754053;0;Class of executed instruction 
system.cpu11.op_class::FloatDiv;8;1458;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::MemRead;2766670;4333680;112418;209553;828233;10155;Class of executed instruction 
system.cpu11.op_class::MemWrite;1176220;1787606;48121;82102;331721;5024;Class of executed instruction 
system.cpu11.op_class::IprAccess;359103;412872;13061;22168;305164;1805;Class of executed instruction 
system.cpu11.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::total;12613255;20176173;526156;961540;4680134;44338;Class of executed instruction 
system.cpu11.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu11.kern.inst.quiesce;7827;5380;208;337;237;25;number of quiesce instructions executed 
system.cpu11.kern.inst.hwrei;88286;97359;3144;5402;34133;440;number of hwrei instructions executed 
system.cpu11.kern.ipl_count::0;19605;23262;718;1226;1594;103;number of times we switched to this ipl 
system.cpu11.kern.ipl_count::22;4984;4958;176;307;301;24;number of times we switched to this ipl 
system.cpu11.kern.ipl_count::30;87;677;33;33;76;1;number of times we switched to this ipl 
system.cpu11.kern.ipl_count::31;53600;55373;1863;3211;3656;262;number of times we switched to this ipl 
system.cpu11.kern.ipl_count::total;78276;84270;2790;4777;5627;390;number of times we switched to this ipl 
system.cpu11.kern.ipl_good::0;19605;23262;718;1226;1594;103;number of times we switched to this ipl from a different ipl 
system.cpu11.kern.ipl_good::22;4984;4958;176;307;301;24;number of times we switched to this ipl from a different ipl 
system.cpu11.kern.ipl_good::30;87;677;33;33;76;1;number of times we switched to this ipl from a different ipl 
system.cpu11.kern.ipl_good::31;19518;22585;685;1193;1542;102;number of times we switched to this ipl from a different ipl 
system.cpu11.kern.ipl_good::total;44194;51482;1612;2759;3513;230;number of times we switched to this ipl from a different ipl 
system.cpu11.kern.ipl_ticks::0;4703053180000;4498792800000;165625180000;288648540000;271022230000;22699230000;number of cycles we spent at this ipl 
system.cpu11.kern.ipl_ticks::22;16223820000;15828690000;571730000;992620000;1007940000;78100000;number of cycles we spent at this ipl 
system.cpu11.kern.ipl_ticks::30;865480000;4844920000;326730000;327210000;661260000;9860000;number of cycles we spent at this ipl 
system.cpu11.kern.ipl_ticks::31;689072690000;322330560000;5349450000;9838160000;21253850000;955550000;number of cycles we spent at this ipl 
system.cpu11.kern.ipl_ticks::total;5409215170000;4841796970000;171873090000;299806530000;293945280000;23742740000;number of cycles we spent at this ipl 
system.cpu11.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu11.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu11.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu11.kern.ipl_used::31;0.364142;0.407870;0.367687;0.371535;0.421772;0.389313;fraction of swpipl calls that actually changed the ipl 
system.cpu11.kern.ipl_used::total;0.564592;0.610917;0.577778;0.577559;0.624311;0.589744;fraction of swpipl calls that actually changed the ipl 
system.cpu11.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu11.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu11.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu11.kern.callpal::swpctx;26;1237;2;;101;2;number of callpals executed 
system.cpu11.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu11.kern.callpal::swpipl;68133;72057;2372;4097;4748;340;number of callpals executed 
system.cpu11.kern.callpal::rdps;9968;10090;352;625;603;48;number of callpals executed 
system.cpu11.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu11.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu11.kern.callpal::rti;5071;6578;209;340;503;25;number of callpals executed 
system.cpu11.kern.callpal::rdunique;1;77;;;40;;number of callpals executed 
system.cpu11.kern.callpal::total;83213;91495;2935;5062;6092;415;number of callpals executed 
system.cpu11.kern.mode_switch::kernel;5099;7815;211;340;604;27;number of protection mode switches 
system.cpu11.kern.mode_switch::user;0;951;0;0;244;0;number of protection mode switches 
system.cpu11.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu11.kern.mode_switch_good::kernel;0;0.121689;0;0;0.403974;0;fraction of useful protection mode switches 
system.cpu11.kern.mode_switch_good::user;nan;1;nan;nan;1;nan;fraction of useful protection mode switches 
system.cpu11.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu11.kern.mode_switch_good::total;0;0.216975;0;0;0.575472;0;fraction of useful protection mode switches 
system.cpu11.kern.mode_ticks::kernel;0;10179478770000;0;0;664778900000;0;number of ticks spent at the given mode 
system.cpu11.kern.mode_ticks::user;0;6596820000;0;0;87716710000;0;number of ticks spent at the given mode 
system.cpu11.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu11.kern.swap_context;27;1237;2;0;101;2;number of times the context was actually changed 
system.cpu11.icache.tags.replacements;23997;117908;1442;2411;8935;228;number of replacements 
system.cpu11.icache.tags.tagsinuse;379.363167;455.261595;502;502;506.534555;508;Cycle average of tags in use 
system.cpu11.icache.tags.total_refs;6531631;20037641;332910;366448;7206673;4370841;Total number of references to valid blocks. 
system.cpu11.icache.tags.sampled_refs;23997;117908;1442;2411;8935;736;Sample count of references to valid blocks. 
system.cpu11.icache.tags.avg_refs;272.185315;169.943015;230.866852;151.990046;806.566648;5938.642663;Average number of references to valid blocks. 
system.cpu11.icache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu11.icache.tags.occ_blocks::cpu11.inst;379.363167;455.261595;502;502;506.534555;508;Average occupied blocks per requestor 
system.cpu11.icache.tags.occ_percent::cpu11.inst;0.740944;0.889183;0.980469;0.980469;0.989325;0.992188;Average percentage of cache occupancy 
system.cpu11.icache.tags.occ_percent::total;0.740944;0.889183;0.980469;0.980469;0.989325;0.992188;Average percentage of cache occupancy 
system.cpu11.icache.tags.occ_task_id_blocks::1024;427;502;502;502;508;508;Occupied blocks per task id 
system.cpu11.icache.tags.age_task_id_blocks_1024::2;2;2;2;2;2;155;Occupied blocks per task id 
system.cpu11.icache.tags.age_task_id_blocks_1024::3;15;12;15;15;;;Occupied blocks per task id 
system.cpu11.icache.tags.age_task_id_blocks_1024::4;410;488;485;485;506;353;Occupied blocks per task id 
system.cpu11.icache.tags.occ_task_id_percent::1024;0.833984;0.980469;0.980469;0.980469;0.992188;0.992188;Percentage of cache occupancy per task id 
system.cpu11.icache.tags.tag_accesses;25250942;40470329;1053754;1925491;9369209;88904;Number of tag accesses 
system.cpu11.icache.tags.data_accesses;25250942;40470329;1053754;1925491;9369209;88904;Number of data accesses 
system.cpu11.icache.ReadReq_hits::cpu11.inst;12588823;20058190;524714;959129;4671193;44110;number of ReadReq hits 
system.cpu11.icache.ReadReq_hits::total;12588823;20058190;524714;959129;4671193;44110;number of ReadReq hits 
system.cpu11.icache.demand_hits::cpu11.inst;12588823;20058190;524714;959129;4671193;44110;number of demand (read+write) hits 
system.cpu11.icache.demand_hits::total;12588823;20058190;524714;959129;4671193;44110;number of demand (read+write) hits 
system.cpu11.icache.overall_hits::cpu11.inst;12588823;20058190;524714;959129;4671193;44110;number of overall hits 
system.cpu11.icache.overall_hits::total;12588823;20058190;524714;959129;4671193;44110;number of overall hits 
system.cpu11.icache.ReadReq_misses::cpu11.inst;24432;117983;1442;2411;8941;228;number of ReadReq misses 
system.cpu11.icache.ReadReq_misses::total;24432;117983;1442;2411;8941;228;number of ReadReq misses 
system.cpu11.icache.demand_misses::cpu11.inst;24432;117983;1442;2411;8941;228;number of demand (read+write) misses 
system.cpu11.icache.demand_misses::total;24432;117983;1442;2411;8941;228;number of demand (read+write) misses 
system.cpu11.icache.overall_misses::cpu11.inst;24432;117983;1442;2411;8941;228;number of overall misses 
system.cpu11.icache.overall_misses::total;24432;117983;1442;2411;8941;228;number of overall misses 
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst;2576091250;11729883499;140809250;244096000;913245499;22703250;number of ReadReq miss cycles 
system.cpu11.icache.ReadReq_miss_latency::total;2576091250;11729883499;140809250;244096000;913245499;22703250;number of ReadReq miss cycles 
system.cpu11.icache.demand_miss_latency::cpu11.inst;2576091250;11729883499;140809250;244096000;913245499;22703250;number of demand (read+write) miss cycles 
system.cpu11.icache.demand_miss_latency::total;2576091250;11729883499;140809250;244096000;913245499;22703250;number of demand (read+write) miss cycles 
system.cpu11.icache.overall_miss_latency::cpu11.inst;2576091250;11729883499;140809250;244096000;913245499;22703250;number of overall miss cycles 
system.cpu11.icache.overall_miss_latency::total;2576091250;11729883499;140809250;244096000;913245499;22703250;number of overall miss cycles 
system.cpu11.icache.ReadReq_accesses::cpu11.inst;12613255;20176173;526156;961540;4680134;44338;number of ReadReq accesses(hits+misses) 
system.cpu11.icache.ReadReq_accesses::total;12613255;20176173;526156;961540;4680134;44338;number of ReadReq accesses(hits+misses) 
system.cpu11.icache.demand_accesses::cpu11.inst;12613255;20176173;526156;961540;4680134;44338;number of demand (read+write) accesses 
system.cpu11.icache.demand_accesses::total;12613255;20176173;526156;961540;4680134;44338;number of demand (read+write) accesses 
system.cpu11.icache.overall_accesses::cpu11.inst;12613255;20176173;526156;961540;4680134;44338;number of overall (read+write) accesses 
system.cpu11.icache.overall_accesses::total;12613255;20176173;526156;961540;4680134;44338;number of overall (read+write) accesses 
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst;0.001937;0.005848;0.002741;0.002507;0.001910;0.005142;miss rate for ReadReq accesses 
system.cpu11.icache.ReadReq_miss_rate::total;0.001937;0.005848;0.002741;0.002507;0.001910;0.005142;miss rate for ReadReq accesses 
system.cpu11.icache.demand_miss_rate::cpu11.inst;0.001937;0.005848;0.002741;0.002507;0.001910;0.005142;miss rate for demand accesses 
system.cpu11.icache.demand_miss_rate::total;0.001937;0.005848;0.002741;0.002507;0.001910;0.005142;miss rate for demand accesses 
system.cpu11.icache.overall_miss_rate::cpu11.inst;0.001937;0.005848;0.002741;0.002507;0.001910;0.005142;miss rate for overall accesses 
system.cpu11.icache.overall_miss_rate::total;0.001937;0.005848;0.002741;0.002507;0.001910;0.005142;miss rate for overall accesses 
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst;105439.229289;99420.115601;97648.578363;101242.637910;102141.315177;99575.657895;average ReadReq miss latency 
system.cpu11.icache.ReadReq_avg_miss_latency::total;105439.229289;99420.115601;97648.578363;101242.637910;102141.315177;99575.657895;average ReadReq miss latency 
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst;105439.229289;99420.115601;97648.578363;101242.637910;102141.315177;99575.657895;average overall miss latency 
system.cpu11.icache.demand_avg_miss_latency::total;105439.229289;99420.115601;97648.578363;101242.637910;102141.315177;99575.657895;average overall miss latency 
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst;105439.229289;99420.115601;97648.578363;101242.637910;102141.315177;99575.657895;average overall miss latency 
system.cpu11.icache.overall_avg_miss_latency::total;105439.229289;99420.115601;97648.578363;101242.637910;102141.315177;99575.657895;average overall miss latency 
system.cpu11.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu11.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu11.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu11.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu11.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu11.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu11.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu11.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst;24432;117983;1442;2411;8941;228;number of ReadReq MSHR misses 
system.cpu11.icache.ReadReq_mshr_misses::total;24432;117983;1442;2411;8941;228;number of ReadReq MSHR misses 
system.cpu11.icache.demand_mshr_misses::cpu11.inst;24432;117983;1442;2411;8941;228;number of demand (read+write) MSHR misses 
system.cpu11.icache.demand_mshr_misses::total;24432;117983;1442;2411;8941;228;number of demand (read+write) MSHR misses 
system.cpu11.icache.overall_mshr_misses::cpu11.inst;24432;117983;1442;2411;8941;228;number of overall MSHR misses 
system.cpu11.icache.overall_mshr_misses::total;24432;117983;1442;2411;8941;228;number of overall MSHR misses 
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst;1923345750;8687855501;104358750;182234000;682206501;16932750;number of ReadReq MSHR miss cycles 
system.cpu11.icache.ReadReq_mshr_miss_latency::total;1923345750;8687855501;104358750;182234000;682206501;16932750;number of ReadReq MSHR miss cycles 
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst;1923345750;8687855501;104358750;182234000;682206501;16932750;number of demand (read+write) MSHR miss cycles 
system.cpu11.icache.demand_mshr_miss_latency::total;1923345750;8687855501;104358750;182234000;682206501;16932750;number of demand (read+write) MSHR miss cycles 
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst;1923345750;8687855501;104358750;182234000;682206501;16932750;number of overall MSHR miss cycles 
system.cpu11.icache.overall_mshr_miss_latency::total;1923345750;8687855501;104358750;182234000;682206501;16932750;number of overall MSHR miss cycles 
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst;0.001937;0.005848;0.002741;0.002507;0.001910;0.005142;mshr miss rate for ReadReq accesses 
system.cpu11.icache.ReadReq_mshr_miss_rate::total;0.001937;0.005848;0.002741;0.002507;0.001910;0.005142;mshr miss rate for ReadReq accesses 
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst;0.001937;0.005848;0.002741;0.002507;0.001910;0.005142;mshr miss rate for demand accesses 
system.cpu11.icache.demand_mshr_miss_rate::total;0.001937;0.005848;0.002741;0.002507;0.001910;0.005142;mshr miss rate for demand accesses 
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst;0.001937;0.005848;0.002741;0.002507;0.001910;0.005142;mshr miss rate for overall accesses 
system.cpu11.icache.overall_mshr_miss_rate::total;0.001937;0.005848;0.002741;0.002507;0.001910;0.005142;mshr miss rate for overall accesses 
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst;78722.402996;73636.502725;72370.839112;75584.404811;76300.917235;74266.447368;average ReadReq mshr miss latency 
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total;78722.402996;73636.502725;72370.839112;75584.404811;76300.917235;74266.447368;average ReadReq mshr miss latency 
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst;78722.402996;73636.502725;72370.839112;75584.404811;76300.917235;74266.447368;average overall mshr miss latency 
system.cpu11.icache.demand_avg_mshr_miss_latency::total;78722.402996;73636.502725;72370.839112;75584.404811;76300.917235;74266.447368;average overall mshr miss latency 
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst;78722.402996;73636.502725;72370.839112;75584.404811;76300.917235;74266.447368;average overall mshr miss latency 
system.cpu11.icache.overall_avg_mshr_miss_latency::total;78722.402996;73636.502725;72370.839112;75584.404811;76300.917235;74266.447368;average overall mshr miss latency 
system.cpu11.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu11.dcache.tags.replacements;76029;144851;3866;6706;42632;141;number of replacements 
system.cpu11.dcache.tags.tagsinuse;446.303679;641.237121;642.771578;649.511123;872.462494;832.973027;Cycle average of tags in use 
system.cpu11.dcache.tags.total_refs;1147027;5090824;500066;43417;4219649;103881;Total number of references to valid blocks. 
system.cpu11.dcache.tags.sampled_refs;76029;144851;3866;6706;42632;978;Sample count of references to valid blocks. 
system.cpu11.dcache.tags.avg_refs;15.086704;35.145246;129.349715;6.474351;98.978443;106.217791;Average number of references to valid blocks. 
system.cpu11.dcache.tags.warmup_cycle;0;0;0;0;10838880230000;0;Cycle when the warmup percentage was hit. 
system.cpu11.dcache.tags.occ_blocks::cpu11.data;446.303679;641.237121;642.771578;649.511123;872.462494;832.973027;Average occupied blocks per requestor 
system.cpu11.dcache.tags.occ_percent::cpu11.data;0.435843;0.626208;0.627707;0.634288;0.852014;0.813450;Average percentage of cache occupancy 
system.cpu11.dcache.tags.occ_percent::total;0.435843;0.626208;0.627707;0.634288;0.852014;0.813450;Average percentage of cache occupancy 
system.cpu11.dcache.tags.occ_task_id_blocks::1024;598;656;653;638;836;837;Occupied blocks per task id 
system.cpu11.dcache.tags.age_task_id_blocks_1024::3;12;14;12;13;4;4;Occupied blocks per task id 
system.cpu11.dcache.tags.age_task_id_blocks_1024::4;586;642;641;625;832;759;Occupied blocks per task id 
system.cpu11.dcache.tags.occ_task_id_percent::1024;0.583984;0.640625;0.637695;0.623047;0.816406;0.817383;Percentage of cache occupancy per task id 
system.cpu11.dcache.tags.tag_accesses;7912484;12332831;322806;586629;2303928;30134;Number of tag accesses 
system.cpu11.dcache.tags.data_accesses;7912484;12332831;322806;586629;2303928;30134;Number of data accesses 
system.cpu11.dcache.ReadReq_hits::cpu11.data;2574692;4045117;104742;197121;793257;9542;number of ReadReq hits 
system.cpu11.dcache.ReadReq_hits::total;2574692;4045117;104742;197121;793257;9542;number of ReadReq hits 
system.cpu11.dcache.WriteReq_hits::cpu11.data;1132326;1711539;46526;79497;277521;4788;number of WriteReq hits 
system.cpu11.dcache.WriteReq_hits::total;1132326;1711539;46526;79497;277521;4788;number of WriteReq hits 
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data;24870;22820;698;1090;2054;117;number of LoadLockedReq hits 
system.cpu11.dcache.LoadLockedReq_hits::total;24870;22820;698;1090;2054;117;number of LoadLockedReq hits 
system.cpu11.dcache.StoreCondReq_hits::cpu11.data;12086;14960;465;715;1312;71;number of StoreCondReq hits 
system.cpu11.dcache.StoreCondReq_hits::total;12086;14960;465;715;1312;71;number of StoreCondReq hits 
system.cpu11.dcache.demand_hits::cpu11.data;3707018;5756656;151268;276618;1070778;14330;number of demand (read+write) hits 
system.cpu11.dcache.demand_hits::total;3707018;5756656;151268;276618;1070778;14330;number of demand (read+write) hits 
system.cpu11.dcache.overall_hits::cpu11.data;3707018;5756656;151268;276618;1070778;14330;number of overall hits 
system.cpu11.dcache.overall_hits::total;3707018;5756656;151268;276618;1070778;14330;number of overall hits 
system.cpu11.dcache.ReadReq_misses::cpu11.data;130062;208579;5432;9012;25416;283;number of ReadReq misses 
system.cpu11.dcache.ReadReq_misses::total;130062;208579;5432;9012;25416;283;number of ReadReq misses 
system.cpu11.dcache.WriteReq_misses::cpu11.data;7751;33205;387;738;25516;48;number of WriteReq misses 
system.cpu11.dcache.WriteReq_misses::total;7751;33205;387;738;25516;48;number of WriteReq misses 
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data;2225;6444;101;111;784;22;number of LoadLockedReq misses 
system.cpu11.dcache.LoadLockedReq_misses::total;2225;6444;101;111;784;22;number of LoadLockedReq misses 
system.cpu11.dcache.StoreCondReq_misses::cpu11.data;5020;12811;220;352;1073;34;number of StoreCondReq misses 
system.cpu11.dcache.StoreCondReq_misses::total;5020;12811;220;352;1073;34;number of StoreCondReq misses 
system.cpu11.dcache.demand_misses::cpu11.data;137813;241784;5819;9750;50932;331;number of demand (read+write) misses 
system.cpu11.dcache.demand_misses::total;137813;241784;5819;9750;50932;331;number of demand (read+write) misses 
system.cpu11.dcache.overall_misses::cpu11.data;137813;241784;5819;9750;50932;331;number of overall misses 
system.cpu11.dcache.overall_misses::total;137813;241784;5819;9750;50932;331;number of overall misses 
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data;10895732139;15052558744;387266941;649041780;2485090269;21182827;number of ReadReq miss cycles 
system.cpu11.dcache.ReadReq_miss_latency::total;10895732139;15052558744;387266941;649041780;2485090269;21182827;number of ReadReq miss cycles 
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data;482240874;2002766815;25714491;46356750;2692026929;3544719;number of WriteReq miss cycles 
system.cpu11.dcache.WriteReq_miss_latency::total;482240874;2002766815;25714491;46356750;2692026929;3544719;number of WriteReq miss cycles 
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data;202201635;436459483;8233471;9565491;53822475;1526495;number of LoadLockedReq miss cycles 
system.cpu11.dcache.LoadLockedReq_miss_latency::total;202201635;436459483;8233471;9565491;53822475;1526495;number of LoadLockedReq miss cycles 
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data;240615254;740271620;12268881;18743760;62345750;1804987;number of StoreCondReq miss cycles 
system.cpu11.dcache.StoreCondReq_miss_latency::total;240615254;740271620;12268881;18743760;62345750;1804987;number of StoreCondReq miss cycles 
system.cpu11.dcache.StoreCondFailReq_miss_latency::cpu11.data;55298000;8808999;460000;1110000;2920999;144000;number of StoreCondFailReq miss cycles 
system.cpu11.dcache.StoreCondFailReq_miss_latency::total;55298000;8808999;460000;1110000;2920999;144000;number of StoreCondFailReq miss cycles 
system.cpu11.dcache.demand_miss_latency::cpu11.data;11377973013;17055325559;412981432;695398530;5177117198;24727546;number of demand (read+write) miss cycles 
system.cpu11.dcache.demand_miss_latency::total;11377973013;17055325559;412981432;695398530;5177117198;24727546;number of demand (read+write) miss cycles 
system.cpu11.dcache.overall_miss_latency::cpu11.data;11377973013;17055325559;412981432;695398530;5177117198;24727546;number of overall miss cycles 
system.cpu11.dcache.overall_miss_latency::total;11377973013;17055325559;412981432;695398530;5177117198;24727546;number of overall miss cycles 
system.cpu11.dcache.ReadReq_accesses::cpu11.data;2704754;4253696;110174;206133;818673;9825;number of ReadReq accesses(hits+misses) 
system.cpu11.dcache.ReadReq_accesses::total;2704754;4253696;110174;206133;818673;9825;number of ReadReq accesses(hits+misses) 
system.cpu11.dcache.WriteReq_accesses::cpu11.data;1140077;1744744;46913;80235;303037;4836;number of WriteReq accesses(hits+misses) 
system.cpu11.dcache.WriteReq_accesses::total;1140077;1744744;46913;80235;303037;4836;number of WriteReq accesses(hits+misses) 
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data;27095;29264;799;1201;2838;139;number of LoadLockedReq accesses(hits+misses) 
system.cpu11.dcache.LoadLockedReq_accesses::total;27095;29264;799;1201;2838;139;number of LoadLockedReq accesses(hits+misses) 
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data;17106;27771;685;1067;2385;105;number of StoreCondReq accesses(hits+misses) 
system.cpu11.dcache.StoreCondReq_accesses::total;17106;27771;685;1067;2385;105;number of StoreCondReq accesses(hits+misses) 
system.cpu11.dcache.demand_accesses::cpu11.data;3844831;5998440;157087;286368;1121710;14661;number of demand (read+write) accesses 
system.cpu11.dcache.demand_accesses::total;3844831;5998440;157087;286368;1121710;14661;number of demand (read+write) accesses 
system.cpu11.dcache.overall_accesses::cpu11.data;3844831;5998440;157087;286368;1121710;14661;number of overall (read+write) accesses 
system.cpu11.dcache.overall_accesses::total;3844831;5998440;157087;286368;1121710;14661;number of overall (read+write) accesses 
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data;0.048086;0.049035;0.049304;0.043719;0.031045;0.028804;miss rate for ReadReq accesses 
system.cpu11.dcache.ReadReq_miss_rate::total;0.048086;0.049035;0.049304;0.043719;0.031045;0.028804;miss rate for ReadReq accesses 
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data;0.006799;0.019031;0.008249;0.009198;0.084201;0.009926;miss rate for WriteReq accesses 
system.cpu11.dcache.WriteReq_miss_rate::total;0.006799;0.019031;0.008249;0.009198;0.084201;0.009926;miss rate for WriteReq accesses 
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data;0.082118;0.220202;0.126408;0.092423;0.276251;0.158273;miss rate for LoadLockedReq accesses 
system.cpu11.dcache.LoadLockedReq_miss_rate::total;0.082118;0.220202;0.126408;0.092423;0.276251;0.158273;miss rate for LoadLockedReq accesses 
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data;0.293464;0.461309;0.321168;0.329897;0.449895;0.323810;miss rate for StoreCondReq accesses 
system.cpu11.dcache.StoreCondReq_miss_rate::total;0.293464;0.461309;0.321168;0.329897;0.449895;0.323810;miss rate for StoreCondReq accesses 
system.cpu11.dcache.demand_miss_rate::cpu11.data;0.035844;0.040308;0.037043;0.034047;0.045406;0.022577;miss rate for demand accesses 
system.cpu11.dcache.demand_miss_rate::total;0.035844;0.040308;0.037043;0.034047;0.045406;0.022577;miss rate for demand accesses 
system.cpu11.dcache.overall_miss_rate::cpu11.data;0.035844;0.040308;0.037043;0.034047;0.045406;0.022577;miss rate for overall accesses 
system.cpu11.dcache.overall_miss_rate::total;0.035844;0.040308;0.037043;0.034047;0.045406;0.022577;miss rate for overall accesses 
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data;83773.370692;72167.182430;71293.619477;72019.727031;97776.608003;74850.978799;average ReadReq miss latency 
system.cpu11.dcache.ReadReq_avg_miss_latency::total;83773.370692;72167.182430;71293.619477;72019.727031;97776.608003;74850.978799;average ReadReq miss latency 
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data;62216.600955;60315.218039;66445.713178;62814.024390;105503.485225;73848.312500;average WriteReq miss latency 
system.cpu11.dcache.WriteReq_avg_miss_latency::total;62216.600955;60315.218039;66445.713178;62814.024390;105503.485225;73848.312500;average WriteReq miss latency 
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data;90877.139326;67731.142613;81519.514851;86175.594595;68651.116071;69386.136364;average LoadLockedReq miss latency 
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total;90877.139326;67731.142613;81519.514851;86175.594595;68651.116071;69386.136364;average LoadLockedReq miss latency 
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data;47931.325498;57784.062134;55767.640909;53249.318182;58104.147251;53087.852941;average StoreCondReq miss latency 
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total;47931.325498;57784.062134;55767.640909;53249.318182;58104.147251;53087.852941;average StoreCondReq miss latency 
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::cpu11.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data;82560.955882;70539.512784;70971.203300;71322.926154;101647.632098;74705.577039;average overall miss latency 
system.cpu11.dcache.demand_avg_miss_latency::total;82560.955882;70539.512784;70971.203300;71322.926154;101647.632098;74705.577039;average overall miss latency 
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data;82560.955882;70539.512784;70971.203300;71322.926154;101647.632098;74705.577039;average overall miss latency 
system.cpu11.dcache.overall_avg_miss_latency::total;82560.955882;70539.512784;70971.203300;71322.926154;101647.632098;74705.577039;average overall miss latency 
system.cpu11.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu11.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu11.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu11.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu11.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu11.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu11.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu11.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu11.dcache.writebacks::writebacks;3227;10441;244;285;24116;26;number of writebacks 
system.cpu11.dcache.writebacks::total;3227;10441;244;285;24116;26;number of writebacks 
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data;130062;208579;5432;9012;25416;283;number of ReadReq MSHR misses 
system.cpu11.dcache.ReadReq_mshr_misses::total;130062;208579;5432;9012;25416;283;number of ReadReq MSHR misses 
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data;7751;33205;387;738;25516;48;number of WriteReq MSHR misses 
system.cpu11.dcache.WriteReq_mshr_misses::total;7751;33205;387;738;25516;48;number of WriteReq MSHR misses 
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data;2225;6444;101;111;784;22;number of LoadLockedReq MSHR misses 
system.cpu11.dcache.LoadLockedReq_mshr_misses::total;2225;6444;101;111;784;22;number of LoadLockedReq MSHR misses 
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data;5020;12808;220;352;1073;33;number of StoreCondReq MSHR misses 
system.cpu11.dcache.StoreCondReq_mshr_misses::total;5020;12808;220;352;1073;33;number of StoreCondReq MSHR misses 
system.cpu11.dcache.demand_mshr_misses::cpu11.data;137813;241784;5819;9750;50932;331;number of demand (read+write) MSHR misses 
system.cpu11.dcache.demand_mshr_misses::total;137813;241784;5819;9750;50932;331;number of demand (read+write) MSHR misses 
system.cpu11.dcache.overall_mshr_misses::cpu11.data;137813;241784;5819;9750;50932;331;number of overall MSHR misses 
system.cpu11.dcache.overall_mshr_misses::total;137813;241784;5819;9750;50932;331;number of overall MSHR misses 
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data;7608884861;10189967256;260238059;438147220;1832727731;14010173;number of ReadReq MSHR miss cycles 
system.cpu11.dcache.ReadReq_mshr_miss_latency::total;7608884861;10189967256;260238059;438147220;1832727731;14010173;number of ReadReq MSHR miss cycles 
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data;241152126;1081592185;14045509;24290250;2016851071;2073281;number of WriteReq MSHR miss cycles 
system.cpu11.dcache.WriteReq_mshr_miss_latency::total;241152126;1081592185;14045509;24290250;2016851071;2073281;number of WriteReq MSHR miss cycles 
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data;146296365;290831517;5751529;6840509;36012525;1012505;number of LoadLockedReq MSHR miss cycles 
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total;146296365;290831517;5751529;6840509;36012525;1012505;number of LoadLockedReq MSHR miss cycles 
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data;117630746;403785380;6250119;8766240;36915250;983013;number of StoreCondReq MSHR miss cycles 
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total;117630746;403785380;6250119;8766240;36915250;983013;number of StoreCondReq MSHR miss cycles 
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::cpu11.data;38710000;6180001;350000;780000;2030001;100000;number of StoreCondFailReq MSHR miss cycles 
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total;38710000;6180001;350000;780000;2030001;100000;number of StoreCondFailReq MSHR miss cycles 
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data;7850036987;11271559441;274283568;462437470;3849578802;16083454;number of demand (read+write) MSHR miss cycles 
system.cpu11.dcache.demand_mshr_miss_latency::total;7850036987;11271559441;274283568;462437470;3849578802;16083454;number of demand (read+write) MSHR miss cycles 
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data;7850036987;11271559441;274283568;462437470;3849578802;16083454;number of overall MSHR miss cycles 
system.cpu11.dcache.overall_mshr_miss_latency::total;7850036987;11271559441;274283568;462437470;3849578802;16083454;number of overall MSHR miss cycles 
system.cpu11.dcache.ReadReq_mshr_uncacheable_latency::cpu11.data;14084000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu11.dcache.ReadReq_mshr_uncacheable_latency::total;14084000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu11.dcache.WriteReq_mshr_uncacheable_latency::cpu11.data;2187717000;1505779000;80402000;125577000;123868000;10516000;number of WriteReq MSHR uncacheable cycles 
system.cpu11.dcache.WriteReq_mshr_uncacheable_latency::total;2187717000;1505779000;80402000;125577000;123868000;10516000;number of WriteReq MSHR uncacheable cycles 
system.cpu11.dcache.overall_mshr_uncacheable_latency::cpu11.data;2201801000;1505779000;80402000;125577000;123868000;10516000;number of overall MSHR uncacheable cycles 
system.cpu11.dcache.overall_mshr_uncacheable_latency::total;2201801000;1505779000;80402000;125577000;123868000;10516000;number of overall MSHR uncacheable cycles 
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data;0.048086;0.049035;0.049304;0.043719;0.031045;0.028804;mshr miss rate for ReadReq accesses 
system.cpu11.dcache.ReadReq_mshr_miss_rate::total;0.048086;0.049035;0.049304;0.043719;0.031045;0.028804;mshr miss rate for ReadReq accesses 
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data;0.006799;0.019031;0.008249;0.009198;0.084201;0.009926;mshr miss rate for WriteReq accesses 
system.cpu11.dcache.WriteReq_mshr_miss_rate::total;0.006799;0.019031;0.008249;0.009198;0.084201;0.009926;mshr miss rate for WriteReq accesses 
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data;0.082118;0.220202;0.126408;0.092423;0.276251;0.158273;mshr miss rate for LoadLockedReq accesses 
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total;0.082118;0.220202;0.126408;0.092423;0.276251;0.158273;mshr miss rate for LoadLockedReq accesses 
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data;0.293464;0.461201;0.321168;0.329897;0.449895;0.314286;mshr miss rate for StoreCondReq accesses 
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total;0.293464;0.461201;0.321168;0.329897;0.449895;0.314286;mshr miss rate for StoreCondReq accesses 
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data;0.035844;0.040308;0.037043;0.034047;0.045406;0.022577;mshr miss rate for demand accesses 
system.cpu11.dcache.demand_mshr_miss_rate::total;0.035844;0.040308;0.037043;0.034047;0.045406;0.022577;mshr miss rate for demand accesses 
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data;0.035844;0.040308;0.037043;0.034047;0.045406;0.022577;mshr miss rate for overall accesses 
system.cpu11.dcache.overall_mshr_miss_rate::total;0.035844;0.040308;0.037043;0.034047;0.045406;0.022577;mshr miss rate for overall accesses 
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data;58501.982601;48854.233916;47908.331922;48618.200178;72109.211953;49505.911661;average ReadReq mshr miss latency 
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total;58501.982601;48854.233916;47908.331922;48618.200178;72109.211953;49505.911661;average ReadReq mshr miss latency 
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data;31112.388853;32573.172263;36293.304910;32913.617886;79042.603504;43193.354167;average WriteReq mshr miss latency 
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total;31112.388853;32573.172263;36293.304910;32913.617886;79042.603504;43193.354167;average WriteReq mshr miss latency 
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data;65751.175281;45132.141061;56945.831683;61626.207207;45934.343112;46022.954545;average LoadLockedReq mshr miss latency 
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total;65751.175281;45132.141061;56945.831683;61626.207207;45934.343112;46022.954545;average LoadLockedReq mshr miss latency 
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data;23432.419522;31526.029044;28409.631818;24904.090909;34403.774464;29788.272727;average StoreCondReq mshr miss latency 
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total;23432.419522;31526.029044;28409.631818;24904.090909;34403.774464;29788.272727;average StoreCondReq mshr miss latency 
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu11.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data;56961.512970;46618.301629;47135.859770;47429.484103;75582.714246;48590.495468;average overall mshr miss latency 
system.cpu11.dcache.demand_avg_mshr_miss_latency::total;56961.512970;46618.301629;47135.859770;47429.484103;75582.714246;48590.495468;average overall mshr miss latency 
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data;56961.512970;46618.301629;47135.859770;47429.484103;75582.714246;48590.495468;average overall mshr miss latency 
system.cpu11.dcache.overall_avg_mshr_miss_latency::total;56961.512970;46618.301629;47135.859770;47429.484103;75582.714246;48590.495468;average overall mshr miss latency 
system.cpu11.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu11.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu11.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu11.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu11.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu11.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu11.dcache.overall_avg_mshr_uncacheable_latency::cpu11.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu11.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu11.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu12.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu12.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu12.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu12.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu12.dtb.read_hits;2716060;11823393;63213;396275;877990;9827;DTB read hits 
system.cpu12.dtb.read_misses;0;610;0;32;2707;0;DTB read misses 
system.cpu12.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu12.dtb.read_accesses;0;270140;0;61010;602667;0;DTB read accesses 
system.cpu12.dtb.write_hits;1168966;4517980;33806;170669;335114;4978;DTB write hits 
system.cpu12.dtb.write_misses;0;552;0;5;25005;0;DTB write misses 
system.cpu12.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu12.dtb.write_accesses;0;81874;0;29177;188150;0;DTB write accesses 
system.cpu12.dtb.data_hits;3885026;16341373;97019;566944;1213104;14805;DTB hits 
system.cpu12.dtb.data_misses;0;1162;0;37;27712;0;DTB misses 
system.cpu12.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu12.dtb.data_accesses;0;352014;0;90187;790817;0;DTB accesses 
system.cpu12.itb.fetch_hits;1054218;3468410;38807;422776;3699563;5307;ITB hits 
system.cpu12.itb.fetch_misses;0;31;0;10;32;0;ITB misses 
system.cpu12.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu12.itb.fetch_accesses;1054218;3468441;38807;422786;3699595;5307;ITB accesses 
system.cpu12.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu12.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu12.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu12.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu12.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu12.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu12.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu12.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu12.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu12.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu12.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu12.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu12.numCycles;540921545;484179702;17187419;29980546;29394518;2374345;number of cpu cycles simulated 
system.cpu12.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu12.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu12.committedInsts;12568897;53181384;276893;1888270;4870887;44035;Number of instructions committed 
system.cpu12.committedOps;12568897;53181384;276893;1888270;4870887;44035;Number of ops (including micro ops) committed 
system.cpu12.num_int_alu_accesses;12154101;51771258;264780;1784937;3207455;42247;Number of integer alu accesses 
system.cpu12.num_fp_alu_accesses;1746;868605;134;151800;1595083;134;Number of float alu accesses 
system.cpu12.num_func_calls;491847;1876040;11704;59370;44034;1830;number of times a function call or return occured 
system.cpu12.num_conditional_control_insts;1134828;6346711;20461;197785;302061;3460;number of instructions that are conditional controls 
system.cpu12.num_int_insts;12154101;51771258;264780;1784937;3207455;42247;number of integer instructions 
system.cpu12.num_fp_insts;1746;868605;134;151800;1595083;134;number of float instructions 
system.cpu12.num_int_register_reads;16691359;72532920;358583;2633872;5861696;57596;number of times the integer registers were read 
system.cpu12.num_int_register_writes;9710982;39829624;208087;1335635;2511491;33360;number of times the integer registers were written 
system.cpu12.num_fp_register_reads;890;718783;66;143599;2707400;66;number of times the floating registers were read 
system.cpu12.num_fp_register_writes;896;596430;68;117804;1576273;68;number of times the floating registers were written 
system.cpu12.num_mem_refs;3890307;16410708;97244;568613;1244655;14846;number of memory refs 
system.cpu12.num_load_insts;2716194;11859518;63223;397062;883781;9837;Number of load instructions 
system.cpu12.num_store_insts;1174113;4551190;34021;171551;360874;5009;Number of store instructions 
system.cpu12.num_idle_cycles;506617369.205885;336206533.076110;16413548.252794;24836994.850835;16489640.122073;2251781.187610;Number of idle cycles 
system.cpu12.num_busy_cycles;34304175.794115;147973168.923890;773870.747206;5143551.149165;12904877.877927;122563.812390;Number of busy cycles 
system.cpu12.not_idle_fraction;0.063418;0.305616;0.045025;0.171563;0.439023;0.051620;Percentage of non-idle cycles 
system.cpu12.idle_fraction;0.936582;0.694384;0.954975;0.828437;0.560977;0.948380;Percentage of idle cycles 
system.cpu12.Branches;1863562;8928254;37885;281216;365307;6183;Number of branches fetched 
system.cpu12.op_class::No_OpClass;47018;145805;1677;9594;73855;233;Class of executed instruction 
system.cpu12.op_class::IntAlu;8188708;35324589;162769;1206923;1705016;26795;Class of executed instruction 
system.cpu12.op_class::IntMult;49193;168627;959;6314;4088;159;Class of executed instruction 
system.cpu12.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::FloatAdd;88;171577;4;30772;803501;4;Class of executed instruction 
system.cpu12.op_class::FloatCmp;0;14006;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::FloatCvt;0;4267;0;1956;9;0;Class of executed instruction 
system.cpu12.op_class::FloatMult;0;44979;0;25304;754073;0;Class of executed instruction 
system.cpu12.op_class::FloatDiv;8;8728;0;1262;0;0;Class of executed instruction 
system.cpu12.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::MemRead;2750929;12008194;64640;401698;888832;10028;Class of executed instruction 
system.cpu12.op_class::MemWrite;1174126;4562167;34023;171671;361339;5011;Class of executed instruction 
system.cpu12.op_class::IprAccess;358827;729607;12821;32813;307886;1805;Class of executed instruction 
system.cpu12.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::total;12568897;53182546;276893;1888307;4898599;44035;Class of executed instruction 
system.cpu12.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu12.kern.inst.quiesce;7845;6632;209;358;215;25;number of quiesce instructions executed 
system.cpu12.kern.inst.hwrei;88218;155371;3084;7263;34822;440;number of hwrei instructions executed 
system.cpu12.kern.ipl_count::0;19590;42221;720;1904;1714;103;number of times we switched to this ipl 
system.cpu12.kern.ipl_count::22;4980;4976;176;307;301;24;number of times we switched to this ipl 
system.cpu12.kern.ipl_count::30;87;3330;33;95;69;1;number of times we switched to this ipl 
system.cpu12.kern.ipl_count::31;53559;76940;1801;3864;4043;262;number of times we switched to this ipl 
system.cpu12.kern.ipl_count::total;78216;127467;2730;6170;6127;390;number of times we switched to this ipl 
system.cpu12.kern.ipl_good::0;19590;42221;720;1904;1714;103;number of times we switched to this ipl from a different ipl 
system.cpu12.kern.ipl_good::22;4980;4976;176;307;301;24;number of times we switched to this ipl from a different ipl 
system.cpu12.kern.ipl_good::30;87;3330;33;95;69;1;number of times we switched to this ipl from a different ipl 
system.cpu12.kern.ipl_good::31;19503;38915;687;1809;1671;102;number of times we switched to this ipl from a different ipl 
system.cpu12.kern.ipl_good::total;44160;89442;1616;4115;3755;230;number of times we switched to this ipl from a different ipl 
system.cpu12.kern.ipl_ticks::0;4699353280000;3646829790000;165704380000;269134330000;269100500000;22698870000;number of cycles we spent at this ipl 
system.cpu12.kern.ipl_ticks::22;16178390000;16781150000;570420000;1009140000;1008830000;77980000;number of cycles we spent at this ipl 
system.cpu12.kern.ipl_ticks::30;866840000;23378500000;323770000;765790000;599150000;9880000;number of cycles we spent at this ipl 
system.cpu12.kern.ipl_ticks::31;692816660000;1154807580000;5275620000;28896200000;23236700000;955120000;number of cycles we spent at this ipl 
system.cpu12.kern.ipl_ticks::total;5409215170000;4841797020000;171874190000;299805460000;293945180000;23741850000;number of cycles we spent at this ipl 
system.cpu12.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu12.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu12.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu12.kern.ipl_used::31;0.364140;0.505784;0.381455;0.468168;0.413307;0.389313;fraction of swpipl calls that actually changed the ipl 
system.cpu12.kern.ipl_used::total;0.564590;0.701687;0.591941;0.666937;0.612861;0.589744;fraction of swpipl calls that actually changed the ipl 
system.cpu12.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu12.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu12.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu12.kern.callpal::swpctx;26;6971;2;147;87;2;number of callpals executed 
system.cpu12.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu12.kern.callpal::swpipl;68081;105164;2312;5131;5258;340;number of callpals executed 
system.cpu12.kern.callpal::rdps;9960;10093;352;626;602;48;number of callpals executed 
system.cpu12.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu12.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu12.kern.callpal::rti;5067;14017;209;637;502;25;number of callpals executed 
system.cpu12.kern.callpal::rdunique;1;468;;4;51;;number of callpals executed 
system.cpu12.kern.callpal::total;83149;145892;2875;6814;6711;415;number of callpals executed 
system.cpu12.kern.mode_switch::kernel;5095;20988;211;784;589;27;number of protection mode switches 
system.cpu12.kern.mode_switch::user;0;5784;0;244;258;0;number of protection mode switches 
system.cpu12.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu12.kern.mode_switch_good::kernel;0;0.275586;0;0.311224;0.438031;0;fraction of useful protection mode switches 
system.cpu12.kern.mode_switch_good::user;nan;1;nan;1;1;nan;fraction of useful protection mode switches 
system.cpu12.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu12.kern.mode_switch_good::total;0;0.432093;0;0.474708;0.609209;0;fraction of useful protection mode switches 
system.cpu12.kern.mode_ticks::kernel;0;10146957220000;0;463956540000;188966180000;0;number of ticks spent at the given mode 
system.cpu12.kern.mode_ticks::user;0;39086760000;0;8480060000;91194540000;0;number of ticks spent at the given mode 
system.cpu12.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu12.kern.swap_context;27;6971;2;147;87;2;number of times the context was actually changed 
system.cpu12.icache.tags.replacements;23941;447189;718;10740;8872;227;number of replacements 
system.cpu12.icache.tags.tagsinuse;379.142580;496.973680;512;512;512;512;Cycle average of tags in use 
system.cpu12.icache.tags.total_refs;6394926;49237345;349681;3369844;4594462;8420812;Total number of references to valid blocks. 
system.cpu12.icache.tags.sampled_refs;23941;447189;718;10740;8872;739;Sample count of references to valid blocks. 
system.cpu12.icache.tags.avg_refs;267.111900;110.104106;487.020891;313.765736;517.860911;11394.874154;Average number of references to valid blocks. 
system.cpu12.icache.tags.warmup_cycle;0;10189501378750;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu12.icache.tags.occ_blocks::cpu12.inst;379.142580;496.973680;512;512;512;512;Average occupied blocks per requestor 
system.cpu12.icache.tags.occ_percent::cpu12.inst;0.740513;0.970652;1;1;1;1;Average percentage of cache occupancy 
system.cpu12.icache.tags.occ_percent::total;0.740513;0.970652;1;1;1;1;Average percentage of cache occupancy 
system.cpu12.icache.tags.occ_task_id_blocks::1024;427;512;512;512;512;512;Occupied blocks per task id 
system.cpu12.icache.tags.age_task_id_blocks_1024::2;2;2;9;2;2;154;Occupied blocks per task id 
system.cpu12.icache.tags.age_task_id_blocks_1024::3;15;;18;12;;;Occupied blocks per task id 
system.cpu12.icache.tags.age_task_id_blocks_1024::4;410;510;485;498;510;358;Occupied blocks per task id 
system.cpu12.icache.tags.occ_task_id_percent::1024;0.833984;1;1;1;1;1;Percentage of cache occupancy per task id 
system.cpu12.icache.tags.tag_accesses;25162170;106812366;554504;3787354;9806070;88297;Number of tag accesses 
system.cpu12.icache.tags.data_accesses;25162170;106812366;554504;3787354;9806070;88297;Number of data accesses 
system.cpu12.icache.ReadReq_hits::cpu12.inst;12544521;52735272;276175;1877567;4889727;43808;number of ReadReq hits 
system.cpu12.icache.ReadReq_hits::total;12544521;52735272;276175;1877567;4889727;43808;number of ReadReq hits 
system.cpu12.icache.demand_hits::cpu12.inst;12544521;52735272;276175;1877567;4889727;43808;number of demand (read+write) hits 
system.cpu12.icache.demand_hits::total;12544521;52735272;276175;1877567;4889727;43808;number of demand (read+write) hits 
system.cpu12.icache.overall_hits::cpu12.inst;12544521;52735272;276175;1877567;4889727;43808;number of overall hits 
system.cpu12.icache.overall_hits::total;12544521;52735272;276175;1877567;4889727;43808;number of overall hits 
system.cpu12.icache.ReadReq_misses::cpu12.inst;24376;447274;718;10740;8872;227;number of ReadReq misses 
system.cpu12.icache.ReadReq_misses::total;24376;447274;718;10740;8872;227;number of ReadReq misses 
system.cpu12.icache.demand_misses::cpu12.inst;24376;447274;718;10740;8872;227;number of demand (read+write) misses 
system.cpu12.icache.demand_misses::total;24376;447274;718;10740;8872;227;number of demand (read+write) misses 
system.cpu12.icache.overall_misses::cpu12.inst;24376;447274;718;10740;8872;227;number of overall misses 
system.cpu12.icache.overall_misses::total;24376;447274;718;10740;8872;227;number of overall misses 
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst;2515357500;43676860243;73164750;1050723250;909142000;21792000;number of ReadReq miss cycles 
system.cpu12.icache.ReadReq_miss_latency::total;2515357500;43676860243;73164750;1050723250;909142000;21792000;number of ReadReq miss cycles 
system.cpu12.icache.demand_miss_latency::cpu12.inst;2515357500;43676860243;73164750;1050723250;909142000;21792000;number of demand (read+write) miss cycles 
system.cpu12.icache.demand_miss_latency::total;2515357500;43676860243;73164750;1050723250;909142000;21792000;number of demand (read+write) miss cycles 
system.cpu12.icache.overall_miss_latency::cpu12.inst;2515357500;43676860243;73164750;1050723250;909142000;21792000;number of overall miss cycles 
system.cpu12.icache.overall_miss_latency::total;2515357500;43676860243;73164750;1050723250;909142000;21792000;number of overall miss cycles 
system.cpu12.icache.ReadReq_accesses::cpu12.inst;12568897;53182546;276893;1888307;4898599;44035;number of ReadReq accesses(hits+misses) 
system.cpu12.icache.ReadReq_accesses::total;12568897;53182546;276893;1888307;4898599;44035;number of ReadReq accesses(hits+misses) 
system.cpu12.icache.demand_accesses::cpu12.inst;12568897;53182546;276893;1888307;4898599;44035;number of demand (read+write) accesses 
system.cpu12.icache.demand_accesses::total;12568897;53182546;276893;1888307;4898599;44035;number of demand (read+write) accesses 
system.cpu12.icache.overall_accesses::cpu12.inst;12568897;53182546;276893;1888307;4898599;44035;number of overall (read+write) accesses 
system.cpu12.icache.overall_accesses::total;12568897;53182546;276893;1888307;4898599;44035;number of overall (read+write) accesses 
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst;0.001939;0.008410;0.002593;0.005688;0.001811;0.005155;miss rate for ReadReq accesses 
system.cpu12.icache.ReadReq_miss_rate::total;0.001939;0.008410;0.002593;0.005688;0.001811;0.005155;miss rate for ReadReq accesses 
system.cpu12.icache.demand_miss_rate::cpu12.inst;0.001939;0.008410;0.002593;0.005688;0.001811;0.005155;miss rate for demand accesses 
system.cpu12.icache.demand_miss_rate::total;0.001939;0.008410;0.002593;0.005688;0.001811;0.005155;miss rate for demand accesses 
system.cpu12.icache.overall_miss_rate::cpu12.inst;0.001939;0.008410;0.002593;0.005688;0.001811;0.005155;miss rate for overall accesses 
system.cpu12.icache.overall_miss_rate::total;0.001939;0.008410;0.002593;0.005688;0.001811;0.005155;miss rate for overall accesses 
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst;103189.920414;97651.238934;101900.766017;97832.704842;102473.174031;96000;average ReadReq miss latency 
system.cpu12.icache.ReadReq_avg_miss_latency::total;103189.920414;97651.238934;101900.766017;97832.704842;102473.174031;96000;average ReadReq miss latency 
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst;103189.920414;97651.238934;101900.766017;97832.704842;102473.174031;96000;average overall miss latency 
system.cpu12.icache.demand_avg_miss_latency::total;103189.920414;97651.238934;101900.766017;97832.704842;102473.174031;96000;average overall miss latency 
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst;103189.920414;97651.238934;101900.766017;97832.704842;102473.174031;96000;average overall miss latency 
system.cpu12.icache.overall_avg_miss_latency::total;103189.920414;97651.238934;101900.766017;97832.704842;102473.174031;96000;average overall miss latency 
system.cpu12.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu12.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu12.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu12.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu12.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu12.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu12.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu12.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst;24376;447274;718;10740;8872;227;number of ReadReq MSHR misses 
system.cpu12.icache.ReadReq_mshr_misses::total;24376;447274;718;10740;8872;227;number of ReadReq MSHR misses 
system.cpu12.icache.demand_mshr_misses::cpu12.inst;24376;447274;718;10740;8872;227;number of demand (read+write) MSHR misses 
system.cpu12.icache.demand_mshr_misses::total;24376;447274;718;10740;8872;227;number of demand (read+write) MSHR misses 
system.cpu12.icache.overall_mshr_misses::cpu12.inst;24376;447274;718;10740;8872;227;number of overall MSHR misses 
system.cpu12.icache.overall_mshr_misses::total;24376;447274;718;10740;8872;227;number of overall MSHR misses 
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst;1883879500;32147767757;54552250;773948750;680170000;16090000;number of ReadReq MSHR miss cycles 
system.cpu12.icache.ReadReq_mshr_miss_latency::total;1883879500;32147767757;54552250;773948750;680170000;16090000;number of ReadReq MSHR miss cycles 
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst;1883879500;32147767757;54552250;773948750;680170000;16090000;number of demand (read+write) MSHR miss cycles 
system.cpu12.icache.demand_mshr_miss_latency::total;1883879500;32147767757;54552250;773948750;680170000;16090000;number of demand (read+write) MSHR miss cycles 
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst;1883879500;32147767757;54552250;773948750;680170000;16090000;number of overall MSHR miss cycles 
system.cpu12.icache.overall_mshr_miss_latency::total;1883879500;32147767757;54552250;773948750;680170000;16090000;number of overall MSHR miss cycles 
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst;0.001939;0.008410;0.002593;0.005688;0.001811;0.005155;mshr miss rate for ReadReq accesses 
system.cpu12.icache.ReadReq_mshr_miss_rate::total;0.001939;0.008410;0.002593;0.005688;0.001811;0.005155;mshr miss rate for ReadReq accesses 
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst;0.001939;0.008410;0.002593;0.005688;0.001811;0.005155;mshr miss rate for demand accesses 
system.cpu12.icache.demand_mshr_miss_rate::total;0.001939;0.008410;0.002593;0.005688;0.001811;0.005155;mshr miss rate for demand accesses 
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst;0.001939;0.008410;0.002593;0.005688;0.001811;0.005155;mshr miss rate for overall accesses 
system.cpu12.icache.overall_mshr_miss_rate::total;0.001939;0.008410;0.002593;0.005688;0.001811;0.005155;mshr miss rate for overall accesses 
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst;77284.193469;71874.885992;75978.064067;72062.267225;76664.788097;70881.057269;average ReadReq mshr miss latency 
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total;77284.193469;71874.885992;75978.064067;72062.267225;76664.788097;70881.057269;average ReadReq mshr miss latency 
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst;77284.193469;71874.885992;75978.064067;72062.267225;76664.788097;70881.057269;average overall mshr miss latency 
system.cpu12.icache.demand_avg_mshr_miss_latency::total;77284.193469;71874.885992;75978.064067;72062.267225;76664.788097;70881.057269;average overall mshr miss latency 
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst;77284.193469;71874.885992;75978.064067;72062.267225;76664.788097;70881.057269;average overall mshr miss latency 
system.cpu12.icache.overall_avg_mshr_miss_latency::total;77284.193469;71874.885992;75978.064067;72062.267225;76664.788097;70881.057269;average overall mshr miss latency 
system.cpu12.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu12.dcache.tags.replacements;76282;457466;604;13512;50138;147;number of replacements 
system.cpu12.dcache.tags.tagsinuse;456.637717;825.245396;745.419540;817.138904;851.526923;767.542076;Cycle average of tags in use 
system.cpu12.dcache.tags.total_refs;815339;14537494;272834;2024935;3514935;76640;Total number of references to valid blocks. 
system.cpu12.dcache.tags.sampled_refs;76282;457466;604;13512;50138;924;Sample count of references to valid blocks. 
system.cpu12.dcache.tags.avg_refs;10.688485;31.778305;451.711921;149.861975;70.105210;82.943723;Average number of references to valid blocks. 
system.cpu12.dcache.tags.warmup_cycle;0;0;0;0;10858977792500;0;Cycle when the warmup percentage was hit. 
system.cpu12.dcache.tags.occ_blocks::cpu12.data;456.637717;825.245396;745.419540;817.138904;851.526923;767.542076;Average occupied blocks per requestor 
system.cpu12.dcache.tags.occ_percent::cpu12.data;0.445935;0.805904;0.727949;0.797987;0.831569;0.749553;Average percentage of cache occupancy 
system.cpu12.dcache.tags.occ_percent::total;0.445935;0.805904;0.727949;0.797987;0.831569;0.749553;Average percentage of cache occupancy 
system.cpu12.dcache.tags.occ_task_id_blocks::1024;609;733;767;794;769;777;Occupied blocks per task id 
system.cpu12.dcache.tags.age_task_id_blocks_1024::3;13;2;10;10;4;4;Occupied blocks per task id 
system.cpu12.dcache.tags.age_task_id_blocks_1024::4;596;731;751;783;765;696;Occupied blocks per task id 
system.cpu12.dcache.tags.occ_task_id_percent::1024;0.594727;0.715820;0.749023;0.775391;0.750977;0.758789;Percentage of cache occupancy per task id 
system.cpu12.dcache.tags.tag_accesses;7875684;33448643;194968;1154084;2489584;29855;Number of tag accesses 
system.cpu12.dcache.tags.data_accesses;7875684;33448643;194968;1154084;2489584;29855;Number of data accesses 
system.cpu12.dcache.ReadReq_hits::cpu12.data;2563554;11148818;60953;376661;845202;9455;number of ReadReq hits 
system.cpu12.dcache.ReadReq_hits::total;2563554;11148818;60953;376661;845202;9455;number of ReadReq hits 
system.cpu12.dcache.WriteReq_hits::cpu12.data;1131250;4297140;32454;164764;304209;4780;number of WriteReq hits 
system.cpu12.dcache.WriteReq_hits::total;1131250;4297140;32454;164764;304209;4780;number of WriteReq hits 
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data;23217;62340;763;2060;2367;107;number of LoadLockedReq hits 
system.cpu12.dcache.LoadLockedReq_hits::total;23217;62340;763;2060;2367;107;number of LoadLockedReq hits 
system.cpu12.dcache.StoreCondReq_hits::cpu12.data;12107;42271;454;1427;1494;70;number of StoreCondReq hits 
system.cpu12.dcache.StoreCondReq_hits::total;12107;42271;454;1427;1494;70;number of StoreCondReq hits 
system.cpu12.dcache.demand_hits::cpu12.data;3694804;15445958;93407;541425;1149411;14235;number of demand (read+write) hits 
system.cpu12.dcache.demand_hits::total;3694804;15445958;93407;541425;1149411;14235;number of demand (read+write) hits 
system.cpu12.dcache.overall_hits::cpu12.data;3694804;15445958;93407;541425;1149411;14235;number of overall hits 
system.cpu12.dcache.overall_hits::total;3694804;15445958;93407;541425;1149411;14235;number of overall hits 
system.cpu12.dcache.ReadReq_misses::cpu12.data;127127;613680;1439;17564;32541;256;number of ReadReq misses 
system.cpu12.dcache.ReadReq_misses::total;127127;613680;1439;17564;32541;256;number of ReadReq misses 
system.cpu12.dcache.WriteReq_misses::cpu12.data;7778;136270;331;3025;27416;56;number of WriteReq misses 
system.cpu12.dcache.WriteReq_misses::total;7778;136270;331;3025;27416;56;number of WriteReq misses 
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data;2232;34070;68;745;964;19;number of LoadLockedReq misses 
system.cpu12.dcache.LoadLockedReq_misses::total;2232;34070;68;745;964;19;number of LoadLockedReq misses 
system.cpu12.dcache.StoreCondReq_misses::cpu12.data;4863;48578;240;1120;1335;35;number of StoreCondReq misses 
system.cpu12.dcache.StoreCondReq_misses::total;4863;48578;240;1120;1335;35;number of StoreCondReq misses 
system.cpu12.dcache.demand_misses::cpu12.data;134905;749950;1770;20589;59957;312;number of demand (read+write) misses 
system.cpu12.dcache.demand_misses::total;134905;749950;1770;20589;59957;312;number of demand (read+write) misses 
system.cpu12.dcache.overall_misses::cpu12.data;134905;749950;1770;20589;59957;312;number of overall misses 
system.cpu12.dcache.overall_misses::total;134905;749950;1770;20589;59957;312;number of overall misses 
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data;10421912533;43539169730;117989093;1256532659;3242485125;18866663;number of ReadReq miss cycles 
system.cpu12.dcache.ReadReq_miss_latency::total;10421912533;43539169730;117989093;1256532659;3242485125;18866663;number of ReadReq miss cycles 
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data;488732416;8636705269;21408718;200869980;2871594205;4144966;number of WriteReq miss cycles 
system.cpu12.dcache.WriteReq_miss_latency::total;488732416;8636705269;21408718;200869980;2871594205;4144966;number of WriteReq miss cycles 
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data;194571826;2148031448;4857214;49124231;67531227;1341742;number of LoadLockedReq miss cycles 
system.cpu12.dcache.LoadLockedReq_miss_latency::total;194571826;2148031448;4857214;49124231;67531227;1341742;number of LoadLockedReq miss cycles 
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data;238610275;2951791042;12950865;66168699;77544729;1848985;number of StoreCondReq miss cycles 
system.cpu12.dcache.StoreCondReq_miss_latency::total;238610275;2951791042;12950865;66168699;77544729;1848985;number of StoreCondReq miss cycles 
system.cpu12.dcache.StoreCondFailReq_miss_latency::cpu12.data;46506000;6670000;954000;802000;3762000;144000;number of StoreCondFailReq miss cycles 
system.cpu12.dcache.StoreCondFailReq_miss_latency::total;46506000;6670000;954000;802000;3762000;144000;number of StoreCondFailReq miss cycles 
system.cpu12.dcache.demand_miss_latency::cpu12.data;10910644949;52175874999;139397811;1457402639;6114079330;23011629;number of demand (read+write) miss cycles 
system.cpu12.dcache.demand_miss_latency::total;10910644949;52175874999;139397811;1457402639;6114079330;23011629;number of demand (read+write) miss cycles 
system.cpu12.dcache.overall_miss_latency::cpu12.data;10910644949;52175874999;139397811;1457402639;6114079330;23011629;number of overall miss cycles 
system.cpu12.dcache.overall_miss_latency::total;10910644949;52175874999;139397811;1457402639;6114079330;23011629;number of overall miss cycles 
system.cpu12.dcache.ReadReq_accesses::cpu12.data;2690681;11762498;62392;394225;877743;9711;number of ReadReq accesses(hits+misses) 
system.cpu12.dcache.ReadReq_accesses::total;2690681;11762498;62392;394225;877743;9711;number of ReadReq accesses(hits+misses) 
system.cpu12.dcache.WriteReq_accesses::cpu12.data;1139028;4433410;32785;167789;331625;4836;number of WriteReq accesses(hits+misses) 
system.cpu12.dcache.WriteReq_accesses::total;1139028;4433410;32785;167789;331625;4836;number of WriteReq accesses(hits+misses) 
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data;25449;96410;831;2805;3331;126;number of LoadLockedReq accesses(hits+misses) 
system.cpu12.dcache.LoadLockedReq_accesses::total;25449;96410;831;2805;3331;126;number of LoadLockedReq accesses(hits+misses) 
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data;16970;90849;694;2547;2829;105;number of StoreCondReq accesses(hits+misses) 
system.cpu12.dcache.StoreCondReq_accesses::total;16970;90849;694;2547;2829;105;number of StoreCondReq accesses(hits+misses) 
system.cpu12.dcache.demand_accesses::cpu12.data;3829709;16195908;95177;562014;1209368;14547;number of demand (read+write) accesses 
system.cpu12.dcache.demand_accesses::total;3829709;16195908;95177;562014;1209368;14547;number of demand (read+write) accesses 
system.cpu12.dcache.overall_accesses::cpu12.data;3829709;16195908;95177;562014;1209368;14547;number of overall (read+write) accesses 
system.cpu12.dcache.overall_accesses::total;3829709;16195908;95177;562014;1209368;14547;number of overall (read+write) accesses 
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data;0.047247;0.052173;0.023064;0.044553;0.037073;0.026362;miss rate for ReadReq accesses 
system.cpu12.dcache.ReadReq_miss_rate::total;0.047247;0.052173;0.023064;0.044553;0.037073;0.026362;miss rate for ReadReq accesses 
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data;0.006829;0.030737;0.010096;0.018029;0.082672;0.011580;miss rate for WriteReq accesses 
system.cpu12.dcache.WriteReq_miss_rate::total;0.006829;0.030737;0.010096;0.018029;0.082672;0.011580;miss rate for WriteReq accesses 
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data;0.087705;0.353387;0.081829;0.265597;0.289403;0.150794;miss rate for LoadLockedReq accesses 
system.cpu12.dcache.LoadLockedReq_miss_rate::total;0.087705;0.353387;0.081829;0.265597;0.289403;0.150794;miss rate for LoadLockedReq accesses 
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data;0.286565;0.534711;0.345821;0.439733;0.471898;0.333333;miss rate for StoreCondReq accesses 
system.cpu12.dcache.StoreCondReq_miss_rate::total;0.286565;0.534711;0.345821;0.439733;0.471898;0.333333;miss rate for StoreCondReq accesses 
system.cpu12.dcache.demand_miss_rate::cpu12.data;0.035226;0.046305;0.018597;0.036634;0.049577;0.021448;miss rate for demand accesses 
system.cpu12.dcache.demand_miss_rate::total;0.035226;0.046305;0.018597;0.036634;0.049577;0.021448;miss rate for demand accesses 
system.cpu12.dcache.overall_miss_rate::cpu12.data;0.035226;0.046305;0.018597;0.036634;0.049577;0.021448;miss rate for overall accesses 
system.cpu12.dcache.overall_miss_rate::total;0.035226;0.046305;0.018597;0.036634;0.049577;0.021448;miss rate for overall accesses 
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data;81980.323086;70947.675873;81993.810285;71540.233375;99643.069512;73697.902344;average ReadReq miss latency 
system.cpu12.dcache.ReadReq_avg_miss_latency::total;81980.323086;70947.675873;81993.810285;71540.233375;99643.069512;73697.902344;average ReadReq miss latency 
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data;62835.229622;63379.359133;64678.906344;66403.299174;104741.545266;74017.250000;average WriteReq miss latency 
system.cpu12.dcache.WriteReq_avg_miss_latency::total;62835.229622;63379.359133;64678.906344;66403.299174;104741.545266;74017.250000;average WriteReq miss latency 
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data;87173.757168;63047.591664;71429.617647;65938.565101;70053.140041;70618;average LoadLockedReq miss latency 
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total;87173.757168;63047.591664;71429.617647;65938.565101;70053.140041;70618;average LoadLockedReq miss latency 
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data;49066.476455;60763.947507;53961.937500;59079.195536;58085.939326;52828.142857;average StoreCondReq miss latency 
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total;49066.476455;60763.947507;53961.937500;59079.195536;58085.939326;52828.142857;average StoreCondReq miss latency 
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::cpu12.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data;80876.505311;69572.471497;78755.825424;70785.499004;101974.403823;73755.221154;average overall miss latency 
system.cpu12.dcache.demand_avg_miss_latency::total;80876.505311;69572.471497;78755.825424;70785.499004;101974.403823;73755.221154;average overall miss latency 
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data;80876.505311;69572.471497;78755.825424;70785.499004;101974.403823;73755.221154;average overall miss latency 
system.cpu12.dcache.overall_avg_miss_latency::total;80876.505311;69572.471497;78755.825424;70785.499004;101974.403823;73755.221154;average overall miss latency 
system.cpu12.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu12.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu12.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu12.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu12.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu12.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu12.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu12.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu12.dcache.writebacks::writebacks;3368;65197;117;2413;27886;36;number of writebacks 
system.cpu12.dcache.writebacks::total;3368;65197;117;2413;27886;36;number of writebacks 
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data;127127;613680;1439;17564;32541;256;number of ReadReq MSHR misses 
system.cpu12.dcache.ReadReq_mshr_misses::total;127127;613680;1439;17564;32541;256;number of ReadReq MSHR misses 
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data;7778;136270;331;3025;27416;56;number of WriteReq MSHR misses 
system.cpu12.dcache.WriteReq_mshr_misses::total;7778;136270;331;3025;27416;56;number of WriteReq MSHR misses 
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data;2232;34070;68;745;964;19;number of LoadLockedReq MSHR misses 
system.cpu12.dcache.LoadLockedReq_mshr_misses::total;2232;34070;68;745;964;19;number of LoadLockedReq MSHR misses 
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data;4862;48550;240;1120;1333;34;number of StoreCondReq MSHR misses 
system.cpu12.dcache.StoreCondReq_mshr_misses::total;4862;48550;240;1120;1333;34;number of StoreCondReq MSHR misses 
system.cpu12.dcache.demand_mshr_misses::cpu12.data;134905;749950;1770;20589;59957;312;number of demand (read+write) MSHR misses 
system.cpu12.dcache.demand_mshr_misses::total;134905;749950;1770;20589;59957;312;number of demand (read+write) MSHR misses 
system.cpu12.dcache.overall_mshr_misses::cpu12.data;134905;749950;1770;20589;59957;312;number of overall MSHR misses 
system.cpu12.dcache.overall_mshr_misses::total;134905;749950;1770;20589;59957;312;number of overall MSHR misses 
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data;7227120467;29309871270;80840907;846953341;2399226875;12564337;number of ReadReq MSHR miss cycles 
system.cpu12.dcache.ReadReq_mshr_miss_latency::total;7227120467;29309871270;80840907;846953341;2399226875;12564337;number of ReadReq MSHR miss cycles 
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data;247162584;5069384731;10912282;120254020;2150169795;2451034;number of WriteReq MSHR miss cycles 
system.cpu12.dcache.WriteReq_mshr_miss_latency::total;247162584;5069384731;10912282;120254020;2150169795;2451034;number of WriteReq MSHR miss cycles 
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data;136933174;1394682552;3238786;32332769;45455773;886258;number of LoadLockedReq MSHR miss cycles 
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total;136933174;1394682552;3238786;32332769;45455773;886258;number of LoadLockedReq MSHR miss cycles 
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data;116321725;1810386958;6495135;38510301;46425271;985015;number of StoreCondReq MSHR miss cycles 
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total;116321725;1810386958;6495135;38510301;46425271;985015;number of StoreCondReq MSHR miss cycles 
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::cpu12.data;32690000;4690000;690000;560000;2640000;100000;number of StoreCondFailReq MSHR miss cycles 
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::total;32690000;4690000;690000;560000;2640000;100000;number of StoreCondFailReq MSHR miss cycles 
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data;7474283051;34379256001;91753189;967207361;4549396670;15015371;number of demand (read+write) MSHR miss cycles 
system.cpu12.dcache.demand_mshr_miss_latency::total;7474283051;34379256001;91753189;967207361;4549396670;15015371;number of demand (read+write) MSHR miss cycles 
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data;7474283051;34379256001;91753189;967207361;4549396670;15015371;number of overall MSHR miss cycles 
system.cpu12.dcache.overall_mshr_miss_latency::total;7474283051;34379256001;91753189;967207361;4549396670;15015371;number of overall MSHR miss cycles 
system.cpu12.dcache.ReadReq_mshr_uncacheable_latency::cpu12.data;14296000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu12.dcache.ReadReq_mshr_uncacheable_latency::total;14296000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu12.dcache.WriteReq_mshr_uncacheable_latency::cpu12.data;2176801000;2686860000;79855000;140040000;146337000;10468000;number of WriteReq MSHR uncacheable cycles 
system.cpu12.dcache.WriteReq_mshr_uncacheable_latency::total;2176801000;2686860000;79855000;140040000;146337000;10468000;number of WriteReq MSHR uncacheable cycles 
system.cpu12.dcache.overall_mshr_uncacheable_latency::cpu12.data;2191097000;2686860000;79855000;140040000;146337000;10468000;number of overall MSHR uncacheable cycles 
system.cpu12.dcache.overall_mshr_uncacheable_latency::total;2191097000;2686860000;79855000;140040000;146337000;10468000;number of overall MSHR uncacheable cycles 
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data;0.047247;0.052173;0.023064;0.044553;0.037073;0.026362;mshr miss rate for ReadReq accesses 
system.cpu12.dcache.ReadReq_mshr_miss_rate::total;0.047247;0.052173;0.023064;0.044553;0.037073;0.026362;mshr miss rate for ReadReq accesses 
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data;0.006829;0.030737;0.010096;0.018029;0.082672;0.011580;mshr miss rate for WriteReq accesses 
system.cpu12.dcache.WriteReq_mshr_miss_rate::total;0.006829;0.030737;0.010096;0.018029;0.082672;0.011580;mshr miss rate for WriteReq accesses 
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data;0.087705;0.353387;0.081829;0.265597;0.289403;0.150794;mshr miss rate for LoadLockedReq accesses 
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total;0.087705;0.353387;0.081829;0.265597;0.289403;0.150794;mshr miss rate for LoadLockedReq accesses 
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data;0.286506;0.534403;0.345821;0.439733;0.471191;0.323810;mshr miss rate for StoreCondReq accesses 
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total;0.286506;0.534403;0.345821;0.439733;0.471191;0.323810;mshr miss rate for StoreCondReq accesses 
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data;0.035226;0.046305;0.018597;0.036634;0.049577;0.021448;mshr miss rate for demand accesses 
system.cpu12.dcache.demand_mshr_miss_rate::total;0.035226;0.046305;0.018597;0.036634;0.049577;0.021448;mshr miss rate for demand accesses 
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data;0.035226;0.046305;0.018597;0.036634;0.049577;0.021448;mshr miss rate for overall accesses 
system.cpu12.dcache.overall_mshr_miss_rate::total;0.035226;0.046305;0.018597;0.036634;0.049577;0.021448;mshr miss rate for overall accesses 
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data;56849.610759;47760.838336;56178.531619;48220.982749;73729.352970;49079.441406;average ReadReq mshr miss latency 
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total;56849.610759;47760.838336;56178.531619;48220.982749;73729.352970;49079.441406;average ReadReq mshr miss latency 
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data;31777.138596;37201.032736;32967.619335;39753.395041;78427.553071;43768.464286;average WriteReq mshr miss latency 
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total;31777.138596;37201.032736;32967.619335;39753.395041;78427.553071;43768.464286;average WriteReq mshr miss latency 
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data;61349.988351;40935.795480;47629.205882;43399.689933;47153.291494;46645.157895;average LoadLockedReq mshr miss latency 
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total;61349.988351;40935.795480;47629.205882;43399.689933;47153.291494;46645.157895;average LoadLockedReq mshr miss latency 
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data;23924.665775;37289.123749;27063.062500;34384.197321;34827.660165;28971.029412;average StoreCondReq mshr miss latency 
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total;23924.665775;37289.123749;27063.062500;34384.197321;34827.660165;28971.029412;average StoreCondReq mshr miss latency 
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu12.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data;55404.047671;45842.064139;51837.959887;46976.898392;75877.656821;48126.189103;average overall mshr miss latency 
system.cpu12.dcache.demand_avg_mshr_miss_latency::total;55404.047671;45842.064139;51837.959887;46976.898392;75877.656821;48126.189103;average overall mshr miss latency 
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data;55404.047671;45842.064139;51837.959887;46976.898392;75877.656821;48126.189103;average overall mshr miss latency 
system.cpu12.dcache.overall_avg_mshr_miss_latency::total;55404.047671;45842.064139;51837.959887;46976.898392;75877.656821;48126.189103;average overall mshr miss latency 
system.cpu12.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu12.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu12.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu12.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu12.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu12.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu12.dcache.overall_avg_mshr_uncacheable_latency::cpu12.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu12.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu12.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu13.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu13.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu13.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu13.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu13.dtb.read_hits;2727286;3500748;76439;210865;817716;10324;DTB read hits 
system.cpu13.dtb.read_misses;0;80;0;0;2681;0;DTB read misses 
system.cpu13.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu13.dtb.read_accesses;0;20859;0;0;585871;0;DTB read accesses 
system.cpu13.dtb.write_hits;1168846;1467185;37702;82440;311237;5020;DTB write hits 
system.cpu13.dtb.write_misses;0;43;0;0;24948;0;DTB write misses 
system.cpu13.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu13.dtb.write_accesses;0;6146;0;0;179666;0;DTB write accesses 
system.cpu13.dtb.data_hits;3896132;4967933;114141;293305;1128953;15344;DTB hits 
system.cpu13.dtb.data_misses;0;123;0;0;27629;0;DTB misses 
system.cpu13.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu13.dtb.data_accesses;0;27005;0;0;765537;0;DTB accesses 
system.cpu13.itb.fetch_hits;1053366;1216770;38933;66300;3633229;5307;ITB hits 
system.cpu13.itb.fetch_misses;0;12;0;0;33;0;ITB misses 
system.cpu13.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu13.itb.fetch_accesses;1053366;1216782;38933;66300;3633262;5307;ITB accesses 
system.cpu13.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu13.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu13.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu13.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu13.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu13.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu13.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu13.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu13.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu13.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu13.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu13.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu13.numCycles;540921543;484179695;17187307;29980659;29394527;2374368;number of cpu cycles simulated 
system.cpu13.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu13.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu13.committedInsts;12592558;16556695;345417;975553;4657775;45195;Number of instructions committed 
system.cpu13.committedOps;12592558;16556695;345417;975553;4657775;45195;Number of ops (including micro ops) committed 
system.cpu13.num_int_alu_accesses;12174759;16075626;332388;948478;2999498;43365;Number of integer alu accesses 
system.cpu13.num_fp_alu_accesses;1746;67528;134;0;1595631;134;Number of float alu accesses 
system.cpu13.num_func_calls;491355;625763;14124;35920;38748;1830;number of times a function call or return occured 
system.cpu13.num_conditional_control_insts;1148568;1578189;27458;101239;266115;3997;number of instructions that are conditional controls 
system.cpu13.num_int_insts;12174759;16075626;332388;948478;2999498;43365;number of integer instructions 
system.cpu13.num_fp_insts;1746;67528;134;0;1595631;134;number of float instructions 
system.cpu13.num_int_register_reads;16708034;22420925;454643;1309876;5590936;58758;number of times the integer registers were read 
system.cpu13.num_int_register_writes;9719130;12794650;263585;753092;2364692;33941;number of times the integer registers were written 
system.cpu13.num_fp_register_reads;890;54804;66;0;2707672;66;number of times the floating registers were read 
system.cpu13.num_fp_register_writes;896;46015;68;0;1576549;68;number of times the floating registers were written 
system.cpu13.num_mem_refs;3901409;4978116;114366;293645;1160375;15385;number of memory refs 
system.cpu13.num_load_insts;2727420;3503653;76449;210865;823512;10334;Number of load instructions 
system.cpu13.num_store_insts;1173989;1474463;37917;82780;336863;5051;Number of store instructions 
system.cpu13.num_idle_cycles;506518518.611347;439201331.140212;16235546.524042;27349807.787373;17170480.200754;2247778.260562;Number of idle cycles 
system.cpu13.num_busy_cycles;34403024.388653;44978363.859788;951760.475958;2630851.212627;12224046.799246;126589.739438;Number of busy cycles 
system.cpu13.not_idle_fraction;0.063601;0.092896;0.055376;0.087752;0.415861;0.053315;Percentage of non-idle cycles 
system.cpu13.idle_fraction;0.936399;0.907104;0.944624;0.912248;0.584139;0.946685;Percentage of idle cycles 
system.cpu13.Branches;1879931;2473446;48181;153097;322181;6762;Number of branches fetched 
system.cpu13.op_class::No_OpClass;46981;56398;1696;3159;72665;233;Class of executed instruction 
system.cpu13.op_class::IntAlu;8201672;11020895;213788;650493;1581882;27416;Class of executed instruction 
system.cpu13.op_class::IntMult;49140;63906;1262;3827;3895;159;Class of executed instruction 
system.cpu13.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::FloatAdd;88;12899;4;0;803518;4;Class of executed instruction 
system.cpu13.op_class::FloatCmp;0;1006;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::FloatCvt;0;280;0;0;10;0;Class of executed instruction 
system.cpu13.op_class::FloatMult;0;3338;0;0;754073;0;Class of executed instruction 
system.cpu13.op_class::FloatDiv;8;643;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::MemRead;2762130;3543809;77871;213094;827469;10525;Class of executed instruction 
system.cpu13.op_class::MemWrite;1174004;1475332;37919;82780;336953;5053;Class of executed instruction 
system.cpu13.op_class::IprAccess;358535;378312;12877;22200;304939;1805;Class of executed instruction 
system.cpu13.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::total;12592558;16556818;345417;975553;4685404;45195;Class of executed instruction 
system.cpu13.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu13.kern.inst.quiesce;7859;5186;208;337;236;25;number of quiesce instructions executed 
system.cpu13.kern.inst.hwrei;88146;91269;3098;5412;34081;440;number of hwrei instructions executed 
system.cpu13.kern.ipl_count::0;19573;21205;718;1228;1581;103;number of times we switched to this ipl 
system.cpu13.kern.ipl_count::22;4976;4959;176;307;302;24;number of times we switched to this ipl 
system.cpu13.kern.ipl_count::30;87;336;33;33;73;1;number of times we switched to this ipl 
system.cpu13.kern.ipl_count::31;53516;53294;1817;3217;3635;262;number of times we switched to this ipl 
system.cpu13.kern.ipl_count::total;78152;79794;2744;4785;5591;390;number of times we switched to this ipl 
system.cpu13.kern.ipl_good::0;19573;21205;718;1228;1581;103;number of times we switched to this ipl from a different ipl 
system.cpu13.kern.ipl_good::22;4976;4959;176;307;302;24;number of times we switched to this ipl from a different ipl 
system.cpu13.kern.ipl_good::30;87;336;33;33;73;1;number of times we switched to this ipl from a different ipl 
system.cpu13.kern.ipl_good::31;19486;20870;685;1195;1529;102;number of times we switched to this ipl from a different ipl 
system.cpu13.kern.ipl_good::total;44122;47370;1612;2763;3485;230;number of times we switched to this ipl from a different ipl 
system.cpu13.kern.ipl_ticks::0;4695677410000;4595402650000;165690140000;288564520000;272218970000;22699370000;number of cycles we spent at this ipl 
system.cpu13.kern.ipl_ticks::22;16162610000;15606130000;569600000;985520000;1011740000;77930000;number of cycles we spent at this ipl 
system.cpu13.kern.ipl_ticks::30;865720000;2511300000;323860000;326680000;645910000;9880000;number of cycles we spent at this ipl 
system.cpu13.kern.ipl_ticks::31;696509410000;228276870000;5289470000;9929870000;20068650000;954900000;number of cycles we spent at this ipl 
system.cpu13.kern.ipl_ticks::total;5409215150000;4841796950000;171873070000;299806590000;293945270000;23742080000;number of cycles we spent at this ipl 
system.cpu13.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu13.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu13.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu13.kern.ipl_used::31;0.364115;0.391601;0.376995;0.371464;0.420633;0.389313;fraction of swpipl calls that actually changed the ipl 
system.cpu13.kern.ipl_used::total;0.564566;0.593654;0.587464;0.577429;0.623323;0.589744;fraction of swpipl calls that actually changed the ipl 
system.cpu13.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu13.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu13.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu13.kern.callpal::swpctx;26;554;2;;97;2;number of callpals executed 
system.cpu13.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu13.kern.callpal::swpipl;68025;68787;2326;4105;4718;340;number of callpals executed 
system.cpu13.kern.callpal::rdps;9952;10053;352;627;602;48;number of callpals executed 
system.cpu13.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu13.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu13.kern.callpal::rti;5063;5713;209;340;499;25;number of callpals executed 
system.cpu13.kern.callpal::rdunique;1;35;;;40;;number of callpals executed 
system.cpu13.kern.callpal::total;83081;85840;2889;5072;6045;415;number of callpals executed 
system.cpu13.kern.mode_switch::kernel;5091;6267;211;340;596;27;number of protection mode switches 
system.cpu13.kern.mode_switch::user;0;423;0;0;242;0;number of protection mode switches 
system.cpu13.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu13.kern.mode_switch_good::kernel;0;0.067496;0;0;0.406040;0;fraction of useful protection mode switches 
system.cpu13.kern.mode_switch_good::user;nan;1;nan;nan;1;nan;fraction of useful protection mode switches 
system.cpu13.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu13.kern.mode_switch_good::total;0;0.126457;0;0;0.577566;0;fraction of useful protection mode switches 
system.cpu13.kern.mode_ticks::kernel;0;10182669380000;0;0;663787930000;0;number of ticks spent at the given mode 
system.cpu13.kern.mode_ticks::user;0;2996870000;0;0;88915590000;0;number of ticks spent at the given mode 
system.cpu13.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu13.kern.swap_context;27;554;2;0;97;2;number of times the context was actually changed 
system.cpu13.icache.tags.replacements;23938;72315;903;2485;8533;227;number of replacements 
system.cpu13.icache.tags.tagsinuse;379.149142;449.125468;502;502;506.478450;508;Cycle average of tags in use 
system.cpu13.icache.tags.total_refs;6628318;16921520;184993;340229;6340602;4676351;Total number of references to valid blocks. 
system.cpu13.icache.tags.sampled_refs;23938;72315;903;2485;8533;735;Sample count of references to valid blocks. 
system.cpu13.icache.tags.avg_refs;276.895229;233.997373;204.864895;136.913078;743.068323;6362.382313;Average number of references to valid blocks. 
system.cpu13.icache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu13.icache.tags.occ_blocks::cpu13.inst;379.149142;449.125468;502;502;506.478450;508;Average occupied blocks per requestor 
system.cpu13.icache.tags.occ_percent::cpu13.inst;0.740526;0.877198;0.980469;0.980469;0.989216;0.992188;Average percentage of cache occupancy 
system.cpu13.icache.tags.occ_percent::total;0.740526;0.877198;0.980469;0.980469;0.989216;0.992188;Average percentage of cache occupancy 
system.cpu13.icache.tags.occ_task_id_blocks::1024;427;502;502;502;508;508;Occupied blocks per task id 
system.cpu13.icache.tags.age_task_id_blocks_1024::2;2;2;2;2;2;154;Occupied blocks per task id 
system.cpu13.icache.tags.age_task_id_blocks_1024::3;15;;12;15;;;Occupied blocks per task id 
system.cpu13.icache.tags.age_task_id_blocks_1024::4;410;500;488;485;506;354;Occupied blocks per task id 
system.cpu13.icache.tags.occ_task_id_percent::1024;0.833984;0.980469;0.980469;0.980469;0.992188;0.992188;Percentage of cache occupancy per task id 
system.cpu13.icache.tags.tag_accesses;25209489;33186026;691737;1953591;9379347;90617;Number of tag accesses 
system.cpu13.icache.tags.data_accesses;25209489;33186026;691737;1953591;9379347;90617;Number of data accesses 
system.cpu13.icache.ReadReq_hits::cpu13.inst;12568185;16484428;344514;973068;4676865;44968;number of ReadReq hits 
system.cpu13.icache.ReadReq_hits::total;12568185;16484428;344514;973068;4676865;44968;number of ReadReq hits 
system.cpu13.icache.demand_hits::cpu13.inst;12568185;16484428;344514;973068;4676865;44968;number of demand (read+write) hits 
system.cpu13.icache.demand_hits::total;12568185;16484428;344514;973068;4676865;44968;number of demand (read+write) hits 
system.cpu13.icache.overall_hits::cpu13.inst;12568185;16484428;344514;973068;4676865;44968;number of overall hits 
system.cpu13.icache.overall_hits::total;12568185;16484428;344514;973068;4676865;44968;number of overall hits 
system.cpu13.icache.ReadReq_misses::cpu13.inst;24373;72390;903;2485;8539;227;number of ReadReq misses 
system.cpu13.icache.ReadReq_misses::total;24373;72390;903;2485;8539;227;number of ReadReq misses 
system.cpu13.icache.demand_misses::cpu13.inst;24373;72390;903;2485;8539;227;number of demand (read+write) misses 
system.cpu13.icache.demand_misses::total;24373;72390;903;2485;8539;227;number of demand (read+write) misses 
system.cpu13.icache.overall_misses::cpu13.inst;24373;72390;903;2485;8539;227;number of overall misses 
system.cpu13.icache.overall_misses::total;24373;72390;903;2485;8539;227;number of overall misses 
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst;2517040750;7315359998;91493000;251814500;877333999;22114250;number of ReadReq miss cycles 
system.cpu13.icache.ReadReq_miss_latency::total;2517040750;7315359998;91493000;251814500;877333999;22114250;number of ReadReq miss cycles 
system.cpu13.icache.demand_miss_latency::cpu13.inst;2517040750;7315359998;91493000;251814500;877333999;22114250;number of demand (read+write) miss cycles 
system.cpu13.icache.demand_miss_latency::total;2517040750;7315359998;91493000;251814500;877333999;22114250;number of demand (read+write) miss cycles 
system.cpu13.icache.overall_miss_latency::cpu13.inst;2517040750;7315359998;91493000;251814500;877333999;22114250;number of overall miss cycles 
system.cpu13.icache.overall_miss_latency::total;2517040750;7315359998;91493000;251814500;877333999;22114250;number of overall miss cycles 
system.cpu13.icache.ReadReq_accesses::cpu13.inst;12592558;16556818;345417;975553;4685404;45195;number of ReadReq accesses(hits+misses) 
system.cpu13.icache.ReadReq_accesses::total;12592558;16556818;345417;975553;4685404;45195;number of ReadReq accesses(hits+misses) 
system.cpu13.icache.demand_accesses::cpu13.inst;12592558;16556818;345417;975553;4685404;45195;number of demand (read+write) accesses 
system.cpu13.icache.demand_accesses::total;12592558;16556818;345417;975553;4685404;45195;number of demand (read+write) accesses 
system.cpu13.icache.overall_accesses::cpu13.inst;12592558;16556818;345417;975553;4685404;45195;number of overall (read+write) accesses 
system.cpu13.icache.overall_accesses::total;12592558;16556818;345417;975553;4685404;45195;number of overall (read+write) accesses 
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst;0.001936;0.004372;0.002614;0.002547;0.001822;0.005023;miss rate for ReadReq accesses 
system.cpu13.icache.ReadReq_miss_rate::total;0.001936;0.004372;0.002614;0.002547;0.001822;0.005023;miss rate for ReadReq accesses 
system.cpu13.icache.demand_miss_rate::cpu13.inst;0.001936;0.004372;0.002614;0.002547;0.001822;0.005023;miss rate for demand accesses 
system.cpu13.icache.demand_miss_rate::total;0.001936;0.004372;0.002614;0.002547;0.001822;0.005023;miss rate for demand accesses 
system.cpu13.icache.overall_miss_rate::cpu13.inst;0.001936;0.004372;0.002614;0.002547;0.001822;0.005023;miss rate for overall accesses 
system.cpu13.icache.overall_miss_rate::total;0.001936;0.004372;0.002614;0.002547;0.001822;0.005023;miss rate for overall accesses 
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst;103271.683830;101054.841801;101321.151717;101333.802817;102744.349338;97419.603524;average ReadReq miss latency 
system.cpu13.icache.ReadReq_avg_miss_latency::total;103271.683830;101054.841801;101321.151717;101333.802817;102744.349338;97419.603524;average ReadReq miss latency 
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst;103271.683830;101054.841801;101321.151717;101333.802817;102744.349338;97419.603524;average overall miss latency 
system.cpu13.icache.demand_avg_miss_latency::total;103271.683830;101054.841801;101321.151717;101333.802817;102744.349338;97419.603524;average overall miss latency 
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst;103271.683830;101054.841801;101321.151717;101333.802817;102744.349338;97419.603524;average overall miss latency 
system.cpu13.icache.overall_avg_miss_latency::total;103271.683830;101054.841801;101321.151717;101333.802817;102744.349338;97419.603524;average overall miss latency 
system.cpu13.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu13.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu13.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu13.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu13.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu13.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu13.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu13.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst;24373;72390;903;2485;8539;227;number of ReadReq MSHR misses 
system.cpu13.icache.ReadReq_mshr_misses::total;24373;72390;903;2485;8539;227;number of ReadReq MSHR misses 
system.cpu13.icache.demand_mshr_misses::cpu13.inst;24373;72390;903;2485;8539;227;number of demand (read+write) MSHR misses 
system.cpu13.icache.demand_mshr_misses::total;24373;72390;903;2485;8539;227;number of demand (read+write) MSHR misses 
system.cpu13.icache.overall_mshr_misses::cpu13.inst;24373;72390;903;2485;8539;227;number of overall MSHR misses 
system.cpu13.icache.overall_mshr_misses::total;24373;72390;903;2485;8539;227;number of overall MSHR misses 
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst;1867204250;5441213002;67872000;188077500;656879001;16338750;number of ReadReq MSHR miss cycles 
system.cpu13.icache.ReadReq_mshr_miss_latency::total;1867204250;5441213002;67872000;188077500;656879001;16338750;number of ReadReq MSHR miss cycles 
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst;1867204250;5441213002;67872000;188077500;656879001;16338750;number of demand (read+write) MSHR miss cycles 
system.cpu13.icache.demand_mshr_miss_latency::total;1867204250;5441213002;67872000;188077500;656879001;16338750;number of demand (read+write) MSHR miss cycles 
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst;1867204250;5441213002;67872000;188077500;656879001;16338750;number of overall MSHR miss cycles 
system.cpu13.icache.overall_mshr_miss_latency::total;1867204250;5441213002;67872000;188077500;656879001;16338750;number of overall MSHR miss cycles 
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst;0.001936;0.004372;0.002614;0.002547;0.001822;0.005023;mshr miss rate for ReadReq accesses 
system.cpu13.icache.ReadReq_mshr_miss_rate::total;0.001936;0.004372;0.002614;0.002547;0.001822;0.005023;mshr miss rate for ReadReq accesses 
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst;0.001936;0.004372;0.002614;0.002547;0.001822;0.005023;mshr miss rate for demand accesses 
system.cpu13.icache.demand_mshr_miss_rate::total;0.001936;0.004372;0.002614;0.002547;0.001822;0.005023;mshr miss rate for demand accesses 
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst;0.001936;0.004372;0.002614;0.002547;0.001822;0.005023;mshr miss rate for overall accesses 
system.cpu13.icache.overall_mshr_miss_rate::total;0.001936;0.004372;0.002614;0.002547;0.001822;0.005023;mshr miss rate for overall accesses 
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst;76609.537193;75165.257660;75162.790698;75685.110664;76926.923644;71976.872247;average ReadReq mshr miss latency 
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total;76609.537193;75165.257660;75162.790698;75685.110664;76926.923644;71976.872247;average ReadReq mshr miss latency 
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst;76609.537193;75165.257660;75162.790698;75685.110664;76926.923644;71976.872247;average overall mshr miss latency 
system.cpu13.icache.demand_avg_mshr_miss_latency::total;76609.537193;75165.257660;75162.790698;75685.110664;76926.923644;71976.872247;average overall mshr miss latency 
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst;76609.537193;75165.257660;75162.790698;75685.110664;76926.923644;71976.872247;average overall mshr miss latency 
system.cpu13.icache.overall_avg_mshr_miss_latency::total;76609.537193;75165.257660;75162.790698;75685.110664;76926.923644;71976.872247;average overall mshr miss latency 
system.cpu13.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu13.dcache.tags.replacements;75980;109291;1546;6720;43392;144;number of replacements 
system.cpu13.dcache.tags.tagsinuse;456.599820;631.974143;658.321831;661.383546;866.354548;835.426714;Cycle average of tags in use 
system.cpu13.dcache.tags.total_refs;919963;4348488;254993;43834;4352639;110036;Total number of references to valid blocks. 
system.cpu13.dcache.tags.sampled_refs;75980;109291;1546;6720;43392;972;Sample count of references to valid blocks. 
system.cpu13.dcache.tags.avg_refs;12.107963;39.788162;164.937257;6.522917;100.309711;113.205761;Average number of references to valid blocks. 
system.cpu13.dcache.tags.warmup_cycle;0;0;0;0;10858411620000;0;Cycle when the warmup percentage was hit. 
system.cpu13.dcache.tags.occ_blocks::cpu13.data;456.599820;631.974143;658.321831;661.383546;866.354548;835.426714;Average occupied blocks per requestor 
system.cpu13.dcache.tags.occ_percent::cpu13.data;0.445898;0.617162;0.642892;0.645882;0.846049;0.815846;Average percentage of cache occupancy 
system.cpu13.dcache.tags.occ_percent::total;0.445898;0.617162;0.642892;0.645882;0.846049;0.815846;Average percentage of cache occupancy 
system.cpu13.dcache.tags.occ_task_id_blocks::1024;607;636;677;641;837;828;Occupied blocks per task id 
system.cpu13.dcache.tags.age_task_id_blocks_1024::3;11;2;12;13;4;4;Occupied blocks per task id 
system.cpu13.dcache.tags.age_task_id_blocks_1024::4;596;634;665;628;833;757;Occupied blocks per task id 
system.cpu13.dcache.tags.occ_task_id_percent::1024;0.592773;0.621094;0.661133;0.625977;0.817383;0.808594;Percentage of cache occupancy per task id 
system.cpu13.dcache.tags.tag_accesses;7898607;10098393;230347;595245;2313404;30971;Number of tag accesses 
system.cpu13.dcache.tags.data_accesses;7898607;10098393;230347;595245;2313404;30971;Number of data accesses 
system.cpu13.dcache.ReadReq_hits::cpu13.data;2569002;3324416;73115;200277;792022;9795;number of ReadReq hits 
system.cpu13.dcache.ReadReq_hits::total;2569002;3324416;73115;200277;792022;9795;number of ReadReq hits 
system.cpu13.dcache.WriteReq_hits::cpu13.data;1130209;1417690;36368;80117;282976;4785;number of WriteReq hits 
system.cpu13.dcache.WriteReq_hits::total;1130209;1417690;36368;80117;282976;4785;number of WriteReq hits 
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data;26558;18529;733;1151;2059;147;number of LoadLockedReq hits 
system.cpu13.dcache.LoadLockedReq_hits::total;26558;18529;733;1151;2059;147;number of LoadLockedReq hits 
system.cpu13.dcache.StoreCondReq_hits::cpu13.data;12065;12014;459;718;1278;71;number of StoreCondReq hits 
system.cpu13.dcache.StoreCondReq_hits::total;12065;12014;459;718;1278;71;number of StoreCondReq hits 
system.cpu13.dcache.demand_hits::cpu13.data;3699211;4742106;109483;280394;1074998;14580;number of demand (read+write) hits 
system.cpu13.dcache.demand_hits::total;3699211;4742106;109483;280394;1074998;14580;number of demand (read+write) hits 
system.cpu13.dcache.overall_hits::cpu13.data;3699211;4742106;109483;280394;1074998;14580;number of overall hits 
system.cpu13.dcache.overall_hits::total;3699211;4742106;109483;280394;1074998;14580;number of overall hits 
system.cpu13.dcache.ReadReq_misses::cpu13.data;129574;157158;2525;9328;26013;371;number of ReadReq misses 
system.cpu13.dcache.ReadReq_misses::total;129574;157158;2525;9328;26013;371;number of ReadReq misses 
system.cpu13.dcache.WriteReq_misses::cpu13.data;7771;23913;334;736;25347;51;number of WriteReq misses 
system.cpu13.dcache.WriteReq_misses::total;7771;23913;334;736;25347;51;number of WriteReq misses 
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data;2220;3470;76;109;737;21;number of LoadLockedReq misses 
system.cpu13.dcache.LoadLockedReq_misses::total;2220;3470;76;109;737;21;number of LoadLockedReq misses 
system.cpu13.dcache.StoreCondReq_misses::cpu13.data;4961;8912;228;354;1049;37;number of StoreCondReq misses 
system.cpu13.dcache.StoreCondReq_misses::total;4961;8912;228;354;1049;37;number of StoreCondReq misses 
system.cpu13.dcache.demand_misses::cpu13.data;137345;181071;2859;10064;51360;422;number of demand (read+write) misses 
system.cpu13.dcache.demand_misses::total;137345;181071;2859;10064;51360;422;number of demand (read+write) misses 
system.cpu13.dcache.overall_misses::cpu13.data;137345;181071;2859;10064;51360;422;number of overall misses 
system.cpu13.dcache.overall_misses::total;137345;181071;2859;10064;51360;422;number of overall misses 
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data;10759371147;11486945995;185896897;668718544;2560333761;27302484;number of ReadReq miss cycles 
system.cpu13.dcache.ReadReq_miss_latency::total;10759371147;11486945995;185896897;668718544;2560333761;27302484;number of ReadReq miss cycles 
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data;483566377;1451255216;21147982;46101747;2684961648;3733968;number of WriteReq miss cycles 
system.cpu13.dcache.WriteReq_miss_latency::total;483566377;1451255216;21147982;46101747;2684961648;3733968;number of WriteReq miss cycles 
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data;199631820;254915212;5379460;9627725;49507433;1455982;number of LoadLockedReq miss cycles 
system.cpu13.dcache.LoadLockedReq_miss_latency::total;199631820;254915212;5379460;9627725;49507433;1455982;number of LoadLockedReq miss cycles 
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data;240353250;499347815;12578873;18806759;60700747;1795986;number of StoreCondReq miss cycles 
system.cpu13.dcache.StoreCondReq_miss_latency::total;240353250;499347815;12578873;18806759;60700747;1795986;number of StoreCondReq miss cycles 
system.cpu13.dcache.StoreCondFailReq_miss_latency::cpu13.data;51417997;9398999;574999;1152000;2918000;288000;number of StoreCondFailReq miss cycles 
system.cpu13.dcache.StoreCondFailReq_miss_latency::total;51417997;9398999;574999;1152000;2918000;288000;number of StoreCondFailReq miss cycles 
system.cpu13.dcache.demand_miss_latency::cpu13.data;11242937524;12938201211;207044879;714820291;5245295409;31036452;number of demand (read+write) miss cycles 
system.cpu13.dcache.demand_miss_latency::total;11242937524;12938201211;207044879;714820291;5245295409;31036452;number of demand (read+write) miss cycles 
system.cpu13.dcache.overall_miss_latency::cpu13.data;11242937524;12938201211;207044879;714820291;5245295409;31036452;number of overall miss cycles 
system.cpu13.dcache.overall_miss_latency::total;11242937524;12938201211;207044879;714820291;5245295409;31036452;number of overall miss cycles 
system.cpu13.dcache.ReadReq_accesses::cpu13.data;2698576;3481574;75640;209605;818035;10166;number of ReadReq accesses(hits+misses) 
system.cpu13.dcache.ReadReq_accesses::total;2698576;3481574;75640;209605;818035;10166;number of ReadReq accesses(hits+misses) 
system.cpu13.dcache.WriteReq_accesses::cpu13.data;1137980;1441603;36702;80853;308323;4836;number of WriteReq accesses(hits+misses) 
system.cpu13.dcache.WriteReq_accesses::total;1137980;1441603;36702;80853;308323;4836;number of WriteReq accesses(hits+misses) 
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data;28778;21999;809;1260;2796;168;number of LoadLockedReq accesses(hits+misses) 
system.cpu13.dcache.LoadLockedReq_accesses::total;28778;21999;809;1260;2796;168;number of LoadLockedReq accesses(hits+misses) 
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data;17026;20926;687;1072;2327;108;number of StoreCondReq accesses(hits+misses) 
system.cpu13.dcache.StoreCondReq_accesses::total;17026;20926;687;1072;2327;108;number of StoreCondReq accesses(hits+misses) 
system.cpu13.dcache.demand_accesses::cpu13.data;3836556;4923177;112342;290458;1126358;15002;number of demand (read+write) accesses 
system.cpu13.dcache.demand_accesses::total;3836556;4923177;112342;290458;1126358;15002;number of demand (read+write) accesses 
system.cpu13.dcache.overall_accesses::cpu13.data;3836556;4923177;112342;290458;1126358;15002;number of overall (read+write) accesses 
system.cpu13.dcache.overall_accesses::total;3836556;4923177;112342;290458;1126358;15002;number of overall (read+write) accesses 
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data;0.048016;0.045140;0.033382;0.044503;0.031799;0.036494;miss rate for ReadReq accesses 
system.cpu13.dcache.ReadReq_miss_rate::total;0.048016;0.045140;0.033382;0.044503;0.031799;0.036494;miss rate for ReadReq accesses 
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data;0.006829;0.016588;0.009100;0.009103;0.082209;0.010546;miss rate for WriteReq accesses 
system.cpu13.dcache.WriteReq_miss_rate::total;0.006829;0.016588;0.009100;0.009103;0.082209;0.010546;miss rate for WriteReq accesses 
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data;0.077142;0.157734;0.093943;0.086508;0.263591;0.125000;miss rate for LoadLockedReq accesses 
system.cpu13.dcache.LoadLockedReq_miss_rate::total;0.077142;0.157734;0.093943;0.086508;0.263591;0.125000;miss rate for LoadLockedReq accesses 
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data;0.291378;0.425882;0.331878;0.330224;0.450795;0.342593;miss rate for StoreCondReq accesses 
system.cpu13.dcache.StoreCondReq_miss_rate::total;0.291378;0.425882;0.331878;0.330224;0.450795;0.342593;miss rate for StoreCondReq accesses 
system.cpu13.dcache.demand_miss_rate::cpu13.data;0.035799;0.036779;0.025449;0.034649;0.045598;0.028130;miss rate for demand accesses 
system.cpu13.dcache.demand_miss_rate::total;0.035799;0.036779;0.025449;0.034649;0.045598;0.028130;miss rate for demand accesses 
system.cpu13.dcache.overall_miss_rate::cpu13.data;0.035799;0.036779;0.025449;0.034649;0.045598;0.028130;miss rate for overall accesses 
system.cpu13.dcache.overall_miss_rate::total;0.035799;0.036779;0.025449;0.034649;0.045598;0.028130;miss rate for overall accesses 
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data;83036.497654;73091.703859;73622.533465;71689.380789;98425.162842;73591.601078;average ReadReq miss latency 
system.cpu13.dcache.ReadReq_avg_miss_latency::total;83036.497654;73091.703859;73622.533465;71689.380789;98425.162842;73591.601078;average ReadReq miss latency 
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data;62227.046326;60688.964831;63317.311377;62638.243207;105928.182744;73215.058824;average WriteReq miss latency 
system.cpu13.dcache.WriteReq_avg_miss_latency::total;62227.046326;60688.964831;63317.311377;62638.243207;105928.182744;73215.058824;average WriteReq miss latency 
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data;89924.243243;73462.597118;70782.368421;88327.752294;67174.264586;69332.476190;average LoadLockedReq miss latency 
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total;89924.243243;73462.597118;70782.368421;88327.752294;67174.264586;69332.476190;average LoadLockedReq miss latency 
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data;48448.548680;56030.948721;55170.495614;53126.437853;57865.345091;48540.162162;average StoreCondReq miss latency 
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total;48448.548680;56030.948721;55170.495614;53126.437853;57865.345091;48540.162162;average StoreCondReq miss latency 
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::cpu13.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data;81859.095883;71453.745829;72418.635537;71027.453398;102128.025876;73546.094787;average overall miss latency 
system.cpu13.dcache.demand_avg_miss_latency::total;81859.095883;71453.745829;72418.635537;71027.453398;102128.025876;73546.094787;average overall miss latency 
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data;81859.095883;71453.745829;72418.635537;71027.453398;102128.025876;73546.094787;average overall miss latency 
system.cpu13.dcache.overall_avg_miss_latency::total;81859.095883;71453.745829;72418.635537;71027.453398;102128.025876;73546.094787;average overall miss latency 
system.cpu13.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu13.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu13.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu13.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu13.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu13.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu13.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu13.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu13.dcache.writebacks::writebacks;3214;7318;127;264;24090;30;number of writebacks 
system.cpu13.dcache.writebacks::total;3214;7318;127;264;24090;30;number of writebacks 
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data;129574;157158;2525;9328;26013;371;number of ReadReq MSHR misses 
system.cpu13.dcache.ReadReq_mshr_misses::total;129574;157158;2525;9328;26013;371;number of ReadReq MSHR misses 
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data;7771;23913;334;736;25347;51;number of WriteReq MSHR misses 
system.cpu13.dcache.WriteReq_mshr_misses::total;7771;23913;334;736;25347;51;number of WriteReq MSHR misses 
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data;2220;3470;76;109;737;21;number of LoadLockedReq MSHR misses 
system.cpu13.dcache.LoadLockedReq_mshr_misses::total;2220;3470;76;109;737;21;number of LoadLockedReq MSHR misses 
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data;4961;8909;228;354;1048;35;number of StoreCondReq MSHR misses 
system.cpu13.dcache.StoreCondReq_mshr_misses::total;4961;8909;228;354;1048;35;number of StoreCondReq MSHR misses 
system.cpu13.dcache.demand_mshr_misses::cpu13.data;137345;181071;2859;10064;51360;422;number of demand (read+write) MSHR misses 
system.cpu13.dcache.demand_mshr_misses::total;137345;181071;2859;10064;51360;422;number of demand (read+write) MSHR misses 
system.cpu13.dcache.overall_mshr_misses::cpu13.data;137345;181071;2859;10064;51360;422;number of overall MSHR misses 
system.cpu13.dcache.overall_mshr_misses::total;137345;181071;2859;10064;51360;422;number of overall MSHR misses 
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data;7478530853;7810190005;124891103;450383456;1890129239;17875516;number of ReadReq MSHR miss cycles 
system.cpu13.dcache.ReadReq_mshr_miss_latency::total;7478530853;7810190005;124891103;450383456;1890129239;17875516;number of ReadReq MSHR miss cycles 
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data;243068623;769641784;10698018;24131253;2012687352;2185032;number of WriteReq MSHR miss cycles 
system.cpu13.dcache.WriteReq_mshr_miss_latency::total;243068623;769641784;10698018;24131253;2012687352;2185032;number of WriteReq MSHR miss cycles 
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data;140926180;174571788;3508540;6899275;32860567;955018;number of LoadLockedReq MSHR miss cycles 
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total;140926180;174571788;3508540;6899275;32860567;955018;number of LoadLockedReq MSHR miss cycles 
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data;118154750;250979185;6370127;8787241;35768253;967014;number of StoreCondReq MSHR miss cycles 
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total;118154750;250979185;6370127;8787241;35768253;967014;number of StoreCondReq MSHR miss cycles 
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::cpu13.data;36040003;6660001;410001;800000;2060000;200000;number of StoreCondFailReq MSHR miss cycles 
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::total;36040003;6660001;410001;800000;2060000;200000;number of StoreCondFailReq MSHR miss cycles 
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data;7721599476;8579831789;135589121;474514709;3902816591;20060548;number of demand (read+write) MSHR miss cycles 
system.cpu13.dcache.demand_mshr_miss_latency::total;7721599476;8579831789;135589121;474514709;3902816591;20060548;number of demand (read+write) MSHR miss cycles 
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data;7721599476;8579831789;135589121;474514709;3902816591;20060548;number of overall MSHR miss cycles 
system.cpu13.dcache.overall_mshr_miss_latency::total;7721599476;8579831789;135589121;474514709;3902816591;20060548;number of overall MSHR miss cycles 
system.cpu13.dcache.ReadReq_mshr_uncacheable_latency::cpu13.data;14730000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu13.dcache.ReadReq_mshr_uncacheable_latency::total;14730000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu13.dcache.WriteReq_mshr_uncacheable_latency::cpu13.data;2164794000;1348696000;78797000;117919000;121549000;10420000;number of WriteReq MSHR uncacheable cycles 
system.cpu13.dcache.WriteReq_mshr_uncacheable_latency::total;2164794000;1348696000;78797000;117919000;121549000;10420000;number of WriteReq MSHR uncacheable cycles 
system.cpu13.dcache.overall_mshr_uncacheable_latency::cpu13.data;2179524000;1348696000;78797000;117919000;121549000;10420000;number of overall MSHR uncacheable cycles 
system.cpu13.dcache.overall_mshr_uncacheable_latency::total;2179524000;1348696000;78797000;117919000;121549000;10420000;number of overall MSHR uncacheable cycles 
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data;0.048016;0.045140;0.033382;0.044503;0.031799;0.036494;mshr miss rate for ReadReq accesses 
system.cpu13.dcache.ReadReq_mshr_miss_rate::total;0.048016;0.045140;0.033382;0.044503;0.031799;0.036494;mshr miss rate for ReadReq accesses 
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data;0.006829;0.016588;0.009100;0.009103;0.082209;0.010546;mshr miss rate for WriteReq accesses 
system.cpu13.dcache.WriteReq_mshr_miss_rate::total;0.006829;0.016588;0.009100;0.009103;0.082209;0.010546;mshr miss rate for WriteReq accesses 
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data;0.077142;0.157734;0.093943;0.086508;0.263591;0.125000;mshr miss rate for LoadLockedReq accesses 
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total;0.077142;0.157734;0.093943;0.086508;0.263591;0.125000;mshr miss rate for LoadLockedReq accesses 
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data;0.291378;0.425738;0.331878;0.330224;0.450365;0.324074;mshr miss rate for StoreCondReq accesses 
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total;0.291378;0.425738;0.331878;0.330224;0.450365;0.324074;mshr miss rate for StoreCondReq accesses 
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data;0.035799;0.036779;0.025449;0.034649;0.045598;0.028130;mshr miss rate for demand accesses 
system.cpu13.dcache.demand_mshr_miss_rate::total;0.035799;0.036779;0.025449;0.034649;0.045598;0.028130;mshr miss rate for demand accesses 
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data;0.035799;0.036779;0.025449;0.034649;0.045598;0.028130;mshr miss rate for overall accesses 
system.cpu13.dcache.overall_mshr_miss_rate::total;0.035799;0.036779;0.025449;0.034649;0.045598;0.028130;mshr miss rate for overall accesses 
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data;57716.292258;49696.420195;49461.822970;48282.960549;72660.947949;48181.983827;average ReadReq mshr miss latency 
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total;57716.292258;49696.420195;49461.822970;48282.960549;72660.947949;48181.983827;average ReadReq mshr miss latency 
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data;31278.937460;32185.078577;32029.994012;32787.028533;79405.347852;42843.764706;average WriteReq mshr miss latency 
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total;31278.937460;32185.078577;32029.994012;32787.028533;79405.347852;42843.764706;average WriteReq mshr miss latency 
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data;63480.261261;50308.872622;46165;63296.100917;44586.929444;45477.047619;average LoadLockedReq mshr miss latency 
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total;63480.261261;50308.872622;46165;63296.100917;44586.929444;45477.047619;average LoadLockedReq mshr miss latency 
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data;23816.720419;28171.420474;27939.153509;24822.714689;34130.012405;27628.971429;average StoreCondReq mshr miss latency 
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total;23816.720419;28171.420474;27939.153509;24822.714689;34130.012405;27628.971429;average StoreCondReq mshr miss latency 
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu13.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data;56220.462893;47383.798560;47425.365862;47149.712738;75989.419607;47536.843602;average overall mshr miss latency 
system.cpu13.dcache.demand_avg_mshr_miss_latency::total;56220.462893;47383.798560;47425.365862;47149.712738;75989.419607;47536.843602;average overall mshr miss latency 
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data;56220.462893;47383.798560;47425.365862;47149.712738;75989.419607;47536.843602;average overall mshr miss latency 
system.cpu13.dcache.overall_avg_mshr_miss_latency::total;56220.462893;47383.798560;47425.365862;47149.712738;75989.419607;47536.843602;average overall mshr miss latency 
system.cpu13.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu13.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu13.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu13.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu13.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu13.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu13.dcache.overall_avg_mshr_uncacheable_latency::cpu13.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu13.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu13.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu14.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu14.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu14.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu14.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu14.dtb.read_hits;2723795;11545453;80557;549673;877489;9885;DTB read hits 
system.cpu14.dtb.read_misses;0;1202;0;34;2720;0;DTB read misses 
system.cpu14.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu14.dtb.read_accesses;0;360135;0;160806;631865;0;DTB read accesses 
system.cpu14.dtb.write_hits;1168130;4476222;39010;227648;341373;4993;DTB write hits 
system.cpu14.dtb.write_misses;0;644;0;11;24998;0;DTB write misses 
system.cpu14.dtb.write_acv;0;7;0;0;0;0;DTB write access violations 
system.cpu14.dtb.write_accesses;0;133834;0;74392;200735;0;DTB write accesses 
system.cpu14.dtb.data_hits;3891925;16021675;119567;777321;1218862;14878;DTB hits 
system.cpu14.dtb.data_misses;0;1846;0;45;27718;0;DTB misses 
system.cpu14.dtb.data_acv;0;7;0;0;0;0;DTB access violations 
system.cpu14.dtb.data_accesses;0;493969;0;235198;832600;0;DTB accesses 
system.cpu14.itb.fetch_hits;1052532;4085480;39080;915663;3795882;5343;ITB hits 
system.cpu14.itb.fetch_misses;0;326;0;12;32;0;ITB misses 
system.cpu14.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu14.itb.fetch_accesses;1052532;4085806;39080;915675;3795914;5343;ITB accesses 
system.cpu14.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu14.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu14.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu14.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu14.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu14.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu14.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu14.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu14.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu14.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu14.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu14.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu14.numCycles;540921544;484179702;17187415;29980552;29394517;2374559;number of cpu cycles simulated 
system.cpu14.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu14.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu14.committedInsts;12579301;52755542;365521;2562880;4858686;44241;Number of instructions committed 
system.cpu14.committedOps;12579301;52755542;365521;2562880;4858686;44241;Number of ops (including micro ops) committed 
system.cpu14.num_int_alu_accesses;12163158;51346044;352154;2363743;3198252;42438;Number of integer alu accesses 
system.cpu14.num_fp_alu_accesses;1746;824844;134;383853;1595738;134;Number of float alu accesses 
system.cpu14.num_func_calls;491121;1853050;14744;64476;39706;1830;number of times a function call or return occured 
system.cpu14.num_conditional_control_insts;1145744;6222931;30055;289314;289057;3518;number of instructions that are conditional controls 
system.cpu14.num_int_insts;12163158;51346044;352154;2363743;3198252;42438;number of integer instructions 
system.cpu14.num_fp_insts;1746;824844;134;383853;1595738;134;number of float instructions 
system.cpu14.num_int_register_reads;16694316;72028424;482394;3653907;5849962;57835;number of times the integer registers were read 
system.cpu14.num_int_register_writes;9711047;39599414;279200;1670554;2510109;33493;number of times the integer registers were written 
system.cpu14.num_fp_register_reads;890;682242;66;375287;2707782;66;number of times the floating registers were read 
system.cpu14.num_fp_register_writes;896;565276;68;304438;1576629;68;number of times the floating registers were written 
system.cpu14.num_mem_refs;3897198;16089953;119792;779110;1250389;14919;number of memory refs 
system.cpu14.num_load_insts;2723929;11581552;80567;550495;883342;9895;Number of load instructions 
system.cpu14.num_store_insts;1173269;4508401;39225;228615;367047;5024;Number of store instructions 
system.cpu14.num_idle_cycles;506564256.359168;337743444.111796;16180578.545534;23034833.031165;16506776.195246;2251399.439075;Number of idle cycles 
system.cpu14.num_busy_cycles;34357287.640832;146436257.888204;1006836.454466;6945718.968835;12887740.804754;123159.560925;Number of busy cycles 
system.cpu14.not_idle_fraction;0.063516;0.302442;0.058580;0.231674;0.438440;0.051866;Percentage of non-idle cycles 
system.cpu14.idle_fraction;0.936484;0.697558;0.941420;0.768326;0.561560;0.948134;Percentage of idle cycles 
system.cpu14.Branches;1875334;8773748;51679;379677;346491;6252;Number of branches fetched 
system.cpu14.op_class::No_OpClass;46942;163687;1719;9182;73969;233;Class of executed instruction 
system.cpu14.op_class::IntAlu;8192993;35212822;228267;1575215;1689697;26912;Class of executed instruction 
system.cpu14.op_class::IntMult;49120;166811;1358;6772;3947;159;Class of executed instruction 
system.cpu14.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::FloatAdd;88;161683;4;78928;803546;4;Class of executed instruction 
system.cpu14.op_class::FloatCmp;0;13210;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::FloatCvt;0;4202;0;2034;10;0;Class of executed instruction 
system.cpu14.op_class::FloatMult;0;43391;0;70616;754093;0;Class of executed instruction 
system.cpu14.op_class::FloatDiv;8;8168;0;1028;0;0;Class of executed instruction 
system.cpu14.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::MemRead;2758614;11731287;82004;555745;887568;10086;Class of executed instruction 
system.cpu14.op_class::MemWrite;1173285;4519841;39228;228906;367164;5026;Class of executed instruction 
system.cpu14.op_class::IprAccess;358251;732293;12941;34499;306410;1821;Class of executed instruction 
system.cpu14.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::total;12579301;52757395;365521;2562925;4886404;44241;Class of executed instruction 
system.cpu14.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu14.kern.inst.quiesce;7875;6603;209;344;228;25;number of quiesce instructions executed 
system.cpu14.kern.inst.hwrei;88076;157076;3115;7656;34315;444;number of hwrei instructions executed 
system.cpu14.kern.ipl_count::0;19556;42309;722;1996;1624;105;number of times we switched to this ipl 
system.cpu14.kern.ipl_count::22;4972;4970;176;307;301;24;number of times we switched to this ipl 
system.cpu14.kern.ipl_count::30;87;3176;33;102;73;1;number of times we switched to this ipl 
system.cpu14.kern.ipl_count::31;53475;77486;1829;4085;3694;264;number of times we switched to this ipl 
system.cpu14.kern.ipl_count::total;78090;127941;2760;6490;5692;394;number of times we switched to this ipl 
system.cpu14.kern.ipl_good::0;19556;42309;722;1996;1624;105;number of times we switched to this ipl from a different ipl 
system.cpu14.kern.ipl_good::22;4972;4970;176;307;301;24;number of times we switched to this ipl from a different ipl 
system.cpu14.kern.ipl_good::30;87;3176;33;102;73;1;number of times we switched to this ipl from a different ipl 
system.cpu14.kern.ipl_good::31;19469;39148;689;1894;1570;104;number of times we switched to this ipl from a different ipl 
system.cpu14.kern.ipl_good::total;44084;89603;1620;4299;3568;234;number of times we switched to this ipl from a different ipl 
system.cpu14.kern.ipl_ticks::0;4691878170000;3688605630000;165629900000;265009650000;272149820000;22700130000;number of cycles we spent at this ipl 
system.cpu14.kern.ipl_ticks::22;16114140000;16791880000;567570000;1011980000;1011450000;77810000;number of cycles we spent at this ipl 
system.cpu14.kern.ipl_ticks::30;867210000;22275290000;324180000;813880000;639100000;9880000;number of cycles we spent at this ipl 
system.cpu14.kern.ipl_ticks::31;700355640000;1114124220000;5352500000;32970010000;20144800000;956170000;number of cycles we spent at this ipl 
system.cpu14.kern.ipl_ticks::total;5409215160000;4841797020000;171874150000;299805520000;293945170000;23743990000;number of cycles we spent at this ipl 
system.cpu14.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu14.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu14.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu14.kern.ipl_used::31;0.364077;0.505227;0.376709;0.463647;0.425014;0.393939;fraction of swpipl calls that actually changed the ipl 
system.cpu14.kern.ipl_used::total;0.564528;0.700346;0.586957;0.662404;0.626845;0.593909;fraction of swpipl calls that actually changed the ipl 
system.cpu14.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu14.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu14.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu14.kern.callpal::swpctx;26;6612;2;154;94;2;number of callpals executed 
system.cpu14.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu14.kern.callpal::swpipl;67971;106253;2342;5426;4802;344;number of callpals executed 
system.cpu14.kern.callpal::rdps;9944;10161;353;621;602;48;number of callpals executed 
system.cpu14.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu14.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu14.kern.callpal::rti;5059;13555;209;655;516;25;number of callpals executed 
system.cpu14.kern.callpal::rdunique;1;1207;;4;71;;number of callpals executed 
system.cpu14.kern.callpal::total;83015;146764;2906;7190;6191;419;number of callpals executed 
system.cpu14.kern.mode_switch::kernel;5087;20167;211;809;610;27;number of protection mode switches 
system.cpu14.kern.mode_switch::user;0;5491;0;271;261;0;number of protection mode switches 
system.cpu14.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu14.kern.mode_switch_good::kernel;0;0.272276;0;0.334981;0.427869;0;fraction of useful protection mode switches 
system.cpu14.kern.mode_switch_good::user;nan;1;nan;1;1;nan;fraction of useful protection mode switches 
system.cpu14.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu14.kern.mode_switch_good::total;0;0.428015;0;0.501852;0.599311;0;fraction of useful protection mode switches 
system.cpu14.kern.mode_ticks::kernel;0;10178192080000;0;404892330000;185525720000;0;number of ticks spent at the given mode 
system.cpu14.kern.mode_ticks::user;0;54700190000;0;21195770000;94029410000;0;number of ticks spent at the given mode 
system.cpu14.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu14.kern.swap_context;27;6612;2;154;94;2;number of times the context was actually changed 
system.cpu14.icache.tags.replacements;23921;448415;1032;11789;9213;227;number of replacements 
system.cpu14.icache.tags.tagsinuse;378.940109;496.309553;512;512;512;512;Cycle average of tags in use 
system.cpu14.icache.tags.total_refs;6525127;58250966;153692;2315725;3744736;1710424;Total number of references to valid blocks. 
system.cpu14.icache.tags.sampled_refs;23921;448415;1032;11789;9213;739;Sample count of references to valid blocks. 
system.cpu14.icache.tags.avg_refs;272.778187;129.904142;148.926357;196.430995;406.462173;2314.511502;Average number of references to valid blocks. 
system.cpu14.icache.tags.warmup_cycle;0;10197478758750;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu14.icache.tags.occ_blocks::cpu14.inst;378.940109;496.309553;512;512;512;512;Average occupied blocks per requestor 
system.cpu14.icache.tags.occ_percent::cpu14.inst;0.740117;0.969355;1;1;1;1;Average percentage of cache occupancy 
system.cpu14.icache.tags.occ_percent::total;0.740117;0.969355;1;1;1;1;Average percentage of cache occupancy 
system.cpu14.icache.tags.occ_task_id_blocks::1024;428;512;512;512;512;512;Occupied blocks per task id 
system.cpu14.icache.tags.age_task_id_blocks_1024::2;2;2;9;2;2;153;Occupied blocks per task id 
system.cpu14.icache.tags.age_task_id_blocks_1024::3;15;;5;12;;;Occupied blocks per task id 
system.cpu14.icache.tags.age_task_id_blocks_1024::4;411;510;498;498;510;359;Occupied blocks per task id 
system.cpu14.icache.tags.occ_task_id_percent::1024;0.835938;1;1;1;1;1;Percentage of cache occupancy per task id 
system.cpu14.icache.tags.tag_accesses;25182959;105963289;732074;5137639;9782021;88709;Number of tag accesses 
system.cpu14.icache.tags.data_accesses;25182959;105963289;732074;5137639;9782021;88709;Number of data accesses 
system.cpu14.icache.ReadReq_hits::cpu14.inst;12554944;52308896;364489;2551136;4877191;44014;number of ReadReq hits 
system.cpu14.icache.ReadReq_hits::total;12554944;52308896;364489;2551136;4877191;44014;number of ReadReq hits 
system.cpu14.icache.demand_hits::cpu14.inst;12554944;52308896;364489;2551136;4877191;44014;number of demand (read+write) hits 
system.cpu14.icache.demand_hits::total;12554944;52308896;364489;2551136;4877191;44014;number of demand (read+write) hits 
system.cpu14.icache.overall_hits::cpu14.inst;12554944;52308896;364489;2551136;4877191;44014;number of overall hits 
system.cpu14.icache.overall_hits::total;12554944;52308896;364489;2551136;4877191;44014;number of overall hits 
system.cpu14.icache.ReadReq_misses::cpu14.inst;24357;448499;1032;11789;9213;227;number of ReadReq misses 
system.cpu14.icache.ReadReq_misses::total;24357;448499;1032;11789;9213;227;number of ReadReq misses 
system.cpu14.icache.demand_misses::cpu14.inst;24357;448499;1032;11789;9213;227;number of demand (read+write) misses 
system.cpu14.icache.demand_misses::total;24357;448499;1032;11789;9213;227;number of demand (read+write) misses 
system.cpu14.icache.overall_misses::cpu14.inst;24357;448499;1032;11789;9213;227;number of overall misses 
system.cpu14.icache.overall_misses::total;24357;448499;1032;11789;9213;227;number of overall misses 
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst;2476432750;43718393996;101160750;1155213500;941581250;21494000;number of ReadReq miss cycles 
system.cpu14.icache.ReadReq_miss_latency::total;2476432750;43718393996;101160750;1155213500;941581250;21494000;number of ReadReq miss cycles 
system.cpu14.icache.demand_miss_latency::cpu14.inst;2476432750;43718393996;101160750;1155213500;941581250;21494000;number of demand (read+write) miss cycles 
system.cpu14.icache.demand_miss_latency::total;2476432750;43718393996;101160750;1155213500;941581250;21494000;number of demand (read+write) miss cycles 
system.cpu14.icache.overall_miss_latency::cpu14.inst;2476432750;43718393996;101160750;1155213500;941581250;21494000;number of overall miss cycles 
system.cpu14.icache.overall_miss_latency::total;2476432750;43718393996;101160750;1155213500;941581250;21494000;number of overall miss cycles 
system.cpu14.icache.ReadReq_accesses::cpu14.inst;12579301;52757395;365521;2562925;4886404;44241;number of ReadReq accesses(hits+misses) 
system.cpu14.icache.ReadReq_accesses::total;12579301;52757395;365521;2562925;4886404;44241;number of ReadReq accesses(hits+misses) 
system.cpu14.icache.demand_accesses::cpu14.inst;12579301;52757395;365521;2562925;4886404;44241;number of demand (read+write) accesses 
system.cpu14.icache.demand_accesses::total;12579301;52757395;365521;2562925;4886404;44241;number of demand (read+write) accesses 
system.cpu14.icache.overall_accesses::cpu14.inst;12579301;52757395;365521;2562925;4886404;44241;number of overall (read+write) accesses 
system.cpu14.icache.overall_accesses::total;12579301;52757395;365521;2562925;4886404;44241;number of overall (read+write) accesses 
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst;0.001936;0.008501;0.002823;0.004600;0.001885;0.005131;miss rate for ReadReq accesses 
system.cpu14.icache.ReadReq_miss_rate::total;0.001936;0.008501;0.002823;0.004600;0.001885;0.005131;miss rate for ReadReq accesses 
system.cpu14.icache.demand_miss_rate::cpu14.inst;0.001936;0.008501;0.002823;0.004600;0.001885;0.005131;miss rate for demand accesses 
system.cpu14.icache.demand_miss_rate::total;0.001936;0.008501;0.002823;0.004600;0.001885;0.005131;miss rate for demand accesses 
system.cpu14.icache.overall_miss_rate::cpu14.inst;0.001936;0.008501;0.002823;0.004600;0.001885;0.005131;miss rate for overall accesses 
system.cpu14.icache.overall_miss_rate::total;0.001936;0.008501;0.002823;0.004600;0.001885;0.005131;miss rate for overall accesses 
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst;101672.322125;97477.127030;98023.982558;97990.796505;102201.373060;94687.224670;average ReadReq miss latency 
system.cpu14.icache.ReadReq_avg_miss_latency::total;101672.322125;97477.127030;98023.982558;97990.796505;102201.373060;94687.224670;average ReadReq miss latency 
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst;101672.322125;97477.127030;98023.982558;97990.796505;102201.373060;94687.224670;average overall miss latency 
system.cpu14.icache.demand_avg_miss_latency::total;101672.322125;97477.127030;98023.982558;97990.796505;102201.373060;94687.224670;average overall miss latency 
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst;101672.322125;97477.127030;98023.982558;97990.796505;102201.373060;94687.224670;average overall miss latency 
system.cpu14.icache.overall_avg_miss_latency::total;101672.322125;97477.127030;98023.982558;97990.796505;102201.373060;94687.224670;average overall miss latency 
system.cpu14.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu14.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu14.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu14.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu14.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu14.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu14.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu14.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst;24357;448499;1032;11789;9213;227;number of ReadReq MSHR misses 
system.cpu14.icache.ReadReq_mshr_misses::total;24357;448499;1032;11789;9213;227;number of ReadReq MSHR misses 
system.cpu14.icache.demand_mshr_misses::cpu14.inst;24357;448499;1032;11789;9213;227;number of demand (read+write) MSHR misses 
system.cpu14.icache.demand_mshr_misses::total;24357;448499;1032;11789;9213;227;number of demand (read+write) MSHR misses 
system.cpu14.icache.overall_mshr_misses::cpu14.inst;24357;448499;1032;11789;9213;227;number of overall MSHR misses 
system.cpu14.icache.overall_mshr_misses::total;24357;448499;1032;11789;9213;227;number of overall MSHR misses 
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst;1842777250;32165077004;74518250;851069500;704489750;15718000;number of ReadReq MSHR miss cycles 
system.cpu14.icache.ReadReq_mshr_miss_latency::total;1842777250;32165077004;74518250;851069500;704489750;15718000;number of ReadReq MSHR miss cycles 
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst;1842777250;32165077004;74518250;851069500;704489750;15718000;number of demand (read+write) MSHR miss cycles 
system.cpu14.icache.demand_mshr_miss_latency::total;1842777250;32165077004;74518250;851069500;704489750;15718000;number of demand (read+write) MSHR miss cycles 
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst;1842777250;32165077004;74518250;851069500;704489750;15718000;number of overall MSHR miss cycles 
system.cpu14.icache.overall_mshr_miss_latency::total;1842777250;32165077004;74518250;851069500;704489750;15718000;number of overall MSHR miss cycles 
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst;0.001936;0.008501;0.002823;0.004600;0.001885;0.005131;mshr miss rate for ReadReq accesses 
system.cpu14.icache.ReadReq_mshr_miss_rate::total;0.001936;0.008501;0.002823;0.004600;0.001885;0.005131;mshr miss rate for ReadReq accesses 
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst;0.001936;0.008501;0.002823;0.004600;0.001885;0.005131;mshr miss rate for demand accesses 
system.cpu14.icache.demand_mshr_miss_rate::total;0.001936;0.008501;0.002823;0.004600;0.001885;0.005131;mshr miss rate for demand accesses 
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst;0.001936;0.008501;0.002823;0.004600;0.001885;0.005131;mshr miss rate for overall accesses 
system.cpu14.icache.overall_mshr_miss_rate::total;0.001936;0.008501;0.002823;0.004600;0.001885;0.005131;mshr miss rate for overall accesses 
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst;75656.987724;71717.165488;72207.606589;72191.831368;76466.921741;69242.290749;average ReadReq mshr miss latency 
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total;75656.987724;71717.165488;72207.606589;72191.831368;76466.921741;69242.290749;average ReadReq mshr miss latency 
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst;75656.987724;71717.165488;72207.606589;72191.831368;76466.921741;69242.290749;average overall mshr miss latency 
system.cpu14.icache.demand_avg_mshr_miss_latency::total;75656.987724;71717.165488;72207.606589;72191.831368;76466.921741;69242.290749;average overall mshr miss latency 
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst;75656.987724;71717.165488;72207.606589;72191.831368;76466.921741;69242.290749;average overall mshr miss latency 
system.cpu14.icache.overall_avg_mshr_miss_latency::total;75656.987724;71717.165488;72207.606589;72191.831368;76466.921741;69242.290749;average overall mshr miss latency 
system.cpu14.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu14.dcache.tags.replacements;75986;448483;1997;15722;51012;143;number of replacements 
system.cpu14.dcache.tags.tagsinuse;457.016553;805.378157;876.049144;875.139000;837.097510;840.524913;Cycle average of tags in use 
system.cpu14.dcache.tags.total_refs;962404;17841512;24074;534787;1688070;124046;Total number of references to valid blocks. 
system.cpu14.dcache.tags.sampled_refs;75986;448483;1997;15722;51012;977;Sample count of references to valid blocks. 
system.cpu14.dcache.tags.avg_refs;12.665544;39.781914;12.055083;34.015202;33.091625;126.966223;Average number of references to valid blocks. 
system.cpu14.dcache.tags.warmup_cycle;0;10190451170000;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu14.dcache.tags.occ_blocks::cpu14.data;457.016553;805.378157;876.049144;875.139000;837.097510;840.524913;Average occupied blocks per requestor 
system.cpu14.dcache.tags.occ_percent::cpu14.data;0.446305;0.786502;0.855517;0.854628;0.817478;0.820825;Average percentage of cache occupancy 
system.cpu14.dcache.tags.occ_percent::total;0.446305;0.786502;0.855517;0.854628;0.817478;0.820825;Average percentage of cache occupancy 
system.cpu14.dcache.tags.occ_task_id_blocks::1024;609;984;864;740;843;834;Occupied blocks per task id 
system.cpu14.dcache.tags.age_task_id_blocks_1024::3;11;4;10;12;4;4;Occupied blocks per task id 
system.cpu14.dcache.tags.age_task_id_blocks_1024::4;598;980;848;727;839;760;Occupied blocks per task id 
system.cpu14.dcache.tags.occ_task_id_percent::1024;0.594727;0.960938;0.843750;0.722656;0.823242;0.814453;Percentage of cache occupancy per task id 
system.cpu14.dcache.tags.tag_accesses;7890011;32797749;241691;1578148;2501469;29995;Number of tag accesses 
system.cpu14.dcache.tags.data_accesses;7890011;32797749;241691;1578148;2501469;29995;Number of data accesses 
system.cpu14.dcache.ReadReq_hits::cpu14.data;2567076;10883510;76685;527003;846026;9493;number of ReadReq hits 
system.cpu14.dcache.ReadReq_hits::total;2567076;10883510;76685;527003;846026;9493;number of ReadReq hits 
system.cpu14.dcache.WriteReq_hits::cpu14.data;1129555;4252360;37582;220734;310325;4794;number of WriteReq hits 
system.cpu14.dcache.WriteReq_hits::total;1129555;4252360;37582;220734;310325;4794;number of WriteReq hits 
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data;25127;62850;775;2178;2189;115;number of LoadLockedReq hits 
system.cpu14.dcache.LoadLockedReq_hits::total;25127;62850;775;2178;2189;115;number of LoadLockedReq hits 
system.cpu14.dcache.StoreCondReq_hits::cpu14.data;12063;43309;460;1535;1398;74;number of StoreCondReq hits 
system.cpu14.dcache.StoreCondReq_hits::total;12063;43309;460;1535;1398;74;number of StoreCondReq hits 
system.cpu14.dcache.demand_hits::cpu14.data;3696631;15135870;114267;747737;1156351;14287;number of demand (read+write) hits 
system.cpu14.dcache.demand_hits::total;3696631;15135870;114267;747737;1156351;14287;number of demand (read+write) hits 
system.cpu14.dcache.overall_hits::cpu14.data;3696631;15135870;114267;747737;1156351;14287;number of overall hits 
system.cpu14.dcache.overall_hits::total;3696631;15135870;114267;747737;1156351;14287;number of overall hits 
system.cpu14.dcache.ReadReq_misses::cpu14.data;129439;601146;3026;20405;31579;265;number of ReadReq misses 
system.cpu14.dcache.ReadReq_misses::total;129439;601146;3026;20405;31579;265;number of ReadReq misses 
system.cpu14.dcache.WriteReq_misses::cpu14.data;7786;139284;381;3781;27873;46;number of WriteReq misses 
system.cpu14.dcache.WriteReq_misses::total;7786;139284;381;3781;27873;46;number of WriteReq misses 
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data;2221;32844;81;875;828;22;number of LoadLockedReq misses 
system.cpu14.dcache.LoadLockedReq_misses::total;2221;32844;81;875;828;22;number of LoadLockedReq misses 
system.cpu14.dcache.StoreCondReq_misses::cpu14.data;4887;47047;240;1285;1150;35;number of StoreCondReq misses 
system.cpu14.dcache.StoreCondReq_misses::total;4887;47047;240;1285;1150;35;number of StoreCondReq misses 
system.cpu14.dcache.demand_misses::cpu14.data;137225;740430;3407;24186;59452;311;number of demand (read+write) misses 
system.cpu14.dcache.demand_misses::total;137225;740430;3407;24186;59452;311;number of demand (read+write) misses 
system.cpu14.dcache.overall_misses::cpu14.data;137225;740430;3407;24186;59452;311;number of overall misses 
system.cpu14.dcache.overall_misses::total;137225;740430;3407;24186;59452;311;number of overall misses 
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data;10701895555;42754761651;222300296;1471184737;3124953813;20224599;number of ReadReq miss cycles 
system.cpu14.dcache.ReadReq_miss_latency::total;10701895555;42754761651;222300296;1471184737;3124953813;20224599;number of ReadReq miss cycles 
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data;483396378;8991991616;25854731;250221869;2953447795;3318221;number of WriteReq miss cycles 
system.cpu14.dcache.WriteReq_miss_latency::total;483396378;8991991616;25854731;250221869;2953447795;3318221;number of WriteReq miss cycles 
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data;197553926;2082008443;6047962;57361734;57197201;1497733;number of LoadLockedReq miss cycles 
system.cpu14.dcache.LoadLockedReq_miss_latency::total;197553926;2082008443;6047962;57361734;57197201;1497733;number of LoadLockedReq miss cycles 
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data;239533258;2856611940;12806873;76395714;66478745;1857986;number of StoreCondReq miss cycles 
system.cpu14.dcache.StoreCondReq_miss_latency::total;239533258;2856611940;12806873;76395714;66478745;1857986;number of StoreCondReq miss cycles 
system.cpu14.dcache.StoreCondFailReq_miss_latency::cpu14.data;47440000;6136000;1080000;1090000;3634000;206000;number of StoreCondFailReq miss cycles 
system.cpu14.dcache.StoreCondFailReq_miss_latency::total;47440000;6136000;1080000;1090000;3634000;206000;number of StoreCondFailReq miss cycles 
system.cpu14.dcache.demand_miss_latency::cpu14.data;11185291933;51746753267;248155027;1721406606;6078401608;23542820;number of demand (read+write) miss cycles 
system.cpu14.dcache.demand_miss_latency::total;11185291933;51746753267;248155027;1721406606;6078401608;23542820;number of demand (read+write) miss cycles 
system.cpu14.dcache.overall_miss_latency::cpu14.data;11185291933;51746753267;248155027;1721406606;6078401608;23542820;number of overall miss cycles 
system.cpu14.dcache.overall_miss_latency::total;11185291933;51746753267;248155027;1721406606;6078401608;23542820;number of overall miss cycles 
system.cpu14.dcache.ReadReq_accesses::cpu14.data;2696515;11484656;79711;547408;877605;9758;number of ReadReq accesses(hits+misses) 
system.cpu14.dcache.ReadReq_accesses::total;2696515;11484656;79711;547408;877605;9758;number of ReadReq accesses(hits+misses) 
system.cpu14.dcache.WriteReq_accesses::cpu14.data;1137341;4391644;37963;224515;338198;4840;number of WriteReq accesses(hits+misses) 
system.cpu14.dcache.WriteReq_accesses::total;1137341;4391644;37963;224515;338198;4840;number of WriteReq accesses(hits+misses) 
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data;27348;95694;856;3053;3017;137;number of LoadLockedReq accesses(hits+misses) 
system.cpu14.dcache.LoadLockedReq_accesses::total;27348;95694;856;3053;3017;137;number of LoadLockedReq accesses(hits+misses) 
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data;16950;90356;700;2820;2548;109;number of StoreCondReq accesses(hits+misses) 
system.cpu14.dcache.StoreCondReq_accesses::total;16950;90356;700;2820;2548;109;number of StoreCondReq accesses(hits+misses) 
system.cpu14.dcache.demand_accesses::cpu14.data;3833856;15876300;117674;771923;1215803;14598;number of demand (read+write) accesses 
system.cpu14.dcache.demand_accesses::total;3833856;15876300;117674;771923;1215803;14598;number of demand (read+write) accesses 
system.cpu14.dcache.overall_accesses::cpu14.data;3833856;15876300;117674;771923;1215803;14598;number of overall (read+write) accesses 
system.cpu14.dcache.overall_accesses::total;3833856;15876300;117674;771923;1215803;14598;number of overall (read+write) accesses 
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data;0.048002;0.052343;0.037962;0.037276;0.035983;0.027157;miss rate for ReadReq accesses 
system.cpu14.dcache.ReadReq_miss_rate::total;0.048002;0.052343;0.037962;0.037276;0.035983;0.027157;miss rate for ReadReq accesses 
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data;0.006846;0.031716;0.010036;0.016841;0.082416;0.009504;miss rate for WriteReq accesses 
system.cpu14.dcache.WriteReq_miss_rate::total;0.006846;0.031716;0.010036;0.016841;0.082416;0.009504;miss rate for WriteReq accesses 
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data;0.081213;0.343219;0.094626;0.286603;0.274445;0.160584;miss rate for LoadLockedReq accesses 
system.cpu14.dcache.LoadLockedReq_miss_rate::total;0.081213;0.343219;0.094626;0.286603;0.274445;0.160584;miss rate for LoadLockedReq accesses 
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data;0.288319;0.520685;0.342857;0.455674;0.451334;0.321101;miss rate for StoreCondReq accesses 
system.cpu14.dcache.StoreCondReq_miss_rate::total;0.288319;0.520685;0.342857;0.455674;0.451334;0.321101;miss rate for StoreCondReq accesses 
system.cpu14.dcache.demand_miss_rate::cpu14.data;0.035793;0.046637;0.028953;0.031332;0.048899;0.021304;miss rate for demand accesses 
system.cpu14.dcache.demand_miss_rate::total;0.035793;0.046637;0.028953;0.031332;0.048899;0.021304;miss rate for demand accesses 
system.cpu14.dcache.overall_miss_rate::cpu14.data;0.035793;0.046637;0.028953;0.031332;0.048899;0.021304;miss rate for overall accesses 
system.cpu14.dcache.overall_miss_rate::total;0.035793;0.046637;0.028953;0.031332;0.048899;0.021304;miss rate for overall accesses 
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data;82679.065467;71122.092888;73463.415730;72099.227493;98956.705817;76319.241509;average ReadReq miss latency 
system.cpu14.dcache.ReadReq_avg_miss_latency::total;82679.065467;71122.092888;73463.415730;72099.227493;98956.705817;76319.241509;average ReadReq miss latency 
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data;62085.329823;64558.683094;67860.186352;66178.754033;105960.886700;72135.239130;average WriteReq miss latency 
system.cpu14.dcache.WriteReq_avg_miss_latency::total;62085.329823;64558.683094;67860.186352;66178.754033;105960.886700;72135.239130;average WriteReq miss latency 
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data;88948.188204;63390.830684;74666.197531;65556.267429;69078.745169;68078.772727;average LoadLockedReq miss latency 
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total;88948.188204;63390.830684;74666.197531;65556.267429;69078.745169;68078.772727;average LoadLockedReq miss latency 
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data;49014.376509;60718.259188;53361.970833;59451.917510;57807.604348;53085.314286;average StoreCondReq miss latency 
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total;49014.376509;60718.259188;53361.970833;59451.917510;57807.604348;53085.314286;average StoreCondReq miss latency 
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::cpu14.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data;81510.598892;69887.434689;72836.814500;71173.679236;102240.489941;75700.385852;average overall miss latency 
system.cpu14.dcache.demand_avg_miss_latency::total;81510.598892;69887.434689;72836.814500;71173.679236;102240.489941;75700.385852;average overall miss latency 
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data;81510.598892;69887.434689;72836.814500;71173.679236;102240.489941;75700.385852;average overall miss latency 
system.cpu14.dcache.overall_avg_miss_latency::total;81510.598892;69887.434689;72836.814500;71173.679236;102240.489941;75700.385852;average overall miss latency 
system.cpu14.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu14.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu14.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu14.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu14.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu14.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu14.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu14.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu14.dcache.writebacks::writebacks;3223;61418;363;2659;27094;30;number of writebacks 
system.cpu14.dcache.writebacks::total;3223;61418;363;2659;27094;30;number of writebacks 
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data;129439;601146;3026;20405;31579;265;number of ReadReq MSHR misses 
system.cpu14.dcache.ReadReq_mshr_misses::total;129439;601146;3026;20405;31579;265;number of ReadReq MSHR misses 
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data;7786;139284;381;3781;27873;46;number of WriteReq MSHR misses 
system.cpu14.dcache.WriteReq_mshr_misses::total;7786;139284;381;3781;27873;46;number of WriteReq MSHR misses 
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data;2221;32844;81;875;828;22;number of LoadLockedReq MSHR misses 
system.cpu14.dcache.LoadLockedReq_mshr_misses::total;2221;32844;81;875;828;22;number of LoadLockedReq MSHR misses 
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data;4887;47029;240;1285;1149;35;number of StoreCondReq MSHR misses 
system.cpu14.dcache.StoreCondReq_mshr_misses::total;4887;47029;240;1285;1149;35;number of StoreCondReq MSHR misses 
system.cpu14.dcache.demand_mshr_misses::cpu14.data;137225;740430;3407;24186;59452;311;number of demand (read+write) MSHR misses 
system.cpu14.dcache.demand_mshr_misses::total;137225;740430;3407;24186;59452;311;number of demand (read+write) MSHR misses 
system.cpu14.dcache.overall_mshr_misses::cpu14.data;137225;740430;3407;24186;59452;311;number of overall MSHR misses 
system.cpu14.dcache.overall_mshr_misses::total;137225;740430;3407;24186;59452;311;number of overall MSHR misses 
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data;7428858445;28824864349;149030704;994262263;2311952187;13574401;number of ReadReq MSHR miss cycles 
system.cpu14.dcache.ReadReq_mshr_miss_latency::total;7428858445;28824864349;149030704;994262263;2311952187;13574401;number of ReadReq MSHR miss cycles 
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data;242362622;5364848384;14152269;151397131;2218096205;1924779;number of WriteReq MSHR miss cycles 
system.cpu14.dcache.WriteReq_mshr_miss_latency::total;242362622;5364848384;14152269;151397131;2218096205;1924779;number of WriteReq MSHR miss cycles 
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data;139070074;1354198557;4111038;37607266;38427799;976267;number of LoadLockedReq MSHR miss cycles 
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total;139070074;1354198557;4111038;37607266;38427799;976267;number of LoadLockedReq MSHR miss cycles 
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data;117389742;1747308060;6498127;45370286;39484255;1011014;number of StoreCondReq MSHR miss cycles 
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total;117389742;1747308060;6498127;45370286;39484255;1011014;number of StoreCondReq MSHR miss cycles 
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::cpu14.data;33470000;4310000;750000;760000;2600000;140000;number of StoreCondFailReq MSHR miss cycles 
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::total;33470000;4310000;750000;760000;2600000;140000;number of StoreCondFailReq MSHR miss cycles 
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data;7671221067;34189712733;163182973;1145659394;4530048392;15499180;number of demand (read+write) MSHR miss cycles 
system.cpu14.dcache.demand_mshr_miss_latency::total;7671221067;34189712733;163182973;1145659394;4530048392;15499180;number of demand (read+write) MSHR miss cycles 
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data;7671221067;34189712733;163182973;1145659394;4530048392;15499180;number of overall MSHR miss cycles 
system.cpu14.dcache.overall_mshr_miss_latency::total;7671221067;34189712733;163182973;1145659394;4530048392;15499180;number of overall MSHR miss cycles 
system.cpu14.dcache.ReadReq_mshr_uncacheable_latency::cpu14.data;14726000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu14.dcache.ReadReq_mshr_uncacheable_latency::total;14726000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu14.dcache.WriteReq_mshr_uncacheable_latency::cpu14.data;2150801000;2653796000;77244000;149505000;123786000;10372000;number of WriteReq MSHR uncacheable cycles 
system.cpu14.dcache.WriteReq_mshr_uncacheable_latency::total;2150801000;2653796000;77244000;149505000;123786000;10372000;number of WriteReq MSHR uncacheable cycles 
system.cpu14.dcache.overall_mshr_uncacheable_latency::cpu14.data;2165527000;2653796000;77244000;149505000;123786000;10372000;number of overall MSHR uncacheable cycles 
system.cpu14.dcache.overall_mshr_uncacheable_latency::total;2165527000;2653796000;77244000;149505000;123786000;10372000;number of overall MSHR uncacheable cycles 
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data;0.048002;0.052343;0.037962;0.037276;0.035983;0.027157;mshr miss rate for ReadReq accesses 
system.cpu14.dcache.ReadReq_mshr_miss_rate::total;0.048002;0.052343;0.037962;0.037276;0.035983;0.027157;mshr miss rate for ReadReq accesses 
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data;0.006846;0.031716;0.010036;0.016841;0.082416;0.009504;mshr miss rate for WriteReq accesses 
system.cpu14.dcache.WriteReq_mshr_miss_rate::total;0.006846;0.031716;0.010036;0.016841;0.082416;0.009504;mshr miss rate for WriteReq accesses 
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data;0.081213;0.343219;0.094626;0.286603;0.274445;0.160584;mshr miss rate for LoadLockedReq accesses 
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total;0.081213;0.343219;0.094626;0.286603;0.274445;0.160584;mshr miss rate for LoadLockedReq accesses 
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data;0.288319;0.520486;0.342857;0.455674;0.450942;0.321101;mshr miss rate for StoreCondReq accesses 
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total;0.288319;0.520486;0.342857;0.455674;0.450942;0.321101;mshr miss rate for StoreCondReq accesses 
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data;0.035793;0.046637;0.028953;0.031332;0.048899;0.021304;mshr miss rate for demand accesses 
system.cpu14.dcache.demand_mshr_miss_rate::total;0.035793;0.046637;0.028953;0.031332;0.048899;0.021304;mshr miss rate for demand accesses 
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data;0.035793;0.046637;0.028953;0.031332;0.048899;0.021304;mshr miss rate for overall accesses 
system.cpu14.dcache.overall_mshr_miss_rate::total;0.035793;0.046637;0.028953;0.031332;0.048899;0.021304;mshr miss rate for overall accesses 
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data;57392.736695;47949.856356;49250.067416;48726.403480;73211.697236;51224.154717;average ReadReq mshr miss latency 
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total;57392.736695;47949.856356;49250.067416;48726.403480;73211.697236;51224.154717;average ReadReq mshr miss latency 
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data;31128.001798;38517.334252;37145.062992;40041.558053;79578.667707;41843.021739;average WriteReq mshr miss latency 
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total;31128.001798;38517.334252;37145.062992;40041.558053;79578.667707;41843.021739;average WriteReq mshr miss latency 
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data;62615.972085;41231.231184;50753.555556;42979.732571;46410.385266;44375.772727;average LoadLockedReq mshr miss latency 
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total;62615.972085;41231.231184;50753.555556;42979.732571;46410.385266;44375.772727;average LoadLockedReq mshr miss latency 
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data;24020.818907;37153.842523;27075.529167;35307.615564;34364.016536;28886.114286;average StoreCondReq mshr miss latency 
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total;24020.818907;37153.842523;27075.529167;35307.615564;34364.016536;28886.114286;average StoreCondReq mshr miss latency 
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu14.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data;55902.503676;46175.482805;47896.381861;47368.700653;76196.736729;49836.591640;average overall mshr miss latency 
system.cpu14.dcache.demand_avg_mshr_miss_latency::total;55902.503676;46175.482805;47896.381861;47368.700653;76196.736729;49836.591640;average overall mshr miss latency 
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data;55902.503676;46175.482805;47896.381861;47368.700653;76196.736729;49836.591640;average overall mshr miss latency 
system.cpu14.dcache.overall_avg_mshr_miss_latency::total;55902.503676;46175.482805;47896.381861;47368.700653;76196.736729;49836.591640;average overall mshr miss latency 
system.cpu14.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu14.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu14.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu14.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu14.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu14.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu14.dcache.overall_avg_mshr_uncacheable_latency::cpu14.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu14.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu14.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu15.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu15.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu15.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu15.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu15.dtb.read_hits;2715075;11654635;62104;513889;825194;7684;DTB read hits 
system.cpu15.dtb.read_misses;0;825;0;35;2700;0;DTB read misses 
system.cpu15.dtb.read_acv;0;12;0;0;0;0;DTB read access violations 
system.cpu15.dtb.read_accesses;0;255682;0;148900;585958;0;DTB read accesses 
system.cpu15.dtb.write_hits;1166410;4617927;33473;222124;314632;4117;DTB write hits 
system.cpu15.dtb.write_misses;0;421;0;11;24993;0;DTB write misses 
system.cpu15.dtb.write_acv;0;9;0;0;0;0;DTB write access violations 
system.cpu15.dtb.write_accesses;0;79198;0;69146;179720;0;DTB write accesses 
system.cpu15.dtb.data_hits;3881485;16272562;95577;736013;1139826;11801;DTB hits 
system.cpu15.dtb.data_misses;0;1246;0;46;27693;0;DTB misses 
system.cpu15.dtb.data_acv;0;21;0;0;0;0;DTB access violations 
system.cpu15.dtb.data_accesses;0;334880;0;218046;765678;0;DTB accesses 
system.cpu15.itb.fetch_hits;1051752;3451974;38789;860856;3636212;4993;ITB hits 
system.cpu15.itb.fetch_misses;0;170;0;12;34;0;ITB misses 
system.cpu15.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu15.itb.fetch_accesses;1051752;3452144;38789;860868;3636246;4993;ITB accesses 
system.cpu15.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu15.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu15.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu15.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu15.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu15.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu15.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu15.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu15.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu15.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu15.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu15.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu15.numCycles;540921543;484179684;17187319;29980671;29394559;2343705;number of cpu cycles simulated 
system.cpu15.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu15.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu15.committedInsts;12555706;53563954;270222;2434989;4701783;33414;Number of instructions committed 
system.cpu15.committedOps;12555706;53563954;270222;2434989;4701783;33414;Number of ops (including micro ops) committed 
system.cpu15.num_int_alu_accesses;12138605;52135525;258200;2242868;3042019;31857;Number of integer alu accesses 
system.cpu15.num_fp_alu_accesses;1746;862316;134;356561;1595698;0;Number of float alu accesses 
system.cpu15.num_func_calls;490633;1923401;11432;63652;40906;1412;number of times a function call or return occured 
system.cpu15.num_conditional_control_insts;1137886;6048632;20006;262030;268293;2504;number of instructions that are conditional controls 
system.cpu15.num_int_insts;12138605;52135525;258200;2242868;3042019;31857;number of integer instructions 
system.cpu15.num_fp_insts;1746;862316;134;356561;1595698;0;number of float instructions 
system.cpu15.num_int_register_reads;16664201;73351244;348994;3469074;5652164;42832;number of times the integer registers were read 
system.cpu15.num_int_register_writes;9695603;40371164;202456;1594338;2400727;25017;number of times the integer registers were written 
system.cpu15.num_fp_register_reads;890;702487;66;347739;2707705;0;number of times the floating registers were read 
system.cpu15.num_fp_register_writes;896;586729;68;282346;1576583;0;number of times the floating registers were written 
system.cpu15.num_mem_refs;3886754;16344741;95802;737862;1171364;11826;number of memory refs 
system.cpu15.num_load_insts;2715209;11692615;62114;514712;831015;7684;Number of load instructions 
system.cpu15.num_store_insts;1171545;4652126;33688;223150;340349;4142;Number of store instructions 
system.cpu15.num_idle_cycles;506645513.651204;335185820.603184;16430582.709742;23370392.838361;17020409.340992;2252133.488407;Number of idle cycles 
system.cpu15.num_busy_cycles;34276029.348796;148993863.396816;756736.290258;6610278.161639;12374149.659008;91571.511593;Number of busy cycles 
system.cpu15.not_idle_fraction;0.063366;0.307724;0.044029;0.220485;0.420967;0.039071;Percentage of non-idle cycles 
system.cpu15.idle_fraction;0.936634;0.692276;0.955971;0.779515;0.579033;0.960929;Percentage of idle cycles 
system.cpu15.Branches;1868062;8693454;37079;351144;327209;4657;Number of branches fetched 
system.cpu15.op_class::No_OpClass;46900;149158;1669;10545;72841;218;Class of executed instruction 
system.cpu15.op_class::IntAlu;8180219;35756752;157585;1494818;1612993;19408;Class of executed instruction 
system.cpu15.op_class::IntMult;49068;173019;931;6537;4058;120;Class of executed instruction 
system.cpu15.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::FloatAdd;88;165345;4;73339;803521;0;Class of executed instruction 
system.cpu15.op_class::FloatCmp;0;13858;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::FloatCvt;0;4313;0;2188;10;0;Class of executed instruction 
system.cpu15.op_class::FloatMult;0;41978;0;65024;754073;0;Class of executed instruction 
system.cpu15.op_class::FloatDiv;8;8684;0;1214;0;0;Class of executed instruction 
system.cpu15.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::MemRead;2749873;11847703;63530;522667;835293;7845;Class of executed instruction 
system.cpu15.op_class::MemWrite;1171559;4663253;33690;223570;340550;4142;Class of executed instruction 
system.cpu15.op_class::IprAccess;357991;741158;12813;35133;306137;1681;Class of executed instruction 
system.cpu15.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::total;12555706;53565221;270222;2435035;4729476;33414;Class of executed instruction 
system.cpu15.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu15.kern.inst.quiesce;7888;6824;208;347;233;25;number of quiesce instructions executed 
system.cpu15.kern.inst.hwrei;88012;157218;3082;7862;34333;412;number of hwrei instructions executed 
system.cpu15.kern.ipl_count::0;19543;42852;720;2045;1618;92;number of times we switched to this ipl 
system.cpu15.kern.ipl_count::22;4968;4966;176;307;302;24;number of times we switched to this ipl 
system.cpu15.kern.ipl_count::30;87;3514;33;102;72;1;number of times we switched to this ipl 
system.cpu15.kern.ipl_count::31;53436;77274;1799;4173;3736;247;number of times we switched to this ipl 
system.cpu15.kern.ipl_count::total;78034;128606;2728;6627;5728;364;number of times we switched to this ipl 
system.cpu15.kern.ipl_good::0;19543;42852;720;2045;1618;92;number of times we switched to this ipl from a different ipl 
system.cpu15.kern.ipl_good::22;4968;4966;176;307;302;24;number of times we switched to this ipl from a different ipl 
system.cpu15.kern.ipl_good::30;87;3514;33;102;72;1;number of times we switched to this ipl from a different ipl 
system.cpu15.kern.ipl_good::31;19456;39348;687;1943;1565;91;number of times we switched to this ipl from a different ipl 
system.cpu15.kern.ipl_good::total;44054;90680;1616;4397;3557;208;number of times we switched to this ipl from a different ipl 
system.cpu15.kern.ipl_ticks::0;4688286360000;3622867980000;165705140000;263553840000;271449020000;22666240000;number of cycles we spent at this ipl 
system.cpu15.kern.ipl_ticks::22;16066910000;16911620000;560750000;1006280000;1004760000;77660000;number of cycles we spent at this ipl 
system.cpu15.kern.ipl_ticks::30;866630000;24608860000;323080000;808440000;631580000;9880000;number of cycles we spent at this ipl 
system.cpu15.kern.ipl_ticks::31;703995250000;1177408380000;5284220000;34438150000;20860230000;683270000;number of cycles we spent at this ipl 
system.cpu15.kern.ipl_ticks::total;5409215150000;4841796840000;171873190000;299806710000;293945590000;23437050000;number of cycles we spent at this ipl 
system.cpu15.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu15.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu15.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu15.kern.ipl_used::31;0.364099;0.509201;0.381879;0.465612;0.418897;0.368421;fraction of swpipl calls that actually changed the ipl 
system.cpu15.kern.ipl_used::total;0.564549;0.705099;0.592375;0.663498;0.620985;0.571429;fraction of swpipl calls that actually changed the ipl 
system.cpu15.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu15.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu15.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu15.kern.callpal::swpctx;26;7249;2;154;97;;number of callpals executed 
system.cpu15.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu15.kern.callpal::swpipl;67923;105836;2310;5555;4855;314;number of callpals executed 
system.cpu15.kern.callpal::rdps;9936;10150;352;622;603;48;number of callpals executed 
system.cpu15.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu15.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu15.kern.callpal::rti;5055;14298;209;663;500;25;number of callpals executed 
system.cpu15.kern.callpal::rdunique;1;468;;4;40;;number of callpals executed 
system.cpu15.kern.callpal::total;82955;147309;2873;7395;6233;387;number of callpals executed 
system.cpu15.kern.mode_switch::kernel;5083;21547;211;817;597;25;number of protection mode switches 
system.cpu15.kern.mode_switch::user;0;5878;0;276;242;0;number of protection mode switches 
system.cpu15.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu15.kern.mode_switch_good::kernel;0;0.272799;0;0.337821;0.405360;0;fraction of useful protection mode switches 
system.cpu15.kern.mode_switch_good::user;nan;1;nan;1;1;nan;fraction of useful protection mode switches 
system.cpu15.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu15.kern.mode_switch_good::total;0;0.428660;0;0.505032;0.576877;0;fraction of useful protection mode switches 
system.cpu15.kern.mode_ticks::kernel;0;10198478520000;0;403661240000;190155020000;0;number of ticks spent at the given mode 
system.cpu15.kern.mode_ticks::user;0;37164550000;0;19713130000;89233810000;0;number of ticks spent at the given mode 
system.cpu15.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu15.kern.swap_context;27;7249;2;154;97;0;number of times the context was actually changed 
system.cpu15.icache.tags.replacements;23909;472077;684;11984;8565;54;number of replacements 
system.cpu15.icache.tags.tagsinuse;378.970304;494.984703;512;512;512;512;Cycle average of tags in use 
system.cpu15.icache.tags.total_refs;6525250;58295271;81966;2163276;3640504;2365014;Total number of references to valid blocks. 
system.cpu15.icache.tags.sampled_refs;23909;472077;684;11984;8565;566;Sample count of references to valid blocks. 
system.cpu15.icache.tags.avg_refs;272.920239;123.486785;119.833333;180.513685;425.044250;4178.469965;Average number of references to valid blocks. 
system.cpu15.icache.tags.warmup_cycle;0;10232781646250;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu15.icache.tags.occ_blocks::cpu15.inst;378.970304;494.984703;512;512;512;512;Average occupied blocks per requestor 
system.cpu15.icache.tags.occ_percent::cpu15.inst;0.740176;0.966767;1;1;1;1;Average percentage of cache occupancy 
system.cpu15.icache.tags.occ_percent::total;0.740176;0.966767;1;1;1;1;Average percentage of cache occupancy 
system.cpu15.icache.tags.occ_task_id_blocks::1024;428;512;512;512;512;512;Occupied blocks per task id 
system.cpu15.icache.tags.age_task_id_blocks_1024::2;2;2;2;2;2;2;Occupied blocks per task id 
system.cpu15.icache.tags.age_task_id_blocks_1024::3;15;;;12;;;Occupied blocks per task id 
system.cpu15.icache.tags.age_task_id_blocks_1024::4;411;510;510;498;510;510;Occupied blocks per task id 
system.cpu15.icache.tags.occ_task_id_percent::1024;0.835938;1;1;1;1;1;Percentage of cache occupancy per task id 
system.cpu15.icache.tags.tag_accesses;25135757;107602603;541128;4882054;9467517;66882;Number of tag accesses 
system.cpu15.icache.tags.data_accesses;25135757;107602603;541128;4882054;9467517;66882;Number of data accesses 
system.cpu15.icache.ReadReq_hits::cpu15.inst;12531361;53093060;269538;2423051;4720911;33360;number of ReadReq hits 
system.cpu15.icache.ReadReq_hits::total;12531361;53093060;269538;2423051;4720911;33360;number of ReadReq hits 
system.cpu15.icache.demand_hits::cpu15.inst;12531361;53093060;269538;2423051;4720911;33360;number of demand (read+write) hits 
system.cpu15.icache.demand_hits::total;12531361;53093060;269538;2423051;4720911;33360;number of demand (read+write) hits 
system.cpu15.icache.overall_hits::cpu15.inst;12531361;53093060;269538;2423051;4720911;33360;number of overall hits 
system.cpu15.icache.overall_hits::total;12531361;53093060;269538;2423051;4720911;33360;number of overall hits 
system.cpu15.icache.ReadReq_misses::cpu15.inst;24345;472161;684;11984;8565;54;number of ReadReq misses 
system.cpu15.icache.ReadReq_misses::total;24345;472161;684;11984;8565;54;number of ReadReq misses 
system.cpu15.icache.demand_misses::cpu15.inst;24345;472161;684;11984;8565;54;number of demand (read+write) misses 
system.cpu15.icache.demand_misses::total;24345;472161;684;11984;8565;54;number of demand (read+write) misses 
system.cpu15.icache.overall_misses::cpu15.inst;24345;472161;684;11984;8565;54;number of overall misses 
system.cpu15.icache.overall_misses::total;24345;472161;684;11984;8565;54;number of overall misses 
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst;2500246500;46002033245;70417250;1175635000;882040749;5451000;number of ReadReq miss cycles 
system.cpu15.icache.ReadReq_miss_latency::total;2500246500;46002033245;70417250;1175635000;882040749;5451000;number of ReadReq miss cycles 
system.cpu15.icache.demand_miss_latency::cpu15.inst;2500246500;46002033245;70417250;1175635000;882040749;5451000;number of demand (read+write) miss cycles 
system.cpu15.icache.demand_miss_latency::total;2500246500;46002033245;70417250;1175635000;882040749;5451000;number of demand (read+write) miss cycles 
system.cpu15.icache.overall_miss_latency::cpu15.inst;2500246500;46002033245;70417250;1175635000;882040749;5451000;number of overall miss cycles 
system.cpu15.icache.overall_miss_latency::total;2500246500;46002033245;70417250;1175635000;882040749;5451000;number of overall miss cycles 
system.cpu15.icache.ReadReq_accesses::cpu15.inst;12555706;53565221;270222;2435035;4729476;33414;number of ReadReq accesses(hits+misses) 
system.cpu15.icache.ReadReq_accesses::total;12555706;53565221;270222;2435035;4729476;33414;number of ReadReq accesses(hits+misses) 
system.cpu15.icache.demand_accesses::cpu15.inst;12555706;53565221;270222;2435035;4729476;33414;number of demand (read+write) accesses 
system.cpu15.icache.demand_accesses::total;12555706;53565221;270222;2435035;4729476;33414;number of demand (read+write) accesses 
system.cpu15.icache.overall_accesses::cpu15.inst;12555706;53565221;270222;2435035;4729476;33414;number of overall (read+write) accesses 
system.cpu15.icache.overall_accesses::total;12555706;53565221;270222;2435035;4729476;33414;number of overall (read+write) accesses 
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst;0.001939;0.008815;0.002531;0.004921;0.001811;0.001616;miss rate for ReadReq accesses 
system.cpu15.icache.ReadReq_miss_rate::total;0.001939;0.008815;0.002531;0.004921;0.001811;0.001616;miss rate for ReadReq accesses 
system.cpu15.icache.demand_miss_rate::cpu15.inst;0.001939;0.008815;0.002531;0.004921;0.001811;0.001616;miss rate for demand accesses 
system.cpu15.icache.demand_miss_rate::total;0.001939;0.008815;0.002531;0.004921;0.001811;0.001616;miss rate for demand accesses 
system.cpu15.icache.overall_miss_rate::cpu15.inst;0.001939;0.008815;0.002531;0.004921;0.001811;0.001616;miss rate for overall accesses 
system.cpu15.icache.overall_miss_rate::total;0.001939;0.008815;0.002531;0.004921;0.001811;0.001616;miss rate for overall accesses 
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst;102700.616143;97428.701746;102949.195906;98100.383845;102981.990543;100944.444444;average ReadReq miss latency 
system.cpu15.icache.ReadReq_avg_miss_latency::total;102700.616143;97428.701746;102949.195906;98100.383845;102981.990543;100944.444444;average ReadReq miss latency 
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst;102700.616143;97428.701746;102949.195906;98100.383845;102981.990543;100944.444444;average overall miss latency 
system.cpu15.icache.demand_avg_miss_latency::total;102700.616143;97428.701746;102949.195906;98100.383845;102981.990543;100944.444444;average overall miss latency 
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst;102700.616143;97428.701746;102949.195906;98100.383845;102981.990543;100944.444444;average overall miss latency 
system.cpu15.icache.overall_avg_miss_latency::total;102700.616143;97428.701746;102949.195906;98100.383845;102981.990543;100944.444444;average overall miss latency 
system.cpu15.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu15.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu15.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu15.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu15.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu15.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu15.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu15.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst;24345;472161;684;11984;8565;54;number of ReadReq MSHR misses 
system.cpu15.icache.ReadReq_mshr_misses::total;24345;472161;684;11984;8565;54;number of ReadReq MSHR misses 
system.cpu15.icache.demand_mshr_misses::cpu15.inst;24345;472161;684;11984;8565;54;number of demand (read+write) MSHR misses 
system.cpu15.icache.demand_mshr_misses::total;24345;472161;684;11984;8565;54;number of demand (read+write) MSHR misses 
system.cpu15.icache.overall_mshr_misses::cpu15.inst;24345;472161;684;11984;8565;54;number of overall MSHR misses 
system.cpu15.icache.overall_mshr_misses::total;24345;472161;684;11984;8565;54;number of overall MSHR misses 
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst;1851883500;33860413755;52401750;866351000;660900251;4000000;number of ReadReq MSHR miss cycles 
system.cpu15.icache.ReadReq_mshr_miss_latency::total;1851883500;33860413755;52401750;866351000;660900251;4000000;number of ReadReq MSHR miss cycles 
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst;1851883500;33860413755;52401750;866351000;660900251;4000000;number of demand (read+write) MSHR miss cycles 
system.cpu15.icache.demand_mshr_miss_latency::total;1851883500;33860413755;52401750;866351000;660900251;4000000;number of demand (read+write) MSHR miss cycles 
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst;1851883500;33860413755;52401750;866351000;660900251;4000000;number of overall MSHR miss cycles 
system.cpu15.icache.overall_mshr_miss_latency::total;1851883500;33860413755;52401750;866351000;660900251;4000000;number of overall MSHR miss cycles 
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst;0.001939;0.008815;0.002531;0.004921;0.001811;0.001616;mshr miss rate for ReadReq accesses 
system.cpu15.icache.ReadReq_mshr_miss_rate::total;0.001939;0.008815;0.002531;0.004921;0.001811;0.001616;mshr miss rate for ReadReq accesses 
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst;0.001939;0.008815;0.002531;0.004921;0.001811;0.001616;mshr miss rate for demand accesses 
system.cpu15.icache.demand_mshr_miss_rate::total;0.001939;0.008815;0.002531;0.004921;0.001811;0.001616;mshr miss rate for demand accesses 
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst;0.001939;0.008815;0.002531;0.004921;0.001811;0.001616;mshr miss rate for overall accesses 
system.cpu15.icache.overall_mshr_miss_rate::total;0.001939;0.008815;0.002531;0.004921;0.001811;0.001616;mshr miss rate for overall accesses 
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst;76068.330253;71713.703070;76610.745614;72292.306409;77162.901459;74074.074074;average ReadReq mshr miss latency 
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total;76068.330253;71713.703070;76610.745614;72292.306409;77162.901459;74074.074074;average ReadReq mshr miss latency 
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst;76068.330253;71713.703070;76610.745614;72292.306409;77162.901459;74074.074074;average overall mshr miss latency 
system.cpu15.icache.demand_avg_mshr_miss_latency::total;76068.330253;71713.703070;76610.745614;72292.306409;77162.901459;74074.074074;average overall mshr miss latency 
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst;76068.330253;71713.703070;76610.745614;72292.306409;77162.901459;74074.074074;average overall mshr miss latency 
system.cpu15.icache.overall_avg_mshr_miss_latency::total;76068.330253;71713.703070;76610.745614;72292.306409;77162.901459;74074.074074;average overall mshr miss latency 
system.cpu15.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu15.dcache.tags.replacements;76186;466677;669;14790;46513;15;number of replacements 
system.cpu15.dcache.tags.tagsinuse;464.682713;850.275477;859.945805;891.081058;846.892490;780.382336;Cycle average of tags in use 
system.cpu15.dcache.tags.total_refs;780458;17672346;56569;1222282;1418810;73864;Total number of references to valid blocks. 
system.cpu15.dcache.tags.sampled_refs;76186;466677;669;14790;46513;753;Sample count of references to valid blocks. 
system.cpu15.dcache.tags.avg_refs;10.244113;37.868474;84.557549;82.642461;30.503515;98.092961;Average number of references to valid blocks. 
system.cpu15.dcache.tags.warmup_cycle;0;0;0;0;10855416606250;0;Cycle when the warmup percentage was hit. 
system.cpu15.dcache.tags.occ_blocks::cpu15.data;464.682713;850.275477;859.945805;891.081058;846.892490;780.382336;Average occupied blocks per requestor 
system.cpu15.dcache.tags.occ_percent::cpu15.data;0.453792;0.830347;0.839791;0.870196;0.827043;0.762092;Average percentage of cache occupancy 
system.cpu15.dcache.tags.occ_percent::total;0.453792;0.830347;0.839791;0.870196;0.827043;0.762092;Average percentage of cache occupancy 
system.cpu15.dcache.tags.occ_task_id_blocks::1024;605;835;881;826;783;738;Occupied blocks per task id 
system.cpu15.dcache.tags.age_task_id_blocks_1024::3;10;4;4;12;3;4;Occupied blocks per task id 
system.cpu15.dcache.tags.age_task_id_blocks_1024::4;595;831;877;813;778;734;Occupied blocks per task id 
system.cpu15.dcache.tags.occ_task_id_percent::1024;0.590820;0.815430;0.860352;0.806641;0.764648;0.720703;Percentage of cache occupancy per task id 
system.cpu15.dcache.tags.tag_accesses;7868380;33340417;192094;1494858;2339012;23639;Number of tag accesses 
system.cpu15.dcache.tags.data_accesses;7868380;33340417;192094;1494858;2339012;23639;Number of data accesses 
system.cpu15.dcache.ReadReq_hits::cpu15.data;2558860;10954817;59785;491827;795775;7464;number of ReadReq hits 
system.cpu15.dcache.ReadReq_hits::total;2558860;10954817;59785;491827;795775;7464;number of ReadReq hits 
system.cpu15.dcache.WriteReq_hits::cpu15.data;1128479;4392831;32063;214652;285995;3955;number of WriteReq hits 
system.cpu15.dcache.WriteReq_hits::total;1128479;4392831;32063;214652;285995;3955;number of WriteReq hits 
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data;26393;63844;788;2242;2091;98;number of LoadLockedReq hits 
system.cpu15.dcache.LoadLockedReq_hits::total;26393;63844;788;2242;2091;98;number of LoadLockedReq hits 
system.cpu15.dcache.StoreCondReq_hits::cpu15.data;12044;43648;451;1573;1381;55;number of StoreCondReq hits 
system.cpu15.dcache.StoreCondReq_hits::total;12044;43648;451;1573;1381;55;number of StoreCondReq hits 
system.cpu15.dcache.demand_hits::cpu15.data;3687339;15347648;91848;706479;1081770;11419;number of demand (read+write) hits 
system.cpu15.dcache.demand_hits::total;3687339;15347648;91848;706479;1081770;11419;number of demand (read+write) hits 
system.cpu15.dcache.overall_hits::cpu15.data;3687339;15347648;91848;706479;1081770;11419;number of overall hits 
system.cpu15.dcache.overall_hits::total;3687339;15347648;91848;706479;1081770;11419;number of overall hits 
system.cpu15.dcache.ReadReq_misses::cpu15.data;127654;638641;1475;19610;29624;115;number of ReadReq misses 
system.cpu15.dcache.ReadReq_misses::total;127654;638641;1475;19610;29624;115;number of ReadReq misses 
system.cpu15.dcache.WriteReq_misses::cpu15.data;7799;139054;362;4150;25594;35;number of WriteReq misses 
system.cpu15.dcache.WriteReq_misses::total;7799;139054;362;4150;25594;35;number of WriteReq misses 
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data;2235;34476;66;998;825;7;number of LoadLockedReq misses 
system.cpu15.dcache.LoadLockedReq_misses::total;2235;34476;66;998;825;7;number of LoadLockedReq misses 
system.cpu15.dcache.StoreCondReq_misses::cpu15.data;4805;49320;244;1414;1086;25;number of StoreCondReq misses 
system.cpu15.dcache.StoreCondReq_misses::total;4805;49320;244;1414;1086;25;number of StoreCondReq misses 
system.cpu15.dcache.demand_misses::cpu15.data;135453;777695;1837;23760;55218;150;number of demand (read+write) misses 
system.cpu15.dcache.demand_misses::total;135453;777695;1837;23760;55218;150;number of demand (read+write) misses 
system.cpu15.dcache.overall_misses::cpu15.data;135453;777695;1837;23760;55218;150;number of overall misses 
system.cpu15.dcache.overall_misses::total;135453;777695;1837;23760;55218;150;number of overall misses 
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data;10586364869;45577930282;120366359;1428842152;2975693966;8571364;number of ReadReq miss cycles 
system.cpu15.dcache.ReadReq_miss_latency::total;10586364869;45577930282;120366359;1428842152;2975693966;8571364;number of ReadReq miss cycles 
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data;486770863;8690231239;25087716;276422605;2691721628;2272221;number of WriteReq miss cycles 
system.cpu15.dcache.WriteReq_miss_latency::total;486770863;8690231239;25087716;276422605;2691721628;2272221;number of WriteReq miss cycles 
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data;196449919;2181791232;4609977;65638999;58830441;534999;number of LoadLockedReq miss cycles 
system.cpu15.dcache.LoadLockedReq_miss_latency::total;196449919;2181791232;4609977;65638999;58830441;534999;number of LoadLockedReq miss cycles 
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data;240227254;2999803083;13098863;84869738;62104735;1237986;number of StoreCondReq miss cycles 
system.cpu15.dcache.StoreCondReq_miss_latency::total;240227254;2999803083;13098863;84869738;62104735;1237986;number of StoreCondReq miss cycles 
system.cpu15.dcache.StoreCondFailReq_miss_latency::cpu15.data;40042000;5306000;966000;720000;3738000;216000;number of StoreCondFailReq miss cycles 
system.cpu15.dcache.StoreCondFailReq_miss_latency::total;40042000;5306000;966000;720000;3738000;216000;number of StoreCondFailReq miss cycles 
system.cpu15.dcache.demand_miss_latency::cpu15.data;11073135732;54268161521;145454075;1705264757;5667415594;10843585;number of demand (read+write) miss cycles 
system.cpu15.dcache.demand_miss_latency::total;11073135732;54268161521;145454075;1705264757;5667415594;10843585;number of demand (read+write) miss cycles 
system.cpu15.dcache.overall_miss_latency::cpu15.data;11073135732;54268161521;145454075;1705264757;5667415594;10843585;number of overall miss cycles 
system.cpu15.dcache.overall_miss_latency::total;11073135732;54268161521;145454075;1705264757;5667415594;10843585;number of overall miss cycles 
system.cpu15.dcache.ReadReq_accesses::cpu15.data;2686514;11593458;61260;511437;825399;7579;number of ReadReq accesses(hits+misses) 
system.cpu15.dcache.ReadReq_accesses::total;2686514;11593458;61260;511437;825399;7579;number of ReadReq accesses(hits+misses) 
system.cpu15.dcache.WriteReq_accesses::cpu15.data;1136278;4531885;32425;218802;311589;3990;number of WriteReq accesses(hits+misses) 
system.cpu15.dcache.WriteReq_accesses::total;1136278;4531885;32425;218802;311589;3990;number of WriteReq accesses(hits+misses) 
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data;28628;98320;854;3240;2916;105;number of LoadLockedReq accesses(hits+misses) 
system.cpu15.dcache.LoadLockedReq_accesses::total;28628;98320;854;3240;2916;105;number of LoadLockedReq accesses(hits+misses) 
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data;16849;92968;695;2987;2467;80;number of StoreCondReq accesses(hits+misses) 
system.cpu15.dcache.StoreCondReq_accesses::total;16849;92968;695;2987;2467;80;number of StoreCondReq accesses(hits+misses) 
system.cpu15.dcache.demand_accesses::cpu15.data;3822792;16125343;93685;730239;1136988;11569;number of demand (read+write) accesses 
system.cpu15.dcache.demand_accesses::total;3822792;16125343;93685;730239;1136988;11569;number of demand (read+write) accesses 
system.cpu15.dcache.overall_accesses::cpu15.data;3822792;16125343;93685;730239;1136988;11569;number of overall (read+write) accesses 
system.cpu15.dcache.overall_accesses::total;3822792;16125343;93685;730239;1136988;11569;number of overall (read+write) accesses 
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data;0.047517;0.055086;0.024078;0.038343;0.035891;0.015174;miss rate for ReadReq accesses 
system.cpu15.dcache.ReadReq_miss_rate::total;0.047517;0.055086;0.024078;0.038343;0.035891;0.015174;miss rate for ReadReq accesses 
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data;0.006864;0.030683;0.011164;0.018967;0.082140;0.008772;miss rate for WriteReq accesses 
system.cpu15.dcache.WriteReq_miss_rate::total;0.006864;0.030683;0.011164;0.018967;0.082140;0.008772;miss rate for WriteReq accesses 
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data;0.078070;0.350651;0.077283;0.308025;0.282922;0.066667;miss rate for LoadLockedReq accesses 
system.cpu15.dcache.LoadLockedReq_miss_rate::total;0.078070;0.350651;0.077283;0.308025;0.282922;0.066667;miss rate for LoadLockedReq accesses 
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data;0.285180;0.530505;0.351079;0.473385;0.440211;0.312500;miss rate for StoreCondReq accesses 
system.cpu15.dcache.StoreCondReq_miss_rate::total;0.285180;0.530505;0.351079;0.473385;0.440211;0.312500;miss rate for StoreCondReq accesses 
system.cpu15.dcache.demand_miss_rate::cpu15.data;0.035433;0.048228;0.019608;0.032537;0.048565;0.012966;miss rate for demand accesses 
system.cpu15.dcache.demand_miss_rate::total;0.035433;0.048228;0.019608;0.032537;0.048565;0.012966;miss rate for demand accesses 
system.cpu15.dcache.overall_miss_rate::cpu15.data;0.035433;0.048228;0.019608;0.032537;0.048565;0.012966;miss rate for overall accesses 
system.cpu15.dcache.overall_miss_rate::total;0.035433;0.048228;0.019608;0.032537;0.048565;0.012966;miss rate for overall accesses 
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data;82930.146090;71367.059556;81604.311186;72862.934829;100448.756616;74533.600000;average ReadReq miss latency 
system.cpu15.dcache.ReadReq_avg_miss_latency::total;82930.146090;71367.059556;81604.311186;72862.934829;100448.756616;74533.600000;average ReadReq miss latency 
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data;62414.522759;62495.370424;69303.082873;66607.856627;105170.025318;64920.600000;average WriteReq miss latency 
system.cpu15.dcache.WriteReq_avg_miss_latency::total;62414.522759;62495.370424;69303.082873;66607.856627;105170.025318;64920.600000;average WriteReq miss latency 
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data;87897.055481;63284.349460;69848.136364;65770.540080;71309.625455;76428.428571;average LoadLockedReq miss latency 
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total;87897.055481;63284.349460;69848.136364;65770.540080;71309.625455;76428.428571;average LoadLockedReq miss latency 
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data;49995.266181;60823.257968;53683.864754;60021.031117;57186.680479;49519.440000;average StoreCondReq miss latency 
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total;49995.266181;60823.257968;53683.864754;60021.031117;57186.680479;49519.440000;average StoreCondReq miss latency 
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::cpu15.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data;81748.914620;69780.777195;79180.225912;71770.402231;102637.103734;72290.566667;average overall miss latency 
system.cpu15.dcache.demand_avg_miss_latency::total;81748.914620;69780.777195;79180.225912;71770.402231;102637.103734;72290.566667;average overall miss latency 
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data;81748.914620;69780.777195;79180.225912;71770.402231;102637.103734;72290.566667;average overall miss latency 
system.cpu15.dcache.overall_avg_miss_latency::total;81748.914620;69780.777195;79180.225912;71770.402231;102637.103734;72290.566667;average overall miss latency 
system.cpu15.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu15.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu15.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu15.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu15.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu15.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu15.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu15.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu15.dcache.writebacks::writebacks;3337;58532;168;3258;25848;7;number of writebacks 
system.cpu15.dcache.writebacks::total;3337;58532;168;3258;25848;7;number of writebacks 
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data;127654;638641;1475;19610;29624;115;number of ReadReq MSHR misses 
system.cpu15.dcache.ReadReq_mshr_misses::total;127654;638641;1475;19610;29624;115;number of ReadReq MSHR misses 
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data;7799;139054;362;4150;25594;35;number of WriteReq MSHR misses 
system.cpu15.dcache.WriteReq_mshr_misses::total;7799;139054;362;4150;25594;35;number of WriteReq MSHR misses 
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data;2235;34476;66;998;825;7;number of LoadLockedReq MSHR misses 
system.cpu15.dcache.LoadLockedReq_mshr_misses::total;2235;34476;66;998;825;7;number of LoadLockedReq MSHR misses 
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data;4803;49301;244;1414;1084;25;number of StoreCondReq MSHR misses 
system.cpu15.dcache.StoreCondReq_mshr_misses::total;4803;49301;244;1414;1084;25;number of StoreCondReq MSHR misses 
system.cpu15.dcache.demand_mshr_misses::cpu15.data;135453;777695;1837;23760;55218;150;number of demand (read+write) MSHR misses 
system.cpu15.dcache.demand_mshr_misses::total;135453;777695;1837;23760;55218;150;number of demand (read+write) MSHR misses 
system.cpu15.dcache.overall_mshr_misses::cpu15.data;135453;777695;1837;23760;55218;150;number of overall MSHR misses 
system.cpu15.dcache.overall_mshr_misses::total;135453;777695;1837;23760;55218;150;number of overall MSHR misses 
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data;7369644131;30743964718;82110641;969154848;2207888034;5472636;number of ReadReq MSHR miss cycles 
system.cpu15.dcache.ReadReq_mshr_miss_latency::total;7369644131;30743964718;82110641;969154848;2207888034;5472636;number of ReadReq MSHR miss cycles 
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data;244054137;5078679761;13805284;169085395;2014537372;1154779;number of WriteReq MSHR miss cycles 
system.cpu15.dcache.WriteReq_mshr_miss_latency::total;244054137;5078679761;13805284;169085395;2014537372;1154779;number of WriteReq MSHR miss cycles 
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data;141000081;1418185768;3060023;43185001;39884559;370001;number of LoadLockedReq MSHR miss cycles 
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total;141000081;1418185768;3060023;43185001;39884559;370001;number of LoadLockedReq MSHR miss cycles 
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data;116823746;1841735917;6571137;51136262;36472265;601014;number of StoreCondReq MSHR miss cycles 
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total;116823746;1841735917;6571137;51136262;36472265;601014;number of StoreCondReq MSHR miss cycles 
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::cpu15.data;28140000;3700000;680000;500000;2660000;150000;number of StoreCondFailReq MSHR miss cycles 
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total;28140000;3700000;680000;500000;2660000;150000;number of StoreCondFailReq MSHR miss cycles 
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data;7613698268;35822644479;95915925;1138240243;4222425406;6627415;number of demand (read+write) MSHR miss cycles 
system.cpu15.dcache.demand_mshr_miss_latency::total;7613698268;35822644479;95915925;1138240243;4222425406;6627415;number of demand (read+write) MSHR miss cycles 
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data;7613698268;35822644479;95915925;1138240243;4222425406;6627415;number of overall MSHR miss cycles 
system.cpu15.dcache.overall_mshr_miss_latency::total;7613698268;35822644479;95915925;1138240243;4222425406;6627415;number of overall MSHR miss cycles 
system.cpu15.dcache.ReadReq_mshr_uncacheable_latency::cpu15.data;14943000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu15.dcache.ReadReq_mshr_uncacheable_latency::total;14943000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu15.dcache.WriteReq_mshr_uncacheable_latency::cpu15.data;2112681000;2723429000;68751000;154951000;130962000;10300000;number of WriteReq MSHR uncacheable cycles 
system.cpu15.dcache.WriteReq_mshr_uncacheable_latency::total;2112681000;2723429000;68751000;154951000;130962000;10300000;number of WriteReq MSHR uncacheable cycles 
system.cpu15.dcache.overall_mshr_uncacheable_latency::cpu15.data;2127624000;2723429000;68751000;154951000;130962000;10300000;number of overall MSHR uncacheable cycles 
system.cpu15.dcache.overall_mshr_uncacheable_latency::total;2127624000;2723429000;68751000;154951000;130962000;10300000;number of overall MSHR uncacheable cycles 
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data;0.047517;0.055086;0.024078;0.038343;0.035891;0.015174;mshr miss rate for ReadReq accesses 
system.cpu15.dcache.ReadReq_mshr_miss_rate::total;0.047517;0.055086;0.024078;0.038343;0.035891;0.015174;mshr miss rate for ReadReq accesses 
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data;0.006864;0.030683;0.011164;0.018967;0.082140;0.008772;mshr miss rate for WriteReq accesses 
system.cpu15.dcache.WriteReq_mshr_miss_rate::total;0.006864;0.030683;0.011164;0.018967;0.082140;0.008772;mshr miss rate for WriteReq accesses 
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data;0.078070;0.350651;0.077283;0.308025;0.282922;0.066667;mshr miss rate for LoadLockedReq accesses 
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total;0.078070;0.350651;0.077283;0.308025;0.282922;0.066667;mshr miss rate for LoadLockedReq accesses 
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data;0.285061;0.530301;0.351079;0.473385;0.439400;0.312500;mshr miss rate for StoreCondReq accesses 
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total;0.285061;0.530301;0.351079;0.473385;0.439400;0.312500;mshr miss rate for StoreCondReq accesses 
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data;0.035433;0.048228;0.019608;0.032537;0.048565;0.012966;mshr miss rate for demand accesses 
system.cpu15.dcache.demand_mshr_miss_rate::total;0.035433;0.048228;0.019608;0.032537;0.048565;0.012966;mshr miss rate for demand accesses 
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data;0.035433;0.048228;0.019608;0.032537;0.048565;0.012966;mshr miss rate for overall accesses 
system.cpu15.dcache.overall_mshr_miss_rate::total;0.035433;0.048228;0.019608;0.032537;0.048565;0.012966;mshr miss rate for overall accesses 
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data;57731.399964;48139.666445;55668.231186;49421.460887;74530.381920;47588.139130;average ReadReq mshr miss latency 
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total;57731.399964;48139.666445;55668.231186;49421.460887;74530.381920;47588.139130;average ReadReq mshr miss latency 
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data;31293.003847;36523.075647;38136.143646;40743.468675;78711.314058;32993.685714;average WriteReq mshr miss latency 
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total;31293.003847;36523.075647;38136.143646;40743.468675;78711.314058;32993.685714;average WriteReq mshr miss latency 
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data;63087.284564;41135.449820;46363.984848;43271.544088;48344.920000;52857.285714;average LoadLockedReq mshr miss latency 
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total;63087.284564;41135.449820;46363.984848;43271.544088;48344.920000;52857.285714;average LoadLockedReq mshr miss latency 
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data;24323.078493;37356.968763;26930.889344;36164.258840;33646.000923;24040.560000;average StoreCondReq mshr miss latency 
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total;24323.078493;37356.968763;26930.889344;36164.258840;33646.000923;24040.560000;average StoreCondReq mshr miss latency 
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu15.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data;56209.152016;46062.588134;52213.350572;47905.734133;76468.278569;44182.766667;average overall mshr miss latency 
system.cpu15.dcache.demand_avg_mshr_miss_latency::total;56209.152016;46062.588134;52213.350572;47905.734133;76468.278569;44182.766667;average overall mshr miss latency 
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data;56209.152016;46062.588134;52213.350572;47905.734133;76468.278569;44182.766667;average overall mshr miss latency 
system.cpu15.dcache.overall_avg_mshr_miss_latency::total;56209.152016;46062.588134;52213.350572;47905.734133;76468.278569;44182.766667;average overall mshr miss latency 
system.cpu15.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu15.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu15.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu15.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu15.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu15.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu15.dcache.overall_avg_mshr_uncacheable_latency::cpu15.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu15.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu15.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu16.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu16.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu16.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu16.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu16.dtb.read_hits;2721221;12893831;260944;259280;852355;7947;DTB read hits 
system.cpu16.dtb.read_misses;0;1051;108;13;2728;0;DTB read misses 
system.cpu16.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu16.dtb.read_accesses;0;317526;133225;2214;615084;0;DTB read accesses 
system.cpu16.dtb.write_hits;1166733;5000957;156982;103281;335650;4141;DTB write hits 
system.cpu16.dtb.write_misses;0;659;18;5;24895;0;DTB write misses 
system.cpu16.dtb.write_acv;0;5;9;0;0;0;DTB write access violations 
system.cpu16.dtb.write_accesses;0;104587;86486;1101;192218;0;DTB write accesses 
system.cpu16.dtb.data_hits;3887954;17894788;417926;362561;1188005;12088;DTB hits 
system.cpu16.dtb.data_misses;0;1710;126;18;27623;0;DTB misses 
system.cpu16.dtb.data_acv;0;5;9;0;0;0;DTB access violations 
system.cpu16.dtb.data_accesses;0;422113;219711;3315;807302;0;DTB accesses 
system.cpu16.itb.fetch_hits;1050918;3846006;590847;91843;3736519;4993;ITB hits 
system.cpu16.itb.fetch_misses;0;197;144;11;43;0;ITB misses 
system.cpu16.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu16.itb.fetch_accesses;1050918;3846203;590991;91854;3736562;4993;ITB accesses 
system.cpu16.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu16.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu16.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu16.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu16.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu16.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu16.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu16.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu16.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu16.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu16.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu16.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu16.numCycles;540921529;484195292;17171712;29980651;29394535;2343748;number of cpu cycles simulated 
system.cpu16.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu16.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu16.committedInsts;12560791;58328948;1155814;1171226;4808305;34033;Number of instructions committed 
system.cpu16.committedOps;12560791;58328948;1155814;1171226;4808305;34033;Number of ops (including micro ops) committed 
system.cpu16.num_int_alu_accesses;12145710;56794653;1121571;1137161;3147521;32455;Number of integer alu accesses 
system.cpu16.num_fp_alu_accesses;1746;938342;541;7301;1596026;0;Number of float alu accesses 
system.cpu16.num_func_calls;490145;2057920;38573;42614;40860;1412;number of times a function call or return occured 
system.cpu16.num_conditional_control_insts;1146991;6911943;112658;129355;274469;2791;number of instructions that are conditional controls 
system.cpu16.num_int_insts;12145710;56794653;1121571;1137161;3147521;32455;number of integer instructions 
system.cpu16.num_fp_insts;1746;938342;541;7301;1596026;0;number of float instructions 
system.cpu16.num_int_register_reads;16668177;79657217;1546375;1572066;5797702;43454;number of times the integer registers were read 
system.cpu16.num_int_register_writes;9694828;43699964;836904;887802;2479019;25328;number of times the integer registers were written 
system.cpu16.num_fp_register_reads;890;766088;347;4141;2707926;0;number of times the floating registers were read 
system.cpu16.num_fp_register_writes;896;637738;170;4200;1576769;0;number of times the floating registers were written 
system.cpu16.num_mem_refs;3893219;17972128;418445;363495;1219516;12113;number of memory refs 
system.cpu16.num_load_insts;2721355;12934523;261181;259628;858268;7947;Number of load instructions 
system.cpu16.num_store_insts;1171864;5037605;157264;103867;361248;4166;Number of store instructions 
system.cpu16.num_idle_cycles;506682433.277762;321827661.640060;13899735.736319;26768615.824441;16687858.828593;2250456.266035;Number of idle cycles 
system.cpu16.num_busy_cycles;34239095.722238;162367630.359940;3271976.263681;3212035.175559;12706676.171407;93291.733965;Number of busy cycles 
system.cpu16.not_idle_fraction;0.063298;0.335335;0.190545;0.107137;0.432280;0.039805;Percentage of non-idle cycles 
system.cpu16.idle_fraction;0.936702;0.664665;0.809455;0.892863;0.567720;0.960195;Percentage of idle cycles 
system.cpu16.Branches;1874770;9738801;164469;190169;333366;4965;Number of branches fetched 
system.cpu16.op_class::No_OpClass;46868;166433;14262;4756;73888;218;Class of executed instruction 
system.cpu16.op_class::IntAlu;8179233;38791651;700722;766829;1670635;19740;Class of executed instruction 
system.cpu16.op_class::IntMult;49017;184253;2001;4402;4100;120;Class of executed instruction 
system.cpu16.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu16.op_class::FloatAdd;88;179679;34;1138;803555;0;Class of executed instruction 
system.cpu16.op_class::FloatCmp;0;15143;0;0;0;0;Class of executed instruction 
system.cpu16.op_class::FloatCvt;0;4667;0;600;11;0;Class of executed instruction 
system.cpu16.op_class::FloatMult;0;46577;0;0;754093;0;Class of executed instruction 
system.cpu16.op_class::FloatDiv;8;9749;0;189;0;0;Class of executed instruction 
system.cpu16.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu16.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu16.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu16.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu16.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu16.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu16.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu16.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu16.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu16.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu16.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu16.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu16.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu16.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu16.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu16.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu16.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu16.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu16.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu16.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu16.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu16.op_class::MemRead;2755993;13100149;263770;262884;862539;8108;Class of executed instruction 
system.cpu16.op_class::MemWrite;1171877;5050651;157547;103915;361362;4166;Class of executed instruction 
system.cpu16.op_class::IprAccess;357707;781711;17613;26531;305745;1681;Class of executed instruction 
system.cpu16.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu16.op_class::total;12560791;58330663;1155949;1171244;4835928;34033;Class of executed instruction 
system.cpu16.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu16.kern.inst.quiesce;7906;6830;187;351;232;25;number of quiesce instructions executed 
system.cpu16.kern.inst.hwrei;87942;165123;3958;6145;34269;412;number of hwrei instructions executed 
system.cpu16.kern.ipl_count::0;19527;45076;954;1505;1642;92;number of times we switched to this ipl 
system.cpu16.kern.ipl_count::22;4964;4979;176;307;301;24;number of times we switched to this ipl 
system.cpu16.kern.ipl_count::30;87;3722;33;64;76;1;number of times we switched to this ipl 
system.cpu16.kern.ipl_count::31;53394;80703;2119;3443;3712;247;number of times we switched to this ipl 
system.cpu16.kern.ipl_count::total;77972;134480;3282;5319;5731;364;number of times we switched to this ipl 
system.cpu16.kern.ipl_good::0;19527;45074;954;1505;1642;92;number of times we switched to this ipl from a different ipl 
system.cpu16.kern.ipl_good::22;4964;4979;176;307;301;24;number of times we switched to this ipl from a different ipl 
system.cpu16.kern.ipl_good::30;87;3722;33;64;76;1;number of times we switched to this ipl from a different ipl 
system.cpu16.kern.ipl_good::31;19440;41384;921;1441;1587;91;number of times we switched to this ipl from a different ipl 
system.cpu16.kern.ipl_good::total;44018;95159;2084;3317;3606;208;number of times we switched to this ipl from a different ipl 
system.cpu16.kern.ipl_ticks::0;4685334640000;3522257690000;164306570000;278908330000;271869680000;22670630000;number of cycles we spent at this ipl 
system.cpu16.kern.ipl_ticks::22;15389980000;16945410000;554000000;971580000;991300000;74230000;number of cycles we spent at this ipl 
system.cpu16.kern.ipl_ticks::30;865640000;26099720000;328250000;544820000;663890000;9860000;number of cycles we spent at this ipl 
system.cpu16.kern.ipl_ticks::31;707624750000;1276636340000;6542060000;19381780000;20420480000;682760000;number of cycles we spent at this ipl 
system.cpu16.kern.ipl_ticks::total;5409215010000;4841939160000;171730880000;299806510000;293945350000;23437480000;number of cycles we spent at this ipl 
system.cpu16.kern.ipl_used::0;1;0.999956;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu16.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu16.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu16.kern.ipl_used::31;0.364086;0.512794;0.434639;0.418530;0.427532;0.368421;fraction of swpipl calls that actually changed the ipl 
system.cpu16.kern.ipl_used::total;0.564536;0.707607;0.634979;0.623613;0.629210;0.571429;fraction of swpipl calls that actually changed the ipl 
system.cpu16.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu16.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu16.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu16.kern.callpal::swpctx;26;7739;15;65;103;;number of callpals executed 
system.cpu16.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu16.kern.callpal::swpipl;67869;110798;2829;4484;4838;314;number of callpals executed 
system.cpu16.kern.callpal::rdps;9928;10149;353;623;606;48;number of callpals executed 
system.cpu16.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu16.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu16.kern.callpal::rti;5051;15006;244;464;517;25;number of callpals executed 
system.cpu16.kern.callpal::rdunique;1;511;;2;60;;number of callpals executed 
system.cpu16.kern.callpal::total;82889;154535;3470;5745;6227;387;number of callpals executed 
system.cpu16.kern.mode_switch::kernel;5079;22744;260;529;620;25;number of protection mode switches 
system.cpu16.kern.mode_switch::user;0;6399;51;95;257;0;number of protection mode switches 
system.cpu16.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu16.kern.mode_switch_good::kernel;0;0.281305;0.200000;0.179584;0.414516;0;fraction of useful protection mode switches 
system.cpu16.kern.mode_switch_good::user;nan;1;1;1;1;nan;fraction of useful protection mode switches 
system.cpu16.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu16.kern.mode_switch_good::total;0;0.439111;0.331190;0.304487;0.586089;0;fraction of useful protection mode switches 
system.cpu16.kern.mode_ticks::kernel;0;10205863690000;5582020000;386115080000;188781720000;0;number of ticks spent at the given mode 
system.cpu16.kern.mode_ticks::user;0;45290440000;15551040000;377660000;92156340000;0;number of ticks spent at the given mode 
system.cpu16.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu16.kern.swap_context;27;7739;15;65;103;0;number of times the context was actually changed 
system.cpu16.icache.tags.replacements;23847;502084;6418;6616;9618;54;number of replacements 
system.cpu16.icache.tags.tagsinuse;378.906405;501.256391;512;512;512;512;Cycle average of tags in use 
system.cpu16.icache.tags.total_refs;6439173;63758785;992581;1089574;3871911;1387425;Total number of references to valid blocks. 
system.cpu16.icache.tags.sampled_refs;23847;502084;6418;6616;9618;566;Sample count of references to valid blocks. 
system.cpu16.icache.tags.avg_refs;270.020254;126.988283;154.655812;164.687727;402.569245;2451.280919;Average number of references to valid blocks. 
system.cpu16.icache.tags.warmup_cycle;0;10236309928750;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu16.icache.tags.occ_blocks::cpu16.inst;378.906405;501.256391;512;512;512;512;Average occupied blocks per requestor 
system.cpu16.icache.tags.occ_percent::cpu16.inst;0.740052;0.979016;1;1;1;1;Average percentage of cache occupancy 
system.cpu16.icache.tags.occ_percent::total;0.740052;0.979016;1;1;1;1;Average percentage of cache occupancy 
system.cpu16.icache.tags.occ_task_id_blocks::1024;428;512;512;512;512;512;Occupied blocks per task id 
system.cpu16.icache.tags.age_task_id_blocks_1024::2;2;19;2;2;2;2;Occupied blocks per task id 
system.cpu16.icache.tags.age_task_id_blocks_1024::3;15;289;15;15;;;Occupied blocks per task id 
system.cpu16.icache.tags.age_task_id_blocks_1024::4;411;130;495;495;510;510;Occupied blocks per task id 
system.cpu16.icache.tags.occ_task_id_percent::1024;0.835938;1;1;1;1;1;Percentage of cache occupancy per task id 
system.cpu16.icache.tags.tag_accesses;25145865;117163498;2318314;2349104;9681474;68120;Number of tag accesses 
system.cpu16.icache.tags.data_accesses;25145865;117163498;2318314;2349104;9681474;68120;Number of data accesses 
system.cpu16.icache.ReadReq_hits::cpu16.inst;12536508;57828494;1149530;1164628;4826310;33979;number of ReadReq hits 
system.cpu16.icache.ReadReq_hits::total;12536508;57828494;1149530;1164628;4826310;33979;number of ReadReq hits 
system.cpu16.icache.demand_hits::cpu16.inst;12536508;57828494;1149530;1164628;4826310;33979;number of demand (read+write) hits 
system.cpu16.icache.demand_hits::total;12536508;57828494;1149530;1164628;4826310;33979;number of demand (read+write) hits 
system.cpu16.icache.overall_hits::cpu16.inst;12536508;57828494;1149530;1164628;4826310;33979;number of overall hits 
system.cpu16.icache.overall_hits::total;12536508;57828494;1149530;1164628;4826310;33979;number of overall hits 
system.cpu16.icache.ReadReq_misses::cpu16.inst;24283;502170;6418;6616;9618;54;number of ReadReq misses 
system.cpu16.icache.ReadReq_misses::total;24283;502170;6418;6616;9618;54;number of ReadReq misses 
system.cpu16.icache.demand_misses::cpu16.inst;24283;502170;6418;6616;9618;54;number of demand (read+write) misses 
system.cpu16.icache.demand_misses::total;24283;502170;6418;6616;9618;54;number of demand (read+write) misses 
system.cpu16.icache.overall_misses::cpu16.inst;24283;502170;6418;6616;9618;54;number of overall misses 
system.cpu16.icache.overall_misses::total;24283;502170;6418;6616;9618;54;number of overall misses 
system.cpu16.icache.ReadReq_miss_latency::cpu16.inst;2714452250;48983328491;619177750;660482750;984502250;6083000;number of ReadReq miss cycles 
system.cpu16.icache.ReadReq_miss_latency::total;2714452250;48983328491;619177750;660482750;984502250;6083000;number of ReadReq miss cycles 
system.cpu16.icache.demand_miss_latency::cpu16.inst;2714452250;48983328491;619177750;660482750;984502250;6083000;number of demand (read+write) miss cycles 
system.cpu16.icache.demand_miss_latency::total;2714452250;48983328491;619177750;660482750;984502250;6083000;number of demand (read+write) miss cycles 
system.cpu16.icache.overall_miss_latency::cpu16.inst;2714452250;48983328491;619177750;660482750;984502250;6083000;number of overall miss cycles 
system.cpu16.icache.overall_miss_latency::total;2714452250;48983328491;619177750;660482750;984502250;6083000;number of overall miss cycles 
system.cpu16.icache.ReadReq_accesses::cpu16.inst;12560791;58330664;1155948;1171244;4835928;34033;number of ReadReq accesses(hits+misses) 
system.cpu16.icache.ReadReq_accesses::total;12560791;58330664;1155948;1171244;4835928;34033;number of ReadReq accesses(hits+misses) 
system.cpu16.icache.demand_accesses::cpu16.inst;12560791;58330664;1155948;1171244;4835928;34033;number of demand (read+write) accesses 
system.cpu16.icache.demand_accesses::total;12560791;58330664;1155948;1171244;4835928;34033;number of demand (read+write) accesses 
system.cpu16.icache.overall_accesses::cpu16.inst;12560791;58330664;1155948;1171244;4835928;34033;number of overall (read+write) accesses 
system.cpu16.icache.overall_accesses::total;12560791;58330664;1155948;1171244;4835928;34033;number of overall (read+write) accesses 
system.cpu16.icache.ReadReq_miss_rate::cpu16.inst;0.001933;0.008609;0.005552;0.005649;0.001989;0.001587;miss rate for ReadReq accesses 
system.cpu16.icache.ReadReq_miss_rate::total;0.001933;0.008609;0.005552;0.005649;0.001989;0.001587;miss rate for ReadReq accesses 
system.cpu16.icache.demand_miss_rate::cpu16.inst;0.001933;0.008609;0.005552;0.005649;0.001989;0.001587;miss rate for demand accesses 
system.cpu16.icache.demand_miss_rate::total;0.001933;0.008609;0.005552;0.005649;0.001989;0.001587;miss rate for demand accesses 
system.cpu16.icache.overall_miss_rate::cpu16.inst;0.001933;0.008609;0.005552;0.005649;0.001989;0.001587;miss rate for overall accesses 
system.cpu16.icache.overall_miss_rate::total;0.001933;0.008609;0.005552;0.005649;0.001989;0.001587;miss rate for overall accesses 
system.cpu16.icache.ReadReq_avg_miss_latency::cpu16.inst;111784.056748;97543.318978;96475.186974;99831.129081;102360.391973;112648.148148;average ReadReq miss latency 
system.cpu16.icache.ReadReq_avg_miss_latency::total;111784.056748;97543.318978;96475.186974;99831.129081;102360.391973;112648.148148;average ReadReq miss latency 
system.cpu16.icache.demand_avg_miss_latency::cpu16.inst;111784.056748;97543.318978;96475.186974;99831.129081;102360.391973;112648.148148;average overall miss latency 
system.cpu16.icache.demand_avg_miss_latency::total;111784.056748;97543.318978;96475.186974;99831.129081;102360.391973;112648.148148;average overall miss latency 
system.cpu16.icache.overall_avg_miss_latency::cpu16.inst;111784.056748;97543.318978;96475.186974;99831.129081;102360.391973;112648.148148;average overall miss latency 
system.cpu16.icache.overall_avg_miss_latency::total;111784.056748;97543.318978;96475.186974;99831.129081;102360.391973;112648.148148;average overall miss latency 
system.cpu16.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu16.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu16.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu16.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu16.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu16.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu16.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu16.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu16.icache.ReadReq_mshr_misses::cpu16.inst;24283;502170;6418;6616;9618;54;number of ReadReq MSHR misses 
system.cpu16.icache.ReadReq_mshr_misses::total;24283;502170;6418;6616;9618;54;number of ReadReq MSHR misses 
system.cpu16.icache.demand_mshr_misses::cpu16.inst;24283;502170;6418;6616;9618;54;number of demand (read+write) MSHR misses 
system.cpu16.icache.demand_mshr_misses::total;24283;502170;6418;6616;9618;54;number of demand (read+write) MSHR misses 
system.cpu16.icache.overall_mshr_misses::cpu16.inst;24283;502170;6418;6616;9618;54;number of overall MSHR misses 
system.cpu16.icache.overall_mshr_misses::total;24283;502170;6418;6616;9618;54;number of overall MSHR misses 
system.cpu16.icache.ReadReq_mshr_miss_latency::cpu16.inst;2084220750;36042990509;454389250;489677250;736049750;4659000;number of ReadReq MSHR miss cycles 
system.cpu16.icache.ReadReq_mshr_miss_latency::total;2084220750;36042990509;454389250;489677250;736049750;4659000;number of ReadReq MSHR miss cycles 
system.cpu16.icache.demand_mshr_miss_latency::cpu16.inst;2084220750;36042990509;454389250;489677250;736049750;4659000;number of demand (read+write) MSHR miss cycles 
system.cpu16.icache.demand_mshr_miss_latency::total;2084220750;36042990509;454389250;489677250;736049750;4659000;number of demand (read+write) MSHR miss cycles 
system.cpu16.icache.overall_mshr_miss_latency::cpu16.inst;2084220750;36042990509;454389250;489677250;736049750;4659000;number of overall MSHR miss cycles 
system.cpu16.icache.overall_mshr_miss_latency::total;2084220750;36042990509;454389250;489677250;736049750;4659000;number of overall MSHR miss cycles 
system.cpu16.icache.ReadReq_mshr_miss_rate::cpu16.inst;0.001933;0.008609;0.005552;0.005649;0.001989;0.001587;mshr miss rate for ReadReq accesses 
system.cpu16.icache.ReadReq_mshr_miss_rate::total;0.001933;0.008609;0.005552;0.005649;0.001989;0.001587;mshr miss rate for ReadReq accesses 
system.cpu16.icache.demand_mshr_miss_rate::cpu16.inst;0.001933;0.008609;0.005552;0.005649;0.001989;0.001587;mshr miss rate for demand accesses 
system.cpu16.icache.demand_mshr_miss_rate::total;0.001933;0.008609;0.005552;0.005649;0.001989;0.001587;mshr miss rate for demand accesses 
system.cpu16.icache.overall_mshr_miss_rate::cpu16.inst;0.001933;0.008609;0.005552;0.005649;0.001989;0.001587;mshr miss rate for overall accesses 
system.cpu16.icache.overall_mshr_miss_rate::total;0.001933;0.008609;0.005552;0.005649;0.001989;0.001587;mshr miss rate for overall accesses 
system.cpu16.icache.ReadReq_avg_mshr_miss_latency::cpu16.inst;85830.447226;71774.479776;70799.197569;74014.094619;76528.358287;86277.777778;average ReadReq mshr miss latency 
system.cpu16.icache.ReadReq_avg_mshr_miss_latency::total;85830.447226;71774.479776;70799.197569;74014.094619;76528.358287;86277.777778;average ReadReq mshr miss latency 
system.cpu16.icache.demand_avg_mshr_miss_latency::cpu16.inst;85830.447226;71774.479776;70799.197569;74014.094619;76528.358287;86277.777778;average overall mshr miss latency 
system.cpu16.icache.demand_avg_mshr_miss_latency::total;85830.447226;71774.479776;70799.197569;74014.094619;76528.358287;86277.777778;average overall mshr miss latency 
system.cpu16.icache.overall_avg_mshr_miss_latency::cpu16.inst;85830.447226;71774.479776;70799.197569;74014.094619;76528.358287;86277.777778;average overall mshr miss latency 
system.cpu16.icache.overall_avg_mshr_miss_latency::total;85830.447226;71774.479776;70799.197569;74014.094619;76528.358287;86277.777778;average overall mshr miss latency 
system.cpu16.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu16.dcache.tags.replacements;75821;492800;8305;7827;49036;7;number of replacements 
system.cpu16.dcache.tags.tagsinuse;456.537758;867.566729;952.125437;850.217363;911.429688;833.722609;Cycle average of tags in use 
system.cpu16.dcache.tags.total_refs;947539;19953198;321047;175932;1323688;83419;Total number of references to valid blocks. 
system.cpu16.dcache.tags.sampled_refs;75821;492800;8305;7827;49036;799;Sample count of references to valid blocks. 
system.cpu16.dcache.tags.avg_refs;12.497052;40.489444;38.657074;22.477578;26.994208;104.404255;Average number of references to valid blocks. 
system.cpu16.dcache.tags.warmup_cycle;0;10241614908750;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu16.dcache.tags.occ_blocks::cpu16.data;456.537758;867.566729;952.125437;850.217363;911.429688;833.722609;Average occupied blocks per requestor 
system.cpu16.dcache.tags.occ_percent::cpu16.data;0.445838;0.847233;0.929810;0.830290;0.890068;0.814182;Average percentage of cache occupancy 
system.cpu16.dcache.tags.occ_percent::total;0.445838;0.847233;0.929810;0.830290;0.890068;0.814182;Average percentage of cache occupancy 
system.cpu16.dcache.tags.occ_task_id_blocks::1024;617;1022;861;793;854;792;Occupied blocks per task id 
system.cpu16.dcache.tags.age_task_id_blocks_1024::3;11;260;15;12;4;4;Occupied blocks per task id 
system.cpu16.dcache.tags.age_task_id_blocks_1024::4;606;10;846;781;850;788;Occupied blocks per task id 
system.cpu16.dcache.tags.occ_task_id_percent::1024;0.602539;0.998047;0.840820;0.774414;0.833984;0.773438;Percentage of cache occupancy per task id 
system.cpu16.dcache.tags.tag_accesses;7881794;36637916;845251;736799;2437505;24225;Number of tag accesses 
system.cpu16.dcache.tags.data_accesses;7881794;36637916;845251;736799;2437505;24225;Number of data accesses 
system.cpu16.dcache.ReadReq_hits::cpu16.data;2564200;12155140;252210;246723;823276;7651;number of ReadReq hits 
system.cpu16.dcache.ReadReq_hits::total;2564200;12155140;252210;246723;823276;7651;number of ReadReq hits 
system.cpu16.dcache.WriteReq_hits::cpu16.data;1127464;4750620;152625;99552;304872;3956;number of WriteReq hits 
system.cpu16.dcache.WriteReq_hits::total;1127464;4750620;152625;99552;304872;3956;number of WriteReq hits 
system.cpu16.dcache.LoadLockedReq_hits::cpu16.data;24741;68995;1353;1521;2130;120;number of LoadLockedReq hits 
system.cpu16.dcache.LoadLockedReq_hits::total;24741;68995;1353;1521;2130;120;number of LoadLockedReq hits 
system.cpu16.dcache.StoreCondReq_hits::cpu16.data;12039;47373;1135;992;1425;56;number of StoreCondReq hits 
system.cpu16.dcache.StoreCondReq_hits::total;12039;47373;1135;992;1425;56;number of StoreCondReq hits 
system.cpu16.dcache.demand_hits::cpu16.data;3691664;16905760;404835;346275;1128148;11607;number of demand (read+write) hits 
system.cpu16.dcache.demand_hits::total;3691664;16905760;404835;346275;1128148;11607;number of demand (read+write) hits 
system.cpu16.dcache.overall_hits::cpu16.data;3691664;16905760;404835;346275;1128148;11607;number of overall hits 
system.cpu16.dcache.overall_hits::total;3691664;16905760;404835;346275;1128148;11607;number of overall hits 
system.cpu16.dcache.ReadReq_misses::cpu16.data;130163;671712;7326;10985;29297;170;number of ReadReq misses 
system.cpu16.dcache.ReadReq_misses::total;130163;671712;7326;10985;29297;170;number of ReadReq misses 
system.cpu16.dcache.WriteReq_misses::cpu16.data;7771;157237;2627;1606;27676;34;number of WriteReq misses 
system.cpu16.dcache.WriteReq_misses::total;7771;157237;2627;1606;27676;34;number of WriteReq misses 
system.cpu16.dcache.LoadLockedReq_misses::cpu16.data;2182;37625;184;386;837;6;number of LoadLockedReq misses 
system.cpu16.dcache.LoadLockedReq_misses::total;2182;37625;184;386;837;6;number of LoadLockedReq misses 
system.cpu16.dcache.StoreCondReq_misses::cpu16.data;5063;53478;271;694;1130;26;number of StoreCondReq misses 
system.cpu16.dcache.StoreCondReq_misses::total;5063;53478;271;694;1130;26;number of StoreCondReq misses 
system.cpu16.dcache.demand_misses::cpu16.data;137934;828949;9953;12591;56973;204;number of demand (read+write) misses 
system.cpu16.dcache.demand_misses::total;137934;828949;9953;12591;56973;204;number of demand (read+write) misses 
system.cpu16.dcache.overall_misses::cpu16.data;137934;828949;9953;12591;56973;204;number of overall misses 
system.cpu16.dcache.overall_misses::total;137934;828949;9953;12591;56973;204;number of overall misses 
system.cpu16.dcache.ReadReq_miss_latency::cpu16.data;10623955521;47464812931;601403916;788678217;2882756501;12471281;number of ReadReq miss cycles 
system.cpu16.dcache.ReadReq_miss_latency::total;10623955521;47464812931;601403916;788678217;2882756501;12471281;number of ReadReq miss cycles 
system.cpu16.dcache.WriteReq_miss_latency::cpu16.data;485649869;10147084715;244337958;103495261;2975471029;2278722;number of WriteReq miss cycles 
system.cpu16.dcache.WriteReq_miss_latency::total;485649869;10147084715;244337958;103495261;2975471029;2278722;number of WriteReq miss cycles 
system.cpu16.dcache.LoadLockedReq_miss_latency::cpu16.data;188591113;2380029727;16125231;26364738;57184957;463746;number of LoadLockedReq miss cycles 
system.cpu16.dcache.LoadLockedReq_miss_latency::total;188591113;2380029727;16125231;26364738;57184957;463746;number of LoadLockedReq miss cycles 
system.cpu16.dcache.StoreCondReq_miss_latency::cpu16.data;239476231;3255286905;14818859;39822735;66056759;1166985;number of StoreCondReq miss cycles 
system.cpu16.dcache.StoreCondReq_miss_latency::total;239476231;3255286905;14818859;39822735;66056759;1166985;number of StoreCondReq miss cycles 
system.cpu16.dcache.StoreCondFailReq_miss_latency::cpu16.data;59863998;6120999;864000;1090000;2540000;360000;number of StoreCondFailReq miss cycles 
system.cpu16.dcache.StoreCondFailReq_miss_latency::total;59863998;6120999;864000;1090000;2540000;360000;number of StoreCondFailReq miss cycles 
system.cpu16.dcache.demand_miss_latency::cpu16.data;11109605390;57611897646;845741874;892173478;5858227530;14750003;number of demand (read+write) miss cycles 
system.cpu16.dcache.demand_miss_latency::total;11109605390;57611897646;845741874;892173478;5858227530;14750003;number of demand (read+write) miss cycles 
system.cpu16.dcache.overall_miss_latency::cpu16.data;11109605390;57611897646;845741874;892173478;5858227530;14750003;number of overall miss cycles 
system.cpu16.dcache.overall_miss_latency::total;11109605390;57611897646;845741874;892173478;5858227530;14750003;number of overall miss cycles 
system.cpu16.dcache.ReadReq_accesses::cpu16.data;2694363;12826852;259536;257708;852573;7821;number of ReadReq accesses(hits+misses) 
system.cpu16.dcache.ReadReq_accesses::total;2694363;12826852;259536;257708;852573;7821;number of ReadReq accesses(hits+misses) 
system.cpu16.dcache.WriteReq_accesses::cpu16.data;1135235;4907857;155252;101158;332548;3990;number of WriteReq accesses(hits+misses) 
system.cpu16.dcache.WriteReq_accesses::total;1135235;4907857;155252;101158;332548;3990;number of WriteReq accesses(hits+misses) 
system.cpu16.dcache.LoadLockedReq_accesses::cpu16.data;26923;106620;1537;1907;2967;126;number of LoadLockedReq accesses(hits+misses) 
system.cpu16.dcache.LoadLockedReq_accesses::total;26923;106620;1537;1907;2967;126;number of LoadLockedReq accesses(hits+misses) 
system.cpu16.dcache.StoreCondReq_accesses::cpu16.data;17102;100851;1406;1686;2555;82;number of StoreCondReq accesses(hits+misses) 
system.cpu16.dcache.StoreCondReq_accesses::total;17102;100851;1406;1686;2555;82;number of StoreCondReq accesses(hits+misses) 
system.cpu16.dcache.demand_accesses::cpu16.data;3829598;17734709;414788;358866;1185121;11811;number of demand (read+write) accesses 
system.cpu16.dcache.demand_accesses::total;3829598;17734709;414788;358866;1185121;11811;number of demand (read+write) accesses 
system.cpu16.dcache.overall_accesses::cpu16.data;3829598;17734709;414788;358866;1185121;11811;number of overall (read+write) accesses 
system.cpu16.dcache.overall_accesses::total;3829598;17734709;414788;358866;1185121;11811;number of overall (read+write) accesses 
system.cpu16.dcache.ReadReq_miss_rate::cpu16.data;0.048309;0.052368;0.028227;0.042626;0.034363;0.021736;miss rate for ReadReq accesses 
system.cpu16.dcache.ReadReq_miss_rate::total;0.048309;0.052368;0.028227;0.042626;0.034363;0.021736;miss rate for ReadReq accesses 
system.cpu16.dcache.WriteReq_miss_rate::cpu16.data;0.006845;0.032038;0.016921;0.015876;0.083224;0.008521;miss rate for WriteReq accesses 
system.cpu16.dcache.WriteReq_miss_rate::total;0.006845;0.032038;0.016921;0.015876;0.083224;0.008521;miss rate for WriteReq accesses 
system.cpu16.dcache.LoadLockedReq_miss_rate::cpu16.data;0.081046;0.352889;0.119714;0.202412;0.282103;0.047619;miss rate for LoadLockedReq accesses 
system.cpu16.dcache.LoadLockedReq_miss_rate::total;0.081046;0.352889;0.119714;0.202412;0.282103;0.047619;miss rate for LoadLockedReq accesses 
system.cpu16.dcache.StoreCondReq_miss_rate::cpu16.data;0.296047;0.530267;0.192745;0.411625;0.442270;0.317073;miss rate for StoreCondReq accesses 
system.cpu16.dcache.StoreCondReq_miss_rate::total;0.296047;0.530267;0.192745;0.411625;0.442270;0.317073;miss rate for StoreCondReq accesses 
system.cpu16.dcache.demand_miss_rate::cpu16.data;0.036018;0.046742;0.023995;0.035086;0.048074;0.017272;miss rate for demand accesses 
system.cpu16.dcache.demand_miss_rate::total;0.036018;0.046742;0.023995;0.035086;0.048074;0.017272;miss rate for demand accesses 
system.cpu16.dcache.overall_miss_rate::cpu16.data;0.036018;0.046742;0.023995;0.035086;0.048074;0.017272;miss rate for overall accesses 
system.cpu16.dcache.overall_miss_rate::total;0.036018;0.046742;0.023995;0.035086;0.048074;0.017272;miss rate for overall accesses 
system.cpu16.dcache.ReadReq_avg_miss_latency::cpu16.data;81620.395358;70662.446005;82091.716626;71795.923259;98397.668737;73360.476471;average ReadReq miss latency 
system.cpu16.dcache.ReadReq_avg_miss_latency::total;81620.395358;70662.446005;82091.716626;71795.923259;98397.668737;73360.476471;average ReadReq miss latency 
system.cpu16.dcache.WriteReq_avg_miss_latency::cpu16.data;62495.157509;64533.695727;93010.261896;64442.877335;107510.876897;67021.235294;average WriteReq miss latency 
system.cpu16.dcache.WriteReq_avg_miss_latency::total;62495.157509;64533.695727;93010.261896;64442.877335;107510.876897;67021.235294;average WriteReq miss latency 
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::cpu16.data;86430.390926;63256.604040;87637.125000;68302.430052;68321.334528;77291;average LoadLockedReq miss latency 
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::total;86430.390926;63256.604040;87637.125000;68302.430052;68321.334528;77291;average LoadLockedReq miss latency 
system.cpu16.dcache.StoreCondReq_avg_miss_latency::cpu16.data;47299.275331;60871.515483;54682.136531;57381.462536;58457.308850;44884.038462;average StoreCondReq miss latency 
system.cpu16.dcache.StoreCondReq_avg_miss_latency::total;47299.275331;60871.515483;54682.136531;57381.462536;58457.308850;44884.038462;average StoreCondReq miss latency 
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::cpu16.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu16.dcache.demand_avg_miss_latency::cpu16.data;80542.907405;69499.930208;84973.563147;70858.031769;102824.627982;72303.936275;average overall miss latency 
system.cpu16.dcache.demand_avg_miss_latency::total;80542.907405;69499.930208;84973.563147;70858.031769;102824.627982;72303.936275;average overall miss latency 
system.cpu16.dcache.overall_avg_miss_latency::cpu16.data;80542.907405;69499.930208;84973.563147;70858.031769;102824.627982;72303.936275;average overall miss latency 
system.cpu16.dcache.overall_avg_miss_latency::total;80542.907405;69499.930208;84973.563147;70858.031769;102824.627982;72303.936275;average overall miss latency 
system.cpu16.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu16.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu16.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu16.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu16.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu16.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu16.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu16.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu16.dcache.writebacks::writebacks;3277;69574;3513;665;26981;2;number of writebacks 
system.cpu16.dcache.writebacks::total;3277;69574;3513;665;26981;2;number of writebacks 
system.cpu16.dcache.ReadReq_mshr_misses::cpu16.data;130163;671712;7326;10985;29297;170;number of ReadReq MSHR misses 
system.cpu16.dcache.ReadReq_mshr_misses::total;130163;671712;7326;10985;29297;170;number of ReadReq MSHR misses 
system.cpu16.dcache.WriteReq_mshr_misses::cpu16.data;7771;157237;2627;1606;27676;34;number of WriteReq MSHR misses 
system.cpu16.dcache.WriteReq_mshr_misses::total;7771;157237;2627;1606;27676;34;number of WriteReq MSHR misses 
system.cpu16.dcache.LoadLockedReq_mshr_misses::cpu16.data;2182;37625;184;386;837;6;number of LoadLockedReq MSHR misses 
system.cpu16.dcache.LoadLockedReq_mshr_misses::total;2182;37625;184;386;837;6;number of LoadLockedReq MSHR misses 
system.cpu16.dcache.StoreCondReq_mshr_misses::cpu16.data;5061;53446;271;694;1128;26;number of StoreCondReq MSHR misses 
system.cpu16.dcache.StoreCondReq_mshr_misses::total;5061;53446;271;694;1128;26;number of StoreCondReq MSHR misses 
system.cpu16.dcache.demand_mshr_misses::cpu16.data;137934;828949;9953;12591;56973;204;number of demand (read+write) MSHR misses 
system.cpu16.dcache.demand_mshr_misses::total;137934;828949;9953;12591;56973;204;number of demand (read+write) MSHR misses 
system.cpu16.dcache.overall_mshr_misses::cpu16.data;137934;828949;9953;12591;56973;204;number of overall MSHR misses 
system.cpu16.dcache.overall_mshr_misses::total;137934;828949;9953;12591;56973;204;number of overall MSHR misses 
system.cpu16.dcache.ReadReq_mshr_miss_latency::cpu16.data;7298459479;31911426069;419544084;530734783;2129304499;7727719;number of ReadReq MSHR miss cycles 
system.cpu16.dcache.ReadReq_mshr_miss_latency::total;7298459479;31911426069;419544084;530734783;2129304499;7727719;number of ReadReq MSHR miss cycles 
system.cpu16.dcache.WriteReq_mshr_miss_latency::cpu16.data;246420131;6071661285;177069042;59086739;2242687971;1212278;number of WriteReq MSHR miss cycles 
system.cpu16.dcache.WriteReq_mshr_miss_latency::total;246420131;6071661285;177069042;59086739;2242687971;1212278;number of WriteReq MSHR miss cycles 
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::cpu16.data;132178887;1546962273;11400769;17566262;38152043;311254;number of LoadLockedReq MSHR miss cycles 
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::total;132178887;1546962273;11400769;17566262;38152043;311254;number of LoadLockedReq MSHR miss cycles 
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::cpu16.data;116516769;2004389095;7628141;22057265;39419241;548015;number of StoreCondReq MSHR miss cycles 
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::total;116516769;2004389095;7628141;22057265;39419241;548015;number of StoreCondReq MSHR miss cycles 
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::cpu16.data;42110002;4240001;600000;760000;1770000;250000;number of StoreCondFailReq MSHR miss cycles 
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::total;42110002;4240001;600000;760000;1770000;250000;number of StoreCondFailReq MSHR miss cycles 
system.cpu16.dcache.demand_mshr_miss_latency::cpu16.data;7544879610;37983087354;596613126;589821522;4371992470;8939997;number of demand (read+write) MSHR miss cycles 
system.cpu16.dcache.demand_mshr_miss_latency::total;7544879610;37983087354;596613126;589821522;4371992470;8939997;number of demand (read+write) MSHR miss cycles 
system.cpu16.dcache.overall_mshr_miss_latency::cpu16.data;7544879610;37983087354;596613126;589821522;4371992470;8939997;number of overall MSHR miss cycles 
system.cpu16.dcache.overall_mshr_miss_latency::total;7544879610;37983087354;596613126;589821522;4371992470;8939997;number of overall MSHR miss cycles 
system.cpu16.dcache.ReadReq_mshr_uncacheable_latency::cpu16.data;15321000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu16.dcache.ReadReq_mshr_uncacheable_latency::total;15321000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu16.dcache.WriteReq_mshr_uncacheable_latency::cpu16.data;1305030000;2863028000;52237000;93550000;95838000;6220000;number of WriteReq MSHR uncacheable cycles 
system.cpu16.dcache.WriteReq_mshr_uncacheable_latency::total;1305030000;2863028000;52237000;93550000;95838000;6220000;number of WriteReq MSHR uncacheable cycles 
system.cpu16.dcache.overall_mshr_uncacheable_latency::cpu16.data;1320351000;2863028000;52237000;93550000;95838000;6220000;number of overall MSHR uncacheable cycles 
system.cpu16.dcache.overall_mshr_uncacheable_latency::total;1320351000;2863028000;52237000;93550000;95838000;6220000;number of overall MSHR uncacheable cycles 
system.cpu16.dcache.ReadReq_mshr_miss_rate::cpu16.data;0.048309;0.052368;0.028227;0.042626;0.034363;0.021736;mshr miss rate for ReadReq accesses 
system.cpu16.dcache.ReadReq_mshr_miss_rate::total;0.048309;0.052368;0.028227;0.042626;0.034363;0.021736;mshr miss rate for ReadReq accesses 
system.cpu16.dcache.WriteReq_mshr_miss_rate::cpu16.data;0.006845;0.032038;0.016921;0.015876;0.083224;0.008521;mshr miss rate for WriteReq accesses 
system.cpu16.dcache.WriteReq_mshr_miss_rate::total;0.006845;0.032038;0.016921;0.015876;0.083224;0.008521;mshr miss rate for WriteReq accesses 
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::cpu16.data;0.081046;0.352889;0.119714;0.202412;0.282103;0.047619;mshr miss rate for LoadLockedReq accesses 
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::total;0.081046;0.352889;0.119714;0.202412;0.282103;0.047619;mshr miss rate for LoadLockedReq accesses 
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::cpu16.data;0.295930;0.529950;0.192745;0.411625;0.441487;0.317073;mshr miss rate for StoreCondReq accesses 
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::total;0.295930;0.529950;0.192745;0.411625;0.441487;0.317073;mshr miss rate for StoreCondReq accesses 
system.cpu16.dcache.demand_mshr_miss_rate::cpu16.data;0.036018;0.046742;0.023995;0.035086;0.048074;0.017272;mshr miss rate for demand accesses 
system.cpu16.dcache.demand_mshr_miss_rate::total;0.036018;0.046742;0.023995;0.035086;0.048074;0.017272;mshr miss rate for demand accesses 
system.cpu16.dcache.overall_mshr_miss_rate::cpu16.data;0.036018;0.046742;0.023995;0.035086;0.048074;0.017272;mshr miss rate for overall accesses 
system.cpu16.dcache.overall_mshr_miss_rate::total;0.036018;0.046742;0.023995;0.035086;0.048074;0.017272;mshr miss rate for overall accesses 
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::cpu16.data;56071.690719;47507.601575;57267.824734;48314.500046;72679.950131;45457.170588;average ReadReq mshr miss latency 
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::total;56071.690719;47507.601575;57267.824734;48314.500046;72679.950131;45457.170588;average ReadReq mshr miss latency 
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::cpu16.data;31710.221464;38614.710819;67403.518081;36791.244707;81033.674339;35655.235294;average WriteReq mshr miss latency 
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::total;31710.221464;38614.710819;67403.518081;36791.244707;81033.674339;35655.235294;average WriteReq mshr miss latency 
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu16.data;60576.941797;41115.276359;61960.701087;45508.450777;45581.891278;51875.666667;average LoadLockedReq mshr miss latency 
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::total;60576.941797;41115.276359;61960.701087;45508.450777;45581.891278;51875.666667;average LoadLockedReq mshr miss latency 
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::cpu16.data;23022.479549;37503.070295;28148.121771;31782.802594;34946.135638;21077.500000;average StoreCondReq mshr miss latency 
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::total;23022.479549;37503.070295;28148.121771;31782.802594;34946.135638;21077.500000;average StoreCondReq mshr miss latency 
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu16.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu16.dcache.demand_avg_mshr_miss_latency::cpu16.data;54699.201140;45820.777097;59943.044911;46844.692399;76737.971846;43823.514706;average overall mshr miss latency 
system.cpu16.dcache.demand_avg_mshr_miss_latency::total;54699.201140;45820.777097;59943.044911;46844.692399;76737.971846;43823.514706;average overall mshr miss latency 
system.cpu16.dcache.overall_avg_mshr_miss_latency::cpu16.data;54699.201140;45820.777097;59943.044911;46844.692399;76737.971846;43823.514706;average overall mshr miss latency 
system.cpu16.dcache.overall_avg_mshr_miss_latency::total;54699.201140;45820.777097;59943.044911;46844.692399;76737.971846;43823.514706;average overall mshr miss latency 
system.cpu16.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu16.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu16.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu16.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu16.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu16.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu16.dcache.overall_avg_mshr_uncacheable_latency::cpu16.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu16.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu16.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu17.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu17.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu17.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu17.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu17.dtb.read_hits;2713759;8253108;93342;195062;897292;7671;DTB read hits 
system.cpu17.dtb.read_misses;0;379;324;0;2743;0;DTB read misses 
system.cpu17.dtb.read_acv;0;0;12;0;0;0;DTB read access violations 
system.cpu17.dtb.read_accesses;0;151170;1837;0;623875;0;DTB read accesses 
system.cpu17.dtb.write_hits;1165641;3290842;51880;80296;350746;4119;DTB write hits 
system.cpu17.dtb.write_misses;0;299;38;0;25036;0;DTB write misses 
system.cpu17.dtb.write_acv;0;0;9;0;0;0;DTB write access violations 
system.cpu17.dtb.write_accesses;0;47285;879;0;194698;0;DTB write accesses 
system.cpu17.dtb.data_hits;3879400;11543950;145222;275358;1248038;11790;DTB hits 
system.cpu17.dtb.data_misses;0;678;362;0;27779;0;DTB misses 
system.cpu17.dtb.data_acv;0;0;21;0;0;0;DTB access violations 
system.cpu17.dtb.data_accesses;0;198455;2716;0;818573;0;DTB accesses 
system.cpu17.itb.fetch_hits;1050066;2490846;62389;66279;3795765;4993;ITB hits 
system.cpu17.itb.fetch_misses;0;37;125;0;34;0;ITB misses 
system.cpu17.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu17.itb.fetch_accesses;1050066;2490883;62514;66279;3795799;4993;ITB accesses 
system.cpu17.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu17.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu17.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu17.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu17.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu17.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu17.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu17.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu17.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu17.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu17.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu17.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu17.numCycles;540921530;484179698;17187305;29980652;29394534;2343748;number of cpu cycles simulated 
system.cpu17.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu17.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu17.committedInsts;12541620;37858886;438841;919875;4995793;33393;Number of instructions committed 
system.cpu17.committedOps;12541620;37858886;438841;919875;4995793;33393;Number of ops (including micro ops) committed 
system.cpu17.num_int_alu_accesses;12127407;36836531;421103;893344;3331290;31837;Number of integer alu accesses 
system.cpu17.num_fp_alu_accesses;1746;529957;384;0;1596039;0;Number of float alu accesses 
system.cpu17.num_func_calls;489925;1366788;14924;34564;44548;1412;number of times a function call or return occured 
system.cpu17.num_conditional_control_insts;1139999;4226578;41818;88703;310109;2493;number of instructions that are conditional controls 
system.cpu17.num_int_insts;12127407;36836531;421103;893344;3331290;31837;number of integer instructions 
system.cpu17.num_fp_insts;1746;529957;384;0;1596039;0;number of float instructions 
system.cpu17.num_int_register_reads;16648420;51689795;564977;1238338;6054858;42814;number of times the integer registers were read 
system.cpu17.num_int_register_writes;9684155;28587118;323653;713299;2610740;25008;number of times the integer registers were written 
system.cpu17.num_fp_register_reads;890;424837;186;0;2707959;0;number of times the floating registers were read 
system.cpu17.num_fp_register_writes;896;356560;189;0;1576788;0;number of times the floating registers were written 
system.cpu17.num_mem_refs;3884661;11590968;146543;275698;1279777;11815;number of memory refs 
system.cpu17.num_load_insts;2713893;8276762;94229;195062;903232;7671;Number of load instructions 
system.cpu17.num_store_insts;1170768;3314206;52314;80636;376545;4144;Number of store instructions 
system.cpu17.num_idle_cycles;506773606.651335;379007694.794587;15952012.690124;27503716.107423;16188726.680798;2252610.106738;Number of idle cycles 
system.cpu17.num_busy_cycles;34147923.348665;105172003.205413;1235292.309876;2476935.892577;13205807.319202;91137.893262;Number of busy cycles 
system.cpu17.not_idle_fraction;0.063129;0.217217;0.071872;0.082618;0.449261;0.038886;Percentage of non-idle cycles 
system.cpu17.idle_fraction;0.936871;0.782783;0.928128;0.917382;0.550739;0.961114;Percentage of idle cycles 
system.cpu17.Branches;1866807;6119316;63608;138692;374078;4645;Number of branches fetched 
system.cpu17.op_class::No_OpClass;46834;110385;4526;3136;75074;218;Class of executed instruction 
system.cpu17.op_class::IntAlu;8168990;25190297;264849;612976;1793123;19398;Class of executed instruction 
system.cpu17.op_class::IntMult;49001;125638;1260;3649;4246;120;Class of executed instruction 
system.cpu17.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu17.op_class::FloatAdd;88;98176;47;0;803567;0;Class of executed instruction 
system.cpu17.op_class::FloatCmp;0;8494;0;0;0;0;Class of executed instruction 
system.cpu17.op_class::FloatCvt;0;2601;0;0;10;0;Class of executed instruction 
system.cpu17.op_class::FloatMult;0;24118;0;0;754103;0;Class of executed instruction 
system.cpu17.op_class::FloatDiv;8;5320;3;0;0;0;Class of executed instruction 
system.cpu17.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu17.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu17.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu17.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu17.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu17.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu17.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu17.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu17.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu17.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu17.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu17.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu17.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu17.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu17.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu17.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu17.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu17.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu17.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu17.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu17.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu17.op_class::MemRead;2748503;8386294;96794;197286;908112;7832;Class of executed instruction 
system.cpu17.op_class::MemWrite;1170781;3320655;52341;80636;376858;4144;Class of executed instruction 
system.cpu17.op_class::IprAccess;357415;587586;19404;22192;308479;1681;Class of executed instruction 
system.cpu17.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu17.op_class::total;12541620;37859564;439224;919875;5023572;33393;Class of executed instruction 
system.cpu17.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu17.kern.inst.quiesce;7923;6296;206;337;225;25;number of quiesce instructions executed 
system.cpu17.kern.inst.hwrei;87870;128926;3930;5409;34773;412;number of hwrei instructions executed 
system.cpu17.kern.ipl_count::0;19509;33843;847;1226;1713;92;number of times we switched to this ipl 
system.cpu17.kern.ipl_count::22;4960;4964;176;307;302;24;number of times we switched to this ipl 
system.cpu17.kern.ipl_count::30;87;2312;35;33;75;1;number of times we switched to this ipl 
system.cpu17.kern.ipl_count::31;53352;66399;1934;3217;3920;247;number of times we switched to this ipl 
system.cpu17.kern.ipl_count::total;77908;107518;2992;4783;6010;364;number of times we switched to this ipl 
system.cpu17.kern.ipl_good::0;19509;33843;847;1226;1713;92;number of times we switched to this ipl from a different ipl 
system.cpu17.kern.ipl_good::22;4960;4964;176;307;302;24;number of times we switched to this ipl from a different ipl 
system.cpu17.kern.ipl_good::30;87;2312;35;33;75;1;number of times we switched to this ipl from a different ipl 
system.cpu17.kern.ipl_good::31;19422;31540;814;1193;1660;91;number of times we switched to this ipl from a different ipl 
system.cpu17.kern.ipl_good::total;43978;72659;1872;2759;3750;208;number of times we switched to this ipl from a different ipl 
system.cpu17.kern.ipl_ticks::0;4681374800000;3992624120000;164837840000;289122420000;268783120000;22670360000;number of cycles we spent at this ipl 
system.cpu17.kern.ipl_ticks::22;15372320000;16582490000;548480000;954850000;991490000;74220000;number of cycles we spent at this ipl 
system.cpu17.kern.ipl_ticks::30;866540000;16145260000;337970000;327750000;657730000;9980000;number of cycles we spent at this ipl 
system.cpu17.kern.ipl_ticks::31;711601360000;816445110000;6148760000;9401500000;23513000000;682920000;number of cycles we spent at this ipl 
system.cpu17.kern.ipl_ticks::total;5409215020000;4841796980000;171873050000;299806520000;293945340000;23437480000;number of cycles we spent at this ipl 
system.cpu17.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu17.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu17.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu17.kern.ipl_used::31;0.364035;0.475007;0.420889;0.370842;0.423469;0.368421;fraction of swpipl calls that actually changed the ipl 
system.cpu17.kern.ipl_used::total;0.564486;0.675785;0.625668;0.576835;0.623960;0.571429;fraction of swpipl calls that actually changed the ipl 
system.cpu17.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu17.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu17.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu17.kern.callpal::swpctx;26;4573;59;;102;;number of callpals executed 
system.cpu17.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu17.kern.callpal::swpipl;67813;89430;2505;4103;5110;314;number of callpals executed 
system.cpu17.kern.callpal::rdps;9920;10217;357;626;602;48;number of callpals executed 
system.cpu17.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu17.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu17.kern.callpal::rti;5047;10819;277;340;525;25;number of callpals executed 
system.cpu17.kern.callpal::rdunique;1;288;;;73;;number of callpals executed 
system.cpu17.kern.callpal::total;82821;120942;3212;5069;6585;387;number of callpals executed 
system.cpu17.kern.mode_switch::kernel;5075;15392;336;340;627;25;number of protection mode switches 
system.cpu17.kern.mode_switch::user;0;3576;67;0;270;0;number of protection mode switches 
system.cpu17.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu17.kern.mode_switch_good::kernel;0;0.232328;0.199405;0;0.430622;0;fraction of useful protection mode switches 
system.cpu17.kern.mode_switch_good::user;nan;1;1;nan;1;nan;fraction of useful protection mode switches 
system.cpu17.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu17.kern.mode_switch_good::total;0;0.377056;0.332506;0;0.602007;0;fraction of useful protection mode switches 
system.cpu17.kern.mode_ticks::kernel;0;10164193710000;87673390000;0;570269440000;0;number of ticks spent at the given mode 
system.cpu17.kern.mode_ticks::user;0;22400090000;417870000;0;93342760000;0;number of ticks spent at the given mode 
system.cpu17.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu17.kern.swap_context;27;4573;59;0;102;0;number of times the context was actually changed 
system.cpu17.icache.tags.replacements;23853;331972;2889;2457;9665;54;number of replacements 
system.cpu17.icache.tags.tagsinuse;378.039536;495.567284;511.173220;512;512;512;Cycle average of tags in use 
system.cpu17.icache.tags.total_refs;6928420;36673087;6543965;292156;4187006;1821204;Total number of references to valid blocks. 
system.cpu17.icache.tags.sampled_refs;23853;331972;2889;2457;9665;566;Sample count of references to valid blocks. 
system.cpu17.icache.tags.avg_refs;290.463254;110.470422;2265.131533;118.907611;433.213244;3217.674912;Average number of references to valid blocks. 
system.cpu17.icache.tags.warmup_cycle;0;0;10272028596250;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu17.icache.tags.occ_blocks::cpu17.inst;378.039536;495.567284;511.173220;512;512;512;Average occupied blocks per requestor 
system.cpu17.icache.tags.occ_percent::cpu17.inst;0.738358;0.967905;0.998385;1;1;1;Average percentage of cache occupancy 
system.cpu17.icache.tags.occ_percent::total;0.738358;0.967905;0.998385;1;1;1;Average percentage of cache occupancy 
system.cpu17.icache.tags.occ_task_id_blocks::1024;427;505;512;512;512;512;Occupied blocks per task id 
system.cpu17.icache.tags.age_task_id_blocks_1024::2;2;2;2;2;2;2;Occupied blocks per task id 
system.cpu17.icache.tags.age_task_id_blocks_1024::3;15;;;12;;;Occupied blocks per task id 
system.cpu17.icache.tags.age_task_id_blocks_1024::4;410;503;510;498;510;510;Occupied blocks per task id 
system.cpu17.icache.tags.occ_task_id_percent::1024;0.833984;0.986328;1;1;1;1;Percentage of cache occupancy per task id 
system.cpu17.icache.tags.tag_accesses;25107528;76051178;881344;1842207;10056809;66840;Number of tag accesses 
system.cpu17.icache.tags.data_accesses;25107528;76051178;881344;1842207;10056809;66840;Number of data accesses 
system.cpu17.icache.ReadReq_hits::cpu17.inst;12517332;37527514;436328;917418;5013907;33339;number of ReadReq hits 
system.cpu17.icache.ReadReq_hits::total;12517332;37527514;436328;917418;5013907;33339;number of ReadReq hits 
system.cpu17.icache.demand_hits::cpu17.inst;12517332;37527514;436328;917418;5013907;33339;number of demand (read+write) hits 
system.cpu17.icache.demand_hits::total;12517332;37527514;436328;917418;5013907;33339;number of demand (read+write) hits 
system.cpu17.icache.overall_hits::cpu17.inst;12517332;37527514;436328;917418;5013907;33339;number of overall hits 
system.cpu17.icache.overall_hits::total;12517332;37527514;436328;917418;5013907;33339;number of overall hits 
system.cpu17.icache.ReadReq_misses::cpu17.inst;24288;332050;2896;2457;9665;54;number of ReadReq misses 
system.cpu17.icache.ReadReq_misses::total;24288;332050;2896;2457;9665;54;number of ReadReq misses 
system.cpu17.icache.demand_misses::cpu17.inst;24288;332050;2896;2457;9665;54;number of demand (read+write) misses 
system.cpu17.icache.demand_misses::total;24288;332050;2896;2457;9665;54;number of demand (read+write) misses 
system.cpu17.icache.overall_misses::cpu17.inst;24288;332050;2896;2457;9665;54;number of overall misses 
system.cpu17.icache.overall_misses::total;24288;332050;2896;2457;9665;54;number of overall misses 
system.cpu17.icache.ReadReq_miss_latency::cpu17.inst;2705567750;32417479998;289211750;257084250;994909250;6093250;number of ReadReq miss cycles 
system.cpu17.icache.ReadReq_miss_latency::total;2705567750;32417479998;289211750;257084250;994909250;6093250;number of ReadReq miss cycles 
system.cpu17.icache.demand_miss_latency::cpu17.inst;2705567750;32417479998;289211750;257084250;994909250;6093250;number of demand (read+write) miss cycles 
system.cpu17.icache.demand_miss_latency::total;2705567750;32417479998;289211750;257084250;994909250;6093250;number of demand (read+write) miss cycles 
system.cpu17.icache.overall_miss_latency::cpu17.inst;2705567750;32417479998;289211750;257084250;994909250;6093250;number of overall miss cycles 
system.cpu17.icache.overall_miss_latency::total;2705567750;32417479998;289211750;257084250;994909250;6093250;number of overall miss cycles 
system.cpu17.icache.ReadReq_accesses::cpu17.inst;12541620;37859564;439224;919875;5023572;33393;number of ReadReq accesses(hits+misses) 
system.cpu17.icache.ReadReq_accesses::total;12541620;37859564;439224;919875;5023572;33393;number of ReadReq accesses(hits+misses) 
system.cpu17.icache.demand_accesses::cpu17.inst;12541620;37859564;439224;919875;5023572;33393;number of demand (read+write) accesses 
system.cpu17.icache.demand_accesses::total;12541620;37859564;439224;919875;5023572;33393;number of demand (read+write) accesses 
system.cpu17.icache.overall_accesses::cpu17.inst;12541620;37859564;439224;919875;5023572;33393;number of overall (read+write) accesses 
system.cpu17.icache.overall_accesses::total;12541620;37859564;439224;919875;5023572;33393;number of overall (read+write) accesses 
system.cpu17.icache.ReadReq_miss_rate::cpu17.inst;0.001937;0.008771;0.006593;0.002671;0.001924;0.001617;miss rate for ReadReq accesses 
system.cpu17.icache.ReadReq_miss_rate::total;0.001937;0.008771;0.006593;0.002671;0.001924;0.001617;miss rate for ReadReq accesses 
system.cpu17.icache.demand_miss_rate::cpu17.inst;0.001937;0.008771;0.006593;0.002671;0.001924;0.001617;miss rate for demand accesses 
system.cpu17.icache.demand_miss_rate::total;0.001937;0.008771;0.006593;0.002671;0.001924;0.001617;miss rate for demand accesses 
system.cpu17.icache.overall_miss_rate::cpu17.inst;0.001937;0.008771;0.006593;0.002671;0.001924;0.001617;miss rate for overall accesses 
system.cpu17.icache.overall_miss_rate::total;0.001937;0.008771;0.006593;0.002671;0.001924;0.001617;miss rate for overall accesses 
system.cpu17.icache.ReadReq_avg_miss_latency::cpu17.inst;111395.246624;97628.308984;99865.935773;104633.394383;102939.394723;112837.962963;average ReadReq miss latency 
system.cpu17.icache.ReadReq_avg_miss_latency::total;111395.246624;97628.308984;99865.935773;104633.394383;102939.394723;112837.962963;average ReadReq miss latency 
system.cpu17.icache.demand_avg_miss_latency::cpu17.inst;111395.246624;97628.308984;99865.935773;104633.394383;102939.394723;112837.962963;average overall miss latency 
system.cpu17.icache.demand_avg_miss_latency::total;111395.246624;97628.308984;99865.935773;104633.394383;102939.394723;112837.962963;average overall miss latency 
system.cpu17.icache.overall_avg_miss_latency::cpu17.inst;111395.246624;97628.308984;99865.935773;104633.394383;102939.394723;112837.962963;average overall miss latency 
system.cpu17.icache.overall_avg_miss_latency::total;111395.246624;97628.308984;99865.935773;104633.394383;102939.394723;112837.962963;average overall miss latency 
system.cpu17.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu17.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu17.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu17.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu17.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu17.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu17.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu17.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu17.icache.ReadReq_mshr_misses::cpu17.inst;24288;332050;2896;2457;9665;54;number of ReadReq MSHR misses 
system.cpu17.icache.ReadReq_mshr_misses::total;24288;332050;2896;2457;9665;54;number of ReadReq MSHR misses 
system.cpu17.icache.demand_mshr_misses::cpu17.inst;24288;332050;2896;2457;9665;54;number of demand (read+write) MSHR misses 
system.cpu17.icache.demand_mshr_misses::total;24288;332050;2896;2457;9665;54;number of demand (read+write) MSHR misses 
system.cpu17.icache.overall_mshr_misses::cpu17.inst;24288;332050;2896;2457;9665;54;number of overall MSHR misses 
system.cpu17.icache.overall_mshr_misses::total;24288;332050;2896;2457;9665;54;number of overall MSHR misses 
system.cpu17.icache.ReadReq_mshr_miss_latency::cpu17.inst;2057972250;23879865002;213696250;193040750;744041750;4607750;number of ReadReq MSHR miss cycles 
system.cpu17.icache.ReadReq_mshr_miss_latency::total;2057972250;23879865002;213696250;193040750;744041750;4607750;number of ReadReq MSHR miss cycles 
system.cpu17.icache.demand_mshr_miss_latency::cpu17.inst;2057972250;23879865002;213696250;193040750;744041750;4607750;number of demand (read+write) MSHR miss cycles 
system.cpu17.icache.demand_mshr_miss_latency::total;2057972250;23879865002;213696250;193040750;744041750;4607750;number of demand (read+write) MSHR miss cycles 
system.cpu17.icache.overall_mshr_miss_latency::cpu17.inst;2057972250;23879865002;213696250;193040750;744041750;4607750;number of overall MSHR miss cycles 
system.cpu17.icache.overall_mshr_miss_latency::total;2057972250;23879865002;213696250;193040750;744041750;4607750;number of overall MSHR miss cycles 
system.cpu17.icache.ReadReq_mshr_miss_rate::cpu17.inst;0.001937;0.008771;0.006593;0.002671;0.001924;0.001617;mshr miss rate for ReadReq accesses 
system.cpu17.icache.ReadReq_mshr_miss_rate::total;0.001937;0.008771;0.006593;0.002671;0.001924;0.001617;mshr miss rate for ReadReq accesses 
system.cpu17.icache.demand_mshr_miss_rate::cpu17.inst;0.001937;0.008771;0.006593;0.002671;0.001924;0.001617;mshr miss rate for demand accesses 
system.cpu17.icache.demand_mshr_miss_rate::total;0.001937;0.008771;0.006593;0.002671;0.001924;0.001617;mshr miss rate for demand accesses 
system.cpu17.icache.overall_mshr_miss_rate::cpu17.inst;0.001937;0.008771;0.006593;0.002671;0.001924;0.001617;mshr miss rate for overall accesses 
system.cpu17.icache.overall_mshr_miss_rate::total;0.001937;0.008771;0.006593;0.002671;0.001924;0.001617;mshr miss rate for overall accesses 
system.cpu17.icache.ReadReq_avg_mshr_miss_latency::cpu17.inst;84732.059042;71916.473429;73790.141575;78567.663818;76983.109157;85328.703704;average ReadReq mshr miss latency 
system.cpu17.icache.ReadReq_avg_mshr_miss_latency::total;84732.059042;71916.473429;73790.141575;78567.663818;76983.109157;85328.703704;average ReadReq mshr miss latency 
system.cpu17.icache.demand_avg_mshr_miss_latency::cpu17.inst;84732.059042;71916.473429;73790.141575;78567.663818;76983.109157;85328.703704;average overall mshr miss latency 
system.cpu17.icache.demand_avg_mshr_miss_latency::total;84732.059042;71916.473429;73790.141575;78567.663818;76983.109157;85328.703704;average overall mshr miss latency 
system.cpu17.icache.overall_avg_mshr_miss_latency::cpu17.inst;84732.059042;71916.473429;73790.141575;78567.663818;76983.109157;85328.703704;average overall mshr miss latency 
system.cpu17.icache.overall_avg_mshr_miss_latency::total;84732.059042;71916.473429;73790.141575;78567.663818;76983.109157;85328.703704;average overall mshr miss latency 
system.cpu17.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu17.dcache.tags.replacements;75702;299129;3318;6273;49260;7;number of replacements 
system.cpu17.dcache.tags.tagsinuse;456.806023;828.555015;872.193500;843.894622;917.696794;836.465972;Cycle average of tags in use 
system.cpu17.dcache.tags.total_refs;1081262;9872652;3519888;37508;1818793;77993;Total number of references to valid blocks. 
system.cpu17.dcache.tags.sampled_refs;75702;299129;3318;6273;49260;787;Sample count of references to valid blocks. 
system.cpu17.dcache.tags.avg_refs;14.283137;33.004664;1060.846293;5.979276;36.922310;99.101652;Average number of references to valid blocks. 
system.cpu17.dcache.tags.warmup_cycle;0;0;10274749428750;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu17.dcache.tags.occ_blocks::cpu17.data;456.806023;828.555015;872.193500;843.894622;917.696794;836.465972;Average occupied blocks per requestor 
system.cpu17.dcache.tags.occ_percent::cpu17.data;0.446100;0.809136;0.851751;0.824116;0.896188;0.816861;Average percentage of cache occupancy 
system.cpu17.dcache.tags.occ_percent::total;0.446100;0.809136;0.851751;0.824116;0.896188;0.816861;Average percentage of cache occupancy 
system.cpu17.dcache.tags.occ_task_id_blocks::1024;604;758;861;816;840;780;Occupied blocks per task id 
system.cpu17.dcache.tags.age_task_id_blocks_1024::3;10;3;4;9;4;4;Occupied blocks per task id 
system.cpu17.dcache.tags.age_task_id_blocks_1024::4;594;755;857;807;836;776;Occupied blocks per task id 
system.cpu17.dcache.tags.occ_task_id_percent::1024;0.589844;0.740234;0.840820;0.796875;0.820312;0.761719;Percentage of cache occupancy per task id 
system.cpu17.dcache.tags.tag_accesses;7863799;23611217;295487;558714;2557985;23604;Number of tag accesses 
system.cpu17.dcache.tags.data_accesses;7863799;23611217;295487;558714;2557985;23604;Number of data accesses 
system.cpu17.dcache.ReadReq_hits::cpu17.data;2558918;7785086;89175;185145;867311;7458;number of ReadReq hits 
system.cpu17.dcache.ReadReq_hits::total;2558918;7785086;89175;185145;867311;7458;number of ReadReq hits 
system.cpu17.dcache.WriteReq_hits::cpu17.data;1126879;3136241;49148;77971;319380;3955;number of WriteReq hits 
system.cpu17.dcache.WriteReq_hits::total;1126879;3136241;49148;77971;319380;3955;number of WriteReq hits 
system.cpu17.dcache.LoadLockedReq_hits::cpu17.data;24076;45185;1224;1142;2371;97;number of LoadLockedReq hits 
system.cpu17.dcache.LoadLockedReq_hits::total;24076;45185;1224;1142;2371;97;number of LoadLockedReq hits 
system.cpu17.dcache.StoreCondReq_hits::cpu17.data;12038;30239;928;717;1526;55;number of StoreCondReq hits 
system.cpu17.dcache.StoreCondReq_hits::total;12038;30239;928;717;1526;55;number of StoreCondReq hits 
system.cpu17.dcache.demand_hits::cpu17.data;3685797;10921327;138323;263116;1186691;11413;number of demand (read+write) hits 
system.cpu17.dcache.demand_hits::total;3685797;10921327;138323;263116;1186691;11413;number of demand (read+write) hits 
system.cpu17.dcache.overall_hits::cpu17.data;3685797;10921327;138323;263116;1186691;11413;number of overall hits 
system.cpu17.dcache.overall_hits::total;3685797;10921327;138323;263116;1186691;11413;number of overall hits 
system.cpu17.dcache.ReadReq_misses::cpu17.data;128620;424710;3370;8673;29838;109;number of ReadReq misses 
system.cpu17.dcache.ReadReq_misses::total;128620;424710;3370;8673;29838;109;number of ReadReq misses 
system.cpu17.dcache.WriteReq_misses::cpu17.data;7764;93890;1279;752;27882;35;number of WriteReq misses 
system.cpu17.dcache.WriteReq_misses::total;7764;93890;1279;752;27882;35;number of WriteReq misses 
system.cpu17.dcache.LoadLockedReq_misses::cpu17.data;2208;21402;120;102;969;7;number of LoadLockedReq misses 
system.cpu17.dcache.LoadLockedReq_misses::total;2208;21402;120;102;969;7;number of LoadLockedReq misses 
system.cpu17.dcache.StoreCondReq_misses::cpu17.data;4938;32794;275;350;1334;24;number of StoreCondReq misses 
system.cpu17.dcache.StoreCondReq_misses::total;4938;32794;275;350;1334;24;number of StoreCondReq misses 
system.cpu17.dcache.demand_misses::cpu17.data;136384;518600;4649;9425;57720;144;number of demand (read+write) misses 
system.cpu17.dcache.demand_misses::total;136384;518600;4649;9425;57720;144;number of demand (read+write) misses 
system.cpu17.dcache.overall_misses::cpu17.data;136384;518600;4649;9425;57720;144;number of overall misses 
system.cpu17.dcache.overall_misses::total;136384;518600;4649;9425;57720;144;number of overall misses 
system.cpu17.dcache.ReadReq_miss_latency::cpu17.data;10257206606;29963598203;300456336;622150776;2910981599;8122097;number of ReadReq miss cycles 
system.cpu17.dcache.ReadReq_miss_latency::total;10257206606;29963598203;300456336;622150776;2910981599;8122097;number of ReadReq miss cycles 
system.cpu17.dcache.WriteReq_miss_latency::cpu17.data;479246884;6030633315;108138204;47477739;2939094102;2452471;number of WriteReq miss cycles 
system.cpu17.dcache.WriteReq_miss_latency::total;479246884;6030633315;108138204;47477739;2939094102;2452471;number of WriteReq miss cycles 
system.cpu17.dcache.LoadLockedReq_miss_latency::cpu17.data;189504276;1355155214;8852234;8744490;66302977;514750;number of LoadLockedReq miss cycles 
system.cpu17.dcache.LoadLockedReq_miss_latency::total;189504276;1355155214;8852234;8744490;66302977;514750;number of LoadLockedReq miss cycles 
system.cpu17.dcache.StoreCondReq_miss_latency::cpu17.data;239138253;1976824809;15144863;18576761;78615744;1237986;number of StoreCondReq miss cycles 
system.cpu17.dcache.StoreCondReq_miss_latency::total;239138253;1976824809;15144863;18576761;78615744;1237986;number of StoreCondReq miss cycles 
system.cpu17.dcache.StoreCondFailReq_miss_latency::cpu17.data;51876993;7188000;882000;1152000;2838000;144000;number of StoreCondFailReq miss cycles 
system.cpu17.dcache.StoreCondFailReq_miss_latency::total;51876993;7188000;882000;1152000;2838000;144000;number of StoreCondFailReq miss cycles 
system.cpu17.dcache.demand_miss_latency::cpu17.data;10736453490;35994231518;408594540;669628515;5850075701;10574568;number of demand (read+write) miss cycles 
system.cpu17.dcache.demand_miss_latency::total;10736453490;35994231518;408594540;669628515;5850075701;10574568;number of demand (read+write) miss cycles 
system.cpu17.dcache.overall_miss_latency::cpu17.data;10736453490;35994231518;408594540;669628515;5850075701;10574568;number of overall miss cycles 
system.cpu17.dcache.overall_miss_latency::total;10736453490;35994231518;408594540;669628515;5850075701;10574568;number of overall miss cycles 
system.cpu17.dcache.ReadReq_accesses::cpu17.data;2687538;8209796;92545;193818;897149;7567;number of ReadReq accesses(hits+misses) 
system.cpu17.dcache.ReadReq_accesses::total;2687538;8209796;92545;193818;897149;7567;number of ReadReq accesses(hits+misses) 
system.cpu17.dcache.WriteReq_accesses::cpu17.data;1134643;3230131;50427;78723;347262;3990;number of WriteReq accesses(hits+misses) 
system.cpu17.dcache.WriteReq_accesses::total;1134643;3230131;50427;78723;347262;3990;number of WriteReq accesses(hits+misses) 
system.cpu17.dcache.LoadLockedReq_accesses::cpu17.data;26284;66587;1344;1244;3340;104;number of LoadLockedReq accesses(hits+misses) 
system.cpu17.dcache.LoadLockedReq_accesses::total;26284;66587;1344;1244;3340;104;number of LoadLockedReq accesses(hits+misses) 
system.cpu17.dcache.StoreCondReq_accesses::cpu17.data;16976;63033;1203;1067;2860;79;number of StoreCondReq accesses(hits+misses) 
system.cpu17.dcache.StoreCondReq_accesses::total;16976;63033;1203;1067;2860;79;number of StoreCondReq accesses(hits+misses) 
system.cpu17.dcache.demand_accesses::cpu17.data;3822181;11439927;142972;272541;1244411;11557;number of demand (read+write) accesses 
system.cpu17.dcache.demand_accesses::total;3822181;11439927;142972;272541;1244411;11557;number of demand (read+write) accesses 
system.cpu17.dcache.overall_accesses::cpu17.data;3822181;11439927;142972;272541;1244411;11557;number of overall (read+write) accesses 
system.cpu17.dcache.overall_accesses::total;3822181;11439927;142972;272541;1244411;11557;number of overall (read+write) accesses 
system.cpu17.dcache.ReadReq_miss_rate::cpu17.data;0.047858;0.051732;0.036415;0.044748;0.033259;0.014405;miss rate for ReadReq accesses 
system.cpu17.dcache.ReadReq_miss_rate::total;0.047858;0.051732;0.036415;0.044748;0.033259;0.014405;miss rate for ReadReq accesses 
system.cpu17.dcache.WriteReq_miss_rate::cpu17.data;0.006843;0.029067;0.025363;0.009552;0.080291;0.008772;miss rate for WriteReq accesses 
system.cpu17.dcache.WriteReq_miss_rate::total;0.006843;0.029067;0.025363;0.009552;0.080291;0.008772;miss rate for WriteReq accesses 
system.cpu17.dcache.LoadLockedReq_miss_rate::cpu17.data;0.084005;0.321414;0.089286;0.081994;0.290120;0.067308;miss rate for LoadLockedReq accesses 
system.cpu17.dcache.LoadLockedReq_miss_rate::total;0.084005;0.321414;0.089286;0.081994;0.290120;0.067308;miss rate for LoadLockedReq accesses 
system.cpu17.dcache.StoreCondReq_miss_rate::cpu17.data;0.290881;0.520267;0.228595;0.328022;0.466434;0.303797;miss rate for StoreCondReq accesses 
system.cpu17.dcache.StoreCondReq_miss_rate::total;0.290881;0.520267;0.228595;0.328022;0.466434;0.303797;miss rate for StoreCondReq accesses 
system.cpu17.dcache.demand_miss_rate::cpu17.data;0.035682;0.045332;0.032517;0.034582;0.046383;0.012460;miss rate for demand accesses 
system.cpu17.dcache.demand_miss_rate::total;0.035682;0.045332;0.032517;0.034582;0.046383;0.012460;miss rate for demand accesses 
system.cpu17.dcache.overall_miss_rate::cpu17.data;0.035682;0.045332;0.032517;0.034582;0.046383;0.012460;miss rate for overall accesses 
system.cpu17.dcache.overall_miss_rate::total;0.035682;0.045332;0.032517;0.034582;0.046383;0.012460;miss rate for overall accesses 
system.cpu17.dcache.ReadReq_avg_miss_latency::cpu17.data;79748.146525;70550.724501;89156.182789;71734.206849;97559.541491;74514.651376;average ReadReq miss latency 
system.cpu17.dcache.ReadReq_avg_miss_latency::total;79748.146525;70550.724501;89156.182789;71734.206849;97559.541491;74514.651376;average ReadReq miss latency 
system.cpu17.dcache.WriteReq_avg_miss_latency::cpu17.data;61726.801133;64230.837310;84549.025801;63135.291223;105411.882290;70070.600000;average WriteReq miss latency 
system.cpu17.dcache.WriteReq_avg_miss_latency::total;61726.801133;64230.837310;84549.025801;63135.291223;105411.882290;70070.600000;average WriteReq miss latency 
system.cpu17.dcache.LoadLockedReq_avg_miss_latency::cpu17.data;85826.211957;63319.092328;73768.616667;85730.294118;68424.124871;73535.714286;average LoadLockedReq miss latency 
system.cpu17.dcache.LoadLockedReq_avg_miss_latency::total;85826.211957;63319.092328;73768.616667;85730.294118;68424.124871;73535.714286;average LoadLockedReq miss latency 
system.cpu17.dcache.StoreCondReq_avg_miss_latency::cpu17.data;48428.159781;60280.075898;55072.229091;53076.460000;58932.341829;51582.750000;average StoreCondReq miss latency 
system.cpu17.dcache.StoreCondReq_avg_miss_latency::total;48428.159781;60280.075898;55072.229091;53076.460000;58932.341829;51582.750000;average StoreCondReq miss latency 
system.cpu17.dcache.StoreCondFailReq_avg_miss_latency::cpu17.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu17.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu17.dcache.demand_avg_miss_latency::cpu17.data;78722.236406;69406.539757;87888.694343;71048.118302;101352.662872;73434.500000;average overall miss latency 
system.cpu17.dcache.demand_avg_miss_latency::total;78722.236406;69406.539757;87888.694343;71048.118302;101352.662872;73434.500000;average overall miss latency 
system.cpu17.dcache.overall_avg_miss_latency::cpu17.data;78722.236406;69406.539757;87888.694343;71048.118302;101352.662872;73434.500000;average overall miss latency 
system.cpu17.dcache.overall_avg_miss_latency::total;78722.236406;69406.539757;87888.694343;71048.118302;101352.662872;73434.500000;average overall miss latency 
system.cpu17.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu17.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu17.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu17.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu17.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu17.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu17.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu17.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu17.dcache.writebacks::writebacks;3215;39565;1230;275;27664;5;number of writebacks 
system.cpu17.dcache.writebacks::total;3215;39565;1230;275;27664;5;number of writebacks 
system.cpu17.dcache.ReadReq_mshr_misses::cpu17.data;128620;424710;3370;8673;29838;109;number of ReadReq MSHR misses 
system.cpu17.dcache.ReadReq_mshr_misses::total;128620;424710;3370;8673;29838;109;number of ReadReq MSHR misses 
system.cpu17.dcache.WriteReq_mshr_misses::cpu17.data;7764;93890;1279;752;27882;35;number of WriteReq MSHR misses 
system.cpu17.dcache.WriteReq_mshr_misses::total;7764;93890;1279;752;27882;35;number of WriteReq MSHR misses 
system.cpu17.dcache.LoadLockedReq_mshr_misses::cpu17.data;2208;21402;120;102;969;7;number of LoadLockedReq MSHR misses 
system.cpu17.dcache.LoadLockedReq_mshr_misses::total;2208;21402;120;102;969;7;number of LoadLockedReq MSHR misses 
system.cpu17.dcache.StoreCondReq_mshr_misses::cpu17.data;4937;32783;275;350;1334;24;number of StoreCondReq MSHR misses 
system.cpu17.dcache.StoreCondReq_mshr_misses::total;4937;32783;275;350;1334;24;number of StoreCondReq MSHR misses 
system.cpu17.dcache.demand_mshr_misses::cpu17.data;136384;518600;4649;9425;57720;144;number of demand (read+write) MSHR misses 
system.cpu17.dcache.demand_mshr_misses::total;136384;518600;4649;9425;57720;144;number of demand (read+write) MSHR misses 
system.cpu17.dcache.overall_mshr_misses::cpu17.data;136384;518600;4649;9425;57720;144;number of overall MSHR misses 
system.cpu17.dcache.overall_mshr_misses::total;136384;518600;4649;9425;57720;144;number of overall MSHR misses 
system.cpu17.dcache.ReadReq_mshr_miss_latency::cpu17.data;7027852394;20154453797;212366664;418309224;2145182401;5128903;number of ReadReq MSHR miss cycles 
system.cpu17.dcache.ReadReq_mshr_miss_latency::total;7027852394;20154453797;212366664;418309224;2145182401;5128903;number of ReadReq MSHR miss cycles 
system.cpu17.dcache.WriteReq_mshr_miss_latency::cpu17.data;240182116;3563486685;73959796;25045261;2206445898;1333529;number of WriteReq MSHR miss cycles 
system.cpu17.dcache.WriteReq_mshr_miss_latency::total;240182116;3563486685;73959796;25045261;2206445898;1333529;number of WriteReq MSHR miss cycles 
system.cpu17.dcache.LoadLockedReq_mshr_miss_latency::cpu17.data;131749724;881110786;5989766;6215510;44307023;351250;number of LoadLockedReq MSHR miss cycles 
system.cpu17.dcache.LoadLockedReq_mshr_miss_latency::total;131749724;881110786;5989766;6215510;44307023;351250;number of LoadLockedReq MSHR miss cycles 
system.cpu17.dcache.StoreCondReq_mshr_miss_latency::cpu17.data;117080747;1191093191;7884137;8683239;47374256;607014;number of StoreCondReq MSHR miss cycles 
system.cpu17.dcache.StoreCondReq_mshr_miss_latency::total;117080747;1191093191;7884137;8683239;47374256;607014;number of StoreCondReq MSHR miss cycles 
system.cpu17.dcache.StoreCondFailReq_mshr_miss_latency::cpu17.data;36510007;5010000;640000;800000;1980000;100000;number of StoreCondFailReq MSHR miss cycles 
system.cpu17.dcache.StoreCondFailReq_mshr_miss_latency::total;36510007;5010000;640000;800000;1980000;100000;number of StoreCondFailReq MSHR miss cycles 
system.cpu17.dcache.demand_mshr_miss_latency::cpu17.data;7268034510;23717940482;286326460;443354485;4351628299;6462432;number of demand (read+write) MSHR miss cycles 
system.cpu17.dcache.demand_mshr_miss_latency::total;7268034510;23717940482;286326460;443354485;4351628299;6462432;number of demand (read+write) MSHR miss cycles 
system.cpu17.dcache.overall_mshr_miss_latency::cpu17.data;7268034510;23717940482;286326460;443354485;4351628299;6462432;number of overall MSHR miss cycles 
system.cpu17.dcache.overall_mshr_miss_latency::total;7268034510;23717940482;286326460;443354485;4351628299;6462432;number of overall MSHR miss cycles 
system.cpu17.dcache.ReadReq_mshr_uncacheable_latency::cpu17.data;15702000;;600000;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu17.dcache.ReadReq_mshr_uncacheable_latency::total;15702000;;600000;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu17.dcache.WriteReq_mshr_uncacheable_latency::cpu17.data;1294154000;2114406000;52777000;82638000;109306000;6172000;number of WriteReq MSHR uncacheable cycles 
system.cpu17.dcache.WriteReq_mshr_uncacheable_latency::total;1294154000;2114406000;52777000;82638000;109306000;6172000;number of WriteReq MSHR uncacheable cycles 
system.cpu17.dcache.overall_mshr_uncacheable_latency::cpu17.data;1309856000;2114406000;53377000;82638000;109306000;6172000;number of overall MSHR uncacheable cycles 
system.cpu17.dcache.overall_mshr_uncacheable_latency::total;1309856000;2114406000;53377000;82638000;109306000;6172000;number of overall MSHR uncacheable cycles 
system.cpu17.dcache.ReadReq_mshr_miss_rate::cpu17.data;0.047858;0.051732;0.036415;0.044748;0.033259;0.014405;mshr miss rate for ReadReq accesses 
system.cpu17.dcache.ReadReq_mshr_miss_rate::total;0.047858;0.051732;0.036415;0.044748;0.033259;0.014405;mshr miss rate for ReadReq accesses 
system.cpu17.dcache.WriteReq_mshr_miss_rate::cpu17.data;0.006843;0.029067;0.025363;0.009552;0.080291;0.008772;mshr miss rate for WriteReq accesses 
system.cpu17.dcache.WriteReq_mshr_miss_rate::total;0.006843;0.029067;0.025363;0.009552;0.080291;0.008772;mshr miss rate for WriteReq accesses 
system.cpu17.dcache.LoadLockedReq_mshr_miss_rate::cpu17.data;0.084005;0.321414;0.089286;0.081994;0.290120;0.067308;mshr miss rate for LoadLockedReq accesses 
system.cpu17.dcache.LoadLockedReq_mshr_miss_rate::total;0.084005;0.321414;0.089286;0.081994;0.290120;0.067308;mshr miss rate for LoadLockedReq accesses 
system.cpu17.dcache.StoreCondReq_mshr_miss_rate::cpu17.data;0.290822;0.520093;0.228595;0.328022;0.466434;0.303797;mshr miss rate for StoreCondReq accesses 
system.cpu17.dcache.StoreCondReq_mshr_miss_rate::total;0.290822;0.520093;0.228595;0.328022;0.466434;0.303797;mshr miss rate for StoreCondReq accesses 
system.cpu17.dcache.demand_mshr_miss_rate::cpu17.data;0.035682;0.045332;0.032517;0.034582;0.046383;0.012460;mshr miss rate for demand accesses 
system.cpu17.dcache.demand_mshr_miss_rate::total;0.035682;0.045332;0.032517;0.034582;0.046383;0.012460;mshr miss rate for demand accesses 
system.cpu17.dcache.overall_mshr_miss_rate::cpu17.data;0.035682;0.045332;0.032517;0.034582;0.046383;0.012460;mshr miss rate for overall accesses 
system.cpu17.dcache.overall_mshr_miss_rate::total;0.035682;0.045332;0.032517;0.034582;0.046383;0.012460;mshr miss rate for overall accesses 
system.cpu17.dcache.ReadReq_avg_mshr_miss_latency::cpu17.data;54640.432234;47454.625031;63016.814243;48231.203044;71894.309304;47054.155963;average ReadReq mshr miss latency 
system.cpu17.dcache.ReadReq_avg_mshr_miss_latency::total;54640.432234;47454.625031;63016.814243;48231.203044;71894.309304;47054.155963;average ReadReq mshr miss latency 
system.cpu17.dcache.WriteReq_avg_mshr_miss_latency::cpu17.data;30935.357548;37953.846895;57826.267396;33304.868351;79135.137293;38100.828571;average WriteReq mshr miss latency 
system.cpu17.dcache.WriteReq_avg_mshr_miss_latency::total;30935.357548;37953.846895;57826.267396;33304.868351;79135.137293;38100.828571;average WriteReq mshr miss latency 
system.cpu17.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu17.data;59669.259058;41169.553593;49914.716667;60936.372549;45724.481940;50178.571429;average LoadLockedReq mshr miss latency 
system.cpu17.dcache.LoadLockedReq_avg_mshr_miss_latency::total;59669.259058;41169.553593;49914.716667;60936.372549;45724.481940;50178.571429;average LoadLockedReq mshr miss latency 
system.cpu17.dcache.StoreCondReq_avg_mshr_miss_latency::cpu17.data;23714.957869;36332.647744;28669.589091;24809.254286;35512.935532;25292.250000;average StoreCondReq mshr miss latency 
system.cpu17.dcache.StoreCondReq_avg_mshr_miss_latency::total;23714.957869;36332.647744;28669.589091;24809.254286;35512.935532;25292.250000;average StoreCondReq mshr miss latency 
system.cpu17.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu17.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu17.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu17.dcache.demand_avg_mshr_miss_latency::cpu17.data;53290.961623;45734.555499;61588.827705;47040.263660;75392.035672;44878;average overall mshr miss latency 
system.cpu17.dcache.demand_avg_mshr_miss_latency::total;53290.961623;45734.555499;61588.827705;47040.263660;75392.035672;44878;average overall mshr miss latency 
system.cpu17.dcache.overall_avg_mshr_miss_latency::cpu17.data;53290.961623;45734.555499;61588.827705;47040.263660;75392.035672;44878;average overall mshr miss latency 
system.cpu17.dcache.overall_avg_mshr_miss_latency::total;53290.961623;45734.555499;61588.827705;47040.263660;75392.035672;44878;average overall mshr miss latency 
system.cpu17.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu17.data;inf;;inf;;;;average ReadReq mshr uncacheable latency 
system.cpu17.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;inf;;;;average ReadReq mshr uncacheable latency 
system.cpu17.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu17.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu17.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu17.dcache.overall_avg_mshr_uncacheable_latency::cpu17.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu17.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu17.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu18.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu18.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu18.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu18.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu18.dtb.read_hits;2709135;12676557;197352;466069;569751;7770;DTB read hits 
system.cpu18.dtb.read_misses;0;729;50;31;1408;0;DTB read misses 
system.cpu18.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu18.dtb.read_accesses;0;287330;8129;190310;336026;0;DTB read accesses 
system.cpu18.dtb.write_hits;1164315;4937780;85993;206961;245186;4127;DTB write hits 
system.cpu18.dtb.write_misses;0;565;6;5;12539;0;DTB write misses 
system.cpu18.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu18.dtb.write_accesses;0;90455;5422;88212;109948;0;DTB write accesses 
system.cpu18.dtb.data_hits;3873450;17614337;283345;673030;814937;11897;DTB hits 
system.cpu18.dtb.data_misses;0;1294;56;36;13947;0;DTB misses 
system.cpu18.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu18.dtb.data_accesses;0;377785;13551;278522;445974;0;DTB accesses 
system.cpu18.itb.fetch_hits;1049214;3720487;108730;1055231;2007350;4993;ITB hits 
system.cpu18.itb.fetch_misses;0;51;7;10;34;0;ITB misses 
system.cpu18.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu18.itb.fetch_accesses;1049214;3720538;108737;1055241;2007384;4993;ITB accesses 
system.cpu18.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu18.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu18.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu18.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu18.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu18.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu18.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu18.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu18.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu18.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu18.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu18.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu18.numCycles;540921528;484179698;17187431;29980540;29394521;2343748;number of cpu cycles simulated 
system.cpu18.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu18.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu18.committedInsts;12525410;57690890;937440;2265722;3047177;33623;Number of instructions committed 
system.cpu18.committedOps;12525410;57690890;937440;2265722;3047177;33623;Number of ops (including micro ops) committed 
system.cpu18.num_int_alu_accesses;12111176;56164534;905409;2044624;2199292;32059;Number of integer alu accesses 
system.cpu18.num_fp_alu_accesses;1746;948247;18915;453187;799095;0;Number of float alu accesses 
system.cpu18.num_func_calls;489431;2057159;32946;49942;37805;1412;number of times a function call or return occured 
system.cpu18.num_conditional_control_insts;1136805;6702858;96132;230660;212345;2600;number of instructions that are conditional controls 
system.cpu18.num_int_insts;12111176;56164534;905409;2044624;2199292;32059;number of integer instructions 
system.cpu18.num_fp_insts;1746;948247;18915;453187;799095;0;number of float instructions 
system.cpu18.num_int_register_reads;16627135;78904932;1282041;3300227;3767285;43044;number of times the integer registers were read 
system.cpu18.num_int_register_writes;9672379;43338726;705070;1408431;1707036;25123;number of times the integer registers were written 
system.cpu18.num_fp_register_reads;890;774433;17990;447750;1354497;0;number of times the floating registers were read 
system.cpu18.num_fp_register_writes;896;644485;13268;361820;788928;0;number of times the floating registers were written 
system.cpu18.num_mem_refs;3878707;17691742;284252;674241;831254;11922;number of memory refs 
system.cpu18.num_load_insts;2709269;12717131;197782;466572;572920;7770;Number of load instructions 
system.cpu18.num_store_insts;1169438;4974611;86470;207669;258334;4152;Number of store instructions 
system.cpu18.num_idle_cycles;506792665.339928;323475160.387812;14611025.864352;23916413.207029;21203602.724856;2251844.887613;Number of idle cycles 
system.cpu18.num_busy_cycles;34128862.660072;160704537.612188;2576405.135648;6064126.792971;8190918.275144;91903.112387;Number of busy cycles 
system.cpu18.not_idle_fraction;0.063094;0.331911;0.149901;0.202269;0.278655;0.039212;Percentage of non-idle cycles 
system.cpu18.idle_fraction;0.936906;0.668089;0.850099;0.797731;0.721345;0.960788;Percentage of idle cycles 
system.cpu18.Branches;1863258;9528329;142594;301354;267114;4760;Number of branches fetched 
system.cpu18.op_class::No_OpClass;46797;157138;5049;9228;41726;218;Class of executed instruction 
system.cpu18.op_class::IntAlu;8159145;38444503;617505;1362093;1235046;19521;Class of executed instruction 
system.cpu18.op_class::IntMult;48942;183568;3301;5303;3788;120;Class of executed instruction 
system.cpu18.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu18.op_class::FloatAdd;88;180793;3688;93527;401810;0;Class of executed instruction 
system.cpu18.op_class::FloatCmp;0;15478;0;0;0;0;Class of executed instruction 
system.cpu18.op_class::FloatCvt;0;4814;183;1409;5;0;Class of executed instruction 
system.cpu18.op_class::FloatMult;0;47264;2880;85248;377047;0;Class of executed instruction 
system.cpu18.op_class::FloatDiv;8;9722;57;1224;0;0;Class of executed instruction 
system.cpu18.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu18.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu18.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu18.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu18.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu18.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu18.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu18.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu18.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu18.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu18.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu18.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu18.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu18.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu18.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu18.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu18.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu18.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu18.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu18.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu18.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu18.op_class::MemRead;2743854;12882269;200422;470568;576702;7931;Class of executed instruction 
system.cpu18.op_class::MemWrite;1169453;4987671;86527;207820;258431;4152;Class of executed instruction 
system.cpu18.op_class::IprAccess;357123;778964;17884;29338;166569;1681;Class of executed instruction 
system.cpu18.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu18.op_class::total;12525410;57692184;937496;2265758;3061124;33623;Class of executed instruction 
system.cpu18.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu18.kern.inst.quiesce;7937;6873;222;334;281;25;number of quiesce instructions executed 
system.cpu18.kern.inst.hwrei;87798;164951;3978;6674;20182;412;number of hwrei instructions executed 
system.cpu18.kern.ipl_count::0;19492;45187;1001;1664;1507;92;number of times we switched to this ipl 
system.cpu18.kern.ipl_count::22;4956;4971;176;307;301;24;number of times we switched to this ipl 
system.cpu18.kern.ipl_count::30;87;3731;64;76;65;1;number of times we switched to this ipl 
system.cpu18.kern.ipl_count::31;53309;80735;2148;3686;3519;247;number of times we switched to this ipl 
system.cpu18.kern.ipl_count::total;77844;134624;3389;5733;5392;364;number of times we switched to this ipl 
system.cpu18.kern.ipl_good::0;19492;45187;1001;1664;1507;92;number of times we switched to this ipl from a different ipl 
system.cpu18.kern.ipl_good::22;4956;4971;176;307;301;24;number of times we switched to this ipl from a different ipl 
system.cpu18.kern.ipl_good::30;87;3731;64;76;65;1;number of times we switched to this ipl from a different ipl 
system.cpu18.kern.ipl_good::31;19405;41473;937;1588;1453;91;number of times we switched to this ipl from a different ipl 
system.cpu18.kern.ipl_good::total;43940;95362;2178;3635;3326;208;number of times we switched to this ipl from a different ipl 
system.cpu18.kern.ipl_ticks::0;4677707320000;3516903310000;155681140000;275024590000;272936110000;22670790000;number of cycles we spent at this ipl 
system.cpu18.kern.ipl_ticks::22;15328310000;16881610000;555000000;979110000;967380000;74060000;number of cycles we spent at this ipl 
system.cpu18.kern.ipl_ticks::30;865700000;26213780000;551020000;629700000;597220000;9860000;number of cycles we spent at this ipl 
system.cpu18.kern.ipl_ticks::31;715313670000;1281798280000;15087150000;23172000000;19444500000;682770000;number of cycles we spent at this ipl 
system.cpu18.kern.ipl_ticks::total;5409215000000;4841796980000;171874310000;299805400000;293945210000;23437480000;number of cycles we spent at this ipl 
system.cpu18.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu18.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu18.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu18.kern.ipl_used::31;0.364010;0.513693;0.436220;0.430819;0.412901;0.368421;fraction of swpipl calls that actually changed the ipl 
system.cpu18.kern.ipl_used::total;0.564462;0.708358;0.642667;0.634048;0.616840;0.571429;fraction of swpipl calls that actually changed the ipl 
system.cpu18.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu18.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu18.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu18.kern.callpal::swpctx;26;7816;72;92;75;;number of callpals executed 
system.cpu18.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu18.kern.callpal::swpipl;67757;110864;2832;4830;4560;314;number of callpals executed 
system.cpu18.kern.callpal::rdps;9912;10132;358;620;605;48;number of callpals executed 
system.cpu18.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu18.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu18.kern.callpal::rti;5043;15072;317;520;466;25;number of callpals executed 
system.cpu18.kern.callpal::rdunique;1;523;6;2;56;;number of callpals executed 
system.cpu18.kern.callpal::total;82753;154918;3675;6245;5835;387;number of callpals executed 
system.cpu18.kern.mode_switch::kernel;5071;22888;389;612;541;25;number of protection mode switches 
system.cpu18.kern.mode_switch::user;0;6434;78;167;163;0;number of protection mode switches 
system.cpu18.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu18.kern.mode_switch_good::kernel;0;0.281108;0.200514;0.272876;0.301294;0;fraction of useful protection mode switches 
system.cpu18.kern.mode_switch_good::user;nan;1;1;1;1;nan;fraction of useful protection mode switches 
system.cpu18.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu18.kern.mode_switch_good::total;0;0.438851;0.334047;0.428755;0.463068;0;fraction of useful protection mode switches 
system.cpu18.kern.mode_ticks::kernel;0;10144569100000;183247800000;262564240000;229962120000;0;number of ticks spent at the given mode 
system.cpu18.kern.mode_ticks::user;0;41768230000;1487900000;25128070000;49171940000;0;number of ticks spent at the given mode 
system.cpu18.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu18.kern.swap_context;27;7816;72;92;75;0;number of times the context was actually changed 
system.cpu18.icache.tags.replacements;23837;495157;5968;8204;7325;54;number of replacements 
system.cpu18.icache.tags.tagsinuse;378.126561;500.102134;510.309073;511;511.718841;512;Cycle average of tags in use 
system.cpu18.icache.tags.total_refs;6913820;55365535;1580108;2246091;5655352;4213624;Total number of references to valid blocks. 
system.cpu18.icache.tags.sampled_refs;23837;495157;5968;8204;7325;566;Sample count of references to valid blocks. 
system.cpu18.icache.tags.avg_refs;290.045727;111.814101;264.763405;273.779985;772.061706;7444.565371;Average number of references to valid blocks. 
system.cpu18.icache.tags.warmup_cycle;0;0;0;0;10805969648750;0;Cycle when the warmup percentage was hit. 
system.cpu18.icache.tags.occ_blocks::cpu18.inst;378.126561;500.102134;510.309073;511;511.718841;512;Average occupied blocks per requestor 
system.cpu18.icache.tags.occ_percent::cpu18.inst;0.738528;0.976762;0.996697;0.998047;0.999451;1;Average percentage of cache occupancy 
system.cpu18.icache.tags.occ_percent::total;0.738528;0.976762;0.996697;0.998047;0.999451;1;Average percentage of cache occupancy 
system.cpu18.icache.tags.occ_task_id_blocks::1024;428;510;511;511;512;512;Occupied blocks per task id 
system.cpu18.icache.tags.age_task_id_blocks_1024::2;2;2;9;2;2;2;Occupied blocks per task id 
system.cpu18.icache.tags.age_task_id_blocks_1024::3;15;15;5;12;;;Occupied blocks per task id 
system.cpu18.icache.tags.age_task_id_blocks_1024::4;411;493;497;497;510;510;Occupied blocks per task id 
system.cpu18.icache.tags.occ_task_id_percent::1024;0.835938;0.996094;0.998047;0.998047;1;1;Percentage of cache occupancy per task id 
system.cpu18.icache.tags.tag_accesses;25075093;115879607;1880961;4539720;6129574;67300;Number of tag accesses 
system.cpu18.icache.tags.data_accesses;25075093;115879607;1880961;4539720;6129574;67300;Number of data accesses 
system.cpu18.icache.ReadReq_hits::cpu18.inst;12501137;57196945;931527;2257554;3053798;33569;number of ReadReq hits 
system.cpu18.icache.ReadReq_hits::total;12501137;57196945;931527;2257554;3053798;33569;number of ReadReq hits 
system.cpu18.icache.demand_hits::cpu18.inst;12501137;57196945;931527;2257554;3053798;33569;number of demand (read+write) hits 
system.cpu18.icache.demand_hits::total;12501137;57196945;931527;2257554;3053798;33569;number of demand (read+write) hits 
system.cpu18.icache.overall_hits::cpu18.inst;12501137;57196945;931527;2257554;3053798;33569;number of overall hits 
system.cpu18.icache.overall_hits::total;12501137;57196945;931527;2257554;3053798;33569;number of overall hits 
system.cpu18.icache.ReadReq_misses::cpu18.inst;24273;495239;5969;8204;7326;54;number of ReadReq misses 
system.cpu18.icache.ReadReq_misses::total;24273;495239;5969;8204;7326;54;number of ReadReq misses 
system.cpu18.icache.demand_misses::cpu18.inst;24273;495239;5969;8204;7326;54;number of demand (read+write) misses 
system.cpu18.icache.demand_misses::total;24273;495239;5969;8204;7326;54;number of demand (read+write) misses 
system.cpu18.icache.overall_misses::cpu18.inst;24273;495239;5969;8204;7326;54;number of overall misses 
system.cpu18.icache.overall_misses::total;24273;495239;5969;8204;7326;54;number of overall misses 
system.cpu18.icache.ReadReq_miss_latency::cpu18.inst;2687060500;48338797245;587231999;805200000;764411249;5922750;number of ReadReq miss cycles 
system.cpu18.icache.ReadReq_miss_latency::total;2687060500;48338797245;587231999;805200000;764411249;5922750;number of ReadReq miss cycles 
system.cpu18.icache.demand_miss_latency::cpu18.inst;2687060500;48338797245;587231999;805200000;764411249;5922750;number of demand (read+write) miss cycles 
system.cpu18.icache.demand_miss_latency::total;2687060500;48338797245;587231999;805200000;764411249;5922750;number of demand (read+write) miss cycles 
system.cpu18.icache.overall_miss_latency::cpu18.inst;2687060500;48338797245;587231999;805200000;764411249;5922750;number of overall miss cycles 
system.cpu18.icache.overall_miss_latency::total;2687060500;48338797245;587231999;805200000;764411249;5922750;number of overall miss cycles 
system.cpu18.icache.ReadReq_accesses::cpu18.inst;12525410;57692184;937496;2265758;3061124;33623;number of ReadReq accesses(hits+misses) 
system.cpu18.icache.ReadReq_accesses::total;12525410;57692184;937496;2265758;3061124;33623;number of ReadReq accesses(hits+misses) 
system.cpu18.icache.demand_accesses::cpu18.inst;12525410;57692184;937496;2265758;3061124;33623;number of demand (read+write) accesses 
system.cpu18.icache.demand_accesses::total;12525410;57692184;937496;2265758;3061124;33623;number of demand (read+write) accesses 
system.cpu18.icache.overall_accesses::cpu18.inst;12525410;57692184;937496;2265758;3061124;33623;number of overall (read+write) accesses 
system.cpu18.icache.overall_accesses::total;12525410;57692184;937496;2265758;3061124;33623;number of overall (read+write) accesses 
system.cpu18.icache.ReadReq_miss_rate::cpu18.inst;0.001938;0.008584;0.006367;0.003621;0.002393;0.001606;miss rate for ReadReq accesses 
system.cpu18.icache.ReadReq_miss_rate::total;0.001938;0.008584;0.006367;0.003621;0.002393;0.001606;miss rate for ReadReq accesses 
system.cpu18.icache.demand_miss_rate::cpu18.inst;0.001938;0.008584;0.006367;0.003621;0.002393;0.001606;miss rate for demand accesses 
system.cpu18.icache.demand_miss_rate::total;0.001938;0.008584;0.006367;0.003621;0.002393;0.001606;miss rate for demand accesses 
system.cpu18.icache.overall_miss_rate::cpu18.inst;0.001938;0.008584;0.006367;0.003621;0.002393;0.001606;miss rate for overall accesses 
system.cpu18.icache.overall_miss_rate::total;0.001938;0.008584;0.006367;0.003621;0.002393;0.001606;miss rate for overall accesses 
system.cpu18.icache.ReadReq_avg_miss_latency::cpu18.inst;110701.623203;97607.008424;98380.298040;98147.245246;104342.239831;109680.555556;average ReadReq miss latency 
system.cpu18.icache.ReadReq_avg_miss_latency::total;110701.623203;97607.008424;98380.298040;98147.245246;104342.239831;109680.555556;average ReadReq miss latency 
system.cpu18.icache.demand_avg_miss_latency::cpu18.inst;110701.623203;97607.008424;98380.298040;98147.245246;104342.239831;109680.555556;average overall miss latency 
system.cpu18.icache.demand_avg_miss_latency::total;110701.623203;97607.008424;98380.298040;98147.245246;104342.239831;109680.555556;average overall miss latency 
system.cpu18.icache.overall_avg_miss_latency::cpu18.inst;110701.623203;97607.008424;98380.298040;98147.245246;104342.239831;109680.555556;average overall miss latency 
system.cpu18.icache.overall_avg_miss_latency::total;110701.623203;97607.008424;98380.298040;98147.245246;104342.239831;109680.555556;average overall miss latency 
system.cpu18.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu18.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu18.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu18.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu18.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu18.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu18.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu18.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu18.icache.ReadReq_mshr_misses::cpu18.inst;24273;495239;5969;8204;7326;54;number of ReadReq MSHR misses 
system.cpu18.icache.ReadReq_mshr_misses::total;24273;495239;5969;8204;7326;54;number of ReadReq MSHR misses 
system.cpu18.icache.demand_mshr_misses::cpu18.inst;24273;495239;5969;8204;7326;54;number of demand (read+write) MSHR misses 
system.cpu18.icache.demand_mshr_misses::total;24273;495239;5969;8204;7326;54;number of demand (read+write) MSHR misses 
system.cpu18.icache.overall_mshr_misses::cpu18.inst;24273;495239;5969;8204;7326;54;number of overall MSHR misses 
system.cpu18.icache.overall_mshr_misses::total;24273;495239;5969;8204;7326;54;number of overall MSHR misses 
system.cpu18.icache.ReadReq_mshr_miss_latency::cpu18.inst;2054069500;35571603755;434061001;593857000;575135751;4505250;number of ReadReq MSHR miss cycles 
system.cpu18.icache.ReadReq_mshr_miss_latency::total;2054069500;35571603755;434061001;593857000;575135751;4505250;number of ReadReq MSHR miss cycles 
system.cpu18.icache.demand_mshr_miss_latency::cpu18.inst;2054069500;35571603755;434061001;593857000;575135751;4505250;number of demand (read+write) MSHR miss cycles 
system.cpu18.icache.demand_mshr_miss_latency::total;2054069500;35571603755;434061001;593857000;575135751;4505250;number of demand (read+write) MSHR miss cycles 
system.cpu18.icache.overall_mshr_miss_latency::cpu18.inst;2054069500;35571603755;434061001;593857000;575135751;4505250;number of overall MSHR miss cycles 
system.cpu18.icache.overall_mshr_miss_latency::total;2054069500;35571603755;434061001;593857000;575135751;4505250;number of overall MSHR miss cycles 
system.cpu18.icache.ReadReq_mshr_miss_rate::cpu18.inst;0.001938;0.008584;0.006367;0.003621;0.002393;0.001606;mshr miss rate for ReadReq accesses 
system.cpu18.icache.ReadReq_mshr_miss_rate::total;0.001938;0.008584;0.006367;0.003621;0.002393;0.001606;mshr miss rate for ReadReq accesses 
system.cpu18.icache.demand_mshr_miss_rate::cpu18.inst;0.001938;0.008584;0.006367;0.003621;0.002393;0.001606;mshr miss rate for demand accesses 
system.cpu18.icache.demand_mshr_miss_rate::total;0.001938;0.008584;0.006367;0.003621;0.002393;0.001606;mshr miss rate for demand accesses 
system.cpu18.icache.overall_mshr_miss_rate::cpu18.inst;0.001938;0.008584;0.006367;0.003621;0.002393;0.001606;mshr miss rate for overall accesses 
system.cpu18.icache.overall_mshr_miss_rate::total;0.001938;0.008584;0.006367;0.003621;0.002393;0.001606;mshr miss rate for overall accesses 
system.cpu18.icache.ReadReq_avg_mshr_miss_latency::cpu18.inst;84623.635315;71827.145590;72719.216117;72386.274988;78506.108518;83430.555556;average ReadReq mshr miss latency 
system.cpu18.icache.ReadReq_avg_mshr_miss_latency::total;84623.635315;71827.145590;72719.216117;72386.274988;78506.108518;83430.555556;average ReadReq mshr miss latency 
system.cpu18.icache.demand_avg_mshr_miss_latency::cpu18.inst;84623.635315;71827.145590;72719.216117;72386.274988;78506.108518;83430.555556;average overall mshr miss latency 
system.cpu18.icache.demand_avg_mshr_miss_latency::total;84623.635315;71827.145590;72719.216117;72386.274988;78506.108518;83430.555556;average overall mshr miss latency 
system.cpu18.icache.overall_avg_mshr_miss_latency::cpu18.inst;84623.635315;71827.145590;72719.216117;72386.274988;78506.108518;83430.555556;average overall mshr miss latency 
system.cpu18.icache.overall_avg_mshr_miss_latency::total;84623.635315;71827.145590;72719.216117;72386.274988;78506.108518;83430.555556;average overall mshr miss latency 
system.cpu18.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu18.dcache.tags.replacements;75746;525535;8237;11093;30185;7;number of replacements 
system.cpu18.dcache.tags.tagsinuse;448.647519;849.780400;797.251489;828.547896;783.689175;832.687863;Cycle average of tags in use 
system.cpu18.dcache.tags.total_refs;1259206;16864237;1364832;1247166;1466901;113702;Total number of references to valid blocks. 
system.cpu18.dcache.tags.sampled_refs;75746;525535;8237;11093;30185;812;Sample count of references to valid blocks. 
system.cpu18.dcache.tags.avg_refs;16.624059;32.089655;165.695277;112.428198;48.597018;140.027094;Average number of references to valid blocks. 
system.cpu18.dcache.tags.warmup_cycle;0;0;0;0;10866007460000;0;Cycle when the warmup percentage was hit. 
system.cpu18.dcache.tags.occ_blocks::cpu18.data;448.647519;849.780400;797.251489;828.547896;783.689175;832.687863;Average occupied blocks per requestor 
system.cpu18.dcache.tags.occ_percent::cpu18.data;0.438132;0.829864;0.778566;0.809129;0.765321;0.813172;Average percentage of cache occupancy 
system.cpu18.dcache.tags.occ_percent::total;0.438132;0.829864;0.778566;0.809129;0.765321;0.813172;Average percentage of cache occupancy 
system.cpu18.dcache.tags.occ_task_id_blocks::1024;597;743;764;783;834;805;Occupied blocks per task id 
system.cpu18.dcache.tags.age_task_id_blocks_1024::3;10;16;10;11;4;4;Occupied blocks per task id 
system.cpu18.dcache.tags.age_task_id_blocks_1024::4;587;727;748;771;830;801;Occupied blocks per task id 
system.cpu18.dcache.tags.occ_task_id_percent::1024;0.583008;0.725586;0.746094;0.764648;0.814453;0.786133;Percentage of cache occupancy per task id 
system.cpu18.dcache.tags.tag_accesses;7851543;36107897;578731;1362671;1669362;23828;Number of tag accesses 
system.cpu18.dcache.tags.data_accesses;7851543;36107897;578731;1362671;1669362;23828;Number of data accesses 
system.cpu18.dcache.ReadReq_hits::cpu18.data;2554614;11916468;185512;449133;548641;7529;number of ReadReq hits 
system.cpu18.dcache.ReadReq_hits::total;2554614;11916468;185512;449133;548641;7529;number of ReadReq hits 
system.cpu18.dcache.WriteReq_hits::cpu18.data;1125754;4681806;82568;202226;224847;3955;number of WriteReq hits 
system.cpu18.dcache.WriteReq_hits::total;1125754;4681806;82568;202226;224847;3955;number of WriteReq hits 
system.cpu18.dcache.LoadLockedReq_hits::cpu18.data;24427;68841;1228;1673;2021;105;number of LoadLockedReq hits 
system.cpu18.dcache.LoadLockedReq_hits::total;24427;68841;1228;1673;2021;105;number of LoadLockedReq hits 
system.cpu18.dcache.StoreCondReq_hits::cpu18.data;12017;47126;801;1144;1233;55;number of StoreCondReq hits 
system.cpu18.dcache.StoreCondReq_hits::total;12017;47126;801;1144;1233;55;number of StoreCondReq hits 
system.cpu18.dcache.demand_hits::cpu18.data;3680368;16598274;268080;651359;773488;11484;number of demand (read+write) hits 
system.cpu18.dcache.demand_hits::total;3680368;16598274;268080;651359;773488;11484;number of demand (read+write) hits 
system.cpu18.dcache.overall_hits::cpu18.data;3680368;16598274;268080;651359;773488;11484;number of overall hits 
system.cpu18.dcache.overall_hits::total;3680368;16598274;268080;651359;773488;11484;number of overall hits 
system.cpu18.dcache.ReadReq_misses::cpu18.data;127946;693045;10571;15168;20193;129;number of ReadReq misses 
system.cpu18.dcache.ReadReq_misses::total;127946;693045;10571;15168;20193;129;number of ReadReq misses 
system.cpu18.dcache.WriteReq_misses::cpu18.data;7811;162929;1727;2317;17498;35;number of WriteReq misses 
system.cpu18.dcache.WriteReq_misses::total;7811;162929;1727;2317;17498;35;number of WriteReq misses 
system.cpu18.dcache.LoadLockedReq_misses::cpu18.data;2210;38048;421;567;657;7;number of LoadLockedReq misses 
system.cpu18.dcache.LoadLockedReq_misses::total;2210;38048;421;567;657;7;number of LoadLockedReq misses 
system.cpu18.dcache.StoreCondReq_misses::cpu18.data;4884;53750;648;910;970;26;number of StoreCondReq misses 
system.cpu18.dcache.StoreCondReq_misses::total;4884;53750;648;910;970;26;number of StoreCondReq misses 
system.cpu18.dcache.demand_misses::cpu18.data;135757;855974;12298;17485;37691;164;number of demand (read+write) misses 
system.cpu18.dcache.demand_misses::total;135757;855974;12298;17485;37691;164;number of demand (read+write) misses 
system.cpu18.dcache.overall_misses::cpu18.data;135757;855974;12298;17485;37691;164;number of overall misses 
system.cpu18.dcache.overall_misses::total;135757;855974;12298;17485;37691;164;number of overall misses 
system.cpu18.dcache.ReadReq_miss_latency::cpu18.data;10516278130;49349799730;789987556;1091291159;1910402648;9704301;number of ReadReq miss cycles 
system.cpu18.dcache.ReadReq_miss_latency::total;10516278130;49349799730;789987556;1091291159;1910402648;9704301;number of ReadReq miss cycles 
system.cpu18.dcache.WriteReq_miss_latency::cpu18.data;491019871;10903687664;124454958;148969372;1859885559;2270721;number of WriteReq miss cycles 
system.cpu18.dcache.WriteReq_miss_latency::total;491019871;10903687664;124454958;148969372;1859885559;2270721;number of WriteReq miss cycles 
system.cpu18.dcache.LoadLockedReq_miss_latency::cpu18.data;188671519;2403843210;28339991;38074488;44799460;555749;number of LoadLockedReq miss cycles 
system.cpu18.dcache.LoadLockedReq_miss_latency::total;188671519;2403843210;28339991;38074488;44799460;555749;number of LoadLockedReq miss cycles 
system.cpu18.dcache.StoreCondReq_miss_latency::cpu18.data;239299248;3273226910;37711838;53556741;54671744;1237986;number of StoreCondReq miss cycles 
system.cpu18.dcache.StoreCondReq_miss_latency::total;239299248;3273226910;37711838;53556741;54671744;1237986;number of StoreCondReq miss cycles 
system.cpu18.dcache.StoreCondFailReq_miss_latency::cpu18.data;47708000;6358000;1296000;792000;4540000;308999;number of StoreCondFailReq miss cycles 
system.cpu18.dcache.StoreCondFailReq_miss_latency::total;47708000;6358000;1296000;792000;4540000;308999;number of StoreCondFailReq miss cycles 
system.cpu18.dcache.demand_miss_latency::cpu18.data;11007298001;60253487394;914442514;1240260531;3770288207;11975022;number of demand (read+write) miss cycles 
system.cpu18.dcache.demand_miss_latency::total;11007298001;60253487394;914442514;1240260531;3770288207;11975022;number of demand (read+write) miss cycles 
system.cpu18.dcache.overall_miss_latency::cpu18.data;11007298001;60253487394;914442514;1240260531;3770288207;11975022;number of overall miss cycles 
system.cpu18.dcache.overall_miss_latency::total;11007298001;60253487394;914442514;1240260531;3770288207;11975022;number of overall miss cycles 
system.cpu18.dcache.ReadReq_accesses::cpu18.data;2682560;12609513;196083;464301;568834;7658;number of ReadReq accesses(hits+misses) 
system.cpu18.dcache.ReadReq_accesses::total;2682560;12609513;196083;464301;568834;7658;number of ReadReq accesses(hits+misses) 
system.cpu18.dcache.WriteReq_accesses::cpu18.data;1133565;4844735;84295;204543;242345;3990;number of WriteReq accesses(hits+misses) 
system.cpu18.dcache.WriteReq_accesses::total;1133565;4844735;84295;204543;242345;3990;number of WriteReq accesses(hits+misses) 
system.cpu18.dcache.LoadLockedReq_accesses::cpu18.data;26637;106889;1649;2240;2678;112;number of LoadLockedReq accesses(hits+misses) 
system.cpu18.dcache.LoadLockedReq_accesses::total;26637;106889;1649;2240;2678;112;number of LoadLockedReq accesses(hits+misses) 
system.cpu18.dcache.StoreCondReq_accesses::cpu18.data;16901;100876;1449;2054;2203;81;number of StoreCondReq accesses(hits+misses) 
system.cpu18.dcache.StoreCondReq_accesses::total;16901;100876;1449;2054;2203;81;number of StoreCondReq accesses(hits+misses) 
system.cpu18.dcache.demand_accesses::cpu18.data;3816125;17454248;280378;668844;811179;11648;number of demand (read+write) accesses 
system.cpu18.dcache.demand_accesses::total;3816125;17454248;280378;668844;811179;11648;number of demand (read+write) accesses 
system.cpu18.dcache.overall_accesses::cpu18.data;3816125;17454248;280378;668844;811179;11648;number of overall (read+write) accesses 
system.cpu18.dcache.overall_accesses::total;3816125;17454248;280378;668844;811179;11648;number of overall (read+write) accesses 
system.cpu18.dcache.ReadReq_miss_rate::cpu18.data;0.047695;0.054962;0.053911;0.032668;0.035499;0.016845;miss rate for ReadReq accesses 
system.cpu18.dcache.ReadReq_miss_rate::total;0.047695;0.054962;0.053911;0.032668;0.035499;0.016845;miss rate for ReadReq accesses 
system.cpu18.dcache.WriteReq_miss_rate::cpu18.data;0.006891;0.033630;0.020488;0.011328;0.072203;0.008772;miss rate for WriteReq accesses 
system.cpu18.dcache.WriteReq_miss_rate::total;0.006891;0.033630;0.020488;0.011328;0.072203;0.008772;miss rate for WriteReq accesses 
system.cpu18.dcache.LoadLockedReq_miss_rate::cpu18.data;0.082967;0.355958;0.255306;0.253125;0.245332;0.062500;miss rate for LoadLockedReq accesses 
system.cpu18.dcache.LoadLockedReq_miss_rate::total;0.082967;0.355958;0.255306;0.253125;0.245332;0.062500;miss rate for LoadLockedReq accesses 
system.cpu18.dcache.StoreCondReq_miss_rate::cpu18.data;0.288977;0.532832;0.447205;0.443038;0.440309;0.320988;miss rate for StoreCondReq accesses 
system.cpu18.dcache.StoreCondReq_miss_rate::total;0.288977;0.532832;0.447205;0.443038;0.440309;0.320988;miss rate for StoreCondReq accesses 
system.cpu18.dcache.demand_miss_rate::cpu18.data;0.035575;0.049041;0.043862;0.026142;0.046464;0.014080;miss rate for demand accesses 
system.cpu18.dcache.demand_miss_rate::total;0.035575;0.049041;0.043862;0.026142;0.046464;0.014080;miss rate for demand accesses 
system.cpu18.dcache.overall_miss_rate::cpu18.data;0.035575;0.049041;0.043862;0.026142;0.046464;0.014080;miss rate for overall accesses 
system.cpu18.dcache.overall_miss_rate::total;0.035575;0.049041;0.043862;0.026142;0.046464;0.014080;miss rate for overall accesses 
system.cpu18.dcache.ReadReq_avg_miss_latency::cpu18.data;82193.098104;71207.208378;74731.582253;71946.938225;94607.173179;75227.139535;average ReadReq miss latency 
system.cpu18.dcache.ReadReq_avg_miss_latency::total;82193.098104;71207.208378;74731.582253;71946.938225;94607.173179;75227.139535;average ReadReq miss latency 
system.cpu18.dcache.WriteReq_avg_miss_latency::cpu18.data;62862.613110;66922.939833;72064.248987;64294.075097;106291.322380;64877.742857;average WriteReq miss latency 
system.cpu18.dcache.WriteReq_avg_miss_latency::total;62862.613110;66922.939833;72064.248987;64294.075097;106291.322380;64877.742857;average WriteReq miss latency 
system.cpu18.dcache.LoadLockedReq_avg_miss_latency::cpu18.data;85371.728054;63179.226503;67315.893112;67150.772487;68187.914764;79392.714286;average LoadLockedReq miss latency 
system.cpu18.dcache.LoadLockedReq_avg_miss_latency::total;85371.728054;63179.226503;67315.893112;67150.772487;68187.914764;79392.714286;average LoadLockedReq miss latency 
system.cpu18.dcache.StoreCondReq_avg_miss_latency::cpu18.data;48996.570025;60897.244837;58197.280864;58853.561538;56362.622680;47614.846154;average StoreCondReq miss latency 
system.cpu18.dcache.StoreCondReq_avg_miss_latency::total;48996.570025;60897.244837;58197.280864;58853.561538;56362.622680;47614.846154;average StoreCondReq miss latency 
system.cpu18.dcache.StoreCondFailReq_avg_miss_latency::cpu18.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu18.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu18.dcache.demand_avg_miss_latency::cpu18.data;81080.887181;70391.726144;74357.010408;70932.829911;100031.524953;73018.426829;average overall miss latency 
system.cpu18.dcache.demand_avg_miss_latency::total;81080.887181;70391.726144;74357.010408;70932.829911;100031.524953;73018.426829;average overall miss latency 
system.cpu18.dcache.overall_avg_miss_latency::cpu18.data;81080.887181;70391.726144;74357.010408;70932.829911;100031.524953;73018.426829;average overall miss latency 
system.cpu18.dcache.overall_avg_miss_latency::total;81080.887181;70391.726144;74357.010408;70932.829911;100031.524953;73018.426829;average overall miss latency 
system.cpu18.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu18.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu18.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu18.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu18.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu18.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu18.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu18.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu18.dcache.writebacks::writebacks;3217;97330;1087;1362;15565;5;number of writebacks 
system.cpu18.dcache.writebacks::total;3217;97330;1087;1362;15565;5;number of writebacks 
system.cpu18.dcache.ReadReq_mshr_misses::cpu18.data;127946;693045;10571;15168;20193;129;number of ReadReq MSHR misses 
system.cpu18.dcache.ReadReq_mshr_misses::total;127946;693045;10571;15168;20193;129;number of ReadReq MSHR misses 
system.cpu18.dcache.WriteReq_mshr_misses::cpu18.data;7811;162929;1727;2317;17498;35;number of WriteReq MSHR misses 
system.cpu18.dcache.WriteReq_mshr_misses::total;7811;162929;1727;2317;17498;35;number of WriteReq MSHR misses 
system.cpu18.dcache.LoadLockedReq_mshr_misses::cpu18.data;2210;38048;421;567;657;7;number of LoadLockedReq MSHR misses 
system.cpu18.dcache.LoadLockedReq_mshr_misses::total;2210;38048;421;567;657;7;number of LoadLockedReq MSHR misses 
system.cpu18.dcache.StoreCondReq_mshr_misses::cpu18.data;4884;53729;648;910;968;26;number of StoreCondReq MSHR misses 
system.cpu18.dcache.StoreCondReq_mshr_misses::total;4884;53729;648;910;968;26;number of StoreCondReq MSHR misses 
system.cpu18.dcache.demand_mshr_misses::cpu18.data;135757;855974;12298;17485;37691;164;number of demand (read+write) MSHR misses 
system.cpu18.dcache.demand_mshr_misses::total;135757;855974;12298;17485;37691;164;number of demand (read+write) MSHR misses 
system.cpu18.dcache.overall_mshr_misses::cpu18.data;135757;855974;12298;17485;37691;164;number of overall MSHR misses 
system.cpu18.dcache.overall_mshr_misses::total;135757;855974;12298;17485;37691;164;number of overall MSHR misses 
system.cpu18.dcache.ReadReq_mshr_miss_latency::cpu18.data;7249295870;33275073270;538443444;736260841;1395171352;6027699;number of ReadReq MSHR miss cycles 
system.cpu18.dcache.ReadReq_mshr_miss_latency::total;7249295870;33275073270;538443444;736260841;1395171352;6027699;number of ReadReq MSHR miss cycles 
system.cpu18.dcache.WriteReq_mshr_miss_latency::cpu18.data;249890129;6676595336;78303042;86987628;1397969441;1192279;number of WriteReq MSHR miss cycles 
system.cpu18.dcache.WriteReq_mshr_miss_latency::total;249890129;6676595336;78303042;86987628;1397969441;1192279;number of WriteReq MSHR miss cycles 
system.cpu18.dcache.LoadLockedReq_mshr_miss_latency::cpu18.data;131215481;1561529790;18816009;25191512;29911540;376251;number of LoadLockedReq MSHR miss cycles 
system.cpu18.dcache.LoadLockedReq_mshr_miss_latency::total;131215481;1561529790;18816009;25191512;29911540;376251;number of LoadLockedReq MSHR miss cycles 
system.cpu18.dcache.StoreCondReq_mshr_miss_latency::cpu18.data;116881752;2016275090;22106162;30976259;31857256;607014;number of StoreCondReq MSHR miss cycles 
system.cpu18.dcache.StoreCondReq_mshr_miss_latency::total;116881752;2016275090;22106162;30976259;31857256;607014;number of StoreCondReq MSHR miss cycles 
system.cpu18.dcache.StoreCondFailReq_mshr_miss_latency::cpu18.data;33760000;4400000;900000;550000;3330000;210001;number of StoreCondFailReq MSHR miss cycles 
system.cpu18.dcache.StoreCondFailReq_mshr_miss_latency::total;33760000;4400000;900000;550000;3330000;210001;number of StoreCondFailReq MSHR miss cycles 
system.cpu18.dcache.demand_mshr_miss_latency::cpu18.data;7499185999;39951668606;616746486;823248469;2793140793;7219978;number of demand (read+write) MSHR miss cycles 
system.cpu18.dcache.demand_mshr_miss_latency::total;7499185999;39951668606;616746486;823248469;2793140793;7219978;number of demand (read+write) MSHR miss cycles 
system.cpu18.dcache.overall_mshr_miss_latency::cpu18.data;7499185999;39951668606;616746486;823248469;2793140793;7219978;number of overall MSHR miss cycles 
system.cpu18.dcache.overall_mshr_miss_latency::total;7499185999;39951668606;616746486;823248469;2793140793;7219978;number of overall MSHR miss cycles 
system.cpu18.dcache.ReadReq_mshr_uncacheable_latency::cpu18.data;15912000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu18.dcache.ReadReq_mshr_uncacheable_latency::total;15912000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu18.dcache.WriteReq_mshr_uncacheable_latency::cpu18.data;1283252000;2873011000;60757000;103007000;92237000;6124000;number of WriteReq MSHR uncacheable cycles 
system.cpu18.dcache.WriteReq_mshr_uncacheable_latency::total;1283252000;2873011000;60757000;103007000;92237000;6124000;number of WriteReq MSHR uncacheable cycles 
system.cpu18.dcache.overall_mshr_uncacheable_latency::cpu18.data;1299164000;2873011000;60757000;103007000;92237000;6124000;number of overall MSHR uncacheable cycles 
system.cpu18.dcache.overall_mshr_uncacheable_latency::total;1299164000;2873011000;60757000;103007000;92237000;6124000;number of overall MSHR uncacheable cycles 
system.cpu18.dcache.ReadReq_mshr_miss_rate::cpu18.data;0.047695;0.054962;0.053911;0.032668;0.035499;0.016845;mshr miss rate for ReadReq accesses 
system.cpu18.dcache.ReadReq_mshr_miss_rate::total;0.047695;0.054962;0.053911;0.032668;0.035499;0.016845;mshr miss rate for ReadReq accesses 
system.cpu18.dcache.WriteReq_mshr_miss_rate::cpu18.data;0.006891;0.033630;0.020488;0.011328;0.072203;0.008772;mshr miss rate for WriteReq accesses 
system.cpu18.dcache.WriteReq_mshr_miss_rate::total;0.006891;0.033630;0.020488;0.011328;0.072203;0.008772;mshr miss rate for WriteReq accesses 
system.cpu18.dcache.LoadLockedReq_mshr_miss_rate::cpu18.data;0.082967;0.355958;0.255306;0.253125;0.245332;0.062500;mshr miss rate for LoadLockedReq accesses 
system.cpu18.dcache.LoadLockedReq_mshr_miss_rate::total;0.082967;0.355958;0.255306;0.253125;0.245332;0.062500;mshr miss rate for LoadLockedReq accesses 
system.cpu18.dcache.StoreCondReq_mshr_miss_rate::cpu18.data;0.288977;0.532624;0.447205;0.443038;0.439401;0.320988;mshr miss rate for StoreCondReq accesses 
system.cpu18.dcache.StoreCondReq_mshr_miss_rate::total;0.288977;0.532624;0.447205;0.443038;0.439401;0.320988;mshr miss rate for StoreCondReq accesses 
system.cpu18.dcache.demand_mshr_miss_rate::cpu18.data;0.035575;0.049041;0.043862;0.026142;0.046464;0.014080;mshr miss rate for demand accesses 
system.cpu18.dcache.demand_mshr_miss_rate::total;0.035575;0.049041;0.043862;0.026142;0.046464;0.014080;mshr miss rate for demand accesses 
system.cpu18.dcache.overall_mshr_miss_rate::cpu18.data;0.035575;0.049041;0.043862;0.026142;0.046464;0.014080;mshr miss rate for overall accesses 
system.cpu18.dcache.overall_mshr_miss_rate::total;0.035575;0.049041;0.043862;0.026142;0.046464;0.014080;mshr miss rate for overall accesses 
system.cpu18.dcache.ReadReq_avg_mshr_miss_latency::cpu18.data;56659.027011;48012.861026;50935.904266;48540.403547;69091.831427;46726.348837;average ReadReq mshr miss latency 
system.cpu18.dcache.ReadReq_avg_mshr_miss_latency::total;56659.027011;48012.861026;50935.904266;48540.403547;69091.831427;46726.348837;average ReadReq mshr miss latency 
system.cpu18.dcache.WriteReq_avg_mshr_miss_latency::cpu18.data;31992.078991;40978.557138;45340.499131;37543.214502;79893.098697;34065.114286;average WriteReq mshr miss latency 
system.cpu18.dcache.WriteReq_avg_mshr_miss_latency::total;31992.078991;40978.557138;45340.499131;37543.214502;79893.098697;34065.114286;average WriteReq mshr miss latency 
system.cpu18.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu18.data;59373.520814;41041.047887;44693.608076;44429.474427;45527.458143;53750.142857;average LoadLockedReq mshr miss latency 
system.cpu18.dcache.LoadLockedReq_avg_mshr_miss_latency::total;59373.520814;41041.047887;44693.608076;44429.474427;45527.458143;53750.142857;average LoadLockedReq mshr miss latency 
system.cpu18.dcache.StoreCondReq_avg_mshr_miss_latency::cpu18.data;23931.562654;37526.756314;34114.447531;34039.845055;32910.388430;23346.692308;average StoreCondReq mshr miss latency 
system.cpu18.dcache.StoreCondReq_avg_mshr_miss_latency::total;23931.562654;37526.756314;34114.447531;34039.845055;32910.388430;23346.692308;average StoreCondReq mshr miss latency 
system.cpu18.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu18.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu18.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu18.dcache.demand_avg_mshr_miss_latency::cpu18.data;55239.774001;46673.927720;50150.145227;47083.126623;74106.306360;44024.256098;average overall mshr miss latency 
system.cpu18.dcache.demand_avg_mshr_miss_latency::total;55239.774001;46673.927720;50150.145227;47083.126623;74106.306360;44024.256098;average overall mshr miss latency 
system.cpu18.dcache.overall_avg_mshr_miss_latency::cpu18.data;55239.774001;46673.927720;50150.145227;47083.126623;74106.306360;44024.256098;average overall mshr miss latency 
system.cpu18.dcache.overall_avg_mshr_miss_latency::total;55239.774001;46673.927720;50150.145227;47083.126623;74106.306360;44024.256098;average overall mshr miss latency 
system.cpu18.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu18.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu18.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu18.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu18.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu18.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu18.dcache.overall_avg_mshr_uncacheable_latency::cpu18.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu18.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu18.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu19.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu19.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu19.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu19.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu19.dtb.read_hits;2710693;3758880;132497;209933;425281;15246;DTB read hits 
system.cpu19.dtb.read_misses;0;82;41;0;1290;0;DTB read misses 
system.cpu19.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu19.dtb.read_accesses;0;27233;2755;0;217717;0;DTB read accesses 
system.cpu19.dtb.write_hits;1163558;1558820;57464;82852;143571;6329;DTB write hits 
system.cpu19.dtb.write_misses;0;48;4;0;12463;0;DTB write misses 
system.cpu19.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu19.dtb.write_accesses;0;8307;1771;0;64997;0;DTB write accesses 
system.cpu19.dtb.data_hits;3874251;5317700;189961;292785;568852;21575;DTB hits 
system.cpu19.dtb.data_misses;0;130;45;0;13753;0;DTB misses 
system.cpu19.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu19.dtb.data_accesses;0;35540;4526;0;282714;0;DTB accesses 
system.cpu19.itb.fetch_hits;1048380;1279845;62087;66318;823753;5083;ITB hits 
system.cpu19.itb.fetch_misses;0;13;6;0;7;0;ITB misses 
system.cpu19.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu19.itb.fetch_accesses;1048380;1279858;62093;66318;823760;5083;ITB accesses 
system.cpu19.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu19.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu19.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu19.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu19.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu19.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu19.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu19.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu19.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu19.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu19.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu19.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu19.numCycles;540921530;484179698;17187304;29980652;29394534;2343748;number of cpu cycles simulated 
system.cpu19.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu19.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu19.committedInsts;12523263;17682083;621325;979658;1768360;72280;Number of instructions committed 
system.cpu19.committedOps;12523263;17682083;621325;979658;1768360;72280;Number of ops (including micro ops) committed 
system.cpu19.num_int_alu_accesses;12108453;17175633;600889;952516;1708353;70182;Number of integer alu accesses 
system.cpu19.num_fp_alu_accesses;1746;89888;6080;0;1764;0;Number of float alu accesses 
system.cpu19.num_func_calls;488929;664387;22734;36212;37653;2764;number of times a function call or return occured 
system.cpu19.num_conditional_control_insts;1140129;1722698;61439;99907;150811;6629;number of instructions that are conditional controls 
system.cpu19.num_int_insts;12108453;17175633;600889;952516;1708353;70182;number of integer instructions 
system.cpu19.num_fp_insts;1746;89888;6080;0;1764;0;number of float instructions 
system.cpu19.num_int_register_reads;16619778;23958076;839337;1318083;2315130;97200;number of times the integer registers were read 
system.cpu19.num_int_register_writes;9667577;13632801;472432;757866;1387534;56345;number of times the integer registers were written 
system.cpu19.num_fp_register_reads;890;71636;5875;0;877;0;number of times the floating registers were read 
system.cpu19.num_fp_register_writes;896;60316;4297;0;900;0;number of times the floating registers were written 
system.cpu19.num_mem_refs;3879504;5329753;190395;293125;584460;21600;number of memory refs 
system.cpu19.num_load_insts;2710827;3762855;132646;209933;427987;15246;Number of load instructions 
system.cpu19.num_store_insts;1168677;1566898;57749;83192;156473;6354;Number of store instructions 
system.cpu19.num_idle_cycles;506785548.801244;436063792.792464;15486326.205981;27345543.614594;24402815.815541;2152118.222162;Number of idle cycles 
system.cpu19.num_busy_cycles;34135981.198756;48115905.207536;1700977.794019;2635108.385406;4991718.184459;191629.777838;Number of busy cycles 
system.cpu19.not_idle_fraction;0.063107;0.099376;0.098967;0.087894;0.169818;0.081762;Percentage of non-idle cycles 
system.cpu19.idle_fraction;0.936893;0.900624;0.901033;0.912106;0.830182;0.918238;Percentage of idle cycles 
system.cpu19.Branches;1866777;2670028;93960;152107;205193;10644;Number of branches fetched 
system.cpu19.op_class::No_OpClass;46757;58668;3081;3173;34388;234;Class of executed instruction 
system.cpu19.op_class::IntAlu;8156600;11771087;406899;655070;994982;48268;Class of executed instruction 
system.cpu19.op_class::IntMult;48890;67262;2257;3852;3971;291;Class of executed instruction 
system.cpu19.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu19.op_class::FloatAdd;88;16394;1222;0;61;0;Class of executed instruction 
system.cpu19.op_class::FloatCmp;0;1486;0;0;0;0;Class of executed instruction 
system.cpu19.op_class::FloatCvt;0;361;60;0;5;0;Class of executed instruction 
system.cpu19.op_class::FloatMult;0;3811;960;0;0;0;Class of executed instruction 
system.cpu19.op_class::FloatDiv;8;986;19;0;0;0;Class of executed instruction 
system.cpu19.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu19.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu19.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu19.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu19.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu19.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu19.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu19.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu19.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu19.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu19.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu19.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu19.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu19.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu19.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu19.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu19.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu19.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu19.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu19.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu19.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu19.op_class::MemRead;2745388;3805987;134426;212163;430787;15412;Class of executed instruction 
system.cpu19.op_class::MemWrite;1168693;1567932;57766;83192;156493;6354;Class of executed instruction 
system.cpu19.op_class::IprAccess;356839;388239;14680;22208;161426;1721;Class of executed instruction 
system.cpu19.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu19.op_class::total;12523263;17682213;621370;979658;1782113;72280;Class of executed instruction 
system.cpu19.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu19.kern.inst.quiesce;7949;5235;209;337;322;25;number of quiesce instructions executed 
system.cpu19.kern.inst.hwrei;87728;92983;3406;5414;19452;422;number of hwrei instructions executed 
system.cpu19.kern.ipl_count::0;19476;21800;797;1228;1306;92;number of times we switched to this ipl 
system.cpu19.kern.ipl_count::22;4952;4961;176;307;301;24;number of times we switched to this ipl 
system.cpu19.kern.ipl_count::30;87;441;41;33;48;1;number of times we switched to this ipl 
system.cpu19.kern.ipl_count::31;53267;53848;1939;3219;3349;257;number of times we switched to this ipl 
system.cpu19.kern.ipl_count::total;77782;81050;2953;4787;5004;374;number of times we switched to this ipl 
system.cpu19.kern.ipl_good::0;19476;21800;797;1228;1306;92;number of times we switched to this ipl from a different ipl 
system.cpu19.kern.ipl_good::22;4952;4961;176;307;301;24;number of times we switched to this ipl from a different ipl 
system.cpu19.kern.ipl_good::30;87;441;41;33;48;1;number of times we switched to this ipl from a different ipl 
system.cpu19.kern.ipl_good::31;19389;21362;756;1195;1258;91;number of times we switched to this ipl from a different ipl 
system.cpu19.kern.ipl_good::total;43904;48564;1770;2763;2913;208;number of times we switched to this ipl from a different ipl 
system.cpu19.kern.ipl_ticks::0;4674059400000;4565890640000;162671820000;288720320000;279505590000;22655500000;number of cycles we spent at this ipl 
system.cpu19.kern.ipl_ticks::22;15309700000;15577800000;549580000;952600000;955220000;74050000;number of cycles we spent at this ipl 
system.cpu19.kern.ipl_ticks::30;865960000;3233930000;382740000;326720000;450270000;10110000;number of cycles we spent at this ipl 
system.cpu19.kern.ipl_ticks::31;718979960000;257094610000;8268900000;9806880000;13034260000;697820000;number of cycles we spent at this ipl 
system.cpu19.kern.ipl_ticks::total;5409215020000;4841796980000;171873040000;299806520000;293945340000;23437480000;number of cycles we spent at this ipl 
system.cpu19.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu19.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu19.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu19.kern.ipl_used::31;0.363996;0.396709;0.389892;0.371233;0.375635;0.354086;fraction of swpipl calls that actually changed the ipl 
system.cpu19.kern.ipl_used::total;0.564449;0.599186;0.599390;0.577188;0.582134;0.556150;fraction of swpipl calls that actually changed the ipl 
system.cpu19.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu19.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu19.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu19.kern.callpal::swpctx;26;765;20;;28;;number of callpals executed 
system.cpu19.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu19.kern.callpal::swpipl;67703;69673;2498;4107;4278;324;number of callpals executed 
system.cpu19.kern.callpal::rdps;9904;10062;356;627;610;48;number of callpals executed 
system.cpu19.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu19.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu19.kern.callpal::rti;5039;5978;238;340;377;25;number of callpals executed 
system.cpu19.kern.callpal::rdunique;1;48;2;;16;;number of callpals executed 
system.cpu19.kern.callpal::total;82687;87441;3138;5074;5343;397;number of callpals executed 
system.cpu19.kern.mode_switch::kernel;5067;6743;258;340;405;25;number of protection mode switches 
system.cpu19.kern.mode_switch::user;0;583;22;0;53;0;number of protection mode switches 
system.cpu19.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu19.kern.mode_switch_good::kernel;0;0.086460;0.085271;0;0.130864;0;fraction of useful protection mode switches 
system.cpu19.kern.mode_switch_good::user;nan;1;1;nan;1;nan;fraction of useful protection mode switches 
system.cpu19.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu19.kern.mode_switch_good::total;0;0.159159;0.157143;0;0.231441;0;fraction of useful protection mode switches 
system.cpu19.kern.mode_ticks::kernel;0;10182444900000;183117440000;0;545974560000;0;number of ticks spent at the given mode 
system.cpu19.kern.mode_ticks::user;0;3925280000;509530000;0;21962080000;0;number of ticks spent at the given mode 
system.cpu19.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu19.kern.swap_context;27;765;20;0;28;0;number of times the context was actually changed 
system.cpu19.icache.tags.replacements;23803;86284;3190;2519;4251;160;number of replacements 
system.cpu19.icache.tags.tagsinuse;378.071197;452.387677;505.093625;509;509.376178;510;Cycle average of tags in use 
system.cpu19.icache.tags.total_refs;6970208;17200630;2935972;296590;1785363;4351409;Total number of references to valid blocks. 
system.cpu19.icache.tags.sampled_refs;23803;86284;3190;2519;4251;670;Sample count of references to valid blocks. 
system.cpu19.icache.tags.avg_refs;292.828971;199.349010;920.367398;117.741167;419.986591;6494.640299;Average number of references to valid blocks. 
system.cpu19.icache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu19.icache.tags.occ_blocks::cpu19.inst;378.071197;452.387677;505.093625;509;509.376178;510;Average occupied blocks per requestor 
system.cpu19.icache.tags.occ_percent::cpu19.inst;0.738420;0.883570;0.986511;0.994141;0.994875;0.996094;Average percentage of cache occupancy 
system.cpu19.icache.tags.occ_percent::total;0.738420;0.883570;0.986511;0.994141;0.994875;0.996094;Average percentage of cache occupancy 
system.cpu19.icache.tags.occ_task_id_blocks::1024;428;503;509;509;510;510;Occupied blocks per task id 
system.cpu19.icache.tags.age_task_id_blocks_1024::2;2;2;2;2;2;2;Occupied blocks per task id 
system.cpu19.icache.tags.age_task_id_blocks_1024::3;15;;15;15;14;12;Occupied blocks per task id 
system.cpu19.icache.tags.age_task_id_blocks_1024::4;411;501;492;492;494;496;Occupied blocks per task id 
system.cpu19.icache.tags.occ_task_id_percent::1024;0.835938;0.982422;0.994141;0.994141;0.996094;0.996094;Percentage of cache occupancy per task id 
system.cpu19.icache.tags.tag_accesses;25070765;35450785;1245936;1961835;3568478;144720;Number of tag accesses 
system.cpu19.icache.tags.data_accesses;25070765;35450785;1245936;1961835;3568478;144720;Number of data accesses 
system.cpu19.icache.ReadReq_hits::cpu19.inst;12499024;17595854;618174;977139;1777861;72120;number of ReadReq hits 
system.cpu19.icache.ReadReq_hits::total;12499024;17595854;618174;977139;1777861;72120;number of ReadReq hits 
system.cpu19.icache.demand_hits::cpu19.inst;12499024;17595854;618174;977139;1777861;72120;number of demand (read+write) hits 
system.cpu19.icache.demand_hits::total;12499024;17595854;618174;977139;1777861;72120;number of demand (read+write) hits 
system.cpu19.icache.overall_hits::cpu19.inst;12499024;17595854;618174;977139;1777861;72120;number of overall hits 
system.cpu19.icache.overall_hits::total;12499024;17595854;618174;977139;1777861;72120;number of overall hits 
system.cpu19.icache.ReadReq_misses::cpu19.inst;24239;86359;3196;2519;4252;160;number of ReadReq misses 
system.cpu19.icache.ReadReq_misses::total;24239;86359;3196;2519;4252;160;number of ReadReq misses 
system.cpu19.icache.demand_misses::cpu19.inst;24239;86359;3196;2519;4252;160;number of demand (read+write) misses 
system.cpu19.icache.demand_misses::total;24239;86359;3196;2519;4252;160;number of demand (read+write) misses 
system.cpu19.icache.overall_misses::cpu19.inst;24239;86359;3196;2519;4252;160;number of overall misses 
system.cpu19.icache.overall_misses::total;24239;86359;3196;2519;4252;160;number of overall misses 
system.cpu19.icache.ReadReq_miss_latency::cpu19.inst;2662524750;8627717749;319665000;262026750;446739500;17170500;number of ReadReq miss cycles 
system.cpu19.icache.ReadReq_miss_latency::total;2662524750;8627717749;319665000;262026750;446739500;17170500;number of ReadReq miss cycles 
system.cpu19.icache.demand_miss_latency::cpu19.inst;2662524750;8627717749;319665000;262026750;446739500;17170500;number of demand (read+write) miss cycles 
system.cpu19.icache.demand_miss_latency::total;2662524750;8627717749;319665000;262026750;446739500;17170500;number of demand (read+write) miss cycles 
system.cpu19.icache.overall_miss_latency::cpu19.inst;2662524750;8627717749;319665000;262026750;446739500;17170500;number of overall miss cycles 
system.cpu19.icache.overall_miss_latency::total;2662524750;8627717749;319665000;262026750;446739500;17170500;number of overall miss cycles 
system.cpu19.icache.ReadReq_accesses::cpu19.inst;12523263;17682213;621370;979658;1782113;72280;number of ReadReq accesses(hits+misses) 
system.cpu19.icache.ReadReq_accesses::total;12523263;17682213;621370;979658;1782113;72280;number of ReadReq accesses(hits+misses) 
system.cpu19.icache.demand_accesses::cpu19.inst;12523263;17682213;621370;979658;1782113;72280;number of demand (read+write) accesses 
system.cpu19.icache.demand_accesses::total;12523263;17682213;621370;979658;1782113;72280;number of demand (read+write) accesses 
system.cpu19.icache.overall_accesses::cpu19.inst;12523263;17682213;621370;979658;1782113;72280;number of overall (read+write) accesses 
system.cpu19.icache.overall_accesses::total;12523263;17682213;621370;979658;1782113;72280;number of overall (read+write) accesses 
system.cpu19.icache.ReadReq_miss_rate::cpu19.inst;0.001936;0.004884;0.005143;0.002571;0.002386;0.002214;miss rate for ReadReq accesses 
system.cpu19.icache.ReadReq_miss_rate::total;0.001936;0.004884;0.005143;0.002571;0.002386;0.002214;miss rate for ReadReq accesses 
system.cpu19.icache.demand_miss_rate::cpu19.inst;0.001936;0.004884;0.005143;0.002571;0.002386;0.002214;miss rate for demand accesses 
system.cpu19.icache.demand_miss_rate::total;0.001936;0.004884;0.005143;0.002571;0.002386;0.002214;miss rate for demand accesses 
system.cpu19.icache.overall_miss_rate::cpu19.inst;0.001936;0.004884;0.005143;0.002571;0.002386;0.002214;miss rate for overall accesses 
system.cpu19.icache.overall_miss_rate::total;0.001936;0.004884;0.005143;0.002571;0.002386;0.002214;miss rate for overall accesses 
system.cpu19.icache.ReadReq_avg_miss_latency::cpu19.inst;109844.661496;99905.253060;100020.337922;104020.146884;105065.733772;107315.625000;average ReadReq miss latency 
system.cpu19.icache.ReadReq_avg_miss_latency::total;109844.661496;99905.253060;100020.337922;104020.146884;105065.733772;107315.625000;average ReadReq miss latency 
system.cpu19.icache.demand_avg_miss_latency::cpu19.inst;109844.661496;99905.253060;100020.337922;104020.146884;105065.733772;107315.625000;average overall miss latency 
system.cpu19.icache.demand_avg_miss_latency::total;109844.661496;99905.253060;100020.337922;104020.146884;105065.733772;107315.625000;average overall miss latency 
system.cpu19.icache.overall_avg_miss_latency::cpu19.inst;109844.661496;99905.253060;100020.337922;104020.146884;105065.733772;107315.625000;average overall miss latency 
system.cpu19.icache.overall_avg_miss_latency::total;109844.661496;99905.253060;100020.337922;104020.146884;105065.733772;107315.625000;average overall miss latency 
system.cpu19.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu19.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu19.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu19.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu19.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu19.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu19.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu19.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu19.icache.ReadReq_mshr_misses::cpu19.inst;24239;86359;3196;2519;4252;160;number of ReadReq MSHR misses 
system.cpu19.icache.ReadReq_mshr_misses::total;24239;86359;3196;2519;4252;160;number of ReadReq MSHR misses 
system.cpu19.icache.demand_mshr_misses::cpu19.inst;24239;86359;3196;2519;4252;160;number of demand (read+write) MSHR misses 
system.cpu19.icache.demand_mshr_misses::total;24239;86359;3196;2519;4252;160;number of demand (read+write) MSHR misses 
system.cpu19.icache.overall_mshr_misses::cpu19.inst;24239;86359;3196;2519;4252;160;number of overall MSHR misses 
system.cpu19.icache.overall_mshr_misses::total;24239;86359;3196;2519;4252;160;number of overall MSHR misses 
system.cpu19.icache.ReadReq_mshr_miss_latency::cpu19.inst;2016014250;6393190251;237421000;196226250;336187500;12978500;number of ReadReq MSHR miss cycles 
system.cpu19.icache.ReadReq_mshr_miss_latency::total;2016014250;6393190251;237421000;196226250;336187500;12978500;number of ReadReq MSHR miss cycles 
system.cpu19.icache.demand_mshr_miss_latency::cpu19.inst;2016014250;6393190251;237421000;196226250;336187500;12978500;number of demand (read+write) MSHR miss cycles 
system.cpu19.icache.demand_mshr_miss_latency::total;2016014250;6393190251;237421000;196226250;336187500;12978500;number of demand (read+write) MSHR miss cycles 
system.cpu19.icache.overall_mshr_miss_latency::cpu19.inst;2016014250;6393190251;237421000;196226250;336187500;12978500;number of overall MSHR miss cycles 
system.cpu19.icache.overall_mshr_miss_latency::total;2016014250;6393190251;237421000;196226250;336187500;12978500;number of overall MSHR miss cycles 
system.cpu19.icache.ReadReq_mshr_miss_rate::cpu19.inst;0.001936;0.004884;0.005143;0.002571;0.002386;0.002214;mshr miss rate for ReadReq accesses 
system.cpu19.icache.ReadReq_mshr_miss_rate::total;0.001936;0.004884;0.005143;0.002571;0.002386;0.002214;mshr miss rate for ReadReq accesses 
system.cpu19.icache.demand_mshr_miss_rate::cpu19.inst;0.001936;0.004884;0.005143;0.002571;0.002386;0.002214;mshr miss rate for demand accesses 
system.cpu19.icache.demand_mshr_miss_rate::total;0.001936;0.004884;0.005143;0.002571;0.002386;0.002214;mshr miss rate for demand accesses 
system.cpu19.icache.overall_mshr_miss_rate::cpu19.inst;0.001936;0.004884;0.005143;0.002571;0.002386;0.002214;mshr miss rate for overall accesses 
system.cpu19.icache.overall_mshr_miss_rate::total;0.001936;0.004884;0.005143;0.002571;0.002386;0.002214;mshr miss rate for overall accesses 
system.cpu19.icache.ReadReq_avg_mshr_miss_latency::cpu19.inst;83172.335905;74030.387696;74286.921151;77898.471616;79065.733772;81115.625000;average ReadReq mshr miss latency 
system.cpu19.icache.ReadReq_avg_mshr_miss_latency::total;83172.335905;74030.387696;74286.921151;77898.471616;79065.733772;81115.625000;average ReadReq mshr miss latency 
system.cpu19.icache.demand_avg_mshr_miss_latency::cpu19.inst;83172.335905;74030.387696;74286.921151;77898.471616;79065.733772;81115.625000;average overall mshr miss latency 
system.cpu19.icache.demand_avg_mshr_miss_latency::total;83172.335905;74030.387696;74286.921151;77898.471616;79065.733772;81115.625000;average overall mshr miss latency 
system.cpu19.icache.overall_avg_mshr_miss_latency::cpu19.inst;83172.335905;74030.387696;74286.921151;77898.471616;79065.733772;81115.625000;average overall mshr miss latency 
system.cpu19.icache.overall_avg_mshr_miss_latency::total;83172.335905;74030.387696;74286.921151;77898.471616;79065.733772;81115.625000;average overall mshr miss latency 
system.cpu19.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu19.dcache.tags.replacements;75354;117384;4627;6780;21122;557;number of replacements 
system.cpu19.dcache.tags.tagsinuse;467.356551;654.428337;700.112221;677.620324;768.143642;857.478559;Cycle average of tags in use 
system.cpu19.dcache.tags.total_refs;1020737;4859836;526970;40620;3300180;141924;Total number of references to valid blocks. 
system.cpu19.dcache.tags.sampled_refs;75354;117384;4627;6780;21122;1376;Sample count of references to valid blocks. 
system.cpu19.dcache.tags.avg_refs;13.545890;41.401179;113.890210;5.991150;156.243727;103.142442;Average number of references to valid blocks. 
system.cpu19.dcache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu19.dcache.tags.occ_blocks::cpu19.data;467.356551;654.428337;700.112221;677.620324;768.143642;857.478559;Average occupied blocks per requestor 
system.cpu19.dcache.tags.occ_percent::cpu19.data;0.456403;0.639090;0.683703;0.661739;0.750140;0.837381;Average percentage of cache occupancy 
system.cpu19.dcache.tags.occ_percent::total;0.456403;0.639090;0.683703;0.661739;0.750140;0.837381;Average percentage of cache occupancy 
system.cpu19.dcache.tags.occ_task_id_blocks::1024;624;639;709;658;857;819;Occupied blocks per task id 
system.cpu19.dcache.tags.age_task_id_blocks_1024::3;10;3;14;14;17;16;Occupied blocks per task id 
system.cpu19.dcache.tags.age_task_id_blocks_1024::4;614;636;695;644;840;803;Occupied blocks per task id 
system.cpu19.dcache.tags.occ_task_id_percent::1024;0.609375;0.624023;0.692383;0.642578;0.836914;0.799805;Percentage of cache occupancy per task id 
system.cpu19.dcache.tags.tag_accesses;7853272;10814535;386517;594286;1165649;43838;Number of tag accesses 
system.cpu19.dcache.tags.data_accesses;7853272;10814535;386517;594286;1165649;43838;Number of data accesses 
system.cpu19.dcache.ReadReq_hits::cpu19.data;2554520;3568512;125080;199388;407939;14372;number of ReadReq hits 
system.cpu19.dcache.ReadReq_hits::total;2554520;3568512;125080;199388;407939;14372;number of ReadReq hits 
system.cpu19.dcache.WriteReq_hits::cpu19.data;1124773;1505638;55352;80579;131512;6149;number of WriteReq hits 
system.cpu19.dcache.WriteReq_hits::total;1124773;1505638;55352;80579;131512;6149;number of WriteReq hits 
system.cpu19.dcache.LoadLockedReq_hits::cpu19.data;25318;19793;876;1110;1491;97;number of LoadLockedReq hits 
system.cpu19.dcache.LoadLockedReq_hits::total;25318;19793;876;1110;1491;97;number of LoadLockedReq hits 
system.cpu19.dcache.StoreCondReq_hits::cpu19.data;12015;12861;542;722;864;55;number of StoreCondReq hits 
system.cpu19.dcache.StoreCondReq_hits::total;12015;12861;542;722;864;55;number of StoreCondReq hits 
system.cpu19.dcache.demand_hits::cpu19.data;3679293;5074150;180432;279967;539451;20521;number of demand (read+write) hits 
system.cpu19.dcache.demand_hits::total;3679293;5074150;180432;279967;539451;20521;number of demand (read+write) hits 
system.cpu19.dcache.overall_hits::cpu19.data;3679293;5074150;180432;279967;539451;20521;number of overall hits 
system.cpu19.dcache.overall_hits::total;3679293;5074150;180432;279967;539451;20521;number of overall hits 
system.cpu19.dcache.ReadReq_misses::cpu19.data;128697;170148;6460;9323;16945;765;number of ReadReq misses 
system.cpu19.dcache.ReadReq_misses::total;128697;170148;6460;9323;16945;765;number of ReadReq misses 
system.cpu19.dcache.WriteReq_misses::cpu19.data;7736;25951;886;726;9994;47;number of WriteReq misses 
system.cpu19.dcache.WriteReq_misses::total;7736;25951;886;726;9994;47;number of WriteReq misses 
system.cpu19.dcache.LoadLockedReq_misses::cpu19.data;2219;4320;189;112;322;12;number of LoadLockedReq misses 
system.cpu19.dcache.LoadLockedReq_misses::total;2219;4320;189;112;322;12;number of LoadLockedReq misses 
system.cpu19.dcache.StoreCondReq_misses::cpu19.data;4890;10039;358;349;551;24;number of StoreCondReq misses 
system.cpu19.dcache.StoreCondReq_misses::total;4890;10039;358;349;551;24;number of StoreCondReq misses 
system.cpu19.dcache.demand_misses::cpu19.data;136433;196099;7346;10049;26939;812;number of demand (read+write) misses 
system.cpu19.dcache.demand_misses::total;136433;196099;7346;10049;26939;812;number of demand (read+write) misses 
system.cpu19.dcache.overall_misses::cpu19.data;136433;196099;7346;10049;26939;812;number of overall misses 
system.cpu19.dcache.overall_misses::total;136433;196099;7346;10049;26939;812;number of overall misses 
system.cpu19.dcache.ReadReq_miss_latency::cpu19.data;10660662440;12183337435;480329059;665991358;1501206743;52034550;number of ReadReq miss cycles 
system.cpu19.dcache.ReadReq_miss_latency::total;10660662440;12183337435;480329059;665991358;1501206743;52034550;number of ReadReq miss cycles 
system.cpu19.dcache.WriteReq_miss_latency::cpu19.data;482292137;1562679539;65992610;44700265;1054836295;3339220;number of WriteReq miss cycles 
system.cpu19.dcache.WriteReq_miss_latency::total;482292137;1562679539;65992610;44700265;1054836295;3339220;number of WriteReq miss cycles 
system.cpu19.dcache.LoadLockedReq_miss_latency::cpu19.data;190210985;307200205;13076744;9964740;24532181;1099497;number of LoadLockedReq miss cycles 
system.cpu19.dcache.LoadLockedReq_miss_latency::total;190210985;307200205;13076744;9964740;24532181;1099497;number of LoadLockedReq miss cycles 
system.cpu19.dcache.StoreCondReq_miss_latency::cpu19.data;238969258;569371659;20391864;18603764;30970763;1237986;number of StoreCondReq miss cycles 
system.cpu19.dcache.StoreCondReq_miss_latency::total;238969258;569371659;20391864;18603764;30970763;1237986;number of StoreCondReq miss cycles 
system.cpu19.dcache.StoreCondFailReq_miss_latency::cpu19.data;48870000;6740000;720000;1130000;1346000;144000;number of StoreCondFailReq miss cycles 
system.cpu19.dcache.StoreCondFailReq_miss_latency::total;48870000;6740000;720000;1130000;1346000;144000;number of StoreCondFailReq miss cycles 
system.cpu19.dcache.demand_miss_latency::cpu19.data;11142954577;13746016974;546321669;710691623;2556043038;55373770;number of demand (read+write) miss cycles 
system.cpu19.dcache.demand_miss_latency::total;11142954577;13746016974;546321669;710691623;2556043038;55373770;number of demand (read+write) miss cycles 
system.cpu19.dcache.overall_miss_latency::cpu19.data;11142954577;13746016974;546321669;710691623;2556043038;55373770;number of overall miss cycles 
system.cpu19.dcache.overall_miss_latency::total;11142954577;13746016974;546321669;710691623;2556043038;55373770;number of overall miss cycles 
system.cpu19.dcache.ReadReq_accesses::cpu19.data;2683217;3738660;131540;208711;424884;15137;number of ReadReq accesses(hits+misses) 
system.cpu19.dcache.ReadReq_accesses::total;2683217;3738660;131540;208711;424884;15137;number of ReadReq accesses(hits+misses) 
system.cpu19.dcache.WriteReq_accesses::cpu19.data;1132509;1531589;56238;81305;141506;6196;number of WriteReq accesses(hits+misses) 
system.cpu19.dcache.WriteReq_accesses::total;1132509;1531589;56238;81305;141506;6196;number of WriteReq accesses(hits+misses) 
system.cpu19.dcache.LoadLockedReq_accesses::cpu19.data;27537;24113;1065;1222;1813;109;number of LoadLockedReq accesses(hits+misses) 
system.cpu19.dcache.LoadLockedReq_accesses::total;27537;24113;1065;1222;1813;109;number of LoadLockedReq accesses(hits+misses) 
system.cpu19.dcache.StoreCondReq_accesses::cpu19.data;16905;22900;900;1071;1415;79;number of StoreCondReq accesses(hits+misses) 
system.cpu19.dcache.StoreCondReq_accesses::total;16905;22900;900;1071;1415;79;number of StoreCondReq accesses(hits+misses) 
system.cpu19.dcache.demand_accesses::cpu19.data;3815726;5270249;187778;290016;566390;21333;number of demand (read+write) accesses 
system.cpu19.dcache.demand_accesses::total;3815726;5270249;187778;290016;566390;21333;number of demand (read+write) accesses 
system.cpu19.dcache.overall_accesses::cpu19.data;3815726;5270249;187778;290016;566390;21333;number of overall (read+write) accesses 
system.cpu19.dcache.overall_accesses::total;3815726;5270249;187778;290016;566390;21333;number of overall (read+write) accesses 
system.cpu19.dcache.ReadReq_miss_rate::cpu19.data;0.047964;0.045510;0.049111;0.044669;0.039881;0.050538;miss rate for ReadReq accesses 
system.cpu19.dcache.ReadReq_miss_rate::total;0.047964;0.045510;0.049111;0.044669;0.039881;0.050538;miss rate for ReadReq accesses 
system.cpu19.dcache.WriteReq_miss_rate::cpu19.data;0.006831;0.016944;0.015754;0.008929;0.070626;0.007586;miss rate for WriteReq accesses 
system.cpu19.dcache.WriteReq_miss_rate::total;0.006831;0.016944;0.015754;0.008929;0.070626;0.007586;miss rate for WriteReq accesses 
system.cpu19.dcache.LoadLockedReq_miss_rate::cpu19.data;0.080582;0.179156;0.177465;0.091653;0.177606;0.110092;miss rate for LoadLockedReq accesses 
system.cpu19.dcache.LoadLockedReq_miss_rate::total;0.080582;0.179156;0.177465;0.091653;0.177606;0.110092;miss rate for LoadLockedReq accesses 
system.cpu19.dcache.StoreCondReq_miss_rate::cpu19.data;0.289264;0.438384;0.397778;0.325864;0.389399;0.303797;miss rate for StoreCondReq accesses 
system.cpu19.dcache.StoreCondReq_miss_rate::total;0.289264;0.438384;0.397778;0.325864;0.389399;0.303797;miss rate for StoreCondReq accesses 
system.cpu19.dcache.demand_miss_rate::cpu19.data;0.035755;0.037209;0.039121;0.034650;0.047563;0.038063;miss rate for demand accesses 
system.cpu19.dcache.demand_miss_rate::total;0.035755;0.037209;0.039121;0.034650;0.047563;0.038063;miss rate for demand accesses 
system.cpu19.dcache.overall_miss_rate::cpu19.data;0.035755;0.037209;0.039121;0.034650;0.047563;0.038063;miss rate for overall accesses 
system.cpu19.dcache.overall_miss_rate::total;0.035755;0.037209;0.039121;0.034650;0.047563;0.038063;miss rate for overall accesses 
system.cpu19.dcache.ReadReq_avg_miss_latency::cpu19.data;82835.360886;71604.352887;74354.343498;71435.306017;88592.903098;68019.019608;average ReadReq miss latency 
system.cpu19.dcache.ReadReq_avg_miss_latency::total;82835.360886;71604.352887;74354.343498;71435.306017;88592.903098;68019.019608;average ReadReq miss latency 
system.cpu19.dcache.WriteReq_avg_miss_latency::cpu19.data;62343.864659;60216.544218;74483.758465;61570.612948;105546.957675;71047.234043;average WriteReq miss latency 
system.cpu19.dcache.WriteReq_avg_miss_latency::total;62343.864659;60216.544218;74483.758465;61570.612948;105546.957675;71047.234043;average WriteReq miss latency 
system.cpu19.dcache.LoadLockedReq_avg_miss_latency::cpu19.data;85719.236142;71111.158565;69189.121693;88970.892857;76186.897516;91624.750000;average LoadLockedReq miss latency 
system.cpu19.dcache.LoadLockedReq_avg_miss_latency::total;85719.236142;71111.158565;69189.121693;88970.892857;76186.897516;91624.750000;average LoadLockedReq miss latency 
system.cpu19.dcache.StoreCondReq_avg_miss_latency::cpu19.data;48868.968916;56715.973603;56960.513966;53305.914040;56208.281307;51582.750000;average StoreCondReq miss latency 
system.cpu19.dcache.StoreCondReq_avg_miss_latency::total;48868.968916;56715.973603;56960.513966;53305.914040;56208.281307;51582.750000;average StoreCondReq miss latency 
system.cpu19.dcache.StoreCondFailReq_avg_miss_latency::cpu19.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu19.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu19.dcache.demand_avg_miss_latency::cpu19.data;81673.455667;70097.333357;74369.952219;70722.621455;94882.625116;68194.298030;average overall miss latency 
system.cpu19.dcache.demand_avg_miss_latency::total;81673.455667;70097.333357;74369.952219;70722.621455;94882.625116;68194.298030;average overall miss latency 
system.cpu19.dcache.overall_avg_miss_latency::cpu19.data;81673.455667;70097.333357;74369.952219;70722.621455;94882.625116;68194.298030;average overall miss latency 
system.cpu19.dcache.overall_avg_miss_latency::total;81673.455667;70097.333357;74369.952219;70722.621455;94882.625116;68194.298030;average overall miss latency 
system.cpu19.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu19.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu19.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu19.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu19.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu19.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu19.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu19.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu19.dcache.writebacks::writebacks;3153;7313;382;270;9520;29;number of writebacks 
system.cpu19.dcache.writebacks::total;3153;7313;382;270;9520;29;number of writebacks 
system.cpu19.dcache.ReadReq_mshr_misses::cpu19.data;128697;170148;6460;9323;16945;765;number of ReadReq MSHR misses 
system.cpu19.dcache.ReadReq_mshr_misses::total;128697;170148;6460;9323;16945;765;number of ReadReq MSHR misses 
system.cpu19.dcache.WriteReq_mshr_misses::cpu19.data;7736;25951;886;726;9994;47;number of WriteReq MSHR misses 
system.cpu19.dcache.WriteReq_mshr_misses::total;7736;25951;886;726;9994;47;number of WriteReq MSHR misses 
system.cpu19.dcache.LoadLockedReq_mshr_misses::cpu19.data;2219;4320;189;112;322;12;number of LoadLockedReq MSHR misses 
system.cpu19.dcache.LoadLockedReq_mshr_misses::total;2219;4320;189;112;322;12;number of LoadLockedReq MSHR misses 
system.cpu19.dcache.StoreCondReq_mshr_misses::cpu19.data;4890;10033;358;349;550;24;number of StoreCondReq MSHR misses 
system.cpu19.dcache.StoreCondReq_mshr_misses::total;4890;10033;358;349;550;24;number of StoreCondReq MSHR misses 
system.cpu19.dcache.demand_mshr_misses::cpu19.data;136433;196099;7346;10049;26939;812;number of demand (read+write) MSHR misses 
system.cpu19.dcache.demand_mshr_misses::total;136433;196099;7346;10049;26939;812;number of demand (read+write) MSHR misses 
system.cpu19.dcache.overall_mshr_misses::cpu19.data;136433;196099;7346;10049;26939;812;number of overall MSHR misses 
system.cpu19.dcache.overall_mshr_misses::total;136433;196099;7346;10049;26939;812;number of overall MSHR misses 
system.cpu19.dcache.ReadReq_mshr_miss_latency::cpu19.data;7392731560;8226043565;326583941;448860642;1078546257;34131450;number of ReadReq MSHR miss cycles 
system.cpu19.dcache.ReadReq_mshr_miss_latency::total;7392731560;8226043565;326583941;448860642;1078546257;34131450;number of ReadReq MSHR miss cycles 
system.cpu19.dcache.WriteReq_mshr_miss_latency::cpu19.data;243698863;826329461;41156390;23270735;786261705;1943780;number of WriteReq MSHR miss cycles 
system.cpu19.dcache.WriteReq_mshr_miss_latency::total;243698863;826329461;41156390;23270735;786261705;1943780;number of WriteReq MSHR miss cycles 
system.cpu19.dcache.LoadLockedReq_mshr_miss_latency::cpu19.data;133839015;207718795;8699256;7129260;16898819;779503;number of LoadLockedReq MSHR miss cycles 
system.cpu19.dcache.LoadLockedReq_mshr_miss_latency::total;133839015;207718795;8699256;7129260;16898819;779503;number of LoadLockedReq MSHR miss cycles 
system.cpu19.dcache.StoreCondReq_mshr_miss_latency::cpu19.data;117181742;293810341;11285136;8765236;16736237;606014;number of StoreCondReq MSHR miss cycles 
system.cpu19.dcache.StoreCondReq_mshr_miss_latency::total;117181742;293810341;11285136;8765236;16736237;606014;number of StoreCondReq MSHR miss cycles 
system.cpu19.dcache.StoreCondFailReq_mshr_miss_latency::cpu19.data;34570000;4760000;500000;800000;950000;100000;number of StoreCondFailReq MSHR miss cycles 
system.cpu19.dcache.StoreCondFailReq_mshr_miss_latency::total;34570000;4760000;500000;800000;950000;100000;number of StoreCondFailReq MSHR miss cycles 
system.cpu19.dcache.demand_mshr_miss_latency::cpu19.data;7636430423;9052373026;367740331;472131377;1864807962;36075230;number of demand (read+write) MSHR miss cycles 
system.cpu19.dcache.demand_mshr_miss_latency::total;7636430423;9052373026;367740331;472131377;1864807962;36075230;number of demand (read+write) MSHR miss cycles 
system.cpu19.dcache.overall_mshr_miss_latency::cpu19.data;7636430423;9052373026;367740331;472131377;1864807962;36075230;number of overall MSHR miss cycles 
system.cpu19.dcache.overall_mshr_miss_latency::total;7636430423;9052373026;367740331;472131377;1864807962;36075230;number of overall MSHR miss cycles 
system.cpu19.dcache.ReadReq_mshr_uncacheable_latency::cpu19.data;16126000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu19.dcache.ReadReq_mshr_uncacheable_latency::total;16126000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu19.dcache.WriteReq_mshr_uncacheable_latency::cpu19.data;1272183000;1326348000;52911000;81570000;84924000;6076000;number of WriteReq MSHR uncacheable cycles 
system.cpu19.dcache.WriteReq_mshr_uncacheable_latency::total;1272183000;1326348000;52911000;81570000;84924000;6076000;number of WriteReq MSHR uncacheable cycles 
system.cpu19.dcache.overall_mshr_uncacheable_latency::cpu19.data;1288309000;1326348000;52911000;81570000;84924000;6076000;number of overall MSHR uncacheable cycles 
system.cpu19.dcache.overall_mshr_uncacheable_latency::total;1288309000;1326348000;52911000;81570000;84924000;6076000;number of overall MSHR uncacheable cycles 
system.cpu19.dcache.ReadReq_mshr_miss_rate::cpu19.data;0.047964;0.045510;0.049111;0.044669;0.039881;0.050538;mshr miss rate for ReadReq accesses 
system.cpu19.dcache.ReadReq_mshr_miss_rate::total;0.047964;0.045510;0.049111;0.044669;0.039881;0.050538;mshr miss rate for ReadReq accesses 
system.cpu19.dcache.WriteReq_mshr_miss_rate::cpu19.data;0.006831;0.016944;0.015754;0.008929;0.070626;0.007586;mshr miss rate for WriteReq accesses 
system.cpu19.dcache.WriteReq_mshr_miss_rate::total;0.006831;0.016944;0.015754;0.008929;0.070626;0.007586;mshr miss rate for WriteReq accesses 
system.cpu19.dcache.LoadLockedReq_mshr_miss_rate::cpu19.data;0.080582;0.179156;0.177465;0.091653;0.177606;0.110092;mshr miss rate for LoadLockedReq accesses 
system.cpu19.dcache.LoadLockedReq_mshr_miss_rate::total;0.080582;0.179156;0.177465;0.091653;0.177606;0.110092;mshr miss rate for LoadLockedReq accesses 
system.cpu19.dcache.StoreCondReq_mshr_miss_rate::cpu19.data;0.289264;0.438122;0.397778;0.325864;0.388693;0.303797;mshr miss rate for StoreCondReq accesses 
system.cpu19.dcache.StoreCondReq_mshr_miss_rate::total;0.289264;0.438122;0.397778;0.325864;0.388693;0.303797;mshr miss rate for StoreCondReq accesses 
system.cpu19.dcache.demand_mshr_miss_rate::cpu19.data;0.035755;0.037209;0.039121;0.034650;0.047563;0.038063;mshr miss rate for demand accesses 
system.cpu19.dcache.demand_mshr_miss_rate::total;0.035755;0.037209;0.039121;0.034650;0.047563;0.038063;mshr miss rate for demand accesses 
system.cpu19.dcache.overall_mshr_miss_rate::cpu19.data;0.035755;0.037209;0.039121;0.034650;0.047563;0.038063;mshr miss rate for overall accesses 
system.cpu19.dcache.overall_mshr_miss_rate::total;0.035755;0.037209;0.039121;0.034650;0.047563;0.038063;mshr miss rate for overall accesses 
system.cpu19.dcache.ReadReq_avg_mshr_miss_latency::cpu19.data;57442.920659;48346.401750;50554.789628;48145.515607;63649.823370;44616.274510;average ReadReq mshr miss latency 
system.cpu19.dcache.ReadReq_avg_mshr_miss_latency::total;57442.920659;48346.401750;50554.789628;48145.515607;63649.823370;44616.274510;average ReadReq mshr miss latency 
system.cpu19.dcache.WriteReq_avg_mshr_miss_latency::cpu19.data;31501.921277;31841.912104;46451.907449;32053.353994;78673.374525;41357.021277;average WriteReq mshr miss latency 
system.cpu19.dcache.WriteReq_avg_mshr_miss_latency::total;31501.921277;31841.912104;46451.907449;32053.353994;78673.374525;41357.021277;average WriteReq mshr miss latency 
system.cpu19.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu19.data;60315.013520;48083.054398;46027.809524;63654.107143;52480.804348;64958.583333;average LoadLockedReq mshr miss latency 
system.cpu19.dcache.LoadLockedReq_avg_mshr_miss_latency::total;60315.013520;48083.054398;46027.809524;63654.107143;52480.804348;64958.583333;average LoadLockedReq mshr miss latency 
system.cpu19.dcache.StoreCondReq_avg_mshr_miss_latency::cpu19.data;23963.546421;29284.395595;31522.726257;25115.289398;30429.521818;25250.583333;average StoreCondReq mshr miss latency 
system.cpu19.dcache.StoreCondReq_avg_mshr_miss_latency::total;23963.546421;29284.395595;31522.726257;25115.289398;30429.521818;25250.583333;average StoreCondReq mshr miss latency 
system.cpu19.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu19.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu19.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu19.dcache.demand_avg_mshr_miss_latency::cpu19.data;55972.018669;46162.260012;50059.941601;46982.921385;69223.355061;44427.623153;average overall mshr miss latency 
system.cpu19.dcache.demand_avg_mshr_miss_latency::total;55972.018669;46162.260012;50059.941601;46982.921385;69223.355061;44427.623153;average overall mshr miss latency 
system.cpu19.dcache.overall_avg_mshr_miss_latency::cpu19.data;55972.018669;46162.260012;50059.941601;46982.921385;69223.355061;44427.623153;average overall mshr miss latency 
system.cpu19.dcache.overall_avg_mshr_miss_latency::total;55972.018669;46162.260012;50059.941601;46982.921385;69223.355061;44427.623153;average overall mshr miss latency 
system.cpu19.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu19.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu19.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu19.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu19.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu19.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu19.dcache.overall_avg_mshr_uncacheable_latency::cpu19.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu19.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu19.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu20.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu20.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu20.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu20.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu20.dtb.read_hits;2718778;6981599;116492;494820;128425;15576;DTB read hits 
system.cpu20.dtb.read_misses;0;284;0;442;0;0;DTB read misses 
system.cpu20.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu20.dtb.read_accesses;0;135511;0;111663;0;0;DTB read accesses 
system.cpu20.dtb.write_hits;1163630;2873198;49246;187050;62126;6355;DTB write hits 
system.cpu20.dtb.write_misses;0;267;0;115;0;0;DTB write misses 
system.cpu20.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu20.dtb.write_accesses;0;41923;0;58417;0;0;DTB write accesses 
system.cpu20.dtb.data_hits;3882408;9854797;165738;681870;190551;21931;DTB hits 
system.cpu20.dtb.data_misses;0;551;0;557;0;0;DTB misses 
system.cpu20.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu20.dtb.data_accesses;0;177434;0;170080;0;0;DTB accesses 
system.cpu20.itb.fetch_hits;1047582;2266069;39494;839593;65118;5083;ITB hits 
system.cpu20.itb.fetch_misses;0;30;0;208;0;0;ITB misses 
system.cpu20.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu20.itb.fetch_accesses;1047582;2266099;39494;839801;65118;5083;ITB accesses 
system.cpu20.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu20.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu20.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu20.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu20.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu20.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu20.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu20.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu20.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu20.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu20.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu20.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu20.numCycles;540921527;484179698;17187306;29980661;29394525;2343748;number of cpu cycles simulated 
system.cpu20.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu20.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu20.committedInsts;12541213;32644304;550912;2521877;591166;73044;Number of instructions committed 
system.cpu20.committedOps;12541213;32644304;550912;2521877;591166;73044;Number of ops (including micro ops) committed 
system.cpu20.num_int_alu_accesses;12125343;31738617;535024;2448971;568877;70920;Number of integer alu accesses 
system.cpu20.num_fp_alu_accesses;1746;441556;134;8226;0;0;Number of float alu accesses 
system.cpu20.num_func_calls;488721;1196506;21024;68299;23294;2764;number of times a function call or return occured 
system.cpu20.num_conditional_control_insts;1149834;3434932;50981;360420;51074;6985;number of instructions that are conditional controls 
system.cpu20.num_int_insts;12125343;31738617;535024;2448971;568877;70920;number of integer instructions 
system.cpu20.num_fp_insts;1746;441556;134;8226;0;0;number of float instructions 
system.cpu20.num_int_register_reads;16636107;44688887;742346;3400299;780752;97964;number of times the integer registers were read 
system.cpu20.num_int_register_writes;9675404;24807199;427844;1875453;450362;56727;number of times the integer registers were written 
system.cpu20.num_fp_register_reads;890;361204;66;6780;0;0;number of times the floating registers were read 
system.cpu20.num_fp_register_writes;896;299596;68;4843;0;0;number of times the floating registers were written 
system.cpu20.num_mem_refs;3887657;9893084;165963;684810;190888;21956;number of memory refs 
system.cpu20.num_load_insts;2718912;7000228;116502;497032;128425;15576;Number of load instructions 
system.cpu20.num_store_insts;1168745;2892856;49461;187778;62463;6380;Number of store instructions 
system.cpu20.num_idle_cycles;506713924.439805;393850519.266763;15699272.297795;23234486.120479;27779279.442496;2149486.735029;Number of idle cycles 
system.cpu20.num_busy_cycles;34207602.560195;90329178.733237;1488033.702205;6746174.879521;1615245.557504;194261.264971;Number of busy cycles 
system.cpu20.not_idle_fraction;0.063239;0.186561;0.086577;0.225018;0.054951;0.082885;Percentage of non-idle cycles 
system.cpu20.idle_fraction;0.936761;0.813439;0.913423;0.774982;0.945049;0.917115;Percentage of idle cycles 
system.cpu20.Branches;1877440;5098723;81247;457784;85833;11026;Number of branches fetched 
system.cpu20.op_class::No_OpClass;46725;98750;1814;26387;2924;234;Class of executed instruction 
system.cpu20.op_class::IntAlu;8166741;21786137;366399;1753743;371106;48676;Class of executed instruction 
system.cpu20.op_class::IntMult;48870;111298;2147;6574;2207;291;Class of executed instruction 
system.cpu20.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu20.op_class::FloatAdd;88;83767;4;1576;0;0;Class of executed instruction 
system.cpu20.op_class::FloatCmp;0;6791;0;485;0;0;Class of executed instruction 
system.cpu20.op_class::FloatCvt;0;2098;0;617;0;0;Class of executed instruction 
system.cpu20.op_class::FloatMult;0;23119;0;0;0;0;Class of executed instruction 
system.cpu20.op_class::FloatDiv;8;4178;0;85;0;0;Class of executed instruction 
system.cpu20.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu20.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu20.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu20.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu20.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu20.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu20.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu20.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu20.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu20.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu20.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu20.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu20.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu20.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu20.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu20.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu20.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu20.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu20.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu20.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu20.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu20.op_class::MemRead;2753450;7091103;117960;503520;130701;15742;Class of executed instruction 
system.cpu20.op_class::MemWrite;1168760;2898326;49463;187820;62463;6380;Class of executed instruction 
system.cpu20.op_class::IprAccess;356571;539288;13125;41627;21765;1721;Class of executed instruction 
system.cpu20.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu20.op_class::total;12541213;32644855;550912;2522434;591166;73044;Class of executed instruction 
system.cpu20.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu20.kern.inst.quiesce;7965;6017;207;311;337;25;number of quiesce instructions executed 
system.cpu20.kern.inst.hwrei;87662;120467;3161;9676;5287;422;number of hwrei instructions executed 
system.cpu20.kern.ipl_count::0;19461;30923;721;2308;1202;92;number of times we switched to this ipl 
system.cpu20.kern.ipl_count::22;4948;4968;176;307;301;24;number of times we switched to this ipl 
system.cpu20.kern.ipl_count::30;87;1860;33;56;36;1;number of times we switched to this ipl 
system.cpu20.kern.ipl_count::31;53228;63575;1876;4403;3144;257;number of times we switched to this ipl 
system.cpu20.kern.ipl_count::total;77724;101326;2806;7074;4683;374;number of times we switched to this ipl 
system.cpu20.kern.ipl_good::0;19461;30923;721;2308;1202;92;number of times we switched to this ipl from a different ipl 
system.cpu20.kern.ipl_good::22;4948;4968;176;307;301;24;number of times we switched to this ipl from a different ipl 
system.cpu20.kern.ipl_good::30;87;1860;33;56;36;1;number of times we switched to this ipl from a different ipl 
system.cpu20.kern.ipl_good::31;19374;29076;688;2252;1166;91;number of times we switched to this ipl from a different ipl 
system.cpu20.kern.ipl_good::total;43870;66827;1618;4923;2705;208;number of times we switched to this ipl from a different ipl 
system.cpu20.kern.ipl_ticks::0;4670416060000;4137762800000;165546500000;276289300000;283987250000;22656340000;number of cycles we spent at this ipl 
system.cpu20.kern.ipl_ticks::22;15267140000;16357260000;543660000;977040000;930310000;73890000;number of cycles we spent at this ipl 
system.cpu20.kern.ipl_ticks::30;865970000;12990410000;326660000;491960000;357100000;10070000;number of cycles we spent at this ipl 
system.cpu20.kern.ipl_ticks::31;722665820000;674686510000;5456240000;22048310000;8670590000;697180000;number of cycles we spent at this ipl 
system.cpu20.kern.ipl_ticks::total;5409214990000;4841796980000;171873060000;299806610000;293945250000;23437480000;number of cycles we spent at this ipl 
system.cpu20.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu20.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu20.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu20.kern.ipl_used::31;0.363981;0.457350;0.366738;0.511469;0.370865;0.354086;fraction of swpipl calls that actually changed the ipl 
system.cpu20.kern.ipl_used::total;0.564433;0.659525;0.576622;0.695929;0.577621;0.556150;fraction of swpipl calls that actually changed the ipl 
system.cpu20.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu20.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu20.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu20.kern.callpal::swpctx;26;3606;2;80;;;number of callpals executed 
system.cpu20.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu20.kern.callpal::swpipl;67653;84911;2388;6202;4009;324;number of callpals executed 
system.cpu20.kern.callpal::rdps;9896;10196;353;631;604;48;number of callpals executed 
system.cpu20.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu20.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu20.kern.callpal::rti;5035;9598;209;509;337;25;number of callpals executed 
system.cpu20.kern.callpal::rdunique;1;223;;976;;;number of callpals executed 
system.cpu20.kern.callpal::total;82625;113069;2952;8548;4950;397;number of callpals executed 
system.cpu20.kern.mode_switch::kernel;5063;13204;211;589;337;25;number of protection mode switches 
system.cpu20.kern.mode_switch::user;0;2811;0;167;0;0;number of protection mode switches 
system.cpu20.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu20.kern.mode_switch_good::kernel;0;0.212890;0;0.283531;0;0;fraction of useful protection mode switches 
system.cpu20.kern.mode_switch_good::user;nan;1;nan;1;nan;nan;fraction of useful protection mode switches 
system.cpu20.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu20.kern.mode_switch_good::total;0;0.351046;0;0.441799;0;0;fraction of useful protection mode switches 
system.cpu20.kern.mode_ticks::kernel;0;10167211930000;0;491678220000;0;0;number of ticks spent at the given mode 
system.cpu20.kern.mode_ticks::user;0;19710290000;0;19053860000;0;0;number of ticks spent at the given mode 
system.cpu20.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu20.kern.swap_context;27;3606;2;80;0;0;number of times the context was actually changed 
system.cpu20.icache.tags.replacements;23842;276692;1545;21839;1168;160;number of replacements 
system.cpu20.icache.tags.tagsinuse;377.852511;494.820805;512;512;512;512;Cycle average of tags in use 
system.cpu20.icache.tags.total_refs;6948736;32373777;387948;7994576;136234;756587;Total number of references to valid blocks. 
system.cpu20.icache.tags.sampled_refs;23842;276692;1545;21839;1168;672;Sample count of references to valid blocks. 
system.cpu20.icache.tags.avg_refs;291.449375;117.002938;251.099029;366.068776;116.638699;1125.873512;Average number of references to valid blocks. 
system.cpu20.icache.tags.warmup_cycle;0;10191454948750;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu20.icache.tags.occ_blocks::cpu20.inst;377.852511;494.820805;512;512;512;512;Average occupied blocks per requestor 
system.cpu20.icache.tags.occ_percent::cpu20.inst;0.737993;0.966447;1;1;1;1;Average percentage of cache occupancy 
system.cpu20.icache.tags.occ_percent::total;0.737993;0.966447;1;1;1;1;Average percentage of cache occupancy 
system.cpu20.icache.tags.occ_task_id_blocks::1024;428;512;512;512;512;512;Occupied blocks per task id 
system.cpu20.icache.tags.age_task_id_blocks_1024::2;2;2;2;2;2;2;Occupied blocks per task id 
system.cpu20.icache.tags.age_task_id_blocks_1024::3;15;12;15;18;15;12;Occupied blocks per task id 
system.cpu20.icache.tags.age_task_id_blocks_1024::4;411;498;495;492;495;498;Occupied blocks per task id 
system.cpu20.icache.tags.occ_task_id_percent::1024;0.835938;1;1;1;1;1;Percentage of cache occupancy per task id 
system.cpu20.icache.tags.tag_accesses;25106704;65566486;1103369;5066707;1183500;146248;Number of tag accesses 
system.cpu20.icache.tags.data_accesses;25106704;65566486;1103369;5066707;1183500;146248;Number of data accesses 
system.cpu20.icache.ReadReq_hits::cpu20.inst;12516935;32368079;549367;2500595;589998;72884;number of ReadReq hits 
system.cpu20.icache.ReadReq_hits::total;12516935;32368079;549367;2500595;589998;72884;number of ReadReq hits 
system.cpu20.icache.demand_hits::cpu20.inst;12516935;32368079;549367;2500595;589998;72884;number of demand (read+write) hits 
system.cpu20.icache.demand_hits::total;12516935;32368079;549367;2500595;589998;72884;number of demand (read+write) hits 
system.cpu20.icache.overall_hits::cpu20.inst;12516935;32368079;549367;2500595;589998;72884;number of overall hits 
system.cpu20.icache.overall_hits::total;12516935;32368079;549367;2500595;589998;72884;number of overall hits 
system.cpu20.icache.ReadReq_misses::cpu20.inst;24278;276776;1545;21839;1168;160;number of ReadReq misses 
system.cpu20.icache.ReadReq_misses::total;24278;276776;1545;21839;1168;160;number of ReadReq misses 
system.cpu20.icache.demand_misses::cpu20.inst;24278;276776;1545;21839;1168;160;number of demand (read+write) misses 
system.cpu20.icache.demand_misses::total;24278;276776;1545;21839;1168;160;number of demand (read+write) misses 
system.cpu20.icache.overall_misses::cpu20.inst;24278;276776;1545;21839;1168;160;number of overall misses 
system.cpu20.icache.overall_misses::total;24278;276776;1545;21839;1168;160;number of overall misses 
system.cpu20.icache.ReadReq_miss_latency::cpu20.inst;2630498750;27001955996;156563500;2109586249;127528250;16927500;number of ReadReq miss cycles 
system.cpu20.icache.ReadReq_miss_latency::total;2630498750;27001955996;156563500;2109586249;127528250;16927500;number of ReadReq miss cycles 
system.cpu20.icache.demand_miss_latency::cpu20.inst;2630498750;27001955996;156563500;2109586249;127528250;16927500;number of demand (read+write) miss cycles 
system.cpu20.icache.demand_miss_latency::total;2630498750;27001955996;156563500;2109586249;127528250;16927500;number of demand (read+write) miss cycles 
system.cpu20.icache.overall_miss_latency::cpu20.inst;2630498750;27001955996;156563500;2109586249;127528250;16927500;number of overall miss cycles 
system.cpu20.icache.overall_miss_latency::total;2630498750;27001955996;156563500;2109586249;127528250;16927500;number of overall miss cycles 
system.cpu20.icache.ReadReq_accesses::cpu20.inst;12541213;32644855;550912;2522434;591166;73044;number of ReadReq accesses(hits+misses) 
system.cpu20.icache.ReadReq_accesses::total;12541213;32644855;550912;2522434;591166;73044;number of ReadReq accesses(hits+misses) 
system.cpu20.icache.demand_accesses::cpu20.inst;12541213;32644855;550912;2522434;591166;73044;number of demand (read+write) accesses 
system.cpu20.icache.demand_accesses::total;12541213;32644855;550912;2522434;591166;73044;number of demand (read+write) accesses 
system.cpu20.icache.overall_accesses::cpu20.inst;12541213;32644855;550912;2522434;591166;73044;number of overall (read+write) accesses 
system.cpu20.icache.overall_accesses::total;12541213;32644855;550912;2522434;591166;73044;number of overall (read+write) accesses 
system.cpu20.icache.ReadReq_miss_rate::cpu20.inst;0.001936;0.008478;0.002804;0.008658;0.001976;0.002190;miss rate for ReadReq accesses 
system.cpu20.icache.ReadReq_miss_rate::total;0.001936;0.008478;0.002804;0.008658;0.001976;0.002190;miss rate for ReadReq accesses 
system.cpu20.icache.demand_miss_rate::cpu20.inst;0.001936;0.008478;0.002804;0.008658;0.001976;0.002190;miss rate for demand accesses 
system.cpu20.icache.demand_miss_rate::total;0.001936;0.008478;0.002804;0.008658;0.001976;0.002190;miss rate for demand accesses 
system.cpu20.icache.overall_miss_rate::cpu20.inst;0.001936;0.008478;0.002804;0.008658;0.001976;0.002190;miss rate for overall accesses 
system.cpu20.icache.overall_miss_rate::total;0.001936;0.008478;0.002804;0.008658;0.001976;0.002190;miss rate for overall accesses 
system.cpu20.icache.ReadReq_avg_miss_latency::cpu20.inst;108349.071176;97558.877923;101335.598706;96597.199918;109185.145548;105796.875000;average ReadReq miss latency 
system.cpu20.icache.ReadReq_avg_miss_latency::total;108349.071176;97558.877923;101335.598706;96597.199918;109185.145548;105796.875000;average ReadReq miss latency 
system.cpu20.icache.demand_avg_miss_latency::cpu20.inst;108349.071176;97558.877923;101335.598706;96597.199918;109185.145548;105796.875000;average overall miss latency 
system.cpu20.icache.demand_avg_miss_latency::total;108349.071176;97558.877923;101335.598706;96597.199918;109185.145548;105796.875000;average overall miss latency 
system.cpu20.icache.overall_avg_miss_latency::cpu20.inst;108349.071176;97558.877923;101335.598706;96597.199918;109185.145548;105796.875000;average overall miss latency 
system.cpu20.icache.overall_avg_miss_latency::total;108349.071176;97558.877923;101335.598706;96597.199918;109185.145548;105796.875000;average overall miss latency 
system.cpu20.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu20.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu20.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu20.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu20.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu20.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu20.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu20.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu20.icache.ReadReq_mshr_misses::cpu20.inst;24278;276776;1545;21839;1168;160;number of ReadReq MSHR misses 
system.cpu20.icache.ReadReq_mshr_misses::total;24278;276776;1545;21839;1168;160;number of ReadReq MSHR misses 
system.cpu20.icache.demand_mshr_misses::cpu20.inst;24278;276776;1545;21839;1168;160;number of demand (read+write) MSHR misses 
system.cpu20.icache.demand_mshr_misses::total;24278;276776;1545;21839;1168;160;number of demand (read+write) MSHR misses 
system.cpu20.icache.overall_mshr_misses::cpu20.inst;24278;276776;1545;21839;1168;160;number of overall MSHR misses 
system.cpu20.icache.overall_mshr_misses::total;24278;276776;1545;21839;1168;160;number of overall MSHR misses 
system.cpu20.icache.ReadReq_mshr_miss_latency::cpu20.inst;1997379250;19894859004;117095500;1546261751;96593750;12834500;number of ReadReq MSHR miss cycles 
system.cpu20.icache.ReadReq_mshr_miss_latency::total;1997379250;19894859004;117095500;1546261751;96593750;12834500;number of ReadReq MSHR miss cycles 
system.cpu20.icache.demand_mshr_miss_latency::cpu20.inst;1997379250;19894859004;117095500;1546261751;96593750;12834500;number of demand (read+write) MSHR miss cycles 
system.cpu20.icache.demand_mshr_miss_latency::total;1997379250;19894859004;117095500;1546261751;96593750;12834500;number of demand (read+write) MSHR miss cycles 
system.cpu20.icache.overall_mshr_miss_latency::cpu20.inst;1997379250;19894859004;117095500;1546261751;96593750;12834500;number of overall MSHR miss cycles 
system.cpu20.icache.overall_mshr_miss_latency::total;1997379250;19894859004;117095500;1546261751;96593750;12834500;number of overall MSHR miss cycles 
system.cpu20.icache.ReadReq_mshr_miss_rate::cpu20.inst;0.001936;0.008478;0.002804;0.008658;0.001976;0.002190;mshr miss rate for ReadReq accesses 
system.cpu20.icache.ReadReq_mshr_miss_rate::total;0.001936;0.008478;0.002804;0.008658;0.001976;0.002190;mshr miss rate for ReadReq accesses 
system.cpu20.icache.demand_mshr_miss_rate::cpu20.inst;0.001936;0.008478;0.002804;0.008658;0.001976;0.002190;mshr miss rate for demand accesses 
system.cpu20.icache.demand_mshr_miss_rate::total;0.001936;0.008478;0.002804;0.008658;0.001976;0.002190;mshr miss rate for demand accesses 
system.cpu20.icache.overall_mshr_miss_rate::cpu20.inst;0.001936;0.008478;0.002804;0.008658;0.001976;0.002190;mshr miss rate for overall accesses 
system.cpu20.icache.overall_mshr_miss_rate::total;0.001936;0.008478;0.002804;0.008658;0.001976;0.002190;mshr miss rate for overall accesses 
system.cpu20.icache.ReadReq_avg_mshr_miss_latency::cpu20.inst;82271.161134;71880.723054;75789.967638;70802.772609;82700.128425;80215.625000;average ReadReq mshr miss latency 
system.cpu20.icache.ReadReq_avg_mshr_miss_latency::total;82271.161134;71880.723054;75789.967638;70802.772609;82700.128425;80215.625000;average ReadReq mshr miss latency 
system.cpu20.icache.demand_avg_mshr_miss_latency::cpu20.inst;82271.161134;71880.723054;75789.967638;70802.772609;82700.128425;80215.625000;average overall mshr miss latency 
system.cpu20.icache.demand_avg_mshr_miss_latency::total;82271.161134;71880.723054;75789.967638;70802.772609;82700.128425;80215.625000;average overall mshr miss latency 
system.cpu20.icache.overall_avg_mshr_miss_latency::cpu20.inst;82271.161134;71880.723054;75789.967638;70802.772609;82700.128425;80215.625000;average overall mshr miss latency 
system.cpu20.icache.overall_avg_mshr_miss_latency::total;82271.161134;71880.723054;75789.967638;70802.772609;82700.128425;80215.625000;average overall mshr miss latency 
system.cpu20.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu20.dcache.tags.replacements;75350;245120;4210;13527;2139;539;number of replacements 
system.cpu20.dcache.tags.tagsinuse;465.211537;808.039865;771.750503;810.180876;775.526922;768.710065;Cycle average of tags in use 
system.cpu20.dcache.tags.total_refs;929085;7766705;1145809;3826847;17087;385732;Total number of references to valid blocks. 
system.cpu20.dcache.tags.sampled_refs;75350;245120;4210;13527;2139;1302;Sample count of references to valid blocks. 
system.cpu20.dcache.tags.avg_refs;12.330259;31.685317;272.163658;282.904339;7.988312;296.261137;Average number of references to valid blocks. 
system.cpu20.dcache.tags.warmup_cycle;0;0;0;10663335018750;0;0;Cycle when the warmup percentage was hit. 
system.cpu20.dcache.tags.occ_blocks::cpu20.data;465.211537;808.039865;771.750503;810.180876;775.526922;768.710065;Average occupied blocks per requestor 
system.cpu20.dcache.tags.occ_percent::cpu20.data;0.454308;0.789101;0.753663;0.791192;0.757351;0.750693;Average percentage of cache occupancy 
system.cpu20.dcache.tags.occ_percent::total;0.454308;0.789101;0.753663;0.791192;0.757351;0.750693;Average percentage of cache occupancy 
system.cpu20.dcache.tags.occ_task_id_blocks::1024;617;747;768;849;765;763;Occupied blocks per task id 
system.cpu20.dcache.tags.age_task_id_blocks_1024::3;11;17;15;4;14;12;Occupied blocks per task id 
system.cpu20.dcache.tags.age_task_id_blocks_1024::4;606;730;753;844;751;751;Occupied blocks per task id 
system.cpu20.dcache.tags.occ_task_id_percent::1024;0.602539;0.729492;0.750000;0.829102;0.747070;0.745117;Percentage of cache occupancy per task id 
system.cpu20.dcache.tags.tag_accesses;7870540;20141892;336944;1385174;384025;44572;Number of tag accesses 
system.cpu20.dcache.tags.data_accesses;7870540;20141892;336944;1385174;384025;44572;Number of data accesses 
system.cpu20.dcache.ReadReq_hits::cpu20.data;2559072;6583432;109686;475530;123024;14599;number of ReadReq hits 
system.cpu20.dcache.ReadReq_hits::total;2559072;6583432;109686;475530;123024;14599;number of ReadReq hits 
system.cpu20.dcache.WriteReq_hits::cpu20.data;1124113;2747366;47722;180779;59706;6156;number of WriteReq hits 
system.cpu20.dcache.WriteReq_hits::total;1124113;2747366;47722;180779;59706;6156;number of WriteReq hits 
system.cpu20.dcache.LoadLockedReq_hits::cpu20.data;26587;38716;778;3158;1332;123;number of LoadLockedReq hits 
system.cpu20.dcache.LoadLockedReq_hits::total;26587;38716;778;3158;1332;123;number of LoadLockedReq hits 
system.cpu20.dcache.StoreCondReq_hits::cpu20.data;11997;25840;454;2346;725;55;number of StoreCondReq hits 
system.cpu20.dcache.StoreCondReq_hits::total;11997;25840;454;2346;725;55;number of StoreCondReq hits 
system.cpu20.dcache.demand_hits::cpu20.data;3683185;9330798;157408;656309;182730;20755;number of demand (read+write) hits 
system.cpu20.dcache.demand_hits::total;3683185;9330798;157408;656309;182730;20755;number of demand (read+write) hits 
system.cpu20.dcache.overall_hits::cpu20.data;3683185;9330798;157408;656309;182730;20755;number of overall hits 
system.cpu20.dcache.overall_hits::total;3683185;9330798;157408;656309;182730;20755;number of overall hits 
system.cpu20.dcache.ReadReq_misses::cpu20.data;130956;360308;5936;17174;3931;842;number of ReadReq misses 
system.cpu20.dcache.ReadReq_misses::total;130956;360308;5936;17174;3931;842;number of ReadReq misses 
system.cpu20.dcache.WriteReq_misses::cpu20.data;7800;73178;447;2442;629;40;number of WriteReq misses 
system.cpu20.dcache.WriteReq_misses::total;7800;73178;447;2442;629;40;number of WriteReq misses 
system.cpu20.dcache.LoadLockedReq_misses::cpu20.data;2223;17488;102;724;138;12;number of LoadLockedReq misses 
system.cpu20.dcache.LoadLockedReq_misses::total;2223;17488;102;724;138;12;number of LoadLockedReq misses 
system.cpu20.dcache.StoreCondReq_misses::cpu20.data;4893;27497;244;1026;390;25;number of StoreCondReq misses 
system.cpu20.dcache.StoreCondReq_misses::total;4893;27497;244;1026;390;25;number of StoreCondReq misses 
system.cpu20.dcache.demand_misses::cpu20.data;138756;433486;6383;19616;4560;882;number of demand (read+write) misses 
system.cpu20.dcache.demand_misses::total;138756;433486;6383;19616;4560;882;number of demand (read+write) misses 
system.cpu20.dcache.overall_misses::cpu20.data;138756;433486;6383;19616;4560;882;number of overall misses 
system.cpu20.dcache.overall_misses::total;138756;433486;6383;19616;4560;882;number of overall misses 
system.cpu20.dcache.ReadReq_miss_latency::cpu20.data;10926045714;25574374396;421657430;1462245000;274977392;58859700;number of ReadReq miss cycles 
system.cpu20.dcache.ReadReq_miss_latency::total;10926045714;25574374396;421657430;1462245000;274977392;58859700;number of ReadReq miss cycles 
system.cpu20.dcache.WriteReq_miss_latency::cpu20.data;489837389;4554661836;30820213;160703238;40159791;2431971;number of WriteReq miss cycles 
system.cpu20.dcache.WriteReq_miss_latency::total;489837389;4554661836;30820213;160703238;40159791;2431971;number of WriteReq miss cycles 
system.cpu20.dcache.LoadLockedReq_miss_latency::cpu20.data;192287938;1114931460;8032228;49219741;10059162;1076997;number of LoadLockedReq miss cycles 
system.cpu20.dcache.LoadLockedReq_miss_latency::total;192287938;1114931460;8032228;49219741;10059162;1076997;number of LoadLockedReq miss cycles 
system.cpu20.dcache.StoreCondReq_miss_latency::cpu20.data;239108253;1650047036;13072867;60548745;19935780;1237986;number of StoreCondReq miss cycles 
system.cpu20.dcache.StoreCondReq_miss_latency::total;239108253;1650047036;13072867;60548745;19935780;1237986;number of StoreCondReq miss cycles 
system.cpu20.dcache.StoreCondFailReq_miss_latency::cpu20.data;48048999;6716000;1068000;924000;2824000;216000;number of StoreCondFailReq miss cycles 
system.cpu20.dcache.StoreCondFailReq_miss_latency::total;48048999;6716000;1068000;924000;2824000;216000;number of StoreCondFailReq miss cycles 
system.cpu20.dcache.demand_miss_latency::cpu20.data;11415883103;30129036232;452477643;1622948238;315137183;61291671;number of demand (read+write) miss cycles 
system.cpu20.dcache.demand_miss_latency::total;11415883103;30129036232;452477643;1622948238;315137183;61291671;number of demand (read+write) miss cycles 
system.cpu20.dcache.overall_miss_latency::cpu20.data;11415883103;30129036232;452477643;1622948238;315137183;61291671;number of overall miss cycles 
system.cpu20.dcache.overall_miss_latency::total;11415883103;30129036232;452477643;1622948238;315137183;61291671;number of overall miss cycles 
system.cpu20.dcache.ReadReq_accesses::cpu20.data;2690028;6943740;115622;492704;126955;15441;number of ReadReq accesses(hits+misses) 
system.cpu20.dcache.ReadReq_accesses::total;2690028;6943740;115622;492704;126955;15441;number of ReadReq accesses(hits+misses) 
system.cpu20.dcache.WriteReq_accesses::cpu20.data;1131913;2820544;48169;183221;60335;6196;number of WriteReq accesses(hits+misses) 
system.cpu20.dcache.WriteReq_accesses::total;1131913;2820544;48169;183221;60335;6196;number of WriteReq accesses(hits+misses) 
system.cpu20.dcache.LoadLockedReq_accesses::cpu20.data;28810;56204;880;3882;1470;135;number of LoadLockedReq accesses(hits+misses) 
system.cpu20.dcache.LoadLockedReq_accesses::total;28810;56204;880;3882;1470;135;number of LoadLockedReq accesses(hits+misses) 
system.cpu20.dcache.StoreCondReq_accesses::cpu20.data;16890;53337;698;3372;1115;80;number of StoreCondReq accesses(hits+misses) 
system.cpu20.dcache.StoreCondReq_accesses::total;16890;53337;698;3372;1115;80;number of StoreCondReq accesses(hits+misses) 
system.cpu20.dcache.demand_accesses::cpu20.data;3821941;9764284;163791;675925;187290;21637;number of demand (read+write) accesses 
system.cpu20.dcache.demand_accesses::total;3821941;9764284;163791;675925;187290;21637;number of demand (read+write) accesses 
system.cpu20.dcache.overall_accesses::cpu20.data;3821941;9764284;163791;675925;187290;21637;number of overall (read+write) accesses 
system.cpu20.dcache.overall_accesses::total;3821941;9764284;163791;675925;187290;21637;number of overall (read+write) accesses 
system.cpu20.dcache.ReadReq_miss_rate::cpu20.data;0.048682;0.051890;0.051340;0.034857;0.030964;0.054530;miss rate for ReadReq accesses 
system.cpu20.dcache.ReadReq_miss_rate::total;0.048682;0.051890;0.051340;0.034857;0.030964;0.054530;miss rate for ReadReq accesses 
system.cpu20.dcache.WriteReq_miss_rate::cpu20.data;0.006891;0.025945;0.009280;0.013328;0.010425;0.006456;miss rate for WriteReq accesses 
system.cpu20.dcache.WriteReq_miss_rate::total;0.006891;0.025945;0.009280;0.013328;0.010425;0.006456;miss rate for WriteReq accesses 
system.cpu20.dcache.LoadLockedReq_miss_rate::cpu20.data;0.077161;0.311152;0.115909;0.186502;0.093878;0.088889;miss rate for LoadLockedReq accesses 
system.cpu20.dcache.LoadLockedReq_miss_rate::total;0.077161;0.311152;0.115909;0.186502;0.093878;0.088889;miss rate for LoadLockedReq accesses 
system.cpu20.dcache.StoreCondReq_miss_rate::cpu20.data;0.289698;0.515533;0.349570;0.304270;0.349776;0.312500;miss rate for StoreCondReq accesses 
system.cpu20.dcache.StoreCondReq_miss_rate::total;0.289698;0.515533;0.349570;0.304270;0.349776;0.312500;miss rate for StoreCondReq accesses 
system.cpu20.dcache.demand_miss_rate::cpu20.data;0.036305;0.044395;0.038970;0.029021;0.024347;0.040764;miss rate for demand accesses 
system.cpu20.dcache.demand_miss_rate::total;0.036305;0.044395;0.038970;0.029021;0.024347;0.040764;miss rate for demand accesses 
system.cpu20.dcache.overall_miss_rate::cpu20.data;0.036305;0.044395;0.038970;0.029021;0.024347;0.040764;miss rate for overall accesses 
system.cpu20.dcache.overall_miss_rate::total;0.036305;0.044395;0.038970;0.029021;0.024347;0.040764;miss rate for overall accesses 
system.cpu20.dcache.ReadReq_avg_miss_latency::cpu20.data;83432.952396;70979.202227;71033.933625;85142.948643;69951.002798;69904.631829;average ReadReq miss latency 
system.cpu20.dcache.ReadReq_avg_miss_latency::total;83432.952396;70979.202227;71033.933625;85142.948643;69951.002798;69904.631829;average ReadReq miss latency 
system.cpu20.dcache.WriteReq_avg_miss_latency::cpu20.data;62799.665256;62240.862500;68949.022371;65808.041769;63847.044515;60799.275000;average WriteReq miss latency 
system.cpu20.dcache.WriteReq_avg_miss_latency::total;62799.665256;62240.862500;68949.022371;65808.041769;63847.044515;60799.275000;average WriteReq miss latency 
system.cpu20.dcache.LoadLockedReq_avg_miss_latency::cpu20.data;86499.297346;63754.086231;78747.333333;67983.067680;72892.478261;89749.750000;average LoadLockedReq miss latency 
system.cpu20.dcache.LoadLockedReq_avg_miss_latency::total;86499.297346;63754.086231;78747.333333;67983.067680;72892.478261;89749.750000;average LoadLockedReq miss latency 
system.cpu20.dcache.StoreCondReq_avg_miss_latency::cpu20.data;48867.413243;60008.256755;53577.323770;59014.371345;51117.384615;49519.440000;average StoreCondReq miss latency 
system.cpu20.dcache.StoreCondReq_avg_miss_latency::total;48867.413243;60008.256755;53577.323770;59014.371345;51117.384615;49519.440000;average StoreCondReq miss latency 
system.cpu20.dcache.StoreCondFailReq_avg_miss_latency::cpu20.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu20.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu20.dcache.demand_avg_miss_latency::cpu20.data;82273.077222;69504.058336;70887.927777;82735.941986;69109.031360;69491.690476;average overall miss latency 
system.cpu20.dcache.demand_avg_miss_latency::total;82273.077222;69504.058336;70887.927777;82735.941986;69109.031360;69491.690476;average overall miss latency 
system.cpu20.dcache.overall_avg_miss_latency::cpu20.data;82273.077222;69504.058336;70887.927777;82735.941986;69109.031360;69491.690476;average overall miss latency 
system.cpu20.dcache.overall_avg_miss_latency::total;82273.077222;69504.058336;70887.927777;82735.941986;69109.031360;69491.690476;average overall miss latency 
system.cpu20.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu20.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu20.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu20.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu20.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu20.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu20.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu20.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu20.dcache.writebacks::writebacks;3286;22685;256;1648;163;20;number of writebacks 
system.cpu20.dcache.writebacks::total;3286;22685;256;1648;163;20;number of writebacks 
system.cpu20.dcache.ReadReq_mshr_misses::cpu20.data;130956;360308;5936;17174;3931;842;number of ReadReq MSHR misses 
system.cpu20.dcache.ReadReq_mshr_misses::total;130956;360308;5936;17174;3931;842;number of ReadReq MSHR misses 
system.cpu20.dcache.WriteReq_mshr_misses::cpu20.data;7800;73178;447;2442;629;40;number of WriteReq MSHR misses 
system.cpu20.dcache.WriteReq_mshr_misses::total;7800;73178;447;2442;629;40;number of WriteReq MSHR misses 
system.cpu20.dcache.LoadLockedReq_mshr_misses::cpu20.data;2223;17488;102;724;138;12;number of LoadLockedReq MSHR misses 
system.cpu20.dcache.LoadLockedReq_mshr_misses::total;2223;17488;102;724;138;12;number of LoadLockedReq MSHR misses 
system.cpu20.dcache.StoreCondReq_mshr_misses::cpu20.data;4891;27484;244;1024;390;25;number of StoreCondReq MSHR misses 
system.cpu20.dcache.StoreCondReq_mshr_misses::total;4891;27484;244;1024;390;25;number of StoreCondReq MSHR misses 
system.cpu20.dcache.demand_mshr_misses::cpu20.data;138756;433486;6383;19616;4560;882;number of demand (read+write) MSHR misses 
system.cpu20.dcache.demand_mshr_misses::total;138756;433486;6383;19616;4560;882;number of demand (read+write) MSHR misses 
system.cpu20.dcache.overall_mshr_misses::cpu20.data;138756;433486;6383;19616;4560;882;number of overall MSHR misses 
system.cpu20.dcache.overall_mshr_misses::total;138756;433486;6383;19616;4560;882;number of overall MSHR misses 
system.cpu20.dcache.ReadReq_mshr_miss_latency::cpu20.data;7567370286;17224381604;281383570;1048255000;178558608;38633300;number of ReadReq MSHR miss cycles 
system.cpu20.dcache.ReadReq_mshr_miss_latency::total;7567370286;17224381604;281383570;1048255000;178558608;38633300;number of ReadReq MSHR miss cycles 
system.cpu20.dcache.WriteReq_mshr_miss_latency::cpu20.data;249608611;2616907164;17470787;93412762;21040209;1232029;number of WriteReq MSHR miss cycles 
system.cpu20.dcache.WriteReq_mshr_miss_latency::total;249608611;2616907164;17470787;93412762;21040209;1232029;number of WriteReq MSHR miss cycles 
system.cpu20.dcache.LoadLockedReq_mshr_miss_latency::cpu20.data;134342062;726741540;5478772;32669259;6660838;778003;number of LoadLockedReq MSHR miss cycles 
system.cpu20.dcache.LoadLockedReq_mshr_miss_latency::total;134342062;726741540;5478772;32669259;6660838;778003;number of LoadLockedReq MSHR miss cycles 
system.cpu20.dcache.StoreCondReq_mshr_miss_latency::cpu20.data;116504747;983379964;6591133;35576255;9868220;614014;number of StoreCondReq MSHR miss cycles 
system.cpu20.dcache.StoreCondReq_mshr_miss_latency::total;116504747;983379964;6591133;35576255;9868220;614014;number of StoreCondReq MSHR miss cycles 
system.cpu20.dcache.StoreCondFailReq_mshr_miss_latency::cpu20.data;33870001;4670000;760000;660000;2010000;150000;number of StoreCondFailReq MSHR miss cycles 
system.cpu20.dcache.StoreCondFailReq_mshr_miss_latency::total;33870001;4670000;760000;660000;2010000;150000;number of StoreCondFailReq MSHR miss cycles 
system.cpu20.dcache.demand_mshr_miss_latency::cpu20.data;7816978897;19841288768;298854357;1141667762;199598817;39865329;number of demand (read+write) MSHR miss cycles 
system.cpu20.dcache.demand_mshr_miss_latency::total;7816978897;19841288768;298854357;1141667762;199598817;39865329;number of demand (read+write) MSHR miss cycles 
system.cpu20.dcache.overall_mshr_miss_latency::cpu20.data;7816978897;19841288768;298854357;1141667762;199598817;39865329;number of overall MSHR miss cycles 
system.cpu20.dcache.overall_mshr_miss_latency::total;7816978897;19841288768;298854357;1141667762;199598817;39865329;number of overall MSHR miss cycles 
system.cpu20.dcache.ReadReq_mshr_uncacheable_latency::cpu20.data;16342000;;;600000;;;number of ReadReq MSHR uncacheable cycles 
system.cpu20.dcache.ReadReq_mshr_uncacheable_latency::total;16342000;;;600000;;;number of ReadReq MSHR uncacheable cycles 
system.cpu20.dcache.WriteReq_mshr_uncacheable_latency::cpu20.data;1261904000;1938944000;49657000;89564000;80527000;6028000;number of WriteReq MSHR uncacheable cycles 
system.cpu20.dcache.WriteReq_mshr_uncacheable_latency::total;1261904000;1938944000;49657000;89564000;80527000;6028000;number of WriteReq MSHR uncacheable cycles 
system.cpu20.dcache.overall_mshr_uncacheable_latency::cpu20.data;1278246000;1938944000;49657000;90164000;80527000;6028000;number of overall MSHR uncacheable cycles 
system.cpu20.dcache.overall_mshr_uncacheable_latency::total;1278246000;1938944000;49657000;90164000;80527000;6028000;number of overall MSHR uncacheable cycles 
system.cpu20.dcache.ReadReq_mshr_miss_rate::cpu20.data;0.048682;0.051890;0.051340;0.034857;0.030964;0.054530;mshr miss rate for ReadReq accesses 
system.cpu20.dcache.ReadReq_mshr_miss_rate::total;0.048682;0.051890;0.051340;0.034857;0.030964;0.054530;mshr miss rate for ReadReq accesses 
system.cpu20.dcache.WriteReq_mshr_miss_rate::cpu20.data;0.006891;0.025945;0.009280;0.013328;0.010425;0.006456;mshr miss rate for WriteReq accesses 
system.cpu20.dcache.WriteReq_mshr_miss_rate::total;0.006891;0.025945;0.009280;0.013328;0.010425;0.006456;mshr miss rate for WriteReq accesses 
system.cpu20.dcache.LoadLockedReq_mshr_miss_rate::cpu20.data;0.077161;0.311152;0.115909;0.186502;0.093878;0.088889;mshr miss rate for LoadLockedReq accesses 
system.cpu20.dcache.LoadLockedReq_mshr_miss_rate::total;0.077161;0.311152;0.115909;0.186502;0.093878;0.088889;mshr miss rate for LoadLockedReq accesses 
system.cpu20.dcache.StoreCondReq_mshr_miss_rate::cpu20.data;0.289580;0.515290;0.349570;0.303677;0.349776;0.312500;mshr miss rate for StoreCondReq accesses 
system.cpu20.dcache.StoreCondReq_mshr_miss_rate::total;0.289580;0.515290;0.349570;0.303677;0.349776;0.312500;mshr miss rate for StoreCondReq accesses 
system.cpu20.dcache.demand_mshr_miss_rate::cpu20.data;0.036305;0.044395;0.038970;0.029021;0.024347;0.040764;mshr miss rate for demand accesses 
system.cpu20.dcache.demand_mshr_miss_rate::total;0.036305;0.044395;0.038970;0.029021;0.024347;0.040764;mshr miss rate for demand accesses 
system.cpu20.dcache.overall_mshr_miss_rate::cpu20.data;0.036305;0.044395;0.038970;0.029021;0.024347;0.040764;mshr miss rate for overall accesses 
system.cpu20.dcache.overall_mshr_miss_rate::total;0.036305;0.044395;0.038970;0.029021;0.024347;0.040764;mshr miss rate for overall accesses 
system.cpu20.dcache.ReadReq_avg_mshr_miss_latency::cpu20.data;57785.594291;47804.604960;47402.892520;61037.323862;45423.202239;45882.779097;average ReadReq mshr miss latency 
system.cpu20.dcache.ReadReq_avg_mshr_miss_latency::total;57785.594291;47804.604960;47402.892520;61037.323862;45423.202239;45882.779097;average ReadReq mshr miss latency 
system.cpu20.dcache.WriteReq_avg_mshr_miss_latency::cpu20.data;32001.103974;35760.845664;39084.534676;38252.564292;33450.252782;30800.725000;average WriteReq mshr miss latency 
system.cpu20.dcache.WriteReq_avg_mshr_miss_latency::total;32001.103974;35760.845664;39084.534676;38252.564292;33450.252782;30800.725000;average WriteReq mshr miss latency 
system.cpu20.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu20.data;60432.776428;41556.583943;53713.450980;45123.285912;48266.942029;64833.583333;average LoadLockedReq mshr miss latency 
system.cpu20.dcache.LoadLockedReq_avg_mshr_miss_latency::total;60432.776428;41556.583943;53713.450980;45123.285912;48266.942029;64833.583333;average LoadLockedReq mshr miss latency 
system.cpu20.dcache.StoreCondReq_avg_mshr_miss_latency::cpu20.data;23820.230423;35780.088924;27012.840164;34742.436523;25303.128205;24560.560000;average StoreCondReq mshr miss latency 
system.cpu20.dcache.StoreCondReq_avg_mshr_miss_latency::total;23820.230423;35780.088924;27012.840164;34742.436523;25303.128205;24560.560000;average StoreCondReq mshr miss latency 
system.cpu20.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu20.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu20.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu20.dcache.demand_avg_mshr_miss_latency::cpu20.data;56336.150487;45771.463826;46820.359862;58200.844311;43771.670395;45198.785714;average overall mshr miss latency 
system.cpu20.dcache.demand_avg_mshr_miss_latency::total;56336.150487;45771.463826;46820.359862;58200.844311;43771.670395;45198.785714;average overall mshr miss latency 
system.cpu20.dcache.overall_avg_mshr_miss_latency::cpu20.data;56336.150487;45771.463826;46820.359862;58200.844311;43771.670395;45198.785714;average overall mshr miss latency 
system.cpu20.dcache.overall_avg_mshr_miss_latency::total;56336.150487;45771.463826;46820.359862;58200.844311;43771.670395;45198.785714;average overall mshr miss latency 
system.cpu20.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu20.data;inf;;;inf;;;average ReadReq mshr uncacheable latency 
system.cpu20.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;inf;;;average ReadReq mshr uncacheable latency 
system.cpu20.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu20.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu20.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu20.dcache.overall_avg_mshr_uncacheable_latency::cpu20.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu20.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu20.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu21.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu21.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu21.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu21.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu21.dtb.read_hits;2706946;11011080;62401;499800;197262;15349;DTB read hits 
system.cpu21.dtb.read_misses;0;461;0;31;0;0;DTB read misses 
system.cpu21.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu21.dtb.read_accesses;0;233022;0;193661;0;0;DTB read accesses 
system.cpu21.dtb.write_hits;1161917;4190609;33703;210413;83028;6342;DTB write hits 
system.cpu21.dtb.write_misses;0;352;0;5;0;0;DTB write misses 
system.cpu21.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu21.dtb.write_accesses;0;72014;0;89569;0;0;DTB write accesses 
system.cpu21.dtb.data_hits;3868863;15201689;96104;710213;280290;21691;DTB hits 
system.cpu21.dtb.data_misses;0;813;0;36;0;0;DTB misses 
system.cpu21.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu21.dtb.data_accesses;0;305036;0;283230;0;0;DTB accesses 
system.cpu21.itb.fetch_hits;1046730;3213937;38771;1066808;66141;5083;ITB hits 
system.cpu21.itb.fetch_misses;0;44;0;10;0;0;ITB misses 
system.cpu21.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu21.itb.fetch_accesses;1046730;3213981;38771;1066818;66141;5083;ITB accesses 
system.cpu21.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu21.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu21.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu21.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu21.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu21.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu21.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu21.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu21.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu21.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu21.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu21.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu21.numCycles;540921529;484179698;17187305;29980661;29394524;2343748;number of cpu cycles simulated 
system.cpu21.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu21.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu21.committedInsts;12504842;49027378;271363;2378103;971317;72701;Number of instructions committed 
system.cpu21.committedOps;12504842;49027378;271363;2378103;971317;72701;Number of ops (including micro ops) committed 
system.cpu21.num_int_alu_accesses;12091319;47709701;259283;2154998;944082;70595;Number of integer alu accesses 
system.cpu21.num_fp_alu_accesses;1746;763679;134;460326;0;0;Number of float alu accesses 
system.cpu21.num_func_calls;488225;1734123;11428;51950;34942;2766;number of times a function call or return occured 
system.cpu21.num_conditional_control_insts;1138966;5945458;20127;256250;98719;6774;number of instructions that are conditional controls 
system.cpu21.num_int_insts;12091319;47709701;259283;2154998;944082;70595;number of integer instructions 
system.cpu21.num_fp_insts;1746;763679;134;460326;0;0;number of float instructions 
system.cpu21.num_int_register_reads;16596520;66622168;350441;3447695;1326888;97766;number of times the integer registers were read 
system.cpu21.num_int_register_writes;9653518;36603863;203193;1485711;751300;56606;number of times the integer registers were written 
system.cpu21.num_fp_register_reads;890;628362;66;454855;0;0;number of times the floating registers were read 
system.cpu21.num_fp_register_writes;896;522035;68;367566;0;0;number of times the floating registers were written 
system.cpu21.num_mem_refs;3874108;15264822;96329;711410;280627;21716;number of memory refs 
system.cpu21.num_load_insts;2707080;11043294;62411;500308;197262;15349;Number of load instructions 
system.cpu21.num_store_insts;1167028;4221528;33918;211102;83365;6367;Number of store instructions 
system.cpu21.num_idle_cycles;506824787.278213;347573612.275317;16429981.881338;23612102.593219;26798415.909457;2150859.599200;Number of idle cycles 
system.cpu21.num_busy_cycles;34096741.721787;136606085.724683;757323.118662;6368558.406781;2596108.090543;192888.400800;Number of busy cycles 
system.cpu21.not_idle_fraction;0.063035;0.282139;0.044063;0.212422;0.088319;0.082299;Percentage of non-idle cycles 
system.cpu21.idle_fraction;0.936965;0.717861;0.955937;0.787578;0.911681;0.917701;Percentage of idle cycles 
system.cpu21.Branches;1863853;8334052;37193;329750;149449;10798;Number of branches fetched 
system.cpu21.op_class::No_OpClass;46687;137791;1735;8085;3359;235;Class of executed instruction 
system.cpu21.op_class::IntAlu;8144334;32400342;158126;1435995;658959;48572;Class of executed instruction 
system.cpu21.op_class::IntMult;48816;153572;948;5659;3812;291;Class of executed instruction 
system.cpu21.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu21.op_class::FloatAdd;88;148743;4;95025;0;0;Class of executed instruction 
system.cpu21.op_class::FloatCmp;0;12461;0;0;0;0;Class of executed instruction 
system.cpu21.op_class::FloatCvt;0;3908;0;1409;0;0;Class of executed instruction 
system.cpu21.op_class::FloatMult;0;38760;0;86744;0;0;Class of executed instruction 
system.cpu21.op_class::FloatDiv;8;7735;0;1088;0;0;Class of executed instruction 
system.cpu21.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu21.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu21.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu21.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu21.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu21.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu21.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu21.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu21.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu21.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu21.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu21.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu21.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu21.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu21.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu21.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu21.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu21.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu21.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu21.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu21.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu21.op_class::MemRead;2741589;11192260;63825;503988;199609;15515;Class of executed instruction 
system.cpu21.op_class::MemWrite;1167041;4233874;33920;211168;83365;6367;Class of executed instruction 
system.cpu21.op_class::IprAccess;356279;698745;12805;28978;22213;1721;Class of executed instruction 
system.cpu21.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu21.op_class::total;12504842;49028191;271363;2378139;971317;72701;Class of executed instruction 
system.cpu21.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu21.kern.inst.quiesce;7982;6476;207;336;337;25;number of quiesce instructions executed 
system.cpu21.kern.inst.hwrei;87590;151623;3080;6567;5404;422;number of hwrei instructions executed 
system.cpu21.kern.ipl_count::0;19444;40625;719;1632;1207;92;number of times we switched to this ipl 
system.cpu21.kern.ipl_count::22;4944;4970;176;308;301;24;number of times we switched to this ipl 
system.cpu21.kern.ipl_count::30;87;2971;33;77;36;1;number of times we switched to this ipl 
system.cpu21.kern.ipl_count::31;53185;76369;1798;3626;3251;257;number of times we switched to this ipl 
system.cpu21.kern.ipl_count::total;77660;124935;2726;5643;4795;374;number of times we switched to this ipl 
system.cpu21.kern.ipl_good::0;19444;40625;719;1632;1207;92;number of times we switched to this ipl from a different ipl 
system.cpu21.kern.ipl_good::22;4944;4970;176;308;301;24;number of times we switched to this ipl from a different ipl 
system.cpu21.kern.ipl_good::30;87;2971;33;77;36;1;number of times we switched to this ipl from a different ipl 
system.cpu21.kern.ipl_good::31;19357;37670;686;1556;1171;91;number of times we switched to this ipl from a different ipl 
system.cpu21.kern.ipl_good::total;43832;86236;1614;3573;2715;208;number of times we switched to this ipl from a different ipl 
system.cpu21.kern.ipl_ticks::0;4666806240000;3715806610000;165691480000;275521380000;283499800000;22656600000;number of cycles we spent at this ipl 
system.cpu21.kern.ipl_ticks::22;15234850000;16703570000;543030000;976950000;928880000;73810000;number of cycles we spent at this ipl 
system.cpu21.kern.ipl_ticks::30;866690000;20797780000;323290000;637030000;357570000;10090000;number of cycles we spent at this ipl 
system.cpu21.kern.ipl_ticks::31;726307230000;1088489020000;5315250000;22671250000;9158990000;696980000;number of cycles we spent at this ipl 
system.cpu21.kern.ipl_ticks::total;5409215010000;4841796980000;171873050000;299806610000;293945240000;23437480000;number of cycles we spent at this ipl 
system.cpu21.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu21.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu21.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu21.kern.ipl_used::31;0.363956;0.493263;0.381535;0.429123;0.360197;0.354086;fraction of swpipl calls that actually changed the ipl 
system.cpu21.kern.ipl_used::total;0.564409;0.690247;0.592076;0.633174;0.566215;0.556150;fraction of swpipl calls that actually changed the ipl 
system.cpu21.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu21.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu21.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu21.kern.callpal::swpctx;26;6234;2;93;;;number of callpals executed 
system.cpu21.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu21.kern.callpal::swpipl;67597;103951;2308;4739;4121;324;number of callpals executed 
system.cpu21.kern.callpal::rdps;9888;10114;352;626;609;48;number of callpals executed 
system.cpu21.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu21.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu21.kern.callpal::rti;5031;13056;209;520;337;25;number of callpals executed 
system.cpu21.kern.callpal::rdunique;1;421;;2;;;number of callpals executed 
system.cpu21.kern.callpal::total;82557;142838;2871;6137;5067;397;number of callpals executed 
system.cpu21.kern.mode_switch::kernel;5059;19290;211;613;337;25;number of protection mode switches 
system.cpu21.kern.mode_switch::user;0;5168;0;164;0;0;number of protection mode switches 
system.cpu21.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu21.kern.mode_switch_good::kernel;0;0.267911;0;0.267537;0;0;fraction of useful protection mode switches 
system.cpu21.kern.mode_switch_good::user;nan;1;nan;1;nan;nan;fraction of useful protection mode switches 
system.cpu21.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu21.kern.mode_switch_good::total;0;0.422602;0;0.422136;0;0;fraction of useful protection mode switches 
system.cpu21.kern.mode_ticks::kernel;0;10152038050000;0;447682250000;0;0;number of ticks spent at the given mode 
system.cpu21.kern.mode_ticks::user;0;33682090000;0;25473210000;0;0;number of ticks spent at the given mode 
system.cpu21.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu21.kern.swap_context;27;6234;2;93;0;0;number of times the context was actually changed 
system.cpu21.icache.tags.replacements;23799;415957;689;8726;2216;160;number of replacements 
system.cpu21.icache.tags.tagsinuse;377.169514;502.927023;512;512;512;512;Cycle average of tags in use 
system.cpu21.icache.tags.total_refs;6431794;48486165;218141;3374389;349620;5914377;Total number of references to valid blocks. 
system.cpu21.icache.tags.sampled_refs;23799;415957;689;8726;2216;672;Sample count of references to valid blocks. 
system.cpu21.icache.tags.avg_refs;270.254801;116.565330;316.605225;386.705134;157.770758;8801.156250;Average number of references to valid blocks. 
system.cpu21.icache.tags.warmup_cycle;0;10189501859750;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu21.icache.tags.occ_blocks::cpu21.inst;377.169514;502.927023;512;512;512;512;Average occupied blocks per requestor 
system.cpu21.icache.tags.occ_percent::cpu21.inst;0.736659;0.982279;1;1;1;1;Average percentage of cache occupancy 
system.cpu21.icache.tags.occ_percent::total;0.736659;0.982279;1;1;1;1;Average percentage of cache occupancy 
system.cpu21.icache.tags.occ_task_id_blocks::1024;427;512;512;512;512;512;Occupied blocks per task id 
system.cpu21.icache.tags.age_task_id_blocks_1024::2;2;2;2;2;2;2;Occupied blocks per task id 
system.cpu21.icache.tags.age_task_id_blocks_1024::3;15;;;15;14;12;Occupied blocks per task id 
system.cpu21.icache.tags.age_task_id_blocks_1024::4;410;510;510;495;496;498;Occupied blocks per task id 
system.cpu21.icache.tags.occ_task_id_percent::1024;0.833984;1;1;1;1;1;Percentage of cache occupancy per task id 
system.cpu21.icache.tags.tag_accesses;25033918;98472424;543415;4765004;1944850;145562;Number of tag accesses 
system.cpu21.icache.tags.data_accesses;25033918;98472424;543415;4765004;1944850;145562;Number of data accesses 
system.cpu21.icache.ReadReq_hits::cpu21.inst;12480608;48612149;270674;2369413;969101;72541;number of ReadReq hits 
system.cpu21.icache.ReadReq_hits::total;12480608;48612149;270674;2369413;969101;72541;number of ReadReq hits 
system.cpu21.icache.demand_hits::cpu21.inst;12480608;48612149;270674;2369413;969101;72541;number of demand (read+write) hits 
system.cpu21.icache.demand_hits::total;12480608;48612149;270674;2369413;969101;72541;number of demand (read+write) hits 
system.cpu21.icache.overall_hits::cpu21.inst;12480608;48612149;270674;2369413;969101;72541;number of overall hits 
system.cpu21.icache.overall_hits::total;12480608;48612149;270674;2369413;969101;72541;number of overall hits 
system.cpu21.icache.ReadReq_misses::cpu21.inst;24234;416042;689;8726;2216;160;number of ReadReq misses 
system.cpu21.icache.ReadReq_misses::total;24234;416042;689;8726;2216;160;number of ReadReq misses 
system.cpu21.icache.demand_misses::cpu21.inst;24234;416042;689;8726;2216;160;number of demand (read+write) misses 
system.cpu21.icache.demand_misses::total;24234;416042;689;8726;2216;160;number of demand (read+write) misses 
system.cpu21.icache.overall_misses::cpu21.inst;24234;416042;689;8726;2216;160;number of overall misses 
system.cpu21.icache.overall_misses::total;24234;416042;689;8726;2216;160;number of overall misses 
system.cpu21.icache.ReadReq_miss_latency::cpu21.inst;2634345500;40576630247;74223000;861304250;234119250;17508000;number of ReadReq miss cycles 
system.cpu21.icache.ReadReq_miss_latency::total;2634345500;40576630247;74223000;861304250;234119250;17508000;number of ReadReq miss cycles 
system.cpu21.icache.demand_miss_latency::cpu21.inst;2634345500;40576630247;74223000;861304250;234119250;17508000;number of demand (read+write) miss cycles 
system.cpu21.icache.demand_miss_latency::total;2634345500;40576630247;74223000;861304250;234119250;17508000;number of demand (read+write) miss cycles 
system.cpu21.icache.overall_miss_latency::cpu21.inst;2634345500;40576630247;74223000;861304250;234119250;17508000;number of overall miss cycles 
system.cpu21.icache.overall_miss_latency::total;2634345500;40576630247;74223000;861304250;234119250;17508000;number of overall miss cycles 
system.cpu21.icache.ReadReq_accesses::cpu21.inst;12504842;49028191;271363;2378139;971317;72701;number of ReadReq accesses(hits+misses) 
system.cpu21.icache.ReadReq_accesses::total;12504842;49028191;271363;2378139;971317;72701;number of ReadReq accesses(hits+misses) 
system.cpu21.icache.demand_accesses::cpu21.inst;12504842;49028191;271363;2378139;971317;72701;number of demand (read+write) accesses 
system.cpu21.icache.demand_accesses::total;12504842;49028191;271363;2378139;971317;72701;number of demand (read+write) accesses 
system.cpu21.icache.overall_accesses::cpu21.inst;12504842;49028191;271363;2378139;971317;72701;number of overall (read+write) accesses 
system.cpu21.icache.overall_accesses::total;12504842;49028191;271363;2378139;971317;72701;number of overall (read+write) accesses 
system.cpu21.icache.ReadReq_miss_rate::cpu21.inst;0.001938;0.008486;0.002539;0.003669;0.002281;0.002201;miss rate for ReadReq accesses 
system.cpu21.icache.ReadReq_miss_rate::total;0.001938;0.008486;0.002539;0.003669;0.002281;0.002201;miss rate for ReadReq accesses 
system.cpu21.icache.demand_miss_rate::cpu21.inst;0.001938;0.008486;0.002539;0.003669;0.002281;0.002201;miss rate for demand accesses 
system.cpu21.icache.demand_miss_rate::total;0.001938;0.008486;0.002539;0.003669;0.002281;0.002201;miss rate for demand accesses 
system.cpu21.icache.overall_miss_rate::cpu21.inst;0.001938;0.008486;0.002539;0.003669;0.002281;0.002201;miss rate for overall accesses 
system.cpu21.icache.overall_miss_rate::total;0.001938;0.008486;0.002539;0.003669;0.002281;0.002201;miss rate for overall accesses 
system.cpu21.icache.ReadReq_avg_miss_latency::cpu21.inst;108704.526698;97530.129763;107725.689405;98705.506532;105649.481047;109425;average ReadReq miss latency 
system.cpu21.icache.ReadReq_avg_miss_latency::total;108704.526698;97530.129763;107725.689405;98705.506532;105649.481047;109425;average ReadReq miss latency 
system.cpu21.icache.demand_avg_miss_latency::cpu21.inst;108704.526698;97530.129763;107725.689405;98705.506532;105649.481047;109425;average overall miss latency 
system.cpu21.icache.demand_avg_miss_latency::total;108704.526698;97530.129763;107725.689405;98705.506532;105649.481047;109425;average overall miss latency 
system.cpu21.icache.overall_avg_miss_latency::cpu21.inst;108704.526698;97530.129763;107725.689405;98705.506532;105649.481047;109425;average overall miss latency 
system.cpu21.icache.overall_avg_miss_latency::total;108704.526698;97530.129763;107725.689405;98705.506532;105649.481047;109425;average overall miss latency 
system.cpu21.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu21.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu21.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu21.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu21.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu21.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu21.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu21.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu21.icache.ReadReq_mshr_misses::cpu21.inst;24234;416042;689;8726;2216;160;number of ReadReq MSHR misses 
system.cpu21.icache.ReadReq_mshr_misses::total;24234;416042;689;8726;2216;160;number of ReadReq MSHR misses 
system.cpu21.icache.demand_mshr_misses::cpu21.inst;24234;416042;689;8726;2216;160;number of demand (read+write) MSHR misses 
system.cpu21.icache.demand_mshr_misses::total;24234;416042;689;8726;2216;160;number of demand (read+write) MSHR misses 
system.cpu21.icache.overall_mshr_misses::cpu21.inst;24234;416042;689;8726;2216;160;number of overall MSHR misses 
system.cpu21.icache.overall_mshr_misses::total;24234;416042;689;8726;2216;160;number of overall MSHR misses 
system.cpu21.icache.ReadReq_mshr_miss_latency::cpu21.inst;1987146500;29856638753;55705000;635514750;176000750;13300000;number of ReadReq MSHR miss cycles 
system.cpu21.icache.ReadReq_mshr_miss_latency::total;1987146500;29856638753;55705000;635514750;176000750;13300000;number of ReadReq MSHR miss cycles 
system.cpu21.icache.demand_mshr_miss_latency::cpu21.inst;1987146500;29856638753;55705000;635514750;176000750;13300000;number of demand (read+write) MSHR miss cycles 
system.cpu21.icache.demand_mshr_miss_latency::total;1987146500;29856638753;55705000;635514750;176000750;13300000;number of demand (read+write) MSHR miss cycles 
system.cpu21.icache.overall_mshr_miss_latency::cpu21.inst;1987146500;29856638753;55705000;635514750;176000750;13300000;number of overall MSHR miss cycles 
system.cpu21.icache.overall_mshr_miss_latency::total;1987146500;29856638753;55705000;635514750;176000750;13300000;number of overall MSHR miss cycles 
system.cpu21.icache.ReadReq_mshr_miss_rate::cpu21.inst;0.001938;0.008486;0.002539;0.003669;0.002281;0.002201;mshr miss rate for ReadReq accesses 
system.cpu21.icache.ReadReq_mshr_miss_rate::total;0.001938;0.008486;0.002539;0.003669;0.002281;0.002201;mshr miss rate for ReadReq accesses 
system.cpu21.icache.demand_mshr_miss_rate::cpu21.inst;0.001938;0.008486;0.002539;0.003669;0.002281;0.002201;mshr miss rate for demand accesses 
system.cpu21.icache.demand_mshr_miss_rate::total;0.001938;0.008486;0.002539;0.003669;0.002281;0.002201;mshr miss rate for demand accesses 
system.cpu21.icache.overall_mshr_miss_rate::cpu21.inst;0.001938;0.008486;0.002539;0.003669;0.002281;0.002201;mshr miss rate for overall accesses 
system.cpu21.icache.overall_mshr_miss_rate::total;0.001938;0.008486;0.002539;0.003669;0.002281;0.002201;mshr miss rate for overall accesses 
system.cpu21.icache.ReadReq_avg_mshr_miss_latency::cpu21.inst;81998.287530;71763.520878;80849.056604;72830.019482;79422.721119;83125;average ReadReq mshr miss latency 
system.cpu21.icache.ReadReq_avg_mshr_miss_latency::total;81998.287530;71763.520878;80849.056604;72830.019482;79422.721119;83125;average ReadReq mshr miss latency 
system.cpu21.icache.demand_avg_mshr_miss_latency::cpu21.inst;81998.287530;71763.520878;80849.056604;72830.019482;79422.721119;83125;average overall mshr miss latency 
system.cpu21.icache.demand_avg_mshr_miss_latency::total;81998.287530;71763.520878;80849.056604;72830.019482;79422.721119;83125;average overall mshr miss latency 
system.cpu21.icache.overall_avg_mshr_miss_latency::cpu21.inst;81998.287530;71763.520878;80849.056604;72830.019482;79422.721119;83125;average overall mshr miss latency 
system.cpu21.icache.overall_avg_mshr_miss_latency::total;81998.287530;71763.520878;80849.056604;72830.019482;79422.721119;83125;average overall mshr miss latency 
system.cpu21.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu21.dcache.tags.replacements;74874;385929;506;11983;5961;533;number of replacements 
system.cpu21.dcache.tags.tagsinuse;454.110549;826.196222;741.789800;850.528468;355.115316;298.352956;Cycle average of tags in use 
system.cpu21.dcache.tags.total_refs;947028;11283650;1675766;3539906;29971;1111757;Total number of references to valid blocks. 
system.cpu21.dcache.tags.sampled_refs;74874;385929;506;11983;5961;828;Sample count of references to valid blocks. 
system.cpu21.dcache.tags.avg_refs;12.648289;29.237632;3311.790514;295.410665;5.027848;1342.701691;Average number of references to valid blocks. 
system.cpu21.dcache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu21.dcache.tags.occ_blocks::cpu21.data;454.110549;826.196222;741.789800;850.528468;355.115316;298.352956;Average occupied blocks per requestor 
system.cpu21.dcache.tags.occ_percent::cpu21.data;0.443467;0.806832;0.724404;0.830594;0.346792;0.291360;Average percentage of cache occupancy 
system.cpu21.dcache.tags.occ_percent::total;0.443467;0.806832;0.724404;0.830594;0.346792;0.291360;Average percentage of cache occupancy 
system.cpu21.dcache.tags.occ_task_id_blocks::1024;605;711;743;820;294;295;Occupied blocks per task id 
system.cpu21.dcache.tags.age_task_id_blocks_1024::3;10;2;4;15;14;13;Occupied blocks per task id 
system.cpu21.dcache.tags.age_task_id_blocks_1024::4;595;709;739;804;280;282;Occupied blocks per task id 
system.cpu21.dcache.tags.occ_task_id_percent::1024;0.590820;0.694336;0.725586;0.800781;0.287109;0.288086;Percentage of cache occupancy per task id 
system.cpu21.dcache.tags.tag_accesses;7842603;31083559;193024;1437967;568738;44074;Number of tag accesses 
system.cpu21.dcache.tags.data_accesses;7842603;31083559;193024;1437967;568738;44074;Number of data accesses 
system.cpu21.dcache.ReadReq_hits::cpu21.data;2551485;10405284;60188;481845;187003;14448;number of ReadReq hits 
system.cpu21.dcache.ReadReq_hits::total;2551485;10405284;60188;481845;187003;14448;number of ReadReq hits 
system.cpu21.dcache.WriteReq_hits::cpu21.data;1123075;3981915;32309;206158;80265;6161;number of WriteReq hits 
system.cpu21.dcache.WriteReq_hits::total;1123075;3981915;32309;206158;80265;6161;number of WriteReq hits 
system.cpu21.dcache.LoadLockedReq_hits::cpu21.data;24550;59532;782;1652;1296;104;number of LoadLockedReq hits 
system.cpu21.dcache.LoadLockedReq_hits::total;24550;59532;782;1652;1296;104;number of LoadLockedReq hits 
system.cpu21.dcache.StoreCondReq_hits::cpu21.data;11963;40295;452;1147;728;55;number of StoreCondReq hits 
system.cpu21.dcache.StoreCondReq_hits::total;11963;40295;452;1147;728;55;number of StoreCondReq hits 
system.cpu21.dcache.demand_hits::cpu21.data;3674560;14387199;92497;688003;267268;20609;number of demand (read+write) hits 
system.cpu21.dcache.demand_hits::total;3674560;14387199;92497;688003;267268;20609;number of demand (read+write) hits 
system.cpu21.dcache.overall_hits::cpu21.data;3674560;14387199;92497;688003;267268;20609;number of overall hits 
system.cpu21.dcache.overall_hits::total;3674560;14387199;92497;688003;267268;20609;number of overall hits 
system.cpu21.dcache.ReadReq_misses::cpu21.data;128720;546473;1369;16269;8797;785;number of ReadReq misses 
system.cpu21.dcache.ReadReq_misses::total;128720;546473;1369;16269;8797;785;number of ReadReq misses 
system.cpu21.dcache.WriteReq_misses::cpu21.data;7752;127755;341;1912;985;41;number of WriteReq misses 
system.cpu21.dcache.WriteReq_misses::total;7752;127755;341;1912;985;41;number of WriteReq misses 
system.cpu21.dcache.LoadLockedReq_misses::cpu21.data;2249;31544;72;511;166;12;number of LoadLockedReq misses 
system.cpu21.dcache.LoadLockedReq_misses::total;2249;31544;72;511;166;12;number of LoadLockedReq misses 
system.cpu21.dcache.StoreCondReq_misses::cpu21.data;4977;45808;244;814;386;25;number of StoreCondReq misses 
system.cpu21.dcache.StoreCondReq_misses::total;4977;45808;244;814;386;25;number of StoreCondReq misses 
system.cpu21.dcache.demand_misses::cpu21.data;136472;674228;1710;18181;9782;826;number of demand (read+write) misses 
system.cpu21.dcache.demand_misses::total;136472;674228;1710;18181;9782;826;number of demand (read+write) misses 
system.cpu21.dcache.overall_misses::cpu21.data;136472;674228;1710;18181;9782;826;number of overall misses 
system.cpu21.dcache.overall_misses::total;136472;674228;1710;18181;9782;826;number of overall misses 
system.cpu21.dcache.ReadReq_miss_latency::cpu21.data;10816633558;38601729507;109764171;1147741651;609755037;55071583;number of ReadReq miss cycles 
system.cpu21.dcache.ReadReq_miss_latency::total;10816633558;38601729507;109764171;1147741651;609755037;55071583;number of ReadReq miss cycles 
system.cpu21.dcache.WriteReq_miss_latency::cpu21.data;481486882;7957455649;22032216;122780468;61061274;2524221;number of WriteReq miss cycles 
system.cpu21.dcache.WriteReq_miss_latency::total;481486882;7957455649;22032216;122780468;61061274;2524221;number of WriteReq miss cycles 
system.cpu21.dcache.LoadLockedReq_miss_latency::cpu21.data;193666895;1996414705;4893984;33679982;13374475;1057999;number of LoadLockedReq miss cycles 
system.cpu21.dcache.LoadLockedReq_miss_latency::total;193666895;1996414705;4893984;33679982;13374475;1057999;number of LoadLockedReq miss cycles 
system.cpu21.dcache.StoreCondReq_miss_latency::cpu21.data;240804259;2781940266;13019868;47256763;20352777;1237986;number of StoreCondReq miss cycles 
system.cpu21.dcache.StoreCondReq_miss_latency::total;240804259;2781940266;13019868;47256763;20352777;1237986;number of StoreCondReq miss cycles 
system.cpu21.dcache.StoreCondFailReq_miss_latency::cpu21.data;54309997;6798000;1230000;1346000;2182000;216000;number of StoreCondFailReq miss cycles 
system.cpu21.dcache.StoreCondFailReq_miss_latency::total;54309997;6798000;1230000;1346000;2182000;216000;number of StoreCondFailReq miss cycles 
system.cpu21.dcache.demand_miss_latency::cpu21.data;11298120440;46559185156;131796387;1270522119;670816311;57595804;number of demand (read+write) miss cycles 
system.cpu21.dcache.demand_miss_latency::total;11298120440;46559185156;131796387;1270522119;670816311;57595804;number of demand (read+write) miss cycles 
system.cpu21.dcache.overall_miss_latency::cpu21.data;11298120440;46559185156;131796387;1270522119;670816311;57595804;number of overall miss cycles 
system.cpu21.dcache.overall_miss_latency::total;11298120440;46559185156;131796387;1270522119;670816311;57595804;number of overall miss cycles 
system.cpu21.dcache.ReadReq_accesses::cpu21.data;2680205;10951757;61557;498114;195800;15233;number of ReadReq accesses(hits+misses) 
system.cpu21.dcache.ReadReq_accesses::total;2680205;10951757;61557;498114;195800;15233;number of ReadReq accesses(hits+misses) 
system.cpu21.dcache.WriteReq_accesses::cpu21.data;1130827;4109670;32650;208070;81250;6202;number of WriteReq accesses(hits+misses) 
system.cpu21.dcache.WriteReq_accesses::total;1130827;4109670;32650;208070;81250;6202;number of WriteReq accesses(hits+misses) 
system.cpu21.dcache.LoadLockedReq_accesses::cpu21.data;26799;91076;854;2163;1462;116;number of LoadLockedReq accesses(hits+misses) 
system.cpu21.dcache.LoadLockedReq_accesses::total;26799;91076;854;2163;1462;116;number of LoadLockedReq accesses(hits+misses) 
system.cpu21.dcache.StoreCondReq_accesses::cpu21.data;16940;86103;696;1961;1114;80;number of StoreCondReq accesses(hits+misses) 
system.cpu21.dcache.StoreCondReq_accesses::total;16940;86103;696;1961;1114;80;number of StoreCondReq accesses(hits+misses) 
system.cpu21.dcache.demand_accesses::cpu21.data;3811032;15061427;94207;706184;277050;21435;number of demand (read+write) accesses 
system.cpu21.dcache.demand_accesses::total;3811032;15061427;94207;706184;277050;21435;number of demand (read+write) accesses 
system.cpu21.dcache.overall_accesses::cpu21.data;3811032;15061427;94207;706184;277050;21435;number of overall (read+write) accesses 
system.cpu21.dcache.overall_accesses::total;3811032;15061427;94207;706184;277050;21435;number of overall (read+write) accesses 
system.cpu21.dcache.ReadReq_miss_rate::cpu21.data;0.048026;0.049898;0.022240;0.032661;0.044928;0.051533;miss rate for ReadReq accesses 
system.cpu21.dcache.ReadReq_miss_rate::total;0.048026;0.049898;0.022240;0.032661;0.044928;0.051533;miss rate for ReadReq accesses 
system.cpu21.dcache.WriteReq_miss_rate::cpu21.data;0.006855;0.031086;0.010444;0.009189;0.012123;0.006611;miss rate for WriteReq accesses 
system.cpu21.dcache.WriteReq_miss_rate::total;0.006855;0.031086;0.010444;0.009189;0.012123;0.006611;miss rate for WriteReq accesses 
system.cpu21.dcache.LoadLockedReq_miss_rate::cpu21.data;0.083921;0.346348;0.084309;0.236246;0.113543;0.103448;miss rate for LoadLockedReq accesses 
system.cpu21.dcache.LoadLockedReq_miss_rate::total;0.083921;0.346348;0.084309;0.236246;0.113543;0.103448;miss rate for LoadLockedReq accesses 
system.cpu21.dcache.StoreCondReq_miss_rate::cpu21.data;0.293802;0.532014;0.350575;0.415094;0.346499;0.312500;miss rate for StoreCondReq accesses 
system.cpu21.dcache.StoreCondReq_miss_rate::total;0.293802;0.532014;0.350575;0.415094;0.346499;0.312500;miss rate for StoreCondReq accesses 
system.cpu21.dcache.demand_miss_rate::cpu21.data;0.035810;0.044765;0.018152;0.025745;0.035308;0.038535;miss rate for demand accesses 
system.cpu21.dcache.demand_miss_rate::total;0.035810;0.044765;0.018152;0.025745;0.035308;0.038535;miss rate for demand accesses 
system.cpu21.dcache.overall_miss_rate::cpu21.data;0.035810;0.044765;0.018152;0.025745;0.035308;0.038535;miss rate for overall accesses 
system.cpu21.dcache.overall_miss_rate::total;0.035810;0.044765;0.018152;0.025745;0.035308;0.038535;miss rate for overall accesses 
system.cpu21.dcache.ReadReq_avg_miss_latency::cpu21.data;84032.268163;70637.944614;80178.357195;70547.768824;69313.974878;70154.882803;average ReadReq miss latency 
system.cpu21.dcache.ReadReq_avg_miss_latency::total;84032.268163;70637.944614;80178.357195;70547.768824;69313.974878;70154.882803;average ReadReq miss latency 
system.cpu21.dcache.WriteReq_avg_miss_latency::cpu21.data;62111.310888;62286.843169;64610.604106;64215.725941;61991.141117;61566.365854;average WriteReq miss latency 
system.cpu21.dcache.WriteReq_avg_miss_latency::total;62111.310888;62286.843169;64610.604106;64215.725941;61991.141117;61566.365854;average WriteReq miss latency 
system.cpu21.dcache.LoadLockedReq_avg_miss_latency::cpu21.data;86112.447755;63289.839748;67972;65909.945205;80569.126506;88166.583333;average LoadLockedReq miss latency 
system.cpu21.dcache.LoadLockedReq_avg_miss_latency::total;86112.447755;63289.839748;67972;65909.945205;80569.126506;88166.583333;average LoadLockedReq miss latency 
system.cpu21.dcache.StoreCondReq_avg_miss_latency::cpu21.data;48383.415511;60730.445905;53360.114754;58054.991400;52727.401554;49519.440000;average StoreCondReq miss latency 
system.cpu21.dcache.StoreCondReq_avg_miss_latency::total;48383.415511;60730.445905;53360.114754;58054.991400;52727.401554;49519.440000;average StoreCondReq miss latency 
system.cpu21.dcache.StoreCondFailReq_avg_miss_latency::cpu21.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu21.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu21.dcache.demand_avg_miss_latency::cpu21.data;82787.095082;69055.549689;77073.910526;69881.861229;68576.601002;69728.576271;average overall miss latency 
system.cpu21.dcache.demand_avg_miss_latency::total;82787.095082;69055.549689;77073.910526;69881.861229;68576.601002;69728.576271;average overall miss latency 
system.cpu21.dcache.overall_avg_miss_latency::cpu21.data;82787.095082;69055.549689;77073.910526;69881.861229;68576.601002;69728.576271;average overall miss latency 
system.cpu21.dcache.overall_avg_miss_latency::total;82787.095082;69055.549689;77073.910526;69881.861229;68576.601002;69728.576271;average overall miss latency 
system.cpu21.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu21.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu21.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu21.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu21.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu21.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu21.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu21.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu21.dcache.writebacks::writebacks;3149;50297;106;1131;337;21;number of writebacks 
system.cpu21.dcache.writebacks::total;3149;50297;106;1131;337;21;number of writebacks 
system.cpu21.dcache.ReadReq_mshr_misses::cpu21.data;128720;546473;1369;16269;8797;785;number of ReadReq MSHR misses 
system.cpu21.dcache.ReadReq_mshr_misses::total;128720;546473;1369;16269;8797;785;number of ReadReq MSHR misses 
system.cpu21.dcache.WriteReq_mshr_misses::cpu21.data;7752;127755;341;1912;985;41;number of WriteReq MSHR misses 
system.cpu21.dcache.WriteReq_mshr_misses::total;7752;127755;341;1912;985;41;number of WriteReq MSHR misses 
system.cpu21.dcache.LoadLockedReq_mshr_misses::cpu21.data;2249;31544;72;511;166;12;number of LoadLockedReq MSHR misses 
system.cpu21.dcache.LoadLockedReq_mshr_misses::total;2249;31544;72;511;166;12;number of LoadLockedReq MSHR misses 
system.cpu21.dcache.StoreCondReq_mshr_misses::cpu21.data;4977;45789;244;813;386;25;number of StoreCondReq MSHR misses 
system.cpu21.dcache.StoreCondReq_mshr_misses::total;4977;45789;244;813;386;25;number of StoreCondReq MSHR misses 
system.cpu21.dcache.demand_mshr_misses::cpu21.data;136472;674228;1710;18181;9782;826;number of demand (read+write) MSHR misses 
system.cpu21.dcache.demand_mshr_misses::total;136472;674228;1710;18181;9782;826;number of demand (read+write) MSHR misses 
system.cpu21.dcache.overall_mshr_misses::cpu21.data;136472;674228;1710;18181;9782;826;number of overall MSHR misses 
system.cpu21.dcache.overall_mshr_misses::total;136472;674228;1710;18181;9782;826;number of overall MSHR misses 
system.cpu21.dcache.ReadReq_mshr_miss_latency::cpu21.data;7539748442;25950928493;73485829;769721349;403560963;36564417;number of ReadReq MSHR miss cycles 
system.cpu21.dcache.ReadReq_mshr_miss_latency::total;7539748442;25950928493;73485829;769721349;403560963;36564417;number of ReadReq MSHR miss cycles 
system.cpu21.dcache.WriteReq_mshr_miss_latency::cpu21.data;243936118;4635388351;11465784;70877532;34058726;1295779;number of WriteReq MSHR miss cycles 
system.cpu21.dcache.WriteReq_mshr_miss_latency::total;243936118;4635388351;11465784;70877532;34058726;1295779;number of WriteReq MSHR miss cycles 
system.cpu21.dcache.LoadLockedReq_mshr_miss_latency::cpu21.data;135183105;1297695295;3205016;22171018;9284525;757001;number of LoadLockedReq MSHR miss cycles 
system.cpu21.dcache.LoadLockedReq_mshr_miss_latency::total;135183105;1297695295;3205016;22171018;9284525;757001;number of LoadLockedReq MSHR miss cycles 
system.cpu21.dcache.StoreCondReq_mshr_miss_latency::cpu21.data;118158741;1703872734;6608132;27221237;10112223;606014;number of StoreCondReq MSHR miss cycles 
system.cpu21.dcache.StoreCondReq_mshr_miss_latency::total;118158741;1703872734;6608132;27221237;10112223;606014;number of StoreCondReq MSHR miss cycles 
system.cpu21.dcache.StoreCondFailReq_mshr_miss_latency::cpu21.data;38690003;4730000;900000;950000;1610000;150000;number of StoreCondFailReq MSHR miss cycles 
system.cpu21.dcache.StoreCondFailReq_mshr_miss_latency::total;38690003;4730000;900000;950000;1610000;150000;number of StoreCondFailReq MSHR miss cycles 
system.cpu21.dcache.demand_mshr_miss_latency::cpu21.data;7783684560;30586316844;84951613;840598881;437619689;37860196;number of demand (read+write) MSHR miss cycles 
system.cpu21.dcache.demand_mshr_miss_latency::total;7783684560;30586316844;84951613;840598881;437619689;37860196;number of demand (read+write) MSHR miss cycles 
system.cpu21.dcache.overall_mshr_miss_latency::cpu21.data;7783684560;30586316844;84951613;840598881;437619689;37860196;number of overall MSHR miss cycles 
system.cpu21.dcache.overall_mshr_miss_latency::total;7783684560;30586316844;84951613;840598881;437619689;37860196;number of overall MSHR miss cycles 
system.cpu21.dcache.ReadReq_mshr_uncacheable_latency::cpu21.data;16780000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu21.dcache.ReadReq_mshr_uncacheable_latency::total;16780000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu21.dcache.WriteReq_mshr_uncacheable_latency::cpu21.data;1250981000;2657984000;49313000;97029000;79926000;5980000;number of WriteReq MSHR uncacheable cycles 
system.cpu21.dcache.WriteReq_mshr_uncacheable_latency::total;1250981000;2657984000;49313000;97029000;79926000;5980000;number of WriteReq MSHR uncacheable cycles 
system.cpu21.dcache.overall_mshr_uncacheable_latency::cpu21.data;1267761000;2657984000;49313000;97029000;79926000;5980000;number of overall MSHR uncacheable cycles 
system.cpu21.dcache.overall_mshr_uncacheable_latency::total;1267761000;2657984000;49313000;97029000;79926000;5980000;number of overall MSHR uncacheable cycles 
system.cpu21.dcache.ReadReq_mshr_miss_rate::cpu21.data;0.048026;0.049898;0.022240;0.032661;0.044928;0.051533;mshr miss rate for ReadReq accesses 
system.cpu21.dcache.ReadReq_mshr_miss_rate::total;0.048026;0.049898;0.022240;0.032661;0.044928;0.051533;mshr miss rate for ReadReq accesses 
system.cpu21.dcache.WriteReq_mshr_miss_rate::cpu21.data;0.006855;0.031086;0.010444;0.009189;0.012123;0.006611;mshr miss rate for WriteReq accesses 
system.cpu21.dcache.WriteReq_mshr_miss_rate::total;0.006855;0.031086;0.010444;0.009189;0.012123;0.006611;mshr miss rate for WriteReq accesses 
system.cpu21.dcache.LoadLockedReq_mshr_miss_rate::cpu21.data;0.083921;0.346348;0.084309;0.236246;0.113543;0.103448;mshr miss rate for LoadLockedReq accesses 
system.cpu21.dcache.LoadLockedReq_mshr_miss_rate::total;0.083921;0.346348;0.084309;0.236246;0.113543;0.103448;mshr miss rate for LoadLockedReq accesses 
system.cpu21.dcache.StoreCondReq_mshr_miss_rate::cpu21.data;0.293802;0.531793;0.350575;0.414584;0.346499;0.312500;mshr miss rate for StoreCondReq accesses 
system.cpu21.dcache.StoreCondReq_mshr_miss_rate::total;0.293802;0.531793;0.350575;0.414584;0.346499;0.312500;mshr miss rate for StoreCondReq accesses 
system.cpu21.dcache.demand_mshr_miss_rate::cpu21.data;0.035810;0.044765;0.018152;0.025745;0.035308;0.038535;mshr miss rate for demand accesses 
system.cpu21.dcache.demand_mshr_miss_rate::total;0.035810;0.044765;0.018152;0.025745;0.035308;0.038535;mshr miss rate for demand accesses 
system.cpu21.dcache.overall_mshr_miss_rate::cpu21.data;0.035810;0.044765;0.018152;0.025745;0.035308;0.038535;mshr miss rate for overall accesses 
system.cpu21.dcache.overall_mshr_miss_rate::total;0.035810;0.044765;0.018152;0.025745;0.035308;0.038535;mshr miss rate for overall accesses 
system.cpu21.dcache.ReadReq_avg_mshr_miss_latency::cpu21.data;58574.801445;47488.034163;53678.472608;47312.148811;45874.839491;46578.875159;average ReadReq mshr miss latency 
system.cpu21.dcache.ReadReq_avg_mshr_miss_latency::total;58574.801445;47488.034163;53678.472608;47312.148811;45874.839491;46578.875159;average ReadReq mshr miss latency 
system.cpu21.dcache.WriteReq_avg_mshr_miss_latency::cpu21.data;31467.507482;36283.420226;33624;37069.838912;34577.386802;31604.365854;average WriteReq mshr miss latency 
system.cpu21.dcache.WriteReq_avg_mshr_miss_latency::total;31467.507482;36283.420226;33624;37069.838912;34577.386802;31604.365854;average WriteReq mshr miss latency 
system.cpu21.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu21.data;60108.094709;41139.211736;44514.111111;43387.510763;55930.873494;63083.416667;average LoadLockedReq mshr miss latency 
system.cpu21.dcache.LoadLockedReq_avg_mshr_miss_latency::total;60108.094709;41139.211736;44514.111111;43387.510763;55930.873494;63083.416667;average LoadLockedReq mshr miss latency 
system.cpu21.dcache.StoreCondReq_avg_mshr_miss_latency::cpu21.data;23740.956600;37211.398677;27082.508197;33482.456335;26197.468912;24240.560000;average StoreCondReq mshr miss latency 
system.cpu21.dcache.StoreCondReq_avg_mshr_miss_latency::total;23740.956600;37211.398677;27082.508197;33482.456335;26197.468912;24240.560000;average StoreCondReq mshr miss latency 
system.cpu21.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu21.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu21.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu21.dcache.demand_avg_mshr_miss_latency::cpu21.data;57035.029603;45364.946048;49679.305848;46235.019031;44737.240748;45835.588378;average overall mshr miss latency 
system.cpu21.dcache.demand_avg_mshr_miss_latency::total;57035.029603;45364.946048;49679.305848;46235.019031;44737.240748;45835.588378;average overall mshr miss latency 
system.cpu21.dcache.overall_avg_mshr_miss_latency::cpu21.data;57035.029603;45364.946048;49679.305848;46235.019031;44737.240748;45835.588378;average overall mshr miss latency 
system.cpu21.dcache.overall_avg_mshr_miss_latency::total;57035.029603;45364.946048;49679.305848;46235.019031;44737.240748;45835.588378;average overall mshr miss latency 
system.cpu21.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu21.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu21.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu21.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu21.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu21.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu21.dcache.overall_avg_mshr_uncacheable_latency::cpu21.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu21.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu21.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu22.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu22.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu22.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu22.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu22.dtb.read_hits;2684612;8684846;142652;432435;408156;15522;DTB read hits 
system.cpu22.dtb.read_misses;0;506;43;21;1288;0;DTB read misses 
system.cpu22.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu22.dtb.read_accesses;0;176729;5300;6570;213508;0;DTB read accesses 
system.cpu22.dtb.write_hits;1159498;3512671;65416;167976;136526;6356;DTB write hits 
system.cpu22.dtb.write_misses;0;331;6;5;12496;0;DTB write misses 
system.cpu22.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu22.dtb.write_accesses;0;55707;3540;3291;62883;0;DTB write accesses 
system.cpu22.dtb.data_hits;3844110;12197517;208068;600411;544682;21878;DTB hits 
system.cpu22.dtb.data_misses;0;837;49;26;13784;0;DTB misses 
system.cpu22.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu22.dtb.data_accesses;0;232436;8840;9861;276391;0;DTB accesses 
system.cpu22.itb.fetch_hits;1046291;2707492;83615;141557;808523;5083;ITB hits 
system.cpu22.itb.fetch_misses;0;56;6;11;7;0;ITB misses 
system.cpu22.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu22.itb.fetch_accesses;1046291;2707548;83621;141568;808530;5083;ITB accesses 
system.cpu22.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu22.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu22.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu22.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu22.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu22.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu22.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu22.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu22.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu22.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu22.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu22.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu22.numCycles;540921526;484179698;17187306;29980655;29394531;2343748;number of cpu cycles simulated 
system.cpu22.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu22.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu22.committedInsts;12447430;40050647;675314;1991264;1682075;73103;Number of instructions committed 
system.cpu22.committedOps;12447430;40050647;675314;1991264;1682075;73103;Number of ops (including micro ops) committed 
system.cpu22.num_int_alu_accesses;12035243;38959694;650878;1937642;1623201;70983;Number of integer alu accesses 
system.cpu22.num_fp_alu_accesses;1813;605519;11925;20750;1630;0;Number of float alu accesses 
system.cpu22.num_func_calls;487821;1446910;24074;71096;34881;2766;number of times a function call or return occured 
system.cpu22.num_conditional_control_insts;1115803;4430648;66635;228184;144259;6961;number of instructions that are conditional controls 
system.cpu22.num_int_insts;12035243;38959694;650878;1937642;1623201;70983;number of integer instructions 
system.cpu22.num_fp_insts;1813;605519;11925;20750;1630;0;number of float instructions 
system.cpu22.num_int_register_reads;16534245;54802981;917536;2705288;2193261;98168;number of times the integer registers were read 
system.cpu22.num_int_register_writes;9621464;30223226;507044;1507865;1317398;56807;number of times the integer registers were written 
system.cpu22.num_fp_register_reads;923;488952;11651;11852;811;0;number of times the floating registers were read 
system.cpu22.num_fp_register_writes;930;408582;8492;12022;832;0;number of times the floating registers were written 
system.cpu22.num_mem_refs;3849361;12249713;208658;602332;560295;21903;number of memory refs 
system.cpu22.num_load_insts;2684751;8711575;142892;433358;410843;15522;Number of load instructions 
system.cpu22.num_store_insts;1164610;3538138;65766;168974;149452;6381;Number of store instructions 
system.cpu22.num_idle_cycles;507049611.576801;372792862.030380;15326695.572367;24520983.891991;24655025.784684;2149448.326347;Number of idle cycles 
system.cpu22.num_busy_cycles;33871914.423199;111386835.969620;1860610.427633;5459671.108009;4739505.215316;194299.673653;Number of busy cycles 
system.cpu22.not_idle_fraction;0.062619;0.230053;0.108255;0.182106;0.161238;0.082901;Percentage of non-idle cycles 
system.cpu22.idle_fraction;0.937381;0.769947;0.891745;0.817894;0.838762;0.917099;Percentage of idle cycles 
system.cpu22.Branches;1839001;6430785;101019;327622;194918;10999;Number of branches fetched 
system.cpu22.op_class::No_OpClass;46658;118013;3778;7934;34351;235;Class of executed instruction 
system.cpu22.op_class::IntAlu;8111896;26650079;437984;1327488;933298;48787;Class of executed instruction 
system.cpu22.op_class::IntMult;48770;131592;2375;7485;3644;291;Class of executed instruction 
system.cpu22.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu22.op_class::FloatAdd;90;113182;2438;3380;57;0;Class of executed instruction 
system.cpu22.op_class::FloatCmp;0;9867;0;0;0;0;Class of executed instruction 
system.cpu22.op_class::FloatCvt;0;3081;120;1800;5;0;Class of executed instruction 
system.cpu22.op_class::FloatMult;0;28582;1920;0;0;0;Class of executed instruction 
system.cpu22.op_class::FloatDiv;8;6174;38;567;0;0;Class of executed instruction 
system.cpu22.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu22.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu22.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu22.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu22.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu22.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu22.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu22.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu22.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu22.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu22.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu22.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu22.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu22.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu22.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu22.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu22.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu22.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu22.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu22.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu22.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu22.op_class::MemRead;2719260;8827614;145015;438597;413566;15688;Class of executed instruction 
system.cpu22.op_class::MemWrite;1164625;3545027;65798;169115;149466;6381;Class of executed instruction 
system.cpu22.op_class::IprAccess;356123;618273;15897;34924;161472;1721;Class of executed instruction 
system.cpu22.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu22.op_class::total;12447430;40051484;675363;1991290;1695859;73103;Class of executed instruction 
system.cpu22.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu22.kern.inst.quiesce;7998;6316;216;370;317;25;number of quiesce instructions executed 
system.cpu22.kern.inst.hwrei;87548;134213;3630;7675;19424;422;number of hwrei instructions executed 
system.cpu22.kern.ipl_count::0;19436;35651;890;2047;1296;92;number of times we switched to this ipl 
system.cpu22.kern.ipl_count::22;4941;4969;176;307;301;24;number of times we switched to this ipl 
system.cpu22.kern.ipl_count::30;88;2508;49;114;47;1;number of times we switched to this ipl 
system.cpu22.kern.ipl_count::31;53158;68175;2015;4037;3317;257;number of times we switched to this ipl 
system.cpu22.kern.ipl_count::total;77623;111303;3130;6505;4961;374;number of times we switched to this ipl 
system.cpu22.kern.ipl_good::0;19436;35651;890;2047;1296;92;number of times we switched to this ipl from a different ipl 
system.cpu22.kern.ipl_good::22;4941;4969;176;307;301;24;number of times we switched to this ipl from a different ipl 
system.cpu22.kern.ipl_good::30;88;2508;49;114;47;1;number of times we switched to this ipl from a different ipl 
system.cpu22.kern.ipl_good::31;19348;33170;841;1933;1249;91;number of times we switched to this ipl from a different ipl 
system.cpu22.kern.ipl_good::total;43813;76298;1956;4401;2893;208;number of times we switched to this ipl from a different ipl 
system.cpu22.kern.ipl_ticks::0;4663156170000;3934991270000;159942020000;263569030000;279762620000;22656250000;number of cycles we spent at this ipl 
system.cpu22.kern.ipl_ticks::22;15195070000;16585340000;551080000;977680000;946050000;73650000;number of cycles we spent at this ipl 
system.cpu22.kern.ipl_ticks::30;872610000;17492110000;437910000;902740000;440850000;10080000;number of cycles we spent at this ipl 
system.cpu22.kern.ipl_ticks::31;729991130000;872728260000;10942050000;34357100000;12795790000;697500000;number of cycles we spent at this ipl 
system.cpu22.kern.ipl_ticks::total;5409214980000;4841796980000;171873060000;299806550000;293945310000;23437480000;number of cycles we spent at this ipl 
system.cpu22.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu22.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu22.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu22.kern.ipl_used::31;0.363972;0.486542;0.417370;0.478821;0.376545;0.354086;fraction of swpipl calls that actually changed the ipl 
system.cpu22.kern.ipl_used::total;0.564433;0.685498;0.624920;0.676556;0.583149;0.556150;fraction of swpipl calls that actually changed the ipl 
system.cpu22.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu22.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu22.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu22.kern.callpal::swpctx;27;5143;37;176;26;;number of callpals executed 
system.cpu22.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu22.kern.callpal::swpipl;67564;92253;2638;5387;4241;324;number of callpals executed 
system.cpu22.kern.callpal::rdps;9882;10175;356;632;609;48;number of callpals executed 
system.cpu22.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu22.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu22.kern.callpal::rti;5029;11591;267;697;372;25;number of callpals executed 
system.cpu22.kern.callpal::rdunique;1;336;4;6;9;;number of callpals executed 
system.cpu22.kern.callpal::total;82517;125861;3350;7217;5285;397;number of callpals executed 
system.cpu22.kern.mode_switch::kernel;5058;16734;304;873;398;25;number of protection mode switches 
system.cpu22.kern.mode_switch::user;0;4161;42;276;46;0;number of protection mode switches 
system.cpu22.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu22.kern.mode_switch_good::kernel;0;0.248655;0.138158;0.316151;0.115578;0;fraction of useful protection mode switches 
system.cpu22.kern.mode_switch_good::user;nan;1;1;1;1;nan;fraction of useful protection mode switches 
system.cpu22.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu22.kern.mode_switch_good::total;0;0.398277;0.242775;0.480418;0.207207;0;fraction of useful protection mode switches 
system.cpu22.kern.mode_ticks::kernel;0;10161020820000;182807450000;287239340000;257263790000;0;number of ticks spent at the given mode 
system.cpu22.kern.mode_ticks::user;0;25912910000;979690000;1089150000;21329280000;0;number of ticks spent at the given mode 
system.cpu22.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu22.kern.swap_context;28;5143;37;176;26;0;number of times the context was actually changed 
system.cpu22.icache.tags.replacements;23754;356969;4227;12634;3821;160;number of replacements 
system.cpu22.icache.tags.tagsinuse;376.875884;499.417509;508.624059;510;510;510;Cycle average of tags in use 
system.cpu22.icache.tags.total_refs;6362432;40505856;3270989;1783511;1349664;3259994;Total number of references to valid blocks. 
system.cpu22.icache.tags.sampled_refs;23754;356969;4227;12634;3821;670;Sample count of references to valid blocks. 
system.cpu22.icache.tags.avg_refs;267.846763;113.471635;773.832269;141.167564;353.222717;4865.662687;Average number of references to valid blocks. 
system.cpu22.icache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu22.icache.tags.occ_blocks::cpu22.inst;376.875884;499.417509;508.624059;510;510;510;Average occupied blocks per requestor 
system.cpu22.icache.tags.occ_percent::cpu22.inst;0.736086;0.975425;0.993406;0.996094;0.996094;0.996094;Average percentage of cache occupancy 
system.cpu22.icache.tags.occ_percent::total;0.736086;0.975425;0.993406;0.996094;0.996094;0.996094;Average percentage of cache occupancy 
system.cpu22.icache.tags.occ_task_id_blocks::1024;427;508;510;510;510;510;Occupied blocks per task id 
system.cpu22.icache.tags.age_task_id_blocks_1024::2;2;2;2;2;2;2;Occupied blocks per task id 
system.cpu22.icache.tags.age_task_id_blocks_1024::3;15;;16;;14;12;Occupied blocks per task id 
system.cpu22.icache.tags.age_task_id_blocks_1024::4;410;506;492;508;494;496;Occupied blocks per task id 
system.cpu22.icache.tags.occ_task_id_percent::1024;0.833984;0.992188;0.996094;0.996094;0.996094;0.996094;Percentage of cache occupancy per task id 
system.cpu22.icache.tags.tag_accesses;24919049;80460018;1354955;3995214;3395539;146366;Number of tag accesses 
system.cpu22.icache.tags.data_accesses;24919049;80460018;1354955;3995214;3395539;146366;Number of data accesses 
system.cpu22.icache.ReadReq_hits::cpu22.inst;12423241;39694434;671134;1978656;1692038;72943;number of ReadReq hits 
system.cpu22.icache.ReadReq_hits::total;12423241;39694434;671134;1978656;1692038;72943;number of ReadReq hits 
system.cpu22.icache.demand_hits::cpu22.inst;12423241;39694434;671134;1978656;1692038;72943;number of demand (read+write) hits 
system.cpu22.icache.demand_hits::total;12423241;39694434;671134;1978656;1692038;72943;number of demand (read+write) hits 
system.cpu22.icache.overall_hits::cpu22.inst;12423241;39694434;671134;1978656;1692038;72943;number of overall hits 
system.cpu22.icache.overall_hits::total;12423241;39694434;671134;1978656;1692038;72943;number of overall hits 
system.cpu22.icache.ReadReq_misses::cpu22.inst;24189;357050;4229;12634;3821;160;number of ReadReq misses 
system.cpu22.icache.ReadReq_misses::total;24189;357050;4229;12634;3821;160;number of ReadReq misses 
system.cpu22.icache.demand_misses::cpu22.inst;24189;357050;4229;12634;3821;160;number of demand (read+write) misses 
system.cpu22.icache.demand_misses::total;24189;357050;4229;12634;3821;160;number of demand (read+write) misses 
system.cpu22.icache.overall_misses::cpu22.inst;24189;357050;4229;12634;3821;160;number of overall misses 
system.cpu22.icache.overall_misses::total;24189;357050;4229;12634;3821;160;number of overall misses 
system.cpu22.icache.ReadReq_miss_latency::cpu22.inst;2582595499;34882093247;421924250;1251036250;403172250;16669000;number of ReadReq miss cycles 
system.cpu22.icache.ReadReq_miss_latency::total;2582595499;34882093247;421924250;1251036250;403172250;16669000;number of ReadReq miss cycles 
system.cpu22.icache.demand_miss_latency::cpu22.inst;2582595499;34882093247;421924250;1251036250;403172250;16669000;number of demand (read+write) miss cycles 
system.cpu22.icache.demand_miss_latency::total;2582595499;34882093247;421924250;1251036250;403172250;16669000;number of demand (read+write) miss cycles 
system.cpu22.icache.overall_miss_latency::cpu22.inst;2582595499;34882093247;421924250;1251036250;403172250;16669000;number of overall miss cycles 
system.cpu22.icache.overall_miss_latency::total;2582595499;34882093247;421924250;1251036250;403172250;16669000;number of overall miss cycles 
system.cpu22.icache.ReadReq_accesses::cpu22.inst;12447430;40051484;675363;1991290;1695859;73103;number of ReadReq accesses(hits+misses) 
system.cpu22.icache.ReadReq_accesses::total;12447430;40051484;675363;1991290;1695859;73103;number of ReadReq accesses(hits+misses) 
system.cpu22.icache.demand_accesses::cpu22.inst;12447430;40051484;675363;1991290;1695859;73103;number of demand (read+write) accesses 
system.cpu22.icache.demand_accesses::total;12447430;40051484;675363;1991290;1695859;73103;number of demand (read+write) accesses 
system.cpu22.icache.overall_accesses::cpu22.inst;12447430;40051484;675363;1991290;1695859;73103;number of overall (read+write) accesses 
system.cpu22.icache.overall_accesses::total;12447430;40051484;675363;1991290;1695859;73103;number of overall (read+write) accesses 
system.cpu22.icache.ReadReq_miss_rate::cpu22.inst;0.001943;0.008915;0.006262;0.006345;0.002253;0.002189;miss rate for ReadReq accesses 
system.cpu22.icache.ReadReq_miss_rate::total;0.001943;0.008915;0.006262;0.006345;0.002253;0.002189;miss rate for ReadReq accesses 
system.cpu22.icache.demand_miss_rate::cpu22.inst;0.001943;0.008915;0.006262;0.006345;0.002253;0.002189;miss rate for demand accesses 
system.cpu22.icache.demand_miss_rate::total;0.001943;0.008915;0.006262;0.006345;0.002253;0.002189;miss rate for demand accesses 
system.cpu22.icache.overall_miss_rate::cpu22.inst;0.001943;0.008915;0.006262;0.006345;0.002253;0.002189;miss rate for overall accesses 
system.cpu22.icache.overall_miss_rate::total;0.001943;0.008915;0.006262;0.006345;0.002253;0.002189;miss rate for overall accesses 
system.cpu22.icache.ReadReq_avg_miss_latency::cpu22.inst;106767.352888;97695.261860;99769.271695;99021.390692;105514.852133;104181.250000;average ReadReq miss latency 
system.cpu22.icache.ReadReq_avg_miss_latency::total;106767.352888;97695.261860;99769.271695;99021.390692;105514.852133;104181.250000;average ReadReq miss latency 
system.cpu22.icache.demand_avg_miss_latency::cpu22.inst;106767.352888;97695.261860;99769.271695;99021.390692;105514.852133;104181.250000;average overall miss latency 
system.cpu22.icache.demand_avg_miss_latency::total;106767.352888;97695.261860;99769.271695;99021.390692;105514.852133;104181.250000;average overall miss latency 
system.cpu22.icache.overall_avg_miss_latency::cpu22.inst;106767.352888;97695.261860;99769.271695;99021.390692;105514.852133;104181.250000;average overall miss latency 
system.cpu22.icache.overall_avg_miss_latency::total;106767.352888;97695.261860;99769.271695;99021.390692;105514.852133;104181.250000;average overall miss latency 
system.cpu22.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu22.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu22.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu22.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu22.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu22.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu22.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu22.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu22.icache.ReadReq_mshr_misses::cpu22.inst;24189;357050;4229;12634;3821;160;number of ReadReq MSHR misses 
system.cpu22.icache.ReadReq_mshr_misses::total;24189;357050;4229;12634;3821;160;number of ReadReq MSHR misses 
system.cpu22.icache.demand_mshr_misses::cpu22.inst;24189;357050;4229;12634;3821;160;number of demand (read+write) MSHR misses 
system.cpu22.icache.demand_mshr_misses::total;24189;357050;4229;12634;3821;160;number of demand (read+write) MSHR misses 
system.cpu22.icache.overall_mshr_misses::cpu22.inst;24189;357050;4229;12634;3821;160;number of overall MSHR misses 
system.cpu22.icache.overall_mshr_misses::total;24189;357050;4229;12634;3821;160;number of overall MSHR misses 
system.cpu22.icache.ReadReq_mshr_miss_latency::cpu22.inst;1953853501;25693846753;313302750;923846750;304103750;12563000;number of ReadReq MSHR miss cycles 
system.cpu22.icache.ReadReq_mshr_miss_latency::total;1953853501;25693846753;313302750;923846750;304103750;12563000;number of ReadReq MSHR miss cycles 
system.cpu22.icache.demand_mshr_miss_latency::cpu22.inst;1953853501;25693846753;313302750;923846750;304103750;12563000;number of demand (read+write) MSHR miss cycles 
system.cpu22.icache.demand_mshr_miss_latency::total;1953853501;25693846753;313302750;923846750;304103750;12563000;number of demand (read+write) MSHR miss cycles 
system.cpu22.icache.overall_mshr_miss_latency::cpu22.inst;1953853501;25693846753;313302750;923846750;304103750;12563000;number of overall MSHR miss cycles 
system.cpu22.icache.overall_mshr_miss_latency::total;1953853501;25693846753;313302750;923846750;304103750;12563000;number of overall MSHR miss cycles 
system.cpu22.icache.ReadReq_mshr_miss_rate::cpu22.inst;0.001943;0.008915;0.006262;0.006345;0.002253;0.002189;mshr miss rate for ReadReq accesses 
system.cpu22.icache.ReadReq_mshr_miss_rate::total;0.001943;0.008915;0.006262;0.006345;0.002253;0.002189;mshr miss rate for ReadReq accesses 
system.cpu22.icache.demand_mshr_miss_rate::cpu22.inst;0.001943;0.008915;0.006262;0.006345;0.002253;0.002189;mshr miss rate for demand accesses 
system.cpu22.icache.demand_mshr_miss_rate::total;0.001943;0.008915;0.006262;0.006345;0.002253;0.002189;mshr miss rate for demand accesses 
system.cpu22.icache.overall_mshr_miss_rate::cpu22.inst;0.001943;0.008915;0.006262;0.006345;0.002253;0.002189;mshr miss rate for overall accesses 
system.cpu22.icache.overall_mshr_miss_rate::total;0.001943;0.008915;0.006262;0.006345;0.002253;0.002189;mshr miss rate for overall accesses 
system.cpu22.icache.ReadReq_avg_mshr_miss_latency::cpu22.inst;80774.463640;71961.480893;74084.358004;73123.852303;79587.477100;78518.750000;average ReadReq mshr miss latency 
system.cpu22.icache.ReadReq_avg_mshr_miss_latency::total;80774.463640;71961.480893;74084.358004;73123.852303;79587.477100;78518.750000;average ReadReq mshr miss latency 
system.cpu22.icache.demand_avg_mshr_miss_latency::cpu22.inst;80774.463640;71961.480893;74084.358004;73123.852303;79587.477100;78518.750000;average overall mshr miss latency 
system.cpu22.icache.demand_avg_mshr_miss_latency::total;80774.463640;71961.480893;74084.358004;73123.852303;79587.477100;78518.750000;average overall mshr miss latency 
system.cpu22.icache.overall_avg_mshr_miss_latency::cpu22.inst;80774.463640;71961.480893;74084.358004;73123.852303;79587.477100;78518.750000;average overall mshr miss latency 
system.cpu22.icache.overall_avg_mshr_miss_latency::total;80774.463640;71961.480893;74084.358004;73123.852303;79587.477100;78518.750000;average overall mshr miss latency 
system.cpu22.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu22.dcache.tags.replacements;75256;332328;5185;16981;17938;534;number of replacements 
system.cpu22.dcache.tags.tagsinuse;459.271206;815.188638;810.471822;706.023312;777.223067;853.873003;Cycle average of tags in use 
system.cpu22.dcache.tags.total_refs;770965;11091448;2462285;701577;1537249;168736;Total number of references to valid blocks. 
system.cpu22.dcache.tags.sampled_refs;75256;332328;5185;16981;17938;1352;Sample count of references to valid blocks. 
system.cpu22.dcache.tags.avg_refs;10.244565;33.375003;474.886210;41.315411;85.697904;124.804734;Average number of references to valid blocks. 
system.cpu22.dcache.tags.warmup_cycle;0;0;0;0;10900308576250;0;Cycle when the warmup percentage was hit. 
system.cpu22.dcache.tags.occ_blocks::cpu22.data;459.271206;815.188638;810.471822;706.023312;777.223067;853.873003;Average occupied blocks per requestor 
system.cpu22.dcache.tags.occ_percent::cpu22.data;0.448507;0.796083;0.791476;0.689476;0.759007;0.833860;Average percentage of cache occupancy 
system.cpu22.dcache.tags.occ_percent::total;0.448507;0.796083;0.791476;0.689476;0.759007;0.833860;Average percentage of cache occupancy 
system.cpu22.dcache.tags.occ_task_id_blocks::1024;608;755;791;694;853;818;Occupied blocks per task id 
system.cpu22.dcache.tags.age_task_id_blocks_1024::3;10;1;21;1;15;15;Occupied blocks per task id 
system.cpu22.dcache.tags.age_task_id_blocks_1024::4;598;754;770;693;838;803;Occupied blocks per task id 
system.cpu22.dcache.tags.occ_task_id_percent::1024;0.593750;0.737305;0.772461;0.677734;0.833008;0.798828;Percentage of cache occupancy per task id 
system.cpu22.dcache.tags.tag_accesses;7791081;24966342;423713;1225903;1114020;44467;Number of tag accesses 
system.cpu22.dcache.tags.data_accesses;7791081;24966342;423713;1225903;1114020;44467;Number of data accesses 
system.cpu22.dcache.ReadReq_hits::cpu22.data;2535339;8180691;134594;408362;393493;14566;number of ReadReq hits 
system.cpu22.dcache.ReadReq_hits::total;2535339;8180691;134594;408362;393493;14566;number of ReadReq hits 
system.cpu22.dcache.WriteReq_hits::cpu22.data;1122372;3343932;62698;161422;124855;6155;number of WriteReq hits 
system.cpu22.dcache.WriteReq_hits::total;1122372;3343932;62698;161422;124855;6155;number of WriteReq hits 
system.cpu22.dcache.LoadLockedReq_hits::cpu22.data;23456;48906;1071;2250;1584;118;number of LoadLockedReq hits 
system.cpu22.dcache.LoadLockedReq_hits::total;23456;48906;1071;2250;1584;118;number of LoadLockedReq hits 
system.cpu22.dcache.StoreCondReq_hits::cpu22.data;11978;33206;676;1545;845;55;number of StoreCondReq hits 
system.cpu22.dcache.StoreCondReq_hits::total;11978;33206;676;1545;845;55;number of StoreCondReq hits 
system.cpu22.dcache.demand_hits::cpu22.data;3657711;11524623;197292;569784;518348;20721;number of demand (read+write) hits 
system.cpu22.dcache.demand_hits::total;3657711;11524623;197292;569784;518348;20721;number of demand (read+write) hits 
system.cpu22.dcache.overall_hits::cpu22.data;3657711;11524623;197292;569784;518348;20721;number of overall hits 
system.cpu22.dcache.overall_hits::total;3657711;11524623;197292;569784;518348;20721;number of overall hits 
system.cpu22.dcache.ReadReq_misses::cpu22.data;123654;457636;6916;21835;14203;826;number of ReadReq misses 
system.cpu22.dcache.ReadReq_misses::total;123654;457636;6916;21835;14203;826;number of ReadReq misses 
system.cpu22.dcache.WriteReq_misses::cpu22.data;7728;103312;1255;3384;9553;47;number of WriteReq misses 
system.cpu22.dcache.WriteReq_misses::total;7728;103312;1255;3384;9553;47;number of WriteReq misses 
system.cpu22.dcache.LoadLockedReq_misses::cpu22.data;2225;23836;268;890;275;12;number of LoadLockedReq misses 
system.cpu22.dcache.LoadLockedReq_misses::total;2225;23836;268;890;275;12;number of LoadLockedReq misses 
system.cpu22.dcache.StoreCondReq_misses::cpu22.data;4853;35693;473;1310;557;25;number of StoreCondReq misses 
system.cpu22.dcache.StoreCondReq_misses::total;4853;35693;473;1310;557;25;number of StoreCondReq misses 
system.cpu22.dcache.demand_misses::cpu22.data;131382;560948;8171;25219;23756;873;number of demand (read+write) misses 
system.cpu22.dcache.demand_misses::total;131382;560948;8171;25219;23756;873;number of demand (read+write) misses 
system.cpu22.dcache.overall_misses::cpu22.data;131382;560948;8171;25219;23756;873;number of overall misses 
system.cpu22.dcache.overall_misses::total;131382;560948;8171;25219;23756;873;number of overall misses 
system.cpu22.dcache.ReadReq_miss_latency::cpu22.data;10179745576;32572870267;518148587;1561319059;1248932035;58647512;number of ReadReq miss cycles 
system.cpu22.dcache.ReadReq_miss_latency::total;10179745576;32572870267;518148587;1561319059;1248932035;58647512;number of ReadReq miss cycles 
system.cpu22.dcache.WriteReq_miss_latency::cpu22.data;478904155;6588439749;93466815;222122122;1006285105;3228471;number of WriteReq miss cycles 
system.cpu22.dcache.WriteReq_miss_latency::total;478904155;6588439749;93466815;222122122;1006285105;3228471;number of WriteReq miss cycles 
system.cpu22.dcache.LoadLockedReq_miss_latency::cpu22.data;186936736;1508588229;18054494;58828740;20354212;1027000;number of LoadLockedReq miss cycles 
system.cpu22.dcache.LoadLockedReq_miss_latency::total;186936736;1508588229;18054494;58828740;20354212;1027000;number of LoadLockedReq miss cycles 
system.cpu22.dcache.StoreCondReq_miss_latency::cpu22.data;239599264;2157224496;26994849;77345690;29290761;1237986;number of StoreCondReq miss cycles 
system.cpu22.dcache.StoreCondReq_miss_latency::total;239599264;2157224496;26994849;77345690;29290761;1237986;number of StoreCondReq miss cycles 
system.cpu22.dcache.StoreCondFailReq_miss_latency::cpu22.data;48270999;4716000;1242000;1532000;3832000;246000;number of StoreCondFailReq miss cycles 
system.cpu22.dcache.StoreCondFailReq_miss_latency::total;48270999;4716000;1242000;1532000;3832000;246000;number of StoreCondFailReq miss cycles 
system.cpu22.dcache.demand_miss_latency::cpu22.data;10658649731;39161310016;611615402;1783441181;2255217140;61875983;number of demand (read+write) miss cycles 
system.cpu22.dcache.demand_miss_latency::total;10658649731;39161310016;611615402;1783441181;2255217140;61875983;number of demand (read+write) miss cycles 
system.cpu22.dcache.overall_miss_latency::cpu22.data;10658649731;39161310016;611615402;1783441181;2255217140;61875983;number of overall miss cycles 
system.cpu22.dcache.overall_miss_latency::total;10658649731;39161310016;611615402;1783441181;2255217140;61875983;number of overall miss cycles 
system.cpu22.dcache.ReadReq_accesses::cpu22.data;2658993;8638327;141510;430197;407696;15392;number of ReadReq accesses(hits+misses) 
system.cpu22.dcache.ReadReq_accesses::total;2658993;8638327;141510;430197;407696;15392;number of ReadReq accesses(hits+misses) 
system.cpu22.dcache.WriteReq_accesses::cpu22.data;1130100;3447244;63953;164806;134408;6202;number of WriteReq accesses(hits+misses) 
system.cpu22.dcache.WriteReq_accesses::total;1130100;3447244;63953;164806;134408;6202;number of WriteReq accesses(hits+misses) 
system.cpu22.dcache.LoadLockedReq_accesses::cpu22.data;25681;72742;1339;3140;1859;130;number of LoadLockedReq accesses(hits+misses) 
system.cpu22.dcache.LoadLockedReq_accesses::total;25681;72742;1339;3140;1859;130;number of LoadLockedReq accesses(hits+misses) 
system.cpu22.dcache.StoreCondReq_accesses::cpu22.data;16831;68899;1149;2855;1402;80;number of StoreCondReq accesses(hits+misses) 
system.cpu22.dcache.StoreCondReq_accesses::total;16831;68899;1149;2855;1402;80;number of StoreCondReq accesses(hits+misses) 
system.cpu22.dcache.demand_accesses::cpu22.data;3789093;12085571;205463;595003;542104;21594;number of demand (read+write) accesses 
system.cpu22.dcache.demand_accesses::total;3789093;12085571;205463;595003;542104;21594;number of demand (read+write) accesses 
system.cpu22.dcache.overall_accesses::cpu22.data;3789093;12085571;205463;595003;542104;21594;number of overall (read+write) accesses 
system.cpu22.dcache.overall_accesses::total;3789093;12085571;205463;595003;542104;21594;number of overall (read+write) accesses 
system.cpu22.dcache.ReadReq_miss_rate::cpu22.data;0.046504;0.052977;0.048873;0.050756;0.034837;0.053664;miss rate for ReadReq accesses 
system.cpu22.dcache.ReadReq_miss_rate::total;0.046504;0.052977;0.048873;0.050756;0.034837;0.053664;miss rate for ReadReq accesses 
system.cpu22.dcache.WriteReq_miss_rate::cpu22.data;0.006838;0.029969;0.019624;0.020533;0.071075;0.007578;miss rate for WriteReq accesses 
system.cpu22.dcache.WriteReq_miss_rate::total;0.006838;0.029969;0.019624;0.020533;0.071075;0.007578;miss rate for WriteReq accesses 
system.cpu22.dcache.LoadLockedReq_miss_rate::cpu22.data;0.086640;0.327679;0.200149;0.283439;0.147929;0.092308;miss rate for LoadLockedReq accesses 
system.cpu22.dcache.LoadLockedReq_miss_rate::total;0.086640;0.327679;0.200149;0.283439;0.147929;0.092308;miss rate for LoadLockedReq accesses 
system.cpu22.dcache.StoreCondReq_miss_rate::cpu22.data;0.288337;0.518048;0.411662;0.458844;0.397290;0.312500;miss rate for StoreCondReq accesses 
system.cpu22.dcache.StoreCondReq_miss_rate::total;0.288337;0.518048;0.411662;0.458844;0.397290;0.312500;miss rate for StoreCondReq accesses 
system.cpu22.dcache.demand_miss_rate::cpu22.data;0.034674;0.046415;0.039769;0.042385;0.043822;0.040428;miss rate for demand accesses 
system.cpu22.dcache.demand_miss_rate::total;0.034674;0.046415;0.039769;0.042385;0.043822;0.040428;miss rate for demand accesses 
system.cpu22.dcache.overall_miss_rate::cpu22.data;0.034674;0.046415;0.039769;0.042385;0.043822;0.040428;miss rate for overall accesses 
system.cpu22.dcache.overall_miss_rate::total;0.034674;0.046415;0.039769;0.042385;0.043822;0.040428;miss rate for overall accesses 
system.cpu22.dcache.ReadReq_avg_miss_latency::cpu22.data;82324.434115;71176.372198;74920.269954;71505.338173;87934.382525;71001.830508;average ReadReq miss latency 
system.cpu22.dcache.ReadReq_avg_miss_latency::total;82324.434115;71176.372198;74920.269954;71505.338173;87934.382525;71001.830508;average ReadReq miss latency 
system.cpu22.dcache.WriteReq_avg_miss_latency::cpu22.data;61969.999353;63772.260231;74475.549801;65638.924941;105337.077881;68690.872340;average WriteReq miss latency 
system.cpu22.dcache.WriteReq_avg_miss_latency::total;61969.999353;63772.260231;74475.549801;65638.924941;105337.077881;68690.872340;average WriteReq miss latency 
system.cpu22.dcache.LoadLockedReq_avg_miss_latency::cpu22.data;84016.510562;63290.326775;67367.514925;66099.707865;74015.316364;85583.333333;average LoadLockedReq miss latency 
system.cpu22.dcache.LoadLockedReq_avg_miss_latency::total;84016.510562;63290.326775;67367.514925;66099.707865;74015.316364;85583.333333;average LoadLockedReq miss latency 
system.cpu22.dcache.StoreCondReq_avg_miss_latency::cpu22.data;49371.371111;60438.307119;57071.562368;59042.511450;52586.644524;49519.440000;average StoreCondReq miss latency 
system.cpu22.dcache.StoreCondReq_avg_miss_latency::total;49371.371111;60438.307119;57071.562368;59042.511450;52586.644524;49519.440000;average StoreCondReq miss latency 
system.cpu22.dcache.StoreCondFailReq_avg_miss_latency::cpu22.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu22.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu22.dcache.demand_avg_miss_latency::cpu22.data;81127.169102;69812.727768;74851.964509;70718.156192;94932.528203;70877.414662;average overall miss latency 
system.cpu22.dcache.demand_avg_miss_latency::total;81127.169102;69812.727768;74851.964509;70718.156192;94932.528203;70877.414662;average overall miss latency 
system.cpu22.dcache.overall_avg_miss_latency::cpu22.data;81127.169102;69812.727768;74851.964509;70718.156192;94932.528203;70877.414662;average overall miss latency 
system.cpu22.dcache.overall_avg_miss_latency::total;81127.169102;69812.727768;74851.964509;70718.156192;94932.528203;70877.414662;average overall miss latency 
system.cpu22.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu22.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu22.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu22.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu22.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu22.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu22.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu22.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu22.dcache.writebacks::writebacks;3204;52382;697;2203;8405;25;number of writebacks 
system.cpu22.dcache.writebacks::total;3204;52382;697;2203;8405;25;number of writebacks 
system.cpu22.dcache.ReadReq_mshr_misses::cpu22.data;123654;457636;6916;21835;14203;826;number of ReadReq MSHR misses 
system.cpu22.dcache.ReadReq_mshr_misses::total;123654;457636;6916;21835;14203;826;number of ReadReq MSHR misses 
system.cpu22.dcache.WriteReq_mshr_misses::cpu22.data;7728;103312;1255;3384;9553;47;number of WriteReq MSHR misses 
system.cpu22.dcache.WriteReq_mshr_misses::total;7728;103312;1255;3384;9553;47;number of WriteReq MSHR misses 
system.cpu22.dcache.LoadLockedReq_mshr_misses::cpu22.data;2225;23836;268;890;275;12;number of LoadLockedReq MSHR misses 
system.cpu22.dcache.LoadLockedReq_mshr_misses::total;2225;23836;268;890;275;12;number of LoadLockedReq MSHR misses 
system.cpu22.dcache.StoreCondReq_mshr_misses::cpu22.data;4853;35675;473;1309;557;25;number of StoreCondReq MSHR misses 
system.cpu22.dcache.StoreCondReq_mshr_misses::total;4853;35675;473;1309;557;25;number of StoreCondReq MSHR misses 
system.cpu22.dcache.demand_mshr_misses::cpu22.data;131382;560948;8171;25219;23756;873;number of demand (read+write) MSHR misses 
system.cpu22.dcache.demand_mshr_misses::total;131382;560948;8171;25219;23756;873;number of demand (read+write) MSHR misses 
system.cpu22.dcache.overall_mshr_misses::cpu22.data;131382;560948;8171;25219;23756;873;number of overall MSHR misses 
system.cpu22.dcache.overall_mshr_misses::total;131382;560948;8171;25219;23756;873;number of overall MSHR misses 
system.cpu22.dcache.ReadReq_mshr_miss_latency::cpu22.data;7060941424;21967252733;352452413;1051221941;894438965;38756488;number of ReadReq MSHR miss cycles 
system.cpu22.dcache.ReadReq_mshr_miss_latency::total;7060941424;21967252733;352452413;1051221941;894438965;38756488;number of ReadReq MSHR miss cycles 
system.cpu22.dcache.WriteReq_mshr_miss_latency::cpu22.data;242313845;3885251251;59561185;132632878;750122895;1844529;number of WriteReq MSHR miss cycles 
system.cpu22.dcache.WriteReq_mshr_miss_latency::total;242313845;3885251251;59561185;132632878;750122895;1844529;number of WriteReq MSHR miss cycles 
system.cpu22.dcache.LoadLockedReq_mshr_miss_latency::cpu22.data;129288264;980480771;11934506;38731260;13804788;725000;number of LoadLockedReq MSHR miss cycles 
system.cpu22.dcache.LoadLockedReq_mshr_miss_latency::total;129288264;980480771;11934506;38731260;13804788;725000;number of LoadLockedReq MSHR miss cycles 
system.cpu22.dcache.StoreCondReq_mshr_miss_latency::cpu22.data;116834736;1303686504;15349151;45678310;15675239;611014;number of StoreCondReq MSHR miss cycles 
system.cpu22.dcache.StoreCondReq_mshr_miss_latency::total;116834736;1303686504;15349151;45678310;15675239;611014;number of StoreCondReq MSHR miss cycles 
system.cpu22.dcache.StoreCondFailReq_mshr_miss_latency::cpu22.data;35060001;3330000;890000;1070000;2710000;180000;number of StoreCondFailReq MSHR miss cycles 
system.cpu22.dcache.StoreCondFailReq_mshr_miss_latency::total;35060001;3330000;890000;1070000;2710000;180000;number of StoreCondFailReq MSHR miss cycles 
system.cpu22.dcache.demand_mshr_miss_latency::cpu22.data;7303255269;25852503984;412013598;1183854819;1644561860;40601017;number of demand (read+write) MSHR miss cycles 
system.cpu22.dcache.demand_mshr_miss_latency::total;7303255269;25852503984;412013598;1183854819;1644561860;40601017;number of demand (read+write) MSHR miss cycles 
system.cpu22.dcache.overall_mshr_miss_latency::cpu22.data;7303255269;25852503984;412013598;1183854819;1644561860;40601017;number of overall MSHR miss cycles 
system.cpu22.dcache.overall_mshr_miss_latency::total;7303255269;25852503984;412013598;1183854819;1644561860;40601017;number of overall MSHR miss cycles 
system.cpu22.dcache.ReadReq_mshr_uncacheable_latency::cpu22.data;16990000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu22.dcache.ReadReq_mshr_uncacheable_latency::total;16990000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu22.dcache.WriteReq_mshr_uncacheable_latency::cpu22.data;1241086000;2185458000;54675000;107085000;82813000;5932000;number of WriteReq MSHR uncacheable cycles 
system.cpu22.dcache.WriteReq_mshr_uncacheable_latency::total;1241086000;2185458000;54675000;107085000;82813000;5932000;number of WriteReq MSHR uncacheable cycles 
system.cpu22.dcache.overall_mshr_uncacheable_latency::cpu22.data;1258076000;2185458000;54675000;107085000;82813000;5932000;number of overall MSHR uncacheable cycles 
system.cpu22.dcache.overall_mshr_uncacheable_latency::total;1258076000;2185458000;54675000;107085000;82813000;5932000;number of overall MSHR uncacheable cycles 
system.cpu22.dcache.ReadReq_mshr_miss_rate::cpu22.data;0.046504;0.052977;0.048873;0.050756;0.034837;0.053664;mshr miss rate for ReadReq accesses 
system.cpu22.dcache.ReadReq_mshr_miss_rate::total;0.046504;0.052977;0.048873;0.050756;0.034837;0.053664;mshr miss rate for ReadReq accesses 
system.cpu22.dcache.WriteReq_mshr_miss_rate::cpu22.data;0.006838;0.029969;0.019624;0.020533;0.071075;0.007578;mshr miss rate for WriteReq accesses 
system.cpu22.dcache.WriteReq_mshr_miss_rate::total;0.006838;0.029969;0.019624;0.020533;0.071075;0.007578;mshr miss rate for WriteReq accesses 
system.cpu22.dcache.LoadLockedReq_mshr_miss_rate::cpu22.data;0.086640;0.327679;0.200149;0.283439;0.147929;0.092308;mshr miss rate for LoadLockedReq accesses 
system.cpu22.dcache.LoadLockedReq_mshr_miss_rate::total;0.086640;0.327679;0.200149;0.283439;0.147929;0.092308;mshr miss rate for LoadLockedReq accesses 
system.cpu22.dcache.StoreCondReq_mshr_miss_rate::cpu22.data;0.288337;0.517787;0.411662;0.458494;0.397290;0.312500;mshr miss rate for StoreCondReq accesses 
system.cpu22.dcache.StoreCondReq_mshr_miss_rate::total;0.288337;0.517787;0.411662;0.458494;0.397290;0.312500;mshr miss rate for StoreCondReq accesses 
system.cpu22.dcache.demand_mshr_miss_rate::cpu22.data;0.034674;0.046415;0.039769;0.042385;0.043822;0.040428;mshr miss rate for demand accesses 
system.cpu22.dcache.demand_mshr_miss_rate::total;0.034674;0.046415;0.039769;0.042385;0.043822;0.040428;mshr miss rate for demand accesses 
system.cpu22.dcache.overall_mshr_miss_rate::cpu22.data;0.034674;0.046415;0.039769;0.042385;0.043822;0.040428;mshr miss rate for overall accesses 
system.cpu22.dcache.overall_mshr_miss_rate::total;0.034674;0.046415;0.039769;0.042385;0.043822;0.040428;mshr miss rate for overall accesses 
system.cpu22.dcache.ReadReq_avg_mshr_miss_latency::cpu22.data;57102.410144;48001.583645;50961.887363;48143.894710;62975.354855;46920.687651;average ReadReq mshr miss latency 
system.cpu22.dcache.ReadReq_avg_mshr_miss_latency::total;57102.410144;48001.583645;50961.887363;48143.894710;62975.354855;46920.687651;average ReadReq mshr miss latency 
system.cpu22.dcache.WriteReq_avg_mshr_miss_latency::cpu22.data;31355.311206;37606.969674;47459.111554;39194.112884;78522.233330;39245.297872;average WriteReq mshr miss latency 
system.cpu22.dcache.WriteReq_avg_mshr_miss_latency::total;31355.311206;37606.969674;47459.111554;39194.112884;78522.233330;39245.297872;average WriteReq mshr miss latency 
system.cpu22.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu22.data;58107.084944;41134.450873;44531.738806;43518.269663;50199.229091;60416.666667;average LoadLockedReq mshr miss latency 
system.cpu22.dcache.LoadLockedReq_avg_mshr_miss_latency::total;58107.084944;41134.450873;44531.738806;43518.269663;50199.229091;60416.666667;average LoadLockedReq mshr miss latency 
system.cpu22.dcache.StoreCondReq_avg_mshr_miss_latency::cpu22.data;24074.744694;36543.419874;32450.636364;34895.576776;28142.260323;24440.560000;average StoreCondReq mshr miss latency 
system.cpu22.dcache.StoreCondReq_avg_mshr_miss_latency::total;24074.744694;36543.419874;32450.636364;34895.576776;28142.260323;24440.560000;average StoreCondReq mshr miss latency 
system.cpu22.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu22.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu22.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu22.dcache.demand_avg_mshr_miss_latency::cpu22.data;55587.944079;46087.166696;50423.889120;46942.972322;69227.220913;46507.465063;average overall mshr miss latency 
system.cpu22.dcache.demand_avg_mshr_miss_latency::total;55587.944079;46087.166696;50423.889120;46942.972322;69227.220913;46507.465063;average overall mshr miss latency 
system.cpu22.dcache.overall_avg_mshr_miss_latency::cpu22.data;55587.944079;46087.166696;50423.889120;46942.972322;69227.220913;46507.465063;average overall mshr miss latency 
system.cpu22.dcache.overall_avg_mshr_miss_latency::total;55587.944079;46087.166696;50423.889120;46942.972322;69227.220913;46507.465063;average overall mshr miss latency 
system.cpu22.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu22.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu22.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu22.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu22.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu22.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu22.dcache.overall_avg_mshr_uncacheable_latency::cpu22.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu22.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu22.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu23.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu23.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu23.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu23.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu23.dtb.read_hits;2703086;7327449;61965;194586;201558;15459;DTB read hits 
system.cpu23.dtb.read_misses;0;354;0;0;0;0;DTB read misses 
system.cpu23.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu23.dtb.read_accesses;0;134987;0;0;0;0;DTB read accesses 
system.cpu23.dtb.write_hits;1160201;2964374;33385;79577;84541;6351;DTB write hits 
system.cpu23.dtb.write_misses;0;266;0;0;0;0;DTB write misses 
system.cpu23.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu23.dtb.write_accesses;0;41252;0;0;0;0;DTB write accesses 
system.cpu23.dtb.data_hits;3863287;10291823;95350;274163;286099;21810;DTB hits 
system.cpu23.dtb.data_misses;0;620;0;0;0;0;DTB misses 
system.cpu23.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu23.dtb.data_accesses;0;176239;0;0;0;0;DTB accesses 
system.cpu23.itb.fetch_hits;1045317;2297229;38735;66180;66162;5083;ITB hits 
system.cpu23.itb.fetch_misses;0;38;0;0;0;0;ITB misses 
system.cpu23.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu23.itb.fetch_accesses;1045317;2297267;38735;66180;66162;5083;ITB accesses 
system.cpu23.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu23.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu23.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu23.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu23.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu23.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu23.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu23.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu23.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu23.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu23.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu23.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu23.numCycles;540921528;484179698;17187305;29980650;29394535;2343748;number of cpu cycles simulated 
system.cpu23.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu23.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu23.committedInsts;12489180;33879637;269680;911144;998294;72957;Number of instructions committed 
system.cpu23.committedOps;12489180;33879637;269680;911144;998294;72957;Number of ops (including micro ops) committed 
system.cpu23.num_int_alu_accesses;12075157;32955034;257686;884788;970648;70842;Number of integer alu accesses 
system.cpu23.num_fp_alu_accesses;1746;468177;134;0;0;0;Number of float alu accesses 
system.cpu23.num_func_calls;487565;1233974;11428;34170;35842;2766;number of times a function call or return occured 
system.cpu23.num_conditional_control_insts;1137049;3648928;19952;88890;101730;6893;number of instructions that are conditional controls 
system.cpu23.num_int_insts;12075157;32955034;257686;884788;970648;70842;number of integer instructions 
system.cpu23.num_fp_insts;1746;468177;134;0;0;0;number of float instructions 
system.cpu23.num_int_register_reads;16574037;46297536;348335;1224256;1365917;98022;number of times the integer registers were read 
system.cpu23.num_int_register_writes;9641025;25688922;202082;705466;772980;56734;number of times the integer registers were written 
system.cpu23.num_fp_register_reads;890;377428;66;0;0;0;number of times the floating registers were read 
system.cpu23.num_fp_register_writes;896;316520;68;0;0;0;number of times the floating registers were written 
system.cpu23.num_mem_refs;3868525;10333068;95575;274503;286436;21835;number of memory refs 
system.cpu23.num_load_insts;2703220;7348056;61975;194586;201558;15459;Number of load instructions 
system.cpu23.num_store_insts;1165305;2985012;33600;79917;84878;6376;Number of store instructions 
system.cpu23.num_idle_cycles;506848750.636621;390180424.660867;16435178.335781;27524721.485218;26724768.865540;2150010.668845;Number of idle cycles 
system.cpu23.num_busy_cycles;34072777.363379;93999273.339133;752126.664219;2455928.514782;2669766.134460;193737.331155;Number of busy cycles 
system.cpu23.not_idle_fraction;0.062990;0.194141;0.043761;0.081917;0.090825;0.082661;Percentage of non-idle cycles 
system.cpu23.idle_fraction;0.937010;0.805859;0.956239;0.918083;0.909175;0.917339;Percentage of idle cycles 
system.cpu23.Branches;1861966;5362347;37010;138361;153729;10926;Number of branches fetched 
system.cpu23.op_class::No_OpClass;46622;99950;1664;3112;3394;235;Class of executed instruction 
system.cpu23.op_class::IntAlu;8134900;22560667;157313;605570;679980;48709;Class of executed instruction 
system.cpu23.op_class::IntMult;48749;114953;923;3597;3908;291;Class of executed instruction 
system.cpu23.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu23.op_class::FloatAdd;88;87815;4;0;0;0;Class of executed instruction 
system.cpu23.op_class::FloatCmp;0;7216;0;0;0;0;Class of executed instruction 
system.cpu23.op_class::FloatCvt;0;2238;0;0;0;0;Class of executed instruction 
system.cpu23.op_class::FloatMult;0;22361;0;0;0;0;Class of executed instruction 
system.cpu23.op_class::FloatDiv;8;4520;0;0;0;0;Class of executed instruction 
system.cpu23.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu23.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu23.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu23.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu23.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu23.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu23.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu23.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu23.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu23.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu23.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu23.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu23.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu23.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu23.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu23.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu23.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu23.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu23.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu23.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu23.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu23.op_class::MemRead;2737691;7440261;63385;196796;203912;15625;Class of executed instruction 
system.cpu23.op_class::MemWrite;1165318;2989501;33602;79917;84879;6376;Class of executed instruction 
system.cpu23.op_class::IprAccess;355804;550775;12789;22152;22221;1721;Class of executed instruction 
system.cpu23.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu23.op_class::total;12489180;33880257;269680;911144;998294;72957;Class of executed instruction 
system.cpu23.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu23.kern.inst.quiesce;8013;6240;208;337;333;25;number of quiesce instructions executed 
system.cpu23.kern.inst.hwrei;87472;121504;3076;5396;5407;422;number of hwrei instructions executed 
system.cpu23.kern.ipl_count::0;19418;31591;717;1223;1207;92;number of times we switched to this ipl 
system.cpu23.kern.ipl_count::22;4937;4962;176;307;301;24;number of times we switched to this ipl 
system.cpu23.kern.ipl_count::30;87;2044;33;33;36;1;number of times we switched to this ipl 
system.cpu23.kern.ipl_count::31;53115;63306;1796;3210;3253;257;number of times we switched to this ipl 
system.cpu23.kern.ipl_count::total;77557;101903;2722;4773;4797;374;number of times we switched to this ipl 
system.cpu23.kern.ipl_good::0;19418;31591;717;1223;1207;92;number of times we switched to this ipl from a different ipl 
system.cpu23.kern.ipl_good::22;4937;4962;176;307;301;24;number of times we switched to this ipl from a different ipl 
system.cpu23.kern.ipl_good::30;87;2044;33;33;36;1;number of times we switched to this ipl from a different ipl 
system.cpu23.kern.ipl_good::31;19331;29552;684;1190;1171;91;number of times we switched to this ipl from a different ipl 
system.cpu23.kern.ipl_good::total;43773;68149;1610;2753;2715;208;number of times we switched to this ipl from a different ipl 
system.cpu23.kern.ipl_ticks::0;4659110960000;4101168830000;165745560000;289087030000;283556470000;22656880000;number of cycles we spent at this ipl 
system.cpu23.kern.ipl_ticks::22;15177190000;16450220000;541880000;947740000;927060000;73640000;number of cycles we spent at this ipl 
system.cpu23.kern.ipl_ticks::30;866180000;14271970000;323470000;326800000;357030000;10110000;number of cycles we spent at this ipl 
system.cpu23.kern.ipl_ticks::31;734060670000;709905960000;5262140000;9444930000;9104790000;696850000;number of cycles we spent at this ipl 
system.cpu23.kern.ipl_ticks::total;5409215000000;4841796980000;171873050000;299806500000;293945350000;23437480000;number of cycles we spent at this ipl 
system.cpu23.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu23.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu23.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu23.kern.ipl_used::31;0.363946;0.466812;0.380846;0.370717;0.359975;0.354086;fraction of swpipl calls that actually changed the ipl 
system.cpu23.kern.ipl_used::total;0.564398;0.668763;0.591477;0.576786;0.565979;0.556150;fraction of swpipl calls that actually changed the ipl 
system.cpu23.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu23.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu23.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu23.kern.callpal::swpctx;26;3979;2;;;;number of callpals executed 
system.cpu23.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu23.kern.callpal::swpipl;67508;84845;2304;4093;4123;324;number of callpals executed 
system.cpu23.kern.callpal::rdps;9873;10238;352;623;610;48;number of callpals executed 
system.cpu23.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu23.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu23.kern.callpal::rti;5024;10056;209;340;337;25;number of callpals executed 
system.cpu23.kern.callpal::rdunique;1;244;;;;;number of callpals executed 
system.cpu23.kern.callpal::total;82446;113844;2867;5056;5070;397;number of callpals executed 
system.cpu23.kern.mode_switch::kernel;5052;14035;211;340;337;25;number of protection mode switches 
system.cpu23.kern.mode_switch::user;0;3093;0;0;0;0;number of protection mode switches 
system.cpu23.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu23.kern.mode_switch_good::kernel;0;0.220378;0;0;0;0;fraction of useful protection mode switches 
system.cpu23.kern.mode_switch_good::user;nan;1;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu23.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu23.kern.mode_switch_good::total;0;0.361163;0;0;0;0;fraction of useful protection mode switches 
system.cpu23.kern.mode_ticks::kernel;0;10166532110000;0;0;0;0;number of ticks spent at the given mode 
system.cpu23.kern.mode_ticks::user;0;19943710000;0;0;0;0;number of ticks spent at the given mode 
system.cpu23.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu23.kern.swap_context;27;3979;2;0;0;0;number of times the context was actually changed 
system.cpu23.icache.tags.replacements;23752;299619;697;2366;2276;160;number of replacements 
system.cpu23.icache.tags.tagsinuse;376.715755;492.798296;505;505;505;505;Cycle average of tags in use 
system.cpu23.icache.tags.total_refs;6519025;33961491;191792;339042;399103;6881661;Total number of references to valid blocks. 
system.cpu23.icache.tags.sampled_refs;23752;299619;697;2366;2276;665;Sample count of references to valid blocks. 
system.cpu23.icache.tags.avg_refs;274.462151;113.348923;275.167862;143.297549;175.352812;10348.362406;Average number of references to valid blocks. 
system.cpu23.icache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu23.icache.tags.occ_blocks::cpu23.inst;376.715755;492.798296;505;505;505;505;Average occupied blocks per requestor 
system.cpu23.icache.tags.occ_percent::cpu23.inst;0.735773;0.962497;0.986328;0.986328;0.986328;0.986328;Average percentage of cache occupancy 
system.cpu23.icache.tags.occ_percent::total;0.735773;0.962497;0.986328;0.986328;0.986328;0.986328;Average percentage of cache occupancy 
system.cpu23.icache.tags.occ_task_id_blocks::1024;427;505;505;505;505;505;Occupied blocks per task id 
system.cpu23.icache.tags.age_task_id_blocks_1024::2;2;2;2;2;2;2;Occupied blocks per task id 
system.cpu23.icache.tags.age_task_id_blocks_1024::3;15;;;12;15;12;Occupied blocks per task id 
system.cpu23.icache.tags.age_task_id_blocks_1024::4;410;503;503;491;488;491;Occupied blocks per task id 
system.cpu23.icache.tags.occ_task_id_percent::1024;0.833984;0.986328;0.986328;0.986328;0.986328;0.986328;Percentage of cache occupancy per task id 
system.cpu23.icache.tags.tag_accesses;25002547;68060211;540057;1824654;1998864;146074;Number of tag accesses 
system.cpu23.icache.tags.data_accesses;25002547;68060211;540057;1824654;1998864;146074;Number of data accesses 
system.cpu23.icache.ReadReq_hits::cpu23.inst;12464993;33580560;268983;908778;996018;72797;number of ReadReq hits 
system.cpu23.icache.ReadReq_hits::total;12464993;33580560;268983;908778;996018;72797;number of ReadReq hits 
system.cpu23.icache.demand_hits::cpu23.inst;12464993;33580560;268983;908778;996018;72797;number of demand (read+write) hits 
system.cpu23.icache.demand_hits::total;12464993;33580560;268983;908778;996018;72797;number of demand (read+write) hits 
system.cpu23.icache.overall_hits::cpu23.inst;12464993;33580560;268983;908778;996018;72797;number of overall hits 
system.cpu23.icache.overall_hits::total;12464993;33580560;268983;908778;996018;72797;number of overall hits 
system.cpu23.icache.ReadReq_misses::cpu23.inst;24187;299697;697;2366;2276;160;number of ReadReq misses 
system.cpu23.icache.ReadReq_misses::total;24187;299697;697;2366;2276;160;number of ReadReq misses 
system.cpu23.icache.demand_misses::cpu23.inst;24187;299697;697;2366;2276;160;number of demand (read+write) misses 
system.cpu23.icache.demand_misses::total;24187;299697;697;2366;2276;160;number of demand (read+write) misses 
system.cpu23.icache.overall_misses::cpu23.inst;24187;299697;697;2366;2276;160;number of overall misses 
system.cpu23.icache.overall_misses::total;24187;299697;697;2366;2276;160;number of overall misses 
system.cpu23.icache.ReadReq_miss_latency::cpu23.inst;2600698750;29225682998;74031000;244392250;246718750;16229750;number of ReadReq miss cycles 
system.cpu23.icache.ReadReq_miss_latency::total;2600698750;29225682998;74031000;244392250;246718750;16229750;number of ReadReq miss cycles 
system.cpu23.icache.demand_miss_latency::cpu23.inst;2600698750;29225682998;74031000;244392250;246718750;16229750;number of demand (read+write) miss cycles 
system.cpu23.icache.demand_miss_latency::total;2600698750;29225682998;74031000;244392250;246718750;16229750;number of demand (read+write) miss cycles 
system.cpu23.icache.overall_miss_latency::cpu23.inst;2600698750;29225682998;74031000;244392250;246718750;16229750;number of overall miss cycles 
system.cpu23.icache.overall_miss_latency::total;2600698750;29225682998;74031000;244392250;246718750;16229750;number of overall miss cycles 
system.cpu23.icache.ReadReq_accesses::cpu23.inst;12489180;33880257;269680;911144;998294;72957;number of ReadReq accesses(hits+misses) 
system.cpu23.icache.ReadReq_accesses::total;12489180;33880257;269680;911144;998294;72957;number of ReadReq accesses(hits+misses) 
system.cpu23.icache.demand_accesses::cpu23.inst;12489180;33880257;269680;911144;998294;72957;number of demand (read+write) accesses 
system.cpu23.icache.demand_accesses::total;12489180;33880257;269680;911144;998294;72957;number of demand (read+write) accesses 
system.cpu23.icache.overall_accesses::cpu23.inst;12489180;33880257;269680;911144;998294;72957;number of overall (read+write) accesses 
system.cpu23.icache.overall_accesses::total;12489180;33880257;269680;911144;998294;72957;number of overall (read+write) accesses 
system.cpu23.icache.ReadReq_miss_rate::cpu23.inst;0.001937;0.008846;0.002585;0.002597;0.002280;0.002193;miss rate for ReadReq accesses 
system.cpu23.icache.ReadReq_miss_rate::total;0.001937;0.008846;0.002585;0.002597;0.002280;0.002193;miss rate for ReadReq accesses 
system.cpu23.icache.demand_miss_rate::cpu23.inst;0.001937;0.008846;0.002585;0.002597;0.002280;0.002193;miss rate for demand accesses 
system.cpu23.icache.demand_miss_rate::total;0.001937;0.008846;0.002585;0.002597;0.002280;0.002193;miss rate for demand accesses 
system.cpu23.icache.overall_miss_rate::cpu23.inst;0.001937;0.008846;0.002585;0.002597;0.002280;0.002193;miss rate for overall accesses 
system.cpu23.icache.overall_miss_rate::total;0.001937;0.008846;0.002585;0.002597;0.002280;0.002193;miss rate for overall accesses 
system.cpu23.icache.ReadReq_avg_miss_latency::cpu23.inst;107524.651672;97517.435937;106213.773314;103293.427726;108400.153779;101435.937500;average ReadReq miss latency 
system.cpu23.icache.ReadReq_avg_miss_latency::total;107524.651672;97517.435937;106213.773314;103293.427726;108400.153779;101435.937500;average ReadReq miss latency 
system.cpu23.icache.demand_avg_miss_latency::cpu23.inst;107524.651672;97517.435937;106213.773314;103293.427726;108400.153779;101435.937500;average overall miss latency 
system.cpu23.icache.demand_avg_miss_latency::total;107524.651672;97517.435937;106213.773314;103293.427726;108400.153779;101435.937500;average overall miss latency 
system.cpu23.icache.overall_avg_miss_latency::cpu23.inst;107524.651672;97517.435937;106213.773314;103293.427726;108400.153779;101435.937500;average overall miss latency 
system.cpu23.icache.overall_avg_miss_latency::total;107524.651672;97517.435937;106213.773314;103293.427726;108400.153779;101435.937500;average overall miss latency 
system.cpu23.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu23.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu23.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu23.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu23.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu23.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu23.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu23.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu23.icache.ReadReq_mshr_misses::cpu23.inst;24187;299697;697;2366;2276;160;number of ReadReq MSHR misses 
system.cpu23.icache.ReadReq_mshr_misses::total;24187;299697;697;2366;2276;160;number of ReadReq MSHR misses 
system.cpu23.icache.demand_mshr_misses::cpu23.inst;24187;299697;697;2366;2276;160;number of demand (read+write) MSHR misses 
system.cpu23.icache.demand_mshr_misses::total;24187;299697;697;2366;2276;160;number of demand (read+write) MSHR misses 
system.cpu23.icache.overall_mshr_misses::cpu23.inst;24187;299697;697;2366;2276;160;number of overall MSHR misses 
system.cpu23.icache.overall_mshr_misses::total;24187;299697;697;2366;2276;160;number of overall MSHR misses 
system.cpu23.icache.ReadReq_mshr_miss_latency::cpu23.inst;1956297250;21535676002;55339000;182276750;186628250;12036250;number of ReadReq MSHR miss cycles 
system.cpu23.icache.ReadReq_mshr_miss_latency::total;1956297250;21535676002;55339000;182276750;186628250;12036250;number of ReadReq MSHR miss cycles 
system.cpu23.icache.demand_mshr_miss_latency::cpu23.inst;1956297250;21535676002;55339000;182276750;186628250;12036250;number of demand (read+write) MSHR miss cycles 
system.cpu23.icache.demand_mshr_miss_latency::total;1956297250;21535676002;55339000;182276750;186628250;12036250;number of demand (read+write) MSHR miss cycles 
system.cpu23.icache.overall_mshr_miss_latency::cpu23.inst;1956297250;21535676002;55339000;182276750;186628250;12036250;number of overall MSHR miss cycles 
system.cpu23.icache.overall_mshr_miss_latency::total;1956297250;21535676002;55339000;182276750;186628250;12036250;number of overall MSHR miss cycles 
system.cpu23.icache.ReadReq_mshr_miss_rate::cpu23.inst;0.001937;0.008846;0.002585;0.002597;0.002280;0.002193;mshr miss rate for ReadReq accesses 
system.cpu23.icache.ReadReq_mshr_miss_rate::total;0.001937;0.008846;0.002585;0.002597;0.002280;0.002193;mshr miss rate for ReadReq accesses 
system.cpu23.icache.demand_mshr_miss_rate::cpu23.inst;0.001937;0.008846;0.002585;0.002597;0.002280;0.002193;mshr miss rate for demand accesses 
system.cpu23.icache.demand_mshr_miss_rate::total;0.001937;0.008846;0.002585;0.002597;0.002280;0.002193;mshr miss rate for demand accesses 
system.cpu23.icache.overall_mshr_miss_rate::cpu23.inst;0.001937;0.008846;0.002585;0.002597;0.002280;0.002193;mshr miss rate for overall accesses 
system.cpu23.icache.overall_mshr_miss_rate::total;0.001937;0.008846;0.002585;0.002597;0.002280;0.002193;mshr miss rate for overall accesses 
system.cpu23.icache.ReadReq_avg_mshr_miss_latency::cpu23.inst;80882.178443;71858.163418;79395.982783;77040.046492;81998.352373;75226.562500;average ReadReq mshr miss latency 
system.cpu23.icache.ReadReq_avg_mshr_miss_latency::total;80882.178443;71858.163418;79395.982783;77040.046492;81998.352373;75226.562500;average ReadReq mshr miss latency 
system.cpu23.icache.demand_avg_mshr_miss_latency::cpu23.inst;80882.178443;71858.163418;79395.982783;77040.046492;81998.352373;75226.562500;average overall mshr miss latency 
system.cpu23.icache.demand_avg_mshr_miss_latency::total;80882.178443;71858.163418;79395.982783;77040.046492;81998.352373;75226.562500;average overall mshr miss latency 
system.cpu23.icache.overall_avg_mshr_miss_latency::cpu23.inst;80882.178443;71858.163418;79395.982783;77040.046492;81998.352373;75226.562500;average overall mshr miss latency 
system.cpu23.icache.overall_avg_mshr_miss_latency::total;80882.178443;71858.163418;79395.982783;77040.046492;81998.352373;75226.562500;average overall mshr miss latency 
system.cpu23.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu23.dcache.tags.replacements;76567;265789;527;6152;6279;531;number of replacements 
system.cpu23.dcache.tags.tagsinuse;459.649417;804.214326;780.188791;767.105444;727.563452;711.806529;Cycle average of tags in use 
system.cpu23.dcache.tags.total_refs;1264481;9119501;1399138;42667;40294;2051408;Total number of references to valid blocks. 
system.cpu23.dcache.tags.sampled_refs;76567;265789;527;6152;6279;1240;Sample count of references to valid blocks. 
system.cpu23.dcache.tags.avg_refs;16.514700;34.311055;2654.910816;6.935468;6.417264;1654.361290;Average number of references to valid blocks. 
system.cpu23.dcache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu23.dcache.tags.occ_blocks::cpu23.data;459.649417;804.214326;780.188791;767.105444;727.563452;711.806529;Average occupied blocks per requestor 
system.cpu23.dcache.tags.occ_percent::cpu23.data;0.448876;0.785366;0.761903;0.749126;0.710511;0.695124;Average percentage of cache occupancy 
system.cpu23.dcache.tags.occ_percent::total;0.448876;0.785366;0.761903;0.749126;0.710511;0.695124;Average percentage of cache occupancy 
system.cpu23.dcache.tags.occ_task_id_blocks::1024;598;752;772;746;708;709;Occupied blocks per task id 
system.cpu23.dcache.tags.age_task_id_blocks_1024::3;12;2;3;13;16;15;Occupied blocks per task id 
system.cpu23.dcache.tags.age_task_id_blocks_1024::4;586;750;769;733;692;694;Occupied blocks per task id 
system.cpu23.dcache.tags.occ_task_id_percent::1024;0.583984;0.734375;0.753906;0.728516;0.691406;0.692383;Percentage of cache occupancy per task id 
system.cpu23.dcache.tags.tag_accesses;7832660;21045232;191479;556325;580955;44329;Number of tag accesses 
system.cpu23.dcache.tags.data_accesses;7832660;21045232;191479;556325;580955;44329;Number of data accesses 
system.cpu23.dcache.ReadReq_hits::cpu23.data;2545780;6906910;59778;184650;190497;14513;number of ReadReq hits 
system.cpu23.dcache.ReadReq_hits::total;2545780;6906910;59778;184650;190497;14513;number of ReadReq hits 
system.cpu23.dcache.WriteReq_hits::cpu23.data;1121543;2834508;32013;77296;81663;6161;number of WriteReq hits 
system.cpu23.dcache.WriteReq_hits::total;1121543;2834508;32013;77296;81663;6161;number of WriteReq hits 
system.cpu23.dcache.LoadLockedReq_hits::cpu23.data;25561;40212;783;1142;1382;114;number of LoadLockedReq hits 
system.cpu23.dcache.LoadLockedReq_hits::total;25561;40212;783;1142;1382;114;number of LoadLockedReq hits 
system.cpu23.dcache.StoreCondReq_hits::cpu23.data;11970;26776;452;717;715;55;number of StoreCondReq hits 
system.cpu23.dcache.StoreCondReq_hits::total;11970;26776;452;717;715;55;number of StoreCondReq hits 
system.cpu23.dcache.demand_hits::cpu23.data;3667323;9741418;91791;261946;272160;20674;number of demand (read+write) hits 
system.cpu23.dcache.demand_hits::total;3667323;9741418;91791;261946;272160;20674;number of demand (read+write) hits 
system.cpu23.dcache.overall_hits::cpu23.data;3667323;9741418;91791;261946;272160;20674;number of overall hits 
system.cpu23.dcache.overall_hits::total;3667323;9741418;91791;261946;272160;20674;number of overall hits 
system.cpu23.dcache.ReadReq_misses::cpu23.data;129582;382572;1348;8688;9512;821;number of ReadReq misses 
system.cpu23.dcache.ReadReq_misses::total;129582;382572;1348;8688;9512;821;number of ReadReq misses 
system.cpu23.dcache.WriteReq_misses::cpu23.data;7758;76022;322;701;1015;41;number of WriteReq misses 
system.cpu23.dcache.WriteReq_misses::total;7758;76022;322;701;1015;41;number of WriteReq misses 
system.cpu23.dcache.LoadLockedReq_misses::cpu23.data;2219;18008;66;106;167;11;number of LoadLockedReq misses 
system.cpu23.dcache.LoadLockedReq_misses::total;2219;18008;66;106;167;11;number of LoadLockedReq misses 
system.cpu23.dcache.StoreCondReq_misses::cpu23.data;4956;28430;242;355;419;25;number of StoreCondReq misses 
system.cpu23.dcache.StoreCondReq_misses::total;4956;28430;242;355;419;25;number of StoreCondReq misses 
system.cpu23.dcache.demand_misses::cpu23.data;137340;458594;1670;9389;10527;862;number of demand (read+write) misses 
system.cpu23.dcache.demand_misses::total;137340;458594;1670;9389;10527;862;number of demand (read+write) misses 
system.cpu23.dcache.overall_misses::cpu23.data;137340;458594;1670;9389;10527;862;number of overall misses 
system.cpu23.dcache.overall_misses::total;137340;458594;1670;9389;10527;862;number of overall misses 
system.cpu23.dcache.ReadReq_miss_latency::cpu23.data;11049954588;27120333008;109427030;627367727;684919464;58200037;number of ReadReq miss cycles 
system.cpu23.dcache.ReadReq_miss_latency::total;11049954588;27120333008;109427030;627367727;684919464;58200037;number of ReadReq miss cycles 
system.cpu23.dcache.WriteReq_miss_latency::cpu23.data;483169654;4554187877;19548223;43386509;61114243;2473471;number of WriteReq miss cycles 
system.cpu23.dcache.WriteReq_miss_latency::total;483169654;4554187877;19548223;43386509;61114243;2473471;number of WriteReq miss cycles 
system.cpu23.dcache.LoadLockedReq_miss_latency::cpu23.data;188782741;1139825476;4392230;9547966;14330955;1025999;number of LoadLockedReq miss cycles 
system.cpu23.dcache.LoadLockedReq_miss_latency::total;188782741;1139825476;4392230;9547966;14330955;1025999;number of LoadLockedReq miss cycles 
system.cpu23.dcache.StoreCondReq_miss_latency::cpu23.data;239121270;1707247856;12886867;18211764;21313768;1228985;number of StoreCondReq miss cycles 
system.cpu23.dcache.StoreCondReq_miss_latency::total;239121270;1707247856;12886867;18211764;21313768;1228985;number of StoreCondReq miss cycles 
system.cpu23.dcache.StoreCondFailReq_miss_latency::cpu23.data;54009998;5892000;1080000;1954000;3326000;216000;number of StoreCondFailReq miss cycles 
system.cpu23.dcache.StoreCondFailReq_miss_latency::total;54009998;5892000;1080000;1954000;3326000;216000;number of StoreCondFailReq miss cycles 
system.cpu23.dcache.demand_miss_latency::cpu23.data;11533124242;31674520885;128975253;670754236;746033707;60673508;number of demand (read+write) miss cycles 
system.cpu23.dcache.demand_miss_latency::total;11533124242;31674520885;128975253;670754236;746033707;60673508;number of demand (read+write) miss cycles 
system.cpu23.dcache.overall_miss_latency::cpu23.data;11533124242;31674520885;128975253;670754236;746033707;60673508;number of overall miss cycles 
system.cpu23.dcache.overall_miss_latency::total;11533124242;31674520885;128975253;670754236;746033707;60673508;number of overall miss cycles 
system.cpu23.dcache.ReadReq_accesses::cpu23.data;2675362;7289482;61126;193338;200009;15334;number of ReadReq accesses(hits+misses) 
system.cpu23.dcache.ReadReq_accesses::total;2675362;7289482;61126;193338;200009;15334;number of ReadReq accesses(hits+misses) 
system.cpu23.dcache.WriteReq_accesses::cpu23.data;1129301;2910530;32335;77997;82678;6202;number of WriteReq accesses(hits+misses) 
system.cpu23.dcache.WriteReq_accesses::total;1129301;2910530;32335;77997;82678;6202;number of WriteReq accesses(hits+misses) 
system.cpu23.dcache.LoadLockedReq_accesses::cpu23.data;27780;58220;849;1248;1549;125;number of LoadLockedReq accesses(hits+misses) 
system.cpu23.dcache.LoadLockedReq_accesses::total;27780;58220;849;1248;1549;125;number of LoadLockedReq accesses(hits+misses) 
system.cpu23.dcache.StoreCondReq_accesses::cpu23.data;16926;55206;694;1072;1134;80;number of StoreCondReq accesses(hits+misses) 
system.cpu23.dcache.StoreCondReq_accesses::total;16926;55206;694;1072;1134;80;number of StoreCondReq accesses(hits+misses) 
system.cpu23.dcache.demand_accesses::cpu23.data;3804663;10200012;93461;271335;282687;21536;number of demand (read+write) accesses 
system.cpu23.dcache.demand_accesses::total;3804663;10200012;93461;271335;282687;21536;number of demand (read+write) accesses 
system.cpu23.dcache.overall_accesses::cpu23.data;3804663;10200012;93461;271335;282687;21536;number of overall (read+write) accesses 
system.cpu23.dcache.overall_accesses::total;3804663;10200012;93461;271335;282687;21536;number of overall (read+write) accesses 
system.cpu23.dcache.ReadReq_miss_rate::cpu23.data;0.048435;0.052483;0.022053;0.044937;0.047558;0.053541;miss rate for ReadReq accesses 
system.cpu23.dcache.ReadReq_miss_rate::total;0.048435;0.052483;0.022053;0.044937;0.047558;0.053541;miss rate for ReadReq accesses 
system.cpu23.dcache.WriteReq_miss_rate::cpu23.data;0.006870;0.026120;0.009958;0.008988;0.012277;0.006611;miss rate for WriteReq accesses 
system.cpu23.dcache.WriteReq_miss_rate::total;0.006870;0.026120;0.009958;0.008988;0.012277;0.006611;miss rate for WriteReq accesses 
system.cpu23.dcache.LoadLockedReq_miss_rate::cpu23.data;0.079878;0.309310;0.077739;0.084936;0.107811;0.088000;miss rate for LoadLockedReq accesses 
system.cpu23.dcache.LoadLockedReq_miss_rate::total;0.079878;0.309310;0.077739;0.084936;0.107811;0.088000;miss rate for LoadLockedReq accesses 
system.cpu23.dcache.StoreCondReq_miss_rate::cpu23.data;0.292804;0.514980;0.348703;0.331157;0.369489;0.312500;miss rate for StoreCondReq accesses 
system.cpu23.dcache.StoreCondReq_miss_rate::total;0.292804;0.514980;0.348703;0.331157;0.369489;0.312500;miss rate for StoreCondReq accesses 
system.cpu23.dcache.demand_miss_rate::cpu23.data;0.036098;0.044960;0.017868;0.034603;0.037239;0.040026;miss rate for demand accesses 
system.cpu23.dcache.demand_miss_rate::total;0.036098;0.044960;0.017868;0.034603;0.037239;0.040026;miss rate for demand accesses 
system.cpu23.dcache.overall_miss_rate::cpu23.data;0.036098;0.044960;0.017868;0.034603;0.037239;0.040026;miss rate for overall accesses 
system.cpu23.dcache.overall_miss_rate::total;0.036098;0.044960;0.017868;0.034603;0.037239;0.040026;miss rate for overall accesses 
system.cpu23.dcache.ReadReq_avg_miss_latency::cpu23.data;85273.838867;70889.487490;81177.321958;72210.834139;72005.830950;70889.204629;average ReadReq miss latency 
system.cpu23.dcache.ReadReq_avg_miss_latency::total;85273.838867;70889.487490;81177.321958;72210.834139;72005.830950;70889.204629;average ReadReq miss latency 
system.cpu23.dcache.WriteReq_avg_miss_latency::cpu23.data;62280.182263;59906.183434;60708.767081;61892.309558;60211.076847;60328.560976;average WriteReq miss latency 
system.cpu23.dcache.WriteReq_avg_miss_latency::total;62280.182263;59906.183434;60708.767081;61892.309558;60211.076847;60328.560976;average WriteReq miss latency 
system.cpu23.dcache.LoadLockedReq_avg_miss_latency::cpu23.data;85075.593060;63295.506219;66548.939394;90075.150943;85814.101796;93272.636364;average LoadLockedReq miss latency 
system.cpu23.dcache.LoadLockedReq_avg_miss_latency::total;85075.593060;63295.506219;66548.939394;90075.150943;85814.101796;93272.636364;average LoadLockedReq miss latency 
system.cpu23.dcache.StoreCondReq_avg_miss_latency::cpu23.data;48248.843826;60050.927049;53251.516529;51300.743662;50868.181384;49159.400000;average StoreCondReq miss latency 
system.cpu23.dcache.StoreCondReq_avg_miss_latency::total;48248.843826;60050.927049;53251.516529;51300.743662;50868.181384;49159.400000;average StoreCondReq miss latency 
system.cpu23.dcache.StoreCondFailReq_avg_miss_latency::cpu23.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu23.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu23.dcache.demand_avg_miss_latency::cpu23.data;83974.983559;69068.764277;77230.690419;71440.434125;70868.595706;70386.900232;average overall miss latency 
system.cpu23.dcache.demand_avg_miss_latency::total;83974.983559;69068.764277;77230.690419;71440.434125;70868.595706;70386.900232;average overall miss latency 
system.cpu23.dcache.overall_avg_miss_latency::cpu23.data;83974.983559;69068.764277;77230.690419;71440.434125;70868.595706;70386.900232;average overall miss latency 
system.cpu23.dcache.overall_avg_miss_latency::total;83974.983559;69068.764277;77230.690419;71440.434125;70868.595706;70386.900232;average overall miss latency 
system.cpu23.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu23.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu23.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu23.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu23.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu23.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu23.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu23.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu23.dcache.writebacks::writebacks;3211;23724;121;251;308;20;number of writebacks 
system.cpu23.dcache.writebacks::total;3211;23724;121;251;308;20;number of writebacks 
system.cpu23.dcache.ReadReq_mshr_misses::cpu23.data;129582;382572;1348;8688;9512;821;number of ReadReq MSHR misses 
system.cpu23.dcache.ReadReq_mshr_misses::total;129582;382572;1348;8688;9512;821;number of ReadReq MSHR misses 
system.cpu23.dcache.WriteReq_mshr_misses::cpu23.data;7758;76022;322;701;1015;41;number of WriteReq MSHR misses 
system.cpu23.dcache.WriteReq_mshr_misses::total;7758;76022;322;701;1015;41;number of WriteReq MSHR misses 
system.cpu23.dcache.LoadLockedReq_mshr_misses::cpu23.data;2219;18008;66;106;167;11;number of LoadLockedReq MSHR misses 
system.cpu23.dcache.LoadLockedReq_mshr_misses::total;2219;18008;66;106;167;11;number of LoadLockedReq MSHR misses 
system.cpu23.dcache.StoreCondReq_mshr_misses::cpu23.data;4956;28422;242;355;419;25;number of StoreCondReq MSHR misses 
system.cpu23.dcache.StoreCondReq_mshr_misses::total;4956;28422;242;355;419;25;number of StoreCondReq MSHR misses 
system.cpu23.dcache.demand_mshr_misses::cpu23.data;137340;458594;1670;9389;10527;862;number of demand (read+write) MSHR misses 
system.cpu23.dcache.demand_mshr_misses::total;137340;458594;1670;9389;10527;862;number of demand (read+write) MSHR misses 
system.cpu23.dcache.overall_mshr_misses::cpu23.data;137340;458594;1670;9389;10527;862;number of overall MSHR misses 
system.cpu23.dcache.overall_mshr_misses::total;137340;458594;1670;9389;10527;862;number of overall MSHR misses 
system.cpu23.dcache.ReadReq_mshr_miss_latency::cpu23.data;7737136412;18264313992;74118970;423790273;459287536;38539963;number of ReadReq MSHR miss cycles 
system.cpu23.dcache.ReadReq_mshr_miss_latency::total;7737136412;18264313992;74118970;423790273;459287536;38539963;number of ReadReq MSHR miss cycles 
system.cpu23.dcache.WriteReq_mshr_miss_latency::cpu23.data;245536346;2552457123;9483777;22489491;33331757;1245529;number of WriteReq MSHR miss cycles 
system.cpu23.dcache.WriteReq_mshr_miss_latency::total;245536346;2552457123;9483777;22489491;33331757;1245529;number of WriteReq MSHR miss cycles 
system.cpu23.dcache.LoadLockedReq_mshr_miss_latency::cpu23.data;130331259;741229524;2829770;6914034;10165045;741001;number of LoadLockedReq MSHR miss cycles 
system.cpu23.dcache.LoadLockedReq_mshr_miss_latency::total;130331259;741229524;2829770;6914034;10165045;741001;number of LoadLockedReq MSHR miss cycles 
system.cpu23.dcache.StoreCondReq_mshr_miss_latency::cpu23.data;118311730;1017652144;6512133;8504236;10616232;586015;number of StoreCondReq MSHR miss cycles 
system.cpu23.dcache.StoreCondReq_mshr_miss_latency::total;118311730;1017652144;6512133;8504236;10616232;586015;number of StoreCondReq MSHR miss cycles 
system.cpu23.dcache.StoreCondFailReq_mshr_miss_latency::cpu23.data;38280002;4110000;750000;1360000;2380000;150000;number of StoreCondFailReq MSHR miss cycles 
system.cpu23.dcache.StoreCondFailReq_mshr_miss_latency::total;38280002;4110000;750000;1360000;2380000;150000;number of StoreCondFailReq MSHR miss cycles 
system.cpu23.dcache.demand_mshr_miss_latency::cpu23.data;7982672758;20816771115;83602747;446279764;492619293;39785492;number of demand (read+write) MSHR miss cycles 
system.cpu23.dcache.demand_mshr_miss_latency::total;7982672758;20816771115;83602747;446279764;492619293;39785492;number of demand (read+write) MSHR miss cycles 
system.cpu23.dcache.overall_mshr_miss_latency::cpu23.data;7982672758;20816771115;83602747;446279764;492619293;39785492;number of overall MSHR miss cycles 
system.cpu23.dcache.overall_mshr_miss_latency::total;7982672758;20816771115;83602747;446279764;492619293;39785492;number of overall MSHR miss cycles 
system.cpu23.dcache.ReadReq_mshr_uncacheable_latency::cpu23.data;17204000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu23.dcache.ReadReq_mshr_uncacheable_latency::total;17204000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu23.dcache.WriteReq_mshr_uncacheable_latency::cpu23.data;1229805000;1898025000;48682000;79526000;78892000;5884000;number of WriteReq MSHR uncacheable cycles 
system.cpu23.dcache.WriteReq_mshr_uncacheable_latency::total;1229805000;1898025000;48682000;79526000;78892000;5884000;number of WriteReq MSHR uncacheable cycles 
system.cpu23.dcache.overall_mshr_uncacheable_latency::cpu23.data;1247009000;1898025000;48682000;79526000;78892000;5884000;number of overall MSHR uncacheable cycles 
system.cpu23.dcache.overall_mshr_uncacheable_latency::total;1247009000;1898025000;48682000;79526000;78892000;5884000;number of overall MSHR uncacheable cycles 
system.cpu23.dcache.ReadReq_mshr_miss_rate::cpu23.data;0.048435;0.052483;0.022053;0.044937;0.047558;0.053541;mshr miss rate for ReadReq accesses 
system.cpu23.dcache.ReadReq_mshr_miss_rate::total;0.048435;0.052483;0.022053;0.044937;0.047558;0.053541;mshr miss rate for ReadReq accesses 
system.cpu23.dcache.WriteReq_mshr_miss_rate::cpu23.data;0.006870;0.026120;0.009958;0.008988;0.012277;0.006611;mshr miss rate for WriteReq accesses 
system.cpu23.dcache.WriteReq_mshr_miss_rate::total;0.006870;0.026120;0.009958;0.008988;0.012277;0.006611;mshr miss rate for WriteReq accesses 
system.cpu23.dcache.LoadLockedReq_mshr_miss_rate::cpu23.data;0.079878;0.309310;0.077739;0.084936;0.107811;0.088000;mshr miss rate for LoadLockedReq accesses 
system.cpu23.dcache.LoadLockedReq_mshr_miss_rate::total;0.079878;0.309310;0.077739;0.084936;0.107811;0.088000;mshr miss rate for LoadLockedReq accesses 
system.cpu23.dcache.StoreCondReq_mshr_miss_rate::cpu23.data;0.292804;0.514835;0.348703;0.331157;0.369489;0.312500;mshr miss rate for StoreCondReq accesses 
system.cpu23.dcache.StoreCondReq_mshr_miss_rate::total;0.292804;0.514835;0.348703;0.331157;0.369489;0.312500;mshr miss rate for StoreCondReq accesses 
system.cpu23.dcache.demand_mshr_miss_rate::cpu23.data;0.036098;0.044960;0.017868;0.034603;0.037239;0.040026;mshr miss rate for demand accesses 
system.cpu23.dcache.demand_mshr_miss_rate::total;0.036098;0.044960;0.017868;0.034603;0.037239;0.040026;mshr miss rate for demand accesses 
system.cpu23.dcache.overall_mshr_miss_rate::cpu23.data;0.036098;0.044960;0.017868;0.034603;0.037239;0.040026;mshr miss rate for overall accesses 
system.cpu23.dcache.overall_mshr_miss_rate::total;0.036098;0.044960;0.017868;0.034603;0.037239;0.040026;mshr miss rate for overall accesses 
system.cpu23.dcache.ReadReq_avg_mshr_miss_latency::cpu23.data;59708.419472;47740.853988;54984.399110;48778.806745;48285.064760;46942.707674;average ReadReq mshr miss latency 
system.cpu23.dcache.ReadReq_avg_mshr_miss_latency::total;59708.419472;47740.853988;54984.399110;48778.806745;48285.064760;46942.707674;average ReadReq mshr miss latency 
system.cpu23.dcache.WriteReq_avg_mshr_miss_latency::cpu23.data;31649.438773;33575.242995;29452.723602;32082.012839;32839.169458;30378.756098;average WriteReq mshr miss latency 
system.cpu23.dcache.WriteReq_avg_mshr_miss_latency::total;31649.438773;33575.242995;29452.723602;32082.012839;32839.169458;30378.756098;average WriteReq mshr miss latency 
system.cpu23.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu23.data;58734.231185;41161.124167;42875.303030;65226.735849;60868.532934;67363.727273;average LoadLockedReq mshr miss latency 
system.cpu23.dcache.LoadLockedReq_avg_mshr_miss_latency::total;58734.231185;41161.124167;42875.303030;65226.735849;60868.532934;67363.727273;average LoadLockedReq mshr miss latency 
system.cpu23.dcache.StoreCondReq_avg_mshr_miss_latency::cpu23.data;23872.423325;35805.085638;26909.640496;23955.594366;25337.069212;23440.600000;average StoreCondReq mshr miss latency 
system.cpu23.dcache.StoreCondReq_avg_mshr_miss_latency::total;23872.423325;35805.085638;26909.640496;23955.594366;25337.069212;23440.600000;average StoreCondReq mshr miss latency 
system.cpu23.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu23.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu23.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu23.dcache.demand_avg_mshr_miss_latency::cpu23.data;58123.436421;45392.593699;50061.525150;47532.193418;46795.791109;46154.863109;average overall mshr miss latency 
system.cpu23.dcache.demand_avg_mshr_miss_latency::total;58123.436421;45392.593699;50061.525150;47532.193418;46795.791109;46154.863109;average overall mshr miss latency 
system.cpu23.dcache.overall_avg_mshr_miss_latency::cpu23.data;58123.436421;45392.593699;50061.525150;47532.193418;46795.791109;46154.863109;average overall mshr miss latency 
system.cpu23.dcache.overall_avg_mshr_miss_latency::total;58123.436421;45392.593699;50061.525150;47532.193418;46795.791109;46154.863109;average overall mshr miss latency 
system.cpu23.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu23.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu23.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu23.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu23.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu23.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu23.dcache.overall_avg_mshr_uncacheable_latency::cpu23.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu23.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu23.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu24.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu24.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu24.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu24.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu24.dtb.read_hits;2710440;7233354;105855;258244;196269;15410;DTB read hits 
system.cpu24.dtb.read_misses;0;301;41;13;0;0;DTB read misses 
system.cpu24.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu24.dtb.read_accesses;0;132985;2695;1253;0;0;DTB read accesses 
system.cpu24.dtb.write_hits;1159935;2889735;49080;106018;82587;6347;DTB write hits 
system.cpu24.dtb.write_misses;0;287;4;5;0;0;DTB write misses 
system.cpu24.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu24.dtb.write_accesses;0;40940;1771;621;0;0;DTB write accesses 
system.cpu24.dtb.data_hits;3870375;10123089;154935;364262;278856;21757;DTB hits 
system.cpu24.dtb.data_misses;0;588;45;18;0;0;DTB misses 
system.cpu24.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu24.dtb.data_accesses;0;173925;4466;1874;0;0;DTB accesses 
system.cpu24.itb.fetch_hits;1044522;2263785;61541;82908;66102;5083;ITB hits 
system.cpu24.itb.fetch_misses;0;30;6;11;0;0;ITB misses 
system.cpu24.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu24.itb.fetch_accesses;1044522;2263815;61547;82919;66102;5083;ITB accesses 
system.cpu24.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu24.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu24.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu24.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu24.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu24.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu24.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu24.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu24.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu24.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu24.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu24.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu24.numCycles;540921525;484179698;17187328;29980629;29394533;2343750;number of cpu cycles simulated 
system.cpu24.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu24.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu24.committedInsts;12500284;33108657;476605;1234986;961365;72843;Number of instructions committed 
system.cpu24.committedOps;12500284;33108657;476605;1234986;961365;72843;Number of ops (including micro ops) committed 
system.cpu24.num_int_alu_accesses;12085210;32204580;458329;1201227;934167;70732;Number of integer alu accesses 
system.cpu24.num_fp_alu_accesses;1746;449322;6080;4420;0;0;Number of float alu accesses 
system.cpu24.num_func_calls;487077;1198082;17750;45920;34810;2766;number of times a function call or return occured 
system.cpu24.num_conditional_control_insts;1146525;3658010;46591;121741;96827;6840;number of instructions that are conditional controls 
system.cpu24.num_int_insts;12085210;32204580;458329;1201227;934167;70732;number of integer instructions 
system.cpu24.num_fp_insts;1746;449322;6080;4420;0;0;number of float instructions 
system.cpu24.num_int_register_reads;16579670;45129130;634550;1678536;1310247;97908;number of times the integer registers were read 
system.cpu24.num_int_register_writes;9642810;25028166;355562;955811;743852;56677;number of times the integer registers were written 
system.cpu24.num_fp_register_reads;890;363025;5875;2425;0;0;number of times the floating registers were read 
system.cpu24.num_fp_register_writes;896;303883;4297;2466;0;0;number of times the floating registers were written 
system.cpu24.num_mem_refs;3875609;10162649;155369;365040;279193;21782;number of memory refs 
system.cpu24.num_load_insts;2710574;7252862;106004;258502;196269;15410;Number of load instructions 
system.cpu24.num_store_insts;1165035;2909787;49365;106538;82924;6372;Number of store instructions 
system.cpu24.num_idle_cycles;506858563.741154;392263020.496395;15863970.729269;26633346.111402;26816918.326870;2150418.257124;Number of idle cycles 
system.cpu24.num_busy_cycles;34062961.258846;91916677.503605;1323357.270731;3347282.888598;2577614.673130;193331.742876;Number of busy cycles 
system.cpu24.not_idle_fraction;0.062972;0.189840;0.076996;0.111648;0.087690;0.082488;Percentage of non-idle cycles 
system.cpu24.idle_fraction;0.937028;0.810160;0.923004;0.888352;0.912310;0.917512;Percentage of idle cycles 
system.cpu24.Branches;1872107;5323374;72294;187117;147451;10869;Number of branches fetched 
system.cpu24.op_class::No_OpClass;46579;98663;2804;4275;3310;235;Class of executed instruction 
system.cpu24.op_class::IntAlu;8139296;21978896;298259;831250;650557;48648;Class of executed instruction 
system.cpu24.op_class::IntMult;48695;111220;1632;4839;3767;291;Class of executed instruction 
system.cpu24.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu24.op_class::FloatAdd;88;84108;1222;541;0;0;Class of executed instruction 
system.cpu24.op_class::FloatCmp;0;6876;0;0;0;0;Class of executed instruction 
system.cpu24.op_class::FloatCvt;0;2106;60;265;0;0;Class of executed instruction 
system.cpu24.op_class::FloatMult;0;22000;960;0;0;0;Class of executed instruction 
system.cpu24.op_class::FloatDiv;8;4336;19;80;0;0;Class of executed instruction 
system.cpu24.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu24.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu24.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu24.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu24.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu24.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu24.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu24.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu24.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu24.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu24.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu24.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu24.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu24.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu24.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu24.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu24.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu24.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu24.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu24.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu24.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu24.op_class::MemRead;2745029;7343419;107768;261520;198610;15576;Class of executed instruction 
system.cpu24.op_class::MemWrite;1165053;2914578;49382;106575;82924;6372;Class of executed instruction 
system.cpu24.op_class::IprAccess;355536;543043;14544;25659;22197;1721;Class of executed instruction 
system.cpu24.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu24.op_class::total;12500284;33109245;476650;1235004;961365;72843;Class of executed instruction 
system.cpu24.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu24.kern.inst.quiesce;8030;6091;210;349;334;25;number of quiesce instructions executed 
system.cpu24.kern.inst.hwrei;87407;120461;3372;6021;5399;422;number of hwrei instructions executed 
system.cpu24.kern.ipl_count::0;19403;31152;798;1435;1205;92;number of times we switched to this ipl 
system.cpu24.kern.ipl_count::22;4933;4969;176;307;301;24;number of times we switched to this ipl 
system.cpu24.kern.ipl_count::30;87;1946;41;55;36;1;number of times we switched to this ipl 
system.cpu24.kern.ipl_count::31;53076;63143;1904;3439;3249;257;number of times we switched to this ipl 
system.cpu24.kern.ipl_count::total;77499;101210;2919;5236;4791;374;number of times we switched to this ipl 
system.cpu24.kern.ipl_good::0;19403;31152;798;1435;1205;92;number of times we switched to this ipl from a different ipl 
system.cpu24.kern.ipl_good::22;4933;4969;176;307;301;24;number of times we switched to this ipl from a different ipl 
system.cpu24.kern.ipl_good::30;87;1946;41;55;36;1;number of times we switched to this ipl from a different ipl 
system.cpu24.kern.ipl_good::31;19316;29219;757;1381;1169;91;number of times we switched to this ipl from a different ipl 
system.cpu24.kern.ipl_good::total;43739;67286;1772;3178;2711;208;number of times we switched to this ipl from a different ipl 
system.cpu24.kern.ipl_ticks::0;4655644710000;4119229490000;162709140000;282448500000;283596030000;22657920000;number of cycles we spent at this ipl 
system.cpu24.kern.ipl_ticks::22;15134500000;16412240000;545800000;957500000;925150000;73480000;number of cycles we spent at this ipl 
system.cpu24.kern.ipl_ticks::30;865280000;13577470000;382090000;482930000;356550000;10070000;number of cycles we spent at this ipl 
system.cpu24.kern.ipl_ticks::31;737570480000;692577780000;8236250000;15917360000;9067600000;696030000;number of cycles we spent at this ipl 
system.cpu24.kern.ipl_ticks::total;5409214970000;4841796980000;171873280000;299806290000;293945330000;23437500000;number of cycles we spent at this ipl 
system.cpu24.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu24.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu24.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu24.kern.ipl_used::31;0.363931;0.462743;0.397584;0.401570;0.359803;0.354086;fraction of swpipl calls that actually changed the ipl 
system.cpu24.kern.ipl_used::total;0.564381;0.664816;0.607057;0.606952;0.565853;0.556150;fraction of swpipl calls that actually changed the ipl 
system.cpu24.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu24.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu24.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu24.kern.callpal::swpctx;26;3776;20;47;;;number of callpals executed 
system.cpu24.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu24.kern.callpal::swpipl;67458;84498;2464;4444;4117;324;number of callpals executed 
system.cpu24.kern.callpal::rdps;9866;10191;356;628;608;48;number of callpals executed 
system.cpu24.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu24.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu24.kern.callpal::rti;5020;9809;238;430;337;25;number of callpals executed 
system.cpu24.kern.callpal::rdunique;1;233;2;2;;;number of callpals executed 
system.cpu24.kern.callpal::total;82385;112940;3104;5630;5062;397;number of callpals executed 
system.cpu24.kern.mode_switch::kernel;5048;13585;258;477;337;25;number of protection mode switches 
system.cpu24.kern.mode_switch::user;0;2936;22;69;0;0;number of protection mode switches 
system.cpu24.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu24.kern.mode_switch_good::kernel;0;0.216121;0.085271;0.144654;0;0;fraction of useful protection mode switches 
system.cpu24.kern.mode_switch_good::user;nan;1;1;1;nan;nan;fraction of useful protection mode switches 
system.cpu24.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu24.kern.mode_switch_good::total;0;0.355426;0.157143;0.252747;0;0;fraction of useful protection mode switches 
system.cpu24.kern.mode_ticks::kernel;0;10166987140000;183269700000;288143000000;0;0;number of ticks spent at the given mode 
system.cpu24.kern.mode_ticks::user;0;19419750000;503280000;214820000;0;0;number of ticks spent at the given mode 
system.cpu24.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu24.kern.swap_context;27;3776;20;47;0;0;number of times the context was actually changed 
system.cpu24.icache.tags.replacements;23711;285696;2748;6098;2212;160;number of replacements 
system.cpu24.icache.tags.tagsinuse;379.162179;492.616590;506.618387;508;508;508;Cycle average of tags in use 
system.cpu24.icache.tags.total_refs;6554615;34717350;1163576;1125416;346749;4126544;Total number of references to valid blocks. 
system.cpu24.icache.tags.sampled_refs;23711;285696;2748;6098;2212;668;Sample count of references to valid blocks. 
system.cpu24.icache.tags.avg_refs;276.437729;121.518502;423.426492;184.554936;156.758137;6177.461078;Average number of references to valid blocks. 
system.cpu24.icache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu24.icache.tags.occ_blocks::cpu24.inst;379.162179;492.616590;506.618387;508;508;508;Average occupied blocks per requestor 
system.cpu24.icache.tags.occ_percent::cpu24.inst;0.740551;0.962142;0.989489;0.992188;0.992188;0.992188;Average percentage of cache occupancy 
system.cpu24.icache.tags.occ_percent::total;0.740551;0.962142;0.989489;0.992188;0.992188;0.992188;Average percentage of cache occupancy 
system.cpu24.icache.tags.occ_task_id_blocks::1024;430;506;508;508;508;508;Occupied blocks per task id 
system.cpu24.icache.tags.age_task_id_blocks_1024::2;2;2;4;2;2;2;Occupied blocks per task id 
system.cpu24.icache.tags.age_task_id_blocks_1024::3;15;;24;12;14;12;Occupied blocks per task id 
system.cpu24.icache.tags.age_task_id_blocks_1024::4;413;504;480;494;492;494;Occupied blocks per task id 
system.cpu24.icache.tags.occ_task_id_percent::1024;0.839844;0.988281;0.992188;0.992188;0.992188;0.992188;Percentage of cache occupancy per task id 
system.cpu24.icache.tags.tag_accesses;25024717;66504262;956050;2476106;1924942;145846;Number of tag accesses 
system.cpu24.icache.tags.data_accesses;25024717;66504262;956050;2476106;1924942;145846;Number of data accesses 
system.cpu24.icache.ReadReq_hits::cpu24.inst;12476135;32823473;473900;1228906;959153;72683;number of ReadReq hits 
system.cpu24.icache.ReadReq_hits::total;12476135;32823473;473900;1228906;959153;72683;number of ReadReq hits 
system.cpu24.icache.demand_hits::cpu24.inst;12476135;32823473;473900;1228906;959153;72683;number of demand (read+write) hits 
system.cpu24.icache.demand_hits::total;12476135;32823473;473900;1228906;959153;72683;number of demand (read+write) hits 
system.cpu24.icache.overall_hits::cpu24.inst;12476135;32823473;473900;1228906;959153;72683;number of overall hits 
system.cpu24.icache.overall_hits::total;12476135;32823473;473900;1228906;959153;72683;number of overall hits 
system.cpu24.icache.ReadReq_misses::cpu24.inst;24149;285772;2750;6098;2212;160;number of ReadReq misses 
system.cpu24.icache.ReadReq_misses::total;24149;285772;2750;6098;2212;160;number of ReadReq misses 
system.cpu24.icache.demand_misses::cpu24.inst;24149;285772;2750;6098;2212;160;number of demand (read+write) misses 
system.cpu24.icache.demand_misses::total;24149;285772;2750;6098;2212;160;number of demand (read+write) misses 
system.cpu24.icache.overall_misses::cpu24.inst;24149;285772;2750;6098;2212;160;number of overall misses 
system.cpu24.icache.overall_misses::total;24149;285772;2750;6098;2212;160;number of overall misses 
system.cpu24.icache.ReadReq_miss_latency::cpu24.inst;2546336249;27901458993;274017750;607394500;235502000;15982000;number of ReadReq miss cycles 
system.cpu24.icache.ReadReq_miss_latency::total;2546336249;27901458993;274017750;607394500;235502000;15982000;number of ReadReq miss cycles 
system.cpu24.icache.demand_miss_latency::cpu24.inst;2546336249;27901458993;274017750;607394500;235502000;15982000;number of demand (read+write) miss cycles 
system.cpu24.icache.demand_miss_latency::total;2546336249;27901458993;274017750;607394500;235502000;15982000;number of demand (read+write) miss cycles 
system.cpu24.icache.overall_miss_latency::cpu24.inst;2546336249;27901458993;274017750;607394500;235502000;15982000;number of overall miss cycles 
system.cpu24.icache.overall_miss_latency::total;2546336249;27901458993;274017750;607394500;235502000;15982000;number of overall miss cycles 
system.cpu24.icache.ReadReq_accesses::cpu24.inst;12500284;33109245;476650;1235004;961365;72843;number of ReadReq accesses(hits+misses) 
system.cpu24.icache.ReadReq_accesses::total;12500284;33109245;476650;1235004;961365;72843;number of ReadReq accesses(hits+misses) 
system.cpu24.icache.demand_accesses::cpu24.inst;12500284;33109245;476650;1235004;961365;72843;number of demand (read+write) accesses 
system.cpu24.icache.demand_accesses::total;12500284;33109245;476650;1235004;961365;72843;number of demand (read+write) accesses 
system.cpu24.icache.overall_accesses::cpu24.inst;12500284;33109245;476650;1235004;961365;72843;number of overall (read+write) accesses 
system.cpu24.icache.overall_accesses::total;12500284;33109245;476650;1235004;961365;72843;number of overall (read+write) accesses 
system.cpu24.icache.ReadReq_miss_rate::cpu24.inst;0.001932;0.008631;0.005769;0.004938;0.002301;0.002197;miss rate for ReadReq accesses 
system.cpu24.icache.ReadReq_miss_rate::total;0.001932;0.008631;0.005769;0.004938;0.002301;0.002197;miss rate for ReadReq accesses 
system.cpu24.icache.demand_miss_rate::cpu24.inst;0.001932;0.008631;0.005769;0.004938;0.002301;0.002197;miss rate for demand accesses 
system.cpu24.icache.demand_miss_rate::total;0.001932;0.008631;0.005769;0.004938;0.002301;0.002197;miss rate for demand accesses 
system.cpu24.icache.overall_miss_rate::cpu24.inst;0.001932;0.008631;0.005769;0.004938;0.002301;0.002197;miss rate for overall accesses 
system.cpu24.icache.overall_miss_rate::total;0.001932;0.008631;0.005769;0.004938;0.002301;0.002197;miss rate for overall accesses 
system.cpu24.icache.ReadReq_avg_miss_latency::cpu24.inst;105442.720154;97635.384128;99642.818182;99605.526402;106465.641953;99887.500000;average ReadReq miss latency 
system.cpu24.icache.ReadReq_avg_miss_latency::total;105442.720154;97635.384128;99642.818182;99605.526402;106465.641953;99887.500000;average ReadReq miss latency 
system.cpu24.icache.demand_avg_miss_latency::cpu24.inst;105442.720154;97635.384128;99642.818182;99605.526402;106465.641953;99887.500000;average overall miss latency 
system.cpu24.icache.demand_avg_miss_latency::total;105442.720154;97635.384128;99642.818182;99605.526402;106465.641953;99887.500000;average overall miss latency 
system.cpu24.icache.overall_avg_miss_latency::cpu24.inst;105442.720154;97635.384128;99642.818182;99605.526402;106465.641953;99887.500000;average overall miss latency 
system.cpu24.icache.overall_avg_miss_latency::total;105442.720154;97635.384128;99642.818182;99605.526402;106465.641953;99887.500000;average overall miss latency 
system.cpu24.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu24.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu24.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu24.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu24.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu24.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu24.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu24.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu24.icache.ReadReq_mshr_misses::cpu24.inst;24149;285772;2750;6098;2212;160;number of ReadReq MSHR misses 
system.cpu24.icache.ReadReq_mshr_misses::total;24149;285772;2750;6098;2212;160;number of ReadReq MSHR misses 
system.cpu24.icache.demand_mshr_misses::cpu24.inst;24149;285772;2750;6098;2212;160;number of demand (read+write) MSHR misses 
system.cpu24.icache.demand_mshr_misses::total;24149;285772;2750;6098;2212;160;number of demand (read+write) MSHR misses 
system.cpu24.icache.overall_mshr_misses::cpu24.inst;24149;285772;2750;6098;2212;160;number of overall MSHR misses 
system.cpu24.icache.overall_mshr_misses::total;24149;285772;2750;6098;2212;160;number of overall MSHR misses 
system.cpu24.icache.ReadReq_mshr_miss_latency::cpu24.inst;1918382751;20556368007;203047250;450250500;177693000;11863000;number of ReadReq MSHR miss cycles 
system.cpu24.icache.ReadReq_mshr_miss_latency::total;1918382751;20556368007;203047250;450250500;177693000;11863000;number of ReadReq MSHR miss cycles 
system.cpu24.icache.demand_mshr_miss_latency::cpu24.inst;1918382751;20556368007;203047250;450250500;177693000;11863000;number of demand (read+write) MSHR miss cycles 
system.cpu24.icache.demand_mshr_miss_latency::total;1918382751;20556368007;203047250;450250500;177693000;11863000;number of demand (read+write) MSHR miss cycles 
system.cpu24.icache.overall_mshr_miss_latency::cpu24.inst;1918382751;20556368007;203047250;450250500;177693000;11863000;number of overall MSHR miss cycles 
system.cpu24.icache.overall_mshr_miss_latency::total;1918382751;20556368007;203047250;450250500;177693000;11863000;number of overall MSHR miss cycles 
system.cpu24.icache.ReadReq_mshr_miss_rate::cpu24.inst;0.001932;0.008631;0.005769;0.004938;0.002301;0.002197;mshr miss rate for ReadReq accesses 
system.cpu24.icache.ReadReq_mshr_miss_rate::total;0.001932;0.008631;0.005769;0.004938;0.002301;0.002197;mshr miss rate for ReadReq accesses 
system.cpu24.icache.demand_mshr_miss_rate::cpu24.inst;0.001932;0.008631;0.005769;0.004938;0.002301;0.002197;mshr miss rate for demand accesses 
system.cpu24.icache.demand_mshr_miss_rate::total;0.001932;0.008631;0.005769;0.004938;0.002301;0.002197;mshr miss rate for demand accesses 
system.cpu24.icache.overall_mshr_miss_rate::cpu24.inst;0.001932;0.008631;0.005769;0.004938;0.002301;0.002197;mshr miss rate for overall accesses 
system.cpu24.icache.overall_mshr_miss_rate::total;0.001932;0.008631;0.005769;0.004938;0.002301;0.002197;mshr miss rate for overall accesses 
system.cpu24.icache.ReadReq_avg_mshr_miss_latency::cpu24.inst;79439.428175;71932.757607;73835.363636;73835.765825;80331.374322;74143.750000;average ReadReq mshr miss latency 
system.cpu24.icache.ReadReq_avg_mshr_miss_latency::total;79439.428175;71932.757607;73835.363636;73835.765825;80331.374322;74143.750000;average ReadReq mshr miss latency 
system.cpu24.icache.demand_avg_mshr_miss_latency::cpu24.inst;79439.428175;71932.757607;73835.363636;73835.765825;80331.374322;74143.750000;average overall mshr miss latency 
system.cpu24.icache.demand_avg_mshr_miss_latency::total;79439.428175;71932.757607;73835.363636;73835.765825;80331.374322;74143.750000;average overall mshr miss latency 
system.cpu24.icache.overall_avg_mshr_miss_latency::cpu24.inst;79439.428175;71932.757607;73835.363636;73835.765825;80331.374322;74143.750000;average overall mshr miss latency 
system.cpu24.icache.overall_avg_mshr_miss_latency::total;79439.428175;71932.757607;73835.363636;73835.765825;80331.374322;74143.750000;average overall mshr miss latency 
system.cpu24.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu24.dcache.tags.replacements;74981;258812;2803;9374;5765;518;number of replacements 
system.cpu24.dcache.tags.tagsinuse;461.263908;816.895572;795.350601;725.928136;677.172250;666.125158;Cycle average of tags in use 
system.cpu24.dcache.tags.total_refs;986788;9174721;759206;89412;29395;2067395;Total number of references to valid blocks. 
system.cpu24.dcache.tags.sampled_refs;74981;258812;2803;9374;5765;1180;Sample count of references to valid blocks. 
system.cpu24.dcache.tags.avg_refs;13.160507;35.449365;270.854798;9.538297;5.098873;1752.029661;Average number of references to valid blocks. 
system.cpu24.dcache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu24.dcache.tags.occ_blocks::cpu24.data;461.263908;816.895572;795.350601;725.928136;677.172250;666.125158;Average occupied blocks per requestor 
system.cpu24.dcache.tags.occ_percent::cpu24.data;0.450453;0.797750;0.776710;0.708914;0.661301;0.650513;Average percentage of cache occupancy 
system.cpu24.dcache.tags.occ_percent::total;0.450453;0.797750;0.776710;0.708914;0.661301;0.650513;Average percentage of cache occupancy 
system.cpu24.dcache.tags.occ_task_id_blocks::1024;614;759;756;710;663;662;Occupied blocks per task id 
system.cpu24.dcache.tags.age_task_id_blocks_1024::3;10;3;15;11;11;11;Occupied blocks per task id 
system.cpu24.dcache.tags.age_task_id_blocks_1024::4;604;756;741;699;652;651;Occupied blocks per task id 
system.cpu24.dcache.tags.occ_task_id_percent::1024;0.599609;0.741211;0.738281;0.693359;0.647461;0.646484;Percentage of cache occupancy per task id 
system.cpu24.dcache.tags.tag_accesses;7845954;20691025;314069;741743;565938;44208;Number of tag accesses 
system.cpu24.dcache.tags.data_accesses;7845954;20691025;314069;741743;565938;44208;Number of data accesses 
system.cpu24.dcache.ReadReq_hits::cpu24.data;2551093;6830887;100768;244018;185692;14489;number of ReadReq hits 
system.cpu24.dcache.ReadReq_hits::total;2551093;6830887;100768;244018;185692;14489;number of ReadReq hits 
system.cpu24.dcache.WriteReq_hits::cpu24.data;1120576;2758780;47058;102679;79791;6161;number of WriteReq hits 
system.cpu24.dcache.WriteReq_hits::total;1120576;2758780;47058;102679;79791;6161;number of WriteReq hits 
system.cpu24.dcache.LoadLockedReq_hits::cpu24.data;26913;39271;900;1356;1367;109;number of LoadLockedReq hits 
system.cpu24.dcache.LoadLockedReq_hits::total;26913;39271;900;1356;1367;109;number of LoadLockedReq hits 
system.cpu24.dcache.StoreCondReq_hits::cpu24.data;11975;26137;540;904;714;55;number of StoreCondReq hits 
system.cpu24.dcache.StoreCondReq_hits::total;11975;26137;540;904;714;55;number of StoreCondReq hits 
system.cpu24.dcache.demand_hits::cpu24.data;3671669;9589667;147826;346697;265483;20650;number of demand (read+write) hits 
system.cpu24.dcache.demand_hits::total;3671669;9589667;147826;346697;265483;20650;number of demand (read+write) hits 
system.cpu24.dcache.overall_hits::cpu24.data;3671669;9589667;147826;346697;265483;20650;number of overall hits 
system.cpu24.dcache.overall_hits::total;3671669;9589667;147826;346697;265483;20650;number of overall hits 
system.cpu24.dcache.ReadReq_misses::cpu24.data;130272;364828;4124;12787;9042;800;number of ReadReq misses 
system.cpu24.dcache.ReadReq_misses::total;130272;364828;4124;12787;9042;800;number of ReadReq misses 
system.cpu24.dcache.WriteReq_misses::cpu24.data;7704;78057;796;1406;945;41;number of WriteReq misses 
system.cpu24.dcache.WriteReq_misses::total;7704;78057;796;1406;945;41;number of WriteReq misses 
system.cpu24.dcache.LoadLockedReq_misses::cpu24.data;2217;17575;171;328;168;12;number of LoadLockedReq misses 
system.cpu24.dcache.LoadLockedReq_misses::total;2217;17575;171;328;168;12;number of LoadLockedReq misses 
system.cpu24.dcache.StoreCondReq_misses::cpu24.data;4938;27709;366;626;405;24;number of StoreCondReq misses 
system.cpu24.dcache.StoreCondReq_misses::total;4938;27709;366;626;405;24;number of StoreCondReq misses 
system.cpu24.dcache.demand_misses::cpu24.data;137976;442885;4920;14193;9987;841;number of demand (read+write) misses 
system.cpu24.dcache.demand_misses::total;137976;442885;4920;14193;9987;841;number of demand (read+write) misses 
system.cpu24.dcache.overall_misses::cpu24.data;137976;442885;4920;14193;9987;841;number of overall misses 
system.cpu24.dcache.overall_misses::total;137976;442885;4920;14193;9987;841;number of overall misses 
system.cpu24.dcache.ReadReq_miss_latency::cpu24.data;10672190641;25829562807;313614002;927392119;656892203;57392755;number of ReadReq miss cycles 
system.cpu24.dcache.ReadReq_miss_latency::total;10672190641;25829562807;313614002;927392119;656892203;57392755;number of ReadReq miss cycles 
system.cpu24.dcache.WriteReq_miss_latency::cpu24.data;479697437;4866151685;56618135;88497323;58426759;2452971;number of WriteReq miss cycles 
system.cpu24.dcache.WriteReq_miss_latency::total;479697437;4866151685;56618135;88497323;58426759;2452971;number of WriteReq miss cycles 
system.cpu24.dcache.LoadLockedReq_miss_latency::cpu24.data;184381133;1116876959;11222988;23781976;14055713;1078748;number of LoadLockedReq miss cycles 
system.cpu24.dcache.LoadLockedReq_miss_latency::total;184381133;1116876959;11222988;23781976;14055713;1078748;number of LoadLockedReq miss cycles 
system.cpu24.dcache.StoreCondReq_miss_latency::cpu24.data;238206275;1664445976;20430865;35934737;20910769;1247986;number of StoreCondReq miss cycles 
system.cpu24.dcache.StoreCondReq_miss_latency::total;238206275;1664445976;20430865;35934737;20910769;1247986;number of StoreCondReq miss cycles 
system.cpu24.dcache.StoreCondFailReq_miss_latency::cpu24.data;53442000;5076000;1366000;668000;2880000;144000;number of StoreCondFailReq miss cycles 
system.cpu24.dcache.StoreCondFailReq_miss_latency::total;53442000;5076000;1366000;668000;2880000;144000;number of StoreCondFailReq miss cycles 
system.cpu24.dcache.demand_miss_latency::cpu24.data;11151888078;30695714492;370232137;1015889442;715318962;59845726;number of demand (read+write) miss cycles 
system.cpu24.dcache.demand_miss_latency::total;11151888078;30695714492;370232137;1015889442;715318962;59845726;number of demand (read+write) miss cycles 
system.cpu24.dcache.overall_miss_latency::cpu24.data;11151888078;30695714492;370232137;1015889442;715318962;59845726;number of overall miss cycles 
system.cpu24.dcache.overall_miss_latency::total;11151888078;30695714492;370232137;1015889442;715318962;59845726;number of overall miss cycles 
system.cpu24.dcache.ReadReq_accesses::cpu24.data;2681365;7195715;104892;256805;194734;15289;number of ReadReq accesses(hits+misses) 
system.cpu24.dcache.ReadReq_accesses::total;2681365;7195715;104892;256805;194734;15289;number of ReadReq accesses(hits+misses) 
system.cpu24.dcache.WriteReq_accesses::cpu24.data;1128280;2836837;47854;104085;80736;6202;number of WriteReq accesses(hits+misses) 
system.cpu24.dcache.WriteReq_accesses::total;1128280;2836837;47854;104085;80736;6202;number of WriteReq accesses(hits+misses) 
system.cpu24.dcache.LoadLockedReq_accesses::cpu24.data;29130;56846;1071;1684;1535;121;number of LoadLockedReq accesses(hits+misses) 
system.cpu24.dcache.LoadLockedReq_accesses::total;29130;56846;1071;1684;1535;121;number of LoadLockedReq accesses(hits+misses) 
system.cpu24.dcache.StoreCondReq_accesses::cpu24.data;16913;53846;906;1530;1119;79;number of StoreCondReq accesses(hits+misses) 
system.cpu24.dcache.StoreCondReq_accesses::total;16913;53846;906;1530;1119;79;number of StoreCondReq accesses(hits+misses) 
system.cpu24.dcache.demand_accesses::cpu24.data;3809645;10032552;152746;360890;275470;21491;number of demand (read+write) accesses 
system.cpu24.dcache.demand_accesses::total;3809645;10032552;152746;360890;275470;21491;number of demand (read+write) accesses 
system.cpu24.dcache.overall_accesses::cpu24.data;3809645;10032552;152746;360890;275470;21491;number of overall (read+write) accesses 
system.cpu24.dcache.overall_accesses::total;3809645;10032552;152746;360890;275470;21491;number of overall (read+write) accesses 
system.cpu24.dcache.ReadReq_miss_rate::cpu24.data;0.048584;0.050701;0.039317;0.049793;0.046433;0.052325;miss rate for ReadReq accesses 
system.cpu24.dcache.ReadReq_miss_rate::total;0.048584;0.050701;0.039317;0.049793;0.046433;0.052325;miss rate for ReadReq accesses 
system.cpu24.dcache.WriteReq_miss_rate::cpu24.data;0.006828;0.027516;0.016634;0.013508;0.011705;0.006611;miss rate for WriteReq accesses 
system.cpu24.dcache.WriteReq_miss_rate::total;0.006828;0.027516;0.016634;0.013508;0.011705;0.006611;miss rate for WriteReq accesses 
system.cpu24.dcache.LoadLockedReq_miss_rate::cpu24.data;0.076107;0.309169;0.159664;0.194774;0.109446;0.099174;miss rate for LoadLockedReq accesses 
system.cpu24.dcache.LoadLockedReq_miss_rate::total;0.076107;0.309169;0.159664;0.194774;0.109446;0.099174;miss rate for LoadLockedReq accesses 
system.cpu24.dcache.StoreCondReq_miss_rate::cpu24.data;0.291965;0.514597;0.403974;0.409150;0.361930;0.303797;miss rate for StoreCondReq accesses 
system.cpu24.dcache.StoreCondReq_miss_rate::total;0.291965;0.514597;0.403974;0.409150;0.361930;0.303797;miss rate for StoreCondReq accesses 
system.cpu24.dcache.demand_miss_rate::cpu24.data;0.036218;0.044145;0.032210;0.039328;0.036254;0.039133;miss rate for demand accesses 
system.cpu24.dcache.demand_miss_rate::total;0.036218;0.044145;0.032210;0.039328;0.036254;0.039133;miss rate for demand accesses 
system.cpu24.dcache.overall_miss_rate::cpu24.data;0.036218;0.044145;0.032210;0.039328;0.036254;0.039133;miss rate for overall accesses 
system.cpu24.dcache.overall_miss_rate::total;0.036218;0.044145;0.032210;0.039328;0.036254;0.039133;miss rate for overall accesses 
system.cpu24.dcache.ReadReq_avg_miss_latency::cpu24.data;81922.367362;70799.288451;76046.072260;72526.168687;72648.993917;71740.943750;average ReadReq miss latency 
system.cpu24.dcache.ReadReq_avg_miss_latency::total;81922.367362;70799.288451;76046.072260;72526.168687;72648.993917;71740.943750;average ReadReq miss latency 
system.cpu24.dcache.WriteReq_avg_miss_latency::cpu24.data;62266.022456;62341.003177;71128.310302;62942.619488;61827.258201;59828.560976;average WriteReq miss latency 
system.cpu24.dcache.WriteReq_avg_miss_latency::total;62266.022456;62341.003177;71128.310302;62942.619488;61827.258201;59828.560976;average WriteReq miss latency 
system.cpu24.dcache.LoadLockedReq_avg_miss_latency::cpu24.data;83166.952188;63549.186856;65631.508772;72506.024390;83664.958333;89895.666667;average LoadLockedReq miss latency 
system.cpu24.dcache.LoadLockedReq_avg_miss_latency::total;83166.952188;63549.186856;65631.508772;72506.024390;83664.958333;89895.666667;average LoadLockedReq miss latency 
system.cpu24.dcache.StoreCondReq_avg_miss_latency::cpu24.data;48239.423856;60068.785449;55822.035519;57403.733227;51631.528395;51999.416667;average StoreCondReq miss latency 
system.cpu24.dcache.StoreCondReq_avg_miss_latency::total;48239.423856;60068.785449;55822.035519;57403.733227;51631.528395;51999.416667;average StoreCondReq miss latency 
system.cpu24.dcache.StoreCondFailReq_avg_miss_latency::cpu24.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu24.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu24.dcache.demand_avg_miss_latency::cpu24.data;80824.839668;69308.543961;75250.434350;71576.794335;71625.008711;71160.197384;average overall miss latency 
system.cpu24.dcache.demand_avg_miss_latency::total;80824.839668;69308.543961;75250.434350;71576.794335;71625.008711;71160.197384;average overall miss latency 
system.cpu24.dcache.overall_avg_miss_latency::cpu24.data;80824.839668;69308.543961;75250.434350;71576.794335;71625.008711;71160.197384;average overall miss latency 
system.cpu24.dcache.overall_avg_miss_latency::total;80824.839668;69308.543961;75250.434350;71576.794335;71625.008711;71160.197384;average overall miss latency 
system.cpu24.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu24.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu24.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu24.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu24.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu24.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu24.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu24.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu24.dcache.writebacks::writebacks;3171;28865;341;559;266;22;number of writebacks 
system.cpu24.dcache.writebacks::total;3171;28865;341;559;266;22;number of writebacks 
system.cpu24.dcache.ReadReq_mshr_misses::cpu24.data;130272;364828;4124;12787;9042;800;number of ReadReq MSHR misses 
system.cpu24.dcache.ReadReq_mshr_misses::total;130272;364828;4124;12787;9042;800;number of ReadReq MSHR misses 
system.cpu24.dcache.WriteReq_mshr_misses::cpu24.data;7704;78057;796;1406;945;41;number of WriteReq MSHR misses 
system.cpu24.dcache.WriteReq_mshr_misses::total;7704;78057;796;1406;945;41;number of WriteReq MSHR misses 
system.cpu24.dcache.LoadLockedReq_mshr_misses::cpu24.data;2217;17575;171;328;168;12;number of LoadLockedReq MSHR misses 
system.cpu24.dcache.LoadLockedReq_mshr_misses::total;2217;17575;171;328;168;12;number of LoadLockedReq MSHR misses 
system.cpu24.dcache.StoreCondReq_mshr_misses::cpu24.data;4938;27703;366;625;405;24;number of StoreCondReq MSHR misses 
system.cpu24.dcache.StoreCondReq_mshr_misses::total;4938;27703;366;625;405;24;number of StoreCondReq MSHR misses 
system.cpu24.dcache.demand_mshr_misses::cpu24.data;137976;442885;4920;14193;9987;841;number of demand (read+write) MSHR misses 
system.cpu24.dcache.demand_mshr_misses::total;137976;442885;4920;14193;9987;841;number of demand (read+write) MSHR misses 
system.cpu24.dcache.overall_mshr_misses::cpu24.data;137976;442885;4920;14193;9987;841;number of overall MSHR misses 
system.cpu24.dcache.overall_mshr_misses::total;137976;442885;4920;14193;9987;841;number of overall MSHR misses 
system.cpu24.dcache.ReadReq_mshr_miss_latency::cpu24.data;7361492359;17380775193;212998998;628518881;441245797;38002245;number of ReadReq MSHR miss cycles 
system.cpu24.dcache.ReadReq_mshr_miss_latency::total;7361492359;17380775193;212998998;628518881;441245797;38002245;number of ReadReq MSHR miss cycles 
system.cpu24.dcache.WriteReq_mshr_miss_latency::cpu24.data;244552563;2807620315;34399865;49707677;32257241;1230029;number of WriteReq MSHR miss cycles 
system.cpu24.dcache.WriteReq_mshr_miss_latency::total;244552563;2807620315;34399865;49707677;32257241;1230029;number of WriteReq MSHR miss cycles 
system.cpu24.dcache.LoadLockedReq_mshr_miss_latency::cpu24.data;128844867;727501041;7340012;16273024;9891287;773252;number of LoadLockedReq MSHR miss cycles 
system.cpu24.dcache.LoadLockedReq_mshr_miss_latency::total;128844867;727501041;7340012;16273024;9891287;773252;number of LoadLockedReq MSHR miss cycles 
system.cpu24.dcache.StoreCondReq_mshr_miss_latency::cpu24.data;116998725;991730024;11360135;19609263;10367231;618014;number of StoreCondReq MSHR miss cycles 
system.cpu24.dcache.StoreCondReq_mshr_miss_latency::total;116998725;991730024;11360135;19609263;10367231;618014;number of StoreCondReq MSHR miss cycles 
system.cpu24.dcache.StoreCondFailReq_mshr_miss_latency::cpu24.data;37800000;3580000;970000;470000;2110000;100000;number of StoreCondFailReq MSHR miss cycles 
system.cpu24.dcache.StoreCondFailReq_mshr_miss_latency::total;37800000;3580000;970000;470000;2110000;100000;number of StoreCondFailReq MSHR miss cycles 
system.cpu24.dcache.demand_mshr_miss_latency::cpu24.data;7606044922;20188395508;247398863;678226558;473503038;39232274;number of demand (read+write) MSHR miss cycles 
system.cpu24.dcache.demand_mshr_miss_latency::total;7606044922;20188395508;247398863;678226558;473503038;39232274;number of demand (read+write) MSHR miss cycles 
system.cpu24.dcache.overall_mshr_miss_latency::cpu24.data;7606044922;20188395508;247398863;678226558;473503038;39232274;number of overall MSHR miss cycles 
system.cpu24.dcache.overall_mshr_miss_latency::total;7606044922;20188395508;247398863;678226558;473503038;39232274;number of overall MSHR miss cycles 
system.cpu24.dcache.ReadReq_mshr_uncacheable_latency::cpu24.data;17418000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu24.dcache.ReadReq_mshr_uncacheable_latency::total;17418000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu24.dcache.WriteReq_mshr_uncacheable_latency::cpu24.data;1219319000;1894321000;51059000;86146000;78194000;5836000;number of WriteReq MSHR uncacheable cycles 
system.cpu24.dcache.WriteReq_mshr_uncacheable_latency::total;1219319000;1894321000;51059000;86146000;78194000;5836000;number of WriteReq MSHR uncacheable cycles 
system.cpu24.dcache.overall_mshr_uncacheable_latency::cpu24.data;1236737000;1894321000;51059000;86146000;78194000;5836000;number of overall MSHR uncacheable cycles 
system.cpu24.dcache.overall_mshr_uncacheable_latency::total;1236737000;1894321000;51059000;86146000;78194000;5836000;number of overall MSHR uncacheable cycles 
system.cpu24.dcache.ReadReq_mshr_miss_rate::cpu24.data;0.048584;0.050701;0.039317;0.049793;0.046433;0.052325;mshr miss rate for ReadReq accesses 
system.cpu24.dcache.ReadReq_mshr_miss_rate::total;0.048584;0.050701;0.039317;0.049793;0.046433;0.052325;mshr miss rate for ReadReq accesses 
system.cpu24.dcache.WriteReq_mshr_miss_rate::cpu24.data;0.006828;0.027516;0.016634;0.013508;0.011705;0.006611;mshr miss rate for WriteReq accesses 
system.cpu24.dcache.WriteReq_mshr_miss_rate::total;0.006828;0.027516;0.016634;0.013508;0.011705;0.006611;mshr miss rate for WriteReq accesses 
system.cpu24.dcache.LoadLockedReq_mshr_miss_rate::cpu24.data;0.076107;0.309169;0.159664;0.194774;0.109446;0.099174;mshr miss rate for LoadLockedReq accesses 
system.cpu24.dcache.LoadLockedReq_mshr_miss_rate::total;0.076107;0.309169;0.159664;0.194774;0.109446;0.099174;mshr miss rate for LoadLockedReq accesses 
system.cpu24.dcache.StoreCondReq_mshr_miss_rate::cpu24.data;0.291965;0.514486;0.403974;0.408497;0.361930;0.303797;mshr miss rate for StoreCondReq accesses 
system.cpu24.dcache.StoreCondReq_mshr_miss_rate::total;0.291965;0.514486;0.403974;0.408497;0.361930;0.303797;mshr miss rate for StoreCondReq accesses 
system.cpu24.dcache.demand_mshr_miss_rate::cpu24.data;0.036218;0.044145;0.032210;0.039328;0.036254;0.039133;mshr miss rate for demand accesses 
system.cpu24.dcache.demand_mshr_miss_rate::total;0.036218;0.044145;0.032210;0.039328;0.036254;0.039133;mshr miss rate for demand accesses 
system.cpu24.dcache.overall_mshr_miss_rate::cpu24.data;0.036218;0.044145;0.032210;0.039328;0.036254;0.039133;mshr miss rate for overall accesses 
system.cpu24.dcache.overall_mshr_miss_rate::total;0.036218;0.044145;0.032210;0.039328;0.036254;0.039133;mshr miss rate for overall accesses 
system.cpu24.dcache.ReadReq_avg_mshr_miss_latency::cpu24.data;56508.630857;47641.012184;51648.641610;49152.958552;48799.579407;47502.806250;average ReadReq mshr miss latency 
system.cpu24.dcache.ReadReq_avg_mshr_miss_latency::total;56508.630857;47641.012184;51648.641610;49152.958552;48799.579407;47502.806250;average ReadReq mshr miss latency 
system.cpu24.dcache.WriteReq_avg_mshr_miss_latency::cpu24.data;31743.582944;35968.847317;43215.910804;35353.966572;34134.646561;30000.707317;average WriteReq mshr miss latency 
system.cpu24.dcache.WriteReq_avg_mshr_miss_latency::total;31743.582944;35968.847317;43215.910804;35353.966572;34134.646561;30000.707317;average WriteReq mshr miss latency 
system.cpu24.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu24.data;58116.764547;41394.084836;42924.046784;49612.878049;58876.708333;64437.666667;average LoadLockedReq mshr miss latency 
system.cpu24.dcache.LoadLockedReq_avg_mshr_miss_latency::total;58116.764547;41394.084836;42924.046784;49612.878049;58876.708333;64437.666667;average LoadLockedReq mshr miss latency 
system.cpu24.dcache.StoreCondReq_avg_mshr_miss_latency::cpu24.data;23693.544957;35798.650832;31038.620219;31374.820800;25598.101235;25750.583333;average StoreCondReq mshr miss latency 
system.cpu24.dcache.StoreCondReq_avg_mshr_miss_latency::total;23693.544957;35798.650832;31038.620219;31374.820800;25598.101235;25750.583333;average StoreCondReq mshr miss latency 
system.cpu24.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu24.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu24.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu24.dcache.demand_avg_mshr_miss_latency::cpu24.data;55125.854656;45583.832164;50284.321748;47785.990136;47411.939321;46649.552913;average overall mshr miss latency 
system.cpu24.dcache.demand_avg_mshr_miss_latency::total;55125.854656;45583.832164;50284.321748;47785.990136;47411.939321;46649.552913;average overall mshr miss latency 
system.cpu24.dcache.overall_avg_mshr_miss_latency::cpu24.data;55125.854656;45583.832164;50284.321748;47785.990136;47411.939321;46649.552913;average overall mshr miss latency 
system.cpu24.dcache.overall_avg_mshr_miss_latency::total;55125.854656;45583.832164;50284.321748;47785.990136;47411.939321;46649.552913;average overall mshr miss latency 
system.cpu24.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu24.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu24.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu24.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu24.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu24.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu24.dcache.overall_avg_mshr_uncacheable_latency::cpu24.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu24.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu24.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu25.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu25.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu25.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu25.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu25.dtb.read_hits;2684964;2925992;115885;195289;205679;15676;DTB read hits 
system.cpu25.dtb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu25.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu25.dtb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu25.dtb.write_hits;1157086;1232413;49111;80938;84658;6368;DTB write hits 
system.cpu25.dtb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu25.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu25.dtb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu25.dtb.data_hits;3842050;4158405;164996;276227;290337;22044;DTB hits 
system.cpu25.dtb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu25.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu25.dtb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu25.itb.fetch_hits;1043706;1030356;39440;66234;66162;5083;ITB hits 
system.cpu25.itb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu25.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu25.itb.fetch_accesses;1043706;1030356;39440;66234;66162;5083;ITB accesses 
system.cpu25.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu25.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu25.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu25.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu25.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu25.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu25.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu25.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu25.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu25.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu25.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu25.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu25.numCycles;540921527;484179698;17187304;29980652;29394532;2343750;number of cpu cycles simulated 
system.cpu25.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu25.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu25.committedInsts;12431740;13921025;549365;927852;1007425;73459;Number of instructions committed 
system.cpu25.committedOps;12431740;13921025;549365;927852;1007425;73459;Number of ops (including micro ops) committed 
system.cpu25.num_int_alu_accesses;12020116;13512922;533485;901176;979678;71327;Number of integer alu accesses 
system.cpu25.num_fp_alu_accesses;1746;938;134;0;0;0;Number of float alu accesses 
system.cpu25.num_func_calls;486583;531316;21012;34994;35848;2766;number of times a function call or return occured 
system.cpu25.num_conditional_control_insts;1120777;1275528;50555;87698;106025;7127;number of instructions that are conditional controls 
system.cpu25.num_int_insts;12020116;13512922;533485;901176;979678;71327;number of integer instructions 
system.cpu25.num_fp_insts;1746;938;134;0;0;0;number of float instructions 
system.cpu25.num_int_register_reads;16507707;18777972;740573;1251162;1375454;98524;number of times the integer registers were read 
system.cpu25.num_int_register_writes;9604759;10834995;426886;721264;777689;56985;number of times the integer registers were written 
system.cpu25.num_fp_register_reads;890;462;66;0;0;0;number of times the floating registers were read 
system.cpu25.num_fp_register_writes;896;476;68;0;0;0;number of times the floating registers were written 
system.cpu25.num_mem_refs;3847280;4163542;165221;276567;290674;22069;number of memory refs 
system.cpu25.num_load_insts;2685098;2926062;115895;195289;205679;15676;Number of load instructions 
system.cpu25.num_store_insts;1162182;1237480;49326;81278;84995;6393;Number of store instructions 
system.cpu25.num_idle_cycles;507073530.412037;446725680.692702;15705615.123939;27484185.432469;26696154.192156;2148156.082310;Number of idle cycles 
system.cpu25.num_busy_cycles;33847996.587963;37454017.307298;1481688.876061;2496466.567531;2698377.807844;195593.917690;Number of busy cycles 
system.cpu25.not_idle_fraction;0.062575;0.077356;0.086208;0.083269;0.091799;0.083453;Percentage of non-idle cycles 
system.cpu25.idle_fraction;0.937425;0.922644;0.913792;0.916731;0.908201;0.916547;Percentage of idle cycles 
system.cpu25.Branches;1842534;2043578;80817;138288;158130;11177;Number of branches fetched 
system.cpu25.op_class::No_OpClass;46541;49263;1808;3128;3397;235;Class of executed instruction 
system.cpu25.op_class::IntAlu;8099481;9271650;365643;620067;684870;48977;Class of executed instruction 
system.cpu25.op_class::IntMult;48638;56424;2134;3701;3910;291;Class of executed instruction 
system.cpu25.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu25.op_class::FloatAdd;88;28;4;0;0;0;Class of executed instruction 
system.cpu25.op_class::FloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu25.op_class::FloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu25.op_class::FloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu25.op_class::FloatDiv;8;0;0;0;0;0;Class of executed instruction 
system.cpu25.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu25.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu25.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu25.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu25.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu25.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu25.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu25.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu25.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu25.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu25.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu25.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu25.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu25.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu25.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu25.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu25.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu25.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu25.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu25.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu25.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu25.op_class::MemRead;2719527;2957137;117347;197502;208032;15842;Class of executed instruction 
system.cpu25.op_class::MemWrite;1162197;1237494;49328;81278;84995;6393;Class of executed instruction 
system.cpu25.op_class::IprAccess;355260;349029;13101;22176;22221;1721;Class of executed instruction 
system.cpu25.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu25.op_class::total;12431740;13921025;549365;927852;1007425;73459;Class of executed instruction 
system.cpu25.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu25.kern.inst.quiesce;8046;5022;209;337;333;25;number of quiesce instructions executed 
system.cpu25.kern.inst.hwrei;87339;85967;3155;5402;5407;422;number of hwrei instructions executed 
system.cpu25.kern.ipl_count::0;19388;19453;718;1223;1207;92;number of times we switched to this ipl 
system.cpu25.kern.ipl_count::22;4929;4958;176;307;301;24;number of times we switched to this ipl 
system.cpu25.kern.ipl_count::30;87;67;33;33;36;1;number of times we switched to this ipl 
system.cpu25.kern.ipl_count::31;53035;51438;1873;3216;3253;257;number of times we switched to this ipl 
system.cpu25.kern.ipl_count::total;77439;75916;2800;4779;4797;374;number of times we switched to this ipl 
system.cpu25.kern.ipl_good::0;19388;19453;718;1223;1207;92;number of times we switched to this ipl from a different ipl 
system.cpu25.kern.ipl_good::22;4929;4958;176;307;301;24;number of times we switched to this ipl from a different ipl 
system.cpu25.kern.ipl_good::30;87;67;33;33;36;1;number of times we switched to this ipl from a different ipl 
system.cpu25.kern.ipl_good::31;19301;19386;685;1190;1171;91;number of times we switched to this ipl from a different ipl 
system.cpu25.kern.ipl_good::total;43705;43864;1612;2753;2715;208;number of times we switched to this ipl from a different ipl 
system.cpu25.kern.ipl_ticks::0;4651973180000;4676519870000;165633060000;289319050000;283382200000;22657760000;number of cycles we spent at this ipl 
system.cpu25.kern.ipl_ticks::22;15117780000;15276670000;541020000;945150000;924720000;73470000;number of cycles we spent at this ipl 
system.cpu25.kern.ipl_ticks::30;865580000;667400000;325780000;326110000;356710000;10090000;number of cycles we spent at this ipl 
system.cpu25.kern.ipl_ticks::31;741258450000;149333040000;5373180000;9216210000;9281690000;696180000;number of cycles we spent at this ipl 
system.cpu25.kern.ipl_ticks::total;5409214990000;4841796980000;171873040000;299806520000;293945320000;23437500000;number of cycles we spent at this ipl 
system.cpu25.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu25.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu25.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu25.kern.ipl_used::31;0.363929;0.376881;0.365723;0.370025;0.359975;0.354086;fraction of swpipl calls that actually changed the ipl 
system.cpu25.kern.ipl_used::total;0.564380;0.577797;0.575714;0.576062;0.565979;0.556150;fraction of swpipl calls that actually changed the ipl 
system.cpu25.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu25.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu25.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu25.kern.callpal::swpctx;26;14;2;;;;number of callpals executed 
system.cpu25.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu25.kern.callpal::swpipl;67406;65866;2382;4099;4123;324;number of callpals executed 
system.cpu25.kern.callpal::rdps;9858;10037;353;623;610;48;number of callpals executed 
system.cpu25.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu25.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu25.kern.callpal::rti;5016;5025;209;340;337;25;number of callpals executed 
system.cpu25.kern.callpal::rdunique;1;;;;;;number of callpals executed 
system.cpu25.kern.callpal::total;82321;80942;2946;5062;5070;397;number of callpals executed 
system.cpu25.kern.mode_switch::kernel;5044;5039;211;340;337;25;number of protection mode switches 
system.cpu25.kern.mode_switch::user;0;0;0;0;0;0;number of protection mode switches 
system.cpu25.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu25.kern.mode_switch_good::kernel;0;0;0;0;0;0;fraction of useful protection mode switches 
system.cpu25.kern.mode_switch_good::user;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu25.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu25.kern.mode_switch_good::total;0;0;0;0;0;0;fraction of useful protection mode switches 
system.cpu25.kern.mode_ticks::kernel;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu25.kern.mode_ticks::user;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu25.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu25.kern.swap_context;27;14;2;0;0;0;number of times the context was actually changed 
system.cpu25.icache.tags.replacements;23676;36835;1455;2389;2272;160;number of replacements 
system.cpu25.icache.tags.tagsinuse;378.321500;444.695904;445;445;445;445;Cycle average of tags in use 
system.cpu25.icache.tags.total_refs;6431073;9945613;502785;280828;733914;10949365;Total number of references to valid blocks. 
system.cpu25.icache.tags.sampled_refs;23676;36835;1455;2389;2272;605;Sample count of references to valid blocks. 
system.cpu25.icache.tags.avg_refs;271.628358;270.004425;345.556701;117.550440;323.025528;18098.123967;Average number of references to valid blocks. 
system.cpu25.icache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu25.icache.tags.occ_blocks::cpu25.inst;378.321500;444.695904;445;445;445;445;Average occupied blocks per requestor 
system.cpu25.icache.tags.occ_percent::cpu25.inst;0.738909;0.868547;0.869141;0.869141;0.869141;0.869141;Average percentage of cache occupancy 
system.cpu25.icache.tags.occ_percent::total;0.738909;0.868547;0.869141;0.869141;0.869141;0.869141;Average percentage of cache occupancy 
system.cpu25.icache.tags.occ_task_id_blocks::1024;429;445;445;445;445;445;Occupied blocks per task id 
system.cpu25.icache.tags.age_task_id_blocks_1024::2;2;2;2;2;2;2;Occupied blocks per task id 
system.cpu25.icache.tags.age_task_id_blocks_1024::3;15;12;15;12;15;12;Occupied blocks per task id 
system.cpu25.icache.tags.age_task_id_blocks_1024::4;412;431;428;431;428;431;Occupied blocks per task id 
system.cpu25.icache.tags.occ_task_id_percent::1024;0.837891;0.869141;0.869141;0.869141;0.869141;0.869141;Percentage of cache occupancy per task id 
system.cpu25.icache.tags.tag_accesses;24887593;27878901;1100185;1858093;2017122;147078;Number of tag accesses 
system.cpu25.icache.tags.data_accesses;24887593;27878901;1100185;1858093;2017122;147078;Number of data accesses 
system.cpu25.icache.ReadReq_hits::cpu25.inst;12407627;13884174;547910;925463;1005153;73299;number of ReadReq hits 
system.cpu25.icache.ReadReq_hits::total;12407627;13884174;547910;925463;1005153;73299;number of ReadReq hits 
system.cpu25.icache.demand_hits::cpu25.inst;12407627;13884174;547910;925463;1005153;73299;number of demand (read+write) hits 
system.cpu25.icache.demand_hits::total;12407627;13884174;547910;925463;1005153;73299;number of demand (read+write) hits 
system.cpu25.icache.overall_hits::cpu25.inst;12407627;13884174;547910;925463;1005153;73299;number of overall hits 
system.cpu25.icache.overall_hits::total;12407627;13884174;547910;925463;1005153;73299;number of overall hits 
system.cpu25.icache.ReadReq_misses::cpu25.inst;24113;36851;1455;2389;2272;160;number of ReadReq misses 
system.cpu25.icache.ReadReq_misses::total;24113;36851;1455;2389;2272;160;number of ReadReq misses 
system.cpu25.icache.demand_misses::cpu25.inst;24113;36851;1455;2389;2272;160;number of demand (read+write) misses 
system.cpu25.icache.demand_misses::total;24113;36851;1455;2389;2272;160;number of demand (read+write) misses 
system.cpu25.icache.overall_misses::cpu25.inst;24113;36851;1455;2389;2272;160;number of overall misses 
system.cpu25.icache.overall_misses::total;24113;36851;1455;2389;2272;160;number of overall misses 
system.cpu25.icache.ReadReq_miss_latency::cpu25.inst;2524928249;3767013999;146392500;244956500;243886750;16263500;number of ReadReq miss cycles 
system.cpu25.icache.ReadReq_miss_latency::total;2524928249;3767013999;146392500;244956500;243886750;16263500;number of ReadReq miss cycles 
system.cpu25.icache.demand_miss_latency::cpu25.inst;2524928249;3767013999;146392500;244956500;243886750;16263500;number of demand (read+write) miss cycles 
system.cpu25.icache.demand_miss_latency::total;2524928249;3767013999;146392500;244956500;243886750;16263500;number of demand (read+write) miss cycles 
system.cpu25.icache.overall_miss_latency::cpu25.inst;2524928249;3767013999;146392500;244956500;243886750;16263500;number of overall miss cycles 
system.cpu25.icache.overall_miss_latency::total;2524928249;3767013999;146392500;244956500;243886750;16263500;number of overall miss cycles 
system.cpu25.icache.ReadReq_accesses::cpu25.inst;12431740;13921025;549365;927852;1007425;73459;number of ReadReq accesses(hits+misses) 
system.cpu25.icache.ReadReq_accesses::total;12431740;13921025;549365;927852;1007425;73459;number of ReadReq accesses(hits+misses) 
system.cpu25.icache.demand_accesses::cpu25.inst;12431740;13921025;549365;927852;1007425;73459;number of demand (read+write) accesses 
system.cpu25.icache.demand_accesses::total;12431740;13921025;549365;927852;1007425;73459;number of demand (read+write) accesses 
system.cpu25.icache.overall_accesses::cpu25.inst;12431740;13921025;549365;927852;1007425;73459;number of overall (read+write) accesses 
system.cpu25.icache.overall_accesses::total;12431740;13921025;549365;927852;1007425;73459;number of overall (read+write) accesses 
system.cpu25.icache.ReadReq_miss_rate::cpu25.inst;0.001940;0.002647;0.002649;0.002575;0.002255;0.002178;miss rate for ReadReq accesses 
system.cpu25.icache.ReadReq_miss_rate::total;0.001940;0.002647;0.002649;0.002575;0.002255;0.002178;miss rate for ReadReq accesses 
system.cpu25.icache.demand_miss_rate::cpu25.inst;0.001940;0.002647;0.002649;0.002575;0.002255;0.002178;miss rate for demand accesses 
system.cpu25.icache.demand_miss_rate::total;0.001940;0.002647;0.002649;0.002575;0.002255;0.002178;miss rate for demand accesses 
system.cpu25.icache.overall_miss_rate::cpu25.inst;0.001940;0.002647;0.002649;0.002575;0.002255;0.002178;miss rate for overall accesses 
system.cpu25.icache.overall_miss_rate::total;0.001940;0.002647;0.002649;0.002575;0.002255;0.002178;miss rate for overall accesses 
system.cpu25.icache.ReadReq_avg_miss_latency::cpu25.inst;104712.323187;102222.843315;100613.402062;102535.161155;107344.520246;101646.875000;average ReadReq miss latency 
system.cpu25.icache.ReadReq_avg_miss_latency::total;104712.323187;102222.843315;100613.402062;102535.161155;107344.520246;101646.875000;average ReadReq miss latency 
system.cpu25.icache.demand_avg_miss_latency::cpu25.inst;104712.323187;102222.843315;100613.402062;102535.161155;107344.520246;101646.875000;average overall miss latency 
system.cpu25.icache.demand_avg_miss_latency::total;104712.323187;102222.843315;100613.402062;102535.161155;107344.520246;101646.875000;average overall miss latency 
system.cpu25.icache.overall_avg_miss_latency::cpu25.inst;104712.323187;102222.843315;100613.402062;102535.161155;107344.520246;101646.875000;average overall miss latency 
system.cpu25.icache.overall_avg_miss_latency::total;104712.323187;102222.843315;100613.402062;102535.161155;107344.520246;101646.875000;average overall miss latency 
system.cpu25.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu25.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu25.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu25.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu25.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu25.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu25.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu25.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu25.icache.ReadReq_mshr_misses::cpu25.inst;24113;36851;1455;2389;2272;160;number of ReadReq MSHR misses 
system.cpu25.icache.ReadReq_mshr_misses::total;24113;36851;1455;2389;2272;160;number of ReadReq MSHR misses 
system.cpu25.icache.demand_mshr_misses::cpu25.inst;24113;36851;1455;2389;2272;160;number of demand (read+write) MSHR misses 
system.cpu25.icache.demand_mshr_misses::total;24113;36851;1455;2389;2272;160;number of demand (read+write) MSHR misses 
system.cpu25.icache.overall_mshr_misses::cpu25.inst;24113;36851;1455;2389;2272;160;number of overall MSHR misses 
system.cpu25.icache.overall_mshr_misses::total;24113;36851;1455;2389;2272;160;number of overall MSHR misses 
system.cpu25.icache.ReadReq_mshr_miss_latency::cpu25.inst;1882875751;2801052001;108589500;182061500;183647250;11995500;number of ReadReq MSHR miss cycles 
system.cpu25.icache.ReadReq_mshr_miss_latency::total;1882875751;2801052001;108589500;182061500;183647250;11995500;number of ReadReq MSHR miss cycles 
system.cpu25.icache.demand_mshr_miss_latency::cpu25.inst;1882875751;2801052001;108589500;182061500;183647250;11995500;number of demand (read+write) MSHR miss cycles 
system.cpu25.icache.demand_mshr_miss_latency::total;1882875751;2801052001;108589500;182061500;183647250;11995500;number of demand (read+write) MSHR miss cycles 
system.cpu25.icache.overall_mshr_miss_latency::cpu25.inst;1882875751;2801052001;108589500;182061500;183647250;11995500;number of overall MSHR miss cycles 
system.cpu25.icache.overall_mshr_miss_latency::total;1882875751;2801052001;108589500;182061500;183647250;11995500;number of overall MSHR miss cycles 
system.cpu25.icache.ReadReq_mshr_miss_rate::cpu25.inst;0.001940;0.002647;0.002649;0.002575;0.002255;0.002178;mshr miss rate for ReadReq accesses 
system.cpu25.icache.ReadReq_mshr_miss_rate::total;0.001940;0.002647;0.002649;0.002575;0.002255;0.002178;mshr miss rate for ReadReq accesses 
system.cpu25.icache.demand_mshr_miss_rate::cpu25.inst;0.001940;0.002647;0.002649;0.002575;0.002255;0.002178;mshr miss rate for demand accesses 
system.cpu25.icache.demand_mshr_miss_rate::total;0.001940;0.002647;0.002649;0.002575;0.002255;0.002178;mshr miss rate for demand accesses 
system.cpu25.icache.overall_mshr_miss_rate::cpu25.inst;0.001940;0.002647;0.002649;0.002575;0.002255;0.002178;mshr miss rate for overall accesses 
system.cpu25.icache.overall_mshr_miss_rate::total;0.001940;0.002647;0.002649;0.002575;0.002255;0.002178;mshr miss rate for overall accesses 
system.cpu25.icache.ReadReq_avg_mshr_miss_latency::cpu25.inst;78085.503712;76010.203278;74631.958763;76208.246128;80830.655810;74971.875000;average ReadReq mshr miss latency 
system.cpu25.icache.ReadReq_avg_mshr_miss_latency::total;78085.503712;76010.203278;74631.958763;76208.246128;80830.655810;74971.875000;average ReadReq mshr miss latency 
system.cpu25.icache.demand_avg_mshr_miss_latency::cpu25.inst;78085.503712;76010.203278;74631.958763;76208.246128;80830.655810;74971.875000;average overall mshr miss latency 
system.cpu25.icache.demand_avg_mshr_miss_latency::total;78085.503712;76010.203278;74631.958763;76208.246128;80830.655810;74971.875000;average overall mshr miss latency 
system.cpu25.icache.overall_avg_mshr_miss_latency::cpu25.inst;78085.503712;76010.203278;74631.958763;76208.246128;80830.655810;74971.875000;average overall mshr miss latency 
system.cpu25.icache.overall_avg_mshr_miss_latency::total;78085.503712;76010.203278;74631.958763;76208.246128;80830.655810;74971.875000;average overall mshr miss latency 
system.cpu25.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu25.dcache.tags.replacements;74693;87806;4116;6251;6001;512;number of replacements 
system.cpu25.dcache.tags.tagsinuse;455.249482;623.788220;625.414521;601.553200;584.344808;577.695036;Cycle average of tags in use 
system.cpu25.dcache.tags.total_refs;949019;1211500;372774;30531;32680;5695132;Total number of references to valid blocks. 
system.cpu25.dcache.tags.sampled_refs;74693;87806;4116;6251;6001;1086;Sample count of references to valid blocks. 
system.cpu25.dcache.tags.avg_refs;12.705595;13.797463;90.567055;4.884179;5.445759;5244.136280;Average number of references to valid blocks. 
system.cpu25.dcache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu25.dcache.tags.occ_blocks::cpu25.data;455.249482;623.788220;625.414521;601.553200;584.344808;577.695036;Average occupied blocks per requestor 
system.cpu25.dcache.tags.occ_percent::cpu25.data;0.444580;0.609168;0.610756;0.587454;0.570649;0.564155;Average percentage of cache occupancy 
system.cpu25.dcache.tags.occ_percent::total;0.444580;0.609168;0.610756;0.587454;0.570649;0.564155;Average percentage of cache occupancy 
system.cpu25.dcache.tags.occ_task_id_blocks::1024;606;609;605;588;574;574;Occupied blocks per task id 
system.cpu25.dcache.tags.age_task_id_blocks_1024::3;10;14;13;11;12;11;Occupied blocks per task id 
system.cpu25.dcache.tags.age_task_id_blocks_1024::4;596;595;592;577;562;563;Occupied blocks per task id 
system.cpu25.dcache.tags.occ_task_id_percent::1024;0.591797;0.594727;0.590820;0.574219;0.560547;0.560547;Percentage of cache occupancy per task id 
system.cpu25.dcache.tags.tag_accesses;7787301;8434018;335318;560698;589396;44805;Number of tag accesses 
system.cpu25.dcache.tags.data_accesses;7787301;8434018;335318;560698;589396;44805;Number of data accesses 
system.cpu25.dcache.ReadReq_hits::cpu25.data;2533837;2786098;109113;185125;194378;14673;number of ReadReq hits 
system.cpu25.dcache.ReadReq_hits::total;2533837;2786098;109113;185125;194378;14673;number of ReadReq hits 
system.cpu25.dcache.WriteReq_hits::cpu25.data;1119432;1197827;47600;78651;81703;6162;number of WriteReq hits 
system.cpu25.dcache.WriteReq_hits::total;1119432;1197827;47600;78651;81703;6162;number of WriteReq hits 
system.cpu25.dcache.LoadLockedReq_hits::cpu25.data;23780;14787;806;1125;1477;132;number of LoadLockedReq hits 
system.cpu25.dcache.LoadLockedReq_hits::total;23780;14787;806;1125;1477;132;number of LoadLockedReq hits 
system.cpu25.dcache.StoreCondReq_hits::cpu25.data;11953;9628;454;714;725;56;number of StoreCondReq hits 
system.cpu25.dcache.StoreCondReq_hits::total;11953;9628;454;714;725;56;number of StoreCondReq hits 
system.cpu25.dcache.demand_hits::cpu25.data;3653269;3983925;156713;263776;276081;20835;number of demand (read+write) hits 
system.cpu25.dcache.demand_hits::total;3653269;3983925;156713;263776;276081;20835;number of demand (read+write) hits 
system.cpu25.dcache.overall_hits::cpu25.data;3653269;3983925;156713;263776;276081;20835;number of overall hits 
system.cpu25.dcache.overall_hits::total;3653269;3983925;156713;263776;276081;20835;number of overall hits 
system.cpu25.dcache.ReadReq_misses::cpu25.data;125171;124245;5882;8927;9653;861;number of ReadReq misses 
system.cpu25.dcache.ReadReq_misses::total;125171;124245;5882;8927;9653;861;number of ReadReq misses 
system.cpu25.dcache.WriteReq_misses::cpu25.data;7740;13987;414;722;998;40;number of WriteReq misses 
system.cpu25.dcache.WriteReq_misses::total;7740;13987;414;722;998;40;number of WriteReq misses 
system.cpu25.dcache.LoadLockedReq_misses::cpu25.data;2229;932;94;112;171;10;number of LoadLockedReq misses 
system.cpu25.dcache.LoadLockedReq_misses::total;2229;932;94;112;171;10;number of LoadLockedReq misses 
system.cpu25.dcache.StoreCondReq_misses::cpu25.data;4819;5435;240;344;411;25;number of StoreCondReq misses 
system.cpu25.dcache.StoreCondReq_misses::total;4819;5435;240;344;411;25;number of StoreCondReq misses 
system.cpu25.dcache.demand_misses::cpu25.data;132911;138232;6296;9649;10651;901;number of demand (read+write) misses 
system.cpu25.dcache.demand_misses::total;132911;138232;6296;9649;10651;901;number of demand (read+write) misses 
system.cpu25.dcache.overall_misses::cpu25.data;132911;138232;6296;9649;10651;901;number of overall misses 
system.cpu25.dcache.overall_misses::total;132911;138232;6296;9649;10651;901;number of overall misses 
system.cpu25.dcache.ReadReq_miss_latency::cpu25.data;10393323694;8985917098;419085804;659768721;710250958;63259499;number of ReadReq miss cycles 
system.cpu25.dcache.ReadReq_miss_latency::total;10393323694;8985917098;419085804;659768721;710250958;63259499;number of ReadReq miss cycles 
system.cpu25.dcache.WriteReq_miss_latency::cpu25.data;477431161;806487598;26353962;44721750;61057512;2419972;number of WriteReq miss cycles 
system.cpu25.dcache.WriteReq_miss_latency::total;477431161;806487598;26353962;44721750;61057512;2419972;number of WriteReq miss cycles 
system.cpu25.dcache.LoadLockedReq_miss_latency::cpu25.data;186851012;97507205;7339244;10366990;14473698;914496;number of LoadLockedReq miss cycles 
system.cpu25.dcache.LoadLockedReq_miss_latency::total;186851012;97507205;7339244;10366990;14473698;914496;number of LoadLockedReq miss cycles 
system.cpu25.dcache.StoreCondReq_miss_latency::cpu25.data;239179284;286149978;12888865;18407764;20705776;1166985;number of StoreCondReq miss cycles 
system.cpu25.dcache.StoreCondReq_miss_latency::total;239179284;286149978;12888865;18407764;20705776;1166985;number of StoreCondReq miss cycles 
system.cpu25.dcache.StoreCondFailReq_miss_latency::cpu25.data;43312000;6776000;1076000;956000;3370000;288000;number of StoreCondFailReq miss cycles 
system.cpu25.dcache.StoreCondFailReq_miss_latency::total;43312000;6776000;1076000;956000;3370000;288000;number of StoreCondFailReq miss cycles 
system.cpu25.dcache.demand_miss_latency::cpu25.data;10870754855;9792404696;445439766;704490471;771308470;65679471;number of demand (read+write) miss cycles 
system.cpu25.dcache.demand_miss_latency::total;10870754855;9792404696;445439766;704490471;771308470;65679471;number of demand (read+write) miss cycles 
system.cpu25.dcache.overall_miss_latency::cpu25.data;10870754855;9792404696;445439766;704490471;771308470;65679471;number of overall miss cycles 
system.cpu25.dcache.overall_miss_latency::total;10870754855;9792404696;445439766;704490471;771308470;65679471;number of overall miss cycles 
system.cpu25.dcache.ReadReq_accesses::cpu25.data;2659008;2910343;114995;194052;204031;15534;number of ReadReq accesses(hits+misses) 
system.cpu25.dcache.ReadReq_accesses::total;2659008;2910343;114995;194052;204031;15534;number of ReadReq accesses(hits+misses) 
system.cpu25.dcache.WriteReq_accesses::cpu25.data;1127172;1211814;48014;79373;82701;6202;number of WriteReq accesses(hits+misses) 
system.cpu25.dcache.WriteReq_accesses::total;1127172;1211814;48014;79373;82701;6202;number of WriteReq accesses(hits+misses) 
system.cpu25.dcache.LoadLockedReq_accesses::cpu25.data;26009;15719;900;1237;1648;142;number of LoadLockedReq accesses(hits+misses) 
system.cpu25.dcache.LoadLockedReq_accesses::total;26009;15719;900;1237;1648;142;number of LoadLockedReq accesses(hits+misses) 
system.cpu25.dcache.StoreCondReq_accesses::cpu25.data;16772;15063;694;1058;1136;81;number of StoreCondReq accesses(hits+misses) 
system.cpu25.dcache.StoreCondReq_accesses::total;16772;15063;694;1058;1136;81;number of StoreCondReq accesses(hits+misses) 
system.cpu25.dcache.demand_accesses::cpu25.data;3786180;4122157;163009;273425;286732;21736;number of demand (read+write) accesses 
system.cpu25.dcache.demand_accesses::total;3786180;4122157;163009;273425;286732;21736;number of demand (read+write) accesses 
system.cpu25.dcache.overall_accesses::cpu25.data;3786180;4122157;163009;273425;286732;21736;number of overall (read+write) accesses 
system.cpu25.dcache.overall_accesses::total;3786180;4122157;163009;273425;286732;21736;number of overall (read+write) accesses 
system.cpu25.dcache.ReadReq_miss_rate::cpu25.data;0.047074;0.042691;0.051150;0.046003;0.047311;0.055427;miss rate for ReadReq accesses 
system.cpu25.dcache.ReadReq_miss_rate::total;0.047074;0.042691;0.051150;0.046003;0.047311;0.055427;miss rate for ReadReq accesses 
system.cpu25.dcache.WriteReq_miss_rate::cpu25.data;0.006867;0.011542;0.008622;0.009096;0.012068;0.006450;miss rate for WriteReq accesses 
system.cpu25.dcache.WriteReq_miss_rate::total;0.006867;0.011542;0.008622;0.009096;0.012068;0.006450;miss rate for WriteReq accesses 
system.cpu25.dcache.LoadLockedReq_miss_rate::cpu25.data;0.085701;0.059291;0.104444;0.090542;0.103762;0.070423;miss rate for LoadLockedReq accesses 
system.cpu25.dcache.LoadLockedReq_miss_rate::total;0.085701;0.059291;0.104444;0.090542;0.103762;0.070423;miss rate for LoadLockedReq accesses 
system.cpu25.dcache.StoreCondReq_miss_rate::cpu25.data;0.287324;0.360818;0.345821;0.325142;0.361796;0.308642;miss rate for StoreCondReq accesses 
system.cpu25.dcache.StoreCondReq_miss_rate::total;0.287324;0.360818;0.345821;0.325142;0.361796;0.308642;miss rate for StoreCondReq accesses 
system.cpu25.dcache.demand_miss_rate::cpu25.data;0.035104;0.033534;0.038624;0.035289;0.037146;0.041452;miss rate for demand accesses 
system.cpu25.dcache.demand_miss_rate::total;0.035104;0.033534;0.038624;0.035289;0.037146;0.041452;miss rate for demand accesses 
system.cpu25.dcache.overall_miss_rate::cpu25.data;0.035104;0.033534;0.038624;0.035289;0.037146;0.041452;miss rate for overall accesses 
system.cpu25.dcache.overall_miss_rate::total;0.035104;0.033534;0.038624;0.035289;0.037146;0.041452;miss rate for overall accesses 
system.cpu25.dcache.ReadReq_avg_miss_latency::cpu25.data;83033.000407;72324.174800;71248.861612;73907.104402;73578.261473;73472.124274;average ReadReq miss latency 
system.cpu25.dcache.ReadReq_avg_miss_latency::total;83033.000407;72324.174800;71248.861612;73907.104402;73578.261473;73472.124274;average ReadReq miss latency 
system.cpu25.dcache.WriteReq_avg_miss_latency::cpu25.data;61683.612532;57659.798241;63656.913043;61941.481994;61179.871743;60499.300000;average WriteReq miss latency 
system.cpu25.dcache.WriteReq_avg_miss_latency::total;61683.612532;57659.798241;63656.913043;61941.481994;61179.871743;60499.300000;average WriteReq miss latency 
system.cpu25.dcache.LoadLockedReq_avg_miss_latency::cpu25.data;83827.282189;104621.464592;78077.063830;92562.410714;84641.508772;91449.600000;average LoadLockedReq miss latency 
system.cpu25.dcache.LoadLockedReq_avg_miss_latency::total;83827.282189;104621.464592;78077.063830;92562.410714;84641.508772;91449.600000;average LoadLockedReq miss latency 
system.cpu25.dcache.StoreCondReq_avg_miss_latency::cpu25.data;49632.555302;52649.489972;53703.604167;53510.941860;50379.017032;46679.400000;average StoreCondReq miss latency 
system.cpu25.dcache.StoreCondReq_avg_miss_latency::total;49632.555302;52649.489972;53703.604167;53510.941860;50379.017032;46679.400000;average StoreCondReq miss latency 
system.cpu25.dcache.StoreCondFailReq_avg_miss_latency::cpu25.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu25.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu25.dcache.demand_avg_miss_latency::cpu25.data;81789.730383;70840.360380;70749.645172;73011.759871;72416.530842;72896.194229;average overall miss latency 
system.cpu25.dcache.demand_avg_miss_latency::total;81789.730383;70840.360380;70749.645172;73011.759871;72416.530842;72896.194229;average overall miss latency 
system.cpu25.dcache.overall_avg_miss_latency::cpu25.data;81789.730383;70840.360380;70749.645172;73011.759871;72416.530842;72896.194229;average overall miss latency 
system.cpu25.dcache.overall_avg_miss_latency::total;81789.730383;70840.360380;70749.645172;73011.759871;72416.530842;72896.194229;average overall miss latency 
system.cpu25.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu25.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu25.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu25.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu25.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu25.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu25.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu25.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu25.dcache.writebacks::writebacks;3194;3960;211;253;252;20;number of writebacks 
system.cpu25.dcache.writebacks::total;3194;3960;211;253;252;20;number of writebacks 
system.cpu25.dcache.ReadReq_mshr_misses::cpu25.data;125171;124245;5882;8927;9653;861;number of ReadReq MSHR misses 
system.cpu25.dcache.ReadReq_mshr_misses::total;125171;124245;5882;8927;9653;861;number of ReadReq MSHR misses 
system.cpu25.dcache.WriteReq_mshr_misses::cpu25.data;7740;13987;414;722;998;40;number of WriteReq MSHR misses 
system.cpu25.dcache.WriteReq_mshr_misses::total;7740;13987;414;722;998;40;number of WriteReq MSHR misses 
system.cpu25.dcache.LoadLockedReq_mshr_misses::cpu25.data;2229;932;94;112;171;10;number of LoadLockedReq MSHR misses 
system.cpu25.dcache.LoadLockedReq_mshr_misses::total;2229;932;94;112;171;10;number of LoadLockedReq MSHR misses 
system.cpu25.dcache.StoreCondReq_mshr_misses::cpu25.data;4819;5435;240;344;411;25;number of StoreCondReq MSHR misses 
system.cpu25.dcache.StoreCondReq_mshr_misses::total;4819;5435;240;344;411;25;number of StoreCondReq MSHR misses 
system.cpu25.dcache.demand_mshr_misses::cpu25.data;132911;138232;6296;9649;10651;901;number of demand (read+write) MSHR misses 
system.cpu25.dcache.demand_mshr_misses::total;132911;138232;6296;9649;10651;901;number of demand (read+write) MSHR misses 
system.cpu25.dcache.overall_mshr_misses::cpu25.data;132911;138232;6296;9649;10651;901;number of overall MSHR misses 
system.cpu25.dcache.overall_mshr_misses::total;132911;138232;6296;9649;10651;901;number of overall MSHR misses 
system.cpu25.dcache.ReadReq_mshr_miss_latency::cpu25.data;7236058306;6090923902;280009196;449204279;478342042;42380501;number of ReadReq MSHR miss cycles 
system.cpu25.dcache.ReadReq_mshr_miss_latency::total;7236058306;6090923902;280009196;449204279;478342042;42380501;number of ReadReq MSHR miss cycles 
system.cpu25.dcache.WriteReq_mshr_miss_latency::cpu25.data;240585839;379557402;13923038;23242250;33742488;1222028;number of WriteReq MSHR miss cycles 
system.cpu25.dcache.WriteReq_mshr_miss_latency::total;240585839;379557402;13923038;23242250;33742488;1222028;number of WriteReq MSHR miss cycles 
system.cpu25.dcache.LoadLockedReq_mshr_miss_latency::cpu25.data;127809988;72138795;5018756;7518010;10120302;628504;number of LoadLockedReq MSHR miss cycles 
system.cpu25.dcache.LoadLockedReq_mshr_miss_latency::total;127809988;72138795;5018756;7518010;10120302;628504;number of LoadLockedReq MSHR miss cycles 
system.cpu25.dcache.StoreCondReq_mshr_miss_latency::cpu25.data;118078716;115329022;6470135;8618236;10352224;557015;number of StoreCondReq MSHR miss cycles 
system.cpu25.dcache.StoreCondReq_mshr_miss_latency::total;118078716;115329022;6470135;8618236;10352224;557015;number of StoreCondReq MSHR miss cycles 
system.cpu25.dcache.StoreCondFailReq_mshr_miss_latency::cpu25.data;30530000;4730000;790000;670000;2380000;200000;number of StoreCondFailReq MSHR miss cycles 
system.cpu25.dcache.StoreCondFailReq_mshr_miss_latency::total;30530000;4730000;790000;670000;2380000;200000;number of StoreCondFailReq MSHR miss cycles 
system.cpu25.dcache.demand_mshr_miss_latency::cpu25.data;7476644145;6470481304;293932234;472446529;512084530;43602529;number of demand (read+write) MSHR miss cycles 
system.cpu25.dcache.demand_mshr_miss_latency::total;7476644145;6470481304;293932234;472446529;512084530;43602529;number of demand (read+write) MSHR miss cycles 
system.cpu25.dcache.overall_mshr_miss_latency::cpu25.data;7476644145;6470481304;293932234;472446529;512084530;43602529;number of overall MSHR miss cycles 
system.cpu25.dcache.overall_mshr_miss_latency::total;7476644145;6470481304;293932234;472446529;512084530;43602529;number of overall MSHR miss cycles 
system.cpu25.dcache.ReadReq_mshr_uncacheable_latency::cpu25.data;17854000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu25.dcache.ReadReq_mshr_uncacheable_latency::total;17854000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu25.dcache.WriteReq_mshr_uncacheable_latency::cpu25.data;1208831000;1137721000;48026000;78334000;77592000;5788000;number of WriteReq MSHR uncacheable cycles 
system.cpu25.dcache.WriteReq_mshr_uncacheable_latency::total;1208831000;1137721000;48026000;78334000;77592000;5788000;number of WriteReq MSHR uncacheable cycles 
system.cpu25.dcache.overall_mshr_uncacheable_latency::cpu25.data;1226685000;1137721000;48026000;78334000;77592000;5788000;number of overall MSHR uncacheable cycles 
system.cpu25.dcache.overall_mshr_uncacheable_latency::total;1226685000;1137721000;48026000;78334000;77592000;5788000;number of overall MSHR uncacheable cycles 
system.cpu25.dcache.ReadReq_mshr_miss_rate::cpu25.data;0.047074;0.042691;0.051150;0.046003;0.047311;0.055427;mshr miss rate for ReadReq accesses 
system.cpu25.dcache.ReadReq_mshr_miss_rate::total;0.047074;0.042691;0.051150;0.046003;0.047311;0.055427;mshr miss rate for ReadReq accesses 
system.cpu25.dcache.WriteReq_mshr_miss_rate::cpu25.data;0.006867;0.011542;0.008622;0.009096;0.012068;0.006450;mshr miss rate for WriteReq accesses 
system.cpu25.dcache.WriteReq_mshr_miss_rate::total;0.006867;0.011542;0.008622;0.009096;0.012068;0.006450;mshr miss rate for WriteReq accesses 
system.cpu25.dcache.LoadLockedReq_mshr_miss_rate::cpu25.data;0.085701;0.059291;0.104444;0.090542;0.103762;0.070423;mshr miss rate for LoadLockedReq accesses 
system.cpu25.dcache.LoadLockedReq_mshr_miss_rate::total;0.085701;0.059291;0.104444;0.090542;0.103762;0.070423;mshr miss rate for LoadLockedReq accesses 
system.cpu25.dcache.StoreCondReq_mshr_miss_rate::cpu25.data;0.287324;0.360818;0.345821;0.325142;0.361796;0.308642;mshr miss rate for StoreCondReq accesses 
system.cpu25.dcache.StoreCondReq_mshr_miss_rate::total;0.287324;0.360818;0.345821;0.325142;0.361796;0.308642;mshr miss rate for StoreCondReq accesses 
system.cpu25.dcache.demand_mshr_miss_rate::cpu25.data;0.035104;0.033534;0.038624;0.035289;0.037146;0.041452;mshr miss rate for demand accesses 
system.cpu25.dcache.demand_mshr_miss_rate::total;0.035104;0.033534;0.038624;0.035289;0.037146;0.041452;mshr miss rate for demand accesses 
system.cpu25.dcache.overall_mshr_miss_rate::cpu25.data;0.035104;0.033534;0.038624;0.035289;0.037146;0.041452;mshr miss rate for overall accesses 
system.cpu25.dcache.overall_mshr_miss_rate::total;0.035104;0.033534;0.038624;0.035289;0.037146;0.041452;mshr miss rate for overall accesses 
system.cpu25.dcache.ReadReq_avg_mshr_miss_latency::cpu25.data;57809.383212;49023.493114;47604.419585;50319.735521;49553.718222;49222.416957;average ReadReq mshr miss latency 
system.cpu25.dcache.ReadReq_avg_mshr_miss_latency::total;57809.383212;49023.493114;47604.419585;50319.735521;49553.718222;49222.416957;average ReadReq mshr miss latency 
system.cpu25.dcache.WriteReq_avg_mshr_miss_latency::cpu25.data;31083.441731;27136.441124;33630.526570;32191.481994;33810.108216;30550.700000;average WriteReq mshr miss latency 
system.cpu25.dcache.WriteReq_avg_mshr_miss_latency::total;31083.441731;27136.441124;33630.526570;32191.481994;33810.108216;30550.700000;average WriteReq mshr miss latency 
system.cpu25.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu25.data;57339.608793;77402.140558;53391.021277;67125.089286;59183.052632;62850.400000;average LoadLockedReq mshr miss latency 
system.cpu25.dcache.LoadLockedReq_avg_mshr_miss_latency::total;57339.608793;77402.140558;53391.021277;67125.089286;59183.052632;62850.400000;average LoadLockedReq mshr miss latency 
system.cpu25.dcache.StoreCondReq_avg_mshr_miss_latency::cpu25.data;24502.742478;21219.691260;26958.895833;25053.011628;25187.892944;22280.600000;average StoreCondReq mshr miss latency 
system.cpu25.dcache.StoreCondReq_avg_mshr_miss_latency::total;24502.742478;21219.691260;26958.895833;25053.011628;25187.892944;22280.600000;average StoreCondReq mshr miss latency 
system.cpu25.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu25.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu25.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu25.dcache.demand_avg_mshr_miss_latency::cpu25.data;56253.012505;46808.852538;46685.551779;48963.263447;48078.540043;48393.483907;average overall mshr miss latency 
system.cpu25.dcache.demand_avg_mshr_miss_latency::total;56253.012505;46808.852538;46685.551779;48963.263447;48078.540043;48393.483907;average overall mshr miss latency 
system.cpu25.dcache.overall_avg_mshr_miss_latency::cpu25.data;56253.012505;46808.852538;46685.551779;48963.263447;48078.540043;48393.483907;average overall mshr miss latency 
system.cpu25.dcache.overall_avg_mshr_miss_latency::total;56253.012505;46808.852538;46685.551779;48963.263447;48078.540043;48393.483907;average overall mshr miss latency 
system.cpu25.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu25.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu25.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu25.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu25.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu25.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu25.dcache.overall_avg_mshr_uncacheable_latency::cpu25.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu25.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu25.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu26.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu26.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu26.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu26.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu26.dtb.read_hits;2660207;6236587;123385;252304;178416;15246;DTB read hits 
system.cpu26.dtb.read_misses;0;253;41;13;0;0;DTB read misses 
system.cpu26.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu26.dtb.read_accesses;0;105112;2692;1797;0;0;DTB read accesses 
system.cpu26.dtb.write_hits;1154533;2539360;54969;100523;78183;6335;DTB write hits 
system.cpu26.dtb.write_misses;0;198;4;5;0;0;DTB write misses 
system.cpu26.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu26.dtb.write_accesses;0;31438;1771;894;0;0;DTB write accesses 
system.cpu26.dtb.data_hits;3814740;8775947;178354;352827;256599;21581;DTB hits 
system.cpu26.dtb.data_misses;0;451;45;18;0;0;DTB misses 
system.cpu26.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu26.dtb.data_accesses;0;136550;4463;2691;0;0;DTB accesses 
system.cpu26.itb.fetch_hits;1042818;2004763;61691;88124;65982;5083;ITB hits 
system.cpu26.itb.fetch_misses;0;12;6;10;0;0;ITB misses 
system.cpu26.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu26.itb.fetch_accesses;1042818;2004775;61697;88134;65982;5083;ITB accesses 
system.cpu26.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu26.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu26.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu26.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu26.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu26.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu26.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu26.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu26.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu26.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu26.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu26.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu26.numCycles;540921524;484179809;17187195;29980651;29394533;2343750;number of cpu cycles simulated 
system.cpu26.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu26.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu26.committedInsts;12371170;29015084;574781;1139797;881867;72463;Number of instructions committed 
system.cpu26.committedOps;12371170;29015084;574781;1139797;881867;72463;Number of ops (including micro ops) committed 
system.cpu26.num_int_alu_accesses;11962262;28208953;555207;1106877;855877;70365;Number of integer alu accesses 
system.cpu26.num_fp_alu_accesses;1746;352810;6080;6129;0;0;Number of float alu accesses 
system.cpu26.num_func_calls;486347;1067607;21308;41512;32006;2766;number of times a function call or return occured 
system.cpu26.num_conditional_control_insts;1095210;3053883;55231;126061;87332;6662;number of instructions that are conditional controls 
system.cpu26.num_int_insts;11962262;28208953;555207;1106877;855877;70365;number of integer instructions 
system.cpu26.num_fp_insts;1746;352810;6080;6129;0;0;number of float instructions 
system.cpu26.num_int_register_reads;16446532;39606805;774309;1528838;1203940;97529;number of times the integer registers were read 
system.cpu26.num_int_register_writes;9573192;22080776;436074;864410;680688;56487;number of times the integer registers were written 
system.cpu26.num_fp_register_reads;890;286877;5875;3427;0;0;number of times the floating registers were read 
system.cpu26.num_fp_register_writes;896;240293;4297;3480;0;0;number of times the floating registers were written 
system.cpu26.num_mem_refs;3819966;8807973;178788;353709;256936;21606;number of memory refs 
system.cpu26.num_load_insts;2660341;6251706;123534;252622;178416;15246;Number of load instructions 
system.cpu26.num_store_insts;1159625;2556267;55254;101087;78520;6360;Number of store instructions 
system.cpu26.num_idle_cycles;507228386.518030;403962589.443272;15609436.107547;26858123.006649;27035657.171659;2151547.867273;Number of idle cycles 
system.cpu26.num_busy_cycles;33693137.481970;80217219.556728;1577758.892453;3122527.993351;2358875.828341;192202.132727;Number of busy cycles 
system.cpu26.not_idle_fraction;0.062288;0.165677;0.091799;0.104151;0.080249;0.082006;Percentage of non-idle cycles 
system.cpu26.idle_fraction;0.937712;0.834323;0.908201;0.895849;0.919751;0.917994;Percentage of idle cycles 
system.cpu26.Branches;1814150;4543251;85721;185312;133932;10678;Number of branches fetched 
system.cpu26.op_class::No_OpClass;46504;87211;2844;4536;3329;235;Class of executed instruction 
system.cpu26.op_class::IntAlu;8066628;19336699;372454;746476;593681;48444;Class of executed instruction 
system.cpu26.op_class::IntMult;48617;100130;2074;4236;3437;291;Class of executed instruction 
system.cpu26.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu26.op_class::FloatAdd;88;67547;1222;868;0;0;Class of executed instruction 
system.cpu26.op_class::FloatCmp;0;5361;0;0;0;0;Class of executed instruction 
system.cpu26.op_class::FloatCvt;0;1606;60;446;0;0;Class of executed instruction 
system.cpu26.op_class::FloatMult;0;17445;960;0;0;0;Class of executed instruction 
system.cpu26.op_class::FloatDiv;8;3393;19;139;0;0;Class of executed instruction 
system.cpu26.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu26.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu26.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu26.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu26.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu26.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu26.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu26.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu26.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu26.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu26.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu26.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu26.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu26.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu26.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu26.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu26.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu26.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu26.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu26.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu26.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu26.op_class::MemRead;2694735;6331374;125306;255782;180758;15412;Class of executed instruction 
system.cpu26.op_class::MemWrite;1159638;2560846;55271;101131;78521;6360;Class of executed instruction 
system.cpu26.op_class::IprAccess;354952;503923;14616;26201;22141;1721;Class of executed instruction 
system.cpu26.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu26.op_class::total;12371170;29015535;574826;1139815;881867;72463;Class of executed instruction 
system.cpu26.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu26.kern.inst.quiesce;8061;5851;213;350;337;25;number of quiesce instructions executed 
system.cpu26.kern.inst.hwrei;87263;114122;3390;6102;5387;422;number of hwrei instructions executed 
system.cpu26.kern.ipl_count::0;19369;28791;796;1484;1208;92;number of times we switched to this ipl 
system.cpu26.kern.ipl_count::22;4925;4964;176;307;301;24;number of times we switched to this ipl 
system.cpu26.kern.ipl_count::30;87;1520;41;61;36;1;number of times we switched to this ipl 
system.cpu26.kern.ipl_count::31;52990;61427;1924;3431;3232;257;number of times we switched to this ipl 
system.cpu26.kern.ipl_count::total;77371;96702;2937;5283;4777;374;number of times we switched to this ipl 
system.cpu26.kern.ipl_good::0;19369;28791;796;1484;1208;92;number of times we switched to this ipl from a different ipl 
system.cpu26.kern.ipl_good::22;4925;4964;176;307;301;24;number of times we switched to this ipl from a different ipl 
system.cpu26.kern.ipl_good::30;87;1520;41;61;36;1;number of times we switched to this ipl from a different ipl 
system.cpu26.kern.ipl_good::31;19282;27277;755;1423;1172;91;number of times we switched to this ipl from a different ipl 
system.cpu26.kern.ipl_good::total;43663;62552;1768;3275;2717;208;number of times we switched to this ipl from a different ipl 
system.cpu26.kern.ipl_ticks::0;4648225350000;4236666090000;162672320000;280615060000;283617410000;22657970000;number of cycles we spent at this ipl 
system.cpu26.kern.ipl_ticks::22;15060950000;16121860000;544420000;958270000;921810000;73240000;number of cycles we spent at this ipl 
system.cpu26.kern.ipl_ticks::30;866300000;10627120000;382300000;526520000;354640000;10080000;number of cycles we spent at this ipl 
system.cpu26.kern.ipl_ticks::31;745062360000;578383020000;8272910000;17706660000;9051470000;696210000;number of cycles we spent at this ipl 
system.cpu26.kern.ipl_ticks::total;5409214960000;4841798090000;171871950000;299806510000;293945330000;23437500000;number of cycles we spent at this ipl 
system.cpu26.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu26.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu26.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu26.kern.ipl_used::31;0.363880;0.444056;0.392412;0.414748;0.362624;0.354086;fraction of swpipl calls that actually changed the ipl 
system.cpu26.kern.ipl_used::total;0.564333;0.646853;0.601975;0.619913;0.568767;0.556150;fraction of swpipl calls that actually changed the ipl 
system.cpu26.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu26.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu26.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu26.kern.callpal::swpctx;26;2924;20;59;;;number of callpals executed 
system.cpu26.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu26.kern.callpal::swpipl;67346;81501;2482;4462;4103;324;number of callpals executed 
system.cpu26.kern.callpal::rdps;9850;10149;356;631;610;48;number of callpals executed 
system.cpu26.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu26.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu26.kern.callpal::rti;5012;8723;238;453;337;25;number of callpals executed 
system.cpu26.kern.callpal::rdunique;1;180;2;2;;;number of callpals executed 
system.cpu26.kern.callpal::total;82249;107181;3122;5706;5050;397;number of callpals executed 
system.cpu26.kern.mode_switch::kernel;5040;11647;258;512;337;25;number of protection mode switches 
system.cpu26.kern.mode_switch::user;0;2277;22;85;0;0;number of protection mode switches 
system.cpu26.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu26.kern.mode_switch_good::kernel;0;0.195501;0.085271;0.166016;0;0;fraction of useful protection mode switches 
system.cpu26.kern.mode_switch_good::user;nan;1;1;1;nan;nan;fraction of useful protection mode switches 
system.cpu26.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu26.kern.mode_switch_good::total;0;0.327061;0.157143;0.284757;0;0;fraction of useful protection mode switches 
system.cpu26.kern.mode_ticks::kernel;0;10170390400000;183962870000;288529500000;0;0;number of ticks spent at the given mode 
system.cpu26.kern.mode_ticks::user;0;15251100000;502420000;308120000;0;0;number of ticks spent at the given mode 
system.cpu26.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu26.kern.swap_context;27;2924;20;59;0;0;number of times the context was actually changed 
system.cpu26.icache.tags.replacements;23688;229152;2999;6305;2010;160;number of replacements 
system.cpu26.icache.tags.tagsinuse;376.063093;473.323932;503.515654;508;508;508;Cycle average of tags in use 
system.cpu26.icache.tags.total_refs;6521177;27686403;4092032;996719;311080;4183435;Total number of references to valid blocks. 
system.cpu26.icache.tags.sampled_refs;23688;229152;2999;6305;2010;668;Sample count of references to valid blocks. 
system.cpu26.icache.tags.avg_refs;275.294537;120.821127;1364.465488;158.083902;154.766169;6262.627246;Average number of references to valid blocks. 
system.cpu26.icache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu26.icache.tags.occ_blocks::cpu26.inst;376.063093;473.323932;503.515654;508;508;508;Average occupied blocks per requestor 
system.cpu26.icache.tags.occ_percent::cpu26.inst;0.734498;0.924461;0.983429;0.992188;0.992188;0.992188;Average percentage of cache occupancy 
system.cpu26.icache.tags.occ_percent::total;0.734498;0.924461;0.983429;0.992188;0.992188;0.992188;Average percentage of cache occupancy 
system.cpu26.icache.tags.occ_task_id_blocks::1024;427;501;508;508;508;508;Occupied blocks per task id 
system.cpu26.icache.tags.age_task_id_blocks_1024::2;2;15;2;2;2;2;Occupied blocks per task id 
system.cpu26.icache.tags.age_task_id_blocks_1024::3;15;14;;;14;12;Occupied blocks per task id 
system.cpu26.icache.tags.age_task_id_blocks_1024::4;410;472;506;506;492;494;Occupied blocks per task id 
system.cpu26.icache.tags.occ_task_id_percent::1024;0.833984;0.978516;0.992188;0.992188;0.992188;0.992188;Percentage of cache occupancy per task id 
system.cpu26.icache.tags.tag_accesses;24766463;58260296;1152658;2285935;1765744;145086;Number of tag accesses 
system.cpu26.icache.tags.data_accesses;24766463;58260296;1152658;2285935;1765744;145086;Number of data accesses 
system.cpu26.icache.ReadReq_hits::cpu26.inst;12347047;28786309;571820;1133510;879857;72303;number of ReadReq hits 
system.cpu26.icache.ReadReq_hits::total;12347047;28786309;571820;1133510;879857;72303;number of ReadReq hits 
system.cpu26.icache.demand_hits::cpu26.inst;12347047;28786309;571820;1133510;879857;72303;number of demand (read+write) hits 
system.cpu26.icache.demand_hits::total;12347047;28786309;571820;1133510;879857;72303;number of demand (read+write) hits 
system.cpu26.icache.overall_hits::cpu26.inst;12347047;28786309;571820;1133510;879857;72303;number of overall hits 
system.cpu26.icache.overall_hits::total;12347047;28786309;571820;1133510;879857;72303;number of overall hits 
system.cpu26.icache.ReadReq_misses::cpu26.inst;24123;229226;3006;6305;2010;160;number of ReadReq misses 
system.cpu26.icache.ReadReq_misses::total;24123;229226;3006;6305;2010;160;number of ReadReq misses 
system.cpu26.icache.demand_misses::cpu26.inst;24123;229226;3006;6305;2010;160;number of demand (read+write) misses 
system.cpu26.icache.demand_misses::total;24123;229226;3006;6305;2010;160;number of demand (read+write) misses 
system.cpu26.icache.overall_misses::cpu26.inst;24123;229226;3006;6305;2010;160;number of overall misses 
system.cpu26.icache.overall_misses::total;24123;229226;3006;6305;2010;160;number of overall misses 
system.cpu26.icache.ReadReq_miss_latency::cpu26.inst;2524898750;22396314498;298259250;623694000;211058250;16180500;number of ReadReq miss cycles 
system.cpu26.icache.ReadReq_miss_latency::total;2524898750;22396314498;298259250;623694000;211058250;16180500;number of ReadReq miss cycles 
system.cpu26.icache.demand_miss_latency::cpu26.inst;2524898750;22396314498;298259250;623694000;211058250;16180500;number of demand (read+write) miss cycles 
system.cpu26.icache.demand_miss_latency::total;2524898750;22396314498;298259250;623694000;211058250;16180500;number of demand (read+write) miss cycles 
system.cpu26.icache.overall_miss_latency::cpu26.inst;2524898750;22396314498;298259250;623694000;211058250;16180500;number of overall miss cycles 
system.cpu26.icache.overall_miss_latency::total;2524898750;22396314498;298259250;623694000;211058250;16180500;number of overall miss cycles 
system.cpu26.icache.ReadReq_accesses::cpu26.inst;12371170;29015535;574826;1139815;881867;72463;number of ReadReq accesses(hits+misses) 
system.cpu26.icache.ReadReq_accesses::total;12371170;29015535;574826;1139815;881867;72463;number of ReadReq accesses(hits+misses) 
system.cpu26.icache.demand_accesses::cpu26.inst;12371170;29015535;574826;1139815;881867;72463;number of demand (read+write) accesses 
system.cpu26.icache.demand_accesses::total;12371170;29015535;574826;1139815;881867;72463;number of demand (read+write) accesses 
system.cpu26.icache.overall_accesses::cpu26.inst;12371170;29015535;574826;1139815;881867;72463;number of overall (read+write) accesses 
system.cpu26.icache.overall_accesses::total;12371170;29015535;574826;1139815;881867;72463;number of overall (read+write) accesses 
system.cpu26.icache.ReadReq_miss_rate::cpu26.inst;0.001950;0.007900;0.005229;0.005532;0.002279;0.002208;miss rate for ReadReq accesses 
system.cpu26.icache.ReadReq_miss_rate::total;0.001950;0.007900;0.005229;0.005532;0.002279;0.002208;miss rate for ReadReq accesses 
system.cpu26.icache.demand_miss_rate::cpu26.inst;0.001950;0.007900;0.005229;0.005532;0.002279;0.002208;miss rate for demand accesses 
system.cpu26.icache.demand_miss_rate::total;0.001950;0.007900;0.005229;0.005532;0.002279;0.002208;miss rate for demand accesses 
system.cpu26.icache.overall_miss_rate::cpu26.inst;0.001950;0.007900;0.005229;0.005532;0.002279;0.002208;miss rate for overall accesses 
system.cpu26.icache.overall_miss_rate::total;0.001950;0.007900;0.005229;0.005532;0.002279;0.002208;miss rate for overall accesses 
system.cpu26.icache.ReadReq_avg_miss_latency::cpu26.inst;104667.692658;97704.075881;99221.307385;98920.539255;105004.104478;101128.125000;average ReadReq miss latency 
system.cpu26.icache.ReadReq_avg_miss_latency::total;104667.692658;97704.075881;99221.307385;98920.539255;105004.104478;101128.125000;average ReadReq miss latency 
system.cpu26.icache.demand_avg_miss_latency::cpu26.inst;104667.692658;97704.075881;99221.307385;98920.539255;105004.104478;101128.125000;average overall miss latency 
system.cpu26.icache.demand_avg_miss_latency::total;104667.692658;97704.075881;99221.307385;98920.539255;105004.104478;101128.125000;average overall miss latency 
system.cpu26.icache.overall_avg_miss_latency::cpu26.inst;104667.692658;97704.075881;99221.307385;98920.539255;105004.104478;101128.125000;average overall miss latency 
system.cpu26.icache.overall_avg_miss_latency::total;104667.692658;97704.075881;99221.307385;98920.539255;105004.104478;101128.125000;average overall miss latency 
system.cpu26.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu26.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu26.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu26.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu26.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu26.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu26.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu26.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu26.icache.ReadReq_mshr_misses::cpu26.inst;24123;229226;3006;6305;2010;160;number of ReadReq MSHR misses 
system.cpu26.icache.ReadReq_mshr_misses::total;24123;229226;3006;6305;2010;160;number of ReadReq MSHR misses 
system.cpu26.icache.demand_mshr_misses::cpu26.inst;24123;229226;3006;6305;2010;160;number of demand (read+write) MSHR misses 
system.cpu26.icache.demand_mshr_misses::total;24123;229226;3006;6305;2010;160;number of demand (read+write) MSHR misses 
system.cpu26.icache.overall_mshr_misses::cpu26.inst;24123;229226;3006;6305;2010;160;number of overall MSHR misses 
system.cpu26.icache.overall_mshr_misses::total;24123;229226;3006;6305;2010;160;number of overall MSHR misses 
system.cpu26.icache.ReadReq_mshr_miss_latency::cpu26.inst;1896080250;16511297502;221154750;461244000;158699750;12025500;number of ReadReq MSHR miss cycles 
system.cpu26.icache.ReadReq_mshr_miss_latency::total;1896080250;16511297502;221154750;461244000;158699750;12025500;number of ReadReq MSHR miss cycles 
system.cpu26.icache.demand_mshr_miss_latency::cpu26.inst;1896080250;16511297502;221154750;461244000;158699750;12025500;number of demand (read+write) MSHR miss cycles 
system.cpu26.icache.demand_mshr_miss_latency::total;1896080250;16511297502;221154750;461244000;158699750;12025500;number of demand (read+write) MSHR miss cycles 
system.cpu26.icache.overall_mshr_miss_latency::cpu26.inst;1896080250;16511297502;221154750;461244000;158699750;12025500;number of overall MSHR miss cycles 
system.cpu26.icache.overall_mshr_miss_latency::total;1896080250;16511297502;221154750;461244000;158699750;12025500;number of overall MSHR miss cycles 
system.cpu26.icache.ReadReq_mshr_miss_rate::cpu26.inst;0.001950;0.007900;0.005229;0.005532;0.002279;0.002208;mshr miss rate for ReadReq accesses 
system.cpu26.icache.ReadReq_mshr_miss_rate::total;0.001950;0.007900;0.005229;0.005532;0.002279;0.002208;mshr miss rate for ReadReq accesses 
system.cpu26.icache.demand_mshr_miss_rate::cpu26.inst;0.001950;0.007900;0.005229;0.005532;0.002279;0.002208;mshr miss rate for demand accesses 
system.cpu26.icache.demand_mshr_miss_rate::total;0.001950;0.007900;0.005229;0.005532;0.002279;0.002208;mshr miss rate for demand accesses 
system.cpu26.icache.overall_mshr_miss_rate::cpu26.inst;0.001950;0.007900;0.005229;0.005532;0.002279;0.002208;mshr miss rate for overall accesses 
system.cpu26.icache.overall_mshr_miss_rate::total;0.001950;0.007900;0.005229;0.005532;0.002279;0.002208;mshr miss rate for overall accesses 
system.cpu26.icache.ReadReq_avg_mshr_miss_latency::cpu26.inst;78600.516105;72030.648801;73571.107784;73155.273592;78955.099502;75159.375000;average ReadReq mshr miss latency 
system.cpu26.icache.ReadReq_avg_mshr_miss_latency::total;78600.516105;72030.648801;73571.107784;73155.273592;78955.099502;75159.375000;average ReadReq mshr miss latency 
system.cpu26.icache.demand_avg_mshr_miss_latency::cpu26.inst;78600.516105;72030.648801;73571.107784;73155.273592;78955.099502;75159.375000;average overall mshr miss latency 
system.cpu26.icache.demand_avg_mshr_miss_latency::total;78600.516105;72030.648801;73571.107784;73155.273592;78955.099502;75159.375000;average overall mshr miss latency 
system.cpu26.icache.overall_avg_mshr_miss_latency::cpu26.inst;78600.516105;72030.648801;73571.107784;73155.273592;78955.099502;75159.375000;average overall mshr miss latency 
system.cpu26.icache.overall_avg_mshr_miss_latency::total;78600.516105;72030.648801;73571.107784;73155.273592;78955.099502;75159.375000;average overall mshr miss latency 
system.cpu26.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu26.dcache.tags.replacements;75919;228828;4243;7601;4679;523;number of replacements 
system.cpu26.dcache.tags.tagsinuse;452.906581;684.759640;701.085684;653.869130;599.848301;585.483788;Cycle average of tags in use 
system.cpu26.dcache.tags.total_refs;1078609;7437149;791611;295203;29233;2816793;Total number of references to valid blocks. 
system.cpu26.dcache.tags.sampled_refs;75919;228828;4243;7601;4679;1104;Sample count of references to valid blocks. 
system.cpu26.dcache.tags.avg_refs;14.207366;32.501044;186.568701;38.837390;6.247703;2551.442935;Average number of references to valid blocks. 
system.cpu26.dcache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu26.dcache.tags.occ_blocks::cpu26.data;452.906581;684.759640;701.085684;653.869130;599.848301;585.483788;Average occupied blocks per requestor 
system.cpu26.dcache.tags.occ_percent::cpu26.data;0.442292;0.668711;0.684654;0.638544;0.585789;0.571762;Average percentage of cache occupancy 
system.cpu26.dcache.tags.occ_percent::total;0.442292;0.668711;0.684654;0.638544;0.585789;0.571762;Average percentage of cache occupancy 
system.cpu26.dcache.tags.occ_task_id_blocks::1024;616;627;658;628;582;581;Occupied blocks per task id 
system.cpu26.dcache.tags.age_task_id_blocks_1024::3;11;3;3;1;10;10;Occupied blocks per task id 
system.cpu26.dcache.tags.age_task_id_blocks_1024::4;605;610;655;627;572;571;Occupied blocks per task id 
system.cpu26.dcache.tags.occ_task_id_percent::1024;0.601562;0.612305;0.642578;0.613281;0.568359;0.567383;Percentage of cache occupancy per task id 
system.cpu26.dcache.tags.tag_accesses;7731295;17937299;362639;716857;519807;43851;Number of tag accesses 
system.cpu26.dcache.tags.data_accesses;7731295;17937299;362639;716857;519807;43851;Number of data accesses 
system.cpu26.dcache.ReadReq_hits::cpu26.data;2516454;5875902;116824;240184;169884;14374;number of ReadReq hits 
system.cpu26.dcache.ReadReq_hits::total;2516454;5875902;116824;240184;169884;14374;number of ReadReq hits 
system.cpu26.dcache.WriteReq_hits::cpu26.data;1118815;2428341;52988;96968;75549;6162;number of WriteReq hits 
system.cpu26.dcache.WriteReq_hits::total;1118815;2428341;52988;96968;75549;6162;number of WriteReq hits 
system.cpu26.dcache.LoadLockedReq_hits::cpu26.data;21274;34178;808;1475;1227;97;number of LoadLockedReq hits 
system.cpu26.dcache.LoadLockedReq_hits::total;21274;34178;808;1475;1227;97;number of LoadLockedReq hits 
system.cpu26.dcache.StoreCondReq_hits::cpu26.data;11927;22718;539;971;721;56;number of StoreCondReq hits 
system.cpu26.dcache.StoreCondReq_hits::total;11927;22718;539;971;721;56;number of StoreCondReq hits 
system.cpu26.dcache.demand_hits::cpu26.data;3635269;8304243;169812;337152;245433;20536;number of demand (read+write) hits 
system.cpu26.dcache.demand_hits::total;3635269;8304243;169812;337152;245433;20536;number of demand (read+write) hits 
system.cpu26.dcache.overall_hits::cpu26.data;3635269;8304243;169812;337152;245433;20536;number of overall hits 
system.cpu26.dcache.overall_hits::total;3635269;8304243;169812;337152;245433;20536;number of overall hits 
system.cpu26.dcache.ReadReq_misses::cpu26.data;120259;327007;5676;10602;7158;764;number of ReadReq misses 
system.cpu26.dcache.ReadReq_misses::total;120259;327007;5676;10602;7158;764;number of ReadReq misses 
system.cpu26.dcache.WriteReq_misses::cpu26.data;7687;64430;831;1502;946;41;number of WriteReq misses 
system.cpu26.dcache.WriteReq_misses::total;7687;64430;831;1502;946;41;number of WriteReq misses 
system.cpu26.dcache.LoadLockedReq_misses::cpu26.data;2272;14366;185;348;147;11;number of LoadLockedReq misses 
system.cpu26.dcache.LoadLockedReq_misses::total;2272;14366;185;348;147;11;number of LoadLockedReq misses 
system.cpu26.dcache.StoreCondReq_misses::cpu26.data;4756;23482;359;679;384;25;number of StoreCondReq misses 
system.cpu26.dcache.StoreCondReq_misses::total;4756;23482;359;679;384;25;number of StoreCondReq misses 
system.cpu26.dcache.demand_misses::cpu26.data;127946;391437;6507;12104;8104;805;number of demand (read+write) misses 
system.cpu26.dcache.demand_misses::total;127946;391437;6507;12104;8104;805;number of demand (read+write) misses 
system.cpu26.dcache.overall_misses::cpu26.data;127946;391437;6507;12104;8104;805;number of overall misses 
system.cpu26.dcache.overall_misses::total;127946;391437;6507;12104;8104;805;number of overall misses 
system.cpu26.dcache.ReadReq_miss_latency::cpu26.data;10564284513;23375446365;425630666;763883400;512868370;56348613;number of ReadReq miss cycles 
system.cpu26.dcache.ReadReq_miss_latency::total;10564284513;23375446365;425630666;763883400;512868370;56348613;number of ReadReq miss cycles 
system.cpu26.dcache.WriteReq_miss_latency::cpu26.data;473665929;3932954409;59191139;92295032;57683523;2473471;number of WriteReq miss cycles 
system.cpu26.dcache.WriteReq_miss_latency::total;473665929;3932954409;59191139;92295032;57683523;2473471;number of WriteReq miss cycles 
system.cpu26.dcache.LoadLockedReq_miss_latency::cpu26.data;191428835;923838471;13132998;23584499;11977737;974750;number of LoadLockedReq miss cycles 
system.cpu26.dcache.LoadLockedReq_miss_latency::total;191428835;923838471;13132998;23584499;11977737;974750;number of LoadLockedReq miss cycles 
system.cpu26.dcache.StoreCondReq_miss_latency::cpu26.data;239317276;1403303198;20498860;38463748;20790766;1175986;number of StoreCondReq miss cycles 
system.cpu26.dcache.StoreCondReq_miss_latency::total;239317276;1403303198;20498860;38463748;20790766;1175986;number of StoreCondReq miss cycles 
system.cpu26.dcache.StoreCondFailReq_miss_latency::cpu26.data;37677998;5696000;798000;1564000;1120000;288000;number of StoreCondFailReq miss cycles 
system.cpu26.dcache.StoreCondFailReq_miss_latency::total;37677998;5696000;798000;1564000;1120000;288000;number of StoreCondFailReq miss cycles 
system.cpu26.dcache.demand_miss_latency::cpu26.data;11037950442;27308400774;484821805;856178432;570551893;58822084;number of demand (read+write) miss cycles 
system.cpu26.dcache.demand_miss_latency::total;11037950442;27308400774;484821805;856178432;570551893;58822084;number of demand (read+write) miss cycles 
system.cpu26.dcache.overall_miss_latency::cpu26.data;11037950442;27308400774;484821805;856178432;570551893;58822084;number of overall miss cycles 
system.cpu26.dcache.overall_miss_latency::total;11037950442;27308400774;484821805;856178432;570551893;58822084;number of overall miss cycles 
system.cpu26.dcache.ReadReq_accesses::cpu26.data;2636713;6202909;122500;250786;177042;15138;number of ReadReq accesses(hits+misses) 
system.cpu26.dcache.ReadReq_accesses::total;2636713;6202909;122500;250786;177042;15138;number of ReadReq accesses(hits+misses) 
system.cpu26.dcache.WriteReq_accesses::cpu26.data;1126502;2492771;53819;98470;76495;6203;number of WriteReq accesses(hits+misses) 
system.cpu26.dcache.WriteReq_accesses::total;1126502;2492771;53819;98470;76495;6203;number of WriteReq accesses(hits+misses) 
system.cpu26.dcache.LoadLockedReq_accesses::cpu26.data;23546;48544;993;1823;1374;108;number of LoadLockedReq accesses(hits+misses) 
system.cpu26.dcache.LoadLockedReq_accesses::total;23546;48544;993;1823;1374;108;number of LoadLockedReq accesses(hits+misses) 
system.cpu26.dcache.StoreCondReq_accesses::cpu26.data;16683;46200;898;1650;1105;81;number of StoreCondReq accesses(hits+misses) 
system.cpu26.dcache.StoreCondReq_accesses::total;16683;46200;898;1650;1105;81;number of StoreCondReq accesses(hits+misses) 
system.cpu26.dcache.demand_accesses::cpu26.data;3763215;8695680;176319;349256;253537;21341;number of demand (read+write) accesses 
system.cpu26.dcache.demand_accesses::total;3763215;8695680;176319;349256;253537;21341;number of demand (read+write) accesses 
system.cpu26.dcache.overall_accesses::cpu26.data;3763215;8695680;176319;349256;253537;21341;number of overall (read+write) accesses 
system.cpu26.dcache.overall_accesses::total;3763215;8695680;176319;349256;253537;21341;number of overall (read+write) accesses 
system.cpu26.dcache.ReadReq_miss_rate::cpu26.data;0.045609;0.052718;0.046335;0.042275;0.040431;0.050469;miss rate for ReadReq accesses 
system.cpu26.dcache.ReadReq_miss_rate::total;0.045609;0.052718;0.046335;0.042275;0.040431;0.050469;miss rate for ReadReq accesses 
system.cpu26.dcache.WriteReq_miss_rate::cpu26.data;0.006824;0.025847;0.015441;0.015253;0.012367;0.006610;miss rate for WriteReq accesses 
system.cpu26.dcache.WriteReq_miss_rate::total;0.006824;0.025847;0.015441;0.015253;0.012367;0.006610;miss rate for WriteReq accesses 
system.cpu26.dcache.LoadLockedReq_miss_rate::cpu26.data;0.096492;0.295938;0.186304;0.190894;0.106987;0.101852;miss rate for LoadLockedReq accesses 
system.cpu26.dcache.LoadLockedReq_miss_rate::total;0.096492;0.295938;0.186304;0.190894;0.106987;0.101852;miss rate for LoadLockedReq accesses 
system.cpu26.dcache.StoreCondReq_miss_rate::cpu26.data;0.285081;0.508268;0.399777;0.411515;0.347511;0.308642;miss rate for StoreCondReq accesses 
system.cpu26.dcache.StoreCondReq_miss_rate::total;0.285081;0.508268;0.399777;0.411515;0.347511;0.308642;miss rate for StoreCondReq accesses 
system.cpu26.dcache.demand_miss_rate::cpu26.data;0.033999;0.045015;0.036905;0.034657;0.031964;0.037721;miss rate for demand accesses 
system.cpu26.dcache.demand_miss_rate::total;0.033999;0.045015;0.036905;0.034657;0.031964;0.037721;miss rate for demand accesses 
system.cpu26.dcache.overall_miss_rate::cpu26.data;0.033999;0.045015;0.036905;0.034657;0.031964;0.037721;miss rate for overall accesses 
system.cpu26.dcache.overall_miss_rate::total;0.033999;0.045015;0.036905;0.034657;0.031964;0.037721;miss rate for overall accesses 
system.cpu26.dcache.ReadReq_avg_miss_latency::cpu26.data;87846.103102;71483.015241;74987.784708;72050.877193;71649.674490;73754.729058;average ReadReq miss latency 
system.cpu26.dcache.ReadReq_avg_miss_latency::total;87846.103102;71483.015241;74987.784708;72050.877193;71649.674490;73754.729058;average ReadReq miss latency 
system.cpu26.dcache.WriteReq_avg_miss_latency::cpu26.data;61619.087941;61042.284790;71228.807461;61448.090546;60976.239958;60328.560976;average WriteReq miss latency 
system.cpu26.dcache.WriteReq_avg_miss_latency::total;61619.087941;61042.284790;71228.807461;61448.090546;60976.239958;60328.560976;average WriteReq miss latency 
system.cpu26.dcache.LoadLockedReq_avg_miss_latency::cpu26.data;84255.649208;64307.286023;70989.178378;67771.548851;81481.204082;88613.636364;average LoadLockedReq miss latency 
system.cpu26.dcache.LoadLockedReq_avg_miss_latency::total;84255.649208;64307.286023;70989.178378;67771.548851;81481.204082;88613.636364;average LoadLockedReq miss latency 
system.cpu26.dcache.StoreCondReq_avg_miss_latency::cpu26.data;50319.023549;59760.803935;57099.888579;56647.640648;54142.619792;47039.440000;average StoreCondReq miss latency 
system.cpu26.dcache.StoreCondReq_avg_miss_latency::total;50319.023549;59760.803935;57099.888579;56647.640648;54142.619792;47039.440000;average StoreCondReq miss latency 
system.cpu26.dcache.StoreCondFailReq_avg_miss_latency::cpu26.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu26.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu26.dcache.demand_avg_miss_latency::cpu26.data;86270.383146;69764.485151;74507.730905;70735.164574;70403.738031;73070.911801;average overall miss latency 
system.cpu26.dcache.demand_avg_miss_latency::total;86270.383146;69764.485151;74507.730905;70735.164574;70403.738031;73070.911801;average overall miss latency 
system.cpu26.dcache.overall_avg_miss_latency::cpu26.data;86270.383146;69764.485151;74507.730905;70735.164574;70403.738031;73070.911801;average overall miss latency 
system.cpu26.dcache.overall_avg_miss_latency::total;86270.383146;69764.485151;74507.730905;70735.164574;70403.738031;73070.911801;average overall miss latency 
system.cpu26.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu26.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu26.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu26.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu26.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu26.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu26.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu26.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu26.dcache.writebacks::writebacks;3885;29111;446;677;253;27;number of writebacks 
system.cpu26.dcache.writebacks::total;3885;29111;446;677;253;27;number of writebacks 
system.cpu26.dcache.ReadReq_mshr_misses::cpu26.data;120259;327007;5676;10602;7158;764;number of ReadReq MSHR misses 
system.cpu26.dcache.ReadReq_mshr_misses::total;120259;327007;5676;10602;7158;764;number of ReadReq MSHR misses 
system.cpu26.dcache.WriteReq_mshr_misses::cpu26.data;7687;64430;831;1502;946;41;number of WriteReq MSHR misses 
system.cpu26.dcache.WriteReq_mshr_misses::total;7687;64430;831;1502;946;41;number of WriteReq MSHR misses 
system.cpu26.dcache.LoadLockedReq_mshr_misses::cpu26.data;2272;14366;185;348;147;11;number of LoadLockedReq MSHR misses 
system.cpu26.dcache.LoadLockedReq_mshr_misses::total;2272;14366;185;348;147;11;number of LoadLockedReq MSHR misses 
system.cpu26.dcache.StoreCondReq_mshr_misses::cpu26.data;4756;23478;359;678;384;25;number of StoreCondReq MSHR misses 
system.cpu26.dcache.StoreCondReq_mshr_misses::total;4756;23478;359;678;384;25;number of StoreCondReq MSHR misses 
system.cpu26.dcache.demand_mshr_misses::cpu26.data;127946;391437;6507;12104;8104;805;number of demand (read+write) MSHR misses 
system.cpu26.dcache.demand_mshr_misses::total;127946;391437;6507;12104;8104;805;number of demand (read+write) MSHR misses 
system.cpu26.dcache.overall_mshr_misses::cpu26.data;127946;391437;6507;12104;8104;805;number of overall MSHR misses 
system.cpu26.dcache.overall_mshr_misses::total;127946;391437;6507;12104;8104;805;number of overall MSHR misses 
system.cpu26.dcache.ReadReq_mshr_miss_latency::cpu26.data;7484209487;15770354635;290248334;515222600;343427630;38010387;number of ReadReq MSHR miss cycles 
system.cpu26.dcache.ReadReq_mshr_miss_latency::total;7484209487;15770354635;290248334;515222600;343427630;38010387;number of ReadReq MSHR miss cycles 
system.cpu26.dcache.WriteReq_mshr_miss_latency::cpu26.data;238315071;2228688591;36106861;50941968;31577477;1239529;number of WriteReq MSHR miss cycles 
system.cpu26.dcache.WriteReq_mshr_miss_latency::total;238315071;2228688591;36106861;50941968;31577477;1239529;number of WriteReq MSHR miss cycles 
system.cpu26.dcache.LoadLockedReq_mshr_miss_latency::cpu26.data;136111165;604634529;8916002;15726501;8390263;717250;number of LoadLockedReq MSHR miss cycles 
system.cpu26.dcache.LoadLockedReq_mshr_miss_latency::total;136111165;604634529;8916002;15726501;8390263;717250;number of LoadLockedReq MSHR miss cycles 
system.cpu26.dcache.StoreCondReq_mshr_miss_latency::cpu26.data;116543724;826272802;11323140;21372252;10191234;569014;number of StoreCondReq MSHR miss cycles 
system.cpu26.dcache.StoreCondReq_mshr_miss_latency::total;116543724;826272802;11323140;21372252;10191234;569014;number of StoreCondReq MSHR miss cycles 
system.cpu26.dcache.StoreCondFailReq_mshr_miss_latency::cpu26.data;26480002;3980000;600000;1080000;790000;200000;number of StoreCondFailReq MSHR miss cycles 
system.cpu26.dcache.StoreCondFailReq_mshr_miss_latency::total;26480002;3980000;600000;1080000;790000;200000;number of StoreCondFailReq MSHR miss cycles 
system.cpu26.dcache.demand_mshr_miss_latency::cpu26.data;7722524558;17999043226;326355195;566164568;375005107;39249916;number of demand (read+write) MSHR miss cycles 
system.cpu26.dcache.demand_mshr_miss_latency::total;7722524558;17999043226;326355195;566164568;375005107;39249916;number of demand (read+write) MSHR miss cycles 
system.cpu26.dcache.overall_mshr_miss_latency::cpu26.data;7722524558;17999043226;326355195;566164568;375005107;39249916;number of overall MSHR miss cycles 
system.cpu26.dcache.overall_mshr_miss_latency::total;7722524558;17999043226;326355195;566164568;375005107;39249916;number of overall MSHR miss cycles 
system.cpu26.dcache.ReadReq_mshr_uncacheable_latency::cpu26.data;18070000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu26.dcache.ReadReq_mshr_uncacheable_latency::total;18070000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu26.dcache.WriteReq_mshr_uncacheable_latency::cpu26.data;1197927000;1776587000;50630000;87269000;76992000;5740000;number of WriteReq MSHR uncacheable cycles 
system.cpu26.dcache.WriteReq_mshr_uncacheable_latency::total;1197927000;1776587000;50630000;87269000;76992000;5740000;number of WriteReq MSHR uncacheable cycles 
system.cpu26.dcache.overall_mshr_uncacheable_latency::cpu26.data;1215997000;1776587000;50630000;87269000;76992000;5740000;number of overall MSHR uncacheable cycles 
system.cpu26.dcache.overall_mshr_uncacheable_latency::total;1215997000;1776587000;50630000;87269000;76992000;5740000;number of overall MSHR uncacheable cycles 
system.cpu26.dcache.ReadReq_mshr_miss_rate::cpu26.data;0.045609;0.052718;0.046335;0.042275;0.040431;0.050469;mshr miss rate for ReadReq accesses 
system.cpu26.dcache.ReadReq_mshr_miss_rate::total;0.045609;0.052718;0.046335;0.042275;0.040431;0.050469;mshr miss rate for ReadReq accesses 
system.cpu26.dcache.WriteReq_mshr_miss_rate::cpu26.data;0.006824;0.025847;0.015441;0.015253;0.012367;0.006610;mshr miss rate for WriteReq accesses 
system.cpu26.dcache.WriteReq_mshr_miss_rate::total;0.006824;0.025847;0.015441;0.015253;0.012367;0.006610;mshr miss rate for WriteReq accesses 
system.cpu26.dcache.LoadLockedReq_mshr_miss_rate::cpu26.data;0.096492;0.295938;0.186304;0.190894;0.106987;0.101852;mshr miss rate for LoadLockedReq accesses 
system.cpu26.dcache.LoadLockedReq_mshr_miss_rate::total;0.096492;0.295938;0.186304;0.190894;0.106987;0.101852;mshr miss rate for LoadLockedReq accesses 
system.cpu26.dcache.StoreCondReq_mshr_miss_rate::cpu26.data;0.285081;0.508182;0.399777;0.410909;0.347511;0.308642;mshr miss rate for StoreCondReq accesses 
system.cpu26.dcache.StoreCondReq_mshr_miss_rate::total;0.285081;0.508182;0.399777;0.410909;0.347511;0.308642;mshr miss rate for StoreCondReq accesses 
system.cpu26.dcache.demand_mshr_miss_rate::cpu26.data;0.033999;0.045015;0.036905;0.034657;0.031964;0.037721;mshr miss rate for demand accesses 
system.cpu26.dcache.demand_mshr_miss_rate::total;0.033999;0.045015;0.036905;0.034657;0.031964;0.037721;mshr miss rate for demand accesses 
system.cpu26.dcache.overall_mshr_miss_rate::cpu26.data;0.033999;0.045015;0.036905;0.034657;0.031964;0.037721;mshr miss rate for overall accesses 
system.cpu26.dcache.overall_mshr_miss_rate::total;0.033999;0.045015;0.036905;0.034657;0.031964;0.037721;mshr miss rate for overall accesses 
system.cpu26.dcache.ReadReq_avg_mshr_miss_latency::cpu26.data;62234.090480;48226.351837;51136.070120;48596.736465;47978.154512;49751.815445;average ReadReq mshr miss latency 
system.cpu26.dcache.ReadReq_avg_mshr_miss_latency::total;62234.090480;48226.351837;51136.070120;48596.736465;47978.154512;49751.815445;average ReadReq mshr miss latency 
system.cpu26.dcache.WriteReq_avg_mshr_miss_latency::cpu26.data;31002.350852;34590.851948;43449.892900;33916.090546;33379.996829;30232.414634;average WriteReq mshr miss latency 
system.cpu26.dcache.WriteReq_avg_mshr_miss_latency::total;31002.350852;34590.851948;43449.892900;33916.090546;33379.996829;30232.414634;average WriteReq mshr miss latency 
system.cpu26.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu26.data;59908.083187;42087.883127;48194.605405;45191.094828;57076.619048;65204.545455;average LoadLockedReq mshr miss latency 
system.cpu26.dcache.LoadLockedReq_avg_mshr_miss_latency::total;59908.083187;42087.883127;48194.605405;45191.094828;57076.619048;65204.545455;average LoadLockedReq mshr miss latency 
system.cpu26.dcache.StoreCondReq_avg_mshr_miss_latency::cpu26.data;24504.567704;35193.491865;31540.779944;31522.495575;26539.671875;22760.560000;average StoreCondReq mshr miss latency 
system.cpu26.dcache.StoreCondReq_avg_mshr_miss_latency::total;24504.567704;35193.491865;31540.779944;31522.495575;26539.671875;22760.560000;average StoreCondReq mshr miss latency 
system.cpu26.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu26.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu26.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu26.dcache.demand_avg_mshr_miss_latency::cpu26.data;60357.686508;45981.967024;50154.479023;46774.997356;46274.075395;48757.659627;average overall mshr miss latency 
system.cpu26.dcache.demand_avg_mshr_miss_latency::total;60357.686508;45981.967024;50154.479023;46774.997356;46274.075395;48757.659627;average overall mshr miss latency 
system.cpu26.dcache.overall_avg_mshr_miss_latency::cpu26.data;60357.686508;45981.967024;50154.479023;46774.997356;46274.075395;48757.659627;average overall mshr miss latency 
system.cpu26.dcache.overall_avg_mshr_miss_latency::total;60357.686508;45981.967024;50154.479023;46774.997356;46274.075395;48757.659627;average overall mshr miss latency 
system.cpu26.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu26.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu26.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu26.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu26.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu26.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu26.dcache.overall_avg_mshr_uncacheable_latency::cpu26.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu26.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu26.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu27.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu27.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu27.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu27.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu27.dtb.read_hits;2692393;12700525;61748;182354;266260;15537;DTB read hits 
system.cpu27.dtb.read_misses;0;530;0;0;629;0;DTB read misses 
system.cpu27.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu27.dtb.read_accesses;0;285444;0;0;72737;0;DTB read accesses 
system.cpu27.dtb.write_hits;1156340;4875109;33357;73749;100137;6357;DTB write hits 
system.cpu27.dtb.write_misses;0;427;0;0;6127;0;DTB write misses 
system.cpu27.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu27.dtb.write_accesses;0;87932;0;0;22564;0;DTB write accesses 
system.cpu27.dtb.data_hits;3848733;17575634;95105;256103;366397;21894;DTB hits 
system.cpu27.dtb.data_misses;0;957;0;0;6756;0;DTB misses 
system.cpu27.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu27.dtb.data_accesses;0;373376;0;0;95301;0;DTB accesses 
system.cpu27.itb.fetch_hits;1041966;3679079;38771;66009;337013;5083;ITB hits 
system.cpu27.itb.fetch_misses;0;42;0;0;6;0;ITB misses 
system.cpu27.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu27.itb.fetch_accesses;1041966;3679121;38771;66009;337019;5083;ITB accesses 
system.cpu27.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu27.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu27.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu27.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu27.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu27.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu27.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu27.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu27.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu27.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu27.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu27.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu27.numCycles;540921526;484179698;17187305;29980651;29394532;2343750;number of cpu cycles simulated 
system.cpu27.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu27.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu27.committedInsts;12438742;57140147;269160;824326;1219399;73137;Number of instructions committed 
system.cpu27.committedOps;12438742;57140147;269160;824326;1219399;73137;Number of ops (including micro ops) committed 
system.cpu27.num_int_alu_accesses;12027515;55625534;257165;799375;1176924;71016;Number of integer alu accesses 
system.cpu27.num_fp_alu_accesses;1746;938778;134;0;686;0;Number of float alu accesses 
system.cpu27.num_func_calls;485851;2020781;11428;30534;34671;2766;number of times a function call or return occured 
system.cpu27.num_conditional_control_insts;1131599;6827492;19720;86400;111896;6977;number of instructions that are conditional controls 
system.cpu27.num_int_insts;12027515;55625534;257165;799375;1176924;71016;number of integer instructions 
system.cpu27.num_fp_insts;1746;938778;134;0;686;0;number of float instructions 
system.cpu27.num_int_register_reads;16509564;77947588;347730;1097089;1619132;98202;number of times the integer registers were read 
system.cpu27.num_int_register_writes;9603249;42759585;201810;630176;947056;56824;number of times the integer registers were written 
system.cpu27.num_fp_register_reads;890;772413;66;0;343;0;number of times the floating registers were read 
system.cpu27.num_fp_register_writes;896;642347;68;0;350;0;number of times the floating registers were written 
system.cpu27.num_mem_refs;3853955;17651382;95330;256443;374215;21919;number of memory refs 
system.cpu27.num_load_insts;2692527;12740108;61758;182354;267573;15537;Number of load instructions 
system.cpu27.num_store_insts;1161428;4911274;33572;74089;106642;6382;Number of store instructions 
system.cpu27.num_idle_cycles;507014749.174854;324806927.141361;16437461.014094;27749021.558195;26062622.937362;2149048.346298;Number of idle cycles 
system.cpu27.num_busy_cycles;33906776.825146;159372770.858639;749843.985906;2231629.441805;3331909.062638;194701.653702;Number of busy cycles 
system.cpu27.not_idle_fraction;0.062683;0.329160;0.043628;0.074436;0.113351;0.083073;Percentage of non-idle cycles 
system.cpu27.idle_fraction;0.937317;0.670840;0.956372;0.925564;0.886649;0.916927;Percentage of idle cycles 
system.cpu27.Branches;1852483;9603841;36764;130863;162130;11016;Number of branches fetched 
system.cpu27.op_class::No_OpClass;46464;156302;1670;3094;18536;235;Class of executed instruction 
system.cpu27.op_class::IntAlu;8100615;37944186;157012;537363;736812;48805;Class of executed instruction 
system.cpu27.op_class::IntMult;48567;179625;923;3145;3691;291;Class of executed instruction 
system.cpu27.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu27.op_class::FloatAdd;88;183325;4;0;25;0;Class of executed instruction 
system.cpu27.op_class::FloatCmp;0;15469;0;0;0;0;Class of executed instruction 
system.cpu27.op_class::FloatCvt;0;4798;0;0;3;0;Class of executed instruction 
system.cpu27.op_class::FloatMult;0;47107;0;0;0;0;Class of executed instruction 
system.cpu27.op_class::FloatDiv;8;9660;0;0;0;0;Class of executed instruction 
system.cpu27.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu27.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu27.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu27.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu27.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu27.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu27.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu27.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu27.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu27.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu27.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu27.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu27.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu27.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu27.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu27.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu27.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu27.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu27.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu27.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu27.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu27.op_class::MemRead;2726897;12905589;63172;184563;270088;15703;Class of executed instruction 
system.cpu27.op_class::MemWrite;1161443;4924341;33574;74089;106647;6382;Class of executed instruction 
system.cpu27.op_class::IprAccess;354660;770702;12805;22072;90353;1721;Class of executed instruction 
system.cpu27.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu27.op_class::total;12438742;57141104;269160;824326;1226155;73137;Class of executed instruction 
system.cpu27.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu27.kern.inst.quiesce;8074;6793;209;340;328;25;number of quiesce instructions executed 
system.cpu27.kern.inst.hwrei;87191;163874;3080;5379;12259;422;number of hwrei instructions executed 
system.cpu27.kern.ipl_count::0;19351;44916;719;1226;1246;92;number of times we switched to this ipl 
system.cpu27.kern.ipl_count::22;4921;4972;176;307;301;24;number of times we switched to this ipl 
system.cpu27.kern.ipl_count::30;87;3623;33;33;40;1;number of times we switched to this ipl 
system.cpu27.kern.ipl_count::31;52948;80568;1798;3187;3276;257;number of times we switched to this ipl 
system.cpu27.kern.ipl_count::total;77307;134079;2726;4753;4863;374;number of times we switched to this ipl 
system.cpu27.kern.ipl_good::0;19351;44916;719;1226;1246;92;number of times we switched to this ipl from a different ipl 
system.cpu27.kern.ipl_good::22;4921;4972;176;307;301;24;number of times we switched to this ipl from a different ipl 
system.cpu27.kern.ipl_good::30;87;3623;33;33;40;1;number of times we switched to this ipl from a different ipl 
system.cpu27.kern.ipl_good::31;19264;41312;686;1193;1206;91;number of times we switched to this ipl from a different ipl 
system.cpu27.kern.ipl_good::total;43623;94823;1614;2759;2793;208;number of times we switched to this ipl from a different ipl 
system.cpu27.kern.ipl_ticks::0;4644518480000;3542777380000;165745930000;288574290000;282058630000;22657360000;number of cycles we spent at this ipl 
system.cpu27.kern.ipl_ticks::22;15042770000;16850150000;539200000;942250000;928450000;73230000;number of cycles we spent at this ipl 
system.cpu27.kern.ipl_ticks::30;865620000;25452610000;322940000;325530000;391270000;10110000;number of cycles we spent at this ipl 
system.cpu27.kern.ipl_ticks::31;748788110000;1256716840000;5264980000;9964440000;10566970000;696800000;number of cycles we spent at this ipl 
system.cpu27.kern.ipl_ticks::total;5409214980000;4841796980000;171873050000;299806510000;293945320000;23437500000;number of cycles we spent at this ipl 
system.cpu27.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu27.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu27.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu27.kern.ipl_used::31;0.363829;0.512759;0.381535;0.374333;0.368132;0.354086;fraction of swpipl calls that actually changed the ipl 
system.cpu27.kern.ipl_used::total;0.564283;0.707217;0.592076;0.580475;0.574337;0.556150;fraction of swpipl calls that actually changed the ipl 
system.cpu27.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu27.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu27.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu27.kern.callpal::swpctx;26;7668;2;;12;;number of callpals executed 
system.cpu27.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu27.kern.callpal::swpipl;67290;110557;2308;4073;4173;324;number of callpals executed 
system.cpu27.kern.callpal::rdps;9842;10103;352;626;611;48;number of callpals executed 
system.cpu27.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu27.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu27.kern.callpal::rti;5008;14943;209;340;349;25;number of callpals executed 
system.cpu27.kern.callpal::rdunique;1;521;;;2;;number of callpals executed 
system.cpu27.kern.callpal::total;82181;154296;2871;5039;5156;397;number of callpals executed 
system.cpu27.kern.mode_switch::kernel;5036;22611;211;340;361;25;number of protection mode switches 
system.cpu27.kern.mode_switch::user;0;6424;0;0;16;0;number of protection mode switches 
system.cpu27.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu27.kern.mode_switch_good::kernel;0;0.284110;0;0;0.044321;0;fraction of useful protection mode switches 
system.cpu27.kern.mode_switch_good::user;nan;1;nan;nan;1;nan;fraction of useful protection mode switches 
system.cpu27.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu27.kern.mode_switch_good::total;0;0.442500;0;0;0.084881;0;fraction of useful protection mode switches 
system.cpu27.kern.mode_ticks::kernel;0;10144979910000;0;0;744524420000;0;number of ticks spent at the given mode 
system.cpu27.kern.mode_ticks::user;0;41173930000;0;0;7548180000;0;number of ticks spent at the given mode 
system.cpu27.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu27.kern.swap_context;27;7668;2;0;12;0;number of times the context was actually changed 
system.cpu27.icache.tags.replacements;23645;485043;678;2138;2998;160;number of replacements 
system.cpu27.icache.tags.tagsinuse;378.086904;501.878578;512;512;512;512;Cycle average of tags in use 
system.cpu27.icache.tags.total_refs;6272882;53078670;96069;507210;6564738;4937873;Total number of references to valid blocks. 
system.cpu27.icache.tags.sampled_refs;23645;485043;678;2138;2998;672;Sample count of references to valid blocks. 
system.cpu27.icache.tags.avg_refs;265.294227;109.430855;141.694690;237.235734;2189.705804;7348.025298;Average number of references to valid blocks. 
system.cpu27.icache.tags.warmup_cycle;0;10191454256750;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu27.icache.tags.occ_blocks::cpu27.inst;378.086904;501.878578;512;512;512;512;Average occupied blocks per requestor 
system.cpu27.icache.tags.occ_percent::cpu27.inst;0.738451;0.980232;1;1;1;1;Average percentage of cache occupancy 
system.cpu27.icache.tags.occ_percent::total;0.738451;0.980232;1;1;1;1;Average percentage of cache occupancy 
system.cpu27.icache.tags.occ_task_id_blocks::1024;430;512;512;512;512;512;Occupied blocks per task id 
system.cpu27.icache.tags.age_task_id_blocks_1024::2;2;2;2;2;2;2;Occupied blocks per task id 
system.cpu27.icache.tags.age_task_id_blocks_1024::3;15;;;12;15;12;Occupied blocks per task id 
system.cpu27.icache.tags.age_task_id_blocks_1024::4;413;510;510;498;495;498;Occupied blocks per task id 
system.cpu27.icache.tags.occ_task_id_percent::1024;0.839844;1;1;1;1;1;Percentage of cache occupancy per task id 
system.cpu27.icache.tags.tag_accesses;24901567;114767333;538998;1650790;2455308;146434;Number of tag accesses 
system.cpu27.icache.tags.data_accesses;24901567;114767333;538998;1650790;2455308;146434;Number of data accesses 
system.cpu27.icache.ReadReq_hits::cpu27.inst;12414659;56655979;268482;822188;1223157;72977;number of ReadReq hits 
system.cpu27.icache.ReadReq_hits::total;12414659;56655979;268482;822188;1223157;72977;number of ReadReq hits 
system.cpu27.icache.demand_hits::cpu27.inst;12414659;56655979;268482;822188;1223157;72977;number of demand (read+write) hits 
system.cpu27.icache.demand_hits::total;12414659;56655979;268482;822188;1223157;72977;number of demand (read+write) hits 
system.cpu27.icache.overall_hits::cpu27.inst;12414659;56655979;268482;822188;1223157;72977;number of overall hits 
system.cpu27.icache.overall_hits::total;12414659;56655979;268482;822188;1223157;72977;number of overall hits 
system.cpu27.icache.ReadReq_misses::cpu27.inst;24083;485125;678;2138;2998;160;number of ReadReq misses 
system.cpu27.icache.ReadReq_misses::total;24083;485125;678;2138;2998;160;number of ReadReq misses 
system.cpu27.icache.demand_misses::cpu27.inst;24083;485125;678;2138;2998;160;number of demand (read+write) misses 
system.cpu27.icache.demand_misses::total;24083;485125;678;2138;2998;160;number of demand (read+write) misses 
system.cpu27.icache.overall_misses::cpu27.inst;24083;485125;678;2138;2998;160;number of overall misses 
system.cpu27.icache.overall_misses::total;24083;485125;678;2138;2998;160;number of overall misses 
system.cpu27.icache.ReadReq_miss_latency::cpu27.inst;2497517499;47346496496;69531000;217568000;314279250;16253750;number of ReadReq miss cycles 
system.cpu27.icache.ReadReq_miss_latency::total;2497517499;47346496496;69531000;217568000;314279250;16253750;number of ReadReq miss cycles 
system.cpu27.icache.demand_miss_latency::cpu27.inst;2497517499;47346496496;69531000;217568000;314279250;16253750;number of demand (read+write) miss cycles 
system.cpu27.icache.demand_miss_latency::total;2497517499;47346496496;69531000;217568000;314279250;16253750;number of demand (read+write) miss cycles 
system.cpu27.icache.overall_miss_latency::cpu27.inst;2497517499;47346496496;69531000;217568000;314279250;16253750;number of overall miss cycles 
system.cpu27.icache.overall_miss_latency::total;2497517499;47346496496;69531000;217568000;314279250;16253750;number of overall miss cycles 
system.cpu27.icache.ReadReq_accesses::cpu27.inst;12438742;57141104;269160;824326;1226155;73137;number of ReadReq accesses(hits+misses) 
system.cpu27.icache.ReadReq_accesses::total;12438742;57141104;269160;824326;1226155;73137;number of ReadReq accesses(hits+misses) 
system.cpu27.icache.demand_accesses::cpu27.inst;12438742;57141104;269160;824326;1226155;73137;number of demand (read+write) accesses 
system.cpu27.icache.demand_accesses::total;12438742;57141104;269160;824326;1226155;73137;number of demand (read+write) accesses 
system.cpu27.icache.overall_accesses::cpu27.inst;12438742;57141104;269160;824326;1226155;73137;number of overall (read+write) accesses 
system.cpu27.icache.overall_accesses::total;12438742;57141104;269160;824326;1226155;73137;number of overall (read+write) accesses 
system.cpu27.icache.ReadReq_miss_rate::cpu27.inst;0.001936;0.008490;0.002519;0.002594;0.002445;0.002188;miss rate for ReadReq accesses 
system.cpu27.icache.ReadReq_miss_rate::total;0.001936;0.008490;0.002519;0.002594;0.002445;0.002188;miss rate for ReadReq accesses 
system.cpu27.icache.demand_miss_rate::cpu27.inst;0.001936;0.008490;0.002519;0.002594;0.002445;0.002188;miss rate for demand accesses 
system.cpu27.icache.demand_miss_rate::total;0.001936;0.008490;0.002519;0.002594;0.002445;0.002188;miss rate for demand accesses 
system.cpu27.icache.overall_miss_rate::cpu27.inst;0.001936;0.008490;0.002519;0.002594;0.002445;0.002188;miss rate for overall accesses 
system.cpu27.icache.overall_miss_rate::total;0.001936;0.008490;0.002519;0.002594;0.002445;0.002188;miss rate for overall accesses 
system.cpu27.icache.ReadReq_avg_miss_latency::cpu27.inst;103704.584105;97596.488526;102553.097345;101762.394761;104829.636424;101585.937500;average ReadReq miss latency 
system.cpu27.icache.ReadReq_avg_miss_latency::total;103704.584105;97596.488526;102553.097345;101762.394761;104829.636424;101585.937500;average ReadReq miss latency 
system.cpu27.icache.demand_avg_miss_latency::cpu27.inst;103704.584105;97596.488526;102553.097345;101762.394761;104829.636424;101585.937500;average overall miss latency 
system.cpu27.icache.demand_avg_miss_latency::total;103704.584105;97596.488526;102553.097345;101762.394761;104829.636424;101585.937500;average overall miss latency 
system.cpu27.icache.overall_avg_miss_latency::cpu27.inst;103704.584105;97596.488526;102553.097345;101762.394761;104829.636424;101585.937500;average overall miss latency 
system.cpu27.icache.overall_avg_miss_latency::total;103704.584105;97596.488526;102553.097345;101762.394761;104829.636424;101585.937500;average overall miss latency 
system.cpu27.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu27.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu27.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu27.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu27.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu27.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu27.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu27.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu27.icache.ReadReq_mshr_misses::cpu27.inst;24083;485125;678;2138;2998;160;number of ReadReq MSHR misses 
system.cpu27.icache.ReadReq_mshr_misses::total;24083;485125;678;2138;2998;160;number of ReadReq MSHR misses 
system.cpu27.icache.demand_mshr_misses::cpu27.inst;24083;485125;678;2138;2998;160;number of demand (read+write) MSHR misses 
system.cpu27.icache.demand_mshr_misses::total;24083;485125;678;2138;2998;160;number of demand (read+write) MSHR misses 
system.cpu27.icache.overall_mshr_misses::cpu27.inst;24083;485125;678;2138;2998;160;number of overall MSHR misses 
system.cpu27.icache.overall_mshr_misses::total;24083;485125;678;2138;2998;160;number of overall MSHR misses 
system.cpu27.icache.ReadReq_mshr_miss_latency::cpu27.inst;1850938501;34846986504;51259000;160870000;235537750;12022250;number of ReadReq MSHR miss cycles 
system.cpu27.icache.ReadReq_mshr_miss_latency::total;1850938501;34846986504;51259000;160870000;235537750;12022250;number of ReadReq MSHR miss cycles 
system.cpu27.icache.demand_mshr_miss_latency::cpu27.inst;1850938501;34846986504;51259000;160870000;235537750;12022250;number of demand (read+write) MSHR miss cycles 
system.cpu27.icache.demand_mshr_miss_latency::total;1850938501;34846986504;51259000;160870000;235537750;12022250;number of demand (read+write) MSHR miss cycles 
system.cpu27.icache.overall_mshr_miss_latency::cpu27.inst;1850938501;34846986504;51259000;160870000;235537750;12022250;number of overall MSHR miss cycles 
system.cpu27.icache.overall_mshr_miss_latency::total;1850938501;34846986504;51259000;160870000;235537750;12022250;number of overall MSHR miss cycles 
system.cpu27.icache.ReadReq_mshr_miss_rate::cpu27.inst;0.001936;0.008490;0.002519;0.002594;0.002445;0.002188;mshr miss rate for ReadReq accesses 
system.cpu27.icache.ReadReq_mshr_miss_rate::total;0.001936;0.008490;0.002519;0.002594;0.002445;0.002188;mshr miss rate for ReadReq accesses 
system.cpu27.icache.demand_mshr_miss_rate::cpu27.inst;0.001936;0.008490;0.002519;0.002594;0.002445;0.002188;mshr miss rate for demand accesses 
system.cpu27.icache.demand_mshr_miss_rate::total;0.001936;0.008490;0.002519;0.002594;0.002445;0.002188;mshr miss rate for demand accesses 
system.cpu27.icache.overall_mshr_miss_rate::cpu27.inst;0.001936;0.008490;0.002519;0.002594;0.002445;0.002188;mshr miss rate for overall accesses 
system.cpu27.icache.overall_mshr_miss_rate::total;0.001936;0.008490;0.002519;0.002594;0.002445;0.002188;mshr miss rate for overall accesses 
system.cpu27.icache.ReadReq_avg_mshr_miss_latency::cpu27.inst;76856.641656;71830.943579;75603.244838;75243.217961;78564.959973;75139.062500;average ReadReq mshr miss latency 
system.cpu27.icache.ReadReq_avg_mshr_miss_latency::total;76856.641656;71830.943579;75603.244838;75243.217961;78564.959973;75139.062500;average ReadReq mshr miss latency 
system.cpu27.icache.demand_avg_mshr_miss_latency::cpu27.inst;76856.641656;71830.943579;75603.244838;75243.217961;78564.959973;75139.062500;average overall mshr miss latency 
system.cpu27.icache.demand_avg_mshr_miss_latency::total;76856.641656;71830.943579;75603.244838;75243.217961;78564.959973;75139.062500;average overall mshr miss latency 
system.cpu27.icache.overall_avg_mshr_miss_latency::cpu27.inst;76856.641656;71830.943579;75603.244838;75243.217961;78564.959973;75139.062500;average overall mshr miss latency 
system.cpu27.icache.overall_avg_mshr_miss_latency::total;76856.641656;71830.943579;75603.244838;75243.217961;78564.959973;75139.062500;average overall mshr miss latency 
system.cpu27.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu27.dcache.tags.replacements;74524;517822;503;4592;9232;517;number of replacements 
system.cpu27.dcache.tags.tagsinuse;466.011333;841.453246;790.693121;763.957422;787.741770;865.036137;Cycle average of tags in use 
system.cpu27.dcache.tags.total_refs;845646;17003631;378708;51498;2748618;228184;Total number of references to valid blocks. 
system.cpu27.dcache.tags.sampled_refs;74524;517822;503;4592;9232;1342;Sample count of references to valid blocks. 
system.cpu27.dcache.tags.avg_refs;11.347298;32.836826;752.898608;11.214721;297.727253;170.032787;Average number of references to valid blocks. 
system.cpu27.dcache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu27.dcache.tags.occ_blocks::cpu27.data;466.011333;841.453246;790.693121;763.957422;787.741770;865.036137;Average occupied blocks per requestor 
system.cpu27.dcache.tags.occ_percent::cpu27.data;0.455089;0.821732;0.772161;0.746052;0.769279;0.844762;Average percentage of cache occupancy 
system.cpu27.dcache.tags.occ_percent::total;0.455089;0.821732;0.772161;0.746052;0.769279;0.844762;Average percentage of cache occupancy 
system.cpu27.dcache.tags.occ_task_id_blocks::1024;618;750;774;742;863;825;Occupied blocks per task id 
system.cpu27.dcache.tags.age_task_id_blocks_1024::3;10;3;3;12;12;12;Occupied blocks per task id 
system.cpu27.dcache.tags.age_task_id_blocks_1024::4;608;747;771;730;851;813;Occupied blocks per task id 
system.cpu27.dcache.tags.occ_task_id_percent::1024;0.603516;0.732422;0.755859;0.724609;0.842773;0.805664;Percentage of cache occupancy per task id 
system.cpu27.dcache.tags.tag_accesses;7801740;36016867;190986;518245;746154;44506;Number of tag accesses 
system.cpu27.dcache.tags.data_accesses;7801740;36016867;190986;518245;746154;44506;Number of data accesses 
system.cpu27.dcache.ReadReq_hits::cpu27.data;2538685;11946452;59632;174339;255396;14579;number of ReadReq hits 
system.cpu27.dcache.ReadReq_hits::total;2538685;11946452;59632;174339;255396;14579;number of ReadReq hits 
system.cpu27.dcache.WriteReq_hits::cpu27.data;1117785;4622280;31994;71456;94742;6155;number of WriteReq hits 
system.cpu27.dcache.WriteReq_hits::total;1117785;4622280;31994;71456;94742;6155;number of WriteReq hits 
system.cpu27.dcache.LoadLockedReq_hits::cpu27.data;23937;68649;767;1166;1333;120;number of LoadLockedReq hits 
system.cpu27.dcache.LoadLockedReq_hits::total;23937;68649;767;1166;1333;120;number of LoadLockedReq hits 
system.cpu27.dcache.StoreCondReq_hits::cpu27.data;11926;46481;453;713;778;55;number of StoreCondReq hits 
system.cpu27.dcache.StoreCondReq_hits::total;11926;46481;453;713;778;55;number of StoreCondReq hits 
system.cpu27.dcache.demand_hits::cpu27.data;3656470;16568732;91626;245795;350138;20734;number of demand (read+write) hits 
system.cpu27.dcache.demand_hits::total;3656470;16568732;91626;245795;350138;20734;number of demand (read+write) hits 
system.cpu27.dcache.overall_hits::cpu27.data;3656470;16568732;91626;245795;350138;20734;number of overall hits 
system.cpu27.dcache.overall_hits::total;3656470;16568732;91626;245795;350138;20734;number of overall hits 
system.cpu27.dcache.ReadReq_misses::cpu27.data;127566;687115;1293;6756;9999;827;number of ReadReq misses 
system.cpu27.dcache.ReadReq_misses::total;127566;687115;1293;6756;9999;827;number of ReadReq misses 
system.cpu27.dcache.WriteReq_misses::cpu27.data;7708;160392;328;709;3557;47;number of WriteReq misses 
system.cpu27.dcache.WriteReq_misses::total;7708;160392;328;709;3557;47;number of WriteReq misses 
system.cpu27.dcache.LoadLockedReq_misses::cpu27.data;2255;37362;66;93;216;11;number of LoadLockedReq misses 
system.cpu27.dcache.LoadLockedReq_misses::total;2255;37362;66;93;216;11;number of LoadLockedReq misses 
system.cpu27.dcache.StoreCondReq_misses::cpu27.data;5018;53496;248;364;451;28;number of StoreCondReq misses 
system.cpu27.dcache.StoreCondReq_misses::total;5018;53496;248;364;451;28;number of StoreCondReq misses 
system.cpu27.dcache.demand_misses::cpu27.data;135274;847507;1621;7465;13556;874;number of demand (read+write) misses 
system.cpu27.dcache.demand_misses::total;135274;847507;1621;7465;13556;874;number of demand (read+write) misses 
system.cpu27.dcache.overall_misses::cpu27.data;135274;847507;1621;7465;13556;874;number of overall misses 
system.cpu27.dcache.overall_misses::total;135274;847507;1621;7465;13556;874;number of overall misses 
system.cpu27.dcache.ReadReq_miss_latency::cpu27.data;10827889480;49204736812;104950403;485333367;808635102;62230274;number of ReadReq miss cycles 
system.cpu27.dcache.ReadReq_miss_latency::total;10827889480;49204736812;104950403;485333367;808635102;62230274;number of ReadReq miss cycles 
system.cpu27.dcache.WriteReq_miss_latency::cpu27.data;475140174;10401796188;20971220;43038492;341401230;3308721;number of WriteReq miss cycles 
system.cpu27.dcache.WriteReq_miss_latency::total;475140174;10401796188;20971220;43038492;341401230;3308721;number of WriteReq miss cycles 
system.cpu27.dcache.LoadLockedReq_miss_latency::cpu27.data;181334098;2358578231;4284500;7348496;17051222;945500;number of LoadLockedReq miss cycles 
system.cpu27.dcache.LoadLockedReq_miss_latency::total;181334098;2358578231;4284500;7348496;17051222;945500;number of LoadLockedReq miss cycles 
system.cpu27.dcache.StoreCondReq_miss_latency::cpu27.data;238805273;3255087841;12949866;18777758;24190773;1228985;number of StoreCondReq miss cycles 
system.cpu27.dcache.StoreCondReq_miss_latency::total;238805273;3255087841;12949866;18777758;24190773;1228985;number of StoreCondReq miss cycles 
system.cpu27.dcache.StoreCondFailReq_miss_latency::cpu27.data;57736997;7364000;1490999;1922999;2178999;442000;number of StoreCondFailReq miss cycles 
system.cpu27.dcache.StoreCondFailReq_miss_latency::total;57736997;7364000;1490999;1922999;2178999;442000;number of StoreCondFailReq miss cycles 
system.cpu27.dcache.demand_miss_latency::cpu27.data;11303029654;59606533000;125921623;528371859;1150036332;65538995;number of demand (read+write) miss cycles 
system.cpu27.dcache.demand_miss_latency::total;11303029654;59606533000;125921623;528371859;1150036332;65538995;number of demand (read+write) miss cycles 
system.cpu27.dcache.overall_miss_latency::cpu27.data;11303029654;59606533000;125921623;528371859;1150036332;65538995;number of overall miss cycles 
system.cpu27.dcache.overall_miss_latency::total;11303029654;59606533000;125921623;528371859;1150036332;65538995;number of overall miss cycles 
system.cpu27.dcache.ReadReq_accesses::cpu27.data;2666251;12633567;60925;181095;265395;15406;number of ReadReq accesses(hits+misses) 
system.cpu27.dcache.ReadReq_accesses::total;2666251;12633567;60925;181095;265395;15406;number of ReadReq accesses(hits+misses) 
system.cpu27.dcache.WriteReq_accesses::cpu27.data;1125493;4782672;32322;72165;98299;6202;number of WriteReq accesses(hits+misses) 
system.cpu27.dcache.WriteReq_accesses::total;1125493;4782672;32322;72165;98299;6202;number of WriteReq accesses(hits+misses) 
system.cpu27.dcache.LoadLockedReq_accesses::cpu27.data;26192;106011;833;1259;1549;131;number of LoadLockedReq accesses(hits+misses) 
system.cpu27.dcache.LoadLockedReq_accesses::total;26192;106011;833;1259;1549;131;number of LoadLockedReq accesses(hits+misses) 
system.cpu27.dcache.StoreCondReq_accesses::cpu27.data;16944;99977;701;1077;1229;83;number of StoreCondReq accesses(hits+misses) 
system.cpu27.dcache.StoreCondReq_accesses::total;16944;99977;701;1077;1229;83;number of StoreCondReq accesses(hits+misses) 
system.cpu27.dcache.demand_accesses::cpu27.data;3791744;17416239;93247;253260;363694;21608;number of demand (read+write) accesses 
system.cpu27.dcache.demand_accesses::total;3791744;17416239;93247;253260;363694;21608;number of demand (read+write) accesses 
system.cpu27.dcache.overall_accesses::cpu27.data;3791744;17416239;93247;253260;363694;21608;number of overall (read+write) accesses 
system.cpu27.dcache.overall_accesses::total;3791744;17416239;93247;253260;363694;21608;number of overall (read+write) accesses 
system.cpu27.dcache.ReadReq_miss_rate::cpu27.data;0.047845;0.054388;0.021223;0.037306;0.037676;0.053680;miss rate for ReadReq accesses 
system.cpu27.dcache.ReadReq_miss_rate::total;0.047845;0.054388;0.021223;0.037306;0.037676;0.053680;miss rate for ReadReq accesses 
system.cpu27.dcache.WriteReq_miss_rate::cpu27.data;0.006849;0.033536;0.010148;0.009825;0.036186;0.007578;miss rate for WriteReq accesses 
system.cpu27.dcache.WriteReq_miss_rate::total;0.006849;0.033536;0.010148;0.009825;0.036186;0.007578;miss rate for WriteReq accesses 
system.cpu27.dcache.LoadLockedReq_miss_rate::cpu27.data;0.086095;0.352435;0.079232;0.073868;0.139445;0.083969;miss rate for LoadLockedReq accesses 
system.cpu27.dcache.LoadLockedReq_miss_rate::total;0.086095;0.352435;0.079232;0.073868;0.139445;0.083969;miss rate for LoadLockedReq accesses 
system.cpu27.dcache.StoreCondReq_miss_rate::cpu27.data;0.296152;0.535083;0.353780;0.337976;0.366965;0.337349;miss rate for StoreCondReq accesses 
system.cpu27.dcache.StoreCondReq_miss_rate::total;0.296152;0.535083;0.353780;0.337976;0.366965;0.337349;miss rate for StoreCondReq accesses 
system.cpu27.dcache.demand_miss_rate::cpu27.data;0.035676;0.048662;0.017384;0.029476;0.037273;0.040448;miss rate for demand accesses 
system.cpu27.dcache.demand_miss_rate::total;0.035676;0.048662;0.017384;0.029476;0.037273;0.040448;miss rate for demand accesses 
system.cpu27.dcache.overall_miss_rate::cpu27.data;0.035676;0.048662;0.017384;0.029476;0.037273;0.040448;miss rate for overall accesses 
system.cpu27.dcache.overall_miss_rate::total;0.035676;0.048662;0.017384;0.029476;0.037273;0.040448;miss rate for overall accesses 
system.cpu27.dcache.ReadReq_avg_miss_latency::cpu27.data;84880.685136;71610.628224;81168.138438;71837.384103;80871.597360;75248.215236;average ReadReq miss latency 
system.cpu27.dcache.ReadReq_avg_miss_latency::total;84880.685136;71610.628224;81168.138438;71837.384103;80871.597360;75248.215236;average ReadReq miss latency 
system.cpu27.dcache.WriteReq_avg_miss_latency::cpu27.data;61642.471977;64852.337947;63936.646341;60703.091678;95980.104020;70398.319149;average WriteReq miss latency 
system.cpu27.dcache.WriteReq_avg_miss_latency::total;61642.471977;64852.337947;63936.646341;60703.091678;95980.104020;70398.319149;average WriteReq miss latency 
system.cpu27.dcache.LoadLockedReq_avg_miss_latency::cpu27.data;80414.234146;63127.729538;64916.666667;79016.086022;78940.842593;85954.545455;average LoadLockedReq miss latency 
system.cpu27.dcache.LoadLockedReq_avg_miss_latency::total;80414.234146;63127.729538;64916.666667;79016.086022;78940.842593;85954.545455;average LoadLockedReq miss latency 
system.cpu27.dcache.StoreCondReq_avg_miss_latency::cpu27.data;47589.731566;60847.312715;52217.201613;51587.247253;53638.077605;43892.321429;average StoreCondReq miss latency 
system.cpu27.dcache.StoreCondReq_avg_miss_latency::total;47589.731566;60847.312715;52217.201613;51587.247253;53638.077605;43892.321429;average StoreCondReq miss latency 
system.cpu27.dcache.StoreCondFailReq_avg_miss_latency::cpu27.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu27.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu27.dcache.demand_avg_miss_latency::cpu27.data;83556.556722;70331.611420;77681.445404;70779.887341;84835.964296;74987.408467;average overall miss latency 
system.cpu27.dcache.demand_avg_miss_latency::total;83556.556722;70331.611420;77681.445404;70779.887341;84835.964296;74987.408467;average overall miss latency 
system.cpu27.dcache.overall_avg_miss_latency::cpu27.data;83556.556722;70331.611420;77681.445404;70779.887341;84835.964296;74987.408467;average overall miss latency 
system.cpu27.dcache.overall_avg_miss_latency::total;83556.556722;70331.611420;77681.445404;70779.887341;84835.964296;74987.408467;average overall miss latency 
system.cpu27.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu27.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu27.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu27.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu27.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu27.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu27.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu27.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu27.dcache.writebacks::writebacks;3149;103451;118;197;2603;23;number of writebacks 
system.cpu27.dcache.writebacks::total;3149;103451;118;197;2603;23;number of writebacks 
system.cpu27.dcache.ReadReq_mshr_misses::cpu27.data;127566;687115;1293;6756;9999;827;number of ReadReq MSHR misses 
system.cpu27.dcache.ReadReq_mshr_misses::total;127566;687115;1293;6756;9999;827;number of ReadReq MSHR misses 
system.cpu27.dcache.WriteReq_mshr_misses::cpu27.data;7708;160392;328;709;3557;47;number of WriteReq MSHR misses 
system.cpu27.dcache.WriteReq_mshr_misses::total;7708;160392;328;709;3557;47;number of WriteReq MSHR misses 
system.cpu27.dcache.LoadLockedReq_mshr_misses::cpu27.data;2255;37362;66;93;216;11;number of LoadLockedReq MSHR misses 
system.cpu27.dcache.LoadLockedReq_mshr_misses::total;2255;37362;66;93;216;11;number of LoadLockedReq MSHR misses 
system.cpu27.dcache.StoreCondReq_mshr_misses::cpu27.data;5018;53477;248;364;451;28;number of StoreCondReq MSHR misses 
system.cpu27.dcache.StoreCondReq_mshr_misses::total;5018;53477;248;364;451;28;number of StoreCondReq MSHR misses 
system.cpu27.dcache.demand_mshr_misses::cpu27.data;135274;847507;1621;7465;13556;874;number of demand (read+write) MSHR misses 
system.cpu27.dcache.demand_mshr_misses::total;135274;847507;1621;7465;13556;874;number of demand (read+write) MSHR misses 
system.cpu27.dcache.overall_mshr_misses::cpu27.data;135274;847507;1621;7465;13556;874;number of overall MSHR misses 
system.cpu27.dcache.overall_mshr_misses::total;135274;847507;1621;7465;13556;874;number of overall MSHR misses 
system.cpu27.dcache.ReadReq_mshr_miss_latency::cpu27.data;7581116520;33256882188;71549597;326531633;565264898;42008726;number of ReadReq MSHR miss cycles 
system.cpu27.dcache.ReadReq_mshr_miss_latency::total;7581116520;33256882188;71549597;326531633;565264898;42008726;number of ReadReq MSHR miss cycles 
system.cpu27.dcache.WriteReq_mshr_miss_latency::cpu27.data;239936826;6249754812;10731780;21962508;244845770;1924279;number of WriteReq MSHR miss cycles 
system.cpu27.dcache.WriteReq_mshr_miss_latency::total;239936826;6249754812;10731780;21962508;244845770;1924279;number of WriteReq MSHR miss cycles 
system.cpu27.dcache.LoadLockedReq_mshr_miss_latency::cpu27.data;125198902;1531980769;2812500;5105504;11873778;662500;number of LoadLockedReq MSHR miss cycles 
system.cpu27.dcache.LoadLockedReq_mshr_miss_latency::total;125198902;1531980769;2812500;5105504;11873778;662500;number of LoadLockedReq MSHR miss cycles 
system.cpu27.dcache.StoreCondReq_mshr_miss_latency::cpu27.data;117046727;2003168159;6509134;8750242;12486227;582015;number of StoreCondReq MSHR miss cycles 
system.cpu27.dcache.StoreCondReq_mshr_miss_latency::total;117046727;2003168159;6509134;8750242;12486227;582015;number of StoreCondReq MSHR miss cycles 
system.cpu27.dcache.StoreCondFailReq_mshr_miss_latency::cpu27.data;40500003;5120000;1040001;1340001;1530001;310000;number of StoreCondFailReq MSHR miss cycles 
system.cpu27.dcache.StoreCondFailReq_mshr_miss_latency::total;40500003;5120000;1040001;1340001;1530001;310000;number of StoreCondFailReq MSHR miss cycles 
system.cpu27.dcache.demand_mshr_miss_latency::cpu27.data;7821053346;39506637000;82281377;348494141;810110668;43933005;number of demand (read+write) MSHR miss cycles 
system.cpu27.dcache.demand_mshr_miss_latency::total;7821053346;39506637000;82281377;348494141;810110668;43933005;number of demand (read+write) MSHR miss cycles 
system.cpu27.dcache.overall_mshr_miss_latency::cpu27.data;7821053346;39506637000;82281377;348494141;810110668;43933005;number of overall MSHR miss cycles 
system.cpu27.dcache.overall_mshr_miss_latency::total;7821053346;39506637000;82281377;348494141;810110668;43933005;number of overall MSHR miss cycles 
system.cpu27.dcache.ReadReq_mshr_uncacheable_latency::cpu27.data;18500000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu27.dcache.ReadReq_mshr_uncacheable_latency::total;18500000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu27.dcache.WriteReq_mshr_uncacheable_latency::cpu27.data;1186995000;2837788000;47352000;77182000;77689000;5692000;number of WriteReq MSHR uncacheable cycles 
system.cpu27.dcache.WriteReq_mshr_uncacheable_latency::total;1186995000;2837788000;47352000;77182000;77689000;5692000;number of WriteReq MSHR uncacheable cycles 
system.cpu27.dcache.overall_mshr_uncacheable_latency::cpu27.data;1205495000;2837788000;47352000;77182000;77689000;5692000;number of overall MSHR uncacheable cycles 
system.cpu27.dcache.overall_mshr_uncacheable_latency::total;1205495000;2837788000;47352000;77182000;77689000;5692000;number of overall MSHR uncacheable cycles 
system.cpu27.dcache.ReadReq_mshr_miss_rate::cpu27.data;0.047845;0.054388;0.021223;0.037306;0.037676;0.053680;mshr miss rate for ReadReq accesses 
system.cpu27.dcache.ReadReq_mshr_miss_rate::total;0.047845;0.054388;0.021223;0.037306;0.037676;0.053680;mshr miss rate for ReadReq accesses 
system.cpu27.dcache.WriteReq_mshr_miss_rate::cpu27.data;0.006849;0.033536;0.010148;0.009825;0.036186;0.007578;mshr miss rate for WriteReq accesses 
system.cpu27.dcache.WriteReq_mshr_miss_rate::total;0.006849;0.033536;0.010148;0.009825;0.036186;0.007578;mshr miss rate for WriteReq accesses 
system.cpu27.dcache.LoadLockedReq_mshr_miss_rate::cpu27.data;0.086095;0.352435;0.079232;0.073868;0.139445;0.083969;mshr miss rate for LoadLockedReq accesses 
system.cpu27.dcache.LoadLockedReq_mshr_miss_rate::total;0.086095;0.352435;0.079232;0.073868;0.139445;0.083969;mshr miss rate for LoadLockedReq accesses 
system.cpu27.dcache.StoreCondReq_mshr_miss_rate::cpu27.data;0.296152;0.534893;0.353780;0.337976;0.366965;0.337349;mshr miss rate for StoreCondReq accesses 
system.cpu27.dcache.StoreCondReq_mshr_miss_rate::total;0.296152;0.534893;0.353780;0.337976;0.366965;0.337349;mshr miss rate for StoreCondReq accesses 
system.cpu27.dcache.demand_mshr_miss_rate::cpu27.data;0.035676;0.048662;0.017384;0.029476;0.037273;0.040448;mshr miss rate for demand accesses 
system.cpu27.dcache.demand_mshr_miss_rate::total;0.035676;0.048662;0.017384;0.029476;0.037273;0.040448;mshr miss rate for demand accesses 
system.cpu27.dcache.overall_mshr_miss_rate::cpu27.data;0.035676;0.048662;0.017384;0.029476;0.037273;0.040448;mshr miss rate for overall accesses 
system.cpu27.dcache.overall_mshr_miss_rate::total;0.035676;0.048662;0.017384;0.029476;0.037273;0.040448;mshr miss rate for overall accesses 
system.cpu27.dcache.ReadReq_avg_mshr_miss_latency::cpu27.data;59428.974178;48400.751240;55336.115236;48332.094879;56532.143014;50796.524788;average ReadReq mshr miss latency 
system.cpu27.dcache.ReadReq_avg_mshr_miss_latency::total;59428.974178;48400.751240;55336.115236;48332.094879;56532.143014;50796.524788;average ReadReq mshr miss latency 
system.cpu27.dcache.WriteReq_avg_mshr_miss_latency::cpu27.data;31128.285677;38965.502095;32718.841463;30976.739069;68834.908631;40942.106383;average WriteReq mshr miss latency 
system.cpu27.dcache.WriteReq_avg_mshr_miss_latency::total;31128.285677;38965.502095;32718.841463;30976.739069;68834.908631;40942.106383;average WriteReq mshr miss latency 
system.cpu27.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu27.data;55520.577384;41003.714175;42613.636364;54897.892473;54971.194444;60227.272727;average LoadLockedReq mshr miss latency 
system.cpu27.dcache.LoadLockedReq_avg_mshr_miss_latency::total;55520.577384;41003.714175;42613.636364;54897.892473;54971.194444;60227.272727;average LoadLockedReq mshr miss latency 
system.cpu27.dcache.StoreCondReq_avg_mshr_miss_latency::cpu27.data;23325.374053;37458.499149;26246.508065;24039.126374;27685.647450;20786.250000;average StoreCondReq mshr miss latency 
system.cpu27.dcache.StoreCondReq_avg_mshr_miss_latency::total;23325.374053;37458.499149;26246.508065;24039.126374;27685.647450;20786.250000;average StoreCondReq mshr miss latency 
system.cpu27.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu27.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu27.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu27.dcache.demand_avg_mshr_miss_latency::cpu27.data;57816.382646;46615.115863;50759.640345;46683.742934;59760.303039;50266.596110;average overall mshr miss latency 
system.cpu27.dcache.demand_avg_mshr_miss_latency::total;57816.382646;46615.115863;50759.640345;46683.742934;59760.303039;50266.596110;average overall mshr miss latency 
system.cpu27.dcache.overall_avg_mshr_miss_latency::cpu27.data;57816.382646;46615.115863;50759.640345;46683.742934;59760.303039;50266.596110;average overall mshr miss latency 
system.cpu27.dcache.overall_avg_mshr_miss_latency::total;57816.382646;46615.115863;50759.640345;46683.742934;59760.303039;50266.596110;average overall mshr miss latency 
system.cpu27.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu27.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu27.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu27.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu27.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu27.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu27.dcache.overall_avg_mshr_uncacheable_latency::cpu27.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu27.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu27.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu28.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu28.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu28.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu28.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu28.dtb.read_hits;2703533;8597159;117906;205439;271216;15018;DTB read hits 
system.cpu28.dtb.read_misses;0;373;0;0;628;0;DTB read misses 
system.cpu28.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu28.dtb.read_accesses;0;163309;0;0;72738;0;DTB read accesses 
system.cpu28.dtb.write_hits;1156562;3447936;47531;82073;99925;6347;DTB write hits 
system.cpu28.dtb.write_misses;0;344;0;0;6130;0;DTB write misses 
system.cpu28.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu28.dtb.write_accesses;0;50900;0;0;22567;0;DTB write accesses 
system.cpu28.dtb.data_hits;3860095;12045095;165437;287512;371141;21365;DTB hits 
system.cpu28.dtb.data_misses;0;717;0;0;6758;0;DTB misses 
system.cpu28.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu28.dtb.data_accesses;0;214209;0;0;95305;0;DTB accesses 
system.cpu28.itb.fetch_hits;1041168;2591674;39446;66315;336817;5083;ITB hits 
system.cpu28.itb.fetch_misses;0;30;0;0;6;0;ITB misses 
system.cpu28.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu28.itb.fetch_accesses;1041168;2591704;39446;66315;336823;5083;ITB accesses 
system.cpu28.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu28.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu28.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu28.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu28.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu28.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu28.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu28.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu28.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu28.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu28.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu28.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu28.numCycles;540921523;484179700;17187304;29980651;29394533;2343750;number of cpu cycles simulated 
system.cpu28.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu28.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu28.committedInsts;12462625;39745082;534565;960894;1227166;73001;Number of instructions committed 
system.cpu28.committedOps;12462625;39745082;534565;960894;1227166;73001;Number of ops (including micro ops) committed 
system.cpu28.num_int_alu_accesses;12050129;38676731;519075;933922;1184610;70919;Number of integer alu accesses 
system.cpu28.num_fp_alu_accesses;1746;559749;134;0;552;0;Number of float alu accesses 
system.cpu28.num_func_calls;485617;1437255;20004;35658;34599;2780;number of times a function call or return occured 
system.cpu28.num_conditional_control_insts;1144519;4392002;54883;96604;116864;6607;number of instructions that are conditional controls 
system.cpu28.num_int_insts;12050129;38676731;519075;933922;1184610;70919;number of integer instructions 
system.cpu28.num_fp_insts;1746;559749;134;0;552;0;number of float instructions 
system.cpu28.num_int_register_reads;16530933;54377303;713299;1292798;1624722;98918;number of times the integer registers were read 
system.cpu28.num_int_register_writes;9613702;30063199;410220;743663;950200;57055;number of times the integer registers were written 
system.cpu28.num_fp_register_reads;890;452907;66;0;277;0;number of times the floating registers were read 
system.cpu28.num_fp_register_writes;896;378639;68;0;282;0;number of times the floating registers were written 
system.cpu28.num_mem_refs;3865313;12093750;165662;287852;378944;21390;number of memory refs 
system.cpu28.num_load_insts;2703667;8621559;117916;205439;272518;15018;Number of load instructions 
system.cpu28.num_store_insts;1161646;3472191;47746;82413;106426;6372;Number of store instructions 
system.cpu28.num_idle_cycles;506901297.340166;374032782.300956;15733891.297883;27393380.366885;26024587.086653;2151777.334722;Number of idle cycles 
system.cpu28.num_busy_cycles;34020225.659834;110146917.699044;1453412.702117;2587270.633115;3369945.913347;191972.665278;Number of busy cycles 
system.cpu28.not_idle_fraction;0.062893;0.227492;0.084563;0.086298;0.114645;0.081908;Percentage of non-idle cycles 
system.cpu28.idle_fraction;0.937107;0.772508;0.915437;0.913702;0.885355;0.918092;Percentage of idle cycles 
system.cpu28.Branches;1866548;6380739;83740;148100;167146;10614;Number of branches fetched 
system.cpu28.op_class::No_OpClass;46426;115444;1803;3157;18525;242;Class of executed instruction 
system.cpu28.op_class::IntAlu;8113494;26535539;350515;641660;739924;49191;Class of executed instruction 
system.cpu28.op_class::IntMult;48542;132147;2016;3791;3693;291;Class of executed instruction 
system.cpu28.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu28.op_class::FloatAdd;88;105281;4;0;21;0;Class of executed instruction 
system.cpu28.op_class::FloatCmp;0;8768;0;0;0;0;Class of executed instruction 
system.cpu28.op_class::FloatCvt;0;2840;0;0;3;0;Class of executed instruction 
system.cpu28.op_class::FloatMult;0;27249;0;0;0;0;Class of executed instruction 
system.cpu28.op_class::FloatDiv;8;5451;0;0;0;0;Class of executed instruction 
system.cpu28.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu28.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu28.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu28.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu28.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu28.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu28.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu28.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu28.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu28.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu28.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu28.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu28.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu28.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu28.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu28.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu28.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu28.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu28.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu28.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu28.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu28.op_class::MemRead;2738014;8731759;119377;207665;275022;15184;Class of executed instruction 
system.cpu28.op_class::MemWrite;1161661;3479640;47749;82413;106432;6372;Class of executed instruction 
system.cpu28.op_class::IprAccess;354392;601681;13101;22208;90304;1721;Class of executed instruction 
system.cpu28.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu28.op_class::total;12462625;39745799;534565;960894;1233924;73001;Class of executed instruction 
system.cpu28.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu28.kern.inst.quiesce;8091;6330;209;338;325;25;number of quiesce instructions executed 
system.cpu28.kern.inst.hwrei;87125;132051;3157;5413;12250;422;number of hwrei instructions executed 
system.cpu28.kern.ipl_count::0;19337;34654;722;1226;1242;92;number of times we switched to this ipl 
system.cpu28.kern.ipl_count::22;4917;4971;176;307;301;24;number of times we switched to this ipl 
system.cpu28.kern.ipl_count::30;87;2390;33;33;39;1;number of times we switched to this ipl 
system.cpu28.kern.ipl_count::31;52908;68023;1869;3221;3271;257;number of times we switched to this ipl 
system.cpu28.kern.ipl_count::total;77249;110038;2800;4787;4853;374;number of times we switched to this ipl 
system.cpu28.kern.ipl_good::0;19337;34654;722;1226;1242;92;number of times we switched to this ipl from a different ipl 
system.cpu28.kern.ipl_good::22;4917;4971;176;307;301;24;number of times we switched to this ipl from a different ipl 
system.cpu28.kern.ipl_good::30;87;2390;33;33;39;1;number of times we switched to this ipl from a different ipl 
system.cpu28.kern.ipl_good::31;19250;32280;689;1193;1203;91;number of times we switched to this ipl from a different ipl 
system.cpu28.kern.ipl_good::total;43591;74295;1620;2759;2785;208;number of times we switched to this ipl from a different ipl 
system.cpu28.kern.ipl_ticks::0;4640849510000;3964253510000;165093550000;288858230000;282069710000;22657700000;number of cycles we spent at this ipl 
system.cpu28.kern.ipl_ticks::22;14999030000;16520030000;538050000;940150000;927710000;73070000;number of cycles we spent at this ipl 
system.cpu28.kern.ipl_ticks::30;866160000;16732220000;325420000;326180000;383940000;10310000;number of cycles we spent at this ipl 
system.cpu28.kern.ipl_ticks::31;752500250000;844291240000;5916020000;9681950000;10563970000;696420000;number of cycles we spent at this ipl 
system.cpu28.kern.ipl_ticks::total;5409214950000;4841797000000;171873040000;299806510000;293945330000;23437500000;number of cycles we spent at this ipl 
system.cpu28.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu28.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu28.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu28.kern.ipl_used::31;0.363839;0.474545;0.368646;0.370382;0.367777;0.354086;fraction of swpipl calls that actually changed the ipl 
system.cpu28.kern.ipl_used::total;0.564292;0.675176;0.578571;0.576353;0.573872;0.556150;fraction of swpipl calls that actually changed the ipl 
system.cpu28.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu28.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu28.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu28.kern.callpal::swpctx;26;4722;2;;10;;number of callpals executed 
system.cpu28.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu28.kern.callpal::swpipl;67240;91661;2382;4107;4165;324;number of callpals executed 
system.cpu28.kern.callpal::rdps;9834;10181;355;626;612;48;number of callpals executed 
system.cpu28.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu28.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu28.kern.callpal::rti;5004;11029;209;340;348;25;number of callpals executed 
system.cpu28.kern.callpal::rdunique;1;301;;;2;;number of callpals executed 
system.cpu28.kern.callpal::total;82119;123956;2948;5073;5146;397;number of callpals executed 
system.cpu28.kern.mode_switch::kernel;5032;15751;211;340;358;25;number of protection mode switches 
system.cpu28.kern.mode_switch::user;0;3710;0;0;16;0;number of protection mode switches 
system.cpu28.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu28.kern.mode_switch_good::kernel;0;0.235541;0;0;0.044693;0;fraction of useful protection mode switches 
system.cpu28.kern.mode_switch_good::user;nan;1;nan;nan;1;nan;fraction of useful protection mode switches 
system.cpu28.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu28.kern.mode_switch_good::total;0;0.381275;0;0;0.085561;0;fraction of useful protection mode switches 
system.cpu28.kern.mode_ticks::kernel;0;10161779310000;0;0;744787510000;0;number of ticks spent at the given mode 
system.cpu28.kern.mode_ticks::user;0;23972560000;0;0;7650710000;0;number of ticks spent at the given mode 
system.cpu28.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu28.kern.swap_context;27;4722;2;0;10;0;number of times the context was actually changed 
system.cpu28.icache.tags.replacements;23643;335504;1539;2477;2942;162;number of replacements 
system.cpu28.icache.tags.tagsinuse;375.552460;493.408452;510;510;510;510;Cycle average of tags in use 
system.cpu28.icache.tags.total_refs;6383281;38811841;351264;291228;4049441;4756968;Total number of references to valid blocks. 
system.cpu28.icache.tags.sampled_refs;23643;335504;1539;2477;2942;672;Sample count of references to valid blocks. 
system.cpu28.icache.tags.avg_refs;269.986085;115.682201;228.241715;117.572870;1376.424541;7078.821429;Average number of references to valid blocks. 
system.cpu28.icache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu28.icache.tags.occ_blocks::cpu28.inst;375.552460;493.408452;510;510;510;510;Average occupied blocks per requestor 
system.cpu28.icache.tags.occ_percent::cpu28.inst;0.733501;0.963688;0.996094;0.996094;0.996094;0.996094;Average percentage of cache occupancy 
system.cpu28.icache.tags.occ_percent::total;0.733501;0.963688;0.996094;0.996094;0.996094;0.996094;Average percentage of cache occupancy 
system.cpu28.icache.tags.occ_task_id_blocks::1024;427;510;510;510;510;510;Occupied blocks per task id 
system.cpu28.icache.tags.age_task_id_blocks_1024::2;2;2;2;2;2;2;Occupied blocks per task id 
system.cpu28.icache.tags.age_task_id_blocks_1024::3;15;;15;12;12;14;Occupied blocks per task id 
system.cpu28.icache.tags.age_task_id_blocks_1024::4;410;508;493;496;496;494;Occupied blocks per task id 
system.cpu28.icache.tags.occ_task_id_percent::1024;0.833984;0.996094;0.996094;0.996094;0.996094;0.996094;Percentage of cache occupancy per task id 
system.cpu28.icache.tags.tag_accesses;24949328;79827185;1070669;1924265;2470790;146164;Number of tag accesses 
system.cpu28.icache.tags.data_accesses;24949328;79827185;1070669;1924265;2470790;146164;Number of data accesses 
system.cpu28.icache.ReadReq_hits::cpu28.inst;12438547;39410212;533026;958417;1230982;72839;number of ReadReq hits 
system.cpu28.icache.ReadReq_hits::total;12438547;39410212;533026;958417;1230982;72839;number of ReadReq hits 
system.cpu28.icache.demand_hits::cpu28.inst;12438547;39410212;533026;958417;1230982;72839;number of demand (read+write) hits 
system.cpu28.icache.demand_hits::total;12438547;39410212;533026;958417;1230982;72839;number of demand (read+write) hits 
system.cpu28.icache.overall_hits::cpu28.inst;12438547;39410212;533026;958417;1230982;72839;number of overall hits 
system.cpu28.icache.overall_hits::total;12438547;39410212;533026;958417;1230982;72839;number of overall hits 
system.cpu28.icache.ReadReq_misses::cpu28.inst;24078;335587;1539;2477;2942;162;number of ReadReq misses 
system.cpu28.icache.ReadReq_misses::total;24078;335587;1539;2477;2942;162;number of ReadReq misses 
system.cpu28.icache.demand_misses::cpu28.inst;24078;335587;1539;2477;2942;162;number of demand (read+write) misses 
system.cpu28.icache.demand_misses::total;24078;335587;1539;2477;2942;162;number of demand (read+write) misses 
system.cpu28.icache.overall_misses::cpu28.inst;24078;335587;1539;2477;2942;162;number of overall misses 
system.cpu28.icache.overall_misses::total;24078;335587;1539;2477;2942;162;number of overall misses 
system.cpu28.icache.ReadReq_miss_latency::cpu28.inst;2456462249;32770544495;153378750;249703750;303956250;16116500;number of ReadReq miss cycles 
system.cpu28.icache.ReadReq_miss_latency::total;2456462249;32770544495;153378750;249703750;303956250;16116500;number of ReadReq miss cycles 
system.cpu28.icache.demand_miss_latency::cpu28.inst;2456462249;32770544495;153378750;249703750;303956250;16116500;number of demand (read+write) miss cycles 
system.cpu28.icache.demand_miss_latency::total;2456462249;32770544495;153378750;249703750;303956250;16116500;number of demand (read+write) miss cycles 
system.cpu28.icache.overall_miss_latency::cpu28.inst;2456462249;32770544495;153378750;249703750;303956250;16116500;number of overall miss cycles 
system.cpu28.icache.overall_miss_latency::total;2456462249;32770544495;153378750;249703750;303956250;16116500;number of overall miss cycles 
system.cpu28.icache.ReadReq_accesses::cpu28.inst;12462625;39745799;534565;960894;1233924;73001;number of ReadReq accesses(hits+misses) 
system.cpu28.icache.ReadReq_accesses::total;12462625;39745799;534565;960894;1233924;73001;number of ReadReq accesses(hits+misses) 
system.cpu28.icache.demand_accesses::cpu28.inst;12462625;39745799;534565;960894;1233924;73001;number of demand (read+write) accesses 
system.cpu28.icache.demand_accesses::total;12462625;39745799;534565;960894;1233924;73001;number of demand (read+write) accesses 
system.cpu28.icache.overall_accesses::cpu28.inst;12462625;39745799;534565;960894;1233924;73001;number of overall (read+write) accesses 
system.cpu28.icache.overall_accesses::total;12462625;39745799;534565;960894;1233924;73001;number of overall (read+write) accesses 
system.cpu28.icache.ReadReq_miss_rate::cpu28.inst;0.001932;0.008443;0.002879;0.002578;0.002384;0.002219;miss rate for ReadReq accesses 
system.cpu28.icache.ReadReq_miss_rate::total;0.001932;0.008443;0.002879;0.002578;0.002384;0.002219;miss rate for ReadReq accesses 
system.cpu28.icache.demand_miss_rate::cpu28.inst;0.001932;0.008443;0.002879;0.002578;0.002384;0.002219;miss rate for demand accesses 
system.cpu28.icache.demand_miss_rate::total;0.001932;0.008443;0.002879;0.002578;0.002384;0.002219;miss rate for demand accesses 
system.cpu28.icache.overall_miss_rate::cpu28.inst;0.001932;0.008443;0.002879;0.002578;0.002384;0.002219;miss rate for overall accesses 
system.cpu28.icache.overall_miss_rate::total;0.001932;0.008443;0.002879;0.002578;0.002384;0.002219;miss rate for overall accesses 
system.cpu28.icache.ReadReq_avg_miss_latency::cpu28.inst;102021.025376;97651.412287;99661.306043;100808.942269;103316.196465;99484.567901;average ReadReq miss latency 
system.cpu28.icache.ReadReq_avg_miss_latency::total;102021.025376;97651.412287;99661.306043;100808.942269;103316.196465;99484.567901;average ReadReq miss latency 
system.cpu28.icache.demand_avg_miss_latency::cpu28.inst;102021.025376;97651.412287;99661.306043;100808.942269;103316.196465;99484.567901;average overall miss latency 
system.cpu28.icache.demand_avg_miss_latency::total;102021.025376;97651.412287;99661.306043;100808.942269;103316.196465;99484.567901;average overall miss latency 
system.cpu28.icache.overall_avg_miss_latency::cpu28.inst;102021.025376;97651.412287;99661.306043;100808.942269;103316.196465;99484.567901;average overall miss latency 
system.cpu28.icache.overall_avg_miss_latency::total;102021.025376;97651.412287;99661.306043;100808.942269;103316.196465;99484.567901;average overall miss latency 
system.cpu28.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu28.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu28.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu28.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu28.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu28.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu28.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu28.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu28.icache.ReadReq_mshr_misses::cpu28.inst;24078;335587;1539;2477;2942;162;number of ReadReq MSHR misses 
system.cpu28.icache.ReadReq_mshr_misses::total;24078;335587;1539;2477;2942;162;number of ReadReq MSHR misses 
system.cpu28.icache.demand_mshr_misses::cpu28.inst;24078;335587;1539;2477;2942;162;number of demand (read+write) MSHR misses 
system.cpu28.icache.demand_mshr_misses::total;24078;335587;1539;2477;2942;162;number of demand (read+write) MSHR misses 
system.cpu28.icache.overall_mshr_misses::cpu28.inst;24078;335587;1539;2477;2942;162;number of overall MSHR misses 
system.cpu28.icache.overall_mshr_misses::total;24078;335587;1539;2477;2942;162;number of overall MSHR misses 
system.cpu28.icache.ReadReq_mshr_miss_latency::cpu28.inst;1827894751;24140177505;113433250;185396250;227420750;11952500;number of ReadReq MSHR miss cycles 
system.cpu28.icache.ReadReq_mshr_miss_latency::total;1827894751;24140177505;113433250;185396250;227420750;11952500;number of ReadReq MSHR miss cycles 
system.cpu28.icache.demand_mshr_miss_latency::cpu28.inst;1827894751;24140177505;113433250;185396250;227420750;11952500;number of demand (read+write) MSHR miss cycles 
system.cpu28.icache.demand_mshr_miss_latency::total;1827894751;24140177505;113433250;185396250;227420750;11952500;number of demand (read+write) MSHR miss cycles 
system.cpu28.icache.overall_mshr_miss_latency::cpu28.inst;1827894751;24140177505;113433250;185396250;227420750;11952500;number of overall MSHR miss cycles 
system.cpu28.icache.overall_mshr_miss_latency::total;1827894751;24140177505;113433250;185396250;227420750;11952500;number of overall MSHR miss cycles 
system.cpu28.icache.ReadReq_mshr_miss_rate::cpu28.inst;0.001932;0.008443;0.002879;0.002578;0.002384;0.002219;mshr miss rate for ReadReq accesses 
system.cpu28.icache.ReadReq_mshr_miss_rate::total;0.001932;0.008443;0.002879;0.002578;0.002384;0.002219;mshr miss rate for ReadReq accesses 
system.cpu28.icache.demand_mshr_miss_rate::cpu28.inst;0.001932;0.008443;0.002879;0.002578;0.002384;0.002219;mshr miss rate for demand accesses 
system.cpu28.icache.demand_mshr_miss_rate::total;0.001932;0.008443;0.002879;0.002578;0.002384;0.002219;mshr miss rate for demand accesses 
system.cpu28.icache.overall_mshr_miss_rate::cpu28.inst;0.001932;0.008443;0.002879;0.002578;0.002384;0.002219;mshr miss rate for overall accesses 
system.cpu28.icache.overall_mshr_miss_rate::total;0.001932;0.008443;0.002879;0.002578;0.002384;0.002219;mshr miss rate for overall accesses 
system.cpu28.icache.ReadReq_avg_mshr_miss_latency::cpu28.inst;75915.555736;71934.185487;73705.815465;74847.093258;77301.410605;73780.864198;average ReadReq mshr miss latency 
system.cpu28.icache.ReadReq_avg_mshr_miss_latency::total;75915.555736;71934.185487;73705.815465;74847.093258;77301.410605;73780.864198;average ReadReq mshr miss latency 
system.cpu28.icache.demand_avg_mshr_miss_latency::cpu28.inst;75915.555736;71934.185487;73705.815465;74847.093258;77301.410605;73780.864198;average overall mshr miss latency 
system.cpu28.icache.demand_avg_mshr_miss_latency::total;75915.555736;71934.185487;73705.815465;74847.093258;77301.410605;73780.864198;average overall mshr miss latency 
system.cpu28.icache.overall_avg_mshr_miss_latency::cpu28.inst;75915.555736;71934.185487;73705.815465;74847.093258;77301.410605;73780.864198;average overall mshr miss latency 
system.cpu28.icache.overall_avg_mshr_miss_latency::total;75915.555736;71934.185487;73705.815465;74847.093258;77301.410605;73780.864198;average overall mshr miss latency 
system.cpu28.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu28.dcache.tags.replacements;74743;315538;3792;6615;10093;509;number of replacements 
system.cpu28.dcache.tags.tagsinuse;460.102753;809.824617;781.492187;730.391305;762.470686;733.081463;Cycle average of tags in use 
system.cpu28.dcache.tags.total_refs;819607;9547147;539424;41029;4745666;403610;Total number of references to valid blocks. 
system.cpu28.dcache.tags.sampled_refs;74743;315538;3792;6615;10093;1216;Sample count of references to valid blocks. 
system.cpu28.dcache.tags.avg_refs;10.965669;30.256727;142.253165;6.202419;470.193798;331.916118;Average number of references to valid blocks. 
system.cpu28.dcache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu28.dcache.tags.occ_blocks::cpu28.data;460.102753;809.824617;781.492187;730.391305;762.470686;733.081463;Average occupied blocks per requestor 
system.cpu28.dcache.tags.occ_percent::cpu28.data;0.449319;0.790844;0.763176;0.713273;0.744600;0.715900;Average percentage of cache occupancy 
system.cpu28.dcache.tags.occ_percent::total;0.449319;0.790844;0.763176;0.713273;0.744600;0.715900;Average percentage of cache occupancy 
system.cpu28.dcache.tags.occ_task_id_blocks::1024;613;743;752;702;730;707;Occupied blocks per task id 
system.cpu28.dcache.tags.age_task_id_blocks_1024::3;11;2;14;10;17;17;Occupied blocks per task id 
system.cpu28.dcache.tags.age_task_id_blocks_1024::4;602;741;738;692;713;690;Occupied blocks per task id 
system.cpu28.dcache.tags.occ_task_id_percent::1024;0.598633;0.725586;0.734375;0.685547;0.712891;0.690430;Percentage of cache occupancy per task id 
system.cpu28.dcache.tags.tag_accesses;7825394;24638273;335857;583522;756845;43391;Number of tag accesses 
system.cpu28.dcache.tags.data_accesses;7825394;24638273;335857;583522;756845;43391;Number of data accesses 
system.cpu28.dcache.ReadReq_hits::cpu28.data;2545228;8102595;111572;194984;258852;14238;number of ReadReq hits 
system.cpu28.dcache.ReadReq_hits::total;2545228;8102595;111572;194984;258852;14238;number of ReadReq hits 
system.cpu28.dcache.WriteReq_hits::cpu28.data;1117062;3289462;46016;79754;94291;6184;number of WriteReq hits 
system.cpu28.dcache.WriteReq_hits::total;1117062;3289462;46016;79754;94291;6184;number of WriteReq hits 
system.cpu28.dcache.LoadLockedReq_hits::cpu28.data;25469;46641;796;1140;1472;76;number of LoadLockedReq hits 
system.cpu28.dcache.LoadLockedReq_hits::total;25469;46641;796;1140;1472;76;number of LoadLockedReq hits 
system.cpu28.dcache.StoreCondReq_hits::cpu28.data;11914;31227;454;713;761;55;number of StoreCondReq hits 
system.cpu28.dcache.StoreCondReq_hits::total;11914;31227;454;713;761;55;number of StoreCondReq hits 
system.cpu28.dcache.demand_hits::cpu28.data;3662290;11392057;157588;274738;353143;20422;number of demand (read+write) hits 
system.cpu28.dcache.demand_hits::total;3662290;11392057;157588;274738;353143;20422;number of demand (read+write) hits 
system.cpu28.dcache.overall_hits::cpu28.data;3662290;11392057;157588;274738;353143;20422;number of overall hits 
system.cpu28.dcache.overall_hits::total;3662290;11392057;157588;274738;353143;20422;number of overall hits 
system.cpu28.dcache.ReadReq_misses::cpu28.data;130674;449201;5457;9200;11353;694;number of ReadReq misses 
system.cpu28.dcache.ReadReq_misses::total;130674;449201;5457;9200;11353;694;number of ReadReq misses 
system.cpu28.dcache.WriteReq_misses::cpu28.data;7731;95304;432;739;3671;53;number of WriteReq misses 
system.cpu28.dcache.WriteReq_misses::total;7731;95304;432;739;3671;53;number of WriteReq misses 
system.cpu28.dcache.LoadLockedReq_misses::cpu28.data;2211;22749;91;115;213;10;number of LoadLockedReq misses 
system.cpu28.dcache.LoadLockedReq_misses::total;2211;22749;91;115;213;10;number of LoadLockedReq misses 
system.cpu28.dcache.StoreCondReq_misses::cpu28.data;4924;34582;257;348;472;22;number of StoreCondReq misses 
system.cpu28.dcache.StoreCondReq_misses::total;4924;34582;257;348;472;22;number of StoreCondReq misses 
system.cpu28.dcache.demand_misses::cpu28.data;138405;544505;5889;9939;15024;747;number of demand (read+write) misses 
system.cpu28.dcache.demand_misses::total;138405;544505;5889;9939;15024;747;number of demand (read+write) misses 
system.cpu28.dcache.overall_misses::cpu28.data;138405;544505;5889;9939;15024;747;number of overall misses 
system.cpu28.dcache.overall_misses::total;138405;544505;5889;9939;15024;747;number of overall misses 
system.cpu28.dcache.ReadReq_miss_latency::cpu28.data;11367243415;31803240541;410223669;685962175;952376252;45714178;number of ReadReq miss cycles 
system.cpu28.dcache.ReadReq_miss_latency::total;11367243415;31803240541;410223669;685962175;952376252;45714178;number of ReadReq miss cycles 
system.cpu28.dcache.WriteReq_miss_latency::cpu28.data;478327173;5949437691;28518211;44393244;357060967;3561720;number of WriteReq miss cycles 
system.cpu28.dcache.WriteReq_miss_latency::total;478327173;5949437691;28518211;44393244;357060967;3561720;number of WriteReq miss cycles 
system.cpu28.dcache.LoadLockedReq_miss_latency::cpu28.data;181297937;1442367200;7081230;9673745;16649701;892000;number of LoadLockedReq miss cycles 
system.cpu28.dcache.LoadLockedReq_miss_latency::total;181297937;1442367200;7081230;9673745;16649701;892000;number of LoadLockedReq miss cycles 
system.cpu28.dcache.StoreCondReq_miss_latency::cpu28.data;238573268;2085513591;13240865;18867760;24603766;1219984;number of StoreCondReq miss cycles 
system.cpu28.dcache.StoreCondReq_miss_latency::total;238573268;2085513591;13240865;18867760;24603766;1219984;number of StoreCondReq miss cycles 
system.cpu28.dcache.StoreCondFailReq_miss_latency::cpu28.data;51075998;6810999;1968000;648000;3274000;;number of StoreCondFailReq miss cycles 
system.cpu28.dcache.StoreCondFailReq_miss_latency::total;51075998;6810999;1968000;648000;3274000;;number of StoreCondFailReq miss cycles 
system.cpu28.dcache.demand_miss_latency::cpu28.data;11845570588;37752678232;438741880;730355419;1309437219;49275898;number of demand (read+write) miss cycles 
system.cpu28.dcache.demand_miss_latency::total;11845570588;37752678232;438741880;730355419;1309437219;49275898;number of demand (read+write) miss cycles 
system.cpu28.dcache.overall_miss_latency::cpu28.data;11845570588;37752678232;438741880;730355419;1309437219;49275898;number of overall miss cycles 
system.cpu28.dcache.overall_miss_latency::total;11845570588;37752678232;438741880;730355419;1309437219;49275898;number of overall miss cycles 
system.cpu28.dcache.ReadReq_accesses::cpu28.data;2675902;8551796;117029;204184;270205;14932;number of ReadReq accesses(hits+misses) 
system.cpu28.dcache.ReadReq_accesses::total;2675902;8551796;117029;204184;270205;14932;number of ReadReq accesses(hits+misses) 
system.cpu28.dcache.WriteReq_accesses::cpu28.data;1124793;3384766;46448;80493;97962;6237;number of WriteReq accesses(hits+misses) 
system.cpu28.dcache.WriteReq_accesses::total;1124793;3384766;46448;80493;97962;6237;number of WriteReq accesses(hits+misses) 
system.cpu28.dcache.LoadLockedReq_accesses::cpu28.data;27680;69390;887;1255;1685;86;number of LoadLockedReq accesses(hits+misses) 
system.cpu28.dcache.LoadLockedReq_accesses::total;27680;69390;887;1255;1685;86;number of LoadLockedReq accesses(hits+misses) 
system.cpu28.dcache.StoreCondReq_accesses::cpu28.data;16838;65809;711;1061;1233;77;number of StoreCondReq accesses(hits+misses) 
system.cpu28.dcache.StoreCondReq_accesses::total;16838;65809;711;1061;1233;77;number of StoreCondReq accesses(hits+misses) 
system.cpu28.dcache.demand_accesses::cpu28.data;3800695;11936562;163477;284677;368167;21169;number of demand (read+write) accesses 
system.cpu28.dcache.demand_accesses::total;3800695;11936562;163477;284677;368167;21169;number of demand (read+write) accesses 
system.cpu28.dcache.overall_accesses::cpu28.data;3800695;11936562;163477;284677;368167;21169;number of overall (read+write) accesses 
system.cpu28.dcache.overall_accesses::total;3800695;11936562;163477;284677;368167;21169;number of overall (read+write) accesses 
system.cpu28.dcache.ReadReq_miss_rate::cpu28.data;0.048834;0.052527;0.046629;0.045057;0.042016;0.046477;miss rate for ReadReq accesses 
system.cpu28.dcache.ReadReq_miss_rate::total;0.048834;0.052527;0.046629;0.045057;0.042016;0.046477;miss rate for ReadReq accesses 
system.cpu28.dcache.WriteReq_miss_rate::cpu28.data;0.006873;0.028157;0.009301;0.009181;0.037474;0.008498;miss rate for WriteReq accesses 
system.cpu28.dcache.WriteReq_miss_rate::total;0.006873;0.028157;0.009301;0.009181;0.037474;0.008498;miss rate for WriteReq accesses 
system.cpu28.dcache.LoadLockedReq_miss_rate::cpu28.data;0.079877;0.327843;0.102593;0.091633;0.126409;0.116279;miss rate for LoadLockedReq accesses 
system.cpu28.dcache.LoadLockedReq_miss_rate::total;0.079877;0.327843;0.102593;0.091633;0.126409;0.116279;miss rate for LoadLockedReq accesses 
system.cpu28.dcache.StoreCondReq_miss_rate::cpu28.data;0.292434;0.525490;0.361463;0.327992;0.382806;0.285714;miss rate for StoreCondReq accesses 
system.cpu28.dcache.StoreCondReq_miss_rate::total;0.292434;0.525490;0.361463;0.327992;0.382806;0.285714;miss rate for StoreCondReq accesses 
system.cpu28.dcache.demand_miss_rate::cpu28.data;0.036416;0.045617;0.036023;0.034913;0.040808;0.035287;miss rate for demand accesses 
system.cpu28.dcache.demand_miss_rate::total;0.036416;0.045617;0.036023;0.034913;0.040808;0.035287;miss rate for demand accesses 
system.cpu28.dcache.overall_miss_rate::cpu28.data;0.036416;0.045617;0.036023;0.034913;0.040808;0.035287;miss rate for overall accesses 
system.cpu28.dcache.overall_miss_rate::total;0.036416;0.045617;0.036023;0.034913;0.040808;0.035287;miss rate for overall accesses 
system.cpu28.dcache.ReadReq_avg_miss_latency::cpu28.data;86989.327755;70799.576450;75173.844420;74561.105978;83887.628997;65870.573487;average ReadReq miss latency 
system.cpu28.dcache.ReadReq_avg_miss_latency::total;86989.327755;70799.576450;75173.844420;74561.105978;83887.628997;65870.573487;average ReadReq miss latency 
system.cpu28.dcache.WriteReq_avg_miss_latency::cpu28.data;61871.319752;62425.897035;66014.377315;60072.048714;97265.313811;67202.264151;average WriteReq miss latency 
system.cpu28.dcache.WriteReq_avg_miss_latency::total;61871.319752;62425.897035;66014.377315;60072.048714;97265.313811;67202.264151;average WriteReq miss latency 
system.cpu28.dcache.LoadLockedReq_avg_miss_latency::cpu28.data;81998.162370;63403.543013;77815.714286;84119.521739;78167.610329;89200;average LoadLockedReq miss latency 
system.cpu28.dcache.LoadLockedReq_avg_miss_latency::total;81998.162370;63403.543013;77815.714286;84119.521739;78167.610329;89200;average LoadLockedReq miss latency 
system.cpu28.dcache.StoreCondReq_avg_miss_latency::cpu28.data;48451.110479;60306.332514;51520.875486;54217.701149;52126.622881;55453.818182;average StoreCondReq miss latency 
system.cpu28.dcache.StoreCondReq_avg_miss_latency::total;48451.110479;60306.332514;51520.875486;54217.701149;52126.622881;55453.818182;average StoreCondReq miss latency 
system.cpu28.dcache.StoreCondFailReq_avg_miss_latency::cpu28.data;inf;inf;inf;inf;inf;;average StoreCondFailReq miss latency 
system.cpu28.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;;average StoreCondFailReq miss latency 
system.cpu28.dcache.demand_avg_miss_latency::cpu28.data;85586.290871;69333.942263;74501.932416;73483.793038;87156.364417;65965.057564;average overall miss latency 
system.cpu28.dcache.demand_avg_miss_latency::total;85586.290871;69333.942263;74501.932416;73483.793038;87156.364417;65965.057564;average overall miss latency 
system.cpu28.dcache.overall_avg_miss_latency::cpu28.data;85586.290871;69333.942263;74501.932416;73483.793038;87156.364417;65965.057564;average overall miss latency 
system.cpu28.dcache.overall_avg_miss_latency::total;85586.290871;69333.942263;74501.932416;73483.793038;87156.364417;65965.057564;average overall miss latency 
system.cpu28.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu28.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu28.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu28.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu28.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu28.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu28.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu28.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu28.dcache.writebacks::writebacks;3239;33404;250;270;2976;28;number of writebacks 
system.cpu28.dcache.writebacks::total;3239;33404;250;270;2976;28;number of writebacks 
system.cpu28.dcache.ReadReq_mshr_misses::cpu28.data;130674;449201;5457;9200;11353;694;number of ReadReq MSHR misses 
system.cpu28.dcache.ReadReq_mshr_misses::total;130674;449201;5457;9200;11353;694;number of ReadReq MSHR misses 
system.cpu28.dcache.WriteReq_mshr_misses::cpu28.data;7731;95304;432;739;3671;53;number of WriteReq MSHR misses 
system.cpu28.dcache.WriteReq_mshr_misses::total;7731;95304;432;739;3671;53;number of WriteReq MSHR misses 
system.cpu28.dcache.LoadLockedReq_mshr_misses::cpu28.data;2211;22749;91;115;213;10;number of LoadLockedReq MSHR misses 
system.cpu28.dcache.LoadLockedReq_mshr_misses::total;2211;22749;91;115;213;10;number of LoadLockedReq MSHR misses 
system.cpu28.dcache.StoreCondReq_mshr_misses::cpu28.data;4924;34554;257;348;472;22;number of StoreCondReq MSHR misses 
system.cpu28.dcache.StoreCondReq_mshr_misses::total;4924;34554;257;348;472;22;number of StoreCondReq MSHR misses 
system.cpu28.dcache.demand_mshr_misses::cpu28.data;138405;544505;5889;9939;15024;747;number of demand (read+write) MSHR misses 
system.cpu28.dcache.demand_mshr_misses::total;138405;544505;5889;9939;15024;747;number of demand (read+write) MSHR misses 
system.cpu28.dcache.overall_mshr_misses::cpu28.data;138405;544505;5889;9939;15024;747;number of overall MSHR misses 
system.cpu28.dcache.overall_mshr_misses::total;138405;544505;5889;9939;15024;747;number of overall MSHR misses 
system.cpu28.dcache.ReadReq_mshr_miss_latency::cpu28.data;7971609585;21410820459;278676331;467025825;670879748;29818822;number of ReadReq MSHR miss cycles 
system.cpu28.dcache.ReadReq_mshr_miss_latency::total;7971609585;21410820459;278676331;467025825;670879748;29818822;number of ReadReq MSHR miss cycles 
system.cpu28.dcache.WriteReq_mshr_miss_latency::cpu28.data;242852827;3451663309;15640789;22510756;257864033;2030280;number of WriteReq MSHR miss cycles 
system.cpu28.dcache.WriteReq_mshr_miss_latency::total;242852827;3451663309;15640789;22510756;257864033;2030280;number of WriteReq MSHR miss cycles 
system.cpu28.dcache.LoadLockedReq_mshr_miss_latency::cpu28.data;126288063;938325800;4852770;6872255;11501299;651000;number of LoadLockedReq MSHR miss cycles 
system.cpu28.dcache.LoadLockedReq_mshr_miss_latency::total;126288063;938325800;4852770;6872255;11501299;651000;number of LoadLockedReq MSHR miss cycles 
system.cpu28.dcache.StoreCondReq_mshr_miss_latency::cpu28.data;117134732;1258323409;6692135;8880240;12657234;567016;number of StoreCondReq MSHR miss cycles 
system.cpu28.dcache.StoreCondReq_mshr_miss_latency::total;117134732;1258323409;6692135;8880240;12657234;567016;number of StoreCondReq MSHR miss cycles 
system.cpu28.dcache.StoreCondFailReq_mshr_miss_latency::cpu28.data;35940002;4710001;1440000;450000;2350000;;number of StoreCondFailReq MSHR miss cycles 
system.cpu28.dcache.StoreCondFailReq_mshr_miss_latency::total;35940002;4710001;1440000;450000;2350000;;number of StoreCondFailReq MSHR miss cycles 
system.cpu28.dcache.demand_mshr_miss_latency::cpu28.data;8214462412;24862483768;294317120;489536581;928743781;31849102;number of demand (read+write) MSHR miss cycles 
system.cpu28.dcache.demand_mshr_miss_latency::total;8214462412;24862483768;294317120;489536581;928743781;31849102;number of demand (read+write) MSHR miss cycles 
system.cpu28.dcache.overall_mshr_miss_latency::cpu28.data;8214462412;24862483768;294317120;489536581;928743781;31849102;number of overall MSHR miss cycles 
system.cpu28.dcache.overall_mshr_miss_latency::total;8214462412;24862483768;294317120;489536581;928743781;31849102;number of overall MSHR miss cycles 
system.cpu28.dcache.ReadReq_mshr_uncacheable_latency::cpu28.data;18712000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu28.dcache.ReadReq_mshr_uncacheable_latency::total;18712000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu28.dcache.WriteReq_mshr_uncacheable_latency::cpu28.data;1176397000;2166617000;47004000;76568000;76968000;5644000;number of WriteReq MSHR uncacheable cycles 
system.cpu28.dcache.WriteReq_mshr_uncacheable_latency::total;1176397000;2166617000;47004000;76568000;76968000;5644000;number of WriteReq MSHR uncacheable cycles 
system.cpu28.dcache.overall_mshr_uncacheable_latency::cpu28.data;1195109000;2166617000;47004000;76568000;76968000;5644000;number of overall MSHR uncacheable cycles 
system.cpu28.dcache.overall_mshr_uncacheable_latency::total;1195109000;2166617000;47004000;76568000;76968000;5644000;number of overall MSHR uncacheable cycles 
system.cpu28.dcache.ReadReq_mshr_miss_rate::cpu28.data;0.048834;0.052527;0.046629;0.045057;0.042016;0.046477;mshr miss rate for ReadReq accesses 
system.cpu28.dcache.ReadReq_mshr_miss_rate::total;0.048834;0.052527;0.046629;0.045057;0.042016;0.046477;mshr miss rate for ReadReq accesses 
system.cpu28.dcache.WriteReq_mshr_miss_rate::cpu28.data;0.006873;0.028157;0.009301;0.009181;0.037474;0.008498;mshr miss rate for WriteReq accesses 
system.cpu28.dcache.WriteReq_mshr_miss_rate::total;0.006873;0.028157;0.009301;0.009181;0.037474;0.008498;mshr miss rate for WriteReq accesses 
system.cpu28.dcache.LoadLockedReq_mshr_miss_rate::cpu28.data;0.079877;0.327843;0.102593;0.091633;0.126409;0.116279;mshr miss rate for LoadLockedReq accesses 
system.cpu28.dcache.LoadLockedReq_mshr_miss_rate::total;0.079877;0.327843;0.102593;0.091633;0.126409;0.116279;mshr miss rate for LoadLockedReq accesses 
system.cpu28.dcache.StoreCondReq_mshr_miss_rate::cpu28.data;0.292434;0.525065;0.361463;0.327992;0.382806;0.285714;mshr miss rate for StoreCondReq accesses 
system.cpu28.dcache.StoreCondReq_mshr_miss_rate::total;0.292434;0.525065;0.361463;0.327992;0.382806;0.285714;mshr miss rate for StoreCondReq accesses 
system.cpu28.dcache.demand_mshr_miss_rate::cpu28.data;0.036416;0.045617;0.036023;0.034913;0.040808;0.035287;mshr miss rate for demand accesses 
system.cpu28.dcache.demand_mshr_miss_rate::total;0.036416;0.045617;0.036023;0.034913;0.040808;0.035287;mshr miss rate for demand accesses 
system.cpu28.dcache.overall_mshr_miss_rate::cpu28.data;0.036416;0.045617;0.036023;0.034913;0.040808;0.035287;mshr miss rate for overall accesses 
system.cpu28.dcache.overall_mshr_miss_rate::total;0.036416;0.045617;0.036023;0.034913;0.040808;0.035287;mshr miss rate for overall accesses 
system.cpu28.dcache.ReadReq_avg_mshr_miss_latency::cpu28.data;61003.792530;47664.231511;51067.680227;50763.676630;59092.728618;42966.602305;average ReadReq mshr miss latency 
system.cpu28.dcache.ReadReq_avg_mshr_miss_latency::total;61003.792530;47664.231511;51067.680227;50763.676630;59092.728618;42966.602305;average ReadReq mshr miss latency 
system.cpu28.dcache.WriteReq_avg_mshr_miss_latency::cpu28.data;31412.860820;36217.402302;36205.530093;30461.104195;70243.539363;38307.169811;average WriteReq mshr miss latency 
system.cpu28.dcache.WriteReq_avg_mshr_miss_latency::total;31412.860820;36217.402302;36205.530093;30461.104195;70243.539363;38307.169811;average WriteReq mshr miss latency 
system.cpu28.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu28.data;57118.074627;41246.903161;53327.142857;59758.739130;53996.708920;65100;average LoadLockedReq mshr miss latency 
system.cpu28.dcache.LoadLockedReq_avg_mshr_miss_latency::total;57118.074627;41246.903161;53327.142857;59758.739130;53996.708920;65100;average LoadLockedReq mshr miss latency 
system.cpu28.dcache.StoreCondReq_avg_mshr_miss_latency::cpu28.data;23788.532088;36416.143109;26039.435798;25517.931034;26816.173729;25773.454545;average StoreCondReq mshr miss latency 
system.cpu28.dcache.StoreCondReq_avg_mshr_miss_latency::total;23788.532088;36416.143109;26039.435798;25517.931034;26816.173729;25773.454545;average StoreCondReq mshr miss latency 
system.cpu28.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu28.data;inf;inf;inf;inf;inf;;average StoreCondFailReq mshr miss latency 
system.cpu28.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;;average StoreCondFailReq mshr miss latency 
system.cpu28.dcache.demand_avg_mshr_miss_latency::cpu28.data;59350.907930;45660.707924;49977.435897;49254.108160;61817.344316;42636.013387;average overall mshr miss latency 
system.cpu28.dcache.demand_avg_mshr_miss_latency::total;59350.907930;45660.707924;49977.435897;49254.108160;61817.344316;42636.013387;average overall mshr miss latency 
system.cpu28.dcache.overall_avg_mshr_miss_latency::cpu28.data;59350.907930;45660.707924;49977.435897;49254.108160;61817.344316;42636.013387;average overall mshr miss latency 
system.cpu28.dcache.overall_avg_mshr_miss_latency::total;59350.907930;45660.707924;49977.435897;49254.108160;61817.344316;42636.013387;average overall mshr miss latency 
system.cpu28.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu28.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu28.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu28.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu28.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu28.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu28.dcache.overall_avg_mshr_uncacheable_latency::cpu28.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu28.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu28.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu29.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu29.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu29.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu29.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu29.dtb.read_hits;2663530;7639768;69873;306907;203280;15115;DTB read hits 
system.cpu29.dtb.read_misses;0;355;0;19;0;0;DTB read misses 
system.cpu29.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu29.dtb.read_accesses;0;144054;0;2308;0;0;DTB read accesses 
system.cpu29.dtb.write_hits;1152434;3035912;35693;125600;84471;6354;DTB write hits 
system.cpu29.dtb.write_misses;0;290;0;5;0;0;DTB write misses 
system.cpu29.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu29.dtb.write_accesses;0;44691;0;1146;0;0;DTB write accesses 
system.cpu29.dtb.data_hits;3815964;10675680;105566;432507;287751;21469;DTB hits 
system.cpu29.dtb.data_misses;0;645;0;24;0;0;DTB misses 
system.cpu29.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu29.dtb.data_accesses;0;188745;0;3454;0;0;DTB accesses 
system.cpu29.itb.fetch_hits;1040334;2375896;38879;96275;66147;5083;ITB hits 
system.cpu29.itb.fetch_misses;0;43;0;10;0;0;ITB misses 
system.cpu29.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu29.itb.fetch_accesses;1040334;2375939;38879;96285;66147;5083;ITB accesses 
system.cpu29.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu29.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu29.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu29.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu29.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu29.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu29.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu29.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu29.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu29.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu29.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu29.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu29.numCycles;540921525;484179697;17187306;29980660;29394523;2343750;number of cpu cycles simulated 
system.cpu29.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu29.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu29.committedInsts;12363643;34913875;309434;1470734;1002297;73380;Number of instructions committed 
system.cpu29.committedOps;12363643;34913875;309434;1470734;1002297;73380;Number of ops (including micro ops) committed 
system.cpu29.num_int_alu_accesses;11953972;33962437;296852;1431412;974647;71290;Number of integer alu accesses 
system.cpu29.num_fp_alu_accesses;1746;486143;134;8062;0;0;Number of float alu accesses 
system.cpu29.num_func_calls;485121;1257867;12784;54406;35848;2780;number of times a function call or return occured 
system.cpu29.num_conditional_control_insts;1102850;3910425;24348;147848;103654;6747;number of instructions that are conditional controls 
system.cpu29.num_int_insts;11953972;33962437;296852;1431412;974647;71290;number of integer instructions 
system.cpu29.num_fp_insts;1746;486143;134;8062;0;0;number of float instructions 
system.cpu29.num_int_register_reads;16426590;47604525;403556;2005751;1370408;99416;number of times the integer registers were read 
system.cpu29.num_int_register_writes;9560459;26348178;233909;1135375;775114;57286;number of times the integer registers were written 
system.cpu29.num_fp_register_reads;890;392798;66;4432;0;0;number of times the floating registers were read 
system.cpu29.num_fp_register_writes;896;328501;68;4510;0;0;number of times the floating registers were written 
system.cpu29.num_mem_refs;3821178;10718254;105791;433619;288088;21494;number of memory refs 
system.cpu29.num_load_insts;2663664;7660925;69883;307362;203280;15115;Number of load instructions 
system.cpu29.num_store_insts;1157514;3057329;35908;126257;84808;6379;Number of store instructions 
system.cpu29.num_idle_cycles;507285115.217143;387157716.777539;16329739.303946;25982426.819763;26711992.753039;2150713.708776;Number of idle cycles 
system.cpu29.num_busy_cycles;33636409.782857;97021980.222461;857566.696054;3998233.180237;2682530.246961;193036.291224;Number of busy cycles 
system.cpu29.not_idle_fraction;0.062184;0.200384;0.049895;0.133360;0.091260;0.082362;Percentage of non-idle cycles 
system.cpu29.idle_fraction;0.937816;0.799616;0.950105;0.866640;0.908740;0.917638;Percentage of idle cycles 
system.cpu29.Branches;1821682;5656048;43300;224716;155655;10762;Number of branches fetched 
system.cpu29.op_class::No_OpClass;46384;103451;1686;5160;3402;242;Class of executed instruction 
system.cpu29.op_class::IntAlu;8059049;23182653;186576;992637;682336;49466;Class of executed instruction 
system.cpu29.op_class::IntMult;48493;115975;1101;5690;3903;291;Class of executed instruction 
system.cpu29.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu29.op_class::FloatAdd;88;90941;4;1006;0;0;Class of executed instruction 
system.cpu29.op_class::FloatCmp;0;7490;0;0;0;0;Class of executed instruction 
system.cpu29.op_class::FloatCvt;0;2331;0;496;0;0;Class of executed instruction 
system.cpu29.op_class::FloatMult;0;23724;0;0;0;0;Class of executed instruction 
system.cpu29.op_class::FloatDiv;8;4698;0;150;0;0;Class of executed instruction 
system.cpu29.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu29.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu29.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu29.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu29.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu29.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu29.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu29.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu29.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu29.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu29.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu29.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu29.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu29.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu29.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu29.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu29.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu29.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu29.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu29.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu29.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu29.op_class::MemRead;2697985;7759926;71304;311008;205634;15281;Class of executed instruction 
system.cpu29.op_class::MemWrite;1157528;3062874;35910;126321;84809;6379;Class of executed instruction 
system.cpu29.op_class::IprAccess;354108;560457;12853;28290;22213;1721;Class of executed instruction 
system.cpu29.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu29.op_class::total;12363643;34914520;309434;1470758;1002297;73380;Class of executed instruction 
system.cpu29.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu29.kern.inst.quiesce;8106;6213;209;365;334;25;number of quiesce instructions executed 
system.cpu29.kern.inst.hwrei;87055;123805;3092;6493;5406;422;number of hwrei instructions executed 
system.cpu29.kern.ipl_count::0;19321;32201;720;1605;1209;92;number of times we switched to this ipl 
system.cpu29.kern.ipl_count::22;4913;4960;176;307;301;24;number of times we switched to this ipl 
system.cpu29.kern.ipl_count::30;87;2098;33;73;36;1;number of times we switched to this ipl 
system.cpu29.kern.ipl_count::31;52866;64353;1809;3607;3249;257;number of times we switched to this ipl 
system.cpu29.kern.ipl_count::total;77187;103612;2738;5592;4795;374;number of times we switched to this ipl 
system.cpu29.kern.ipl_good::0;19321;32201;720;1605;1209;92;number of times we switched to this ipl from a different ipl 
system.cpu29.kern.ipl_good::22;4913;4960;176;307;301;24;number of times we switched to this ipl from a different ipl 
system.cpu29.kern.ipl_good::30;87;2098;33;73;36;1;number of times we switched to this ipl from a different ipl 
system.cpu29.kern.ipl_good::31;19234;30110;687;1532;1173;91;number of times we switched to this ipl from a different ipl 
system.cpu29.kern.ipl_good::total;43555;69369;1616;3517;2719;208;number of times we switched to this ipl from a different ipl 
system.cpu29.kern.ipl_ticks::0;4637008410000;4061863200000;165711710000;276929030000;283445370000;22658400000;number of cycles we spent at this ipl 
system.cpu29.kern.ipl_ticks::22;14983090000;16419190000;537470000;960400000;919170000;73060000;number of cycles we spent at this ipl 
system.cpu29.kern.ipl_ticks::30;874400000;14636420000;326780000;613230000;360280000;10260000;number of cycles we spent at this ipl 
system.cpu29.kern.ipl_ticks::31;756349070000;748878160000;5297100000;21303940000;9220410000;695780000;number of cycles we spent at this ipl 
system.cpu29.kern.ipl_ticks::total;5409214970000;4841796970000;171873060000;299806600000;293945230000;23437500000;number of cycles we spent at this ipl 
system.cpu29.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu29.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu29.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu29.kern.ipl_used::31;0.363826;0.467888;0.379768;0.424730;0.361034;0.354086;fraction of swpipl calls that actually changed the ipl 
system.cpu29.kern.ipl_used::total;0.564279;0.669507;0.590212;0.628934;0.567049;0.556150;fraction of swpipl calls that actually changed the ipl 
system.cpu29.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu29.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu29.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu29.kern.callpal::swpctx;26;4086;2;84;;;number of callpals executed 
system.cpu29.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu29.kern.callpal::swpipl;67186;86356;2320;4708;4121;324;number of callpals executed 
system.cpu29.kern.callpal::rdps;9826;10211;352;635;611;48;number of callpals executed 
system.cpu29.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu29.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu29.kern.callpal::rti;5000;10202;209;504;337;25;number of callpals executed 
system.cpu29.kern.callpal::rdunique;1;252;;4;;;number of callpals executed 
system.cpu29.kern.callpal::total;82053;116063;2883;6079;5069;397;number of callpals executed 
system.cpu29.kern.mode_switch::kernel;5028;14288;211;588;337;25;number of protection mode switches 
system.cpu29.kern.mode_switch::user;0;3186;0;125;0;0;number of protection mode switches 
system.cpu29.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu29.kern.mode_switch_good::kernel;0;0.222984;0;0.212585;0;0;fraction of useful protection mode switches 
system.cpu29.kern.mode_switch_good::user;nan;1;nan;1;nan;nan;fraction of useful protection mode switches 
system.cpu29.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu29.kern.mode_switch_good::total;0;0.364656;0;0.350631;0;0;fraction of useful protection mode switches 
system.cpu29.kern.mode_ticks::kernel;0;10165053790000;0;472116600000;0;0;number of ticks spent at the given mode 
system.cpu29.kern.mode_ticks::user;0;21165120000;0;386820000;0;0;number of ticks spent at the given mode 
system.cpu29.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu29.kern.swap_context;27;4086;2;84;0;0;number of times the context was actually changed 
system.cpu29.icache.tags.replacements;23586;305878;804;8366;2311;162;number of replacements 
system.cpu29.icache.tags.tagsinuse;374.896009;498.723773;509;509;509;509;Cycle average of tags in use 
system.cpu29.icache.tags.total_refs;6360147;34456870;269111;2338919;364558;6002788;Total number of references to valid blocks. 
system.cpu29.icache.tags.sampled_refs;23586;305878;804;8366;2311;671;Sample count of references to valid blocks. 
system.cpu29.icache.tags.avg_refs;269.657721;112.649063;334.715174;279.574349;157.749026;8946.032787;Average number of references to valid blocks. 
system.cpu29.icache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu29.icache.tags.occ_blocks::cpu29.inst;374.896009;498.723773;509;509;509;509;Average occupied blocks per requestor 
system.cpu29.icache.tags.occ_percent::cpu29.inst;0.732219;0.974070;0.994141;0.994141;0.994141;0.994141;Average percentage of cache occupancy 
system.cpu29.icache.tags.occ_percent::total;0.732219;0.974070;0.994141;0.994141;0.994141;0.994141;Average percentage of cache occupancy 
system.cpu29.icache.tags.occ_task_id_blocks::1024;427;509;509;509;509;509;Occupied blocks per task id 
system.cpu29.icache.tags.age_task_id_blocks_1024::2;2;2;2;2;2;2;Occupied blocks per task id 
system.cpu29.icache.tags.age_task_id_blocks_1024::3;15;;15;12;12;14;Occupied blocks per task id 
system.cpu29.icache.tags.age_task_id_blocks_1024::4;410;507;492;495;495;493;Occupied blocks per task id 
system.cpu29.icache.tags.occ_task_id_percent::1024;0.833984;0.994141;0.994141;0.994141;0.994141;0.994141;Percentage of cache occupancy per task id 
system.cpu29.icache.tags.tag_accesses;24751307;70135000;619672;2949882;2006905;146922;Number of tag accesses 
system.cpu29.icache.tags.data_accesses;24751307;70135000;619672;2949882;2006905;146922;Number of data accesses 
system.cpu29.icache.ReadReq_hits::cpu29.inst;12339622;34608560;308630;1462392;999986;73218;number of ReadReq hits 
system.cpu29.icache.ReadReq_hits::total;12339622;34608560;308630;1462392;999986;73218;number of ReadReq hits 
system.cpu29.icache.demand_hits::cpu29.inst;12339622;34608560;308630;1462392;999986;73218;number of demand (read+write) hits 
system.cpu29.icache.demand_hits::total;12339622;34608560;308630;1462392;999986;73218;number of demand (read+write) hits 
system.cpu29.icache.overall_hits::cpu29.inst;12339622;34608560;308630;1462392;999986;73218;number of overall hits 
system.cpu29.icache.overall_hits::total;12339622;34608560;308630;1462392;999986;73218;number of overall hits 
system.cpu29.icache.ReadReq_misses::cpu29.inst;24021;305960;804;8366;2311;162;number of ReadReq misses 
system.cpu29.icache.ReadReq_misses::total;24021;305960;804;8366;2311;162;number of ReadReq misses 
system.cpu29.icache.demand_misses::cpu29.inst;24021;305960;804;8366;2311;162;number of demand (read+write) misses 
system.cpu29.icache.demand_misses::total;24021;305960;804;8366;2311;162;number of demand (read+write) misses 
system.cpu29.icache.overall_misses::cpu29.inst;24021;305960;804;8366;2311;162;number of overall misses 
system.cpu29.icache.overall_misses::total;24021;305960;804;8366;2311;162;number of overall misses 
system.cpu29.icache.ReadReq_miss_latency::cpu29.inst;2440037999;29854063748;82237250;822808000;241943250;15936250;number of ReadReq miss cycles 
system.cpu29.icache.ReadReq_miss_latency::total;2440037999;29854063748;82237250;822808000;241943250;15936250;number of ReadReq miss cycles 
system.cpu29.icache.demand_miss_latency::cpu29.inst;2440037999;29854063748;82237250;822808000;241943250;15936250;number of demand (read+write) miss cycles 
system.cpu29.icache.demand_miss_latency::total;2440037999;29854063748;82237250;822808000;241943250;15936250;number of demand (read+write) miss cycles 
system.cpu29.icache.overall_miss_latency::cpu29.inst;2440037999;29854063748;82237250;822808000;241943250;15936250;number of overall miss cycles 
system.cpu29.icache.overall_miss_latency::total;2440037999;29854063748;82237250;822808000;241943250;15936250;number of overall miss cycles 
system.cpu29.icache.ReadReq_accesses::cpu29.inst;12363643;34914520;309434;1470758;1002297;73380;number of ReadReq accesses(hits+misses) 
system.cpu29.icache.ReadReq_accesses::total;12363643;34914520;309434;1470758;1002297;73380;number of ReadReq accesses(hits+misses) 
system.cpu29.icache.demand_accesses::cpu29.inst;12363643;34914520;309434;1470758;1002297;73380;number of demand (read+write) accesses 
system.cpu29.icache.demand_accesses::total;12363643;34914520;309434;1470758;1002297;73380;number of demand (read+write) accesses 
system.cpu29.icache.overall_accesses::cpu29.inst;12363643;34914520;309434;1470758;1002297;73380;number of overall (read+write) accesses 
system.cpu29.icache.overall_accesses::total;12363643;34914520;309434;1470758;1002297;73380;number of overall (read+write) accesses 
system.cpu29.icache.ReadReq_miss_rate::cpu29.inst;0.001943;0.008763;0.002598;0.005688;0.002306;0.002208;miss rate for ReadReq accesses 
system.cpu29.icache.ReadReq_miss_rate::total;0.001943;0.008763;0.002598;0.005688;0.002306;0.002208;miss rate for ReadReq accesses 
system.cpu29.icache.demand_miss_rate::cpu29.inst;0.001943;0.008763;0.002598;0.005688;0.002306;0.002208;miss rate for demand accesses 
system.cpu29.icache.demand_miss_rate::total;0.001943;0.008763;0.002598;0.005688;0.002306;0.002208;miss rate for demand accesses 
system.cpu29.icache.overall_miss_rate::cpu29.inst;0.001943;0.008763;0.002598;0.005688;0.002306;0.002208;miss rate for overall accesses 
system.cpu29.icache.overall_miss_rate::total;0.001943;0.008763;0.002598;0.005688;0.002306;0.002208;miss rate for overall accesses 
system.cpu29.icache.ReadReq_avg_miss_latency::cpu29.inst;101579.368011;97575.054739;102285.136816;98351.422424;104692.016443;98371.913580;average ReadReq miss latency 
system.cpu29.icache.ReadReq_avg_miss_latency::total;101579.368011;97575.054739;102285.136816;98351.422424;104692.016443;98371.913580;average ReadReq miss latency 
system.cpu29.icache.demand_avg_miss_latency::cpu29.inst;101579.368011;97575.054739;102285.136816;98351.422424;104692.016443;98371.913580;average overall miss latency 
system.cpu29.icache.demand_avg_miss_latency::total;101579.368011;97575.054739;102285.136816;98351.422424;104692.016443;98371.913580;average overall miss latency 
system.cpu29.icache.overall_avg_miss_latency::cpu29.inst;101579.368011;97575.054739;102285.136816;98351.422424;104692.016443;98371.913580;average overall miss latency 
system.cpu29.icache.overall_avg_miss_latency::total;101579.368011;97575.054739;102285.136816;98351.422424;104692.016443;98371.913580;average overall miss latency 
system.cpu29.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu29.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu29.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu29.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu29.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu29.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu29.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu29.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu29.icache.ReadReq_mshr_misses::cpu29.inst;24021;305960;804;8366;2311;162;number of ReadReq MSHR misses 
system.cpu29.icache.ReadReq_mshr_misses::total;24021;305960;804;8366;2311;162;number of ReadReq MSHR misses 
system.cpu29.icache.demand_mshr_misses::cpu29.inst;24021;305960;804;8366;2311;162;number of demand (read+write) MSHR misses 
system.cpu29.icache.demand_mshr_misses::total;24021;305960;804;8366;2311;162;number of demand (read+write) MSHR misses 
system.cpu29.icache.overall_mshr_misses::cpu29.inst;24021;305960;804;8366;2311;162;number of overall MSHR misses 
system.cpu29.icache.overall_mshr_misses::total;24021;305960;804;8366;2311;162;number of overall MSHR misses 
system.cpu29.icache.ReadReq_mshr_miss_latency::cpu29.inst;1796230001;21997939252;60752750;605958000;180554750;11677750;number of ReadReq MSHR miss cycles 
system.cpu29.icache.ReadReq_mshr_miss_latency::total;1796230001;21997939252;60752750;605958000;180554750;11677750;number of ReadReq MSHR miss cycles 
system.cpu29.icache.demand_mshr_miss_latency::cpu29.inst;1796230001;21997939252;60752750;605958000;180554750;11677750;number of demand (read+write) MSHR miss cycles 
system.cpu29.icache.demand_mshr_miss_latency::total;1796230001;21997939252;60752750;605958000;180554750;11677750;number of demand (read+write) MSHR miss cycles 
system.cpu29.icache.overall_mshr_miss_latency::cpu29.inst;1796230001;21997939252;60752750;605958000;180554750;11677750;number of overall MSHR miss cycles 
system.cpu29.icache.overall_mshr_miss_latency::total;1796230001;21997939252;60752750;605958000;180554750;11677750;number of overall MSHR miss cycles 
system.cpu29.icache.ReadReq_mshr_miss_rate::cpu29.inst;0.001943;0.008763;0.002598;0.005688;0.002306;0.002208;mshr miss rate for ReadReq accesses 
system.cpu29.icache.ReadReq_mshr_miss_rate::total;0.001943;0.008763;0.002598;0.005688;0.002306;0.002208;mshr miss rate for ReadReq accesses 
system.cpu29.icache.demand_mshr_miss_rate::cpu29.inst;0.001943;0.008763;0.002598;0.005688;0.002306;0.002208;mshr miss rate for demand accesses 
system.cpu29.icache.demand_mshr_miss_rate::total;0.001943;0.008763;0.002598;0.005688;0.002306;0.002208;mshr miss rate for demand accesses 
system.cpu29.icache.overall_mshr_miss_rate::cpu29.inst;0.001943;0.008763;0.002598;0.005688;0.002306;0.002208;mshr miss rate for overall accesses 
system.cpu29.icache.overall_mshr_miss_rate::total;0.001943;0.008763;0.002598;0.005688;0.002306;0.002208;mshr miss rate for overall accesses 
system.cpu29.icache.ReadReq_avg_mshr_miss_latency::cpu29.inst;74777.486408;71898.088809;75563.121891;72431.030361;78128.407616;72084.876543;average ReadReq mshr miss latency 
system.cpu29.icache.ReadReq_avg_mshr_miss_latency::total;74777.486408;71898.088809;75563.121891;72431.030361;78128.407616;72084.876543;average ReadReq mshr miss latency 
system.cpu29.icache.demand_avg_mshr_miss_latency::cpu29.inst;74777.486408;71898.088809;75563.121891;72431.030361;78128.407616;72084.876543;average overall mshr miss latency 
system.cpu29.icache.demand_avg_mshr_miss_latency::total;74777.486408;71898.088809;75563.121891;72431.030361;78128.407616;72084.876543;average overall mshr miss latency 
system.cpu29.icache.overall_avg_mshr_miss_latency::cpu29.inst;74777.486408;71898.088809;75563.121891;72431.030361;78128.407616;72084.876543;average overall mshr miss latency 
system.cpu29.icache.overall_avg_mshr_miss_latency::total;74777.486408;71898.088809;75563.121891;72431.030361;78128.407616;72084.876543;average overall mshr miss latency 
system.cpu29.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu29.dcache.tags.replacements;74456;272426;1044;11895;6010;497;number of replacements 
system.cpu29.dcache.tags.tagsinuse;457.238151;823.160079;786.680247;770.755697;694.172144;678.295585;Cycle average of tags in use 
system.cpu29.dcache.tags.total_refs;1034095;9804273;611241;129221;69521;1780377;Total number of references to valid blocks. 
system.cpu29.dcache.tags.sampled_refs;74456;272426;1044;11895;6010;1172;Sample count of references to valid blocks. 
system.cpu29.dcache.tags.avg_refs;13.888673;35.988757;585.479885;10.863472;11.567554;1519.093003;Average number of references to valid blocks. 
system.cpu29.dcache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu29.dcache.tags.occ_blocks::cpu29.data;457.238151;823.160079;786.680247;770.755697;694.172144;678.295585;Average occupied blocks per requestor 
system.cpu29.dcache.tags.occ_percent::cpu29.data;0.446522;0.803867;0.768242;0.752691;0.677902;0.662398;Average percentage of cache occupancy 
system.cpu29.dcache.tags.occ_percent::total;0.446522;0.803867;0.768242;0.752691;0.677902;0.662398;Average percentage of cache occupancy 
system.cpu29.dcache.tags.occ_task_id_blocks::1024;613;736;772;740;676;675;Occupied blocks per task id 
system.cpu29.dcache.tags.age_task_id_blocks_1024::3;10;1;15;10;14;14;Occupied blocks per task id 
system.cpu29.dcache.tags.age_task_id_blocks_1024::4;603;735;757;729;662;661;Occupied blocks per task id 
system.cpu29.dcache.tags.occ_task_id_percent::1024;0.598633;0.718750;0.753906;0.722656;0.660156;0.659180;Percentage of cache occupancy per task id 
system.cpu29.dcache.tags.tag_accesses;7733481;21825900;212601;882173;584138;43604;Number of tag accesses 
system.cpu29.dcache.tags.data_accesses;7733481;21825900;212601;882173;584138;43604;Number of data accesses 
system.cpu29.dcache.ReadReq_hits::cpu29.data;2516975;7209723;66953;289273;192352;14303;number of ReadReq hits 
system.cpu29.dcache.ReadReq_hits::total;2516975;7209723;66953;289273;192352;14303;number of ReadReq hits 
system.cpu29.dcache.WriteReq_hits::cpu29.data;1115846;2899459;34209;121229;81542;6190;number of WriteReq hits 
system.cpu29.dcache.WriteReq_hits::total;1115846;2899459;34209;121229;81542;6190;number of WriteReq hits 
system.cpu29.dcache.LoadLockedReq_hits::cpu29.data;22956;41502;807;1626;1377;83;number of LoadLockedReq hits 
system.cpu29.dcache.LoadLockedReq_hits::total;22956;41502;807;1626;1377;83;number of LoadLockedReq hits 
system.cpu29.dcache.StoreCondReq_hits::cpu29.data;11813;27794;418;1058;692;54;number of StoreCondReq hits 
system.cpu29.dcache.StoreCondReq_hits::total;11813;27794;418;1058;692;54;number of StoreCondReq hits 
system.cpu29.dcache.demand_hits::cpu29.data;3632821;10109182;101162;410502;273894;20493;number of demand (read+write) hits 
system.cpu29.dcache.demand_hits::total;3632821;10109182;101162;410502;273894;20493;number of demand (read+write) hits 
system.cpu29.dcache.overall_hits::cpu29.data;3632821;10109182;101162;410502;273894;20493;number of overall hits 
system.cpu29.dcache.overall_hits::total;3632821;10109182;101162;410502;273894;20493;number of overall hits 
system.cpu29.dcache.ReadReq_misses::cpu29.data;121413;390220;2055;15954;9378;718;number of ReadReq misses 
system.cpu29.dcache.ReadReq_misses::total;121413;390220;2055;15954;9378;718;number of ReadReq misses 
system.cpu29.dcache.WriteReq_misses::cpu29.data;7888;80517;407;2068;1073;47;number of WriteReq misses 
system.cpu29.dcache.WriteReq_misses::total;7888;80517;407;2068;1073;47;number of WriteReq misses 
system.cpu29.dcache.LoadLockedReq_misses::cpu29.data;2234;19125;68;490;173;11;number of LoadLockedReq misses 
system.cpu29.dcache.LoadLockedReq_misses::total;2234;19125;68;490;173;11;number of LoadLockedReq misses 
system.cpu29.dcache.StoreCondReq_misses::cpu29.data;4841;29733;281;859;434;23;number of StoreCondReq misses 
system.cpu29.dcache.StoreCondReq_misses::total;4841;29733;281;859;434;23;number of StoreCondReq misses 
system.cpu29.dcache.demand_misses::cpu29.data;129301;470737;2462;18022;10451;765;number of demand (read+write) misses 
system.cpu29.dcache.demand_misses::total;129301;470737;2462;18022;10451;765;number of demand (read+write) misses 
system.cpu29.dcache.overall_misses::cpu29.data;129301;470737;2462;18022;10451;765;number of overall misses 
system.cpu29.dcache.overall_misses::total;129301;470737;2462;18022;10451;765;number of overall misses 
system.cpu29.dcache.ReadReq_miss_latency::cpu29.data;10236167658;27804805528;164018680;1154230448;702481865;48146414;number of ReadReq miss cycles 
system.cpu29.dcache.ReadReq_miss_latency::total;10236167658;27804805528;164018680;1154230448;702481865;48146414;number of ReadReq miss cycles 
system.cpu29.dcache.WriteReq_miss_latency::cpu29.data;478710746;5099887771;25204912;129586075;65269206;2704470;number of WriteReq miss cycles 
system.cpu29.dcache.WriteReq_miss_latency::total;478710746;5099887771;25204912;129586075;65269206;2704470;number of WriteReq miss cycles 
system.cpu29.dcache.LoadLockedReq_miss_latency::cpu29.data;180306174;1216502693;4734487;33758734;14194965;955250;number of LoadLockedReq miss cycles 
system.cpu29.dcache.LoadLockedReq_miss_latency::total;180306174;1216502693;4734487;33758734;14194965;955250;number of LoadLockedReq miss cycles 
system.cpu29.dcache.StoreCondReq_miss_latency::cpu29.data;243753196;1787618735;14838829;49407684;22505744;1281984;number of StoreCondReq miss cycles 
system.cpu29.dcache.StoreCondReq_miss_latency::total;243753196;1787618735;14838829;49407684;22505744;1281984;number of StoreCondReq miss cycles 
system.cpu29.dcache.StoreCondFailReq_miss_latency::cpu29.data;38658998;5456000;1324000;1336000;2678000;;number of StoreCondFailReq miss cycles 
system.cpu29.dcache.StoreCondFailReq_miss_latency::total;38658998;5456000;1324000;1336000;2678000;;number of StoreCondFailReq miss cycles 
system.cpu29.dcache.demand_miss_latency::cpu29.data;10714878404;32904693299;189223592;1283816523;767751071;50850884;number of demand (read+write) miss cycles 
system.cpu29.dcache.demand_miss_latency::total;10714878404;32904693299;189223592;1283816523;767751071;50850884;number of demand (read+write) miss cycles 
system.cpu29.dcache.overall_miss_latency::cpu29.data;10714878404;32904693299;189223592;1283816523;767751071;50850884;number of overall miss cycles 
system.cpu29.dcache.overall_miss_latency::total;10714878404;32904693299;189223592;1283816523;767751071;50850884;number of overall miss cycles 
system.cpu29.dcache.ReadReq_accesses::cpu29.data;2638388;7599943;69008;305227;201730;15021;number of ReadReq accesses(hits+misses) 
system.cpu29.dcache.ReadReq_accesses::total;2638388;7599943;69008;305227;201730;15021;number of ReadReq accesses(hits+misses) 
system.cpu29.dcache.WriteReq_accesses::cpu29.data;1123734;2979976;34616;123297;82615;6237;number of WriteReq accesses(hits+misses) 
system.cpu29.dcache.WriteReq_accesses::total;1123734;2979976;34616;123297;82615;6237;number of WriteReq accesses(hits+misses) 
system.cpu29.dcache.LoadLockedReq_accesses::cpu29.data;25190;60627;875;2116;1550;94;number of LoadLockedReq accesses(hits+misses) 
system.cpu29.dcache.LoadLockedReq_accesses::total;25190;60627;875;2116;1550;94;number of LoadLockedReq accesses(hits+misses) 
system.cpu29.dcache.StoreCondReq_accesses::cpu29.data;16654;57527;699;1917;1126;77;number of StoreCondReq accesses(hits+misses) 
system.cpu29.dcache.StoreCondReq_accesses::total;16654;57527;699;1917;1126;77;number of StoreCondReq accesses(hits+misses) 
system.cpu29.dcache.demand_accesses::cpu29.data;3762122;10579919;103624;428524;284345;21258;number of demand (read+write) accesses 
system.cpu29.dcache.demand_accesses::total;3762122;10579919;103624;428524;284345;21258;number of demand (read+write) accesses 
system.cpu29.dcache.overall_accesses::cpu29.data;3762122;10579919;103624;428524;284345;21258;number of overall (read+write) accesses 
system.cpu29.dcache.overall_accesses::total;3762122;10579919;103624;428524;284345;21258;number of overall (read+write) accesses 
system.cpu29.dcache.ReadReq_miss_rate::cpu29.data;0.046018;0.051345;0.029779;0.052269;0.046488;0.047800;miss rate for ReadReq accesses 
system.cpu29.dcache.ReadReq_miss_rate::total;0.046018;0.051345;0.029779;0.052269;0.046488;0.047800;miss rate for ReadReq accesses 
system.cpu29.dcache.WriteReq_miss_rate::cpu29.data;0.007019;0.027019;0.011758;0.016773;0.012988;0.007536;miss rate for WriteReq accesses 
system.cpu29.dcache.WriteReq_miss_rate::total;0.007019;0.027019;0.011758;0.016773;0.012988;0.007536;miss rate for WriteReq accesses 
system.cpu29.dcache.LoadLockedReq_miss_rate::cpu29.data;0.088686;0.315454;0.077714;0.231569;0.111613;0.117021;miss rate for LoadLockedReq accesses 
system.cpu29.dcache.LoadLockedReq_miss_rate::total;0.088686;0.315454;0.077714;0.231569;0.111613;0.117021;miss rate for LoadLockedReq accesses 
system.cpu29.dcache.StoreCondReq_miss_rate::cpu29.data;0.290681;0.516853;0.402003;0.448096;0.385435;0.298701;miss rate for StoreCondReq accesses 
system.cpu29.dcache.StoreCondReq_miss_rate::total;0.290681;0.516853;0.402003;0.448096;0.385435;0.298701;miss rate for StoreCondReq accesses 
system.cpu29.dcache.demand_miss_rate::cpu29.data;0.034369;0.044493;0.023759;0.042056;0.036755;0.035986;miss rate for demand accesses 
system.cpu29.dcache.demand_miss_rate::total;0.034369;0.044493;0.023759;0.042056;0.036755;0.035986;miss rate for demand accesses 
system.cpu29.dcache.overall_miss_rate::cpu29.data;0.034369;0.044493;0.023759;0.042056;0.036755;0.035986;miss rate for overall accesses 
system.cpu29.dcache.overall_miss_rate::total;0.034369;0.044493;0.023759;0.042056;0.036755;0.035986;miss rate for overall accesses 
system.cpu29.dcache.ReadReq_avg_miss_latency::cpu29.data;84308.662647;71254.178484;79814.442822;72347.401780;74907.428556;67056.286908;average ReadReq miss latency 
system.cpu29.dcache.ReadReq_avg_miss_latency::total;84308.662647;71254.178484;79814.442822;72347.401780;74907.428556;67056.286908;average ReadReq miss latency 
system.cpu29.dcache.WriteReq_avg_miss_latency::cpu29.data;60688.481998;63339.267124;61928.530713;62662.512089;60828.710158;57541.914894;average WriteReq miss latency 
system.cpu29.dcache.WriteReq_avg_miss_latency::total;60688.481998;63339.267124;61928.530713;62662.512089;60828.710158;57541.914894;average WriteReq miss latency 
system.cpu29.dcache.LoadLockedReq_avg_miss_latency::cpu29.data;80710.015219;63607.983948;69624.808824;68895.375510;82051.820809;86840.909091;average LoadLockedReq miss latency 
system.cpu29.dcache.LoadLockedReq_avg_miss_latency::total;80710.015219;63607.983948;69624.808824;68895.375510;82051.820809;86840.909091;average LoadLockedReq miss latency 
system.cpu29.dcache.StoreCondReq_avg_miss_latency::cpu29.data;50351.827308;60122.380352;52807.220641;57517.676368;51856.552995;55738.434783;average StoreCondReq miss latency 
system.cpu29.dcache.StoreCondReq_avg_miss_latency::total;50351.827308;60122.380352;52807.220641;57517.676368;51856.552995;55738.434783;average StoreCondReq miss latency 
system.cpu29.dcache.StoreCondFailReq_avg_miss_latency::cpu29.data;inf;inf;inf;inf;inf;;average StoreCondFailReq miss latency 
system.cpu29.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;;average StoreCondFailReq miss latency 
system.cpu29.dcache.demand_avg_miss_latency::cpu29.data;82867.714898;69900.376004;76857.673436;71236.073854;73461.972156;66471.743791;average overall miss latency 
system.cpu29.dcache.demand_avg_miss_latency::total;82867.714898;69900.376004;76857.673436;71236.073854;73461.972156;66471.743791;average overall miss latency 
system.cpu29.dcache.overall_avg_miss_latency::cpu29.data;82867.714898;69900.376004;76857.673436;71236.073854;73461.972156;66471.743791;average overall miss latency 
system.cpu29.dcache.overall_avg_miss_latency::total;82867.714898;69900.376004;76857.673436;71236.073854;73461.972156;66471.743791;average overall miss latency 
system.cpu29.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu29.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu29.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu29.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu29.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu29.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu29.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu29.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu29.dcache.writebacks::writebacks;3196;27131;139;897;290;22;number of writebacks 
system.cpu29.dcache.writebacks::total;3196;27131;139;897;290;22;number of writebacks 
system.cpu29.dcache.ReadReq_mshr_misses::cpu29.data;121413;390220;2055;15954;9378;718;number of ReadReq MSHR misses 
system.cpu29.dcache.ReadReq_mshr_misses::total;121413;390220;2055;15954;9378;718;number of ReadReq MSHR misses 
system.cpu29.dcache.WriteReq_mshr_misses::cpu29.data;7888;80517;407;2068;1073;47;number of WriteReq MSHR misses 
system.cpu29.dcache.WriteReq_mshr_misses::total;7888;80517;407;2068;1073;47;number of WriteReq MSHR misses 
system.cpu29.dcache.LoadLockedReq_mshr_misses::cpu29.data;2234;19125;68;490;173;11;number of LoadLockedReq MSHR misses 
system.cpu29.dcache.LoadLockedReq_mshr_misses::total;2234;19125;68;490;173;11;number of LoadLockedReq MSHR misses 
system.cpu29.dcache.StoreCondReq_mshr_misses::cpu29.data;4840;29726;281;859;434;23;number of StoreCondReq MSHR misses 
system.cpu29.dcache.StoreCondReq_mshr_misses::total;4840;29726;281;859;434;23;number of StoreCondReq MSHR misses 
system.cpu29.dcache.demand_mshr_misses::cpu29.data;129301;470737;2462;18022;10451;765;number of demand (read+write) MSHR misses 
system.cpu29.dcache.demand_mshr_misses::total;129301;470737;2462;18022;10451;765;number of demand (read+write) MSHR misses 
system.cpu29.dcache.overall_mshr_misses::cpu29.data;129301;470737;2462;18022;10451;765;number of overall MSHR misses 
system.cpu29.dcache.overall_mshr_misses::total;129301;470737;2462;18022;10451;765;number of overall MSHR misses 
system.cpu29.dcache.ReadReq_mshr_miss_latency::cpu29.data;7178319342;18760478472;111913320;781341552;478154135;31666586;number of ReadReq MSHR miss cycles 
system.cpu29.dcache.ReadReq_mshr_miss_latency::total;7178319342;18760478472;111913320;781341552;478154135;31666586;number of ReadReq MSHR miss cycles 
system.cpu29.dcache.WriteReq_mshr_miss_latency::cpu29.data;238611254;2956285229;12494088;73145925;35607794;1366530;number of WriteReq MSHR miss cycles 
system.cpu29.dcache.WriteReq_mshr_miss_latency::total;238611254;2956285229;12494088;73145925;35607794;1366530;number of WriteReq MSHR miss cycles 
system.cpu29.dcache.LoadLockedReq_mshr_miss_latency::cpu29.data;123478826;791823307;3155513;22474266;9832035;674750;number of LoadLockedReq MSHR miss cycles 
system.cpu29.dcache.LoadLockedReq_mshr_miss_latency::total;123478826;791823307;3155513;22474266;9832035;674750;number of LoadLockedReq MSHR miss cycles 
system.cpu29.dcache.StoreCondReq_mshr_miss_latency::cpu29.data;119796804;1067666265;7210171;27498316;10986256;602016;number of StoreCondReq MSHR miss cycles 
system.cpu29.dcache.StoreCondReq_mshr_miss_latency::total;119796804;1067666265;7210171;27498316;10986256;602016;number of StoreCondReq MSHR miss cycles 
system.cpu29.dcache.StoreCondFailReq_mshr_miss_latency::cpu29.data;27340002;3850000;950000;940000;1930000;;number of StoreCondFailReq MSHR miss cycles 
system.cpu29.dcache.StoreCondFailReq_mshr_miss_latency::total;27340002;3850000;950000;940000;1930000;;number of StoreCondFailReq MSHR miss cycles 
system.cpu29.dcache.demand_mshr_miss_latency::cpu29.data;7416930596;21716763701;124407408;854487477;513761929;33033116;number of demand (read+write) MSHR miss cycles 
system.cpu29.dcache.demand_mshr_miss_latency::total;7416930596;21716763701;124407408;854487477;513761929;33033116;number of demand (read+write) MSHR miss cycles 
system.cpu29.dcache.overall_mshr_miss_latency::cpu29.data;7416930596;21716763701;124407408;854487477;513761929;33033116;number of overall MSHR miss cycles 
system.cpu29.dcache.overall_mshr_miss_latency::total;7416930596;21716763701;124407408;854487477;513761929;33033116;number of overall MSHR miss cycles 
system.cpu29.dcache.ReadReq_mshr_uncacheable_latency::cpu29.data;18926000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu29.dcache.ReadReq_mshr_uncacheable_latency::total;18926000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu29.dcache.WriteReq_mshr_uncacheable_latency::cpu29.data;1165667000;1975061000;46656000;89229000;75240000;5596000;number of WriteReq MSHR uncacheable cycles 
system.cpu29.dcache.WriteReq_mshr_uncacheable_latency::total;1165667000;1975061000;46656000;89229000;75240000;5596000;number of WriteReq MSHR uncacheable cycles 
system.cpu29.dcache.overall_mshr_uncacheable_latency::cpu29.data;1184593000;1975061000;46656000;89229000;75240000;5596000;number of overall MSHR uncacheable cycles 
system.cpu29.dcache.overall_mshr_uncacheable_latency::total;1184593000;1975061000;46656000;89229000;75240000;5596000;number of overall MSHR uncacheable cycles 
system.cpu29.dcache.ReadReq_mshr_miss_rate::cpu29.data;0.046018;0.051345;0.029779;0.052269;0.046488;0.047800;mshr miss rate for ReadReq accesses 
system.cpu29.dcache.ReadReq_mshr_miss_rate::total;0.046018;0.051345;0.029779;0.052269;0.046488;0.047800;mshr miss rate for ReadReq accesses 
system.cpu29.dcache.WriteReq_mshr_miss_rate::cpu29.data;0.007019;0.027019;0.011758;0.016773;0.012988;0.007536;mshr miss rate for WriteReq accesses 
system.cpu29.dcache.WriteReq_mshr_miss_rate::total;0.007019;0.027019;0.011758;0.016773;0.012988;0.007536;mshr miss rate for WriteReq accesses 
system.cpu29.dcache.LoadLockedReq_mshr_miss_rate::cpu29.data;0.088686;0.315454;0.077714;0.231569;0.111613;0.117021;mshr miss rate for LoadLockedReq accesses 
system.cpu29.dcache.LoadLockedReq_mshr_miss_rate::total;0.088686;0.315454;0.077714;0.231569;0.111613;0.117021;mshr miss rate for LoadLockedReq accesses 
system.cpu29.dcache.StoreCondReq_mshr_miss_rate::cpu29.data;0.290621;0.516731;0.402003;0.448096;0.385435;0.298701;mshr miss rate for StoreCondReq accesses 
system.cpu29.dcache.StoreCondReq_mshr_miss_rate::total;0.290621;0.516731;0.402003;0.448096;0.385435;0.298701;mshr miss rate for StoreCondReq accesses 
system.cpu29.dcache.demand_mshr_miss_rate::cpu29.data;0.034369;0.044493;0.023759;0.042056;0.036755;0.035986;mshr miss rate for demand accesses 
system.cpu29.dcache.demand_mshr_miss_rate::total;0.034369;0.044493;0.023759;0.042056;0.036755;0.035986;mshr miss rate for demand accesses 
system.cpu29.dcache.overall_mshr_miss_rate::cpu29.data;0.034369;0.044493;0.023759;0.042056;0.036755;0.035986;mshr miss rate for overall accesses 
system.cpu29.dcache.overall_mshr_miss_rate::total;0.034369;0.044493;0.023759;0.042056;0.036755;0.035986;mshr miss rate for overall accesses 
system.cpu29.dcache.ReadReq_avg_mshr_miss_latency::cpu29.data;59123.152727;48076.670781;54459.036496;48974.649116;50986.791960;44103.880223;average ReadReq mshr miss latency 
system.cpu29.dcache.ReadReq_avg_mshr_miss_latency::total;59123.152727;48076.670781;54459.036496;48974.649116;50986.791960;44103.880223;average ReadReq mshr miss latency 
system.cpu29.dcache.WriteReq_avg_mshr_miss_latency::cpu29.data;30249.905426;36716.286362;30698.004914;35370.369923;33185.269338;29075.106383;average WriteReq mshr miss latency 
system.cpu29.dcache.WriteReq_avg_mshr_miss_latency::total;30249.905426;36716.286362;30698.004914;35370.369923;33185.269338;29075.106383;average WriteReq mshr miss latency 
system.cpu29.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu29.data;55272.527305;41402.525856;46404.602941;45865.848980;56832.572254;61340.909091;average LoadLockedReq mshr miss latency 
system.cpu29.dcache.LoadLockedReq_avg_mshr_miss_latency::total;55272.527305;41402.525856;46404.602941;45865.848980;56832.572254;61340.909091;average LoadLockedReq mshr miss latency 
system.cpu29.dcache.StoreCondReq_avg_mshr_miss_latency::cpu29.data;24751.405785;35916.916672;25658.971530;32012.009313;25313.953917;26174.608696;average StoreCondReq mshr miss latency 
system.cpu29.dcache.StoreCondReq_avg_mshr_miss_latency::total;24751.405785;35916.916672;25658.971530;32012.009313;25313.953917;26174.608696;average StoreCondReq mshr miss latency 
system.cpu29.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu29.data;inf;inf;inf;inf;inf;;average StoreCondFailReq mshr miss latency 
system.cpu29.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;;average StoreCondFailReq mshr miss latency 
system.cpu29.dcache.demand_avg_mshr_miss_latency::cpu29.data;57361.741951;46133.538900;50531.034931;47413.576573;49159.116735;43180.543791;average overall mshr miss latency 
system.cpu29.dcache.demand_avg_mshr_miss_latency::total;57361.741951;46133.538900;50531.034931;47413.576573;49159.116735;43180.543791;average overall mshr miss latency 
system.cpu29.dcache.overall_avg_mshr_miss_latency::cpu29.data;57361.741951;46133.538900;50531.034931;47413.576573;49159.116735;43180.543791;average overall mshr miss latency 
system.cpu29.dcache.overall_avg_mshr_miss_latency::total;57361.741951;46133.538900;50531.034931;47413.576573;49159.116735;43180.543791;average overall mshr miss latency 
system.cpu29.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu29.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu29.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu29.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu29.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu29.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu29.dcache.overall_avg_mshr_uncacheable_latency::cpu29.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu29.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu29.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu30.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu30.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu30.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu30.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu30.dtb.read_hits;2684506;8851378;148718;203438;437835;15301;DTB read hits 
system.cpu30.dtb.read_misses;0;466;41;0;1289;0;DTB read misses 
system.cpu30.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu30.dtb.read_accesses;0;164985;2701;0;224914;0;DTB read accesses 
system.cpu30.dtb.write_hits;1153228;3560232;61285;80993;147841;6364;DTB write hits 
system.cpu30.dtb.write_misses;0;289;4;0;12412;0;DTB write misses 
system.cpu30.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu30.dtb.write_accesses;0;52254;1771;0;68065;0;DTB write accesses 
system.cpu30.dtb.data_hits;3837734;12411610;210003;284431;585676;21665;DTB hits 
system.cpu30.dtb.data_misses;0;755;45;0;13701;0;DTB misses 
system.cpu30.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu30.dtb.data_accesses;0;217239;4472;0;292979;0;DTB accesses 
system.cpu30.itb.fetch_hits;1039554;2644386;62108;66255;847747;5083;ITB hits 
system.cpu30.itb.fetch_misses;0;43;6;0;7;0;ITB misses 
system.cpu30.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu30.itb.fetch_accesses;1039554;2644429;62114;66255;847754;5083;ITB accesses 
system.cpu30.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu30.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu30.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu30.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu30.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu30.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu30.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu30.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu30.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu30.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu30.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu30.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu30.numCycles;540921523;484195298;17171706;29980651;29394532;2343750;number of cpu cycles simulated 
system.cpu30.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu30.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu30.committedInsts;12406797;41006585;694533;944871;1817924;73629;Number of instructions committed 
system.cpu30.committedOps;12406797;41006585;694533;944871;1817924;73629;Number of ops (including micro ops) committed 
system.cpu30.num_int_alu_accesses;11994952;39910310;673269;918202;1757764;71524;Number of integer alu accesses 
system.cpu30.num_fp_alu_accesses;1746;581837;6080;0;1764;0;Number of float alu accesses 
system.cpu30.num_func_calls;484635;1486694;25180;35036;38463;2778;number of times a function call or return occured 
system.cpu30.num_conditional_control_insts;1127234;4498250;70934;95782;156666;6914;number of instructions that are conditional controls 
system.cpu30.num_int_insts;11994952;39910310;673269;918202;1757764;71524;number of integer instructions 
system.cpu30.num_fp_insts;1746;581837;6080;0;1764;0;number of float instructions 
system.cpu30.num_int_register_reads;16464526;56141388;939134;1268803;2382602;99520;number of times the integer registers were read 
system.cpu30.num_int_register_writes;9578322;31046823;530288;730105;1426470;57360;number of times the integer registers were written 
system.cpu30.num_fp_register_reads;890;465395;5875;0;877;0;number of times the floating registers were read 
system.cpu30.num_fp_register_writes;896;390377;4297;0;900;0;number of times the floating registers were written 
system.cpu30.num_mem_refs;3842944;12462935;210437;284771;601226;21690;number of memory refs 
system.cpu30.num_load_insts;2684640;8877486;148867;203438;440534;15301;Number of load instructions 
system.cpu30.num_store_insts;1158304;3585449;61570;81333;160692;6389;Number of store instructions 
system.cpu30.num_idle_cycles;507123421.595573;370349107.377217;15277691.020036;27433622.547052;24268567.119727;2149410.766991;Number of idle cycles 
system.cpu30.num_busy_cycles;33798101.404427;113846190.622783;1894014.979964;2547028.452948;5125964.880273;194339.233009;Number of busy cycles 
system.cpu30.not_idle_fraction;0.062482;0.235125;0.110299;0.084956;0.174385;0.082918;Percentage of non-idle cycles 
system.cpu30.idle_fraction;0.937518;0.764875;0.889701;0.915044;0.825615;0.917082;Percentage of idle cycles 
system.cpu30.Branches;1847856;6552731;106837;146393;212120;10943;Number of branches fetched 
system.cpu30.op_class::No_OpClass;46347;117917;2927;3134;34297;241;Class of executed instruction 
system.cpu30.op_class::IntAlu;8080812;27400841;459775;628855;1028283;49520;Class of executed instruction 
system.cpu30.op_class::IntMult;48434;136816;2586;3710;4057;291;Class of executed instruction 
system.cpu30.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu30.op_class::FloatAdd;88;106745;1222;0;61;0;Class of executed instruction 
system.cpu30.op_class::FloatCmp;0;9526;0;0;0;0;Class of executed instruction 
system.cpu30.op_class::FloatCvt;0;2967;60;0;5;0;Class of executed instruction 
system.cpu30.op_class::FloatMult;0;26248;960;0;0;0;Class of executed instruction 
system.cpu30.op_class::FloatDiv;8;5967;19;0;0;0;Class of executed instruction 
system.cpu30.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu30.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu30.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu30.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu30.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu30.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu30.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu30.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu30.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu30.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu30.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu30.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu30.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu30.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu30.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu30.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu30.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu30.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu30.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu30.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu30.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu30.op_class::MemRead;2718942;8993432;150662;205655;443334;15467;Class of executed instruction 
system.cpu30.op_class::MemWrite;1158318;3592689;61586;81333;160712;6389;Class of executed instruction 
system.cpu30.op_class::IprAccess;353848;614192;14781;22184;160876;1721;Class of executed instruction 
system.cpu30.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu30.op_class::total;12406797;41007340;694578;944871;1831625;73629;Class of executed instruction 
system.cpu30.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu30.kern.inst.quiesce;8124;6405;214;338;314;25;number of quiesce instructions executed 
system.cpu30.kern.inst.hwrei;86991;133925;3433;5405;19394;422;number of hwrei instructions executed 
system.cpu30.kern.ipl_count::0;19308;35386;801;1224;1305;92;number of times we switched to this ipl 
system.cpu30.kern.ipl_count::22;4909;4965;176;307;301;24;number of times we switched to this ipl 
system.cpu30.kern.ipl_count::30;87;2544;41;33;48;1;number of times we switched to this ipl 
system.cpu30.kern.ipl_count::31;52827;68386;1961;3217;3343;257;number of times we switched to this ipl 
system.cpu30.kern.ipl_count::total;77131;111281;2979;4781;4997;374;number of times we switched to this ipl 
system.cpu30.kern.ipl_good::0;19308;35386;801;1224;1305;92;number of times we switched to this ipl from a different ipl 
system.cpu30.kern.ipl_good::22;4909;4965;176;307;301;24;number of times we switched to this ipl from a different ipl 
system.cpu30.kern.ipl_good::30;87;2544;41;33;48;1;number of times we switched to this ipl from a different ipl 
system.cpu30.kern.ipl_good::31;19221;32854;760;1191;1257;91;number of times we switched to this ipl from a different ipl 
system.cpu30.kern.ipl_good::total;43525;75749;1778;2755;2911;208;number of times we switched to this ipl from a different ipl 
system.cpu30.kern.ipl_ticks::0;4633332530000;3929244660000;162537410000;288777800000;279461910000;22657200000;number of cycles we spent at this ipl 
system.cpu30.kern.ipl_ticks::22;14939580000;16620080000;541520000;937620000;941520000;72900000;number of cycles we spent at this ipl 
system.cpu30.kern.ipl_ticks::30;874520000;17767620000;386690000;330270000;450590000;10410000;number of cycles we spent at this ipl 
system.cpu30.kern.ipl_ticks::31;760068320000;878160700000;8411360000;9760820000;13091300000;696990000;number of cycles we spent at this ipl 
system.cpu30.kern.ipl_ticks::total;5409214950000;4841793060000;171876980000;299806510000;293945320000;23437500000;number of cycles we spent at this ipl 
system.cpu30.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu30.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu30.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu30.kern.ipl_used::31;0.363848;0.480420;0.387557;0.370221;0.376010;0.354086;fraction of swpipl calls that actually changed the ipl 
system.cpu30.kern.ipl_used::total;0.564300;0.680700;0.596845;0.576239;0.582550;0.556150;fraction of swpipl calls that actually changed the ipl 
system.cpu30.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu30.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu30.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu30.kern.callpal::swpctx;26;5035;20;;28;;number of callpals executed 
system.cpu30.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu30.kern.callpal::swpipl;67138;92365;2523;4101;4271;324;number of callpals executed 
system.cpu30.kern.callpal::rdps;9818;10270;358;624;609;48;number of callpals executed 
system.cpu30.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu30.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu30.kern.callpal::rti;4996;11414;239;340;377;25;number of callpals executed 
system.cpu30.kern.callpal::rdunique;1;319;2;;18;;number of callpals executed 
system.cpu30.kern.callpal::total;81993;125625;3165;5065;5337;397;number of callpals executed 
system.cpu30.kern.mode_switch::kernel;5024;16450;258;340;405;25;number of protection mode switches 
system.cpu30.kern.mode_switch::user;0;3943;21;0;52;0;number of protection mode switches 
system.cpu30.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu30.kern.mode_switch_good::kernel;0;0.239696;0.081395;0;0.128395;0;fraction of useful protection mode switches 
system.cpu30.kern.mode_switch_good::user;nan;1;1;nan;1;nan;fraction of useful protection mode switches 
system.cpu30.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu30.kern.mode_switch_good::total;0;0.386701;0.150538;0;0.227571;0;fraction of useful protection mode switches 
system.cpu30.kern.mode_ticks::kernel;0;10161832470000;183128390000;0;545076480000;0;number of ticks spent at the given mode 
system.cpu30.kern.mode_ticks::user;0;24606900000;502570000;0;22569240000;0;number of ticks spent at the given mode 
system.cpu30.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu30.kern.swap_context;27;5035;20;0;28;0;number of times the context was actually changed 
system.cpu30.icache.tags.replacements;23538;362886;3371;2423;4275;162;number of replacements 
system.cpu30.icache.tags.tagsinuse;374.863864;498.507271;510.619609;512;512;512;Cycle average of tags in use 
system.cpu30.icache.tags.total_refs;6274711;38435002;5218317;281396;1908033;4444206;Total number of references to valid blocks. 
system.cpu30.icache.tags.sampled_refs;23538;362886;3371;2423;4275;674;Sample count of references to valid blocks. 
system.cpu30.icache.tags.avg_refs;266.577917;105.914811;1548.002670;116.135369;446.323509;6593.777448;Average number of references to valid blocks. 
system.cpu30.icache.tags.warmup_cycle;0;0;10370061742500;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu30.icache.tags.occ_blocks::cpu30.inst;374.863864;498.507271;510.619609;512;512;512;Average occupied blocks per requestor 
system.cpu30.icache.tags.occ_percent::cpu30.inst;0.732156;0.973647;0.997304;1;1;1;Average percentage of cache occupancy 
system.cpu30.icache.tags.occ_percent::total;0.732156;0.973647;0.997304;1;1;1;Average percentage of cache occupancy 
system.cpu30.icache.tags.occ_task_id_blocks::1024;427;510;512;512;512;512;Occupied blocks per task id 
system.cpu30.icache.tags.age_task_id_blocks_1024::2;2;8;2;2;2;2;Occupied blocks per task id 
system.cpu30.icache.tags.age_task_id_blocks_1024::3;15;3;15;12;12;14;Occupied blocks per task id 
system.cpu30.icache.tags.age_task_id_blocks_1024::4;410;496;495;498;498;496;Occupied blocks per task id 
system.cpu30.icache.tags.occ_task_id_percent::1024;0.833984;0.996094;1;1;1;1;Percentage of cache occupancy per task id 
system.cpu30.icache.tags.tag_accesses;24837567;82377651;1392527;1892165;3667525;147420;Number of tag accesses 
system.cpu30.icache.tags.data_accesses;24837567;82377651;1392527;1892165;3667525;147420;Number of data accesses 
system.cpu30.icache.ReadReq_hits::cpu30.inst;12382824;40644372;691204;942448;1827350;73467;number of ReadReq hits 
system.cpu30.icache.ReadReq_hits::total;12382824;40644372;691204;942448;1827350;73467;number of ReadReq hits 
system.cpu30.icache.demand_hits::cpu30.inst;12382824;40644372;691204;942448;1827350;73467;number of demand (read+write) hits 
system.cpu30.icache.demand_hits::total;12382824;40644372;691204;942448;1827350;73467;number of demand (read+write) hits 
system.cpu30.icache.overall_hits::cpu30.inst;12382824;40644372;691204;942448;1827350;73467;number of overall hits 
system.cpu30.icache.overall_hits::total;12382824;40644372;691204;942448;1827350;73467;number of overall hits 
system.cpu30.icache.ReadReq_misses::cpu30.inst;23973;362969;3373;2423;4275;162;number of ReadReq misses 
system.cpu30.icache.ReadReq_misses::total;23973;362969;3373;2423;4275;162;number of ReadReq misses 
system.cpu30.icache.demand_misses::cpu30.inst;23973;362969;3373;2423;4275;162;number of demand (read+write) misses 
system.cpu30.icache.demand_misses::total;23973;362969;3373;2423;4275;162;number of demand (read+write) misses 
system.cpu30.icache.overall_misses::cpu30.inst;23973;362969;3373;2423;4275;162;number of overall misses 
system.cpu30.icache.overall_misses::total;23973;362969;3373;2423;4275;162;number of overall misses 
system.cpu30.icache.ReadReq_miss_latency::cpu30.inst;2421251499;35424197494;333860750;242584000;443450500;15695000;number of ReadReq miss cycles 
system.cpu30.icache.ReadReq_miss_latency::total;2421251499;35424197494;333860750;242584000;443450500;15695000;number of ReadReq miss cycles 
system.cpu30.icache.demand_miss_latency::cpu30.inst;2421251499;35424197494;333860750;242584000;443450500;15695000;number of demand (read+write) miss cycles 
system.cpu30.icache.demand_miss_latency::total;2421251499;35424197494;333860750;242584000;443450500;15695000;number of demand (read+write) miss cycles 
system.cpu30.icache.overall_miss_latency::cpu30.inst;2421251499;35424197494;333860750;242584000;443450500;15695000;number of overall miss cycles 
system.cpu30.icache.overall_miss_latency::total;2421251499;35424197494;333860750;242584000;443450500;15695000;number of overall miss cycles 
system.cpu30.icache.ReadReq_accesses::cpu30.inst;12406797;41007341;694577;944871;1831625;73629;number of ReadReq accesses(hits+misses) 
system.cpu30.icache.ReadReq_accesses::total;12406797;41007341;694577;944871;1831625;73629;number of ReadReq accesses(hits+misses) 
system.cpu30.icache.demand_accesses::cpu30.inst;12406797;41007341;694577;944871;1831625;73629;number of demand (read+write) accesses 
system.cpu30.icache.demand_accesses::total;12406797;41007341;694577;944871;1831625;73629;number of demand (read+write) accesses 
system.cpu30.icache.overall_accesses::cpu30.inst;12406797;41007341;694577;944871;1831625;73629;number of overall (read+write) accesses 
system.cpu30.icache.overall_accesses::total;12406797;41007341;694577;944871;1831625;73629;number of overall (read+write) accesses 
system.cpu30.icache.ReadReq_miss_rate::cpu30.inst;0.001932;0.008851;0.004856;0.002564;0.002334;0.002200;miss rate for ReadReq accesses 
system.cpu30.icache.ReadReq_miss_rate::total;0.001932;0.008851;0.004856;0.002564;0.002334;0.002200;miss rate for ReadReq accesses 
system.cpu30.icache.demand_miss_rate::cpu30.inst;0.001932;0.008851;0.004856;0.002564;0.002334;0.002200;miss rate for demand accesses 
system.cpu30.icache.demand_miss_rate::total;0.001932;0.008851;0.004856;0.002564;0.002334;0.002200;miss rate for demand accesses 
system.cpu30.icache.overall_miss_rate::cpu30.inst;0.001932;0.008851;0.004856;0.002564;0.002334;0.002200;miss rate for overall accesses 
system.cpu30.icache.overall_miss_rate::total;0.001932;0.008851;0.004856;0.002564;0.002334;0.002200;miss rate for overall accesses 
system.cpu30.icache.ReadReq_avg_miss_latency::cpu30.inst;100999.103116;97595.655535;98980.358731;100117.210070;103731.111111;96882.716049;average ReadReq miss latency 
system.cpu30.icache.ReadReq_avg_miss_latency::total;100999.103116;97595.655535;98980.358731;100117.210070;103731.111111;96882.716049;average ReadReq miss latency 
system.cpu30.icache.demand_avg_miss_latency::cpu30.inst;100999.103116;97595.655535;98980.358731;100117.210070;103731.111111;96882.716049;average overall miss latency 
system.cpu30.icache.demand_avg_miss_latency::total;100999.103116;97595.655535;98980.358731;100117.210070;103731.111111;96882.716049;average overall miss latency 
system.cpu30.icache.overall_avg_miss_latency::cpu30.inst;100999.103116;97595.655535;98980.358731;100117.210070;103731.111111;96882.716049;average overall miss latency 
system.cpu30.icache.overall_avg_miss_latency::total;100999.103116;97595.655535;98980.358731;100117.210070;103731.111111;96882.716049;average overall miss latency 
system.cpu30.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu30.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu30.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu30.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu30.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu30.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu30.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu30.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu30.icache.ReadReq_mshr_misses::cpu30.inst;23973;362969;3373;2423;4275;162;number of ReadReq MSHR misses 
system.cpu30.icache.ReadReq_mshr_misses::total;23973;362969;3373;2423;4275;162;number of ReadReq MSHR misses 
system.cpu30.icache.demand_mshr_misses::cpu30.inst;23973;362969;3373;2423;4275;162;number of demand (read+write) MSHR misses 
system.cpu30.icache.demand_mshr_misses::total;23973;362969;3373;2423;4275;162;number of demand (read+write) MSHR misses 
system.cpu30.icache.overall_mshr_misses::cpu30.inst;23973;362969;3373;2423;4275;162;number of overall MSHR misses 
system.cpu30.icache.overall_mshr_misses::total;23973;362969;3373;2423;4275;162;number of overall MSHR misses 
system.cpu30.icache.ReadReq_mshr_miss_latency::cpu30.inst;1785899501;26104854506;247139250;179528000;332382500;11555000;number of ReadReq MSHR miss cycles 
system.cpu30.icache.ReadReq_mshr_miss_latency::total;1785899501;26104854506;247139250;179528000;332382500;11555000;number of ReadReq MSHR miss cycles 
system.cpu30.icache.demand_mshr_miss_latency::cpu30.inst;1785899501;26104854506;247139250;179528000;332382500;11555000;number of demand (read+write) MSHR miss cycles 
system.cpu30.icache.demand_mshr_miss_latency::total;1785899501;26104854506;247139250;179528000;332382500;11555000;number of demand (read+write) MSHR miss cycles 
system.cpu30.icache.overall_mshr_miss_latency::cpu30.inst;1785899501;26104854506;247139250;179528000;332382500;11555000;number of overall MSHR miss cycles 
system.cpu30.icache.overall_mshr_miss_latency::total;1785899501;26104854506;247139250;179528000;332382500;11555000;number of overall MSHR miss cycles 
system.cpu30.icache.ReadReq_mshr_miss_rate::cpu30.inst;0.001932;0.008851;0.004856;0.002564;0.002334;0.002200;mshr miss rate for ReadReq accesses 
system.cpu30.icache.ReadReq_mshr_miss_rate::total;0.001932;0.008851;0.004856;0.002564;0.002334;0.002200;mshr miss rate for ReadReq accesses 
system.cpu30.icache.demand_mshr_miss_rate::cpu30.inst;0.001932;0.008851;0.004856;0.002564;0.002334;0.002200;mshr miss rate for demand accesses 
system.cpu30.icache.demand_mshr_miss_rate::total;0.001932;0.008851;0.004856;0.002564;0.002334;0.002200;mshr miss rate for demand accesses 
system.cpu30.icache.overall_mshr_miss_rate::cpu30.inst;0.001932;0.008851;0.004856;0.002564;0.002334;0.002200;mshr miss rate for overall accesses 
system.cpu30.icache.overall_mshr_miss_rate::total;0.001932;0.008851;0.004856;0.002564;0.002334;0.002200;mshr miss rate for overall accesses 
system.cpu30.icache.ReadReq_avg_mshr_miss_latency::cpu30.inst;74496.287532;71920.341699;73269.863623;74093.272802;77750.292398;71327.160494;average ReadReq mshr miss latency 
system.cpu30.icache.ReadReq_avg_mshr_miss_latency::total;74496.287532;71920.341699;73269.863623;74093.272802;77750.292398;71327.160494;average ReadReq mshr miss latency 
system.cpu30.icache.demand_avg_mshr_miss_latency::cpu30.inst;74496.287532;71920.341699;73269.863623;74093.272802;77750.292398;71327.160494;average overall mshr miss latency 
system.cpu30.icache.demand_avg_mshr_miss_latency::total;74496.287532;71920.341699;73269.863623;74093.272802;77750.292398;71327.160494;average overall mshr miss latency 
system.cpu30.icache.overall_avg_mshr_miss_latency::cpu30.inst;74496.287532;71920.341699;73269.863623;74093.272802;77750.292398;71327.160494;average overall mshr miss latency 
system.cpu30.icache.overall_avg_mshr_miss_latency::total;74496.287532;71920.341699;73269.863623;74093.272802;77750.292398;71327.160494;average overall mshr miss latency 
system.cpu30.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu30.dcache.tags.replacements;75280;338495;5691;6389;20616;511;number of replacements 
system.cpu30.dcache.tags.tagsinuse;455.433162;852.003022;768.877740;677.855732;755.927904;787.638590;Cycle average of tags in use 
system.cpu30.dcache.tags.total_refs;852935;9825219;763278;41886;5038299;134879;Total number of references to valid blocks. 
system.cpu30.dcache.tags.sampled_refs;75280;338495;5691;6389;20616;1273;Sample count of references to valid blocks. 
system.cpu30.dcache.tags.avg_refs;11.330167;29.026187;134.120190;6.555956;244.387806;105.953653;Average number of references to valid blocks. 
system.cpu30.dcache.tags.warmup_cycle;0;0;0;0;10900480890000;0;Cycle when the warmup percentage was hit. 
system.cpu30.dcache.tags.occ_blocks::cpu30.data;455.433162;852.003022;768.877740;677.855732;755.927904;787.638590;Average occupied blocks per requestor 
system.cpu30.dcache.tags.occ_percent::cpu30.data;0.444759;0.832034;0.750857;0.661968;0.738211;0.769178;Average percentage of cache occupancy 
system.cpu30.dcache.tags.occ_percent::total;0.444759;0.832034;0.750857;0.661968;0.738211;0.769178;Average percentage of cache occupancy 
system.cpu30.dcache.tags.occ_task_id_blocks::1024;606;746;731;644;786;762;Occupied blocks per task id 
system.cpu30.dcache.tags.age_task_id_blocks_1024::3;11;2;15;10;16;16;Occupied blocks per task id 
system.cpu30.dcache.tags.age_task_id_blocks_1024::4;595;712;716;634;770;746;Occupied blocks per task id 
system.cpu30.dcache.tags.occ_task_id_percent::1024;0.591797;0.728516;0.713867;0.628906;0.767578;0.744141;Percentage of cache occupancy per task id 
system.cpu30.dcache.tags.tag_accesses;7779788;25408165;427894;577124;1199285;44023;Number of tag accesses 
system.cpu30.dcache.tags.data_accesses;7779788;25408165;427894;577124;1199285;44023;Number of data accesses 
system.cpu30.dcache.ReadReq_hits::cpu30.data;2529378;8327602;140088;193356;420722;14423;number of ReadReq hits 
system.cpu30.dcache.ReadReq_hits::total;2529378;8327602;140088;193356;420722;14423;number of ReadReq hits 
system.cpu30.dcache.WriteReq_hits::cpu30.data;1115137;3395958;59134;78679;135538;6178;number of WriteReq hits 
system.cpu30.dcache.WriteReq_hits::total;1115137;3395958;59134;78679;135538;6178;number of WriteReq hits 
system.cpu30.dcache.LoadLockedReq_hits::cpu30.data;25443;48226;867;1097;1508;98;number of LoadLockedReq hits 
system.cpu30.dcache.LoadLockedReq_hits::total;25443;48226;867;1097;1508;98;number of LoadLockedReq hits 
system.cpu30.dcache.StoreCondReq_hits::cpu30.data;11978;32539;508;686;850;54;number of StoreCondReq hits 
system.cpu30.dcache.StoreCondReq_hits::total;11978;32539;508;686;850;54;number of StoreCondReq hits 
system.cpu30.dcache.demand_hits::cpu30.data;3644515;11723560;199222;272035;556260;20601;number of demand (read+write) hits 
system.cpu30.dcache.demand_hits::total;3644515;11723560;199222;272035;556260;20601;number of demand (read+write) hits 
system.cpu30.dcache.overall_hits::cpu30.data;3644515;11723560;199222;272035;556260;20601;number of overall hits 
system.cpu30.dcache.overall_hits::total;3644515;11723560;199222;272035;556260;20601;number of overall hits 
system.cpu30.dcache.ReadReq_misses::cpu30.data;127503;477552;7678;8875;16702;768;number of ReadReq misses 
system.cpu30.dcache.ReadReq_misses::total;127503;477552;7678;8875;16702;768;number of ReadReq misses 
system.cpu30.dcache.WriteReq_misses::cpu30.data;7517;99350;935;777;10225;53;number of WriteReq misses 
system.cpu30.dcache.WriteReq_misses::total;7517;99350;935;777;10225;53;number of WriteReq misses 
system.cpu30.dcache.LoadLockedReq_misses::cpu30.data;2229;23640;193;110;313;12;number of LoadLockedReq misses 
system.cpu30.dcache.LoadLockedReq_misses::total;2229;23640;193;110;313;12;number of LoadLockedReq misses 
system.cpu30.dcache.StoreCondReq_misses::cpu30.data;4819;35606;403;377;585;24;number of StoreCondReq misses 
system.cpu30.dcache.StoreCondReq_misses::total;4819;35606;403;377;585;24;number of StoreCondReq misses 
system.cpu30.dcache.demand_misses::cpu30.data;135020;576902;8613;9652;26927;821;number of demand (read+write) misses 
system.cpu30.dcache.demand_misses::total;135020;576902;8613;9652;26927;821;number of demand (read+write) misses 
system.cpu30.dcache.overall_misses::cpu30.data;135020;576902;8613;9652;26927;821;number of overall misses 
system.cpu30.dcache.overall_misses::total;135020;576902;8613;9652;26927;821;number of overall misses 
system.cpu30.dcache.ReadReq_miss_latency::cpu30.data;10701673731;33862053644;569076940;663543906;1504038492;52873340;number of ReadReq miss cycles 
system.cpu30.dcache.ReadReq_miss_latency::total;10701673731;33862053644;569076940;663543906;1504038492;52873340;number of ReadReq miss cycles 
system.cpu30.dcache.WriteReq_miss_latency::cpu30.data;453794124;6202735965;67901072;47229449;1072039300;3402469;number of WriteReq miss cycles 
system.cpu30.dcache.WriteReq_miss_latency::total;453794124;6202735965;67901072;47229449;1072039300;3402469;number of WriteReq miss cycles 
system.cpu30.dcache.LoadLockedReq_miss_latency::cpu30.data;182882041;1502625438;13986231;9227246;23864418;1057500;number of LoadLockedReq miss cycles 
system.cpu30.dcache.LoadLockedReq_miss_latency::total;182882041;1502625438;13986231;9227246;23864418;1057500;number of LoadLockedReq miss cycles 
system.cpu30.dcache.StoreCondReq_miss_latency::cpu30.data;234116345;2152343607;22055826;20025736;31942740;1290985;number of StoreCondReq miss cycles 
system.cpu30.dcache.StoreCondReq_miss_latency::total;234116345;2152343607;22055826;20025736;31942740;1290985;number of StoreCondReq miss cycles 
system.cpu30.dcache.StoreCondFailReq_miss_latency::cpu30.data;49930000;4698999;1744000;1182000;2396000;72000;number of StoreCondFailReq miss cycles 
system.cpu30.dcache.StoreCondFailReq_miss_latency::total;49930000;4698999;1744000;1182000;2396000;72000;number of StoreCondFailReq miss cycles 
system.cpu30.dcache.demand_miss_latency::cpu30.data;11155467855;40064789609;636978012;710773355;2576077792;56275809;number of demand (read+write) miss cycles 
system.cpu30.dcache.demand_miss_latency::total;11155467855;40064789609;636978012;710773355;2576077792;56275809;number of demand (read+write) miss cycles 
system.cpu30.dcache.overall_miss_latency::cpu30.data;11155467855;40064789609;636978012;710773355;2576077792;56275809;number of overall miss cycles 
system.cpu30.dcache.overall_miss_latency::total;11155467855;40064789609;636978012;710773355;2576077792;56275809;number of overall miss cycles 
system.cpu30.dcache.ReadReq_accesses::cpu30.data;2656881;8805154;147766;202231;437424;15191;number of ReadReq accesses(hits+misses) 
system.cpu30.dcache.ReadReq_accesses::total;2656881;8805154;147766;202231;437424;15191;number of ReadReq accesses(hits+misses) 
system.cpu30.dcache.WriteReq_accesses::cpu30.data;1122654;3495308;60069;79456;145763;6231;number of WriteReq accesses(hits+misses) 
system.cpu30.dcache.WriteReq_accesses::total;1122654;3495308;60069;79456;145763;6231;number of WriteReq accesses(hits+misses) 
system.cpu30.dcache.LoadLockedReq_accesses::cpu30.data;27672;71866;1060;1207;1821;110;number of LoadLockedReq accesses(hits+misses) 
system.cpu30.dcache.LoadLockedReq_accesses::total;27672;71866;1060;1207;1821;110;number of LoadLockedReq accesses(hits+misses) 
system.cpu30.dcache.StoreCondReq_accesses::cpu30.data;16797;68145;911;1063;1435;78;number of StoreCondReq accesses(hits+misses) 
system.cpu30.dcache.StoreCondReq_accesses::total;16797;68145;911;1063;1435;78;number of StoreCondReq accesses(hits+misses) 
system.cpu30.dcache.demand_accesses::cpu30.data;3779535;12300462;207835;281687;583187;21422;number of demand (read+write) accesses 
system.cpu30.dcache.demand_accesses::total;3779535;12300462;207835;281687;583187;21422;number of demand (read+write) accesses 
system.cpu30.dcache.overall_accesses::cpu30.data;3779535;12300462;207835;281687;583187;21422;number of overall (read+write) accesses 
system.cpu30.dcache.overall_accesses::total;3779535;12300462;207835;281687;583187;21422;number of overall (read+write) accesses 
system.cpu30.dcache.ReadReq_miss_rate::cpu30.data;0.047990;0.054236;0.051961;0.043885;0.038183;0.050556;miss rate for ReadReq accesses 
system.cpu30.dcache.ReadReq_miss_rate::total;0.047990;0.054236;0.051961;0.043885;0.038183;0.050556;miss rate for ReadReq accesses 
system.cpu30.dcache.WriteReq_miss_rate::cpu30.data;0.006696;0.028424;0.015565;0.009779;0.070148;0.008506;miss rate for WriteReq accesses 
system.cpu30.dcache.WriteReq_miss_rate::total;0.006696;0.028424;0.015565;0.009779;0.070148;0.008506;miss rate for WriteReq accesses 
system.cpu30.dcache.LoadLockedReq_miss_rate::cpu30.data;0.080551;0.328946;0.182075;0.091135;0.171884;0.109091;miss rate for LoadLockedReq accesses 
system.cpu30.dcache.LoadLockedReq_miss_rate::total;0.080551;0.328946;0.182075;0.091135;0.171884;0.109091;miss rate for LoadLockedReq accesses 
system.cpu30.dcache.StoreCondReq_miss_rate::cpu30.data;0.286896;0.522503;0.442371;0.354657;0.407666;0.307692;miss rate for StoreCondReq accesses 
system.cpu30.dcache.StoreCondReq_miss_rate::total;0.286896;0.522503;0.442371;0.354657;0.407666;0.307692;miss rate for StoreCondReq accesses 
system.cpu30.dcache.demand_miss_rate::cpu30.data;0.035724;0.046901;0.041442;0.034265;0.046172;0.038325;miss rate for demand accesses 
system.cpu30.dcache.demand_miss_rate::total;0.035724;0.046901;0.041442;0.034265;0.046172;0.038325;miss rate for demand accesses 
system.cpu30.dcache.overall_miss_rate::cpu30.data;0.035724;0.046901;0.041442;0.034265;0.046172;0.038325;miss rate for overall accesses 
system.cpu30.dcache.overall_miss_rate::total;0.035724;0.046901;0.041442;0.034265;0.046172;0.038325;miss rate for overall accesses 
system.cpu30.dcache.ReadReq_avg_miss_latency::cpu30.data;83932.721042;70907.573718;74117.861422;74765.510535;90051.400551;68845.494792;average ReadReq miss latency 
system.cpu30.dcache.ReadReq_avg_miss_latency::total;83932.721042;70907.573718;74117.861422;74765.510535;90051.400551;68845.494792;average ReadReq miss latency 
system.cpu30.dcache.WriteReq_avg_miss_latency::cpu30.data;60369.046694;62433.175289;72621.467380;60784.361647;104844.919315;64197.528302;average WriteReq miss latency 
system.cpu30.dcache.WriteReq_avg_miss_latency::total;60369.046694;62433.175289;72621.467380;60784.361647;104844.919315;64197.528302;average WriteReq miss latency 
system.cpu30.dcache.LoadLockedReq_avg_miss_latency::cpu30.data;82046.676088;63562.835787;72467.518135;83884.054545;76244.146965;88125;average LoadLockedReq miss latency 
system.cpu30.dcache.LoadLockedReq_avg_miss_latency::total;82046.676088;63562.835787;72467.518135;83884.054545;76244.146965;88125;average LoadLockedReq miss latency 
system.cpu30.dcache.StoreCondReq_avg_miss_latency::cpu30.data;48581.935049;60448.902067;54729.096774;53118.663130;54602.974359;53791.041667;average StoreCondReq miss latency 
system.cpu30.dcache.StoreCondReq_avg_miss_latency::total;48581.935049;60448.902067;54729.096774;53118.663130;54602.974359;53791.041667;average StoreCondReq miss latency 
system.cpu30.dcache.StoreCondFailReq_avg_miss_latency::cpu30.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu30.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu30.dcache.demand_avg_miss_latency::cpu30.data;82620.855096;69448.172496;73955.417625;73640.007770;95668.949085;68545.443362;average overall miss latency 
system.cpu30.dcache.demand_avg_miss_latency::total;82620.855096;69448.172496;73955.417625;73640.007770;95668.949085;68545.443362;average overall miss latency 
system.cpu30.dcache.overall_avg_miss_latency::cpu30.data;82620.855096;69448.172496;73955.417625;73640.007770;95668.949085;68545.443362;average overall miss latency 
system.cpu30.dcache.overall_avg_miss_latency::total;82620.855096;69448.172496;73955.417625;73640.007770;95668.949085;68545.443362;average overall miss latency 
system.cpu30.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu30.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu30.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu30.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu30.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu30.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu30.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu30.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu30.dcache.writebacks::writebacks;3888;44281;482;317;8892;29;number of writebacks 
system.cpu30.dcache.writebacks::total;3888;44281;482;317;8892;29;number of writebacks 
system.cpu30.dcache.ReadReq_mshr_misses::cpu30.data;127503;477552;7678;8875;16702;768;number of ReadReq MSHR misses 
system.cpu30.dcache.ReadReq_mshr_misses::total;127503;477552;7678;8875;16702;768;number of ReadReq MSHR misses 
system.cpu30.dcache.WriteReq_mshr_misses::cpu30.data;7517;99350;935;777;10225;53;number of WriteReq MSHR misses 
system.cpu30.dcache.WriteReq_mshr_misses::total;7517;99350;935;777;10225;53;number of WriteReq MSHR misses 
system.cpu30.dcache.LoadLockedReq_mshr_misses::cpu30.data;2229;23640;193;110;313;12;number of LoadLockedReq MSHR misses 
system.cpu30.dcache.LoadLockedReq_mshr_misses::total;2229;23640;193;110;313;12;number of LoadLockedReq MSHR misses 
system.cpu30.dcache.StoreCondReq_mshr_misses::cpu30.data;4817;35594;403;377;585;24;number of StoreCondReq MSHR misses 
system.cpu30.dcache.StoreCondReq_mshr_misses::total;4817;35594;403;377;585;24;number of StoreCondReq MSHR misses 
system.cpu30.dcache.demand_mshr_misses::cpu30.data;135020;576902;8613;9652;26927;821;number of demand (read+write) MSHR misses 
system.cpu30.dcache.demand_mshr_misses::total;135020;576902;8613;9652;26927;821;number of demand (read+write) MSHR misses 
system.cpu30.dcache.overall_mshr_misses::cpu30.data;135020;576902;8613;9652;26927;821;number of overall MSHR misses 
system.cpu30.dcache.overall_mshr_misses::total;135020;576902;8613;9652;26927;821;number of overall MSHR misses 
system.cpu30.dcache.ReadReq_mshr_miss_latency::cpu30.data;7466049269;22803074356;387369060;453450094;1086511508;34894660;number of ReadReq MSHR miss cycles 
system.cpu30.dcache.ReadReq_mshr_miss_latency::total;7466049269;22803074356;387369060;453450094;1086511508;34894660;number of ReadReq MSHR miss cycles 
system.cpu30.dcache.WriteReq_mshr_miss_latency::cpu30.data;225480876;3611659035;41499928;24076551;798084700;1861531;number of WriteReq MSHR miss cycles 
system.cpu30.dcache.WriteReq_mshr_miss_latency::total;225480876;3611659035;41499928;24076551;798084700;1861531;number of WriteReq MSHR miss cycles 
system.cpu30.dcache.LoadLockedReq_mshr_miss_latency::cpu30.data;125890959;978595562;9440769;6525754;16412582;762500;number of LoadLockedReq MSHR miss cycles 
system.cpu30.dcache.LoadLockedReq_mshr_miss_latency::total;125890959;978595562;9440769;6525754;16412582;762500;number of LoadLockedReq MSHR miss cycles 
system.cpu30.dcache.StoreCondReq_mshr_miss_latency::cpu30.data;115323655;1301703393;11832174;9305264;17096260;629015;number of StoreCondReq MSHR miss cycles 
system.cpu30.dcache.StoreCondReq_mshr_miss_latency::total;115323655;1301703393;11832174;9305264;17096260;629015;number of StoreCondReq MSHR miss cycles 
system.cpu30.dcache.StoreCondFailReq_mshr_miss_latency::cpu30.data;35300000;3280001;1260000;830000;1670000;50000;number of StoreCondFailReq MSHR miss cycles 
system.cpu30.dcache.StoreCondFailReq_mshr_miss_latency::total;35300000;3280001;1260000;830000;1670000;50000;number of StoreCondFailReq MSHR miss cycles 
system.cpu30.dcache.demand_mshr_miss_latency::cpu30.data;7691530145;26414733391;428868988;477526645;1884596208;36756191;number of demand (read+write) MSHR miss cycles 
system.cpu30.dcache.demand_mshr_miss_latency::total;7691530145;26414733391;428868988;477526645;1884596208;36756191;number of demand (read+write) MSHR miss cycles 
system.cpu30.dcache.overall_mshr_miss_latency::cpu30.data;7691530145;26414733391;428868988;477526645;1884596208;36756191;number of overall MSHR miss cycles 
system.cpu30.dcache.overall_mshr_miss_latency::total;7691530145;26414733391;428868988;477526645;1884596208;36756191;number of overall MSHR miss cycles 
system.cpu30.dcache.ReadReq_mshr_uncacheable_latency::cpu30.data;19142000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu30.dcache.ReadReq_mshr_uncacheable_latency::total;19142000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu30.dcache.WriteReq_mshr_uncacheable_latency::cpu30.data;1155222000;2179622000;48917000;75418000;79497000;5548000;number of WriteReq MSHR uncacheable cycles 
system.cpu30.dcache.WriteReq_mshr_uncacheable_latency::total;1155222000;2179622000;48917000;75418000;79497000;5548000;number of WriteReq MSHR uncacheable cycles 
system.cpu30.dcache.overall_mshr_uncacheable_latency::cpu30.data;1174364000;2179622000;48917000;75418000;79497000;5548000;number of overall MSHR uncacheable cycles 
system.cpu30.dcache.overall_mshr_uncacheable_latency::total;1174364000;2179622000;48917000;75418000;79497000;5548000;number of overall MSHR uncacheable cycles 
system.cpu30.dcache.ReadReq_mshr_miss_rate::cpu30.data;0.047990;0.054236;0.051961;0.043885;0.038183;0.050556;mshr miss rate for ReadReq accesses 
system.cpu30.dcache.ReadReq_mshr_miss_rate::total;0.047990;0.054236;0.051961;0.043885;0.038183;0.050556;mshr miss rate for ReadReq accesses 
system.cpu30.dcache.WriteReq_mshr_miss_rate::cpu30.data;0.006696;0.028424;0.015565;0.009779;0.070148;0.008506;mshr miss rate for WriteReq accesses 
system.cpu30.dcache.WriteReq_mshr_miss_rate::total;0.006696;0.028424;0.015565;0.009779;0.070148;0.008506;mshr miss rate for WriteReq accesses 
system.cpu30.dcache.LoadLockedReq_mshr_miss_rate::cpu30.data;0.080551;0.328946;0.182075;0.091135;0.171884;0.109091;mshr miss rate for LoadLockedReq accesses 
system.cpu30.dcache.LoadLockedReq_mshr_miss_rate::total;0.080551;0.328946;0.182075;0.091135;0.171884;0.109091;mshr miss rate for LoadLockedReq accesses 
system.cpu30.dcache.StoreCondReq_mshr_miss_rate::cpu30.data;0.286777;0.522327;0.442371;0.354657;0.407666;0.307692;mshr miss rate for StoreCondReq accesses 
system.cpu30.dcache.StoreCondReq_mshr_miss_rate::total;0.286777;0.522327;0.442371;0.354657;0.407666;0.307692;mshr miss rate for StoreCondReq accesses 
system.cpu30.dcache.demand_mshr_miss_rate::cpu30.data;0.035724;0.046901;0.041442;0.034265;0.046172;0.038325;mshr miss rate for demand accesses 
system.cpu30.dcache.demand_mshr_miss_rate::total;0.035724;0.046901;0.041442;0.034265;0.046172;0.038325;mshr miss rate for demand accesses 
system.cpu30.dcache.overall_mshr_miss_rate::cpu30.data;0.035724;0.046901;0.041442;0.034265;0.046172;0.038325;mshr miss rate for overall accesses 
system.cpu30.dcache.overall_mshr_miss_rate::total;0.035724;0.046901;0.041442;0.034265;0.046172;0.038325;mshr miss rate for overall accesses 
system.cpu30.dcache.ReadReq_avg_mshr_miss_latency::cpu30.data;58555.871383;47749.929549;50451.818182;51092.968338;65052.778589;45435.755208;average ReadReq mshr miss latency 
system.cpu30.dcache.ReadReq_avg_mshr_miss_latency::total;58555.871383;47749.929549;50451.818182;51092.968338;65052.778589;45435.755208;average ReadReq mshr miss latency 
system.cpu30.dcache.WriteReq_avg_mshr_miss_latency::cpu30.data;29996.125582;36352.884097;44384.949733;30986.552124;78052.293399;35123.226415;average WriteReq mshr miss latency 
system.cpu30.dcache.WriteReq_avg_mshr_miss_latency::total;29996.125582;36352.884097;44384.949733;30986.552124;78052.293399;35123.226415;average WriteReq mshr miss latency 
system.cpu30.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu30.data;56478.671602;41395.751354;48915.901554;59325.036364;52436.364217;63541.666667;average LoadLockedReq mshr miss latency 
system.cpu30.dcache.LoadLockedReq_avg_mshr_miss_latency::total;56478.671602;41395.751354;48915.901554;59325.036364;52436.364217;63541.666667;average LoadLockedReq mshr miss latency 
system.cpu30.dcache.StoreCondReq_avg_mshr_miss_latency::cpu30.data;23940.970521;36570.865680;29360.233251;24682.397878;29224.376068;26208.958333;average StoreCondReq mshr miss latency 
system.cpu30.dcache.StoreCondReq_avg_mshr_miss_latency::total;23940.970521;36570.865680;29360.233251;24682.397878;29224.376068;26208.958333;average StoreCondReq mshr miss latency 
system.cpu30.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu30.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu30.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu30.dcache.demand_avg_mshr_miss_latency::cpu30.data;56965.857984;45787.210637;49793.218159;49474.372669;69989.089316;44770.025579;average overall mshr miss latency 
system.cpu30.dcache.demand_avg_mshr_miss_latency::total;56965.857984;45787.210637;49793.218159;49474.372669;69989.089316;44770.025579;average overall mshr miss latency 
system.cpu30.dcache.overall_avg_mshr_miss_latency::cpu30.data;56965.857984;45787.210637;49793.218159;49474.372669;69989.089316;44770.025579;average overall mshr miss latency 
system.cpu30.dcache.overall_avg_mshr_miss_latency::total;56965.857984;45787.210637;49793.218159;49474.372669;69989.089316;44770.025579;average overall mshr miss latency 
system.cpu30.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu30.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu30.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu30.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu30.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu30.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu30.dcache.overall_avg_mshr_uncacheable_latency::cpu30.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu30.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu30.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu31.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu31.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu31.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu31.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu31.dtb.read_hits;2672853;5531823;118383;209156;265892;14992;DTB read hits 
system.cpu31.dtb.read_misses;0;247;0;0;623;0;DTB read misses 
system.cpu31.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu31.dtb.read_accesses;0;98824;0;0;72661;0;DTB read accesses 
system.cpu31.dtb.write_hits;1155212;2276738;51419;82915;99869;6373;DTB write hits 
system.cpu31.dtb.write_misses;0;202;0;0;6060;0;DTB write misses 
system.cpu31.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu31.dtb.write_accesses;0;29299;0;0;22497;0;DTB write accesses 
system.cpu31.dtb.data_hits;3828065;7808561;169802;292071;365761;21365;DTB hits 
system.cpu31.dtb.data_misses;0;449;0;0;6683;0;DTB misses 
system.cpu31.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu31.dtb.data_accesses;0;128123;0;0;95158;0;DTB accesses 
system.cpu31.itb.fetch_hits;1043202;1870360;40988;67791;336631;5155;ITB hits 
system.cpu31.itb.fetch_misses;0;13;0;0;6;0;ITB misses 
system.cpu31.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu31.itb.fetch_accesses;1043202;1870373;40988;67791;336637;5155;ITB accesses 
system.cpu31.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu31.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu31.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu31.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu31.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu31.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu31.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu31.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu31.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu31.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu31.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu31.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu31.numCycles;540921524;484179698;17187308;29980652;29394528;2343750;number of cpu cycles simulated 
system.cpu31.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu31.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu31.committedInsts;12392000;26070044;565730;970829;1210024;72889;Number of instructions committed 
system.cpu31.committedOps;12392000;26070044;565730;970829;1210024;72889;Number of ops (including micro ops) committed 
system.cpu31.num_int_alu_accesses;11981974;25339878;549354;943537;1167740;70799;Number of integer alu accesses 
system.cpu31.num_fp_alu_accesses;1746;304413;134;0;552;0;Number of float alu accesses 
system.cpu31.num_func_calls;485517;961877;21668;35932;34471;2786;number of times a function call or return occured 
system.cpu31.num_conditional_control_insts;1110783;2638900;51010;98874;110790;6494;number of instructions that are conditional controls 
system.cpu31.num_int_insts;11981974;25339878;549354;943537;1167740;70799;number of integer instructions 
system.cpu31.num_fp_insts;1746;304413;134;0;552;0;number of float instructions 
system.cpu31.num_int_register_reads;16460439;35650768;765092;1303399;1603646;98733;number of times the integer registers were read 
system.cpu31.num_int_register_writes;9578509;19950837;439782;750122;939592;57022;number of times the integer registers were written 
system.cpu31.num_fp_register_reads;890;251352;66;0;277;0;number of times the floating registers were read 
system.cpu31.num_fp_register_writes;896;209126;68;0;282;0;number of times the floating registers were written 
system.cpu31.num_mem_refs;3833271;7835299;170027;292411;373483;21390;number of memory refs 
system.cpu31.num_load_insts;2672987;5544181;118393;209156;267183;14992;Number of load instructions 
system.cpu31.num_store_insts;1160284;2291118;51634;83255;106300;6398;Number of store instructions 
system.cpu31.num_idle_cycles;507183606.256218;412457216.878160;15658431.711752;27363901.549940;26078729.020799;2151942.787647;Number of idle cycles 
system.cpu31.num_busy_cycles;33737917.743782;71722481.121840;1528876.288248;2616750.450060;3315798.979201;191807.212353;Number of busy cycles 
system.cpu31.not_idle_fraction;0.062371;0.148132;0.088954;0.087281;0.112803;0.081838;Percentage of non-idle cycles 
system.cpu31.idle_fraction;0.937629;0.851868;0.911046;0.912719;0.887197;0.918162;Percentage of idle cycles 
system.cpu31.Branches;1830143;3986884;82217;150784;160866;10513;Number of branches fetched 
system.cpu31.op_class::No_OpClass;45837;78415;1713;3050;18125;228;Class of executed instruction 
system.cpu31.op_class::IntAlu;8074037;17438699;376460;646367;728802;49053;Class of executed instruction 
system.cpu31.op_class::IntMult;48497;92876;2153;3788;3650;291;Class of executed instruction 
system.cpu31.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu31.op_class::FloatAdd;88;59414;4;0;21;0;Class of executed instruction 
system.cpu31.op_class::FloatCmp;0;4352;0;0;0;0;Class of executed instruction 
system.cpu31.op_class::FloatCvt;0;1225;0;0;3;0;Class of executed instruction 
system.cpu31.op_class::FloatMult;0;16735;0;0;0;0;Class of executed instruction 
system.cpu31.op_class::FloatDiv;8;2805;0;0;0;0;Class of executed instruction 
system.cpu31.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu31.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu31.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu31.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu31.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu31.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu31.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu31.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu31.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu31.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu31.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu31.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu31.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu31.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu31.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu31.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu31.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu31.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu31.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu31.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu31.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu31.op_class::MemRead;2707576;5611544;119942;211469;269756;15164;Class of executed instruction 
system.cpu31.op_class::MemWrite;1160401;2293739;51669;83291;106324;6400;Class of executed instruction 
system.cpu31.op_class::IprAccess;355556;470689;13789;22864;90026;1753;Class of executed instruction 
system.cpu31.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu31.op_class::total;12392000;26070493;565730;970829;1216707;72889;Class of executed instruction 
system.cpu31.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu31.kern.inst.quiesce;8141;5721;209;338;326;25;number of quiesce instructions executed 
system.cpu31.kern.inst.hwrei;87419;107364;3327;5577;12293;430;number of hwrei instructions executed 
system.cpu31.kern.ipl_count::0;19447;26723;771;1273;1282;95;number of times we switched to this ipl 
system.cpu31.kern.ipl_count::22;4905;4962;176;307;301;24;number of times we switched to this ipl 
system.cpu31.kern.ipl_count::30;169;1283;63;65;54;2;number of times we switched to this ipl 
system.cpu31.kern.ipl_count::31;53046;58618;1962;3306;3334;261;number of times we switched to this ipl 
system.cpu31.kern.ipl_count::total;77567;91586;2972;4951;4971;382;number of times we switched to this ipl 
system.cpu31.kern.ipl_good::0;19447;26723;771;1273;1282;95;number of times we switched to this ipl from a different ipl 
system.cpu31.kern.ipl_good::22;4905;4962;176;307;301;24;number of times we switched to this ipl from a different ipl 
system.cpu31.kern.ipl_good::30;169;1283;63;65;54;2;number of times we switched to this ipl from a different ipl 
system.cpu31.kern.ipl_good::31;19442;25514;768;1272;1258;95;number of times we switched to this ipl from a different ipl 
system.cpu31.kern.ipl_good::total;43963;58482;1778;2917;2895;216;number of times we switched to this ipl from a different ipl 
system.cpu31.kern.ipl_ticks::0;4629286640000;4335116810000;165455080000;288530490000;282192730000;22653720000;number of cycles we spent at this ipl 
system.cpu31.kern.ipl_ticks::22;14907550000;15926130000;535950000;936530000;923280000;72810000;number of cycles we spent at this ipl 
system.cpu31.kern.ipl_ticks::30;1035960000;8851240000;388730000;393340000;416470000;12150000;number of cycles we spent at this ipl 
system.cpu31.kern.ipl_ticks::31;763984810000;481902800000;5493320000;9946160000;10412800000;698820000;number of cycles we spent at this ipl 
system.cpu31.kern.ipl_ticks::total;5409214960000;4841796980000;171873080000;299806520000;293945280000;23437500000;number of cycles we spent at this ipl 
system.cpu31.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu31.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu31.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu31.kern.ipl_used::31;0.366512;0.435259;0.391437;0.384755;0.377325;0.363985;fraction of swpipl calls that actually changed the ipl 
system.cpu31.kern.ipl_used::total;0.566775;0.638547;0.598250;0.589174;0.582378;0.565445;fraction of swpipl calls that actually changed the ipl 
system.cpu31.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu31.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu31.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu31.kern.callpal::swpctx;26;2380;2;;10;;number of callpals executed 
system.cpu31.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu31.kern.callpal::swpipl;67582;77363;2554;4271;4283;332;number of callpals executed 
system.cpu31.kern.callpal::rdps;9810;10150;353;626;612;48;number of callpals executed 
system.cpu31.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu31.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu31.kern.callpal::rti;4992;8017;209;340;348;25;number of callpals executed 
system.cpu31.kern.callpal::rdunique;1;143;;;2;;number of callpals executed 
system.cpu31.kern.callpal::total;82425;100696;3118;5237;5264;405;number of callpals executed 
system.cpu31.kern.mode_switch::kernel;5020;10397;211;340;358;25;number of protection mode switches 
system.cpu31.kern.mode_switch::user;0;1829;0;0;16;0;number of protection mode switches 
system.cpu31.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu31.kern.mode_switch_good::kernel;0;0.175916;0;0;0.044693;0;fraction of useful protection mode switches 
system.cpu31.kern.mode_switch_good::user;nan;1;nan;nan;1;nan;fraction of useful protection mode switches 
system.cpu31.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu31.kern.mode_switch_good::total;0;0.299198;0;0;0.085561;0;fraction of useful protection mode switches 
system.cpu31.kern.mode_ticks::kernel;0;10172784720000;0;0;743731490000;0;number of ticks spent at the given mode 
system.cpu31.kern.mode_ticks::user;0;14092330000;0;0;7545000000;0;number of ticks spent at the given mode 
system.cpu31.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu31.kern.swap_context;27;2380;2;0;10;0;number of times the context was actually changed 
system.cpu31.icache.tags.replacements;23637;195467;1612;2445;2976;162;number of replacements 
system.cpu31.icache.tags.tagsinuse;380.126898;476.606487;509;509;509;509;Cycle average of tags in use 
system.cpu31.icache.tags.total_refs;6362947;27157350;382973;287454;4129845;2741248;Total number of references to valid blocks. 
system.cpu31.icache.tags.sampled_refs;23637;195467;1612;2445;2976;671;Sample count of references to valid blocks. 
system.cpu31.icache.tags.avg_refs;269.194356;138.935728;237.576303;117.568098;1387.716734;4085.317437;Average number of references to valid blocks. 
system.cpu31.icache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu31.icache.tags.occ_blocks::cpu31.inst;380.126898;476.606487;509;509;509;509;Average occupied blocks per requestor 
system.cpu31.icache.tags.occ_percent::cpu31.inst;0.742435;0.930872;0.994141;0.994141;0.994141;0.994141;Average percentage of cache occupancy 
system.cpu31.icache.tags.occ_percent::total;0.742435;0.930872;0.994141;0.994141;0.994141;0.994141;Average percentage of cache occupancy 
system.cpu31.icache.tags.occ_task_id_blocks::1024;432;509;509;509;509;509;Occupied blocks per task id 
system.cpu31.icache.tags.age_task_id_blocks_1024::2;2;2;2;2;2;2;Occupied blocks per task id 
system.cpu31.icache.tags.age_task_id_blocks_1024::3;15;28;15;12;12;14;Occupied blocks per task id 
system.cpu31.icache.tags.age_task_id_blocks_1024::4;415;479;492;495;495;493;Occupied blocks per task id 
system.cpu31.icache.tags.occ_task_id_percent::1024;0.843750;0.994141;0.994141;0.994141;0.994141;0.994141;Percentage of cache occupancy per task id 
system.cpu31.icache.tags.tag_accesses;24808077;52336530;1133072;1944103;2436390;145940;Number of tag accesses 
system.cpu31.icache.tags.data_accesses;24808077;52336530;1133072;1944103;2436390;145940;Number of data accesses 
system.cpu31.icache.ReadReq_hits::cpu31.inst;12367923;25874949;564118;968384;1213731;72727;number of ReadReq hits 
system.cpu31.icache.ReadReq_hits::total;12367923;25874949;564118;968384;1213731;72727;number of ReadReq hits 
system.cpu31.icache.demand_hits::cpu31.inst;12367923;25874949;564118;968384;1213731;72727;number of demand (read+write) hits 
system.cpu31.icache.demand_hits::total;12367923;25874949;564118;968384;1213731;72727;number of demand (read+write) hits 
system.cpu31.icache.overall_hits::cpu31.inst;12367923;25874949;564118;968384;1213731;72727;number of overall hits 
system.cpu31.icache.overall_hits::total;12367923;25874949;564118;968384;1213731;72727;number of overall hits 
system.cpu31.icache.ReadReq_misses::cpu31.inst;24077;195544;1612;2445;2976;162;number of ReadReq misses 
system.cpu31.icache.ReadReq_misses::total;24077;195544;1612;2445;2976;162;number of ReadReq misses 
system.cpu31.icache.demand_misses::cpu31.inst;24077;195544;1612;2445;2976;162;number of demand (read+write) misses 
system.cpu31.icache.demand_misses::total;24077;195544;1612;2445;2976;162;number of demand (read+write) misses 
system.cpu31.icache.overall_misses::cpu31.inst;24077;195544;1612;2445;2976;162;number of overall misses 
system.cpu31.icache.overall_misses::total;24077;195544;1612;2445;2976;162;number of overall misses 
system.cpu31.icache.ReadReq_miss_latency::cpu31.inst;2453183499;19161297248;160014000;246743000;309357500;15415000;number of ReadReq miss cycles 
system.cpu31.icache.ReadReq_miss_latency::total;2453183499;19161297248;160014000;246743000;309357500;15415000;number of ReadReq miss cycles 
system.cpu31.icache.demand_miss_latency::cpu31.inst;2453183499;19161297248;160014000;246743000;309357500;15415000;number of demand (read+write) miss cycles 
system.cpu31.icache.demand_miss_latency::total;2453183499;19161297248;160014000;246743000;309357500;15415000;number of demand (read+write) miss cycles 
system.cpu31.icache.overall_miss_latency::cpu31.inst;2453183499;19161297248;160014000;246743000;309357500;15415000;number of overall miss cycles 
system.cpu31.icache.overall_miss_latency::total;2453183499;19161297248;160014000;246743000;309357500;15415000;number of overall miss cycles 
system.cpu31.icache.ReadReq_accesses::cpu31.inst;12392000;26070493;565730;970829;1216707;72889;number of ReadReq accesses(hits+misses) 
system.cpu31.icache.ReadReq_accesses::total;12392000;26070493;565730;970829;1216707;72889;number of ReadReq accesses(hits+misses) 
system.cpu31.icache.demand_accesses::cpu31.inst;12392000;26070493;565730;970829;1216707;72889;number of demand (read+write) accesses 
system.cpu31.icache.demand_accesses::total;12392000;26070493;565730;970829;1216707;72889;number of demand (read+write) accesses 
system.cpu31.icache.overall_accesses::cpu31.inst;12392000;26070493;565730;970829;1216707;72889;number of overall (read+write) accesses 
system.cpu31.icache.overall_accesses::total;12392000;26070493;565730;970829;1216707;72889;number of overall (read+write) accesses 
system.cpu31.icache.ReadReq_miss_rate::cpu31.inst;0.001943;0.007501;0.002849;0.002518;0.002446;0.002223;miss rate for ReadReq accesses 
system.cpu31.icache.ReadReq_miss_rate::total;0.001943;0.007501;0.002849;0.002518;0.002446;0.002223;miss rate for ReadReq accesses 
system.cpu31.icache.demand_miss_rate::cpu31.inst;0.001943;0.007501;0.002849;0.002518;0.002446;0.002223;miss rate for demand accesses 
system.cpu31.icache.demand_miss_rate::total;0.001943;0.007501;0.002849;0.002518;0.002446;0.002223;miss rate for demand accesses 
system.cpu31.icache.overall_miss_rate::cpu31.inst;0.001943;0.007501;0.002849;0.002518;0.002446;0.002223;miss rate for overall accesses 
system.cpu31.icache.overall_miss_rate::total;0.001943;0.007501;0.002849;0.002518;0.002446;0.002223;miss rate for overall accesses 
system.cpu31.icache.ReadReq_avg_miss_latency::cpu31.inst;101889.084977;97989.696682;99264.267990;100917.382413;103950.772849;95154.320988;average ReadReq miss latency 
system.cpu31.icache.ReadReq_avg_miss_latency::total;101889.084977;97989.696682;99264.267990;100917.382413;103950.772849;95154.320988;average ReadReq miss latency 
system.cpu31.icache.demand_avg_miss_latency::cpu31.inst;101889.084977;97989.696682;99264.267990;100917.382413;103950.772849;95154.320988;average overall miss latency 
system.cpu31.icache.demand_avg_miss_latency::total;101889.084977;97989.696682;99264.267990;100917.382413;103950.772849;95154.320988;average overall miss latency 
system.cpu31.icache.overall_avg_miss_latency::cpu31.inst;101889.084977;97989.696682;99264.267990;100917.382413;103950.772849;95154.320988;average overall miss latency 
system.cpu31.icache.overall_avg_miss_latency::total;101889.084977;97989.696682;99264.267990;100917.382413;103950.772849;95154.320988;average overall miss latency 
system.cpu31.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu31.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu31.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu31.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu31.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu31.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu31.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu31.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu31.icache.ReadReq_mshr_misses::cpu31.inst;24077;195544;1612;2445;2976;162;number of ReadReq MSHR misses 
system.cpu31.icache.ReadReq_mshr_misses::total;24077;195544;1612;2445;2976;162;number of ReadReq MSHR misses 
system.cpu31.icache.demand_mshr_misses::cpu31.inst;24077;195544;1612;2445;2976;162;number of demand (read+write) MSHR misses 
system.cpu31.icache.demand_mshr_misses::total;24077;195544;1612;2445;2976;162;number of demand (read+write) MSHR misses 
system.cpu31.icache.overall_mshr_misses::cpu31.inst;24077;195544;1612;2445;2976;162;number of overall MSHR misses 
system.cpu31.icache.overall_mshr_misses::total;24077;195544;1612;2445;2976;162;number of overall MSHR misses 
system.cpu31.icache.ReadReq_mshr_miss_latency::cpu31.inst;1800358501;14129571752;117787000;181967000;231152500;11180000;number of ReadReq MSHR miss cycles 
system.cpu31.icache.ReadReq_mshr_miss_latency::total;1800358501;14129571752;117787000;181967000;231152500;11180000;number of ReadReq MSHR miss cycles 
system.cpu31.icache.demand_mshr_miss_latency::cpu31.inst;1800358501;14129571752;117787000;181967000;231152500;11180000;number of demand (read+write) MSHR miss cycles 
system.cpu31.icache.demand_mshr_miss_latency::total;1800358501;14129571752;117787000;181967000;231152500;11180000;number of demand (read+write) MSHR miss cycles 
system.cpu31.icache.overall_mshr_miss_latency::cpu31.inst;1800358501;14129571752;117787000;181967000;231152500;11180000;number of overall MSHR miss cycles 
system.cpu31.icache.overall_mshr_miss_latency::total;1800358501;14129571752;117787000;181967000;231152500;11180000;number of overall MSHR miss cycles 
system.cpu31.icache.ReadReq_mshr_miss_rate::cpu31.inst;0.001943;0.007501;0.002849;0.002518;0.002446;0.002223;mshr miss rate for ReadReq accesses 
system.cpu31.icache.ReadReq_mshr_miss_rate::total;0.001943;0.007501;0.002849;0.002518;0.002446;0.002223;mshr miss rate for ReadReq accesses 
system.cpu31.icache.demand_mshr_miss_rate::cpu31.inst;0.001943;0.007501;0.002849;0.002518;0.002446;0.002223;mshr miss rate for demand accesses 
system.cpu31.icache.demand_mshr_miss_rate::total;0.001943;0.007501;0.002849;0.002518;0.002446;0.002223;mshr miss rate for demand accesses 
system.cpu31.icache.overall_mshr_miss_rate::cpu31.inst;0.001943;0.007501;0.002849;0.002518;0.002446;0.002223;mshr miss rate for overall accesses 
system.cpu31.icache.overall_mshr_miss_rate::total;0.001943;0.007501;0.002849;0.002518;0.002446;0.002223;mshr miss rate for overall accesses 
system.cpu31.icache.ReadReq_avg_mshr_miss_latency::cpu31.inst;74775.034307;72257.761690;73068.858561;74424.130879;77672.211022;69012.345679;average ReadReq mshr miss latency 
system.cpu31.icache.ReadReq_avg_mshr_miss_latency::total;74775.034307;72257.761690;73068.858561;74424.130879;77672.211022;69012.345679;average ReadReq mshr miss latency 
system.cpu31.icache.demand_avg_mshr_miss_latency::cpu31.inst;74775.034307;72257.761690;73068.858561;74424.130879;77672.211022;69012.345679;average overall mshr miss latency 
system.cpu31.icache.demand_avg_mshr_miss_latency::total;74775.034307;72257.761690;73068.858561;74424.130879;77672.211022;69012.345679;average overall mshr miss latency 
system.cpu31.icache.overall_avg_mshr_miss_latency::cpu31.inst;74775.034307;72257.761690;73068.858561;74424.130879;77672.211022;69012.345679;average overall mshr miss latency 
system.cpu31.icache.overall_avg_mshr_miss_latency::total;74775.034307;72257.761690;73068.858561;74424.130879;77672.211022;69012.345679;average overall mshr miss latency 
system.cpu31.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu31.dcache.tags.replacements;74894;200480;4405;6645;9280;499;number of replacements 
system.cpu31.dcache.tags.tagsinuse;536.447482;753.716276;790.691462;782.720865;804.052785;857.792983;Cycle average of tags in use 
system.cpu31.dcache.tags.total_refs;1062999;6135176;1384497;46115;3113859;269890;Total number of references to valid blocks. 
system.cpu31.dcache.tags.sampled_refs;74894;200480;4405;6645;9280;1324;Sample count of references to valid blocks. 
system.cpu31.dcache.tags.avg_refs;14.193380;30.602434;314.301249;6.939804;335.545151;203.844411;Average number of references to valid blocks. 
system.cpu31.dcache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu31.dcache.tags.occ_blocks::cpu31.data;536.447482;753.716276;790.691462;782.720865;804.052785;857.792983;Average occupied blocks per requestor 
system.cpu31.dcache.tags.occ_percent::cpu31.data;0.523874;0.736051;0.772160;0.764376;0.785208;0.837688;Average percentage of cache occupancy 
system.cpu31.dcache.tags.occ_percent::total;0.523874;0.736051;0.772160;0.764376;0.785208;0.837688;Average percentage of cache occupancy 
system.cpu31.dcache.tags.occ_task_id_blocks::1024;675;711;778;769;855;825;Occupied blocks per task id 
system.cpu31.dcache.tags.age_task_id_blocks_1024::3;11;15;15;11;17;17;Occupied blocks per task id 
system.cpu31.dcache.tags.age_task_id_blocks_1024::4;664;696;763;758;838;808;Occupied blocks per task id 
system.cpu31.dcache.tags.occ_task_id_percent::1024;0.659180;0.694336;0.759766;0.750977;0.834961;0.805664;Percentage of cache occupancy per task id 
system.cpu31.dcache.tags.tag_accesses;7758399;15946439;345283;592670;744944;43389;Number of tag accesses 
system.cpu31.dcache.tags.data_accesses;7758399;15946439;345283;592670;744944;43389;Number of data accesses 
system.cpu31.dcache.ReadReq_hits::cpu31.data;2524977;5219748;111504;198937;254921;14233;number of ReadReq hits 
system.cpu31.dcache.ReadReq_hits::total;2524977;5219748;111504;198937;254921;14233;number of ReadReq hits 
system.cpu31.dcache.WriteReq_hits::cpu31.data;1117653;2184241;49672;80399;94293;6211;number of WriteReq hits 
system.cpu31.dcache.WriteReq_hits::total;1117653;2184241;49672;80399;94293;6211;number of WriteReq hits 
system.cpu31.dcache.LoadLockedReq_hits::cpu31.data;22541;29714;746;1074;1346;71;number of LoadLockedReq hits 
system.cpu31.dcache.LoadLockedReq_hits::total;22541;29714;746;1074;1346;71;number of LoadLockedReq hits 
system.cpu31.dcache.StoreCondReq_hits::cpu31.data;11929;19826;446;690;733;57;number of StoreCondReq hits 
system.cpu31.dcache.StoreCondReq_hits::total;11929;19826;446;690;733;57;number of StoreCondReq hits 
system.cpu31.dcache.demand_hits::cpu31.data;3642630;7403989;161176;279336;349214;20444;number of demand (read+write) hits 
system.cpu31.dcache.demand_hits::total;3642630;7403989;161176;279336;349214;20444;number of demand (read+write) hits 
system.cpu31.dcache.overall_hits::cpu31.data;3642630;7403989;161176;279336;349214;20444;number of overall hits 
system.cpu31.dcache.overall_hits::total;3642630;7403989;161176;279336;349214;20444;number of overall hits 
system.cpu31.dcache.ReadReq_misses::cpu31.data;122960;283326;6013;9004;10072;677;number of ReadReq misses 
system.cpu31.dcache.ReadReq_misses::total;122960;283326;6013;9004;10072;677;number of ReadReq misses 
system.cpu31.dcache.WriteReq_misses::cpu31.data;8200;52262;675;975;3722;56;number of WriteReq misses 
system.cpu31.dcache.WriteReq_misses::total;8200;52262;675;975;3722;56;number of WriteReq misses 
system.cpu31.dcache.LoadLockedReq_misses::cpu31.data;2420;11146;130;141;221;11;number of LoadLockedReq misses 
system.cpu31.dcache.LoadLockedReq_misses::total;2420;11146;130;141;221;11;number of LoadLockedReq misses 
system.cpu31.dcache.StoreCondReq_misses::cpu31.data;4819;19048;285;409;513;23;number of StoreCondReq misses 
system.cpu31.dcache.StoreCondReq_misses::total;4819;19048;285;409;513;23;number of StoreCondReq misses 
system.cpu31.dcache.demand_misses::cpu31.data;131160;335588;6688;9979;13794;733;number of demand (read+write) misses 
system.cpu31.dcache.demand_misses::total;131160;335588;6688;9979;13794;733;number of demand (read+write) misses 
system.cpu31.dcache.overall_misses::cpu31.data;131160;335588;6688;9979;13794;733;number of overall misses 
system.cpu31.dcache.overall_misses::total;131160;335588;6688;9979;13794;733;number of overall misses 
system.cpu31.dcache.ReadReq_miss_latency::cpu31.data;10481737202;20273928685;441340178;676268394;844703326;46048999;number of ReadReq miss cycles 
system.cpu31.dcache.ReadReq_miss_latency::total;10481737202;20273928685;441340178;676268394;844703326;46048999;number of ReadReq miss cycles 
system.cpu31.dcache.WriteReq_miss_latency::cpu31.data;503146418;3199790759;44823304;59946837;355214098;4308968;number of WriteReq miss cycles 
system.cpu31.dcache.WriteReq_miss_latency::total;503146418;3199790759;44823304;59946837;355214098;4308968;number of WriteReq miss cycles 
system.cpu31.dcache.LoadLockedReq_miss_latency::cpu31.data;193731934;723714233;10086489;11107749;17108244;945500;number of LoadLockedReq miss cycles 
system.cpu31.dcache.LoadLockedReq_miss_latency::total;193731934;723714233;10086489;11107749;17108244;945500;number of LoadLockedReq miss cycles 
system.cpu31.dcache.StoreCondReq_miss_latency::cpu31.data;242348238;1129379319;15664845;22184729;27394727;1219984;number of StoreCondReq miss cycles 
system.cpu31.dcache.StoreCondReq_miss_latency::total;242348238;1129379319;15664845;22184729;27394727;1219984;number of StoreCondReq miss cycles 
system.cpu31.dcache.StoreCondFailReq_miss_latency::cpu31.data;38478999;4076000;720000;884000;2464000;72000;number of StoreCondFailReq miss cycles 
system.cpu31.dcache.StoreCondFailReq_miss_latency::total;38478999;4076000;720000;884000;2464000;72000;number of StoreCondFailReq miss cycles 
system.cpu31.dcache.demand_miss_latency::cpu31.data;10984883620;23473719444;486163482;736215231;1199917424;50357967;number of demand (read+write) miss cycles 
system.cpu31.dcache.demand_miss_latency::total;10984883620;23473719444;486163482;736215231;1199917424;50357967;number of demand (read+write) miss cycles 
system.cpu31.dcache.overall_miss_latency::cpu31.data;10984883620;23473719444;486163482;736215231;1199917424;50357967;number of overall miss cycles 
system.cpu31.dcache.overall_miss_latency::total;10984883620;23473719444;486163482;736215231;1199917424;50357967;number of overall miss cycles 
system.cpu31.dcache.ReadReq_accesses::cpu31.data;2647937;5503074;117517;207941;264993;14910;number of ReadReq accesses(hits+misses) 
system.cpu31.dcache.ReadReq_accesses::total;2647937;5503074;117517;207941;264993;14910;number of ReadReq accesses(hits+misses) 
system.cpu31.dcache.WriteReq_accesses::cpu31.data;1125853;2236503;50347;81374;98015;6267;number of WriteReq accesses(hits+misses) 
system.cpu31.dcache.WriteReq_accesses::total;1125853;2236503;50347;81374;98015;6267;number of WriteReq accesses(hits+misses) 
system.cpu31.dcache.LoadLockedReq_accesses::cpu31.data;24961;40860;876;1215;1567;82;number of LoadLockedReq accesses(hits+misses) 
system.cpu31.dcache.LoadLockedReq_accesses::total;24961;40860;876;1215;1567;82;number of LoadLockedReq accesses(hits+misses) 
system.cpu31.dcache.StoreCondReq_accesses::cpu31.data;16748;38874;731;1099;1246;80;number of StoreCondReq accesses(hits+misses) 
system.cpu31.dcache.StoreCondReq_accesses::total;16748;38874;731;1099;1246;80;number of StoreCondReq accesses(hits+misses) 
system.cpu31.dcache.demand_accesses::cpu31.data;3773790;7739577;167864;289315;363008;21177;number of demand (read+write) accesses 
system.cpu31.dcache.demand_accesses::total;3773790;7739577;167864;289315;363008;21177;number of demand (read+write) accesses 
system.cpu31.dcache.overall_accesses::cpu31.data;3773790;7739577;167864;289315;363008;21177;number of overall (read+write) accesses 
system.cpu31.dcache.overall_accesses::total;3773790;7739577;167864;289315;363008;21177;number of overall (read+write) accesses 
system.cpu31.dcache.ReadReq_miss_rate::cpu31.data;0.046436;0.051485;0.051167;0.043301;0.038009;0.045406;miss rate for ReadReq accesses 
system.cpu31.dcache.ReadReq_miss_rate::total;0.046436;0.051485;0.051167;0.043301;0.038009;0.045406;miss rate for ReadReq accesses 
system.cpu31.dcache.WriteReq_miss_rate::cpu31.data;0.007283;0.023368;0.013407;0.011982;0.037974;0.008936;miss rate for WriteReq accesses 
system.cpu31.dcache.WriteReq_miss_rate::total;0.007283;0.023368;0.013407;0.011982;0.037974;0.008936;miss rate for WriteReq accesses 
system.cpu31.dcache.LoadLockedReq_miss_rate::cpu31.data;0.096951;0.272785;0.148402;0.116049;0.141034;0.134146;miss rate for LoadLockedReq accesses 
system.cpu31.dcache.LoadLockedReq_miss_rate::total;0.096951;0.272785;0.148402;0.116049;0.141034;0.134146;miss rate for LoadLockedReq accesses 
system.cpu31.dcache.StoreCondReq_miss_rate::cpu31.data;0.287736;0.489993;0.389877;0.372157;0.411717;0.287500;miss rate for StoreCondReq accesses 
system.cpu31.dcache.StoreCondReq_miss_rate::total;0.287736;0.489993;0.389877;0.372157;0.411717;0.287500;miss rate for StoreCondReq accesses 
system.cpu31.dcache.demand_miss_rate::cpu31.data;0.034756;0.043360;0.039842;0.034492;0.037999;0.034613;miss rate for demand accesses 
system.cpu31.dcache.demand_miss_rate::total;0.034756;0.043360;0.039842;0.034492;0.037999;0.034613;miss rate for demand accesses 
system.cpu31.dcache.overall_miss_rate::cpu31.data;0.034756;0.043360;0.039842;0.034492;0.037999;0.034613;miss rate for overall accesses 
system.cpu31.dcache.overall_miss_rate::total;0.034756;0.043360;0.039842;0.034492;0.037999;0.034613;miss rate for overall accesses 
system.cpu31.dcache.ReadReq_avg_miss_latency::cpu31.data;85245.097609;71556.894478;73397.668053;75107.551533;83866.493844;68019.200886;average ReadReq miss latency 
system.cpu31.dcache.ReadReq_avg_miss_latency::total;85245.097609;71556.894478;73397.668053;75107.551533;83866.493844;68019.200886;average ReadReq miss latency 
system.cpu31.dcache.WriteReq_avg_miss_latency::cpu31.data;61359.319268;61225.953063;66404.894815;61483.935385;95436.350887;76945.857143;average WriteReq miss latency 
system.cpu31.dcache.WriteReq_avg_miss_latency::total;61359.319268;61225.953063;66404.894815;61483.935385;95436.350887;76945.857143;average WriteReq miss latency 
system.cpu31.dcache.LoadLockedReq_avg_miss_latency::cpu31.data;80054.518182;64930.399516;77588.376923;78778.361702;77412.868778;85954.545455;average LoadLockedReq miss latency 
system.cpu31.dcache.LoadLockedReq_avg_miss_latency::total;80054.518182;64930.399516;77588.376923;78778.361702;77412.868778;85954.545455;average LoadLockedReq miss latency 
system.cpu31.dcache.StoreCondReq_avg_miss_latency::cpu31.data;50290.151069;59291.228423;54964.368421;54241.391198;53401.027290;53042.782609;average StoreCondReq miss latency 
system.cpu31.dcache.StoreCondReq_avg_miss_latency::total;50290.151069;59291.228423;54964.368421;54241.391198;53401.027290;53042.782609;average StoreCondReq miss latency 
system.cpu31.dcache.StoreCondFailReq_avg_miss_latency::cpu31.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu31.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu31.dcache.demand_avg_miss_latency::cpu31.data;83751.781183;69948.029858;72691.908194;73776.453653;86988.358997;68701.182810;average overall miss latency 
system.cpu31.dcache.demand_avg_miss_latency::total;83751.781183;69948.029858;72691.908194;73776.453653;86988.358997;68701.182810;average overall miss latency 
system.cpu31.dcache.overall_avg_miss_latency::cpu31.data;83751.781183;69948.029858;72691.908194;73776.453653;86988.358997;68701.182810;average overall miss latency 
system.cpu31.dcache.overall_avg_miss_latency::total;83751.781183;69948.029858;72691.908194;73776.453653;86988.358997;68701.182810;average overall miss latency 
system.cpu31.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu31.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu31.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu31.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu31.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu31.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu31.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu31.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu31.dcache.writebacks::writebacks;3398;17302;336;303;2709;27;number of writebacks 
system.cpu31.dcache.writebacks::total;3398;17302;336;303;2709;27;number of writebacks 
system.cpu31.dcache.ReadReq_mshr_misses::cpu31.data;122960;283326;6013;9004;10072;677;number of ReadReq MSHR misses 
system.cpu31.dcache.ReadReq_mshr_misses::total;122960;283326;6013;9004;10072;677;number of ReadReq MSHR misses 
system.cpu31.dcache.WriteReq_mshr_misses::cpu31.data;8200;52262;675;975;3722;56;number of WriteReq MSHR misses 
system.cpu31.dcache.WriteReq_mshr_misses::total;8200;52262;675;975;3722;56;number of WriteReq MSHR misses 
system.cpu31.dcache.LoadLockedReq_mshr_misses::cpu31.data;2420;11146;130;141;221;11;number of LoadLockedReq MSHR misses 
system.cpu31.dcache.LoadLockedReq_mshr_misses::total;2420;11146;130;141;221;11;number of LoadLockedReq MSHR misses 
system.cpu31.dcache.StoreCondReq_mshr_misses::cpu31.data;4819;19037;285;409;513;23;number of StoreCondReq MSHR misses 
system.cpu31.dcache.StoreCondReq_mshr_misses::total;4819;19037;285;409;513;23;number of StoreCondReq MSHR misses 
system.cpu31.dcache.demand_mshr_misses::cpu31.data;131160;335588;6688;9979;13794;733;number of demand (read+write) MSHR misses 
system.cpu31.dcache.demand_mshr_misses::total;131160;335588;6688;9979;13794;733;number of demand (read+write) MSHR misses 
system.cpu31.dcache.overall_mshr_misses::cpu31.data;131160;335588;6688;9979;13794;733;number of overall MSHR misses 
system.cpu31.dcache.overall_mshr_misses::total;131160;335588;6688;9979;13794;733;number of overall MSHR misses 
system.cpu31.dcache.ReadReq_mshr_miss_latency::cpu31.data;7379251798;13705830315;298687822;464052606;597658674;30608001;number of ReadReq MSHR miss cycles 
system.cpu31.dcache.ReadReq_mshr_miss_latency::total;7379251798;13705830315;298687822;464052606;597658674;30608001;number of ReadReq MSHR miss cycles 
system.cpu31.dcache.WriteReq_mshr_miss_latency::cpu31.data;251775582;1790499241;24463696;30787163;253214902;2666032;number of WriteReq MSHR miss cycles 
system.cpu31.dcache.WriteReq_mshr_miss_latency::total;251775582;1790499241;24463696;30787163;253214902;2666032;number of WriteReq MSHR miss cycles 
system.cpu31.dcache.LoadLockedReq_mshr_miss_latency::cpu31.data;133295066;474759767;6957511;7692251;11865756;662500;number of LoadLockedReq MSHR miss cycles 
system.cpu31.dcache.LoadLockedReq_mshr_miss_latency::total;133295066;474759767;6957511;7692251;11865756;662500;number of LoadLockedReq MSHR miss cycles 
system.cpu31.dcache.StoreCondReq_mshr_miss_latency::cpu31.data;117950762;650526681;7965155;10537271;13886273;561016;number of StoreCondReq MSHR miss cycles 
system.cpu31.dcache.StoreCondReq_mshr_miss_latency::total;117950762;650526681;7965155;10537271;13886273;561016;number of StoreCondReq MSHR miss cycles 
system.cpu31.dcache.StoreCondFailReq_mshr_miss_latency::cpu31.data;27160001;2910000;500000;620000;1760000;50000;number of StoreCondFailReq MSHR miss cycles 
system.cpu31.dcache.StoreCondFailReq_mshr_miss_latency::total;27160001;2910000;500000;620000;1760000;50000;number of StoreCondFailReq MSHR miss cycles 
system.cpu31.dcache.demand_mshr_miss_latency::cpu31.data;7631027380;15496329556;323151518;494839769;850873576;33274033;number of demand (read+write) MSHR miss cycles 
system.cpu31.dcache.demand_mshr_miss_latency::total;7631027380;15496329556;323151518;494839769;850873576;33274033;number of demand (read+write) MSHR miss cycles 
system.cpu31.dcache.overall_mshr_miss_latency::cpu31.data;7631027380;15496329556;323151518;494839769;850873576;33274033;number of overall MSHR miss cycles 
system.cpu31.dcache.overall_mshr_miss_latency::total;7631027380;15496329556;323151518;494839769;850873576;33274033;number of overall MSHR miss cycles 
system.cpu31.dcache.ReadReq_mshr_uncacheable_latency::cpu31.data;19580000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu31.dcache.ReadReq_mshr_uncacheable_latency::total;19580000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu31.dcache.WriteReq_mshr_uncacheable_latency::cpu31.data;1144418000;1557204000;45980000;74804000;75145000;5500000;number of WriteReq MSHR uncacheable cycles 
system.cpu31.dcache.WriteReq_mshr_uncacheable_latency::total;1144418000;1557204000;45980000;74804000;75145000;5500000;number of WriteReq MSHR uncacheable cycles 
system.cpu31.dcache.overall_mshr_uncacheable_latency::cpu31.data;1163998000;1557204000;45980000;74804000;75145000;5500000;number of overall MSHR uncacheable cycles 
system.cpu31.dcache.overall_mshr_uncacheable_latency::total;1163998000;1557204000;45980000;74804000;75145000;5500000;number of overall MSHR uncacheable cycles 
system.cpu31.dcache.ReadReq_mshr_miss_rate::cpu31.data;0.046436;0.051485;0.051167;0.043301;0.038009;0.045406;mshr miss rate for ReadReq accesses 
system.cpu31.dcache.ReadReq_mshr_miss_rate::total;0.046436;0.051485;0.051167;0.043301;0.038009;0.045406;mshr miss rate for ReadReq accesses 
system.cpu31.dcache.WriteReq_mshr_miss_rate::cpu31.data;0.007283;0.023368;0.013407;0.011982;0.037974;0.008936;mshr miss rate for WriteReq accesses 
system.cpu31.dcache.WriteReq_mshr_miss_rate::total;0.007283;0.023368;0.013407;0.011982;0.037974;0.008936;mshr miss rate for WriteReq accesses 
system.cpu31.dcache.LoadLockedReq_mshr_miss_rate::cpu31.data;0.096951;0.272785;0.148402;0.116049;0.141034;0.134146;mshr miss rate for LoadLockedReq accesses 
system.cpu31.dcache.LoadLockedReq_mshr_miss_rate::total;0.096951;0.272785;0.148402;0.116049;0.141034;0.134146;mshr miss rate for LoadLockedReq accesses 
system.cpu31.dcache.StoreCondReq_mshr_miss_rate::cpu31.data;0.287736;0.489710;0.389877;0.372157;0.411717;0.287500;mshr miss rate for StoreCondReq accesses 
system.cpu31.dcache.StoreCondReq_mshr_miss_rate::total;0.287736;0.489710;0.389877;0.372157;0.411717;0.287500;mshr miss rate for StoreCondReq accesses 
system.cpu31.dcache.demand_mshr_miss_rate::cpu31.data;0.034756;0.043360;0.039842;0.034492;0.037999;0.034613;mshr miss rate for demand accesses 
system.cpu31.dcache.demand_mshr_miss_rate::total;0.034756;0.043360;0.039842;0.034492;0.037999;0.034613;mshr miss rate for demand accesses 
system.cpu31.dcache.overall_mshr_miss_rate::cpu31.data;0.034756;0.043360;0.039842;0.034492;0.037999;0.034613;mshr miss rate for overall accesses 
system.cpu31.dcache.overall_mshr_miss_rate::total;0.034756;0.043360;0.039842;0.034492;0.037999;0.034613;mshr miss rate for overall accesses 
system.cpu31.dcache.ReadReq_avg_mshr_miss_latency::cpu31.data;60013.433621;48374.770812;49673.677366;51538.494669;59338.629269;45211.227474;average ReadReq mshr miss latency 
system.cpu31.dcache.ReadReq_avg_mshr_miss_latency::total;60013.433621;48374.770812;49673.677366;51538.494669;59338.629269;45211.227474;average ReadReq mshr miss latency 
system.cpu31.dcache.WriteReq_avg_mshr_miss_latency::cpu31.data;30704.339268;34260.059718;36242.512593;31576.577436;68031.945728;47607.714286;average WriteReq mshr miss latency 
system.cpu31.dcache.WriteReq_avg_mshr_miss_latency::total;30704.339268;34260.059718;36242.512593;31576.577436;68031.945728;47607.714286;average WriteReq mshr miss latency 
system.cpu31.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu31.data;55080.605785;42594.631886;53519.315385;54554.971631;53691.203620;60227.272727;average LoadLockedReq mshr miss latency 
system.cpu31.dcache.LoadLockedReq_avg_mshr_miss_latency::total;55080.605785;42594.631886;53519.315385;54554.971631;53691.203620;60227.272727;average LoadLockedReq mshr miss latency 
system.cpu31.dcache.StoreCondReq_avg_mshr_miss_latency::cpu31.data;24476.190496;34171.701476;27947.912281;25763.498778;27068.758285;24392;average StoreCondReq mshr miss latency 
system.cpu31.dcache.StoreCondReq_avg_mshr_miss_latency::total;24476.190496;34171.701476;27947.912281;25763.498778;27068.758285;24392;average StoreCondReq mshr miss latency 
system.cpu31.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu31.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu31.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu31.dcache.demand_avg_mshr_miss_latency::cpu31.data;58181.056572;46176.649809;48318.109749;49588.111935;61684.324779;45394.315143;average overall mshr miss latency 
system.cpu31.dcache.demand_avg_mshr_miss_latency::total;58181.056572;46176.649809;48318.109749;49588.111935;61684.324779;45394.315143;average overall mshr miss latency 
system.cpu31.dcache.overall_avg_mshr_miss_latency::cpu31.data;58181.056572;46176.649809;48318.109749;49588.111935;61684.324779;45394.315143;average overall mshr miss latency 
system.cpu31.dcache.overall_avg_mshr_miss_latency::total;58181.056572;46176.649809;48318.109749;49588.111935;61684.324779;45394.315143;average overall mshr miss latency 
system.cpu31.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu31.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu31.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu31.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu31.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu31.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu31.dcache.overall_avg_mshr_uncacheable_latency::cpu31.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu31.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu31.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
