Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP
Version: K-2015.06
Date   : Thu Sep 21 04:51:10 2023
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP                                1.59e-02    0.658 6.10e+06    0.680 100.0
  U_12_CLK_GATE (CLK_GATING)           3.35e-03 3.58e-03 7.22e+03 6.93e-03   1.0
  U11_Prescale_to_DivRatio_Conv (Prescale_to_DivRatio)
                                       7.11e-05 6.78e-05 5.82e+03 1.45e-04   0.0
  U10_TX_CLK_DIV (CLK_DIV_DIV_RATIO_WIDTH8_1)
                                       2.12e-05 8.32e-04 2.71e+05 1.12e-03   0.2
    add_27 (CLK_DIV_DIV_RATIO_WIDTH8_1_DW01_inc_1)
                                          0.000    0.000 3.52e+04 3.52e-05   0.0
    add_32 (CLK_DIV_DIV_RATIO_WIDTH8_1_DW01_inc_0)
                                       1.12e-06 5.44e-06 4.19e+04 4.85e-05   0.0
  U9_RX_CLK_DIV (CLK_DIV_DIV_RATIO_WIDTH8_0)
                                       2.50e-04 1.07e-03 2.85e+05 1.61e-03   0.2
    add_27 (CLK_DIV_DIV_RATIO_WIDTH8_0_DW01_inc_1)
                                       4.28e-06 3.39e-06 4.75e+04 5.52e-05   0.0
    add_32 (CLK_DIV_DIV_RATIO_WIDTH8_0_DW01_inc_0)
                                       4.37e-07 2.22e-06 4.20e+04 4.47e-05   0.0
  U8_UART_RST_SYNC (RST_SYNC_NUM_STAGES2_1)
                                       8.67e-06 4.18e-04 1.60e+04 4.43e-04   0.1
  U7_REF_RST_SYNC (RST_SYNC_NUM_STAGES2_0)
                                       2.80e-05 6.95e-03 1.73e+04 7.00e-03   1.0
  U6_RX_to_SYS_CTRL_DATA_SYNC (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                          0.000 2.67e-02 1.04e+05 2.68e-02   3.9
    U2_DATA_SYNC_OP (DATA_SYNC_OP)        0.000 2.01e-02 8.20e+04 2.01e-02   3.0
    U1_PULSE_GEN (DATA_SYNC_PULSE_GEN)    0.000 2.23e-03 8.62e+03 2.24e-03   0.3
    U0_EN_SYNC (DATA_SYNC_EN_SYNC_NUM_STAGES2)
                                          0.000 4.46e-03 1.35e+04 4.47e-03   0.7
  U5_RD_INC_PULSE_GEN (PULSE_GEN)         0.000 9.27e-06 8.97e+03 1.82e-05   0.0
  U4_ASYNCHRONOUS_FIFO (ASYNC_FIFO_DATA_WIDTH8)
                                       4.45e-04    0.183 1.14e+06    0.184  27.1
    U4_WR_RD_SYNC (ASYNC_FIFO_BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_1)
                                          0.000 7.97e-05 4.50e+04 1.25e-04   0.0
    U3_WR_RD_SYNC (ASYNC_FIFO_BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_0)
                                          0.000 1.78e-02 5.38e+04 1.79e-02   2.6
    U2_MEMORY (ASYNC_FIFO_MEMORY_DATA_WIDTH8_ADDR_WIDTH3_FIFO_DEPTH8)
                                       4.45e-04    0.156 9.00e+05    0.157  23.1
    U1_READ_BLOCK (ASYNC_FIFO_RD_DATA_WIDTH8_ADDR_WIDTH3)
                                          0.000 3.71e-05 6.86e+04 1.06e-04   0.0
    U0_WRITE_BLOCK (ASYNC_FIFO_WR_DATA_WIDTH8_ADDR_WIDTH3)
                                          0.000 8.91e-03 6.78e+04 8.98e-03   1.3
  U3_UART_INTERFACE (UART_DATA_WIDTH8) 6.39e-04 3.89e-03 7.43e+05 5.27e-03   0.8
    U1_RX (UART_RX)                    5.01e-04 3.66e-03 5.27e+05 4.69e-03   0.7
      U0_STP_CHK (RX_STOP_CHECK)       1.90e-07 8.91e-05 1.47e+04 1.04e-04   0.0
      U0_PAR_CHK (RX_PARITY_CHECK)     2.97e-06 3.03e-04 6.64e+04 3.72e-04   0.1
      U0_STRT_CKH (RX_START_CHECK)        0.000 8.87e-05 6.45e+03 9.51e-05   0.0
      U0_DESER (RX_DESERIALIZER)          0.000 7.09e-04 5.61e+04 7.66e-04   0.1
      U0_DATA_SAMP (RX_DATA_SAMPLING)  1.38e-04 1.03e-03 1.94e+05 1.36e-03   0.2
      U0_EB_COUNTER (RX_EDGE_BIT_COUNTER)
                                       8.09e-05 9.18e-04 1.46e+05 1.15e-03   0.2
      U1_FSM (RX_FSM)                  2.56e-05 4.94e-04 4.29e+04 5.63e-04   0.1
    U0_TX (UART_TX)                    1.20e-05 2.00e-04 2.15e+05 4.27e-04   0.1
      U0_OUTPUT (TX_OUTPUT)            8.90e-06 1.83e-05 1.58e+04 4.30e-05   0.0
      U0_PAR_CALC (TX_PARITY_CALC)     3.10e-06 5.16e-05 5.33e+04 1.08e-04   0.0
      U0_SER (TX_SERIALIZER)              0.000 1.02e-04 1.12e+05 2.14e-04   0.0
      U0_FSM (TX_FSM)                     0.000 2.78e-05 3.39e+04 6.17e-05   0.0
  U2_CONTROLLER (SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_FUN_WIDTH4)
                                       2.68e-03 7.20e-02 3.30e+05 7.50e-02  11.0
  U1_REG_FILE (Register_File_REG_WIDTH8_ADDR_WIDTH4)
                                       6.01e-03    0.321 1.62e+06    0.329  48.3
  U0_ALU (ALU_DATA_WIDTH8)             5.93e-04 3.86e-02 1.54e+06 4.08e-02   6.0
    mult_36 (ALU_DATA_WIDTH8_DW02_mult_0)
                                          0.000    0.000 5.77e+05 5.77e-04   0.1
    add_34 (ALU_DATA_WIDTH8_DW01_add_0)
                                          0.000    0.000 7.47e+04 7.47e-05   0.0
    sub_35 (ALU_DATA_WIDTH8_DW01_sub_0)
                                          0.000    0.000 7.30e+04 7.30e-05   0.0
    div_37 (ALU_DATA_WIDTH8_DW_div_uns_0)
                                          0.000    0.000 4.10e+05 4.10e-04   0.1
1
