// Seed: 2556493350
module module_0 ();
  assign id_1 = id_1;
  wire id_2;
  wire id_3;
  wire id_4, id_5, id_6, id_7;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  wire id_2;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4, id_5;
  module_0 modCall_1 ();
endmodule
module module_3;
  wire id_1;
  module_0 modCall_1 ();
endmodule
module module_4 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_1[1] = -1;
  not primCall (id_1, id_5);
  module_0 modCall_1 ();
endmodule
