{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570203564010 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570203564016 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 04 16:39:23 2019 " "Processing started: Fri Oct 04 16:39:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570203564016 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570203564016 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AcornSystem1 -c AcornSystem1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off AcornSystem1 -c AcornSystem1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570203564016 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570203564925 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570203564926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "as1_card_disp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file as1_card_disp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 as1_card_disp-rtl " "Found design unit 1: as1_card_disp-rtl" {  } { { "as1_card_disp.vhd" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/as1_card_disp.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570203574718 ""} { "Info" "ISGN_ENTITY_NAME" "1 as1_card_disp " "Found entity 1: as1_card_disp" {  } { { "as1_card_disp.vhd" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/as1_card_disp.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570203574718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570203574718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ins8154.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ins8154.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ins8154-rtl " "Found design unit 1: ins8154-rtl" {  } { { "ins8154.vhd" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/ins8154.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570203574720 ""} { "Info" "ISGN_ENTITY_NAME" "1 ins8154 " "Found entity 1: ins8154" {  } { { "ins8154.vhd" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/ins8154.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570203574720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570203574720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 delay-rtl " "Found design unit 1: delay-rtl" {  } { { "delay.vhd" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/delay.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570203574722 ""} { "Info" "ISGN_ENTITY_NAME" "1 delay " "Found entity 1: delay" {  } { { "delay.vhd" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/delay.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570203574722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570203574722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common.vhd 2 0 " "Found 2 design units, including 0 entities, in source file common.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 common " "Found design unit 1: common" {  } { { "common.vhd" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/common.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570203574724 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 common-body " "Found design unit 2: common-body" {  } { { "common.vhd" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/common.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570203574724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570203574724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "as1_card_cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file as1_card_cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 as1_card_cpu-rtl " "Found design unit 1: as1_card_cpu-rtl" {  } { { "as1_card_cpu.vhd" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/as1_card_cpu.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570203574726 ""} { "Info" "ISGN_ENTITY_NAME" "1 as1_card_cpu " "Found entity 1: as1_card_cpu" {  } { { "as1_card_cpu.vhd" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/as1_card_cpu.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570203574726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570203574726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t6502/t65_pack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file t6502/t65_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_Pack " "Found design unit 1: T65_Pack" {  } { { "T6502/T65_Pack.vhd" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/T6502/T65_Pack.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570203574728 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 T65_Pack-body " "Found design unit 2: T65_Pack-body" {  } { { "T6502/T65_Pack.vhd" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/T6502/T65_Pack.vhd" 154 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570203574728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570203574728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t6502/t65_mcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t6502/t65_mcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_MCode-rtl " "Found design unit 1: T65_MCode-rtl" {  } { { "T6502/T65_MCode.vhd" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/T6502/T65_MCode.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570203574731 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65_MCode " "Found entity 1: T65_MCode" {  } { { "T6502/T65_MCode.vhd" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/T6502/T65_MCode.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570203574731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570203574731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t6502/t65_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t6502/t65_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_ALU-rtl " "Found design unit 1: T65_ALU-rtl" {  } { { "T6502/T65_ALU.vhd" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/T6502/T65_ALU.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570203574734 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65_ALU " "Found entity 1: T65_ALU" {  } { { "T6502/T65_ALU.vhd" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/T6502/T65_ALU.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570203574734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570203574734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t6502/t65.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t6502/t65.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65-rtl " "Found design unit 1: T65-rtl" {  } { { "T6502/T65.vhd" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/T6502/T65.vhd" 161 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570203574737 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65 " "Found entity 1: T65" {  } { { "T6502/T65.vhd" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/T6502/T65.vhd" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570203574737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570203574737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nyb_7_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nyb_7_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nyb_7_seg-rtl " "Found design unit 1: nyb_7_seg-rtl" {  } { { "nyb_7_seg.vhd" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/nyb_7_seg.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570203574738 ""} { "Info" "ISGN_ENTITY_NAME" "1 nyb_7_seg " "Found entity 1: nyb_7_seg" {  } { { "nyb_7_seg.vhd" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/nyb_7_seg.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570203574738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570203574738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acornsystem1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acornsystem1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AcornSystem1-rtl " "Found design unit 1: AcornSystem1-rtl" {  } { { "AcornSystem1.vhd" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/AcornSystem1.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570203574740 ""} { "Info" "ISGN_ENTITY_NAME" "1 AcornSystem1 " "Found entity 1: AcornSystem1" {  } { { "AcornSystem1.vhd" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/AcornSystem1.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570203574740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570203574740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prom_ic_3_4_mon.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prom_ic_3_4_mon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prom_ic_3_4_mon-SYN " "Found design unit 1: prom_ic_3_4_mon-SYN" {  } { { "prom_ic_3_4_mon.vhd" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/prom_ic_3_4_mon.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570203574743 ""} { "Info" "ISGN_ENTITY_NAME" "1 prom_ic_3_4_mon " "Found entity 1: prom_ic_3_4_mon" {  } { { "prom_ic_3_4_mon.vhd" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/prom_ic_3_4_mon.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570203574743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570203574743 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AcornSystem1 " "Elaborating entity \"AcornSystem1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570203575360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "as1_card_cpu as1_card_cpu:e_cpu_card " "Elaborating entity \"as1_card_cpu\" for hierarchy \"as1_card_cpu:e_cpu_card\"" {  } { { "AcornSystem1.vhd" "e_cpu_card" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/AcornSystem1.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570203575371 ""}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "port_A_DDR_o 7 8 as1_card_cpu.vhd(262) " "VHDL Incomplete Partial Association warning at as1_card_cpu.vhd(262): port or argument \"port_A_DDR_o\" has 7/8 unassociated elements" {  } { { "as1_card_cpu.vhd" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/as1_card_cpu.vhd" 262 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1570203575372 "|AcornSystem1|as1_card_cpu:e_cpu_card"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay as1_card_cpu:e_cpu_card\|delay:e_dly_phi2 " "Elaborating entity \"delay\" for hierarchy \"as1_card_cpu:e_cpu_card\|delay:e_dly_phi2\"" {  } { { "as1_card_cpu.vhd" "e_dly_phi2" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/as1_card_cpu.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570203575373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T65 as1_card_cpu:e_cpu_card\|T65:e_cpu " "Elaborating entity \"T65\" for hierarchy \"as1_card_cpu:e_cpu_card\|T65:e_cpu\"" {  } { { "as1_card_cpu.vhd" "e_cpu" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/as1_card_cpu.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570203575375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T65_MCode as1_card_cpu:e_cpu_card\|T65:e_cpu\|T65_MCode:mcode " "Elaborating entity \"T65_MCode\" for hierarchy \"as1_card_cpu:e_cpu_card\|T65:e_cpu\|T65_MCode:mcode\"" {  } { { "T6502/T65.vhd" "mcode" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/T6502/T65.vhd" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570203575378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T65_ALU as1_card_cpu:e_cpu_card\|T65:e_cpu\|T65_ALU:alu " "Elaborating entity \"T65_ALU\" for hierarchy \"as1_card_cpu:e_cpu_card\|T65:e_cpu\|T65_ALU:alu\"" {  } { { "T6502/T65.vhd" "alu" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/T6502/T65.vhd" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570203575384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay as1_card_cpu:e_cpu_card\|delay:e_dly_cpu_d " "Elaborating entity \"delay\" for hierarchy \"as1_card_cpu:e_cpu_card\|delay:e_dly_cpu_d\"" {  } { { "as1_card_cpu.vhd" "e_dly_cpu_d" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/as1_card_cpu.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570203575386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay as1_card_cpu:e_cpu_card\|delay:e_dly_cpu_a " "Elaborating entity \"delay\" for hierarchy \"as1_card_cpu:e_cpu_card\|delay:e_dly_cpu_a\"" {  } { { "as1_card_cpu.vhd" "e_dly_cpu_a" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/as1_card_cpu.vhd" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570203575387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prom_ic_3_4_mon as1_card_cpu:e_cpu_card\|prom_ic_3_4_mon:e_ic_3_4_mon_rom " "Elaborating entity \"prom_ic_3_4_mon\" for hierarchy \"as1_card_cpu:e_cpu_card\|prom_ic_3_4_mon:e_ic_3_4_mon_rom\"" {  } { { "as1_card_cpu.vhd" "e_ic_3_4_mon_rom" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/as1_card_cpu.vhd" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570203575399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram as1_card_cpu:e_cpu_card\|prom_ic_3_4_mon:e_ic_3_4_mon_rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"as1_card_cpu:e_cpu_card\|prom_ic_3_4_mon:e_ic_3_4_mon_rom\|altsyncram:altsyncram_component\"" {  } { { "prom_ic_3_4_mon.vhd" "altsyncram_component" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/prom_ic_3_4_mon.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570203575481 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "as1_card_cpu:e_cpu_card\|prom_ic_3_4_mon:e_ic_3_4_mon_rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"as1_card_cpu:e_cpu_card\|prom_ic_3_4_mon:e_ic_3_4_mon_rom\|altsyncram:altsyncram_component\"" {  } { { "prom_ic_3_4_mon.vhd" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/prom_ic_3_4_mon.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570203575578 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "as1_card_cpu:e_cpu_card\|prom_ic_3_4_mon:e_ic_3_4_mon_rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"as1_card_cpu:e_cpu_card\|prom_ic_3_4_mon:e_ic_3_4_mon_rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570203575579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570203575579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570203575579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570203575579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570203575579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570203575579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570203575579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570203575579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570203575579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570203575579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570203575579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570203575579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570203575579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570203575579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570203575579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570203575579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570203575579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570203575579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570203575579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570203575579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./Firmware/acornMonitor-obj-0base.hex " "Parameter \"init_file\" = \"./Firmware/acornMonitor-obj-0base.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570203575579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570203575579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570203575579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570203575579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570203575579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570203575579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570203575579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570203575579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570203575579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570203575579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570203575579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570203575579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570203575579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570203575579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570203575579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570203575579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570203575579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570203575579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570203575579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570203575579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570203575579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570203575579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570203575579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570203575579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570203575579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570203575579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570203575579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570203575579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570203575579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570203575579 ""}  } { { "prom_ic_3_4_mon.vhd" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/prom_ic_3_4_mon.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1570203575579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n5v3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n5v3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n5v3 " "Found entity 1: altsyncram_n5v3" {  } { { "db/altsyncram_n5v3.tdf" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/db/altsyncram_n5v3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570203575633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570203575633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n5v3 as1_card_cpu:e_cpu_card\|prom_ic_3_4_mon:e_ic_3_4_mon_rom\|altsyncram:altsyncram_component\|altsyncram_n5v3:auto_generated " "Elaborating entity \"altsyncram_n5v3\" for hierarchy \"as1_card_cpu:e_cpu_card\|prom_ic_3_4_mon:e_ic_3_4_mon_rom\|altsyncram:altsyncram_component\|altsyncram_n5v3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570203575634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ins8154 as1_card_cpu:e_cpu_card\|ins8154:e_ic2_8154 " "Elaborating entity \"ins8154\" for hierarchy \"as1_card_cpu:e_cpu_card\|ins8154:e_ic2_8154\"" {  } { { "as1_card_cpu.vhd" "e_ic2_8154" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/as1_card_cpu.vhd" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570203575644 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_irq ins8154.vhd(47) " "VHDL Signal Declaration warning at ins8154.vhd(47): used implicit default value for signal \"cpu_irq\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ins8154.vhd" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/ins8154.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570203575646 "|AcornSystem1|as1_card_cpu:e_cpu_card|ins8154:e_ic2_8154"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_mode ins8154.vhd(57) " "Verilog HDL or VHDL warning at ins8154.vhd(57): object \"r_mode\" assigned a value but never read" {  } { { "ins8154.vhd" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/ins8154.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570203575646 "|AcornSystem1|as1_card_cpu:e_cpu_card|ins8154:e_ic2_8154"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "as1_card_disp as1_card_disp:e_disp_card " "Elaborating entity \"as1_card_disp\" for hierarchy \"as1_card_disp:e_disp_card\"" {  } { { "AcornSystem1.vhd" "e_disp_card" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/AcornSystem1.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570203575647 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "as1_card_cpu:e_cpu_card\|ins8154:e_ic2_8154\|r_mem_128_rtl_0 " "Inferred dual-clock RAM node \"as1_card_cpu:e_cpu_card\|ins8154:e_ic2_8154\|r_mem_128_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1570203576094 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "as1_card_cpu:e_cpu_card\|ins8154:e_ic2_8154\|r_mem_128_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"as1_card_cpu:e_cpu_card\|ins8154:e_ic2_8154\|r_mem_128_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1570203577086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1570203577086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1570203577086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1570203577086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1570203577086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1570203577086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1570203577086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1570203577086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1570203577086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1570203577086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1570203577086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1570203577086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1570203577086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1570203577086 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1570203577086 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "as1_card_cpu:e_cpu_card\|delay:e_dly_cpu_d\|r_dly_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"as1_card_cpu:e_cpu_card\|delay:e_dly_cpu_d\|r_dly_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1570203577086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1570203577086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 15 " "Parameter WIDTH set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1570203577086 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1570203577086 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1570203577086 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "as1_card_cpu:e_cpu_card\|ins8154:e_ic2_8154\|altsyncram:r_mem_128_rtl_0 " "Elaborated megafunction instantiation \"as1_card_cpu:e_cpu_card\|ins8154:e_ic2_8154\|altsyncram:r_mem_128_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570203577118 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "as1_card_cpu:e_cpu_card\|ins8154:e_ic2_8154\|altsyncram:r_mem_128_rtl_0 " "Instantiated megafunction \"as1_card_cpu:e_cpu_card\|ins8154:e_ic2_8154\|altsyncram:r_mem_128_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570203577118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570203577118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570203577118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570203577118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570203577118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570203577118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570203577118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570203577118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570203577118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570203577118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570203577118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570203577118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570203577118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570203577118 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1570203577118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a0d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a0d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a0d1 " "Found entity 1: altsyncram_a0d1" {  } { { "db/altsyncram_a0d1.tdf" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/db/altsyncram_a0d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570203577173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570203577173 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "as1_card_cpu:e_cpu_card\|delay:e_dly_cpu_d\|altshift_taps:r_dly_rtl_0 " "Elaborated megafunction instantiation \"as1_card_cpu:e_cpu_card\|delay:e_dly_cpu_d\|altshift_taps:r_dly_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570203577305 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "as1_card_cpu:e_cpu_card\|delay:e_dly_cpu_d\|altshift_taps:r_dly_rtl_0 " "Instantiated megafunction \"as1_card_cpu:e_cpu_card\|delay:e_dly_cpu_d\|altshift_taps:r_dly_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570203577305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570203577305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 15 " "Parameter \"WIDTH\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570203577305 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1570203577305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_c6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_c6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_c6m " "Found entity 1: shift_taps_c6m" {  } { { "db/shift_taps_c6m.tdf" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/db/shift_taps_c6m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570203577357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570203577357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sd81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sd81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sd81 " "Found entity 1: altsyncram_sd81" {  } { { "db/altsyncram_sd81.tdf" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/db/altsyncram_sd81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570203577412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570203577412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4pf " "Found entity 1: cntr_4pf" {  } { { "db/cntr_4pf.tdf" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/db/cntr_4pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570203577465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570203577465 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "T6502/T65.vhd" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/T6502/T65.vhd" 639 -1 0 } } { "T6502/T65.vhd" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/T6502/T65.vhd" 326 -1 0 } } { "as1_card_disp.vhd" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/as1_card_disp.vhd" 85 -1 0 } } { "T6502/T65.vhd" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/T6502/T65.vhd" 186 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1570203577788 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1570203577788 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED_0_col VCC " "Pin \"LED_0_col\" is stuck at VCC" {  } { { "AcornSystem1.vhd" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/AcornSystem1.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570203578558 "|AcornSystem1|LED_0_col"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_1_col VCC " "Pin \"LED_1_col\" is stuck at VCC" {  } { { "AcornSystem1.vhd" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/AcornSystem1.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570203578558 "|AcornSystem1|LED_1_col"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1570203578558 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1570203578655 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570203580611 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1570203580804 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570203580804 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1447 " "Implemented 1447 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1570203580929 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1570203580929 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1354 " "Implemented 1354 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1570203580929 ""} { "Info" "ICUT_CUT_TM_RAMS" "31 " "Implemented 31 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1570203580929 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1570203580929 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570203581019 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 04 16:39:41 2019 " "Processing ended: Fri Oct 04 16:39:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570203581019 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570203581019 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570203581019 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570203581019 ""}
