<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `src/hardware/dac.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>dac.rs - source</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" type="text/css" href="../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../ayu.css" disabled><link rel="stylesheet" type="text/css" href="../../../dark.css" disabled><link rel="stylesheet" type="text/css" href="../../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../../storage.js"></script><script src="../../../crates.js"></script><script defer src="../../../main.js"></script><script defer src="../../../source-script.js"></script><script defer src="../../../source-files.js"></script>
    <noscript><link rel="stylesheet" href="../../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../../favicon.svg"></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="sidebar-logo" href="../../../stabilizer/index.html"><div class="logo-container"><img class="rust-logo" src="../../../rust-logo.svg" alt="logo"></div>
        </a><h2 class="location"></h2>
    </nav>
    <nav class="sidebar"><a class="sidebar-logo" href="../../../stabilizer/index.html"><div class="logo-container"><img class="rust-logo" src="../../../rust-logo.svg" alt="logo"></div>
        </a></nav><main><div class="width-limiter"><div class="sub-container"><a class="sub-logo-container" href="../../../stabilizer/index.html"><img class="rust-logo" src="../../../rust-logo.svg" alt="logo"></a><nav class="sub"><div class="theme-picker hidden"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu" title="themes"><img width="22" height="22" alt="Pick another theme!" src="../../../brush.svg"></button><div id="theme-choices" role="menu"></div></div><form class="search-form"><div class="search-container"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><button type="button" id="help-button" title="help">?</button><a id="settings-menu" href="../../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../../wheel.svg"></a></div></form></nav></div><section id="main-content" class="content"><div class="example-wrap"><pre class="line-numbers"><span id="1">  1</span>
<span id="2">  2</span>
<span id="3">  3</span>
<span id="4">  4</span>
<span id="5">  5</span>
<span id="6">  6</span>
<span id="7">  7</span>
<span id="8">  8</span>
<span id="9">  9</span>
<span id="10"> 10</span>
<span id="11"> 11</span>
<span id="12"> 12</span>
<span id="13"> 13</span>
<span id="14"> 14</span>
<span id="15"> 15</span>
<span id="16"> 16</span>
<span id="17"> 17</span>
<span id="18"> 18</span>
<span id="19"> 19</span>
<span id="20"> 20</span>
<span id="21"> 21</span>
<span id="22"> 22</span>
<span id="23"> 23</span>
<span id="24"> 24</span>
<span id="25"> 25</span>
<span id="26"> 26</span>
<span id="27"> 27</span>
<span id="28"> 28</span>
<span id="29"> 29</span>
<span id="30"> 30</span>
<span id="31"> 31</span>
<span id="32"> 32</span>
<span id="33"> 33</span>
<span id="34"> 34</span>
<span id="35"> 35</span>
<span id="36"> 36</span>
<span id="37"> 37</span>
<span id="38"> 38</span>
<span id="39"> 39</span>
<span id="40"> 40</span>
<span id="41"> 41</span>
<span id="42"> 42</span>
<span id="43"> 43</span>
<span id="44"> 44</span>
<span id="45"> 45</span>
<span id="46"> 46</span>
<span id="47"> 47</span>
<span id="48"> 48</span>
<span id="49"> 49</span>
<span id="50"> 50</span>
<span id="51"> 51</span>
<span id="52"> 52</span>
<span id="53"> 53</span>
<span id="54"> 54</span>
<span id="55"> 55</span>
<span id="56"> 56</span>
<span id="57"> 57</span>
<span id="58"> 58</span>
<span id="59"> 59</span>
<span id="60"> 60</span>
<span id="61"> 61</span>
<span id="62"> 62</span>
<span id="63"> 63</span>
<span id="64"> 64</span>
<span id="65"> 65</span>
<span id="66"> 66</span>
<span id="67"> 67</span>
<span id="68"> 68</span>
<span id="69"> 69</span>
<span id="70"> 70</span>
<span id="71"> 71</span>
<span id="72"> 72</span>
<span id="73"> 73</span>
<span id="74"> 74</span>
<span id="75"> 75</span>
<span id="76"> 76</span>
<span id="77"> 77</span>
<span id="78"> 78</span>
<span id="79"> 79</span>
<span id="80"> 80</span>
<span id="81"> 81</span>
<span id="82"> 82</span>
<span id="83"> 83</span>
<span id="84"> 84</span>
<span id="85"> 85</span>
<span id="86"> 86</span>
<span id="87"> 87</span>
<span id="88"> 88</span>
<span id="89"> 89</span>
<span id="90"> 90</span>
<span id="91"> 91</span>
<span id="92"> 92</span>
<span id="93"> 93</span>
<span id="94"> 94</span>
<span id="95"> 95</span>
<span id="96"> 96</span>
<span id="97"> 97</span>
<span id="98"> 98</span>
<span id="99"> 99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
<span id="207">207</span>
<span id="208">208</span>
<span id="209">209</span>
<span id="210">210</span>
<span id="211">211</span>
<span id="212">212</span>
<span id="213">213</span>
<span id="214">214</span>
<span id="215">215</span>
<span id="216">216</span>
<span id="217">217</span>
<span id="218">218</span>
<span id="219">219</span>
<span id="220">220</span>
<span id="221">221</span>
<span id="222">222</span>
<span id="223">223</span>
<span id="224">224</span>
<span id="225">225</span>
<span id="226">226</span>
<span id="227">227</span>
<span id="228">228</span>
<span id="229">229</span>
<span id="230">230</span>
<span id="231">231</span>
<span id="232">232</span>
<span id="233">233</span>
<span id="234">234</span>
<span id="235">235</span>
<span id="236">236</span>
<span id="237">237</span>
<span id="238">238</span>
<span id="239">239</span>
<span id="240">240</span>
<span id="241">241</span>
<span id="242">242</span>
<span id="243">243</span>
<span id="244">244</span>
<span id="245">245</span>
<span id="246">246</span>
<span id="247">247</span>
<span id="248">248</span>
<span id="249">249</span>
<span id="250">250</span>
<span id="251">251</span>
<span id="252">252</span>
<span id="253">253</span>
<span id="254">254</span>
<span id="255">255</span>
<span id="256">256</span>
<span id="257">257</span>
<span id="258">258</span>
<span id="259">259</span>
<span id="260">260</span>
<span id="261">261</span>
<span id="262">262</span>
<span id="263">263</span>
<span id="264">264</span>
<span id="265">265</span>
<span id="266">266</span>
<span id="267">267</span>
<span id="268">268</span>
<span id="269">269</span>
<span id="270">270</span>
<span id="271">271</span>
<span id="272">272</span>
</pre><pre class="rust"><code><span class="doccomment">///! Stabilizer DAC management interface</span>
<span class="doccomment">///!</span>
<span class="doccomment">///! # Design</span>
<span class="doccomment">///!</span>
<span class="doccomment">///! Stabilizer DACs are connected to the MCU via a simplex, SPI-compatible interface. Each DAC</span>
<span class="doccomment">///! accepts a 16-bit output code.</span>
<span class="doccomment">///!</span>
<span class="doccomment">///! In order to maximize CPU processing time, the DAC code updates are offloaded to hardware using</span>
<span class="doccomment">///! a timer compare channel, DMA stream, and the DAC SPI interface.</span>
<span class="doccomment">///!</span>
<span class="doccomment">///! The timer comparison channel is configured to generate a DMA request whenever the comparison</span>
<span class="doccomment">///! occurs. Thus, whenever a comparison happens, a single DAC code can be written to the output. By</span>
<span class="doccomment">///! configuring a DMA stream for a number of successive DAC codes, hardware can regularly update</span>
<span class="doccomment">///! the DAC without requiring the CPU.</span>
<span class="doccomment">///!</span>
<span class="doccomment">///! In order to ensure alignment between the ADC sample batches and DAC output code batches, a DAC</span>
<span class="doccomment">///! output batch is always exactly 3 batches after the ADC batch that generated it.</span>
<span class="doccomment">///!</span>
<span class="doccomment">///! The DMA transfer for the DAC output codes utilizes a double-buffer mode to avoid losing any</span>
<span class="doccomment">///! transfer events generated by the timer (for example, when 2 update cycles occur before the DMA</span>
<span class="doccomment">///! transfer completion is handled). In this mode, by the time DMA swaps buffers, there is always a valid buffer in the</span>
<span class="doccomment">///! &quot;next-transfer&quot; double-buffer location for the DMA transfer. Once a transfer completes,</span>
<span class="doccomment">///! software then has exactly one batch duration to fill the next buffer before its</span>
<span class="doccomment">///! transfer begins. If software does not meet this deadline, old data will be repeatedly generated</span>
<span class="doccomment">///! on the output and output will be shifted by one batch.</span>
<span class="doccomment">///!</span>
<span class="doccomment">///! ## Multiple Samples to Single DAC Codes</span>
<span class="doccomment">///!</span>
<span class="doccomment">///! For some applications, it may be desirable to generate a single DAC code from multiple ADC</span>
<span class="doccomment">///! samples. In order to maintain timing characteristics between ADC samples and DAC code outputs,</span>
<span class="doccomment">///! applications are required to generate one DAC code for each ADC sample. To accomodate mapping</span>
<span class="doccomment">///! multiple inputs to a single output, the output code can be repeated a number of times in the</span>
<span class="doccomment">///! output buffer corresponding with the number of input samples that were used to generate it.</span>
<span class="doccomment">///!</span>
<span class="doccomment">///!</span>
<span class="doccomment">///! # Note</span>
<span class="doccomment">///!</span>
<span class="doccomment">///! There is a very small amount of latency between updating the two DACs due to bus matrix</span>
<span class="doccomment">///! priority. As such, one of the DACs will be updated marginally earlier before the other because</span>
<span class="doccomment">///! the DMA requests are generated simultaneously. This can be avoided by providing a known offset</span>
<span class="doccomment">///! to other DMA requests, which can be completed by setting e.g. DAC0&#39;s comparison to a</span>
<span class="doccomment">///! counter value of 2 and DAC1&#39;s comparison to a counter value of 3. This will have the effect of</span>
<span class="doccomment">///! generating the DAC updates with a known latency of 1 timer tick to each other and prevent the</span>
<span class="doccomment">///! DMAs from racing for the bus. As implemented, the DMA channels utilize natural priority of the</span>
<span class="doccomment">///! DMA channels to arbitrate which transfer occurs first.</span>
<span class="doccomment">///!</span>
<span class="doccomment">///!</span>
<span class="doccomment">///! # Limitations</span>
<span class="doccomment">///!</span>
<span class="doccomment">///! While double-buffered mode is used for DMA to avoid lost DAC-update events, there is no check</span>
<span class="doccomment">///! for re-use of a previously provided DAC output buffer. It is assumed that the DMA request is</span>
<span class="doccomment">///! served promptly after the transfer completes.</span>
<span class="kw">use</span> <span class="ident">stm32h7xx_hal</span> <span class="kw">as</span> <span class="ident">hal</span>;

<span class="kw">use</span> <span class="ident">mutex_trait::Mutex</span>;

<span class="kw">use</span> <span class="ident"><span class="kw">super</span>::design_parameters</span>::{<span class="ident">SampleBuffer</span>, <span class="ident">MAX_SAMPLE_BUFFER_SIZE</span>};
<span class="kw">use</span> <span class="ident"><span class="kw">super</span>::timers</span>;

<span class="kw">use</span> <span class="ident">core::convert::TryFrom</span>;

<span class="kw">use</span> <span class="ident">hal</span>::{
    <span class="ident">dma</span>::{
        <span class="ident">dma</span>::{<span class="ident">DMAReq</span>, <span class="ident">DmaConfig</span>},
        <span class="ident">traits::TargetAddress</span>,
        <span class="ident">DMAError</span>, <span class="ident">MemoryToPeripheral</span>, <span class="ident">Transfer</span>,
    },
    <span class="ident">spi</span>::{<span class="ident">HalDisabledSpi</span>, <span class="ident">HalEnabledSpi</span>, <span class="ident">HalSpi</span>},
};

<span class="comment">// The following global buffers are used for the DAC code DMA transfers. Two buffers are used for</span>
<span class="comment">// each transfer in a ping-pong buffer configuration (one is being prepared while the other is being</span>
<span class="comment">// processed). Note that the contents of AXI SRAM is uninitialized, so the buffer contents on</span>
<span class="comment">// startup are undefined. The dimensions are `ADC_BUF[adc_index][ping_pong_index][sample_index]`.</span>
<span class="attribute">#[<span class="ident">link_section</span> <span class="op">=</span> <span class="string">&quot;.axisram.buffers&quot;</span>]</span>
<span class="kw">static</span> <span class="kw-2">mut</span> <span class="ident">DAC_BUF</span>: [[<span class="ident">SampleBuffer</span>; <span class="number">2</span>]; <span class="number">2</span>] <span class="op">=</span>
    [[[<span class="number">0</span>; <span class="ident">MAX_SAMPLE_BUFFER_SIZE</span>]; <span class="number">2</span>]; <span class="number">2</span>];

<span class="doccomment">/// Custom type for referencing DAC output codes.</span>
<span class="doccomment">/// The internal integer is the raw code written to the DAC output register.</span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Copy</span>, <span class="ident">Clone</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">DacCode</span>(<span class="kw">pub</span> <span class="ident">u16</span>);
<span class="kw">impl</span> <span class="ident">DacCode</span> {
    <span class="comment">// The DAC output range in bipolar mode (including the external output op-amp) is +/- 4.096</span>
    <span class="comment">// V with 16-bit resolution. The anti-aliasing filter has an additional gain of 2.5.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">FULL_SCALE</span>: <span class="ident">f32</span> <span class="op">=</span> <span class="number">4.096</span> <span class="op">*</span> <span class="number">2.5</span>;
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">VOLT_PER_LSB</span>: <span class="ident">f32</span> <span class="op">=</span> <span class="op">-</span><span class="ident"><span class="self">Self</span>::FULL_SCALE</span> <span class="op">/</span> <span class="ident">i16::MIN</span> <span class="kw">as</span> <span class="ident">f32</span>;
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">LSB_PER_VOLT</span>: <span class="ident">f32</span> <span class="op">=</span> <span class="number">1.</span> <span class="op">/</span> <span class="ident"><span class="self">Self</span>::VOLT_PER_LSB</span>;
}

<span class="kw">impl</span> <span class="ident">TryFrom</span><span class="op">&lt;</span><span class="ident">f32</span><span class="op">&gt;</span> <span class="kw">for</span> <span class="ident">DacCode</span> {
    <span class="kw">type</span> <span class="ident">Error</span> <span class="op">=</span> ();

    <span class="kw">fn</span> <span class="ident">try_from</span>(<span class="ident">voltage</span>: <span class="ident">f32</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span><span class="ident">DacCode</span>, ()<span class="op">&gt;</span> {
        <span class="kw">let</span> <span class="ident">code</span> <span class="op">=</span> <span class="ident">voltage</span> <span class="op">*</span> <span class="ident"><span class="self">Self</span>::LSB_PER_VOLT</span>;
        <span class="kw">if</span> <span class="op">!</span>(<span class="ident">i16::MIN</span> <span class="kw">as</span> <span class="ident">f32</span>..<span class="op">=</span><span class="ident">i16::MAX</span> <span class="kw">as</span> <span class="ident">f32</span>).<span class="ident">contains</span>(<span class="kw-2">&amp;</span><span class="ident">code</span>) {
            <span class="prelude-val">Err</span>(())
        } <span class="kw">else</span> {
            <span class="prelude-val">Ok</span>(<span class="ident">DacCode::from</span>(<span class="ident">code</span> <span class="kw">as</span> <span class="ident">i16</span>))
        }
    }
}

<span class="kw">impl</span> <span class="ident">From</span><span class="op">&lt;</span><span class="ident">DacCode</span><span class="op">&gt;</span> <span class="kw">for</span> <span class="ident">f32</span> {
    <span class="kw">fn</span> <span class="ident">from</span>(<span class="ident">code</span>: <span class="ident">DacCode</span>) -&gt; <span class="ident">f32</span> {
        <span class="ident">i16::from</span>(<span class="ident">code</span>) <span class="kw">as</span> <span class="ident">f32</span> <span class="op">*</span> <span class="ident">DacCode::VOLT_PER_LSB</span>
    }
}

<span class="kw">impl</span> <span class="ident">From</span><span class="op">&lt;</span><span class="ident">DacCode</span><span class="op">&gt;</span> <span class="kw">for</span> <span class="ident">i16</span> {
    <span class="kw">fn</span> <span class="ident">from</span>(<span class="ident">code</span>: <span class="ident">DacCode</span>) -&gt; <span class="ident">i16</span> {
        (<span class="ident">code</span>.<span class="number">0</span> <span class="kw">as</span> <span class="ident">i16</span>).<span class="ident">wrapping_sub</span>(<span class="ident">i16::MIN</span>)
    }
}

<span class="kw">impl</span> <span class="ident">From</span><span class="op">&lt;</span><span class="ident">i16</span><span class="op">&gt;</span> <span class="kw">for</span> <span class="ident">DacCode</span> {
    <span class="doccomment">/// Encode signed 16-bit values into DAC offset binary for a bipolar output configuration.</span>
    <span class="kw">fn</span> <span class="ident">from</span>(<span class="ident">value</span>: <span class="ident">i16</span>) -&gt; <span class="self">Self</span> {
        <span class="self">Self</span>(<span class="ident">value</span>.<span class="ident">wrapping_add</span>(<span class="ident">i16::MIN</span>) <span class="kw">as</span> <span class="ident">u16</span>)
    }
}

<span class="kw">impl</span> <span class="ident">From</span><span class="op">&lt;</span><span class="ident">u16</span><span class="op">&gt;</span> <span class="kw">for</span> <span class="ident">DacCode</span> {
    <span class="doccomment">/// Create a dac code from the provided DAC output code.</span>
    <span class="kw">fn</span> <span class="ident">from</span>(<span class="ident">value</span>: <span class="ident">u16</span>) -&gt; <span class="self">Self</span> {
        <span class="self">Self</span>(<span class="ident">value</span>)
    }
}

<span class="macro">macro_rules!</span> <span class="ident">dac_output</span> {
    (<span class="macro-nonterminal">$</span><span class="macro-nonterminal">name</span>:<span class="ident">ident</span>, <span class="macro-nonterminal">$</span><span class="macro-nonterminal">index</span>:<span class="ident">literal</span>, <span class="macro-nonterminal">$</span><span class="macro-nonterminal">data_stream</span>:<span class="ident">ident</span>,
     <span class="macro-nonterminal">$</span><span class="macro-nonterminal">spi</span>:<span class="ident">ident</span>, <span class="macro-nonterminal">$</span><span class="macro-nonterminal">trigger_channel</span>:<span class="ident">ident</span>, <span class="macro-nonterminal">$</span><span class="macro-nonterminal">dma_req</span>:<span class="ident">ident</span>) =&gt; {
        <span class="doccomment">/// $spi is used as a type for indicating a DMA transfer into the SPI TX FIFO</span>
        <span class="kw">struct</span> <span class="macro-nonterminal">$</span><span class="macro-nonterminal">spi</span> {
            <span class="ident">spi</span>: <span class="ident">hal::spi::Spi</span><span class="op">&lt;</span><span class="ident">hal::stm32</span>::<span class="macro-nonterminal">$</span><span class="macro-nonterminal">spi</span>, <span class="ident">hal::spi::Disabled</span>, <span class="ident">u16</span><span class="op">&gt;</span>,
            <span class="ident">_channel</span>: <span class="ident">timers::tim2</span>::<span class="macro-nonterminal">$</span><span class="macro-nonterminal">trigger_channel</span>,
        }

        <span class="kw">impl</span> <span class="macro-nonterminal">$</span><span class="macro-nonterminal">spi</span> {
            <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">new</span>(
                <span class="ident">_channel</span>: <span class="ident">timers::tim2</span>::<span class="macro-nonterminal">$</span><span class="macro-nonterminal">trigger_channel</span>,
                <span class="ident">spi</span>: <span class="ident">hal::spi::Spi</span><span class="op">&lt;</span><span class="ident">hal::stm32</span>::<span class="macro-nonterminal">$</span><span class="macro-nonterminal">spi</span>, <span class="ident">hal::spi::Disabled</span>, <span class="ident">u16</span><span class="op">&gt;</span>,
            ) -&gt; <span class="self">Self</span> {
                <span class="self">Self</span> { <span class="ident">spi</span>, <span class="ident">_channel</span> }
            }

            <span class="doccomment">/// Start the SPI and begin operating in a DMA-driven transfer mode.</span>
            <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">start_dma</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>) {
                <span class="comment">// Allow the SPI FIFOs to operate using only DMA data channels.</span>
                <span class="self">self</span>.<span class="ident">spi</span>.<span class="ident">enable_dma_tx</span>();

                <span class="comment">// Enable SPI and start it in infinite transaction mode.</span>
                <span class="self">self</span>.<span class="ident">spi</span>.<span class="ident">inner</span>().<span class="ident">cr1</span>.<span class="ident">modify</span>(<span class="op">|</span><span class="kw">_</span>, <span class="ident">w</span><span class="op">|</span> <span class="ident">w</span>.<span class="ident">spe</span>().<span class="ident">set_bit</span>());
                <span class="self">self</span>.<span class="ident">spi</span>.<span class="ident">inner</span>().<span class="ident">cr1</span>.<span class="ident">modify</span>(<span class="op">|</span><span class="kw">_</span>, <span class="ident">w</span><span class="op">|</span> <span class="ident">w</span>.<span class="ident">cstart</span>().<span class="ident">started</span>());
            }
        }

        <span class="comment">// Note(unsafe): This is safe because the DMA request line is logically owned by this module.</span>
        <span class="comment">// Additionally, the SPI is owned by this structure and is known to be configured for u16 word</span>
        <span class="comment">// sizes.</span>
        <span class="kw">unsafe</span> <span class="kw">impl</span> <span class="ident">TargetAddress</span><span class="op">&lt;</span><span class="ident">MemoryToPeripheral</span><span class="op">&gt;</span> <span class="kw">for</span> <span class="macro-nonterminal">$</span><span class="macro-nonterminal">spi</span> {
            <span class="doccomment">/// SPI is configured to operate using 16-bit transfer words.</span>
            <span class="kw">type</span> <span class="ident">MemSize</span> <span class="op">=</span> <span class="ident">u16</span>;

            <span class="doccomment">/// SPI DMA requests are generated whenever TIM2 CHx ($dma_req) comparison occurs.</span>
            <span class="kw">const</span> <span class="ident">REQUEST_LINE</span>: <span class="prelude-ty">Option</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span> <span class="op">=</span> <span class="prelude-val">Some</span>(<span class="ident">DMAReq</span>::<span class="macro-nonterminal">$</span><span class="macro-nonterminal">dma_req</span> <span class="kw">as</span> <span class="ident">u8</span>);

            <span class="doccomment">/// Whenever the DMA request occurs, it should write into SPI&#39;s TX FIFO.</span>
            <span class="kw">fn</span> <span class="ident">address</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="ident">usize</span> {
                <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">spi</span>.<span class="ident">inner</span>().<span class="ident">txdr</span> <span class="kw">as</span> <span class="kw-2">*const</span> <span class="kw">_</span> <span class="kw">as</span> <span class="ident">usize</span>
            }
        }

        <span class="doccomment">/// Represents data associated with DAC.</span>
        <span class="kw">pub</span> <span class="kw">struct</span> <span class="macro-nonterminal">$</span><span class="macro-nonterminal">name</span> {
            <span class="comment">// Note: SPI TX functionality may not be used from this structure to ensure safety with DMA.</span>
            <span class="ident">transfer</span>: <span class="ident">Transfer</span><span class="op">&lt;</span>
                <span class="ident">hal::dma::dma</span>::<span class="macro-nonterminal">$</span><span class="macro-nonterminal">data_stream</span><span class="op">&lt;</span><span class="ident">hal::stm32::DMA1</span><span class="op">&gt;</span>,
                <span class="macro-nonterminal">$</span><span class="macro-nonterminal">spi</span>,
                <span class="ident">MemoryToPeripheral</span>,
                <span class="kw-2">&amp;</span><span class="lifetime">&#39;static</span> <span class="kw-2">mut</span> [<span class="ident">u16</span>],
                <span class="ident">hal::dma::DBTransfer</span>,
            <span class="op">&gt;</span>,
        }

        <span class="kw">impl</span> <span class="macro-nonterminal">$</span><span class="macro-nonterminal">name</span> {
            <span class="doccomment">/// Construct the DAC output channel.</span>
            <span class="doccomment">///</span>
            <span class="doccomment">/// # Args</span>
            <span class="doccomment">/// * `spi` - The SPI interface used to communicate with the ADC.</span>
            <span class="doccomment">/// * `stream` - The DMA stream used to write DAC codes over SPI.</span>
            <span class="doccomment">/// * `trigger_channel` - The sampling timer output compare channel for update triggers.</span>
            <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">new</span>(
                <span class="ident">spi</span>: <span class="ident">hal::spi::Spi</span><span class="op">&lt;</span><span class="ident">hal::stm32</span>::<span class="macro-nonterminal">$</span><span class="macro-nonterminal">spi</span>, <span class="ident">hal::spi::Enabled</span>, <span class="ident">u16</span><span class="op">&gt;</span>,
                <span class="ident">stream</span>: <span class="ident">hal::dma::dma</span>::<span class="macro-nonterminal">$</span><span class="macro-nonterminal">data_stream</span><span class="op">&lt;</span><span class="ident">hal::stm32::DMA1</span><span class="op">&gt;</span>,
                <span class="ident">trigger_channel</span>: <span class="ident">timers::tim2</span>::<span class="macro-nonterminal">$</span><span class="macro-nonterminal">trigger_channel</span>,
                <span class="ident">batch_size</span>: <span class="ident">usize</span>,
            ) -&gt; <span class="self">Self</span> {
                <span class="comment">// Generate DMA events when an output compare of the timer hitting zero (timer roll over)</span>
                <span class="comment">// occurs.</span>
                <span class="ident">trigger_channel</span>.<span class="ident">listen_dma</span>();
                <span class="ident">trigger_channel</span>.<span class="ident">to_output_compare</span>(<span class="number">4</span> <span class="op">+</span> <span class="macro-nonterminal">$</span><span class="macro-nonterminal">index</span>);

                <span class="comment">// The stream constantly writes to the TX FIFO to write new update codes.</span>
                <span class="kw">let</span> <span class="ident">trigger_config</span> <span class="op">=</span> <span class="ident">DmaConfig::default</span>()
                    .<span class="ident">memory_increment</span>(<span class="bool-val">true</span>)
                    .<span class="ident">double_buffer</span>(<span class="bool-val">true</span>)
                    .<span class="ident">peripheral_increment</span>(<span class="bool-val">false</span>);

                <span class="comment">// Listen for any potential SPI error signals, which may indicate that we are not generating</span>
                <span class="comment">// update codes.</span>
                <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">spi</span> <span class="op">=</span> <span class="ident">spi</span>.<span class="ident">disable</span>();
                <span class="ident">spi</span>.<span class="ident">listen</span>(<span class="ident">hal::spi::Event::Error</span>);

                <span class="comment">// AXISRAM is uninitialized. As such, we manually initialize it for a 0V DAC output</span>
                <span class="comment">// here before starting the transfer .</span>
                <span class="comment">// Note(unsafe): We currently own all DAC_BUF[index] buffers and are not using them</span>
                <span class="comment">// elsewhere, so it is safe to access them here.</span>
                <span class="kw">for</span> <span class="ident">buf</span> <span class="kw">in</span> <span class="kw">unsafe</span> { <span class="ident">DAC_BUF</span>[<span class="macro-nonterminal">$</span><span class="macro-nonterminal">index</span>].<span class="ident">iter_mut</span>() } {
                    <span class="kw">for</span> <span class="ident">byte</span> <span class="kw">in</span> <span class="ident">buf</span>.<span class="ident">iter_mut</span>() {
                        <span class="kw-2">*</span><span class="ident">byte</span> <span class="op">=</span> <span class="ident">DacCode::try_from</span>(<span class="number">0.0f32</span>).<span class="ident">unwrap</span>().<span class="number">0</span>;
                    }
                }

                <span class="comment">// Construct the trigger stream to write from memory to the peripheral.</span>
                <span class="kw">let</span> <span class="ident">transfer</span>: <span class="ident">Transfer</span><span class="op">&lt;</span><span class="kw">_</span>, <span class="kw">_</span>, <span class="ident">MemoryToPeripheral</span>, <span class="kw">_</span>, <span class="kw">_</span><span class="op">&gt;</span> <span class="op">=</span>
                    <span class="ident">Transfer::init</span>(
                        <span class="ident">stream</span>,
                        <span class="macro-nonterminal">$</span><span class="macro-nonterminal">spi::new</span>(<span class="ident">trigger_channel</span>, <span class="ident">spi</span>),
                        <span class="comment">// Note(unsafe): This buffer is only used once and provided for the DMA transfer.</span>
                        <span class="kw">unsafe</span> { <span class="kw-2">&amp;mut</span> <span class="ident">DAC_BUF</span>[<span class="macro-nonterminal">$</span><span class="macro-nonterminal">index</span>][<span class="number">0</span>][..<span class="ident">batch_size</span>] },
                        <span class="comment">// Note(unsafe): This buffer is only used once and provided for the DMA transfer.</span>
                        <span class="kw">unsafe</span> { <span class="prelude-val">Some</span>(<span class="kw-2">&amp;mut</span> <span class="ident">DAC_BUF</span>[<span class="macro-nonterminal">$</span><span class="macro-nonterminal">index</span>][<span class="number">1</span>][..<span class="ident">batch_size</span>]) },
                        <span class="ident">trigger_config</span>,
                    );

                <span class="self">Self</span> { <span class="ident">transfer</span> }
            }

            <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">start</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>) {
                <span class="self">self</span>.<span class="ident">transfer</span>.<span class="ident">start</span>(<span class="op">|</span><span class="ident">spi</span><span class="op">|</span> <span class="ident">spi</span>.<span class="ident">start_dma</span>());
            }

            <span class="doccomment">/// Wait for the transfer of the currently active buffer to complete,</span>
            <span class="doccomment">/// then call a function on the now inactive buffer and acknowledge the</span>
            <span class="doccomment">/// transfer complete flag.</span>
            <span class="doccomment">///</span>
            <span class="doccomment">/// NOTE(unsafe): Memory safety and access ordering is not guaranteed</span>
            <span class="doccomment">/// (see the HAL DMA docs).</span>
            <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">with_buffer</span><span class="op">&lt;</span><span class="ident">F</span>, <span class="ident">R</span><span class="op">&gt;</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">f</span>: <span class="ident">F</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span><span class="ident">R</span>, <span class="ident">DMAError</span><span class="op">&gt;</span>
            <span class="kw">where</span>
                <span class="ident">F</span>: <span class="ident">FnOnce</span>(<span class="kw-2">&amp;mut</span> <span class="kw-2">&amp;</span><span class="lifetime">&#39;static</span> <span class="kw-2">mut</span> [<span class="ident">u16</span>]) -&gt; <span class="ident">R</span>,
            {
                <span class="kw">unsafe</span> {
                    <span class="self">self</span>.<span class="ident">transfer</span>.<span class="ident">next_dbm_transfer_with</span>(<span class="op">|</span><span class="ident">buf</span>, <span class="ident">_current</span><span class="op">|</span> <span class="ident">f</span>(<span class="ident">buf</span>))
                }
            }
        }

        <span class="comment">// This is not actually a Mutex. It only re-uses the semantics and macros of mutex-trait</span>
        <span class="comment">// to reduce rightward drift when jointly calling `with_buffer(f)` on multiple DAC/ADCs.</span>
        <span class="kw">impl</span> <span class="ident">Mutex</span> <span class="kw">for</span> <span class="macro-nonterminal">$</span><span class="macro-nonterminal">name</span> {
            <span class="kw">type</span> <span class="ident">Data</span> <span class="op">=</span> <span class="kw-2">&amp;</span><span class="lifetime">&#39;static</span> <span class="kw-2">mut</span> [<span class="ident">u16</span>];
            <span class="kw">fn</span> <span class="ident">lock</span><span class="op">&lt;</span><span class="ident">R</span><span class="op">&gt;</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">f</span>: <span class="kw">impl</span> <span class="ident">FnOnce</span>(<span class="kw-2">&amp;mut</span> <span class="ident"><span class="self">Self</span>::Data</span>) -&gt; <span class="ident">R</span>) -&gt; <span class="ident">R</span> {
                <span class="self">self</span>.<span class="ident">with_buffer</span>(<span class="ident">f</span>).<span class="ident">unwrap</span>()
            }
        }
    };
}

<span class="macro">dac_output!</span>(<span class="ident">Dac0Output</span>, <span class="number">0</span>, <span class="ident">Stream6</span>, <span class="ident">SPI4</span>, <span class="ident">Channel3</span>, <span class="ident">TIM2_CH3</span>);
<span class="macro">dac_output!</span>(<span class="ident">Dac1Output</span>, <span class="number">1</span>, <span class="ident">Stream7</span>, <span class="ident">SPI5</span>, <span class="ident">Channel4</span>, <span class="ident">TIM2_CH4</span>);
</code></pre></div>
</section><section id="search" class="content hidden"></section></div></main><div id="rustdoc-vars" data-root-path="../../../" data-current-crate="stabilizer" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.60.0 (7737e0b5c 2022-04-04)" ></div>
</body></html>