{
  "module_name": "dcore0_tpc0_qm_regs.h",
  "hash_id": "1b10e318e9330b2e125d2c16c7f022ead0f1cb621b93be9e36e36d487912f3ba",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi2/asic_reg/dcore0_tpc0_qm_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_DCORE0_TPC0_QM_REGS_H_\n#define ASIC_REG_DCORE0_TPC0_QM_REGS_H_\n\n \n\n#define mmDCORE0_TPC0_QM_GLBL_CFG0 0x400A000\n\n#define mmDCORE0_TPC0_QM_GLBL_CFG1 0x400A004\n\n#define mmDCORE0_TPC0_QM_GLBL_CFG2 0x400A008\n\n#define mmDCORE0_TPC0_QM_GLBL_ERR_CFG 0x400A00C\n\n#define mmDCORE0_TPC0_QM_GLBL_ERR_CFG1 0x400A010\n\n#define mmDCORE0_TPC0_QM_GLBL_ERR_ARC_HALT_EN 0x400A014\n\n#define mmDCORE0_TPC0_QM_GLBL_AXCACHE 0x400A018\n\n#define mmDCORE0_TPC0_QM_GLBL_STS0 0x400A01C\n\n#define mmDCORE0_TPC0_QM_GLBL_STS1 0x400A020\n\n#define mmDCORE0_TPC0_QM_GLBL_ERR_STS_0 0x400A024\n\n#define mmDCORE0_TPC0_QM_GLBL_ERR_STS_1 0x400A028\n\n#define mmDCORE0_TPC0_QM_GLBL_ERR_STS_2 0x400A02C\n\n#define mmDCORE0_TPC0_QM_GLBL_ERR_STS_3 0x400A030\n\n#define mmDCORE0_TPC0_QM_GLBL_ERR_STS_4 0x400A034\n\n#define mmDCORE0_TPC0_QM_GLBL_ERR_MSG_EN_0 0x400A038\n\n#define mmDCORE0_TPC0_QM_GLBL_ERR_MSG_EN_1 0x400A03C\n\n#define mmDCORE0_TPC0_QM_GLBL_ERR_MSG_EN_2 0x400A040\n\n#define mmDCORE0_TPC0_QM_GLBL_ERR_MSG_EN_3 0x400A044\n\n#define mmDCORE0_TPC0_QM_GLBL_ERR_MSG_EN_4 0x400A048\n\n#define mmDCORE0_TPC0_QM_GLBL_PROT 0x400A04C\n\n#define mmDCORE0_TPC0_QM_PQ_BASE_LO_0 0x400A050\n\n#define mmDCORE0_TPC0_QM_PQ_BASE_LO_1 0x400A054\n\n#define mmDCORE0_TPC0_QM_PQ_BASE_LO_2 0x400A058\n\n#define mmDCORE0_TPC0_QM_PQ_BASE_LO_3 0x400A05C\n\n#define mmDCORE0_TPC0_QM_PQ_BASE_HI_0 0x400A060\n\n#define mmDCORE0_TPC0_QM_PQ_BASE_HI_1 0x400A064\n\n#define mmDCORE0_TPC0_QM_PQ_BASE_HI_2 0x400A068\n\n#define mmDCORE0_TPC0_QM_PQ_BASE_HI_3 0x400A06C\n\n#define mmDCORE0_TPC0_QM_PQ_SIZE_0 0x400A070\n\n#define mmDCORE0_TPC0_QM_PQ_SIZE_1 0x400A074\n\n#define mmDCORE0_TPC0_QM_PQ_SIZE_2 0x400A078\n\n#define mmDCORE0_TPC0_QM_PQ_SIZE_3 0x400A07C\n\n#define mmDCORE0_TPC0_QM_PQ_PI_0 0x400A080\n\n#define mmDCORE0_TPC0_QM_PQ_PI_1 0x400A084\n\n#define mmDCORE0_TPC0_QM_PQ_PI_2 0x400A088\n\n#define mmDCORE0_TPC0_QM_PQ_PI_3 0x400A08C\n\n#define mmDCORE0_TPC0_QM_PQ_CI_0 0x400A090\n\n#define mmDCORE0_TPC0_QM_PQ_CI_1 0x400A094\n\n#define mmDCORE0_TPC0_QM_PQ_CI_2 0x400A098\n\n#define mmDCORE0_TPC0_QM_PQ_CI_3 0x400A09C\n\n#define mmDCORE0_TPC0_QM_PQ_CFG0_0 0x400A0A0\n\n#define mmDCORE0_TPC0_QM_PQ_CFG0_1 0x400A0A4\n\n#define mmDCORE0_TPC0_QM_PQ_CFG0_2 0x400A0A8\n\n#define mmDCORE0_TPC0_QM_PQ_CFG0_3 0x400A0AC\n\n#define mmDCORE0_TPC0_QM_PQ_CFG1_0 0x400A0B0\n\n#define mmDCORE0_TPC0_QM_PQ_CFG1_1 0x400A0B4\n\n#define mmDCORE0_TPC0_QM_PQ_CFG1_2 0x400A0B8\n\n#define mmDCORE0_TPC0_QM_PQ_CFG1_3 0x400A0BC\n\n#define mmDCORE0_TPC0_QM_PQ_STS0_0 0x400A0C0\n\n#define mmDCORE0_TPC0_QM_PQ_STS0_1 0x400A0C4\n\n#define mmDCORE0_TPC0_QM_PQ_STS0_2 0x400A0C8\n\n#define mmDCORE0_TPC0_QM_PQ_STS0_3 0x400A0CC\n\n#define mmDCORE0_TPC0_QM_PQ_STS1_0 0x400A0D0\n\n#define mmDCORE0_TPC0_QM_PQ_STS1_1 0x400A0D4\n\n#define mmDCORE0_TPC0_QM_PQ_STS1_2 0x400A0D8\n\n#define mmDCORE0_TPC0_QM_PQ_STS1_3 0x400A0DC\n\n#define mmDCORE0_TPC0_QM_CQ_CFG0_0 0x400A0E0\n\n#define mmDCORE0_TPC0_QM_CQ_CFG0_1 0x400A0E4\n\n#define mmDCORE0_TPC0_QM_CQ_CFG0_2 0x400A0E8\n\n#define mmDCORE0_TPC0_QM_CQ_CFG0_3 0x400A0EC\n\n#define mmDCORE0_TPC0_QM_CQ_CFG0_4 0x400A0F0\n\n#define mmDCORE0_TPC0_QM_CQ_STS0_0 0x400A0F4\n\n#define mmDCORE0_TPC0_QM_CQ_STS0_1 0x400A0F8\n\n#define mmDCORE0_TPC0_QM_CQ_STS0_2 0x400A0FC\n\n#define mmDCORE0_TPC0_QM_CQ_STS0_3 0x400A100\n\n#define mmDCORE0_TPC0_QM_CQ_STS0_4 0x400A104\n\n#define mmDCORE0_TPC0_QM_CQ_CFG1_0 0x400A108\n\n#define mmDCORE0_TPC0_QM_CQ_CFG1_1 0x400A10C\n\n#define mmDCORE0_TPC0_QM_CQ_CFG1_2 0x400A110\n\n#define mmDCORE0_TPC0_QM_CQ_CFG1_3 0x400A114\n\n#define mmDCORE0_TPC0_QM_CQ_CFG1_4 0x400A118\n\n#define mmDCORE0_TPC0_QM_CQ_STS1_0 0x400A11C\n\n#define mmDCORE0_TPC0_QM_CQ_STS1_1 0x400A120\n\n#define mmDCORE0_TPC0_QM_CQ_STS1_2 0x400A124\n\n#define mmDCORE0_TPC0_QM_CQ_STS1_3 0x400A128\n\n#define mmDCORE0_TPC0_QM_CQ_STS1_4 0x400A12C\n\n#define mmDCORE0_TPC0_QM_CQ_PTR_LO_0 0x400A150\n\n#define mmDCORE0_TPC0_QM_CQ_PTR_HI_0 0x400A154\n\n#define mmDCORE0_TPC0_QM_CQ_TSIZE_0 0x400A158\n\n#define mmDCORE0_TPC0_QM_CQ_CTL_0 0x400A15C\n\n#define mmDCORE0_TPC0_QM_CQ_PTR_LO_1 0x400A160\n\n#define mmDCORE0_TPC0_QM_CQ_PTR_HI_1 0x400A164\n\n#define mmDCORE0_TPC0_QM_CQ_TSIZE_1 0x400A168\n\n#define mmDCORE0_TPC0_QM_CQ_CTL_1 0x400A16C\n\n#define mmDCORE0_TPC0_QM_CQ_PTR_LO_2 0x400A170\n\n#define mmDCORE0_TPC0_QM_CQ_PTR_HI_2 0x400A174\n\n#define mmDCORE0_TPC0_QM_CQ_TSIZE_2 0x400A178\n\n#define mmDCORE0_TPC0_QM_CQ_CTL_2 0x400A17C\n\n#define mmDCORE0_TPC0_QM_CQ_PTR_LO_3 0x400A180\n\n#define mmDCORE0_TPC0_QM_CQ_PTR_HI_3 0x400A184\n\n#define mmDCORE0_TPC0_QM_CQ_TSIZE_3 0x400A188\n\n#define mmDCORE0_TPC0_QM_CQ_CTL_3 0x400A18C\n\n#define mmDCORE0_TPC0_QM_CQ_PTR_LO_4 0x400A190\n\n#define mmDCORE0_TPC0_QM_CQ_PTR_HI_4 0x400A194\n\n#define mmDCORE0_TPC0_QM_CQ_TSIZE_4 0x400A198\n\n#define mmDCORE0_TPC0_QM_CQ_CTL_4 0x400A19C\n\n#define mmDCORE0_TPC0_QM_CQ_TSIZE_STS_0 0x400A1A0\n\n#define mmDCORE0_TPC0_QM_CQ_TSIZE_STS_1 0x400A1A4\n\n#define mmDCORE0_TPC0_QM_CQ_TSIZE_STS_2 0x400A1A8\n\n#define mmDCORE0_TPC0_QM_CQ_TSIZE_STS_3 0x400A1AC\n\n#define mmDCORE0_TPC0_QM_CQ_TSIZE_STS_4 0x400A1B0\n\n#define mmDCORE0_TPC0_QM_CQ_PTR_LO_STS_0 0x400A1B4\n\n#define mmDCORE0_TPC0_QM_CQ_PTR_LO_STS_1 0x400A1B8\n\n#define mmDCORE0_TPC0_QM_CQ_PTR_LO_STS_2 0x400A1BC\n\n#define mmDCORE0_TPC0_QM_CQ_PTR_LO_STS_3 0x400A1C0\n\n#define mmDCORE0_TPC0_QM_CQ_PTR_LO_STS_4 0x400A1C4\n\n#define mmDCORE0_TPC0_QM_CQ_PTR_HI_STS_0 0x400A1C8\n\n#define mmDCORE0_TPC0_QM_CQ_PTR_HI_STS_1 0x400A1CC\n\n#define mmDCORE0_TPC0_QM_CQ_PTR_HI_STS_2 0x400A1D0\n\n#define mmDCORE0_TPC0_QM_CQ_PTR_HI_STS_3 0x400A1D4\n\n#define mmDCORE0_TPC0_QM_CQ_PTR_HI_STS_4 0x400A1D8\n\n#define mmDCORE0_TPC0_QM_CQ_IFIFO_STS_0 0x400A1DC\n\n#define mmDCORE0_TPC0_QM_CQ_IFIFO_STS_1 0x400A1E0\n\n#define mmDCORE0_TPC0_QM_CQ_IFIFO_STS_2 0x400A1E4\n\n#define mmDCORE0_TPC0_QM_CQ_IFIFO_STS_3 0x400A1E8\n\n#define mmDCORE0_TPC0_QM_CQ_IFIFO_STS_4 0x400A1EC\n\n#define mmDCORE0_TPC0_QM_CP_MSG_BASE0_ADDR_LO_0 0x400A1F0\n\n#define mmDCORE0_TPC0_QM_CP_MSG_BASE0_ADDR_LO_1 0x400A1F4\n\n#define mmDCORE0_TPC0_QM_CP_MSG_BASE0_ADDR_LO_2 0x400A1F8\n\n#define mmDCORE0_TPC0_QM_CP_MSG_BASE0_ADDR_LO_3 0x400A1FC\n\n#define mmDCORE0_TPC0_QM_CP_MSG_BASE0_ADDR_LO_4 0x400A200\n\n#define mmDCORE0_TPC0_QM_CP_MSG_BASE0_ADDR_HI_0 0x400A204\n\n#define mmDCORE0_TPC0_QM_CP_MSG_BASE0_ADDR_HI_1 0x400A208\n\n#define mmDCORE0_TPC0_QM_CP_MSG_BASE0_ADDR_HI_2 0x400A20C\n\n#define mmDCORE0_TPC0_QM_CP_MSG_BASE0_ADDR_HI_3 0x400A210\n\n#define mmDCORE0_TPC0_QM_CP_MSG_BASE0_ADDR_HI_4 0x400A214\n\n#define mmDCORE0_TPC0_QM_CP_MSG_BASE1_ADDR_LO_0 0x400A218\n\n#define mmDCORE0_TPC0_QM_CP_MSG_BASE1_ADDR_LO_1 0x400A21C\n\n#define mmDCORE0_TPC0_QM_CP_MSG_BASE1_ADDR_LO_2 0x400A220\n\n#define mmDCORE0_TPC0_QM_CP_MSG_BASE1_ADDR_LO_3 0x400A224\n\n#define mmDCORE0_TPC0_QM_CP_MSG_BASE1_ADDR_LO_4 0x400A228\n\n#define mmDCORE0_TPC0_QM_CP_MSG_BASE1_ADDR_HI_0 0x400A22C\n\n#define mmDCORE0_TPC0_QM_CP_MSG_BASE1_ADDR_HI_1 0x400A230\n\n#define mmDCORE0_TPC0_QM_CP_MSG_BASE1_ADDR_HI_2 0x400A234\n\n#define mmDCORE0_TPC0_QM_CP_MSG_BASE1_ADDR_HI_3 0x400A238\n\n#define mmDCORE0_TPC0_QM_CP_MSG_BASE1_ADDR_HI_4 0x400A23C\n\n#define mmDCORE0_TPC0_QM_CP_MSG_BASE2_ADDR_LO_0 0x400A240\n\n#define mmDCORE0_TPC0_QM_CP_MSG_BASE2_ADDR_LO_1 0x400A244\n\n#define mmDCORE0_TPC0_QM_CP_MSG_BASE2_ADDR_LO_2 0x400A248\n\n#define mmDCORE0_TPC0_QM_CP_MSG_BASE2_ADDR_LO_3 0x400A24C\n\n#define mmDCORE0_TPC0_QM_CP_MSG_BASE2_ADDR_LO_4 0x400A250\n\n#define mmDCORE0_TPC0_QM_CP_MSG_BASE2_ADDR_HI_0 0x400A254\n\n#define mmDCORE0_TPC0_QM_CP_MSG_BASE2_ADDR_HI_1 0x400A258\n\n#define mmDCORE0_TPC0_QM_CP_MSG_BASE2_ADDR_HI_2 0x400A25C\n\n#define mmDCORE0_TPC0_QM_CP_MSG_BASE2_ADDR_HI_3 0x400A260\n\n#define mmDCORE0_TPC0_QM_CP_MSG_BASE2_ADDR_HI_4 0x400A264\n\n#define mmDCORE0_TPC0_QM_CP_MSG_BASE3_ADDR_LO_0 0x400A268\n\n#define mmDCORE0_TPC0_QM_CP_MSG_BASE3_ADDR_LO_1 0x400A26C\n\n#define mmDCORE0_TPC0_QM_CP_MSG_BASE3_ADDR_LO_2 0x400A270\n\n#define mmDCORE0_TPC0_QM_CP_MSG_BASE3_ADDR_LO_3 0x400A274\n\n#define mmDCORE0_TPC0_QM_CP_MSG_BASE3_ADDR_LO_4 0x400A278\n\n#define mmDCORE0_TPC0_QM_CP_MSG_BASE3_ADDR_HI_0 0x400A27C\n\n#define mmDCORE0_TPC0_QM_CP_MSG_BASE3_ADDR_HI_1 0x400A280\n\n#define mmDCORE0_TPC0_QM_CP_MSG_BASE3_ADDR_HI_2 0x400A284\n\n#define mmDCORE0_TPC0_QM_CP_MSG_BASE3_ADDR_HI_3 0x400A288\n\n#define mmDCORE0_TPC0_QM_CP_MSG_BASE3_ADDR_HI_4 0x400A28C\n\n#define mmDCORE0_TPC0_QM_CP_FENCE0_RDATA_0 0x400A290\n\n#define mmDCORE0_TPC0_QM_CP_FENCE0_RDATA_1 0x400A294\n\n#define mmDCORE0_TPC0_QM_CP_FENCE0_RDATA_2 0x400A298\n\n#define mmDCORE0_TPC0_QM_CP_FENCE0_RDATA_3 0x400A29C\n\n#define mmDCORE0_TPC0_QM_CP_FENCE0_RDATA_4 0x400A2A0\n\n#define mmDCORE0_TPC0_QM_CP_FENCE1_RDATA_0 0x400A2A4\n\n#define mmDCORE0_TPC0_QM_CP_FENCE1_RDATA_1 0x400A2A8\n\n#define mmDCORE0_TPC0_QM_CP_FENCE1_RDATA_2 0x400A2AC\n\n#define mmDCORE0_TPC0_QM_CP_FENCE1_RDATA_3 0x400A2B0\n\n#define mmDCORE0_TPC0_QM_CP_FENCE1_RDATA_4 0x400A2B4\n\n#define mmDCORE0_TPC0_QM_CP_FENCE2_RDATA_0 0x400A2B8\n\n#define mmDCORE0_TPC0_QM_CP_FENCE2_RDATA_1 0x400A2BC\n\n#define mmDCORE0_TPC0_QM_CP_FENCE2_RDATA_2 0x400A2C0\n\n#define mmDCORE0_TPC0_QM_CP_FENCE2_RDATA_3 0x400A2C4\n\n#define mmDCORE0_TPC0_QM_CP_FENCE2_RDATA_4 0x400A2C8\n\n#define mmDCORE0_TPC0_QM_CP_FENCE3_RDATA_0 0x400A2CC\n\n#define mmDCORE0_TPC0_QM_CP_FENCE3_RDATA_1 0x400A2D0\n\n#define mmDCORE0_TPC0_QM_CP_FENCE3_RDATA_2 0x400A2D4\n\n#define mmDCORE0_TPC0_QM_CP_FENCE3_RDATA_3 0x400A2D8\n\n#define mmDCORE0_TPC0_QM_CP_FENCE3_RDATA_4 0x400A2DC\n\n#define mmDCORE0_TPC0_QM_CP_FENCE0_CNT_0 0x400A2E0\n\n#define mmDCORE0_TPC0_QM_CP_FENCE0_CNT_1 0x400A2E4\n\n#define mmDCORE0_TPC0_QM_CP_FENCE0_CNT_2 0x400A2E8\n\n#define mmDCORE0_TPC0_QM_CP_FENCE0_CNT_3 0x400A2EC\n\n#define mmDCORE0_TPC0_QM_CP_FENCE0_CNT_4 0x400A2F0\n\n#define mmDCORE0_TPC0_QM_CP_FENCE1_CNT_0 0x400A2F4\n\n#define mmDCORE0_TPC0_QM_CP_FENCE1_CNT_1 0x400A2F8\n\n#define mmDCORE0_TPC0_QM_CP_FENCE1_CNT_2 0x400A2FC\n\n#define mmDCORE0_TPC0_QM_CP_FENCE1_CNT_3 0x400A300\n\n#define mmDCORE0_TPC0_QM_CP_FENCE1_CNT_4 0x400A304\n\n#define mmDCORE0_TPC0_QM_CP_FENCE2_CNT_0 0x400A308\n\n#define mmDCORE0_TPC0_QM_CP_FENCE2_CNT_1 0x400A30C\n\n#define mmDCORE0_TPC0_QM_CP_FENCE2_CNT_2 0x400A310\n\n#define mmDCORE0_TPC0_QM_CP_FENCE2_CNT_3 0x400A314\n\n#define mmDCORE0_TPC0_QM_CP_FENCE2_CNT_4 0x400A318\n\n#define mmDCORE0_TPC0_QM_CP_FENCE3_CNT_0 0x400A31C\n\n#define mmDCORE0_TPC0_QM_CP_FENCE3_CNT_1 0x400A320\n\n#define mmDCORE0_TPC0_QM_CP_FENCE3_CNT_2 0x400A324\n\n#define mmDCORE0_TPC0_QM_CP_FENCE3_CNT_3 0x400A328\n\n#define mmDCORE0_TPC0_QM_CP_FENCE3_CNT_4 0x400A32C\n\n#define mmDCORE0_TPC0_QM_CP_BARRIER_CFG 0x400A330\n\n#define mmDCORE0_TPC0_QM_CP_LDMA_SRC_BASE_LO_OFFSET 0x400A334\n\n#define mmDCORE0_TPC0_QM_CP_LDMA_DST_BASE_LO_OFFSET 0x400A338\n\n#define mmDCORE0_TPC0_QM_CP_LDMA_TSIZE_OFFSET 0x400A33C\n\n#define mmDCORE0_TPC0_QM_CP_CQ_PTR_LO_OFFSET_0 0x400A340\n\n#define mmDCORE0_TPC0_QM_CP_CQ_PTR_LO_OFFSET_1 0x400A344\n\n#define mmDCORE0_TPC0_QM_CP_CQ_PTR_LO_OFFSET_2 0x400A348\n\n#define mmDCORE0_TPC0_QM_CP_CQ_PTR_LO_OFFSET_3 0x400A34C\n\n#define mmDCORE0_TPC0_QM_CP_CQ_PTR_LO_OFFSET_4 0x400A350\n\n#define mmDCORE0_TPC0_QM_CP_STS_0 0x400A368\n\n#define mmDCORE0_TPC0_QM_CP_STS_1 0x400A36C\n\n#define mmDCORE0_TPC0_QM_CP_STS_2 0x400A370\n\n#define mmDCORE0_TPC0_QM_CP_STS_3 0x400A374\n\n#define mmDCORE0_TPC0_QM_CP_STS_4 0x400A378\n\n#define mmDCORE0_TPC0_QM_CP_CURRENT_INST_LO_0 0x400A37C\n\n#define mmDCORE0_TPC0_QM_CP_CURRENT_INST_LO_1 0x400A380\n\n#define mmDCORE0_TPC0_QM_CP_CURRENT_INST_LO_2 0x400A384\n\n#define mmDCORE0_TPC0_QM_CP_CURRENT_INST_LO_3 0x400A388\n\n#define mmDCORE0_TPC0_QM_CP_CURRENT_INST_LO_4 0x400A38C\n\n#define mmDCORE0_TPC0_QM_CP_CURRENT_INST_HI_0 0x400A390\n\n#define mmDCORE0_TPC0_QM_CP_CURRENT_INST_HI_1 0x400A394\n\n#define mmDCORE0_TPC0_QM_CP_CURRENT_INST_HI_2 0x400A398\n\n#define mmDCORE0_TPC0_QM_CP_CURRENT_INST_HI_3 0x400A39C\n\n#define mmDCORE0_TPC0_QM_CP_CURRENT_INST_HI_4 0x400A3A0\n\n#define mmDCORE0_TPC0_QM_CP_PRED_0 0x400A3A4\n\n#define mmDCORE0_TPC0_QM_CP_PRED_1 0x400A3A8\n\n#define mmDCORE0_TPC0_QM_CP_PRED_2 0x400A3AC\n\n#define mmDCORE0_TPC0_QM_CP_PRED_3 0x400A3B0\n\n#define mmDCORE0_TPC0_QM_CP_PRED_4 0x400A3B4\n\n#define mmDCORE0_TPC0_QM_CP_PRED_UPEN_0 0x400A3B8\n\n#define mmDCORE0_TPC0_QM_CP_PRED_UPEN_1 0x400A3BC\n\n#define mmDCORE0_TPC0_QM_CP_PRED_UPEN_2 0x400A3C0\n\n#define mmDCORE0_TPC0_QM_CP_PRED_UPEN_3 0x400A3C4\n\n#define mmDCORE0_TPC0_QM_CP_PRED_UPEN_4 0x400A3C8\n\n#define mmDCORE0_TPC0_QM_CP_DBG_0_0 0x400A3CC\n\n#define mmDCORE0_TPC0_QM_CP_DBG_0_1 0x400A3D0\n\n#define mmDCORE0_TPC0_QM_CP_DBG_0_2 0x400A3D4\n\n#define mmDCORE0_TPC0_QM_CP_DBG_0_3 0x400A3D8\n\n#define mmDCORE0_TPC0_QM_CP_DBG_0_4 0x400A3DC\n\n#define mmDCORE0_TPC0_QM_CP_CPDMA_UP_CRED_0 0x400A3E0\n\n#define mmDCORE0_TPC0_QM_CP_CPDMA_UP_CRED_1 0x400A3E4\n\n#define mmDCORE0_TPC0_QM_CP_CPDMA_UP_CRED_2 0x400A3E8\n\n#define mmDCORE0_TPC0_QM_CP_CPDMA_UP_CRED_3 0x400A3EC\n\n#define mmDCORE0_TPC0_QM_CP_CPDMA_UP_CRED_4 0x400A3F0\n\n#define mmDCORE0_TPC0_QM_CP_IN_DATA_LO_0 0x400A3F4\n\n#define mmDCORE0_TPC0_QM_CP_IN_DATA_LO_1 0x400A3F8\n\n#define mmDCORE0_TPC0_QM_CP_IN_DATA_LO_2 0x400A3FC\n\n#define mmDCORE0_TPC0_QM_CP_IN_DATA_LO_3 0x400A400\n\n#define mmDCORE0_TPC0_QM_CP_IN_DATA_LO_4 0x400A404\n\n#define mmDCORE0_TPC0_QM_CP_IN_DATA_HI_0 0x400A408\n\n#define mmDCORE0_TPC0_QM_CP_IN_DATA_HI_1 0x400A40C\n\n#define mmDCORE0_TPC0_QM_CP_IN_DATA_HI_2 0x400A410\n\n#define mmDCORE0_TPC0_QM_CP_IN_DATA_HI_3 0x400A414\n\n#define mmDCORE0_TPC0_QM_CP_IN_DATA_HI_4 0x400A418\n\n#define mmDCORE0_TPC0_QM_PQC_HBW_BASE_LO_0 0x400A41C\n\n#define mmDCORE0_TPC0_QM_PQC_HBW_BASE_LO_1 0x400A420\n\n#define mmDCORE0_TPC0_QM_PQC_HBW_BASE_LO_2 0x400A424\n\n#define mmDCORE0_TPC0_QM_PQC_HBW_BASE_LO_3 0x400A428\n\n#define mmDCORE0_TPC0_QM_PQC_HBW_BASE_HI_0 0x400A42C\n\n#define mmDCORE0_TPC0_QM_PQC_HBW_BASE_HI_1 0x400A430\n\n#define mmDCORE0_TPC0_QM_PQC_HBW_BASE_HI_2 0x400A434\n\n#define mmDCORE0_TPC0_QM_PQC_HBW_BASE_HI_3 0x400A438\n\n#define mmDCORE0_TPC0_QM_PQC_SIZE_0 0x400A43C\n\n#define mmDCORE0_TPC0_QM_PQC_SIZE_1 0x400A440\n\n#define mmDCORE0_TPC0_QM_PQC_SIZE_2 0x400A444\n\n#define mmDCORE0_TPC0_QM_PQC_SIZE_3 0x400A448\n\n#define mmDCORE0_TPC0_QM_PQC_PI_0 0x400A44C\n\n#define mmDCORE0_TPC0_QM_PQC_PI_1 0x400A450\n\n#define mmDCORE0_TPC0_QM_PQC_PI_2 0x400A454\n\n#define mmDCORE0_TPC0_QM_PQC_PI_3 0x400A458\n\n#define mmDCORE0_TPC0_QM_PQC_LBW_WDATA_0 0x400A45C\n\n#define mmDCORE0_TPC0_QM_PQC_LBW_WDATA_1 0x400A460\n\n#define mmDCORE0_TPC0_QM_PQC_LBW_WDATA_2 0x400A464\n\n#define mmDCORE0_TPC0_QM_PQC_LBW_WDATA_3 0x400A468\n\n#define mmDCORE0_TPC0_QM_PQC_LBW_BASE_LO_0 0x400A46C\n\n#define mmDCORE0_TPC0_QM_PQC_LBW_BASE_LO_1 0x400A470\n\n#define mmDCORE0_TPC0_QM_PQC_LBW_BASE_LO_2 0x400A474\n\n#define mmDCORE0_TPC0_QM_PQC_LBW_BASE_LO_3 0x400A478\n\n#define mmDCORE0_TPC0_QM_PQC_LBW_BASE_HI_0 0x400A47C\n\n#define mmDCORE0_TPC0_QM_PQC_LBW_BASE_HI_1 0x400A480\n\n#define mmDCORE0_TPC0_QM_PQC_LBW_BASE_HI_2 0x400A484\n\n#define mmDCORE0_TPC0_QM_PQC_LBW_BASE_HI_3 0x400A488\n\n#define mmDCORE0_TPC0_QM_PQC_CFG 0x400A48C\n\n#define mmDCORE0_TPC0_QM_PQC_SECURE_PUSH_IND 0x400A490\n\n#define mmDCORE0_TPC0_QM_ARB_MASK 0x400A4A0\n\n#define mmDCORE0_TPC0_QM_ARB_CFG_0 0x400A4A4\n\n#define mmDCORE0_TPC0_QM_ARB_CHOICE_Q_PUSH 0x400A4A8\n\n#define mmDCORE0_TPC0_QM_ARB_WRR_WEIGHT_0 0x400A4AC\n\n#define mmDCORE0_TPC0_QM_ARB_WRR_WEIGHT_1 0x400A4B0\n\n#define mmDCORE0_TPC0_QM_ARB_WRR_WEIGHT_2 0x400A4B4\n\n#define mmDCORE0_TPC0_QM_ARB_WRR_WEIGHT_3 0x400A4B8\n\n#define mmDCORE0_TPC0_QM_ARB_CFG_1 0x400A4BC\n\n#define mmDCORE0_TPC0_QM_ARB_MST_AVAIL_CRED_0 0x400A4C0\n\n#define mmDCORE0_TPC0_QM_ARB_MST_AVAIL_CRED_1 0x400A4C4\n\n#define mmDCORE0_TPC0_QM_ARB_MST_AVAIL_CRED_2 0x400A4C8\n\n#define mmDCORE0_TPC0_QM_ARB_MST_AVAIL_CRED_3 0x400A4CC\n\n#define mmDCORE0_TPC0_QM_ARB_MST_AVAIL_CRED_4 0x400A4D0\n\n#define mmDCORE0_TPC0_QM_ARB_MST_AVAIL_CRED_5 0x400A4D4\n\n#define mmDCORE0_TPC0_QM_ARB_MST_AVAIL_CRED_6 0x400A4D8\n\n#define mmDCORE0_TPC0_QM_ARB_MST_AVAIL_CRED_7 0x400A4DC\n\n#define mmDCORE0_TPC0_QM_ARB_MST_AVAIL_CRED_8 0x400A4E0\n\n#define mmDCORE0_TPC0_QM_ARB_MST_AVAIL_CRED_9 0x400A4E4\n\n#define mmDCORE0_TPC0_QM_ARB_MST_AVAIL_CRED_10 0x400A4E8\n\n#define mmDCORE0_TPC0_QM_ARB_MST_AVAIL_CRED_11 0x400A4EC\n\n#define mmDCORE0_TPC0_QM_ARB_MST_AVAIL_CRED_12 0x400A4F0\n\n#define mmDCORE0_TPC0_QM_ARB_MST_AVAIL_CRED_13 0x400A4F4\n\n#define mmDCORE0_TPC0_QM_ARB_MST_AVAIL_CRED_14 0x400A4F8\n\n#define mmDCORE0_TPC0_QM_ARB_MST_AVAIL_CRED_15 0x400A4FC\n\n#define mmDCORE0_TPC0_QM_ARB_MST_AVAIL_CRED_16 0x400A500\n\n#define mmDCORE0_TPC0_QM_ARB_MST_AVAIL_CRED_17 0x400A504\n\n#define mmDCORE0_TPC0_QM_ARB_MST_AVAIL_CRED_18 0x400A508\n\n#define mmDCORE0_TPC0_QM_ARB_MST_AVAIL_CRED_19 0x400A50C\n\n#define mmDCORE0_TPC0_QM_ARB_MST_AVAIL_CRED_20 0x400A510\n\n#define mmDCORE0_TPC0_QM_ARB_MST_AVAIL_CRED_21 0x400A514\n\n#define mmDCORE0_TPC0_QM_ARB_MST_AVAIL_CRED_22 0x400A518\n\n#define mmDCORE0_TPC0_QM_ARB_MST_AVAIL_CRED_23 0x400A51C\n\n#define mmDCORE0_TPC0_QM_ARB_MST_AVAIL_CRED_24 0x400A520\n\n#define mmDCORE0_TPC0_QM_ARB_MST_AVAIL_CRED_25 0x400A524\n\n#define mmDCORE0_TPC0_QM_ARB_MST_AVAIL_CRED_26 0x400A528\n\n#define mmDCORE0_TPC0_QM_ARB_MST_AVAIL_CRED_27 0x400A52C\n\n#define mmDCORE0_TPC0_QM_ARB_MST_AVAIL_CRED_28 0x400A530\n\n#define mmDCORE0_TPC0_QM_ARB_MST_AVAIL_CRED_29 0x400A534\n\n#define mmDCORE0_TPC0_QM_ARB_MST_AVAIL_CRED_30 0x400A538\n\n#define mmDCORE0_TPC0_QM_ARB_MST_AVAIL_CRED_31 0x400A53C\n\n#define mmDCORE0_TPC0_QM_ARB_MST_AVAIL_CRED_32 0x400A540\n\n#define mmDCORE0_TPC0_QM_ARB_MST_AVAIL_CRED_33 0x400A544\n\n#define mmDCORE0_TPC0_QM_ARB_MST_AVAIL_CRED_34 0x400A548\n\n#define mmDCORE0_TPC0_QM_ARB_MST_AVAIL_CRED_35 0x400A54C\n\n#define mmDCORE0_TPC0_QM_ARB_MST_AVAIL_CRED_36 0x400A550\n\n#define mmDCORE0_TPC0_QM_ARB_MST_AVAIL_CRED_37 0x400A554\n\n#define mmDCORE0_TPC0_QM_ARB_MST_AVAIL_CRED_38 0x400A558\n\n#define mmDCORE0_TPC0_QM_ARB_MST_AVAIL_CRED_39 0x400A55C\n\n#define mmDCORE0_TPC0_QM_ARB_MST_AVAIL_CRED_40 0x400A560\n\n#define mmDCORE0_TPC0_QM_ARB_MST_AVAIL_CRED_41 0x400A564\n\n#define mmDCORE0_TPC0_QM_ARB_MST_AVAIL_CRED_42 0x400A568\n\n#define mmDCORE0_TPC0_QM_ARB_MST_AVAIL_CRED_43 0x400A56C\n\n#define mmDCORE0_TPC0_QM_ARB_MST_AVAIL_CRED_44 0x400A570\n\n#define mmDCORE0_TPC0_QM_ARB_MST_AVAIL_CRED_45 0x400A574\n\n#define mmDCORE0_TPC0_QM_ARB_MST_AVAIL_CRED_46 0x400A578\n\n#define mmDCORE0_TPC0_QM_ARB_MST_AVAIL_CRED_47 0x400A57C\n\n#define mmDCORE0_TPC0_QM_ARB_MST_AVAIL_CRED_48 0x400A580\n\n#define mmDCORE0_TPC0_QM_ARB_MST_AVAIL_CRED_49 0x400A584\n\n#define mmDCORE0_TPC0_QM_ARB_MST_AVAIL_CRED_50 0x400A588\n\n#define mmDCORE0_TPC0_QM_ARB_MST_AVAIL_CRED_51 0x400A58C\n\n#define mmDCORE0_TPC0_QM_ARB_MST_AVAIL_CRED_52 0x400A590\n\n#define mmDCORE0_TPC0_QM_ARB_MST_AVAIL_CRED_53 0x400A594\n\n#define mmDCORE0_TPC0_QM_ARB_MST_AVAIL_CRED_54 0x400A598\n\n#define mmDCORE0_TPC0_QM_ARB_MST_AVAIL_CRED_55 0x400A59C\n\n#define mmDCORE0_TPC0_QM_ARB_MST_AVAIL_CRED_56 0x400A5A0\n\n#define mmDCORE0_TPC0_QM_ARB_MST_AVAIL_CRED_57 0x400A5A4\n\n#define mmDCORE0_TPC0_QM_ARB_MST_AVAIL_CRED_58 0x400A5A8\n\n#define mmDCORE0_TPC0_QM_ARB_MST_AVAIL_CRED_59 0x400A5AC\n\n#define mmDCORE0_TPC0_QM_ARB_MST_AVAIL_CRED_60 0x400A5B0\n\n#define mmDCORE0_TPC0_QM_ARB_MST_AVAIL_CRED_61 0x400A5B4\n\n#define mmDCORE0_TPC0_QM_ARB_MST_AVAIL_CRED_62 0x400A5B8\n\n#define mmDCORE0_TPC0_QM_ARB_MST_AVAIL_CRED_63 0x400A5BC\n\n#define mmDCORE0_TPC0_QM_ARB_MST_CRED_INC 0x400A5E0\n\n#define mmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_0 0x400A5E4\n\n#define mmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_1 0x400A5E8\n\n#define mmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_2 0x400A5EC\n\n#define mmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_3 0x400A5F0\n\n#define mmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_4 0x400A5F4\n\n#define mmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_5 0x400A5F8\n\n#define mmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_6 0x400A5FC\n\n#define mmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_7 0x400A600\n\n#define mmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_8 0x400A604\n\n#define mmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_9 0x400A608\n\n#define mmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_10 0x400A60C\n\n#define mmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_11 0x400A610\n\n#define mmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_12 0x400A614\n\n#define mmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_13 0x400A618\n\n#define mmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_14 0x400A61C\n\n#define mmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_15 0x400A620\n\n#define mmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_16 0x400A624\n\n#define mmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_17 0x400A628\n\n#define mmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_18 0x400A62C\n\n#define mmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_19 0x400A630\n\n#define mmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_20 0x400A634\n\n#define mmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_21 0x400A638\n\n#define mmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_22 0x400A63C\n\n#define mmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_23 0x400A640\n\n#define mmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_24 0x400A644\n\n#define mmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_25 0x400A648\n\n#define mmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_26 0x400A64C\n\n#define mmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_27 0x400A650\n\n#define mmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_28 0x400A654\n\n#define mmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_29 0x400A658\n\n#define mmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_30 0x400A65C\n\n#define mmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_31 0x400A660\n\n#define mmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_32 0x400A664\n\n#define mmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_33 0x400A668\n\n#define mmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_34 0x400A66C\n\n#define mmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_35 0x400A670\n\n#define mmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_36 0x400A674\n\n#define mmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_37 0x400A678\n\n#define mmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_38 0x400A67C\n\n#define mmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_39 0x400A680\n\n#define mmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_40 0x400A684\n\n#define mmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_41 0x400A688\n\n#define mmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_42 0x400A68C\n\n#define mmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_43 0x400A690\n\n#define mmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_44 0x400A694\n\n#define mmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_45 0x400A698\n\n#define mmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_46 0x400A69C\n\n#define mmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_47 0x400A6A0\n\n#define mmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_48 0x400A6A4\n\n#define mmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_49 0x400A6A8\n\n#define mmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_50 0x400A6AC\n\n#define mmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_51 0x400A6B0\n\n#define mmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_52 0x400A6B4\n\n#define mmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_53 0x400A6B8\n\n#define mmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_54 0x400A6BC\n\n#define mmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_55 0x400A6C0\n\n#define mmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_56 0x400A6C4\n\n#define mmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_57 0x400A6C8\n\n#define mmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_58 0x400A6CC\n\n#define mmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_59 0x400A6D0\n\n#define mmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_60 0x400A6D4\n\n#define mmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_61 0x400A6D8\n\n#define mmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_62 0x400A6DC\n\n#define mmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_63 0x400A6E0\n\n#define mmDCORE0_TPC0_QM_ARB_SLV_MASTER_INC_CRED_OFST 0x400A704\n\n#define mmDCORE0_TPC0_QM_ARB_MST_SLAVE_EN 0x400A708\n\n#define mmDCORE0_TPC0_QM_ARB_MST_SLAVE_EN_1 0x400A70C\n\n#define mmDCORE0_TPC0_QM_ARB_SLV_CHOICE_WDT 0x400A710\n\n#define mmDCORE0_TPC0_QM_ARB_SLV_ID 0x400A714\n\n#define mmDCORE0_TPC0_QM_ARB_MST_QUIET_PER 0x400A718\n\n#define mmDCORE0_TPC0_QM_ARB_MSG_MAX_INFLIGHT 0x400A744\n\n#define mmDCORE0_TPC0_QM_ARB_BASE_LO 0x400A754\n\n#define mmDCORE0_TPC0_QM_ARB_BASE_HI 0x400A758\n\n#define mmDCORE0_TPC0_QM_ARB_STATE_STS 0x400A780\n\n#define mmDCORE0_TPC0_QM_ARB_CHOICE_FULLNESS_STS 0x400A784\n\n#define mmDCORE0_TPC0_QM_ARB_MSG_STS 0x400A788\n\n#define mmDCORE0_TPC0_QM_ARB_SLV_CHOICE_Q_HEAD 0x400A78C\n\n#define mmDCORE0_TPC0_QM_ARB_ERR_CAUSE 0x400A79C\n\n#define mmDCORE0_TPC0_QM_ARB_ERR_MSG_EN 0x400A7A0\n\n#define mmDCORE0_TPC0_QM_ARB_ERR_STS_DRP 0x400A7A8\n\n#define mmDCORE0_TPC0_QM_ARB_MST_CRED_STS 0x400A7B0\n\n#define mmDCORE0_TPC0_QM_ARB_MST_CRED_STS_1 0x400A7B4\n\n#define mmDCORE0_TPC0_QM_CSMR_STRICT_PRIO_CFG 0x400A7FC\n\n#define mmDCORE0_TPC0_QM_ARC_CQ_CFG0 0x400A800\n\n#define mmDCORE0_TPC0_QM_ARC_CQ_CFG1 0x400A804\n\n#define mmDCORE0_TPC0_QM_ARC_CQ_PTR_LO 0x400A808\n\n#define mmDCORE0_TPC0_QM_ARC_CQ_PTR_HI 0x400A80C\n\n#define mmDCORE0_TPC0_QM_ARC_CQ_TSIZE 0x400A810\n\n#define mmDCORE0_TPC0_QM_ARC_CQ_CTL 0x400A814\n\n#define mmDCORE0_TPC0_QM_ARC_CQ_IFIFO_STS 0x400A81C\n\n#define mmDCORE0_TPC0_QM_ARC_CQ_STS0 0x400A820\n\n#define mmDCORE0_TPC0_QM_ARC_CQ_STS1 0x400A824\n\n#define mmDCORE0_TPC0_QM_ARC_CQ_TSIZE_STS 0x400A828\n\n#define mmDCORE0_TPC0_QM_ARC_CQ_PTR_LO_STS 0x400A82C\n\n#define mmDCORE0_TPC0_QM_ARC_CQ_PTR_HI_STS 0x400A830\n\n#define mmDCORE0_TPC0_QM_CP_WR_ARC_ADDR_HI 0x400A834\n\n#define mmDCORE0_TPC0_QM_CP_WR_ARC_ADDR_LO 0x400A838\n\n#define mmDCORE0_TPC0_QM_ARC_CQ_IFIFO_MSG_BASE_HI 0x400A83C\n\n#define mmDCORE0_TPC0_QM_ARC_CQ_IFIFO_MSG_BASE_LO 0x400A840\n\n#define mmDCORE0_TPC0_QM_ARC_CQ_CTL_MSG_BASE_HI 0x400A844\n\n#define mmDCORE0_TPC0_QM_ARC_CQ_CTL_MSG_BASE_LO 0x400A848\n\n#define mmDCORE0_TPC0_QM_CQ_IFIFO_MSG_BASE_HI 0x400A84C\n\n#define mmDCORE0_TPC0_QM_CQ_IFIFO_MSG_BASE_LO 0x400A850\n\n#define mmDCORE0_TPC0_QM_CQ_CTL_MSG_BASE_HI 0x400A854\n\n#define mmDCORE0_TPC0_QM_CQ_CTL_MSG_BASE_LO 0x400A858\n\n#define mmDCORE0_TPC0_QM_ADDR_OVRD 0x400A85C\n\n#define mmDCORE0_TPC0_QM_CQ_IFIFO_CI_0 0x400A860\n\n#define mmDCORE0_TPC0_QM_CQ_IFIFO_CI_1 0x400A864\n\n#define mmDCORE0_TPC0_QM_CQ_IFIFO_CI_2 0x400A868\n\n#define mmDCORE0_TPC0_QM_CQ_IFIFO_CI_3 0x400A86C\n\n#define mmDCORE0_TPC0_QM_CQ_IFIFO_CI_4 0x400A870\n\n#define mmDCORE0_TPC0_QM_ARC_CQ_IFIFO_CI 0x400A874\n\n#define mmDCORE0_TPC0_QM_CQ_CTL_CI_0 0x400A878\n\n#define mmDCORE0_TPC0_QM_CQ_CTL_CI_1 0x400A87C\n\n#define mmDCORE0_TPC0_QM_CQ_CTL_CI_2 0x400A880\n\n#define mmDCORE0_TPC0_QM_CQ_CTL_CI_3 0x400A884\n\n#define mmDCORE0_TPC0_QM_CQ_CTL_CI_4 0x400A888\n\n#define mmDCORE0_TPC0_QM_ARC_CQ_CTL_CI 0x400A88C\n\n#define mmDCORE0_TPC0_QM_CP_CFG 0x400A890\n\n#define mmDCORE0_TPC0_QM_CP_EXT_SWITCH 0x400A894\n\n#define mmDCORE0_TPC0_QM_CP_SWITCH_WD_SET 0x400A898\n\n#define mmDCORE0_TPC0_QM_CP_SWITCH_WD 0x400A89C\n\n#define mmDCORE0_TPC0_QM_ARC_LB_ADDR_BASE_LO 0x400A8A4\n\n#define mmDCORE0_TPC0_QM_ARC_LB_ADDR_BASE_HI 0x400A8A8\n\n#define mmDCORE0_TPC0_QM_ENGINE_BASE_ADDR_HI 0x400A8AC\n\n#define mmDCORE0_TPC0_QM_ENGINE_BASE_ADDR_LO 0x400A8B0\n\n#define mmDCORE0_TPC0_QM_ENGINE_ADDR_RANGE_SIZE 0x400A8B4\n\n#define mmDCORE0_TPC0_QM_QM_ARC_AUX_BASE_ADDR_HI 0x400A8B8\n\n#define mmDCORE0_TPC0_QM_QM_ARC_AUX_BASE_ADDR_LO 0x400A8BC\n\n#define mmDCORE0_TPC0_QM_QM_BASE_ADDR_HI 0x400A8C0\n\n#define mmDCORE0_TPC0_QM_QM_BASE_ADDR_LO 0x400A8C4\n\n#define mmDCORE0_TPC0_QM_ARC_PQC_SECURE_PUSH_IND 0x400A8C8\n\n#define mmDCORE0_TPC0_QM_PQC_STS_0_0 0x400A8D0\n\n#define mmDCORE0_TPC0_QM_PQC_STS_0_1 0x400A8D4\n\n#define mmDCORE0_TPC0_QM_PQC_STS_0_2 0x400A8D8\n\n#define mmDCORE0_TPC0_QM_PQC_STS_0_3 0x400A8DC\n\n#define mmDCORE0_TPC0_QM_PQC_STS_1_0 0x400A8E0\n\n#define mmDCORE0_TPC0_QM_PQC_STS_1_1 0x400A8E4\n\n#define mmDCORE0_TPC0_QM_PQC_STS_1_2 0x400A8E8\n\n#define mmDCORE0_TPC0_QM_PQC_STS_1_3 0x400A8EC\n\n#define mmDCORE0_TPC0_QM_SEI_STATUS 0x400A8F0\n\n#define mmDCORE0_TPC0_QM_SEI_MASK 0x400A8F4\n\n#define mmDCORE0_TPC0_QM_GLBL_ERR_ADDR_LO 0x400AD00\n\n#define mmDCORE0_TPC0_QM_GLBL_ERR_ADDR_HI 0x400AD04\n\n#define mmDCORE0_TPC0_QM_GLBL_ERR_WDATA 0x400AD08\n\n#define mmDCORE0_TPC0_QM_L2H_MASK_LO 0x400AD14\n\n#define mmDCORE0_TPC0_QM_L2H_MASK_HI 0x400AD18\n\n#define mmDCORE0_TPC0_QM_L2H_CMPR_LO 0x400AD1C\n\n#define mmDCORE0_TPC0_QM_L2H_CMPR_HI 0x400AD20\n\n#define mmDCORE0_TPC0_QM_LOCAL_RANGE_BASE 0x400AD24\n\n#define mmDCORE0_TPC0_QM_LOCAL_RANGE_SIZE 0x400AD28\n\n#define mmDCORE0_TPC0_QM_HBW_RD_RATE_LIM_CFG_1 0x400AD30\n\n#define mmDCORE0_TPC0_QM_LBW_WR_RATE_LIM_CFG_0 0x400AD34\n\n#define mmDCORE0_TPC0_QM_LBW_WR_RATE_LIM_CFG_1 0x400AD38\n\n#define mmDCORE0_TPC0_QM_HBW_RD_RATE_LIM_CFG_0 0x400AD3C\n\n#define mmDCORE0_TPC0_QM_IND_GW_APB_CFG 0x400AD40\n\n#define mmDCORE0_TPC0_QM_IND_GW_APB_WDATA 0x400AD44\n\n#define mmDCORE0_TPC0_QM_IND_GW_APB_RDATA 0x400AD48\n\n#define mmDCORE0_TPC0_QM_IND_GW_APB_STATUS 0x400AD4C\n\n#define mmDCORE0_TPC0_QM_PERF_CNT_FREE_LO 0x400AD60\n\n#define mmDCORE0_TPC0_QM_PERF_CNT_FREE_HI 0x400AD64\n\n#define mmDCORE0_TPC0_QM_PERF_CNT_IDLE_LO 0x400AD68\n\n#define mmDCORE0_TPC0_QM_PERF_CNT_IDLE_HI 0x400AD6C\n\n#define mmDCORE0_TPC0_QM_PERF_CNT_CFG 0x400AD70\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}