

================================================================
== Vivado HLS Report for 'get_delta_matrix_wei_1'
================================================================
* Date:           Mon Apr 11 23:40:42 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        backprop_1649738179_45301
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.417 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4104|     4104| 41.040 us | 41.040 us |  4104|  4104|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     4102|     4102|        23|         16|          1|   256|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 23


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 16, D = 23, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 25 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 2 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%v2_63_read_3 = call double @_ssdm_op_Read.ap_auto.double(double %v2_63_read)" [../ML_in.cpp:218]   --->   Operation 26 'read' 'v2_63_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%v2_62_read_3 = call double @_ssdm_op_Read.ap_auto.double(double %v2_62_read)" [../ML_in.cpp:218]   --->   Operation 27 'read' 'v2_62_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%v2_61_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_61_read)" [../ML_in.cpp:218]   --->   Operation 28 'read' 'v2_61_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%v2_60_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_60_read)" [../ML_in.cpp:218]   --->   Operation 29 'read' 'v2_60_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%v2_59_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_59_read)" [../ML_in.cpp:218]   --->   Operation 30 'read' 'v2_59_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%v2_58_read63 = call double @_ssdm_op_Read.ap_auto.double(double %v2_58_read)" [../ML_in.cpp:218]   --->   Operation 31 'read' 'v2_58_read63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%v2_57_read62 = call double @_ssdm_op_Read.ap_auto.double(double %v2_57_read)" [../ML_in.cpp:218]   --->   Operation 32 'read' 'v2_57_read62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%v2_56_read61 = call double @_ssdm_op_Read.ap_auto.double(double %v2_56_read)" [../ML_in.cpp:218]   --->   Operation 33 'read' 'v2_56_read61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%v2_55_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_55_read)" [../ML_in.cpp:218]   --->   Operation 34 'read' 'v2_55_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%v2_54_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_54_read)" [../ML_in.cpp:218]   --->   Operation 35 'read' 'v2_54_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%v2_53_read_3 = call double @_ssdm_op_Read.ap_auto.double(double %v2_53_read)" [../ML_in.cpp:218]   --->   Operation 36 'read' 'v2_53_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%v2_52_read_3 = call double @_ssdm_op_Read.ap_auto.double(double %v2_52_read)" [../ML_in.cpp:218]   --->   Operation 37 'read' 'v2_52_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%v2_51_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_51_read)" [../ML_in.cpp:218]   --->   Operation 38 'read' 'v2_51_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%v2_50_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_50_read)" [../ML_in.cpp:218]   --->   Operation 39 'read' 'v2_50_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%v2_49_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_49_read)" [../ML_in.cpp:218]   --->   Operation 40 'read' 'v2_49_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%v2_48_read53 = call double @_ssdm_op_Read.ap_auto.double(double %v2_48_read)" [../ML_in.cpp:218]   --->   Operation 41 'read' 'v2_48_read53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%v2_47_read52 = call double @_ssdm_op_Read.ap_auto.double(double %v2_47_read)" [../ML_in.cpp:218]   --->   Operation 42 'read' 'v2_47_read52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%v2_46_read51 = call double @_ssdm_op_Read.ap_auto.double(double %v2_46_read)" [../ML_in.cpp:218]   --->   Operation 43 'read' 'v2_46_read51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%v2_45_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_45_read)" [../ML_in.cpp:218]   --->   Operation 44 'read' 'v2_45_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%v2_44_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_44_read)" [../ML_in.cpp:218]   --->   Operation 45 'read' 'v2_44_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%v2_43_read_3 = call double @_ssdm_op_Read.ap_auto.double(double %v2_43_read)" [../ML_in.cpp:218]   --->   Operation 46 'read' 'v2_43_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%v2_42_read_3 = call double @_ssdm_op_Read.ap_auto.double(double %v2_42_read)" [../ML_in.cpp:218]   --->   Operation 47 'read' 'v2_42_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%v2_41_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_41_read)" [../ML_in.cpp:218]   --->   Operation 48 'read' 'v2_41_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%v2_40_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_40_read)" [../ML_in.cpp:218]   --->   Operation 49 'read' 'v2_40_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%v2_39_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_39_read)" [../ML_in.cpp:218]   --->   Operation 50 'read' 'v2_39_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%v2_38_read43 = call double @_ssdm_op_Read.ap_auto.double(double %v2_38_read)" [../ML_in.cpp:218]   --->   Operation 51 'read' 'v2_38_read43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%v2_37_read42 = call double @_ssdm_op_Read.ap_auto.double(double %v2_37_read)" [../ML_in.cpp:218]   --->   Operation 52 'read' 'v2_37_read42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%v2_36_read41 = call double @_ssdm_op_Read.ap_auto.double(double %v2_36_read)" [../ML_in.cpp:218]   --->   Operation 53 'read' 'v2_36_read41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%v2_35_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_35_read)" [../ML_in.cpp:218]   --->   Operation 54 'read' 'v2_35_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%v2_34_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_34_read)" [../ML_in.cpp:218]   --->   Operation 55 'read' 'v2_34_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%v2_33_read_3 = call double @_ssdm_op_Read.ap_auto.double(double %v2_33_read)" [../ML_in.cpp:218]   --->   Operation 56 'read' 'v2_33_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%v2_32_read_3 = call double @_ssdm_op_Read.ap_auto.double(double %v2_32_read)" [../ML_in.cpp:218]   --->   Operation 57 'read' 'v2_32_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%v2_31_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_31_read)" [../ML_in.cpp:218]   --->   Operation 58 'read' 'v2_31_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%v2_30_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_30_read)" [../ML_in.cpp:218]   --->   Operation 59 'read' 'v2_30_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%v2_29_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_29_read)" [../ML_in.cpp:218]   --->   Operation 60 'read' 'v2_29_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%v2_28_read33 = call double @_ssdm_op_Read.ap_auto.double(double %v2_28_read)" [../ML_in.cpp:218]   --->   Operation 61 'read' 'v2_28_read33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%v2_27_read32 = call double @_ssdm_op_Read.ap_auto.double(double %v2_27_read)" [../ML_in.cpp:218]   --->   Operation 62 'read' 'v2_27_read32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%v2_26_read31 = call double @_ssdm_op_Read.ap_auto.double(double %v2_26_read)" [../ML_in.cpp:218]   --->   Operation 63 'read' 'v2_26_read31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%v2_25_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_25_read)" [../ML_in.cpp:218]   --->   Operation 64 'read' 'v2_25_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%v2_24_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_24_read)" [../ML_in.cpp:218]   --->   Operation 65 'read' 'v2_24_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%v2_23_read_3 = call double @_ssdm_op_Read.ap_auto.double(double %v2_23_read)" [../ML_in.cpp:218]   --->   Operation 66 'read' 'v2_23_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%v2_22_read_3 = call double @_ssdm_op_Read.ap_auto.double(double %v2_22_read)" [../ML_in.cpp:218]   --->   Operation 67 'read' 'v2_22_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%v2_21_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_21_read)" [../ML_in.cpp:218]   --->   Operation 68 'read' 'v2_21_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%v2_20_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_20_read)" [../ML_in.cpp:218]   --->   Operation 69 'read' 'v2_20_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%v2_19_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_19_read)" [../ML_in.cpp:218]   --->   Operation 70 'read' 'v2_19_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%v2_18_read23 = call double @_ssdm_op_Read.ap_auto.double(double %v2_18_read)" [../ML_in.cpp:218]   --->   Operation 71 'read' 'v2_18_read23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%v2_17_read22 = call double @_ssdm_op_Read.ap_auto.double(double %v2_17_read)" [../ML_in.cpp:218]   --->   Operation 72 'read' 'v2_17_read22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%v2_16_read21 = call double @_ssdm_op_Read.ap_auto.double(double %v2_16_read)" [../ML_in.cpp:218]   --->   Operation 73 'read' 'v2_16_read21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%v2_15_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_15_read)" [../ML_in.cpp:218]   --->   Operation 74 'read' 'v2_15_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%v2_14_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_14_read)" [../ML_in.cpp:218]   --->   Operation 75 'read' 'v2_14_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%v2_13_read_3 = call double @_ssdm_op_Read.ap_auto.double(double %v2_13_read)" [../ML_in.cpp:218]   --->   Operation 76 'read' 'v2_13_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%v2_12_read_3 = call double @_ssdm_op_Read.ap_auto.double(double %v2_12_read)" [../ML_in.cpp:218]   --->   Operation 77 'read' 'v2_12_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%v2_11_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_11_read)" [../ML_in.cpp:218]   --->   Operation 78 'read' 'v2_11_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%v2_10_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_10_read)" [../ML_in.cpp:218]   --->   Operation 79 'read' 'v2_10_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%v2_9_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_9_read)" [../ML_in.cpp:218]   --->   Operation 80 'read' 'v2_9_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%v2_8_read13 = call double @_ssdm_op_Read.ap_auto.double(double %v2_8_read)" [../ML_in.cpp:218]   --->   Operation 81 'read' 'v2_8_read13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%v2_7_read12 = call double @_ssdm_op_Read.ap_auto.double(double %v2_7_read)" [../ML_in.cpp:218]   --->   Operation 82 'read' 'v2_7_read12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%v2_6_read11 = call double @_ssdm_op_Read.ap_auto.double(double %v2_6_read)" [../ML_in.cpp:218]   --->   Operation 83 'read' 'v2_6_read11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%v2_5_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_5_read)" [../ML_in.cpp:218]   --->   Operation 84 'read' 'v2_5_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%v2_4_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_4_read)" [../ML_in.cpp:218]   --->   Operation 85 'read' 'v2_4_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%v2_3_read_3 = call double @_ssdm_op_Read.ap_auto.double(double %v2_3_read)" [../ML_in.cpp:218]   --->   Operation 86 'read' 'v2_3_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%v2_2_read_3 = call double @_ssdm_op_Read.ap_auto.double(double %v2_2_read)" [../ML_in.cpp:218]   --->   Operation 87 'read' 'v2_2_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%v2_1_read_5 = call double @_ssdm_op_Read.ap_auto.double(double %v2_1_read)" [../ML_in.cpp:218]   --->   Operation 88 'read' 'v2_1_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%v2_0_read_5 = call double @_ssdm_op_Read.ap_auto.double(double %v2_0_read)" [../ML_in.cpp:218]   --->   Operation 89 'read' 'v2_0_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.46ns)   --->   "br label %.preheader" [../ML_in.cpp:226]   --->   Operation 90 'br' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 4.65>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i9 [ 0, %0 ], [ %add_ln226, %hls_label_8 ]" [../ML_in.cpp:226]   --->   Operation 91 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%v3_0 = phi i7 [ 0, %0 ], [ %select_ln231_1, %hls_label_8 ]" [../ML_in.cpp:231]   --->   Operation 92 'phi' 'v3_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%v4_0 = phi i3 [ 0, %0 ], [ %v4, %hls_label_8 ]"   --->   Operation 93 'phi' 'v4_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (1.62ns)   --->   "%icmp_ln226 = icmp eq i9 %indvar_flatten, -256" [../ML_in.cpp:226]   --->   Operation 94 'icmp' 'icmp_ln226' <Predicate = true> <Delay = 1.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (1.36ns)   --->   "%add_ln226 = add i9 %indvar_flatten, 1" [../ML_in.cpp:226]   --->   Operation 95 'add' 'add_ln226' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "br i1 %icmp_ln226, label %1, label %hls_label_8" [../ML_in.cpp:226]   --->   Operation 96 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.98ns)   --->   "%icmp_ln227 = icmp eq i3 %v4_0, -4" [../ML_in.cpp:227]   --->   Operation 97 'icmp' 'icmp_ln227' <Predicate = (!icmp_ln226)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.79ns)   --->   "%select_ln231 = select i1 %icmp_ln227, i3 0, i3 %v4_0" [../ML_in.cpp:231]   --->   Operation 98 'select' 'select_ln231' <Predicate = (!icmp_ln226)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (1.31ns)   --->   "%add_ln226_1 = add i7 1, %v3_0" [../ML_in.cpp:226]   --->   Operation 99 'add' 'add_ln226_1' <Predicate = (!icmp_ln226)> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.80ns)   --->   "%select_ln231_1 = select i1 %icmp_ln227, i7 %add_ln226_1, i7 %v3_0" [../ML_in.cpp:231]   --->   Operation 100 'select' 'select_ln231_1' <Predicate = (!icmp_ln226)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln231 = trunc i7 %select_ln231_1 to i6" [../ML_in.cpp:231]   --->   Operation 101 'trunc' 'trunc_ln231' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln230 = trunc i3 %select_ln231 to i2" [../ML_in.cpp:230]   --->   Operation 102 'trunc' 'trunc_ln230' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %trunc_ln230, i4 0)" [../ML_in.cpp:230]   --->   Operation 103 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (2.53ns)   --->   "%tmp_75 = call double @_ssdm_op_Mux.ap_auto.64double.i6(double %v2_0_read_5, double %v2_1_read_5, double %v2_2_read_3, double %v2_3_read_3, double %v2_4_read_4, double %v2_5_read_4, double %v2_6_read11, double %v2_7_read12, double %v2_8_read13, double %v2_9_read_4, double %v2_10_read_4, double %v2_11_read_4, double %v2_12_read_3, double %v2_13_read_3, double %v2_14_read_4, double %v2_15_read_4, double %v2_16_read21, double %v2_17_read22, double %v2_18_read23, double %v2_19_read_4, double %v2_20_read_4, double %v2_21_read_4, double %v2_22_read_3, double %v2_23_read_3, double %v2_24_read_4, double %v2_25_read_4, double %v2_26_read31, double %v2_27_read32, double %v2_28_read33, double %v2_29_read_4, double %v2_30_read_4, double %v2_31_read_4, double %v2_32_read_3, double %v2_33_read_3, double %v2_34_read_4, double %v2_35_read_4, double %v2_36_read41, double %v2_37_read42, double %v2_38_read43, double %v2_39_read_4, double %v2_40_read_4, double %v2_41_read_4, double %v2_42_read_3, double %v2_43_read_3, double %v2_44_read_4, double %v2_45_read_4, double %v2_46_read51, double %v2_47_read52, double %v2_48_read53, double %v2_49_read_4, double %v2_50_read_4, double %v2_51_read_4, double %v2_52_read_3, double %v2_53_read_3, double %v2_54_read_4, double %v2_55_read_4, double %v2_56_read61, double %v2_57_read62, double %v2_58_read63, double %v2_59_read_4, double %v2_60_read_4, double %v2_61_read_4, double %v2_62_read_3, double %v2_63_read_3, i6 %trunc_ln231)" [../ML_in.cpp:231]   --->   Operation 104 'mux' 'tmp_75' <Predicate = (!icmp_ln226)> <Delay = 2.53> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln232 = zext i6 %shl_ln to i64" [../ML_in.cpp:232]   --->   Operation 105 'zext' 'zext_ln232' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%v1_addr = getelementptr [64 x double]* %v1, i64 0, i64 %zext_ln232" [../ML_in.cpp:232]   --->   Operation 106 'getelementptr' 'v1_addr' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_2 : Operation 107 [2/2] (2.77ns)   --->   "%v1_load = load double* %v1_addr, align 8" [../ML_in.cpp:232]   --->   Operation 107 'load' 'v1_load' <Predicate = (!icmp_ln226)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%or_ln230 = or i6 %shl_ln, 1" [../ML_in.cpp:230]   --->   Operation 108 'or' 'or_ln230' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln232_1 = zext i6 %or_ln230 to i64" [../ML_in.cpp:232]   --->   Operation 109 'zext' 'zext_ln232_1' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%v1_addr_144 = getelementptr [64 x double]* %v1, i64 0, i64 %zext_ln232_1" [../ML_in.cpp:232]   --->   Operation 110 'getelementptr' 'v1_addr_144' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_2 : Operation 111 [2/2] (2.77ns)   --->   "%v1_load_144 = load double* %v1_addr_144, align 8" [../ML_in.cpp:232]   --->   Operation 111 'load' 'v1_load_144' <Predicate = (!icmp_ln226)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 112 [1/2] (2.77ns)   --->   "%v1_load = load double* %v1_addr, align 8" [../ML_in.cpp:232]   --->   Operation 112 'load' 'v1_load' <Predicate = (!icmp_ln226)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 113 [1/2] (2.77ns)   --->   "%v1_load_144 = load double* %v1_addr_144, align 8" [../ML_in.cpp:232]   --->   Operation 113 'load' 'v1_load_144' <Predicate = (!icmp_ln226)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%or_ln230_1 = or i6 %shl_ln, 2" [../ML_in.cpp:230]   --->   Operation 114 'or' 'or_ln230_1' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln232_2 = zext i6 %or_ln230_1 to i64" [../ML_in.cpp:232]   --->   Operation 115 'zext' 'zext_ln232_2' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%v1_addr_145 = getelementptr [64 x double]* %v1, i64 0, i64 %zext_ln232_2" [../ML_in.cpp:232]   --->   Operation 116 'getelementptr' 'v1_addr_145' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_3 : Operation 117 [2/2] (2.77ns)   --->   "%v1_load_145 = load double* %v1_addr_145, align 8" [../ML_in.cpp:232]   --->   Operation 117 'load' 'v1_load_145' <Predicate = (!icmp_ln226)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%or_ln230_2 = or i6 %shl_ln, 3" [../ML_in.cpp:230]   --->   Operation 118 'or' 'or_ln230_2' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln232_3 = zext i6 %or_ln230_2 to i64" [../ML_in.cpp:232]   --->   Operation 119 'zext' 'zext_ln232_3' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%v1_addr_146 = getelementptr [64 x double]* %v1, i64 0, i64 %zext_ln232_3" [../ML_in.cpp:232]   --->   Operation 120 'getelementptr' 'v1_addr_146' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_3 : Operation 121 [2/2] (2.77ns)   --->   "%v1_load_146 = load double* %v1_addr_146, align 8" [../ML_in.cpp:232]   --->   Operation 121 'load' 'v1_load_146' <Predicate = (!icmp_ln226)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 4 <SV = 3> <Delay = 8.41>
ST_4 : Operation 122 [5/5] (8.41ns)   --->   "%v9 = fmul double %tmp_75, %v1_load" [../ML_in.cpp:233]   --->   Operation 122 'dmul' 'v9' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/2] (2.77ns)   --->   "%v1_load_145 = load double* %v1_addr_145, align 8" [../ML_in.cpp:232]   --->   Operation 123 'load' 'v1_load_145' <Predicate = (!icmp_ln226)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 124 [1/2] (2.77ns)   --->   "%v1_load_146 = load double* %v1_addr_146, align 8" [../ML_in.cpp:232]   --->   Operation 124 'load' 'v1_load_146' <Predicate = (!icmp_ln226)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%or_ln230_3 = or i6 %shl_ln, 4" [../ML_in.cpp:230]   --->   Operation 125 'or' 'or_ln230_3' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln232_4 = zext i6 %or_ln230_3 to i64" [../ML_in.cpp:232]   --->   Operation 126 'zext' 'zext_ln232_4' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%v1_addr_147 = getelementptr [64 x double]* %v1, i64 0, i64 %zext_ln232_4" [../ML_in.cpp:232]   --->   Operation 127 'getelementptr' 'v1_addr_147' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_4 : Operation 128 [2/2] (2.77ns)   --->   "%v1_load_147 = load double* %v1_addr_147, align 8" [../ML_in.cpp:232]   --->   Operation 128 'load' 'v1_load_147' <Predicate = (!icmp_ln226)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%or_ln230_4 = or i6 %shl_ln, 5" [../ML_in.cpp:230]   --->   Operation 129 'or' 'or_ln230_4' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln232_5 = zext i6 %or_ln230_4 to i64" [../ML_in.cpp:232]   --->   Operation 130 'zext' 'zext_ln232_5' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%v1_addr_148 = getelementptr [64 x double]* %v1, i64 0, i64 %zext_ln232_5" [../ML_in.cpp:232]   --->   Operation 131 'getelementptr' 'v1_addr_148' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_4 : Operation 132 [2/2] (2.77ns)   --->   "%v1_load_148 = load double* %v1_addr_148, align 8" [../ML_in.cpp:232]   --->   Operation 132 'load' 'v1_load_148' <Predicate = (!icmp_ln226)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 5 <SV = 4> <Delay = 8.41>
ST_5 : Operation 133 [4/5] (8.41ns)   --->   "%v9 = fmul double %tmp_75, %v1_load" [../ML_in.cpp:233]   --->   Operation 133 'dmul' 'v9' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [5/5] (8.41ns)   --->   "%v9_1 = fmul double %tmp_75, %v1_load_144" [../ML_in.cpp:233]   --->   Operation 134 'dmul' 'v9_1' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/2] (2.77ns)   --->   "%v1_load_147 = load double* %v1_addr_147, align 8" [../ML_in.cpp:232]   --->   Operation 135 'load' 'v1_load_147' <Predicate = (!icmp_ln226)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 136 [1/2] (2.77ns)   --->   "%v1_load_148 = load double* %v1_addr_148, align 8" [../ML_in.cpp:232]   --->   Operation 136 'load' 'v1_load_148' <Predicate = (!icmp_ln226)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%or_ln230_5 = or i6 %shl_ln, 6" [../ML_in.cpp:230]   --->   Operation 137 'or' 'or_ln230_5' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln232_6 = zext i6 %or_ln230_5 to i64" [../ML_in.cpp:232]   --->   Operation 138 'zext' 'zext_ln232_6' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%v1_addr_149 = getelementptr [64 x double]* %v1, i64 0, i64 %zext_ln232_6" [../ML_in.cpp:232]   --->   Operation 139 'getelementptr' 'v1_addr_149' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_5 : Operation 140 [2/2] (2.77ns)   --->   "%v1_load_149 = load double* %v1_addr_149, align 8" [../ML_in.cpp:232]   --->   Operation 140 'load' 'v1_load_149' <Predicate = (!icmp_ln226)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%or_ln230_6 = or i6 %shl_ln, 7" [../ML_in.cpp:230]   --->   Operation 141 'or' 'or_ln230_6' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln232_7 = zext i6 %or_ln230_6 to i64" [../ML_in.cpp:232]   --->   Operation 142 'zext' 'zext_ln232_7' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%v1_addr_150 = getelementptr [64 x double]* %v1, i64 0, i64 %zext_ln232_7" [../ML_in.cpp:232]   --->   Operation 143 'getelementptr' 'v1_addr_150' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_5 : Operation 144 [2/2] (2.77ns)   --->   "%v1_load_150 = load double* %v1_addr_150, align 8" [../ML_in.cpp:232]   --->   Operation 144 'load' 'v1_load_150' <Predicate = (!icmp_ln226)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 6 <SV = 5> <Delay = 8.41>
ST_6 : Operation 145 [3/5] (8.41ns)   --->   "%v9 = fmul double %tmp_75, %v1_load" [../ML_in.cpp:233]   --->   Operation 145 'dmul' 'v9' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [4/5] (8.41ns)   --->   "%v9_1 = fmul double %tmp_75, %v1_load_144" [../ML_in.cpp:233]   --->   Operation 146 'dmul' 'v9_1' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [5/5] (8.41ns)   --->   "%v9_2 = fmul double %tmp_75, %v1_load_145" [../ML_in.cpp:233]   --->   Operation 147 'dmul' 'v9_2' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/2] (2.77ns)   --->   "%v1_load_149 = load double* %v1_addr_149, align 8" [../ML_in.cpp:232]   --->   Operation 148 'load' 'v1_load_149' <Predicate = (!icmp_ln226)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_6 : Operation 149 [1/2] (2.77ns)   --->   "%v1_load_150 = load double* %v1_addr_150, align 8" [../ML_in.cpp:232]   --->   Operation 149 'load' 'v1_load_150' <Predicate = (!icmp_ln226)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%or_ln230_7 = or i6 %shl_ln, 8" [../ML_in.cpp:230]   --->   Operation 150 'or' 'or_ln230_7' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln232_8 = zext i6 %or_ln230_7 to i64" [../ML_in.cpp:232]   --->   Operation 151 'zext' 'zext_ln232_8' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%v1_addr_151 = getelementptr [64 x double]* %v1, i64 0, i64 %zext_ln232_8" [../ML_in.cpp:232]   --->   Operation 152 'getelementptr' 'v1_addr_151' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_6 : Operation 153 [2/2] (2.77ns)   --->   "%v1_load_151 = load double* %v1_addr_151, align 8" [../ML_in.cpp:232]   --->   Operation 153 'load' 'v1_load_151' <Predicate = (!icmp_ln226)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%or_ln230_8 = or i6 %shl_ln, 9" [../ML_in.cpp:230]   --->   Operation 154 'or' 'or_ln230_8' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln232_9 = zext i6 %or_ln230_8 to i64" [../ML_in.cpp:232]   --->   Operation 155 'zext' 'zext_ln232_9' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%v1_addr_152 = getelementptr [64 x double]* %v1, i64 0, i64 %zext_ln232_9" [../ML_in.cpp:232]   --->   Operation 156 'getelementptr' 'v1_addr_152' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_6 : Operation 157 [2/2] (2.77ns)   --->   "%v1_load_152 = load double* %v1_addr_152, align 8" [../ML_in.cpp:232]   --->   Operation 157 'load' 'v1_load_152' <Predicate = (!icmp_ln226)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 7 <SV = 6> <Delay = 8.41>
ST_7 : Operation 158 [2/5] (8.41ns)   --->   "%v9 = fmul double %tmp_75, %v1_load" [../ML_in.cpp:233]   --->   Operation 158 'dmul' 'v9' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 159 [3/5] (8.41ns)   --->   "%v9_1 = fmul double %tmp_75, %v1_load_144" [../ML_in.cpp:233]   --->   Operation 159 'dmul' 'v9_1' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 160 [4/5] (8.41ns)   --->   "%v9_2 = fmul double %tmp_75, %v1_load_145" [../ML_in.cpp:233]   --->   Operation 160 'dmul' 'v9_2' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [5/5] (8.41ns)   --->   "%v9_3 = fmul double %tmp_75, %v1_load_146" [../ML_in.cpp:233]   --->   Operation 161 'dmul' 'v9_3' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [1/2] (2.77ns)   --->   "%v1_load_151 = load double* %v1_addr_151, align 8" [../ML_in.cpp:232]   --->   Operation 162 'load' 'v1_load_151' <Predicate = (!icmp_ln226)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_7 : Operation 163 [1/2] (2.77ns)   --->   "%v1_load_152 = load double* %v1_addr_152, align 8" [../ML_in.cpp:232]   --->   Operation 163 'load' 'v1_load_152' <Predicate = (!icmp_ln226)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_7 : Operation 164 [1/1] (0.00ns)   --->   "%or_ln230_9 = or i6 %shl_ln, 10" [../ML_in.cpp:230]   --->   Operation 164 'or' 'or_ln230_9' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln232_10 = zext i6 %or_ln230_9 to i64" [../ML_in.cpp:232]   --->   Operation 165 'zext' 'zext_ln232_10' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_7 : Operation 166 [1/1] (0.00ns)   --->   "%v1_addr_153 = getelementptr [64 x double]* %v1, i64 0, i64 %zext_ln232_10" [../ML_in.cpp:232]   --->   Operation 166 'getelementptr' 'v1_addr_153' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_7 : Operation 167 [2/2] (2.77ns)   --->   "%v1_load_153 = load double* %v1_addr_153, align 8" [../ML_in.cpp:232]   --->   Operation 167 'load' 'v1_load_153' <Predicate = (!icmp_ln226)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_7 : Operation 168 [1/1] (0.00ns)   --->   "%or_ln230_10 = or i6 %shl_ln, 11" [../ML_in.cpp:230]   --->   Operation 168 'or' 'or_ln230_10' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln232_11 = zext i6 %or_ln230_10 to i64" [../ML_in.cpp:232]   --->   Operation 169 'zext' 'zext_ln232_11' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%v1_addr_154 = getelementptr [64 x double]* %v1, i64 0, i64 %zext_ln232_11" [../ML_in.cpp:232]   --->   Operation 170 'getelementptr' 'v1_addr_154' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_7 : Operation 171 [2/2] (2.77ns)   --->   "%v1_load_154 = load double* %v1_addr_154, align 8" [../ML_in.cpp:232]   --->   Operation 171 'load' 'v1_load_154' <Predicate = (!icmp_ln226)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 8 <SV = 7> <Delay = 8.41>
ST_8 : Operation 172 [1/5] (8.41ns)   --->   "%v9 = fmul double %tmp_75, %v1_load" [../ML_in.cpp:233]   --->   Operation 172 'dmul' 'v9' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 173 [2/5] (8.41ns)   --->   "%v9_1 = fmul double %tmp_75, %v1_load_144" [../ML_in.cpp:233]   --->   Operation 173 'dmul' 'v9_1' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 174 [3/5] (8.41ns)   --->   "%v9_2 = fmul double %tmp_75, %v1_load_145" [../ML_in.cpp:233]   --->   Operation 174 'dmul' 'v9_2' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [4/5] (8.41ns)   --->   "%v9_3 = fmul double %tmp_75, %v1_load_146" [../ML_in.cpp:233]   --->   Operation 175 'dmul' 'v9_3' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 176 [5/5] (8.41ns)   --->   "%v9_4 = fmul double %tmp_75, %v1_load_147" [../ML_in.cpp:233]   --->   Operation 176 'dmul' 'v9_4' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 177 [1/2] (2.77ns)   --->   "%v1_load_153 = load double* %v1_addr_153, align 8" [../ML_in.cpp:232]   --->   Operation 177 'load' 'v1_load_153' <Predicate = (!icmp_ln226)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_8 : Operation 178 [1/2] (2.77ns)   --->   "%v1_load_154 = load double* %v1_addr_154, align 8" [../ML_in.cpp:232]   --->   Operation 178 'load' 'v1_load_154' <Predicate = (!icmp_ln226)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_8 : Operation 179 [1/1] (0.00ns)   --->   "%or_ln230_11 = or i6 %shl_ln, 12" [../ML_in.cpp:230]   --->   Operation 179 'or' 'or_ln230_11' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_8 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln232_12 = zext i6 %or_ln230_11 to i64" [../ML_in.cpp:232]   --->   Operation 180 'zext' 'zext_ln232_12' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_8 : Operation 181 [1/1] (0.00ns)   --->   "%v1_addr_155 = getelementptr [64 x double]* %v1, i64 0, i64 %zext_ln232_12" [../ML_in.cpp:232]   --->   Operation 181 'getelementptr' 'v1_addr_155' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_8 : Operation 182 [2/2] (2.77ns)   --->   "%v1_load_155 = load double* %v1_addr_155, align 8" [../ML_in.cpp:232]   --->   Operation 182 'load' 'v1_load_155' <Predicate = (!icmp_ln226)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_8 : Operation 183 [1/1] (0.00ns)   --->   "%or_ln230_12 = or i6 %shl_ln, 13" [../ML_in.cpp:230]   --->   Operation 183 'or' 'or_ln230_12' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_8 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln232_13 = zext i6 %or_ln230_12 to i64" [../ML_in.cpp:232]   --->   Operation 184 'zext' 'zext_ln232_13' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_8 : Operation 185 [1/1] (0.00ns)   --->   "%v1_addr_156 = getelementptr [64 x double]* %v1, i64 0, i64 %zext_ln232_13" [../ML_in.cpp:232]   --->   Operation 185 'getelementptr' 'v1_addr_156' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_8 : Operation 186 [2/2] (2.77ns)   --->   "%v1_load_156 = load double* %v1_addr_156, align 8" [../ML_in.cpp:232]   --->   Operation 186 'load' 'v1_load_156' <Predicate = (!icmp_ln226)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 9 <SV = 8> <Delay = 8.41>
ST_9 : Operation 187 [1/1] (0.00ns)   --->   "%add_ln = call i12 @_ssdm_op_BitConcatenate.i12.i6.i2.i4(i6 %trunc_ln231, i2 %trunc_ln230, i4 0)" [../ML_in.cpp:234]   --->   Operation 187 'bitconcatenate' 'add_ln' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_9 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln234 = zext i12 %add_ln to i64" [../ML_in.cpp:234]   --->   Operation 188 'zext' 'zext_ln234' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_9 : Operation 189 [1/1] (0.00ns)   --->   "%v0_addr = getelementptr [4096 x double]* %v0, i64 0, i64 %zext_ln234" [../ML_in.cpp:234]   --->   Operation 189 'getelementptr' 'v0_addr' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_9 : Operation 190 [1/1] (2.77ns)   --->   "store double %v9, double* %v0_addr, align 8" [../ML_in.cpp:234]   --->   Operation 190 'store' <Predicate = (!icmp_ln226)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_9 : Operation 191 [1/5] (8.41ns)   --->   "%v9_1 = fmul double %tmp_75, %v1_load_144" [../ML_in.cpp:233]   --->   Operation 191 'dmul' 'v9_1' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 192 [2/5] (8.41ns)   --->   "%v9_2 = fmul double %tmp_75, %v1_load_145" [../ML_in.cpp:233]   --->   Operation 192 'dmul' 'v9_2' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 193 [3/5] (8.41ns)   --->   "%v9_3 = fmul double %tmp_75, %v1_load_146" [../ML_in.cpp:233]   --->   Operation 193 'dmul' 'v9_3' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 194 [4/5] (8.41ns)   --->   "%v9_4 = fmul double %tmp_75, %v1_load_147" [../ML_in.cpp:233]   --->   Operation 194 'dmul' 'v9_4' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 195 [5/5] (8.41ns)   --->   "%v9_5 = fmul double %tmp_75, %v1_load_148" [../ML_in.cpp:233]   --->   Operation 195 'dmul' 'v9_5' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 196 [1/2] (2.77ns)   --->   "%v1_load_155 = load double* %v1_addr_155, align 8" [../ML_in.cpp:232]   --->   Operation 196 'load' 'v1_load_155' <Predicate = (!icmp_ln226)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_9 : Operation 197 [1/2] (2.77ns)   --->   "%v1_load_156 = load double* %v1_addr_156, align 8" [../ML_in.cpp:232]   --->   Operation 197 'load' 'v1_load_156' <Predicate = (!icmp_ln226)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_9 : Operation 198 [1/1] (0.00ns)   --->   "%or_ln230_13 = or i6 %shl_ln, 14" [../ML_in.cpp:230]   --->   Operation 198 'or' 'or_ln230_13' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_9 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln232_14 = zext i6 %or_ln230_13 to i64" [../ML_in.cpp:232]   --->   Operation 199 'zext' 'zext_ln232_14' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_9 : Operation 200 [1/1] (0.00ns)   --->   "%v1_addr_157 = getelementptr [64 x double]* %v1, i64 0, i64 %zext_ln232_14" [../ML_in.cpp:232]   --->   Operation 200 'getelementptr' 'v1_addr_157' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_9 : Operation 201 [2/2] (2.77ns)   --->   "%v1_load_157 = load double* %v1_addr_157, align 8" [../ML_in.cpp:232]   --->   Operation 201 'load' 'v1_load_157' <Predicate = (!icmp_ln226)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_9 : Operation 202 [1/1] (0.00ns)   --->   "%or_ln230_14 = or i6 %shl_ln, 15" [../ML_in.cpp:230]   --->   Operation 202 'or' 'or_ln230_14' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_9 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln232_15 = zext i6 %or_ln230_14 to i64" [../ML_in.cpp:232]   --->   Operation 203 'zext' 'zext_ln232_15' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_9 : Operation 204 [1/1] (0.00ns)   --->   "%v1_addr_158 = getelementptr [64 x double]* %v1, i64 0, i64 %zext_ln232_15" [../ML_in.cpp:232]   --->   Operation 204 'getelementptr' 'v1_addr_158' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_9 : Operation 205 [2/2] (2.77ns)   --->   "%v1_load_158 = load double* %v1_addr_158, align 8" [../ML_in.cpp:232]   --->   Operation 205 'load' 'v1_load_158' <Predicate = (!icmp_ln226)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 10 <SV = 9> <Delay = 8.41>
ST_10 : Operation 206 [1/1] (0.00ns)   --->   "%add_ln234_1 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %trunc_ln231, i6 %or_ln230)" [../ML_in.cpp:234]   --->   Operation 206 'bitconcatenate' 'add_ln234_1' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_10 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln234_1 = zext i12 %add_ln234_1 to i64" [../ML_in.cpp:234]   --->   Operation 207 'zext' 'zext_ln234_1' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_10 : Operation 208 [1/1] (0.00ns)   --->   "%v0_addr_1 = getelementptr [4096 x double]* %v0, i64 0, i64 %zext_ln234_1" [../ML_in.cpp:234]   --->   Operation 208 'getelementptr' 'v0_addr_1' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_10 : Operation 209 [1/1] (2.77ns)   --->   "store double %v9_1, double* %v0_addr_1, align 8" [../ML_in.cpp:234]   --->   Operation 209 'store' <Predicate = (!icmp_ln226)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_10 : Operation 210 [1/5] (8.41ns)   --->   "%v9_2 = fmul double %tmp_75, %v1_load_145" [../ML_in.cpp:233]   --->   Operation 210 'dmul' 'v9_2' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 211 [2/5] (8.41ns)   --->   "%v9_3 = fmul double %tmp_75, %v1_load_146" [../ML_in.cpp:233]   --->   Operation 211 'dmul' 'v9_3' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 212 [3/5] (8.41ns)   --->   "%v9_4 = fmul double %tmp_75, %v1_load_147" [../ML_in.cpp:233]   --->   Operation 212 'dmul' 'v9_4' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 213 [4/5] (8.41ns)   --->   "%v9_5 = fmul double %tmp_75, %v1_load_148" [../ML_in.cpp:233]   --->   Operation 213 'dmul' 'v9_5' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 214 [5/5] (8.41ns)   --->   "%v9_6 = fmul double %tmp_75, %v1_load_149" [../ML_in.cpp:233]   --->   Operation 214 'dmul' 'v9_6' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 215 [1/2] (2.77ns)   --->   "%v1_load_157 = load double* %v1_addr_157, align 8" [../ML_in.cpp:232]   --->   Operation 215 'load' 'v1_load_157' <Predicate = (!icmp_ln226)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_10 : Operation 216 [1/2] (2.77ns)   --->   "%v1_load_158 = load double* %v1_addr_158, align 8" [../ML_in.cpp:232]   --->   Operation 216 'load' 'v1_load_158' <Predicate = (!icmp_ln226)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 11 <SV = 10> <Delay = 8.41>
ST_11 : Operation 217 [1/1] (0.00ns)   --->   "%add_ln234_2 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %trunc_ln231, i6 %or_ln230_1)" [../ML_in.cpp:234]   --->   Operation 217 'bitconcatenate' 'add_ln234_2' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_11 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln234_2 = zext i12 %add_ln234_2 to i64" [../ML_in.cpp:234]   --->   Operation 218 'zext' 'zext_ln234_2' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_11 : Operation 219 [1/1] (0.00ns)   --->   "%v0_addr_2 = getelementptr [4096 x double]* %v0, i64 0, i64 %zext_ln234_2" [../ML_in.cpp:234]   --->   Operation 219 'getelementptr' 'v0_addr_2' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_11 : Operation 220 [1/1] (2.77ns)   --->   "store double %v9_2, double* %v0_addr_2, align 8" [../ML_in.cpp:234]   --->   Operation 220 'store' <Predicate = (!icmp_ln226)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_11 : Operation 221 [1/5] (8.41ns)   --->   "%v9_3 = fmul double %tmp_75, %v1_load_146" [../ML_in.cpp:233]   --->   Operation 221 'dmul' 'v9_3' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 222 [2/5] (8.41ns)   --->   "%v9_4 = fmul double %tmp_75, %v1_load_147" [../ML_in.cpp:233]   --->   Operation 222 'dmul' 'v9_4' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 223 [3/5] (8.41ns)   --->   "%v9_5 = fmul double %tmp_75, %v1_load_148" [../ML_in.cpp:233]   --->   Operation 223 'dmul' 'v9_5' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 224 [4/5] (8.41ns)   --->   "%v9_6 = fmul double %tmp_75, %v1_load_149" [../ML_in.cpp:233]   --->   Operation 224 'dmul' 'v9_6' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 225 [5/5] (8.41ns)   --->   "%v9_7 = fmul double %tmp_75, %v1_load_150" [../ML_in.cpp:233]   --->   Operation 225 'dmul' 'v9_7' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.41>
ST_12 : Operation 226 [1/1] (0.00ns)   --->   "%add_ln234_3 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %trunc_ln231, i6 %or_ln230_2)" [../ML_in.cpp:234]   --->   Operation 226 'bitconcatenate' 'add_ln234_3' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_12 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln234_3 = zext i12 %add_ln234_3 to i64" [../ML_in.cpp:234]   --->   Operation 227 'zext' 'zext_ln234_3' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_12 : Operation 228 [1/1] (0.00ns)   --->   "%v0_addr_3 = getelementptr [4096 x double]* %v0, i64 0, i64 %zext_ln234_3" [../ML_in.cpp:234]   --->   Operation 228 'getelementptr' 'v0_addr_3' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_12 : Operation 229 [1/1] (2.77ns)   --->   "store double %v9_3, double* %v0_addr_3, align 8" [../ML_in.cpp:234]   --->   Operation 229 'store' <Predicate = (!icmp_ln226)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_12 : Operation 230 [1/5] (8.41ns)   --->   "%v9_4 = fmul double %tmp_75, %v1_load_147" [../ML_in.cpp:233]   --->   Operation 230 'dmul' 'v9_4' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 231 [2/5] (8.41ns)   --->   "%v9_5 = fmul double %tmp_75, %v1_load_148" [../ML_in.cpp:233]   --->   Operation 231 'dmul' 'v9_5' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 232 [3/5] (8.41ns)   --->   "%v9_6 = fmul double %tmp_75, %v1_load_149" [../ML_in.cpp:233]   --->   Operation 232 'dmul' 'v9_6' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 233 [4/5] (8.41ns)   --->   "%v9_7 = fmul double %tmp_75, %v1_load_150" [../ML_in.cpp:233]   --->   Operation 233 'dmul' 'v9_7' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 234 [5/5] (8.41ns)   --->   "%v9_8 = fmul double %tmp_75, %v1_load_151" [../ML_in.cpp:233]   --->   Operation 234 'dmul' 'v9_8' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.41>
ST_13 : Operation 235 [1/1] (0.00ns)   --->   "%add_ln234_4 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %trunc_ln231, i6 %or_ln230_3)" [../ML_in.cpp:234]   --->   Operation 235 'bitconcatenate' 'add_ln234_4' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_13 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln234_4 = zext i12 %add_ln234_4 to i64" [../ML_in.cpp:234]   --->   Operation 236 'zext' 'zext_ln234_4' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_13 : Operation 237 [1/1] (0.00ns)   --->   "%v0_addr_4 = getelementptr [4096 x double]* %v0, i64 0, i64 %zext_ln234_4" [../ML_in.cpp:234]   --->   Operation 237 'getelementptr' 'v0_addr_4' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_13 : Operation 238 [1/1] (2.77ns)   --->   "store double %v9_4, double* %v0_addr_4, align 8" [../ML_in.cpp:234]   --->   Operation 238 'store' <Predicate = (!icmp_ln226)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_13 : Operation 239 [1/5] (8.41ns)   --->   "%v9_5 = fmul double %tmp_75, %v1_load_148" [../ML_in.cpp:233]   --->   Operation 239 'dmul' 'v9_5' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 240 [2/5] (8.41ns)   --->   "%v9_6 = fmul double %tmp_75, %v1_load_149" [../ML_in.cpp:233]   --->   Operation 240 'dmul' 'v9_6' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 241 [3/5] (8.41ns)   --->   "%v9_7 = fmul double %tmp_75, %v1_load_150" [../ML_in.cpp:233]   --->   Operation 241 'dmul' 'v9_7' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 242 [4/5] (8.41ns)   --->   "%v9_8 = fmul double %tmp_75, %v1_load_151" [../ML_in.cpp:233]   --->   Operation 242 'dmul' 'v9_8' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 243 [5/5] (8.41ns)   --->   "%v9_9 = fmul double %tmp_75, %v1_load_152" [../ML_in.cpp:233]   --->   Operation 243 'dmul' 'v9_9' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.41>
ST_14 : Operation 244 [1/1] (0.00ns)   --->   "%add_ln234_5 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %trunc_ln231, i6 %or_ln230_4)" [../ML_in.cpp:234]   --->   Operation 244 'bitconcatenate' 'add_ln234_5' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_14 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln234_5 = zext i12 %add_ln234_5 to i64" [../ML_in.cpp:234]   --->   Operation 245 'zext' 'zext_ln234_5' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_14 : Operation 246 [1/1] (0.00ns)   --->   "%v0_addr_5 = getelementptr [4096 x double]* %v0, i64 0, i64 %zext_ln234_5" [../ML_in.cpp:234]   --->   Operation 246 'getelementptr' 'v0_addr_5' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_14 : Operation 247 [1/1] (2.77ns)   --->   "store double %v9_5, double* %v0_addr_5, align 8" [../ML_in.cpp:234]   --->   Operation 247 'store' <Predicate = (!icmp_ln226)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_14 : Operation 248 [1/5] (8.41ns)   --->   "%v9_6 = fmul double %tmp_75, %v1_load_149" [../ML_in.cpp:233]   --->   Operation 248 'dmul' 'v9_6' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 249 [2/5] (8.41ns)   --->   "%v9_7 = fmul double %tmp_75, %v1_load_150" [../ML_in.cpp:233]   --->   Operation 249 'dmul' 'v9_7' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 250 [3/5] (8.41ns)   --->   "%v9_8 = fmul double %tmp_75, %v1_load_151" [../ML_in.cpp:233]   --->   Operation 250 'dmul' 'v9_8' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 251 [4/5] (8.41ns)   --->   "%v9_9 = fmul double %tmp_75, %v1_load_152" [../ML_in.cpp:233]   --->   Operation 251 'dmul' 'v9_9' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 252 [5/5] (8.41ns)   --->   "%v9_s = fmul double %tmp_75, %v1_load_153" [../ML_in.cpp:233]   --->   Operation 252 'dmul' 'v9_s' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.41>
ST_15 : Operation 253 [1/1] (0.00ns)   --->   "%add_ln234_6 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %trunc_ln231, i6 %or_ln230_5)" [../ML_in.cpp:234]   --->   Operation 253 'bitconcatenate' 'add_ln234_6' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_15 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln234_6 = zext i12 %add_ln234_6 to i64" [../ML_in.cpp:234]   --->   Operation 254 'zext' 'zext_ln234_6' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_15 : Operation 255 [1/1] (0.00ns)   --->   "%v0_addr_6 = getelementptr [4096 x double]* %v0, i64 0, i64 %zext_ln234_6" [../ML_in.cpp:234]   --->   Operation 255 'getelementptr' 'v0_addr_6' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_15 : Operation 256 [1/1] (2.77ns)   --->   "store double %v9_6, double* %v0_addr_6, align 8" [../ML_in.cpp:234]   --->   Operation 256 'store' <Predicate = (!icmp_ln226)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_15 : Operation 257 [1/5] (8.41ns)   --->   "%v9_7 = fmul double %tmp_75, %v1_load_150" [../ML_in.cpp:233]   --->   Operation 257 'dmul' 'v9_7' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 258 [2/5] (8.41ns)   --->   "%v9_8 = fmul double %tmp_75, %v1_load_151" [../ML_in.cpp:233]   --->   Operation 258 'dmul' 'v9_8' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 259 [3/5] (8.41ns)   --->   "%v9_9 = fmul double %tmp_75, %v1_load_152" [../ML_in.cpp:233]   --->   Operation 259 'dmul' 'v9_9' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 260 [4/5] (8.41ns)   --->   "%v9_s = fmul double %tmp_75, %v1_load_153" [../ML_in.cpp:233]   --->   Operation 260 'dmul' 'v9_s' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 261 [5/5] (8.41ns)   --->   "%v9_10 = fmul double %tmp_75, %v1_load_154" [../ML_in.cpp:233]   --->   Operation 261 'dmul' 'v9_10' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.41>
ST_16 : Operation 262 [1/1] (0.00ns)   --->   "%add_ln234_7 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %trunc_ln231, i6 %or_ln230_6)" [../ML_in.cpp:234]   --->   Operation 262 'bitconcatenate' 'add_ln234_7' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_16 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln234_7 = zext i12 %add_ln234_7 to i64" [../ML_in.cpp:234]   --->   Operation 263 'zext' 'zext_ln234_7' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_16 : Operation 264 [1/1] (0.00ns)   --->   "%v0_addr_7 = getelementptr [4096 x double]* %v0, i64 0, i64 %zext_ln234_7" [../ML_in.cpp:234]   --->   Operation 264 'getelementptr' 'v0_addr_7' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_16 : Operation 265 [1/1] (2.77ns)   --->   "store double %v9_7, double* %v0_addr_7, align 8" [../ML_in.cpp:234]   --->   Operation 265 'store' <Predicate = (!icmp_ln226)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_16 : Operation 266 [1/5] (8.41ns)   --->   "%v9_8 = fmul double %tmp_75, %v1_load_151" [../ML_in.cpp:233]   --->   Operation 266 'dmul' 'v9_8' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 267 [2/5] (8.41ns)   --->   "%v9_9 = fmul double %tmp_75, %v1_load_152" [../ML_in.cpp:233]   --->   Operation 267 'dmul' 'v9_9' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 268 [3/5] (8.41ns)   --->   "%v9_s = fmul double %tmp_75, %v1_load_153" [../ML_in.cpp:233]   --->   Operation 268 'dmul' 'v9_s' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 269 [4/5] (8.41ns)   --->   "%v9_10 = fmul double %tmp_75, %v1_load_154" [../ML_in.cpp:233]   --->   Operation 269 'dmul' 'v9_10' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 270 [5/5] (8.41ns)   --->   "%v9_11 = fmul double %tmp_75, %v1_load_155" [../ML_in.cpp:233]   --->   Operation 270 'dmul' 'v9_11' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 8.41>
ST_17 : Operation 271 [1/1] (0.00ns)   --->   "%add_ln234_8 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %trunc_ln231, i6 %or_ln230_7)" [../ML_in.cpp:234]   --->   Operation 271 'bitconcatenate' 'add_ln234_8' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_17 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln234_8 = zext i12 %add_ln234_8 to i64" [../ML_in.cpp:234]   --->   Operation 272 'zext' 'zext_ln234_8' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_17 : Operation 273 [1/1] (0.00ns)   --->   "%v0_addr_8 = getelementptr [4096 x double]* %v0, i64 0, i64 %zext_ln234_8" [../ML_in.cpp:234]   --->   Operation 273 'getelementptr' 'v0_addr_8' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_17 : Operation 274 [1/1] (2.77ns)   --->   "store double %v9_8, double* %v0_addr_8, align 8" [../ML_in.cpp:234]   --->   Operation 274 'store' <Predicate = (!icmp_ln226)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_17 : Operation 275 [1/5] (8.41ns)   --->   "%v9_9 = fmul double %tmp_75, %v1_load_152" [../ML_in.cpp:233]   --->   Operation 275 'dmul' 'v9_9' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 276 [2/5] (8.41ns)   --->   "%v9_s = fmul double %tmp_75, %v1_load_153" [../ML_in.cpp:233]   --->   Operation 276 'dmul' 'v9_s' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 277 [3/5] (8.41ns)   --->   "%v9_10 = fmul double %tmp_75, %v1_load_154" [../ML_in.cpp:233]   --->   Operation 277 'dmul' 'v9_10' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 278 [4/5] (8.41ns)   --->   "%v9_11 = fmul double %tmp_75, %v1_load_155" [../ML_in.cpp:233]   --->   Operation 278 'dmul' 'v9_11' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 279 [5/5] (8.41ns)   --->   "%v9_12 = fmul double %tmp_75, %v1_load_156" [../ML_in.cpp:233]   --->   Operation 279 'dmul' 'v9_12' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 280 [1/1] (0.76ns)   --->   "%v4 = add i3 1, %select_ln231" [../ML_in.cpp:227]   --->   Operation 280 'add' 'v4' <Predicate = (!icmp_ln226)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.41>
ST_18 : Operation 281 [1/1] (0.00ns)   --->   "%add_ln234_9 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %trunc_ln231, i6 %or_ln230_8)" [../ML_in.cpp:234]   --->   Operation 281 'bitconcatenate' 'add_ln234_9' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_18 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln234_9 = zext i12 %add_ln234_9 to i64" [../ML_in.cpp:234]   --->   Operation 282 'zext' 'zext_ln234_9' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_18 : Operation 283 [1/1] (0.00ns)   --->   "%v0_addr_9 = getelementptr [4096 x double]* %v0, i64 0, i64 %zext_ln234_9" [../ML_in.cpp:234]   --->   Operation 283 'getelementptr' 'v0_addr_9' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_18 : Operation 284 [1/1] (2.77ns)   --->   "store double %v9_9, double* %v0_addr_9, align 8" [../ML_in.cpp:234]   --->   Operation 284 'store' <Predicate = (!icmp_ln226)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_18 : Operation 285 [1/5] (8.41ns)   --->   "%v9_s = fmul double %tmp_75, %v1_load_153" [../ML_in.cpp:233]   --->   Operation 285 'dmul' 'v9_s' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 286 [2/5] (8.41ns)   --->   "%v9_10 = fmul double %tmp_75, %v1_load_154" [../ML_in.cpp:233]   --->   Operation 286 'dmul' 'v9_10' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 287 [3/5] (8.41ns)   --->   "%v9_11 = fmul double %tmp_75, %v1_load_155" [../ML_in.cpp:233]   --->   Operation 287 'dmul' 'v9_11' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 288 [4/5] (8.41ns)   --->   "%v9_12 = fmul double %tmp_75, %v1_load_156" [../ML_in.cpp:233]   --->   Operation 288 'dmul' 'v9_12' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 289 [5/5] (8.41ns)   --->   "%v9_13 = fmul double %tmp_75, %v1_load_157" [../ML_in.cpp:233]   --->   Operation 289 'dmul' 'v9_13' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 8.41>
ST_19 : Operation 290 [1/1] (0.00ns)   --->   "%add_ln234_s = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %trunc_ln231, i6 %or_ln230_9)" [../ML_in.cpp:234]   --->   Operation 290 'bitconcatenate' 'add_ln234_s' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_19 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln234_10 = zext i12 %add_ln234_s to i64" [../ML_in.cpp:234]   --->   Operation 291 'zext' 'zext_ln234_10' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_19 : Operation 292 [1/1] (0.00ns)   --->   "%v0_addr_10 = getelementptr [4096 x double]* %v0, i64 0, i64 %zext_ln234_10" [../ML_in.cpp:234]   --->   Operation 292 'getelementptr' 'v0_addr_10' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_19 : Operation 293 [1/1] (2.77ns)   --->   "store double %v9_s, double* %v0_addr_10, align 8" [../ML_in.cpp:234]   --->   Operation 293 'store' <Predicate = (!icmp_ln226)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_19 : Operation 294 [1/5] (8.41ns)   --->   "%v9_10 = fmul double %tmp_75, %v1_load_154" [../ML_in.cpp:233]   --->   Operation 294 'dmul' 'v9_10' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 295 [2/5] (8.41ns)   --->   "%v9_11 = fmul double %tmp_75, %v1_load_155" [../ML_in.cpp:233]   --->   Operation 295 'dmul' 'v9_11' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 296 [3/5] (8.41ns)   --->   "%v9_12 = fmul double %tmp_75, %v1_load_156" [../ML_in.cpp:233]   --->   Operation 296 'dmul' 'v9_12' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 297 [4/5] (8.41ns)   --->   "%v9_13 = fmul double %tmp_75, %v1_load_157" [../ML_in.cpp:233]   --->   Operation 297 'dmul' 'v9_13' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 298 [5/5] (8.41ns)   --->   "%v9_14 = fmul double %tmp_75, %v1_load_158" [../ML_in.cpp:233]   --->   Operation 298 'dmul' 'v9_14' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 8.41>
ST_20 : Operation 299 [1/1] (0.00ns)   --->   "%add_ln234_10 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %trunc_ln231, i6 %or_ln230_10)" [../ML_in.cpp:234]   --->   Operation 299 'bitconcatenate' 'add_ln234_10' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_20 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln234_11 = zext i12 %add_ln234_10 to i64" [../ML_in.cpp:234]   --->   Operation 300 'zext' 'zext_ln234_11' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_20 : Operation 301 [1/1] (0.00ns)   --->   "%v0_addr_11 = getelementptr [4096 x double]* %v0, i64 0, i64 %zext_ln234_11" [../ML_in.cpp:234]   --->   Operation 301 'getelementptr' 'v0_addr_11' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_20 : Operation 302 [1/1] (2.77ns)   --->   "store double %v9_10, double* %v0_addr_11, align 8" [../ML_in.cpp:234]   --->   Operation 302 'store' <Predicate = (!icmp_ln226)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_20 : Operation 303 [1/5] (8.41ns)   --->   "%v9_11 = fmul double %tmp_75, %v1_load_155" [../ML_in.cpp:233]   --->   Operation 303 'dmul' 'v9_11' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 304 [2/5] (8.41ns)   --->   "%v9_12 = fmul double %tmp_75, %v1_load_156" [../ML_in.cpp:233]   --->   Operation 304 'dmul' 'v9_12' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 305 [3/5] (8.41ns)   --->   "%v9_13 = fmul double %tmp_75, %v1_load_157" [../ML_in.cpp:233]   --->   Operation 305 'dmul' 'v9_13' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 306 [4/5] (8.41ns)   --->   "%v9_14 = fmul double %tmp_75, %v1_load_158" [../ML_in.cpp:233]   --->   Operation 306 'dmul' 'v9_14' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 8.41>
ST_21 : Operation 307 [1/1] (0.00ns)   --->   "%add_ln234_11 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %trunc_ln231, i6 %or_ln230_11)" [../ML_in.cpp:234]   --->   Operation 307 'bitconcatenate' 'add_ln234_11' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_21 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln234_12 = zext i12 %add_ln234_11 to i64" [../ML_in.cpp:234]   --->   Operation 308 'zext' 'zext_ln234_12' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_21 : Operation 309 [1/1] (0.00ns)   --->   "%v0_addr_12 = getelementptr [4096 x double]* %v0, i64 0, i64 %zext_ln234_12" [../ML_in.cpp:234]   --->   Operation 309 'getelementptr' 'v0_addr_12' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_21 : Operation 310 [1/1] (2.77ns)   --->   "store double %v9_11, double* %v0_addr_12, align 8" [../ML_in.cpp:234]   --->   Operation 310 'store' <Predicate = (!icmp_ln226)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_21 : Operation 311 [1/5] (8.41ns)   --->   "%v9_12 = fmul double %tmp_75, %v1_load_156" [../ML_in.cpp:233]   --->   Operation 311 'dmul' 'v9_12' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 312 [2/5] (8.41ns)   --->   "%v9_13 = fmul double %tmp_75, %v1_load_157" [../ML_in.cpp:233]   --->   Operation 312 'dmul' 'v9_13' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 313 [3/5] (8.41ns)   --->   "%v9_14 = fmul double %tmp_75, %v1_load_158" [../ML_in.cpp:233]   --->   Operation 313 'dmul' 'v9_14' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 8.41>
ST_22 : Operation 314 [1/1] (0.00ns)   --->   "%add_ln234_12 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %trunc_ln231, i6 %or_ln230_12)" [../ML_in.cpp:234]   --->   Operation 314 'bitconcatenate' 'add_ln234_12' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_22 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln234_13 = zext i12 %add_ln234_12 to i64" [../ML_in.cpp:234]   --->   Operation 315 'zext' 'zext_ln234_13' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_22 : Operation 316 [1/1] (0.00ns)   --->   "%v0_addr_13 = getelementptr [4096 x double]* %v0, i64 0, i64 %zext_ln234_13" [../ML_in.cpp:234]   --->   Operation 316 'getelementptr' 'v0_addr_13' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_22 : Operation 317 [1/1] (2.77ns)   --->   "store double %v9_12, double* %v0_addr_13, align 8" [../ML_in.cpp:234]   --->   Operation 317 'store' <Predicate = (!icmp_ln226)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_22 : Operation 318 [1/5] (8.41ns)   --->   "%v9_13 = fmul double %tmp_75, %v1_load_157" [../ML_in.cpp:233]   --->   Operation 318 'dmul' 'v9_13' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 319 [2/5] (8.41ns)   --->   "%v9_14 = fmul double %tmp_75, %v1_load_158" [../ML_in.cpp:233]   --->   Operation 319 'dmul' 'v9_14' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 8.41>
ST_23 : Operation 320 [1/1] (0.00ns)   --->   "%add_ln234_13 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %trunc_ln231, i6 %or_ln230_13)" [../ML_in.cpp:234]   --->   Operation 320 'bitconcatenate' 'add_ln234_13' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_23 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln234_14 = zext i12 %add_ln234_13 to i64" [../ML_in.cpp:234]   --->   Operation 321 'zext' 'zext_ln234_14' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_23 : Operation 322 [1/1] (0.00ns)   --->   "%v0_addr_14 = getelementptr [4096 x double]* %v0, i64 0, i64 %zext_ln234_14" [../ML_in.cpp:234]   --->   Operation 322 'getelementptr' 'v0_addr_14' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_23 : Operation 323 [1/1] (2.77ns)   --->   "store double %v9_13, double* %v0_addr_14, align 8" [../ML_in.cpp:234]   --->   Operation 323 'store' <Predicate = (!icmp_ln226)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_23 : Operation 324 [1/5] (8.41ns)   --->   "%v9_14 = fmul double %tmp_75, %v1_load_158" [../ML_in.cpp:233]   --->   Operation 324 'dmul' 'v9_14' <Predicate = (!icmp_ln226)> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.77>
ST_24 : Operation 325 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 325 'speclooptripcount' 'empty' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_24 : Operation 326 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11)" [../ML_in.cpp:227]   --->   Operation 326 'specregionbegin' 'tmp' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_24 : Operation 327 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../ML_in.cpp:228]   --->   Operation 327 'specpipeline' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_24 : Operation 328 [1/1] (0.00ns)   --->   "%add_ln234_14 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %trunc_ln231, i6 %or_ln230_14)" [../ML_in.cpp:234]   --->   Operation 328 'bitconcatenate' 'add_ln234_14' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_24 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln234_15 = zext i12 %add_ln234_14 to i64" [../ML_in.cpp:234]   --->   Operation 329 'zext' 'zext_ln234_15' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_24 : Operation 330 [1/1] (0.00ns)   --->   "%v0_addr_15 = getelementptr [4096 x double]* %v0, i64 0, i64 %zext_ln234_15" [../ML_in.cpp:234]   --->   Operation 330 'getelementptr' 'v0_addr_15' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_24 : Operation 331 [1/1] (2.77ns)   --->   "store double %v9_14, double* %v0_addr_15, align 8" [../ML_in.cpp:234]   --->   Operation 331 'store' <Predicate = (!icmp_ln226)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_24 : Operation 332 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp)" [../ML_in.cpp:236]   --->   Operation 332 'specregionend' 'empty_56' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_24 : Operation 333 [1/1] (0.00ns)   --->   "br label %.preheader" [../ML_in.cpp:227]   --->   Operation 333 'br' <Predicate = (!icmp_ln226)> <Delay = 0.00>

State 25 <SV = 2> <Delay = 0.00>
ST_25 : Operation 334 [1/1] (0.00ns)   --->   "ret void" [../ML_in.cpp:238]   --->   Operation 334 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.466ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', ../ML_in.cpp:226) with incoming values : ('add_ln226', ../ML_in.cpp:226) [133]  (0.466 ns)

 <State 2>: 4.66ns
The critical path consists of the following:
	'phi' operation ('v3_0', ../ML_in.cpp:231) with incoming values : ('select_ln231_1', ../ML_in.cpp:231) [134]  (0 ns)
	'add' operation ('add_ln226_1', ../ML_in.cpp:226) [143]  (1.32 ns)
	'select' operation ('select_ln231_1', ../ML_in.cpp:231) [144]  (0.808 ns)
	'mux' operation ('tmp_75', ../ML_in.cpp:231) [150]  (2.53 ns)

 <State 3>: 2.77ns
The critical path consists of the following:
	'load' operation ('v1_load', ../ML_in.cpp:232) on array 'v1' [153]  (2.77 ns)

 <State 4>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('v9', ../ML_in.cpp:233) [154]  (8.42 ns)

 <State 5>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('v9', ../ML_in.cpp:233) [154]  (8.42 ns)

 <State 6>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('v9', ../ML_in.cpp:233) [154]  (8.42 ns)

 <State 7>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('v9', ../ML_in.cpp:233) [154]  (8.42 ns)

 <State 8>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('v9', ../ML_in.cpp:233) [154]  (8.42 ns)

 <State 9>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('v9_1', ../ML_in.cpp:233) [163]  (8.42 ns)

 <State 10>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('v9_2', ../ML_in.cpp:233) [172]  (8.42 ns)

 <State 11>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('v9_3', ../ML_in.cpp:233) [181]  (8.42 ns)

 <State 12>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('v9_4', ../ML_in.cpp:233) [190]  (8.42 ns)

 <State 13>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('v9_5', ../ML_in.cpp:233) [199]  (8.42 ns)

 <State 14>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('v9_6', ../ML_in.cpp:233) [208]  (8.42 ns)

 <State 15>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('v9_7', ../ML_in.cpp:233) [217]  (8.42 ns)

 <State 16>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('v9_8', ../ML_in.cpp:233) [226]  (8.42 ns)

 <State 17>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('v9_9', ../ML_in.cpp:233) [235]  (8.42 ns)

 <State 18>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('v9_s', ../ML_in.cpp:233) [244]  (8.42 ns)

 <State 19>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('v9_10', ../ML_in.cpp:233) [253]  (8.42 ns)

 <State 20>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('v9_11', ../ML_in.cpp:233) [262]  (8.42 ns)

 <State 21>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('v9_12', ../ML_in.cpp:233) [271]  (8.42 ns)

 <State 22>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('v9_13', ../ML_in.cpp:233) [280]  (8.42 ns)

 <State 23>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('v9_14', ../ML_in.cpp:233) [289]  (8.42 ns)

 <State 24>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('v0_addr_15', ../ML_in.cpp:234) [292]  (0 ns)
	'store' operation ('store_ln234', ../ML_in.cpp:234) of variable 'v9_14', ../ML_in.cpp:233 on array 'v0' [293]  (2.77 ns)

 <State 25>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
