#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000001001240 .scope module, "FFD5" "FFD5" 2 2;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "set";
    .port_info 3 /INPUT 4 "D";
    .port_info 4 /OUTPUT 4 "Q";
o0000000001005cb8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000000000fe09f0_0 .net "D", 3 0, o0000000001005cb8;  0 drivers
v0000000000fe12b0_0 .var "Q", 3 0;
o0000000001005d18 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000fe1cb0_0 .net "clock", 0 0, o0000000001005d18;  0 drivers
o0000000001005d48 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000fe2250_0 .net "reset", 0 0, o0000000001005d48;  0 drivers
o0000000001005d78 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000fe1b70_0 .net "set", 0 0, o0000000001005d78;  0 drivers
E_0000000001004600 .event posedge, v0000000000fe2250_0, v0000000000fe1cb0_0;
S_0000000001003740 .scope module, "FINALEJ1" "FINALEJ1" 2 28;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "clock";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 1 "Y";
o0000000001006168 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000000ff9900 .functor AND 1, v0000000000fe0810_0, o0000000001006168, C4<1>, C4<1>;
o0000000001006138 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000000ff9430 .functor AND 1, v0000000000fe22f0_0, o0000000001006138, C4<1>, C4<1>;
L_0000000000ff94a0 .functor AND 1, L_0000000000ff9430, o0000000001006168, C4<1>, C4<1>;
L_0000000000ff9ac0 .functor OR 1, L_0000000000ff9900, L_0000000000ff94a0, C4<0>, C4<0>;
L_0000000000ff95f0 .functor NOT 1, v0000000000fe22f0_0, C4<0>, C4<0>, C4<0>;
L_0000000000ff9890 .functor NOT 1, v0000000000fe0810_0, C4<0>, C4<0>, C4<0>;
L_0000000000ff9970 .functor AND 1, L_0000000000ff95f0, L_0000000000ff9890, C4<1>, C4<1>;
L_0000000000ff9cf0 .functor AND 1, L_0000000000ff9970, o0000000001006138, C4<1>, C4<1>;
L_0000000000ff9740 .functor AND 1, v0000000000fe22f0_0, o0000000001006138, C4<1>, C4<1>;
L_0000000000ff99e0 .functor AND 1, L_0000000000ff9740, o0000000001006168, C4<1>, C4<1>;
v0000000000fdb1f0_0 .net "A", 0 0, o0000000001006138;  0 drivers
v000000000105bb10_0 .net "B", 0 0, o0000000001006168;  0 drivers
v000000000105c650_0 .net "S0", 0 0, v0000000000fe0810_0;  1 drivers
v000000000105b570_0 .net "S0F", 0 0, L_0000000000ff9cf0;  1 drivers
v000000000105cb50_0 .net "S1", 0 0, v0000000000fe22f0_0;  1 drivers
v000000000105c970_0 .net "S1F", 0 0, L_0000000000ff9ac0;  1 drivers
v000000000105ba70_0 .net "Y", 0 0, L_0000000000ff99e0;  1 drivers
v000000000105c330_0 .net *"_s0", 0 0, L_0000000000ff9900;  1 drivers
v000000000105b6b0_0 .net *"_s10", 0 0, L_0000000000ff9890;  1 drivers
v000000000105b9d0_0 .net *"_s12", 0 0, L_0000000000ff9970;  1 drivers
v000000000105b1b0_0 .net *"_s16", 0 0, L_0000000000ff9740;  1 drivers
v000000000105ca10_0 .net *"_s2", 0 0, L_0000000000ff9430;  1 drivers
v000000000105cab0_0 .net *"_s4", 0 0, L_0000000000ff94a0;  1 drivers
v000000000105cbf0_0 .net *"_s8", 0 0, L_0000000000ff95f0;  1 drivers
o0000000001005ef8 .functor BUFZ 1, C4<z>; HiZ drive
v000000000105afd0_0 .net "clock", 0 0, o0000000001005ef8;  0 drivers
o0000000001005f28 .functor BUFZ 1, C4<z>; HiZ drive
v000000000105c510_0 .net "reset", 0 0, o0000000001005f28;  0 drivers
S_0000000000fee4a0 .scope module, "E2" "FD1" 2 33, 2 16 0, S_0000000001003740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /OUTPUT 1 "Q";
v0000000000fe1530_0 .net "D", 0 0, L_0000000000ff9ac0;  alias, 1 drivers
v0000000000fe22f0_0 .var "Q", 0 0;
v0000000000fe2390_0 .net "clock", 0 0, o0000000001005ef8;  alias, 0 drivers
v0000000000fe2430_0 .net "reset", 0 0, o0000000001005f28;  alias, 0 drivers
E_0000000001004500 .event posedge, v0000000000fe2430_0, v0000000000fe2390_0;
S_0000000000f9d980 .scope module, "E3" "FD1" 2 34, 2 16 0, S_0000000001003740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /OUTPUT 1 "Q";
v0000000000fe0770_0 .net "D", 0 0, L_0000000000ff9cf0;  alias, 1 drivers
v0000000000fe0810_0 .var "Q", 0 0;
v0000000000fe0bd0_0 .net "clock", 0 0, o0000000001005ef8;  alias, 0 drivers
v0000000000fdaa70_0 .net "reset", 0 0, o0000000001005f28;  alias, 0 drivers
S_0000000000fee310 .scope module, "testbench" "testbench" 3 3;
 .timescale 0 0;
v000000000105e090_0 .net "O1", 0 0, L_0000000001063ce0;  1 drivers
v000000000105ef90_0 .net "O2", 0 0, L_00000000010641b0;  1 drivers
v000000000105e9f0_0 .net "O3", 0 0, L_0000000001063730;  1 drivers
v000000000105f5d0_0 .var "RST", 0 0;
v000000000105f850_0 .var "clock", 0 0;
v000000000105e130_0 .var "p3", 0 0;
S_0000000000f9db10 .scope module, "U4" "FINALEJ3" 3 8, 2 38 0, S_0000000000fee310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "P";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "Y2";
    .port_info 4 /OUTPUT 1 "Y1";
    .port_info 5 /OUTPUT 1 "Y0";
L_0000000000ff9a50 .functor NOT 1, v000000000105c010_0, C4<0>, C4<0>, C4<0>;
L_0000000000ff9e40 .functor AND 1, L_0000000000ff9a50, v000000000105b070_0, C4<1>, C4<1>;
L_0000000000ff9b30 .functor AND 1, L_0000000000ff9e40, v000000000105bcf0_0, C4<1>, C4<1>;
L_0000000000ff9ba0 .functor AND 1, L_0000000000ff9b30, v000000000105e130_0, C4<1>, C4<1>;
L_0000000000ff9c10 .functor NOT 1, v000000000105c010_0, C4<0>, C4<0>, C4<0>;
L_0000000000ff9c80 .functor NOT 1, v000000000105b070_0, C4<0>, C4<0>, C4<0>;
L_0000000000ff9eb0 .functor AND 1, L_0000000000ff9c10, L_0000000000ff9c80, C4<1>, C4<1>;
L_0000000001060fc0 .functor NOT 1, v000000000105bcf0_0, C4<0>, C4<0>, C4<0>;
L_00000000010609a0 .functor AND 1, L_0000000000ff9eb0, L_0000000001060fc0, C4<1>, C4<1>;
L_0000000001061110 .functor NOT 1, v000000000105e130_0, C4<0>, C4<0>, C4<0>;
L_0000000001060460 .functor AND 1, L_00000000010609a0, L_0000000001061110, C4<1>, C4<1>;
L_0000000001060850 .functor OR 1, L_0000000000ff9ba0, L_0000000001060460, C4<0>, C4<0>;
L_0000000001060ee0 .functor NOT 1, v000000000105b070_0, C4<0>, C4<0>, C4<0>;
L_0000000001060230 .functor AND 1, v000000000105c010_0, L_0000000001060ee0, C4<1>, C4<1>;
L_0000000001060540 .functor AND 1, L_0000000001060230, v000000000105bcf0_0, C4<1>, C4<1>;
L_0000000001060a10 .functor OR 1, L_0000000001060850, L_0000000001060540, C4<0>, C4<0>;
L_00000000010603f0 .functor NOT 1, v000000000105bcf0_0, C4<0>, C4<0>, C4<0>;
L_0000000001060a80 .functor AND 1, v000000000105c010_0, L_00000000010603f0, C4<1>, C4<1>;
L_00000000010602a0 .functor AND 1, L_0000000001060a80, v000000000105e130_0, C4<1>, C4<1>;
L_0000000001060930 .functor OR 1, L_0000000001060a10, L_00000000010602a0, C4<0>, C4<0>;
L_00000000010608c0 .functor AND 1, v000000000105c010_0, v000000000105b070_0, C4<1>, C4<1>;
L_0000000001060f50 .functor NOT 1, v000000000105e130_0, C4<0>, C4<0>, C4<0>;
L_0000000001060380 .functor AND 1, L_00000000010608c0, L_0000000001060f50, C4<1>, C4<1>;
L_0000000001060cb0 .functor OR 1, L_0000000001060930, L_0000000001060380, C4<0>, C4<0>;
L_0000000001060af0 .functor NOT 1, v000000000105b070_0, C4<0>, C4<0>, C4<0>;
L_0000000001061030 .functor AND 1, L_0000000001060af0, v000000000105bcf0_0, C4<1>, C4<1>;
L_0000000001060b60 .functor AND 1, L_0000000001061030, v000000000105e130_0, C4<1>, C4<1>;
L_0000000001060bd0 .functor NOT 1, v000000000105bcf0_0, C4<0>, C4<0>, C4<0>;
L_00000000010610a0 .functor AND 1, v000000000105b070_0, L_0000000001060bd0, C4<1>, C4<1>;
L_0000000001060c40 .functor AND 1, L_00000000010610a0, v000000000105e130_0, C4<1>, C4<1>;
L_0000000001060310 .functor OR 1, L_0000000001060b60, L_0000000001060c40, C4<0>, C4<0>;
L_0000000001060d20 .functor AND 1, v000000000105b070_0, v000000000105bcf0_0, C4<1>, C4<1>;
L_0000000001060e00 .functor NOT 1, v000000000105e130_0, C4<0>, C4<0>, C4<0>;
L_0000000001060d90 .functor AND 1, L_0000000001060d20, L_0000000001060e00, C4<1>, C4<1>;
L_0000000001060e70 .functor OR 1, L_0000000001060310, L_0000000001060d90, C4<0>, C4<0>;
L_00000000010607e0 .functor NOT 1, v000000000105b070_0, C4<0>, C4<0>, C4<0>;
L_00000000010604d0 .functor NOT 1, v000000000105bcf0_0, C4<0>, C4<0>, C4<0>;
L_00000000010605b0 .functor AND 1, L_00000000010607e0, L_00000000010604d0, C4<1>, C4<1>;
L_0000000001060620 .functor NOT 1, v000000000105e130_0, C4<0>, C4<0>, C4<0>;
L_0000000001060690 .functor AND 1, L_00000000010605b0, L_0000000001060620, C4<1>, C4<1>;
L_0000000001060700 .functor OR 1, L_0000000001060e70, L_0000000001060690, C4<0>, C4<0>;
L_0000000001060770 .functor NOT 1, v000000000105bcf0_0, C4<0>, C4<0>, C4<0>;
L_0000000001063730 .functor BUFZ 1, v000000000105c010_0, C4<0>, C4<0>, C4<0>;
L_0000000001063ea0 .functor NOT 1, v000000000105c010_0, C4<0>, C4<0>, C4<0>;
L_0000000001063f10 .functor AND 1, L_0000000001063ea0, v000000000105b070_0, C4<1>, C4<1>;
L_0000000001063500 .functor NOT 1, v000000000105b070_0, C4<0>, C4<0>, C4<0>;
L_0000000001063650 .functor AND 1, v000000000105c010_0, L_0000000001063500, C4<1>, C4<1>;
L_00000000010641b0 .functor OR 1, L_0000000001063f10, L_0000000001063650, C4<0>, C4<0>;
L_0000000001063b20 .functor NOT 1, v000000000105b070_0, C4<0>, C4<0>, C4<0>;
L_00000000010640d0 .functor AND 1, L_0000000001063b20, v000000000105bcf0_0, C4<1>, C4<1>;
L_0000000001063d50 .functor NOT 1, v000000000105bcf0_0, C4<0>, C4<0>, C4<0>;
L_0000000001063c00 .functor AND 1, L_0000000001063d50, v000000000105b070_0, C4<1>, C4<1>;
L_0000000001063ce0 .functor OR 1, L_00000000010640d0, L_0000000001063c00, C4<0>, C4<0>;
v000000000105be30_0 .net "P", 0 0, v000000000105e130_0;  1 drivers
v000000000105c830_0 .net "S0", 0 0, v000000000105bcf0_0;  1 drivers
v000000000105b7f0_0 .net "S0F", 0 0, L_0000000001060770;  1 drivers
v000000000105c290_0 .net "S1", 0 0, v000000000105b070_0;  1 drivers
v000000000105af30_0 .net "S1F", 0 0, L_0000000001060700;  1 drivers
v000000000105b110_0 .net "S2", 0 0, v000000000105c010_0;  1 drivers
v000000000105b390_0 .net "S2F", 0 0, L_0000000001060cb0;  1 drivers
v000000000105bed0_0 .net "Y0", 0 0, L_0000000001063ce0;  alias, 1 drivers
v000000000105b890_0 .net "Y1", 0 0, L_00000000010641b0;  alias, 1 drivers
v000000000105b930_0 .net "Y2", 0 0, L_0000000001063730;  alias, 1 drivers
v000000000105b610_0 .net *"_s0", 0 0, L_0000000000ff9a50;  1 drivers
v000000000105b250_0 .net *"_s10", 0 0, L_0000000000ff9c80;  1 drivers
v000000000105b2f0_0 .net *"_s100", 0 0, L_0000000001063d50;  1 drivers
v000000000105b430_0 .net *"_s102", 0 0, L_0000000001063c00;  1 drivers
v000000000105bf70_0 .net *"_s12", 0 0, L_0000000000ff9eb0;  1 drivers
v000000000105c5b0_0 .net *"_s14", 0 0, L_0000000001060fc0;  1 drivers
v000000000105b4d0_0 .net *"_s16", 0 0, L_00000000010609a0;  1 drivers
v000000000105c3d0_0 .net *"_s18", 0 0, L_0000000001061110;  1 drivers
v000000000105c470_0 .net *"_s2", 0 0, L_0000000000ff9e40;  1 drivers
v000000000105c1f0_0 .net *"_s20", 0 0, L_0000000001060460;  1 drivers
v000000000105c0b0_0 .net *"_s22", 0 0, L_0000000001060850;  1 drivers
v000000000105c8d0_0 .net *"_s24", 0 0, L_0000000001060ee0;  1 drivers
v000000000105c150_0 .net *"_s26", 0 0, L_0000000001060230;  1 drivers
v000000000105fc10_0 .net *"_s28", 0 0, L_0000000001060540;  1 drivers
v000000000105e450_0 .net *"_s30", 0 0, L_0000000001060a10;  1 drivers
v000000000105f7b0_0 .net *"_s32", 0 0, L_00000000010603f0;  1 drivers
v000000000105ee50_0 .net *"_s34", 0 0, L_0000000001060a80;  1 drivers
v000000000105f670_0 .net *"_s36", 0 0, L_00000000010602a0;  1 drivers
v000000000105f530_0 .net *"_s38", 0 0, L_0000000001060930;  1 drivers
v000000000105edb0_0 .net *"_s4", 0 0, L_0000000000ff9b30;  1 drivers
v000000000105e4f0_0 .net *"_s40", 0 0, L_00000000010608c0;  1 drivers
v000000000105e270_0 .net *"_s42", 0 0, L_0000000001060f50;  1 drivers
v000000000105f990_0 .net *"_s44", 0 0, L_0000000001060380;  1 drivers
v000000000105ec70_0 .net *"_s48", 0 0, L_0000000001060af0;  1 drivers
v000000000105f170_0 .net *"_s50", 0 0, L_0000000001061030;  1 drivers
v000000000105fcb0_0 .net *"_s52", 0 0, L_0000000001060b60;  1 drivers
v000000000105eef0_0 .net *"_s54", 0 0, L_0000000001060bd0;  1 drivers
v000000000105f710_0 .net *"_s56", 0 0, L_00000000010610a0;  1 drivers
v000000000105de10_0 .net *"_s58", 0 0, L_0000000001060c40;  1 drivers
v000000000105ea90_0 .net *"_s6", 0 0, L_0000000000ff9ba0;  1 drivers
v000000000105eb30_0 .net *"_s60", 0 0, L_0000000001060310;  1 drivers
v000000000105e950_0 .net *"_s62", 0 0, L_0000000001060d20;  1 drivers
v000000000105df50_0 .net *"_s64", 0 0, L_0000000001060e00;  1 drivers
v000000000105e630_0 .net *"_s66", 0 0, L_0000000001060d90;  1 drivers
v000000000105f2b0_0 .net *"_s68", 0 0, L_0000000001060e70;  1 drivers
v000000000105f8f0_0 .net *"_s70", 0 0, L_00000000010607e0;  1 drivers
v000000000105e6d0_0 .net *"_s72", 0 0, L_00000000010604d0;  1 drivers
v000000000105ed10_0 .net *"_s74", 0 0, L_00000000010605b0;  1 drivers
v000000000105fa30_0 .net *"_s76", 0 0, L_0000000001060620;  1 drivers
v000000000105f490_0 .net *"_s78", 0 0, L_0000000001060690;  1 drivers
v000000000105dff0_0 .net *"_s8", 0 0, L_0000000000ff9c10;  1 drivers
v000000000105e590_0 .net *"_s86", 0 0, L_0000000001063ea0;  1 drivers
v000000000105e770_0 .net *"_s88", 0 0, L_0000000001063f10;  1 drivers
v000000000105f210_0 .net *"_s90", 0 0, L_0000000001063500;  1 drivers
v000000000105e810_0 .net *"_s92", 0 0, L_0000000001063650;  1 drivers
v000000000105e8b0_0 .net *"_s96", 0 0, L_0000000001063b20;  1 drivers
v000000000105ebd0_0 .net *"_s98", 0 0, L_00000000010640d0;  1 drivers
v000000000105e1d0_0 .net "clock", 0 0, v000000000105f850_0;  1 drivers
v000000000105f030_0 .net "reset", 0 0, v000000000105f5d0_0;  1 drivers
S_0000000000fe5e00 .scope module, "E5" "FD1" 2 44, 2 16 0, S_0000000000f9db10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /OUTPUT 1 "Q";
v000000000105cc90_0 .net "D", 0 0, L_0000000001060cb0;  alias, 1 drivers
v000000000105c010_0 .var "Q", 0 0;
v000000000105adf0_0 .net "clock", 0 0, v000000000105f850_0;  alias, 1 drivers
v000000000105bbb0_0 .net "reset", 0 0, v000000000105f5d0_0;  alias, 1 drivers
E_0000000001004cc0 .event posedge, v000000000105bbb0_0, v000000000105adf0_0;
S_0000000000fe5f90 .scope module, "E6" "FD1" 2 45, 2 16 0, S_0000000000f9db10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /OUTPUT 1 "Q";
v000000000105ae90_0 .net "D", 0 0, L_0000000001060700;  alias, 1 drivers
v000000000105b070_0 .var "Q", 0 0;
v000000000105bc50_0 .net "clock", 0 0, v000000000105f850_0;  alias, 1 drivers
v000000000105b750_0 .net "reset", 0 0, v000000000105f5d0_0;  alias, 1 drivers
S_0000000000f96930 .scope module, "E7" "FD1" 2 46, 2 16 0, S_0000000000f9db10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /OUTPUT 1 "Q";
v000000000105c6f0_0 .net "D", 0 0, L_0000000001060770;  alias, 1 drivers
v000000000105bcf0_0 .var "Q", 0 0;
v000000000105bd90_0 .net "clock", 0 0, v000000000105f850_0;  alias, 1 drivers
v000000000105c790_0 .net "reset", 0 0, v000000000105f5d0_0;  alias, 1 drivers
    .scope S_0000000001001240;
T_0 ;
    %wait E_0000000001004600;
    %load/vec4 v0000000000fe2250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000fe12b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000000fe1b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0000000000fe12b0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000000000fe09f0_0;
    %assign/vec4 v0000000000fe12b0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000000fee4a0;
T_1 ;
    %wait E_0000000001004500;
    %load/vec4 v0000000000fe2430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000fe22f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000000000fe1530_0;
    %assign/vec4 v0000000000fe22f0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000000f9d980;
T_2 ;
    %wait E_0000000001004500;
    %load/vec4 v0000000000fdaa70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000fe0810_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000000000fe0770_0;
    %assign/vec4 v0000000000fe0810_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000000fe5e00;
T_3 ;
    %wait E_0000000001004cc0;
    %load/vec4 v000000000105bbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000105c010_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000000000105cc90_0;
    %assign/vec4 v000000000105c010_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000000fe5f90;
T_4 ;
    %wait E_0000000001004cc0;
    %load/vec4 v000000000105b750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000105b070_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000000000105ae90_0;
    %assign/vec4 v000000000105b070_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000000f96930;
T_5 ;
    %wait E_0000000001004cc0;
    %load/vec4 v000000000105c790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000105bcf0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000000000105c6f0_0;
    %assign/vec4 v000000000105bcf0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000000fee310;
T_6 ;
    %delay 1, 0;
    %load/vec4 v000000000105f850_0;
    %inv;
    %assign/vec4 v000000000105f850_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000000fee310;
T_7 ;
    %vpi_call 3 14 "$display", " EJERCICIO 3 " {0 0 0};
    %vpi_call 3 15 "$display", "clk p |  Y " {0 0 0};
    %vpi_call 3 16 "$display", "------|----" {0 0 0};
    %vpi_call 3 17 "$monitor", "%b  %b  | %b %b %b ", v000000000105f850_0, v000000000105e130_0, v000000000105e9f0_0, v000000000105ef90_0, v000000000105e090_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0000000000fee310;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000105e130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000105f5d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000105f850_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000105e130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000105f5d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000105e130_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000105e130_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000105e130_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000105e130_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000105e130_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000105e130_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000105e130_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000105e130_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000105e130_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000105e130_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000105e130_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000105e130_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000105e130_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000105e130_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000105e130_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000105e130_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0000000000fee310;
T_9 ;
    %delay 18, 0;
    %vpi_call 3 41 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0000000000fee310;
T_10 ;
    %vpi_call 3 43 "$dumpfile", "ejercicio5y6p3_tb.vcd" {0 0 0};
    %vpi_call 3 44 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000000fee310 {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./ejercicio5y6.v";
    "ejercicio5y6p3_tb.v";
