# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../XADC_test.srcs/sources_1/ip/Multiplier/sim/Multiplier.vhd" \
"../../../../XADC_test.srcs/sources_1/ip/Adder/sim/Adder.vhd" \

# Do not sort compile order
nosort
