// Seed: 3955218208
module module_0 (
    input  wor   id_0,
    input  tri   id_1,
    output tri1  id_2,
    input  uwire id_3
    , id_12,
    input  tri1  id_4,
    input  uwire id_5,
    input  tri   id_6,
    input  tri   id_7,
    input  wor   id_8,
    input  tri0  id_9,
    output tri   id_10
);
  wire id_13;
  wire id_14;
  id_15(
      .id_0(id_12 + 1 - 1 - id_12),
      .id_1(1'd0),
      .id_2((id_0)),
      .id_3(1),
      .id_4(id_3 & id_12),
      .id_5(id_12 !=? ~1'h0),
      .id_6(1),
      .id_7(id_12),
      .id_8(id_2 - id_12)
  );
endmodule
module module_1 (
    output wand id_0,
    output supply0 id_1,
    output supply0 id_2,
    input uwire id_3,
    input supply0 id_4,
    output tri id_5,
    input tri id_6,
    input wor id_7,
    input supply1 id_8,
    input supply0 id_9,
    input tri0 id_10,
    input tri id_11,
    input supply0 id_12,
    output tri0 id_13,
    input wor id_14,
    output wor id_15,
    output supply0 id_16,
    input wand id_17
);
  wire id_19;
  module_0(
      id_4, id_10, id_1, id_9, id_3, id_3, id_4, id_9, id_9, id_3, id_2
  );
  assign id_13 = id_4;
  wire id_20;
endmodule
