#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001c9fe083e80 .scope module, "ALU_tb" "ALU_tb" 2 4;
 .timescale 0 0;
v000001c9fe0f71c0_0 .var "a", 31 0;
v000001c9fe0f74e0_0 .var "b", 31 0;
v000001c9fe0f7580_0 .var "control", 4 0;
v000001c9fe0f8d40_0 .net "out", 31 0, v000001c9fe0f8de0_0;  1 drivers
v000001c9fe0f8a20_0 .var "si", 3 0;
v000001c9fe0f7760_0 .net "so", 3 0, L_000001c9fe109320;  1 drivers
S_000001c9fe08a270 .scope module, "alu" "ALU" 2 11, 3 28 0, S_000001c9fe083e80;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "control";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /INPUT 4 "statusIn";
    .port_info 4 /OUTPUT 32 "out";
    .port_info 5 /OUTPUT 4 "statusOut";
P_000001c9fe07d800 .param/l "DATA_WIDTH" 0 3 29, +C4<00000000000000000000000000100000>;
L_000001c9fe0a2e70 .functor BUFZ 1, L_000001c9fe1095a0, C4<0>, C4<0>, C4<0>;
v000001c9fe0f7120_0 .net *"_ivl_13", 0 0, L_000001c9fe0f8340;  1 drivers
v000001c9fe0f7bc0_0 .net *"_ivl_24", 0 0, L_000001c9fe0a2e70;  1 drivers
v000001c9fe0f8160_0 .net *"_ivl_3", 0 0, L_000001c9fe0f7440;  1 drivers
L_000001c9fe160088 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c9fe0f83e0_0 .net/2u *"_ivl_6", 32 0, L_000001c9fe160088;  1 drivers
v000001c9fe0f8ca0_0 .net *"_ivl_8", 0 0, L_000001c9fe0f8700;  1 drivers
v000001c9fe0f8f20_0 .net "a", 31 0, v000001c9fe0f71c0_0;  1 drivers
v000001c9fe0f80c0_0 .net "b", 31 0, v000001c9fe0f74e0_0;  1 drivers
v000001c9fe0f76c0_0 .net "control", 4 0, v000001c9fe0f7580_0;  1 drivers
v000001c9fe0f8de0_0 .var "out", 31 0;
v000001c9fe0f8020_0 .net "overflow_wire", 0 0, L_000001c9fe1095a0;  1 drivers
v000001c9fe0f7800_0 .var "result", 32 0;
v000001c9fe0f7260_0 .net "statusIn", 3 0, v000001c9fe0f8a20_0;  1 drivers
v000001c9fe0f7c60_0 .net "statusOut", 3 0, L_000001c9fe109320;  alias, 1 drivers
E_000001c9fe07d080 .event anyedge, v000001c9fe0f7260_0, v000001c9fe0f80c0_0, v000001c9fe0f8f20_0, v000001c9fe07f9c0_0;
L_000001c9fe0f7440 .part v000001c9fe0f7800_0, 32, 1;
L_000001c9fe0f8700 .cmp/eq 33, v000001c9fe0f7800_0, L_000001c9fe160088;
L_000001c9fe0f8340 .part v000001c9fe0f7800_0, 31, 1;
L_000001c9fe109b40 .part v000001c9fe0f71c0_0, 31, 1;
L_000001c9fe1091e0 .part v000001c9fe0f74e0_0, 31, 1;
L_000001c9fe109960 .part v000001c9fe0f7800_0, 31, 1;
L_000001c9fe109320 .concat8 [ 1 1 1 1], L_000001c9fe0f7440, L_000001c9fe0f8700, L_000001c9fe0f8340, L_000001c9fe0a2e70;
S_000001c9fe093df0 .scope module, "f" "overflow" 3 78, 3 84 0, S_000001c9fe08a270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "result";
    .port_info 3 /INPUT 5 "ALU_CNTRL";
    .port_info 4 /OUTPUT 1 "overflow";
L_000001c9fe0a35e0 .functor NOT 1, L_000001c9fe109b40, C4<0>, C4<0>, C4<0>;
L_000001c9fe0a36c0 .functor NOT 1, L_000001c9fe1091e0, C4<0>, C4<0>, C4<0>;
L_000001c9fe0a32d0 .functor AND 1, L_000001c9fe0a35e0, L_000001c9fe0a36c0, C4<1>, C4<1>;
L_000001c9fe0a3110 .functor AND 1, L_000001c9fe0a32d0, L_000001c9fe109960, C4<1>, C4<1>;
L_000001c9fe0a3810 .functor AND 1, L_000001c9fe109b40, L_000001c9fe1091e0, C4<1>, C4<1>;
L_000001c9fe0a3730 .functor NOT 1, L_000001c9fe109960, C4<0>, C4<0>, C4<0>;
L_000001c9fe0a29a0 .functor AND 1, L_000001c9fe0a3810, L_000001c9fe0a3730, C4<1>, C4<1>;
L_000001c9fe0a2ee0 .functor OR 1, L_000001c9fe0a3110, L_000001c9fe0a29a0, C4<0>, C4<0>;
v000001c9fe07f9c0_0 .net "ALU_CNTRL", 4 0, v000001c9fe0f7580_0;  alias, 1 drivers
v000001c9fe07fe20_0 .net *"_ivl_0", 31 0, L_000001c9fe109aa0;  1 drivers
v000001c9fe07ff60_0 .net *"_ivl_10", 0 0, L_000001c9fe0a36c0;  1 drivers
v000001c9fe07fa60_0 .net *"_ivl_12", 0 0, L_000001c9fe0a32d0;  1 drivers
v000001c9fe07fb00_0 .net *"_ivl_14", 0 0, L_000001c9fe0a3110;  1 drivers
v000001c9fe07fc40_0 .net *"_ivl_16", 0 0, L_000001c9fe0a3810;  1 drivers
v000001c9fe07f060_0 .net *"_ivl_18", 0 0, L_000001c9fe0a3730;  1 drivers
v000001c9fe07fce0_0 .net *"_ivl_20", 0 0, L_000001c9fe0a29a0;  1 drivers
v000001c9fe07fec0_0 .net *"_ivl_22", 0 0, L_000001c9fe0a2ee0;  1 drivers
L_000001c9fe160160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c9fe07f100_0 .net/2u *"_ivl_24", 0 0, L_000001c9fe160160;  1 drivers
L_000001c9fe1600d0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c9fe0f87a0_0 .net *"_ivl_3", 26 0, L_000001c9fe1600d0;  1 drivers
L_000001c9fe160118 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000001c9fe0f8c00_0 .net/2u *"_ivl_4", 31 0, L_000001c9fe160118;  1 drivers
v000001c9fe0f7d00_0 .net *"_ivl_6", 0 0, L_000001c9fe10a5e0;  1 drivers
v000001c9fe0f8840_0 .net *"_ivl_8", 0 0, L_000001c9fe0a35e0;  1 drivers
v000001c9fe0f8980_0 .net "a", 0 0, L_000001c9fe109b40;  1 drivers
v000001c9fe0f7620_0 .net "b", 0 0, L_000001c9fe1091e0;  1 drivers
v000001c9fe0f7a80_0 .net "overflow", 0 0, L_000001c9fe1095a0;  alias, 1 drivers
v000001c9fe0f7b20_0 .net "result", 0 0, L_000001c9fe109960;  1 drivers
L_000001c9fe109aa0 .concat [ 5 27 0 0], v000001c9fe0f7580_0, L_000001c9fe1600d0;
L_000001c9fe10a5e0 .cmp/eq 32, L_000001c9fe109aa0, L_000001c9fe160118;
L_000001c9fe1095a0 .functor MUXZ 1, L_000001c9fe160160, L_000001c9fe0a2ee0, L_000001c9fe10a5e0, C4<>;
S_000001c9fe084b80 .scope module, "Register" "Register" 3 93;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "D";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /OUTPUT 32 "Q";
P_000001c9fe07ce40 .param/l "DATA_WIDTH" 0 3 94, +C4<00000000000000000000000000100000>;
o000001c9fe0a60f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001c9fe0f73a0_0 .net "D", 31 0, o000001c9fe0a60f8;  0 drivers
v000001c9fe0f88e0_0 .var "Q", 31 0;
o000001c9fe0a6158 .functor BUFZ 1, C4<z>; HiZ drive
v000001c9fe0f8520_0 .net "clock", 0 0, o000001c9fe0a6158;  0 drivers
E_000001c9fe07cf00 .event posedge, v000001c9fe0f8520_0;
S_000001c9fe084d10 .scope module, "RegisterFile" "RegisterFile" 3 108;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 5 "address1";
    .port_info 2 /INPUT 5 "address2";
    .port_info 3 /INPUT 5 "writeAddress";
    .port_info 4 /INPUT 32 "writeData";
    .port_info 5 /INPUT 1 "regWrite";
    .port_info 6 /OUTPUT 32 "outData1";
    .port_info 7 /OUTPUT 32 "outData2";
P_000001c9fe084010 .param/l "ADDRESS_WIDTH" 0 3 109, +C4<00000000000000000000000000000101>;
P_000001c9fe084048 .param/l "DATA_WIDTH" 0 3 109, +C4<00000000000000000000000000100000>;
L_000001c9fe0a2cb0 .functor BUFZ 32, L_000001c9fe10a400, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c9fe0a2f50 .functor BUFZ 32, L_000001c9fe1096e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c9fe0f8200_0 .net *"_ivl_0", 31 0, L_000001c9fe10a400;  1 drivers
v000001c9fe0f8660_0 .net *"_ivl_10", 6 0, L_000001c9fe109820;  1 drivers
L_000001c9fe1601f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c9fe0f7f80_0 .net *"_ivl_13", 1 0, L_000001c9fe1601f0;  1 drivers
v000001c9fe0f85c0_0 .net *"_ivl_2", 6 0, L_000001c9fe109780;  1 drivers
L_000001c9fe1601a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c9fe0f7da0_0 .net *"_ivl_5", 1 0, L_000001c9fe1601a8;  1 drivers
v000001c9fe0f78a0_0 .net *"_ivl_8", 31 0, L_000001c9fe1096e0;  1 drivers
o000001c9fe0a6338 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000001c9fe0f7940_0 .net "address1", 4 0, o000001c9fe0a6338;  0 drivers
o000001c9fe0a6368 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000001c9fe0f8e80_0 .net "address2", 4 0, o000001c9fe0a6368;  0 drivers
o000001c9fe0a6398 .functor BUFZ 1, C4<z>; HiZ drive
v000001c9fe0f79e0_0 .net "clock", 0 0, o000001c9fe0a6398;  0 drivers
v000001c9fe0f7080 .array "data", 0 32, 31 0;
v000001c9fe0f7300_0 .net "outData1", 31 0, L_000001c9fe0a2cb0;  1 drivers
v000001c9fe0f8ac0_0 .net "outData2", 31 0, L_000001c9fe0a2f50;  1 drivers
o000001c9fe0a6428 .functor BUFZ 1, C4<z>; HiZ drive
v000001c9fe0f7e40_0 .net "regWrite", 0 0, o000001c9fe0a6428;  0 drivers
o000001c9fe0a6458 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000001c9fe0f8b60_0 .net "writeAddress", 4 0, o000001c9fe0a6458;  0 drivers
o000001c9fe0a6488 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001c9fe0f7ee0_0 .net "writeData", 31 0, o000001c9fe0a6488;  0 drivers
E_000001c9fe07d0c0 .event posedge, v000001c9fe0f79e0_0;
L_000001c9fe10a400 .array/port v000001c9fe0f7080, L_000001c9fe109780;
L_000001c9fe109780 .concat [ 5 2 0 0], o000001c9fe0a6338, L_000001c9fe1601a8;
L_000001c9fe1096e0 .array/port v000001c9fe0f7080, L_000001c9fe109820;
L_000001c9fe109820 .concat [ 5 2 0 0], o000001c9fe0a6368, L_000001c9fe1601f0;
S_000001c9fe08a0e0 .scope module, "SignExtend" "SignExtend" 3 131;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "unextended";
    .port_info 1 /OUTPUT 32 "extended";
P_000001c9fe0532d0 .param/l "FROM_WIDTH" 0 3 132, +C4<00000000000000000000000000010000>;
P_000001c9fe053308 .param/l "TO_WIDTH" 0 3 132, +C4<00000000000000000000000000100000>;
v000001c9fe0f8480_0 .net "extended", 31 0, L_000001c9fe10a4a0;  1 drivers
o000001c9fe0a6668 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v000001c9fe0f82a0_0 .net "unextended", 15 0, o000001c9fe0a6668;  0 drivers
L_000001c9fe10a4a0 .extend/s 32, o000001c9fe0a6668;
    .scope S_000001c9fe08a270;
T_0 ;
    %wait E_000001c9fe07d080;
    %load/vec4 v000001c9fe0f76c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001c9fe0f8de0_0, 0;
    %jmp T_0.7;
T_0.0 ;
    %load/vec4 v000001c9fe0f8f20_0;
    %pad/u 33;
    %load/vec4 v000001c9fe0f80c0_0;
    %pad/u 33;
    %and;
    %store/vec4 v000001c9fe0f7800_0, 0, 33;
    %load/vec4 v000001c9fe0f7800_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000001c9fe0f8de0_0, 0, 32;
    %jmp T_0.7;
T_0.1 ;
    %load/vec4 v000001c9fe0f8f20_0;
    %pad/u 33;
    %load/vec4 v000001c9fe0f80c0_0;
    %pad/u 33;
    %or;
    %assign/vec4 v000001c9fe0f7800_0, 0;
    %load/vec4 v000001c9fe0f7800_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000001c9fe0f8de0_0, 0, 32;
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v000001c9fe0f8f20_0;
    %pad/u 33;
    %load/vec4 v000001c9fe0f80c0_0;
    %pad/u 33;
    %add;
    %load/vec4 v000001c9fe0f7260_0;
    %parti/s 1, 0, 2;
    %pad/u 33;
    %add;
    %store/vec4 v000001c9fe0f7800_0, 0, 33;
    %load/vec4 v000001c9fe0f7800_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000001c9fe0f8de0_0, 0, 32;
    %jmp T_0.7;
T_0.3 ;
    %load/vec4 v000001c9fe0f8f20_0;
    %pad/u 33;
    %load/vec4 v000001c9fe0f80c0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v000001c9fe0f7800_0, 0, 33;
    %load/vec4 v000001c9fe0f7800_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000001c9fe0f8de0_0, 0, 32;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v000001c9fe0f8f20_0;
    %load/vec4 v000001c9fe0f80c0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1, 0, 33;
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 0, 0, 33;
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %store/vec4 v000001c9fe0f7800_0, 0, 33;
    %load/vec4 v000001c9fe0f7800_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000001c9fe0f8de0_0, 0, 32;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v000001c9fe0f8f20_0;
    %load/vec4 v000001c9fe0f80c0_0;
    %or;
    %nor/r;
    %pad/u 33;
    %store/vec4 v000001c9fe0f7800_0, 0, 33;
    %load/vec4 v000001c9fe0f7800_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000001c9fe0f8de0_0, 0, 32;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001c9fe083e80;
T_1 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001c9fe0f7580_0, 0, 5;
    %pushi/vec4 4026531855, 0, 32;
    %store/vec4 v000001c9fe0f71c0_0, 0, 32;
    %pushi/vec4 4026532080, 0, 32;
    %store/vec4 v000001c9fe0f74e0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c9fe0f8a20_0, 0, 4;
    %delay 20, 0;
    %vpi_call 2 19 "$display", "%0h & %0h = %0h; V=%0b, N=%0b, Z=%0b, C=%0b", v000001c9fe0f71c0_0, v000001c9fe0f74e0_0, v000001c9fe0f8d40_0, &PV<v000001c9fe0f7760_0, 3, 1>, &PV<v000001c9fe0f7760_0, 2, 1>, &PV<v000001c9fe0f7760_0, 1, 1>, &PV<v000001c9fe0f7760_0, 0, 1> {0 0 0};
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001c9fe0f7580_0, 0, 5;
    %delay 20, 0;
    %vpi_call 2 23 "$display", "%0h | %0h = %0h; V=%0b, N=%0b, Z=%0b, C=%0b", v000001c9fe0f71c0_0, v000001c9fe0f74e0_0, v000001c9fe0f8d40_0, &PV<v000001c9fe0f7760_0, 3, 1>, &PV<v000001c9fe0f7760_0, 2, 1>, &PV<v000001c9fe0f7760_0, 1, 1>, &PV<v000001c9fe0f7760_0, 0, 1> {0 0 0};
    %pushi/vec4 24, 0, 5;
    %store/vec4 v000001c9fe0f7580_0, 0, 5;
    %delay 20, 0;
    %vpi_call 2 27 "$display", "!(%0h | %0h) = %0h; V=%0b, N=%0b, Z=%0b, C=%0b", v000001c9fe0f71c0_0, v000001c9fe0f74e0_0, v000001c9fe0f8d40_0, &PV<v000001c9fe0f7760_0, 3, 1>, &PV<v000001c9fe0f7760_0, 2, 1>, &PV<v000001c9fe0f7760_0, 1, 1>, &PV<v000001c9fe0f7760_0, 0, 1> {0 0 0};
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001c9fe0f7580_0, 0, 5;
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v000001c9fe0f71c0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001c9fe0f74e0_0, 0, 32;
    %delay 20, 0;
    %vpi_call 2 33 "$display", "%0h + %0h = %0h; V=%0b, N=%0b, Z=%0b, C=%0b", v000001c9fe0f71c0_0, v000001c9fe0f74e0_0, v000001c9fe0f8d40_0, &PV<v000001c9fe0f7760_0, 3, 1>, &PV<v000001c9fe0f7760_0, 2, 1>, &PV<v000001c9fe0f7760_0, 1, 1>, &PV<v000001c9fe0f7760_0, 0, 1> {0 0 0};
    %pushi/vec4 2748, 0, 32;
    %store/vec4 v000001c9fe0f71c0_0, 0, 32;
    %pushi/vec4 291, 0, 32;
    %store/vec4 v000001c9fe0f74e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001c9fe0f8a20_0, 4, 1;
    %delay 20, 0;
    %vpi_call 2 39 "$display", "%0h + %0h + 1 = %0h; V=%0b, N=%0b, Z=%0b, C=%0b", v000001c9fe0f71c0_0, v000001c9fe0f74e0_0, v000001c9fe0f8d40_0, &PV<v000001c9fe0f7760_0, 3, 1>, &PV<v000001c9fe0f7760_0, 2, 1>, &PV<v000001c9fe0f7760_0, 1, 1>, &PV<v000001c9fe0f7760_0, 0, 1> {0 0 0};
    %pushi/vec4 10, 0, 5;
    %store/vec4 v000001c9fe0f7580_0, 0, 5;
    %delay 20, 0;
    %vpi_call 2 43 "$display", "%0h - %0h = %0h; V=%0b, N=%0b, Z=%0b, C=%0b", v000001c9fe0f71c0_0, v000001c9fe0f74e0_0, v000001c9fe0f8d40_0, &PV<v000001c9fe0f7760_0, 3, 1>, &PV<v000001c9fe0f7760_0, 2, 1>, &PV<v000001c9fe0f7760_0, 1, 1>, &PV<v000001c9fe0f7760_0, 0, 1> {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001c9fe084b80;
T_2 ;
    %wait E_000001c9fe07cf00;
    %load/vec4 v000001c9fe0f73a0_0;
    %assign/vec4 v000001c9fe0f88e0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_000001c9fe084d10;
T_3 ;
    %wait E_000001c9fe07d0c0;
    %load/vec4 v000001c9fe0f7e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000001c9fe0f7ee0_0;
    %load/vec4 v000001c9fe0f8b60_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c9fe0f7080, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "MIPSComponents_ALU_tb.v";
    "./MIPSComponents.v";
